

================================================================
== Vivado HLS Report for 'classify'
================================================================
* Date:           Mon Feb  9 22:14:28 2026

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ADSD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1109|  1109|  1109|  1109|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- load_image_loop    |  100|  100|         4|          1|          1|    98|    yes   |
        |- classify_label2    |  990|  990|        90|          -|          -|    11|    no    |
        | + classify_label1   |   51|   51|         4|          1|          1|    49|    yes   |
        | + Reconstruct_Loop  |   34|   34|        20|          1|          1|    16|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 49
* Pipeline : 3
  Pipeline-0 : II = 1, D = 4, States = { 9 10 11 12 }
  Pipeline-1 : II = 1, D = 4, States = { 15 16 17 18 }
  Pipeline-2 : II = 1, D = 20, States = { 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	13  / (exitcond2)
	10  / (!exitcond2)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	9  / true
13 --> 
	14  / true
14 --> 
	41  / (!tmp_4)
	15  / (tmp_4)
15 --> 
	19  / (exitcond5)
	16  / (!exitcond5)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	15  / true
19 --> 
	20  / true
20 --> 
	40  / (exitcond6)
	21  / (!exitcond6)
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	20  / true
40 --> 
	14  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 50 [1/1] (1.00ns)   --->   "%x_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %x_V)"   --->   Operation 50 'read' 'x_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%x_V1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %x_V_read, i32 3, i32 31)"   --->   Operation 51 'partselect' 'x_V1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%x_local_0_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:23]   --->   Operation 52 'alloca' 'x_local_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%x_local_1_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:23]   --->   Operation 53 'alloca' 'x_local_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%x_local_2_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:23]   --->   Operation 54 'alloca' 'x_local_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%x_local_3_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:23]   --->   Operation 55 'alloca' 'x_local_3_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%x_local_4_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:23]   --->   Operation 56 'alloca' 'x_local_4_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%x_local_5_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:23]   --->   Operation 57 'alloca' 'x_local_5_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%x_local_6_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:23]   --->   Operation 58 'alloca' 'x_local_6_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%x_local_7_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:23]   --->   Operation 59 'alloca' 'x_local_7_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%x_local_8_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:23]   --->   Operation 60 'alloca' 'x_local_8_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%x_local_9_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:23]   --->   Operation 61 'alloca' 'x_local_9_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%x_local_10_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:23]   --->   Operation 62 'alloca' 'x_local_10_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%x_local_11_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:23]   --->   Operation 63 'alloca' 'x_local_11_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%x_local_12_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:23]   --->   Operation 64 'alloca' 'x_local_12_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%x_local_13_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:23]   --->   Operation 65 'alloca' 'x_local_13_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%x_local_14_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:23]   --->   Operation 66 'alloca' 'x_local_14_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%x_local_15_V = alloca [49 x i8], align 1" [ADSD/Classifier.cpp:23]   --->   Operation 67 'alloca' 'x_local_15_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_1 = zext i29 %x_V1 to i64"   --->   Operation 68 'zext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i64* %gmem, i64 %tmp_1"   --->   Operation 69 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [7/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 98)" [ADSD/Classifier.cpp:46]   --->   Operation 70 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 71 [6/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 98)" [ADSD/Classifier.cpp:46]   --->   Operation 71 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 72 [5/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 98)" [ADSD/Classifier.cpp:46]   --->   Operation 72 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 73 [4/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 98)" [ADSD/Classifier.cpp:46]   --->   Operation 73 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 74 [3/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 98)" [ADSD/Classifier.cpp:46]   --->   Operation 74 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 75 [2/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 98)" [ADSD/Classifier.cpp:46]   --->   Operation 75 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %gmem), !map !159"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !165"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @classify_str) nounwind"   --->   Operation 78 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %gmem, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str53, i32 0, i32 98, [5 x i8]* @p_str6, [6 x i8]* @p_str7, [1 x i8]* @p_str53, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str53, [1 x i8]* @p_str53)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %x_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str53, i32 0, i32 98, [1 x i8]* @bundle, [6 x i8]* @p_str7, [1 x i8]* @p_str53, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str53, [1 x i8]* @p_str53)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str53, i32 0, i32 0, [8 x i8]* @p_str9, [1 x i8]* @p_str53, [1 x i8]* @p_str53, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str53, [1 x i8]* @p_str53) nounwind" [ADSD/Classifier.cpp:11]   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 98)" [ADSD/Classifier.cpp:46]   --->   Operation 82 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 83 [1/1] (1.76ns)   --->   "br label %1" [ADSD/Classifier.cpp:43]   --->   Operation 83 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 2.46>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i24 [ 0, %0 ], [ %p_Val2_4_7, %10 ]" [ADSD/Classifier.cpp:63]   --->   Operation 84 'phi' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %0 ], [ %i_1, %10 ]"   --->   Operation 85 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (1.48ns)   --->   "%exitcond2 = icmp eq i7 %i, -30" [ADSD/Classifier.cpp:43]   --->   Operation 86 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 98, i64 98, i64 98)"   --->   Operation 87 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (1.87ns)   --->   "%i_1 = add i7 %i, 1" [ADSD/Classifier.cpp:43]   --->   Operation 88 'add' 'i_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader322.preheader, label %2" [ADSD/Classifier.cpp:43]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str13)" [ADSD/Classifier.cpp:43]   --->   Operation 90 'specregionbegin' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i7 %i to i1" [ADSD/Classifier.cpp:55]   --->   Operation 91 'trunc' 'tmp_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_1_cast = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %i, i32 1, i32 6)" [ADSD/Classifier.cpp:43]   --->   Operation 92 'partselect' 'tmp_1_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %branch136, label %branch128" [ADSD/Classifier.cpp:57]   --->   Operation 93 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %branch120, label %branch112" [ADSD/Classifier.cpp:57]   --->   Operation 94 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %branch104, label %branch96" [ADSD/Classifier.cpp:57]   --->   Operation 95 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %branch88, label %branch80" [ADSD/Classifier.cpp:57]   --->   Operation 96 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %branch72, label %branch64" [ADSD/Classifier.cpp:57]   --->   Operation 97 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %branch56, label %branch48" [ADSD/Classifier.cpp:57]   --->   Operation 98 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %branch40, label %branch32" [ADSD/Classifier.cpp:57]   --->   Operation 99 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %branch24, label %branch16" [ADSD/Classifier.cpp:57]   --->   Operation 100 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 101 [1/1] (8.75ns)   --->   "%packet_V = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem_addr)" [ADSD/Classifier.cpp:46]   --->   Operation 101 'read' 'packet_V' <Predicate = (!exitcond2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i64 %packet_V to i8" [ADSD/Classifier.cpp:55]   --->   Operation 102 'trunc' 'tmp_10' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_4_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %packet_V, i32 8, i32 15)" [ADSD/Classifier.cpp:55]   --->   Operation 103 'partselect' 'p_Result_4_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_4_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %packet_V, i32 16, i32 23)" [ADSD/Classifier.cpp:55]   --->   Operation 104 'partselect' 'p_Result_4_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_4_3 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %packet_V, i32 24, i32 31)" [ADSD/Classifier.cpp:55]   --->   Operation 105 'partselect' 'p_Result_4_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%p_Result_4_4 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %packet_V, i32 32, i32 39)" [ADSD/Classifier.cpp:55]   --->   Operation 106 'partselect' 'p_Result_4_4' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_4_5 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %packet_V, i32 40, i32 47)" [ADSD/Classifier.cpp:55]   --->   Operation 107 'partselect' 'p_Result_4_5' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%p_Result_4_6 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %packet_V, i32 48, i32 55)" [ADSD/Classifier.cpp:55]   --->   Operation 108 'partselect' 'p_Result_4_6' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_4_7 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %packet_V, i32 56, i32 63)" [ADSD/Classifier.cpp:55]   --->   Operation 109 'partselect' 'p_Result_4_7' <Predicate = (!exitcond2)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.48>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str13) nounwind" [ADSD/Classifier.cpp:43]   --->   Operation 110 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str53) nounwind" [ADSD/Classifier.cpp:44]   --->   Operation 111 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%newIndex2 = zext i6 %tmp_1_cast to i64" [ADSD/Classifier.cpp:43]   --->   Operation 112 'zext' 'newIndex2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%x_local_0_V_addr = getelementptr [49 x i8]* %x_local_0_V, i64 0, i64 %newIndex2" [ADSD/Classifier.cpp:57]   --->   Operation 113 'getelementptr' 'x_local_0_V_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%x_local_8_V_addr = getelementptr [49 x i8]* %x_local_8_V, i64 0, i64 %newIndex2" [ADSD/Classifier.cpp:57]   --->   Operation 114 'getelementptr' 'x_local_8_V_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (2.32ns)   --->   "store i8 %tmp_10, i8* %x_local_0_V_addr, align 1" [ADSD/Classifier.cpp:57]   --->   Operation 115 'store' <Predicate = (!tmp_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "br label %3" [ADSD/Classifier.cpp:57]   --->   Operation 116 'br' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (2.32ns)   --->   "store i8 %tmp_10, i8* %x_local_8_V_addr, align 1" [ADSD/Classifier.cpp:57]   --->   Operation 117 'store' <Predicate = (tmp_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "br label %3" [ADSD/Classifier.cpp:57]   --->   Operation 118 'br' <Predicate = (tmp_2)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%OP1_V_4 = sext i8 %tmp_10 to i16" [ADSD/Classifier.cpp:62]   --->   Operation 119 'sext' 'OP1_V_4' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (4.17ns)   --->   "%r_V = mul i16 %OP1_V_4, %OP1_V_4" [ADSD/Classifier.cpp:62]   --->   Operation 120 'mul' 'r_V' <Predicate = (!exitcond2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_9 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %r_V, i8 0)" [ADSD/Classifier.cpp:63]   --->   Operation 121 'bitconcatenate' 'tmp_9' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%x_local_1_V_addr = getelementptr [49 x i8]* %x_local_1_V, i64 0, i64 %newIndex2" [ADSD/Classifier.cpp:57]   --->   Operation 122 'getelementptr' 'x_local_1_V_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%x_local_9_V_addr = getelementptr [49 x i8]* %x_local_9_V, i64 0, i64 %newIndex2" [ADSD/Classifier.cpp:57]   --->   Operation 123 'getelementptr' 'x_local_9_V_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (2.32ns)   --->   "store i8 %p_Result_4_1, i8* %x_local_1_V_addr, align 1" [ADSD/Classifier.cpp:57]   --->   Operation 124 'store' <Predicate = (!tmp_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "br label %4" [ADSD/Classifier.cpp:57]   --->   Operation 125 'br' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (2.32ns)   --->   "store i8 %p_Result_4_1, i8* %x_local_9_V_addr, align 1" [ADSD/Classifier.cpp:57]   --->   Operation 126 'store' <Predicate = (tmp_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "br label %4" [ADSD/Classifier.cpp:57]   --->   Operation 127 'br' <Predicate = (tmp_2)> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%OP1_V_4_1 = sext i8 %p_Result_4_1 to i16" [ADSD/Classifier.cpp:62]   --->   Operation 128 'sext' 'OP1_V_4_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (4.17ns)   --->   "%r_V_1 = mul i16 %OP1_V_4_1, %OP1_V_4_1" [ADSD/Classifier.cpp:62]   --->   Operation 129 'mul' 'r_V_1' <Predicate = (!exitcond2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_5_1 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %r_V_1, i8 0)" [ADSD/Classifier.cpp:63]   --->   Operation 130 'bitconcatenate' 'tmp_5_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%x_local_2_V_addr_1 = getelementptr [49 x i8]* %x_local_2_V, i64 0, i64 %newIndex2" [ADSD/Classifier.cpp:57]   --->   Operation 131 'getelementptr' 'x_local_2_V_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%x_local_10_V_addr_1 = getelementptr [49 x i8]* %x_local_10_V, i64 0, i64 %newIndex2" [ADSD/Classifier.cpp:57]   --->   Operation 132 'getelementptr' 'x_local_10_V_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (2.32ns)   --->   "store i8 %p_Result_4_2, i8* %x_local_2_V_addr_1, align 1" [ADSD/Classifier.cpp:57]   --->   Operation 133 'store' <Predicate = (!tmp_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "br label %5" [ADSD/Classifier.cpp:57]   --->   Operation 134 'br' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (2.32ns)   --->   "store i8 %p_Result_4_2, i8* %x_local_10_V_addr_1, align 1" [ADSD/Classifier.cpp:57]   --->   Operation 135 'store' <Predicate = (tmp_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "br label %5" [ADSD/Classifier.cpp:57]   --->   Operation 136 'br' <Predicate = (tmp_2)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%OP1_V_4_2 = sext i8 %p_Result_4_2 to i16" [ADSD/Classifier.cpp:62]   --->   Operation 137 'sext' 'OP1_V_4_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (4.17ns)   --->   "%r_V_s = mul i16 %OP1_V_4_2, %OP1_V_4_2" [ADSD/Classifier.cpp:62]   --->   Operation 138 'mul' 'r_V_s' <Predicate = (!exitcond2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%x_local_3_V_addr_1 = getelementptr [49 x i8]* %x_local_3_V, i64 0, i64 %newIndex2" [ADSD/Classifier.cpp:57]   --->   Operation 139 'getelementptr' 'x_local_3_V_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%x_local_11_V_addr_1 = getelementptr [49 x i8]* %x_local_11_V, i64 0, i64 %newIndex2" [ADSD/Classifier.cpp:57]   --->   Operation 140 'getelementptr' 'x_local_11_V_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (2.32ns)   --->   "store i8 %p_Result_4_3, i8* %x_local_3_V_addr_1, align 1" [ADSD/Classifier.cpp:57]   --->   Operation 141 'store' <Predicate = (!tmp_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "br label %6" [ADSD/Classifier.cpp:57]   --->   Operation 142 'br' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (2.32ns)   --->   "store i8 %p_Result_4_3, i8* %x_local_11_V_addr_1, align 1" [ADSD/Classifier.cpp:57]   --->   Operation 143 'store' <Predicate = (tmp_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "br label %6" [ADSD/Classifier.cpp:57]   --->   Operation 144 'br' <Predicate = (tmp_2)> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%OP1_V_4_3 = sext i8 %p_Result_4_3 to i16" [ADSD/Classifier.cpp:62]   --->   Operation 145 'sext' 'OP1_V_4_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (4.17ns)   --->   "%r_V_2 = mul i16 %OP1_V_4_3, %OP1_V_4_3" [ADSD/Classifier.cpp:62]   --->   Operation 146 'mul' 'r_V_2' <Predicate = (!exitcond2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%x_local_4_V_addr_1 = getelementptr [49 x i8]* %x_local_4_V, i64 0, i64 %newIndex2" [ADSD/Classifier.cpp:57]   --->   Operation 147 'getelementptr' 'x_local_4_V_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%x_local_12_V_addr_1 = getelementptr [49 x i8]* %x_local_12_V, i64 0, i64 %newIndex2" [ADSD/Classifier.cpp:57]   --->   Operation 148 'getelementptr' 'x_local_12_V_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (2.32ns)   --->   "store i8 %p_Result_4_4, i8* %x_local_4_V_addr_1, align 1" [ADSD/Classifier.cpp:57]   --->   Operation 149 'store' <Predicate = (!tmp_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "br label %7" [ADSD/Classifier.cpp:57]   --->   Operation 150 'br' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (2.32ns)   --->   "store i8 %p_Result_4_4, i8* %x_local_12_V_addr_1, align 1" [ADSD/Classifier.cpp:57]   --->   Operation 151 'store' <Predicate = (tmp_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "br label %7" [ADSD/Classifier.cpp:57]   --->   Operation 152 'br' <Predicate = (tmp_2)> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%OP1_V_4_4 = sext i8 %p_Result_4_4 to i16" [ADSD/Classifier.cpp:62]   --->   Operation 153 'sext' 'OP1_V_4_4' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (4.17ns)   --->   "%r_V_3 = mul i16 %OP1_V_4_4, %OP1_V_4_4" [ADSD/Classifier.cpp:62]   --->   Operation 154 'mul' 'r_V_3' <Predicate = (!exitcond2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_5_4 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %r_V_3, i8 0)" [ADSD/Classifier.cpp:63]   --->   Operation 155 'bitconcatenate' 'tmp_5_4' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%x_local_5_V_addr_1 = getelementptr [49 x i8]* %x_local_5_V, i64 0, i64 %newIndex2" [ADSD/Classifier.cpp:57]   --->   Operation 156 'getelementptr' 'x_local_5_V_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%x_local_13_V_addr_1 = getelementptr [49 x i8]* %x_local_13_V, i64 0, i64 %newIndex2" [ADSD/Classifier.cpp:57]   --->   Operation 157 'getelementptr' 'x_local_13_V_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (2.32ns)   --->   "store i8 %p_Result_4_5, i8* %x_local_5_V_addr_1, align 1" [ADSD/Classifier.cpp:57]   --->   Operation 158 'store' <Predicate = (!tmp_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "br label %8" [ADSD/Classifier.cpp:57]   --->   Operation 159 'br' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (2.32ns)   --->   "store i8 %p_Result_4_5, i8* %x_local_13_V_addr_1, align 1" [ADSD/Classifier.cpp:57]   --->   Operation 160 'store' <Predicate = (tmp_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "br label %8" [ADSD/Classifier.cpp:57]   --->   Operation 161 'br' <Predicate = (tmp_2)> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%OP1_V_4_5 = sext i8 %p_Result_4_5 to i16" [ADSD/Classifier.cpp:62]   --->   Operation 162 'sext' 'OP1_V_4_5' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (4.17ns)   --->   "%r_V_5 = mul i16 %OP1_V_4_5, %OP1_V_4_5" [ADSD/Classifier.cpp:62]   --->   Operation 163 'mul' 'r_V_5' <Predicate = (!exitcond2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_5_5 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %r_V_5, i8 0)" [ADSD/Classifier.cpp:63]   --->   Operation 164 'bitconcatenate' 'tmp_5_5' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%x_local_6_V_addr_1 = getelementptr [49 x i8]* %x_local_6_V, i64 0, i64 %newIndex2" [ADSD/Classifier.cpp:57]   --->   Operation 165 'getelementptr' 'x_local_6_V_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%x_local_14_V_addr_1 = getelementptr [49 x i8]* %x_local_14_V, i64 0, i64 %newIndex2" [ADSD/Classifier.cpp:57]   --->   Operation 166 'getelementptr' 'x_local_14_V_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (2.32ns)   --->   "store i8 %p_Result_4_6, i8* %x_local_6_V_addr_1, align 1" [ADSD/Classifier.cpp:57]   --->   Operation 167 'store' <Predicate = (!tmp_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "br label %9" [ADSD/Classifier.cpp:57]   --->   Operation 168 'br' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (2.32ns)   --->   "store i8 %p_Result_4_6, i8* %x_local_14_V_addr_1, align 1" [ADSD/Classifier.cpp:57]   --->   Operation 169 'store' <Predicate = (tmp_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "br label %9" [ADSD/Classifier.cpp:57]   --->   Operation 170 'br' <Predicate = (tmp_2)> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%OP1_V_4_6 = sext i8 %p_Result_4_6 to i16" [ADSD/Classifier.cpp:62]   --->   Operation 171 'sext' 'OP1_V_4_6' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (4.17ns)   --->   "%r_V_6 = mul i16 %OP1_V_4_6, %OP1_V_4_6" [ADSD/Classifier.cpp:62]   --->   Operation 172 'mul' 'r_V_6' <Predicate = (!exitcond2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%x_local_7_V_addr_1 = getelementptr [49 x i8]* %x_local_7_V, i64 0, i64 %newIndex2" [ADSD/Classifier.cpp:57]   --->   Operation 173 'getelementptr' 'x_local_7_V_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%x_local_15_V_addr_1 = getelementptr [49 x i8]* %x_local_15_V, i64 0, i64 %newIndex2" [ADSD/Classifier.cpp:57]   --->   Operation 174 'getelementptr' 'x_local_15_V_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (2.32ns)   --->   "store i8 %p_Result_4_7, i8* %x_local_7_V_addr_1, align 1" [ADSD/Classifier.cpp:57]   --->   Operation 175 'store' <Predicate = (!tmp_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "br label %10" [ADSD/Classifier.cpp:57]   --->   Operation 176 'br' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (2.32ns)   --->   "store i8 %p_Result_4_7, i8* %x_local_15_V_addr_1, align 1" [ADSD/Classifier.cpp:57]   --->   Operation 177 'store' <Predicate = (tmp_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "br label %10" [ADSD/Classifier.cpp:57]   --->   Operation 178 'br' <Predicate = (tmp_2)> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%OP1_V_4_7 = sext i8 %p_Result_4_7 to i16" [ADSD/Classifier.cpp:62]   --->   Operation 179 'sext' 'OP1_V_4_7' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (4.17ns)   --->   "%r_V_7 = mul i16 %OP1_V_4_7, %OP1_V_4_7" [ADSD/Classifier.cpp:62]   --->   Operation 180 'mul' 'r_V_7' <Predicate = (!exitcond2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 181 [1/1] (2.31ns)   --->   "%tmp3 = add i24 %tmp_5_1, %tmp_9" [ADSD/Classifier.cpp:63]   --->   Operation 181 'add' 'tmp3' <Predicate = (!exitcond2)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 182 [1/1] (2.31ns)   --->   "%tmp6 = add i24 %tmp_5_5, %tmp_5_4" [ADSD/Classifier.cpp:63]   --->   Operation 182 'add' 'tmp6' <Predicate = (!exitcond2)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.27>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_5_2 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %r_V_s, i8 0)" [ADSD/Classifier.cpp:63]   --->   Operation 183 'bitconcatenate' 'tmp_5_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_5_3 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %r_V_2, i8 0)" [ADSD/Classifier.cpp:63]   --->   Operation 184 'bitconcatenate' 'tmp_5_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_5_6 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %r_V_6, i8 0)" [ADSD/Classifier.cpp:63]   --->   Operation 185 'bitconcatenate' 'tmp_5_6' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_5_7 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %r_V_7, i8 0)" [ADSD/Classifier.cpp:63]   --->   Operation 186 'bitconcatenate' 'tmp_5_7' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i24 %tmp_5_3, %tmp_5_2" [ADSD/Classifier.cpp:63]   --->   Operation 187 'add' 'tmp4' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 188 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%tmp2 = add i24 %tmp3, %tmp4" [ADSD/Classifier.cpp:63]   --->   Operation 188 'add' 'tmp2' <Predicate = (!exitcond2)> <Delay = 4.13> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i24 %tmp_5_7, %tmp_5_6" [ADSD/Classifier.cpp:63]   --->   Operation 189 'add' 'tmp7' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 190 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%tmp5 = add i24 %tmp6, %tmp7" [ADSD/Classifier.cpp:63]   --->   Operation 190 'add' 'tmp5' <Predicate = (!exitcond2)> <Delay = 4.13> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 191 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_281 = add i24 %tmp2, %tmp5" [ADSD/Classifier.cpp:63]   --->   Operation 191 'add' 'tmp_281' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 192 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%p_Val2_4_7 = add i24 %tmp_281, %p_Val2_2" [ADSD/Classifier.cpp:63]   --->   Operation 192 'add' 'p_Val2_4_7' <Predicate = (!exitcond2)> <Delay = 4.13> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str13, i32 %tmp)" [ADSD/Classifier.cpp:65]   --->   Operation 193 'specregionend' 'empty_36' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "br label %1" [ADSD/Classifier.cpp:43]   --->   Operation 194 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 13 <SV = 9> <Delay = 1.76>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%partial_sum_15_V_1 = alloca i32"   --->   Operation 195 'alloca' 'partial_sum_15_V_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "%partial_sum_15_V_2 = alloca i32"   --->   Operation 196 'alloca' 'partial_sum_15_V_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%partial_sum_15_V_3 = alloca i32"   --->   Operation 197 'alloca' 'partial_sum_15_V_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%partial_sum_15_V_4 = alloca i32"   --->   Operation 198 'alloca' 'partial_sum_15_V_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (0.00ns)   --->   "%partial_sum_15_V_5 = alloca i32"   --->   Operation 199 'alloca' 'partial_sum_15_V_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%partial_sum_15_V_6 = alloca i32"   --->   Operation 200 'alloca' 'partial_sum_15_V_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%partial_sum_15_V_7 = alloca i32"   --->   Operation 201 'alloca' 'partial_sum_15_V_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%partial_sum_15_V_8 = alloca i32"   --->   Operation 202 'alloca' 'partial_sum_15_V_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%partial_sum_15_V_9 = alloca i32"   --->   Operation 203 'alloca' 'partial_sum_15_V_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%partial_sum_15_V_10 = alloca i32"   --->   Operation 204 'alloca' 'partial_sum_15_V_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "%partial_sum_15_V_11 = alloca i32"   --->   Operation 205 'alloca' 'partial_sum_15_V_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "%partial_sum_15_V_12 = alloca i32"   --->   Operation 206 'alloca' 'partial_sum_15_V_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%partial_sum_15_V_13 = alloca i32"   --->   Operation 207 'alloca' 'partial_sum_15_V_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%partial_sum_15_V_14 = alloca i32"   --->   Operation 208 'alloca' 'partial_sum_15_V_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%partial_sum_15_V_15 = alloca i32"   --->   Operation 209 'alloca' 'partial_sum_15_V_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%partial_sum_15_V = alloca i32"   --->   Operation 210 'alloca' 'partial_sum_15_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %p_Val2_2, i6 0)" [ADSD/Classifier.cpp:102]   --->   Operation 211 'bitconcatenate' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%p_Val2_3_cast = sext i30 %p_Val2_3 to i32" [ADSD/Classifier.cpp:102]   --->   Operation 212 'sext' 'p_Val2_3_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (1.76ns)   --->   "store i32 0, i32* %partial_sum_15_V"   --->   Operation 213 'store' <Predicate = true> <Delay = 1.76>
ST_13 : Operation 214 [1/1] (1.76ns)   --->   "store i32 0, i32* %partial_sum_15_V_15"   --->   Operation 214 'store' <Predicate = true> <Delay = 1.76>
ST_13 : Operation 215 [1/1] (1.76ns)   --->   "store i32 0, i32* %partial_sum_15_V_14"   --->   Operation 215 'store' <Predicate = true> <Delay = 1.76>
ST_13 : Operation 216 [1/1] (1.76ns)   --->   "store i32 0, i32* %partial_sum_15_V_13"   --->   Operation 216 'store' <Predicate = true> <Delay = 1.76>
ST_13 : Operation 217 [1/1] (1.76ns)   --->   "store i32 0, i32* %partial_sum_15_V_12"   --->   Operation 217 'store' <Predicate = true> <Delay = 1.76>
ST_13 : Operation 218 [1/1] (1.76ns)   --->   "store i32 0, i32* %partial_sum_15_V_11"   --->   Operation 218 'store' <Predicate = true> <Delay = 1.76>
ST_13 : Operation 219 [1/1] (1.76ns)   --->   "store i32 0, i32* %partial_sum_15_V_10"   --->   Operation 219 'store' <Predicate = true> <Delay = 1.76>
ST_13 : Operation 220 [1/1] (1.76ns)   --->   "store i32 0, i32* %partial_sum_15_V_9"   --->   Operation 220 'store' <Predicate = true> <Delay = 1.76>
ST_13 : Operation 221 [1/1] (1.76ns)   --->   "store i32 0, i32* %partial_sum_15_V_8"   --->   Operation 221 'store' <Predicate = true> <Delay = 1.76>
ST_13 : Operation 222 [1/1] (1.76ns)   --->   "store i32 0, i32* %partial_sum_15_V_7"   --->   Operation 222 'store' <Predicate = true> <Delay = 1.76>
ST_13 : Operation 223 [1/1] (1.76ns)   --->   "store i32 0, i32* %partial_sum_15_V_6"   --->   Operation 223 'store' <Predicate = true> <Delay = 1.76>
ST_13 : Operation 224 [1/1] (1.76ns)   --->   "store i32 0, i32* %partial_sum_15_V_5"   --->   Operation 224 'store' <Predicate = true> <Delay = 1.76>
ST_13 : Operation 225 [1/1] (1.76ns)   --->   "store i32 0, i32* %partial_sum_15_V_4"   --->   Operation 225 'store' <Predicate = true> <Delay = 1.76>
ST_13 : Operation 226 [1/1] (1.76ns)   --->   "store i32 0, i32* %partial_sum_15_V_3"   --->   Operation 226 'store' <Predicate = true> <Delay = 1.76>
ST_13 : Operation 227 [1/1] (1.76ns)   --->   "store i32 0, i32* %partial_sum_15_V_2"   --->   Operation 227 'store' <Predicate = true> <Delay = 1.76>
ST_13 : Operation 228 [1/1] (1.76ns)   --->   "store i32 0, i32* %partial_sum_15_V_1"   --->   Operation 228 'store' <Predicate = true> <Delay = 1.76>
ST_13 : Operation 229 [1/1] (1.76ns)   --->   "br label %.preheader322" [ADSD/Classifier.cpp:70]   --->   Operation 229 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 10> <Delay = 6.92>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%i2 = phi i8 [ 0, %.preheader322.preheader ], [ %i_2, %36 ]"   --->   Operation 230 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (1.55ns)   --->   "%tmp_4 = icmp ult i8 %i2, -91" [ADSD/Classifier.cpp:70]   --->   Operation 231 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 232 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 233 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %.preheader321.preheader, label %.preheader.0_ifconv" [ADSD/Classifier.cpp:70]   --->   Operation 233 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str15) nounwind" [ADSD/Classifier.cpp:70]   --->   Operation 234 'specloopname' <Predicate = (tmp_4)> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str15)" [ADSD/Classifier.cpp:70]   --->   Operation 235 'specregionbegin' 'tmp_5' <Predicate = (tmp_4)> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_12 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %i2, i32 4, i32 7)" [ADSD/Classifier.cpp:70]   --->   Operation 236 'partselect' 'tmp_12' <Predicate = (tmp_4)> <Delay = 0.00>
ST_14 : Operation 237 [1/1] (0.00ns)   --->   "%newIndex5_cast = zext i4 %tmp_12 to i10" [ADSD/Classifier.cpp:70]   --->   Operation 237 'zext' 'newIndex5_cast' <Predicate = (tmp_4)> <Delay = 0.00>
ST_14 : Operation 238 [1/1] (3.74ns)   --->   "%tmp_3 = mul i10 %newIndex5_cast, 49" [ADSD/Classifier.cpp:70]   --->   Operation 238 'mul' 'tmp_3' <Predicate = (tmp_4)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 239 [1/1] (1.76ns)   --->   "br label %.preheader321.0" [ADSD/Classifier.cpp:80]   --->   Operation 239 'br' <Predicate = (tmp_4)> <Delay = 1.76>
ST_14 : Operation 240 [1/1] (0.00ns)   --->   "%partial_sum_15_V_3_1 = load i32* %partial_sum_15_V_3" [ADSD/Classifier.cpp:118]   --->   Operation 240 'load' 'partial_sum_15_V_3_1' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%partial_sum_15_V_4_1 = load i32* %partial_sum_15_V_4" [ADSD/Classifier.cpp:118]   --->   Operation 241 'load' 'partial_sum_15_V_4_1' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_14 : Operation 242 [1/1] (0.00ns)   --->   "%partial_sum_15_V_7_1 = load i32* %partial_sum_15_V_7" [ADSD/Classifier.cpp:118]   --->   Operation 242 'load' 'partial_sum_15_V_7_1' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "%partial_sum_15_V_8_1 = load i32* %partial_sum_15_V_8" [ADSD/Classifier.cpp:118]   --->   Operation 243 'load' 'partial_sum_15_V_8_1' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%partial_sum_15_V_9_1 = load i32* %partial_sum_15_V_9" [ADSD/Classifier.cpp:118]   --->   Operation 244 'load' 'partial_sum_15_V_9_1' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_14 : Operation 245 [1/1] (0.00ns)   --->   "%partial_sum_15_V_10_2 = load i32* %partial_sum_15_V_10" [ADSD/Classifier.cpp:118]   --->   Operation 245 'load' 'partial_sum_15_V_10_2' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "%partial_sum_15_V_11_2 = load i32* %partial_sum_15_V_11" [ADSD/Classifier.cpp:118]   --->   Operation 246 'load' 'partial_sum_15_V_11_2' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_14 : Operation 247 [1/1] (0.00ns)   --->   "%partial_sum_15_V_12_2 = load i32* %partial_sum_15_V_12" [ADSD/Classifier.cpp:118]   --->   Operation 247 'load' 'partial_sum_15_V_12_2' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%partial_sum_15_V_13_2 = load i32* %partial_sum_15_V_13" [ADSD/Classifier.cpp:118]   --->   Operation 248 'load' 'partial_sum_15_V_13_2' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%partial_sum_15_V_14_2 = load i32* %partial_sum_15_V_14" [ADSD/Classifier.cpp:118]   --->   Operation 249 'load' 'partial_sum_15_V_14_2' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_14 : Operation 250 [1/1] (0.00ns)   --->   "%partial_sum_15_V_15_2 = load i32* %partial_sum_15_V_15" [ADSD/Classifier.cpp:118]   --->   Operation 250 'load' 'partial_sum_15_V_15_2' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_14 : Operation 251 [1/1] (0.00ns)   --->   "%partial_sum_15_V_lo_1 = load i32* %partial_sum_15_V" [ADSD/Classifier.cpp:118]   --->   Operation 251 'load' 'partial_sum_15_V_lo_1' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_14 : Operation 252 [1/1] (2.55ns)   --->   "%tmp247 = add i32 %partial_sum_15_V_3_1, %partial_sum_15_V_4_1" [ADSD/Classifier.cpp:118]   --->   Operation 252 'add' 'tmp247' <Predicate = (!tmp_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 253 [1/1] (2.55ns)   --->   "%tmp250 = add i32 %partial_sum_15_V_7_1, %partial_sum_15_V_8_1" [ADSD/Classifier.cpp:118]   --->   Operation 253 'add' 'tmp250' <Predicate = (!tmp_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 254 [1/1] (2.55ns)   --->   "%tmp253 = add i32 %partial_sum_15_V_9_1, %partial_sum_15_V_10_2" [ADSD/Classifier.cpp:118]   --->   Operation 254 'add' 'tmp253' <Predicate = (!tmp_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 255 [1/1] (2.55ns)   --->   "%tmp254 = add i32 %partial_sum_15_V_11_2, %partial_sum_15_V_12_2" [ADSD/Classifier.cpp:118]   --->   Operation 255 'add' 'tmp254' <Predicate = (!tmp_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp256 = add i32 %partial_sum_15_V_13_2, %partial_sum_15_V_14_2" [ADSD/Classifier.cpp:118]   --->   Operation 256 'add' 'tmp256' <Predicate = (!tmp_4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 257 [1/1] (2.55ns)   --->   "%tmp257 = add i32 %partial_sum_15_V_15_2, %partial_sum_15_V_lo_1" [ADSD/Classifier.cpp:118]   --->   Operation 257 'add' 'tmp257' <Predicate = (!tmp_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 258 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp255 = add i32 %tmp257, %tmp256" [ADSD/Classifier.cpp:118]   --->   Operation 258 'add' 'tmp255' <Predicate = (!tmp_4)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 11> <Delay = 4.98>
ST_15 : Operation 259 [1/1] (0.00ns)   --->   "%dot_products_15_V = phi i32 [ 0, %.preheader321.preheader ], [ %dot_products_15_V_1, %.preheader321.1 ]"   --->   Operation 259 'phi' 'dot_products_15_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 260 [1/1] (0.00ns)   --->   "%dot_products_14_V = phi i32 [ 0, %.preheader321.preheader ], [ %dot_products_14_V_1, %.preheader321.1 ]"   --->   Operation 260 'phi' 'dot_products_14_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 261 [1/1] (0.00ns)   --->   "%dot_products_13_V = phi i32 [ 0, %.preheader321.preheader ], [ %dot_products_13_V_1, %.preheader321.1 ]"   --->   Operation 261 'phi' 'dot_products_13_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%dot_products_12_V = phi i32 [ 0, %.preheader321.preheader ], [ %dot_products_12_V_1, %.preheader321.1 ]"   --->   Operation 262 'phi' 'dot_products_12_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 263 [1/1] (0.00ns)   --->   "%dot_products_11_V = phi i32 [ 0, %.preheader321.preheader ], [ %dot_products_11_V_1, %.preheader321.1 ]"   --->   Operation 263 'phi' 'dot_products_11_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 264 [1/1] (0.00ns)   --->   "%dot_products_10_V = phi i32 [ 0, %.preheader321.preheader ], [ %dot_products_10_V_1, %.preheader321.1 ]"   --->   Operation 264 'phi' 'dot_products_10_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 265 [1/1] (0.00ns)   --->   "%dot_products_9_V = phi i32 [ 0, %.preheader321.preheader ], [ %dot_products_9_V_1, %.preheader321.1 ]"   --->   Operation 265 'phi' 'dot_products_9_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 266 [1/1] (0.00ns)   --->   "%dot_products_8_V = phi i32 [ 0, %.preheader321.preheader ], [ %dot_products_8_V_1, %.preheader321.1 ]"   --->   Operation 266 'phi' 'dot_products_8_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 267 [1/1] (0.00ns)   --->   "%dot_products_7_V = phi i32 [ 0, %.preheader321.preheader ], [ %dot_products_7_V_1, %.preheader321.1 ]"   --->   Operation 267 'phi' 'dot_products_7_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 268 [1/1] (0.00ns)   --->   "%dot_products_6_V = phi i32 [ 0, %.preheader321.preheader ], [ %dot_products_6_V_1, %.preheader321.1 ]"   --->   Operation 268 'phi' 'dot_products_6_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 269 [1/1] (0.00ns)   --->   "%dot_products_5_V = phi i32 [ 0, %.preheader321.preheader ], [ %dot_products_5_V_1, %.preheader321.1 ]"   --->   Operation 269 'phi' 'dot_products_5_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 270 [1/1] (0.00ns)   --->   "%dot_products_4_V = phi i32 [ 0, %.preheader321.preheader ], [ %dot_products_4_V_1, %.preheader321.1 ]"   --->   Operation 270 'phi' 'dot_products_4_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 271 [1/1] (0.00ns)   --->   "%dot_products_3_V = phi i32 [ 0, %.preheader321.preheader ], [ %dot_products_3_V_1, %.preheader321.1 ]"   --->   Operation 271 'phi' 'dot_products_3_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 272 [1/1] (0.00ns)   --->   "%dot_products_2_V = phi i32 [ 0, %.preheader321.preheader ], [ %dot_products_2_V_1, %.preheader321.1 ]"   --->   Operation 272 'phi' 'dot_products_2_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 273 [1/1] (0.00ns)   --->   "%dot_products_1_V = phi i32 [ 0, %.preheader321.preheader ], [ %dot_products_1_V_1, %.preheader321.1 ]"   --->   Operation 273 'phi' 'dot_products_1_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 274 [1/1] (0.00ns)   --->   "%dot_products_0_V = phi i32 [ 0, %.preheader321.preheader ], [ %dot_products_0_V_1, %.preheader321.1 ]"   --->   Operation 274 'phi' 'dot_products_0_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 275 [1/1] (0.00ns)   --->   "%j = phi i10 [ 0, %.preheader321.preheader ], [ %j_1_s, %.preheader321.1 ]" [ADSD/Classifier.cpp:80]   --->   Operation 275 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 276 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)"   --->   Operation 276 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 277 [1/1] (1.77ns)   --->   "%exitcond5 = icmp eq i10 %j, -240" [ADSD/Classifier.cpp:80]   --->   Operation 277 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 278 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader320.preheader, label %.preheader321.1" [ADSD/Classifier.cpp:80]   --->   Operation 278 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 279 [1/1] (0.00ns)   --->   "%newIndex3 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %j, i32 4, i32 9)" [ADSD/Classifier.cpp:80]   --->   Operation 279 'partselect' 'newIndex3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 280 [1/1] (0.00ns)   --->   "%newIndex4 = zext i6 %newIndex3 to i64" [ADSD/Classifier.cpp:80]   --->   Operation 280 'zext' 'newIndex4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 281 [1/1] (0.00ns)   --->   "%newIndex4_cast = zext i6 %newIndex3 to i10" [ADSD/Classifier.cpp:80]   --->   Operation 281 'zext' 'newIndex4_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 282 [1/1] (0.00ns)   --->   "%x_local_0_V_addr_1 = getelementptr [49 x i8]* %x_local_0_V, i64 0, i64 %newIndex4" [ADSD/Classifier.cpp:80]   --->   Operation 282 'getelementptr' 'x_local_0_V_addr_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 283 [1/1] (1.73ns)   --->   "%tmp_13 = add i10 %tmp_3, %newIndex4_cast" [ADSD/Classifier.cpp:70]   --->   Operation 283 'add' 'tmp_13' <Predicate = (!exitcond5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_295_cast = zext i10 %tmp_13 to i64" [ADSD/Classifier.cpp:70]   --->   Operation 284 'zext' 'tmp_295_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 285 [1/1] (0.00ns)   --->   "%svs_V_0_addr = getelementptr [539 x i125]* @svs_V_0, i64 0, i64 %tmp_295_cast" [ADSD/Classifier.cpp:70]   --->   Operation 285 'getelementptr' 'svs_V_0_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 286 [1/1] (0.00ns)   --->   "%svs_V_1_addr = getelementptr [539 x i125]* @svs_V_1, i64 0, i64 %tmp_295_cast" [ADSD/Classifier.cpp:70]   --->   Operation 286 'getelementptr' 'svs_V_1_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 287 [1/1] (0.00ns)   --->   "%svs_V_10_addr = getelementptr [539 x i125]* @svs_V_10, i64 0, i64 %tmp_295_cast" [ADSD/Classifier.cpp:70]   --->   Operation 287 'getelementptr' 'svs_V_10_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 288 [1/1] (0.00ns)   --->   "%svs_V_11_addr = getelementptr [539 x i125]* @svs_V_11, i64 0, i64 %tmp_295_cast" [ADSD/Classifier.cpp:70]   --->   Operation 288 'getelementptr' 'svs_V_11_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 289 [1/1] (0.00ns)   --->   "%svs_V_12_addr = getelementptr [539 x i126]* @svs_V_12, i64 0, i64 %tmp_295_cast" [ADSD/Classifier.cpp:70]   --->   Operation 289 'getelementptr' 'svs_V_12_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 290 [1/1] (0.00ns)   --->   "%svs_V_13_addr = getelementptr [539 x i127]* @svs_V_13, i64 0, i64 %tmp_295_cast" [ADSD/Classifier.cpp:70]   --->   Operation 290 'getelementptr' 'svs_V_13_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 291 [1/1] (0.00ns)   --->   "%svs_V_14_addr = getelementptr [539 x i126]* @svs_V_14, i64 0, i64 %tmp_295_cast" [ADSD/Classifier.cpp:70]   --->   Operation 291 'getelementptr' 'svs_V_14_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 292 [1/1] (0.00ns)   --->   "%svs_V_15_addr = getelementptr [539 x i128]* @svs_V_15, i64 0, i64 %tmp_295_cast" [ADSD/Classifier.cpp:70]   --->   Operation 292 'getelementptr' 'svs_V_15_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 293 [1/1] (0.00ns)   --->   "%svs_V_2_addr = getelementptr [539 x i125]* @svs_V_2, i64 0, i64 %tmp_295_cast" [ADSD/Classifier.cpp:70]   --->   Operation 293 'getelementptr' 'svs_V_2_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 294 [1/1] (0.00ns)   --->   "%svs_V_3_addr = getelementptr [539 x i128]* @svs_V_3, i64 0, i64 %tmp_295_cast" [ADSD/Classifier.cpp:70]   --->   Operation 294 'getelementptr' 'svs_V_3_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 295 [1/1] (0.00ns)   --->   "%svs_V_4_addr = getelementptr [539 x i125]* @svs_V_4, i64 0, i64 %tmp_295_cast" [ADSD/Classifier.cpp:70]   --->   Operation 295 'getelementptr' 'svs_V_4_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 296 [1/1] (0.00ns)   --->   "%svs_V_5_addr = getelementptr [539 x i125]* @svs_V_5, i64 0, i64 %tmp_295_cast" [ADSD/Classifier.cpp:70]   --->   Operation 296 'getelementptr' 'svs_V_5_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 297 [1/1] (0.00ns)   --->   "%svs_V_6_addr = getelementptr [539 x i126]* @svs_V_6, i64 0, i64 %tmp_295_cast" [ADSD/Classifier.cpp:70]   --->   Operation 297 'getelementptr' 'svs_V_6_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 298 [1/1] (0.00ns)   --->   "%svs_V_7_addr = getelementptr [539 x i125]* @svs_V_7, i64 0, i64 %tmp_295_cast" [ADSD/Classifier.cpp:70]   --->   Operation 298 'getelementptr' 'svs_V_7_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 299 [1/1] (0.00ns)   --->   "%svs_V_8_addr = getelementptr [539 x i128]* @svs_V_8, i64 0, i64 %tmp_295_cast" [ADSD/Classifier.cpp:70]   --->   Operation 299 'getelementptr' 'svs_V_8_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 300 [1/1] (0.00ns)   --->   "%svs_V_9_addr = getelementptr [539 x i126]* @svs_V_9, i64 0, i64 %tmp_295_cast" [ADSD/Classifier.cpp:70]   --->   Operation 300 'getelementptr' 'svs_V_9_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 301 [2/2] (3.25ns)   --->   "%svs_V_0_load = load i125* %svs_V_0_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 301 'load' 'svs_V_0_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_15 : Operation 302 [2/2] (2.32ns)   --->   "%x_local_0_V_load = load i8* %x_local_0_V_addr_1, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 302 'load' 'x_local_0_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_15 : Operation 303 [2/2] (3.25ns)   --->   "%svs_V_1_load = load i125* %svs_V_1_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 303 'load' 'svs_V_1_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_15 : Operation 304 [2/2] (3.25ns)   --->   "%svs_V_2_load = load i125* %svs_V_2_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 304 'load' 'svs_V_2_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_15 : Operation 305 [2/2] (3.25ns)   --->   "%svs_V_3_load = load i128* %svs_V_3_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 305 'load' 'svs_V_3_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_15 : Operation 306 [2/2] (3.25ns)   --->   "%svs_V_4_load = load i125* %svs_V_4_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 306 'load' 'svs_V_4_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_15 : Operation 307 [2/2] (3.25ns)   --->   "%svs_V_5_load = load i125* %svs_V_5_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 307 'load' 'svs_V_5_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_15 : Operation 308 [2/2] (3.25ns)   --->   "%svs_V_6_load = load i126* %svs_V_6_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 308 'load' 'svs_V_6_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_15 : Operation 309 [2/2] (3.25ns)   --->   "%svs_V_7_load = load i125* %svs_V_7_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 309 'load' 'svs_V_7_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_15 : Operation 310 [2/2] (3.25ns)   --->   "%svs_V_8_load = load i128* %svs_V_8_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 310 'load' 'svs_V_8_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_15 : Operation 311 [2/2] (3.25ns)   --->   "%svs_V_9_load = load i126* %svs_V_9_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 311 'load' 'svs_V_9_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_15 : Operation 312 [2/2] (3.25ns)   --->   "%svs_V_10_load = load i125* %svs_V_10_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 312 'load' 'svs_V_10_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_15 : Operation 313 [2/2] (3.25ns)   --->   "%svs_V_11_load = load i125* %svs_V_11_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 313 'load' 'svs_V_11_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_15 : Operation 314 [2/2] (3.25ns)   --->   "%svs_V_12_load = load i126* %svs_V_12_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 314 'load' 'svs_V_12_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_15 : Operation 315 [2/2] (3.25ns)   --->   "%svs_V_13_load = load i127* %svs_V_13_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 315 'load' 'svs_V_13_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_15 : Operation 316 [2/2] (3.25ns)   --->   "%svs_V_14_load = load i126* %svs_V_14_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 316 'load' 'svs_V_14_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_15 : Operation 317 [2/2] (3.25ns)   --->   "%svs_V_15_load = load i128* %svs_V_15_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 317 'load' 'svs_V_15_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_15 : Operation 318 [1/1] (0.00ns)   --->   "%x_local_1_V_addr_1 = getelementptr [49 x i8]* %x_local_1_V, i64 0, i64 %newIndex4" [ADSD/Classifier.cpp:80]   --->   Operation 318 'getelementptr' 'x_local_1_V_addr_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 319 [2/2] (2.32ns)   --->   "%x_local_1_V_load = load i8* %x_local_1_V_addr_1, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 319 'load' 'x_local_1_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_15 : Operation 320 [1/1] (0.00ns)   --->   "%x_local_2_V_addr = getelementptr [49 x i8]* %x_local_2_V, i64 0, i64 %newIndex4" [ADSD/Classifier.cpp:80]   --->   Operation 320 'getelementptr' 'x_local_2_V_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 321 [2/2] (2.32ns)   --->   "%x_local_2_V_load = load i8* %x_local_2_V_addr, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 321 'load' 'x_local_2_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_15 : Operation 322 [1/1] (0.00ns)   --->   "%x_local_3_V_addr = getelementptr [49 x i8]* %x_local_3_V, i64 0, i64 %newIndex4" [ADSD/Classifier.cpp:80]   --->   Operation 322 'getelementptr' 'x_local_3_V_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 323 [2/2] (2.32ns)   --->   "%x_local_3_V_load = load i8* %x_local_3_V_addr, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 323 'load' 'x_local_3_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_15 : Operation 324 [1/1] (0.00ns)   --->   "%x_local_4_V_addr = getelementptr [49 x i8]* %x_local_4_V, i64 0, i64 %newIndex4" [ADSD/Classifier.cpp:80]   --->   Operation 324 'getelementptr' 'x_local_4_V_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 325 [2/2] (2.32ns)   --->   "%x_local_4_V_load = load i8* %x_local_4_V_addr, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 325 'load' 'x_local_4_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_15 : Operation 326 [1/1] (0.00ns)   --->   "%x_local_5_V_addr = getelementptr [49 x i8]* %x_local_5_V, i64 0, i64 %newIndex4" [ADSD/Classifier.cpp:80]   --->   Operation 326 'getelementptr' 'x_local_5_V_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 327 [2/2] (2.32ns)   --->   "%x_local_5_V_load = load i8* %x_local_5_V_addr, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 327 'load' 'x_local_5_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_15 : Operation 328 [1/1] (0.00ns)   --->   "%x_local_6_V_addr = getelementptr [49 x i8]* %x_local_6_V, i64 0, i64 %newIndex4" [ADSD/Classifier.cpp:80]   --->   Operation 328 'getelementptr' 'x_local_6_V_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 329 [2/2] (2.32ns)   --->   "%x_local_6_V_load = load i8* %x_local_6_V_addr, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 329 'load' 'x_local_6_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_15 : Operation 330 [1/1] (0.00ns)   --->   "%x_local_7_V_addr = getelementptr [49 x i8]* %x_local_7_V, i64 0, i64 %newIndex4" [ADSD/Classifier.cpp:80]   --->   Operation 330 'getelementptr' 'x_local_7_V_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 331 [2/2] (2.32ns)   --->   "%x_local_7_V_load = load i8* %x_local_7_V_addr, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 331 'load' 'x_local_7_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_15 : Operation 332 [1/1] (0.00ns)   --->   "%x_local_8_V_addr_1 = getelementptr [49 x i8]* %x_local_8_V, i64 0, i64 %newIndex4" [ADSD/Classifier.cpp:80]   --->   Operation 332 'getelementptr' 'x_local_8_V_addr_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 333 [2/2] (2.32ns)   --->   "%x_local_8_V_load = load i8* %x_local_8_V_addr_1, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 333 'load' 'x_local_8_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_15 : Operation 334 [1/1] (0.00ns)   --->   "%x_local_9_V_addr_1 = getelementptr [49 x i8]* %x_local_9_V, i64 0, i64 %newIndex4" [ADSD/Classifier.cpp:80]   --->   Operation 334 'getelementptr' 'x_local_9_V_addr_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 335 [2/2] (2.32ns)   --->   "%x_local_9_V_load = load i8* %x_local_9_V_addr_1, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 335 'load' 'x_local_9_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_15 : Operation 336 [1/1] (0.00ns)   --->   "%x_local_10_V_addr = getelementptr [49 x i8]* %x_local_10_V, i64 0, i64 %newIndex4" [ADSD/Classifier.cpp:80]   --->   Operation 336 'getelementptr' 'x_local_10_V_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 337 [2/2] (2.32ns)   --->   "%x_local_10_V_load = load i8* %x_local_10_V_addr, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 337 'load' 'x_local_10_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_15 : Operation 338 [1/1] (0.00ns)   --->   "%x_local_11_V_addr = getelementptr [49 x i8]* %x_local_11_V, i64 0, i64 %newIndex4" [ADSD/Classifier.cpp:80]   --->   Operation 338 'getelementptr' 'x_local_11_V_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 339 [2/2] (2.32ns)   --->   "%x_local_11_V_load = load i8* %x_local_11_V_addr, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 339 'load' 'x_local_11_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_15 : Operation 340 [1/1] (0.00ns)   --->   "%x_local_12_V_addr = getelementptr [49 x i8]* %x_local_12_V, i64 0, i64 %newIndex4" [ADSD/Classifier.cpp:80]   --->   Operation 340 'getelementptr' 'x_local_12_V_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 341 [2/2] (2.32ns)   --->   "%x_local_12_V_load = load i8* %x_local_12_V_addr, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 341 'load' 'x_local_12_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_15 : Operation 342 [1/1] (0.00ns)   --->   "%x_local_13_V_addr = getelementptr [49 x i8]* %x_local_13_V, i64 0, i64 %newIndex4" [ADSD/Classifier.cpp:80]   --->   Operation 342 'getelementptr' 'x_local_13_V_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 343 [2/2] (2.32ns)   --->   "%x_local_13_V_load = load i8* %x_local_13_V_addr, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 343 'load' 'x_local_13_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_15 : Operation 344 [1/1] (0.00ns)   --->   "%x_local_14_V_addr = getelementptr [49 x i8]* %x_local_14_V, i64 0, i64 %newIndex4" [ADSD/Classifier.cpp:80]   --->   Operation 344 'getelementptr' 'x_local_14_V_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 345 [2/2] (2.32ns)   --->   "%x_local_14_V_load = load i8* %x_local_14_V_addr, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 345 'load' 'x_local_14_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_15 : Operation 346 [1/1] (0.00ns)   --->   "%x_local_15_V_addr = getelementptr [49 x i8]* %x_local_15_V, i64 0, i64 %newIndex4" [ADSD/Classifier.cpp:80]   --->   Operation 346 'getelementptr' 'x_local_15_V_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_15 : Operation 347 [2/2] (2.32ns)   --->   "%x_local_15_V_load = load i8* %x_local_15_V_addr, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 347 'load' 'x_local_15_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_15 : Operation 348 [1/1] (1.73ns)   --->   "%j_1_s = add i10 16, %j" [ADSD/Classifier.cpp:80]   --->   Operation 348 'add' 'j_1_s' <Predicate = (!exitcond5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 12> <Delay = 7.42>
ST_16 : Operation 349 [1/2] (3.25ns)   --->   "%svs_V_0_load = load i125* %svs_V_0_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 349 'load' 'svs_V_0_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_16 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_266 = trunc i125 %svs_V_0_load to i8" [ADSD/Classifier.cpp:86]   --->   Operation 350 'trunc' 'tmp_266' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 351 [1/2] (2.32ns)   --->   "%x_local_0_V_load = load i8* %x_local_0_V_addr_1, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 351 'load' 'x_local_0_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_16 : Operation 352 [1/1] (0.00ns)   --->   "%OP1_V1 = sext i8 %tmp_266 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 352 'sext' 'OP1_V1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 353 [1/1] (0.00ns)   --->   "%OP2_V_s = sext i8 %x_local_0_V_load to i16" [ADSD/Classifier.cpp:93]   --->   Operation 353 'sext' 'OP2_V_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 354 [1/1] (4.17ns)   --->   "%r_V_4 = mul i16 %OP2_V_s, %OP1_V1" [ADSD/Classifier.cpp:93]   --->   Operation 354 'mul' 'r_V_4' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 355 [1/2] (3.25ns)   --->   "%svs_V_1_load = load i125* %svs_V_1_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 355 'load' 'svs_V_1_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_16 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_268 = trunc i125 %svs_V_1_load to i8" [ADSD/Classifier.cpp:86]   --->   Operation 356 'trunc' 'tmp_268' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 357 [1/1] (0.00ns)   --->   "%OP1_V_0_1 = sext i8 %tmp_268 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 357 'sext' 'OP1_V_0_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 358 [1/1] (4.17ns)   --->   "%r_V_2_0_1 = mul i16 %OP2_V_s, %OP1_V_0_1" [ADSD/Classifier.cpp:93]   --->   Operation 358 'mul' 'r_V_2_0_1' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 359 [1/2] (3.25ns)   --->   "%svs_V_2_load = load i125* %svs_V_2_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 359 'load' 'svs_V_2_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_16 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_270 = trunc i125 %svs_V_2_load to i8" [ADSD/Classifier.cpp:86]   --->   Operation 360 'trunc' 'tmp_270' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 361 [1/1] (0.00ns)   --->   "%OP1_V_0_2 = sext i8 %tmp_270 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 361 'sext' 'OP1_V_0_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 362 [1/1] (4.17ns)   --->   "%r_V_2_0_2 = mul i16 %OP2_V_s, %OP1_V_0_2" [ADSD/Classifier.cpp:93]   --->   Operation 362 'mul' 'r_V_2_0_2' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 363 [1/2] (3.25ns)   --->   "%svs_V_3_load = load i128* %svs_V_3_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 363 'load' 'svs_V_3_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_16 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_274 = trunc i128 %svs_V_3_load to i8" [ADSD/Classifier.cpp:86]   --->   Operation 364 'trunc' 'tmp_274' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 365 [1/1] (0.00ns)   --->   "%OP1_V_0_3 = sext i8 %tmp_274 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 365 'sext' 'OP1_V_0_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 366 [1/1] (4.17ns)   --->   "%r_V_2_0_3 = mul i16 %OP2_V_s, %OP1_V_0_3" [ADSD/Classifier.cpp:93]   --->   Operation 366 'mul' 'r_V_2_0_3' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 367 [1/2] (3.25ns)   --->   "%svs_V_4_load = load i125* %svs_V_4_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 367 'load' 'svs_V_4_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_16 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_276 = trunc i125 %svs_V_4_load to i8" [ADSD/Classifier.cpp:86]   --->   Operation 368 'trunc' 'tmp_276' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 369 [1/1] (0.00ns)   --->   "%OP1_V_0_4 = sext i8 %tmp_276 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 369 'sext' 'OP1_V_0_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 370 [1/1] (4.17ns)   --->   "%r_V_2_0_4 = mul i16 %OP2_V_s, %OP1_V_0_4" [ADSD/Classifier.cpp:93]   --->   Operation 370 'mul' 'r_V_2_0_4' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 371 [1/2] (3.25ns)   --->   "%svs_V_5_load = load i125* %svs_V_5_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 371 'load' 'svs_V_5_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_16 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_278 = trunc i125 %svs_V_5_load to i8" [ADSD/Classifier.cpp:86]   --->   Operation 372 'trunc' 'tmp_278' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 373 [1/1] (0.00ns)   --->   "%OP1_V_0_5 = sext i8 %tmp_278 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 373 'sext' 'OP1_V_0_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 374 [1/1] (4.17ns)   --->   "%r_V_2_0_5 = mul i16 %OP2_V_s, %OP1_V_0_5" [ADSD/Classifier.cpp:93]   --->   Operation 374 'mul' 'r_V_2_0_5' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 375 [1/2] (3.25ns)   --->   "%svs_V_6_load = load i126* %svs_V_6_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 375 'load' 'svs_V_6_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_16 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_280 = trunc i126 %svs_V_6_load to i8" [ADSD/Classifier.cpp:86]   --->   Operation 376 'trunc' 'tmp_280' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 377 [1/1] (0.00ns)   --->   "%OP1_V_0_6 = sext i8 %tmp_280 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 377 'sext' 'OP1_V_0_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 378 [1/1] (4.17ns)   --->   "%r_V_2_0_6 = mul i16 %OP2_V_s, %OP1_V_0_6" [ADSD/Classifier.cpp:93]   --->   Operation 378 'mul' 'r_V_2_0_6' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 379 [1/2] (3.25ns)   --->   "%svs_V_7_load = load i125* %svs_V_7_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 379 'load' 'svs_V_7_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_16 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_284 = trunc i125 %svs_V_7_load to i8" [ADSD/Classifier.cpp:86]   --->   Operation 380 'trunc' 'tmp_284' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 381 [1/1] (0.00ns)   --->   "%OP1_V_0_7 = sext i8 %tmp_284 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 381 'sext' 'OP1_V_0_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 382 [1/1] (4.17ns)   --->   "%r_V_2_0_7 = mul i16 %OP2_V_s, %OP1_V_0_7" [ADSD/Classifier.cpp:93]   --->   Operation 382 'mul' 'r_V_2_0_7' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 383 [1/2] (3.25ns)   --->   "%svs_V_8_load = load i128* %svs_V_8_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 383 'load' 'svs_V_8_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_16 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_286 = trunc i128 %svs_V_8_load to i8" [ADSD/Classifier.cpp:86]   --->   Operation 384 'trunc' 'tmp_286' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 385 [1/1] (0.00ns)   --->   "%OP1_V_0_8 = sext i8 %tmp_286 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 385 'sext' 'OP1_V_0_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 386 [1/1] (4.17ns)   --->   "%r_V_2_0_8 = mul i16 %OP2_V_s, %OP1_V_0_8" [ADSD/Classifier.cpp:93]   --->   Operation 386 'mul' 'r_V_2_0_8' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 387 [1/2] (3.25ns)   --->   "%svs_V_9_load = load i126* %svs_V_9_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 387 'load' 'svs_V_9_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_16 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_287 = trunc i126 %svs_V_9_load to i8" [ADSD/Classifier.cpp:86]   --->   Operation 388 'trunc' 'tmp_287' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 389 [1/1] (0.00ns)   --->   "%OP1_V_0_9 = sext i8 %tmp_287 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 389 'sext' 'OP1_V_0_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 390 [1/1] (4.17ns)   --->   "%r_V_2_0_9 = mul i16 %OP2_V_s, %OP1_V_0_9" [ADSD/Classifier.cpp:93]   --->   Operation 390 'mul' 'r_V_2_0_9' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 391 [1/2] (3.25ns)   --->   "%svs_V_10_load = load i125* %svs_V_10_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 391 'load' 'svs_V_10_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_16 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_288 = trunc i125 %svs_V_10_load to i8" [ADSD/Classifier.cpp:86]   --->   Operation 392 'trunc' 'tmp_288' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 393 [1/1] (0.00ns)   --->   "%OP1_V_0_s = sext i8 %tmp_288 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 393 'sext' 'OP1_V_0_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 394 [1/1] (4.17ns)   --->   "%r_V_2_0_s = mul i16 %OP2_V_s, %OP1_V_0_s" [ADSD/Classifier.cpp:93]   --->   Operation 394 'mul' 'r_V_2_0_s' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 395 [1/2] (3.25ns)   --->   "%svs_V_11_load = load i125* %svs_V_11_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 395 'load' 'svs_V_11_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_16 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_289 = trunc i125 %svs_V_11_load to i8" [ADSD/Classifier.cpp:86]   --->   Operation 396 'trunc' 'tmp_289' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 397 [1/1] (0.00ns)   --->   "%OP1_V_0_10 = sext i8 %tmp_289 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 397 'sext' 'OP1_V_0_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 398 [1/1] (4.17ns)   --->   "%r_V_2_0_10 = mul i16 %OP2_V_s, %OP1_V_0_10" [ADSD/Classifier.cpp:93]   --->   Operation 398 'mul' 'r_V_2_0_10' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 399 [1/2] (3.25ns)   --->   "%svs_V_12_load = load i126* %svs_V_12_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 399 'load' 'svs_V_12_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_16 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_290 = trunc i126 %svs_V_12_load to i8" [ADSD/Classifier.cpp:86]   --->   Operation 400 'trunc' 'tmp_290' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 401 [1/1] (0.00ns)   --->   "%OP1_V_0_11 = sext i8 %tmp_290 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 401 'sext' 'OP1_V_0_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 402 [1/1] (4.17ns)   --->   "%r_V_2_0_11 = mul i16 %OP2_V_s, %OP1_V_0_11" [ADSD/Classifier.cpp:93]   --->   Operation 402 'mul' 'r_V_2_0_11' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 403 [1/2] (3.25ns)   --->   "%svs_V_13_load = load i127* %svs_V_13_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 403 'load' 'svs_V_13_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_16 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_293 = trunc i127 %svs_V_13_load to i8" [ADSD/Classifier.cpp:86]   --->   Operation 404 'trunc' 'tmp_293' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 405 [1/1] (0.00ns)   --->   "%OP1_V_0_12 = sext i8 %tmp_293 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 405 'sext' 'OP1_V_0_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 406 [1/1] (4.17ns)   --->   "%r_V_2_0_12 = mul i16 %OP2_V_s, %OP1_V_0_12" [ADSD/Classifier.cpp:93]   --->   Operation 406 'mul' 'r_V_2_0_12' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 407 [1/2] (3.25ns)   --->   "%svs_V_14_load = load i126* %svs_V_14_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 407 'load' 'svs_V_14_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_16 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_295 = trunc i126 %svs_V_14_load to i8" [ADSD/Classifier.cpp:86]   --->   Operation 408 'trunc' 'tmp_295' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 409 [1/1] (0.00ns)   --->   "%OP1_V_0_13 = sext i8 %tmp_295 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 409 'sext' 'OP1_V_0_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 410 [1/1] (4.17ns)   --->   "%r_V_2_0_13 = mul i16 %OP2_V_s, %OP1_V_0_13" [ADSD/Classifier.cpp:93]   --->   Operation 410 'mul' 'r_V_2_0_13' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 411 [1/2] (3.25ns)   --->   "%svs_V_15_load = load i128* %svs_V_15_addr, align 16" [ADSD/Classifier.cpp:86]   --->   Operation 411 'load' 'svs_V_15_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_16 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_296 = trunc i128 %svs_V_15_load to i8" [ADSD/Classifier.cpp:86]   --->   Operation 412 'trunc' 'tmp_296' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 413 [1/1] (0.00ns)   --->   "%OP1_V_0_14 = sext i8 %tmp_296 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 413 'sext' 'OP1_V_0_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 414 [1/1] (4.17ns)   --->   "%r_V_2_0_14 = mul i16 %OP2_V_s, %OP1_V_0_14" [ADSD/Classifier.cpp:93]   --->   Operation 414 'mul' 'r_V_2_0_14' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_0_load, i32 8, i32 15)" [ADSD/Classifier.cpp:86]   --->   Operation 415 'partselect' 'tmp_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 416 [1/2] (2.32ns)   --->   "%x_local_1_V_load = load i8* %x_local_1_V_addr_1, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 416 'load' 'x_local_1_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_16 : Operation 417 [1/1] (0.00ns)   --->   "%OP1_V_1 = sext i8 %tmp_14 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 417 'sext' 'OP1_V_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 418 [1/1] (0.00ns)   --->   "%OP2_V_1_1 = sext i8 %x_local_1_V_load to i16" [ADSD/Classifier.cpp:93]   --->   Operation 418 'sext' 'OP2_V_1_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 419 [1/1] (4.17ns)   --->   "%r_V_2_1 = mul i16 %OP2_V_1_1, %OP1_V_1" [ADSD/Classifier.cpp:93]   --->   Operation 419 'mul' 'r_V_2_1' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_1_load, i32 8, i32 15)" [ADSD/Classifier.cpp:86]   --->   Operation 420 'partselect' 'tmp_15' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 421 [1/1] (0.00ns)   --->   "%OP1_V_1_1 = sext i8 %tmp_15 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 421 'sext' 'OP1_V_1_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 422 [1/1] (4.17ns)   --->   "%r_V_2_1_1 = mul i16 %OP2_V_1_1, %OP1_V_1_1" [ADSD/Classifier.cpp:93]   --->   Operation 422 'mul' 'r_V_2_1_1' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_2_load, i32 8, i32 15)" [ADSD/Classifier.cpp:86]   --->   Operation 423 'partselect' 'tmp_16' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 424 [1/1] (0.00ns)   --->   "%OP1_V_1_2 = sext i8 %tmp_16 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 424 'sext' 'OP1_V_1_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 425 [1/1] (4.17ns)   --->   "%r_V_2_1_2 = mul i16 %OP2_V_1_1, %OP1_V_1_2" [ADSD/Classifier.cpp:93]   --->   Operation 425 'mul' 'r_V_2_1_2' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_3_load, i32 8, i32 15)" [ADSD/Classifier.cpp:86]   --->   Operation 426 'partselect' 'tmp_17' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 427 [1/1] (0.00ns)   --->   "%OP1_V_1_3 = sext i8 %tmp_17 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 427 'sext' 'OP1_V_1_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 428 [1/1] (4.17ns)   --->   "%r_V_2_1_3 = mul i16 %OP2_V_1_1, %OP1_V_1_3" [ADSD/Classifier.cpp:93]   --->   Operation 428 'mul' 'r_V_2_1_3' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_4_load, i32 8, i32 15)" [ADSD/Classifier.cpp:86]   --->   Operation 429 'partselect' 'tmp_18' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 430 [1/1] (0.00ns)   --->   "%OP1_V_1_4 = sext i8 %tmp_18 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 430 'sext' 'OP1_V_1_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 431 [1/1] (4.17ns)   --->   "%r_V_2_1_4 = mul i16 %OP2_V_1_1, %OP1_V_1_4" [ADSD/Classifier.cpp:93]   --->   Operation 431 'mul' 'r_V_2_1_4' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_5_load, i32 8, i32 15)" [ADSD/Classifier.cpp:86]   --->   Operation 432 'partselect' 'tmp_20' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 433 [1/1] (0.00ns)   --->   "%OP1_V_1_5 = sext i8 %tmp_20 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 433 'sext' 'OP1_V_1_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 434 [1/1] (4.17ns)   --->   "%r_V_2_1_5 = mul i16 %OP2_V_1_1, %OP1_V_1_5" [ADSD/Classifier.cpp:93]   --->   Operation 434 'mul' 'r_V_2_1_5' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_6_load, i32 8, i32 15)" [ADSD/Classifier.cpp:86]   --->   Operation 435 'partselect' 'tmp_21' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 436 [1/1] (0.00ns)   --->   "%OP1_V_1_6 = sext i8 %tmp_21 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 436 'sext' 'OP1_V_1_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 437 [1/1] (4.17ns)   --->   "%r_V_2_1_6 = mul i16 %OP2_V_1_1, %OP1_V_1_6" [ADSD/Classifier.cpp:93]   --->   Operation 437 'mul' 'r_V_2_1_6' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_7_load, i32 8, i32 15)" [ADSD/Classifier.cpp:86]   --->   Operation 438 'partselect' 'tmp_22' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 439 [1/1] (0.00ns)   --->   "%OP1_V_1_7 = sext i8 %tmp_22 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 439 'sext' 'OP1_V_1_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 440 [1/1] (4.17ns)   --->   "%r_V_2_1_7 = mul i16 %OP2_V_1_1, %OP1_V_1_7" [ADSD/Classifier.cpp:93]   --->   Operation 440 'mul' 'r_V_2_1_7' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_8_load, i32 8, i32 15)" [ADSD/Classifier.cpp:86]   --->   Operation 441 'partselect' 'tmp_23' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 442 [1/1] (0.00ns)   --->   "%OP1_V_1_8 = sext i8 %tmp_23 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 442 'sext' 'OP1_V_1_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 443 [1/1] (4.17ns)   --->   "%r_V_2_1_8 = mul i16 %OP2_V_1_1, %OP1_V_1_8" [ADSD/Classifier.cpp:93]   --->   Operation 443 'mul' 'r_V_2_1_8' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_24 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_9_load, i32 8, i32 15)" [ADSD/Classifier.cpp:86]   --->   Operation 444 'partselect' 'tmp_24' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 445 [1/1] (0.00ns)   --->   "%OP1_V_1_9 = sext i8 %tmp_24 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 445 'sext' 'OP1_V_1_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 446 [1/1] (4.17ns)   --->   "%r_V_2_1_9 = mul i16 %OP2_V_1_1, %OP1_V_1_9" [ADSD/Classifier.cpp:93]   --->   Operation 446 'mul' 'r_V_2_1_9' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_10_load, i32 8, i32 15)" [ADSD/Classifier.cpp:86]   --->   Operation 447 'partselect' 'tmp_25' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 448 [1/1] (0.00ns)   --->   "%OP1_V_1_s = sext i8 %tmp_25 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 448 'sext' 'OP1_V_1_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 449 [1/1] (4.17ns)   --->   "%r_V_2_1_s = mul i16 %OP2_V_1_1, %OP1_V_1_s" [ADSD/Classifier.cpp:93]   --->   Operation 449 'mul' 'r_V_2_1_s' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_11_load, i32 8, i32 15)" [ADSD/Classifier.cpp:86]   --->   Operation 450 'partselect' 'tmp_26' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 451 [1/1] (0.00ns)   --->   "%OP1_V_1_10 = sext i8 %tmp_26 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 451 'sext' 'OP1_V_1_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 452 [1/1] (4.17ns)   --->   "%r_V_2_1_10 = mul i16 %OP2_V_1_1, %OP1_V_1_10" [ADSD/Classifier.cpp:93]   --->   Operation 452 'mul' 'r_V_2_1_10' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_12_load, i32 8, i32 15)" [ADSD/Classifier.cpp:86]   --->   Operation 453 'partselect' 'tmp_27' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 454 [1/1] (0.00ns)   --->   "%OP1_V_1_11 = sext i8 %tmp_27 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 454 'sext' 'OP1_V_1_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 455 [1/1] (4.17ns)   --->   "%r_V_2_1_11 = mul i16 %OP2_V_1_1, %OP1_V_1_11" [ADSD/Classifier.cpp:93]   --->   Operation 455 'mul' 'r_V_2_1_11' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i127.i32.i32(i127 %svs_V_13_load, i32 8, i32 15)" [ADSD/Classifier.cpp:86]   --->   Operation 456 'partselect' 'tmp_28' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 457 [1/1] (0.00ns)   --->   "%OP1_V_1_12 = sext i8 %tmp_28 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 457 'sext' 'OP1_V_1_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 458 [1/1] (4.17ns)   --->   "%r_V_2_1_12 = mul i16 %OP2_V_1_1, %OP1_V_1_12" [ADSD/Classifier.cpp:93]   --->   Operation 458 'mul' 'r_V_2_1_12' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_14_load, i32 8, i32 15)" [ADSD/Classifier.cpp:86]   --->   Operation 459 'partselect' 'tmp_29' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 460 [1/1] (0.00ns)   --->   "%OP1_V_1_13 = sext i8 %tmp_29 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 460 'sext' 'OP1_V_1_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 461 [1/1] (4.17ns)   --->   "%r_V_2_1_13 = mul i16 %OP2_V_1_1, %OP1_V_1_13" [ADSD/Classifier.cpp:93]   --->   Operation 461 'mul' 'r_V_2_1_13' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_15_load, i32 8, i32 15)" [ADSD/Classifier.cpp:86]   --->   Operation 462 'partselect' 'tmp_30' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 463 [1/1] (0.00ns)   --->   "%OP1_V_1_14 = sext i8 %tmp_30 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 463 'sext' 'OP1_V_1_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 464 [1/1] (4.17ns)   --->   "%r_V_2_1_14 = mul i16 %OP2_V_1_1, %OP1_V_1_14" [ADSD/Classifier.cpp:93]   --->   Operation 464 'mul' 'r_V_2_1_14' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_0_load, i32 16, i32 23)" [ADSD/Classifier.cpp:86]   --->   Operation 465 'partselect' 'tmp_31' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 466 [1/2] (2.32ns)   --->   "%x_local_2_V_load = load i8* %x_local_2_V_addr, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 466 'load' 'x_local_2_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_16 : Operation 467 [1/1] (0.00ns)   --->   "%OP1_V_s = sext i8 %tmp_31 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 467 'sext' 'OP1_V_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 468 [1/1] (0.00ns)   --->   "%OP2_V_1_2 = sext i8 %x_local_2_V_load to i16" [ADSD/Classifier.cpp:93]   --->   Operation 468 'sext' 'OP2_V_1_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 469 [1/1] (4.17ns)   --->   "%r_V_2_2 = mul i16 %OP2_V_1_2, %OP1_V_s" [ADSD/Classifier.cpp:93]   --->   Operation 469 'mul' 'r_V_2_2' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_1_load, i32 16, i32 23)" [ADSD/Classifier.cpp:86]   --->   Operation 470 'partselect' 'tmp_32' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 471 [1/1] (0.00ns)   --->   "%OP1_V_258_1 = sext i8 %tmp_32 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 471 'sext' 'OP1_V_258_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 472 [1/1] (4.17ns)   --->   "%r_V_2_2_1 = mul i16 %OP2_V_1_2, %OP1_V_258_1" [ADSD/Classifier.cpp:93]   --->   Operation 472 'mul' 'r_V_2_2_1' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_2_load, i32 16, i32 23)" [ADSD/Classifier.cpp:86]   --->   Operation 473 'partselect' 'tmp_33' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 474 [1/1] (0.00ns)   --->   "%OP1_V_258_2 = sext i8 %tmp_33 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 474 'sext' 'OP1_V_258_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 475 [1/1] (4.17ns)   --->   "%r_V_2_2_2 = mul i16 %OP2_V_1_2, %OP1_V_258_2" [ADSD/Classifier.cpp:93]   --->   Operation 475 'mul' 'r_V_2_2_2' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_3_load, i32 16, i32 23)" [ADSD/Classifier.cpp:86]   --->   Operation 476 'partselect' 'tmp_34' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 477 [1/1] (0.00ns)   --->   "%OP1_V_258_3 = sext i8 %tmp_34 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 477 'sext' 'OP1_V_258_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 478 [1/1] (4.17ns)   --->   "%r_V_2_2_3 = mul i16 %OP2_V_1_2, %OP1_V_258_3" [ADSD/Classifier.cpp:93]   --->   Operation 478 'mul' 'r_V_2_2_3' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_35 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_4_load, i32 16, i32 23)" [ADSD/Classifier.cpp:86]   --->   Operation 479 'partselect' 'tmp_35' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 480 [1/1] (0.00ns)   --->   "%OP1_V_258_4 = sext i8 %tmp_35 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 480 'sext' 'OP1_V_258_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 481 [1/1] (4.17ns)   --->   "%r_V_2_2_4 = mul i16 %OP2_V_1_2, %OP1_V_258_4" [ADSD/Classifier.cpp:93]   --->   Operation 481 'mul' 'r_V_2_2_4' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_5_load, i32 16, i32 23)" [ADSD/Classifier.cpp:86]   --->   Operation 482 'partselect' 'tmp_36' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 483 [1/1] (0.00ns)   --->   "%OP1_V_258_5 = sext i8 %tmp_36 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 483 'sext' 'OP1_V_258_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 484 [1/1] (4.17ns)   --->   "%r_V_2_2_5 = mul i16 %OP2_V_1_2, %OP1_V_258_5" [ADSD/Classifier.cpp:93]   --->   Operation 484 'mul' 'r_V_2_2_5' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_6_load, i32 16, i32 23)" [ADSD/Classifier.cpp:86]   --->   Operation 485 'partselect' 'tmp_37' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 486 [1/1] (0.00ns)   --->   "%OP1_V_258_6 = sext i8 %tmp_37 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 486 'sext' 'OP1_V_258_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 487 [1/1] (4.17ns)   --->   "%r_V_2_2_6 = mul i16 %OP2_V_1_2, %OP1_V_258_6" [ADSD/Classifier.cpp:93]   --->   Operation 487 'mul' 'r_V_2_2_6' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_7_load, i32 16, i32 23)" [ADSD/Classifier.cpp:86]   --->   Operation 488 'partselect' 'tmp_38' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 489 [1/1] (0.00ns)   --->   "%OP1_V_258_7 = sext i8 %tmp_38 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 489 'sext' 'OP1_V_258_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 490 [1/1] (4.17ns)   --->   "%r_V_2_2_7 = mul i16 %OP2_V_1_2, %OP1_V_258_7" [ADSD/Classifier.cpp:93]   --->   Operation 490 'mul' 'r_V_2_2_7' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_8_load, i32 16, i32 23)" [ADSD/Classifier.cpp:86]   --->   Operation 491 'partselect' 'tmp_51' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 492 [1/1] (0.00ns)   --->   "%OP1_V_258_8 = sext i8 %tmp_51 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 492 'sext' 'OP1_V_258_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 493 [1/1] (4.17ns)   --->   "%r_V_2_2_8 = mul i16 %OP2_V_1_2, %OP1_V_258_8" [ADSD/Classifier.cpp:93]   --->   Operation 493 'mul' 'r_V_2_2_8' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_52 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_9_load, i32 16, i32 23)" [ADSD/Classifier.cpp:86]   --->   Operation 494 'partselect' 'tmp_52' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 495 [1/1] (0.00ns)   --->   "%OP1_V_258_9 = sext i8 %tmp_52 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 495 'sext' 'OP1_V_258_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 496 [1/1] (4.17ns)   --->   "%r_V_2_2_9 = mul i16 %OP2_V_1_2, %OP1_V_258_9" [ADSD/Classifier.cpp:93]   --->   Operation 496 'mul' 'r_V_2_2_9' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_10_load, i32 16, i32 23)" [ADSD/Classifier.cpp:86]   --->   Operation 497 'partselect' 'tmp_53' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 498 [1/1] (0.00ns)   --->   "%OP1_V_258_s = sext i8 %tmp_53 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 498 'sext' 'OP1_V_258_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 499 [1/1] (4.17ns)   --->   "%r_V_2_2_s = mul i16 %OP2_V_1_2, %OP1_V_258_s" [ADSD/Classifier.cpp:93]   --->   Operation 499 'mul' 'r_V_2_2_s' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_11_load, i32 16, i32 23)" [ADSD/Classifier.cpp:86]   --->   Operation 500 'partselect' 'tmp_54' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 501 [1/1] (0.00ns)   --->   "%OP1_V_258_10 = sext i8 %tmp_54 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 501 'sext' 'OP1_V_258_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 502 [1/1] (4.17ns)   --->   "%r_V_2_2_10 = mul i16 %OP2_V_1_2, %OP1_V_258_10" [ADSD/Classifier.cpp:93]   --->   Operation 502 'mul' 'r_V_2_2_10' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_55 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_12_load, i32 16, i32 23)" [ADSD/Classifier.cpp:86]   --->   Operation 503 'partselect' 'tmp_55' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 504 [1/1] (0.00ns)   --->   "%OP1_V_258_11 = sext i8 %tmp_55 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 504 'sext' 'OP1_V_258_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 505 [1/1] (4.17ns)   --->   "%r_V_2_2_11 = mul i16 %OP2_V_1_2, %OP1_V_258_11" [ADSD/Classifier.cpp:93]   --->   Operation 505 'mul' 'r_V_2_2_11' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i127.i32.i32(i127 %svs_V_13_load, i32 16, i32 23)" [ADSD/Classifier.cpp:86]   --->   Operation 506 'partselect' 'tmp_56' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 507 [1/1] (0.00ns)   --->   "%OP1_V_258_12 = sext i8 %tmp_56 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 507 'sext' 'OP1_V_258_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 508 [1/1] (4.17ns)   --->   "%r_V_2_2_12 = mul i16 %OP2_V_1_2, %OP1_V_258_12" [ADSD/Classifier.cpp:93]   --->   Operation 508 'mul' 'r_V_2_2_12' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_57 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_14_load, i32 16, i32 23)" [ADSD/Classifier.cpp:86]   --->   Operation 509 'partselect' 'tmp_57' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 510 [1/1] (0.00ns)   --->   "%OP1_V_258_13 = sext i8 %tmp_57 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 510 'sext' 'OP1_V_258_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 511 [1/1] (4.17ns)   --->   "%r_V_2_2_13 = mul i16 %OP2_V_1_2, %OP1_V_258_13" [ADSD/Classifier.cpp:93]   --->   Operation 511 'mul' 'r_V_2_2_13' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_15_load, i32 16, i32 23)" [ADSD/Classifier.cpp:86]   --->   Operation 512 'partselect' 'tmp_58' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 513 [1/1] (0.00ns)   --->   "%OP1_V_258_14 = sext i8 %tmp_58 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 513 'sext' 'OP1_V_258_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 514 [1/1] (4.17ns)   --->   "%r_V_2_2_14 = mul i16 %OP2_V_1_2, %OP1_V_258_14" [ADSD/Classifier.cpp:93]   --->   Operation 514 'mul' 'r_V_2_2_14' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_59 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_0_load, i32 24, i32 31)" [ADSD/Classifier.cpp:86]   --->   Operation 515 'partselect' 'tmp_59' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 516 [1/2] (2.32ns)   --->   "%x_local_3_V_load = load i8* %x_local_3_V_addr, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 516 'load' 'x_local_3_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_16 : Operation 517 [1/1] (0.00ns)   --->   "%OP1_V_3 = sext i8 %tmp_59 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 517 'sext' 'OP1_V_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 518 [1/1] (0.00ns)   --->   "%OP2_V_1_3 = sext i8 %x_local_3_V_load to i16" [ADSD/Classifier.cpp:93]   --->   Operation 518 'sext' 'OP2_V_1_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 519 [1/1] (4.17ns)   --->   "%r_V_2_3 = mul i16 %OP2_V_1_3, %OP1_V_3" [ADSD/Classifier.cpp:93]   --->   Operation 519 'mul' 'r_V_2_3' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_60 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_1_load, i32 24, i32 31)" [ADSD/Classifier.cpp:86]   --->   Operation 520 'partselect' 'tmp_60' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 521 [1/1] (0.00ns)   --->   "%OP1_V_3_1 = sext i8 %tmp_60 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 521 'sext' 'OP1_V_3_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 522 [1/1] (4.17ns)   --->   "%r_V_2_3_1 = mul i16 %OP2_V_1_3, %OP1_V_3_1" [ADSD/Classifier.cpp:93]   --->   Operation 522 'mul' 'r_V_2_3_1' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_61 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_2_load, i32 24, i32 31)" [ADSD/Classifier.cpp:86]   --->   Operation 523 'partselect' 'tmp_61' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 524 [1/1] (0.00ns)   --->   "%OP1_V_3_2 = sext i8 %tmp_61 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 524 'sext' 'OP1_V_3_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 525 [1/1] (4.17ns)   --->   "%r_V_2_3_2 = mul i16 %OP2_V_1_3, %OP1_V_3_2" [ADSD/Classifier.cpp:93]   --->   Operation 525 'mul' 'r_V_2_3_2' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_3_load, i32 24, i32 31)" [ADSD/Classifier.cpp:86]   --->   Operation 526 'partselect' 'tmp_62' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 527 [1/1] (0.00ns)   --->   "%OP1_V_3_3 = sext i8 %tmp_62 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 527 'sext' 'OP1_V_3_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 528 [1/1] (4.17ns)   --->   "%r_V_2_3_3 = mul i16 %OP2_V_1_3, %OP1_V_3_3" [ADSD/Classifier.cpp:93]   --->   Operation 528 'mul' 'r_V_2_3_3' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_63 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_4_load, i32 24, i32 31)" [ADSD/Classifier.cpp:86]   --->   Operation 529 'partselect' 'tmp_63' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 530 [1/1] (0.00ns)   --->   "%OP1_V_3_4 = sext i8 %tmp_63 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 530 'sext' 'OP1_V_3_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 531 [1/1] (4.17ns)   --->   "%r_V_2_3_4 = mul i16 %OP2_V_1_3, %OP1_V_3_4" [ADSD/Classifier.cpp:93]   --->   Operation 531 'mul' 'r_V_2_3_4' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_64 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_5_load, i32 24, i32 31)" [ADSD/Classifier.cpp:86]   --->   Operation 532 'partselect' 'tmp_64' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 533 [1/1] (0.00ns)   --->   "%OP1_V_3_5 = sext i8 %tmp_64 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 533 'sext' 'OP1_V_3_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 534 [1/1] (4.17ns)   --->   "%r_V_2_3_5 = mul i16 %OP2_V_1_3, %OP1_V_3_5" [ADSD/Classifier.cpp:93]   --->   Operation 534 'mul' 'r_V_2_3_5' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_6_load, i32 24, i32 31)" [ADSD/Classifier.cpp:86]   --->   Operation 535 'partselect' 'tmp_65' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 536 [1/1] (0.00ns)   --->   "%OP1_V_3_6 = sext i8 %tmp_65 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 536 'sext' 'OP1_V_3_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 537 [1/1] (4.17ns)   --->   "%r_V_2_3_6 = mul i16 %OP2_V_1_3, %OP1_V_3_6" [ADSD/Classifier.cpp:93]   --->   Operation 537 'mul' 'r_V_2_3_6' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_66 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_7_load, i32 24, i32 31)" [ADSD/Classifier.cpp:86]   --->   Operation 538 'partselect' 'tmp_66' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 539 [1/1] (0.00ns)   --->   "%OP1_V_3_7 = sext i8 %tmp_66 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 539 'sext' 'OP1_V_3_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 540 [1/1] (4.17ns)   --->   "%r_V_2_3_7 = mul i16 %OP2_V_1_3, %OP1_V_3_7" [ADSD/Classifier.cpp:93]   --->   Operation 540 'mul' 'r_V_2_3_7' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_67 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_8_load, i32 24, i32 31)" [ADSD/Classifier.cpp:86]   --->   Operation 541 'partselect' 'tmp_67' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 542 [1/1] (0.00ns)   --->   "%OP1_V_3_8 = sext i8 %tmp_67 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 542 'sext' 'OP1_V_3_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 543 [1/1] (4.17ns)   --->   "%r_V_2_3_8 = mul i16 %OP2_V_1_3, %OP1_V_3_8" [ADSD/Classifier.cpp:93]   --->   Operation 543 'mul' 'r_V_2_3_8' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_68 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_9_load, i32 24, i32 31)" [ADSD/Classifier.cpp:86]   --->   Operation 544 'partselect' 'tmp_68' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 545 [1/1] (0.00ns)   --->   "%OP1_V_3_9 = sext i8 %tmp_68 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 545 'sext' 'OP1_V_3_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 546 [1/1] (4.17ns)   --->   "%r_V_2_3_9 = mul i16 %OP2_V_1_3, %OP1_V_3_9" [ADSD/Classifier.cpp:93]   --->   Operation 546 'mul' 'r_V_2_3_9' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_69 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_10_load, i32 24, i32 31)" [ADSD/Classifier.cpp:86]   --->   Operation 547 'partselect' 'tmp_69' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 548 [1/1] (0.00ns)   --->   "%OP1_V_3_s = sext i8 %tmp_69 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 548 'sext' 'OP1_V_3_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 549 [1/1] (4.17ns)   --->   "%r_V_2_3_s = mul i16 %OP2_V_1_3, %OP1_V_3_s" [ADSD/Classifier.cpp:93]   --->   Operation 549 'mul' 'r_V_2_3_s' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_70 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_11_load, i32 24, i32 31)" [ADSD/Classifier.cpp:86]   --->   Operation 550 'partselect' 'tmp_70' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 551 [1/1] (0.00ns)   --->   "%OP1_V_3_10 = sext i8 %tmp_70 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 551 'sext' 'OP1_V_3_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 552 [1/1] (4.17ns)   --->   "%r_V_2_3_10 = mul i16 %OP2_V_1_3, %OP1_V_3_10" [ADSD/Classifier.cpp:93]   --->   Operation 552 'mul' 'r_V_2_3_10' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 553 [1/1] (0.00ns)   --->   "%tmp_71 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_12_load, i32 24, i32 31)" [ADSD/Classifier.cpp:86]   --->   Operation 553 'partselect' 'tmp_71' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 554 [1/1] (0.00ns)   --->   "%OP1_V_3_11 = sext i8 %tmp_71 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 554 'sext' 'OP1_V_3_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 555 [1/1] (4.17ns)   --->   "%r_V_2_3_11 = mul i16 %OP2_V_1_3, %OP1_V_3_11" [ADSD/Classifier.cpp:93]   --->   Operation 555 'mul' 'r_V_2_3_11' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_72 = call i8 @_ssdm_op_PartSelect.i8.i127.i32.i32(i127 %svs_V_13_load, i32 24, i32 31)" [ADSD/Classifier.cpp:86]   --->   Operation 556 'partselect' 'tmp_72' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 557 [1/1] (0.00ns)   --->   "%OP1_V_3_12 = sext i8 %tmp_72 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 557 'sext' 'OP1_V_3_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 558 [1/1] (4.17ns)   --->   "%r_V_2_3_12 = mul i16 %OP2_V_1_3, %OP1_V_3_12" [ADSD/Classifier.cpp:93]   --->   Operation 558 'mul' 'r_V_2_3_12' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_73 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_14_load, i32 24, i32 31)" [ADSD/Classifier.cpp:86]   --->   Operation 559 'partselect' 'tmp_73' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 560 [1/1] (0.00ns)   --->   "%OP1_V_3_13 = sext i8 %tmp_73 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 560 'sext' 'OP1_V_3_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 561 [1/1] (4.17ns)   --->   "%r_V_2_3_13 = mul i16 %OP2_V_1_3, %OP1_V_3_13" [ADSD/Classifier.cpp:93]   --->   Operation 561 'mul' 'r_V_2_3_13' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_74 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_15_load, i32 24, i32 31)" [ADSD/Classifier.cpp:86]   --->   Operation 562 'partselect' 'tmp_74' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 563 [1/1] (0.00ns)   --->   "%OP1_V_3_14 = sext i8 %tmp_74 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 563 'sext' 'OP1_V_3_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 564 [1/1] (4.17ns)   --->   "%r_V_2_3_14 = mul i16 %OP2_V_1_3, %OP1_V_3_14" [ADSD/Classifier.cpp:93]   --->   Operation 564 'mul' 'r_V_2_3_14' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_75 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_0_load, i32 32, i32 39)" [ADSD/Classifier.cpp:86]   --->   Operation 565 'partselect' 'tmp_75' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 566 [1/2] (2.32ns)   --->   "%x_local_4_V_load = load i8* %x_local_4_V_addr, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 566 'load' 'x_local_4_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_16 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_76 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_1_load, i32 32, i32 39)" [ADSD/Classifier.cpp:86]   --->   Operation 567 'partselect' 'tmp_76' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_77 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_2_load, i32 32, i32 39)" [ADSD/Classifier.cpp:86]   --->   Operation 568 'partselect' 'tmp_77' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_78 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_3_load, i32 32, i32 39)" [ADSD/Classifier.cpp:86]   --->   Operation 569 'partselect' 'tmp_78' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_79 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_4_load, i32 32, i32 39)" [ADSD/Classifier.cpp:86]   --->   Operation 570 'partselect' 'tmp_79' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_5_load, i32 32, i32 39)" [ADSD/Classifier.cpp:86]   --->   Operation 571 'partselect' 'tmp_80' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_81 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_6_load, i32 32, i32 39)" [ADSD/Classifier.cpp:86]   --->   Operation 572 'partselect' 'tmp_81' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_82 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_7_load, i32 32, i32 39)" [ADSD/Classifier.cpp:86]   --->   Operation 573 'partselect' 'tmp_82' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_83 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_8_load, i32 32, i32 39)" [ADSD/Classifier.cpp:86]   --->   Operation 574 'partselect' 'tmp_83' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_84 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_9_load, i32 32, i32 39)" [ADSD/Classifier.cpp:86]   --->   Operation 575 'partselect' 'tmp_84' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_85 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_10_load, i32 32, i32 39)" [ADSD/Classifier.cpp:86]   --->   Operation 576 'partselect' 'tmp_85' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_86 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_11_load, i32 32, i32 39)" [ADSD/Classifier.cpp:86]   --->   Operation 577 'partselect' 'tmp_86' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_87 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_12_load, i32 32, i32 39)" [ADSD/Classifier.cpp:86]   --->   Operation 578 'partselect' 'tmp_87' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_88 = call i8 @_ssdm_op_PartSelect.i8.i127.i32.i32(i127 %svs_V_13_load, i32 32, i32 39)" [ADSD/Classifier.cpp:86]   --->   Operation 579 'partselect' 'tmp_88' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_89 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_14_load, i32 32, i32 39)" [ADSD/Classifier.cpp:86]   --->   Operation 580 'partselect' 'tmp_89' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_90 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_15_load, i32 32, i32 39)" [ADSD/Classifier.cpp:86]   --->   Operation 581 'partselect' 'tmp_90' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_91 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_0_load, i32 40, i32 47)" [ADSD/Classifier.cpp:86]   --->   Operation 582 'partselect' 'tmp_91' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 583 [1/2] (2.32ns)   --->   "%x_local_5_V_load = load i8* %x_local_5_V_addr, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 583 'load' 'x_local_5_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_16 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_92 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_1_load, i32 40, i32 47)" [ADSD/Classifier.cpp:86]   --->   Operation 584 'partselect' 'tmp_92' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_93 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_2_load, i32 40, i32 47)" [ADSD/Classifier.cpp:86]   --->   Operation 585 'partselect' 'tmp_93' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_94 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_3_load, i32 40, i32 47)" [ADSD/Classifier.cpp:86]   --->   Operation 586 'partselect' 'tmp_94' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_95 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_4_load, i32 40, i32 47)" [ADSD/Classifier.cpp:86]   --->   Operation 587 'partselect' 'tmp_95' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 588 [1/1] (0.00ns)   --->   "%tmp_96 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_5_load, i32 40, i32 47)" [ADSD/Classifier.cpp:86]   --->   Operation 588 'partselect' 'tmp_96' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_97 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_6_load, i32 40, i32 47)" [ADSD/Classifier.cpp:86]   --->   Operation 589 'partselect' 'tmp_97' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 590 [1/1] (0.00ns)   --->   "%tmp_98 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_7_load, i32 40, i32 47)" [ADSD/Classifier.cpp:86]   --->   Operation 590 'partselect' 'tmp_98' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_99 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_8_load, i32 40, i32 47)" [ADSD/Classifier.cpp:86]   --->   Operation 591 'partselect' 'tmp_99' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_100 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_9_load, i32 40, i32 47)" [ADSD/Classifier.cpp:86]   --->   Operation 592 'partselect' 'tmp_100' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_101 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_10_load, i32 40, i32 47)" [ADSD/Classifier.cpp:86]   --->   Operation 593 'partselect' 'tmp_101' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_102 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_11_load, i32 40, i32 47)" [ADSD/Classifier.cpp:86]   --->   Operation 594 'partselect' 'tmp_102' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_103 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_12_load, i32 40, i32 47)" [ADSD/Classifier.cpp:86]   --->   Operation 595 'partselect' 'tmp_103' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_104 = call i8 @_ssdm_op_PartSelect.i8.i127.i32.i32(i127 %svs_V_13_load, i32 40, i32 47)" [ADSD/Classifier.cpp:86]   --->   Operation 596 'partselect' 'tmp_104' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_106 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_14_load, i32 40, i32 47)" [ADSD/Classifier.cpp:86]   --->   Operation 597 'partselect' 'tmp_106' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_107 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_15_load, i32 40, i32 47)" [ADSD/Classifier.cpp:86]   --->   Operation 598 'partselect' 'tmp_107' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_108 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_0_load, i32 48, i32 55)" [ADSD/Classifier.cpp:86]   --->   Operation 599 'partselect' 'tmp_108' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 600 [1/2] (2.32ns)   --->   "%x_local_6_V_load = load i8* %x_local_6_V_addr, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 600 'load' 'x_local_6_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_16 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_109 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_1_load, i32 48, i32 55)" [ADSD/Classifier.cpp:86]   --->   Operation 601 'partselect' 'tmp_109' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_110 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_2_load, i32 48, i32 55)" [ADSD/Classifier.cpp:86]   --->   Operation 602 'partselect' 'tmp_110' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_111 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_3_load, i32 48, i32 55)" [ADSD/Classifier.cpp:86]   --->   Operation 603 'partselect' 'tmp_111' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_112 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_4_load, i32 48, i32 55)" [ADSD/Classifier.cpp:86]   --->   Operation 604 'partselect' 'tmp_112' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_113 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_5_load, i32 48, i32 55)" [ADSD/Classifier.cpp:86]   --->   Operation 605 'partselect' 'tmp_113' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_114 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_6_load, i32 48, i32 55)" [ADSD/Classifier.cpp:86]   --->   Operation 606 'partselect' 'tmp_114' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_115 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_7_load, i32 48, i32 55)" [ADSD/Classifier.cpp:86]   --->   Operation 607 'partselect' 'tmp_115' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_116 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_8_load, i32 48, i32 55)" [ADSD/Classifier.cpp:86]   --->   Operation 608 'partselect' 'tmp_116' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_117 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_9_load, i32 48, i32 55)" [ADSD/Classifier.cpp:86]   --->   Operation 609 'partselect' 'tmp_117' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_118 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_10_load, i32 48, i32 55)" [ADSD/Classifier.cpp:86]   --->   Operation 610 'partselect' 'tmp_118' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 611 [1/1] (0.00ns)   --->   "%tmp_119 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_11_load, i32 48, i32 55)" [ADSD/Classifier.cpp:86]   --->   Operation 611 'partselect' 'tmp_119' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 612 [1/1] (0.00ns)   --->   "%tmp_120 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_12_load, i32 48, i32 55)" [ADSD/Classifier.cpp:86]   --->   Operation 612 'partselect' 'tmp_120' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_121 = call i8 @_ssdm_op_PartSelect.i8.i127.i32.i32(i127 %svs_V_13_load, i32 48, i32 55)" [ADSD/Classifier.cpp:86]   --->   Operation 613 'partselect' 'tmp_121' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_122 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_14_load, i32 48, i32 55)" [ADSD/Classifier.cpp:86]   --->   Operation 614 'partselect' 'tmp_122' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_123 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_15_load, i32 48, i32 55)" [ADSD/Classifier.cpp:86]   --->   Operation 615 'partselect' 'tmp_123' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_124 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_0_load, i32 56, i32 63)" [ADSD/Classifier.cpp:86]   --->   Operation 616 'partselect' 'tmp_124' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 617 [1/2] (2.32ns)   --->   "%x_local_7_V_load = load i8* %x_local_7_V_addr, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 617 'load' 'x_local_7_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_16 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_125 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_1_load, i32 56, i32 63)" [ADSD/Classifier.cpp:86]   --->   Operation 618 'partselect' 'tmp_125' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_126 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_2_load, i32 56, i32 63)" [ADSD/Classifier.cpp:86]   --->   Operation 619 'partselect' 'tmp_126' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_127 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_3_load, i32 56, i32 63)" [ADSD/Classifier.cpp:86]   --->   Operation 620 'partselect' 'tmp_127' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_128 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_4_load, i32 56, i32 63)" [ADSD/Classifier.cpp:86]   --->   Operation 621 'partselect' 'tmp_128' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_129 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_5_load, i32 56, i32 63)" [ADSD/Classifier.cpp:86]   --->   Operation 622 'partselect' 'tmp_129' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_130 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_6_load, i32 56, i32 63)" [ADSD/Classifier.cpp:86]   --->   Operation 623 'partselect' 'tmp_130' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_131 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_7_load, i32 56, i32 63)" [ADSD/Classifier.cpp:86]   --->   Operation 624 'partselect' 'tmp_131' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_132 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_8_load, i32 56, i32 63)" [ADSD/Classifier.cpp:86]   --->   Operation 625 'partselect' 'tmp_132' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_133 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_9_load, i32 56, i32 63)" [ADSD/Classifier.cpp:86]   --->   Operation 626 'partselect' 'tmp_133' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_134 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_10_load, i32 56, i32 63)" [ADSD/Classifier.cpp:86]   --->   Operation 627 'partselect' 'tmp_134' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_135 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_11_load, i32 56, i32 63)" [ADSD/Classifier.cpp:86]   --->   Operation 628 'partselect' 'tmp_135' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_136 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_12_load, i32 56, i32 63)" [ADSD/Classifier.cpp:86]   --->   Operation 629 'partselect' 'tmp_136' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_137 = call i8 @_ssdm_op_PartSelect.i8.i127.i32.i32(i127 %svs_V_13_load, i32 56, i32 63)" [ADSD/Classifier.cpp:86]   --->   Operation 630 'partselect' 'tmp_137' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 631 [1/1] (0.00ns)   --->   "%tmp_138 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_14_load, i32 56, i32 63)" [ADSD/Classifier.cpp:86]   --->   Operation 631 'partselect' 'tmp_138' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_139 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_15_load, i32 56, i32 63)" [ADSD/Classifier.cpp:86]   --->   Operation 632 'partselect' 'tmp_139' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 633 [1/1] (0.00ns)   --->   "%tmp_140 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_0_load, i32 64, i32 71)" [ADSD/Classifier.cpp:86]   --->   Operation 633 'partselect' 'tmp_140' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 634 [1/2] (2.32ns)   --->   "%x_local_8_V_load = load i8* %x_local_8_V_addr_1, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 634 'load' 'x_local_8_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_16 : Operation 635 [1/1] (0.00ns)   --->   "%OP1_V_8 = sext i8 %tmp_140 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 635 'sext' 'OP1_V_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 636 [1/1] (0.00ns)   --->   "%OP2_V_1_8 = sext i8 %x_local_8_V_load to i16" [ADSD/Classifier.cpp:93]   --->   Operation 636 'sext' 'OP2_V_1_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 637 [1/1] (4.17ns)   --->   "%r_V_2_8 = mul i16 %OP2_V_1_8, %OP1_V_8" [ADSD/Classifier.cpp:93]   --->   Operation 637 'mul' 'r_V_2_8' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_141 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_1_load, i32 64, i32 71)" [ADSD/Classifier.cpp:86]   --->   Operation 638 'partselect' 'tmp_141' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 639 [1/1] (0.00ns)   --->   "%OP1_V_8_1 = sext i8 %tmp_141 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 639 'sext' 'OP1_V_8_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 640 [1/1] (4.17ns)   --->   "%r_V_2_8_1 = mul i16 %OP2_V_1_8, %OP1_V_8_1" [ADSD/Classifier.cpp:93]   --->   Operation 640 'mul' 'r_V_2_8_1' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_142 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_2_load, i32 64, i32 71)" [ADSD/Classifier.cpp:86]   --->   Operation 641 'partselect' 'tmp_142' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 642 [1/1] (0.00ns)   --->   "%OP1_V_8_2 = sext i8 %tmp_142 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 642 'sext' 'OP1_V_8_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 643 [1/1] (4.17ns)   --->   "%r_V_2_8_2 = mul i16 %OP2_V_1_8, %OP1_V_8_2" [ADSD/Classifier.cpp:93]   --->   Operation 643 'mul' 'r_V_2_8_2' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_143 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_3_load, i32 64, i32 71)" [ADSD/Classifier.cpp:86]   --->   Operation 644 'partselect' 'tmp_143' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 645 [1/1] (0.00ns)   --->   "%OP1_V_8_3 = sext i8 %tmp_143 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 645 'sext' 'OP1_V_8_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 646 [1/1] (4.17ns)   --->   "%r_V_2_8_3 = mul i16 %OP2_V_1_8, %OP1_V_8_3" [ADSD/Classifier.cpp:93]   --->   Operation 646 'mul' 'r_V_2_8_3' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_144 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_4_load, i32 64, i32 71)" [ADSD/Classifier.cpp:86]   --->   Operation 647 'partselect' 'tmp_144' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 648 [1/1] (0.00ns)   --->   "%OP1_V_8_4 = sext i8 %tmp_144 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 648 'sext' 'OP1_V_8_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 649 [1/1] (4.17ns)   --->   "%r_V_2_8_4 = mul i16 %OP2_V_1_8, %OP1_V_8_4" [ADSD/Classifier.cpp:93]   --->   Operation 649 'mul' 'r_V_2_8_4' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 650 [1/1] (0.00ns)   --->   "%tmp_145 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_5_load, i32 64, i32 71)" [ADSD/Classifier.cpp:86]   --->   Operation 650 'partselect' 'tmp_145' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 651 [1/1] (0.00ns)   --->   "%OP1_V_8_5 = sext i8 %tmp_145 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 651 'sext' 'OP1_V_8_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 652 [1/1] (4.17ns)   --->   "%r_V_2_8_5 = mul i16 %OP2_V_1_8, %OP1_V_8_5" [ADSD/Classifier.cpp:93]   --->   Operation 652 'mul' 'r_V_2_8_5' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_146 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_6_load, i32 64, i32 71)" [ADSD/Classifier.cpp:86]   --->   Operation 653 'partselect' 'tmp_146' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 654 [1/1] (0.00ns)   --->   "%OP1_V_8_6 = sext i8 %tmp_146 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 654 'sext' 'OP1_V_8_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 655 [1/1] (4.17ns)   --->   "%r_V_2_8_6 = mul i16 %OP2_V_1_8, %OP1_V_8_6" [ADSD/Classifier.cpp:93]   --->   Operation 655 'mul' 'r_V_2_8_6' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_147 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_7_load, i32 64, i32 71)" [ADSD/Classifier.cpp:86]   --->   Operation 656 'partselect' 'tmp_147' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 657 [1/1] (0.00ns)   --->   "%OP1_V_8_7 = sext i8 %tmp_147 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 657 'sext' 'OP1_V_8_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 658 [1/1] (4.17ns)   --->   "%r_V_2_8_7 = mul i16 %OP2_V_1_8, %OP1_V_8_7" [ADSD/Classifier.cpp:93]   --->   Operation 658 'mul' 'r_V_2_8_7' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_148 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_8_load, i32 64, i32 71)" [ADSD/Classifier.cpp:86]   --->   Operation 659 'partselect' 'tmp_148' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 660 [1/1] (0.00ns)   --->   "%OP1_V_8_8 = sext i8 %tmp_148 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 660 'sext' 'OP1_V_8_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 661 [1/1] (4.17ns)   --->   "%r_V_2_8_8 = mul i16 %OP2_V_1_8, %OP1_V_8_8" [ADSD/Classifier.cpp:93]   --->   Operation 661 'mul' 'r_V_2_8_8' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 662 [1/1] (0.00ns)   --->   "%tmp_149 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_9_load, i32 64, i32 71)" [ADSD/Classifier.cpp:86]   --->   Operation 662 'partselect' 'tmp_149' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 663 [1/1] (0.00ns)   --->   "%OP1_V_8_9 = sext i8 %tmp_149 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 663 'sext' 'OP1_V_8_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 664 [1/1] (4.17ns)   --->   "%r_V_2_8_9 = mul i16 %OP2_V_1_8, %OP1_V_8_9" [ADSD/Classifier.cpp:93]   --->   Operation 664 'mul' 'r_V_2_8_9' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 665 [1/1] (0.00ns)   --->   "%tmp_150 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_10_load, i32 64, i32 71)" [ADSD/Classifier.cpp:86]   --->   Operation 665 'partselect' 'tmp_150' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 666 [1/1] (0.00ns)   --->   "%OP1_V_8_s = sext i8 %tmp_150 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 666 'sext' 'OP1_V_8_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 667 [1/1] (4.17ns)   --->   "%r_V_2_8_s = mul i16 %OP2_V_1_8, %OP1_V_8_s" [ADSD/Classifier.cpp:93]   --->   Operation 667 'mul' 'r_V_2_8_s' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_151 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_11_load, i32 64, i32 71)" [ADSD/Classifier.cpp:86]   --->   Operation 668 'partselect' 'tmp_151' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 669 [1/1] (0.00ns)   --->   "%OP1_V_8_10 = sext i8 %tmp_151 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 669 'sext' 'OP1_V_8_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 670 [1/1] (4.17ns)   --->   "%r_V_2_8_10 = mul i16 %OP2_V_1_8, %OP1_V_8_10" [ADSD/Classifier.cpp:93]   --->   Operation 670 'mul' 'r_V_2_8_10' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_152 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_12_load, i32 64, i32 71)" [ADSD/Classifier.cpp:86]   --->   Operation 671 'partselect' 'tmp_152' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 672 [1/1] (0.00ns)   --->   "%OP1_V_8_11 = sext i8 %tmp_152 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 672 'sext' 'OP1_V_8_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 673 [1/1] (4.17ns)   --->   "%r_V_2_8_11 = mul i16 %OP2_V_1_8, %OP1_V_8_11" [ADSD/Classifier.cpp:93]   --->   Operation 673 'mul' 'r_V_2_8_11' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_153 = call i8 @_ssdm_op_PartSelect.i8.i127.i32.i32(i127 %svs_V_13_load, i32 64, i32 71)" [ADSD/Classifier.cpp:86]   --->   Operation 674 'partselect' 'tmp_153' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 675 [1/1] (0.00ns)   --->   "%OP1_V_8_12 = sext i8 %tmp_153 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 675 'sext' 'OP1_V_8_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 676 [1/1] (4.17ns)   --->   "%r_V_2_8_12 = mul i16 %OP2_V_1_8, %OP1_V_8_12" [ADSD/Classifier.cpp:93]   --->   Operation 676 'mul' 'r_V_2_8_12' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_154 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_14_load, i32 64, i32 71)" [ADSD/Classifier.cpp:86]   --->   Operation 677 'partselect' 'tmp_154' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 678 [1/1] (0.00ns)   --->   "%OP1_V_8_13 = sext i8 %tmp_154 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 678 'sext' 'OP1_V_8_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 679 [1/1] (4.17ns)   --->   "%r_V_2_8_13 = mul i16 %OP2_V_1_8, %OP1_V_8_13" [ADSD/Classifier.cpp:93]   --->   Operation 679 'mul' 'r_V_2_8_13' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_155 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_15_load, i32 64, i32 71)" [ADSD/Classifier.cpp:86]   --->   Operation 680 'partselect' 'tmp_155' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 681 [1/1] (0.00ns)   --->   "%OP1_V_8_14 = sext i8 %tmp_155 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 681 'sext' 'OP1_V_8_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 682 [1/1] (4.17ns)   --->   "%r_V_2_8_14 = mul i16 %OP2_V_1_8, %OP1_V_8_14" [ADSD/Classifier.cpp:93]   --->   Operation 682 'mul' 'r_V_2_8_14' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_156 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_0_load, i32 72, i32 79)" [ADSD/Classifier.cpp:86]   --->   Operation 683 'partselect' 'tmp_156' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 684 [1/2] (2.32ns)   --->   "%x_local_9_V_load = load i8* %x_local_9_V_addr_1, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 684 'load' 'x_local_9_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_16 : Operation 685 [1/1] (0.00ns)   --->   "%OP1_V_9 = sext i8 %tmp_156 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 685 'sext' 'OP1_V_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 686 [1/1] (0.00ns)   --->   "%OP2_V_1_9 = sext i8 %x_local_9_V_load to i16" [ADSD/Classifier.cpp:93]   --->   Operation 686 'sext' 'OP2_V_1_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 687 [1/1] (4.17ns)   --->   "%r_V_2_9 = mul i16 %OP2_V_1_9, %OP1_V_9" [ADSD/Classifier.cpp:93]   --->   Operation 687 'mul' 'r_V_2_9' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_157 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_1_load, i32 72, i32 79)" [ADSD/Classifier.cpp:86]   --->   Operation 688 'partselect' 'tmp_157' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 689 [1/1] (0.00ns)   --->   "%OP1_V_9_1 = sext i8 %tmp_157 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 689 'sext' 'OP1_V_9_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 690 [1/1] (4.17ns)   --->   "%r_V_2_9_1 = mul i16 %OP2_V_1_9, %OP1_V_9_1" [ADSD/Classifier.cpp:93]   --->   Operation 690 'mul' 'r_V_2_9_1' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_158 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_2_load, i32 72, i32 79)" [ADSD/Classifier.cpp:86]   --->   Operation 691 'partselect' 'tmp_158' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 692 [1/1] (0.00ns)   --->   "%OP1_V_9_2 = sext i8 %tmp_158 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 692 'sext' 'OP1_V_9_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 693 [1/1] (4.17ns)   --->   "%r_V_2_9_2 = mul i16 %OP2_V_1_9, %OP1_V_9_2" [ADSD/Classifier.cpp:93]   --->   Operation 693 'mul' 'r_V_2_9_2' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 694 [1/1] (0.00ns)   --->   "%tmp_159 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_3_load, i32 72, i32 79)" [ADSD/Classifier.cpp:86]   --->   Operation 694 'partselect' 'tmp_159' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 695 [1/1] (0.00ns)   --->   "%OP1_V_9_3 = sext i8 %tmp_159 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 695 'sext' 'OP1_V_9_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 696 [1/1] (4.17ns)   --->   "%r_V_2_9_3 = mul i16 %OP2_V_1_9, %OP1_V_9_3" [ADSD/Classifier.cpp:93]   --->   Operation 696 'mul' 'r_V_2_9_3' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_160 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_4_load, i32 72, i32 79)" [ADSD/Classifier.cpp:86]   --->   Operation 697 'partselect' 'tmp_160' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 698 [1/1] (0.00ns)   --->   "%OP1_V_9_4 = sext i8 %tmp_160 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 698 'sext' 'OP1_V_9_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 699 [1/1] (4.17ns)   --->   "%r_V_2_9_4 = mul i16 %OP2_V_1_9, %OP1_V_9_4" [ADSD/Classifier.cpp:93]   --->   Operation 699 'mul' 'r_V_2_9_4' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_161 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_5_load, i32 72, i32 79)" [ADSD/Classifier.cpp:86]   --->   Operation 700 'partselect' 'tmp_161' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 701 [1/1] (0.00ns)   --->   "%OP1_V_9_5 = sext i8 %tmp_161 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 701 'sext' 'OP1_V_9_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 702 [1/1] (4.17ns)   --->   "%r_V_2_9_5 = mul i16 %OP2_V_1_9, %OP1_V_9_5" [ADSD/Classifier.cpp:93]   --->   Operation 702 'mul' 'r_V_2_9_5' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 703 [1/1] (0.00ns)   --->   "%tmp_162 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_6_load, i32 72, i32 79)" [ADSD/Classifier.cpp:86]   --->   Operation 703 'partselect' 'tmp_162' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 704 [1/1] (0.00ns)   --->   "%OP1_V_9_6 = sext i8 %tmp_162 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 704 'sext' 'OP1_V_9_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 705 [1/1] (4.17ns)   --->   "%r_V_2_9_6 = mul i16 %OP2_V_1_9, %OP1_V_9_6" [ADSD/Classifier.cpp:93]   --->   Operation 705 'mul' 'r_V_2_9_6' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_163 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_7_load, i32 72, i32 79)" [ADSD/Classifier.cpp:86]   --->   Operation 706 'partselect' 'tmp_163' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 707 [1/1] (0.00ns)   --->   "%OP1_V_9_7 = sext i8 %tmp_163 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 707 'sext' 'OP1_V_9_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 708 [1/1] (4.17ns)   --->   "%r_V_2_9_7 = mul i16 %OP2_V_1_9, %OP1_V_9_7" [ADSD/Classifier.cpp:93]   --->   Operation 708 'mul' 'r_V_2_9_7' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_164 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_8_load, i32 72, i32 79)" [ADSD/Classifier.cpp:86]   --->   Operation 709 'partselect' 'tmp_164' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 710 [1/1] (0.00ns)   --->   "%OP1_V_9_8 = sext i8 %tmp_164 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 710 'sext' 'OP1_V_9_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 711 [1/1] (4.17ns)   --->   "%r_V_2_9_8 = mul i16 %OP2_V_1_9, %OP1_V_9_8" [ADSD/Classifier.cpp:93]   --->   Operation 711 'mul' 'r_V_2_9_8' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 712 [1/1] (0.00ns)   --->   "%tmp_165 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_9_load, i32 72, i32 79)" [ADSD/Classifier.cpp:86]   --->   Operation 712 'partselect' 'tmp_165' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 713 [1/1] (0.00ns)   --->   "%OP1_V_9_9 = sext i8 %tmp_165 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 713 'sext' 'OP1_V_9_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 714 [1/1] (4.17ns)   --->   "%r_V_2_9_9 = mul i16 %OP2_V_1_9, %OP1_V_9_9" [ADSD/Classifier.cpp:93]   --->   Operation 714 'mul' 'r_V_2_9_9' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_166 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_10_load, i32 72, i32 79)" [ADSD/Classifier.cpp:86]   --->   Operation 715 'partselect' 'tmp_166' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 716 [1/1] (0.00ns)   --->   "%OP1_V_9_s = sext i8 %tmp_166 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 716 'sext' 'OP1_V_9_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 717 [1/1] (4.17ns)   --->   "%r_V_2_9_s = mul i16 %OP2_V_1_9, %OP1_V_9_s" [ADSD/Classifier.cpp:93]   --->   Operation 717 'mul' 'r_V_2_9_s' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 718 [1/1] (0.00ns)   --->   "%tmp_167 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_11_load, i32 72, i32 79)" [ADSD/Classifier.cpp:86]   --->   Operation 718 'partselect' 'tmp_167' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 719 [1/1] (0.00ns)   --->   "%OP1_V_9_10 = sext i8 %tmp_167 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 719 'sext' 'OP1_V_9_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 720 [1/1] (4.17ns)   --->   "%r_V_2_9_10 = mul i16 %OP2_V_1_9, %OP1_V_9_10" [ADSD/Classifier.cpp:93]   --->   Operation 720 'mul' 'r_V_2_9_10' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_168 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_12_load, i32 72, i32 79)" [ADSD/Classifier.cpp:86]   --->   Operation 721 'partselect' 'tmp_168' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 722 [1/1] (0.00ns)   --->   "%OP1_V_9_11 = sext i8 %tmp_168 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 722 'sext' 'OP1_V_9_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 723 [1/1] (4.17ns)   --->   "%r_V_2_9_11 = mul i16 %OP2_V_1_9, %OP1_V_9_11" [ADSD/Classifier.cpp:93]   --->   Operation 723 'mul' 'r_V_2_9_11' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_169 = call i8 @_ssdm_op_PartSelect.i8.i127.i32.i32(i127 %svs_V_13_load, i32 72, i32 79)" [ADSD/Classifier.cpp:86]   --->   Operation 724 'partselect' 'tmp_169' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 725 [1/1] (0.00ns)   --->   "%OP1_V_9_12 = sext i8 %tmp_169 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 725 'sext' 'OP1_V_9_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 726 [1/1] (4.17ns)   --->   "%r_V_2_9_12 = mul i16 %OP2_V_1_9, %OP1_V_9_12" [ADSD/Classifier.cpp:93]   --->   Operation 726 'mul' 'r_V_2_9_12' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_170 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_14_load, i32 72, i32 79)" [ADSD/Classifier.cpp:86]   --->   Operation 727 'partselect' 'tmp_170' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 728 [1/1] (0.00ns)   --->   "%OP1_V_9_13 = sext i8 %tmp_170 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 728 'sext' 'OP1_V_9_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 729 [1/1] (4.17ns)   --->   "%r_V_2_9_13 = mul i16 %OP2_V_1_9, %OP1_V_9_13" [ADSD/Classifier.cpp:93]   --->   Operation 729 'mul' 'r_V_2_9_13' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 730 [1/1] (0.00ns)   --->   "%tmp_171 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_15_load, i32 72, i32 79)" [ADSD/Classifier.cpp:86]   --->   Operation 730 'partselect' 'tmp_171' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 731 [1/1] (0.00ns)   --->   "%OP1_V_9_14 = sext i8 %tmp_171 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 731 'sext' 'OP1_V_9_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 732 [1/1] (4.17ns)   --->   "%r_V_2_9_14 = mul i16 %OP2_V_1_9, %OP1_V_9_14" [ADSD/Classifier.cpp:93]   --->   Operation 732 'mul' 'r_V_2_9_14' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 733 [1/1] (0.00ns)   --->   "%tmp_172 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_0_load, i32 80, i32 87)" [ADSD/Classifier.cpp:86]   --->   Operation 733 'partselect' 'tmp_172' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 734 [1/2] (2.32ns)   --->   "%x_local_10_V_load = load i8* %x_local_10_V_addr, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 734 'load' 'x_local_10_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_16 : Operation 735 [1/1] (0.00ns)   --->   "%OP1_V_2 = sext i8 %tmp_172 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 735 'sext' 'OP1_V_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 736 [1/1] (0.00ns)   --->   "%OP2_V_1_s = sext i8 %x_local_10_V_load to i16" [ADSD/Classifier.cpp:93]   --->   Operation 736 'sext' 'OP2_V_1_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 737 [1/1] (4.17ns)   --->   "%r_V_2_s = mul i16 %OP2_V_1_s, %OP1_V_2" [ADSD/Classifier.cpp:93]   --->   Operation 737 'mul' 'r_V_2_s' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_173 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_1_load, i32 80, i32 87)" [ADSD/Classifier.cpp:86]   --->   Operation 738 'partselect' 'tmp_173' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 739 [1/1] (0.00ns)   --->   "%OP1_V_10_1 = sext i8 %tmp_173 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 739 'sext' 'OP1_V_10_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 740 [1/1] (4.17ns)   --->   "%r_V_2_10_1 = mul i16 %OP2_V_1_s, %OP1_V_10_1" [ADSD/Classifier.cpp:93]   --->   Operation 740 'mul' 'r_V_2_10_1' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 741 [1/1] (0.00ns)   --->   "%tmp_174 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_2_load, i32 80, i32 87)" [ADSD/Classifier.cpp:86]   --->   Operation 741 'partselect' 'tmp_174' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 742 [1/1] (0.00ns)   --->   "%OP1_V_10_2 = sext i8 %tmp_174 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 742 'sext' 'OP1_V_10_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 743 [1/1] (4.17ns)   --->   "%r_V_2_10_2 = mul i16 %OP2_V_1_s, %OP1_V_10_2" [ADSD/Classifier.cpp:93]   --->   Operation 743 'mul' 'r_V_2_10_2' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_175 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_3_load, i32 80, i32 87)" [ADSD/Classifier.cpp:86]   --->   Operation 744 'partselect' 'tmp_175' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 745 [1/1] (0.00ns)   --->   "%OP1_V_10_3 = sext i8 %tmp_175 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 745 'sext' 'OP1_V_10_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 746 [1/1] (4.17ns)   --->   "%r_V_2_10_3 = mul i16 %OP2_V_1_s, %OP1_V_10_3" [ADSD/Classifier.cpp:93]   --->   Operation 746 'mul' 'r_V_2_10_3' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_176 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_4_load, i32 80, i32 87)" [ADSD/Classifier.cpp:86]   --->   Operation 747 'partselect' 'tmp_176' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 748 [1/1] (0.00ns)   --->   "%OP1_V_10_4 = sext i8 %tmp_176 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 748 'sext' 'OP1_V_10_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 749 [1/1] (4.17ns)   --->   "%r_V_2_10_4 = mul i16 %OP2_V_1_s, %OP1_V_10_4" [ADSD/Classifier.cpp:93]   --->   Operation 749 'mul' 'r_V_2_10_4' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_177 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_5_load, i32 80, i32 87)" [ADSD/Classifier.cpp:86]   --->   Operation 750 'partselect' 'tmp_177' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 751 [1/1] (0.00ns)   --->   "%OP1_V_10_5 = sext i8 %tmp_177 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 751 'sext' 'OP1_V_10_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 752 [1/1] (4.17ns)   --->   "%r_V_2_10_5 = mul i16 %OP2_V_1_s, %OP1_V_10_5" [ADSD/Classifier.cpp:93]   --->   Operation 752 'mul' 'r_V_2_10_5' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_178 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_6_load, i32 80, i32 87)" [ADSD/Classifier.cpp:86]   --->   Operation 753 'partselect' 'tmp_178' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 754 [1/1] (0.00ns)   --->   "%OP1_V_10_6 = sext i8 %tmp_178 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 754 'sext' 'OP1_V_10_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 755 [1/1] (4.17ns)   --->   "%r_V_2_10_6 = mul i16 %OP2_V_1_s, %OP1_V_10_6" [ADSD/Classifier.cpp:93]   --->   Operation 755 'mul' 'r_V_2_10_6' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 756 [1/1] (0.00ns)   --->   "%tmp_179 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_7_load, i32 80, i32 87)" [ADSD/Classifier.cpp:86]   --->   Operation 756 'partselect' 'tmp_179' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 757 [1/1] (0.00ns)   --->   "%OP1_V_10_7 = sext i8 %tmp_179 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 757 'sext' 'OP1_V_10_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 758 [1/1] (4.17ns)   --->   "%r_V_2_10_7 = mul i16 %OP2_V_1_s, %OP1_V_10_7" [ADSD/Classifier.cpp:93]   --->   Operation 758 'mul' 'r_V_2_10_7' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_180 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_8_load, i32 80, i32 87)" [ADSD/Classifier.cpp:86]   --->   Operation 759 'partselect' 'tmp_180' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 760 [1/1] (0.00ns)   --->   "%OP1_V_10_8 = sext i8 %tmp_180 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 760 'sext' 'OP1_V_10_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 761 [1/1] (4.17ns)   --->   "%r_V_2_10_8 = mul i16 %OP2_V_1_s, %OP1_V_10_8" [ADSD/Classifier.cpp:93]   --->   Operation 761 'mul' 'r_V_2_10_8' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 762 [1/1] (0.00ns)   --->   "%tmp_181 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_9_load, i32 80, i32 87)" [ADSD/Classifier.cpp:86]   --->   Operation 762 'partselect' 'tmp_181' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 763 [1/1] (0.00ns)   --->   "%OP1_V_10_9 = sext i8 %tmp_181 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 763 'sext' 'OP1_V_10_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 764 [1/1] (4.17ns)   --->   "%r_V_2_10_9 = mul i16 %OP2_V_1_s, %OP1_V_10_9" [ADSD/Classifier.cpp:93]   --->   Operation 764 'mul' 'r_V_2_10_9' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 765 [1/1] (0.00ns)   --->   "%tmp_182 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_10_load, i32 80, i32 87)" [ADSD/Classifier.cpp:86]   --->   Operation 765 'partselect' 'tmp_182' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 766 [1/1] (0.00ns)   --->   "%OP1_V_10_s = sext i8 %tmp_182 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 766 'sext' 'OP1_V_10_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 767 [1/1] (4.17ns)   --->   "%r_V_2_10_s = mul i16 %OP2_V_1_s, %OP1_V_10_s" [ADSD/Classifier.cpp:93]   --->   Operation 767 'mul' 'r_V_2_10_s' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_183 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_11_load, i32 80, i32 87)" [ADSD/Classifier.cpp:86]   --->   Operation 768 'partselect' 'tmp_183' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 769 [1/1] (0.00ns)   --->   "%OP1_V_10_10 = sext i8 %tmp_183 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 769 'sext' 'OP1_V_10_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 770 [1/1] (4.17ns)   --->   "%r_V_2_10_10 = mul i16 %OP2_V_1_s, %OP1_V_10_10" [ADSD/Classifier.cpp:93]   --->   Operation 770 'mul' 'r_V_2_10_10' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 771 [1/1] (0.00ns)   --->   "%tmp_184 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_12_load, i32 80, i32 87)" [ADSD/Classifier.cpp:86]   --->   Operation 771 'partselect' 'tmp_184' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 772 [1/1] (0.00ns)   --->   "%OP1_V_10_11 = sext i8 %tmp_184 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 772 'sext' 'OP1_V_10_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 773 [1/1] (4.17ns)   --->   "%r_V_2_10_11 = mul i16 %OP2_V_1_s, %OP1_V_10_11" [ADSD/Classifier.cpp:93]   --->   Operation 773 'mul' 'r_V_2_10_11' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 774 [1/1] (0.00ns)   --->   "%tmp_185 = call i8 @_ssdm_op_PartSelect.i8.i127.i32.i32(i127 %svs_V_13_load, i32 80, i32 87)" [ADSD/Classifier.cpp:86]   --->   Operation 774 'partselect' 'tmp_185' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 775 [1/1] (0.00ns)   --->   "%OP1_V_10_12 = sext i8 %tmp_185 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 775 'sext' 'OP1_V_10_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 776 [1/1] (4.17ns)   --->   "%r_V_2_10_12 = mul i16 %OP2_V_1_s, %OP1_V_10_12" [ADSD/Classifier.cpp:93]   --->   Operation 776 'mul' 'r_V_2_10_12' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 777 [1/1] (0.00ns)   --->   "%tmp_186 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_14_load, i32 80, i32 87)" [ADSD/Classifier.cpp:86]   --->   Operation 777 'partselect' 'tmp_186' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 778 [1/1] (0.00ns)   --->   "%OP1_V_10_13 = sext i8 %tmp_186 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 778 'sext' 'OP1_V_10_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 779 [1/1] (4.17ns)   --->   "%r_V_2_10_13 = mul i16 %OP2_V_1_s, %OP1_V_10_13" [ADSD/Classifier.cpp:93]   --->   Operation 779 'mul' 'r_V_2_10_13' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 780 [1/1] (0.00ns)   --->   "%tmp_187 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_15_load, i32 80, i32 87)" [ADSD/Classifier.cpp:86]   --->   Operation 780 'partselect' 'tmp_187' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 781 [1/1] (0.00ns)   --->   "%OP1_V_10_14 = sext i8 %tmp_187 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 781 'sext' 'OP1_V_10_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 782 [1/1] (4.17ns)   --->   "%r_V_2_10_14 = mul i16 %OP2_V_1_s, %OP1_V_10_14" [ADSD/Classifier.cpp:93]   --->   Operation 782 'mul' 'r_V_2_10_14' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_188 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_0_load, i32 88, i32 95)" [ADSD/Classifier.cpp:86]   --->   Operation 783 'partselect' 'tmp_188' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 784 [1/2] (2.32ns)   --->   "%x_local_11_V_load = load i8* %x_local_11_V_addr, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 784 'load' 'x_local_11_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_16 : Operation 785 [1/1] (0.00ns)   --->   "%OP1_V_10 = sext i8 %tmp_188 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 785 'sext' 'OP1_V_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 786 [1/1] (0.00ns)   --->   "%OP2_V_1_10 = sext i8 %x_local_11_V_load to i16" [ADSD/Classifier.cpp:93]   --->   Operation 786 'sext' 'OP2_V_1_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 787 [1/1] (4.17ns)   --->   "%r_V_2_10 = mul i16 %OP2_V_1_10, %OP1_V_10" [ADSD/Classifier.cpp:93]   --->   Operation 787 'mul' 'r_V_2_10' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 788 [1/1] (0.00ns)   --->   "%tmp_189 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_1_load, i32 88, i32 95)" [ADSD/Classifier.cpp:86]   --->   Operation 788 'partselect' 'tmp_189' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 789 [1/1] (0.00ns)   --->   "%OP1_V_11_1 = sext i8 %tmp_189 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 789 'sext' 'OP1_V_11_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 790 [1/1] (4.17ns)   --->   "%r_V_2_11_1 = mul i16 %OP2_V_1_10, %OP1_V_11_1" [ADSD/Classifier.cpp:93]   --->   Operation 790 'mul' 'r_V_2_11_1' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_190 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_2_load, i32 88, i32 95)" [ADSD/Classifier.cpp:86]   --->   Operation 791 'partselect' 'tmp_190' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 792 [1/1] (0.00ns)   --->   "%OP1_V_11_2 = sext i8 %tmp_190 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 792 'sext' 'OP1_V_11_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 793 [1/1] (4.17ns)   --->   "%r_V_2_11_2 = mul i16 %OP2_V_1_10, %OP1_V_11_2" [ADSD/Classifier.cpp:93]   --->   Operation 793 'mul' 'r_V_2_11_2' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_191 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_3_load, i32 88, i32 95)" [ADSD/Classifier.cpp:86]   --->   Operation 794 'partselect' 'tmp_191' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 795 [1/1] (0.00ns)   --->   "%OP1_V_11_3 = sext i8 %tmp_191 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 795 'sext' 'OP1_V_11_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 796 [1/1] (4.17ns)   --->   "%r_V_2_11_3 = mul i16 %OP2_V_1_10, %OP1_V_11_3" [ADSD/Classifier.cpp:93]   --->   Operation 796 'mul' 'r_V_2_11_3' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_192 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_4_load, i32 88, i32 95)" [ADSD/Classifier.cpp:86]   --->   Operation 797 'partselect' 'tmp_192' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 798 [1/1] (0.00ns)   --->   "%OP1_V_11_4 = sext i8 %tmp_192 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 798 'sext' 'OP1_V_11_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 799 [1/1] (4.17ns)   --->   "%r_V_2_11_4 = mul i16 %OP2_V_1_10, %OP1_V_11_4" [ADSD/Classifier.cpp:93]   --->   Operation 799 'mul' 'r_V_2_11_4' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 800 [1/1] (0.00ns)   --->   "%tmp_193 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_5_load, i32 88, i32 95)" [ADSD/Classifier.cpp:86]   --->   Operation 800 'partselect' 'tmp_193' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 801 [1/1] (0.00ns)   --->   "%OP1_V_11_5 = sext i8 %tmp_193 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 801 'sext' 'OP1_V_11_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 802 [1/1] (4.17ns)   --->   "%r_V_2_11_5 = mul i16 %OP2_V_1_10, %OP1_V_11_5" [ADSD/Classifier.cpp:93]   --->   Operation 802 'mul' 'r_V_2_11_5' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 803 [1/1] (0.00ns)   --->   "%tmp_194 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_6_load, i32 88, i32 95)" [ADSD/Classifier.cpp:86]   --->   Operation 803 'partselect' 'tmp_194' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 804 [1/1] (0.00ns)   --->   "%OP1_V_11_6 = sext i8 %tmp_194 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 804 'sext' 'OP1_V_11_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 805 [1/1] (4.17ns)   --->   "%r_V_2_11_6 = mul i16 %OP2_V_1_10, %OP1_V_11_6" [ADSD/Classifier.cpp:93]   --->   Operation 805 'mul' 'r_V_2_11_6' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 806 [1/1] (0.00ns)   --->   "%tmp_195 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_7_load, i32 88, i32 95)" [ADSD/Classifier.cpp:86]   --->   Operation 806 'partselect' 'tmp_195' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 807 [1/1] (0.00ns)   --->   "%OP1_V_11_7 = sext i8 %tmp_195 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 807 'sext' 'OP1_V_11_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 808 [1/1] (4.17ns)   --->   "%r_V_2_11_7 = mul i16 %OP2_V_1_10, %OP1_V_11_7" [ADSD/Classifier.cpp:93]   --->   Operation 808 'mul' 'r_V_2_11_7' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_196 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_8_load, i32 88, i32 95)" [ADSD/Classifier.cpp:86]   --->   Operation 809 'partselect' 'tmp_196' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 810 [1/1] (0.00ns)   --->   "%OP1_V_11_8 = sext i8 %tmp_196 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 810 'sext' 'OP1_V_11_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 811 [1/1] (4.17ns)   --->   "%r_V_2_11_8 = mul i16 %OP2_V_1_10, %OP1_V_11_8" [ADSD/Classifier.cpp:93]   --->   Operation 811 'mul' 'r_V_2_11_8' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_197 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_9_load, i32 88, i32 95)" [ADSD/Classifier.cpp:86]   --->   Operation 812 'partselect' 'tmp_197' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 813 [1/1] (0.00ns)   --->   "%OP1_V_11_9 = sext i8 %tmp_197 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 813 'sext' 'OP1_V_11_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 814 [1/1] (4.17ns)   --->   "%r_V_2_11_9 = mul i16 %OP2_V_1_10, %OP1_V_11_9" [ADSD/Classifier.cpp:93]   --->   Operation 814 'mul' 'r_V_2_11_9' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 815 [1/1] (0.00ns)   --->   "%tmp_198 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_10_load, i32 88, i32 95)" [ADSD/Classifier.cpp:86]   --->   Operation 815 'partselect' 'tmp_198' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 816 [1/1] (0.00ns)   --->   "%OP1_V_11_s = sext i8 %tmp_198 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 816 'sext' 'OP1_V_11_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 817 [1/1] (4.17ns)   --->   "%r_V_2_11_s = mul i16 %OP2_V_1_10, %OP1_V_11_s" [ADSD/Classifier.cpp:93]   --->   Operation 817 'mul' 'r_V_2_11_s' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 818 [1/1] (0.00ns)   --->   "%tmp_199 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_11_load, i32 88, i32 95)" [ADSD/Classifier.cpp:86]   --->   Operation 818 'partselect' 'tmp_199' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 819 [1/1] (0.00ns)   --->   "%OP1_V_11_10 = sext i8 %tmp_199 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 819 'sext' 'OP1_V_11_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 820 [1/1] (4.17ns)   --->   "%r_V_2_11_10 = mul i16 %OP2_V_1_10, %OP1_V_11_10" [ADSD/Classifier.cpp:93]   --->   Operation 820 'mul' 'r_V_2_11_10' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 821 [1/1] (0.00ns)   --->   "%tmp_200 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_12_load, i32 88, i32 95)" [ADSD/Classifier.cpp:86]   --->   Operation 821 'partselect' 'tmp_200' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 822 [1/1] (0.00ns)   --->   "%OP1_V_11_11 = sext i8 %tmp_200 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 822 'sext' 'OP1_V_11_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 823 [1/1] (4.17ns)   --->   "%r_V_2_11_11 = mul i16 %OP2_V_1_10, %OP1_V_11_11" [ADSD/Classifier.cpp:93]   --->   Operation 823 'mul' 'r_V_2_11_11' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 824 [1/1] (0.00ns)   --->   "%tmp_201 = call i8 @_ssdm_op_PartSelect.i8.i127.i32.i32(i127 %svs_V_13_load, i32 88, i32 95)" [ADSD/Classifier.cpp:86]   --->   Operation 824 'partselect' 'tmp_201' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 825 [1/1] (0.00ns)   --->   "%OP1_V_11_12 = sext i8 %tmp_201 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 825 'sext' 'OP1_V_11_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 826 [1/1] (4.17ns)   --->   "%r_V_2_11_12 = mul i16 %OP2_V_1_10, %OP1_V_11_12" [ADSD/Classifier.cpp:93]   --->   Operation 826 'mul' 'r_V_2_11_12' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 827 [1/1] (0.00ns)   --->   "%tmp_202 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_14_load, i32 88, i32 95)" [ADSD/Classifier.cpp:86]   --->   Operation 827 'partselect' 'tmp_202' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 828 [1/1] (0.00ns)   --->   "%OP1_V_11_13 = sext i8 %tmp_202 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 828 'sext' 'OP1_V_11_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 829 [1/1] (4.17ns)   --->   "%r_V_2_11_13 = mul i16 %OP2_V_1_10, %OP1_V_11_13" [ADSD/Classifier.cpp:93]   --->   Operation 829 'mul' 'r_V_2_11_13' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 830 [1/1] (0.00ns)   --->   "%tmp_203 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_15_load, i32 88, i32 95)" [ADSD/Classifier.cpp:86]   --->   Operation 830 'partselect' 'tmp_203' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 831 [1/1] (0.00ns)   --->   "%OP1_V_11_14 = sext i8 %tmp_203 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 831 'sext' 'OP1_V_11_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 832 [1/1] (4.17ns)   --->   "%r_V_2_11_14 = mul i16 %OP2_V_1_10, %OP1_V_11_14" [ADSD/Classifier.cpp:93]   --->   Operation 832 'mul' 'r_V_2_11_14' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 833 [1/1] (0.00ns)   --->   "%tmp_204 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_0_load, i32 96, i32 103)" [ADSD/Classifier.cpp:86]   --->   Operation 833 'partselect' 'tmp_204' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 834 [1/2] (2.32ns)   --->   "%x_local_12_V_load = load i8* %x_local_12_V_addr, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 834 'load' 'x_local_12_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_16 : Operation 835 [1/1] (0.00ns)   --->   "%tmp_205 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_1_load, i32 96, i32 103)" [ADSD/Classifier.cpp:86]   --->   Operation 835 'partselect' 'tmp_205' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 836 [1/1] (0.00ns)   --->   "%tmp_206 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_2_load, i32 96, i32 103)" [ADSD/Classifier.cpp:86]   --->   Operation 836 'partselect' 'tmp_206' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_207 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_3_load, i32 96, i32 103)" [ADSD/Classifier.cpp:86]   --->   Operation 837 'partselect' 'tmp_207' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 838 [1/1] (0.00ns)   --->   "%tmp_208 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_4_load, i32 96, i32 103)" [ADSD/Classifier.cpp:86]   --->   Operation 838 'partselect' 'tmp_208' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 839 [1/1] (0.00ns)   --->   "%tmp_209 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_5_load, i32 96, i32 103)" [ADSD/Classifier.cpp:86]   --->   Operation 839 'partselect' 'tmp_209' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 840 [1/1] (0.00ns)   --->   "%tmp_210 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_6_load, i32 96, i32 103)" [ADSD/Classifier.cpp:86]   --->   Operation 840 'partselect' 'tmp_210' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 841 [1/1] (0.00ns)   --->   "%tmp_211 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_7_load, i32 96, i32 103)" [ADSD/Classifier.cpp:86]   --->   Operation 841 'partselect' 'tmp_211' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 842 [1/1] (0.00ns)   --->   "%tmp_212 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_8_load, i32 96, i32 103)" [ADSD/Classifier.cpp:86]   --->   Operation 842 'partselect' 'tmp_212' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 843 [1/1] (0.00ns)   --->   "%tmp_213 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_9_load, i32 96, i32 103)" [ADSD/Classifier.cpp:86]   --->   Operation 843 'partselect' 'tmp_213' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 844 [1/1] (0.00ns)   --->   "%tmp_214 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_10_load, i32 96, i32 103)" [ADSD/Classifier.cpp:86]   --->   Operation 844 'partselect' 'tmp_214' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 845 [1/1] (0.00ns)   --->   "%tmp_215 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_11_load, i32 96, i32 103)" [ADSD/Classifier.cpp:86]   --->   Operation 845 'partselect' 'tmp_215' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 846 [1/1] (0.00ns)   --->   "%tmp_216 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_12_load, i32 96, i32 103)" [ADSD/Classifier.cpp:86]   --->   Operation 846 'partselect' 'tmp_216' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_217 = call i8 @_ssdm_op_PartSelect.i8.i127.i32.i32(i127 %svs_V_13_load, i32 96, i32 103)" [ADSD/Classifier.cpp:86]   --->   Operation 847 'partselect' 'tmp_217' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 848 [1/1] (0.00ns)   --->   "%tmp_218 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_14_load, i32 96, i32 103)" [ADSD/Classifier.cpp:86]   --->   Operation 848 'partselect' 'tmp_218' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 849 [1/1] (0.00ns)   --->   "%tmp_219 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_15_load, i32 96, i32 103)" [ADSD/Classifier.cpp:86]   --->   Operation 849 'partselect' 'tmp_219' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 850 [1/1] (0.00ns)   --->   "%tmp_220 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_0_load, i32 104, i32 111)" [ADSD/Classifier.cpp:86]   --->   Operation 850 'partselect' 'tmp_220' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 851 [1/2] (2.32ns)   --->   "%x_local_13_V_load = load i8* %x_local_13_V_addr, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 851 'load' 'x_local_13_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_16 : Operation 852 [1/1] (0.00ns)   --->   "%tmp_221 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_1_load, i32 104, i32 111)" [ADSD/Classifier.cpp:86]   --->   Operation 852 'partselect' 'tmp_221' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 853 [1/1] (0.00ns)   --->   "%tmp_222 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_2_load, i32 104, i32 111)" [ADSD/Classifier.cpp:86]   --->   Operation 853 'partselect' 'tmp_222' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 854 [1/1] (0.00ns)   --->   "%tmp_223 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_3_load, i32 104, i32 111)" [ADSD/Classifier.cpp:86]   --->   Operation 854 'partselect' 'tmp_223' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 855 [1/1] (0.00ns)   --->   "%tmp_224 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_4_load, i32 104, i32 111)" [ADSD/Classifier.cpp:86]   --->   Operation 855 'partselect' 'tmp_224' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_225 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_5_load, i32 104, i32 111)" [ADSD/Classifier.cpp:86]   --->   Operation 856 'partselect' 'tmp_225' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 857 [1/1] (0.00ns)   --->   "%tmp_226 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_6_load, i32 104, i32 111)" [ADSD/Classifier.cpp:86]   --->   Operation 857 'partselect' 'tmp_226' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 858 [1/1] (0.00ns)   --->   "%tmp_227 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_7_load, i32 104, i32 111)" [ADSD/Classifier.cpp:86]   --->   Operation 858 'partselect' 'tmp_227' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 859 [1/1] (0.00ns)   --->   "%tmp_228 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_8_load, i32 104, i32 111)" [ADSD/Classifier.cpp:86]   --->   Operation 859 'partselect' 'tmp_228' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 860 [1/1] (0.00ns)   --->   "%tmp_229 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_9_load, i32 104, i32 111)" [ADSD/Classifier.cpp:86]   --->   Operation 860 'partselect' 'tmp_229' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 861 [1/1] (0.00ns)   --->   "%tmp_230 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_10_load, i32 104, i32 111)" [ADSD/Classifier.cpp:86]   --->   Operation 861 'partselect' 'tmp_230' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 862 [1/1] (0.00ns)   --->   "%tmp_231 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_11_load, i32 104, i32 111)" [ADSD/Classifier.cpp:86]   --->   Operation 862 'partselect' 'tmp_231' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 863 [1/1] (0.00ns)   --->   "%tmp_232 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_12_load, i32 104, i32 111)" [ADSD/Classifier.cpp:86]   --->   Operation 863 'partselect' 'tmp_232' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 864 [1/1] (0.00ns)   --->   "%tmp_233 = call i8 @_ssdm_op_PartSelect.i8.i127.i32.i32(i127 %svs_V_13_load, i32 104, i32 111)" [ADSD/Classifier.cpp:86]   --->   Operation 864 'partselect' 'tmp_233' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 865 [1/1] (0.00ns)   --->   "%tmp_234 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_14_load, i32 104, i32 111)" [ADSD/Classifier.cpp:86]   --->   Operation 865 'partselect' 'tmp_234' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_235 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_15_load, i32 104, i32 111)" [ADSD/Classifier.cpp:86]   --->   Operation 866 'partselect' 'tmp_235' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 867 [1/1] (0.00ns)   --->   "%tmp_236 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_0_load, i32 112, i32 119)" [ADSD/Classifier.cpp:86]   --->   Operation 867 'partselect' 'tmp_236' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 868 [1/2] (2.32ns)   --->   "%x_local_14_V_load = load i8* %x_local_14_V_addr, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 868 'load' 'x_local_14_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_16 : Operation 869 [1/1] (0.00ns)   --->   "%tmp_237 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_1_load, i32 112, i32 119)" [ADSD/Classifier.cpp:86]   --->   Operation 869 'partselect' 'tmp_237' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 870 [1/1] (0.00ns)   --->   "%tmp_238 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_2_load, i32 112, i32 119)" [ADSD/Classifier.cpp:86]   --->   Operation 870 'partselect' 'tmp_238' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 871 [1/1] (0.00ns)   --->   "%tmp_239 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_3_load, i32 112, i32 119)" [ADSD/Classifier.cpp:86]   --->   Operation 871 'partselect' 'tmp_239' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 872 [1/1] (0.00ns)   --->   "%tmp_240 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_4_load, i32 112, i32 119)" [ADSD/Classifier.cpp:86]   --->   Operation 872 'partselect' 'tmp_240' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 873 [1/1] (0.00ns)   --->   "%tmp_241 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_5_load, i32 112, i32 119)" [ADSD/Classifier.cpp:86]   --->   Operation 873 'partselect' 'tmp_241' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 874 [1/1] (0.00ns)   --->   "%tmp_242 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_6_load, i32 112, i32 119)" [ADSD/Classifier.cpp:86]   --->   Operation 874 'partselect' 'tmp_242' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 875 [1/1] (0.00ns)   --->   "%tmp_243 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_7_load, i32 112, i32 119)" [ADSD/Classifier.cpp:86]   --->   Operation 875 'partselect' 'tmp_243' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 876 [1/1] (0.00ns)   --->   "%tmp_244 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_8_load, i32 112, i32 119)" [ADSD/Classifier.cpp:86]   --->   Operation 876 'partselect' 'tmp_244' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 877 [1/1] (0.00ns)   --->   "%tmp_245 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_9_load, i32 112, i32 119)" [ADSD/Classifier.cpp:86]   --->   Operation 877 'partselect' 'tmp_245' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 878 [1/1] (0.00ns)   --->   "%tmp_246 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_10_load, i32 112, i32 119)" [ADSD/Classifier.cpp:86]   --->   Operation 878 'partselect' 'tmp_246' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 879 [1/1] (0.00ns)   --->   "%tmp_247 = call i8 @_ssdm_op_PartSelect.i8.i125.i32.i32(i125 %svs_V_11_load, i32 112, i32 119)" [ADSD/Classifier.cpp:86]   --->   Operation 879 'partselect' 'tmp_247' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 880 [1/1] (0.00ns)   --->   "%tmp_248 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_12_load, i32 112, i32 119)" [ADSD/Classifier.cpp:86]   --->   Operation 880 'partselect' 'tmp_248' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 881 [1/1] (0.00ns)   --->   "%tmp_249 = call i8 @_ssdm_op_PartSelect.i8.i127.i32.i32(i127 %svs_V_13_load, i32 112, i32 119)" [ADSD/Classifier.cpp:86]   --->   Operation 881 'partselect' 'tmp_249' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 882 [1/1] (0.00ns)   --->   "%tmp_250 = call i8 @_ssdm_op_PartSelect.i8.i126.i32.i32(i126 %svs_V_14_load, i32 112, i32 119)" [ADSD/Classifier.cpp:86]   --->   Operation 882 'partselect' 'tmp_250' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 883 [1/1] (0.00ns)   --->   "%tmp_251 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_15_load, i32 112, i32 119)" [ADSD/Classifier.cpp:86]   --->   Operation 883 'partselect' 'tmp_251' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 884 [1/1] (0.00ns)   --->   "%tmp_304 = call i5 @_ssdm_op_PartSelect.i5.i125.i32.i32(i125 %svs_V_0_load, i32 120, i32 124)" [ADSD/Classifier.cpp:86]   --->   Operation 884 'partselect' 'tmp_304' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 885 [1/2] (2.32ns)   --->   "%x_local_15_V_load = load i8* %x_local_15_V_addr, align 1" [ADSD/Classifier.cpp:87]   --->   Operation 885 'load' 'x_local_15_V_load' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_16 : Operation 886 [1/1] (0.00ns)   --->   "%tmp_307 = call i5 @_ssdm_op_PartSelect.i5.i125.i32.i32(i125 %svs_V_1_load, i32 120, i32 124)" [ADSD/Classifier.cpp:86]   --->   Operation 886 'partselect' 'tmp_307' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_308 = call i5 @_ssdm_op_PartSelect.i5.i125.i32.i32(i125 %svs_V_2_load, i32 120, i32 124)" [ADSD/Classifier.cpp:86]   --->   Operation 887 'partselect' 'tmp_308' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 888 [1/1] (0.00ns)   --->   "%tmp_255 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_3_load, i32 120, i32 127)" [ADSD/Classifier.cpp:86]   --->   Operation 888 'partselect' 'tmp_255' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 889 [1/1] (0.00ns)   --->   "%tmp_309 = call i5 @_ssdm_op_PartSelect.i5.i125.i32.i32(i125 %svs_V_4_load, i32 120, i32 124)" [ADSD/Classifier.cpp:86]   --->   Operation 889 'partselect' 'tmp_309' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 890 [1/1] (0.00ns)   --->   "%tmp_310 = call i5 @_ssdm_op_PartSelect.i5.i125.i32.i32(i125 %svs_V_5_load, i32 120, i32 124)" [ADSD/Classifier.cpp:86]   --->   Operation 890 'partselect' 'tmp_310' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 891 [1/1] (0.00ns)   --->   "%tmp_311 = call i6 @_ssdm_op_PartSelect.i6.i126.i32.i32(i126 %svs_V_6_load, i32 120, i32 125)" [ADSD/Classifier.cpp:86]   --->   Operation 891 'partselect' 'tmp_311' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 892 [1/1] (0.00ns)   --->   "%tmp_312 = call i5 @_ssdm_op_PartSelect.i5.i125.i32.i32(i125 %svs_V_7_load, i32 120, i32 124)" [ADSD/Classifier.cpp:86]   --->   Operation 892 'partselect' 'tmp_312' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 893 [1/1] (0.00ns)   --->   "%tmp_261 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_8_load, i32 120, i32 127)" [ADSD/Classifier.cpp:86]   --->   Operation 893 'partselect' 'tmp_261' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 894 [1/1] (0.00ns)   --->   "%tmp_313 = call i6 @_ssdm_op_PartSelect.i6.i126.i32.i32(i126 %svs_V_9_load, i32 120, i32 125)" [ADSD/Classifier.cpp:86]   --->   Operation 894 'partselect' 'tmp_313' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 895 [1/1] (0.00ns)   --->   "%tmp_314 = call i5 @_ssdm_op_PartSelect.i5.i125.i32.i32(i125 %svs_V_10_load, i32 120, i32 124)" [ADSD/Classifier.cpp:86]   --->   Operation 895 'partselect' 'tmp_314' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 896 [1/1] (0.00ns)   --->   "%tmp_315 = call i5 @_ssdm_op_PartSelect.i5.i125.i32.i32(i125 %svs_V_11_load, i32 120, i32 124)" [ADSD/Classifier.cpp:86]   --->   Operation 896 'partselect' 'tmp_315' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_316 = call i6 @_ssdm_op_PartSelect.i6.i126.i32.i32(i126 %svs_V_12_load, i32 120, i32 125)" [ADSD/Classifier.cpp:86]   --->   Operation 897 'partselect' 'tmp_316' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 898 [1/1] (0.00ns)   --->   "%tmp_317 = call i7 @_ssdm_op_PartSelect.i7.i127.i32.i32(i127 %svs_V_13_load, i32 120, i32 126)" [ADSD/Classifier.cpp:86]   --->   Operation 898 'partselect' 'tmp_317' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 899 [1/1] (0.00ns)   --->   "%tmp_318 = call i6 @_ssdm_op_PartSelect.i6.i126.i32.i32(i126 %svs_V_14_load, i32 120, i32 125)" [ADSD/Classifier.cpp:86]   --->   Operation 899 'partselect' 'tmp_318' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 900 [1/1] (0.00ns)   --->   "%tmp_272 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %svs_V_15_load, i32 120, i32 127)" [ADSD/Classifier.cpp:86]   --->   Operation 900 'partselect' 'tmp_272' <Predicate = (!exitcond5)> <Delay = 0.00>

State 17 <SV = 13> <Delay = 6.66>
ST_17 : Operation 901 [1/1] (0.00ns)   --->   "%tmp_11 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_4, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 901 'bitconcatenate' 'tmp_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 902 [1/1] (0.00ns)   --->   "%tmp_3310_cast = sext i30 %tmp_11 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 902 'sext' 'tmp_3310_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 903 [1/1] (0.00ns)   --->   "%tmp_33_0_1 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_0_1, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 903 'bitconcatenate' 'tmp_33_0_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_33_0_1_cast = sext i30 %tmp_33_0_1 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 904 'sext' 'tmp_33_0_1_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 905 [1/1] (0.00ns)   --->   "%tmp_33_0_2 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_0_2, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 905 'bitconcatenate' 'tmp_33_0_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 906 [1/1] (0.00ns)   --->   "%tmp_33_0_2_cast = sext i30 %tmp_33_0_2 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 906 'sext' 'tmp_33_0_2_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 907 [1/1] (0.00ns)   --->   "%tmp_33_0_3 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_0_3, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 907 'bitconcatenate' 'tmp_33_0_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 908 [1/1] (0.00ns)   --->   "%tmp_33_0_3_cast = sext i30 %tmp_33_0_3 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 908 'sext' 'tmp_33_0_3_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 909 [1/1] (0.00ns)   --->   "%tmp_33_0_4 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_0_4, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 909 'bitconcatenate' 'tmp_33_0_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 910 [1/1] (0.00ns)   --->   "%tmp_33_0_4_cast = sext i30 %tmp_33_0_4 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 910 'sext' 'tmp_33_0_4_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_33_0_5 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_0_5, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 911 'bitconcatenate' 'tmp_33_0_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 912 [1/1] (0.00ns)   --->   "%tmp_33_0_5_cast = sext i30 %tmp_33_0_5 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 912 'sext' 'tmp_33_0_5_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_33_0_6 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_0_6, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 913 'bitconcatenate' 'tmp_33_0_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 914 [1/1] (0.00ns)   --->   "%tmp_33_0_6_cast = sext i30 %tmp_33_0_6 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 914 'sext' 'tmp_33_0_6_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 915 [1/1] (0.00ns)   --->   "%tmp_33_0_7 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_0_7, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 915 'bitconcatenate' 'tmp_33_0_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 916 [1/1] (0.00ns)   --->   "%tmp_33_0_7_cast = sext i30 %tmp_33_0_7 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 916 'sext' 'tmp_33_0_7_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 917 [1/1] (0.00ns)   --->   "%tmp_33_0_8 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_0_8, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 917 'bitconcatenate' 'tmp_33_0_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 918 [1/1] (0.00ns)   --->   "%tmp_33_0_8_cast = sext i30 %tmp_33_0_8 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 918 'sext' 'tmp_33_0_8_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 919 [1/1] (0.00ns)   --->   "%tmp_33_0_9 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_0_9, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 919 'bitconcatenate' 'tmp_33_0_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 920 [1/1] (0.00ns)   --->   "%tmp_33_0_9_cast = sext i30 %tmp_33_0_9 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 920 'sext' 'tmp_33_0_9_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 921 [1/1] (0.00ns)   --->   "%tmp_33_0_s = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_0_s, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 921 'bitconcatenate' 'tmp_33_0_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 922 [1/1] (0.00ns)   --->   "%tmp_33_0_cast = sext i30 %tmp_33_0_s to i31" [ADSD/Classifier.cpp:95]   --->   Operation 922 'sext' 'tmp_33_0_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 923 [1/1] (0.00ns)   --->   "%tmp_33_0_10 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_0_10, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 923 'bitconcatenate' 'tmp_33_0_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 924 [1/1] (0.00ns)   --->   "%tmp_33_0_10_cast = sext i30 %tmp_33_0_10 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 924 'sext' 'tmp_33_0_10_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 925 [1/1] (0.00ns)   --->   "%tmp_33_0_11 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_0_11, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 925 'bitconcatenate' 'tmp_33_0_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 926 [1/1] (0.00ns)   --->   "%tmp_33_0_11_cast = sext i30 %tmp_33_0_11 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 926 'sext' 'tmp_33_0_11_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 927 [1/1] (0.00ns)   --->   "%tmp_33_0_12 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_0_12, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 927 'bitconcatenate' 'tmp_33_0_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 928 [1/1] (0.00ns)   --->   "%tmp_33_0_12_cast = sext i30 %tmp_33_0_12 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 928 'sext' 'tmp_33_0_12_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 929 [1/1] (0.00ns)   --->   "%tmp_33_0_13 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_0_13, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 929 'bitconcatenate' 'tmp_33_0_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 930 [1/1] (0.00ns)   --->   "%tmp_33_0_13_cast = sext i30 %tmp_33_0_13 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 930 'sext' 'tmp_33_0_13_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 931 [1/1] (0.00ns)   --->   "%tmp_33_0_14 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_0_14, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 931 'bitconcatenate' 'tmp_33_0_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 932 [1/1] (0.00ns)   --->   "%tmp_33_0_14_cast = sext i30 %tmp_33_0_14 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 932 'sext' 'tmp_33_0_14_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 933 [1/1] (0.00ns)   --->   "%tmp_33_1 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_1, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 933 'bitconcatenate' 'tmp_33_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 934 [1/1] (0.00ns)   --->   "%tmp_33_1_cast = sext i30 %tmp_33_1 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 934 'sext' 'tmp_33_1_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 935 [1/1] (0.00ns)   --->   "%tmp_33_1_1 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_1_1, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 935 'bitconcatenate' 'tmp_33_1_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 936 [1/1] (0.00ns)   --->   "%tmp_33_1_1_cast = sext i30 %tmp_33_1_1 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 936 'sext' 'tmp_33_1_1_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 937 [1/1] (0.00ns)   --->   "%tmp_33_1_2 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_1_2, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 937 'bitconcatenate' 'tmp_33_1_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 938 [1/1] (0.00ns)   --->   "%tmp_33_1_2_cast = sext i30 %tmp_33_1_2 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 938 'sext' 'tmp_33_1_2_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 939 [1/1] (0.00ns)   --->   "%tmp_33_1_3 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_1_3, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 939 'bitconcatenate' 'tmp_33_1_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 940 [1/1] (0.00ns)   --->   "%tmp_33_1_3_cast = sext i30 %tmp_33_1_3 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 940 'sext' 'tmp_33_1_3_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 941 [1/1] (0.00ns)   --->   "%tmp_33_1_4 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_1_4, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 941 'bitconcatenate' 'tmp_33_1_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 942 [1/1] (0.00ns)   --->   "%tmp_33_1_4_cast = sext i30 %tmp_33_1_4 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 942 'sext' 'tmp_33_1_4_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 943 [1/1] (0.00ns)   --->   "%tmp_33_1_5 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_1_5, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 943 'bitconcatenate' 'tmp_33_1_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 944 [1/1] (0.00ns)   --->   "%tmp_33_1_5_cast = sext i30 %tmp_33_1_5 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 944 'sext' 'tmp_33_1_5_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 945 [1/1] (0.00ns)   --->   "%tmp_33_1_6 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_1_6, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 945 'bitconcatenate' 'tmp_33_1_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_33_1_6_cast = sext i30 %tmp_33_1_6 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 946 'sext' 'tmp_33_1_6_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 947 [1/1] (0.00ns)   --->   "%tmp_33_1_7 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_1_7, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 947 'bitconcatenate' 'tmp_33_1_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 948 [1/1] (0.00ns)   --->   "%tmp_33_1_7_cast = sext i30 %tmp_33_1_7 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 948 'sext' 'tmp_33_1_7_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 949 [1/1] (0.00ns)   --->   "%tmp_33_1_8 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_1_8, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 949 'bitconcatenate' 'tmp_33_1_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 950 [1/1] (0.00ns)   --->   "%tmp_33_1_8_cast = sext i30 %tmp_33_1_8 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 950 'sext' 'tmp_33_1_8_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 951 [1/1] (0.00ns)   --->   "%tmp_33_1_9 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_1_9, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 951 'bitconcatenate' 'tmp_33_1_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 952 [1/1] (0.00ns)   --->   "%tmp_33_1_9_cast = sext i30 %tmp_33_1_9 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 952 'sext' 'tmp_33_1_9_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 953 [1/1] (0.00ns)   --->   "%tmp_33_1_s = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_1_s, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 953 'bitconcatenate' 'tmp_33_1_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 954 [1/1] (0.00ns)   --->   "%tmp_33_1_cast_40 = sext i30 %tmp_33_1_s to i31" [ADSD/Classifier.cpp:95]   --->   Operation 954 'sext' 'tmp_33_1_cast_40' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 955 [1/1] (0.00ns)   --->   "%tmp_33_1_10 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_1_10, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 955 'bitconcatenate' 'tmp_33_1_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 956 [1/1] (0.00ns)   --->   "%tmp_33_1_10_cast = sext i30 %tmp_33_1_10 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 956 'sext' 'tmp_33_1_10_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 957 [1/1] (0.00ns)   --->   "%tmp_33_1_11 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_1_11, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 957 'bitconcatenate' 'tmp_33_1_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 958 [1/1] (0.00ns)   --->   "%tmp_33_1_11_cast = sext i30 %tmp_33_1_11 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 958 'sext' 'tmp_33_1_11_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 959 [1/1] (0.00ns)   --->   "%tmp_33_1_12 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_1_12, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 959 'bitconcatenate' 'tmp_33_1_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 960 [1/1] (0.00ns)   --->   "%tmp_33_1_12_cast = sext i30 %tmp_33_1_12 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 960 'sext' 'tmp_33_1_12_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 961 [1/1] (0.00ns)   --->   "%tmp_33_1_13 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_1_13, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 961 'bitconcatenate' 'tmp_33_1_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 962 [1/1] (0.00ns)   --->   "%tmp_33_1_13_cast = sext i30 %tmp_33_1_13 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 962 'sext' 'tmp_33_1_13_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 963 [1/1] (0.00ns)   --->   "%tmp_33_1_14 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_1_14, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 963 'bitconcatenate' 'tmp_33_1_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 964 [1/1] (0.00ns)   --->   "%tmp_33_1_14_cast = sext i30 %tmp_33_1_14 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 964 'sext' 'tmp_33_1_14_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 965 [1/1] (0.00ns)   --->   "%tmp_33_2 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_2, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 965 'bitconcatenate' 'tmp_33_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 966 [1/1] (0.00ns)   --->   "%tmp_33_2_cast = sext i30 %tmp_33_2 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 966 'sext' 'tmp_33_2_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 967 [1/1] (0.00ns)   --->   "%tmp_33_2_1 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_2_1, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 967 'bitconcatenate' 'tmp_33_2_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 968 [1/1] (0.00ns)   --->   "%tmp_33_2_1_cast = sext i30 %tmp_33_2_1 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 968 'sext' 'tmp_33_2_1_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 969 [1/1] (0.00ns)   --->   "%tmp_33_2_2 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_2_2, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 969 'bitconcatenate' 'tmp_33_2_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 970 [1/1] (0.00ns)   --->   "%tmp_33_2_2_cast = sext i30 %tmp_33_2_2 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 970 'sext' 'tmp_33_2_2_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 971 [1/1] (0.00ns)   --->   "%tmp_33_2_3 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_2_3, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 971 'bitconcatenate' 'tmp_33_2_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 972 [1/1] (0.00ns)   --->   "%tmp_33_2_3_cast = sext i30 %tmp_33_2_3 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 972 'sext' 'tmp_33_2_3_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 973 [1/1] (0.00ns)   --->   "%tmp_33_2_4 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_2_4, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 973 'bitconcatenate' 'tmp_33_2_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 974 [1/1] (0.00ns)   --->   "%tmp_33_2_4_cast = sext i30 %tmp_33_2_4 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 974 'sext' 'tmp_33_2_4_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 975 [1/1] (0.00ns)   --->   "%tmp_33_2_5 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_2_5, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 975 'bitconcatenate' 'tmp_33_2_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 976 [1/1] (0.00ns)   --->   "%tmp_33_2_5_cast = sext i30 %tmp_33_2_5 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 976 'sext' 'tmp_33_2_5_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 977 [1/1] (0.00ns)   --->   "%tmp_33_2_6 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_2_6, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 977 'bitconcatenate' 'tmp_33_2_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 978 [1/1] (0.00ns)   --->   "%tmp_33_2_6_cast = sext i30 %tmp_33_2_6 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 978 'sext' 'tmp_33_2_6_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 979 [1/1] (0.00ns)   --->   "%tmp_33_2_7 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_2_7, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 979 'bitconcatenate' 'tmp_33_2_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 980 [1/1] (0.00ns)   --->   "%tmp_33_2_7_cast = sext i30 %tmp_33_2_7 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 980 'sext' 'tmp_33_2_7_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 981 [1/1] (0.00ns)   --->   "%tmp_33_2_8 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_2_8, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 981 'bitconcatenate' 'tmp_33_2_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 982 [1/1] (0.00ns)   --->   "%tmp_33_2_8_cast = sext i30 %tmp_33_2_8 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 982 'sext' 'tmp_33_2_8_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 983 [1/1] (0.00ns)   --->   "%tmp_33_2_9 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_2_9, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 983 'bitconcatenate' 'tmp_33_2_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 984 [1/1] (0.00ns)   --->   "%tmp_33_2_9_cast = sext i30 %tmp_33_2_9 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 984 'sext' 'tmp_33_2_9_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 985 [1/1] (0.00ns)   --->   "%tmp_33_2_s = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_2_s, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 985 'bitconcatenate' 'tmp_33_2_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 986 [1/1] (0.00ns)   --->   "%tmp_33_2_cast_41 = sext i30 %tmp_33_2_s to i31" [ADSD/Classifier.cpp:95]   --->   Operation 986 'sext' 'tmp_33_2_cast_41' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 987 [1/1] (0.00ns)   --->   "%tmp_33_2_10 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_2_10, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 987 'bitconcatenate' 'tmp_33_2_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 988 [1/1] (0.00ns)   --->   "%tmp_33_2_10_cast = sext i30 %tmp_33_2_10 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 988 'sext' 'tmp_33_2_10_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 989 [1/1] (0.00ns)   --->   "%tmp_33_2_11 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_2_11, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 989 'bitconcatenate' 'tmp_33_2_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 990 [1/1] (0.00ns)   --->   "%tmp_33_2_11_cast = sext i30 %tmp_33_2_11 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 990 'sext' 'tmp_33_2_11_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 991 [1/1] (0.00ns)   --->   "%tmp_33_2_12 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_2_12, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 991 'bitconcatenate' 'tmp_33_2_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 992 [1/1] (0.00ns)   --->   "%tmp_33_2_12_cast = sext i30 %tmp_33_2_12 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 992 'sext' 'tmp_33_2_12_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 993 [1/1] (0.00ns)   --->   "%tmp_33_2_13 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_2_13, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 993 'bitconcatenate' 'tmp_33_2_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 994 [1/1] (0.00ns)   --->   "%tmp_33_2_13_cast = sext i30 %tmp_33_2_13 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 994 'sext' 'tmp_33_2_13_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 995 [1/1] (0.00ns)   --->   "%tmp_33_2_14 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_2_14, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 995 'bitconcatenate' 'tmp_33_2_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 996 [1/1] (0.00ns)   --->   "%tmp_33_2_14_cast = sext i30 %tmp_33_2_14 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 996 'sext' 'tmp_33_2_14_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 997 [1/1] (0.00ns)   --->   "%tmp_33_3 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_3, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 997 'bitconcatenate' 'tmp_33_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 998 [1/1] (0.00ns)   --->   "%tmp_33_3_cast = sext i30 %tmp_33_3 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 998 'sext' 'tmp_33_3_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 999 [1/1] (0.00ns)   --->   "%tmp_33_3_1 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_3_1, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 999 'bitconcatenate' 'tmp_33_3_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1000 [1/1] (0.00ns)   --->   "%tmp_33_3_1_cast = sext i30 %tmp_33_3_1 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1000 'sext' 'tmp_33_3_1_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1001 [1/1] (0.00ns)   --->   "%tmp_33_3_2 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_3_2, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1001 'bitconcatenate' 'tmp_33_3_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1002 [1/1] (0.00ns)   --->   "%tmp_33_3_2_cast = sext i30 %tmp_33_3_2 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1002 'sext' 'tmp_33_3_2_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1003 [1/1] (0.00ns)   --->   "%tmp_33_3_3 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_3_3, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1003 'bitconcatenate' 'tmp_33_3_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1004 [1/1] (0.00ns)   --->   "%tmp_33_3_3_cast = sext i30 %tmp_33_3_3 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1004 'sext' 'tmp_33_3_3_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1005 [1/1] (0.00ns)   --->   "%tmp_33_3_4 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_3_4, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1005 'bitconcatenate' 'tmp_33_3_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1006 [1/1] (0.00ns)   --->   "%tmp_33_3_4_cast = sext i30 %tmp_33_3_4 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1006 'sext' 'tmp_33_3_4_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1007 [1/1] (0.00ns)   --->   "%tmp_33_3_5 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_3_5, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1007 'bitconcatenate' 'tmp_33_3_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1008 [1/1] (0.00ns)   --->   "%tmp_33_3_5_cast = sext i30 %tmp_33_3_5 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1008 'sext' 'tmp_33_3_5_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1009 [1/1] (0.00ns)   --->   "%tmp_33_3_6 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_3_6, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1009 'bitconcatenate' 'tmp_33_3_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1010 [1/1] (0.00ns)   --->   "%tmp_33_3_6_cast = sext i30 %tmp_33_3_6 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1010 'sext' 'tmp_33_3_6_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1011 [1/1] (0.00ns)   --->   "%tmp_33_3_7 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_3_7, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1011 'bitconcatenate' 'tmp_33_3_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1012 [1/1] (0.00ns)   --->   "%tmp_33_3_7_cast = sext i30 %tmp_33_3_7 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1012 'sext' 'tmp_33_3_7_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1013 [1/1] (0.00ns)   --->   "%tmp_33_3_8 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_3_8, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1013 'bitconcatenate' 'tmp_33_3_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1014 [1/1] (0.00ns)   --->   "%tmp_33_3_8_cast = sext i30 %tmp_33_3_8 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1014 'sext' 'tmp_33_3_8_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1015 [1/1] (0.00ns)   --->   "%tmp_33_3_9 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_3_9, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1015 'bitconcatenate' 'tmp_33_3_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1016 [1/1] (0.00ns)   --->   "%tmp_33_3_9_cast = sext i30 %tmp_33_3_9 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1016 'sext' 'tmp_33_3_9_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1017 [1/1] (0.00ns)   --->   "%tmp_33_3_s = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_3_s, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1017 'bitconcatenate' 'tmp_33_3_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1018 [1/1] (0.00ns)   --->   "%tmp_33_3_cast_42 = sext i30 %tmp_33_3_s to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1018 'sext' 'tmp_33_3_cast_42' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1019 [1/1] (0.00ns)   --->   "%tmp_33_3_10 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_3_10, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1019 'bitconcatenate' 'tmp_33_3_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1020 [1/1] (0.00ns)   --->   "%tmp_33_3_10_cast = sext i30 %tmp_33_3_10 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1020 'sext' 'tmp_33_3_10_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1021 [1/1] (0.00ns)   --->   "%tmp_33_3_11 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_3_11, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1021 'bitconcatenate' 'tmp_33_3_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1022 [1/1] (0.00ns)   --->   "%tmp_33_3_11_cast = sext i30 %tmp_33_3_11 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1022 'sext' 'tmp_33_3_11_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1023 [1/1] (0.00ns)   --->   "%tmp_33_3_12 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_3_12, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1023 'bitconcatenate' 'tmp_33_3_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1024 [1/1] (0.00ns)   --->   "%tmp_33_3_12_cast = sext i30 %tmp_33_3_12 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1024 'sext' 'tmp_33_3_12_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1025 [1/1] (0.00ns)   --->   "%tmp_33_3_13 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_3_13, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1025 'bitconcatenate' 'tmp_33_3_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1026 [1/1] (0.00ns)   --->   "%tmp_33_3_13_cast = sext i30 %tmp_33_3_13 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1026 'sext' 'tmp_33_3_13_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1027 [1/1] (0.00ns)   --->   "%tmp_33_3_14 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_3_14, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1027 'bitconcatenate' 'tmp_33_3_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1028 [1/1] (0.00ns)   --->   "%tmp_33_3_14_cast = sext i30 %tmp_33_3_14 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1028 'sext' 'tmp_33_3_14_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1029 [1/1] (0.00ns)   --->   "%OP1_V_4_s = sext i8 %tmp_75 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1029 'sext' 'OP1_V_4_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1030 [1/1] (0.00ns)   --->   "%OP2_V_1_4 = sext i8 %x_local_4_V_load to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1030 'sext' 'OP2_V_1_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1031 [1/1] (4.17ns)   --->   "%r_V_2_4 = mul i16 %OP2_V_1_4, %OP1_V_4_s" [ADSD/Classifier.cpp:93]   --->   Operation 1031 'mul' 'r_V_2_4' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1032 [1/1] (0.00ns)   --->   "%tmp_33_4 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_4, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1032 'bitconcatenate' 'tmp_33_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1033 [1/1] (0.00ns)   --->   "%tmp_33_4_cast = sext i30 %tmp_33_4 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1033 'sext' 'tmp_33_4_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1034 [1/1] (0.00ns)   --->   "%OP1_V_4_8 = sext i8 %tmp_76 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1034 'sext' 'OP1_V_4_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1035 [1/1] (4.17ns)   --->   "%r_V_2_4_1 = mul i16 %OP2_V_1_4, %OP1_V_4_8" [ADSD/Classifier.cpp:93]   --->   Operation 1035 'mul' 'r_V_2_4_1' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1036 [1/1] (0.00ns)   --->   "%tmp_33_4_1 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_4_1, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1036 'bitconcatenate' 'tmp_33_4_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1037 [1/1] (0.00ns)   --->   "%tmp_33_4_1_cast = sext i30 %tmp_33_4_1 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1037 'sext' 'tmp_33_4_1_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1038 [1/1] (0.00ns)   --->   "%OP1_V_4_16 = sext i8 %tmp_77 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1038 'sext' 'OP1_V_4_16' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1039 [1/1] (4.17ns)   --->   "%r_V_2_4_2 = mul i16 %OP2_V_1_4, %OP1_V_4_16" [ADSD/Classifier.cpp:93]   --->   Operation 1039 'mul' 'r_V_2_4_2' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1040 [1/1] (0.00ns)   --->   "%tmp_33_4_2 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_4_2, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1040 'bitconcatenate' 'tmp_33_4_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1041 [1/1] (0.00ns)   --->   "%tmp_33_4_2_cast = sext i30 %tmp_33_4_2 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1041 'sext' 'tmp_33_4_2_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1042 [1/1] (0.00ns)   --->   "%OP1_V_4_17 = sext i8 %tmp_78 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1042 'sext' 'OP1_V_4_17' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1043 [1/1] (4.17ns)   --->   "%r_V_2_4_3 = mul i16 %OP2_V_1_4, %OP1_V_4_17" [ADSD/Classifier.cpp:93]   --->   Operation 1043 'mul' 'r_V_2_4_3' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1044 [1/1] (0.00ns)   --->   "%tmp_33_4_3 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_4_3, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1044 'bitconcatenate' 'tmp_33_4_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1045 [1/1] (0.00ns)   --->   "%tmp_33_4_3_cast = sext i30 %tmp_33_4_3 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1045 'sext' 'tmp_33_4_3_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1046 [1/1] (0.00ns)   --->   "%OP1_V_4_18 = sext i8 %tmp_79 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1046 'sext' 'OP1_V_4_18' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1047 [1/1] (4.17ns)   --->   "%r_V_2_4_4 = mul i16 %OP2_V_1_4, %OP1_V_4_18" [ADSD/Classifier.cpp:93]   --->   Operation 1047 'mul' 'r_V_2_4_4' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1048 [1/1] (0.00ns)   --->   "%tmp_33_4_4 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_4_4, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1048 'bitconcatenate' 'tmp_33_4_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1049 [1/1] (0.00ns)   --->   "%tmp_33_4_4_cast = sext i30 %tmp_33_4_4 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1049 'sext' 'tmp_33_4_4_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1050 [1/1] (0.00ns)   --->   "%OP1_V_4_19 = sext i8 %tmp_80 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1050 'sext' 'OP1_V_4_19' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1051 [1/1] (4.17ns)   --->   "%r_V_2_4_5 = mul i16 %OP2_V_1_4, %OP1_V_4_19" [ADSD/Classifier.cpp:93]   --->   Operation 1051 'mul' 'r_V_2_4_5' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1052 [1/1] (0.00ns)   --->   "%tmp_33_4_5 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_4_5, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1052 'bitconcatenate' 'tmp_33_4_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1053 [1/1] (0.00ns)   --->   "%tmp_33_4_5_cast = sext i30 %tmp_33_4_5 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1053 'sext' 'tmp_33_4_5_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1054 [1/1] (0.00ns)   --->   "%OP1_V_4_20 = sext i8 %tmp_81 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1054 'sext' 'OP1_V_4_20' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1055 [1/1] (4.17ns)   --->   "%r_V_2_4_6 = mul i16 %OP2_V_1_4, %OP1_V_4_20" [ADSD/Classifier.cpp:93]   --->   Operation 1055 'mul' 'r_V_2_4_6' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1056 [1/1] (0.00ns)   --->   "%tmp_33_4_6 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_4_6, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1056 'bitconcatenate' 'tmp_33_4_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1057 [1/1] (0.00ns)   --->   "%tmp_33_4_6_cast = sext i30 %tmp_33_4_6 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1057 'sext' 'tmp_33_4_6_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1058 [1/1] (0.00ns)   --->   "%OP1_V_4_21 = sext i8 %tmp_82 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1058 'sext' 'OP1_V_4_21' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1059 [1/1] (4.17ns)   --->   "%r_V_2_4_7 = mul i16 %OP2_V_1_4, %OP1_V_4_21" [ADSD/Classifier.cpp:93]   --->   Operation 1059 'mul' 'r_V_2_4_7' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1060 [1/1] (0.00ns)   --->   "%tmp_33_4_7 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_4_7, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1060 'bitconcatenate' 'tmp_33_4_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1061 [1/1] (0.00ns)   --->   "%tmp_33_4_7_cast = sext i30 %tmp_33_4_7 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1061 'sext' 'tmp_33_4_7_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1062 [1/1] (0.00ns)   --->   "%OP1_V_4_22 = sext i8 %tmp_83 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1062 'sext' 'OP1_V_4_22' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1063 [1/1] (4.17ns)   --->   "%r_V_2_4_8 = mul i16 %OP2_V_1_4, %OP1_V_4_22" [ADSD/Classifier.cpp:93]   --->   Operation 1063 'mul' 'r_V_2_4_8' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1064 [1/1] (0.00ns)   --->   "%tmp_33_4_8 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_4_8, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1064 'bitconcatenate' 'tmp_33_4_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1065 [1/1] (0.00ns)   --->   "%tmp_33_4_8_cast = sext i30 %tmp_33_4_8 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1065 'sext' 'tmp_33_4_8_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1066 [1/1] (0.00ns)   --->   "%OP1_V_4_9 = sext i8 %tmp_84 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1066 'sext' 'OP1_V_4_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1067 [1/1] (4.17ns)   --->   "%r_V_2_4_9 = mul i16 %OP2_V_1_4, %OP1_V_4_9" [ADSD/Classifier.cpp:93]   --->   Operation 1067 'mul' 'r_V_2_4_9' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1068 [1/1] (0.00ns)   --->   "%tmp_33_4_9 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_4_9, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1068 'bitconcatenate' 'tmp_33_4_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1069 [1/1] (0.00ns)   --->   "%tmp_33_4_9_cast = sext i30 %tmp_33_4_9 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1069 'sext' 'tmp_33_4_9_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1070 [1/1] (0.00ns)   --->   "%OP1_V_4_10 = sext i8 %tmp_85 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1070 'sext' 'OP1_V_4_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1071 [1/1] (4.17ns)   --->   "%r_V_2_4_s = mul i16 %OP2_V_1_4, %OP1_V_4_10" [ADSD/Classifier.cpp:93]   --->   Operation 1071 'mul' 'r_V_2_4_s' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1072 [1/1] (0.00ns)   --->   "%tmp_33_4_s = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_4_s, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1072 'bitconcatenate' 'tmp_33_4_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1073 [1/1] (0.00ns)   --->   "%tmp_33_4_cast_43 = sext i30 %tmp_33_4_s to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1073 'sext' 'tmp_33_4_cast_43' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1074 [1/1] (0.00ns)   --->   "%OP1_V_4_11 = sext i8 %tmp_86 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1074 'sext' 'OP1_V_4_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1075 [1/1] (4.17ns)   --->   "%r_V_2_4_10 = mul i16 %OP2_V_1_4, %OP1_V_4_11" [ADSD/Classifier.cpp:93]   --->   Operation 1075 'mul' 'r_V_2_4_10' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1076 [1/1] (0.00ns)   --->   "%tmp_33_4_10 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_4_10, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1076 'bitconcatenate' 'tmp_33_4_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1077 [1/1] (0.00ns)   --->   "%tmp_33_4_10_cast = sext i30 %tmp_33_4_10 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1077 'sext' 'tmp_33_4_10_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1078 [1/1] (0.00ns)   --->   "%OP1_V_4_12 = sext i8 %tmp_87 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1078 'sext' 'OP1_V_4_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1079 [1/1] (4.17ns)   --->   "%r_V_2_4_11 = mul i16 %OP2_V_1_4, %OP1_V_4_12" [ADSD/Classifier.cpp:93]   --->   Operation 1079 'mul' 'r_V_2_4_11' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1080 [1/1] (0.00ns)   --->   "%tmp_33_4_11 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_4_11, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1080 'bitconcatenate' 'tmp_33_4_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1081 [1/1] (0.00ns)   --->   "%tmp_33_4_11_cast = sext i30 %tmp_33_4_11 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1081 'sext' 'tmp_33_4_11_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1082 [1/1] (0.00ns)   --->   "%OP1_V_4_13 = sext i8 %tmp_88 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1082 'sext' 'OP1_V_4_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1083 [1/1] (4.17ns)   --->   "%r_V_2_4_12 = mul i16 %OP2_V_1_4, %OP1_V_4_13" [ADSD/Classifier.cpp:93]   --->   Operation 1083 'mul' 'r_V_2_4_12' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1084 [1/1] (0.00ns)   --->   "%tmp_33_4_12 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_4_12, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1084 'bitconcatenate' 'tmp_33_4_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1085 [1/1] (0.00ns)   --->   "%tmp_33_4_12_cast = sext i30 %tmp_33_4_12 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1085 'sext' 'tmp_33_4_12_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1086 [1/1] (0.00ns)   --->   "%OP1_V_4_14 = sext i8 %tmp_89 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1086 'sext' 'OP1_V_4_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1087 [1/1] (4.17ns)   --->   "%r_V_2_4_13 = mul i16 %OP2_V_1_4, %OP1_V_4_14" [ADSD/Classifier.cpp:93]   --->   Operation 1087 'mul' 'r_V_2_4_13' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1088 [1/1] (0.00ns)   --->   "%tmp_33_4_13 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_4_13, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1088 'bitconcatenate' 'tmp_33_4_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1089 [1/1] (0.00ns)   --->   "%tmp_33_4_13_cast = sext i30 %tmp_33_4_13 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1089 'sext' 'tmp_33_4_13_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1090 [1/1] (0.00ns)   --->   "%OP1_V_4_15 = sext i8 %tmp_90 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1090 'sext' 'OP1_V_4_15' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1091 [1/1] (4.17ns)   --->   "%r_V_2_4_14 = mul i16 %OP2_V_1_4, %OP1_V_4_15" [ADSD/Classifier.cpp:93]   --->   Operation 1091 'mul' 'r_V_2_4_14' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1092 [1/1] (0.00ns)   --->   "%tmp_33_4_14 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_4_14, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1092 'bitconcatenate' 'tmp_33_4_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1093 [1/1] (0.00ns)   --->   "%tmp_33_4_14_cast = sext i30 %tmp_33_4_14 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1093 'sext' 'tmp_33_4_14_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1094 [1/1] (0.00ns)   --->   "%OP1_V_5 = sext i8 %tmp_91 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1094 'sext' 'OP1_V_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1095 [1/1] (0.00ns)   --->   "%OP2_V_1_5 = sext i8 %x_local_5_V_load to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1095 'sext' 'OP2_V_1_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1096 [1/1] (4.17ns)   --->   "%r_V_2_5 = mul i16 %OP2_V_1_5, %OP1_V_5" [ADSD/Classifier.cpp:93]   --->   Operation 1096 'mul' 'r_V_2_5' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1097 [1/1] (0.00ns)   --->   "%tmp_33_5 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_5, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1097 'bitconcatenate' 'tmp_33_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1098 [1/1] (0.00ns)   --->   "%tmp_33_5_cast = sext i30 %tmp_33_5 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1098 'sext' 'tmp_33_5_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1099 [1/1] (0.00ns)   --->   "%OP1_V_5_1 = sext i8 %tmp_92 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1099 'sext' 'OP1_V_5_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1100 [1/1] (4.17ns)   --->   "%r_V_2_5_1 = mul i16 %OP2_V_1_5, %OP1_V_5_1" [ADSD/Classifier.cpp:93]   --->   Operation 1100 'mul' 'r_V_2_5_1' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1101 [1/1] (0.00ns)   --->   "%tmp_33_5_1 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_5_1, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1101 'bitconcatenate' 'tmp_33_5_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1102 [1/1] (0.00ns)   --->   "%tmp_33_5_1_cast = sext i30 %tmp_33_5_1 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1102 'sext' 'tmp_33_5_1_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1103 [1/1] (0.00ns)   --->   "%OP1_V_5_2 = sext i8 %tmp_93 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1103 'sext' 'OP1_V_5_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1104 [1/1] (4.17ns)   --->   "%r_V_2_5_2 = mul i16 %OP2_V_1_5, %OP1_V_5_2" [ADSD/Classifier.cpp:93]   --->   Operation 1104 'mul' 'r_V_2_5_2' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1105 [1/1] (0.00ns)   --->   "%tmp_33_5_2 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_5_2, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1105 'bitconcatenate' 'tmp_33_5_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1106 [1/1] (0.00ns)   --->   "%tmp_33_5_2_cast = sext i30 %tmp_33_5_2 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1106 'sext' 'tmp_33_5_2_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1107 [1/1] (0.00ns)   --->   "%OP1_V_5_3 = sext i8 %tmp_94 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1107 'sext' 'OP1_V_5_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1108 [1/1] (4.17ns)   --->   "%r_V_2_5_3 = mul i16 %OP2_V_1_5, %OP1_V_5_3" [ADSD/Classifier.cpp:93]   --->   Operation 1108 'mul' 'r_V_2_5_3' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1109 [1/1] (0.00ns)   --->   "%tmp_33_5_3 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_5_3, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1109 'bitconcatenate' 'tmp_33_5_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1110 [1/1] (0.00ns)   --->   "%tmp_33_5_3_cast = sext i30 %tmp_33_5_3 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1110 'sext' 'tmp_33_5_3_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1111 [1/1] (0.00ns)   --->   "%OP1_V_5_4 = sext i8 %tmp_95 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1111 'sext' 'OP1_V_5_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1112 [1/1] (4.17ns)   --->   "%r_V_2_5_4 = mul i16 %OP2_V_1_5, %OP1_V_5_4" [ADSD/Classifier.cpp:93]   --->   Operation 1112 'mul' 'r_V_2_5_4' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp_33_5_4 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_5_4, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1113 'bitconcatenate' 'tmp_33_5_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1114 [1/1] (0.00ns)   --->   "%tmp_33_5_4_cast = sext i30 %tmp_33_5_4 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1114 'sext' 'tmp_33_5_4_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1115 [1/1] (0.00ns)   --->   "%OP1_V_5_5 = sext i8 %tmp_96 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1115 'sext' 'OP1_V_5_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1116 [1/1] (4.17ns)   --->   "%r_V_2_5_5 = mul i16 %OP2_V_1_5, %OP1_V_5_5" [ADSD/Classifier.cpp:93]   --->   Operation 1116 'mul' 'r_V_2_5_5' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1117 [1/1] (0.00ns)   --->   "%tmp_33_5_5 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_5_5, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1117 'bitconcatenate' 'tmp_33_5_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1118 [1/1] (0.00ns)   --->   "%tmp_33_5_5_cast = sext i30 %tmp_33_5_5 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1118 'sext' 'tmp_33_5_5_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1119 [1/1] (0.00ns)   --->   "%OP1_V_5_6 = sext i8 %tmp_97 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1119 'sext' 'OP1_V_5_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1120 [1/1] (4.17ns)   --->   "%r_V_2_5_6 = mul i16 %OP2_V_1_5, %OP1_V_5_6" [ADSD/Classifier.cpp:93]   --->   Operation 1120 'mul' 'r_V_2_5_6' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1121 [1/1] (0.00ns)   --->   "%tmp_33_5_6 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_5_6, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1121 'bitconcatenate' 'tmp_33_5_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1122 [1/1] (0.00ns)   --->   "%tmp_33_5_6_cast = sext i30 %tmp_33_5_6 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1122 'sext' 'tmp_33_5_6_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1123 [1/1] (0.00ns)   --->   "%OP1_V_5_7 = sext i8 %tmp_98 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1123 'sext' 'OP1_V_5_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1124 [1/1] (4.17ns)   --->   "%r_V_2_5_7 = mul i16 %OP2_V_1_5, %OP1_V_5_7" [ADSD/Classifier.cpp:93]   --->   Operation 1124 'mul' 'r_V_2_5_7' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1125 [1/1] (0.00ns)   --->   "%tmp_33_5_7 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_5_7, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1125 'bitconcatenate' 'tmp_33_5_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1126 [1/1] (0.00ns)   --->   "%tmp_33_5_7_cast = sext i30 %tmp_33_5_7 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1126 'sext' 'tmp_33_5_7_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1127 [1/1] (0.00ns)   --->   "%OP1_V_5_8 = sext i8 %tmp_99 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1127 'sext' 'OP1_V_5_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1128 [1/1] (4.17ns)   --->   "%r_V_2_5_8 = mul i16 %OP2_V_1_5, %OP1_V_5_8" [ADSD/Classifier.cpp:93]   --->   Operation 1128 'mul' 'r_V_2_5_8' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1129 [1/1] (0.00ns)   --->   "%tmp_33_5_8 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_5_8, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1129 'bitconcatenate' 'tmp_33_5_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1130 [1/1] (0.00ns)   --->   "%tmp_33_5_8_cast = sext i30 %tmp_33_5_8 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1130 'sext' 'tmp_33_5_8_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1131 [1/1] (0.00ns)   --->   "%OP1_V_5_9 = sext i8 %tmp_100 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1131 'sext' 'OP1_V_5_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1132 [1/1] (4.17ns)   --->   "%r_V_2_5_9 = mul i16 %OP2_V_1_5, %OP1_V_5_9" [ADSD/Classifier.cpp:93]   --->   Operation 1132 'mul' 'r_V_2_5_9' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1133 [1/1] (0.00ns)   --->   "%tmp_33_5_9 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_5_9, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1133 'bitconcatenate' 'tmp_33_5_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1134 [1/1] (0.00ns)   --->   "%tmp_33_5_9_cast = sext i30 %tmp_33_5_9 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1134 'sext' 'tmp_33_5_9_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1135 [1/1] (0.00ns)   --->   "%OP1_V_5_s = sext i8 %tmp_101 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1135 'sext' 'OP1_V_5_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1136 [1/1] (4.17ns)   --->   "%r_V_2_5_s = mul i16 %OP2_V_1_5, %OP1_V_5_s" [ADSD/Classifier.cpp:93]   --->   Operation 1136 'mul' 'r_V_2_5_s' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1137 [1/1] (0.00ns)   --->   "%tmp_33_5_s = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_5_s, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1137 'bitconcatenate' 'tmp_33_5_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1138 [1/1] (0.00ns)   --->   "%tmp_33_5_cast_44 = sext i30 %tmp_33_5_s to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1138 'sext' 'tmp_33_5_cast_44' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1139 [1/1] (0.00ns)   --->   "%OP1_V_5_10 = sext i8 %tmp_102 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1139 'sext' 'OP1_V_5_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1140 [1/1] (4.17ns)   --->   "%r_V_2_5_10 = mul i16 %OP2_V_1_5, %OP1_V_5_10" [ADSD/Classifier.cpp:93]   --->   Operation 1140 'mul' 'r_V_2_5_10' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1141 [1/1] (0.00ns)   --->   "%tmp_33_5_10 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_5_10, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1141 'bitconcatenate' 'tmp_33_5_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1142 [1/1] (0.00ns)   --->   "%tmp_33_5_10_cast = sext i30 %tmp_33_5_10 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1142 'sext' 'tmp_33_5_10_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1143 [1/1] (0.00ns)   --->   "%OP1_V_5_11 = sext i8 %tmp_103 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1143 'sext' 'OP1_V_5_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1144 [1/1] (4.17ns)   --->   "%r_V_2_5_11 = mul i16 %OP2_V_1_5, %OP1_V_5_11" [ADSD/Classifier.cpp:93]   --->   Operation 1144 'mul' 'r_V_2_5_11' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1145 [1/1] (0.00ns)   --->   "%tmp_33_5_11 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_5_11, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1145 'bitconcatenate' 'tmp_33_5_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1146 [1/1] (0.00ns)   --->   "%tmp_33_5_11_cast = sext i30 %tmp_33_5_11 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1146 'sext' 'tmp_33_5_11_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1147 [1/1] (0.00ns)   --->   "%OP1_V_5_12 = sext i8 %tmp_104 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1147 'sext' 'OP1_V_5_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1148 [1/1] (4.17ns)   --->   "%r_V_2_5_12 = mul i16 %OP2_V_1_5, %OP1_V_5_12" [ADSD/Classifier.cpp:93]   --->   Operation 1148 'mul' 'r_V_2_5_12' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1149 [1/1] (0.00ns)   --->   "%tmp_33_5_12 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_5_12, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1149 'bitconcatenate' 'tmp_33_5_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1150 [1/1] (0.00ns)   --->   "%tmp_33_5_12_cast = sext i30 %tmp_33_5_12 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1150 'sext' 'tmp_33_5_12_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1151 [1/1] (0.00ns)   --->   "%OP1_V_5_13 = sext i8 %tmp_106 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1151 'sext' 'OP1_V_5_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1152 [1/1] (4.17ns)   --->   "%r_V_2_5_13 = mul i16 %OP2_V_1_5, %OP1_V_5_13" [ADSD/Classifier.cpp:93]   --->   Operation 1152 'mul' 'r_V_2_5_13' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1153 [1/1] (0.00ns)   --->   "%tmp_33_5_13 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_5_13, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1153 'bitconcatenate' 'tmp_33_5_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1154 [1/1] (0.00ns)   --->   "%tmp_33_5_13_cast = sext i30 %tmp_33_5_13 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1154 'sext' 'tmp_33_5_13_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1155 [1/1] (0.00ns)   --->   "%OP1_V_5_14 = sext i8 %tmp_107 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1155 'sext' 'OP1_V_5_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1156 [1/1] (4.17ns)   --->   "%r_V_2_5_14 = mul i16 %OP2_V_1_5, %OP1_V_5_14" [ADSD/Classifier.cpp:93]   --->   Operation 1156 'mul' 'r_V_2_5_14' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1157 [1/1] (0.00ns)   --->   "%tmp_33_5_14 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_5_14, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1157 'bitconcatenate' 'tmp_33_5_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1158 [1/1] (0.00ns)   --->   "%tmp_33_5_14_cast = sext i30 %tmp_33_5_14 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1158 'sext' 'tmp_33_5_14_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1159 [1/1] (0.00ns)   --->   "%OP1_V_6 = sext i8 %tmp_108 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1159 'sext' 'OP1_V_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1160 [1/1] (0.00ns)   --->   "%OP2_V_1_6 = sext i8 %x_local_6_V_load to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1160 'sext' 'OP2_V_1_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1161 [1/1] (4.17ns)   --->   "%r_V_2_6 = mul i16 %OP2_V_1_6, %OP1_V_6" [ADSD/Classifier.cpp:93]   --->   Operation 1161 'mul' 'r_V_2_6' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1162 [1/1] (0.00ns)   --->   "%tmp_33_6 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_6, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1162 'bitconcatenate' 'tmp_33_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1163 [1/1] (0.00ns)   --->   "%tmp_33_6_cast = sext i30 %tmp_33_6 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1163 'sext' 'tmp_33_6_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1164 [1/1] (0.00ns)   --->   "%OP1_V_6_1 = sext i8 %tmp_109 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1164 'sext' 'OP1_V_6_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1165 [1/1] (4.17ns)   --->   "%r_V_2_6_1 = mul i16 %OP2_V_1_6, %OP1_V_6_1" [ADSD/Classifier.cpp:93]   --->   Operation 1165 'mul' 'r_V_2_6_1' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1166 [1/1] (0.00ns)   --->   "%tmp_33_6_1 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_6_1, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1166 'bitconcatenate' 'tmp_33_6_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1167 [1/1] (0.00ns)   --->   "%tmp_33_6_1_cast = sext i30 %tmp_33_6_1 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1167 'sext' 'tmp_33_6_1_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1168 [1/1] (0.00ns)   --->   "%OP1_V_6_2 = sext i8 %tmp_110 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1168 'sext' 'OP1_V_6_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1169 [1/1] (4.17ns)   --->   "%r_V_2_6_2 = mul i16 %OP2_V_1_6, %OP1_V_6_2" [ADSD/Classifier.cpp:93]   --->   Operation 1169 'mul' 'r_V_2_6_2' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1170 [1/1] (0.00ns)   --->   "%tmp_33_6_2 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_6_2, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1170 'bitconcatenate' 'tmp_33_6_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1171 [1/1] (0.00ns)   --->   "%tmp_33_6_2_cast = sext i30 %tmp_33_6_2 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1171 'sext' 'tmp_33_6_2_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1172 [1/1] (0.00ns)   --->   "%OP1_V_6_3 = sext i8 %tmp_111 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1172 'sext' 'OP1_V_6_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1173 [1/1] (4.17ns)   --->   "%r_V_2_6_3 = mul i16 %OP2_V_1_6, %OP1_V_6_3" [ADSD/Classifier.cpp:93]   --->   Operation 1173 'mul' 'r_V_2_6_3' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1174 [1/1] (0.00ns)   --->   "%tmp_33_6_3 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_6_3, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1174 'bitconcatenate' 'tmp_33_6_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1175 [1/1] (0.00ns)   --->   "%tmp_33_6_3_cast = sext i30 %tmp_33_6_3 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1175 'sext' 'tmp_33_6_3_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1176 [1/1] (0.00ns)   --->   "%OP1_V_6_4 = sext i8 %tmp_112 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1176 'sext' 'OP1_V_6_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1177 [1/1] (4.17ns)   --->   "%r_V_2_6_4 = mul i16 %OP2_V_1_6, %OP1_V_6_4" [ADSD/Classifier.cpp:93]   --->   Operation 1177 'mul' 'r_V_2_6_4' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1178 [1/1] (0.00ns)   --->   "%tmp_33_6_4 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_6_4, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1178 'bitconcatenate' 'tmp_33_6_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1179 [1/1] (0.00ns)   --->   "%tmp_33_6_4_cast = sext i30 %tmp_33_6_4 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1179 'sext' 'tmp_33_6_4_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1180 [1/1] (0.00ns)   --->   "%OP1_V_6_5 = sext i8 %tmp_113 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1180 'sext' 'OP1_V_6_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1181 [1/1] (4.17ns)   --->   "%r_V_2_6_5 = mul i16 %OP2_V_1_6, %OP1_V_6_5" [ADSD/Classifier.cpp:93]   --->   Operation 1181 'mul' 'r_V_2_6_5' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1182 [1/1] (0.00ns)   --->   "%tmp_33_6_5 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_6_5, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1182 'bitconcatenate' 'tmp_33_6_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1183 [1/1] (0.00ns)   --->   "%tmp_33_6_5_cast = sext i30 %tmp_33_6_5 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1183 'sext' 'tmp_33_6_5_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1184 [1/1] (0.00ns)   --->   "%OP1_V_6_6 = sext i8 %tmp_114 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1184 'sext' 'OP1_V_6_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1185 [1/1] (4.17ns)   --->   "%r_V_2_6_6 = mul i16 %OP2_V_1_6, %OP1_V_6_6" [ADSD/Classifier.cpp:93]   --->   Operation 1185 'mul' 'r_V_2_6_6' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1186 [1/1] (0.00ns)   --->   "%tmp_33_6_6 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_6_6, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1186 'bitconcatenate' 'tmp_33_6_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1187 [1/1] (0.00ns)   --->   "%tmp_33_6_6_cast = sext i30 %tmp_33_6_6 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1187 'sext' 'tmp_33_6_6_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1188 [1/1] (0.00ns)   --->   "%OP1_V_6_7 = sext i8 %tmp_115 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1188 'sext' 'OP1_V_6_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1189 [1/1] (4.17ns)   --->   "%r_V_2_6_7 = mul i16 %OP2_V_1_6, %OP1_V_6_7" [ADSD/Classifier.cpp:93]   --->   Operation 1189 'mul' 'r_V_2_6_7' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1190 [1/1] (0.00ns)   --->   "%tmp_33_6_7 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_6_7, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1190 'bitconcatenate' 'tmp_33_6_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1191 [1/1] (0.00ns)   --->   "%tmp_33_6_7_cast = sext i30 %tmp_33_6_7 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1191 'sext' 'tmp_33_6_7_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1192 [1/1] (0.00ns)   --->   "%OP1_V_6_8 = sext i8 %tmp_116 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1192 'sext' 'OP1_V_6_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1193 [1/1] (4.17ns)   --->   "%r_V_2_6_8 = mul i16 %OP2_V_1_6, %OP1_V_6_8" [ADSD/Classifier.cpp:93]   --->   Operation 1193 'mul' 'r_V_2_6_8' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1194 [1/1] (0.00ns)   --->   "%tmp_33_6_8 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_6_8, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1194 'bitconcatenate' 'tmp_33_6_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1195 [1/1] (0.00ns)   --->   "%tmp_33_6_8_cast = sext i30 %tmp_33_6_8 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1195 'sext' 'tmp_33_6_8_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1196 [1/1] (0.00ns)   --->   "%OP1_V_6_9 = sext i8 %tmp_117 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1196 'sext' 'OP1_V_6_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1197 [1/1] (4.17ns)   --->   "%r_V_2_6_9 = mul i16 %OP2_V_1_6, %OP1_V_6_9" [ADSD/Classifier.cpp:93]   --->   Operation 1197 'mul' 'r_V_2_6_9' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1198 [1/1] (0.00ns)   --->   "%tmp_33_6_9 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_6_9, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1198 'bitconcatenate' 'tmp_33_6_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1199 [1/1] (0.00ns)   --->   "%tmp_33_6_9_cast = sext i30 %tmp_33_6_9 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1199 'sext' 'tmp_33_6_9_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1200 [1/1] (0.00ns)   --->   "%OP1_V_6_s = sext i8 %tmp_118 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1200 'sext' 'OP1_V_6_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1201 [1/1] (4.17ns)   --->   "%r_V_2_6_s = mul i16 %OP2_V_1_6, %OP1_V_6_s" [ADSD/Classifier.cpp:93]   --->   Operation 1201 'mul' 'r_V_2_6_s' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1202 [1/1] (0.00ns)   --->   "%tmp_33_6_s = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_6_s, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1202 'bitconcatenate' 'tmp_33_6_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1203 [1/1] (0.00ns)   --->   "%tmp_33_6_cast_45 = sext i30 %tmp_33_6_s to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1203 'sext' 'tmp_33_6_cast_45' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1204 [1/1] (0.00ns)   --->   "%OP1_V_6_10 = sext i8 %tmp_119 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1204 'sext' 'OP1_V_6_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1205 [1/1] (4.17ns)   --->   "%r_V_2_6_10 = mul i16 %OP2_V_1_6, %OP1_V_6_10" [ADSD/Classifier.cpp:93]   --->   Operation 1205 'mul' 'r_V_2_6_10' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1206 [1/1] (0.00ns)   --->   "%tmp_33_6_10 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_6_10, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1206 'bitconcatenate' 'tmp_33_6_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1207 [1/1] (0.00ns)   --->   "%tmp_33_6_10_cast = sext i30 %tmp_33_6_10 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1207 'sext' 'tmp_33_6_10_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1208 [1/1] (0.00ns)   --->   "%OP1_V_6_11 = sext i8 %tmp_120 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1208 'sext' 'OP1_V_6_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1209 [1/1] (4.17ns)   --->   "%r_V_2_6_11 = mul i16 %OP2_V_1_6, %OP1_V_6_11" [ADSD/Classifier.cpp:93]   --->   Operation 1209 'mul' 'r_V_2_6_11' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1210 [1/1] (0.00ns)   --->   "%tmp_33_6_11 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_6_11, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1210 'bitconcatenate' 'tmp_33_6_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1211 [1/1] (0.00ns)   --->   "%tmp_33_6_11_cast = sext i30 %tmp_33_6_11 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1211 'sext' 'tmp_33_6_11_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1212 [1/1] (0.00ns)   --->   "%OP1_V_6_12 = sext i8 %tmp_121 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1212 'sext' 'OP1_V_6_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1213 [1/1] (4.17ns)   --->   "%r_V_2_6_12 = mul i16 %OP2_V_1_6, %OP1_V_6_12" [ADSD/Classifier.cpp:93]   --->   Operation 1213 'mul' 'r_V_2_6_12' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1214 [1/1] (0.00ns)   --->   "%tmp_33_6_12 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_6_12, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1214 'bitconcatenate' 'tmp_33_6_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1215 [1/1] (0.00ns)   --->   "%tmp_33_6_12_cast = sext i30 %tmp_33_6_12 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1215 'sext' 'tmp_33_6_12_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1216 [1/1] (0.00ns)   --->   "%OP1_V_6_13 = sext i8 %tmp_122 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1216 'sext' 'OP1_V_6_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1217 [1/1] (4.17ns)   --->   "%r_V_2_6_13 = mul i16 %OP2_V_1_6, %OP1_V_6_13" [ADSD/Classifier.cpp:93]   --->   Operation 1217 'mul' 'r_V_2_6_13' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1218 [1/1] (0.00ns)   --->   "%tmp_33_6_13 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_6_13, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1218 'bitconcatenate' 'tmp_33_6_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1219 [1/1] (0.00ns)   --->   "%tmp_33_6_13_cast = sext i30 %tmp_33_6_13 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1219 'sext' 'tmp_33_6_13_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1220 [1/1] (0.00ns)   --->   "%OP1_V_6_14 = sext i8 %tmp_123 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1220 'sext' 'OP1_V_6_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1221 [1/1] (4.17ns)   --->   "%r_V_2_6_14 = mul i16 %OP2_V_1_6, %OP1_V_6_14" [ADSD/Classifier.cpp:93]   --->   Operation 1221 'mul' 'r_V_2_6_14' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1222 [1/1] (0.00ns)   --->   "%tmp_33_6_14 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_6_14, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1222 'bitconcatenate' 'tmp_33_6_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1223 [1/1] (0.00ns)   --->   "%tmp_33_6_14_cast = sext i30 %tmp_33_6_14 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1223 'sext' 'tmp_33_6_14_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1224 [1/1] (0.00ns)   --->   "%OP1_V_7 = sext i8 %tmp_124 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1224 'sext' 'OP1_V_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1225 [1/1] (0.00ns)   --->   "%OP2_V_1_7 = sext i8 %x_local_7_V_load to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1225 'sext' 'OP2_V_1_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1226 [1/1] (4.17ns)   --->   "%r_V_2_7 = mul i16 %OP2_V_1_7, %OP1_V_7" [ADSD/Classifier.cpp:93]   --->   Operation 1226 'mul' 'r_V_2_7' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1227 [1/1] (0.00ns)   --->   "%tmp_33_7 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_7, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1227 'bitconcatenate' 'tmp_33_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1228 [1/1] (0.00ns)   --->   "%tmp_33_7_cast = sext i30 %tmp_33_7 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1228 'sext' 'tmp_33_7_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1229 [1/1] (0.00ns)   --->   "%OP1_V_7_1 = sext i8 %tmp_125 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1229 'sext' 'OP1_V_7_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1230 [1/1] (4.17ns)   --->   "%r_V_2_7_1 = mul i16 %OP2_V_1_7, %OP1_V_7_1" [ADSD/Classifier.cpp:93]   --->   Operation 1230 'mul' 'r_V_2_7_1' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1231 [1/1] (0.00ns)   --->   "%tmp_33_7_1 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_7_1, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1231 'bitconcatenate' 'tmp_33_7_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1232 [1/1] (0.00ns)   --->   "%tmp_33_7_1_cast = sext i30 %tmp_33_7_1 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1232 'sext' 'tmp_33_7_1_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1233 [1/1] (0.00ns)   --->   "%OP1_V_7_2 = sext i8 %tmp_126 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1233 'sext' 'OP1_V_7_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1234 [1/1] (4.17ns)   --->   "%r_V_2_7_2 = mul i16 %OP2_V_1_7, %OP1_V_7_2" [ADSD/Classifier.cpp:93]   --->   Operation 1234 'mul' 'r_V_2_7_2' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1235 [1/1] (0.00ns)   --->   "%tmp_33_7_2 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_7_2, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1235 'bitconcatenate' 'tmp_33_7_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1236 [1/1] (0.00ns)   --->   "%tmp_33_7_2_cast = sext i30 %tmp_33_7_2 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1236 'sext' 'tmp_33_7_2_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1237 [1/1] (0.00ns)   --->   "%OP1_V_7_3 = sext i8 %tmp_127 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1237 'sext' 'OP1_V_7_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1238 [1/1] (4.17ns)   --->   "%r_V_2_7_3 = mul i16 %OP2_V_1_7, %OP1_V_7_3" [ADSD/Classifier.cpp:93]   --->   Operation 1238 'mul' 'r_V_2_7_3' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1239 [1/1] (0.00ns)   --->   "%tmp_33_7_3 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_7_3, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1239 'bitconcatenate' 'tmp_33_7_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1240 [1/1] (0.00ns)   --->   "%tmp_33_7_3_cast = sext i30 %tmp_33_7_3 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1240 'sext' 'tmp_33_7_3_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1241 [1/1] (0.00ns)   --->   "%OP1_V_7_4 = sext i8 %tmp_128 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1241 'sext' 'OP1_V_7_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1242 [1/1] (4.17ns)   --->   "%r_V_2_7_4 = mul i16 %OP2_V_1_7, %OP1_V_7_4" [ADSD/Classifier.cpp:93]   --->   Operation 1242 'mul' 'r_V_2_7_4' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1243 [1/1] (0.00ns)   --->   "%tmp_33_7_4 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_7_4, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1243 'bitconcatenate' 'tmp_33_7_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1244 [1/1] (0.00ns)   --->   "%tmp_33_7_4_cast = sext i30 %tmp_33_7_4 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1244 'sext' 'tmp_33_7_4_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1245 [1/1] (0.00ns)   --->   "%OP1_V_7_5 = sext i8 %tmp_129 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1245 'sext' 'OP1_V_7_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1246 [1/1] (4.17ns)   --->   "%r_V_2_7_5 = mul i16 %OP2_V_1_7, %OP1_V_7_5" [ADSD/Classifier.cpp:93]   --->   Operation 1246 'mul' 'r_V_2_7_5' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1247 [1/1] (0.00ns)   --->   "%tmp_33_7_5 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_7_5, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1247 'bitconcatenate' 'tmp_33_7_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1248 [1/1] (0.00ns)   --->   "%tmp_33_7_5_cast = sext i30 %tmp_33_7_5 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1248 'sext' 'tmp_33_7_5_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1249 [1/1] (0.00ns)   --->   "%OP1_V_7_6 = sext i8 %tmp_130 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1249 'sext' 'OP1_V_7_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1250 [1/1] (4.17ns)   --->   "%r_V_2_7_6 = mul i16 %OP2_V_1_7, %OP1_V_7_6" [ADSD/Classifier.cpp:93]   --->   Operation 1250 'mul' 'r_V_2_7_6' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1251 [1/1] (0.00ns)   --->   "%tmp_33_7_6 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_7_6, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1251 'bitconcatenate' 'tmp_33_7_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1252 [1/1] (0.00ns)   --->   "%tmp_33_7_6_cast = sext i30 %tmp_33_7_6 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1252 'sext' 'tmp_33_7_6_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1253 [1/1] (0.00ns)   --->   "%OP1_V_7_7 = sext i8 %tmp_131 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1253 'sext' 'OP1_V_7_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1254 [1/1] (4.17ns)   --->   "%r_V_2_7_7 = mul i16 %OP2_V_1_7, %OP1_V_7_7" [ADSD/Classifier.cpp:93]   --->   Operation 1254 'mul' 'r_V_2_7_7' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1255 [1/1] (0.00ns)   --->   "%tmp_33_7_7 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_7_7, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1255 'bitconcatenate' 'tmp_33_7_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1256 [1/1] (0.00ns)   --->   "%tmp_33_7_7_cast = sext i30 %tmp_33_7_7 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1256 'sext' 'tmp_33_7_7_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1257 [1/1] (0.00ns)   --->   "%OP1_V_7_8 = sext i8 %tmp_132 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1257 'sext' 'OP1_V_7_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1258 [1/1] (4.17ns)   --->   "%r_V_2_7_8 = mul i16 %OP2_V_1_7, %OP1_V_7_8" [ADSD/Classifier.cpp:93]   --->   Operation 1258 'mul' 'r_V_2_7_8' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1259 [1/1] (0.00ns)   --->   "%tmp_33_7_8 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_7_8, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1259 'bitconcatenate' 'tmp_33_7_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1260 [1/1] (0.00ns)   --->   "%tmp_33_7_8_cast = sext i30 %tmp_33_7_8 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1260 'sext' 'tmp_33_7_8_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1261 [1/1] (0.00ns)   --->   "%OP1_V_7_9 = sext i8 %tmp_133 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1261 'sext' 'OP1_V_7_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1262 [1/1] (4.17ns)   --->   "%r_V_2_7_9 = mul i16 %OP2_V_1_7, %OP1_V_7_9" [ADSD/Classifier.cpp:93]   --->   Operation 1262 'mul' 'r_V_2_7_9' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1263 [1/1] (0.00ns)   --->   "%tmp_33_7_9 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_7_9, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1263 'bitconcatenate' 'tmp_33_7_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1264 [1/1] (0.00ns)   --->   "%tmp_33_7_9_cast = sext i30 %tmp_33_7_9 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1264 'sext' 'tmp_33_7_9_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1265 [1/1] (0.00ns)   --->   "%OP1_V_7_s = sext i8 %tmp_134 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1265 'sext' 'OP1_V_7_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1266 [1/1] (4.17ns)   --->   "%r_V_2_7_s = mul i16 %OP2_V_1_7, %OP1_V_7_s" [ADSD/Classifier.cpp:93]   --->   Operation 1266 'mul' 'r_V_2_7_s' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1267 [1/1] (0.00ns)   --->   "%tmp_33_7_s = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_7_s, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1267 'bitconcatenate' 'tmp_33_7_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1268 [1/1] (0.00ns)   --->   "%tmp_33_7_cast_46 = sext i30 %tmp_33_7_s to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1268 'sext' 'tmp_33_7_cast_46' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1269 [1/1] (0.00ns)   --->   "%OP1_V_7_10 = sext i8 %tmp_135 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1269 'sext' 'OP1_V_7_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1270 [1/1] (4.17ns)   --->   "%r_V_2_7_10 = mul i16 %OP2_V_1_7, %OP1_V_7_10" [ADSD/Classifier.cpp:93]   --->   Operation 1270 'mul' 'r_V_2_7_10' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1271 [1/1] (0.00ns)   --->   "%tmp_33_7_10 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_7_10, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1271 'bitconcatenate' 'tmp_33_7_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1272 [1/1] (0.00ns)   --->   "%tmp_33_7_10_cast = sext i30 %tmp_33_7_10 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1272 'sext' 'tmp_33_7_10_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1273 [1/1] (0.00ns)   --->   "%OP1_V_7_11 = sext i8 %tmp_136 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1273 'sext' 'OP1_V_7_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1274 [1/1] (4.17ns)   --->   "%r_V_2_7_11 = mul i16 %OP2_V_1_7, %OP1_V_7_11" [ADSD/Classifier.cpp:93]   --->   Operation 1274 'mul' 'r_V_2_7_11' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1275 [1/1] (0.00ns)   --->   "%tmp_33_7_11 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_7_11, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1275 'bitconcatenate' 'tmp_33_7_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1276 [1/1] (0.00ns)   --->   "%tmp_33_7_11_cast = sext i30 %tmp_33_7_11 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1276 'sext' 'tmp_33_7_11_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1277 [1/1] (0.00ns)   --->   "%OP1_V_7_12 = sext i8 %tmp_137 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1277 'sext' 'OP1_V_7_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1278 [1/1] (4.17ns)   --->   "%r_V_2_7_12 = mul i16 %OP2_V_1_7, %OP1_V_7_12" [ADSD/Classifier.cpp:93]   --->   Operation 1278 'mul' 'r_V_2_7_12' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1279 [1/1] (0.00ns)   --->   "%tmp_33_7_12 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_7_12, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1279 'bitconcatenate' 'tmp_33_7_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1280 [1/1] (0.00ns)   --->   "%tmp_33_7_12_cast = sext i30 %tmp_33_7_12 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1280 'sext' 'tmp_33_7_12_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1281 [1/1] (0.00ns)   --->   "%OP1_V_7_13 = sext i8 %tmp_138 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1281 'sext' 'OP1_V_7_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1282 [1/1] (4.17ns)   --->   "%r_V_2_7_13 = mul i16 %OP2_V_1_7, %OP1_V_7_13" [ADSD/Classifier.cpp:93]   --->   Operation 1282 'mul' 'r_V_2_7_13' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1283 [1/1] (0.00ns)   --->   "%tmp_33_7_13 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_7_13, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1283 'bitconcatenate' 'tmp_33_7_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1284 [1/1] (0.00ns)   --->   "%tmp_33_7_13_cast = sext i30 %tmp_33_7_13 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1284 'sext' 'tmp_33_7_13_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1285 [1/1] (0.00ns)   --->   "%OP1_V_7_14 = sext i8 %tmp_139 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1285 'sext' 'OP1_V_7_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1286 [1/1] (4.17ns)   --->   "%r_V_2_7_14 = mul i16 %OP2_V_1_7, %OP1_V_7_14" [ADSD/Classifier.cpp:93]   --->   Operation 1286 'mul' 'r_V_2_7_14' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1287 [1/1] (0.00ns)   --->   "%tmp_33_7_14 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_7_14, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1287 'bitconcatenate' 'tmp_33_7_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1288 [1/1] (0.00ns)   --->   "%tmp_33_7_14_cast = sext i30 %tmp_33_7_14 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1288 'sext' 'tmp_33_7_14_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1289 [1/1] (0.00ns)   --->   "%tmp_33_8 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_8, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1289 'bitconcatenate' 'tmp_33_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1290 [1/1] (0.00ns)   --->   "%tmp_33_8_cast = sext i30 %tmp_33_8 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1290 'sext' 'tmp_33_8_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1291 [1/1] (0.00ns)   --->   "%tmp_33_8_1 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_8_1, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1291 'bitconcatenate' 'tmp_33_8_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1292 [1/1] (0.00ns)   --->   "%tmp_33_8_1_cast = sext i30 %tmp_33_8_1 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1292 'sext' 'tmp_33_8_1_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1293 [1/1] (0.00ns)   --->   "%tmp_33_8_2 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_8_2, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1293 'bitconcatenate' 'tmp_33_8_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1294 [1/1] (0.00ns)   --->   "%tmp_33_8_2_cast = sext i30 %tmp_33_8_2 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1294 'sext' 'tmp_33_8_2_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1295 [1/1] (0.00ns)   --->   "%tmp_33_8_3 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_8_3, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1295 'bitconcatenate' 'tmp_33_8_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1296 [1/1] (0.00ns)   --->   "%tmp_33_8_3_cast = sext i30 %tmp_33_8_3 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1296 'sext' 'tmp_33_8_3_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1297 [1/1] (0.00ns)   --->   "%tmp_33_8_4 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_8_4, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1297 'bitconcatenate' 'tmp_33_8_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1298 [1/1] (0.00ns)   --->   "%tmp_33_8_4_cast = sext i30 %tmp_33_8_4 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1298 'sext' 'tmp_33_8_4_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1299 [1/1] (0.00ns)   --->   "%tmp_33_8_5 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_8_5, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1299 'bitconcatenate' 'tmp_33_8_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1300 [1/1] (0.00ns)   --->   "%tmp_33_8_5_cast = sext i30 %tmp_33_8_5 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1300 'sext' 'tmp_33_8_5_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1301 [1/1] (0.00ns)   --->   "%tmp_33_8_6 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_8_6, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1301 'bitconcatenate' 'tmp_33_8_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1302 [1/1] (0.00ns)   --->   "%tmp_33_8_6_cast = sext i30 %tmp_33_8_6 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1302 'sext' 'tmp_33_8_6_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1303 [1/1] (0.00ns)   --->   "%tmp_33_8_7 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_8_7, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1303 'bitconcatenate' 'tmp_33_8_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1304 [1/1] (0.00ns)   --->   "%tmp_33_8_7_cast = sext i30 %tmp_33_8_7 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1304 'sext' 'tmp_33_8_7_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1305 [1/1] (0.00ns)   --->   "%tmp_33_8_8 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_8_8, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1305 'bitconcatenate' 'tmp_33_8_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1306 [1/1] (0.00ns)   --->   "%tmp_33_8_8_cast = sext i30 %tmp_33_8_8 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1306 'sext' 'tmp_33_8_8_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1307 [1/1] (0.00ns)   --->   "%tmp_33_8_9 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_8_9, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1307 'bitconcatenate' 'tmp_33_8_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1308 [1/1] (0.00ns)   --->   "%tmp_33_8_9_cast = sext i30 %tmp_33_8_9 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1308 'sext' 'tmp_33_8_9_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1309 [1/1] (0.00ns)   --->   "%tmp_33_8_s = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_8_s, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1309 'bitconcatenate' 'tmp_33_8_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1310 [1/1] (0.00ns)   --->   "%tmp_33_8_cast_47 = sext i30 %tmp_33_8_s to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1310 'sext' 'tmp_33_8_cast_47' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1311 [1/1] (0.00ns)   --->   "%tmp_33_8_10 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_8_10, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1311 'bitconcatenate' 'tmp_33_8_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1312 [1/1] (0.00ns)   --->   "%tmp_33_8_10_cast = sext i30 %tmp_33_8_10 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1312 'sext' 'tmp_33_8_10_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1313 [1/1] (0.00ns)   --->   "%tmp_33_8_11 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_8_11, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1313 'bitconcatenate' 'tmp_33_8_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1314 [1/1] (0.00ns)   --->   "%tmp_33_8_11_cast = sext i30 %tmp_33_8_11 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1314 'sext' 'tmp_33_8_11_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1315 [1/1] (0.00ns)   --->   "%tmp_33_8_12 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_8_12, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1315 'bitconcatenate' 'tmp_33_8_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1316 [1/1] (0.00ns)   --->   "%tmp_33_8_12_cast = sext i30 %tmp_33_8_12 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1316 'sext' 'tmp_33_8_12_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1317 [1/1] (0.00ns)   --->   "%tmp_33_8_13 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_8_13, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1317 'bitconcatenate' 'tmp_33_8_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1318 [1/1] (0.00ns)   --->   "%tmp_33_8_13_cast = sext i30 %tmp_33_8_13 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1318 'sext' 'tmp_33_8_13_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1319 [1/1] (0.00ns)   --->   "%tmp_33_8_14 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_8_14, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1319 'bitconcatenate' 'tmp_33_8_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1320 [1/1] (0.00ns)   --->   "%tmp_33_8_14_cast = sext i30 %tmp_33_8_14 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1320 'sext' 'tmp_33_8_14_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1321 [1/1] (0.00ns)   --->   "%tmp_33_9 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_9, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1321 'bitconcatenate' 'tmp_33_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1322 [1/1] (0.00ns)   --->   "%tmp_33_9_cast = sext i30 %tmp_33_9 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1322 'sext' 'tmp_33_9_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1323 [1/1] (0.00ns)   --->   "%tmp_33_9_1 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_9_1, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1323 'bitconcatenate' 'tmp_33_9_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1324 [1/1] (0.00ns)   --->   "%tmp_33_9_1_cast = sext i30 %tmp_33_9_1 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1324 'sext' 'tmp_33_9_1_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1325 [1/1] (0.00ns)   --->   "%tmp_33_9_2 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_9_2, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1325 'bitconcatenate' 'tmp_33_9_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1326 [1/1] (0.00ns)   --->   "%tmp_33_9_2_cast = sext i30 %tmp_33_9_2 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1326 'sext' 'tmp_33_9_2_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1327 [1/1] (0.00ns)   --->   "%tmp_33_9_3 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_9_3, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1327 'bitconcatenate' 'tmp_33_9_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1328 [1/1] (0.00ns)   --->   "%tmp_33_9_3_cast = sext i30 %tmp_33_9_3 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1328 'sext' 'tmp_33_9_3_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1329 [1/1] (0.00ns)   --->   "%tmp_33_9_4 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_9_4, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1329 'bitconcatenate' 'tmp_33_9_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1330 [1/1] (0.00ns)   --->   "%tmp_33_9_4_cast = sext i30 %tmp_33_9_4 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1330 'sext' 'tmp_33_9_4_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1331 [1/1] (0.00ns)   --->   "%tmp_33_9_5 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_9_5, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1331 'bitconcatenate' 'tmp_33_9_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1332 [1/1] (0.00ns)   --->   "%tmp_33_9_5_cast = sext i30 %tmp_33_9_5 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1332 'sext' 'tmp_33_9_5_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1333 [1/1] (0.00ns)   --->   "%tmp_33_9_6 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_9_6, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1333 'bitconcatenate' 'tmp_33_9_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1334 [1/1] (0.00ns)   --->   "%tmp_33_9_6_cast = sext i30 %tmp_33_9_6 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1334 'sext' 'tmp_33_9_6_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1335 [1/1] (0.00ns)   --->   "%tmp_33_9_7 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_9_7, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1335 'bitconcatenate' 'tmp_33_9_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1336 [1/1] (0.00ns)   --->   "%tmp_33_9_7_cast = sext i30 %tmp_33_9_7 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1336 'sext' 'tmp_33_9_7_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1337 [1/1] (0.00ns)   --->   "%tmp_33_9_8 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_9_8, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1337 'bitconcatenate' 'tmp_33_9_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1338 [1/1] (0.00ns)   --->   "%tmp_33_9_8_cast = sext i30 %tmp_33_9_8 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1338 'sext' 'tmp_33_9_8_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1339 [1/1] (0.00ns)   --->   "%tmp_33_9_9 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_9_9, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1339 'bitconcatenate' 'tmp_33_9_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1340 [1/1] (0.00ns)   --->   "%tmp_33_9_9_cast = sext i30 %tmp_33_9_9 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1340 'sext' 'tmp_33_9_9_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1341 [1/1] (0.00ns)   --->   "%tmp_33_9_s = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_9_s, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1341 'bitconcatenate' 'tmp_33_9_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1342 [1/1] (0.00ns)   --->   "%tmp_33_9_cast_48 = sext i30 %tmp_33_9_s to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1342 'sext' 'tmp_33_9_cast_48' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1343 [1/1] (0.00ns)   --->   "%tmp_33_9_10 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_9_10, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1343 'bitconcatenate' 'tmp_33_9_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1344 [1/1] (0.00ns)   --->   "%tmp_33_9_10_cast = sext i30 %tmp_33_9_10 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1344 'sext' 'tmp_33_9_10_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1345 [1/1] (0.00ns)   --->   "%tmp_33_9_11 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_9_11, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1345 'bitconcatenate' 'tmp_33_9_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1346 [1/1] (0.00ns)   --->   "%tmp_33_9_11_cast = sext i30 %tmp_33_9_11 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1346 'sext' 'tmp_33_9_11_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1347 [1/1] (0.00ns)   --->   "%tmp_33_9_12 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_9_12, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1347 'bitconcatenate' 'tmp_33_9_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1348 [1/1] (0.00ns)   --->   "%tmp_33_9_12_cast = sext i30 %tmp_33_9_12 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1348 'sext' 'tmp_33_9_12_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1349 [1/1] (0.00ns)   --->   "%tmp_33_9_13 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_9_13, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1349 'bitconcatenate' 'tmp_33_9_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1350 [1/1] (0.00ns)   --->   "%tmp_33_9_13_cast = sext i30 %tmp_33_9_13 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1350 'sext' 'tmp_33_9_13_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1351 [1/1] (0.00ns)   --->   "%tmp_33_9_14 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_9_14, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1351 'bitconcatenate' 'tmp_33_9_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1352 [1/1] (0.00ns)   --->   "%tmp_33_9_14_cast = sext i30 %tmp_33_9_14 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1352 'sext' 'tmp_33_9_14_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1353 [1/1] (0.00ns)   --->   "%tmp_33_s = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_s, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1353 'bitconcatenate' 'tmp_33_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1354 [1/1] (0.00ns)   --->   "%tmp_33_cast = sext i30 %tmp_33_s to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1354 'sext' 'tmp_33_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1355 [1/1] (0.00ns)   --->   "%tmp_33_10_1 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_10_1, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1355 'bitconcatenate' 'tmp_33_10_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1356 [1/1] (0.00ns)   --->   "%tmp_33_10_1_cast = sext i30 %tmp_33_10_1 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1356 'sext' 'tmp_33_10_1_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1357 [1/1] (0.00ns)   --->   "%tmp_33_10_2 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_10_2, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1357 'bitconcatenate' 'tmp_33_10_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1358 [1/1] (0.00ns)   --->   "%tmp_33_10_2_cast = sext i30 %tmp_33_10_2 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1358 'sext' 'tmp_33_10_2_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1359 [1/1] (0.00ns)   --->   "%tmp_33_10_3 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_10_3, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1359 'bitconcatenate' 'tmp_33_10_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1360 [1/1] (0.00ns)   --->   "%tmp_33_10_3_cast = sext i30 %tmp_33_10_3 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1360 'sext' 'tmp_33_10_3_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1361 [1/1] (0.00ns)   --->   "%tmp_33_10_4 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_10_4, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1361 'bitconcatenate' 'tmp_33_10_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1362 [1/1] (0.00ns)   --->   "%tmp_33_10_4_cast = sext i30 %tmp_33_10_4 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1362 'sext' 'tmp_33_10_4_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1363 [1/1] (0.00ns)   --->   "%tmp_33_10_5 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_10_5, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1363 'bitconcatenate' 'tmp_33_10_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1364 [1/1] (0.00ns)   --->   "%tmp_33_10_5_cast = sext i30 %tmp_33_10_5 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1364 'sext' 'tmp_33_10_5_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1365 [1/1] (0.00ns)   --->   "%tmp_33_10_6 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_10_6, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1365 'bitconcatenate' 'tmp_33_10_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1366 [1/1] (0.00ns)   --->   "%tmp_33_10_6_cast = sext i30 %tmp_33_10_6 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1366 'sext' 'tmp_33_10_6_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1367 [1/1] (0.00ns)   --->   "%tmp_33_10_7 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_10_7, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1367 'bitconcatenate' 'tmp_33_10_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1368 [1/1] (0.00ns)   --->   "%tmp_33_10_7_cast = sext i30 %tmp_33_10_7 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1368 'sext' 'tmp_33_10_7_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1369 [1/1] (0.00ns)   --->   "%tmp_33_10_8 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_10_8, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1369 'bitconcatenate' 'tmp_33_10_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1370 [1/1] (0.00ns)   --->   "%tmp_33_10_8_cast = sext i30 %tmp_33_10_8 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1370 'sext' 'tmp_33_10_8_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1371 [1/1] (0.00ns)   --->   "%tmp_33_10_9 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_10_9, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1371 'bitconcatenate' 'tmp_33_10_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1372 [1/1] (0.00ns)   --->   "%tmp_33_10_9_cast = sext i30 %tmp_33_10_9 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1372 'sext' 'tmp_33_10_9_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1373 [1/1] (0.00ns)   --->   "%tmp_33_10_s = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_10_s, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1373 'bitconcatenate' 'tmp_33_10_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1374 [1/1] (0.00ns)   --->   "%tmp_33_10_cast = sext i30 %tmp_33_10_s to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1374 'sext' 'tmp_33_10_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1375 [1/1] (0.00ns)   --->   "%tmp_33_10_10 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_10_10, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1375 'bitconcatenate' 'tmp_33_10_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1376 [1/1] (0.00ns)   --->   "%tmp_33_10_10_cast = sext i30 %tmp_33_10_10 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1376 'sext' 'tmp_33_10_10_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1377 [1/1] (0.00ns)   --->   "%tmp_33_10_11 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_10_11, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1377 'bitconcatenate' 'tmp_33_10_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1378 [1/1] (0.00ns)   --->   "%tmp_33_10_11_cast = sext i30 %tmp_33_10_11 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1378 'sext' 'tmp_33_10_11_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1379 [1/1] (0.00ns)   --->   "%tmp_33_10_12 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_10_12, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1379 'bitconcatenate' 'tmp_33_10_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1380 [1/1] (0.00ns)   --->   "%tmp_33_10_12_cast = sext i30 %tmp_33_10_12 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1380 'sext' 'tmp_33_10_12_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1381 [1/1] (0.00ns)   --->   "%tmp_33_10_13 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_10_13, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1381 'bitconcatenate' 'tmp_33_10_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1382 [1/1] (0.00ns)   --->   "%tmp_33_10_13_cast = sext i30 %tmp_33_10_13 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1382 'sext' 'tmp_33_10_13_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1383 [1/1] (0.00ns)   --->   "%tmp_33_10_14 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_10_14, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1383 'bitconcatenate' 'tmp_33_10_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1384 [1/1] (0.00ns)   --->   "%tmp_33_10_14_cast = sext i30 %tmp_33_10_14 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1384 'sext' 'tmp_33_10_14_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1385 [1/1] (0.00ns)   --->   "%tmp_33_10 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_10, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1385 'bitconcatenate' 'tmp_33_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1386 [1/1] (0.00ns)   --->   "%tmp_33_10_cast_49 = sext i30 %tmp_33_10 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1386 'sext' 'tmp_33_10_cast_49' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1387 [1/1] (0.00ns)   --->   "%tmp_33_11_1 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_11_1, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1387 'bitconcatenate' 'tmp_33_11_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1388 [1/1] (0.00ns)   --->   "%tmp_33_11_1_cast = sext i30 %tmp_33_11_1 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1388 'sext' 'tmp_33_11_1_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1389 [1/1] (0.00ns)   --->   "%tmp_33_11_2 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_11_2, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1389 'bitconcatenate' 'tmp_33_11_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1390 [1/1] (0.00ns)   --->   "%tmp_33_11_2_cast = sext i30 %tmp_33_11_2 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1390 'sext' 'tmp_33_11_2_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1391 [1/1] (0.00ns)   --->   "%tmp_33_11_3 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_11_3, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1391 'bitconcatenate' 'tmp_33_11_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1392 [1/1] (0.00ns)   --->   "%tmp_33_11_3_cast = sext i30 %tmp_33_11_3 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1392 'sext' 'tmp_33_11_3_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1393 [1/1] (0.00ns)   --->   "%tmp_33_11_4 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_11_4, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1393 'bitconcatenate' 'tmp_33_11_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1394 [1/1] (0.00ns)   --->   "%tmp_33_11_4_cast = sext i30 %tmp_33_11_4 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1394 'sext' 'tmp_33_11_4_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1395 [1/1] (0.00ns)   --->   "%tmp_33_11_5 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_11_5, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1395 'bitconcatenate' 'tmp_33_11_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1396 [1/1] (0.00ns)   --->   "%tmp_33_11_5_cast = sext i30 %tmp_33_11_5 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1396 'sext' 'tmp_33_11_5_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1397 [1/1] (0.00ns)   --->   "%tmp_33_11_6 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_11_6, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1397 'bitconcatenate' 'tmp_33_11_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1398 [1/1] (0.00ns)   --->   "%tmp_33_11_6_cast = sext i30 %tmp_33_11_6 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1398 'sext' 'tmp_33_11_6_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1399 [1/1] (0.00ns)   --->   "%tmp_33_11_7 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_11_7, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1399 'bitconcatenate' 'tmp_33_11_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1400 [1/1] (0.00ns)   --->   "%tmp_33_11_7_cast = sext i30 %tmp_33_11_7 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1400 'sext' 'tmp_33_11_7_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1401 [1/1] (0.00ns)   --->   "%tmp_33_11_8 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_11_8, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1401 'bitconcatenate' 'tmp_33_11_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1402 [1/1] (0.00ns)   --->   "%tmp_33_11_8_cast = sext i30 %tmp_33_11_8 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1402 'sext' 'tmp_33_11_8_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1403 [1/1] (0.00ns)   --->   "%tmp_33_11_9 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_11_9, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1403 'bitconcatenate' 'tmp_33_11_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1404 [1/1] (0.00ns)   --->   "%tmp_33_11_9_cast = sext i30 %tmp_33_11_9 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1404 'sext' 'tmp_33_11_9_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1405 [1/1] (0.00ns)   --->   "%tmp_33_11_s = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_11_s, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1405 'bitconcatenate' 'tmp_33_11_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1406 [1/1] (0.00ns)   --->   "%tmp_33_11_cast = sext i30 %tmp_33_11_s to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1406 'sext' 'tmp_33_11_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1407 [1/1] (0.00ns)   --->   "%tmp_33_11_10 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_11_10, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1407 'bitconcatenate' 'tmp_33_11_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1408 [1/1] (0.00ns)   --->   "%tmp_33_11_10_cast = sext i30 %tmp_33_11_10 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1408 'sext' 'tmp_33_11_10_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1409 [1/1] (0.00ns)   --->   "%tmp_33_11_11 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_11_11, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1409 'bitconcatenate' 'tmp_33_11_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1410 [1/1] (0.00ns)   --->   "%tmp_33_11_11_cast = sext i30 %tmp_33_11_11 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1410 'sext' 'tmp_33_11_11_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1411 [1/1] (0.00ns)   --->   "%tmp_33_11_12 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_11_12, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1411 'bitconcatenate' 'tmp_33_11_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1412 [1/1] (0.00ns)   --->   "%tmp_33_11_12_cast = sext i30 %tmp_33_11_12 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1412 'sext' 'tmp_33_11_12_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1413 [1/1] (0.00ns)   --->   "%tmp_33_11_13 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_11_13, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1413 'bitconcatenate' 'tmp_33_11_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1414 [1/1] (0.00ns)   --->   "%tmp_33_11_13_cast = sext i30 %tmp_33_11_13 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1414 'sext' 'tmp_33_11_13_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1415 [1/1] (0.00ns)   --->   "%tmp_33_11_14 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_11_14, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1415 'bitconcatenate' 'tmp_33_11_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1416 [1/1] (0.00ns)   --->   "%tmp_33_11_14_cast = sext i30 %tmp_33_11_14 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1416 'sext' 'tmp_33_11_14_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1417 [1/1] (0.00ns)   --->   "%OP1_V_11 = sext i8 %tmp_204 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1417 'sext' 'OP1_V_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1418 [1/1] (0.00ns)   --->   "%OP2_V_1_11 = sext i8 %x_local_12_V_load to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1418 'sext' 'OP2_V_1_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1419 [1/1] (4.17ns)   --->   "%r_V_2_11 = mul i16 %OP2_V_1_11, %OP1_V_11" [ADSD/Classifier.cpp:93]   --->   Operation 1419 'mul' 'r_V_2_11' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1420 [1/1] (0.00ns)   --->   "%tmp_33_11 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_11, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1420 'bitconcatenate' 'tmp_33_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1421 [1/1] (0.00ns)   --->   "%tmp_33_11_cast_50 = sext i30 %tmp_33_11 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1421 'sext' 'tmp_33_11_cast_50' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1422 [1/1] (0.00ns)   --->   "%OP1_V_12_1 = sext i8 %tmp_205 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1422 'sext' 'OP1_V_12_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1423 [1/1] (4.17ns)   --->   "%r_V_2_12_1 = mul i16 %OP2_V_1_11, %OP1_V_12_1" [ADSD/Classifier.cpp:93]   --->   Operation 1423 'mul' 'r_V_2_12_1' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1424 [1/1] (0.00ns)   --->   "%tmp_33_12_1 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_12_1, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1424 'bitconcatenate' 'tmp_33_12_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1425 [1/1] (0.00ns)   --->   "%tmp_33_12_1_cast = sext i30 %tmp_33_12_1 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1425 'sext' 'tmp_33_12_1_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1426 [1/1] (0.00ns)   --->   "%OP1_V_12_2 = sext i8 %tmp_206 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1426 'sext' 'OP1_V_12_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1427 [1/1] (4.17ns)   --->   "%r_V_2_12_2 = mul i16 %OP2_V_1_11, %OP1_V_12_2" [ADSD/Classifier.cpp:93]   --->   Operation 1427 'mul' 'r_V_2_12_2' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1428 [1/1] (0.00ns)   --->   "%tmp_33_12_2 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_12_2, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1428 'bitconcatenate' 'tmp_33_12_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1429 [1/1] (0.00ns)   --->   "%tmp_33_12_2_cast = sext i30 %tmp_33_12_2 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1429 'sext' 'tmp_33_12_2_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1430 [1/1] (0.00ns)   --->   "%OP1_V_12_3 = sext i8 %tmp_207 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1430 'sext' 'OP1_V_12_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1431 [1/1] (4.17ns)   --->   "%r_V_2_12_3 = mul i16 %OP2_V_1_11, %OP1_V_12_3" [ADSD/Classifier.cpp:93]   --->   Operation 1431 'mul' 'r_V_2_12_3' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1432 [1/1] (0.00ns)   --->   "%tmp_33_12_3 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_12_3, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1432 'bitconcatenate' 'tmp_33_12_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1433 [1/1] (0.00ns)   --->   "%tmp_33_12_3_cast = sext i30 %tmp_33_12_3 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1433 'sext' 'tmp_33_12_3_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1434 [1/1] (0.00ns)   --->   "%OP1_V_12_4 = sext i8 %tmp_208 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1434 'sext' 'OP1_V_12_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1435 [1/1] (4.17ns)   --->   "%r_V_2_12_4 = mul i16 %OP2_V_1_11, %OP1_V_12_4" [ADSD/Classifier.cpp:93]   --->   Operation 1435 'mul' 'r_V_2_12_4' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1436 [1/1] (0.00ns)   --->   "%tmp_33_12_4 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_12_4, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1436 'bitconcatenate' 'tmp_33_12_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1437 [1/1] (0.00ns)   --->   "%tmp_33_12_4_cast = sext i30 %tmp_33_12_4 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1437 'sext' 'tmp_33_12_4_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1438 [1/1] (0.00ns)   --->   "%OP1_V_12_5 = sext i8 %tmp_209 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1438 'sext' 'OP1_V_12_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1439 [1/1] (4.17ns)   --->   "%r_V_2_12_5 = mul i16 %OP2_V_1_11, %OP1_V_12_5" [ADSD/Classifier.cpp:93]   --->   Operation 1439 'mul' 'r_V_2_12_5' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1440 [1/1] (0.00ns)   --->   "%tmp_33_12_5 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_12_5, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1440 'bitconcatenate' 'tmp_33_12_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1441 [1/1] (0.00ns)   --->   "%tmp_33_12_5_cast = sext i30 %tmp_33_12_5 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1441 'sext' 'tmp_33_12_5_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1442 [1/1] (0.00ns)   --->   "%OP1_V_12_6 = sext i8 %tmp_210 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1442 'sext' 'OP1_V_12_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1443 [1/1] (4.17ns)   --->   "%r_V_2_12_6 = mul i16 %OP2_V_1_11, %OP1_V_12_6" [ADSD/Classifier.cpp:93]   --->   Operation 1443 'mul' 'r_V_2_12_6' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1444 [1/1] (0.00ns)   --->   "%tmp_33_12_6 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_12_6, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1444 'bitconcatenate' 'tmp_33_12_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1445 [1/1] (0.00ns)   --->   "%tmp_33_12_6_cast = sext i30 %tmp_33_12_6 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1445 'sext' 'tmp_33_12_6_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1446 [1/1] (0.00ns)   --->   "%OP1_V_12_7 = sext i8 %tmp_211 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1446 'sext' 'OP1_V_12_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1447 [1/1] (4.17ns)   --->   "%r_V_2_12_7 = mul i16 %OP2_V_1_11, %OP1_V_12_7" [ADSD/Classifier.cpp:93]   --->   Operation 1447 'mul' 'r_V_2_12_7' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1448 [1/1] (0.00ns)   --->   "%tmp_33_12_7 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_12_7, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1448 'bitconcatenate' 'tmp_33_12_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1449 [1/1] (0.00ns)   --->   "%tmp_33_12_7_cast = sext i30 %tmp_33_12_7 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1449 'sext' 'tmp_33_12_7_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1450 [1/1] (0.00ns)   --->   "%OP1_V_12_8 = sext i8 %tmp_212 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1450 'sext' 'OP1_V_12_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1451 [1/1] (4.17ns)   --->   "%r_V_2_12_8 = mul i16 %OP2_V_1_11, %OP1_V_12_8" [ADSD/Classifier.cpp:93]   --->   Operation 1451 'mul' 'r_V_2_12_8' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1452 [1/1] (0.00ns)   --->   "%tmp_33_12_8 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_12_8, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1452 'bitconcatenate' 'tmp_33_12_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1453 [1/1] (0.00ns)   --->   "%tmp_33_12_8_cast = sext i30 %tmp_33_12_8 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1453 'sext' 'tmp_33_12_8_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1454 [1/1] (0.00ns)   --->   "%OP1_V_12_9 = sext i8 %tmp_213 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1454 'sext' 'OP1_V_12_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1455 [1/1] (4.17ns)   --->   "%r_V_2_12_9 = mul i16 %OP2_V_1_11, %OP1_V_12_9" [ADSD/Classifier.cpp:93]   --->   Operation 1455 'mul' 'r_V_2_12_9' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1456 [1/1] (0.00ns)   --->   "%tmp_33_12_9 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_12_9, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1456 'bitconcatenate' 'tmp_33_12_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1457 [1/1] (0.00ns)   --->   "%tmp_33_12_9_cast = sext i30 %tmp_33_12_9 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1457 'sext' 'tmp_33_12_9_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1458 [1/1] (0.00ns)   --->   "%OP1_V_12_s = sext i8 %tmp_214 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1458 'sext' 'OP1_V_12_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1459 [1/1] (4.17ns)   --->   "%r_V_2_12_s = mul i16 %OP2_V_1_11, %OP1_V_12_s" [ADSD/Classifier.cpp:93]   --->   Operation 1459 'mul' 'r_V_2_12_s' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1460 [1/1] (0.00ns)   --->   "%tmp_33_12_s = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_12_s, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1460 'bitconcatenate' 'tmp_33_12_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1461 [1/1] (0.00ns)   --->   "%tmp_33_12_cast = sext i30 %tmp_33_12_s to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1461 'sext' 'tmp_33_12_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1462 [1/1] (0.00ns)   --->   "%OP1_V_12_10 = sext i8 %tmp_215 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1462 'sext' 'OP1_V_12_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1463 [1/1] (4.17ns)   --->   "%r_V_2_12_10 = mul i16 %OP2_V_1_11, %OP1_V_12_10" [ADSD/Classifier.cpp:93]   --->   Operation 1463 'mul' 'r_V_2_12_10' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1464 [1/1] (0.00ns)   --->   "%tmp_33_12_10 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_12_10, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1464 'bitconcatenate' 'tmp_33_12_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1465 [1/1] (0.00ns)   --->   "%tmp_33_12_10_cast = sext i30 %tmp_33_12_10 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1465 'sext' 'tmp_33_12_10_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1466 [1/1] (0.00ns)   --->   "%OP1_V_12_11 = sext i8 %tmp_216 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1466 'sext' 'OP1_V_12_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1467 [1/1] (4.17ns)   --->   "%r_V_2_12_11 = mul i16 %OP2_V_1_11, %OP1_V_12_11" [ADSD/Classifier.cpp:93]   --->   Operation 1467 'mul' 'r_V_2_12_11' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1468 [1/1] (0.00ns)   --->   "%tmp_33_12_11 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_12_11, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1468 'bitconcatenate' 'tmp_33_12_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1469 [1/1] (0.00ns)   --->   "%tmp_33_12_11_cast = sext i30 %tmp_33_12_11 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1469 'sext' 'tmp_33_12_11_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1470 [1/1] (0.00ns)   --->   "%OP1_V_12_12 = sext i8 %tmp_217 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1470 'sext' 'OP1_V_12_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1471 [1/1] (4.17ns)   --->   "%r_V_2_12_12 = mul i16 %OP2_V_1_11, %OP1_V_12_12" [ADSD/Classifier.cpp:93]   --->   Operation 1471 'mul' 'r_V_2_12_12' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1472 [1/1] (0.00ns)   --->   "%tmp_33_12_12 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_12_12, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1472 'bitconcatenate' 'tmp_33_12_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1473 [1/1] (0.00ns)   --->   "%tmp_33_12_12_cast = sext i30 %tmp_33_12_12 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1473 'sext' 'tmp_33_12_12_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1474 [1/1] (0.00ns)   --->   "%OP1_V_12_13 = sext i8 %tmp_218 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1474 'sext' 'OP1_V_12_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1475 [1/1] (4.17ns)   --->   "%r_V_2_12_13 = mul i16 %OP2_V_1_11, %OP1_V_12_13" [ADSD/Classifier.cpp:93]   --->   Operation 1475 'mul' 'r_V_2_12_13' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1476 [1/1] (0.00ns)   --->   "%tmp_33_12_13 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_12_13, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1476 'bitconcatenate' 'tmp_33_12_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1477 [1/1] (0.00ns)   --->   "%tmp_33_12_13_cast = sext i30 %tmp_33_12_13 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1477 'sext' 'tmp_33_12_13_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1478 [1/1] (0.00ns)   --->   "%OP1_V_12_14 = sext i8 %tmp_219 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1478 'sext' 'OP1_V_12_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1479 [1/1] (4.17ns)   --->   "%r_V_2_12_14 = mul i16 %OP2_V_1_11, %OP1_V_12_14" [ADSD/Classifier.cpp:93]   --->   Operation 1479 'mul' 'r_V_2_12_14' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1480 [1/1] (0.00ns)   --->   "%tmp_33_12_14 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_12_14, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1480 'bitconcatenate' 'tmp_33_12_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1481 [1/1] (0.00ns)   --->   "%tmp_33_12_14_cast = sext i30 %tmp_33_12_14 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1481 'sext' 'tmp_33_12_14_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1482 [1/1] (0.00ns)   --->   "%OP1_V_12 = sext i8 %tmp_220 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1482 'sext' 'OP1_V_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1483 [1/1] (0.00ns)   --->   "%OP2_V_1_12 = sext i8 %x_local_13_V_load to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1483 'sext' 'OP2_V_1_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1484 [1/1] (4.17ns)   --->   "%r_V_2_12 = mul i16 %OP2_V_1_12, %OP1_V_12" [ADSD/Classifier.cpp:93]   --->   Operation 1484 'mul' 'r_V_2_12' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1485 [1/1] (0.00ns)   --->   "%tmp_33_12 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_12, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1485 'bitconcatenate' 'tmp_33_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1486 [1/1] (0.00ns)   --->   "%tmp_33_12_cast_51 = sext i30 %tmp_33_12 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1486 'sext' 'tmp_33_12_cast_51' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1487 [1/1] (0.00ns)   --->   "%OP1_V_13_1 = sext i8 %tmp_221 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1487 'sext' 'OP1_V_13_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1488 [1/1] (4.17ns)   --->   "%r_V_2_13_1 = mul i16 %OP2_V_1_12, %OP1_V_13_1" [ADSD/Classifier.cpp:93]   --->   Operation 1488 'mul' 'r_V_2_13_1' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1489 [1/1] (0.00ns)   --->   "%tmp_33_13_1 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_13_1, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1489 'bitconcatenate' 'tmp_33_13_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1490 [1/1] (0.00ns)   --->   "%tmp_33_13_1_cast = sext i30 %tmp_33_13_1 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1490 'sext' 'tmp_33_13_1_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1491 [1/1] (0.00ns)   --->   "%OP1_V_13_2 = sext i8 %tmp_222 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1491 'sext' 'OP1_V_13_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1492 [1/1] (4.17ns)   --->   "%r_V_2_13_2 = mul i16 %OP2_V_1_12, %OP1_V_13_2" [ADSD/Classifier.cpp:93]   --->   Operation 1492 'mul' 'r_V_2_13_2' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1493 [1/1] (0.00ns)   --->   "%tmp_33_13_2 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_13_2, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1493 'bitconcatenate' 'tmp_33_13_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1494 [1/1] (0.00ns)   --->   "%tmp_33_13_2_cast = sext i30 %tmp_33_13_2 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1494 'sext' 'tmp_33_13_2_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1495 [1/1] (0.00ns)   --->   "%OP1_V_13_3 = sext i8 %tmp_223 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1495 'sext' 'OP1_V_13_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1496 [1/1] (4.17ns)   --->   "%r_V_2_13_3 = mul i16 %OP2_V_1_12, %OP1_V_13_3" [ADSD/Classifier.cpp:93]   --->   Operation 1496 'mul' 'r_V_2_13_3' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1497 [1/1] (0.00ns)   --->   "%tmp_33_13_3 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_13_3, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1497 'bitconcatenate' 'tmp_33_13_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1498 [1/1] (0.00ns)   --->   "%tmp_33_13_3_cast = sext i30 %tmp_33_13_3 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1498 'sext' 'tmp_33_13_3_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1499 [1/1] (0.00ns)   --->   "%OP1_V_13_4 = sext i8 %tmp_224 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1499 'sext' 'OP1_V_13_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1500 [1/1] (4.17ns)   --->   "%r_V_2_13_4 = mul i16 %OP2_V_1_12, %OP1_V_13_4" [ADSD/Classifier.cpp:93]   --->   Operation 1500 'mul' 'r_V_2_13_4' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1501 [1/1] (0.00ns)   --->   "%tmp_33_13_4 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_13_4, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1501 'bitconcatenate' 'tmp_33_13_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1502 [1/1] (0.00ns)   --->   "%tmp_33_13_4_cast = sext i30 %tmp_33_13_4 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1502 'sext' 'tmp_33_13_4_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1503 [1/1] (0.00ns)   --->   "%OP1_V_13_5 = sext i8 %tmp_225 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1503 'sext' 'OP1_V_13_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1504 [1/1] (4.17ns)   --->   "%r_V_2_13_5 = mul i16 %OP2_V_1_12, %OP1_V_13_5" [ADSD/Classifier.cpp:93]   --->   Operation 1504 'mul' 'r_V_2_13_5' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1505 [1/1] (0.00ns)   --->   "%tmp_33_13_5 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_13_5, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1505 'bitconcatenate' 'tmp_33_13_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1506 [1/1] (0.00ns)   --->   "%tmp_33_13_5_cast = sext i30 %tmp_33_13_5 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1506 'sext' 'tmp_33_13_5_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1507 [1/1] (0.00ns)   --->   "%OP1_V_13_6 = sext i8 %tmp_226 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1507 'sext' 'OP1_V_13_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1508 [1/1] (4.17ns)   --->   "%r_V_2_13_6 = mul i16 %OP2_V_1_12, %OP1_V_13_6" [ADSD/Classifier.cpp:93]   --->   Operation 1508 'mul' 'r_V_2_13_6' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1509 [1/1] (0.00ns)   --->   "%tmp_33_13_6 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_13_6, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1509 'bitconcatenate' 'tmp_33_13_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1510 [1/1] (0.00ns)   --->   "%tmp_33_13_6_cast = sext i30 %tmp_33_13_6 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1510 'sext' 'tmp_33_13_6_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1511 [1/1] (0.00ns)   --->   "%OP1_V_13_7 = sext i8 %tmp_227 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1511 'sext' 'OP1_V_13_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1512 [1/1] (4.17ns)   --->   "%r_V_2_13_7 = mul i16 %OP2_V_1_12, %OP1_V_13_7" [ADSD/Classifier.cpp:93]   --->   Operation 1512 'mul' 'r_V_2_13_7' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1513 [1/1] (0.00ns)   --->   "%tmp_33_13_7 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_13_7, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1513 'bitconcatenate' 'tmp_33_13_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1514 [1/1] (0.00ns)   --->   "%tmp_33_13_7_cast = sext i30 %tmp_33_13_7 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1514 'sext' 'tmp_33_13_7_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1515 [1/1] (0.00ns)   --->   "%OP1_V_13_8 = sext i8 %tmp_228 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1515 'sext' 'OP1_V_13_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1516 [1/1] (4.17ns)   --->   "%r_V_2_13_8 = mul i16 %OP2_V_1_12, %OP1_V_13_8" [ADSD/Classifier.cpp:93]   --->   Operation 1516 'mul' 'r_V_2_13_8' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1517 [1/1] (0.00ns)   --->   "%tmp_33_13_8 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_13_8, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1517 'bitconcatenate' 'tmp_33_13_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1518 [1/1] (0.00ns)   --->   "%tmp_33_13_8_cast = sext i30 %tmp_33_13_8 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1518 'sext' 'tmp_33_13_8_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1519 [1/1] (0.00ns)   --->   "%OP1_V_13_9 = sext i8 %tmp_229 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1519 'sext' 'OP1_V_13_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1520 [1/1] (4.17ns)   --->   "%r_V_2_13_9 = mul i16 %OP2_V_1_12, %OP1_V_13_9" [ADSD/Classifier.cpp:93]   --->   Operation 1520 'mul' 'r_V_2_13_9' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1521 [1/1] (0.00ns)   --->   "%tmp_33_13_9 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_13_9, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1521 'bitconcatenate' 'tmp_33_13_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1522 [1/1] (0.00ns)   --->   "%tmp_33_13_9_cast = sext i30 %tmp_33_13_9 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1522 'sext' 'tmp_33_13_9_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1523 [1/1] (0.00ns)   --->   "%OP1_V_13_s = sext i8 %tmp_230 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1523 'sext' 'OP1_V_13_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1524 [1/1] (4.17ns)   --->   "%r_V_2_13_s = mul i16 %OP2_V_1_12, %OP1_V_13_s" [ADSD/Classifier.cpp:93]   --->   Operation 1524 'mul' 'r_V_2_13_s' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1525 [1/1] (0.00ns)   --->   "%tmp_33_13_s = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_13_s, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1525 'bitconcatenate' 'tmp_33_13_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1526 [1/1] (0.00ns)   --->   "%tmp_33_13_cast = sext i30 %tmp_33_13_s to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1526 'sext' 'tmp_33_13_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1527 [1/1] (0.00ns)   --->   "%OP1_V_13_10 = sext i8 %tmp_231 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1527 'sext' 'OP1_V_13_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1528 [1/1] (4.17ns)   --->   "%r_V_2_13_10 = mul i16 %OP2_V_1_12, %OP1_V_13_10" [ADSD/Classifier.cpp:93]   --->   Operation 1528 'mul' 'r_V_2_13_10' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1529 [1/1] (0.00ns)   --->   "%tmp_33_13_10 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_13_10, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1529 'bitconcatenate' 'tmp_33_13_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1530 [1/1] (0.00ns)   --->   "%tmp_33_13_10_cast = sext i30 %tmp_33_13_10 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1530 'sext' 'tmp_33_13_10_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1531 [1/1] (0.00ns)   --->   "%OP1_V_13_11 = sext i8 %tmp_232 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1531 'sext' 'OP1_V_13_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1532 [1/1] (4.17ns)   --->   "%r_V_2_13_11 = mul i16 %OP2_V_1_12, %OP1_V_13_11" [ADSD/Classifier.cpp:93]   --->   Operation 1532 'mul' 'r_V_2_13_11' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1533 [1/1] (0.00ns)   --->   "%tmp_33_13_11 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_13_11, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1533 'bitconcatenate' 'tmp_33_13_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1534 [1/1] (0.00ns)   --->   "%tmp_33_13_11_cast = sext i30 %tmp_33_13_11 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1534 'sext' 'tmp_33_13_11_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1535 [1/1] (0.00ns)   --->   "%OP1_V_13_12 = sext i8 %tmp_233 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1535 'sext' 'OP1_V_13_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1536 [1/1] (4.17ns)   --->   "%r_V_2_13_12 = mul i16 %OP2_V_1_12, %OP1_V_13_12" [ADSD/Classifier.cpp:93]   --->   Operation 1536 'mul' 'r_V_2_13_12' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1537 [1/1] (0.00ns)   --->   "%tmp_33_13_12 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_13_12, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1537 'bitconcatenate' 'tmp_33_13_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1538 [1/1] (0.00ns)   --->   "%tmp_33_13_12_cast = sext i30 %tmp_33_13_12 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1538 'sext' 'tmp_33_13_12_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1539 [1/1] (0.00ns)   --->   "%OP1_V_13_13 = sext i8 %tmp_234 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1539 'sext' 'OP1_V_13_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1540 [1/1] (4.17ns)   --->   "%r_V_2_13_13 = mul i16 %OP2_V_1_12, %OP1_V_13_13" [ADSD/Classifier.cpp:93]   --->   Operation 1540 'mul' 'r_V_2_13_13' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1541 [1/1] (0.00ns)   --->   "%tmp_33_13_13 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_13_13, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1541 'bitconcatenate' 'tmp_33_13_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1542 [1/1] (0.00ns)   --->   "%tmp_33_13_13_cast = sext i30 %tmp_33_13_13 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1542 'sext' 'tmp_33_13_13_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1543 [1/1] (0.00ns)   --->   "%OP1_V_13_14 = sext i8 %tmp_235 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1543 'sext' 'OP1_V_13_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1544 [1/1] (4.17ns)   --->   "%r_V_2_13_14 = mul i16 %OP2_V_1_12, %OP1_V_13_14" [ADSD/Classifier.cpp:93]   --->   Operation 1544 'mul' 'r_V_2_13_14' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1545 [1/1] (0.00ns)   --->   "%tmp_33_13_14 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_13_14, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1545 'bitconcatenate' 'tmp_33_13_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1546 [1/1] (0.00ns)   --->   "%tmp_33_13_14_cast = sext i30 %tmp_33_13_14 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1546 'sext' 'tmp_33_13_14_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1547 [1/1] (0.00ns)   --->   "%OP1_V_13 = sext i8 %tmp_236 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1547 'sext' 'OP1_V_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1548 [1/1] (0.00ns)   --->   "%OP2_V_1_13 = sext i8 %x_local_14_V_load to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1548 'sext' 'OP2_V_1_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1549 [1/1] (4.17ns)   --->   "%r_V_2_13 = mul i16 %OP2_V_1_13, %OP1_V_13" [ADSD/Classifier.cpp:93]   --->   Operation 1549 'mul' 'r_V_2_13' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1550 [1/1] (0.00ns)   --->   "%tmp_33_13 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_13, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1550 'bitconcatenate' 'tmp_33_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1551 [1/1] (0.00ns)   --->   "%tmp_33_13_cast_52 = sext i30 %tmp_33_13 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1551 'sext' 'tmp_33_13_cast_52' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1552 [1/1] (0.00ns)   --->   "%OP1_V_14_1 = sext i8 %tmp_237 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1552 'sext' 'OP1_V_14_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1553 [1/1] (4.17ns)   --->   "%r_V_2_14_1 = mul i16 %OP2_V_1_13, %OP1_V_14_1" [ADSD/Classifier.cpp:93]   --->   Operation 1553 'mul' 'r_V_2_14_1' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1554 [1/1] (0.00ns)   --->   "%tmp_33_14_1 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_14_1, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1554 'bitconcatenate' 'tmp_33_14_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1555 [1/1] (0.00ns)   --->   "%tmp_33_14_1_cast = sext i30 %tmp_33_14_1 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1555 'sext' 'tmp_33_14_1_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1556 [1/1] (0.00ns)   --->   "%OP1_V_14_2 = sext i8 %tmp_238 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1556 'sext' 'OP1_V_14_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1557 [1/1] (4.17ns)   --->   "%r_V_2_14_2 = mul i16 %OP2_V_1_13, %OP1_V_14_2" [ADSD/Classifier.cpp:93]   --->   Operation 1557 'mul' 'r_V_2_14_2' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1558 [1/1] (0.00ns)   --->   "%tmp_33_14_2 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_14_2, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1558 'bitconcatenate' 'tmp_33_14_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1559 [1/1] (0.00ns)   --->   "%tmp_33_14_2_cast = sext i30 %tmp_33_14_2 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1559 'sext' 'tmp_33_14_2_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1560 [1/1] (0.00ns)   --->   "%OP1_V_14_3 = sext i8 %tmp_239 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1560 'sext' 'OP1_V_14_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1561 [1/1] (4.17ns)   --->   "%r_V_2_14_3 = mul i16 %OP2_V_1_13, %OP1_V_14_3" [ADSD/Classifier.cpp:93]   --->   Operation 1561 'mul' 'r_V_2_14_3' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1562 [1/1] (0.00ns)   --->   "%tmp_33_14_3 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_14_3, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1562 'bitconcatenate' 'tmp_33_14_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1563 [1/1] (0.00ns)   --->   "%tmp_33_14_3_cast = sext i30 %tmp_33_14_3 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1563 'sext' 'tmp_33_14_3_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1564 [1/1] (0.00ns)   --->   "%OP1_V_14_4 = sext i8 %tmp_240 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1564 'sext' 'OP1_V_14_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1565 [1/1] (4.17ns)   --->   "%r_V_2_14_4 = mul i16 %OP2_V_1_13, %OP1_V_14_4" [ADSD/Classifier.cpp:93]   --->   Operation 1565 'mul' 'r_V_2_14_4' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1566 [1/1] (0.00ns)   --->   "%tmp_33_14_4 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_14_4, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1566 'bitconcatenate' 'tmp_33_14_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1567 [1/1] (0.00ns)   --->   "%tmp_33_14_4_cast = sext i30 %tmp_33_14_4 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1567 'sext' 'tmp_33_14_4_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1568 [1/1] (0.00ns)   --->   "%OP1_V_14_5 = sext i8 %tmp_241 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1568 'sext' 'OP1_V_14_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1569 [1/1] (4.17ns)   --->   "%r_V_2_14_5 = mul i16 %OP2_V_1_13, %OP1_V_14_5" [ADSD/Classifier.cpp:93]   --->   Operation 1569 'mul' 'r_V_2_14_5' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1570 [1/1] (0.00ns)   --->   "%tmp_33_14_5 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_14_5, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1570 'bitconcatenate' 'tmp_33_14_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1571 [1/1] (0.00ns)   --->   "%tmp_33_14_5_cast = sext i30 %tmp_33_14_5 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1571 'sext' 'tmp_33_14_5_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1572 [1/1] (0.00ns)   --->   "%OP1_V_14_6 = sext i8 %tmp_242 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1572 'sext' 'OP1_V_14_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1573 [1/1] (4.17ns)   --->   "%r_V_2_14_6 = mul i16 %OP2_V_1_13, %OP1_V_14_6" [ADSD/Classifier.cpp:93]   --->   Operation 1573 'mul' 'r_V_2_14_6' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1574 [1/1] (0.00ns)   --->   "%tmp_33_14_6 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_14_6, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1574 'bitconcatenate' 'tmp_33_14_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1575 [1/1] (0.00ns)   --->   "%tmp_33_14_6_cast = sext i30 %tmp_33_14_6 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1575 'sext' 'tmp_33_14_6_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1576 [1/1] (0.00ns)   --->   "%OP1_V_14_7 = sext i8 %tmp_243 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1576 'sext' 'OP1_V_14_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1577 [1/1] (4.17ns)   --->   "%r_V_2_14_7 = mul i16 %OP2_V_1_13, %OP1_V_14_7" [ADSD/Classifier.cpp:93]   --->   Operation 1577 'mul' 'r_V_2_14_7' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1578 [1/1] (0.00ns)   --->   "%tmp_33_14_7 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_14_7, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1578 'bitconcatenate' 'tmp_33_14_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1579 [1/1] (0.00ns)   --->   "%tmp_33_14_7_cast = sext i30 %tmp_33_14_7 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1579 'sext' 'tmp_33_14_7_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1580 [1/1] (0.00ns)   --->   "%OP1_V_14_8 = sext i8 %tmp_244 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1580 'sext' 'OP1_V_14_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1581 [1/1] (4.17ns)   --->   "%r_V_2_14_8 = mul i16 %OP2_V_1_13, %OP1_V_14_8" [ADSD/Classifier.cpp:93]   --->   Operation 1581 'mul' 'r_V_2_14_8' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1582 [1/1] (0.00ns)   --->   "%tmp_33_14_8 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_14_8, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1582 'bitconcatenate' 'tmp_33_14_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1583 [1/1] (0.00ns)   --->   "%tmp_33_14_8_cast = sext i30 %tmp_33_14_8 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1583 'sext' 'tmp_33_14_8_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1584 [1/1] (0.00ns)   --->   "%OP1_V_14_9 = sext i8 %tmp_245 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1584 'sext' 'OP1_V_14_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1585 [1/1] (4.17ns)   --->   "%r_V_2_14_9 = mul i16 %OP2_V_1_13, %OP1_V_14_9" [ADSD/Classifier.cpp:93]   --->   Operation 1585 'mul' 'r_V_2_14_9' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1586 [1/1] (0.00ns)   --->   "%tmp_33_14_9 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_14_9, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1586 'bitconcatenate' 'tmp_33_14_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1587 [1/1] (0.00ns)   --->   "%tmp_33_14_9_cast = sext i30 %tmp_33_14_9 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1587 'sext' 'tmp_33_14_9_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1588 [1/1] (0.00ns)   --->   "%OP1_V_14_s = sext i8 %tmp_246 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1588 'sext' 'OP1_V_14_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1589 [1/1] (4.17ns)   --->   "%r_V_2_14_s = mul i16 %OP2_V_1_13, %OP1_V_14_s" [ADSD/Classifier.cpp:93]   --->   Operation 1589 'mul' 'r_V_2_14_s' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1590 [1/1] (0.00ns)   --->   "%tmp_33_14_s = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_14_s, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1590 'bitconcatenate' 'tmp_33_14_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1591 [1/1] (0.00ns)   --->   "%tmp_33_14_cast = sext i30 %tmp_33_14_s to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1591 'sext' 'tmp_33_14_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1592 [1/1] (0.00ns)   --->   "%OP1_V_14_10 = sext i8 %tmp_247 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1592 'sext' 'OP1_V_14_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1593 [1/1] (4.17ns)   --->   "%r_V_2_14_10 = mul i16 %OP2_V_1_13, %OP1_V_14_10" [ADSD/Classifier.cpp:93]   --->   Operation 1593 'mul' 'r_V_2_14_10' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1594 [1/1] (0.00ns)   --->   "%tmp_33_14_10 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_14_10, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1594 'bitconcatenate' 'tmp_33_14_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1595 [1/1] (0.00ns)   --->   "%tmp_33_14_10_cast = sext i30 %tmp_33_14_10 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1595 'sext' 'tmp_33_14_10_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1596 [1/1] (0.00ns)   --->   "%OP1_V_14_11 = sext i8 %tmp_248 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1596 'sext' 'OP1_V_14_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1597 [1/1] (4.17ns)   --->   "%r_V_2_14_11 = mul i16 %OP2_V_1_13, %OP1_V_14_11" [ADSD/Classifier.cpp:93]   --->   Operation 1597 'mul' 'r_V_2_14_11' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1598 [1/1] (0.00ns)   --->   "%tmp_33_14_11 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_14_11, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1598 'bitconcatenate' 'tmp_33_14_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1599 [1/1] (0.00ns)   --->   "%tmp_33_14_11_cast = sext i30 %tmp_33_14_11 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1599 'sext' 'tmp_33_14_11_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1600 [1/1] (0.00ns)   --->   "%OP1_V_14_12 = sext i8 %tmp_249 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1600 'sext' 'OP1_V_14_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1601 [1/1] (4.17ns)   --->   "%r_V_2_14_12 = mul i16 %OP2_V_1_13, %OP1_V_14_12" [ADSD/Classifier.cpp:93]   --->   Operation 1601 'mul' 'r_V_2_14_12' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1602 [1/1] (0.00ns)   --->   "%tmp_33_14_12 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_14_12, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1602 'bitconcatenate' 'tmp_33_14_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1603 [1/1] (0.00ns)   --->   "%tmp_33_14_12_cast = sext i30 %tmp_33_14_12 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1603 'sext' 'tmp_33_14_12_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1604 [1/1] (0.00ns)   --->   "%OP1_V_14_13 = sext i8 %tmp_250 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1604 'sext' 'OP1_V_14_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1605 [1/1] (4.17ns)   --->   "%r_V_2_14_13 = mul i16 %OP2_V_1_13, %OP1_V_14_13" [ADSD/Classifier.cpp:93]   --->   Operation 1605 'mul' 'r_V_2_14_13' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1606 [1/1] (0.00ns)   --->   "%tmp_33_14_13 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_14_13, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1606 'bitconcatenate' 'tmp_33_14_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1607 [1/1] (0.00ns)   --->   "%tmp_33_14_13_cast = sext i30 %tmp_33_14_13 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1607 'sext' 'tmp_33_14_13_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1608 [1/1] (0.00ns)   --->   "%OP1_V_14_14 = sext i8 %tmp_251 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1608 'sext' 'OP1_V_14_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1609 [1/1] (4.17ns)   --->   "%r_V_2_14_14 = mul i16 %OP2_V_1_13, %OP1_V_14_14" [ADSD/Classifier.cpp:93]   --->   Operation 1609 'mul' 'r_V_2_14_14' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1610 [1/1] (0.00ns)   --->   "%tmp_33_14_14 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_14_14, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1610 'bitconcatenate' 'tmp_33_14_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1611 [1/1] (0.00ns)   --->   "%tmp_33_14_14_cast = sext i30 %tmp_33_14_14 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1611 'sext' 'tmp_33_14_14_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1612 [1/1] (0.00ns)   --->   "%OP1_V_14 = sext i5 %tmp_304 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1612 'sext' 'OP1_V_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1613 [1/1] (0.00ns)   --->   "%OP2_V_1_14 = sext i8 %x_local_15_V_load to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1613 'sext' 'OP2_V_1_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1614 [1/1] (4.17ns)   --->   "%r_V_2_14 = mul i16 %OP2_V_1_14, %OP1_V_14" [ADSD/Classifier.cpp:93]   --->   Operation 1614 'mul' 'r_V_2_14' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1615 [1/1] (0.00ns)   --->   "%tmp_33_14 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_14, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1615 'bitconcatenate' 'tmp_33_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1616 [1/1] (0.00ns)   --->   "%tmp_33_14_cast_53 = sext i30 %tmp_33_14 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1616 'sext' 'tmp_33_14_cast_53' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1617 [1/1] (2.49ns)   --->   "%tmp10 = add i31 %tmp_33_1_cast, %tmp_3310_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1617 'add' 'tmp10' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1618 [1/1] (0.00ns)   --->   "%tmp10_cast = sext i31 %tmp10 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1618 'sext' 'tmp10_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1619 [1/1] (2.49ns)   --->   "%tmp11 = add i31 %tmp_33_3_cast, %tmp_33_2_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1619 'add' 'tmp11' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1620 [1/1] (0.00ns)   --->   "%tmp11_cast = sext i31 %tmp11 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1620 'sext' 'tmp11_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1621 [1/1] (2.52ns)   --->   "%tmp9 = add i32 %tmp10_cast, %tmp11_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1621 'add' 'tmp9' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1622 [1/1] (2.49ns)   --->   "%tmp13 = add i31 %tmp_33_5_cast, %tmp_33_4_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1622 'add' 'tmp13' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1623 [1/1] (2.49ns)   --->   "%tmp14 = add i31 %tmp_33_7_cast, %tmp_33_6_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1623 'add' 'tmp14' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1624 [1/1] (2.49ns)   --->   "%tmp17 = add i31 %tmp_33_9_cast, %tmp_33_8_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1624 'add' 'tmp17' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1625 [1/1] (0.00ns)   --->   "%tmp17_cast = sext i31 %tmp17 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1625 'sext' 'tmp17_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1626 [1/1] (2.49ns)   --->   "%tmp18 = add i31 %tmp_33_10_cast_49, %tmp_33_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1626 'add' 'tmp18' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1627 [1/1] (0.00ns)   --->   "%tmp18_cast = sext i31 %tmp18 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1627 'sext' 'tmp18_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1628 [1/1] (2.52ns)   --->   "%tmp16 = add i32 %tmp17_cast, %tmp18_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1628 'add' 'tmp16' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1629 [1/1] (2.49ns)   --->   "%tmp20 = add i31 %tmp_33_12_cast_51, %tmp_33_11_cast_50" [ADSD/Classifier.cpp:95]   --->   Operation 1629 'add' 'tmp20' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1630 [1/1] (2.49ns)   --->   "%tmp21 = add i31 %tmp_33_14_cast_53, %tmp_33_13_cast_52" [ADSD/Classifier.cpp:95]   --->   Operation 1630 'add' 'tmp21' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1631 [1/1] (0.00ns)   --->   "%OP1_V_15_1 = sext i5 %tmp_307 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1631 'sext' 'OP1_V_15_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1632 [1/1] (4.17ns)   --->   "%r_V_2_15_1 = mul i16 %OP2_V_1_14, %OP1_V_15_1" [ADSD/Classifier.cpp:93]   --->   Operation 1632 'mul' 'r_V_2_15_1' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1633 [1/1] (0.00ns)   --->   "%tmp_33_15_1 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_15_1, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1633 'bitconcatenate' 'tmp_33_15_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1634 [1/1] (0.00ns)   --->   "%tmp_33_15_1_cast = sext i30 %tmp_33_15_1 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1634 'sext' 'tmp_33_15_1_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1635 [1/1] (2.49ns)   --->   "%tmp24 = add i31 %tmp_33_1_1_cast, %tmp_33_0_1_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1635 'add' 'tmp24' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1636 [1/1] (0.00ns)   --->   "%tmp24_cast = sext i31 %tmp24 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1636 'sext' 'tmp24_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1637 [1/1] (2.49ns)   --->   "%tmp25 = add i31 %tmp_33_3_1_cast, %tmp_33_2_1_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1637 'add' 'tmp25' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1638 [1/1] (0.00ns)   --->   "%tmp25_cast = sext i31 %tmp25 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1638 'sext' 'tmp25_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1639 [1/1] (2.52ns)   --->   "%tmp23 = add i32 %tmp24_cast, %tmp25_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1639 'add' 'tmp23' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1640 [1/1] (2.49ns)   --->   "%tmp27 = add i31 %tmp_33_5_1_cast, %tmp_33_4_1_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1640 'add' 'tmp27' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1641 [1/1] (2.49ns)   --->   "%tmp28 = add i31 %tmp_33_7_1_cast, %tmp_33_6_1_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1641 'add' 'tmp28' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1642 [1/1] (2.49ns)   --->   "%tmp31 = add i31 %tmp_33_9_1_cast, %tmp_33_8_1_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1642 'add' 'tmp31' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1643 [1/1] (0.00ns)   --->   "%tmp31_cast = sext i31 %tmp31 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1643 'sext' 'tmp31_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1644 [1/1] (2.49ns)   --->   "%tmp32 = add i31 %tmp_33_11_1_cast, %tmp_33_10_1_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1644 'add' 'tmp32' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1645 [1/1] (0.00ns)   --->   "%tmp32_cast = sext i31 %tmp32 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1645 'sext' 'tmp32_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1646 [1/1] (2.52ns)   --->   "%tmp30 = add i32 %tmp31_cast, %tmp32_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1646 'add' 'tmp30' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1647 [1/1] (2.49ns)   --->   "%tmp34 = add i31 %tmp_33_13_1_cast, %tmp_33_12_1_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1647 'add' 'tmp34' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1648 [1/1] (2.49ns)   --->   "%tmp35 = add i31 %tmp_33_15_1_cast, %tmp_33_14_1_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1648 'add' 'tmp35' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1649 [1/1] (0.00ns)   --->   "%OP1_V_15_2 = sext i5 %tmp_308 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1649 'sext' 'OP1_V_15_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1650 [1/1] (4.17ns)   --->   "%r_V_2_15_2 = mul i16 %OP2_V_1_14, %OP1_V_15_2" [ADSD/Classifier.cpp:93]   --->   Operation 1650 'mul' 'r_V_2_15_2' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1651 [1/1] (0.00ns)   --->   "%tmp_33_15_2 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_15_2, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1651 'bitconcatenate' 'tmp_33_15_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1652 [1/1] (0.00ns)   --->   "%tmp_33_15_2_cast = sext i30 %tmp_33_15_2 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1652 'sext' 'tmp_33_15_2_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1653 [1/1] (2.49ns)   --->   "%tmp38 = add i31 %tmp_33_1_2_cast, %tmp_33_0_2_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1653 'add' 'tmp38' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1654 [1/1] (0.00ns)   --->   "%tmp38_cast = sext i31 %tmp38 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1654 'sext' 'tmp38_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1655 [1/1] (2.49ns)   --->   "%tmp39 = add i31 %tmp_33_3_2_cast, %tmp_33_2_2_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1655 'add' 'tmp39' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1656 [1/1] (0.00ns)   --->   "%tmp39_cast = sext i31 %tmp39 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1656 'sext' 'tmp39_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1657 [1/1] (2.52ns)   --->   "%tmp37 = add i32 %tmp38_cast, %tmp39_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1657 'add' 'tmp37' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1658 [1/1] (2.49ns)   --->   "%tmp41 = add i31 %tmp_33_5_2_cast, %tmp_33_4_2_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1658 'add' 'tmp41' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1659 [1/1] (2.49ns)   --->   "%tmp42 = add i31 %tmp_33_7_2_cast, %tmp_33_6_2_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1659 'add' 'tmp42' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1660 [1/1] (2.49ns)   --->   "%tmp45 = add i31 %tmp_33_9_2_cast, %tmp_33_8_2_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1660 'add' 'tmp45' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1661 [1/1] (0.00ns)   --->   "%tmp45_cast = sext i31 %tmp45 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1661 'sext' 'tmp45_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1662 [1/1] (2.49ns)   --->   "%tmp46 = add i31 %tmp_33_11_2_cast, %tmp_33_10_2_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1662 'add' 'tmp46' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1663 [1/1] (0.00ns)   --->   "%tmp46_cast = sext i31 %tmp46 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1663 'sext' 'tmp46_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1664 [1/1] (2.52ns)   --->   "%tmp44 = add i32 %tmp45_cast, %tmp46_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1664 'add' 'tmp44' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1665 [1/1] (2.49ns)   --->   "%tmp48 = add i31 %tmp_33_13_2_cast, %tmp_33_12_2_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1665 'add' 'tmp48' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1666 [1/1] (2.49ns)   --->   "%tmp49 = add i31 %tmp_33_15_2_cast, %tmp_33_14_2_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1666 'add' 'tmp49' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1667 [1/1] (0.00ns)   --->   "%OP1_V_15_3 = sext i8 %tmp_255 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1667 'sext' 'OP1_V_15_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1668 [1/1] (4.17ns)   --->   "%r_V_2_15_3 = mul i16 %OP2_V_1_14, %OP1_V_15_3" [ADSD/Classifier.cpp:93]   --->   Operation 1668 'mul' 'r_V_2_15_3' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1669 [1/1] (0.00ns)   --->   "%tmp_33_15_3 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_15_3, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1669 'bitconcatenate' 'tmp_33_15_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1670 [1/1] (0.00ns)   --->   "%tmp_33_15_3_cast = sext i30 %tmp_33_15_3 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1670 'sext' 'tmp_33_15_3_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1671 [1/1] (2.49ns)   --->   "%tmp52 = add i31 %tmp_33_1_3_cast, %tmp_33_0_3_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1671 'add' 'tmp52' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1672 [1/1] (0.00ns)   --->   "%tmp52_cast = sext i31 %tmp52 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1672 'sext' 'tmp52_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1673 [1/1] (2.49ns)   --->   "%tmp53 = add i31 %tmp_33_3_3_cast, %tmp_33_2_3_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1673 'add' 'tmp53' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1674 [1/1] (0.00ns)   --->   "%tmp53_cast = sext i31 %tmp53 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1674 'sext' 'tmp53_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1675 [1/1] (2.52ns)   --->   "%tmp51 = add i32 %tmp52_cast, %tmp53_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1675 'add' 'tmp51' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1676 [1/1] (2.49ns)   --->   "%tmp55 = add i31 %tmp_33_5_3_cast, %tmp_33_4_3_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1676 'add' 'tmp55' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1677 [1/1] (2.49ns)   --->   "%tmp56 = add i31 %tmp_33_7_3_cast, %tmp_33_6_3_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1677 'add' 'tmp56' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1678 [1/1] (2.49ns)   --->   "%tmp59 = add i31 %tmp_33_9_3_cast, %tmp_33_8_3_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1678 'add' 'tmp59' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1679 [1/1] (0.00ns)   --->   "%tmp59_cast = sext i31 %tmp59 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1679 'sext' 'tmp59_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1680 [1/1] (2.49ns)   --->   "%tmp60 = add i31 %tmp_33_11_3_cast, %tmp_33_10_3_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1680 'add' 'tmp60' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1681 [1/1] (0.00ns)   --->   "%tmp60_cast = sext i31 %tmp60 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1681 'sext' 'tmp60_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1682 [1/1] (2.52ns)   --->   "%tmp58 = add i32 %tmp59_cast, %tmp60_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1682 'add' 'tmp58' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1683 [1/1] (2.49ns)   --->   "%tmp62 = add i31 %tmp_33_13_3_cast, %tmp_33_12_3_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1683 'add' 'tmp62' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1684 [1/1] (2.49ns)   --->   "%tmp63 = add i31 %tmp_33_15_3_cast, %tmp_33_14_3_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1684 'add' 'tmp63' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1685 [1/1] (0.00ns)   --->   "%OP1_V_15_4 = sext i5 %tmp_309 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1685 'sext' 'OP1_V_15_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1686 [1/1] (4.17ns)   --->   "%r_V_2_15_4 = mul i16 %OP2_V_1_14, %OP1_V_15_4" [ADSD/Classifier.cpp:93]   --->   Operation 1686 'mul' 'r_V_2_15_4' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1687 [1/1] (0.00ns)   --->   "%tmp_33_15_4 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_15_4, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1687 'bitconcatenate' 'tmp_33_15_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1688 [1/1] (0.00ns)   --->   "%tmp_33_15_4_cast = sext i30 %tmp_33_15_4 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1688 'sext' 'tmp_33_15_4_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1689 [1/1] (2.49ns)   --->   "%tmp66 = add i31 %tmp_33_1_4_cast, %tmp_33_0_4_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1689 'add' 'tmp66' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1690 [1/1] (0.00ns)   --->   "%tmp66_cast = sext i31 %tmp66 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1690 'sext' 'tmp66_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1691 [1/1] (2.49ns)   --->   "%tmp67 = add i31 %tmp_33_3_4_cast, %tmp_33_2_4_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1691 'add' 'tmp67' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1692 [1/1] (0.00ns)   --->   "%tmp67_cast = sext i31 %tmp67 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1692 'sext' 'tmp67_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1693 [1/1] (2.52ns)   --->   "%tmp65 = add i32 %tmp66_cast, %tmp67_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1693 'add' 'tmp65' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1694 [1/1] (2.49ns)   --->   "%tmp69 = add i31 %tmp_33_5_4_cast, %tmp_33_4_4_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1694 'add' 'tmp69' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1695 [1/1] (2.49ns)   --->   "%tmp70 = add i31 %tmp_33_7_4_cast, %tmp_33_6_4_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1695 'add' 'tmp70' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1696 [1/1] (2.49ns)   --->   "%tmp73 = add i31 %tmp_33_9_4_cast, %tmp_33_8_4_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1696 'add' 'tmp73' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1697 [1/1] (0.00ns)   --->   "%tmp73_cast = sext i31 %tmp73 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1697 'sext' 'tmp73_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1698 [1/1] (2.49ns)   --->   "%tmp74 = add i31 %tmp_33_11_4_cast, %tmp_33_10_4_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1698 'add' 'tmp74' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1699 [1/1] (0.00ns)   --->   "%tmp74_cast = sext i31 %tmp74 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1699 'sext' 'tmp74_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1700 [1/1] (2.52ns)   --->   "%tmp72 = add i32 %tmp73_cast, %tmp74_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1700 'add' 'tmp72' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1701 [1/1] (2.49ns)   --->   "%tmp76 = add i31 %tmp_33_13_4_cast, %tmp_33_12_4_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1701 'add' 'tmp76' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1702 [1/1] (2.49ns)   --->   "%tmp77 = add i31 %tmp_33_15_4_cast, %tmp_33_14_4_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1702 'add' 'tmp77' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1703 [1/1] (0.00ns)   --->   "%OP1_V_15_5 = sext i5 %tmp_310 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1703 'sext' 'OP1_V_15_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1704 [1/1] (4.17ns)   --->   "%r_V_2_15_5 = mul i16 %OP2_V_1_14, %OP1_V_15_5" [ADSD/Classifier.cpp:93]   --->   Operation 1704 'mul' 'r_V_2_15_5' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1705 [1/1] (0.00ns)   --->   "%tmp_33_15_5 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_15_5, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1705 'bitconcatenate' 'tmp_33_15_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1706 [1/1] (0.00ns)   --->   "%tmp_33_15_5_cast = sext i30 %tmp_33_15_5 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1706 'sext' 'tmp_33_15_5_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1707 [1/1] (2.49ns)   --->   "%tmp80 = add i31 %tmp_33_1_5_cast, %tmp_33_0_5_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1707 'add' 'tmp80' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1708 [1/1] (0.00ns)   --->   "%tmp80_cast = sext i31 %tmp80 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1708 'sext' 'tmp80_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1709 [1/1] (2.49ns)   --->   "%tmp81 = add i31 %tmp_33_3_5_cast, %tmp_33_2_5_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1709 'add' 'tmp81' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1710 [1/1] (0.00ns)   --->   "%tmp81_cast = sext i31 %tmp81 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1710 'sext' 'tmp81_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1711 [1/1] (2.52ns)   --->   "%tmp79 = add i32 %tmp80_cast, %tmp81_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1711 'add' 'tmp79' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1712 [1/1] (2.49ns)   --->   "%tmp83 = add i31 %tmp_33_5_5_cast, %tmp_33_4_5_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1712 'add' 'tmp83' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1713 [1/1] (2.49ns)   --->   "%tmp84 = add i31 %tmp_33_7_5_cast, %tmp_33_6_5_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1713 'add' 'tmp84' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1714 [1/1] (2.49ns)   --->   "%tmp87 = add i31 %tmp_33_9_5_cast, %tmp_33_8_5_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1714 'add' 'tmp87' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1715 [1/1] (0.00ns)   --->   "%tmp87_cast = sext i31 %tmp87 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1715 'sext' 'tmp87_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1716 [1/1] (2.49ns)   --->   "%tmp88 = add i31 %tmp_33_11_5_cast, %tmp_33_10_5_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1716 'add' 'tmp88' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1717 [1/1] (0.00ns)   --->   "%tmp88_cast = sext i31 %tmp88 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1717 'sext' 'tmp88_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1718 [1/1] (2.52ns)   --->   "%tmp86 = add i32 %tmp87_cast, %tmp88_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1718 'add' 'tmp86' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1719 [1/1] (2.49ns)   --->   "%tmp90 = add i31 %tmp_33_13_5_cast, %tmp_33_12_5_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1719 'add' 'tmp90' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1720 [1/1] (2.49ns)   --->   "%tmp91 = add i31 %tmp_33_15_5_cast, %tmp_33_14_5_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1720 'add' 'tmp91' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1721 [1/1] (0.00ns)   --->   "%OP1_V_15_6 = sext i6 %tmp_311 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1721 'sext' 'OP1_V_15_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1722 [1/1] (4.17ns)   --->   "%r_V_2_15_6 = mul i16 %OP2_V_1_14, %OP1_V_15_6" [ADSD/Classifier.cpp:93]   --->   Operation 1722 'mul' 'r_V_2_15_6' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1723 [1/1] (0.00ns)   --->   "%tmp_33_15_6 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_15_6, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1723 'bitconcatenate' 'tmp_33_15_6' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1724 [1/1] (0.00ns)   --->   "%tmp_33_15_6_cast = sext i30 %tmp_33_15_6 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1724 'sext' 'tmp_33_15_6_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1725 [1/1] (2.49ns)   --->   "%tmp94 = add i31 %tmp_33_1_6_cast, %tmp_33_0_6_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1725 'add' 'tmp94' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1726 [1/1] (0.00ns)   --->   "%tmp94_cast = sext i31 %tmp94 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1726 'sext' 'tmp94_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1727 [1/1] (2.49ns)   --->   "%tmp95 = add i31 %tmp_33_3_6_cast, %tmp_33_2_6_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1727 'add' 'tmp95' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1728 [1/1] (0.00ns)   --->   "%tmp95_cast = sext i31 %tmp95 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1728 'sext' 'tmp95_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1729 [1/1] (2.52ns)   --->   "%tmp93 = add i32 %tmp94_cast, %tmp95_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1729 'add' 'tmp93' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1730 [1/1] (2.49ns)   --->   "%tmp97 = add i31 %tmp_33_5_6_cast, %tmp_33_4_6_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1730 'add' 'tmp97' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1731 [1/1] (2.49ns)   --->   "%tmp98 = add i31 %tmp_33_7_6_cast, %tmp_33_6_6_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1731 'add' 'tmp98' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1732 [1/1] (2.49ns)   --->   "%tmp101 = add i31 %tmp_33_9_6_cast, %tmp_33_8_6_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1732 'add' 'tmp101' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1733 [1/1] (0.00ns)   --->   "%tmp101_cast = sext i31 %tmp101 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1733 'sext' 'tmp101_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1734 [1/1] (2.49ns)   --->   "%tmp102 = add i31 %tmp_33_11_6_cast, %tmp_33_10_6_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1734 'add' 'tmp102' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1735 [1/1] (0.00ns)   --->   "%tmp102_cast = sext i31 %tmp102 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1735 'sext' 'tmp102_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1736 [1/1] (2.52ns)   --->   "%tmp100 = add i32 %tmp101_cast, %tmp102_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1736 'add' 'tmp100' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1737 [1/1] (2.49ns)   --->   "%tmp104 = add i31 %tmp_33_13_6_cast, %tmp_33_12_6_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1737 'add' 'tmp104' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1738 [1/1] (2.49ns)   --->   "%tmp105 = add i31 %tmp_33_15_6_cast, %tmp_33_14_6_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1738 'add' 'tmp105' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1739 [1/1] (0.00ns)   --->   "%OP1_V_15_7 = sext i5 %tmp_312 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1739 'sext' 'OP1_V_15_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1740 [1/1] (4.17ns)   --->   "%r_V_2_15_7 = mul i16 %OP2_V_1_14, %OP1_V_15_7" [ADSD/Classifier.cpp:93]   --->   Operation 1740 'mul' 'r_V_2_15_7' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1741 [1/1] (0.00ns)   --->   "%tmp_33_15_7 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_15_7, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1741 'bitconcatenate' 'tmp_33_15_7' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1742 [1/1] (0.00ns)   --->   "%tmp_33_15_7_cast = sext i30 %tmp_33_15_7 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1742 'sext' 'tmp_33_15_7_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1743 [1/1] (2.49ns)   --->   "%tmp108 = add i31 %tmp_33_1_7_cast, %tmp_33_0_7_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1743 'add' 'tmp108' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1744 [1/1] (0.00ns)   --->   "%tmp108_cast = sext i31 %tmp108 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1744 'sext' 'tmp108_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1745 [1/1] (2.49ns)   --->   "%tmp109 = add i31 %tmp_33_3_7_cast, %tmp_33_2_7_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1745 'add' 'tmp109' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1746 [1/1] (0.00ns)   --->   "%tmp109_cast = sext i31 %tmp109 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1746 'sext' 'tmp109_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1747 [1/1] (2.52ns)   --->   "%tmp107 = add i32 %tmp108_cast, %tmp109_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1747 'add' 'tmp107' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1748 [1/1] (2.49ns)   --->   "%tmp111 = add i31 %tmp_33_5_7_cast, %tmp_33_4_7_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1748 'add' 'tmp111' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1749 [1/1] (2.49ns)   --->   "%tmp112 = add i31 %tmp_33_7_7_cast, %tmp_33_6_7_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1749 'add' 'tmp112' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1750 [1/1] (2.49ns)   --->   "%tmp115 = add i31 %tmp_33_9_7_cast, %tmp_33_8_7_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1750 'add' 'tmp115' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1751 [1/1] (0.00ns)   --->   "%tmp115_cast = sext i31 %tmp115 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1751 'sext' 'tmp115_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1752 [1/1] (2.49ns)   --->   "%tmp116 = add i31 %tmp_33_11_7_cast, %tmp_33_10_7_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1752 'add' 'tmp116' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1753 [1/1] (0.00ns)   --->   "%tmp116_cast = sext i31 %tmp116 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1753 'sext' 'tmp116_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1754 [1/1] (2.52ns)   --->   "%tmp114 = add i32 %tmp115_cast, %tmp116_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1754 'add' 'tmp114' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1755 [1/1] (2.49ns)   --->   "%tmp118 = add i31 %tmp_33_13_7_cast, %tmp_33_12_7_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1755 'add' 'tmp118' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1756 [1/1] (2.49ns)   --->   "%tmp119 = add i31 %tmp_33_15_7_cast, %tmp_33_14_7_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1756 'add' 'tmp119' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1757 [1/1] (0.00ns)   --->   "%OP1_V_15_8 = sext i8 %tmp_261 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1757 'sext' 'OP1_V_15_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1758 [1/1] (4.17ns)   --->   "%r_V_2_15_8 = mul i16 %OP2_V_1_14, %OP1_V_15_8" [ADSD/Classifier.cpp:93]   --->   Operation 1758 'mul' 'r_V_2_15_8' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1759 [1/1] (0.00ns)   --->   "%tmp_33_15_8 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_15_8, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1759 'bitconcatenate' 'tmp_33_15_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1760 [1/1] (0.00ns)   --->   "%tmp_33_15_8_cast = sext i30 %tmp_33_15_8 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1760 'sext' 'tmp_33_15_8_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1761 [1/1] (2.49ns)   --->   "%tmp122 = add i31 %tmp_33_1_8_cast, %tmp_33_0_8_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1761 'add' 'tmp122' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1762 [1/1] (0.00ns)   --->   "%tmp122_cast = sext i31 %tmp122 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1762 'sext' 'tmp122_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1763 [1/1] (2.49ns)   --->   "%tmp123 = add i31 %tmp_33_3_8_cast, %tmp_33_2_8_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1763 'add' 'tmp123' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1764 [1/1] (0.00ns)   --->   "%tmp123_cast = sext i31 %tmp123 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1764 'sext' 'tmp123_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1765 [1/1] (2.52ns)   --->   "%tmp121 = add i32 %tmp122_cast, %tmp123_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1765 'add' 'tmp121' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1766 [1/1] (2.49ns)   --->   "%tmp125 = add i31 %tmp_33_5_8_cast, %tmp_33_4_8_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1766 'add' 'tmp125' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1767 [1/1] (2.49ns)   --->   "%tmp126 = add i31 %tmp_33_7_8_cast, %tmp_33_6_8_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1767 'add' 'tmp126' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1768 [1/1] (2.49ns)   --->   "%tmp129 = add i31 %tmp_33_9_8_cast, %tmp_33_8_8_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1768 'add' 'tmp129' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1769 [1/1] (0.00ns)   --->   "%tmp129_cast = sext i31 %tmp129 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1769 'sext' 'tmp129_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1770 [1/1] (2.49ns)   --->   "%tmp130 = add i31 %tmp_33_11_8_cast, %tmp_33_10_8_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1770 'add' 'tmp130' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1771 [1/1] (0.00ns)   --->   "%tmp130_cast = sext i31 %tmp130 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1771 'sext' 'tmp130_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1772 [1/1] (2.52ns)   --->   "%tmp128 = add i32 %tmp129_cast, %tmp130_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1772 'add' 'tmp128' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1773 [1/1] (2.49ns)   --->   "%tmp132 = add i31 %tmp_33_13_8_cast, %tmp_33_12_8_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1773 'add' 'tmp132' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1774 [1/1] (2.49ns)   --->   "%tmp133 = add i31 %tmp_33_15_8_cast, %tmp_33_14_8_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1774 'add' 'tmp133' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1775 [1/1] (0.00ns)   --->   "%OP1_V_15_9 = sext i6 %tmp_313 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1775 'sext' 'OP1_V_15_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1776 [1/1] (4.17ns)   --->   "%r_V_2_15_9 = mul i16 %OP2_V_1_14, %OP1_V_15_9" [ADSD/Classifier.cpp:93]   --->   Operation 1776 'mul' 'r_V_2_15_9' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1777 [1/1] (0.00ns)   --->   "%tmp_33_15_9 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_15_9, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1777 'bitconcatenate' 'tmp_33_15_9' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1778 [1/1] (0.00ns)   --->   "%tmp_33_15_9_cast = sext i30 %tmp_33_15_9 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1778 'sext' 'tmp_33_15_9_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1779 [1/1] (2.49ns)   --->   "%tmp136 = add i31 %tmp_33_1_9_cast, %tmp_33_0_9_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1779 'add' 'tmp136' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1780 [1/1] (0.00ns)   --->   "%tmp136_cast = sext i31 %tmp136 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1780 'sext' 'tmp136_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1781 [1/1] (2.49ns)   --->   "%tmp137 = add i31 %tmp_33_3_9_cast, %tmp_33_2_9_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1781 'add' 'tmp137' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1782 [1/1] (0.00ns)   --->   "%tmp137_cast = sext i31 %tmp137 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1782 'sext' 'tmp137_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1783 [1/1] (2.52ns)   --->   "%tmp135 = add i32 %tmp136_cast, %tmp137_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1783 'add' 'tmp135' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1784 [1/1] (2.49ns)   --->   "%tmp139 = add i31 %tmp_33_5_9_cast, %tmp_33_4_9_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1784 'add' 'tmp139' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1785 [1/1] (2.49ns)   --->   "%tmp140 = add i31 %tmp_33_7_9_cast, %tmp_33_6_9_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1785 'add' 'tmp140' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1786 [1/1] (2.49ns)   --->   "%tmp143 = add i31 %tmp_33_9_9_cast, %tmp_33_8_9_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1786 'add' 'tmp143' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1787 [1/1] (0.00ns)   --->   "%tmp143_cast = sext i31 %tmp143 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1787 'sext' 'tmp143_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1788 [1/1] (2.49ns)   --->   "%tmp144 = add i31 %tmp_33_11_9_cast, %tmp_33_10_9_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1788 'add' 'tmp144' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1789 [1/1] (0.00ns)   --->   "%tmp144_cast = sext i31 %tmp144 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1789 'sext' 'tmp144_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1790 [1/1] (2.52ns)   --->   "%tmp142 = add i32 %tmp143_cast, %tmp144_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1790 'add' 'tmp142' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1791 [1/1] (2.49ns)   --->   "%tmp146 = add i31 %tmp_33_13_9_cast, %tmp_33_12_9_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1791 'add' 'tmp146' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1792 [1/1] (2.49ns)   --->   "%tmp147 = add i31 %tmp_33_15_9_cast, %tmp_33_14_9_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1792 'add' 'tmp147' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1793 [1/1] (0.00ns)   --->   "%OP1_V_15_s = sext i5 %tmp_314 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1793 'sext' 'OP1_V_15_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1794 [1/1] (4.17ns)   --->   "%r_V_2_15_s = mul i16 %OP2_V_1_14, %OP1_V_15_s" [ADSD/Classifier.cpp:93]   --->   Operation 1794 'mul' 'r_V_2_15_s' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1795 [1/1] (0.00ns)   --->   "%tmp_33_15_s = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_15_s, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1795 'bitconcatenate' 'tmp_33_15_s' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1796 [1/1] (0.00ns)   --->   "%tmp_33_15_cast = sext i30 %tmp_33_15_s to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1796 'sext' 'tmp_33_15_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1797 [1/1] (2.49ns)   --->   "%tmp150 = add i31 %tmp_33_1_cast_40, %tmp_33_0_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1797 'add' 'tmp150' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1798 [1/1] (0.00ns)   --->   "%tmp150_cast = sext i31 %tmp150 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1798 'sext' 'tmp150_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1799 [1/1] (2.49ns)   --->   "%tmp151 = add i31 %tmp_33_3_cast_42, %tmp_33_2_cast_41" [ADSD/Classifier.cpp:95]   --->   Operation 1799 'add' 'tmp151' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1800 [1/1] (0.00ns)   --->   "%tmp151_cast = sext i31 %tmp151 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1800 'sext' 'tmp151_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1801 [1/1] (2.52ns)   --->   "%tmp149 = add i32 %tmp150_cast, %tmp151_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1801 'add' 'tmp149' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1802 [1/1] (2.49ns)   --->   "%tmp153 = add i31 %tmp_33_5_cast_44, %tmp_33_4_cast_43" [ADSD/Classifier.cpp:95]   --->   Operation 1802 'add' 'tmp153' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1803 [1/1] (2.49ns)   --->   "%tmp154 = add i31 %tmp_33_7_cast_46, %tmp_33_6_cast_45" [ADSD/Classifier.cpp:95]   --->   Operation 1803 'add' 'tmp154' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1804 [1/1] (2.49ns)   --->   "%tmp157 = add i31 %tmp_33_9_cast_48, %tmp_33_8_cast_47" [ADSD/Classifier.cpp:95]   --->   Operation 1804 'add' 'tmp157' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1805 [1/1] (0.00ns)   --->   "%tmp157_cast = sext i31 %tmp157 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1805 'sext' 'tmp157_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1806 [1/1] (2.49ns)   --->   "%tmp158 = add i31 %tmp_33_11_cast, %tmp_33_10_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1806 'add' 'tmp158' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1807 [1/1] (0.00ns)   --->   "%tmp158_cast = sext i31 %tmp158 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1807 'sext' 'tmp158_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1808 [1/1] (2.52ns)   --->   "%tmp156 = add i32 %tmp157_cast, %tmp158_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1808 'add' 'tmp156' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1809 [1/1] (2.49ns)   --->   "%tmp160 = add i31 %tmp_33_13_cast, %tmp_33_12_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1809 'add' 'tmp160' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1810 [1/1] (2.49ns)   --->   "%tmp161 = add i31 %tmp_33_15_cast, %tmp_33_14_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1810 'add' 'tmp161' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1811 [1/1] (0.00ns)   --->   "%OP1_V_15_10 = sext i5 %tmp_315 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1811 'sext' 'OP1_V_15_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1812 [1/1] (4.17ns)   --->   "%r_V_2_15_10 = mul i16 %OP2_V_1_14, %OP1_V_15_10" [ADSD/Classifier.cpp:93]   --->   Operation 1812 'mul' 'r_V_2_15_10' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1813 [1/1] (0.00ns)   --->   "%tmp_33_15_10 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_15_10, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1813 'bitconcatenate' 'tmp_33_15_10' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1814 [1/1] (0.00ns)   --->   "%tmp_33_15_10_cast = sext i30 %tmp_33_15_10 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1814 'sext' 'tmp_33_15_10_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1815 [1/1] (2.49ns)   --->   "%tmp164 = add i31 %tmp_33_1_10_cast, %tmp_33_0_10_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1815 'add' 'tmp164' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1816 [1/1] (0.00ns)   --->   "%tmp164_cast = sext i31 %tmp164 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1816 'sext' 'tmp164_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1817 [1/1] (2.49ns)   --->   "%tmp165 = add i31 %tmp_33_3_10_cast, %tmp_33_2_10_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1817 'add' 'tmp165' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1818 [1/1] (0.00ns)   --->   "%tmp165_cast = sext i31 %tmp165 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1818 'sext' 'tmp165_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1819 [1/1] (2.52ns)   --->   "%tmp163 = add i32 %tmp164_cast, %tmp165_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1819 'add' 'tmp163' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1820 [1/1] (2.49ns)   --->   "%tmp167 = add i31 %tmp_33_5_10_cast, %tmp_33_4_10_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1820 'add' 'tmp167' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1821 [1/1] (2.49ns)   --->   "%tmp168 = add i31 %tmp_33_7_10_cast, %tmp_33_6_10_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1821 'add' 'tmp168' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1822 [1/1] (2.49ns)   --->   "%tmp171 = add i31 %tmp_33_9_10_cast, %tmp_33_8_10_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1822 'add' 'tmp171' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1823 [1/1] (0.00ns)   --->   "%tmp171_cast = sext i31 %tmp171 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1823 'sext' 'tmp171_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1824 [1/1] (2.49ns)   --->   "%tmp172 = add i31 %tmp_33_11_10_cast, %tmp_33_10_10_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1824 'add' 'tmp172' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1825 [1/1] (0.00ns)   --->   "%tmp172_cast = sext i31 %tmp172 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1825 'sext' 'tmp172_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1826 [1/1] (2.52ns)   --->   "%tmp170 = add i32 %tmp171_cast, %tmp172_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1826 'add' 'tmp170' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1827 [1/1] (2.49ns)   --->   "%tmp174 = add i31 %tmp_33_13_10_cast, %tmp_33_12_10_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1827 'add' 'tmp174' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1828 [1/1] (2.49ns)   --->   "%tmp175 = add i31 %tmp_33_15_10_cast, %tmp_33_14_10_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1828 'add' 'tmp175' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1829 [1/1] (0.00ns)   --->   "%OP1_V_15_11 = sext i6 %tmp_316 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1829 'sext' 'OP1_V_15_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1830 [1/1] (4.17ns)   --->   "%r_V_2_15_11 = mul i16 %OP2_V_1_14, %OP1_V_15_11" [ADSD/Classifier.cpp:93]   --->   Operation 1830 'mul' 'r_V_2_15_11' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1831 [1/1] (0.00ns)   --->   "%tmp_33_15_11 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_15_11, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1831 'bitconcatenate' 'tmp_33_15_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1832 [1/1] (0.00ns)   --->   "%tmp_33_15_11_cast = sext i30 %tmp_33_15_11 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1832 'sext' 'tmp_33_15_11_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1833 [1/1] (2.49ns)   --->   "%tmp178 = add i31 %tmp_33_1_11_cast, %tmp_33_0_11_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1833 'add' 'tmp178' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1834 [1/1] (0.00ns)   --->   "%tmp178_cast = sext i31 %tmp178 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1834 'sext' 'tmp178_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1835 [1/1] (2.49ns)   --->   "%tmp179 = add i31 %tmp_33_3_11_cast, %tmp_33_2_11_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1835 'add' 'tmp179' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1836 [1/1] (0.00ns)   --->   "%tmp179_cast = sext i31 %tmp179 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1836 'sext' 'tmp179_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1837 [1/1] (2.52ns)   --->   "%tmp177 = add i32 %tmp178_cast, %tmp179_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1837 'add' 'tmp177' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1838 [1/1] (2.49ns)   --->   "%tmp181 = add i31 %tmp_33_5_11_cast, %tmp_33_4_11_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1838 'add' 'tmp181' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1839 [1/1] (2.49ns)   --->   "%tmp182 = add i31 %tmp_33_7_11_cast, %tmp_33_6_11_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1839 'add' 'tmp182' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1840 [1/1] (2.49ns)   --->   "%tmp185 = add i31 %tmp_33_9_11_cast, %tmp_33_8_11_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1840 'add' 'tmp185' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1841 [1/1] (0.00ns)   --->   "%tmp185_cast = sext i31 %tmp185 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1841 'sext' 'tmp185_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1842 [1/1] (2.49ns)   --->   "%tmp186 = add i31 %tmp_33_11_11_cast, %tmp_33_10_11_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1842 'add' 'tmp186' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1843 [1/1] (0.00ns)   --->   "%tmp186_cast = sext i31 %tmp186 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1843 'sext' 'tmp186_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1844 [1/1] (2.52ns)   --->   "%tmp184 = add i32 %tmp185_cast, %tmp186_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1844 'add' 'tmp184' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1845 [1/1] (2.49ns)   --->   "%tmp188 = add i31 %tmp_33_13_11_cast, %tmp_33_12_11_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1845 'add' 'tmp188' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1846 [1/1] (2.49ns)   --->   "%tmp189 = add i31 %tmp_33_15_11_cast, %tmp_33_14_11_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1846 'add' 'tmp189' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1847 [1/1] (0.00ns)   --->   "%OP1_V_15_12 = sext i7 %tmp_317 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1847 'sext' 'OP1_V_15_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1848 [1/1] (4.17ns)   --->   "%r_V_2_15_12 = mul i16 %OP2_V_1_14, %OP1_V_15_12" [ADSD/Classifier.cpp:93]   --->   Operation 1848 'mul' 'r_V_2_15_12' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1849 [1/1] (0.00ns)   --->   "%tmp_33_15_12 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_15_12, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1849 'bitconcatenate' 'tmp_33_15_12' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1850 [1/1] (0.00ns)   --->   "%tmp_33_15_12_cast = sext i30 %tmp_33_15_12 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1850 'sext' 'tmp_33_15_12_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1851 [1/1] (2.49ns)   --->   "%tmp192 = add i31 %tmp_33_1_12_cast, %tmp_33_0_12_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1851 'add' 'tmp192' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1852 [1/1] (0.00ns)   --->   "%tmp192_cast = sext i31 %tmp192 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1852 'sext' 'tmp192_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1853 [1/1] (2.49ns)   --->   "%tmp193 = add i31 %tmp_33_3_12_cast, %tmp_33_2_12_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1853 'add' 'tmp193' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1854 [1/1] (0.00ns)   --->   "%tmp193_cast = sext i31 %tmp193 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1854 'sext' 'tmp193_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1855 [1/1] (2.52ns)   --->   "%tmp191 = add i32 %tmp192_cast, %tmp193_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1855 'add' 'tmp191' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1856 [1/1] (2.49ns)   --->   "%tmp195 = add i31 %tmp_33_5_12_cast, %tmp_33_4_12_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1856 'add' 'tmp195' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1857 [1/1] (2.49ns)   --->   "%tmp196 = add i31 %tmp_33_7_12_cast, %tmp_33_6_12_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1857 'add' 'tmp196' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1858 [1/1] (2.49ns)   --->   "%tmp199 = add i31 %tmp_33_9_12_cast, %tmp_33_8_12_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1858 'add' 'tmp199' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1859 [1/1] (0.00ns)   --->   "%tmp199_cast = sext i31 %tmp199 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1859 'sext' 'tmp199_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1860 [1/1] (2.49ns)   --->   "%tmp200 = add i31 %tmp_33_11_12_cast, %tmp_33_10_12_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1860 'add' 'tmp200' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1861 [1/1] (0.00ns)   --->   "%tmp200_cast = sext i31 %tmp200 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1861 'sext' 'tmp200_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1862 [1/1] (2.52ns)   --->   "%tmp198 = add i32 %tmp199_cast, %tmp200_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1862 'add' 'tmp198' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1863 [1/1] (2.49ns)   --->   "%tmp202 = add i31 %tmp_33_13_12_cast, %tmp_33_12_12_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1863 'add' 'tmp202' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1864 [1/1] (2.49ns)   --->   "%tmp203 = add i31 %tmp_33_15_12_cast, %tmp_33_14_12_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1864 'add' 'tmp203' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1865 [1/1] (0.00ns)   --->   "%OP1_V_15_13 = sext i6 %tmp_318 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1865 'sext' 'OP1_V_15_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1866 [1/1] (4.17ns)   --->   "%r_V_2_15_13 = mul i16 %OP2_V_1_14, %OP1_V_15_13" [ADSD/Classifier.cpp:93]   --->   Operation 1866 'mul' 'r_V_2_15_13' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1867 [1/1] (0.00ns)   --->   "%tmp_33_15_13 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_15_13, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1867 'bitconcatenate' 'tmp_33_15_13' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1868 [1/1] (0.00ns)   --->   "%tmp_33_15_13_cast = sext i30 %tmp_33_15_13 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1868 'sext' 'tmp_33_15_13_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1869 [1/1] (2.49ns)   --->   "%tmp206 = add i31 %tmp_33_1_13_cast, %tmp_33_0_13_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1869 'add' 'tmp206' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1870 [1/1] (0.00ns)   --->   "%tmp206_cast = sext i31 %tmp206 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1870 'sext' 'tmp206_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1871 [1/1] (2.49ns)   --->   "%tmp207 = add i31 %tmp_33_3_13_cast, %tmp_33_2_13_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1871 'add' 'tmp207' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1872 [1/1] (0.00ns)   --->   "%tmp207_cast = sext i31 %tmp207 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1872 'sext' 'tmp207_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1873 [1/1] (2.52ns)   --->   "%tmp205 = add i32 %tmp206_cast, %tmp207_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1873 'add' 'tmp205' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1874 [1/1] (2.49ns)   --->   "%tmp209 = add i31 %tmp_33_5_13_cast, %tmp_33_4_13_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1874 'add' 'tmp209' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1875 [1/1] (2.49ns)   --->   "%tmp210 = add i31 %tmp_33_7_13_cast, %tmp_33_6_13_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1875 'add' 'tmp210' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1876 [1/1] (2.49ns)   --->   "%tmp213 = add i31 %tmp_33_9_13_cast, %tmp_33_8_13_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1876 'add' 'tmp213' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1877 [1/1] (0.00ns)   --->   "%tmp213_cast = sext i31 %tmp213 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1877 'sext' 'tmp213_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1878 [1/1] (2.49ns)   --->   "%tmp214 = add i31 %tmp_33_11_13_cast, %tmp_33_10_13_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1878 'add' 'tmp214' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1879 [1/1] (0.00ns)   --->   "%tmp214_cast = sext i31 %tmp214 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1879 'sext' 'tmp214_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1880 [1/1] (2.52ns)   --->   "%tmp212 = add i32 %tmp213_cast, %tmp214_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1880 'add' 'tmp212' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1881 [1/1] (2.49ns)   --->   "%tmp216 = add i31 %tmp_33_13_13_cast, %tmp_33_12_13_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1881 'add' 'tmp216' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1882 [1/1] (2.49ns)   --->   "%tmp217 = add i31 %tmp_33_15_13_cast, %tmp_33_14_13_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1882 'add' 'tmp217' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1883 [1/1] (0.00ns)   --->   "%OP1_V_15_14 = sext i8 %tmp_272 to i16" [ADSD/Classifier.cpp:93]   --->   Operation 1883 'sext' 'OP1_V_15_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1884 [1/1] (4.17ns)   --->   "%r_V_2_15_14 = mul i16 %OP2_V_1_14, %OP1_V_15_14" [ADSD/Classifier.cpp:93]   --->   Operation 1884 'mul' 'r_V_2_15_14' <Predicate = (!exitcond5)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1885 [1/1] (0.00ns)   --->   "%tmp_33_15_14 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %r_V_2_15_14, i14 0)" [ADSD/Classifier.cpp:95]   --->   Operation 1885 'bitconcatenate' 'tmp_33_15_14' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1886 [1/1] (0.00ns)   --->   "%tmp_33_15_14_cast = sext i30 %tmp_33_15_14 to i31" [ADSD/Classifier.cpp:95]   --->   Operation 1886 'sext' 'tmp_33_15_14_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1887 [1/1] (2.49ns)   --->   "%tmp220 = add i31 %tmp_33_1_14_cast, %tmp_33_0_14_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1887 'add' 'tmp220' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1888 [1/1] (0.00ns)   --->   "%tmp220_cast = sext i31 %tmp220 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1888 'sext' 'tmp220_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1889 [1/1] (2.49ns)   --->   "%tmp221 = add i31 %tmp_33_3_14_cast, %tmp_33_2_14_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1889 'add' 'tmp221' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1890 [1/1] (0.00ns)   --->   "%tmp221_cast = sext i31 %tmp221 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1890 'sext' 'tmp221_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1891 [1/1] (2.52ns)   --->   "%tmp219 = add i32 %tmp220_cast, %tmp221_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1891 'add' 'tmp219' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1892 [1/1] (2.49ns)   --->   "%tmp223 = add i31 %tmp_33_5_14_cast, %tmp_33_4_14_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1892 'add' 'tmp223' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1893 [1/1] (2.49ns)   --->   "%tmp224 = add i31 %tmp_33_7_14_cast, %tmp_33_6_14_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1893 'add' 'tmp224' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1894 [1/1] (2.49ns)   --->   "%tmp227 = add i31 %tmp_33_9_14_cast, %tmp_33_8_14_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1894 'add' 'tmp227' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1895 [1/1] (0.00ns)   --->   "%tmp227_cast = sext i31 %tmp227 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1895 'sext' 'tmp227_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1896 [1/1] (2.49ns)   --->   "%tmp228 = add i31 %tmp_33_11_14_cast, %tmp_33_10_14_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1896 'add' 'tmp228' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1897 [1/1] (0.00ns)   --->   "%tmp228_cast = sext i31 %tmp228 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1897 'sext' 'tmp228_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_17 : Operation 1898 [1/1] (2.52ns)   --->   "%tmp226 = add i32 %tmp227_cast, %tmp228_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1898 'add' 'tmp226' <Predicate = (!exitcond5)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1899 [1/1] (2.49ns)   --->   "%tmp230 = add i31 %tmp_33_13_14_cast, %tmp_33_12_14_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1899 'add' 'tmp230' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1900 [1/1] (2.49ns)   --->   "%tmp231 = add i31 %tmp_33_15_14_cast, %tmp_33_14_14_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1900 'add' 'tmp231' <Predicate = (!exitcond5)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 14> <Delay = 8.74>
ST_18 : Operation 1901 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str17) nounwind" [ADSD/Classifier.cpp:80]   --->   Operation 1901 'specloopname' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1902 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str17)" [ADSD/Classifier.cpp:80]   --->   Operation 1902 'specregionbegin' 'tmp_8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1903 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str53) nounwind" [ADSD/Classifier.cpp:81]   --->   Operation 1903 'specpipeline' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1904 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str17, i32 %tmp_8)" [ADSD/Classifier.cpp:97]   --->   Operation 1904 'specregionend' 'empty_39' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1905 [1/1] (0.00ns)   --->   "%tmp13_cast = sext i31 %tmp13 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1905 'sext' 'tmp13_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1906 [1/1] (0.00ns)   --->   "%tmp14_cast = sext i31 %tmp14 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1906 'sext' 'tmp14_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1907 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp12 = add i32 %tmp13_cast, %tmp14_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1907 'add' 'tmp12' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1908 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp8 = add i32 %tmp9, %tmp12" [ADSD/Classifier.cpp:95]   --->   Operation 1908 'add' 'tmp8' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1909 [1/1] (0.00ns)   --->   "%tmp20_cast = sext i31 %tmp20 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1909 'sext' 'tmp20_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1910 [1/1] (0.00ns)   --->   "%tmp21_cast = sext i31 %tmp21 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1910 'sext' 'tmp21_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1911 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp19 = add i32 %tmp20_cast, %tmp21_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1911 'add' 'tmp19' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1912 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp15 = add i32 %tmp16, %tmp19" [ADSD/Classifier.cpp:95]   --->   Operation 1912 'add' 'tmp15' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1913 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_252 = add i32 %tmp8, %tmp15" [ADSD/Classifier.cpp:95]   --->   Operation 1913 'add' 'tmp_252' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1914 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%dot_products_0_V_1 = add i32 %tmp_252, %dot_products_0_V" [ADSD/Classifier.cpp:95]   --->   Operation 1914 'add' 'dot_products_0_V_1' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1915 [1/1] (0.00ns)   --->   "%tmp27_cast = sext i31 %tmp27 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1915 'sext' 'tmp27_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1916 [1/1] (0.00ns)   --->   "%tmp28_cast = sext i31 %tmp28 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1916 'sext' 'tmp28_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1917 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp26 = add i32 %tmp27_cast, %tmp28_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1917 'add' 'tmp26' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1918 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp22 = add i32 %tmp23, %tmp26" [ADSD/Classifier.cpp:95]   --->   Operation 1918 'add' 'tmp22' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1919 [1/1] (0.00ns)   --->   "%tmp34_cast = sext i31 %tmp34 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1919 'sext' 'tmp34_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1920 [1/1] (0.00ns)   --->   "%tmp35_cast = sext i31 %tmp35 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1920 'sext' 'tmp35_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1921 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp33 = add i32 %tmp34_cast, %tmp35_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1921 'add' 'tmp33' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1922 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp29 = add i32 %tmp30, %tmp33" [ADSD/Classifier.cpp:95]   --->   Operation 1922 'add' 'tmp29' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1923 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_253 = add i32 %tmp22, %tmp29" [ADSD/Classifier.cpp:95]   --->   Operation 1923 'add' 'tmp_253' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1924 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%dot_products_1_V_1 = add i32 %tmp_253, %dot_products_1_V" [ADSD/Classifier.cpp:95]   --->   Operation 1924 'add' 'dot_products_1_V_1' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1925 [1/1] (0.00ns)   --->   "%tmp41_cast = sext i31 %tmp41 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1925 'sext' 'tmp41_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1926 [1/1] (0.00ns)   --->   "%tmp42_cast = sext i31 %tmp42 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1926 'sext' 'tmp42_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1927 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp40 = add i32 %tmp41_cast, %tmp42_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1927 'add' 'tmp40' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1928 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp36 = add i32 %tmp37, %tmp40" [ADSD/Classifier.cpp:95]   --->   Operation 1928 'add' 'tmp36' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1929 [1/1] (0.00ns)   --->   "%tmp48_cast = sext i31 %tmp48 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1929 'sext' 'tmp48_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1930 [1/1] (0.00ns)   --->   "%tmp49_cast = sext i31 %tmp49 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1930 'sext' 'tmp49_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1931 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp47 = add i32 %tmp48_cast, %tmp49_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1931 'add' 'tmp47' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1932 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp43 = add i32 %tmp44, %tmp47" [ADSD/Classifier.cpp:95]   --->   Operation 1932 'add' 'tmp43' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1933 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_254 = add i32 %tmp36, %tmp43" [ADSD/Classifier.cpp:95]   --->   Operation 1933 'add' 'tmp_254' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1934 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%dot_products_2_V_1 = add i32 %tmp_254, %dot_products_2_V" [ADSD/Classifier.cpp:95]   --->   Operation 1934 'add' 'dot_products_2_V_1' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1935 [1/1] (0.00ns)   --->   "%tmp55_cast = sext i31 %tmp55 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1935 'sext' 'tmp55_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1936 [1/1] (0.00ns)   --->   "%tmp56_cast = sext i31 %tmp56 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1936 'sext' 'tmp56_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1937 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp54 = add i32 %tmp55_cast, %tmp56_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1937 'add' 'tmp54' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1938 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp50 = add i32 %tmp51, %tmp54" [ADSD/Classifier.cpp:95]   --->   Operation 1938 'add' 'tmp50' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1939 [1/1] (0.00ns)   --->   "%tmp62_cast = sext i31 %tmp62 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1939 'sext' 'tmp62_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1940 [1/1] (0.00ns)   --->   "%tmp63_cast = sext i31 %tmp63 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1940 'sext' 'tmp63_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1941 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp61 = add i32 %tmp62_cast, %tmp63_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1941 'add' 'tmp61' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1942 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp57 = add i32 %tmp58, %tmp61" [ADSD/Classifier.cpp:95]   --->   Operation 1942 'add' 'tmp57' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1943 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_256 = add i32 %tmp50, %tmp57" [ADSD/Classifier.cpp:95]   --->   Operation 1943 'add' 'tmp_256' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1944 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%dot_products_3_V_1 = add i32 %tmp_256, %dot_products_3_V" [ADSD/Classifier.cpp:95]   --->   Operation 1944 'add' 'dot_products_3_V_1' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1945 [1/1] (0.00ns)   --->   "%tmp69_cast = sext i31 %tmp69 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1945 'sext' 'tmp69_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1946 [1/1] (0.00ns)   --->   "%tmp70_cast = sext i31 %tmp70 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1946 'sext' 'tmp70_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1947 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp68 = add i32 %tmp69_cast, %tmp70_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1947 'add' 'tmp68' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1948 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp64 = add i32 %tmp65, %tmp68" [ADSD/Classifier.cpp:95]   --->   Operation 1948 'add' 'tmp64' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1949 [1/1] (0.00ns)   --->   "%tmp76_cast = sext i31 %tmp76 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1949 'sext' 'tmp76_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1950 [1/1] (0.00ns)   --->   "%tmp77_cast = sext i31 %tmp77 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1950 'sext' 'tmp77_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1951 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp75 = add i32 %tmp76_cast, %tmp77_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1951 'add' 'tmp75' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1952 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp71 = add i32 %tmp72, %tmp75" [ADSD/Classifier.cpp:95]   --->   Operation 1952 'add' 'tmp71' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1953 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_257 = add i32 %tmp64, %tmp71" [ADSD/Classifier.cpp:95]   --->   Operation 1953 'add' 'tmp_257' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1954 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%dot_products_4_V_1 = add i32 %tmp_257, %dot_products_4_V" [ADSD/Classifier.cpp:95]   --->   Operation 1954 'add' 'dot_products_4_V_1' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1955 [1/1] (0.00ns)   --->   "%tmp83_cast = sext i31 %tmp83 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1955 'sext' 'tmp83_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1956 [1/1] (0.00ns)   --->   "%tmp84_cast = sext i31 %tmp84 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1956 'sext' 'tmp84_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1957 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp82 = add i32 %tmp83_cast, %tmp84_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1957 'add' 'tmp82' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1958 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp78 = add i32 %tmp79, %tmp82" [ADSD/Classifier.cpp:95]   --->   Operation 1958 'add' 'tmp78' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1959 [1/1] (0.00ns)   --->   "%tmp90_cast = sext i31 %tmp90 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1959 'sext' 'tmp90_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1960 [1/1] (0.00ns)   --->   "%tmp91_cast = sext i31 %tmp91 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1960 'sext' 'tmp91_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1961 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp89 = add i32 %tmp90_cast, %tmp91_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1961 'add' 'tmp89' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1962 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp85 = add i32 %tmp86, %tmp89" [ADSD/Classifier.cpp:95]   --->   Operation 1962 'add' 'tmp85' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1963 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_258 = add i32 %tmp78, %tmp85" [ADSD/Classifier.cpp:95]   --->   Operation 1963 'add' 'tmp_258' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1964 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%dot_products_5_V_1 = add i32 %tmp_258, %dot_products_5_V" [ADSD/Classifier.cpp:95]   --->   Operation 1964 'add' 'dot_products_5_V_1' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1965 [1/1] (0.00ns)   --->   "%tmp97_cast = sext i31 %tmp97 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1965 'sext' 'tmp97_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1966 [1/1] (0.00ns)   --->   "%tmp98_cast = sext i31 %tmp98 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1966 'sext' 'tmp98_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1967 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp96 = add i32 %tmp97_cast, %tmp98_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1967 'add' 'tmp96' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1968 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp92 = add i32 %tmp93, %tmp96" [ADSD/Classifier.cpp:95]   --->   Operation 1968 'add' 'tmp92' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1969 [1/1] (0.00ns)   --->   "%tmp104_cast = sext i31 %tmp104 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1969 'sext' 'tmp104_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1970 [1/1] (0.00ns)   --->   "%tmp105_cast = sext i31 %tmp105 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1970 'sext' 'tmp105_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1971 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp103 = add i32 %tmp104_cast, %tmp105_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1971 'add' 'tmp103' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1972 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp99 = add i32 %tmp100, %tmp103" [ADSD/Classifier.cpp:95]   --->   Operation 1972 'add' 'tmp99' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1973 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_259 = add i32 %tmp92, %tmp99" [ADSD/Classifier.cpp:95]   --->   Operation 1973 'add' 'tmp_259' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1974 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%dot_products_6_V_1 = add i32 %tmp_259, %dot_products_6_V" [ADSD/Classifier.cpp:95]   --->   Operation 1974 'add' 'dot_products_6_V_1' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1975 [1/1] (0.00ns)   --->   "%tmp111_cast = sext i31 %tmp111 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1975 'sext' 'tmp111_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1976 [1/1] (0.00ns)   --->   "%tmp112_cast = sext i31 %tmp112 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1976 'sext' 'tmp112_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1977 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp110 = add i32 %tmp111_cast, %tmp112_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1977 'add' 'tmp110' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1978 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp106 = add i32 %tmp107, %tmp110" [ADSD/Classifier.cpp:95]   --->   Operation 1978 'add' 'tmp106' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1979 [1/1] (0.00ns)   --->   "%tmp118_cast = sext i31 %tmp118 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1979 'sext' 'tmp118_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1980 [1/1] (0.00ns)   --->   "%tmp119_cast = sext i31 %tmp119 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1980 'sext' 'tmp119_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1981 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp117 = add i32 %tmp118_cast, %tmp119_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1981 'add' 'tmp117' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1982 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp113 = add i32 %tmp114, %tmp117" [ADSD/Classifier.cpp:95]   --->   Operation 1982 'add' 'tmp113' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1983 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_260 = add i32 %tmp106, %tmp113" [ADSD/Classifier.cpp:95]   --->   Operation 1983 'add' 'tmp_260' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1984 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%dot_products_7_V_1 = add i32 %tmp_260, %dot_products_7_V" [ADSD/Classifier.cpp:95]   --->   Operation 1984 'add' 'dot_products_7_V_1' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1985 [1/1] (0.00ns)   --->   "%tmp125_cast = sext i31 %tmp125 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1985 'sext' 'tmp125_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1986 [1/1] (0.00ns)   --->   "%tmp126_cast = sext i31 %tmp126 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1986 'sext' 'tmp126_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1987 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp124 = add i32 %tmp125_cast, %tmp126_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1987 'add' 'tmp124' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1988 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp120 = add i32 %tmp121, %tmp124" [ADSD/Classifier.cpp:95]   --->   Operation 1988 'add' 'tmp120' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1989 [1/1] (0.00ns)   --->   "%tmp132_cast = sext i31 %tmp132 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1989 'sext' 'tmp132_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1990 [1/1] (0.00ns)   --->   "%tmp133_cast = sext i31 %tmp133 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1990 'sext' 'tmp133_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1991 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp131 = add i32 %tmp132_cast, %tmp133_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1991 'add' 'tmp131' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1992 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp127 = add i32 %tmp128, %tmp131" [ADSD/Classifier.cpp:95]   --->   Operation 1992 'add' 'tmp127' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1993 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_262 = add i32 %tmp120, %tmp127" [ADSD/Classifier.cpp:95]   --->   Operation 1993 'add' 'tmp_262' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1994 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%dot_products_8_V_1 = add i32 %tmp_262, %dot_products_8_V" [ADSD/Classifier.cpp:95]   --->   Operation 1994 'add' 'dot_products_8_V_1' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1995 [1/1] (0.00ns)   --->   "%tmp139_cast = sext i31 %tmp139 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1995 'sext' 'tmp139_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1996 [1/1] (0.00ns)   --->   "%tmp140_cast = sext i31 %tmp140 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1996 'sext' 'tmp140_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 1997 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp138 = add i32 %tmp139_cast, %tmp140_cast" [ADSD/Classifier.cpp:95]   --->   Operation 1997 'add' 'tmp138' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1998 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp134 = add i32 %tmp135, %tmp138" [ADSD/Classifier.cpp:95]   --->   Operation 1998 'add' 'tmp134' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1999 [1/1] (0.00ns)   --->   "%tmp146_cast = sext i31 %tmp146 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 1999 'sext' 'tmp146_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 2000 [1/1] (0.00ns)   --->   "%tmp147_cast = sext i31 %tmp147 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 2000 'sext' 'tmp147_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 2001 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp145 = add i32 %tmp146_cast, %tmp147_cast" [ADSD/Classifier.cpp:95]   --->   Operation 2001 'add' 'tmp145' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2002 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp141 = add i32 %tmp142, %tmp145" [ADSD/Classifier.cpp:95]   --->   Operation 2002 'add' 'tmp141' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2003 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_263 = add i32 %tmp134, %tmp141" [ADSD/Classifier.cpp:95]   --->   Operation 2003 'add' 'tmp_263' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2004 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%dot_products_9_V_1 = add i32 %tmp_263, %dot_products_9_V" [ADSD/Classifier.cpp:95]   --->   Operation 2004 'add' 'dot_products_9_V_1' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2005 [1/1] (0.00ns)   --->   "%tmp153_cast = sext i31 %tmp153 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 2005 'sext' 'tmp153_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 2006 [1/1] (0.00ns)   --->   "%tmp154_cast = sext i31 %tmp154 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 2006 'sext' 'tmp154_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 2007 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp152 = add i32 %tmp153_cast, %tmp154_cast" [ADSD/Classifier.cpp:95]   --->   Operation 2007 'add' 'tmp152' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2008 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp148 = add i32 %tmp149, %tmp152" [ADSD/Classifier.cpp:95]   --->   Operation 2008 'add' 'tmp148' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2009 [1/1] (0.00ns)   --->   "%tmp160_cast = sext i31 %tmp160 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 2009 'sext' 'tmp160_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 2010 [1/1] (0.00ns)   --->   "%tmp161_cast = sext i31 %tmp161 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 2010 'sext' 'tmp161_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 2011 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp159 = add i32 %tmp160_cast, %tmp161_cast" [ADSD/Classifier.cpp:95]   --->   Operation 2011 'add' 'tmp159' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2012 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp155 = add i32 %tmp156, %tmp159" [ADSD/Classifier.cpp:95]   --->   Operation 2012 'add' 'tmp155' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2013 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_264 = add i32 %tmp148, %tmp155" [ADSD/Classifier.cpp:95]   --->   Operation 2013 'add' 'tmp_264' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2014 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%dot_products_10_V_1 = add i32 %tmp_264, %dot_products_10_V" [ADSD/Classifier.cpp:95]   --->   Operation 2014 'add' 'dot_products_10_V_1' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2015 [1/1] (0.00ns)   --->   "%tmp167_cast = sext i31 %tmp167 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 2015 'sext' 'tmp167_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 2016 [1/1] (0.00ns)   --->   "%tmp168_cast = sext i31 %tmp168 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 2016 'sext' 'tmp168_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 2017 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp166 = add i32 %tmp167_cast, %tmp168_cast" [ADSD/Classifier.cpp:95]   --->   Operation 2017 'add' 'tmp166' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2018 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp162 = add i32 %tmp163, %tmp166" [ADSD/Classifier.cpp:95]   --->   Operation 2018 'add' 'tmp162' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2019 [1/1] (0.00ns)   --->   "%tmp174_cast = sext i31 %tmp174 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 2019 'sext' 'tmp174_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 2020 [1/1] (0.00ns)   --->   "%tmp175_cast = sext i31 %tmp175 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 2020 'sext' 'tmp175_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 2021 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp173 = add i32 %tmp174_cast, %tmp175_cast" [ADSD/Classifier.cpp:95]   --->   Operation 2021 'add' 'tmp173' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2022 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp169 = add i32 %tmp170, %tmp173" [ADSD/Classifier.cpp:95]   --->   Operation 2022 'add' 'tmp169' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2023 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_265 = add i32 %tmp162, %tmp169" [ADSD/Classifier.cpp:95]   --->   Operation 2023 'add' 'tmp_265' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2024 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%dot_products_11_V_1 = add i32 %tmp_265, %dot_products_11_V" [ADSD/Classifier.cpp:95]   --->   Operation 2024 'add' 'dot_products_11_V_1' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2025 [1/1] (0.00ns)   --->   "%tmp181_cast = sext i31 %tmp181 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 2025 'sext' 'tmp181_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 2026 [1/1] (0.00ns)   --->   "%tmp182_cast = sext i31 %tmp182 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 2026 'sext' 'tmp182_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 2027 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp180 = add i32 %tmp181_cast, %tmp182_cast" [ADSD/Classifier.cpp:95]   --->   Operation 2027 'add' 'tmp180' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2028 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp176 = add i32 %tmp177, %tmp180" [ADSD/Classifier.cpp:95]   --->   Operation 2028 'add' 'tmp176' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2029 [1/1] (0.00ns)   --->   "%tmp188_cast = sext i31 %tmp188 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 2029 'sext' 'tmp188_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 2030 [1/1] (0.00ns)   --->   "%tmp189_cast = sext i31 %tmp189 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 2030 'sext' 'tmp189_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 2031 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp187 = add i32 %tmp188_cast, %tmp189_cast" [ADSD/Classifier.cpp:95]   --->   Operation 2031 'add' 'tmp187' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2032 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp183 = add i32 %tmp184, %tmp187" [ADSD/Classifier.cpp:95]   --->   Operation 2032 'add' 'tmp183' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2033 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_267 = add i32 %tmp176, %tmp183" [ADSD/Classifier.cpp:95]   --->   Operation 2033 'add' 'tmp_267' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2034 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%dot_products_12_V_1 = add i32 %tmp_267, %dot_products_12_V" [ADSD/Classifier.cpp:95]   --->   Operation 2034 'add' 'dot_products_12_V_1' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2035 [1/1] (0.00ns)   --->   "%tmp195_cast = sext i31 %tmp195 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 2035 'sext' 'tmp195_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 2036 [1/1] (0.00ns)   --->   "%tmp196_cast = sext i31 %tmp196 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 2036 'sext' 'tmp196_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 2037 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp194 = add i32 %tmp195_cast, %tmp196_cast" [ADSD/Classifier.cpp:95]   --->   Operation 2037 'add' 'tmp194' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2038 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp190 = add i32 %tmp191, %tmp194" [ADSD/Classifier.cpp:95]   --->   Operation 2038 'add' 'tmp190' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2039 [1/1] (0.00ns)   --->   "%tmp202_cast = sext i31 %tmp202 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 2039 'sext' 'tmp202_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 2040 [1/1] (0.00ns)   --->   "%tmp203_cast = sext i31 %tmp203 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 2040 'sext' 'tmp203_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 2041 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp201 = add i32 %tmp202_cast, %tmp203_cast" [ADSD/Classifier.cpp:95]   --->   Operation 2041 'add' 'tmp201' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2042 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp197 = add i32 %tmp198, %tmp201" [ADSD/Classifier.cpp:95]   --->   Operation 2042 'add' 'tmp197' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2043 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_269 = add i32 %tmp190, %tmp197" [ADSD/Classifier.cpp:95]   --->   Operation 2043 'add' 'tmp_269' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2044 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%dot_products_13_V_1 = add i32 %tmp_269, %dot_products_13_V" [ADSD/Classifier.cpp:95]   --->   Operation 2044 'add' 'dot_products_13_V_1' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2045 [1/1] (0.00ns)   --->   "%tmp209_cast = sext i31 %tmp209 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 2045 'sext' 'tmp209_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 2046 [1/1] (0.00ns)   --->   "%tmp210_cast = sext i31 %tmp210 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 2046 'sext' 'tmp210_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 2047 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp208 = add i32 %tmp209_cast, %tmp210_cast" [ADSD/Classifier.cpp:95]   --->   Operation 2047 'add' 'tmp208' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2048 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp204 = add i32 %tmp205, %tmp208" [ADSD/Classifier.cpp:95]   --->   Operation 2048 'add' 'tmp204' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2049 [1/1] (0.00ns)   --->   "%tmp216_cast = sext i31 %tmp216 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 2049 'sext' 'tmp216_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 2050 [1/1] (0.00ns)   --->   "%tmp217_cast = sext i31 %tmp217 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 2050 'sext' 'tmp217_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 2051 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp215 = add i32 %tmp216_cast, %tmp217_cast" [ADSD/Classifier.cpp:95]   --->   Operation 2051 'add' 'tmp215' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2052 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp211 = add i32 %tmp212, %tmp215" [ADSD/Classifier.cpp:95]   --->   Operation 2052 'add' 'tmp211' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2053 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_271 = add i32 %tmp204, %tmp211" [ADSD/Classifier.cpp:95]   --->   Operation 2053 'add' 'tmp_271' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2054 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%dot_products_14_V_1 = add i32 %tmp_271, %dot_products_14_V" [ADSD/Classifier.cpp:95]   --->   Operation 2054 'add' 'dot_products_14_V_1' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2055 [1/1] (0.00ns)   --->   "%tmp223_cast = sext i31 %tmp223 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 2055 'sext' 'tmp223_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 2056 [1/1] (0.00ns)   --->   "%tmp224_cast = sext i31 %tmp224 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 2056 'sext' 'tmp224_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 2057 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp222 = add i32 %tmp223_cast, %tmp224_cast" [ADSD/Classifier.cpp:95]   --->   Operation 2057 'add' 'tmp222' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2058 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp218 = add i32 %tmp219, %tmp222" [ADSD/Classifier.cpp:95]   --->   Operation 2058 'add' 'tmp218' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2059 [1/1] (0.00ns)   --->   "%tmp230_cast = sext i31 %tmp230 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 2059 'sext' 'tmp230_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 2060 [1/1] (0.00ns)   --->   "%tmp231_cast = sext i31 %tmp231 to i32" [ADSD/Classifier.cpp:95]   --->   Operation 2060 'sext' 'tmp231_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_18 : Operation 2061 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp229 = add i32 %tmp230_cast, %tmp231_cast" [ADSD/Classifier.cpp:95]   --->   Operation 2061 'add' 'tmp229' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2062 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp225 = add i32 %tmp226, %tmp229" [ADSD/Classifier.cpp:95]   --->   Operation 2062 'add' 'tmp225' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2063 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_273 = add i32 %tmp218, %tmp225" [ADSD/Classifier.cpp:95]   --->   Operation 2063 'add' 'tmp_273' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2064 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%dot_products_15_V_1 = add i32 %tmp_273, %dot_products_15_V" [ADSD/Classifier.cpp:95]   --->   Operation 2064 'add' 'dot_products_15_V_1' <Predicate = (!exitcond5)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2065 [1/1] (0.00ns)   --->   "br label %.preheader321.0" [ADSD/Classifier.cpp:80]   --->   Operation 2065 'br' <Predicate = (!exitcond5)> <Delay = 0.00>

State 19 <SV = 12> <Delay = 1.76>
ST_19 : Operation 2066 [1/1] (1.76ns)   --->   "br label %.preheader320" [ADSD/Classifier.cpp:99]   --->   Operation 2066 'br' <Predicate = true> <Delay = 1.76>

State 20 <SV = 13> <Delay = 5.16>
ST_20 : Operation 2067 [1/1] (0.00ns)   --->   "%k5 = phi i5 [ %k, %compute_exp.exit885 ], [ 0, %.preheader320.preheader ]"   --->   Operation 2067 'phi' 'k5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2068 [1/1] (1.36ns)   --->   "%exitcond6 = icmp eq i5 %k5, -16" [ADSD/Classifier.cpp:99]   --->   Operation 2068 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2069 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 2069 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2070 [1/1] (1.78ns)   --->   "%k = add i5 %k5, 1" [ADSD/Classifier.cpp:99]   --->   Operation 2070 'add' 'k' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2071 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %36, label %ap_fixed_base.exit" [ADSD/Classifier.cpp:99]   --->   Operation 2071 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2072 [1/1] (0.00ns)   --->   "%k5_cast = zext i5 %k5 to i8" [ADSD/Classifier.cpp:99]   --->   Operation 2072 'zext' 'k5_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_20 : Operation 2073 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str19) nounwind" [ADSD/Classifier.cpp:99]   --->   Operation 2073 'specloopname' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_20 : Operation 2074 [1/1] (0.00ns)   --->   "%tmp_275 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str19)" [ADSD/Classifier.cpp:99]   --->   Operation 2074 'specregionbegin' 'tmp_275' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_20 : Operation 2075 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str53) nounwind" [ADSD/Classifier.cpp:100]   --->   Operation 2075 'specpipeline' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_20 : Operation 2076 [1/1] (0.00ns)   --->   "%tmp_319 = trunc i5 %k5 to i4" [ADSD/Classifier.cpp:99]   --->   Operation 2076 'trunc' 'tmp_319' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_20 : Operation 2077 [1/1] (1.91ns)   --->   "%tmp_19 = add i8 %i2, %k5_cast" [ADSD/Classifier.cpp:103]   --->   Operation 2077 'add' 'tmp_19' <Predicate = (!exitcond6)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2078 [1/1] (0.00ns)   --->   "%newIndex6 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %tmp_19, i32 4, i32 7)" [ADSD/Classifier.cpp:103]   --->   Operation 2078 'partselect' 'newIndex6' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_20 : Operation 2079 [1/1] (0.00ns)   --->   "%newIndex7 = zext i4 %newIndex6 to i64" [ADSD/Classifier.cpp:103]   --->   Operation 2079 'zext' 'newIndex7' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_20 : Operation 2080 [1/1] (0.00ns)   --->   "%sv_norms_V_0_addr = getelementptr [11 x i30]* @sv_norms_V_0, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2080 'getelementptr' 'sv_norms_V_0_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_20 : Operation 2081 [1/1] (0.00ns)   --->   "%sv_norms_V_1_addr = getelementptr [11 x i28]* @sv_norms_V_1, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2081 'getelementptr' 'sv_norms_V_1_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_20 : Operation 2082 [1/1] (0.00ns)   --->   "%sv_norms_V_2_addr = getelementptr [11 x i30]* @sv_norms_V_2, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2082 'getelementptr' 'sv_norms_V_2_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_20 : Operation 2083 [1/1] (0.00ns)   --->   "%sv_norms_V_3_addr = getelementptr [11 x i28]* @sv_norms_V_3, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2083 'getelementptr' 'sv_norms_V_3_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_20 : Operation 2084 [1/1] (0.00ns)   --->   "%sv_norms_V_4_addr = getelementptr [11 x i28]* @sv_norms_V_4, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2084 'getelementptr' 'sv_norms_V_4_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_20 : Operation 2085 [1/1] (0.00ns)   --->   "%sv_norms_V_5_addr = getelementptr [10 x i28]* @sv_norms_V_5, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2085 'getelementptr' 'sv_norms_V_5_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_20 : Operation 2086 [1/1] (0.00ns)   --->   "%sv_norms_V_6_addr = getelementptr [10 x i29]* @sv_norms_V_6, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2086 'getelementptr' 'sv_norms_V_6_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_20 : Operation 2087 [1/1] (0.00ns)   --->   "%sv_norms_V_7_addr = getelementptr [10 x i27]* @sv_norms_V_7, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2087 'getelementptr' 'sv_norms_V_7_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_20 : Operation 2088 [1/1] (0.00ns)   --->   "%sv_norms_V_8_addr = getelementptr [10 x i29]* @sv_norms_V_8, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2088 'getelementptr' 'sv_norms_V_8_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_20 : Operation 2089 [1/1] (0.00ns)   --->   "%sv_norms_V_9_addr = getelementptr [10 x i29]* @sv_norms_V_9, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2089 'getelementptr' 'sv_norms_V_9_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_20 : Operation 2090 [1/1] (0.00ns)   --->   "%sv_norms_V_10_addr = getelementptr [10 x i28]* @sv_norms_V_10, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2090 'getelementptr' 'sv_norms_V_10_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_20 : Operation 2091 [1/1] (0.00ns)   --->   "%sv_norms_V_11_addr = getelementptr [10 x i28]* @sv_norms_V_11, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2091 'getelementptr' 'sv_norms_V_11_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_20 : Operation 2092 [1/1] (0.00ns)   --->   "%sv_norms_V_12_addr = getelementptr [10 x i29]* @sv_norms_V_12, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2092 'getelementptr' 'sv_norms_V_12_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_20 : Operation 2093 [1/1] (0.00ns)   --->   "%sv_norms_V_13_addr = getelementptr [10 x i28]* @sv_norms_V_13, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2093 'getelementptr' 'sv_norms_V_13_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_20 : Operation 2094 [1/1] (0.00ns)   --->   "%sv_norms_V_14_addr = getelementptr [10 x i27]* @sv_norms_V_14, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2094 'getelementptr' 'sv_norms_V_14_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_20 : Operation 2095 [1/1] (0.00ns)   --->   "%sv_norms_V_15_addr = getelementptr [10 x i30]* @sv_norms_V_15, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2095 'getelementptr' 'sv_norms_V_15_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_20 : Operation 2096 [1/1] (1.42ns)   --->   "switch i4 %tmp_319, label %branch159 [
    i4 0, label %branch144
    i4 1, label %branch145
    i4 2, label %branch146
    i4 3, label %branch147
    i4 4, label %branch148
    i4 5, label %branch149
    i4 6, label %branch150
    i4 7, label %branch151
    i4 -8, label %branch152
    i4 -7, label %branch153
    i4 -6, label %branch154
    i4 -5, label %branch155
    i4 -4, label %branch156
    i4 -3, label %branch157
    i4 -2, label %branch158
  ]" [ADSD/Classifier.cpp:103]   --->   Operation 2096 'switch' <Predicate = (!exitcond6)> <Delay = 1.42>
ST_20 : Operation 2097 [2/2] (3.25ns)   --->   "%sv_norms_V_14_load = load i27* %sv_norms_V_14_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2097 'load' 'sv_norms_V_14_load' <Predicate = (!exitcond6 & tmp_319 == 14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_20 : Operation 2098 [2/2] (3.25ns)   --->   "%sv_norms_V_13_load = load i28* %sv_norms_V_13_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2098 'load' 'sv_norms_V_13_load' <Predicate = (!exitcond6 & tmp_319 == 13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_20 : Operation 2099 [2/2] (3.25ns)   --->   "%sv_norms_V_12_load = load i29* %sv_norms_V_12_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2099 'load' 'sv_norms_V_12_load' <Predicate = (!exitcond6 & tmp_319 == 12)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_20 : Operation 2100 [2/2] (3.25ns)   --->   "%sv_norms_V_11_load = load i28* %sv_norms_V_11_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2100 'load' 'sv_norms_V_11_load' <Predicate = (!exitcond6 & tmp_319 == 11)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_20 : Operation 2101 [2/2] (3.25ns)   --->   "%sv_norms_V_10_load = load i28* %sv_norms_V_10_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2101 'load' 'sv_norms_V_10_load' <Predicate = (!exitcond6 & tmp_319 == 10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_20 : Operation 2102 [2/2] (3.25ns)   --->   "%sv_norms_V_9_load = load i29* %sv_norms_V_9_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2102 'load' 'sv_norms_V_9_load' <Predicate = (!exitcond6 & tmp_319 == 9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_20 : Operation 2103 [2/2] (3.25ns)   --->   "%sv_norms_V_8_load = load i29* %sv_norms_V_8_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2103 'load' 'sv_norms_V_8_load' <Predicate = (!exitcond6 & tmp_319 == 8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_20 : Operation 2104 [2/2] (3.25ns)   --->   "%sv_norms_V_7_load = load i27* %sv_norms_V_7_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2104 'load' 'sv_norms_V_7_load' <Predicate = (!exitcond6 & tmp_319 == 7)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_20 : Operation 2105 [2/2] (3.25ns)   --->   "%sv_norms_V_6_load = load i29* %sv_norms_V_6_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2105 'load' 'sv_norms_V_6_load' <Predicate = (!exitcond6 & tmp_319 == 6)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_20 : Operation 2106 [2/2] (3.25ns)   --->   "%sv_norms_V_5_load = load i28* %sv_norms_V_5_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2106 'load' 'sv_norms_V_5_load' <Predicate = (!exitcond6 & tmp_319 == 5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_20 : Operation 2107 [2/2] (3.25ns)   --->   "%sv_norms_V_4_load = load i28* %sv_norms_V_4_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2107 'load' 'sv_norms_V_4_load' <Predicate = (!exitcond6 & tmp_319 == 4)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_20 : Operation 2108 [2/2] (3.25ns)   --->   "%sv_norms_V_3_load = load i28* %sv_norms_V_3_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2108 'load' 'sv_norms_V_3_load' <Predicate = (!exitcond6 & tmp_319 == 3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_20 : Operation 2109 [2/2] (3.25ns)   --->   "%sv_norms_V_2_load = load i30* %sv_norms_V_2_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2109 'load' 'sv_norms_V_2_load' <Predicate = (!exitcond6 & tmp_319 == 2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_20 : Operation 2110 [2/2] (3.25ns)   --->   "%sv_norms_V_1_load = load i28* %sv_norms_V_1_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2110 'load' 'sv_norms_V_1_load' <Predicate = (!exitcond6 & tmp_319 == 1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_20 : Operation 2111 [2/2] (3.25ns)   --->   "%sv_norms_V_0_load = load i30* %sv_norms_V_0_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2111 'load' 'sv_norms_V_0_load' <Predicate = (!exitcond6 & tmp_319 == 0)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_20 : Operation 2112 [2/2] (3.25ns)   --->   "%sv_norms_V_15_load = load i30* %sv_norms_V_15_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2112 'load' 'sv_norms_V_15_load' <Predicate = (!exitcond6 & tmp_319 == 15)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_20 : Operation 2113 [1/1] (0.00ns)   --->   "%alphas_V_14_addr = getelementptr [11 x i6]* @alphas_V_14, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2113 'getelementptr' 'alphas_V_14_addr' <Predicate = (!exitcond6 & tmp_319 == 14)> <Delay = 0.00>
ST_20 : Operation 2114 [2/2] (3.25ns)   --->   "%alphas_V_14_load = load i6* %alphas_V_14_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2114 'load' 'alphas_V_14_load' <Predicate = (!exitcond6 & tmp_319 == 14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_20 : Operation 2115 [1/1] (0.00ns)   --->   "%alphas_V_13_addr = getelementptr [11 x i5]* @alphas_V_13, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2115 'getelementptr' 'alphas_V_13_addr' <Predicate = (!exitcond6 & tmp_319 == 13)> <Delay = 0.00>
ST_20 : Operation 2116 [2/2] (3.25ns)   --->   "%alphas_V_13_load = load i5* %alphas_V_13_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2116 'load' 'alphas_V_13_load' <Predicate = (!exitcond6 & tmp_319 == 13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_20 : Operation 2117 [1/1] (0.00ns)   --->   "%alphas_V_12_addr = getelementptr [11 x i5]* @alphas_V_12, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2117 'getelementptr' 'alphas_V_12_addr' <Predicate = (!exitcond6 & tmp_319 == 12)> <Delay = 0.00>
ST_20 : Operation 2118 [2/2] (3.25ns)   --->   "%alphas_V_12_load = load i5* %alphas_V_12_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2118 'load' 'alphas_V_12_load' <Predicate = (!exitcond6 & tmp_319 == 12)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_20 : Operation 2119 [1/1] (0.00ns)   --->   "%alphas_V_11_addr = getelementptr [11 x i7]* @alphas_V_11, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2119 'getelementptr' 'alphas_V_11_addr' <Predicate = (!exitcond6 & tmp_319 == 11)> <Delay = 0.00>
ST_20 : Operation 2120 [2/2] (3.25ns)   --->   "%alphas_V_11_load = load i7* %alphas_V_11_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2120 'load' 'alphas_V_11_load' <Predicate = (!exitcond6 & tmp_319 == 11)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_20 : Operation 2121 [1/1] (0.00ns)   --->   "%alphas_V_10_addr = getelementptr [11 x i6]* @alphas_V_10, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2121 'getelementptr' 'alphas_V_10_addr' <Predicate = (!exitcond6 & tmp_319 == 10)> <Delay = 0.00>
ST_20 : Operation 2122 [2/2] (3.25ns)   --->   "%alphas_V_10_load = load i6* %alphas_V_10_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2122 'load' 'alphas_V_10_load' <Predicate = (!exitcond6 & tmp_319 == 10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_20 : Operation 2123 [1/1] (0.00ns)   --->   "%alphas_V_9_addr = getelementptr [11 x i5]* @alphas_V_9, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2123 'getelementptr' 'alphas_V_9_addr' <Predicate = (!exitcond6 & tmp_319 == 9)> <Delay = 0.00>
ST_20 : Operation 2124 [2/2] (3.25ns)   --->   "%alphas_V_9_load = load i5* %alphas_V_9_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2124 'load' 'alphas_V_9_load' <Predicate = (!exitcond6 & tmp_319 == 9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_20 : Operation 2125 [1/1] (0.00ns)   --->   "%alphas_V_8_addr = getelementptr [11 x i5]* @alphas_V_8, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2125 'getelementptr' 'alphas_V_8_addr' <Predicate = (!exitcond6 & tmp_319 == 8)> <Delay = 0.00>
ST_20 : Operation 2126 [2/2] (3.25ns)   --->   "%alphas_V_8_load = load i5* %alphas_V_8_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2126 'load' 'alphas_V_8_load' <Predicate = (!exitcond6 & tmp_319 == 8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_20 : Operation 2127 [1/1] (0.00ns)   --->   "%alphas_V_7_addr = getelementptr [11 x i6]* @alphas_V_7, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2127 'getelementptr' 'alphas_V_7_addr' <Predicate = (!exitcond6 & tmp_319 == 7)> <Delay = 0.00>
ST_20 : Operation 2128 [2/2] (3.25ns)   --->   "%alphas_V_7_load = load i6* %alphas_V_7_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2128 'load' 'alphas_V_7_load' <Predicate = (!exitcond6 & tmp_319 == 7)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_20 : Operation 2129 [1/1] (0.00ns)   --->   "%alphas_V_6_addr = getelementptr [11 x i5]* @alphas_V_6, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2129 'getelementptr' 'alphas_V_6_addr' <Predicate = (!exitcond6 & tmp_319 == 6)> <Delay = 0.00>
ST_20 : Operation 2130 [2/2] (3.25ns)   --->   "%alphas_V_6_load = load i5* %alphas_V_6_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2130 'load' 'alphas_V_6_load' <Predicate = (!exitcond6 & tmp_319 == 6)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_20 : Operation 2131 [1/1] (0.00ns)   --->   "%alphas_V_5_addr = getelementptr [11 x i5]* @alphas_V_5, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2131 'getelementptr' 'alphas_V_5_addr' <Predicate = (!exitcond6 & tmp_319 == 5)> <Delay = 0.00>
ST_20 : Operation 2132 [2/2] (3.25ns)   --->   "%alphas_V_5_load = load i5* %alphas_V_5_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2132 'load' 'alphas_V_5_load' <Predicate = (!exitcond6 & tmp_319 == 5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_20 : Operation 2133 [1/1] (0.00ns)   --->   "%alphas_V_4_addr = getelementptr [11 x i6]* @alphas_V_4, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2133 'getelementptr' 'alphas_V_4_addr' <Predicate = (!exitcond6 & tmp_319 == 4)> <Delay = 0.00>
ST_20 : Operation 2134 [2/2] (3.25ns)   --->   "%alphas_V_4_load = load i6* %alphas_V_4_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2134 'load' 'alphas_V_4_load' <Predicate = (!exitcond6 & tmp_319 == 4)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_20 : Operation 2135 [1/1] (0.00ns)   --->   "%alphas_V_3_addr = getelementptr [11 x i8]* @alphas_V_3, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2135 'getelementptr' 'alphas_V_3_addr' <Predicate = (!exitcond6 & tmp_319 == 3)> <Delay = 0.00>
ST_20 : Operation 2136 [2/2] (3.25ns)   --->   "%alphas_V_3_load = load i8* %alphas_V_3_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2136 'load' 'alphas_V_3_load' <Predicate = (!exitcond6 & tmp_319 == 3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_20 : Operation 2137 [1/1] (0.00ns)   --->   "%alphas_V_2_addr = getelementptr [11 x i6]* @alphas_V_2, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2137 'getelementptr' 'alphas_V_2_addr' <Predicate = (!exitcond6 & tmp_319 == 2)> <Delay = 0.00>
ST_20 : Operation 2138 [2/2] (3.25ns)   --->   "%alphas_V_2_load = load i6* %alphas_V_2_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2138 'load' 'alphas_V_2_load' <Predicate = (!exitcond6 & tmp_319 == 2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_20 : Operation 2139 [1/1] (0.00ns)   --->   "%alphas_V_1_addr = getelementptr [11 x i6]* @alphas_V_1, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2139 'getelementptr' 'alphas_V_1_addr' <Predicate = (!exitcond6 & tmp_319 == 1)> <Delay = 0.00>
ST_20 : Operation 2140 [2/2] (3.25ns)   --->   "%alphas_V_1_load = load i6* %alphas_V_1_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2140 'load' 'alphas_V_1_load' <Predicate = (!exitcond6 & tmp_319 == 1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_20 : Operation 2141 [1/1] (0.00ns)   --->   "%alphas_V_0_addr = getelementptr [11 x i7]* @alphas_V_0, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2141 'getelementptr' 'alphas_V_0_addr' <Predicate = (!exitcond6 & tmp_319 == 0)> <Delay = 0.00>
ST_20 : Operation 2142 [2/2] (3.25ns)   --->   "%alphas_V_0_load = load i7* %alphas_V_0_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2142 'load' 'alphas_V_0_load' <Predicate = (!exitcond6 & tmp_319 == 0)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_20 : Operation 2143 [1/1] (0.00ns)   --->   "%alphas_V_15_addr = getelementptr [11 x i5]* @alphas_V_15, i64 0, i64 %newIndex7" [ADSD/Classifier.cpp:103]   --->   Operation 2143 'getelementptr' 'alphas_V_15_addr' <Predicate = (!exitcond6 & tmp_319 == 15)> <Delay = 0.00>
ST_20 : Operation 2144 [2/2] (3.25ns)   --->   "%alphas_V_15_load = load i5* %alphas_V_15_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2144 'load' 'alphas_V_15_load' <Predicate = (!exitcond6 & tmp_319 == 15)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>

State 21 <SV = 14> <Delay = 3.25>
ST_21 : Operation 2145 [1/2] (3.25ns)   --->   "%sv_norms_V_14_load = load i27* %sv_norms_V_14_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2145 'load' 'sv_norms_V_14_load' <Predicate = (!exitcond6 & tmp_319 == 14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2146 [1/1] (0.00ns)   --->   "%sv_norms_V_14_load_c = zext i27 %sv_norms_V_14_load to i30" [ADSD/Classifier.cpp:103]   --->   Operation 2146 'zext' 'sv_norms_V_14_load_c' <Predicate = (!exitcond6 & tmp_319 == 14)> <Delay = 0.00>
ST_21 : Operation 2147 [1/1] (2.19ns)   --->   "br label %ap_fixed_base.exit6250" [ADSD/Classifier.cpp:103]   --->   Operation 2147 'br' <Predicate = (!exitcond6 & tmp_319 == 14)> <Delay = 2.19>
ST_21 : Operation 2148 [1/2] (3.25ns)   --->   "%sv_norms_V_13_load = load i28* %sv_norms_V_13_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2148 'load' 'sv_norms_V_13_load' <Predicate = (!exitcond6 & tmp_319 == 13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2149 [1/1] (0.00ns)   --->   "%sv_norms_V_13_load_c = zext i28 %sv_norms_V_13_load to i30" [ADSD/Classifier.cpp:103]   --->   Operation 2149 'zext' 'sv_norms_V_13_load_c' <Predicate = (!exitcond6 & tmp_319 == 13)> <Delay = 0.00>
ST_21 : Operation 2150 [1/1] (2.19ns)   --->   "br label %ap_fixed_base.exit6250" [ADSD/Classifier.cpp:103]   --->   Operation 2150 'br' <Predicate = (!exitcond6 & tmp_319 == 13)> <Delay = 2.19>
ST_21 : Operation 2151 [1/2] (3.25ns)   --->   "%sv_norms_V_12_load = load i29* %sv_norms_V_12_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2151 'load' 'sv_norms_V_12_load' <Predicate = (!exitcond6 & tmp_319 == 12)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2152 [1/1] (0.00ns)   --->   "%sv_norms_V_12_load_c = zext i29 %sv_norms_V_12_load to i30" [ADSD/Classifier.cpp:103]   --->   Operation 2152 'zext' 'sv_norms_V_12_load_c' <Predicate = (!exitcond6 & tmp_319 == 12)> <Delay = 0.00>
ST_21 : Operation 2153 [1/1] (2.19ns)   --->   "br label %ap_fixed_base.exit6250" [ADSD/Classifier.cpp:103]   --->   Operation 2153 'br' <Predicate = (!exitcond6 & tmp_319 == 12)> <Delay = 2.19>
ST_21 : Operation 2154 [1/2] (3.25ns)   --->   "%sv_norms_V_11_load = load i28* %sv_norms_V_11_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2154 'load' 'sv_norms_V_11_load' <Predicate = (!exitcond6 & tmp_319 == 11)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2155 [1/1] (0.00ns)   --->   "%sv_norms_V_11_load_c = sext i28 %sv_norms_V_11_load to i30" [ADSD/Classifier.cpp:103]   --->   Operation 2155 'sext' 'sv_norms_V_11_load_c' <Predicate = (!exitcond6 & tmp_319 == 11)> <Delay = 0.00>
ST_21 : Operation 2156 [1/1] (2.19ns)   --->   "br label %ap_fixed_base.exit6250" [ADSD/Classifier.cpp:103]   --->   Operation 2156 'br' <Predicate = (!exitcond6 & tmp_319 == 11)> <Delay = 2.19>
ST_21 : Operation 2157 [1/2] (3.25ns)   --->   "%sv_norms_V_10_load = load i28* %sv_norms_V_10_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2157 'load' 'sv_norms_V_10_load' <Predicate = (!exitcond6 & tmp_319 == 10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2158 [1/1] (0.00ns)   --->   "%sv_norms_V_10_load_c = zext i28 %sv_norms_V_10_load to i30" [ADSD/Classifier.cpp:103]   --->   Operation 2158 'zext' 'sv_norms_V_10_load_c' <Predicate = (!exitcond6 & tmp_319 == 10)> <Delay = 0.00>
ST_21 : Operation 2159 [1/1] (2.19ns)   --->   "br label %ap_fixed_base.exit6250" [ADSD/Classifier.cpp:103]   --->   Operation 2159 'br' <Predicate = (!exitcond6 & tmp_319 == 10)> <Delay = 2.19>
ST_21 : Operation 2160 [1/2] (3.25ns)   --->   "%sv_norms_V_9_load = load i29* %sv_norms_V_9_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2160 'load' 'sv_norms_V_9_load' <Predicate = (!exitcond6 & tmp_319 == 9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2161 [1/1] (0.00ns)   --->   "%sv_norms_V_9_load_ca = zext i29 %sv_norms_V_9_load to i30" [ADSD/Classifier.cpp:103]   --->   Operation 2161 'zext' 'sv_norms_V_9_load_ca' <Predicate = (!exitcond6 & tmp_319 == 9)> <Delay = 0.00>
ST_21 : Operation 2162 [1/1] (2.19ns)   --->   "br label %ap_fixed_base.exit6250" [ADSD/Classifier.cpp:103]   --->   Operation 2162 'br' <Predicate = (!exitcond6 & tmp_319 == 9)> <Delay = 2.19>
ST_21 : Operation 2163 [1/2] (3.25ns)   --->   "%sv_norms_V_8_load = load i29* %sv_norms_V_8_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2163 'load' 'sv_norms_V_8_load' <Predicate = (!exitcond6 & tmp_319 == 8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2164 [1/1] (0.00ns)   --->   "%sv_norms_V_8_load_ca = zext i29 %sv_norms_V_8_load to i30" [ADSD/Classifier.cpp:103]   --->   Operation 2164 'zext' 'sv_norms_V_8_load_ca' <Predicate = (!exitcond6 & tmp_319 == 8)> <Delay = 0.00>
ST_21 : Operation 2165 [1/1] (2.19ns)   --->   "br label %ap_fixed_base.exit6250" [ADSD/Classifier.cpp:103]   --->   Operation 2165 'br' <Predicate = (!exitcond6 & tmp_319 == 8)> <Delay = 2.19>
ST_21 : Operation 2166 [1/2] (3.25ns)   --->   "%sv_norms_V_7_load = load i27* %sv_norms_V_7_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2166 'load' 'sv_norms_V_7_load' <Predicate = (!exitcond6 & tmp_319 == 7)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2167 [1/1] (0.00ns)   --->   "%sv_norms_V_7_load_ca = zext i27 %sv_norms_V_7_load to i30" [ADSD/Classifier.cpp:103]   --->   Operation 2167 'zext' 'sv_norms_V_7_load_ca' <Predicate = (!exitcond6 & tmp_319 == 7)> <Delay = 0.00>
ST_21 : Operation 2168 [1/1] (2.19ns)   --->   "br label %ap_fixed_base.exit6250" [ADSD/Classifier.cpp:103]   --->   Operation 2168 'br' <Predicate = (!exitcond6 & tmp_319 == 7)> <Delay = 2.19>
ST_21 : Operation 2169 [1/2] (3.25ns)   --->   "%sv_norms_V_6_load = load i29* %sv_norms_V_6_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2169 'load' 'sv_norms_V_6_load' <Predicate = (!exitcond6 & tmp_319 == 6)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2170 [1/1] (0.00ns)   --->   "%sv_norms_V_6_load_ca = zext i29 %sv_norms_V_6_load to i30" [ADSD/Classifier.cpp:103]   --->   Operation 2170 'zext' 'sv_norms_V_6_load_ca' <Predicate = (!exitcond6 & tmp_319 == 6)> <Delay = 0.00>
ST_21 : Operation 2171 [1/1] (2.19ns)   --->   "br label %ap_fixed_base.exit6250" [ADSD/Classifier.cpp:103]   --->   Operation 2171 'br' <Predicate = (!exitcond6 & tmp_319 == 6)> <Delay = 2.19>
ST_21 : Operation 2172 [1/2] (3.25ns)   --->   "%sv_norms_V_5_load = load i28* %sv_norms_V_5_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2172 'load' 'sv_norms_V_5_load' <Predicate = (!exitcond6 & tmp_319 == 5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2173 [1/1] (0.00ns)   --->   "%sv_norms_V_5_load_ca = zext i28 %sv_norms_V_5_load to i30" [ADSD/Classifier.cpp:103]   --->   Operation 2173 'zext' 'sv_norms_V_5_load_ca' <Predicate = (!exitcond6 & tmp_319 == 5)> <Delay = 0.00>
ST_21 : Operation 2174 [1/1] (2.19ns)   --->   "br label %ap_fixed_base.exit6250" [ADSD/Classifier.cpp:103]   --->   Operation 2174 'br' <Predicate = (!exitcond6 & tmp_319 == 5)> <Delay = 2.19>
ST_21 : Operation 2175 [1/2] (3.25ns)   --->   "%sv_norms_V_4_load = load i28* %sv_norms_V_4_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2175 'load' 'sv_norms_V_4_load' <Predicate = (!exitcond6 & tmp_319 == 4)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2176 [1/1] (0.00ns)   --->   "%sv_norms_V_4_load_ca = zext i28 %sv_norms_V_4_load to i30" [ADSD/Classifier.cpp:103]   --->   Operation 2176 'zext' 'sv_norms_V_4_load_ca' <Predicate = (!exitcond6 & tmp_319 == 4)> <Delay = 0.00>
ST_21 : Operation 2177 [1/1] (2.19ns)   --->   "br label %ap_fixed_base.exit6250" [ADSD/Classifier.cpp:103]   --->   Operation 2177 'br' <Predicate = (!exitcond6 & tmp_319 == 4)> <Delay = 2.19>
ST_21 : Operation 2178 [1/2] (3.25ns)   --->   "%sv_norms_V_3_load = load i28* %sv_norms_V_3_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2178 'load' 'sv_norms_V_3_load' <Predicate = (!exitcond6 & tmp_319 == 3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2179 [1/1] (0.00ns)   --->   "%sv_norms_V_3_load_ca = zext i28 %sv_norms_V_3_load to i30" [ADSD/Classifier.cpp:103]   --->   Operation 2179 'zext' 'sv_norms_V_3_load_ca' <Predicate = (!exitcond6 & tmp_319 == 3)> <Delay = 0.00>
ST_21 : Operation 2180 [1/1] (2.19ns)   --->   "br label %ap_fixed_base.exit6250" [ADSD/Classifier.cpp:103]   --->   Operation 2180 'br' <Predicate = (!exitcond6 & tmp_319 == 3)> <Delay = 2.19>
ST_21 : Operation 2181 [1/2] (3.25ns)   --->   "%sv_norms_V_2_load = load i30* %sv_norms_V_2_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2181 'load' 'sv_norms_V_2_load' <Predicate = (!exitcond6 & tmp_319 == 2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2182 [1/1] (2.19ns)   --->   "br label %ap_fixed_base.exit6250" [ADSD/Classifier.cpp:103]   --->   Operation 2182 'br' <Predicate = (!exitcond6 & tmp_319 == 2)> <Delay = 2.19>
ST_21 : Operation 2183 [1/2] (3.25ns)   --->   "%sv_norms_V_1_load = load i28* %sv_norms_V_1_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2183 'load' 'sv_norms_V_1_load' <Predicate = (!exitcond6 & tmp_319 == 1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2184 [1/1] (0.00ns)   --->   "%sv_norms_V_1_load_ca = zext i28 %sv_norms_V_1_load to i30" [ADSD/Classifier.cpp:103]   --->   Operation 2184 'zext' 'sv_norms_V_1_load_ca' <Predicate = (!exitcond6 & tmp_319 == 1)> <Delay = 0.00>
ST_21 : Operation 2185 [1/1] (2.19ns)   --->   "br label %ap_fixed_base.exit6250" [ADSD/Classifier.cpp:103]   --->   Operation 2185 'br' <Predicate = (!exitcond6 & tmp_319 == 1)> <Delay = 2.19>
ST_21 : Operation 2186 [1/2] (3.25ns)   --->   "%sv_norms_V_0_load = load i30* %sv_norms_V_0_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2186 'load' 'sv_norms_V_0_load' <Predicate = (!exitcond6 & tmp_319 == 0)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2187 [1/1] (2.19ns)   --->   "br label %ap_fixed_base.exit6250" [ADSD/Classifier.cpp:103]   --->   Operation 2187 'br' <Predicate = (!exitcond6 & tmp_319 == 0)> <Delay = 2.19>
ST_21 : Operation 2188 [1/2] (3.25ns)   --->   "%sv_norms_V_15_load = load i30* %sv_norms_V_15_addr, align 4" [ADSD/Classifier.cpp:103]   --->   Operation 2188 'load' 'sv_norms_V_15_load' <Predicate = (!exitcond6 & tmp_319 == 15)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2189 [1/1] (2.19ns)   --->   "br label %ap_fixed_base.exit6250" [ADSD/Classifier.cpp:103]   --->   Operation 2189 'br' <Predicate = (!exitcond6 & tmp_319 == 15)> <Delay = 2.19>
ST_21 : Operation 2190 [1/2] (3.25ns)   --->   "%alphas_V_14_load = load i6* %alphas_V_14_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2190 'load' 'alphas_V_14_load' <Predicate = (!exitcond6 & tmp_319 == 14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2191 [1/1] (0.00ns)   --->   "%alphas_V_14_load_i_c = sext i6 %alphas_V_14_load to i8" [ADSD/Classifier.cpp:103]   --->   Operation 2191 'sext' 'alphas_V_14_load_i_c' <Predicate = (!exitcond6 & tmp_319 == 14)> <Delay = 0.00>
ST_21 : Operation 2192 [1/1] (2.19ns)   --->   "br label %"aesl_mux_load.16[11 x i8]P.i32.i64.exit""   --->   Operation 2192 'br' <Predicate = (!exitcond6 & tmp_319 == 14)> <Delay = 2.19>
ST_21 : Operation 2193 [1/2] (3.25ns)   --->   "%alphas_V_13_load = load i5* %alphas_V_13_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2193 'load' 'alphas_V_13_load' <Predicate = (!exitcond6 & tmp_319 == 13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2194 [1/1] (0.00ns)   --->   "%alphas_V_13_load_i_c = sext i5 %alphas_V_13_load to i8" [ADSD/Classifier.cpp:103]   --->   Operation 2194 'sext' 'alphas_V_13_load_i_c' <Predicate = (!exitcond6 & tmp_319 == 13)> <Delay = 0.00>
ST_21 : Operation 2195 [1/1] (2.19ns)   --->   "br label %"aesl_mux_load.16[11 x i8]P.i32.i64.exit""   --->   Operation 2195 'br' <Predicate = (!exitcond6 & tmp_319 == 13)> <Delay = 2.19>
ST_21 : Operation 2196 [1/2] (3.25ns)   --->   "%alphas_V_12_load = load i5* %alphas_V_12_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2196 'load' 'alphas_V_12_load' <Predicate = (!exitcond6 & tmp_319 == 12)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2197 [1/1] (0.00ns)   --->   "%alphas_V_12_load_i_c = sext i5 %alphas_V_12_load to i8" [ADSD/Classifier.cpp:103]   --->   Operation 2197 'sext' 'alphas_V_12_load_i_c' <Predicate = (!exitcond6 & tmp_319 == 12)> <Delay = 0.00>
ST_21 : Operation 2198 [1/1] (2.19ns)   --->   "br label %"aesl_mux_load.16[11 x i8]P.i32.i64.exit""   --->   Operation 2198 'br' <Predicate = (!exitcond6 & tmp_319 == 12)> <Delay = 2.19>
ST_21 : Operation 2199 [1/2] (3.25ns)   --->   "%alphas_V_11_load = load i7* %alphas_V_11_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2199 'load' 'alphas_V_11_load' <Predicate = (!exitcond6 & tmp_319 == 11)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2200 [1/1] (0.00ns)   --->   "%alphas_V_11_load_i_c = sext i7 %alphas_V_11_load to i8" [ADSD/Classifier.cpp:103]   --->   Operation 2200 'sext' 'alphas_V_11_load_i_c' <Predicate = (!exitcond6 & tmp_319 == 11)> <Delay = 0.00>
ST_21 : Operation 2201 [1/1] (2.19ns)   --->   "br label %"aesl_mux_load.16[11 x i8]P.i32.i64.exit""   --->   Operation 2201 'br' <Predicate = (!exitcond6 & tmp_319 == 11)> <Delay = 2.19>
ST_21 : Operation 2202 [1/2] (3.25ns)   --->   "%alphas_V_10_load = load i6* %alphas_V_10_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2202 'load' 'alphas_V_10_load' <Predicate = (!exitcond6 & tmp_319 == 10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2203 [1/1] (0.00ns)   --->   "%alphas_V_10_load_i_c = sext i6 %alphas_V_10_load to i8" [ADSD/Classifier.cpp:103]   --->   Operation 2203 'sext' 'alphas_V_10_load_i_c' <Predicate = (!exitcond6 & tmp_319 == 10)> <Delay = 0.00>
ST_21 : Operation 2204 [1/1] (2.19ns)   --->   "br label %"aesl_mux_load.16[11 x i8]P.i32.i64.exit""   --->   Operation 2204 'br' <Predicate = (!exitcond6 & tmp_319 == 10)> <Delay = 2.19>
ST_21 : Operation 2205 [1/2] (3.25ns)   --->   "%alphas_V_9_load = load i5* %alphas_V_9_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2205 'load' 'alphas_V_9_load' <Predicate = (!exitcond6 & tmp_319 == 9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2206 [1/1] (0.00ns)   --->   "%alphas_V_9_load_i_ca = sext i5 %alphas_V_9_load to i8" [ADSD/Classifier.cpp:103]   --->   Operation 2206 'sext' 'alphas_V_9_load_i_ca' <Predicate = (!exitcond6 & tmp_319 == 9)> <Delay = 0.00>
ST_21 : Operation 2207 [1/1] (2.19ns)   --->   "br label %"aesl_mux_load.16[11 x i8]P.i32.i64.exit""   --->   Operation 2207 'br' <Predicate = (!exitcond6 & tmp_319 == 9)> <Delay = 2.19>
ST_21 : Operation 2208 [1/2] (3.25ns)   --->   "%alphas_V_8_load = load i5* %alphas_V_8_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2208 'load' 'alphas_V_8_load' <Predicate = (!exitcond6 & tmp_319 == 8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2209 [1/1] (0.00ns)   --->   "%alphas_V_8_load_i_ca = sext i5 %alphas_V_8_load to i8" [ADSD/Classifier.cpp:103]   --->   Operation 2209 'sext' 'alphas_V_8_load_i_ca' <Predicate = (!exitcond6 & tmp_319 == 8)> <Delay = 0.00>
ST_21 : Operation 2210 [1/1] (2.19ns)   --->   "br label %"aesl_mux_load.16[11 x i8]P.i32.i64.exit""   --->   Operation 2210 'br' <Predicate = (!exitcond6 & tmp_319 == 8)> <Delay = 2.19>
ST_21 : Operation 2211 [1/2] (3.25ns)   --->   "%alphas_V_7_load = load i6* %alphas_V_7_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2211 'load' 'alphas_V_7_load' <Predicate = (!exitcond6 & tmp_319 == 7)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2212 [1/1] (0.00ns)   --->   "%alphas_V_7_load_i_ca = sext i6 %alphas_V_7_load to i8" [ADSD/Classifier.cpp:103]   --->   Operation 2212 'sext' 'alphas_V_7_load_i_ca' <Predicate = (!exitcond6 & tmp_319 == 7)> <Delay = 0.00>
ST_21 : Operation 2213 [1/1] (2.19ns)   --->   "br label %"aesl_mux_load.16[11 x i8]P.i32.i64.exit""   --->   Operation 2213 'br' <Predicate = (!exitcond6 & tmp_319 == 7)> <Delay = 2.19>
ST_21 : Operation 2214 [1/2] (3.25ns)   --->   "%alphas_V_6_load = load i5* %alphas_V_6_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2214 'load' 'alphas_V_6_load' <Predicate = (!exitcond6 & tmp_319 == 6)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2215 [1/1] (0.00ns)   --->   "%alphas_V_6_load_i_ca = sext i5 %alphas_V_6_load to i8" [ADSD/Classifier.cpp:103]   --->   Operation 2215 'sext' 'alphas_V_6_load_i_ca' <Predicate = (!exitcond6 & tmp_319 == 6)> <Delay = 0.00>
ST_21 : Operation 2216 [1/1] (2.19ns)   --->   "br label %"aesl_mux_load.16[11 x i8]P.i32.i64.exit""   --->   Operation 2216 'br' <Predicate = (!exitcond6 & tmp_319 == 6)> <Delay = 2.19>
ST_21 : Operation 2217 [1/2] (3.25ns)   --->   "%alphas_V_5_load = load i5* %alphas_V_5_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2217 'load' 'alphas_V_5_load' <Predicate = (!exitcond6 & tmp_319 == 5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2218 [1/1] (0.00ns)   --->   "%alphas_V_5_load_i_ca = sext i5 %alphas_V_5_load to i8" [ADSD/Classifier.cpp:103]   --->   Operation 2218 'sext' 'alphas_V_5_load_i_ca' <Predicate = (!exitcond6 & tmp_319 == 5)> <Delay = 0.00>
ST_21 : Operation 2219 [1/1] (2.19ns)   --->   "br label %"aesl_mux_load.16[11 x i8]P.i32.i64.exit""   --->   Operation 2219 'br' <Predicate = (!exitcond6 & tmp_319 == 5)> <Delay = 2.19>
ST_21 : Operation 2220 [1/2] (3.25ns)   --->   "%alphas_V_4_load = load i6* %alphas_V_4_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2220 'load' 'alphas_V_4_load' <Predicate = (!exitcond6 & tmp_319 == 4)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2221 [1/1] (0.00ns)   --->   "%alphas_V_4_load_i_ca = sext i6 %alphas_V_4_load to i8" [ADSD/Classifier.cpp:103]   --->   Operation 2221 'sext' 'alphas_V_4_load_i_ca' <Predicate = (!exitcond6 & tmp_319 == 4)> <Delay = 0.00>
ST_21 : Operation 2222 [1/1] (2.19ns)   --->   "br label %"aesl_mux_load.16[11 x i8]P.i32.i64.exit""   --->   Operation 2222 'br' <Predicate = (!exitcond6 & tmp_319 == 4)> <Delay = 2.19>
ST_21 : Operation 2223 [1/2] (3.25ns)   --->   "%alphas_V_3_load = load i8* %alphas_V_3_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2223 'load' 'alphas_V_3_load' <Predicate = (!exitcond6 & tmp_319 == 3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2224 [1/1] (2.19ns)   --->   "br label %"aesl_mux_load.16[11 x i8]P.i32.i64.exit""   --->   Operation 2224 'br' <Predicate = (!exitcond6 & tmp_319 == 3)> <Delay = 2.19>
ST_21 : Operation 2225 [1/2] (3.25ns)   --->   "%alphas_V_2_load = load i6* %alphas_V_2_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2225 'load' 'alphas_V_2_load' <Predicate = (!exitcond6 & tmp_319 == 2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2226 [1/1] (0.00ns)   --->   "%alphas_V_2_load_i_ca = sext i6 %alphas_V_2_load to i8" [ADSD/Classifier.cpp:103]   --->   Operation 2226 'sext' 'alphas_V_2_load_i_ca' <Predicate = (!exitcond6 & tmp_319 == 2)> <Delay = 0.00>
ST_21 : Operation 2227 [1/1] (2.19ns)   --->   "br label %"aesl_mux_load.16[11 x i8]P.i32.i64.exit""   --->   Operation 2227 'br' <Predicate = (!exitcond6 & tmp_319 == 2)> <Delay = 2.19>
ST_21 : Operation 2228 [1/2] (3.25ns)   --->   "%alphas_V_1_load = load i6* %alphas_V_1_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2228 'load' 'alphas_V_1_load' <Predicate = (!exitcond6 & tmp_319 == 1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2229 [1/1] (0.00ns)   --->   "%alphas_V_1_load_i_ca = sext i6 %alphas_V_1_load to i8" [ADSD/Classifier.cpp:103]   --->   Operation 2229 'sext' 'alphas_V_1_load_i_ca' <Predicate = (!exitcond6 & tmp_319 == 1)> <Delay = 0.00>
ST_21 : Operation 2230 [1/1] (2.19ns)   --->   "br label %"aesl_mux_load.16[11 x i8]P.i32.i64.exit""   --->   Operation 2230 'br' <Predicate = (!exitcond6 & tmp_319 == 1)> <Delay = 2.19>
ST_21 : Operation 2231 [1/2] (3.25ns)   --->   "%alphas_V_0_load = load i7* %alphas_V_0_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2231 'load' 'alphas_V_0_load' <Predicate = (!exitcond6 & tmp_319 == 0)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2232 [1/1] (0.00ns)   --->   "%alphas_V_0_load_i_ca = sext i7 %alphas_V_0_load to i8" [ADSD/Classifier.cpp:103]   --->   Operation 2232 'sext' 'alphas_V_0_load_i_ca' <Predicate = (!exitcond6 & tmp_319 == 0)> <Delay = 0.00>
ST_21 : Operation 2233 [1/1] (2.19ns)   --->   "br label %"aesl_mux_load.16[11 x i8]P.i32.i64.exit""   --->   Operation 2233 'br' <Predicate = (!exitcond6 & tmp_319 == 0)> <Delay = 2.19>
ST_21 : Operation 2234 [1/2] (3.25ns)   --->   "%alphas_V_15_load = load i5* %alphas_V_15_addr, align 1" [ADSD/Classifier.cpp:103]   --->   Operation 2234 'load' 'alphas_V_15_load' <Predicate = (!exitcond6 & tmp_319 == 15)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 11> <ROM>
ST_21 : Operation 2235 [1/1] (0.00ns)   --->   "%alphas_V_15_load_i_c = sext i5 %alphas_V_15_load to i8" [ADSD/Classifier.cpp:103]   --->   Operation 2235 'sext' 'alphas_V_15_load_i_c' <Predicate = (!exitcond6 & tmp_319 == 15)> <Delay = 0.00>
ST_21 : Operation 2236 [1/1] (2.19ns)   --->   "br label %"aesl_mux_load.16[11 x i8]P.i32.i64.exit""   --->   Operation 2236 'br' <Predicate = (!exitcond6 & tmp_319 == 15)> <Delay = 2.19>

State 22 <SV = 15> <Delay = 7.16>
ST_22 : Operation 2237 [1/1] (0.00ns)   --->   "%p_Val2_4 = phi i30 [ %sv_norms_V_0_load, %branch144 ], [ %sv_norms_V_1_load_ca, %branch145 ], [ %sv_norms_V_2_load, %branch146 ], [ %sv_norms_V_3_load_ca, %branch147 ], [ %sv_norms_V_4_load_ca, %branch148 ], [ %sv_norms_V_5_load_ca, %branch149 ], [ %sv_norms_V_6_load_ca, %branch150 ], [ %sv_norms_V_7_load_ca, %branch151 ], [ %sv_norms_V_8_load_ca, %branch152 ], [ %sv_norms_V_9_load_ca, %branch153 ], [ %sv_norms_V_10_load_c, %branch154 ], [ %sv_norms_V_11_load_c, %branch155 ], [ %sv_norms_V_12_load_c, %branch156 ], [ %sv_norms_V_13_load_c, %branch157 ], [ %sv_norms_V_14_load_c, %branch158 ], [ %sv_norms_V_15_load, %branch159 ]" [ADSD/Classifier.cpp:103]   --->   Operation 2237 'phi' 'p_Val2_4' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_22 : Operation 2238 [1/1] (0.00ns)   --->   "%p_Val2_5_cast = zext i30 %p_Val2_4 to i32" [ADSD/Classifier.cpp:103]   --->   Operation 2238 'zext' 'p_Val2_5_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_22 : Operation 2239 [1/1] (2.06ns)   --->   "%tmp_277 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %dot_products_0_V, i32 %dot_products_1_V, i32 %dot_products_2_V, i32 %dot_products_3_V, i32 %dot_products_4_V, i32 %dot_products_5_V, i32 %dot_products_6_V, i32 %dot_products_7_V, i32 %dot_products_8_V, i32 %dot_products_9_V, i32 %dot_products_10_V, i32 %dot_products_11_V, i32 %dot_products_12_V, i32 %dot_products_13_V, i32 %dot_products_14_V, i32 %dot_products_15_V, i4 %tmp_319)" [ADSD/Classifier.cpp:95]   --->   Operation 2239 'mux' 'tmp_277' <Predicate = (!exitcond6)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_Val2_s = add i32 %p_Val2_5_cast, %p_Val2_3_cast" [ADSD/Classifier.cpp:106]   --->   Operation 2240 'add' 'p_Val2_s' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2241 [1/1] (0.00ns)   --->   "%p_Val2_5 = shl i32 %tmp_277, 1" [ADSD/Classifier.cpp:106]   --->   Operation 2241 'shl' 'p_Val2_5' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_22 : Operation 2242 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%dist_sq_V = sub i32 %p_Val2_s, %p_Val2_5" [ADSD/Classifier.cpp:106]   --->   Operation 2242 'sub' 'dist_sq_V' <Predicate = (!exitcond6)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2243 [1/1] (0.00ns)   --->   "%tmp_321 = trunc i32 %dist_sq_V to i31" [ADSD/Classifier.cpp:106]   --->   Operation 2243 'trunc' 'tmp_321' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_22 : Operation 2244 [1/1] (0.00ns)   --->   "%tmp_322 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %dist_sq_V, i32 31)" [ADSD/Classifier.cpp:109]   --->   Operation 2244 'bitselect' 'tmp_322' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_22 : Operation 2245 [1/1] (0.73ns)   --->   "%p_Val2_s_55 = select i1 %tmp_322, i31 0, i31 %tmp_321" [ADSD/Classifier.cpp:109]   --->   Operation 2245 'select' 'p_Val2_s_55' <Predicate = (!exitcond6)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 2246 [1/1] (0.00ns)   --->   "%UnifiedRetVal_i = phi i8 [ %alphas_V_0_load_i_ca, %case0.i ], [ %alphas_V_1_load_i_ca, %case1.i ], [ %alphas_V_2_load_i_ca, %case2.i ], [ %alphas_V_3_load, %case3.i ], [ %alphas_V_4_load_i_ca, %case4.i ], [ %alphas_V_5_load_i_ca, %case5.i ], [ %alphas_V_6_load_i_ca, %case6.i ], [ %alphas_V_7_load_i_ca, %case7.i ], [ %alphas_V_8_load_i_ca, %case8.i ], [ %alphas_V_9_load_i_ca, %case9.i ], [ %alphas_V_10_load_i_c, %case10.i ], [ %alphas_V_11_load_i_c, %case11.i ], [ %alphas_V_12_load_i_c, %case12.i ], [ %alphas_V_13_load_i_c, %case13.i ], [ %alphas_V_14_load_i_c, %case14.i ], [ %alphas_V_15_load_i_c, %case15.i ]" [ADSD/Classifier.cpp:103]   --->   Operation 2246 'phi' 'UnifiedRetVal_i' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2247 [1/1] (1.42ns)   --->   "switch i4 %tmp_319, label %branch15 [
    i4 0, label %"aesl_mux_load.16[11 x i8]P.i32.i64.exit.compute_exp.exit885_crit_edge"
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [ADSD/Classifier.cpp:112]   --->   Operation 2247 'switch' <Predicate = true> <Delay = 1.42>

State 23 <SV = 16> <Delay = 5.22>
ST_23 : Operation 2248 [1/1] (0.00ns)   --->   "%OP2_V_cast1 = zext i31 %p_Val2_s_55 to i35" [ADSD/Classifier.cpp:111]   --->   Operation 2248 'zext' 'OP2_V_cast1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_23 : Operation 2249 [1/1] (0.00ns)   --->   "%p_shl = call i33 @_ssdm_op_BitConcatenate.i33.i31.i2(i31 %p_Val2_s_55, i2 0)" [ADSD/Classifier.cpp:111]   --->   Operation 2249 'bitconcatenate' 'p_shl' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_23 : Operation 2250 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i33 %p_shl to i34" [ADSD/Classifier.cpp:111]   --->   Operation 2250 'zext' 'p_shl_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_23 : Operation 2251 [1/1] (2.59ns)   --->   "%p_neg = sub i34 0, %p_shl_cast" [ADSD/Classifier.cpp:111]   --->   Operation 2251 'sub' 'p_neg' <Predicate = (!exitcond6)> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2252 [1/1] (0.00ns)   --->   "%p_neg_cast = zext i34 %p_neg to i35" [ADSD/Classifier.cpp:111]   --->   Operation 2252 'zext' 'p_neg_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_23 : Operation 2253 [1/1] (2.63ns)   --->   "%p_Val2_6 = sub i35 %p_neg_cast, %OP2_V_cast1" [ADSD/Classifier.cpp:111]   --->   Operation 2253 'sub' 'p_Val2_6' <Predicate = (!exitcond6)> <Delay = 2.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2254 [1/1] (0.00ns)   --->   "%tmp_279 = call i16 @_ssdm_op_PartSelect.i16.i35.i32.i32(i35 %p_Val2_6, i32 16, i32 31)" [ADSD/Classifier.cpp:111]   --->   Operation 2254 'partselect' 'tmp_279' <Predicate = (!exitcond6)> <Delay = 0.00>

State 24 <SV = 17> <Delay = 6.80>
ST_24 : Operation 2255 [1/1] (0.00ns)   --->   "%p_Val2_7 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %tmp_279, i6 0)" [ADSD/Exp.cpp:47->ADSD/Classifier.cpp:111]   --->   Operation 2255 'bitconcatenate' 'p_Val2_7' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_24 : Operation 2256 [1/1] (0.00ns)   --->   "%p_Val2_9_cast = sext i22 %p_Val2_7 to i23" [ADSD/Exp.cpp:47->ADSD/Classifier.cpp:111]   --->   Operation 2256 'sext' 'p_Val2_9_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_24 : Operation 2257 [1/1] (2.25ns)   --->   "%p_Val2_9 = sub i23 0, %p_Val2_9_cast" [ADSD/Exp.cpp:47->ADSD/Classifier.cpp:111]   --->   Operation 2257 'sub' 'p_Val2_9' <Predicate = (!exitcond6)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2258 [1/1] (2.44ns)   --->   "%tmp_39 = icmp sgt i23 %p_Val2_9, 0" [ADSD/Exp.cpp:53->ADSD/Classifier.cpp:111]   --->   Operation 2258 'icmp' 'tmp_39' <Predicate = (!exitcond6)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2259 [1/1] (2.10ns)   --->   "br i1 %tmp_39, label %11, label %._crit_edge.i" [ADSD/Exp.cpp:53->ADSD/Classifier.cpp:111]   --->   Operation 2259 'br' <Predicate = (!exitcond6)> <Delay = 2.10>
ST_24 : Operation 2260 [1/1] (2.44ns)   --->   "%tmp_40 = icmp sgt i23 %p_Val2_9, 181704" [ADSD/Exp.cpp:56->ADSD/Classifier.cpp:111]   --->   Operation 2260 'icmp' 'tmp_40' <Predicate = (!exitcond6 & tmp_39)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2261 [1/1] (2.10ns)   --->   "br i1 %tmp_40, label %12, label %._crit_edge.i" [ADSD/Exp.cpp:56->ADSD/Classifier.cpp:111]   --->   Operation 2261 'br' <Predicate = (!exitcond6 & tmp_39)> <Delay = 2.10>
ST_24 : Operation 2262 [1/1] (2.44ns)   --->   "%tmp_41 = icmp sgt i23 %p_Val2_9, 363408" [ADSD/Exp.cpp:57->ADSD/Classifier.cpp:111]   --->   Operation 2262 'icmp' 'tmp_41' <Predicate = (!exitcond6 & tmp_39 & tmp_40)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2263 [1/1] (2.10ns)   --->   "br i1 %tmp_41, label %13, label %._crit_edge.i" [ADSD/Exp.cpp:57->ADSD/Classifier.cpp:111]   --->   Operation 2263 'br' <Predicate = (!exitcond6 & tmp_39 & tmp_40)> <Delay = 2.10>
ST_24 : Operation 2264 [1/1] (2.44ns)   --->   "%tmp_42 = icmp sgt i23 %p_Val2_9, 545113" [ADSD/Exp.cpp:58->ADSD/Classifier.cpp:111]   --->   Operation 2264 'icmp' 'tmp_42' <Predicate = (!exitcond6 & tmp_39 & tmp_40 & tmp_41)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2265 [1/1] (2.10ns)   --->   "br i1 %tmp_42, label %14, label %._crit_edge.i" [ADSD/Exp.cpp:58->ADSD/Classifier.cpp:111]   --->   Operation 2265 'br' <Predicate = (!exitcond6 & tmp_39 & tmp_40 & tmp_41)> <Delay = 2.10>
ST_24 : Operation 2266 [1/1] (2.44ns)   --->   "%tmp_43 = icmp sgt i23 %p_Val2_9, 726817" [ADSD/Exp.cpp:59->ADSD/Classifier.cpp:111]   --->   Operation 2266 'icmp' 'tmp_43' <Predicate = (!exitcond6 & tmp_39 & tmp_40 & tmp_41 & tmp_42)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2267 [1/1] (2.10ns)   --->   "br i1 %tmp_43, label %15, label %._crit_edge.i" [ADSD/Exp.cpp:59->ADSD/Classifier.cpp:111]   --->   Operation 2267 'br' <Predicate = (!exitcond6 & tmp_39 & tmp_40 & tmp_41 & tmp_42)> <Delay = 2.10>
ST_24 : Operation 2268 [1/1] (2.44ns)   --->   "%tmp_44 = icmp sgt i23 %p_Val2_9, 908521" [ADSD/Exp.cpp:60->ADSD/Classifier.cpp:111]   --->   Operation 2268 'icmp' 'tmp_44' <Predicate = (!exitcond6 & tmp_39 & tmp_40 & tmp_41 & tmp_42 & tmp_43)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2269 [1/1] (2.10ns)   --->   "br i1 %tmp_44, label %16, label %._crit_edge.i" [ADSD/Exp.cpp:60->ADSD/Classifier.cpp:111]   --->   Operation 2269 'br' <Predicate = (!exitcond6 & tmp_39 & tmp_40 & tmp_41 & tmp_42 & tmp_43)> <Delay = 2.10>
ST_24 : Operation 2270 [1/1] (2.44ns)   --->   "%tmp_45 = icmp sgt i23 %p_Val2_9, 1090226" [ADSD/Exp.cpp:61->ADSD/Classifier.cpp:111]   --->   Operation 2270 'icmp' 'tmp_45' <Predicate = (!exitcond6 & tmp_39 & tmp_40 & tmp_41 & tmp_42 & tmp_43 & tmp_44)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2271 [1/1] (2.10ns)   --->   "br i1 %tmp_45, label %17, label %._crit_edge.i" [ADSD/Exp.cpp:61->ADSD/Classifier.cpp:111]   --->   Operation 2271 'br' <Predicate = (!exitcond6 & tmp_39 & tmp_40 & tmp_41 & tmp_42 & tmp_43 & tmp_44)> <Delay = 2.10>
ST_24 : Operation 2272 [1/1] (2.44ns)   --->   "%tmp_46 = icmp sgt i23 %p_Val2_9, 1271930" [ADSD/Exp.cpp:62->ADSD/Classifier.cpp:111]   --->   Operation 2272 'icmp' 'tmp_46' <Predicate = (!exitcond6 & tmp_39 & tmp_40 & tmp_41 & tmp_42 & tmp_43 & tmp_44 & tmp_45)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2273 [1/1] (2.10ns)   --->   "br i1 %tmp_46, label %18, label %._crit_edge.i" [ADSD/Exp.cpp:62->ADSD/Classifier.cpp:111]   --->   Operation 2273 'br' <Predicate = (!exitcond6 & tmp_39 & tmp_40 & tmp_41 & tmp_42 & tmp_43 & tmp_44 & tmp_45)> <Delay = 2.10>
ST_24 : Operation 2274 [1/1] (2.44ns)   --->   "%tmp_47 = icmp sgt i23 %p_Val2_9, 1453634" [ADSD/Exp.cpp:63->ADSD/Classifier.cpp:111]   --->   Operation 2274 'icmp' 'tmp_47' <Predicate = (!exitcond6 & tmp_39 & tmp_40 & tmp_41 & tmp_42 & tmp_43 & tmp_44 & tmp_45 & tmp_46)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2275 [1/1] (2.10ns)   --->   "br i1 %tmp_47, label %19, label %._crit_edge.i" [ADSD/Exp.cpp:63->ADSD/Classifier.cpp:111]   --->   Operation 2275 'br' <Predicate = (!exitcond6 & tmp_39 & tmp_40 & tmp_41 & tmp_42 & tmp_43 & tmp_44 & tmp_45 & tmp_46)> <Delay = 2.10>
ST_24 : Operation 2276 [1/1] (2.44ns)   --->   "%tmp_48 = icmp sgt i23 %p_Val2_9, 1635339" [ADSD/Exp.cpp:64->ADSD/Classifier.cpp:111]   --->   Operation 2276 'icmp' 'tmp_48' <Predicate = (!exitcond6 & tmp_39 & tmp_40 & tmp_41 & tmp_42 & tmp_43 & tmp_44 & tmp_45 & tmp_46 & tmp_47)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2277 [1/1] (2.10ns)   --->   "br i1 %tmp_48, label %20, label %._crit_edge.i" [ADSD/Exp.cpp:64->ADSD/Classifier.cpp:111]   --->   Operation 2277 'br' <Predicate = (!exitcond6 & tmp_39 & tmp_40 & tmp_41 & tmp_42 & tmp_43 & tmp_44 & tmp_45 & tmp_46 & tmp_47)> <Delay = 2.10>
ST_24 : Operation 2278 [1/1] (2.44ns)   --->   "%tmp_49 = icmp sgt i23 %p_Val2_9, 1817043" [ADSD/Exp.cpp:65->ADSD/Classifier.cpp:111]   --->   Operation 2278 'icmp' 'tmp_49' <Predicate = (!exitcond6 & tmp_39 & tmp_40 & tmp_41 & tmp_42 & tmp_43 & tmp_44 & tmp_45 & tmp_46 & tmp_47 & tmp_48)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2279 [1/1] (2.10ns)   --->   "br i1 %tmp_49, label %21, label %._crit_edge.i" [ADSD/Exp.cpp:65->ADSD/Classifier.cpp:111]   --->   Operation 2279 'br' <Predicate = (!exitcond6 & tmp_39 & tmp_40 & tmp_41 & tmp_42 & tmp_43 & tmp_44 & tmp_45 & tmp_46 & tmp_47 & tmp_48)> <Delay = 2.10>
ST_24 : Operation 2280 [1/1] (2.44ns)   --->   "%tmp_50 = icmp sgt i23 %p_Val2_9, 1998748" [ADSD/Exp.cpp:66->ADSD/Classifier.cpp:111]   --->   Operation 2280 'icmp' 'tmp_50' <Predicate = (!exitcond6 & tmp_39 & tmp_40 & tmp_41 & tmp_42 & tmp_43 & tmp_44 & tmp_45 & tmp_46 & tmp_47 & tmp_48 & tmp_49)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2281 [1/1] (1.02ns)   --->   "%m_0_i = select i1 %tmp_50, i4 -4, i4 -5" [ADSD/Exp.cpp:66->ADSD/Classifier.cpp:111]   --->   Operation 2281 'select' 'm_0_i' <Predicate = (!exitcond6 & tmp_39 & tmp_40 & tmp_41 & tmp_42 & tmp_43 & tmp_44 & tmp_45 & tmp_46 & tmp_47 & tmp_48 & tmp_49)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2282 [1/1] (2.10ns)   --->   "br label %._crit_edge.i"   --->   Operation 2282 'br' <Predicate = (!exitcond6 & tmp_39 & tmp_40 & tmp_41 & tmp_42 & tmp_43 & tmp_44 & tmp_45 & tmp_46 & tmp_47 & tmp_48 & tmp_49)> <Delay = 2.10>

State 25 <SV = 18> <Delay = 7.12>
ST_25 : Operation 2283 [1/1] (0.00ns)   --->   "%m_11_i = phi i4 [ %m_0_i, %21 ], [ 0, %ap_fixed_base.exit6250 ], [ 1, %11 ], [ 2, %12 ], [ 3, %13 ], [ 4, %14 ], [ 5, %15 ], [ 6, %16 ], [ 7, %17 ], [ -8, %18 ], [ -7, %19 ], [ -6, %20 ]" [ADSD/Exp.cpp:66->ADSD/Classifier.cpp:111]   --->   Operation 2283 'phi' 'm_11_i' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_25 : Operation 2284 [1/1] (0.00ns) (grouped into LUT with out node Z_V)   --->   "%p_Val2_8 = call i25 @_ssdm_op_BitConcatenate.i25.i16.i9(i16 %tmp_279, i9 0)" [ADSD/Exp.cpp:96->ADSD/Classifier.cpp:111]   --->   Operation 2284 'bitconcatenate' 'p_Val2_8' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_25 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node Z_V)   --->   "%p_Val2_12_cast = sext i25 %p_Val2_8 to i26" [ADSD/Exp.cpp:96->ADSD/Classifier.cpp:111]   --->   Operation 2285 'sext' 'p_Val2_12_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_25 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node Z_V)   --->   "%p_Val2_10 = call i23 @_ssdm_op_Mux.ap_auto.16i23.i4(i23 0, i23 181704, i23 363408, i23 545113, i23 726817, i23 908521, i23 1090226, i23 1271930, i23 1453634, i23 1635339, i23 1817043, i23 1998748, i23 2180452, i23 2180452, i23 2180452, i23 2180452, i4 %m_11_i)" [ADSD/Exp.cpp:66->ADSD/Classifier.cpp:111]   --->   Operation 2286 'mux' 'p_Val2_10' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2287 [1/1] (0.00ns) (grouped into LUT with out node Z_V)   --->   "%p_Val2_11 = call i26 @_ssdm_op_BitConcatenate.i26.i23.i3(i23 %p_Val2_10, i3 0)" [ADSD/Exp.cpp:96->ADSD/Classifier.cpp:111]   --->   Operation 2287 'bitconcatenate' 'p_Val2_11' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_25 : Operation 2288 [1/1] (2.37ns) (out node of the LUT)   --->   "%Z_V = add i26 %p_Val2_12_cast, %p_Val2_11" [ADSD/Exp.cpp:96->ADSD/Classifier.cpp:111]   --->   Operation 2288 'add' 'Z_V' <Predicate = (!exitcond6)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2289 [1/1] (0.00ns)   --->   "%tmp_323 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %Z_V, i32 25)" [ADSD/Exp.cpp:114->ADSD/Classifier.cpp:111]   --->   Operation 2289 'bitselect' 'tmp_323' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_25 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node Z_V_1)   --->   "%tmp_297_cast_cast = select i1 %tmp_323, i26 1151976, i26 -1151976" [ADSD/Exp.cpp:114->ADSD/Classifier.cpp:111]   --->   Operation 2290 'select' 'tmp_297_cast_cast' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2291 [1/1] (2.37ns) (out node of the LUT)   --->   "%Z_V_1 = add i26 %Z_V, %tmp_297_cast_cast" [ADSD/Exp.cpp:114->ADSD/Classifier.cpp:111]   --->   Operation 2291 'add' 'Z_V_1' <Predicate = (!exitcond6)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2292 [1/1] (0.00ns)   --->   "%tmp_324 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %Z_V_1, i32 25)" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2292 'bitselect' 'tmp_324' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_25 : Operation 2293 [1/1] (0.00ns)   --->   "br i1 %tmp_324, label %23, label %22" [ADSD/Exp.cpp:114->ADSD/Classifier.cpp:111]   --->   Operation 2293 'br' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_25 : Operation 2294 [1/1] (2.37ns)   --->   "%p_Val2_40_1 = add i26 %Z_V_1, -535632" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2294 'add' 'p_Val2_40_1' <Predicate = (!exitcond6 & !tmp_324)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2295 [1/1] (2.37ns)   --->   "%p_Val2_36_1 = add i26 %Z_V_1, 535632" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2295 'add' 'p_Val2_36_1' <Predicate = (!exitcond6 & tmp_324)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 19> <Delay = 6.66>
ST_26 : Operation 2296 [1/1] (0.70ns)   --->   "%p_Val2_37_1 = select i1 %tmp_323, i22 -1978538, i22 -1345462" [ADSD/Exp.cpp:114->ADSD/Classifier.cpp:111]   --->   Operation 2296 'select' 'p_Val2_37_1' <Predicate = (!exitcond6 & !tmp_324)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2297 [1/1] (0.70ns)   --->   "%p_Val2_38_1 = select i1 %tmp_323, i22 -633076, i22 1899228" [ADSD/Exp.cpp:114->ADSD/Classifier.cpp:111]   --->   Operation 2297 'select' 'p_Val2_38_1' <Predicate = (!exitcond6 & !tmp_324)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2298 [1/1] (1.76ns)   --->   "br label %"operator>>.exit456.i.2_ifconv"" [ADSD/Exp.cpp:116->ADSD/Classifier.cpp:111]   --->   Operation 2298 'br' <Predicate = (!exitcond6 & !tmp_324)> <Delay = 1.76>
ST_26 : Operation 2299 [1/1] (0.70ns)   --->   "%p_Val2_31_1 = select i1 %tmp_323, i22 -1345462, i22 -1978538" [ADSD/Exp.cpp:114->ADSD/Classifier.cpp:111]   --->   Operation 2299 'select' 'p_Val2_31_1' <Predicate = (!exitcond6 & tmp_324)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2300 [1/1] (0.70ns)   --->   "%p_Val2_33_1 = select i1 %tmp_323, i22 -1899228, i22 633076" [ADSD/Exp.cpp:114->ADSD/Classifier.cpp:111]   --->   Operation 2300 'select' 'p_Val2_33_1' <Predicate = (!exitcond6 & tmp_324)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2301 [1/1] (1.76ns)   --->   "br label %"operator>>.exit456.i.2_ifconv""   --->   Operation 2301 'br' <Predicate = (!exitcond6 & tmp_324)> <Delay = 1.76>
ST_26 : Operation 2302 [1/1] (0.00ns)   --->   "%Z_V_1_1 = phi i26 [ %p_Val2_40_1, %22 ], [ %p_Val2_36_1, %23 ]" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2302 'phi' 'Z_V_1_1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_26 : Operation 2303 [1/1] (0.00ns)   --->   "%tmp_325 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %Z_V_1_1, i32 25)" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2303 'bitselect' 'tmp_325' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_26 : Operation 2304 [1/1] (0.00ns)   --->   "%tmp_327 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %Z_V_1_1, i32 25)" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2304 'bitselect' 'tmp_327' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_26 : Operation 2305 [1/1] (0.70ns)   --->   "%p_cast1_cast = select i1 %tmp_327, i26 527040, i26 0" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2305 'select' 'p_cast1_cast' <Predicate = (!exitcond6)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2306 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp232 = add i26 -263520, %Z_V_1_1" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2306 'add' 'tmp232' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2307 [1/1] (4.19ns) (root node of TernaryAdder)   --->   "%Z_V_1_2 = add i26 %p_cast1_cast, %tmp232" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2307 'add' 'Z_V_1_2' <Predicate = (!exitcond6)> <Delay = 4.19> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2308 [1/1] (0.00ns)   --->   "%tmp_328 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %Z_V_1_2, i32 25)" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2308 'bitselect' 'tmp_328' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_26 : Operation 2309 [1/1] (0.00ns)   --->   "%tmp_331 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %Z_V_1_2, i32 25)" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2309 'bitselect' 'tmp_331' <Predicate = (!exitcond6)> <Delay = 0.00>

State 27 <SV = 20> <Delay = 8.04>
ST_27 : Operation 2310 [1/1] (0.00ns)   --->   "%Y_V_1 = phi i22 [ %p_Val2_38_1, %22 ], [ %p_Val2_33_1, %23 ]" [ADSD/Exp.cpp:114->ADSD/Classifier.cpp:111]   --->   Operation 2310 'phi' 'Y_V_1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_27 : Operation 2311 [1/1] (0.00ns)   --->   "%X_V_1 = phi i22 [ %p_Val2_37_1, %22 ], [ %p_Val2_31_1, %23 ]" [ADSD/Exp.cpp:114->ADSD/Classifier.cpp:111]   --->   Operation 2311 'phi' 'X_V_1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_27 : Operation 2312 [1/1] (0.00ns)   --->   "%Y_V_1_cast = sext i22 %Y_V_1 to i23" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2312 'sext' 'Y_V_1_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_27 : Operation 2313 [1/1] (0.00ns)   --->   "%tmp_326 = call i19 @_ssdm_op_PartSelect.i19.i22.i32.i32(i22 %Y_V_1, i32 3, i32 21)" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2313 'partselect' 'tmp_326' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_27 : Operation 2314 [1/1] (0.00ns)   --->   "%r_V_3_2_cast_cast = sext i19 %tmp_326 to i22" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2314 'sext' 'r_V_3_2_cast_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_27 : Operation 2315 [1/1] (0.00ns)   --->   "%tmp_282 = call i19 @_ssdm_op_PartSelect.i19.i22.i32.i32(i22 %X_V_1, i32 3, i32 21)" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2315 'partselect' 'tmp_282' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_27 : Operation 2316 [1/1] (0.00ns)   --->   "%tmp_301_cast = zext i19 %tmp_282 to i23" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2316 'zext' 'tmp_301_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_27 : Operation 2317 [1/1] (2.25ns)   --->   "%p_Val2_31_2 = sub i22 %X_V_1, %r_V_3_2_cast_cast" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2317 'sub' 'p_Val2_31_2' <Predicate = (!exitcond6 & tmp_325)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2318 [1/1] (2.25ns)   --->   "%p_Val2_33_2 = sub i23 %Y_V_1_cast, %tmp_301_cast" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2318 'sub' 'p_Val2_33_2' <Predicate = (!exitcond6 & tmp_325)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2319 [1/1] (2.25ns)   --->   "%p_Val2_37_2 = add i22 %r_V_3_2_cast_cast, %X_V_1" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2319 'add' 'p_Val2_37_2' <Predicate = (!exitcond6 & !tmp_325)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2320 [1/1] (2.25ns)   --->   "%p_Val2_38_2 = add i23 %tmp_301_cast, %Y_V_1_cast" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2320 'add' 'p_Val2_38_2' <Predicate = (!exitcond6 & !tmp_325)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2321 [1/1] (0.69ns)   --->   "%Y_V_2 = select i1 %tmp_325, i23 %p_Val2_33_2, i23 %p_Val2_38_2" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2321 'select' 'Y_V_2' <Predicate = (!exitcond6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2322 [1/1] (0.70ns)   --->   "%X_V_2 = select i1 %tmp_325, i22 %p_Val2_31_2, i22 %p_Val2_37_2" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2322 'select' 'X_V_2' <Predicate = (!exitcond6)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2323 [1/1] (0.00ns)   --->   "%tmp_329 = call i19 @_ssdm_op_PartSelect.i19.i23.i32.i32(i23 %Y_V_2, i32 4, i32 22)" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2323 'partselect' 'tmp_329' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_27 : Operation 2324 [1/1] (0.00ns)   --->   "%r_V_3_3_cast_cast = sext i19 %tmp_329 to i22" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2324 'sext' 'r_V_3_3_cast_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_27 : Operation 2325 [1/1] (0.00ns)   --->   "%tmp_330 = call i18 @_ssdm_op_PartSelect.i18.i22.i32.i32(i22 %X_V_2, i32 4, i32 21)" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2325 'partselect' 'tmp_330' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_27 : Operation 2326 [1/1] (0.00ns)   --->   "%r_V_4_3_cast_cast = zext i18 %tmp_330 to i23" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2326 'zext' 'r_V_4_3_cast_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_27 : Operation 2327 [1/1] (2.25ns)   --->   "%p_Val2_31_3 = sub i22 %X_V_2, %r_V_3_3_cast_cast" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2327 'sub' 'p_Val2_31_3' <Predicate = (!exitcond6 & tmp_328)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2328 [1/1] (2.28ns)   --->   "%p_Val2_33_3 = sub i23 %Y_V_2, %r_V_4_3_cast_cast" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2328 'sub' 'p_Val2_33_3' <Predicate = (!exitcond6 & tmp_328)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2329 [1/1] (2.25ns)   --->   "%p_Val2_37_3 = add i22 %r_V_3_3_cast_cast, %X_V_2" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2329 'add' 'p_Val2_37_3' <Predicate = (!exitcond6 & !tmp_328)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2330 [1/1] (2.28ns)   --->   "%p_Val2_38_3 = add i23 %r_V_4_3_cast_cast, %Y_V_2" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2330 'add' 'p_Val2_38_3' <Predicate = (!exitcond6 & !tmp_328)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2331 [1/1] (0.70ns)   --->   "%p_cast2_cast = select i1 %tmp_331, i26 262480, i26 0" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2331 'select' 'p_cast2_cast' <Predicate = (!exitcond6)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp233 = add i26 -131240, %Z_V_1_2" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2332 'add' 'tmp233' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2333 [1/1] (4.19ns) (root node of TernaryAdder)   --->   "%Z_V_1_3 = add i26 %p_cast2_cast, %tmp233" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2333 'add' 'Z_V_1_3' <Predicate = (!exitcond6)> <Delay = 4.19> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2334 [1/1] (0.69ns)   --->   "%Y_V_3 = select i1 %tmp_328, i23 %p_Val2_33_3, i23 %p_Val2_38_3" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2334 'select' 'Y_V_3' <Predicate = (!exitcond6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2335 [1/1] (0.70ns)   --->   "%X_V_3 = select i1 %tmp_328, i22 %p_Val2_31_3, i22 %p_Val2_37_3" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2335 'select' 'X_V_3' <Predicate = (!exitcond6)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2336 [1/1] (0.00ns)   --->   "%tmp_332 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %Z_V_1_3, i32 25)" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2336 'bitselect' 'tmp_332' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_27 : Operation 2337 [1/1] (0.00ns)   --->   "%tmp_333 = call i19 @_ssdm_op_PartSelect.i19.i23.i32.i32(i23 %Y_V_3, i32 4, i32 22)" [ADSD/Exp.cpp:110->ADSD/Classifier.cpp:111]   --->   Operation 2337 'partselect' 'tmp_333' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_27 : Operation 2338 [1/1] (0.00ns)   --->   "%tmp_334 = call i18 @_ssdm_op_PartSelect.i18.i22.i32.i32(i22 %X_V_3, i32 4, i32 21)" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2338 'partselect' 'tmp_334' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_27 : Operation 2339 [1/1] (2.37ns)   --->   "%p_Val2_36_4 = add i26 %p_cast2_cast, %Z_V_1_2" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2339 'add' 'p_Val2_36_4' <Predicate = (!exitcond6)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2340 [1/1] (2.37ns)   --->   "%p_Val2_40_4 = add i26 -131240, %Z_V_1_3" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2340 'add' 'p_Val2_40_4' <Predicate = (!exitcond6)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2341 [1/1] (0.76ns)   --->   "%Z_V_1_4 = select i1 %tmp_332, i26 %p_Val2_36_4, i26 %p_Val2_40_4" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2341 'select' 'Z_V_1_4' <Predicate = (!exitcond6)> <Delay = 0.76> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2342 [1/1] (0.00ns)   --->   "%tmp_335 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %Z_V_1_4, i32 25)" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2342 'bitselect' 'tmp_335' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_27 : Operation 2343 [1/1] (0.00ns)   --->   "%tmp_338 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %Z_V_1_4, i32 25)" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2343 'bitselect' 'tmp_338' <Predicate = (!exitcond6)> <Delay = 0.00>

State 28 <SV = 21> <Delay = 5.98>
ST_28 : Operation 2344 [1/1] (0.00ns)   --->   "%Y_V_3_cast = sext i23 %Y_V_3 to i24" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2344 'sext' 'Y_V_3_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_28 : Operation 2345 [1/1] (0.00ns)   --->   "%r_V_3_4_cast_cast = sext i19 %tmp_333 to i22" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2345 'sext' 'r_V_3_4_cast_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_28 : Operation 2346 [1/1] (0.00ns)   --->   "%r_V_4_4_cast = zext i18 %tmp_334 to i24" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2346 'zext' 'r_V_4_4_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_28 : Operation 2347 [1/1] (2.25ns)   --->   "%p_Val2_31_4 = sub i22 %X_V_3, %r_V_3_4_cast_cast" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2347 'sub' 'p_Val2_31_4' <Predicate = (!exitcond6 & tmp_332)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2348 [1/1] (2.28ns)   --->   "%p_Val2_33_4 = sub i24 %Y_V_3_cast, %r_V_4_4_cast" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2348 'sub' 'p_Val2_33_4' <Predicate = (!exitcond6 & tmp_332)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2349 [1/1] (2.25ns)   --->   "%p_Val2_37_4 = add i22 %r_V_3_4_cast_cast, %X_V_3" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2349 'add' 'p_Val2_37_4' <Predicate = (!exitcond6 & !tmp_332)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2350 [1/1] (2.28ns)   --->   "%p_Val2_38_4 = add i24 %r_V_4_4_cast, %Y_V_3_cast" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2350 'add' 'p_Val2_38_4' <Predicate = (!exitcond6 & !tmp_332)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2351 [1/1] (0.69ns)   --->   "%Y_V_4 = select i1 %tmp_332, i24 %p_Val2_33_4, i24 %p_Val2_38_4" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2351 'select' 'Y_V_4' <Predicate = (!exitcond6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2352 [1/1] (0.70ns)   --->   "%X_V_4 = select i1 %tmp_332, i22 %p_Val2_31_4, i22 %p_Val2_37_4" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2352 'select' 'X_V_4' <Predicate = (!exitcond6)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2353 [1/1] (0.00ns)   --->   "%tmp_336 = call i19 @_ssdm_op_PartSelect.i19.i24.i32.i32(i24 %Y_V_4, i32 5, i32 23)" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2353 'partselect' 'tmp_336' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_28 : Operation 2354 [1/1] (0.00ns)   --->   "%r_V_3_5_cast_cast = sext i19 %tmp_336 to i22" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2354 'sext' 'r_V_3_5_cast_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_28 : Operation 2355 [1/1] (0.00ns)   --->   "%tmp_337 = call i17 @_ssdm_op_PartSelect.i17.i22.i32.i32(i22 %X_V_4, i32 5, i32 21)" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2355 'partselect' 'tmp_337' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_28 : Operation 2356 [1/1] (0.00ns)   --->   "%r_V_4_5_cast = zext i17 %tmp_337 to i24" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2356 'zext' 'r_V_4_5_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_28 : Operation 2357 [1/1] (2.25ns)   --->   "%p_Val2_31_5 = sub i22 %X_V_4, %r_V_3_5_cast_cast" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2357 'sub' 'p_Val2_31_5' <Predicate = (!exitcond6 & tmp_335)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2358 [1/1] (2.31ns)   --->   "%p_Val2_33_5 = sub i24 %Y_V_4, %r_V_4_5_cast" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2358 'sub' 'p_Val2_33_5' <Predicate = (!exitcond6 & tmp_335)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2359 [1/1] (2.25ns)   --->   "%p_Val2_37_5 = add i22 %r_V_3_5_cast_cast, %X_V_4" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2359 'add' 'p_Val2_37_5' <Predicate = (!exitcond6 & !tmp_335)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2360 [1/1] (2.31ns)   --->   "%p_Val2_38_5 = add i24 %r_V_4_5_cast, %Y_V_4" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2360 'add' 'p_Val2_38_5' <Predicate = (!exitcond6 & !tmp_335)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2361 [1/1] (0.73ns)   --->   "%p_cast3_cast = select i1 %tmp_338, i26 131104, i26 0" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2361 'select' 'p_cast3_cast' <Predicate = (!exitcond6)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp234 = add i26 -65552, %Z_V_1_4" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2362 'add' 'tmp234' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2363 [1/1] (4.19ns) (root node of TernaryAdder)   --->   "%Z_V_1_5 = add i26 %p_cast3_cast, %tmp234" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2363 'add' 'Z_V_1_5' <Predicate = (!exitcond6)> <Delay = 4.19> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2364 [1/1] (0.69ns)   --->   "%Y_V_5 = select i1 %tmp_335, i24 %p_Val2_33_5, i24 %p_Val2_38_5" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2364 'select' 'Y_V_5' <Predicate = (!exitcond6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2365 [1/1] (0.70ns)   --->   "%X_V_5 = select i1 %tmp_335, i22 %p_Val2_31_5, i22 %p_Val2_37_5" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2365 'select' 'X_V_5' <Predicate = (!exitcond6)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2366 [1/1] (0.00ns)   --->   "%tmp_339 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %Z_V_1_5, i32 25)" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2366 'bitselect' 'tmp_339' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_28 : Operation 2367 [1/1] (0.00ns)   --->   "%tmp_340 = call i18 @_ssdm_op_PartSelect.i18.i24.i32.i32(i24 %Y_V_5, i32 6, i32 23)" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2367 'partselect' 'tmp_340' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_28 : Operation 2368 [1/1] (0.00ns)   --->   "%tmp_341 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %X_V_5, i32 6, i32 21)" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2368 'partselect' 'tmp_341' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_28 : Operation 2369 [1/1] (0.00ns)   --->   "%tmp_342 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %Z_V_1_5, i32 25)" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2369 'bitselect' 'tmp_342' <Predicate = (!exitcond6)> <Delay = 0.00>

State 29 <SV = 22> <Delay = 6.01>
ST_29 : Operation 2370 [1/1] (0.00ns)   --->   "%X_V_5_cast = zext i22 %X_V_5 to i23" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2370 'zext' 'X_V_5_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_29 : Operation 2371 [1/1] (0.00ns)   --->   "%tmp_316_cast_cast = sext i18 %tmp_340 to i23" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2371 'sext' 'tmp_316_cast_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_29 : Operation 2372 [1/1] (0.00ns)   --->   "%tmp_319_cast = zext i16 %tmp_341 to i24" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2372 'zext' 'tmp_319_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_29 : Operation 2373 [1/1] (2.25ns)   --->   "%p_Val2_31_6 = sub i23 %X_V_5_cast, %tmp_316_cast_cast" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2373 'sub' 'p_Val2_31_6' <Predicate = (!exitcond6 & tmp_339)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2374 [1/1] (2.31ns)   --->   "%p_Val2_33_6 = sub i24 %Y_V_5, %tmp_319_cast" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2374 'sub' 'p_Val2_33_6' <Predicate = (!exitcond6 & tmp_339)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2375 [1/1] (2.25ns)   --->   "%p_Val2_37_6 = add i23 %tmp_316_cast_cast, %X_V_5_cast" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2375 'add' 'p_Val2_37_6' <Predicate = (!exitcond6 & !tmp_339)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2376 [1/1] (2.31ns)   --->   "%p_Val2_38_6 = add i24 %tmp_319_cast, %Y_V_5" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2376 'add' 'p_Val2_38_6' <Predicate = (!exitcond6 & !tmp_339)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2377 [1/1] (0.75ns)   --->   "%p_cast4_cast = select i1 %tmp_342, i26 65536, i26 0" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2377 'select' 'p_cast4_cast' <Predicate = (!exitcond6)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2378 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp235 = add i26 -32768, %Z_V_1_5" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2378 'add' 'tmp235' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2379 [1/1] (4.19ns) (root node of TernaryAdder)   --->   "%Z_V_1_6 = add i26 %p_cast4_cast, %tmp235" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2379 'add' 'Z_V_1_6' <Predicate = (!exitcond6)> <Delay = 4.19> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2380 [1/1] (0.69ns)   --->   "%Y_V_6 = select i1 %tmp_339, i24 %p_Val2_33_6, i24 %p_Val2_38_6" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2380 'select' 'Y_V_6' <Predicate = (!exitcond6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2381 [1/1] (0.69ns)   --->   "%X_V_6 = select i1 %tmp_339, i23 %p_Val2_31_6, i23 %p_Val2_37_6" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2381 'select' 'X_V_6' <Predicate = (!exitcond6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2382 [1/1] (0.00ns)   --->   "%tmp_343 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %Z_V_1_6, i32 25)" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2382 'bitselect' 'tmp_343' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_29 : Operation 2383 [1/1] (0.00ns)   --->   "%tmp_344 = call i17 @_ssdm_op_PartSelect.i17.i24.i32.i32(i24 %Y_V_6, i32 7, i32 23)" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2383 'partselect' 'tmp_344' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_29 : Operation 2384 [1/1] (0.00ns)   --->   "%r_V_3_7_cast_cast = sext i17 %tmp_344 to i23" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2384 'sext' 'r_V_3_7_cast_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_29 : Operation 2385 [1/1] (0.00ns)   --->   "%tmp_345 = call i16 @_ssdm_op_PartSelect.i16.i23.i32.i32(i23 %X_V_6, i32 7, i32 22)" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2385 'partselect' 'tmp_345' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_29 : Operation 2386 [1/1] (0.00ns)   --->   "%r_V_4_7_cast = zext i16 %tmp_345 to i24" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2386 'zext' 'r_V_4_7_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_29 : Operation 2387 [1/1] (2.28ns)   --->   "%p_Val2_31_7 = sub i23 %X_V_6, %r_V_3_7_cast_cast" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2387 'sub' 'p_Val2_31_7' <Predicate = (!exitcond6)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2388 [1/1] (2.31ns)   --->   "%p_Val2_33_7 = sub i24 %Y_V_6, %r_V_4_7_cast" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2388 'sub' 'p_Val2_33_7' <Predicate = (!exitcond6)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2389 [1/1] (2.28ns)   --->   "%p_Val2_37_7 = add i23 %r_V_3_7_cast_cast, %X_V_6" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2389 'add' 'p_Val2_37_7' <Predicate = (!exitcond6)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2390 [1/1] (2.31ns)   --->   "%p_Val2_38_7 = add i24 %r_V_4_7_cast, %Y_V_6" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2390 'add' 'p_Val2_38_7' <Predicate = (!exitcond6)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2391 [1/1] (0.00ns)   --->   "%tmp_346 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %Z_V_1_6, i32 25)" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2391 'bitselect' 'tmp_346' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_29 : Operation 2392 [1/1] (0.69ns)   --->   "%Y_V_7 = select i1 %tmp_343, i24 %p_Val2_33_7, i24 %p_Val2_38_7" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2392 'select' 'Y_V_7' <Predicate = (!exitcond6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2393 [1/1] (0.69ns)   --->   "%X_V_7 = select i1 %tmp_343, i23 %p_Val2_31_7, i23 %p_Val2_37_7" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2393 'select' 'X_V_7' <Predicate = (!exitcond6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2394 [1/1] (0.00ns)   --->   "%tmp_348 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %Y_V_7, i32 8, i32 23)" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2394 'partselect' 'tmp_348' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_29 : Operation 2395 [1/1] (0.00ns)   --->   "%tmp_349 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %X_V_7, i32 8, i32 22)" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2395 'partselect' 'tmp_349' <Predicate = (!exitcond6)> <Delay = 0.00>

State 30 <SV = 23> <Delay = 5.67>
ST_30 : Operation 2396 [1/1] (0.78ns)   --->   "%p_cast5_cast = select i1 %tmp_346, i26 32768, i26 0" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2396 'select' 'p_cast5_cast' <Predicate = (!exitcond6)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp236 = add i26 -16384, %Z_V_1_6" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2397 'add' 'tmp236' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2398 [1/1] (4.19ns) (root node of TernaryAdder)   --->   "%Z_V_1_7 = add i26 %p_cast5_cast, %tmp236" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2398 'add' 'Z_V_1_7' <Predicate = (!exitcond6)> <Delay = 4.19> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2399 [1/1] (0.00ns)   --->   "%tmp_347 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %Z_V_1_7, i32 25)" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2399 'bitselect' 'tmp_347' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_30 : Operation 2400 [1/1] (0.00ns)   --->   "%r_V_3_8_cast_cast = sext i16 %tmp_348 to i23" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2400 'sext' 'r_V_3_8_cast_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_30 : Operation 2401 [1/1] (0.00ns)   --->   "%r_V_4_8_cast_cast = zext i15 %tmp_349 to i24" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2401 'zext' 'r_V_4_8_cast_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_30 : Operation 2402 [1/1] (2.28ns)   --->   "%p_Val2_31_8 = sub i23 %X_V_7, %r_V_3_8_cast_cast" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2402 'sub' 'p_Val2_31_8' <Predicate = (!exitcond6)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2403 [1/1] (2.31ns)   --->   "%p_Val2_33_8 = sub i24 %Y_V_7, %r_V_4_8_cast_cast" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2403 'sub' 'p_Val2_33_8' <Predicate = (!exitcond6)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2404 [1/1] (2.28ns)   --->   "%p_Val2_37_8 = add i23 %r_V_3_8_cast_cast, %X_V_7" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2404 'add' 'p_Val2_37_8' <Predicate = (!exitcond6)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2405 [1/1] (2.31ns)   --->   "%p_Val2_38_8 = add i24 %r_V_4_8_cast_cast, %Y_V_7" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2405 'add' 'p_Val2_38_8' <Predicate = (!exitcond6)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2406 [1/1] (0.00ns)   --->   "%tmp_350 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %Z_V_1_7, i32 25)" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2406 'bitselect' 'tmp_350' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_30 : Operation 2407 [1/1] (0.69ns)   --->   "%Y_V_8 = select i1 %tmp_347, i24 %p_Val2_33_8, i24 %p_Val2_38_8" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2407 'select' 'Y_V_8' <Predicate = (!exitcond6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2408 [1/1] (0.69ns)   --->   "%X_V_8 = select i1 %tmp_347, i23 %p_Val2_31_8, i23 %p_Val2_37_8" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2408 'select' 'X_V_8' <Predicate = (!exitcond6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2409 [1/1] (0.00ns)   --->   "%tmp_353 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %Y_V_8, i32 9, i32 23)" [ADSD/Exp.cpp:110->ADSD/Classifier.cpp:111]   --->   Operation 2409 'partselect' 'tmp_353' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_30 : Operation 2410 [1/1] (0.00ns)   --->   "%tmp_354 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %X_V_8, i32 9, i32 22)" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2410 'partselect' 'tmp_354' <Predicate = (!exitcond6)> <Delay = 0.00>

State 31 <SV = 24> <Delay = 5.69>
ST_31 : Operation 2411 [1/1] (0.80ns)   --->   "%p_cast6_cast = select i1 %tmp_350, i26 16384, i26 0" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2411 'select' 'p_cast6_cast' <Predicate = (!exitcond6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2412 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp237 = add i26 -8192, %Z_V_1_7" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2412 'add' 'tmp237' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2413 [1/1] (4.19ns) (root node of TernaryAdder)   --->   "%Z_V_1_8 = add i26 %p_cast6_cast, %tmp237" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2413 'add' 'Z_V_1_8' <Predicate = (!exitcond6)> <Delay = 4.19> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2414 [1/1] (0.00ns)   --->   "%tmp_352 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %Z_V_1_8, i32 25)" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2414 'bitselect' 'tmp_352' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_31 : Operation 2415 [1/1] (0.00ns)   --->   "%r_V_3_9_cast_cast = sext i15 %tmp_353 to i23" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2415 'sext' 'r_V_3_9_cast_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_31 : Operation 2416 [1/1] (0.00ns)   --->   "%r_V_4_9_cast_cast = zext i14 %tmp_354 to i24" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2416 'zext' 'r_V_4_9_cast_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_31 : Operation 2417 [1/1] (2.28ns)   --->   "%p_Val2_31_9 = sub i23 %X_V_8, %r_V_3_9_cast_cast" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2417 'sub' 'p_Val2_31_9' <Predicate = (!exitcond6)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2418 [1/1] (2.31ns)   --->   "%p_Val2_33_9 = sub i24 %Y_V_8, %r_V_4_9_cast_cast" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2418 'sub' 'p_Val2_33_9' <Predicate = (!exitcond6)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2419 [1/1] (2.28ns)   --->   "%p_Val2_37_9 = add i23 %r_V_3_9_cast_cast, %X_V_8" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2419 'add' 'p_Val2_37_9' <Predicate = (!exitcond6)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2420 [1/1] (2.31ns)   --->   "%p_Val2_38_9 = add i24 %r_V_4_9_cast_cast, %Y_V_8" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2420 'add' 'p_Val2_38_9' <Predicate = (!exitcond6)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2421 [1/1] (0.00ns)   --->   "%tmp_356 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %Z_V_1_8, i32 25)" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2421 'bitselect' 'tmp_356' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_31 : Operation 2422 [1/1] (0.69ns)   --->   "%Y_V_9 = select i1 %tmp_352, i24 %p_Val2_33_9, i24 %p_Val2_38_9" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2422 'select' 'Y_V_9' <Predicate = (!exitcond6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2423 [1/1] (0.69ns)   --->   "%X_V_9 = select i1 %tmp_352, i23 %p_Val2_31_9, i23 %p_Val2_37_9" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2423 'select' 'X_V_9' <Predicate = (!exitcond6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2424 [1/1] (0.00ns)   --->   "%tmp_358 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %Y_V_9, i32 10, i32 23)" [ADSD/Exp.cpp:110->ADSD/Classifier.cpp:111]   --->   Operation 2424 'partselect' 'tmp_358' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_31 : Operation 2425 [1/1] (0.00ns)   --->   "%tmp_359 = call i13 @_ssdm_op_PartSelect.i13.i23.i32.i32(i23 %X_V_9, i32 10, i32 22)" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2425 'partselect' 'tmp_359' <Predicate = (!exitcond6)> <Delay = 0.00>

State 32 <SV = 25> <Delay = 5.64>
ST_32 : Operation 2426 [1/1] (0.75ns)   --->   "%p_cast7_cast = select i1 %tmp_356, i26 8192, i26 0" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2426 'select' 'p_cast7_cast' <Predicate = (!exitcond6)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2427 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp238 = add i26 -4096, %Z_V_1_8" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2427 'add' 'tmp238' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2428 [1/1] (4.19ns) (root node of TernaryAdder)   --->   "%Z_V_1_9 = add i26 %p_cast7_cast, %tmp238" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2428 'add' 'Z_V_1_9' <Predicate = (!exitcond6)> <Delay = 4.19> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2429 [1/1] (0.00ns)   --->   "%tmp_357 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %Z_V_1_9, i32 25)" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2429 'bitselect' 'tmp_357' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_32 : Operation 2430 [1/1] (0.00ns)   --->   "%r_V_3_cast_cast = sext i14 %tmp_358 to i23" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2430 'sext' 'r_V_3_cast_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_32 : Operation 2431 [1/1] (0.00ns)   --->   "%r_V_4_cast_cast = zext i13 %tmp_359 to i24" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2431 'zext' 'r_V_4_cast_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_32 : Operation 2432 [1/1] (2.28ns)   --->   "%p_Val2_31_s = sub i23 %X_V_9, %r_V_3_cast_cast" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2432 'sub' 'p_Val2_31_s' <Predicate = (!exitcond6)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2433 [1/1] (2.31ns)   --->   "%p_Val2_33_s = sub i24 %Y_V_9, %r_V_4_cast_cast" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2433 'sub' 'p_Val2_33_s' <Predicate = (!exitcond6)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2434 [1/1] (2.28ns)   --->   "%p_Val2_37_s = add i23 %r_V_3_cast_cast, %X_V_9" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2434 'add' 'p_Val2_37_s' <Predicate = (!exitcond6)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2435 [1/1] (2.31ns)   --->   "%p_Val2_38_s = add i24 %r_V_4_cast_cast, %Y_V_9" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2435 'add' 'p_Val2_38_s' <Predicate = (!exitcond6)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2436 [1/1] (0.00ns)   --->   "%tmp_360 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %Z_V_1_9, i32 25)" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2436 'bitselect' 'tmp_360' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_32 : Operation 2437 [1/1] (0.69ns)   --->   "%Y_V_s = select i1 %tmp_357, i24 %p_Val2_33_s, i24 %p_Val2_38_s" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2437 'select' 'Y_V_s' <Predicate = (!exitcond6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2438 [1/1] (0.69ns)   --->   "%X_V_s = select i1 %tmp_357, i23 %p_Val2_31_s, i23 %p_Val2_37_s" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2438 'select' 'X_V_s' <Predicate = (!exitcond6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2439 [1/1] (0.00ns)   --->   "%tmp_362 = call i13 @_ssdm_op_PartSelect.i13.i24.i32.i32(i24 %Y_V_s, i32 11, i32 23)" [ADSD/Exp.cpp:110->ADSD/Classifier.cpp:111]   --->   Operation 2439 'partselect' 'tmp_362' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_32 : Operation 2440 [1/1] (0.00ns)   --->   "%tmp_365 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %X_V_s, i32 11, i32 22)" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2440 'partselect' 'tmp_365' <Predicate = (!exitcond6)> <Delay = 0.00>

State 33 <SV = 26> <Delay = 5.59>
ST_33 : Operation 2441 [1/1] (0.70ns)   --->   "%p_cast8_cast = select i1 %tmp_360, i26 4096, i26 0" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2441 'select' 'p_cast8_cast' <Predicate = (!exitcond6)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2442 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp239 = add i26 -2048, %Z_V_1_9" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2442 'add' 'tmp239' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2443 [1/1] (4.19ns) (root node of TernaryAdder)   --->   "%Z_V_1_s = add i26 %p_cast8_cast, %tmp239" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2443 'add' 'Z_V_1_s' <Predicate = (!exitcond6)> <Delay = 4.19> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 2444 [1/1] (0.00ns)   --->   "%tmp_361 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %Z_V_1_s, i32 25)" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2444 'bitselect' 'tmp_361' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_33 : Operation 2445 [1/1] (0.00ns)   --->   "%r_V_3_1_cast_cast = sext i13 %tmp_362 to i23" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2445 'sext' 'r_V_3_1_cast_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_33 : Operation 2446 [1/1] (0.00ns)   --->   "%r_V_4_1_cast_cast = zext i12 %tmp_365 to i24" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2446 'zext' 'r_V_4_1_cast_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_33 : Operation 2447 [1/1] (2.28ns)   --->   "%p_Val2_31_10 = sub i23 %X_V_s, %r_V_3_1_cast_cast" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2447 'sub' 'p_Val2_31_10' <Predicate = (!exitcond6)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2448 [1/1] (2.31ns)   --->   "%p_Val2_33_10 = sub i24 %Y_V_s, %r_V_4_1_cast_cast" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2448 'sub' 'p_Val2_33_10' <Predicate = (!exitcond6)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2449 [1/1] (2.28ns)   --->   "%p_Val2_37_10 = add i23 %r_V_3_1_cast_cast, %X_V_s" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2449 'add' 'p_Val2_37_10' <Predicate = (!exitcond6)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2450 [1/1] (2.31ns)   --->   "%p_Val2_38_10 = add i24 %r_V_4_1_cast_cast, %Y_V_s" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2450 'add' 'p_Val2_38_10' <Predicate = (!exitcond6)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2451 [1/1] (0.00ns)   --->   "%tmp_366 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %Z_V_1_s, i32 25)" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2451 'bitselect' 'tmp_366' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_33 : Operation 2452 [1/1] (0.69ns)   --->   "%Y_V_10 = select i1 %tmp_361, i24 %p_Val2_33_10, i24 %p_Val2_38_10" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2452 'select' 'Y_V_10' <Predicate = (!exitcond6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2453 [1/1] (0.69ns)   --->   "%X_V_10 = select i1 %tmp_361, i23 %p_Val2_31_10, i23 %p_Val2_37_10" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2453 'select' 'X_V_10' <Predicate = (!exitcond6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2454 [1/1] (0.00ns)   --->   "%tmp_368 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %Y_V_10, i32 12, i32 23)" [ADSD/Exp.cpp:110->ADSD/Classifier.cpp:111]   --->   Operation 2454 'partselect' 'tmp_368' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_33 : Operation 2455 [1/1] (0.00ns)   --->   "%tmp_369 = call i11 @_ssdm_op_PartSelect.i11.i23.i32.i32(i23 %X_V_10, i32 12, i32 22)" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2455 'partselect' 'tmp_369' <Predicate = (!exitcond6)> <Delay = 0.00>

State 34 <SV = 27> <Delay = 5.59>
ST_34 : Operation 2456 [1/1] (0.69ns)   --->   "%p_cast9_cast = select i1 %tmp_366, i26 2048, i26 0" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2456 'select' 'p_cast9_cast' <Predicate = (!exitcond6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2457 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp240 = add i26 -1024, %Z_V_1_s" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2457 'add' 'tmp240' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2458 [1/1] (4.19ns) (root node of TernaryAdder)   --->   "%Z_V_1_10 = add i26 %p_cast9_cast, %tmp240" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2458 'add' 'Z_V_1_10' <Predicate = (!exitcond6)> <Delay = 4.19> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 2459 [1/1] (0.00ns)   --->   "%tmp_367 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %Z_V_1_10, i32 25)" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2459 'bitselect' 'tmp_367' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_34 : Operation 2460 [1/1] (0.00ns)   --->   "%r_V_3_6_cast_cast = sext i12 %tmp_368 to i23" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2460 'sext' 'r_V_3_6_cast_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_34 : Operation 2461 [1/1] (0.00ns)   --->   "%r_V_4_6_cast_cast = zext i11 %tmp_369 to i24" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2461 'zext' 'r_V_4_6_cast_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_34 : Operation 2462 [1/1] (2.28ns)   --->   "%p_Val2_31_11 = sub i23 %X_V_10, %r_V_3_6_cast_cast" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2462 'sub' 'p_Val2_31_11' <Predicate = (!exitcond6)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2463 [1/1] (2.31ns)   --->   "%p_Val2_33_11 = sub i24 %Y_V_10, %r_V_4_6_cast_cast" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2463 'sub' 'p_Val2_33_11' <Predicate = (!exitcond6)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2464 [1/1] (2.28ns)   --->   "%p_Val2_37_11 = add i23 %r_V_3_6_cast_cast, %X_V_10" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2464 'add' 'p_Val2_37_11' <Predicate = (!exitcond6)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2465 [1/1] (2.31ns)   --->   "%p_Val2_38_11 = add i24 %r_V_4_6_cast_cast, %Y_V_10" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2465 'add' 'p_Val2_38_11' <Predicate = (!exitcond6)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2466 [1/1] (0.00ns)   --->   "%tmp_370 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %Z_V_1_10, i32 25)" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2466 'bitselect' 'tmp_370' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_34 : Operation 2467 [1/1] (0.69ns)   --->   "%Y_V_11 = select i1 %tmp_367, i24 %p_Val2_33_11, i24 %p_Val2_38_11" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2467 'select' 'Y_V_11' <Predicate = (!exitcond6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2468 [1/1] (0.69ns)   --->   "%X_V_11 = select i1 %tmp_367, i23 %p_Val2_31_11, i23 %p_Val2_37_11" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2468 'select' 'X_V_11' <Predicate = (!exitcond6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2469 [1/1] (0.00ns)   --->   "%tmp_372 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %Y_V_11, i32 13, i32 23)" [ADSD/Exp.cpp:110->ADSD/Classifier.cpp:111]   --->   Operation 2469 'partselect' 'tmp_372' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_34 : Operation 2470 [1/1] (0.00ns)   --->   "%tmp_373 = call i10 @_ssdm_op_PartSelect.i10.i23.i32.i32(i23 %X_V_11, i32 13, i32 22)" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2470 'partselect' 'tmp_373' <Predicate = (!exitcond6)> <Delay = 0.00>

State 35 <SV = 28> <Delay = 5.59>
ST_35 : Operation 2471 [1/1] (0.69ns)   --->   "%p_cast10_cast = select i1 %tmp_370, i26 1024, i26 0" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2471 'select' 'p_cast10_cast' <Predicate = (!exitcond6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2472 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp241 = add i26 -512, %Z_V_1_10" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2472 'add' 'tmp241' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2473 [1/1] (4.19ns) (root node of TernaryAdder)   --->   "%Z_V_1_11 = add i26 %p_cast10_cast, %tmp241" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2473 'add' 'Z_V_1_11' <Predicate = (!exitcond6)> <Delay = 4.19> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 2474 [1/1] (0.00ns)   --->   "%tmp_371 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %Z_V_1_11, i32 25)" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2474 'bitselect' 'tmp_371' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_35 : Operation 2475 [1/1] (0.00ns)   --->   "%r_V_3_10_cast_cast = sext i11 %tmp_372 to i23" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2475 'sext' 'r_V_3_10_cast_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_35 : Operation 2476 [1/1] (0.00ns)   --->   "%r_V_4_10_cast_cast = zext i10 %tmp_373 to i24" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2476 'zext' 'r_V_4_10_cast_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_35 : Operation 2477 [1/1] (2.28ns)   --->   "%p_Val2_31_12 = sub i23 %X_V_11, %r_V_3_10_cast_cast" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2477 'sub' 'p_Val2_31_12' <Predicate = (!exitcond6)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2478 [1/1] (2.31ns)   --->   "%p_Val2_33_12 = sub i24 %Y_V_11, %r_V_4_10_cast_cast" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2478 'sub' 'p_Val2_33_12' <Predicate = (!exitcond6)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2479 [1/1] (2.28ns)   --->   "%p_Val2_37_12 = add i23 %r_V_3_10_cast_cast, %X_V_11" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2479 'add' 'p_Val2_37_12' <Predicate = (!exitcond6)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2480 [1/1] (2.31ns)   --->   "%p_Val2_38_12 = add i24 %r_V_4_10_cast_cast, %Y_V_11" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2480 'add' 'p_Val2_38_12' <Predicate = (!exitcond6)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2481 [1/1] (0.00ns)   --->   "%tmp_374 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %Z_V_1_11, i32 25)" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2481 'bitselect' 'tmp_374' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_35 : Operation 2482 [1/1] (0.69ns)   --->   "%Y_V_12 = select i1 %tmp_371, i24 %p_Val2_33_12, i24 %p_Val2_38_12" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2482 'select' 'Y_V_12' <Predicate = (!exitcond6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2483 [1/1] (0.69ns)   --->   "%X_V_12 = select i1 %tmp_371, i23 %p_Val2_31_12, i23 %p_Val2_37_12" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2483 'select' 'X_V_12' <Predicate = (!exitcond6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2484 [1/1] (0.00ns)   --->   "%tmp_376 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %Y_V_12, i32 13, i32 23)" [ADSD/Exp.cpp:110->ADSD/Classifier.cpp:111]   --->   Operation 2484 'partselect' 'tmp_376' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_35 : Operation 2485 [1/1] (0.00ns)   --->   "%tmp_377 = call i10 @_ssdm_op_PartSelect.i10.i23.i32.i32(i23 %X_V_12, i32 13, i32 22)" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2485 'partselect' 'tmp_377' <Predicate = (!exitcond6)> <Delay = 0.00>

State 36 <SV = 29> <Delay = 8.72>
ST_36 : Operation 2486 [1/1] (0.69ns)   --->   "%p_cast11_cast = select i1 %tmp_374, i26 512, i26 0" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2486 'select' 'p_cast11_cast' <Predicate = (!exitcond6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 2487 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp242 = add i26 -256, %Z_V_1_11" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2487 'add' 'tmp242' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2488 [1/1] (4.19ns) (root node of TernaryAdder)   --->   "%Z_V_1_12 = add i26 %p_cast11_cast, %tmp242" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2488 'add' 'Z_V_1_12' <Predicate = (!exitcond6)> <Delay = 4.19> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2489 [1/1] (0.00ns)   --->   "%tmp_375 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %Z_V_1_12, i32 25)" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2489 'bitselect' 'tmp_375' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_36 : Operation 2490 [1/1] (0.00ns)   --->   "%r_V_3_11_cast_cast = sext i11 %tmp_376 to i23" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2490 'sext' 'r_V_3_11_cast_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_36 : Operation 2491 [1/1] (0.00ns)   --->   "%r_V_4_11_cast_cast = zext i10 %tmp_377 to i24" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2491 'zext' 'r_V_4_11_cast_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_36 : Operation 2492 [1/1] (2.28ns)   --->   "%p_Val2_31_13 = sub i23 %X_V_12, %r_V_3_11_cast_cast" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2492 'sub' 'p_Val2_31_13' <Predicate = (!exitcond6)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2493 [1/1] (2.31ns)   --->   "%p_Val2_33_13 = sub i24 %Y_V_12, %r_V_4_11_cast_cast" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2493 'sub' 'p_Val2_33_13' <Predicate = (!exitcond6)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2494 [1/1] (2.37ns)   --->   "%p_Val2_36_s = add i26 %p_cast11_cast, %Z_V_1_11" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2494 'add' 'p_Val2_36_s' <Predicate = (!exitcond6)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2495 [1/1] (2.28ns)   --->   "%p_Val2_37_13 = add i23 %r_V_3_11_cast_cast, %X_V_12" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2495 'add' 'p_Val2_37_13' <Predicate = (!exitcond6)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2496 [1/1] (2.31ns)   --->   "%p_Val2_38_13 = add i24 %r_V_4_11_cast_cast, %Y_V_12" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2496 'add' 'p_Val2_38_13' <Predicate = (!exitcond6)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2497 [1/1] (2.37ns)   --->   "%p_Val2_40_s = add i26 -256, %Z_V_1_12" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2497 'add' 'p_Val2_40_s' <Predicate = (!exitcond6)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2498 [1/1] (0.76ns)   --->   "%Z_V_1_13 = select i1 %tmp_375, i26 %p_Val2_36_s, i26 %p_Val2_40_s" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2498 'select' 'Z_V_1_13' <Predicate = (!exitcond6)> <Delay = 0.76> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 2499 [1/1] (0.69ns)   --->   "%Y_V_13 = select i1 %tmp_375, i24 %p_Val2_33_13, i24 %p_Val2_38_13" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2499 'select' 'Y_V_13' <Predicate = (!exitcond6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 2500 [1/1] (0.69ns)   --->   "%X_V_13 = select i1 %tmp_375, i23 %p_Val2_31_13, i23 %p_Val2_37_13" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2500 'select' 'X_V_13' <Predicate = (!exitcond6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 2501 [1/1] (0.00ns)   --->   "%tmp_378 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %Z_V_1_13, i32 25)" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2501 'bitselect' 'tmp_378' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_36 : Operation 2502 [1/1] (0.00ns)   --->   "%tmp_379 = call i10 @_ssdm_op_PartSelect.i10.i24.i32.i32(i24 %Y_V_13, i32 14, i32 23)" [ADSD/Exp.cpp:110->ADSD/Classifier.cpp:111]   --->   Operation 2502 'partselect' 'tmp_379' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_36 : Operation 2503 [1/1] (0.00ns)   --->   "%r_V_3_12_cast_cast = sext i10 %tmp_379 to i23" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2503 'sext' 'r_V_3_12_cast_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_36 : Operation 2504 [1/1] (0.00ns)   --->   "%tmp_380 = call i9 @_ssdm_op_PartSelect.i9.i23.i32.i32(i23 %X_V_13, i32 14, i32 22)" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2504 'partselect' 'tmp_380' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_36 : Operation 2505 [1/1] (0.00ns)   --->   "%r_V_4_12_cast_cast = zext i9 %tmp_380 to i24" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2505 'zext' 'r_V_4_12_cast_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_36 : Operation 2506 [1/1] (2.28ns)   --->   "%p_Val2_31_14 = sub i23 %X_V_13, %r_V_3_12_cast_cast" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2506 'sub' 'p_Val2_31_14' <Predicate = (!exitcond6)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2507 [1/1] (2.31ns)   --->   "%p_Val2_33_14 = sub i24 %Y_V_13, %r_V_4_12_cast_cast" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2507 'sub' 'p_Val2_33_14' <Predicate = (!exitcond6)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2508 [1/1] (2.28ns)   --->   "%p_Val2_37_14 = add i23 %r_V_3_12_cast_cast, %X_V_13" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2508 'add' 'p_Val2_37_14' <Predicate = (!exitcond6)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2509 [1/1] (2.31ns)   --->   "%p_Val2_38_14 = add i24 %r_V_4_12_cast_cast, %Y_V_13" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2509 'add' 'p_Val2_38_14' <Predicate = (!exitcond6)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2510 [1/1] (0.00ns)   --->   "%tmp_381 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %Z_V_1_13, i32 25)" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2510 'bitselect' 'tmp_381' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_36 : Operation 2511 [1/1] (0.69ns)   --->   "%Y_V_14 = select i1 %tmp_378, i24 %p_Val2_33_14, i24 %p_Val2_38_14" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2511 'select' 'Y_V_14' <Predicate = (!exitcond6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 2512 [1/1] (0.69ns)   --->   "%X_V_14 = select i1 %tmp_378, i23 %p_Val2_31_14, i23 %p_Val2_37_14" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2512 'select' 'X_V_14' <Predicate = (!exitcond6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 2513 [1/1] (0.00ns)   --->   "%tmp_383 = call i9 @_ssdm_op_PartSelect.i9.i24.i32.i32(i24 %Y_V_14, i32 15, i32 23)" [ADSD/Exp.cpp:110->ADSD/Classifier.cpp:111]   --->   Operation 2513 'partselect' 'tmp_383' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_36 : Operation 2514 [1/1] (0.00ns)   --->   "%tmp_384 = call i8 @_ssdm_op_PartSelect.i8.i23.i32.i32(i23 %X_V_14, i32 15, i32 22)" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2514 'partselect' 'tmp_384' <Predicate = (!exitcond6)> <Delay = 0.00>

State 37 <SV = 30> <Delay = 7.89>
ST_37 : Operation 2515 [1/1] (0.68ns)   --->   "%p_cast_cast = select i1 %tmp_381, i26 256, i26 0" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2515 'select' 'p_cast_cast' <Predicate = (!exitcond6)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 2516 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp243 = add i26 -128, %Z_V_1_13" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2516 'add' 'tmp243' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2517 [1/1] (4.19ns) (root node of TernaryAdder)   --->   "%Z_V_1_14 = add i26 %p_cast_cast, %tmp243" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2517 'add' 'Z_V_1_14' <Predicate = (!exitcond6)> <Delay = 4.19> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2518 [1/1] (0.00ns)   --->   "%tmp_382 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %Z_V_1_14, i32 25)" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2518 'bitselect' 'tmp_382' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_37 : Operation 2519 [1/1] (0.00ns)   --->   "%r_V_3_13_cast_cast = sext i9 %tmp_383 to i23" [ADSD/Exp.cpp:111->ADSD/Classifier.cpp:111]   --->   Operation 2519 'sext' 'r_V_3_13_cast_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_37 : Operation 2520 [1/1] (0.00ns)   --->   "%r_V_4_13_cast_cast = zext i8 %tmp_384 to i24" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2520 'zext' 'r_V_4_13_cast_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_37 : Operation 2521 [1/1] (2.28ns)   --->   "%p_Val2_31_15 = sub i23 %X_V_14, %r_V_3_13_cast_cast" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2521 'sub' 'p_Val2_31_15' <Predicate = (!exitcond6)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2522 [1/1] (2.31ns)   --->   "%p_Val2_33_15 = sub i24 %Y_V_14, %r_V_4_13_cast_cast" [ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111]   --->   Operation 2522 'sub' 'p_Val2_33_15' <Predicate = (!exitcond6)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2523 [1/1] (2.28ns)   --->   "%p_Val2_37_15 = add i23 %r_V_3_13_cast_cast, %X_V_14" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2523 'add' 'p_Val2_37_15' <Predicate = (!exitcond6)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2524 [1/1] (2.31ns)   --->   "%p_Val2_38_15 = add i24 %r_V_4_13_cast_cast, %Y_V_14" [ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111]   --->   Operation 2524 'add' 'p_Val2_38_15' <Predicate = (!exitcond6)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2525 [1/1] (0.69ns)   --->   "%Y_V_15 = select i1 %tmp_382, i24 %p_Val2_33_15, i24 %p_Val2_38_15" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2525 'select' 'Y_V_15' <Predicate = (!exitcond6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 2526 [1/1] (0.00ns)   --->   "%Y_V_15_cast5 = sext i24 %Y_V_15 to i25" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2526 'sext' 'Y_V_15_cast5' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_37 : Operation 2527 [1/1] (0.69ns)   --->   "%X_V_15 = select i1 %tmp_382, i23 %p_Val2_31_15, i23 %p_Val2_37_15" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2527 'select' 'X_V_15' <Predicate = (!exitcond6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 2528 [1/1] (0.00ns)   --->   "%X_V_15_cast4 = zext i23 %X_V_15 to i25" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2528 'zext' 'X_V_15_cast4' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_37 : Operation 2529 [1/1] (0.00ns)   --->   "%tmp_385 = trunc i23 %X_V_15 to i22" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2529 'trunc' 'tmp_385' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_37 : Operation 2530 [1/1] (0.00ns)   --->   "%tmp_386 = trunc i24 %Y_V_15 to i22" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2530 'trunc' 'tmp_386' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_37 : Operation 2531 [1/1] (2.31ns)   --->   "%scaled_V = add i25 %X_V_15_cast4, %Y_V_15_cast5" [ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111]   --->   Operation 2531 'add' 'scaled_V' <Predicate = (!exitcond6)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2532 [1/1] (2.25ns)   --->   "%scaled_V_1_cast = add i22 %tmp_386, %tmp_385" [ADSD/Exp.cpp:124->ADSD/Classifier.cpp:111]   --->   Operation 2532 'add' 'scaled_V_1_cast' <Predicate = (!exitcond6)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 31> <Delay = 8.50>
ST_38 : Operation 2533 [1/1] (2.12ns)   --->   "switch i4 %m_11_i, label %35 [
    i4 0, label %compute_exp.exit
    i4 1, label %24
    i4 2, label %25
    i4 3, label %26
    i4 4, label %27
    i4 5, label %28
    i4 6, label %29
    i4 7, label %30
    i4 -8, label %31
    i4 -7, label %32
    i4 -6, label %33
    i4 -5, label %34
  ]" [ADSD/Exp.cpp:123->ADSD/Classifier.cpp:111]   --->   Operation 2533 'switch' <Predicate = (!exitcond6)> <Delay = 2.12>
ST_38 : Operation 2534 [1/1] (0.00ns)   --->   "%tmp_395 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %scaled_V, i32 11, i32 24)" [ADSD/Exp.cpp:135->ADSD/Classifier.cpp:111]   --->   Operation 2534 'partselect' 'tmp_395' <Predicate = (!exitcond6 & m_11_i == 11)> <Delay = 0.00>
ST_38 : Operation 2535 [1/1] (0.00ns)   --->   "%scaled_V_12_cast = sext i14 %tmp_395 to i22" [ADSD/Exp.cpp:135->ADSD/Classifier.cpp:111]   --->   Operation 2535 'sext' 'scaled_V_12_cast' <Predicate = (!exitcond6 & m_11_i == 11)> <Delay = 0.00>
ST_38 : Operation 2536 [1/1] (2.12ns)   --->   "br label %compute_exp.exit" [ADSD/Exp.cpp:135->ADSD/Classifier.cpp:111]   --->   Operation 2536 'br' <Predicate = (!exitcond6 & m_11_i == 11)> <Delay = 2.12>
ST_38 : Operation 2537 [1/1] (0.00ns)   --->   "%tmp_394 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %scaled_V, i32 10, i32 24)" [ADSD/Exp.cpp:134->ADSD/Classifier.cpp:111]   --->   Operation 2537 'partselect' 'tmp_394' <Predicate = (!exitcond6 & m_11_i == 10)> <Delay = 0.00>
ST_38 : Operation 2538 [1/1] (0.00ns)   --->   "%scaled_V_11_cast = sext i15 %tmp_394 to i22" [ADSD/Exp.cpp:134->ADSD/Classifier.cpp:111]   --->   Operation 2538 'sext' 'scaled_V_11_cast' <Predicate = (!exitcond6 & m_11_i == 10)> <Delay = 0.00>
ST_38 : Operation 2539 [1/1] (2.12ns)   --->   "br label %compute_exp.exit" [ADSD/Exp.cpp:134->ADSD/Classifier.cpp:111]   --->   Operation 2539 'br' <Predicate = (!exitcond6 & m_11_i == 10)> <Delay = 2.12>
ST_38 : Operation 2540 [1/1] (0.00ns)   --->   "%tmp_393 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %scaled_V, i32 9, i32 24)" [ADSD/Exp.cpp:133->ADSD/Classifier.cpp:111]   --->   Operation 2540 'partselect' 'tmp_393' <Predicate = (!exitcond6 & m_11_i == 9)> <Delay = 0.00>
ST_38 : Operation 2541 [1/1] (0.00ns)   --->   "%scaled_V_10_cast = sext i16 %tmp_393 to i22" [ADSD/Exp.cpp:133->ADSD/Classifier.cpp:111]   --->   Operation 2541 'sext' 'scaled_V_10_cast' <Predicate = (!exitcond6 & m_11_i == 9)> <Delay = 0.00>
ST_38 : Operation 2542 [1/1] (2.12ns)   --->   "br label %compute_exp.exit" [ADSD/Exp.cpp:133->ADSD/Classifier.cpp:111]   --->   Operation 2542 'br' <Predicate = (!exitcond6 & m_11_i == 9)> <Delay = 2.12>
ST_38 : Operation 2543 [1/1] (0.00ns)   --->   "%tmp_392 = call i17 @_ssdm_op_PartSelect.i17.i25.i32.i32(i25 %scaled_V, i32 8, i32 24)" [ADSD/Exp.cpp:132->ADSD/Classifier.cpp:111]   --->   Operation 2543 'partselect' 'tmp_392' <Predicate = (!exitcond6 & m_11_i == 8)> <Delay = 0.00>
ST_38 : Operation 2544 [1/1] (0.00ns)   --->   "%scaled_V_9_cast = sext i17 %tmp_392 to i22" [ADSD/Exp.cpp:132->ADSD/Classifier.cpp:111]   --->   Operation 2544 'sext' 'scaled_V_9_cast' <Predicate = (!exitcond6 & m_11_i == 8)> <Delay = 0.00>
ST_38 : Operation 2545 [1/1] (2.12ns)   --->   "br label %compute_exp.exit" [ADSD/Exp.cpp:132->ADSD/Classifier.cpp:111]   --->   Operation 2545 'br' <Predicate = (!exitcond6 & m_11_i == 8)> <Delay = 2.12>
ST_38 : Operation 2546 [1/1] (0.00ns)   --->   "%tmp_391 = call i18 @_ssdm_op_PartSelect.i18.i25.i32.i32(i25 %scaled_V, i32 7, i32 24)" [ADSD/Exp.cpp:131->ADSD/Classifier.cpp:111]   --->   Operation 2546 'partselect' 'tmp_391' <Predicate = (!exitcond6 & m_11_i == 7)> <Delay = 0.00>
ST_38 : Operation 2547 [1/1] (0.00ns)   --->   "%scaled_V_8_cast = sext i18 %tmp_391 to i22" [ADSD/Exp.cpp:131->ADSD/Classifier.cpp:111]   --->   Operation 2547 'sext' 'scaled_V_8_cast' <Predicate = (!exitcond6 & m_11_i == 7)> <Delay = 0.00>
ST_38 : Operation 2548 [1/1] (2.12ns)   --->   "br label %compute_exp.exit" [ADSD/Exp.cpp:131->ADSD/Classifier.cpp:111]   --->   Operation 2548 'br' <Predicate = (!exitcond6 & m_11_i == 7)> <Delay = 2.12>
ST_38 : Operation 2549 [1/1] (0.00ns)   --->   "%tmp_390 = call i19 @_ssdm_op_PartSelect.i19.i25.i32.i32(i25 %scaled_V, i32 6, i32 24)" [ADSD/Exp.cpp:130->ADSD/Classifier.cpp:111]   --->   Operation 2549 'partselect' 'tmp_390' <Predicate = (!exitcond6 & m_11_i == 6)> <Delay = 0.00>
ST_38 : Operation 2550 [1/1] (0.00ns)   --->   "%scaled_V_7_cast = sext i19 %tmp_390 to i22" [ADSD/Exp.cpp:130->ADSD/Classifier.cpp:111]   --->   Operation 2550 'sext' 'scaled_V_7_cast' <Predicate = (!exitcond6 & m_11_i == 6)> <Delay = 0.00>
ST_38 : Operation 2551 [1/1] (2.12ns)   --->   "br label %compute_exp.exit" [ADSD/Exp.cpp:130->ADSD/Classifier.cpp:111]   --->   Operation 2551 'br' <Predicate = (!exitcond6 & m_11_i == 6)> <Delay = 2.12>
ST_38 : Operation 2552 [1/1] (0.00ns)   --->   "%tmp_389 = call i20 @_ssdm_op_PartSelect.i20.i25.i32.i32(i25 %scaled_V, i32 5, i32 24)" [ADSD/Exp.cpp:129->ADSD/Classifier.cpp:111]   --->   Operation 2552 'partselect' 'tmp_389' <Predicate = (!exitcond6 & m_11_i == 5)> <Delay = 0.00>
ST_38 : Operation 2553 [1/1] (0.00ns)   --->   "%scaled_V_6_cast = sext i20 %tmp_389 to i22" [ADSD/Exp.cpp:129->ADSD/Classifier.cpp:111]   --->   Operation 2553 'sext' 'scaled_V_6_cast' <Predicate = (!exitcond6 & m_11_i == 5)> <Delay = 0.00>
ST_38 : Operation 2554 [1/1] (2.12ns)   --->   "br label %compute_exp.exit" [ADSD/Exp.cpp:129->ADSD/Classifier.cpp:111]   --->   Operation 2554 'br' <Predicate = (!exitcond6 & m_11_i == 5)> <Delay = 2.12>
ST_38 : Operation 2555 [1/1] (0.00ns)   --->   "%tmp_388 = call i21 @_ssdm_op_PartSelect.i21.i25.i32.i32(i25 %scaled_V, i32 4, i32 24)" [ADSD/Exp.cpp:128->ADSD/Classifier.cpp:111]   --->   Operation 2555 'partselect' 'tmp_388' <Predicate = (!exitcond6 & m_11_i == 4)> <Delay = 0.00>
ST_38 : Operation 2556 [1/1] (0.00ns)   --->   "%tmp_285 = sext i21 %tmp_388 to i22" [ADSD/Exp.cpp:128->ADSD/Classifier.cpp:111]   --->   Operation 2556 'sext' 'tmp_285' <Predicate = (!exitcond6 & m_11_i == 4)> <Delay = 0.00>
ST_38 : Operation 2557 [1/1] (2.12ns)   --->   "br label %compute_exp.exit" [ADSD/Exp.cpp:128->ADSD/Classifier.cpp:111]   --->   Operation 2557 'br' <Predicate = (!exitcond6 & m_11_i == 4)> <Delay = 2.12>
ST_38 : Operation 2558 [1/1] (0.00ns)   --->   "%scaled_V_4_cast = call i22 @_ssdm_op_PartSelect.i22.i25.i32.i32(i25 %scaled_V, i32 3, i32 24)" [ADSD/Exp.cpp:127->ADSD/Classifier.cpp:111]   --->   Operation 2558 'partselect' 'scaled_V_4_cast' <Predicate = (!exitcond6 & m_11_i == 3)> <Delay = 0.00>
ST_38 : Operation 2559 [1/1] (2.12ns)   --->   "br label %compute_exp.exit" [ADSD/Exp.cpp:127->ADSD/Classifier.cpp:111]   --->   Operation 2559 'br' <Predicate = (!exitcond6 & m_11_i == 3)> <Delay = 2.12>
ST_38 : Operation 2560 [1/1] (0.00ns)   --->   "%scaled_V_3_cast = call i22 @_ssdm_op_PartSelect.i22.i25.i32.i32(i25 %scaled_V, i32 2, i32 23)" [ADSD/Exp.cpp:126->ADSD/Classifier.cpp:111]   --->   Operation 2560 'partselect' 'scaled_V_3_cast' <Predicate = (!exitcond6 & m_11_i == 2)> <Delay = 0.00>
ST_38 : Operation 2561 [1/1] (2.12ns)   --->   "br label %compute_exp.exit" [ADSD/Exp.cpp:126->ADSD/Classifier.cpp:111]   --->   Operation 2561 'br' <Predicate = (!exitcond6 & m_11_i == 2)> <Delay = 2.12>
ST_38 : Operation 2562 [1/1] (0.00ns)   --->   "%scaled_V_2_cast = call i22 @_ssdm_op_PartSelect.i22.i25.i32.i32(i25 %scaled_V, i32 1, i32 22)" [ADSD/Exp.cpp:125->ADSD/Classifier.cpp:111]   --->   Operation 2562 'partselect' 'scaled_V_2_cast' <Predicate = (!exitcond6 & m_11_i == 1)> <Delay = 0.00>
ST_38 : Operation 2563 [1/1] (2.12ns)   --->   "br label %compute_exp.exit" [ADSD/Exp.cpp:125->ADSD/Classifier.cpp:111]   --->   Operation 2563 'br' <Predicate = (!exitcond6 & m_11_i == 1)> <Delay = 2.12>
ST_38 : Operation 2564 [1/1] (0.00ns)   --->   "%tmp_387 = call i13 @_ssdm_op_PartSelect.i13.i25.i32.i32(i25 %scaled_V, i32 12, i32 24)" [ADSD/Exp.cpp:136->ADSD/Classifier.cpp:111]   --->   Operation 2564 'partselect' 'tmp_387' <Predicate = (!exitcond6 & m_11_i == 12) | (!exitcond6 & m_11_i == 13) | (!exitcond6 & m_11_i == 14) | (!exitcond6 & m_11_i == 15)> <Delay = 0.00>
ST_38 : Operation 2565 [1/1] (0.00ns)   --->   "%scaled_V_cast = sext i13 %tmp_387 to i22" [ADSD/Exp.cpp:136->ADSD/Classifier.cpp:111]   --->   Operation 2565 'sext' 'scaled_V_cast' <Predicate = (!exitcond6 & m_11_i == 12) | (!exitcond6 & m_11_i == 13) | (!exitcond6 & m_11_i == 14) | (!exitcond6 & m_11_i == 15)> <Delay = 0.00>
ST_38 : Operation 2566 [1/1] (2.12ns)   --->   "br label %compute_exp.exit" [ADSD/Exp.cpp:136->ADSD/Classifier.cpp:111]   --->   Operation 2566 'br' <Predicate = (!exitcond6 & m_11_i == 12) | (!exitcond6 & m_11_i == 13) | (!exitcond6 & m_11_i == 14) | (!exitcond6 & m_11_i == 15)> <Delay = 2.12>
ST_38 : Operation 2567 [1/1] (0.00ns)   --->   "%p_Val2_12 = phi i22 [ %scaled_V_cast, %35 ], [ %scaled_V_12_cast, %34 ], [ %scaled_V_11_cast, %33 ], [ %scaled_V_10_cast, %32 ], [ %scaled_V_9_cast, %31 ], [ %scaled_V_8_cast, %30 ], [ %scaled_V_7_cast, %29 ], [ %scaled_V_6_cast, %28 ], [ %tmp_285, %27 ], [ %scaled_V_4_cast, %26 ], [ %scaled_V_3_cast, %25 ], [ %scaled_V_2_cast, %24 ], [ %scaled_V_1_cast, %"operator>>.exit456.i.2_ifconv" ]" [ADSD/Exp.cpp:136->ADSD/Classifier.cpp:111]   --->   Operation 2567 'phi' 'p_Val2_12' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2568 [1/1] (0.00ns)   --->   "%tmp_291 = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %p_Val2_12, i32 2, i32 21)" [ADSD/Exp.cpp:136->ADSD/Classifier.cpp:111]   --->   Operation 2568 'partselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2569 [1/1] (0.00ns)   --->   "%tmp_105 = call i22 @_ssdm_op_BitConcatenate.i22.i20.i2(i20 %tmp_291, i2 0)" [ADSD/Classifier.cpp:111]   --->   Operation 2569 'bitconcatenate' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2570 [1/1] (1.42ns)   --->   "switch i4 %tmp_319, label %case15.i [
    i4 0, label %case0.i
    i4 1, label %case1.i
    i4 2, label %case2.i
    i4 3, label %case3.i
    i4 4, label %case4.i
    i4 5, label %case5.i
    i4 6, label %case6.i
    i4 7, label %case7.i
    i4 -8, label %case8.i
    i4 -7, label %case9.i
    i4 -6, label %case10.i
    i4 -5, label %case11.i
    i4 -4, label %case12.i
    i4 -3, label %case13.i
    i4 -2, label %case14.i
  ]" [ADSD/Classifier.cpp:99]   --->   Operation 2570 'switch' <Predicate = true> <Delay = 1.42>
ST_38 : Operation 2571 [1/1] (0.00ns)   --->   "%OP1_V = sext i8 %UnifiedRetVal_i to i30" [ADSD/Classifier.cpp:112]   --->   Operation 2571 'sext' 'OP1_V' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2572 [1/1] (0.00ns)   --->   "%OP2_V = sext i22 %tmp_105 to i30" [ADSD/Classifier.cpp:112]   --->   Operation 2572 'sext' 'OP2_V' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2573 [1/1] (6.38ns)   --->   "%p_Val2_13 = mul i30 %OP2_V, %OP1_V" [ADSD/Classifier.cpp:112]   --->   Operation 2573 'mul' 'p_Val2_13' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2574 [1/1] (0.00ns)   --->   "%tmp_292 = call i22 @_ssdm_op_PartSelect.i22.i30.i32.i32(i30 %p_Val2_13, i32 8, i32 29)" [ADSD/Classifier.cpp:112]   --->   Operation 2574 'partselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2575 [1/1] (0.00ns)   --->   "br label %compute_exp.exit885" [ADSD/Classifier.cpp:112]   --->   Operation 2575 'br' <Predicate = (tmp_319 == 14)> <Delay = 0.00>
ST_38 : Operation 2576 [1/1] (0.00ns)   --->   "br label %compute_exp.exit885" [ADSD/Classifier.cpp:112]   --->   Operation 2576 'br' <Predicate = (tmp_319 == 13)> <Delay = 0.00>
ST_38 : Operation 2577 [1/1] (0.00ns)   --->   "br label %compute_exp.exit885" [ADSD/Classifier.cpp:112]   --->   Operation 2577 'br' <Predicate = (tmp_319 == 12)> <Delay = 0.00>
ST_38 : Operation 2578 [1/1] (0.00ns)   --->   "br label %compute_exp.exit885" [ADSD/Classifier.cpp:112]   --->   Operation 2578 'br' <Predicate = (tmp_319 == 11)> <Delay = 0.00>
ST_38 : Operation 2579 [1/1] (0.00ns)   --->   "br label %compute_exp.exit885" [ADSD/Classifier.cpp:112]   --->   Operation 2579 'br' <Predicate = (tmp_319 == 10)> <Delay = 0.00>
ST_38 : Operation 2580 [1/1] (0.00ns)   --->   "br label %compute_exp.exit885" [ADSD/Classifier.cpp:112]   --->   Operation 2580 'br' <Predicate = (tmp_319 == 9)> <Delay = 0.00>
ST_38 : Operation 2581 [1/1] (0.00ns)   --->   "br label %compute_exp.exit885" [ADSD/Classifier.cpp:112]   --->   Operation 2581 'br' <Predicate = (tmp_319 == 8)> <Delay = 0.00>
ST_38 : Operation 2582 [1/1] (0.00ns)   --->   "br label %compute_exp.exit885" [ADSD/Classifier.cpp:112]   --->   Operation 2582 'br' <Predicate = (tmp_319 == 7)> <Delay = 0.00>
ST_38 : Operation 2583 [1/1] (0.00ns)   --->   "br label %compute_exp.exit885" [ADSD/Classifier.cpp:112]   --->   Operation 2583 'br' <Predicate = (tmp_319 == 6)> <Delay = 0.00>
ST_38 : Operation 2584 [1/1] (0.00ns)   --->   "br label %compute_exp.exit885" [ADSD/Classifier.cpp:112]   --->   Operation 2584 'br' <Predicate = (tmp_319 == 5)> <Delay = 0.00>
ST_38 : Operation 2585 [1/1] (0.00ns)   --->   "br label %compute_exp.exit885" [ADSD/Classifier.cpp:112]   --->   Operation 2585 'br' <Predicate = (tmp_319 == 4)> <Delay = 0.00>
ST_38 : Operation 2586 [1/1] (0.00ns)   --->   "br label %compute_exp.exit885" [ADSD/Classifier.cpp:112]   --->   Operation 2586 'br' <Predicate = (tmp_319 == 3)> <Delay = 0.00>
ST_38 : Operation 2587 [1/1] (0.00ns)   --->   "br label %compute_exp.exit885" [ADSD/Classifier.cpp:112]   --->   Operation 2587 'br' <Predicate = (tmp_319 == 2)> <Delay = 0.00>
ST_38 : Operation 2588 [1/1] (0.00ns)   --->   "br label %compute_exp.exit885" [ADSD/Classifier.cpp:112]   --->   Operation 2588 'br' <Predicate = (tmp_319 == 1)> <Delay = 0.00>
ST_38 : Operation 2589 [1/1] (0.00ns)   --->   "br label %compute_exp.exit885" [ADSD/Classifier.cpp:112]   --->   Operation 2589 'br' <Predicate = (tmp_319 == 0)> <Delay = 0.00>
ST_38 : Operation 2590 [1/1] (0.00ns)   --->   "br label %compute_exp.exit885" [ADSD/Classifier.cpp:112]   --->   Operation 2590 'br' <Predicate = (tmp_319 == 15)> <Delay = 0.00>

State 39 <SV = 32> <Delay = 6.38>
ST_39 : Operation 2591 [1/1] (0.00ns)   --->   "%partial_sum_15_V_1_s = load i32* %partial_sum_15_V_1"   --->   Operation 2591 'load' 'partial_sum_15_V_1_s' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2592 [1/1] (0.00ns)   --->   "%partial_sum_15_V_2_s = load i32* %partial_sum_15_V_2"   --->   Operation 2592 'load' 'partial_sum_15_V_2_s' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2593 [1/1] (0.00ns)   --->   "%partial_sum_15_V_3_s = load i32* %partial_sum_15_V_3"   --->   Operation 2593 'load' 'partial_sum_15_V_3_s' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2594 [1/1] (0.00ns)   --->   "%partial_sum_15_V_4_s = load i32* %partial_sum_15_V_4"   --->   Operation 2594 'load' 'partial_sum_15_V_4_s' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2595 [1/1] (0.00ns)   --->   "%partial_sum_15_V_5_s = load i32* %partial_sum_15_V_5"   --->   Operation 2595 'load' 'partial_sum_15_V_5_s' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2596 [1/1] (0.00ns)   --->   "%partial_sum_15_V_6_s = load i32* %partial_sum_15_V_6"   --->   Operation 2596 'load' 'partial_sum_15_V_6_s' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2597 [1/1] (0.00ns)   --->   "%partial_sum_15_V_7_s = load i32* %partial_sum_15_V_7"   --->   Operation 2597 'load' 'partial_sum_15_V_7_s' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2598 [1/1] (0.00ns)   --->   "%partial_sum_15_V_8_s = load i32* %partial_sum_15_V_8"   --->   Operation 2598 'load' 'partial_sum_15_V_8_s' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2599 [1/1] (0.00ns)   --->   "%partial_sum_15_V_9_s = load i32* %partial_sum_15_V_9"   --->   Operation 2599 'load' 'partial_sum_15_V_9_s' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2600 [1/1] (0.00ns)   --->   "%partial_sum_15_V_10_1 = load i32* %partial_sum_15_V_10"   --->   Operation 2600 'load' 'partial_sum_15_V_10_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2601 [1/1] (0.00ns)   --->   "%partial_sum_15_V_11_1 = load i32* %partial_sum_15_V_11"   --->   Operation 2601 'load' 'partial_sum_15_V_11_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2602 [1/1] (0.00ns)   --->   "%partial_sum_15_V_12_1 = load i32* %partial_sum_15_V_12"   --->   Operation 2602 'load' 'partial_sum_15_V_12_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2603 [1/1] (0.00ns)   --->   "%partial_sum_15_V_13_1 = load i32* %partial_sum_15_V_13"   --->   Operation 2603 'load' 'partial_sum_15_V_13_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2604 [1/1] (0.00ns)   --->   "%partial_sum_15_V_14_1 = load i32* %partial_sum_15_V_14"   --->   Operation 2604 'load' 'partial_sum_15_V_14_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2605 [1/1] (0.00ns)   --->   "%partial_sum_15_V_15_1 = load i32* %partial_sum_15_V_15"   --->   Operation 2605 'load' 'partial_sum_15_V_15_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2606 [1/1] (0.00ns)   --->   "%partial_sum_15_V_lo = load i32* %partial_sum_15_V"   --->   Operation 2606 'load' 'partial_sum_15_V_lo' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2607 [1/1] (0.00ns)   --->   "%p_Val2_14 = sext i22 %tmp_292 to i32" [ADSD/Classifier.cpp:112]   --->   Operation 2607 'sext' 'p_Val2_14' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2608 [1/1] (2.06ns)   --->   "%p_Val2_15 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %partial_sum_15_V_1_s, i32 %partial_sum_15_V_2_s, i32 %partial_sum_15_V_3_s, i32 %partial_sum_15_V_4_s, i32 %partial_sum_15_V_5_s, i32 %partial_sum_15_V_6_s, i32 %partial_sum_15_V_7_s, i32 %partial_sum_15_V_8_s, i32 %partial_sum_15_V_9_s, i32 %partial_sum_15_V_10_1, i32 %partial_sum_15_V_11_1, i32 %partial_sum_15_V_12_1, i32 %partial_sum_15_V_13_1, i32 %partial_sum_15_V_14_1, i32 %partial_sum_15_V_15_1, i32 %partial_sum_15_V_lo, i4 %tmp_319)" [ADSD/Classifier.cpp:99]   --->   Operation 2608 'mux' 'p_Val2_15' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2609 [1/1] (2.55ns)   --->   "%partial_sum_0_V = add i32 %p_Val2_15, %p_Val2_14" [ADSD/Classifier.cpp:112]   --->   Operation 2609 'add' 'partial_sum_0_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2610 [1/1] (1.76ns)   --->   "store i32 %partial_sum_0_V, i32* %partial_sum_15_V_15" [ADSD/Classifier.cpp:112]   --->   Operation 2610 'store' <Predicate = (tmp_319 == 14)> <Delay = 1.76>
ST_39 : Operation 2611 [1/1] (1.76ns)   --->   "store i32 %partial_sum_0_V, i32* %partial_sum_15_V_14" [ADSD/Classifier.cpp:112]   --->   Operation 2611 'store' <Predicate = (tmp_319 == 13)> <Delay = 1.76>
ST_39 : Operation 2612 [1/1] (1.76ns)   --->   "store i32 %partial_sum_0_V, i32* %partial_sum_15_V_13" [ADSD/Classifier.cpp:112]   --->   Operation 2612 'store' <Predicate = (tmp_319 == 12)> <Delay = 1.76>
ST_39 : Operation 2613 [1/1] (1.76ns)   --->   "store i32 %partial_sum_0_V, i32* %partial_sum_15_V_12" [ADSD/Classifier.cpp:112]   --->   Operation 2613 'store' <Predicate = (tmp_319 == 11)> <Delay = 1.76>
ST_39 : Operation 2614 [1/1] (1.76ns)   --->   "store i32 %partial_sum_0_V, i32* %partial_sum_15_V_11" [ADSD/Classifier.cpp:112]   --->   Operation 2614 'store' <Predicate = (tmp_319 == 10)> <Delay = 1.76>
ST_39 : Operation 2615 [1/1] (1.76ns)   --->   "store i32 %partial_sum_0_V, i32* %partial_sum_15_V_10" [ADSD/Classifier.cpp:112]   --->   Operation 2615 'store' <Predicate = (tmp_319 == 9)> <Delay = 1.76>
ST_39 : Operation 2616 [1/1] (1.76ns)   --->   "store i32 %partial_sum_0_V, i32* %partial_sum_15_V_9" [ADSD/Classifier.cpp:112]   --->   Operation 2616 'store' <Predicate = (tmp_319 == 8)> <Delay = 1.76>
ST_39 : Operation 2617 [1/1] (1.76ns)   --->   "store i32 %partial_sum_0_V, i32* %partial_sum_15_V_8" [ADSD/Classifier.cpp:112]   --->   Operation 2617 'store' <Predicate = (tmp_319 == 7)> <Delay = 1.76>
ST_39 : Operation 2618 [1/1] (1.76ns)   --->   "store i32 %partial_sum_0_V, i32* %partial_sum_15_V_7" [ADSD/Classifier.cpp:112]   --->   Operation 2618 'store' <Predicate = (tmp_319 == 6)> <Delay = 1.76>
ST_39 : Operation 2619 [1/1] (1.76ns)   --->   "store i32 %partial_sum_0_V, i32* %partial_sum_15_V_6" [ADSD/Classifier.cpp:112]   --->   Operation 2619 'store' <Predicate = (tmp_319 == 5)> <Delay = 1.76>
ST_39 : Operation 2620 [1/1] (1.76ns)   --->   "store i32 %partial_sum_0_V, i32* %partial_sum_15_V_5" [ADSD/Classifier.cpp:112]   --->   Operation 2620 'store' <Predicate = (tmp_319 == 4)> <Delay = 1.76>
ST_39 : Operation 2621 [1/1] (1.76ns)   --->   "store i32 %partial_sum_0_V, i32* %partial_sum_15_V_4" [ADSD/Classifier.cpp:112]   --->   Operation 2621 'store' <Predicate = (tmp_319 == 3)> <Delay = 1.76>
ST_39 : Operation 2622 [1/1] (1.76ns)   --->   "store i32 %partial_sum_0_V, i32* %partial_sum_15_V_3" [ADSD/Classifier.cpp:112]   --->   Operation 2622 'store' <Predicate = (tmp_319 == 2)> <Delay = 1.76>
ST_39 : Operation 2623 [1/1] (1.76ns)   --->   "store i32 %partial_sum_0_V, i32* %partial_sum_15_V_2" [ADSD/Classifier.cpp:112]   --->   Operation 2623 'store' <Predicate = (tmp_319 == 1)> <Delay = 1.76>
ST_39 : Operation 2624 [1/1] (1.76ns)   --->   "store i32 %partial_sum_0_V, i32* %partial_sum_15_V_1" [ADSD/Classifier.cpp:112]   --->   Operation 2624 'store' <Predicate = (tmp_319 == 0)> <Delay = 1.76>
ST_39 : Operation 2625 [1/1] (1.76ns)   --->   "store i32 %partial_sum_0_V, i32* %partial_sum_15_V" [ADSD/Classifier.cpp:112]   --->   Operation 2625 'store' <Predicate = (tmp_319 == 15)> <Delay = 1.76>
ST_39 : Operation 2626 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str19, i32 %tmp_275)" [ADSD/Classifier.cpp:113]   --->   Operation 2626 'specregionend' 'empty_56' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_39 : Operation 2627 [1/1] (0.00ns)   --->   "br label %.preheader320" [ADSD/Classifier.cpp:99]   --->   Operation 2627 'br' <Predicate = (!exitcond6)> <Delay = 0.00>

State 40 <SV = 14> <Delay = 1.91>
ST_40 : Operation 2628 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str15, i32 %tmp_5)" [ADSD/Classifier.cpp:114]   --->   Operation 2628 'specregionend' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2629 [1/1] (1.91ns)   --->   "%i_2 = add i8 %i2, 16" [ADSD/Classifier.cpp:70]   --->   Operation 2629 'add' 'i_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2630 [1/1] (0.00ns)   --->   "br label %.preheader322" [ADSD/Classifier.cpp:70]   --->   Operation 2630 'br' <Predicate = true> <Delay = 0.00>

State 41 <SV = 11> <Delay = 8.74>
ST_41 : Operation 2631 [1/1] (0.00ns)   --->   "%partial_sum_15_V_1_1 = load i32* %partial_sum_15_V_1" [ADSD/Classifier.cpp:118]   --->   Operation 2631 'load' 'partial_sum_15_V_1_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2632 [1/1] (0.00ns)   --->   "%partial_sum_15_V_2_1 = load i32* %partial_sum_15_V_2" [ADSD/Classifier.cpp:118]   --->   Operation 2632 'load' 'partial_sum_15_V_2_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2633 [1/1] (0.00ns)   --->   "%partial_sum_15_V_5_1 = load i32* %partial_sum_15_V_5" [ADSD/Classifier.cpp:118]   --->   Operation 2633 'load' 'partial_sum_15_V_5_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2634 [1/1] (0.00ns)   --->   "%partial_sum_15_V_6_1 = load i32* %partial_sum_15_V_6" [ADSD/Classifier.cpp:118]   --->   Operation 2634 'load' 'partial_sum_15_V_6_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2635 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp246 = add i32 %partial_sum_15_V_1_1, %partial_sum_15_V_2_1" [ADSD/Classifier.cpp:118]   --->   Operation 2635 'add' 'tmp246' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2636 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp245 = add i32 %tmp247, %tmp246" [ADSD/Classifier.cpp:118]   --->   Operation 2636 'add' 'tmp245' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2637 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp249 = add i32 %partial_sum_15_V_5_1, %partial_sum_15_V_6_1" [ADSD/Classifier.cpp:118]   --->   Operation 2637 'add' 'tmp249' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2638 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp248 = add i32 %tmp250, %tmp249" [ADSD/Classifier.cpp:118]   --->   Operation 2638 'add' 'tmp248' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2639 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp244 = add i32 %tmp248, %tmp245" [ADSD/Classifier.cpp:118]   --->   Operation 2639 'add' 'tmp244' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2640 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp252 = add i32 %tmp254, %tmp253" [ADSD/Classifier.cpp:118]   --->   Operation 2640 'add' 'tmp252' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2641 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp251 = add i32 %tmp255, %tmp252" [ADSD/Classifier.cpp:118]   --->   Operation 2641 'add' 'tmp251' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 2642 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%p_Val2_8_s = add i32 %tmp251, %tmp244" [ADSD/Classifier.cpp:118]   --->   Operation 2642 'add' 'p_Val2_8_s' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 12> <Delay = 5.03>
ST_42 : Operation 2643 [1/1] (0.00ns)   --->   "%tmp_s = sext i32 %p_Val2_8_s to i33" [ADSD/Classifier.cpp:121]   --->   Operation 2643 'sext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2644 [1/1] (2.55ns)   --->   "%tmp_6 = add nsw i33 %tmp_s, -11776" [ADSD/Classifier.cpp:121]   --->   Operation 2644 'add' 'tmp_6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2645 [1/1] (2.48ns)   --->   "%tmp_7 = icmp eq i33 %tmp_6, 0" [ADSD/Classifier.cpp:121]   --->   Operation 2645 'icmp' 'tmp_7' <Predicate = true> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 13> <Delay = 6.28>
ST_43 : Operation 2646 [1/1] (0.00ns)   --->   "%dp_s = sext i33 %tmp_6 to i64" [ADSD/Classifier.cpp:121]   --->   Operation 2646 'sext' 'dp_s' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_43 : Operation 2647 [6/6] (6.28ns)   --->   "%dp_1 = sitofp i64 %dp_s to double" [ADSD/Classifier.cpp:121]   --->   Operation 2647 'sitodp' 'dp_1' <Predicate = (!tmp_7)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 14> <Delay = 6.28>
ST_44 : Operation 2648 [5/6] (6.28ns)   --->   "%dp_1 = sitofp i64 %dp_s to double" [ADSD/Classifier.cpp:121]   --->   Operation 2648 'sitodp' 'dp_1' <Predicate = (!tmp_7)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 15> <Delay = 6.28>
ST_45 : Operation 2649 [4/6] (6.28ns)   --->   "%dp_1 = sitofp i64 %dp_s to double" [ADSD/Classifier.cpp:121]   --->   Operation 2649 'sitodp' 'dp_1' <Predicate = (!tmp_7)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 16> <Delay = 6.28>
ST_46 : Operation 2650 [3/6] (6.28ns)   --->   "%dp_1 = sitofp i64 %dp_s to double" [ADSD/Classifier.cpp:121]   --->   Operation 2650 'sitodp' 'dp_1' <Predicate = (!tmp_7)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 17> <Delay = 6.28>
ST_47 : Operation 2651 [2/6] (6.28ns)   --->   "%dp_1 = sitofp i64 %dp_s to double" [ADSD/Classifier.cpp:121]   --->   Operation 2651 'sitodp' 'dp_1' <Predicate = (!tmp_7)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 18> <Delay = 6.28>
ST_48 : Operation 2652 [1/6] (6.28ns)   --->   "%dp_1 = sitofp i64 %dp_s to double" [ADSD/Classifier.cpp:121]   --->   Operation 2652 'sitodp' 'dp_1' <Predicate = (!tmp_7)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 19> <Delay = 3.12>
ST_49 : Operation 2653 [1/1] (0.00ns)   --->   "%res_V_1 = bitcast double %dp_1 to i64" [ADSD/Classifier.cpp:121]   --->   Operation 2653 'bitcast' 'res_V_1' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_49 : Operation 2654 [1/1] (0.00ns)   --->   "%exp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_1, i32 52, i32 62)" [ADSD/Classifier.cpp:121]   --->   Operation 2654 'partselect' 'exp_V' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_49 : Operation 2655 [1/1] (1.63ns)   --->   "%exp_V_2 = add i11 %exp_V, -16" [ADSD/Classifier.cpp:121]   --->   Operation 2655 'add' 'exp_V_2' <Predicate = (!tmp_7)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2656 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @llvm.part.set.i64.i11(i64 %res_V_1, i11 %exp_V_2, i32 52, i32 62) nounwind" [ADSD/Classifier.cpp:121]   --->   Operation 2656 'partset' 'p_Result_s' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_49 : Operation 2657 [1/1] (0.00ns)   --->   "%dp = bitcast i64 %p_Result_s to double" [ADSD/Classifier.cpp:121]   --->   Operation 2657 'bitcast' 'dp' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_49 : Operation 2658 [1/1] (1.48ns)   --->   "%p_0_i1 = select i1 %tmp_7, double 0.000000e+00, double %dp" [ADSD/Classifier.cpp:121]   --->   Operation 2658 'select' 'p_0_i1' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2659 [1/1] (0.00ns)   --->   "ret double %p_0_i1" [ADSD/Classifier.cpp:121]   --->   Operation 2659 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'x_V' [51]  (1 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr') [54]  (0 ns)
	bus request on port 'gmem' (ADSD/Classifier.cpp:46) [77]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (ADSD/Classifier.cpp:46) [77]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (ADSD/Classifier.cpp:46) [77]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (ADSD/Classifier.cpp:46) [77]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (ADSD/Classifier.cpp:46) [77]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (ADSD/Classifier.cpp:46) [77]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (ADSD/Classifier.cpp:46) [77]  (8.75 ns)

 <State 9>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('exitcond2', ADSD/Classifier.cpp:43) [82]  (1.49 ns)
	blocking operation 0.978 ns on control path)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (ADSD/Classifier.cpp:46) [90]  (8.75 ns)

 <State 11>: 6.48ns
The critical path consists of the following:
	'mul' operation ('r_V', ADSD/Classifier.cpp:62) [106]  (4.17 ns)
	'add' operation ('tmp3', ADSD/Classifier.cpp:63) [206]  (2.31 ns)

 <State 12>: 8.27ns
The critical path consists of the following:
	'add' operation ('tmp4', ADSD/Classifier.cpp:63) [207]  (0 ns)
	'add' operation ('tmp2', ADSD/Classifier.cpp:63) [208]  (4.14 ns)
	'add' operation ('tmp_281', ADSD/Classifier.cpp:63) [212]  (0 ns)
	'add' operation ('p_Val2_4_7', ADSD/Classifier.cpp:63) [213]  (4.14 ns)

 <State 13>: 1.77ns
The critical path consists of the following:
	'alloca' operation ('partial_sum[15].V') [217]  (0 ns)
	'store' operation of constant 0 on local variable 'partial_sum[15].V' [250]  (1.77 ns)

 <State 14>: 6.92ns
The critical path consists of the following:
	'load' operation ('partial_sum_15_V_15_2', ADSD/Classifier.cpp:118) on local variable 'partial_sum[15].V' [2672]  (0 ns)
	'add' operation ('tmp257', ADSD/Classifier.cpp:118) [2685]  (2.55 ns)
	'add' operation ('tmp255', ADSD/Classifier.cpp:118) [2686]  (4.37 ns)

 <State 15>: 4.98ns
The critical path consists of the following:
	'phi' operation ('j', ADSD/Classifier.cpp:80) with incoming values : ('j_1_s', ADSD/Classifier.cpp:80) [281]  (0 ns)
	'add' operation ('tmp_13', ADSD/Classifier.cpp:70) [293]  (1.73 ns)
	'getelementptr' operation ('svs_V_0_addr', ADSD/Classifier.cpp:70) [295]  (0 ns)
	'load' operation ('svs_V_0_load', ADSD/Classifier.cpp:86) on array 'svs_V_0' [311]  (3.25 ns)

 <State 16>: 7.42ns
The critical path consists of the following:
	'load' operation ('svs_V_0_load', ADSD/Classifier.cpp:86) on array 'svs_V_0' [311]  (3.25 ns)
	'mul' operation ('r_V_4', ADSD/Classifier.cpp:93) [316]  (4.17 ns)

 <State 17>: 6.66ns
The critical path consists of the following:
	'mul' operation ('r_V_2_4', ADSD/Classifier.cpp:93) [664]  (4.17 ns)
	'add' operation ('tmp13', ADSD/Classifier.cpp:95) [1585]  (2.49 ns)

 <State 18>: 8.74ns
The critical path consists of the following:
	'add' operation ('tmp12', ADSD/Classifier.cpp:95) [1589]  (0 ns)
	'add' operation ('tmp8', ADSD/Classifier.cpp:95) [1590]  (4.37 ns)
	'add' operation ('tmp_252', ADSD/Classifier.cpp:95) [1602]  (0 ns)
	'add' operation ('dot_products[0].V', ADSD/Classifier.cpp:95) [1603]  (4.37 ns)

 <State 19>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k') with incoming values : ('k', ADSD/Classifier.cpp:99) [2044]  (1.77 ns)

 <State 20>: 5.17ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ADSD/Classifier.cpp:99) [2044]  (0 ns)
	'add' operation ('tmp_19', ADSD/Classifier.cpp:103) [2055]  (1.92 ns)
	'getelementptr' operation ('sv_norms_V_6_addr', ADSD/Classifier.cpp:103) [2064]  (0 ns)
	'load' operation ('sv_norms_V_6_load', ADSD/Classifier.cpp:103) on array 'sv_norms_V_6' [2108]  (3.25 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'load' operation ('sv_norms_V_14_load', ADSD/Classifier.cpp:103) on array 'sv_norms_V_14' [2076]  (3.25 ns)

 <State 22>: 7.17ns
The critical path consists of the following:
	'mux' operation ('tmp_277', ADSD/Classifier.cpp:95) [2139]  (2.06 ns)
	'shl' operation ('__Val2__', ADSD/Classifier.cpp:106) [2141]  (0 ns)
	'sub' operation ('dist_sq.V', ADSD/Classifier.cpp:106) [2142]  (4.37 ns)
	'select' operation ('p_Val2_s_55', ADSD/Classifier.cpp:109) [2145]  (0.733 ns)

 <State 23>: 5.23ns
The critical path consists of the following:
	'sub' operation ('p_neg', ADSD/Classifier.cpp:111) [2149]  (2.59 ns)
	'sub' operation ('__Val2__', ADSD/Classifier.cpp:111) [2151]  (2.63 ns)

 <State 24>: 6.8ns
The critical path consists of the following:
	'sub' operation ('p_Val2_9', ADSD/Exp.cpp:47->ADSD/Classifier.cpp:111) [2155]  (2.26 ns)
	'icmp' operation ('tmp_43', ADSD/Exp.cpp:59->ADSD/Classifier.cpp:111) [2168]  (2.45 ns)
	multiplexor before 'phi' operation ('m_11_i', ADSD/Exp.cpp:66->ADSD/Classifier.cpp:111) with incoming values : ('m_0_i', ADSD/Exp.cpp:66->ADSD/Classifier.cpp:111) [2193]  (2.1 ns)

 <State 25>: 7.12ns
The critical path consists of the following:
	'phi' operation ('m_11_i', ADSD/Exp.cpp:66->ADSD/Classifier.cpp:111) with incoming values : ('m_0_i', ADSD/Exp.cpp:66->ADSD/Classifier.cpp:111) [2193]  (0 ns)
	'mux' operation ('__Val2__', ADSD/Exp.cpp:66->ADSD/Classifier.cpp:111) [2196]  (0 ns)
	'add' operation ('Z.V', ADSD/Exp.cpp:96->ADSD/Classifier.cpp:111) [2198]  (2.37 ns)
	'add' operation ('Z_V_1', ADSD/Exp.cpp:114->ADSD/Classifier.cpp:111) [2201]  (2.37 ns)
	'add' operation ('p_Val2_40_1', ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111) [2207]  (2.37 ns)

 <State 26>: 6.67ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('Z_V_1_1', ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111) with incoming values : ('p_Val2_40_1', ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111) ('p_Val2_36_1', ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111) [2215]  (1.77 ns)
	'phi' operation ('Z_V_1_1', ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111) with incoming values : ('p_Val2_40_1', ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111) ('p_Val2_36_1', ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111) [2215]  (0 ns)
	'select' operation ('p_cast1_cast', ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111) [2229]  (0.704 ns)
	'add' operation ('Z_V_1_2', ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111) [2231]  (4.2 ns)

 <State 27>: 8.04ns
The critical path consists of the following:
	'select' operation ('p_cast2_cast', ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111) [2244]  (0.708 ns)
	'add' operation ('Z_V_1_3', ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111) [2246]  (4.2 ns)
	'add' operation ('p_Val2_40_4', ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111) [2260]  (2.37 ns)
	'select' operation ('Z_V_1_4', ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111) [2261]  (0.766 ns)

 <State 28>: 5.99ns
The critical path consists of the following:
	'sub' operation ('p_Val2_33_4', ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111) [2256]  (2.28 ns)
	'select' operation ('Y_V_4', ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111) [2262]  (0.694 ns)
	'sub' operation ('p_Val2_33_5', ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111) [2270]  (2.31 ns)
	'select' operation ('Y_V_5', ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111) [2277]  (0.694 ns)

 <State 29>: 6.02ns
The critical path consists of the following:
	'sub' operation ('p_Val2_33_6', ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111) [2286]  (2.31 ns)
	'select' operation ('Y_V_6', ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111) [2293]  (0.694 ns)
	'sub' operation ('p_Val2_33_7', ADSD/Exp.cpp:117->ADSD/Classifier.cpp:111) [2301]  (2.31 ns)
	'select' operation ('Y_V_7', ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111) [2308]  (0.694 ns)

 <State 30>: 5.67ns
The critical path consists of the following:
	'select' operation ('p_cast5_cast', ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111) [2305]  (0.781 ns)
	'add' operation ('Z_V_1_7', ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111) [2307]  (4.2 ns)
	'select' operation ('X_V_8', ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111) [2324]  (0.698 ns)

 <State 31>: 5.7ns
The critical path consists of the following:
	'select' operation ('p_cast6_cast', ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111) [2320]  (0.805 ns)
	'add' operation ('Z_V_1_8', ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111) [2322]  (4.2 ns)
	'select' operation ('X_V_9', ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111) [2339]  (0.698 ns)

 <State 32>: 5.65ns
The critical path consists of the following:
	'select' operation ('p_cast7_cast', ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111) [2335]  (0.754 ns)
	'add' operation ('Z_V_1_9', ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111) [2337]  (4.2 ns)
	'select' operation ('X_V_s', ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111) [2354]  (0.698 ns)

 <State 33>: 5.59ns
The critical path consists of the following:
	'select' operation ('p_cast8_cast', ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111) [2350]  (0.702 ns)
	'add' operation ('Z_V_1_s', ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111) [2352]  (4.2 ns)
	'select' operation ('X_V_10', ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111) [2369]  (0.698 ns)

 <State 34>: 5.59ns
The critical path consists of the following:
	'select' operation ('p_cast9_cast', ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111) [2365]  (0.7 ns)
	'add' operation ('Z_V_1_10', ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111) [2367]  (4.2 ns)
	'select' operation ('X_V_11', ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111) [2384]  (0.698 ns)

 <State 35>: 5.59ns
The critical path consists of the following:
	'select' operation ('p_cast10_cast', ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111) [2380]  (0.697 ns)
	'add' operation ('Z_V_1_11', ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111) [2382]  (4.2 ns)
	'select' operation ('X_V_12', ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111) [2399]  (0.698 ns)

 <State 36>: 8.73ns
The critical path consists of the following:
	'select' operation ('p_cast11_cast', ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111) [2395]  (0.692 ns)
	'add' operation ('Z_V_1_12', ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111) [2397]  (4.2 ns)
	'add' operation ('p_Val2_40_s', ADSD/Exp.cpp:115->ADSD/Classifier.cpp:111) [2410]  (2.37 ns)
	'select' operation ('Z_V_1_13', ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111) [2411]  (0.766 ns)
	'select' operation ('X_V_14', ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111) [2428]  (0.698 ns)

 <State 37>: 7.89ns
The critical path consists of the following:
	'select' operation ('p_cast_cast', ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111) [2424]  (0.687 ns)
	'add' operation ('Z_V_1_14', ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111) [2426]  (4.2 ns)
	'select' operation ('X_V_15', ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111) [2440]  (0.698 ns)
	'add' operation ('scaled.V', ADSD/Exp.cpp:108->ADSD/Classifier.cpp:111) [2444]  (2.31 ns)

 <State 38>: 8.5ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__Val2__', ADSD/Exp.cpp:136->ADSD/Classifier.cpp:111) with incoming values : ('scaled_V_1_cast', ADSD/Exp.cpp:124->ADSD/Classifier.cpp:111) ('scaled_V_12_cast', ADSD/Exp.cpp:135->ADSD/Classifier.cpp:111) ('scaled_V_11_cast', ADSD/Exp.cpp:134->ADSD/Classifier.cpp:111) ('scaled_V_10_cast', ADSD/Exp.cpp:133->ADSD/Classifier.cpp:111) ('scaled_V_9_cast', ADSD/Exp.cpp:132->ADSD/Classifier.cpp:111) ('scaled_V_8_cast', ADSD/Exp.cpp:131->ADSD/Classifier.cpp:111) ('scaled_V_7_cast', ADSD/Exp.cpp:130->ADSD/Classifier.cpp:111) ('scaled_V_6_cast', ADSD/Exp.cpp:129->ADSD/Classifier.cpp:111) ('tmp_285', ADSD/Exp.cpp:128->ADSD/Classifier.cpp:111) ('scaled_V_4_cast', ADSD/Exp.cpp:127->ADSD/Classifier.cpp:111) ('scaled_V_3_cast', ADSD/Exp.cpp:126->ADSD/Classifier.cpp:111) ('scaled_V_2_cast', ADSD/Exp.cpp:125->ADSD/Classifier.cpp:111) ('scaled_V_cast', ADSD/Exp.cpp:136->ADSD/Classifier.cpp:111) [2493]  (2.12 ns)
	'phi' operation ('__Val2__', ADSD/Exp.cpp:136->ADSD/Classifier.cpp:111) with incoming values : ('scaled_V_1_cast', ADSD/Exp.cpp:124->ADSD/Classifier.cpp:111) ('scaled_V_12_cast', ADSD/Exp.cpp:135->ADSD/Classifier.cpp:111) ('scaled_V_11_cast', ADSD/Exp.cpp:134->ADSD/Classifier.cpp:111) ('scaled_V_10_cast', ADSD/Exp.cpp:133->ADSD/Classifier.cpp:111) ('scaled_V_9_cast', ADSD/Exp.cpp:132->ADSD/Classifier.cpp:111) ('scaled_V_8_cast', ADSD/Exp.cpp:131->ADSD/Classifier.cpp:111) ('scaled_V_7_cast', ADSD/Exp.cpp:130->ADSD/Classifier.cpp:111) ('scaled_V_6_cast', ADSD/Exp.cpp:129->ADSD/Classifier.cpp:111) ('tmp_285', ADSD/Exp.cpp:128->ADSD/Classifier.cpp:111) ('scaled_V_4_cast', ADSD/Exp.cpp:127->ADSD/Classifier.cpp:111) ('scaled_V_3_cast', ADSD/Exp.cpp:126->ADSD/Classifier.cpp:111) ('scaled_V_2_cast', ADSD/Exp.cpp:125->ADSD/Classifier.cpp:111) ('scaled_V_cast', ADSD/Exp.cpp:136->ADSD/Classifier.cpp:111) [2493]  (0 ns)
	'mul' operation ('__Val2__', ADSD/Classifier.cpp:112) [2596]  (6.38 ns)

 <State 39>: 6.38ns
The critical path consists of the following:
	'load' operation ('partial_sum_15_V_1_s') on local variable 'partial_sum[15].V' [2578]  (0 ns)
	'mux' operation ('__Val2__', ADSD/Classifier.cpp:99) [2599]  (2.06 ns)
	'add' operation ('partial_sum[0].V', ADSD/Classifier.cpp:112) [2600]  (2.55 ns)
	'store' operation (ADSD/Classifier.cpp:112) of variable 'partial_sum[0].V', ADSD/Classifier.cpp:112 on local variable 'partial_sum[15].V' [2618]  (1.77 ns)

 <State 40>: 1.92ns
The critical path consists of the following:
	'add' operation ('i', ADSD/Classifier.cpp:70) [2655]  (1.92 ns)

 <State 41>: 8.74ns
The critical path consists of the following:
	'load' operation ('partial_sum_15_V_1_1', ADSD/Classifier.cpp:118) on local variable 'partial_sum[15].V' [2658]  (0 ns)
	'add' operation ('tmp246', ADSD/Classifier.cpp:118) [2674]  (0 ns)
	'add' operation ('tmp245', ADSD/Classifier.cpp:118) [2676]  (4.37 ns)
	'add' operation ('tmp244', ADSD/Classifier.cpp:118) [2680]  (0 ns)
	'add' operation ('p_Val2_8_s', ADSD/Classifier.cpp:118) [2688]  (4.37 ns)

 <State 42>: 5.03ns
The critical path consists of the following:
	'add' operation ('tmp_6', ADSD/Classifier.cpp:121) [2690]  (2.55 ns)
	'icmp' operation ('tmp_7', ADSD/Classifier.cpp:121) [2691]  (2.48 ns)

 <State 43>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('dp', ADSD/Classifier.cpp:121) [2693]  (6.28 ns)

 <State 44>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('dp', ADSD/Classifier.cpp:121) [2693]  (6.28 ns)

 <State 45>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('dp', ADSD/Classifier.cpp:121) [2693]  (6.28 ns)

 <State 46>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('dp', ADSD/Classifier.cpp:121) [2693]  (6.28 ns)

 <State 47>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('dp', ADSD/Classifier.cpp:121) [2693]  (6.28 ns)

 <State 48>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('dp', ADSD/Classifier.cpp:121) [2693]  (6.28 ns)

 <State 49>: 3.12ns
The critical path consists of the following:
	'add' operation ('exp.V', ADSD/Classifier.cpp:121) [2696]  (1.64 ns)
	'select' operation ('p_0_i1', ADSD/Classifier.cpp:121) [2699]  (1.48 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
