static T_1 F_1 ( T_1 V_1 )
{
T_1 V_2 [ V_3 ] = {
1 , 2 , 3 , 4 , 5 , 6 , 7 , 8 , 9 , 10 , 11 , 12 , 13 , 14 ,
36 , 38 , 40 , 42 , 44 , 46 , 48 , 50 , 52 , 54 , 56 , 58 , 60 , 62 , 64 ,
100 , 102 , 104 , 106 , 108 , 110 , 112 , 114 , 116 , 118 , 120 , 122 ,
124 , 126 , 128 , 130 , 132 , 134 , 136 , 138 , 140 , 149 , 151 , 153 ,
155 , 157 , 159 , 161 , 163 , 165
} ;
T_1 V_4 = V_1 ;
if ( V_1 > 14 ) {
for ( V_4 = 14 ; V_4 < sizeof( V_2 ) ; V_4 ++ ) {
if ( V_2 [ V_4 ] == V_1 )
return V_4 - 13 ;
}
}
return 0 ;
}
void F_2 ( struct V_5 * V_6 , T_1 Type ,
T_1 * V_7 ,
T_2 * V_8
)
{
T_1 V_9 = 0 ;
if ( Type == 0 ) {
F_3 ( V_6 , V_10 , V_11 ,
( L_1 ,
V_6 -> V_12 , V_6 -> V_13 ) ) ;
if ( V_6 -> V_12 <= V_6 -> V_14 ) {
* V_7 = 1 ;
V_9 = ( V_6 -> V_14 - V_6 -> V_12 ) ;
} else {
* V_7 = 2 ;
V_9 = ( V_6 -> V_12 - V_6 -> V_14 ) ;
}
F_3 ( V_6 , V_10 , V_11 ,
( L_1 ,
V_6 -> V_12 , V_6 -> V_13 ) ) ;
} else if ( Type == 1 ) {
F_3 ( V_6 , V_10 , V_11 ,
( L_2 ,
V_6 -> V_15 , V_6 -> V_16 ) ) ;
if ( V_6 -> V_15 <= V_6 -> V_16 ) {
* V_7 = 1 ;
V_9 = ( V_6 -> V_16 - V_6 -> V_15 ) ;
} else {
* V_7 = 2 ;
V_9 = ( V_6 -> V_15 - V_6 -> V_16 ) ;
}
}
if ( V_9 >= V_17 && * V_7 == 1 )
V_9 = V_17 ;
* V_8 = V_9 | ( V_9 << 8 ) | ( V_9 << 16 ) | ( V_9 << 24 ) ;
}
static void F_4 ( struct V_5 * V_6 )
{
if ( V_6 -> V_13 || V_6 -> V_18 ) {
F_3 ( V_6 , V_10 , V_11 , ( L_3 , * ( V_6 -> V_19 ) ) ) ;
F_5 ( V_6 -> V_20 , * ( V_6 -> V_19 ) ) ;
V_6 -> V_13 = false ;
V_6 -> V_18 = false ;
}
}
void
F_6 (
struct V_21 * V_20
)
{
struct V_22 * V_23 = F_7 ( V_20 ) ;
T_1 V_24 = 0 , V_25 , V_26 , V_27 , V_28 ;
T_1 V_29 = 0 ;
T_2 V_30 = 0 ;
T_3 V_31 = 0 , V_32 , V_33 , V_34 , V_35 ;
T_3 V_36 , V_37 = 0 ;
T_4 V_38 [ 2 ] , V_39 = 0 ;
T_4 V_40 [ 2 ] = { 0 , 0 } , V_41 = 0 ;
T_2 V_42 = 0 , V_43 = 0 ;
bool V_44 = false ;
T_1 V_45 = 6 , V_46 ;
T_1 V_47 = 0 ;
T_4 V_48 [ 2 ] [ V_49 ] = {
{ 0 , 0 , 2 , 3 , 4 , 4 ,
5 , 6 , 7 , 7 , 8 , 9 ,
10 , 10 , 11 } ,
{ 0 , 0 , - 1 , - 2 , - 3 , - 4 ,
- 4 , - 4 , - 4 , - 5 , - 7 , - 8 ,
- 9 , - 9 , - 10 } ,
} ;
T_1 V_50 [ 2 ] [ V_49 ] = {
{ 0 , 2 , 4 , 6 , 8 , 10 ,
12 , 14 , 16 , 18 , 20 , 22 ,
24 , 26 , 27 } ,
{ 0 , 2 , 4 , 6 , 8 , 10 ,
12 , 14 , 16 , 18 , 20 , 22 ,
25 , 25 , 25 } ,
} ;
struct V_5 * V_6 = & V_23 -> V_51 ;
F_4 ( V_6 ) ;
V_6 -> V_52 . V_53 ++ ;
V_6 -> V_52 . V_54 = true ;
V_6 -> V_52 . V_55 = 0x090e1317 ;
F_3 ( V_6 , V_56 , V_11 ,
( L_4 ,
V_6 -> V_52 . V_57 ) ) ;
V_24 = ( T_1 ) F_8 ( V_20 , V_58 , V_59 , 0xfc00 ) ;
F_3 ( V_6 , V_56 , V_11 ,
( L_5 ,
V_24 , V_6 -> V_52 . V_24 , V_23 -> V_60 ) ) ;
if ( V_44 )
V_46 = 2 ;
else
V_46 = 1 ;
if ( V_24 ) {
V_32 = F_9 ( V_20 , V_61 , V_62 ) & V_63 ;
for ( V_42 = 0 ; V_42 < V_64 ; V_42 ++ ) {
if ( V_32 == ( V_65 [ V_42 ] & V_63 ) ) {
V_40 [ 0 ] = ( T_1 ) V_42 ;
V_6 -> V_14 = ( T_1 ) V_42 ;
F_3 ( V_6 , V_56 , V_11 ,
( L_6 ,
V_61 , V_32 , V_40 [ 0 ] ) ) ;
break;
}
}
if ( V_44 ) {
V_32 = F_9 ( V_20 , V_66 , V_62 ) & V_63 ;
for ( V_42 = 0 ; V_42 < V_64 ; V_42 ++ ) {
if ( V_32 == ( V_65 [ V_42 ] & V_63 ) ) {
V_40 [ 1 ] = ( T_1 ) V_42 ;
F_3 ( V_6 , V_56 , V_11 ,
( L_7 ,
V_66 , V_32 , V_40 [ 1 ] ) ) ;
break;
}
}
}
V_33 = V_6 -> V_52 . V_55 ;
for ( V_42 = 0 ; V_42 < V_67 ; V_42 ++ ) {
if ( V_6 -> V_52 . V_68 ) {
if ( memcmp ( & V_33 , & V_69 [ V_42 ] [ 2 ] , 4 ) ) {
V_41 = ( T_1 ) V_42 ;
V_6 -> V_16 = ( T_1 ) V_42 ;
F_3 ( V_6 , V_56 , V_11 ,
( L_8 ,
V_70 , V_33 , V_41 , V_6 -> V_52 . V_68 ) ) ;
break;
}
} else {
F_3 ( V_6 , V_56 , V_11 ,
( L_9 ,
V_33 , V_42 , V_71 [ V_42 ] [ 2 ] ) ) ;
if ( memcmp ( & V_33 , & V_71 [ V_42 ] [ 2 ] , 4 ) ) {
V_41 = ( T_1 ) V_42 ;
V_6 -> V_16 = ( T_1 ) V_42 ;
F_3 ( V_6 , V_56 , V_11 ,
( L_10 ,
V_70 , V_33 , V_41 , V_6 -> V_52 . V_68 ) ) ;
break;
}
}
}
if ( ! V_6 -> V_52 . V_24 ) {
V_6 -> V_52 . V_24 = V_23 -> V_60 ;
V_6 -> V_52 . V_72 = V_24 ;
V_6 -> V_52 . V_73 = V_24 ;
for ( V_42 = 0 ; V_42 < V_46 ; V_42 ++ )
V_6 -> V_52 . V_38 [ V_42 ] = V_40 [ V_42 ] ;
V_6 -> V_52 . V_39 = V_41 ;
}
if ( V_6 -> V_52 . V_74 )
F_3 ( V_6 , V_56 , V_11 ,
( L_11 ) ) ;
V_6 -> V_52 . V_30 [ V_6 -> V_52 . V_75 ] = V_24 ;
V_6 -> V_52 . V_75 ++ ;
if ( V_6 -> V_52 . V_75 == V_76 )
V_6 -> V_52 . V_75 = 0 ;
for ( V_42 = 0 ; V_42 < V_76 ; V_42 ++ ) {
if ( V_6 -> V_52 . V_30 [ V_42 ] ) {
V_30 += V_6 -> V_52 . V_30 [ V_42 ] ;
V_29 ++ ;
}
}
if ( V_29 ) {
V_24 = ( T_1 ) ( V_30 / V_29 ) ;
F_3 ( V_6 , V_56 , V_11 ,
( L_12 , V_24 ) ) ;
}
if ( V_6 -> V_52 . V_74 ) {
V_25 = V_24 > V_23 -> V_60 ?
( V_24 - V_23 -> V_60 ) :
( V_23 -> V_60 - V_24 ) ;
V_6 -> V_52 . V_74 = false ;
V_6 -> V_52 . V_77 = false ;
} else if ( V_6 -> V_52 . V_77 ) {
V_25 = ( V_24 > V_6 -> V_52 . V_24 ) ?
( V_24 - V_6 -> V_52 . V_24 ) :
( V_6 -> V_52 . V_24 - V_24 ) ;
} else {
V_25 = V_24 > V_23 -> V_60 ?
( V_24 - V_23 -> V_60 ) :
( V_23 -> V_60 - V_24 ) ;
}
V_26 = ( V_24 > V_6 -> V_52 . V_72 ) ?
( V_24 - V_6 -> V_52 . V_72 ) :
( V_6 -> V_52 . V_72 - V_24 ) ;
V_27 = ( V_24 > V_6 -> V_52 . V_73 ) ?
( V_24 - V_6 -> V_52 . V_73 ) :
( V_6 -> V_52 . V_73 - V_24 ) ;
F_3 ( V_6 , V_56 , V_11 ,
( L_13 ,
V_24 , V_6 -> V_52 . V_24 ,
V_23 -> V_60 , V_25 , V_26 , V_27 ) ) ;
F_3 ( V_6 , V_56 , V_11 ,
( L_14 ,
V_6 -> V_52 . V_72 ,
V_6 -> V_52 . V_73 ,
V_6 -> V_52 . V_78 ,
V_6 -> V_52 . V_79 ) ) ;
if ( ( V_26 >= 8 ) ) {
V_6 -> V_52 . V_72 = V_24 ;
F_10 ( V_20 ) ;
}
if ( V_25 > 0 && V_6 -> V_52 . V_57 ) {
V_25 = V_24 > V_23 -> V_60 ?
( V_24 - V_23 -> V_60 ) :
( V_23 -> V_60 - V_24 ) ;
if ( V_24 > V_23 -> V_60 )
V_43 = 1 ;
else
V_43 = 0 ;
for ( V_28 = 0 ; V_28 < V_49 ; V_28 ++ ) {
if ( V_25 < V_50 [ V_43 ] [ V_28 ] ) {
if ( V_28 != 0 )
V_28 -- ;
break;
}
}
if ( V_28 >= V_49 )
V_28 = V_49 - 1 ;
for ( V_42 = 0 ; V_42 < V_46 ; V_42 ++ )
V_38 [ V_42 ] = V_6 -> V_52 . V_38 [ V_42 ] + V_48 [ V_43 ] [ V_28 ] ;
V_39 = V_6 -> V_52 . V_39 + V_48 [ V_43 ] [ V_28 ] ;
if ( V_44 ) {
F_3 ( V_6 , V_56 , V_11 ,
( L_15 ,
V_6 -> V_52 . V_38 [ 0 ] ,
V_6 -> V_52 . V_38 [ 1 ] ,
V_6 -> V_52 . V_39 ) ) ;
} else {
F_3 ( V_6 , V_56 , V_11 ,
( L_16 ,
V_6 -> V_52 . V_38 [ 0 ] ,
V_6 -> V_52 . V_39 ) ) ;
}
for ( V_42 = 0 ; V_42 < V_46 ; V_42 ++ ) {
if ( V_38 [ V_42 ] > V_64 - 1 )
V_38 [ V_42 ] = V_64 - 1 ;
else if ( V_38 [ V_42 ] < V_45 )
V_38 [ V_42 ] = V_45 ;
}
if ( V_39 > V_67 - 1 )
V_39 = V_67 - 1 ;
else if ( V_39 < 0 )
V_39 = 0 ;
if ( V_44 ) {
F_3 ( V_6 , V_56 , V_11 ,
( L_17 ,
V_38 [ 0 ] , V_38 [ 1 ] , V_39 ) ) ;
} else {
F_3 ( V_6 , V_56 , V_11 ,
( L_18 ,
V_38 [ 0 ] , V_39 ) ) ;
}
if ( V_6 -> V_52 . V_57 ) {
V_6 -> V_52 . V_77 = true ;
V_32 = ( V_65 [ ( T_1 ) V_38 [ 0 ] ] & 0xFFC00000 ) >> 22 ;
V_34 = V_6 -> V_52 . V_80 [ V_47 ] . V_81 [ 0 ] [ 0 ] ;
V_36 = V_6 -> V_52 . V_80 [ V_47 ] . V_81 [ 0 ] [ 1 ] ;
V_6 -> V_12 = ( T_1 ) V_38 [ 0 ] ;
V_6 -> V_15 = ( T_1 ) V_39 ;
if ( V_6 -> V_82 != V_6 -> V_12 ) {
V_6 -> V_82 = V_6 -> V_12 ;
V_6 -> V_13 = true ;
}
if ( V_6 -> V_83 != V_6 -> V_15 ) {
V_6 -> V_83 = V_6 -> V_15 ;
V_6 -> V_18 = true ;
}
if ( V_34 != 0 ) {
if ( ( V_34 & 0x00000200 ) != 0 )
V_34 = V_34 | 0xFFFFFC00 ;
V_31 = ( ( V_34 * V_32 ) >> 8 ) & 0x000003FF ;
if ( ( V_36 & 0x00000200 ) != 0 )
V_36 = V_36 | 0xFFFFFC00 ;
V_37 = ( ( V_36 * V_32 ) >> 8 ) & 0x000003FF ;
}
F_3 ( V_6 , V_56 , V_11 ,
( L_19 ,
( T_2 ) V_34 , ( T_2 ) V_36 , ( T_2 ) V_31 , ( T_2 ) V_37 , ( T_2 ) V_32 , ( T_2 ) V_34 , ( T_2 ) V_36 ) ) ;
if ( V_44 ) {
V_32 = ( V_65 [ ( T_1 ) V_38 [ 1 ] ] & 0xFFC00000 ) >> 22 ;
V_34 = V_6 -> V_52 . V_80 [ V_47 ] . V_81 [ 0 ] [ 4 ] ;
V_36 = V_6 -> V_52 . V_80 [ V_47 ] . V_81 [ 0 ] [ 5 ] ;
if ( ( V_34 != 0 ) && ( * ( V_6 -> V_84 ) == V_85 ) ) {
if ( ( V_34 & 0x00000200 ) != 0 )
V_34 = V_34 | 0xFFFFFC00 ;
V_31 = ( ( V_34 * V_32 ) >> 8 ) & 0x000003FF ;
if ( ( V_36 & 0x00000200 ) != 0 )
V_36 = V_36 | 0xFFFFFC00 ;
V_37 = ( ( V_36 * V_32 ) >> 8 ) & 0x00003FF ;
V_35 = ( V_32 << 22 ) | ( ( V_37 & 0x3F ) << 16 ) | V_31 ;
F_11 ( V_20 , V_66 , V_62 , V_35 ) ;
V_35 = ( V_37 & 0x000003C0 ) >> 6 ;
F_11 ( V_20 , V_86 , V_87 , V_35 ) ;
V_35 = ( ( V_34 * V_32 ) >> 7 ) & 0x01 ;
F_11 ( V_20 , V_88 , V_89 , V_35 ) ;
} else {
F_11 ( V_20 , V_66 , V_62 , V_65 [ ( T_1 ) V_38 [ 1 ] ] ) ;
F_11 ( V_20 , V_86 , V_87 , 0x00 ) ;
F_11 ( V_20 , V_88 , V_89 , 0x00 ) ;
}
F_3 ( V_6 , V_56 , V_11 ,
( L_20 ,
( T_2 ) V_34 , ( T_2 ) V_36 , ( T_2 ) V_31 ,
( T_2 ) V_37 , ( T_2 ) V_32 , ( T_2 ) V_34 , ( T_2 ) V_36 ) ) ;
}
F_3 ( V_6 , V_56 , V_11 ,
( L_21 ,
F_9 ( V_20 , 0xc80 , V_62 ) , F_9 ( V_20 ,
0xc94 , V_62 ) , F_8 ( V_20 , V_58 , 0x24 , V_90 ) ) ) ;
}
}
if ( V_27 >= 8 ) {
V_6 -> V_52 . V_73 = V_24 ;
F_12 ( V_20 , false ) ;
}
if ( V_6 -> V_52 . V_57 )
V_6 -> V_52 . V_24 = V_24 ;
}
F_3 ( V_6 , V_56 , V_11 ,
( L_22 ) ) ;
V_6 -> V_52 . V_91 = 0 ;
}
static T_1
F_13 ( struct V_21 * V_92 , bool V_93 )
{
T_2 V_94 , V_95 , V_96 , V_97 ;
T_1 V_98 = 0x00 ;
struct V_22 * V_23 = F_7 ( V_92 ) ;
struct V_5 * V_6 = & V_23 -> V_51 ;
F_3 ( V_6 , V_56 , V_11 , ( L_23 ) ) ;
F_3 ( V_6 , V_56 , V_11 , ( L_24 ) ) ;
F_11 ( V_92 , V_99 , V_62 , 0x10008c1c ) ;
F_11 ( V_92 , V_100 , V_62 , 0x30008c1c ) ;
F_11 ( V_92 , V_101 , V_62 , 0x8214032a ) ;
F_11 ( V_92 , V_102 , V_62 , 0x28160000 ) ;
F_3 ( V_6 , V_56 , V_11 , ( L_25 ) ) ;
F_11 ( V_92 , V_103 , V_62 , 0x00462911 ) ;
F_3 ( V_6 , V_56 , V_11 , ( L_26 ) ) ;
F_11 ( V_92 , V_104 , V_62 , 0xf9000000 ) ;
F_11 ( V_92 , V_104 , V_62 , 0xf8000000 ) ;
F_3 ( V_6 , V_56 , V_11 , ( L_27 , V_105 ) ) ;
F_14 ( V_105 ) ;
V_94 = F_9 ( V_92 , V_106 , V_62 ) ;
F_3 ( V_6 , V_56 , V_11 , ( L_28 , V_94 ) ) ;
V_95 = F_9 ( V_92 , V_107 , V_62 ) ;
F_3 ( V_6 , V_56 , V_11 , ( L_29 , V_95 ) ) ;
V_96 = F_9 ( V_92 , V_108 , V_62 ) ;
F_3 ( V_6 , V_56 , V_11 , ( L_30 , V_96 ) ) ;
V_97 = F_9 ( V_92 , V_109 , V_62 ) ;
F_3 ( V_6 , V_56 , V_11 , ( L_31 , V_97 ) ) ;
if ( ! ( V_94 & V_89 ) &&
( ( ( V_95 & 0x03FF0000 ) >> 16 ) != 0x142 ) &&
( ( ( V_96 & 0x03FF0000 ) >> 16 ) != 0x42 ) )
V_98 |= 0x01 ;
return V_98 ;
}
static T_1
F_15 ( struct V_21 * V_92 , bool V_93 )
{
T_2 V_94 , V_95 , V_96 , V_97 , V_110 ;
T_1 V_98 = 0x00 ;
struct V_22 * V_23 = F_7 ( V_92 ) ;
struct V_5 * V_6 = & V_23 -> V_51 ;
F_3 ( V_6 , V_56 , V_11 , ( L_32 ) ) ;
F_3 ( V_6 , V_56 , V_11 , ( L_33 ) ) ;
F_11 ( V_92 , V_111 , V_62 , 0x00000000 ) ;
F_16 ( V_92 , V_58 , V_112 , V_90 , 0x800a0 ) ;
F_16 ( V_92 , V_58 , V_113 , V_90 , 0x30000 ) ;
F_16 ( V_92 , V_58 , V_114 , V_90 , 0x0000f ) ;
F_16 ( V_92 , V_58 , V_115 , V_90 , 0xf117B ) ;
F_16 ( V_92 , V_58 , 0xdf , V_90 , 0x980 ) ;
F_16 ( V_92 , V_58 , 0x56 , V_90 , 0x51000 ) ;
F_11 ( V_92 , V_111 , V_62 , 0x80800000 ) ;
F_11 ( V_92 , V_116 , V_62 , 0x01007c00 ) ;
F_11 ( V_92 , V_117 , V_62 , 0x81004800 ) ;
F_11 ( V_92 , V_99 , V_62 , 0x10008c1c ) ;
F_11 ( V_92 , V_100 , V_62 , 0x30008c1c ) ;
F_11 ( V_92 , V_101 , V_62 , 0x82160c1f ) ;
F_11 ( V_92 , V_102 , V_62 , 0x28160000 ) ;
F_3 ( V_6 , V_56 , V_11 , ( L_25 ) ) ;
F_11 ( V_92 , V_103 , V_62 , 0x0046a911 ) ;
F_3 ( V_6 , V_56 , V_11 , ( L_26 ) ) ;
F_11 ( V_92 , V_104 , V_62 , 0xf9000000 ) ;
F_11 ( V_92 , V_104 , V_62 , 0xf8000000 ) ;
F_3 ( V_6 , V_56 , V_11 ,
( L_27 ,
V_105 ) ) ;
F_14 ( V_105 ) ;
V_94 = F_9 ( V_92 , V_106 , V_62 ) ;
F_3 ( V_6 , V_56 , V_11 ,
( L_28 , V_94 ) ) ;
V_95 = F_9 ( V_92 , V_107 , V_62 ) ;
F_3 ( V_6 , V_56 , V_11 ,
( L_29 , V_95 ) ) ;
V_96 = F_9 ( V_92 , V_108 , V_62 ) ;
F_3 ( V_6 , V_56 , V_11 ,
( L_30 , V_96 ) ) ;
if ( ! ( V_94 & V_89 ) &&
( ( ( V_95 & 0x03FF0000 ) >> 16 ) != 0x142 ) &&
( ( ( V_96 & 0x03FF0000 ) >> 16 ) != 0x42 ) )
V_98 |= 0x01 ;
else
return V_98 ;
V_110 = 0x80007C00 | ( V_95 & 0x3FF0000 ) | ( ( V_96 & 0x3FF0000 ) >> 16 ) ;
F_11 ( V_92 , V_116 , V_62 , V_110 ) ;
F_3 ( V_6 , V_56 , V_11 , ( L_34 , F_9 ( V_92 , V_116 , V_62 ) , V_110 ) ) ;
F_3 ( V_6 , V_56 , V_11 , ( L_35 ) ) ;
F_11 ( V_92 , V_111 , V_62 , 0x00000000 ) ;
F_16 ( V_92 , V_58 , V_112 , V_90 , 0x800a0 ) ;
F_16 ( V_92 , V_58 , V_113 , V_90 , 0x30000 ) ;
F_16 ( V_92 , V_58 , V_114 , V_90 , 0x0000f ) ;
F_16 ( V_92 , V_58 , V_115 , V_90 , 0xf7ffa ) ;
F_11 ( V_92 , V_111 , V_62 , 0x80800000 ) ;
F_11 ( V_92 , V_117 , V_62 , 0x01004800 ) ;
F_11 ( V_92 , V_99 , V_62 , 0x38008c1c ) ;
F_11 ( V_92 , V_100 , V_62 , 0x18008c1c ) ;
F_11 ( V_92 , V_101 , V_62 , 0x82160c05 ) ;
F_11 ( V_92 , V_102 , V_62 , 0x28160c1f ) ;
F_3 ( V_6 , V_56 , V_11 , ( L_25 ) ) ;
F_11 ( V_92 , V_103 , V_62 , 0x0046a911 ) ;
F_3 ( V_6 , V_56 , V_11 , ( L_26 ) ) ;
F_11 ( V_92 , V_104 , V_62 , 0xf9000000 ) ;
F_11 ( V_92 , V_104 , V_62 , 0xf8000000 ) ;
F_3 ( V_6 , V_56 , V_11 , ( L_27 , V_105 ) ) ;
F_14 ( V_105 ) ;
V_94 = F_9 ( V_92 , V_106 , V_62 ) ;
F_3 ( V_6 , V_56 , V_11 , ( L_28 , V_94 ) ) ;
V_95 = F_9 ( V_92 , V_107 , V_62 ) ;
F_3 ( V_6 , V_56 , V_11 , ( L_29 , V_95 ) ) ;
V_96 = F_9 ( V_92 , V_108 , V_62 ) ;
F_3 ( V_6 , V_56 , V_11 , ( L_30 , V_96 ) ) ;
V_97 = F_9 ( V_92 , V_109 , V_62 ) ;
F_3 ( V_6 , V_56 , V_11 , ( L_31 , V_97 ) ) ;
F_11 ( V_92 , V_111 , V_62 , 0x00000000 ) ;
F_16 ( V_92 , V_58 , 0xdf , V_90 , 0x180 ) ;
if ( ! ( V_94 & V_118 ) &&
( ( ( V_97 & 0x03FF0000 ) >> 16 ) != 0x132 ) &&
( ( ( V_94 & 0x03FF0000 ) >> 16 ) != 0x36 ) )
V_98 |= 0x02 ;
else
F_3 ( V_6 , V_56 , V_11 , ( L_36 ) ) ;
return V_98 ;
}
static T_1
F_17 ( struct V_21 * V_92 )
{
T_2 V_94 , V_119 , V_120 , V_121 , V_122 ;
T_1 V_98 = 0x00 ;
struct V_22 * V_23 = F_7 ( V_92 ) ;
struct V_5 * V_6 = & V_23 -> V_51 ;
F_3 ( V_6 , V_56 , V_11 , ( L_37 ) ) ;
F_3 ( V_6 , V_56 , V_11 , ( L_26 ) ) ;
F_11 ( V_92 , V_123 , V_62 , 0x00000002 ) ;
F_11 ( V_92 , V_123 , V_62 , 0x00000000 ) ;
F_3 ( V_6 , V_56 , V_11 ,
( L_38 ,
V_105 ) ) ;
F_14 ( V_105 ) ;
V_94 = F_9 ( V_92 , V_106 , V_62 ) ;
F_3 ( V_6 , V_56 , V_11 ,
( L_28 , V_94 ) ) ;
V_119 = F_9 ( V_92 , V_124 , V_62 ) ;
F_3 ( V_6 , V_56 , V_11 ,
( L_39 , V_119 ) ) ;
V_120 = F_9 ( V_92 , V_125 , V_62 ) ;
F_3 ( V_6 , V_56 , V_11 ,
( L_40 , V_120 ) ) ;
V_121 = F_9 ( V_92 , V_126 , V_62 ) ;
F_3 ( V_6 , V_56 , V_11 ,
( L_41 , V_121 ) ) ;
V_122 = F_9 ( V_92 , V_127 , V_62 ) ;
F_3 ( V_6 , V_56 , V_11 ,
( L_42 , V_122 ) ) ;
if ( ! ( V_94 & V_128 ) &&
( ( ( V_119 & 0x03FF0000 ) >> 16 ) != 0x142 ) &&
( ( ( V_120 & 0x03FF0000 ) >> 16 ) != 0x42 ) )
V_98 |= 0x01 ;
else
return V_98 ;
if ( ! ( V_94 & V_129 ) &&
( ( ( V_121 & 0x03FF0000 ) >> 16 ) != 0x132 ) &&
( ( ( V_122 & 0x03FF0000 ) >> 16 ) != 0x36 ) )
V_98 |= 0x02 ;
else
F_3 ( V_6 , V_56 , V_11 , ( L_43 ) ) ;
return V_98 ;
}
static void F_18 ( struct V_21 * V_92 , bool V_130 , T_3 V_98 [] [ 8 ] , T_1 V_131 , bool V_132 )
{
T_2 V_133 , V_34 , V_134 , V_135 ;
T_3 V_36 , V_136 ;
struct V_22 * V_23 = F_7 ( V_92 ) ;
struct V_5 * V_6 = & V_23 -> V_51 ;
F_3 ( V_6 , V_56 , V_11 ,
( L_44 ,
( V_130 ) ? L_45 : L_46 ) ) ;
if ( V_131 == 0xFF ) {
return;
} else if ( V_130 ) {
V_133 = ( F_9 ( V_92 , V_61 , V_62 ) >> 22 ) & 0x3FF ;
V_34 = V_98 [ V_131 ] [ 0 ] ;
if ( ( V_34 & 0x00000200 ) != 0 )
V_34 = V_34 | 0xFFFFFC00 ;
V_134 = ( V_34 * V_133 ) >> 8 ;
F_3 ( V_6 , V_56 , V_11 ,
( L_47 ,
V_34 , V_134 , V_133 ) ) ;
F_11 ( V_92 , V_61 , 0x3FF , V_134 ) ;
F_11 ( V_92 , V_88 , F_19 ( 31 ) , ( ( V_34 * V_133 >> 7 ) & 0x1 ) ) ;
V_36 = V_98 [ V_131 ] [ 1 ] ;
if ( ( V_36 & 0x00000200 ) != 0 )
V_36 = V_36 | 0xFFFFFC00 ;
V_136 = ( V_36 * V_133 ) >> 8 ;
F_3 ( V_6 , V_56 , V_11 , ( L_48 , V_36 , V_136 ) ) ;
F_11 ( V_92 , V_137 , 0xF0000000 , ( ( V_136 & 0x3C0 ) >> 6 ) ) ;
F_11 ( V_92 , V_61 , 0x003F0000 , ( V_136 & 0x3F ) ) ;
F_11 ( V_92 , V_88 , F_19 ( 29 ) , ( ( V_36 * V_133 >> 7 ) & 0x1 ) ) ;
if ( V_132 ) {
F_3 ( V_6 , V_56 , V_11 , ( L_49 ) ) ;
return;
}
V_135 = V_98 [ V_131 ] [ 2 ] ;
F_11 ( V_92 , V_138 , 0x3FF , V_135 ) ;
V_135 = V_98 [ V_131 ] [ 3 ] & 0x3F ;
F_11 ( V_92 , V_138 , 0xFC00 , V_135 ) ;
V_135 = ( V_98 [ V_131 ] [ 3 ] >> 6 ) & 0xF ;
F_11 ( V_92 , V_139 , 0xF0000000 , V_135 ) ;
}
}
static void F_20 ( struct V_21 * V_92 , bool V_130 , T_3 V_98 [] [ 8 ] , T_1 V_131 , bool V_132 )
{
T_2 V_140 , V_34 , V_141 , V_135 ;
T_3 V_36 , V_142 ;
struct V_22 * V_23 = F_7 ( V_92 ) ;
struct V_5 * V_6 = & V_23 -> V_51 ;
F_3 ( V_6 , V_56 , V_11 ,
( L_50 ,
( V_130 ) ? L_45 : L_46 ) ) ;
if ( V_131 == 0xFF ) {
return;
} else if ( V_130 ) {
V_140 = ( F_9 ( V_92 , V_66 , V_62 ) >> 22 ) & 0x3FF ;
V_34 = V_98 [ V_131 ] [ 4 ] ;
if ( ( V_34 & 0x00000200 ) != 0 )
V_34 = V_34 | 0xFFFFFC00 ;
V_141 = ( V_34 * V_140 ) >> 8 ;
F_3 ( V_6 , V_56 , V_11 , ( L_51 , V_34 , V_141 ) ) ;
F_11 ( V_92 , V_66 , 0x3FF , V_141 ) ;
F_11 ( V_92 , V_88 , F_19 ( 27 ) , ( ( V_34 * V_140 >> 7 ) & 0x1 ) ) ;
V_36 = V_98 [ V_131 ] [ 5 ] ;
if ( ( V_36 & 0x00000200 ) != 0 )
V_36 = V_36 | 0xFFFFFC00 ;
V_142 = ( V_36 * V_140 ) >> 8 ;
F_3 ( V_6 , V_56 , V_11 , ( L_52 , V_36 , V_142 ) ) ;
F_11 ( V_92 , V_86 , 0xF0000000 , ( ( V_142 & 0x3C0 ) >> 6 ) ) ;
F_11 ( V_92 , V_66 , 0x003F0000 , ( V_142 & 0x3F ) ) ;
F_11 ( V_92 , V_88 , F_19 ( 25 ) , ( ( V_36 * V_140 >> 7 ) & 0x1 ) ) ;
if ( V_132 )
return;
V_135 = V_98 [ V_131 ] [ 6 ] ;
F_11 ( V_92 , V_143 , 0x3FF , V_135 ) ;
V_135 = V_98 [ V_131 ] [ 7 ] & 0x3F ;
F_11 ( V_92 , V_143 , 0xFC00 , V_135 ) ;
V_135 = ( V_98 [ V_131 ] [ 7 ] >> 6 ) & 0xF ;
F_11 ( V_92 , V_144 , 0x0000F000 , V_135 ) ;
}
}
void F_21 ( struct V_21 * V_92 , T_2 * V_145 , T_2 * V_146 , T_2 V_147 )
{
T_2 V_42 ;
struct V_22 * V_23 = F_7 ( V_92 ) ;
struct V_5 * V_6 = & V_23 -> V_51 ;
F_3 ( V_6 , V_56 , V_11 , ( L_53 ) ) ;
for ( V_42 = 0 ; V_42 < V_147 ; V_42 ++ ) {
V_146 [ V_42 ] = F_9 ( V_92 , V_145 [ V_42 ] , V_62 ) ;
}
}
static void F_22 (
struct V_21 * V_92 ,
T_2 * V_148 ,
T_2 * V_149
)
{
T_2 V_42 ;
struct V_22 * V_23 = F_7 ( V_92 ) ;
struct V_5 * V_6 = & V_23 -> V_51 ;
F_3 ( V_6 , V_56 , V_11 , ( L_54 ) ) ;
for ( V_42 = 0 ; V_42 < ( V_150 - 1 ) ; V_42 ++ ) {
V_149 [ V_42 ] = F_23 ( V_92 , V_148 [ V_42 ] ) ;
}
V_149 [ V_42 ] = F_24 ( V_92 , V_148 [ V_42 ] ) ;
}
static void F_25 ( struct V_21 * V_92 , T_2 * V_145 , T_2 * V_146 , T_2 V_151 )
{
T_2 V_42 ;
struct V_22 * V_23 = F_7 ( V_92 ) ;
struct V_5 * V_6 = & V_23 -> V_51 ;
F_3 ( V_6 , V_56 , V_11 , ( L_55 ) ) ;
for ( V_42 = 0 ; V_42 < V_151 ; V_42 ++ )
F_11 ( V_92 , V_145 [ V_42 ] , V_62 , V_146 [ V_42 ] ) ;
}
static void
F_26 (
struct V_21 * V_92 ,
T_2 * V_148 ,
T_2 * V_149
)
{
T_2 V_42 ;
struct V_22 * V_23 = F_7 ( V_92 ) ;
struct V_5 * V_6 = & V_23 -> V_51 ;
F_3 ( V_6 , V_56 , V_11 , ( L_56 ) ) ;
for ( V_42 = 0 ; V_42 < ( V_150 - 1 ) ; V_42 ++ ) {
F_27 ( V_92 , V_148 [ V_42 ] , ( T_1 ) V_149 [ V_42 ] ) ;
}
F_28 ( V_92 , V_148 [ V_42 ] , V_149 [ V_42 ] ) ;
}
void
F_29 (
struct V_21 * V_92 ,
T_2 * V_145 ,
bool V_152 ,
bool V_44
)
{
T_2 V_153 ;
T_2 V_42 ;
struct V_22 * V_23 = F_7 ( V_92 ) ;
struct V_5 * V_6 = & V_23 -> V_51 ;
F_3 ( V_6 , V_56 , V_11 , ( L_57 ) ) ;
V_153 = V_152 ? 0x04db25a4 : 0x0b1b25a4 ;
if ( ! V_44 ) {
V_153 = 0x0bdb25a0 ;
F_11 ( V_92 , V_145 [ 0 ] , V_62 , 0x0b1b25a0 ) ;
} else {
F_11 ( V_92 , V_145 [ 0 ] , V_62 , V_153 ) ;
}
for ( V_42 = 1 ; V_42 < V_154 ; V_42 ++ )
F_11 ( V_92 , V_145 [ V_42 ] , V_62 , V_153 ) ;
}
void
F_30 (
struct V_21 * V_92 ,
T_2 * V_148 ,
T_2 * V_149
)
{
T_2 V_42 = 0 ;
struct V_22 * V_23 = F_7 ( V_92 ) ;
struct V_5 * V_6 = & V_23 -> V_51 ;
F_3 ( V_6 , V_56 , V_11 , ( L_58 ) ) ;
F_27 ( V_92 , V_148 [ V_42 ] , 0x3F ) ;
for ( V_42 = 1 ; V_42 < ( V_150 - 1 ) ; V_42 ++ ) {
F_27 ( V_92 , V_148 [ V_42 ] , ( T_1 ) ( V_149 [ V_42 ] & ( ~ V_155 ) ) ) ;
}
F_27 ( V_92 , V_148 [ V_42 ] , ( T_1 ) ( V_149 [ V_42 ] & ( ~ V_156 ) ) ) ;
}
void
F_31 (
struct V_21 * V_92
)
{
struct V_22 * V_23 = F_7 ( V_92 ) ;
struct V_5 * V_6 = & V_23 -> V_51 ;
F_3 ( V_6 , V_56 , V_11 , ( L_59 ) ) ;
F_11 ( V_92 , V_111 , V_62 , 0x0 ) ;
F_11 ( V_92 , 0x840 , V_62 , 0x00010000 ) ;
F_11 ( V_92 , V_111 , V_62 , 0x80800000 ) ;
}
static void F_32 (
struct V_21 * V_92 ,
bool V_157
)
{
T_2 V_158 ;
struct V_22 * V_23 = F_7 ( V_92 ) ;
struct V_5 * V_6 = & V_23 -> V_51 ;
F_3 ( V_6 , V_56 , V_11 , ( L_60 , ( V_157 ? L_61 : L_62 ) ) ) ;
V_158 = V_157 ? 0x01000100 : 0x01000000 ;
F_11 ( V_92 , V_159 , V_62 , V_158 ) ;
F_11 ( V_92 , V_160 , V_62 , V_158 ) ;
}
static bool F_33 (
struct V_21 * V_92 ,
T_3 V_161 [] [ 8 ] ,
T_1 V_162 ,
T_1 V_163
)
{
T_2 V_42 , V_43 , V_164 , V_165 , V_166 = 0 ;
struct V_22 * V_23 = F_7 ( V_92 ) ;
struct V_5 * V_6 = & V_23 -> V_51 ;
T_1 V_131 [ 2 ] = { 0xFF , 0xFF } ;
bool V_98 = true ;
bool V_44 ;
T_3 V_167 = 0 , V_168 = 0 ;
if ( ( V_6 -> V_169 == V_170 ) || ( V_6 -> V_169 == V_171 ) || ( V_6 -> V_169 == V_172 ) )
V_44 = true ;
else
V_44 = false ;
if ( V_44 )
V_166 = 8 ;
else
V_166 = 4 ;
F_3 ( V_6 , V_56 , V_11 , ( L_63 , V_162 , V_163 ) ) ;
V_165 = 0 ;
for ( V_42 = 0 ; V_42 < V_166 ; V_42 ++ ) {
if ( ( V_42 == 1 ) || ( V_42 == 3 ) || ( V_42 == 5 ) || ( V_42 == 7 ) ) {
if ( ( V_161 [ V_162 ] [ V_42 ] & 0x00000200 ) != 0 )
V_167 = V_161 [ V_162 ] [ V_42 ] | 0xFFFFFC00 ;
else
V_167 = V_161 [ V_162 ] [ V_42 ] ;
if ( ( V_161 [ V_163 ] [ V_42 ] & 0x00000200 ) != 0 )
V_168 = V_161 [ V_163 ] [ V_42 ] | 0xFFFFFC00 ;
else
V_168 = V_161 [ V_163 ] [ V_42 ] ;
} else {
V_167 = V_161 [ V_162 ] [ V_42 ] ;
V_168 = V_161 [ V_163 ] [ V_42 ] ;
}
V_164 = ( V_167 > V_168 ) ? ( V_167 - V_168 ) : ( V_168 - V_167 ) ;
if ( V_164 > V_173 ) {
F_3 ( V_6 , V_56 , V_11 ,
( L_64 ,
V_42 , V_161 [ V_162 ] [ V_42 ] , V_161 [ V_163 ] [ V_42 ] ) ) ;
if ( ( V_42 == 2 || V_42 == 6 ) && ! V_165 ) {
if ( V_161 [ V_162 ] [ V_42 ] + V_161 [ V_162 ] [ V_42 + 1 ] == 0 )
V_131 [ ( V_42 / 4 ) ] = V_163 ;
else if ( V_161 [ V_163 ] [ V_42 ] + V_161 [ V_163 ] [ V_42 + 1 ] == 0 )
V_131 [ ( V_42 / 4 ) ] = V_162 ;
else
V_165 = V_165 | ( 1 << V_42 ) ;
} else {
V_165 = V_165 | ( 1 << V_42 ) ;
}
}
}
F_3 ( V_6 , V_56 , V_11 , ( L_65 , V_165 ) ) ;
if ( V_165 == 0 ) {
for ( V_42 = 0 ; V_42 < ( V_166 / 4 ) ; V_42 ++ ) {
if ( V_131 [ V_42 ] != 0xFF ) {
for ( V_43 = V_42 * 4 ; V_43 < ( V_42 + 1 ) * 4 - 2 ; V_43 ++ )
V_161 [ 3 ] [ V_43 ] = V_161 [ V_131 [ V_42 ] ] [ V_43 ] ;
V_98 = false ;
}
}
return V_98 ;
} else {
if ( ! ( V_165 & 0x03 ) ) {
for ( V_42 = 0 ; V_42 < 2 ; V_42 ++ )
V_161 [ 3 ] [ V_42 ] = V_161 [ V_162 ] [ V_42 ] ;
}
if ( ! ( V_165 & 0x0c ) ) {
for ( V_42 = 2 ; V_42 < 4 ; V_42 ++ )
V_161 [ 3 ] [ V_42 ] = V_161 [ V_162 ] [ V_42 ] ;
}
if ( ! ( V_165 & 0x30 ) ) {
for ( V_42 = 4 ; V_42 < 6 ; V_42 ++ )
V_161 [ 3 ] [ V_42 ] = V_161 [ V_162 ] [ V_42 ] ;
}
if ( ! ( V_165 & 0xc0 ) ) {
for ( V_42 = 6 ; V_42 < 8 ; V_42 ++ )
V_161 [ 3 ] [ V_42 ] = V_161 [ V_162 ] [ V_42 ] ;
}
return false ;
}
}
static void F_34 ( struct V_21 * V_92 , T_3 V_98 [] [ 8 ] , T_1 V_174 , bool V_44 )
{
struct V_22 * V_23 = F_7 ( V_92 ) ;
struct V_5 * V_6 = & V_23 -> V_51 ;
T_2 V_42 ;
T_1 V_175 , V_176 ;
T_2 V_177 [ V_154 ] = {
V_178 , V_179 ,
V_180 , V_181 ,
V_182 , V_183 ,
V_184 , V_185 ,
V_186 , V_187 ,
V_188 , V_189 ,
V_190 , V_191 ,
V_192 , V_193 } ;
T_2 V_194 [ V_150 ] = {
V_195 , V_196 ,
V_197 , V_198 } ;
T_2 V_199 [ V_200 ] = {
V_201 , V_202 ,
V_203 , V_204 , V_205 ,
V_206 , V_207 ,
V_208 , V_209
} ;
T_2 V_210 = 9 ;
if ( * ( V_6 -> V_211 ) == 1 )
V_210 = 9 ;
else
V_210 = 2 ;
if ( V_174 == 0 ) {
F_3 ( V_6 , V_56 , V_11 , ( L_66 , ( V_44 ? L_67 : L_68 ) , V_174 ) ) ;
F_21 ( V_92 , V_177 , V_6 -> V_52 . V_212 , V_154 ) ;
F_22 ( V_92 , V_194 , V_6 -> V_52 . V_213 ) ;
F_21 ( V_92 , V_199 , V_6 -> V_52 . V_214 , V_200 ) ;
}
F_3 ( V_6 , V_56 , V_11 , ( L_66 , ( V_44 ? L_67 : L_68 ) , V_174 ) ) ;
F_29 ( V_92 , V_177 , true , V_44 ) ;
if ( V_174 == 0 )
V_6 -> V_52 . V_215 = ( T_1 ) F_9 ( V_92 , V_159 , F_19 ( 8 ) ) ;
if ( ! V_6 -> V_52 . V_215 ) {
F_32 ( V_92 , true ) ;
}
F_11 ( V_92 , V_209 , V_216 , 0x00 ) ;
F_11 ( V_92 , V_201 , V_62 , 0x03a05600 ) ;
F_11 ( V_92 , V_202 , V_62 , 0x000800e4 ) ;
F_11 ( V_92 , V_203 , V_62 , 0x22204000 ) ;
F_11 ( V_92 , V_206 , V_217 , 0x01 ) ;
F_11 ( V_92 , V_206 , V_218 , 0x01 ) ;
F_11 ( V_92 , V_207 , V_217 , 0x00 ) ;
F_11 ( V_92 , V_208 , V_217 , 0x00 ) ;
if ( V_44 ) {
F_11 ( V_92 , V_219 , V_62 , 0x00010000 ) ;
F_11 ( V_92 , V_220 , V_62 , 0x00010000 ) ;
}
F_30 ( V_92 , V_194 , V_6 -> V_52 . V_213 ) ;
F_11 ( V_92 , V_204 , V_62 , 0x0f600000 ) ;
if ( V_44 )
F_11 ( V_92 , V_205 , V_62 , 0x0f600000 ) ;
F_3 ( V_6 , V_56 , V_11 , ( L_69 ) ) ;
F_11 ( V_92 , V_111 , V_62 , 0x80800000 ) ;
F_11 ( V_92 , V_116 , V_62 , 0x01007c00 ) ;
F_11 ( V_92 , V_117 , V_62 , 0x81004800 ) ;
for ( V_42 = 0 ; V_42 < V_210 ; V_42 ++ ) {
V_175 = F_13 ( V_92 , V_44 ) ;
if ( V_175 == 0x01 ) {
F_3 ( V_6 , V_56 , V_11 , ( L_70 ) ) ;
V_98 [ V_174 ] [ 0 ] = ( F_9 ( V_92 , V_107 , V_62 ) & 0x3FF0000 ) >> 16 ;
V_98 [ V_174 ] [ 1 ] = ( F_9 ( V_92 , V_108 , V_62 ) & 0x3FF0000 ) >> 16 ;
break;
}
}
for ( V_42 = 0 ; V_42 < V_210 ; V_42 ++ ) {
V_175 = F_15 ( V_92 , V_44 ) ;
if ( V_175 == 0x03 ) {
F_3 ( V_6 , V_56 , V_11 , ( L_71 ) ) ;
V_98 [ V_174 ] [ 2 ] = ( F_9 ( V_92 , V_109 , V_62 ) & 0x3FF0000 ) >> 16 ;
V_98 [ V_174 ] [ 3 ] = ( F_9 ( V_92 , V_106 , V_62 ) & 0x3FF0000 ) >> 16 ;
break;
} else {
F_3 ( V_6 , V_56 , V_11 , ( L_72 ) ) ;
}
}
if ( 0x00 == V_175 ) {
F_3 ( V_6 , V_56 , V_11 , ( L_73 ) ) ;
}
if ( V_44 ) {
F_31 ( V_92 ) ;
F_29 ( V_92 , V_177 , false , V_44 ) ;
for ( V_42 = 0 ; V_42 < V_210 ; V_42 ++ ) {
V_176 = F_17 ( V_92 ) ;
if ( V_176 == 0x03 ) {
F_3 ( V_6 , V_56 , V_11 , ( L_74 ) ) ;
V_98 [ V_174 ] [ 4 ] = ( F_9 ( V_92 , V_124 , V_62 ) & 0x3FF0000 ) >> 16 ;
V_98 [ V_174 ] [ 5 ] = ( F_9 ( V_92 , V_125 , V_62 ) & 0x3FF0000 ) >> 16 ;
V_98 [ V_174 ] [ 6 ] = ( F_9 ( V_92 , V_126 , V_62 ) & 0x3FF0000 ) >> 16 ;
V_98 [ V_174 ] [ 7 ] = ( F_9 ( V_92 , V_127 , V_62 ) & 0x3FF0000 ) >> 16 ;
break;
} else if ( V_42 == ( V_210 - 1 ) && V_176 == 0x01 ) {
F_3 ( V_6 , V_56 , V_11 , ( L_75 ) ) ;
V_98 [ V_174 ] [ 4 ] = ( F_9 ( V_92 , V_124 , V_62 ) & 0x3FF0000 ) >> 16 ;
V_98 [ V_174 ] [ 5 ] = ( F_9 ( V_92 , V_125 , V_62 ) & 0x3FF0000 ) >> 16 ;
}
}
if ( 0x00 == V_176 ) {
F_3 ( V_6 , V_56 , V_11 , ( L_76 ) ) ;
}
}
F_3 ( V_6 , V_56 , V_11 , ( L_77 ) ) ;
F_11 ( V_92 , V_111 , V_62 , 0 ) ;
if ( V_174 != 0 ) {
if ( ! V_6 -> V_52 . V_215 ) {
F_32 ( V_92 , false ) ;
}
F_25 ( V_92 , V_177 , V_6 -> V_52 . V_212 , V_154 ) ;
F_26 ( V_92 , V_194 , V_6 -> V_52 . V_213 ) ;
F_25 ( V_92 , V_199 , V_6 -> V_52 . V_214 , V_200 ) ;
F_11 ( V_92 , V_219 , V_62 , 0x00032ed3 ) ;
if ( V_44 )
F_11 ( V_92 , V_220 , V_62 , 0x00032ed3 ) ;
F_11 ( V_92 , V_99 , V_62 , 0x01008c00 ) ;
F_11 ( V_92 , V_100 , V_62 , 0x01008c00 ) ;
}
F_3 ( V_6 , V_56 , V_11 , ( L_78 ) ) ;
}
static void F_35 ( struct V_21 * V_92 , bool V_44 )
{
T_1 V_221 ;
T_2 V_222 = 0 , V_223 = 0 , V_224 ;
V_221 = F_23 ( V_92 , 0xd03 ) ;
if ( ( V_221 & 0x70 ) != 0 )
F_27 ( V_92 , 0xd03 , V_221 & 0x8F ) ;
else
F_27 ( V_92 , V_195 , 0xFF ) ;
if ( ( V_221 & 0x70 ) != 0 ) {
V_222 = F_8 ( V_92 , V_58 , V_225 , V_226 ) ;
if ( V_44 )
V_223 = F_8 ( V_92 , V_227 , V_225 , V_226 ) ;
F_16 ( V_92 , V_58 , V_225 , V_226 , ( V_222 & 0x8FFFF ) | 0x10000 ) ;
if ( V_44 )
F_16 ( V_92 , V_227 , V_225 , V_226 , ( V_223 & 0x8FFFF ) | 0x10000 ) ;
}
V_224 = F_8 ( V_92 , V_58 , V_228 , V_226 ) ;
F_16 ( V_92 , V_58 , V_228 , V_226 , V_224 | 0x08000 ) ;
F_36 ( 100 ) ;
if ( ( V_221 & 0x70 ) != 0 ) {
F_27 ( V_92 , 0xd03 , V_221 ) ;
F_16 ( V_92 , V_58 , V_225 , V_226 , V_222 ) ;
if ( V_44 )
F_16 ( V_92 , V_227 , V_225 , V_226 , V_223 ) ;
} else {
F_27 ( V_92 , V_195 , 0x00 ) ;
}
}
void F_12 ( struct V_21 * V_92 , bool V_229 )
{
struct V_22 * V_23 = F_7 ( V_92 ) ;
struct V_5 * V_6 = & V_23 -> V_51 ;
T_3 V_98 [ 4 ] [ 8 ] ;
T_1 V_42 , V_131 , V_47 ;
bool V_230 , V_231 ;
T_3 V_232 , V_233 , V_234 , V_235 , V_236 , V_237 , V_238 , V_239 ;
bool V_240 , V_241 , V_242 ;
bool V_243 = false , V_244 = false ;
T_2 V_199 [ V_200 ] = {
V_138 , V_143 ,
V_88 , V_144 ,
V_61 , V_66 ,
V_137 , V_86 ,
V_139 } ;
bool V_44 ;
V_44 = ( V_6 -> V_169 == V_170 ) ? true : false ;
if ( ! ( V_6 -> V_245 & V_246 ) )
return;
if ( V_243 || V_244 )
return;
if ( V_229 ) {
F_3 ( V_6 , V_247 , V_11 , ( L_79 ) ) ;
F_25 ( V_92 , V_199 , V_6 -> V_52 . V_248 , 9 ) ;
return;
}
F_3 ( V_6 , V_56 , V_11 , ( L_80 ) ) ;
for ( V_42 = 0 ; V_42 < 8 ; V_42 ++ ) {
V_98 [ 0 ] [ V_42 ] = 0 ;
V_98 [ 1 ] [ V_42 ] = 0 ;
V_98 [ 2 ] [ V_42 ] = 0 ;
if ( ( V_42 == 0 ) || ( V_42 == 2 ) || ( V_42 == 4 ) || ( V_42 == 6 ) )
V_98 [ 3 ] [ V_42 ] = 0x100 ;
else
V_98 [ 3 ] [ V_42 ] = 0 ;
}
V_131 = 0xff ;
V_230 = false ;
V_231 = false ;
V_240 = false ;
V_242 = false ;
V_241 = false ;
for ( V_42 = 0 ; V_42 < 3 ; V_42 ++ ) {
F_34 ( V_92 , V_98 , V_42 , V_44 ) ;
if ( V_42 == 1 ) {
V_240 = F_33 ( V_92 , V_98 , 0 , 1 ) ;
if ( V_240 ) {
V_131 = 0 ;
F_3 ( V_6 , V_56 , V_11 , ( L_81 , V_131 ) ) ;
break;
}
}
if ( V_42 == 2 ) {
V_241 = F_33 ( V_92 , V_98 , 0 , 2 ) ;
if ( V_241 ) {
V_131 = 0 ;
F_3 ( V_6 , V_56 , V_11 , ( L_82 , V_131 ) ) ;
break;
}
V_242 = F_33 ( V_92 , V_98 , 1 , 2 ) ;
if ( V_242 ) {
V_131 = 1 ;
F_3 ( V_6 , V_56 , V_11 , ( L_83 , V_131 ) ) ;
} else {
V_131 = 3 ;
}
}
}
for ( V_42 = 0 ; V_42 < 4 ; V_42 ++ ) {
V_232 = V_98 [ V_42 ] [ 0 ] ;
V_233 = V_98 [ V_42 ] [ 1 ] ;
V_234 = V_98 [ V_42 ] [ 2 ] ;
V_235 = V_98 [ V_42 ] [ 3 ] ;
V_236 = V_98 [ V_42 ] [ 4 ] ;
V_237 = V_98 [ V_42 ] [ 5 ] ;
V_238 = V_98 [ V_42 ] [ 6 ] ;
V_239 = V_98 [ V_42 ] [ 7 ] ;
F_3 ( V_6 , V_56 , V_11 ,
( L_84 ,
V_232 , V_233 , V_234 , V_235 , V_236 , V_237 , V_238 , V_239 ) ) ;
}
if ( V_131 != 0xff ) {
V_232 = V_98 [ V_131 ] [ 0 ] ;
V_233 = V_98 [ V_131 ] [ 1 ] ;
V_234 = V_98 [ V_131 ] [ 2 ] ;
V_235 = V_98 [ V_131 ] [ 3 ] ;
V_236 = V_98 [ V_131 ] [ 4 ] ;
V_237 = V_98 [ V_131 ] [ 5 ] ;
V_6 -> V_52 . V_232 = V_232 ;
V_6 -> V_52 . V_233 = V_233 ;
V_6 -> V_52 . V_236 = V_236 ;
V_6 -> V_52 . V_237 = V_237 ;
V_238 = V_98 [ V_131 ] [ 6 ] ;
V_239 = V_98 [ V_131 ] [ 7 ] ;
F_3 ( V_6 , V_56 , V_11 ,
( L_85 , V_131 ) ) ;
F_3 ( V_6 , V_56 , V_11 ,
( L_84 ,
V_232 , V_233 , V_234 , V_235 , V_236 , V_237 , V_238 , V_239 ) ) ;
V_230 = true ;
V_231 = true ;
} else {
F_3 ( V_6 , V_56 , V_11 , ( L_86 ) ) ;
V_6 -> V_52 . V_232 = 0x100 ;
V_6 -> V_52 . V_236 = 0x100 ;
V_6 -> V_52 . V_233 = 0x0 ;
V_6 -> V_52 . V_237 = 0x0 ;
}
if ( V_232 != 0 )
F_18 ( V_92 , V_230 , V_98 , V_131 , ( V_234 == 0 ) ) ;
if ( V_44 ) {
if ( V_236 != 0 )
F_20 ( V_92 , V_231 , V_98 , V_131 , ( V_238 == 0 ) ) ;
}
V_47 = F_1 ( V_23 -> V_249 ) ;
if ( V_131 < 4 ) {
for ( V_42 = 0 ; V_42 < V_250 ; V_42 ++ )
V_6 -> V_52 . V_80 [ V_47 ] . V_81 [ 0 ] [ V_42 ] = V_98 [ V_131 ] [ V_42 ] ;
V_6 -> V_52 . V_80 [ V_47 ] . V_251 = true ;
}
F_3 ( V_6 , V_56 , V_11 , ( L_87 , V_47 ) ) ;
F_21 ( V_92 , V_199 , V_6 -> V_52 . V_248 , 9 ) ;
F_3 ( V_6 , V_56 , V_11 , ( L_88 ) ) ;
}
void F_10 ( struct V_21 * V_92 )
{
bool V_243 = false , V_244 = false ;
T_2 V_252 = 2000 , V_253 = 0 ;
struct V_22 * V_23 = F_7 ( V_92 ) ;
struct V_5 * V_6 = & V_23 -> V_51 ;
if ( ! ( V_6 -> V_245 & V_246 ) )
return;
if ( V_243 || V_244 )
return;
while ( * ( V_6 -> V_254 ) && V_253 < V_252 ) {
F_14 ( 50 ) ;
V_253 += 50 ;
}
V_6 -> V_52 . V_255 = true ;
if ( V_6 -> V_169 == V_170 ) {
F_35 ( V_92 , true ) ;
} else {
F_35 ( V_92 , false ) ;
}
V_6 -> V_52 . V_255 = false ;
F_3 ( V_6 , V_56 , V_11 ,
( L_89 , V_6 -> V_256 ) ) ;
}
