strict digraph "" {
	node [label="\N"];
	"1546:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430335bd0>",
		fillcolor=firebrick,
		label="1546:NS
Sum[31:0] <= Sum[31:0] + { prev_latched_Rx1[7:0], RxData[7:0] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430335bd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1543:AL"	 [def_var="['Sum']",
		label="Leaf_1543:AL"];
	"1546:NS" -> "Leaf_1543:AL"	 [cond="[]",
		lineno=None];
	"1544:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fb43033a710>",
		fillcolor=turquoise,
		label="1544:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1545:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb43033a450>",
		fillcolor=springgreen,
		label="1545:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1544:BL" -> "1545:IF"	 [cond="[]",
		lineno=None];
	"1545:IF" -> "1546:NS"	 [cond="['StartCalc']",
		label="(&StartCalc)",
		lineno=1545];
	"1543:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fb43033a5d0>",
		clk_sens=False,
		fillcolor=gold,
		label="1543:AL",
		sens="['Divided_4_clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['RxData', 'prev_latched_Rx1', 'StartCalc', 'Sum']"];
	"1543:AL" -> "1544:BL"	 [cond="[]",
		lineno=None];
}
