Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot lipsi_top2_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.lipsi_top2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/lipsi_top2.v:23]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/simulation/controller.srcs/sources_1/new/lipsi_top2.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.accumulator
Compiling module xil_defaultlib.PC_mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.addr_mux
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.data_mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.lipsi_top2
Compiling module xil_defaultlib.glbl
Built simulation snapshot lipsi_top2_time_synth
