
Blink.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000243c  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  080024f4  080024f4  000034f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800257c  0800257c  0000400c  2**0
                  CONTENTS
  4 .ARM          00000000  0800257c  0800257c  0000400c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800257c  0800257c  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800257c  0800257c  0000357c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002580  08002580  00003580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002584  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  2000000c  08002590  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000c0  08002590  000040c0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a377  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019e8  00000000  00000000  0000e3ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007a8  00000000  00000000  0000fd98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005e6  00000000  00000000  00010540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014425  00000000  00000000  00010b26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a900  00000000  00000000  00024f4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000803cb  00000000  00000000  0002f84b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000afc16  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001a18  00000000  00000000  000afc5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000b1674  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	080024dc 	.word	0x080024dc

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	080024dc 	.word	0x080024dc

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	@ 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f8f0 	bl	80003e8 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			@ (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__divsi3>:
 8000214:	4603      	mov	r3, r0
 8000216:	430b      	orrs	r3, r1
 8000218:	d47f      	bmi.n	800031a <__divsi3+0x106>
 800021a:	2200      	movs	r2, #0
 800021c:	0843      	lsrs	r3, r0, #1
 800021e:	428b      	cmp	r3, r1
 8000220:	d374      	bcc.n	800030c <__divsi3+0xf8>
 8000222:	0903      	lsrs	r3, r0, #4
 8000224:	428b      	cmp	r3, r1
 8000226:	d35f      	bcc.n	80002e8 <__divsi3+0xd4>
 8000228:	0a03      	lsrs	r3, r0, #8
 800022a:	428b      	cmp	r3, r1
 800022c:	d344      	bcc.n	80002b8 <__divsi3+0xa4>
 800022e:	0b03      	lsrs	r3, r0, #12
 8000230:	428b      	cmp	r3, r1
 8000232:	d328      	bcc.n	8000286 <__divsi3+0x72>
 8000234:	0c03      	lsrs	r3, r0, #16
 8000236:	428b      	cmp	r3, r1
 8000238:	d30d      	bcc.n	8000256 <__divsi3+0x42>
 800023a:	22ff      	movs	r2, #255	@ 0xff
 800023c:	0209      	lsls	r1, r1, #8
 800023e:	ba12      	rev	r2, r2
 8000240:	0c03      	lsrs	r3, r0, #16
 8000242:	428b      	cmp	r3, r1
 8000244:	d302      	bcc.n	800024c <__divsi3+0x38>
 8000246:	1212      	asrs	r2, r2, #8
 8000248:	0209      	lsls	r1, r1, #8
 800024a:	d065      	beq.n	8000318 <__divsi3+0x104>
 800024c:	0b03      	lsrs	r3, r0, #12
 800024e:	428b      	cmp	r3, r1
 8000250:	d319      	bcc.n	8000286 <__divsi3+0x72>
 8000252:	e000      	b.n	8000256 <__divsi3+0x42>
 8000254:	0a09      	lsrs	r1, r1, #8
 8000256:	0bc3      	lsrs	r3, r0, #15
 8000258:	428b      	cmp	r3, r1
 800025a:	d301      	bcc.n	8000260 <__divsi3+0x4c>
 800025c:	03cb      	lsls	r3, r1, #15
 800025e:	1ac0      	subs	r0, r0, r3
 8000260:	4152      	adcs	r2, r2
 8000262:	0b83      	lsrs	r3, r0, #14
 8000264:	428b      	cmp	r3, r1
 8000266:	d301      	bcc.n	800026c <__divsi3+0x58>
 8000268:	038b      	lsls	r3, r1, #14
 800026a:	1ac0      	subs	r0, r0, r3
 800026c:	4152      	adcs	r2, r2
 800026e:	0b43      	lsrs	r3, r0, #13
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x64>
 8000274:	034b      	lsls	r3, r1, #13
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b03      	lsrs	r3, r0, #12
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x70>
 8000280:	030b      	lsls	r3, r1, #12
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0ac3      	lsrs	r3, r0, #11
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x7c>
 800028c:	02cb      	lsls	r3, r1, #11
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0a83      	lsrs	r3, r0, #10
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x88>
 8000298:	028b      	lsls	r3, r1, #10
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0a43      	lsrs	r3, r0, #9
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x94>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a03      	lsrs	r3, r0, #8
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0xa0>
 80002b0:	020b      	lsls	r3, r1, #8
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	d2cd      	bcs.n	8000254 <__divsi3+0x40>
 80002b8:	09c3      	lsrs	r3, r0, #7
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d301      	bcc.n	80002c2 <__divsi3+0xae>
 80002be:	01cb      	lsls	r3, r1, #7
 80002c0:	1ac0      	subs	r0, r0, r3
 80002c2:	4152      	adcs	r2, r2
 80002c4:	0983      	lsrs	r3, r0, #6
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d301      	bcc.n	80002ce <__divsi3+0xba>
 80002ca:	018b      	lsls	r3, r1, #6
 80002cc:	1ac0      	subs	r0, r0, r3
 80002ce:	4152      	adcs	r2, r2
 80002d0:	0943      	lsrs	r3, r0, #5
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xc6>
 80002d6:	014b      	lsls	r3, r1, #5
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0903      	lsrs	r3, r0, #4
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xd2>
 80002e2:	010b      	lsls	r3, r1, #4
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	08c3      	lsrs	r3, r0, #3
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xde>
 80002ee:	00cb      	lsls	r3, r1, #3
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0883      	lsrs	r3, r0, #2
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xea>
 80002fa:	008b      	lsls	r3, r1, #2
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0843      	lsrs	r3, r0, #1
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xf6>
 8000306:	004b      	lsls	r3, r1, #1
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	1a41      	subs	r1, r0, r1
 800030e:	d200      	bcs.n	8000312 <__divsi3+0xfe>
 8000310:	4601      	mov	r1, r0
 8000312:	4152      	adcs	r2, r2
 8000314:	4610      	mov	r0, r2
 8000316:	4770      	bx	lr
 8000318:	e05d      	b.n	80003d6 <__divsi3+0x1c2>
 800031a:	0fca      	lsrs	r2, r1, #31
 800031c:	d000      	beq.n	8000320 <__divsi3+0x10c>
 800031e:	4249      	negs	r1, r1
 8000320:	1003      	asrs	r3, r0, #32
 8000322:	d300      	bcc.n	8000326 <__divsi3+0x112>
 8000324:	4240      	negs	r0, r0
 8000326:	4053      	eors	r3, r2
 8000328:	2200      	movs	r2, #0
 800032a:	469c      	mov	ip, r3
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d32d      	bcc.n	800038e <__divsi3+0x17a>
 8000332:	0a03      	lsrs	r3, r0, #8
 8000334:	428b      	cmp	r3, r1
 8000336:	d312      	bcc.n	800035e <__divsi3+0x14a>
 8000338:	22fc      	movs	r2, #252	@ 0xfc
 800033a:	0189      	lsls	r1, r1, #6
 800033c:	ba12      	rev	r2, r2
 800033e:	0a03      	lsrs	r3, r0, #8
 8000340:	428b      	cmp	r3, r1
 8000342:	d30c      	bcc.n	800035e <__divsi3+0x14a>
 8000344:	0189      	lsls	r1, r1, #6
 8000346:	1192      	asrs	r2, r2, #6
 8000348:	428b      	cmp	r3, r1
 800034a:	d308      	bcc.n	800035e <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d304      	bcc.n	800035e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	d03a      	beq.n	80003ce <__divsi3+0x1ba>
 8000358:	1192      	asrs	r2, r2, #6
 800035a:	e000      	b.n	800035e <__divsi3+0x14a>
 800035c:	0989      	lsrs	r1, r1, #6
 800035e:	09c3      	lsrs	r3, r0, #7
 8000360:	428b      	cmp	r3, r1
 8000362:	d301      	bcc.n	8000368 <__divsi3+0x154>
 8000364:	01cb      	lsls	r3, r1, #7
 8000366:	1ac0      	subs	r0, r0, r3
 8000368:	4152      	adcs	r2, r2
 800036a:	0983      	lsrs	r3, r0, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d301      	bcc.n	8000374 <__divsi3+0x160>
 8000370:	018b      	lsls	r3, r1, #6
 8000372:	1ac0      	subs	r0, r0, r3
 8000374:	4152      	adcs	r2, r2
 8000376:	0943      	lsrs	r3, r0, #5
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x16c>
 800037c:	014b      	lsls	r3, r1, #5
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0903      	lsrs	r3, r0, #4
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x178>
 8000388:	010b      	lsls	r3, r1, #4
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	08c3      	lsrs	r3, r0, #3
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x184>
 8000394:	00cb      	lsls	r3, r1, #3
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0883      	lsrs	r3, r0, #2
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x190>
 80003a0:	008b      	lsls	r3, r1, #2
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	d2d9      	bcs.n	800035c <__divsi3+0x148>
 80003a8:	0843      	lsrs	r3, r0, #1
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d301      	bcc.n	80003b2 <__divsi3+0x19e>
 80003ae:	004b      	lsls	r3, r1, #1
 80003b0:	1ac0      	subs	r0, r0, r3
 80003b2:	4152      	adcs	r2, r2
 80003b4:	1a41      	subs	r1, r0, r1
 80003b6:	d200      	bcs.n	80003ba <__divsi3+0x1a6>
 80003b8:	4601      	mov	r1, r0
 80003ba:	4663      	mov	r3, ip
 80003bc:	4152      	adcs	r2, r2
 80003be:	105b      	asrs	r3, r3, #1
 80003c0:	4610      	mov	r0, r2
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x1b4>
 80003c4:	4240      	negs	r0, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d500      	bpl.n	80003cc <__divsi3+0x1b8>
 80003ca:	4249      	negs	r1, r1
 80003cc:	4770      	bx	lr
 80003ce:	4663      	mov	r3, ip
 80003d0:	105b      	asrs	r3, r3, #1
 80003d2:	d300      	bcc.n	80003d6 <__divsi3+0x1c2>
 80003d4:	4240      	negs	r0, r0
 80003d6:	b501      	push	{r0, lr}
 80003d8:	2000      	movs	r0, #0
 80003da:	f000 f805 	bl	80003e8 <__aeabi_idiv0>
 80003de:	bd02      	pop	{r1, pc}

080003e0 <__aeabi_idivmod>:
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d0f8      	beq.n	80003d6 <__divsi3+0x1c2>
 80003e4:	e716      	b.n	8000214 <__divsi3>
 80003e6:	4770      	bx	lr

080003e8 <__aeabi_idiv0>:
 80003e8:	4770      	bx	lr
 80003ea:	46c0      	nop			@ (mov r8, r8)

080003ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003f0:	f000 f9cc 	bl	800078c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003f4:	f000 f811 	bl	800041a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003f8:	f000 f8a6 	bl	8000548 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80003fc:	f000 f856 	bl	80004ac <MX_USART2_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 8000400:	23a0      	movs	r3, #160	@ 0xa0
 8000402:	05db      	lsls	r3, r3, #23
 8000404:	2140      	movs	r1, #64	@ 0x40
 8000406:	0018      	movs	r0, r3
 8000408:	f000 fc9f 	bl	8000d4a <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 800040c:	23fa      	movs	r3, #250	@ 0xfa
 800040e:	009b      	lsls	r3, r3, #2
 8000410:	0018      	movs	r0, r3
 8000412:	f000 fa41 	bl	8000898 <HAL_Delay>
	  HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 8000416:	46c0      	nop			@ (mov r8, r8)
 8000418:	e7f2      	b.n	8000400 <main+0x14>

0800041a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800041a:	b590      	push	{r4, r7, lr}
 800041c:	b093      	sub	sp, #76	@ 0x4c
 800041e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000420:	2414      	movs	r4, #20
 8000422:	193b      	adds	r3, r7, r4
 8000424:	0018      	movs	r0, r3
 8000426:	2334      	movs	r3, #52	@ 0x34
 8000428:	001a      	movs	r2, r3
 800042a:	2100      	movs	r1, #0
 800042c:	f002 f82a 	bl	8002484 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000430:	1d3b      	adds	r3, r7, #4
 8000432:	0018      	movs	r0, r3
 8000434:	2310      	movs	r3, #16
 8000436:	001a      	movs	r2, r3
 8000438:	2100      	movs	r1, #0
 800043a:	f002 f823 	bl	8002484 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800043e:	2380      	movs	r3, #128	@ 0x80
 8000440:	009b      	lsls	r3, r3, #2
 8000442:	0018      	movs	r0, r3
 8000444:	f000 fc9c 	bl	8000d80 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000448:	193b      	adds	r3, r7, r4
 800044a:	2202      	movs	r2, #2
 800044c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800044e:	193b      	adds	r3, r7, r4
 8000450:	2280      	movs	r2, #128	@ 0x80
 8000452:	0052      	lsls	r2, r2, #1
 8000454:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000456:	193b      	adds	r3, r7, r4
 8000458:	2200      	movs	r2, #0
 800045a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800045c:	193b      	adds	r3, r7, r4
 800045e:	2240      	movs	r2, #64	@ 0x40
 8000460:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000462:	193b      	adds	r3, r7, r4
 8000464:	2200      	movs	r2, #0
 8000466:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000468:	193b      	adds	r3, r7, r4
 800046a:	0018      	movs	r0, r3
 800046c:	f000 fcd4 	bl	8000e18 <HAL_RCC_OscConfig>
 8000470:	1e03      	subs	r3, r0, #0
 8000472:	d001      	beq.n	8000478 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000474:	f000 f8b8 	bl	80005e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000478:	1d3b      	adds	r3, r7, #4
 800047a:	2207      	movs	r2, #7
 800047c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800047e:	1d3b      	adds	r3, r7, #4
 8000480:	2200      	movs	r2, #0
 8000482:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000484:	1d3b      	adds	r3, r7, #4
 8000486:	2200      	movs	r2, #0
 8000488:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800048a:	1d3b      	adds	r3, r7, #4
 800048c:	2200      	movs	r2, #0
 800048e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000490:	1d3b      	adds	r3, r7, #4
 8000492:	2100      	movs	r1, #0
 8000494:	0018      	movs	r0, r3
 8000496:	f000 ffcf 	bl	8001438 <HAL_RCC_ClockConfig>
 800049a:	1e03      	subs	r3, r0, #0
 800049c:	d001      	beq.n	80004a2 <SystemClock_Config+0x88>
  {
    Error_Handler();
 800049e:	f000 f8a3 	bl	80005e8 <Error_Handler>
  }
}
 80004a2:	46c0      	nop			@ (mov r8, r8)
 80004a4:	46bd      	mov	sp, r7
 80004a6:	b013      	add	sp, #76	@ 0x4c
 80004a8:	bd90      	pop	{r4, r7, pc}
	...

080004ac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80004b0:	4b23      	ldr	r3, [pc, #140]	@ (8000540 <MX_USART2_UART_Init+0x94>)
 80004b2:	4a24      	ldr	r2, [pc, #144]	@ (8000544 <MX_USART2_UART_Init+0x98>)
 80004b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80004b6:	4b22      	ldr	r3, [pc, #136]	@ (8000540 <MX_USART2_UART_Init+0x94>)
 80004b8:	22e1      	movs	r2, #225	@ 0xe1
 80004ba:	0252      	lsls	r2, r2, #9
 80004bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_7B;
 80004be:	4b20      	ldr	r3, [pc, #128]	@ (8000540 <MX_USART2_UART_Init+0x94>)
 80004c0:	2280      	movs	r2, #128	@ 0x80
 80004c2:	0552      	lsls	r2, r2, #21
 80004c4:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80004c6:	4b1e      	ldr	r3, [pc, #120]	@ (8000540 <MX_USART2_UART_Init+0x94>)
 80004c8:	2200      	movs	r2, #0
 80004ca:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80004cc:	4b1c      	ldr	r3, [pc, #112]	@ (8000540 <MX_USART2_UART_Init+0x94>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80004d2:	4b1b      	ldr	r3, [pc, #108]	@ (8000540 <MX_USART2_UART_Init+0x94>)
 80004d4:	220c      	movs	r2, #12
 80004d6:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004d8:	4b19      	ldr	r3, [pc, #100]	@ (8000540 <MX_USART2_UART_Init+0x94>)
 80004da:	2200      	movs	r2, #0
 80004dc:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80004de:	4b18      	ldr	r3, [pc, #96]	@ (8000540 <MX_USART2_UART_Init+0x94>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80004e4:	4b16      	ldr	r3, [pc, #88]	@ (8000540 <MX_USART2_UART_Init+0x94>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80004ea:	4b15      	ldr	r3, [pc, #84]	@ (8000540 <MX_USART2_UART_Init+0x94>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80004f0:	4b13      	ldr	r3, [pc, #76]	@ (8000540 <MX_USART2_UART_Init+0x94>)
 80004f2:	2200      	movs	r2, #0
 80004f4:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80004f6:	4b12      	ldr	r3, [pc, #72]	@ (8000540 <MX_USART2_UART_Init+0x94>)
 80004f8:	0018      	movs	r0, r3
 80004fa:	f001 fa7b 	bl	80019f4 <HAL_UART_Init>
 80004fe:	1e03      	subs	r3, r0, #0
 8000500:	d001      	beq.n	8000506 <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 8000502:	f000 f871 	bl	80005e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000506:	4b0e      	ldr	r3, [pc, #56]	@ (8000540 <MX_USART2_UART_Init+0x94>)
 8000508:	2100      	movs	r1, #0
 800050a:	0018      	movs	r0, r3
 800050c:	f001 feda 	bl	80022c4 <HAL_UARTEx_SetTxFifoThreshold>
 8000510:	1e03      	subs	r3, r0, #0
 8000512:	d001      	beq.n	8000518 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 8000514:	f000 f868 	bl	80005e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000518:	4b09      	ldr	r3, [pc, #36]	@ (8000540 <MX_USART2_UART_Init+0x94>)
 800051a:	2100      	movs	r1, #0
 800051c:	0018      	movs	r0, r3
 800051e:	f001 ff11 	bl	8002344 <HAL_UARTEx_SetRxFifoThreshold>
 8000522:	1e03      	subs	r3, r0, #0
 8000524:	d001      	beq.n	800052a <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 8000526:	f000 f85f 	bl	80005e8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800052a:	4b05      	ldr	r3, [pc, #20]	@ (8000540 <MX_USART2_UART_Init+0x94>)
 800052c:	0018      	movs	r0, r3
 800052e:	f001 fe8f 	bl	8002250 <HAL_UARTEx_DisableFifoMode>
 8000532:	1e03      	subs	r3, r0, #0
 8000534:	d001      	beq.n	800053a <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 8000536:	f000 f857 	bl	80005e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800053a:	46c0      	nop			@ (mov r8, r8)
 800053c:	46bd      	mov	sp, r7
 800053e:	bd80      	pop	{r7, pc}
 8000540:	20000028 	.word	0x20000028
 8000544:	40004400 	.word	0x40004400

08000548 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000548:	b590      	push	{r4, r7, lr}
 800054a:	b089      	sub	sp, #36	@ 0x24
 800054c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800054e:	240c      	movs	r4, #12
 8000550:	193b      	adds	r3, r7, r4
 8000552:	0018      	movs	r0, r3
 8000554:	2314      	movs	r3, #20
 8000556:	001a      	movs	r2, r3
 8000558:	2100      	movs	r1, #0
 800055a:	f001 ff93 	bl	8002484 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800055e:	4b21      	ldr	r3, [pc, #132]	@ (80005e4 <MX_GPIO_Init+0x9c>)
 8000560:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000562:	4b20      	ldr	r3, [pc, #128]	@ (80005e4 <MX_GPIO_Init+0x9c>)
 8000564:	2104      	movs	r1, #4
 8000566:	430a      	orrs	r2, r1
 8000568:	635a      	str	r2, [r3, #52]	@ 0x34
 800056a:	4b1e      	ldr	r3, [pc, #120]	@ (80005e4 <MX_GPIO_Init+0x9c>)
 800056c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800056e:	2204      	movs	r2, #4
 8000570:	4013      	ands	r3, r2
 8000572:	60bb      	str	r3, [r7, #8]
 8000574:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000576:	4b1b      	ldr	r3, [pc, #108]	@ (80005e4 <MX_GPIO_Init+0x9c>)
 8000578:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800057a:	4b1a      	ldr	r3, [pc, #104]	@ (80005e4 <MX_GPIO_Init+0x9c>)
 800057c:	2120      	movs	r1, #32
 800057e:	430a      	orrs	r2, r1
 8000580:	635a      	str	r2, [r3, #52]	@ 0x34
 8000582:	4b18      	ldr	r3, [pc, #96]	@ (80005e4 <MX_GPIO_Init+0x9c>)
 8000584:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000586:	2220      	movs	r2, #32
 8000588:	4013      	ands	r3, r2
 800058a:	607b      	str	r3, [r7, #4]
 800058c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800058e:	4b15      	ldr	r3, [pc, #84]	@ (80005e4 <MX_GPIO_Init+0x9c>)
 8000590:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000592:	4b14      	ldr	r3, [pc, #80]	@ (80005e4 <MX_GPIO_Init+0x9c>)
 8000594:	2101      	movs	r1, #1
 8000596:	430a      	orrs	r2, r1
 8000598:	635a      	str	r2, [r3, #52]	@ 0x34
 800059a:	4b12      	ldr	r3, [pc, #72]	@ (80005e4 <MX_GPIO_Init+0x9c>)
 800059c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800059e:	2201      	movs	r2, #1
 80005a0:	4013      	ands	r3, r2
 80005a2:	603b      	str	r3, [r7, #0]
 80005a4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80005a6:	23a0      	movs	r3, #160	@ 0xa0
 80005a8:	05db      	lsls	r3, r3, #23
 80005aa:	2200      	movs	r2, #0
 80005ac:	2140      	movs	r1, #64	@ 0x40
 80005ae:	0018      	movs	r0, r3
 80005b0:	f000 fbae 	bl	8000d10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 80005b4:	0021      	movs	r1, r4
 80005b6:	187b      	adds	r3, r7, r1
 80005b8:	2240      	movs	r2, #64	@ 0x40
 80005ba:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005bc:	187b      	adds	r3, r7, r1
 80005be:	2201      	movs	r2, #1
 80005c0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c2:	187b      	adds	r3, r7, r1
 80005c4:	2200      	movs	r2, #0
 80005c6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005c8:	187b      	adds	r3, r7, r1
 80005ca:	2200      	movs	r2, #0
 80005cc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 80005ce:	187a      	adds	r2, r7, r1
 80005d0:	23a0      	movs	r3, #160	@ 0xa0
 80005d2:	05db      	lsls	r3, r3, #23
 80005d4:	0011      	movs	r1, r2
 80005d6:	0018      	movs	r0, r3
 80005d8:	f000 fa36 	bl	8000a48 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80005dc:	46c0      	nop			@ (mov r8, r8)
 80005de:	46bd      	mov	sp, r7
 80005e0:	b009      	add	sp, #36	@ 0x24
 80005e2:	bd90      	pop	{r4, r7, pc}
 80005e4:	40021000 	.word	0x40021000

080005e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005ec:	b672      	cpsid	i
}
 80005ee:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005f0:	46c0      	nop			@ (mov r8, r8)
 80005f2:	e7fd      	b.n	80005f0 <Error_Handler+0x8>

080005f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005fa:	4b0f      	ldr	r3, [pc, #60]	@ (8000638 <HAL_MspInit+0x44>)
 80005fc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80005fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000638 <HAL_MspInit+0x44>)
 8000600:	2101      	movs	r1, #1
 8000602:	430a      	orrs	r2, r1
 8000604:	641a      	str	r2, [r3, #64]	@ 0x40
 8000606:	4b0c      	ldr	r3, [pc, #48]	@ (8000638 <HAL_MspInit+0x44>)
 8000608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800060a:	2201      	movs	r2, #1
 800060c:	4013      	ands	r3, r2
 800060e:	607b      	str	r3, [r7, #4]
 8000610:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000612:	4b09      	ldr	r3, [pc, #36]	@ (8000638 <HAL_MspInit+0x44>)
 8000614:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000616:	4b08      	ldr	r3, [pc, #32]	@ (8000638 <HAL_MspInit+0x44>)
 8000618:	2180      	movs	r1, #128	@ 0x80
 800061a:	0549      	lsls	r1, r1, #21
 800061c:	430a      	orrs	r2, r1
 800061e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000620:	4b05      	ldr	r3, [pc, #20]	@ (8000638 <HAL_MspInit+0x44>)
 8000622:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000624:	2380      	movs	r3, #128	@ 0x80
 8000626:	055b      	lsls	r3, r3, #21
 8000628:	4013      	ands	r3, r2
 800062a:	603b      	str	r3, [r7, #0]
 800062c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800062e:	46c0      	nop			@ (mov r8, r8)
 8000630:	46bd      	mov	sp, r7
 8000632:	b002      	add	sp, #8
 8000634:	bd80      	pop	{r7, pc}
 8000636:	46c0      	nop			@ (mov r8, r8)
 8000638:	40021000 	.word	0x40021000

0800063c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800063c:	b590      	push	{r4, r7, lr}
 800063e:	b091      	sub	sp, #68	@ 0x44
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000644:	232c      	movs	r3, #44	@ 0x2c
 8000646:	18fb      	adds	r3, r7, r3
 8000648:	0018      	movs	r0, r3
 800064a:	2314      	movs	r3, #20
 800064c:	001a      	movs	r2, r3
 800064e:	2100      	movs	r1, #0
 8000650:	f001 ff18 	bl	8002484 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000654:	2410      	movs	r4, #16
 8000656:	193b      	adds	r3, r7, r4
 8000658:	0018      	movs	r0, r3
 800065a:	231c      	movs	r3, #28
 800065c:	001a      	movs	r2, r3
 800065e:	2100      	movs	r1, #0
 8000660:	f001 ff10 	bl	8002484 <memset>
  if(huart->Instance==USART2)
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	4a22      	ldr	r2, [pc, #136]	@ (80006f4 <HAL_UART_MspInit+0xb8>)
 800066a:	4293      	cmp	r3, r2
 800066c:	d13e      	bne.n	80006ec <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800066e:	193b      	adds	r3, r7, r4
 8000670:	2202      	movs	r2, #2
 8000672:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000674:	193b      	adds	r3, r7, r4
 8000676:	2200      	movs	r2, #0
 8000678:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800067a:	193b      	adds	r3, r7, r4
 800067c:	0018      	movs	r0, r3
 800067e:	f001 f885 	bl	800178c <HAL_RCCEx_PeriphCLKConfig>
 8000682:	1e03      	subs	r3, r0, #0
 8000684:	d001      	beq.n	800068a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000686:	f7ff ffaf 	bl	80005e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800068a:	4b1b      	ldr	r3, [pc, #108]	@ (80006f8 <HAL_UART_MspInit+0xbc>)
 800068c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800068e:	4b1a      	ldr	r3, [pc, #104]	@ (80006f8 <HAL_UART_MspInit+0xbc>)
 8000690:	2180      	movs	r1, #128	@ 0x80
 8000692:	0289      	lsls	r1, r1, #10
 8000694:	430a      	orrs	r2, r1
 8000696:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000698:	4b17      	ldr	r3, [pc, #92]	@ (80006f8 <HAL_UART_MspInit+0xbc>)
 800069a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800069c:	2380      	movs	r3, #128	@ 0x80
 800069e:	029b      	lsls	r3, r3, #10
 80006a0:	4013      	ands	r3, r2
 80006a2:	60fb      	str	r3, [r7, #12]
 80006a4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006a6:	4b14      	ldr	r3, [pc, #80]	@ (80006f8 <HAL_UART_MspInit+0xbc>)
 80006a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80006aa:	4b13      	ldr	r3, [pc, #76]	@ (80006f8 <HAL_UART_MspInit+0xbc>)
 80006ac:	2101      	movs	r1, #1
 80006ae:	430a      	orrs	r2, r1
 80006b0:	635a      	str	r2, [r3, #52]	@ 0x34
 80006b2:	4b11      	ldr	r3, [pc, #68]	@ (80006f8 <HAL_UART_MspInit+0xbc>)
 80006b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80006b6:	2201      	movs	r2, #1
 80006b8:	4013      	ands	r3, r2
 80006ba:	60bb      	str	r3, [r7, #8]
 80006bc:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80006be:	212c      	movs	r1, #44	@ 0x2c
 80006c0:	187b      	adds	r3, r7, r1
 80006c2:	220c      	movs	r2, #12
 80006c4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006c6:	187b      	adds	r3, r7, r1
 80006c8:	2202      	movs	r2, #2
 80006ca:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006cc:	187b      	adds	r3, r7, r1
 80006ce:	2201      	movs	r2, #1
 80006d0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006d2:	187b      	adds	r3, r7, r1
 80006d4:	2200      	movs	r2, #0
 80006d6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80006d8:	187b      	adds	r3, r7, r1
 80006da:	2201      	movs	r2, #1
 80006dc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006de:	187a      	adds	r2, r7, r1
 80006e0:	23a0      	movs	r3, #160	@ 0xa0
 80006e2:	05db      	lsls	r3, r3, #23
 80006e4:	0011      	movs	r1, r2
 80006e6:	0018      	movs	r0, r3
 80006e8:	f000 f9ae 	bl	8000a48 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80006ec:	46c0      	nop			@ (mov r8, r8)
 80006ee:	46bd      	mov	sp, r7
 80006f0:	b011      	add	sp, #68	@ 0x44
 80006f2:	bd90      	pop	{r4, r7, pc}
 80006f4:	40004400 	.word	0x40004400
 80006f8:	40021000 	.word	0x40021000

080006fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000700:	46c0      	nop			@ (mov r8, r8)
 8000702:	e7fd      	b.n	8000700 <NMI_Handler+0x4>

08000704 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000708:	46c0      	nop			@ (mov r8, r8)
 800070a:	e7fd      	b.n	8000708 <HardFault_Handler+0x4>

0800070c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000710:	46c0      	nop			@ (mov r8, r8)
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}

08000716 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000716:	b580      	push	{r7, lr}
 8000718:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800071a:	46c0      	nop			@ (mov r8, r8)
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}

08000720 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000724:	f000 f89c 	bl	8000860 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000728:	46c0      	nop			@ (mov r8, r8)
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}

0800072e <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800072e:	b580      	push	{r7, lr}
 8000730:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000732:	46c0      	nop			@ (mov r8, r8)
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}

08000738 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000738:	480d      	ldr	r0, [pc, #52]	@ (8000770 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800073a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800073c:	f7ff fff7 	bl	800072e <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000740:	480c      	ldr	r0, [pc, #48]	@ (8000774 <LoopForever+0x6>)
  ldr r1, =_edata
 8000742:	490d      	ldr	r1, [pc, #52]	@ (8000778 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000744:	4a0d      	ldr	r2, [pc, #52]	@ (800077c <LoopForever+0xe>)
  movs r3, #0
 8000746:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000748:	e002      	b.n	8000750 <LoopCopyDataInit>

0800074a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800074a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800074c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800074e:	3304      	adds	r3, #4

08000750 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000750:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000752:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000754:	d3f9      	bcc.n	800074a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000756:	4a0a      	ldr	r2, [pc, #40]	@ (8000780 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000758:	4c0a      	ldr	r4, [pc, #40]	@ (8000784 <LoopForever+0x16>)
  movs r3, #0
 800075a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800075c:	e001      	b.n	8000762 <LoopFillZerobss>

0800075e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800075e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000760:	3204      	adds	r2, #4

08000762 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000762:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000764:	d3fb      	bcc.n	800075e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000766:	f001 fe95 	bl	8002494 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800076a:	f7ff fe3f 	bl	80003ec <main>

0800076e <LoopForever>:

LoopForever:
  b LoopForever
 800076e:	e7fe      	b.n	800076e <LoopForever>
  ldr   r0, =_estack
 8000770:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000774:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000778:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800077c:	08002584 	.word	0x08002584
  ldr r2, =_sbss
 8000780:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000784:	200000c0 	.word	0x200000c0

08000788 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000788:	e7fe      	b.n	8000788 <ADC1_IRQHandler>
	...

0800078c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b082      	sub	sp, #8
 8000790:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000792:	1dfb      	adds	r3, r7, #7
 8000794:	2200      	movs	r2, #0
 8000796:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000798:	4b0b      	ldr	r3, [pc, #44]	@ (80007c8 <HAL_Init+0x3c>)
 800079a:	681a      	ldr	r2, [r3, #0]
 800079c:	4b0a      	ldr	r3, [pc, #40]	@ (80007c8 <HAL_Init+0x3c>)
 800079e:	2180      	movs	r1, #128	@ 0x80
 80007a0:	0049      	lsls	r1, r1, #1
 80007a2:	430a      	orrs	r2, r1
 80007a4:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80007a6:	2000      	movs	r0, #0
 80007a8:	f000 f810 	bl	80007cc <HAL_InitTick>
 80007ac:	1e03      	subs	r3, r0, #0
 80007ae:	d003      	beq.n	80007b8 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80007b0:	1dfb      	adds	r3, r7, #7
 80007b2:	2201      	movs	r2, #1
 80007b4:	701a      	strb	r2, [r3, #0]
 80007b6:	e001      	b.n	80007bc <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80007b8:	f7ff ff1c 	bl	80005f4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80007bc:	1dfb      	adds	r3, r7, #7
 80007be:	781b      	ldrb	r3, [r3, #0]
}
 80007c0:	0018      	movs	r0, r3
 80007c2:	46bd      	mov	sp, r7
 80007c4:	b002      	add	sp, #8
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	40022000 	.word	0x40022000

080007cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007cc:	b590      	push	{r4, r7, lr}
 80007ce:	b085      	sub	sp, #20
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80007d4:	230f      	movs	r3, #15
 80007d6:	18fb      	adds	r3, r7, r3
 80007d8:	2200      	movs	r2, #0
 80007da:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80007dc:	4b1d      	ldr	r3, [pc, #116]	@ (8000854 <HAL_InitTick+0x88>)
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d02b      	beq.n	800083c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80007e4:	4b1c      	ldr	r3, [pc, #112]	@ (8000858 <HAL_InitTick+0x8c>)
 80007e6:	681c      	ldr	r4, [r3, #0]
 80007e8:	4b1a      	ldr	r3, [pc, #104]	@ (8000854 <HAL_InitTick+0x88>)
 80007ea:	781b      	ldrb	r3, [r3, #0]
 80007ec:	0019      	movs	r1, r3
 80007ee:	23fa      	movs	r3, #250	@ 0xfa
 80007f0:	0098      	lsls	r0, r3, #2
 80007f2:	f7ff fc85 	bl	8000100 <__udivsi3>
 80007f6:	0003      	movs	r3, r0
 80007f8:	0019      	movs	r1, r3
 80007fa:	0020      	movs	r0, r4
 80007fc:	f7ff fc80 	bl	8000100 <__udivsi3>
 8000800:	0003      	movs	r3, r0
 8000802:	0018      	movs	r0, r3
 8000804:	f000 f913 	bl	8000a2e <HAL_SYSTICK_Config>
 8000808:	1e03      	subs	r3, r0, #0
 800080a:	d112      	bne.n	8000832 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	2b03      	cmp	r3, #3
 8000810:	d80a      	bhi.n	8000828 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000812:	6879      	ldr	r1, [r7, #4]
 8000814:	2301      	movs	r3, #1
 8000816:	425b      	negs	r3, r3
 8000818:	2200      	movs	r2, #0
 800081a:	0018      	movs	r0, r3
 800081c:	f000 f8f2 	bl	8000a04 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000820:	4b0e      	ldr	r3, [pc, #56]	@ (800085c <HAL_InitTick+0x90>)
 8000822:	687a      	ldr	r2, [r7, #4]
 8000824:	601a      	str	r2, [r3, #0]
 8000826:	e00d      	b.n	8000844 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000828:	230f      	movs	r3, #15
 800082a:	18fb      	adds	r3, r7, r3
 800082c:	2201      	movs	r2, #1
 800082e:	701a      	strb	r2, [r3, #0]
 8000830:	e008      	b.n	8000844 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000832:	230f      	movs	r3, #15
 8000834:	18fb      	adds	r3, r7, r3
 8000836:	2201      	movs	r2, #1
 8000838:	701a      	strb	r2, [r3, #0]
 800083a:	e003      	b.n	8000844 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800083c:	230f      	movs	r3, #15
 800083e:	18fb      	adds	r3, r7, r3
 8000840:	2201      	movs	r2, #1
 8000842:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000844:	230f      	movs	r3, #15
 8000846:	18fb      	adds	r3, r7, r3
 8000848:	781b      	ldrb	r3, [r3, #0]
}
 800084a:	0018      	movs	r0, r3
 800084c:	46bd      	mov	sp, r7
 800084e:	b005      	add	sp, #20
 8000850:	bd90      	pop	{r4, r7, pc}
 8000852:	46c0      	nop			@ (mov r8, r8)
 8000854:	20000008 	.word	0x20000008
 8000858:	20000000 	.word	0x20000000
 800085c:	20000004 	.word	0x20000004

08000860 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000864:	4b05      	ldr	r3, [pc, #20]	@ (800087c <HAL_IncTick+0x1c>)
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	001a      	movs	r2, r3
 800086a:	4b05      	ldr	r3, [pc, #20]	@ (8000880 <HAL_IncTick+0x20>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	18d2      	adds	r2, r2, r3
 8000870:	4b03      	ldr	r3, [pc, #12]	@ (8000880 <HAL_IncTick+0x20>)
 8000872:	601a      	str	r2, [r3, #0]
}
 8000874:	46c0      	nop			@ (mov r8, r8)
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	46c0      	nop			@ (mov r8, r8)
 800087c:	20000008 	.word	0x20000008
 8000880:	200000bc 	.word	0x200000bc

08000884 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
  return uwTick;
 8000888:	4b02      	ldr	r3, [pc, #8]	@ (8000894 <HAL_GetTick+0x10>)
 800088a:	681b      	ldr	r3, [r3, #0]
}
 800088c:	0018      	movs	r0, r3
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	46c0      	nop			@ (mov r8, r8)
 8000894:	200000bc 	.word	0x200000bc

08000898 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b084      	sub	sp, #16
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008a0:	f7ff fff0 	bl	8000884 <HAL_GetTick>
 80008a4:	0003      	movs	r3, r0
 80008a6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008ac:	68fb      	ldr	r3, [r7, #12]
 80008ae:	3301      	adds	r3, #1
 80008b0:	d005      	beq.n	80008be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80008b2:	4b0a      	ldr	r3, [pc, #40]	@ (80008dc <HAL_Delay+0x44>)
 80008b4:	781b      	ldrb	r3, [r3, #0]
 80008b6:	001a      	movs	r2, r3
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	189b      	adds	r3, r3, r2
 80008bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80008be:	46c0      	nop			@ (mov r8, r8)
 80008c0:	f7ff ffe0 	bl	8000884 <HAL_GetTick>
 80008c4:	0002      	movs	r2, r0
 80008c6:	68bb      	ldr	r3, [r7, #8]
 80008c8:	1ad3      	subs	r3, r2, r3
 80008ca:	68fa      	ldr	r2, [r7, #12]
 80008cc:	429a      	cmp	r2, r3
 80008ce:	d8f7      	bhi.n	80008c0 <HAL_Delay+0x28>
  {
  }
}
 80008d0:	46c0      	nop			@ (mov r8, r8)
 80008d2:	46c0      	nop			@ (mov r8, r8)
 80008d4:	46bd      	mov	sp, r7
 80008d6:	b004      	add	sp, #16
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	46c0      	nop			@ (mov r8, r8)
 80008dc:	20000008 	.word	0x20000008

080008e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008e0:	b590      	push	{r4, r7, lr}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	0002      	movs	r2, r0
 80008e8:	6039      	str	r1, [r7, #0]
 80008ea:	1dfb      	adds	r3, r7, #7
 80008ec:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80008ee:	1dfb      	adds	r3, r7, #7
 80008f0:	781b      	ldrb	r3, [r3, #0]
 80008f2:	2b7f      	cmp	r3, #127	@ 0x7f
 80008f4:	d828      	bhi.n	8000948 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008f6:	4a2f      	ldr	r2, [pc, #188]	@ (80009b4 <__NVIC_SetPriority+0xd4>)
 80008f8:	1dfb      	adds	r3, r7, #7
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	b25b      	sxtb	r3, r3
 80008fe:	089b      	lsrs	r3, r3, #2
 8000900:	33c0      	adds	r3, #192	@ 0xc0
 8000902:	009b      	lsls	r3, r3, #2
 8000904:	589b      	ldr	r3, [r3, r2]
 8000906:	1dfa      	adds	r2, r7, #7
 8000908:	7812      	ldrb	r2, [r2, #0]
 800090a:	0011      	movs	r1, r2
 800090c:	2203      	movs	r2, #3
 800090e:	400a      	ands	r2, r1
 8000910:	00d2      	lsls	r2, r2, #3
 8000912:	21ff      	movs	r1, #255	@ 0xff
 8000914:	4091      	lsls	r1, r2
 8000916:	000a      	movs	r2, r1
 8000918:	43d2      	mvns	r2, r2
 800091a:	401a      	ands	r2, r3
 800091c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800091e:	683b      	ldr	r3, [r7, #0]
 8000920:	019b      	lsls	r3, r3, #6
 8000922:	22ff      	movs	r2, #255	@ 0xff
 8000924:	401a      	ands	r2, r3
 8000926:	1dfb      	adds	r3, r7, #7
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	0018      	movs	r0, r3
 800092c:	2303      	movs	r3, #3
 800092e:	4003      	ands	r3, r0
 8000930:	00db      	lsls	r3, r3, #3
 8000932:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000934:	481f      	ldr	r0, [pc, #124]	@ (80009b4 <__NVIC_SetPriority+0xd4>)
 8000936:	1dfb      	adds	r3, r7, #7
 8000938:	781b      	ldrb	r3, [r3, #0]
 800093a:	b25b      	sxtb	r3, r3
 800093c:	089b      	lsrs	r3, r3, #2
 800093e:	430a      	orrs	r2, r1
 8000940:	33c0      	adds	r3, #192	@ 0xc0
 8000942:	009b      	lsls	r3, r3, #2
 8000944:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000946:	e031      	b.n	80009ac <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000948:	4a1b      	ldr	r2, [pc, #108]	@ (80009b8 <__NVIC_SetPriority+0xd8>)
 800094a:	1dfb      	adds	r3, r7, #7
 800094c:	781b      	ldrb	r3, [r3, #0]
 800094e:	0019      	movs	r1, r3
 8000950:	230f      	movs	r3, #15
 8000952:	400b      	ands	r3, r1
 8000954:	3b08      	subs	r3, #8
 8000956:	089b      	lsrs	r3, r3, #2
 8000958:	3306      	adds	r3, #6
 800095a:	009b      	lsls	r3, r3, #2
 800095c:	18d3      	adds	r3, r2, r3
 800095e:	3304      	adds	r3, #4
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	1dfa      	adds	r2, r7, #7
 8000964:	7812      	ldrb	r2, [r2, #0]
 8000966:	0011      	movs	r1, r2
 8000968:	2203      	movs	r2, #3
 800096a:	400a      	ands	r2, r1
 800096c:	00d2      	lsls	r2, r2, #3
 800096e:	21ff      	movs	r1, #255	@ 0xff
 8000970:	4091      	lsls	r1, r2
 8000972:	000a      	movs	r2, r1
 8000974:	43d2      	mvns	r2, r2
 8000976:	401a      	ands	r2, r3
 8000978:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800097a:	683b      	ldr	r3, [r7, #0]
 800097c:	019b      	lsls	r3, r3, #6
 800097e:	22ff      	movs	r2, #255	@ 0xff
 8000980:	401a      	ands	r2, r3
 8000982:	1dfb      	adds	r3, r7, #7
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	0018      	movs	r0, r3
 8000988:	2303      	movs	r3, #3
 800098a:	4003      	ands	r3, r0
 800098c:	00db      	lsls	r3, r3, #3
 800098e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000990:	4809      	ldr	r0, [pc, #36]	@ (80009b8 <__NVIC_SetPriority+0xd8>)
 8000992:	1dfb      	adds	r3, r7, #7
 8000994:	781b      	ldrb	r3, [r3, #0]
 8000996:	001c      	movs	r4, r3
 8000998:	230f      	movs	r3, #15
 800099a:	4023      	ands	r3, r4
 800099c:	3b08      	subs	r3, #8
 800099e:	089b      	lsrs	r3, r3, #2
 80009a0:	430a      	orrs	r2, r1
 80009a2:	3306      	adds	r3, #6
 80009a4:	009b      	lsls	r3, r3, #2
 80009a6:	18c3      	adds	r3, r0, r3
 80009a8:	3304      	adds	r3, #4
 80009aa:	601a      	str	r2, [r3, #0]
}
 80009ac:	46c0      	nop			@ (mov r8, r8)
 80009ae:	46bd      	mov	sp, r7
 80009b0:	b003      	add	sp, #12
 80009b2:	bd90      	pop	{r4, r7, pc}
 80009b4:	e000e100 	.word	0xe000e100
 80009b8:	e000ed00 	.word	0xe000ed00

080009bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	1e5a      	subs	r2, r3, #1
 80009c8:	2380      	movs	r3, #128	@ 0x80
 80009ca:	045b      	lsls	r3, r3, #17
 80009cc:	429a      	cmp	r2, r3
 80009ce:	d301      	bcc.n	80009d4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009d0:	2301      	movs	r3, #1
 80009d2:	e010      	b.n	80009f6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009d4:	4b0a      	ldr	r3, [pc, #40]	@ (8000a00 <SysTick_Config+0x44>)
 80009d6:	687a      	ldr	r2, [r7, #4]
 80009d8:	3a01      	subs	r2, #1
 80009da:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009dc:	2301      	movs	r3, #1
 80009de:	425b      	negs	r3, r3
 80009e0:	2103      	movs	r1, #3
 80009e2:	0018      	movs	r0, r3
 80009e4:	f7ff ff7c 	bl	80008e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009e8:	4b05      	ldr	r3, [pc, #20]	@ (8000a00 <SysTick_Config+0x44>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009ee:	4b04      	ldr	r3, [pc, #16]	@ (8000a00 <SysTick_Config+0x44>)
 80009f0:	2207      	movs	r2, #7
 80009f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009f4:	2300      	movs	r3, #0
}
 80009f6:	0018      	movs	r0, r3
 80009f8:	46bd      	mov	sp, r7
 80009fa:	b002      	add	sp, #8
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	46c0      	nop			@ (mov r8, r8)
 8000a00:	e000e010 	.word	0xe000e010

08000a04 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b084      	sub	sp, #16
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	60b9      	str	r1, [r7, #8]
 8000a0c:	607a      	str	r2, [r7, #4]
 8000a0e:	210f      	movs	r1, #15
 8000a10:	187b      	adds	r3, r7, r1
 8000a12:	1c02      	adds	r2, r0, #0
 8000a14:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000a16:	68ba      	ldr	r2, [r7, #8]
 8000a18:	187b      	adds	r3, r7, r1
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	b25b      	sxtb	r3, r3
 8000a1e:	0011      	movs	r1, r2
 8000a20:	0018      	movs	r0, r3
 8000a22:	f7ff ff5d 	bl	80008e0 <__NVIC_SetPriority>
}
 8000a26:	46c0      	nop			@ (mov r8, r8)
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	b004      	add	sp, #16
 8000a2c:	bd80      	pop	{r7, pc}

08000a2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a2e:	b580      	push	{r7, lr}
 8000a30:	b082      	sub	sp, #8
 8000a32:	af00      	add	r7, sp, #0
 8000a34:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	0018      	movs	r0, r3
 8000a3a:	f7ff ffbf 	bl	80009bc <SysTick_Config>
 8000a3e:	0003      	movs	r3, r0
}
 8000a40:	0018      	movs	r0, r3
 8000a42:	46bd      	mov	sp, r7
 8000a44:	b002      	add	sp, #8
 8000a46:	bd80      	pop	{r7, pc}

08000a48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b086      	sub	sp, #24
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
 8000a50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a52:	2300      	movs	r3, #0
 8000a54:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a56:	e147      	b.n	8000ce8 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000a58:	683b      	ldr	r3, [r7, #0]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	2101      	movs	r1, #1
 8000a5e:	697a      	ldr	r2, [r7, #20]
 8000a60:	4091      	lsls	r1, r2
 8000a62:	000a      	movs	r2, r1
 8000a64:	4013      	ands	r3, r2
 8000a66:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d100      	bne.n	8000a70 <HAL_GPIO_Init+0x28>
 8000a6e:	e138      	b.n	8000ce2 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000a70:	683b      	ldr	r3, [r7, #0]
 8000a72:	685b      	ldr	r3, [r3, #4]
 8000a74:	2203      	movs	r2, #3
 8000a76:	4013      	ands	r3, r2
 8000a78:	2b01      	cmp	r3, #1
 8000a7a:	d005      	beq.n	8000a88 <HAL_GPIO_Init+0x40>
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	685b      	ldr	r3, [r3, #4]
 8000a80:	2203      	movs	r2, #3
 8000a82:	4013      	ands	r3, r2
 8000a84:	2b02      	cmp	r3, #2
 8000a86:	d130      	bne.n	8000aea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	689b      	ldr	r3, [r3, #8]
 8000a8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000a8e:	697b      	ldr	r3, [r7, #20]
 8000a90:	005b      	lsls	r3, r3, #1
 8000a92:	2203      	movs	r2, #3
 8000a94:	409a      	lsls	r2, r3
 8000a96:	0013      	movs	r3, r2
 8000a98:	43da      	mvns	r2, r3
 8000a9a:	693b      	ldr	r3, [r7, #16]
 8000a9c:	4013      	ands	r3, r2
 8000a9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000aa0:	683b      	ldr	r3, [r7, #0]
 8000aa2:	68da      	ldr	r2, [r3, #12]
 8000aa4:	697b      	ldr	r3, [r7, #20]
 8000aa6:	005b      	lsls	r3, r3, #1
 8000aa8:	409a      	lsls	r2, r3
 8000aaa:	0013      	movs	r3, r2
 8000aac:	693a      	ldr	r2, [r7, #16]
 8000aae:	4313      	orrs	r3, r2
 8000ab0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	693a      	ldr	r2, [r7, #16]
 8000ab6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	685b      	ldr	r3, [r3, #4]
 8000abc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000abe:	2201      	movs	r2, #1
 8000ac0:	697b      	ldr	r3, [r7, #20]
 8000ac2:	409a      	lsls	r2, r3
 8000ac4:	0013      	movs	r3, r2
 8000ac6:	43da      	mvns	r2, r3
 8000ac8:	693b      	ldr	r3, [r7, #16]
 8000aca:	4013      	ands	r3, r2
 8000acc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ace:	683b      	ldr	r3, [r7, #0]
 8000ad0:	685b      	ldr	r3, [r3, #4]
 8000ad2:	091b      	lsrs	r3, r3, #4
 8000ad4:	2201      	movs	r2, #1
 8000ad6:	401a      	ands	r2, r3
 8000ad8:	697b      	ldr	r3, [r7, #20]
 8000ada:	409a      	lsls	r2, r3
 8000adc:	0013      	movs	r3, r2
 8000ade:	693a      	ldr	r2, [r7, #16]
 8000ae0:	4313      	orrs	r3, r2
 8000ae2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	693a      	ldr	r2, [r7, #16]
 8000ae8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	685b      	ldr	r3, [r3, #4]
 8000aee:	2203      	movs	r2, #3
 8000af0:	4013      	ands	r3, r2
 8000af2:	2b03      	cmp	r3, #3
 8000af4:	d017      	beq.n	8000b26 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	68db      	ldr	r3, [r3, #12]
 8000afa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000afc:	697b      	ldr	r3, [r7, #20]
 8000afe:	005b      	lsls	r3, r3, #1
 8000b00:	2203      	movs	r2, #3
 8000b02:	409a      	lsls	r2, r3
 8000b04:	0013      	movs	r3, r2
 8000b06:	43da      	mvns	r2, r3
 8000b08:	693b      	ldr	r3, [r7, #16]
 8000b0a:	4013      	ands	r3, r2
 8000b0c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000b0e:	683b      	ldr	r3, [r7, #0]
 8000b10:	689a      	ldr	r2, [r3, #8]
 8000b12:	697b      	ldr	r3, [r7, #20]
 8000b14:	005b      	lsls	r3, r3, #1
 8000b16:	409a      	lsls	r2, r3
 8000b18:	0013      	movs	r3, r2
 8000b1a:	693a      	ldr	r2, [r7, #16]
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	693a      	ldr	r2, [r7, #16]
 8000b24:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	685b      	ldr	r3, [r3, #4]
 8000b2a:	2203      	movs	r2, #3
 8000b2c:	4013      	ands	r3, r2
 8000b2e:	2b02      	cmp	r3, #2
 8000b30:	d123      	bne.n	8000b7a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000b32:	697b      	ldr	r3, [r7, #20]
 8000b34:	08da      	lsrs	r2, r3, #3
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	3208      	adds	r2, #8
 8000b3a:	0092      	lsls	r2, r2, #2
 8000b3c:	58d3      	ldr	r3, [r2, r3]
 8000b3e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000b40:	697b      	ldr	r3, [r7, #20]
 8000b42:	2207      	movs	r2, #7
 8000b44:	4013      	ands	r3, r2
 8000b46:	009b      	lsls	r3, r3, #2
 8000b48:	220f      	movs	r2, #15
 8000b4a:	409a      	lsls	r2, r3
 8000b4c:	0013      	movs	r3, r2
 8000b4e:	43da      	mvns	r2, r3
 8000b50:	693b      	ldr	r3, [r7, #16]
 8000b52:	4013      	ands	r3, r2
 8000b54:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000b56:	683b      	ldr	r3, [r7, #0]
 8000b58:	691a      	ldr	r2, [r3, #16]
 8000b5a:	697b      	ldr	r3, [r7, #20]
 8000b5c:	2107      	movs	r1, #7
 8000b5e:	400b      	ands	r3, r1
 8000b60:	009b      	lsls	r3, r3, #2
 8000b62:	409a      	lsls	r2, r3
 8000b64:	0013      	movs	r3, r2
 8000b66:	693a      	ldr	r2, [r7, #16]
 8000b68:	4313      	orrs	r3, r2
 8000b6a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000b6c:	697b      	ldr	r3, [r7, #20]
 8000b6e:	08da      	lsrs	r2, r3, #3
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	3208      	adds	r2, #8
 8000b74:	0092      	lsls	r2, r2, #2
 8000b76:	6939      	ldr	r1, [r7, #16]
 8000b78:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000b80:	697b      	ldr	r3, [r7, #20]
 8000b82:	005b      	lsls	r3, r3, #1
 8000b84:	2203      	movs	r2, #3
 8000b86:	409a      	lsls	r2, r3
 8000b88:	0013      	movs	r3, r2
 8000b8a:	43da      	mvns	r2, r3
 8000b8c:	693b      	ldr	r3, [r7, #16]
 8000b8e:	4013      	ands	r3, r2
 8000b90:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b92:	683b      	ldr	r3, [r7, #0]
 8000b94:	685b      	ldr	r3, [r3, #4]
 8000b96:	2203      	movs	r2, #3
 8000b98:	401a      	ands	r2, r3
 8000b9a:	697b      	ldr	r3, [r7, #20]
 8000b9c:	005b      	lsls	r3, r3, #1
 8000b9e:	409a      	lsls	r2, r3
 8000ba0:	0013      	movs	r3, r2
 8000ba2:	693a      	ldr	r2, [r7, #16]
 8000ba4:	4313      	orrs	r3, r2
 8000ba6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	693a      	ldr	r2, [r7, #16]
 8000bac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000bae:	683b      	ldr	r3, [r7, #0]
 8000bb0:	685a      	ldr	r2, [r3, #4]
 8000bb2:	23c0      	movs	r3, #192	@ 0xc0
 8000bb4:	029b      	lsls	r3, r3, #10
 8000bb6:	4013      	ands	r3, r2
 8000bb8:	d100      	bne.n	8000bbc <HAL_GPIO_Init+0x174>
 8000bba:	e092      	b.n	8000ce2 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000bbc:	4a50      	ldr	r2, [pc, #320]	@ (8000d00 <HAL_GPIO_Init+0x2b8>)
 8000bbe:	697b      	ldr	r3, [r7, #20]
 8000bc0:	089b      	lsrs	r3, r3, #2
 8000bc2:	3318      	adds	r3, #24
 8000bc4:	009b      	lsls	r3, r3, #2
 8000bc6:	589b      	ldr	r3, [r3, r2]
 8000bc8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000bca:	697b      	ldr	r3, [r7, #20]
 8000bcc:	2203      	movs	r2, #3
 8000bce:	4013      	ands	r3, r2
 8000bd0:	00db      	lsls	r3, r3, #3
 8000bd2:	220f      	movs	r2, #15
 8000bd4:	409a      	lsls	r2, r3
 8000bd6:	0013      	movs	r3, r2
 8000bd8:	43da      	mvns	r2, r3
 8000bda:	693b      	ldr	r3, [r7, #16]
 8000bdc:	4013      	ands	r3, r2
 8000bde:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000be0:	687a      	ldr	r2, [r7, #4]
 8000be2:	23a0      	movs	r3, #160	@ 0xa0
 8000be4:	05db      	lsls	r3, r3, #23
 8000be6:	429a      	cmp	r2, r3
 8000be8:	d013      	beq.n	8000c12 <HAL_GPIO_Init+0x1ca>
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	4a45      	ldr	r2, [pc, #276]	@ (8000d04 <HAL_GPIO_Init+0x2bc>)
 8000bee:	4293      	cmp	r3, r2
 8000bf0:	d00d      	beq.n	8000c0e <HAL_GPIO_Init+0x1c6>
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	4a44      	ldr	r2, [pc, #272]	@ (8000d08 <HAL_GPIO_Init+0x2c0>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d007      	beq.n	8000c0a <HAL_GPIO_Init+0x1c2>
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	4a43      	ldr	r2, [pc, #268]	@ (8000d0c <HAL_GPIO_Init+0x2c4>)
 8000bfe:	4293      	cmp	r3, r2
 8000c00:	d101      	bne.n	8000c06 <HAL_GPIO_Init+0x1be>
 8000c02:	2303      	movs	r3, #3
 8000c04:	e006      	b.n	8000c14 <HAL_GPIO_Init+0x1cc>
 8000c06:	2305      	movs	r3, #5
 8000c08:	e004      	b.n	8000c14 <HAL_GPIO_Init+0x1cc>
 8000c0a:	2302      	movs	r3, #2
 8000c0c:	e002      	b.n	8000c14 <HAL_GPIO_Init+0x1cc>
 8000c0e:	2301      	movs	r3, #1
 8000c10:	e000      	b.n	8000c14 <HAL_GPIO_Init+0x1cc>
 8000c12:	2300      	movs	r3, #0
 8000c14:	697a      	ldr	r2, [r7, #20]
 8000c16:	2103      	movs	r1, #3
 8000c18:	400a      	ands	r2, r1
 8000c1a:	00d2      	lsls	r2, r2, #3
 8000c1c:	4093      	lsls	r3, r2
 8000c1e:	693a      	ldr	r2, [r7, #16]
 8000c20:	4313      	orrs	r3, r2
 8000c22:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000c24:	4936      	ldr	r1, [pc, #216]	@ (8000d00 <HAL_GPIO_Init+0x2b8>)
 8000c26:	697b      	ldr	r3, [r7, #20]
 8000c28:	089b      	lsrs	r3, r3, #2
 8000c2a:	3318      	adds	r3, #24
 8000c2c:	009b      	lsls	r3, r3, #2
 8000c2e:	693a      	ldr	r2, [r7, #16]
 8000c30:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000c32:	4b33      	ldr	r3, [pc, #204]	@ (8000d00 <HAL_GPIO_Init+0x2b8>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	43da      	mvns	r2, r3
 8000c3c:	693b      	ldr	r3, [r7, #16]
 8000c3e:	4013      	ands	r3, r2
 8000c40:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	685a      	ldr	r2, [r3, #4]
 8000c46:	2380      	movs	r3, #128	@ 0x80
 8000c48:	035b      	lsls	r3, r3, #13
 8000c4a:	4013      	ands	r3, r2
 8000c4c:	d003      	beq.n	8000c56 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8000c4e:	693a      	ldr	r2, [r7, #16]
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	4313      	orrs	r3, r2
 8000c54:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000c56:	4b2a      	ldr	r3, [pc, #168]	@ (8000d00 <HAL_GPIO_Init+0x2b8>)
 8000c58:	693a      	ldr	r2, [r7, #16]
 8000c5a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000c5c:	4b28      	ldr	r3, [pc, #160]	@ (8000d00 <HAL_GPIO_Init+0x2b8>)
 8000c5e:	685b      	ldr	r3, [r3, #4]
 8000c60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	43da      	mvns	r2, r3
 8000c66:	693b      	ldr	r3, [r7, #16]
 8000c68:	4013      	ands	r3, r2
 8000c6a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	685a      	ldr	r2, [r3, #4]
 8000c70:	2380      	movs	r3, #128	@ 0x80
 8000c72:	039b      	lsls	r3, r3, #14
 8000c74:	4013      	ands	r3, r2
 8000c76:	d003      	beq.n	8000c80 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8000c78:	693a      	ldr	r2, [r7, #16]
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	4313      	orrs	r3, r2
 8000c7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000c80:	4b1f      	ldr	r3, [pc, #124]	@ (8000d00 <HAL_GPIO_Init+0x2b8>)
 8000c82:	693a      	ldr	r2, [r7, #16]
 8000c84:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000c86:	4a1e      	ldr	r2, [pc, #120]	@ (8000d00 <HAL_GPIO_Init+0x2b8>)
 8000c88:	2384      	movs	r3, #132	@ 0x84
 8000c8a:	58d3      	ldr	r3, [r2, r3]
 8000c8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	43da      	mvns	r2, r3
 8000c92:	693b      	ldr	r3, [r7, #16]
 8000c94:	4013      	ands	r3, r2
 8000c96:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	685a      	ldr	r2, [r3, #4]
 8000c9c:	2380      	movs	r3, #128	@ 0x80
 8000c9e:	029b      	lsls	r3, r3, #10
 8000ca0:	4013      	ands	r3, r2
 8000ca2:	d003      	beq.n	8000cac <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000ca4:	693a      	ldr	r2, [r7, #16]
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	4313      	orrs	r3, r2
 8000caa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000cac:	4914      	ldr	r1, [pc, #80]	@ (8000d00 <HAL_GPIO_Init+0x2b8>)
 8000cae:	2284      	movs	r2, #132	@ 0x84
 8000cb0:	693b      	ldr	r3, [r7, #16]
 8000cb2:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8000cb4:	4a12      	ldr	r2, [pc, #72]	@ (8000d00 <HAL_GPIO_Init+0x2b8>)
 8000cb6:	2380      	movs	r3, #128	@ 0x80
 8000cb8:	58d3      	ldr	r3, [r2, r3]
 8000cba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	43da      	mvns	r2, r3
 8000cc0:	693b      	ldr	r3, [r7, #16]
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000cc6:	683b      	ldr	r3, [r7, #0]
 8000cc8:	685a      	ldr	r2, [r3, #4]
 8000cca:	2380      	movs	r3, #128	@ 0x80
 8000ccc:	025b      	lsls	r3, r3, #9
 8000cce:	4013      	ands	r3, r2
 8000cd0:	d003      	beq.n	8000cda <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8000cd2:	693a      	ldr	r2, [r7, #16]
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	4313      	orrs	r3, r2
 8000cd8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000cda:	4909      	ldr	r1, [pc, #36]	@ (8000d00 <HAL_GPIO_Init+0x2b8>)
 8000cdc:	2280      	movs	r2, #128	@ 0x80
 8000cde:	693b      	ldr	r3, [r7, #16]
 8000ce0:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8000ce2:	697b      	ldr	r3, [r7, #20]
 8000ce4:	3301      	adds	r3, #1
 8000ce6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ce8:	683b      	ldr	r3, [r7, #0]
 8000cea:	681a      	ldr	r2, [r3, #0]
 8000cec:	697b      	ldr	r3, [r7, #20]
 8000cee:	40da      	lsrs	r2, r3
 8000cf0:	1e13      	subs	r3, r2, #0
 8000cf2:	d000      	beq.n	8000cf6 <HAL_GPIO_Init+0x2ae>
 8000cf4:	e6b0      	b.n	8000a58 <HAL_GPIO_Init+0x10>
  }
}
 8000cf6:	46c0      	nop			@ (mov r8, r8)
 8000cf8:	46c0      	nop			@ (mov r8, r8)
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	b006      	add	sp, #24
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	40021800 	.word	0x40021800
 8000d04:	50000400 	.word	0x50000400
 8000d08:	50000800 	.word	0x50000800
 8000d0c:	50000c00 	.word	0x50000c00

08000d10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
 8000d18:	0008      	movs	r0, r1
 8000d1a:	0011      	movs	r1, r2
 8000d1c:	1cbb      	adds	r3, r7, #2
 8000d1e:	1c02      	adds	r2, r0, #0
 8000d20:	801a      	strh	r2, [r3, #0]
 8000d22:	1c7b      	adds	r3, r7, #1
 8000d24:	1c0a      	adds	r2, r1, #0
 8000d26:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d28:	1c7b      	adds	r3, r7, #1
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d004      	beq.n	8000d3a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d30:	1cbb      	adds	r3, r7, #2
 8000d32:	881a      	ldrh	r2, [r3, #0]
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000d38:	e003      	b.n	8000d42 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d3a:	1cbb      	adds	r3, r7, #2
 8000d3c:	881a      	ldrh	r2, [r3, #0]
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000d42:	46c0      	nop			@ (mov r8, r8)
 8000d44:	46bd      	mov	sp, r7
 8000d46:	b002      	add	sp, #8
 8000d48:	bd80      	pop	{r7, pc}

08000d4a <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000d4a:	b580      	push	{r7, lr}
 8000d4c:	b084      	sub	sp, #16
 8000d4e:	af00      	add	r7, sp, #0
 8000d50:	6078      	str	r0, [r7, #4]
 8000d52:	000a      	movs	r2, r1
 8000d54:	1cbb      	adds	r3, r7, #2
 8000d56:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	695b      	ldr	r3, [r3, #20]
 8000d5c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000d5e:	1cbb      	adds	r3, r7, #2
 8000d60:	881b      	ldrh	r3, [r3, #0]
 8000d62:	68fa      	ldr	r2, [r7, #12]
 8000d64:	4013      	ands	r3, r2
 8000d66:	041a      	lsls	r2, r3, #16
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	43db      	mvns	r3, r3
 8000d6c:	1cb9      	adds	r1, r7, #2
 8000d6e:	8809      	ldrh	r1, [r1, #0]
 8000d70:	400b      	ands	r3, r1
 8000d72:	431a      	orrs	r2, r3
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	619a      	str	r2, [r3, #24]
}
 8000d78:	46c0      	nop			@ (mov r8, r8)
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	b004      	add	sp, #16
 8000d7e:	bd80      	pop	{r7, pc}

08000d80 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b084      	sub	sp, #16
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000d88:	4b19      	ldr	r3, [pc, #100]	@ (8000df0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4a19      	ldr	r2, [pc, #100]	@ (8000df4 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8000d8e:	4013      	ands	r3, r2
 8000d90:	0019      	movs	r1, r3
 8000d92:	4b17      	ldr	r3, [pc, #92]	@ (8000df0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000d94:	687a      	ldr	r2, [r7, #4]
 8000d96:	430a      	orrs	r2, r1
 8000d98:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000d9a:	687a      	ldr	r2, [r7, #4]
 8000d9c:	2380      	movs	r3, #128	@ 0x80
 8000d9e:	009b      	lsls	r3, r3, #2
 8000da0:	429a      	cmp	r2, r3
 8000da2:	d11f      	bne.n	8000de4 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8000da4:	4b14      	ldr	r3, [pc, #80]	@ (8000df8 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8000da6:	681a      	ldr	r2, [r3, #0]
 8000da8:	0013      	movs	r3, r2
 8000daa:	005b      	lsls	r3, r3, #1
 8000dac:	189b      	adds	r3, r3, r2
 8000dae:	005b      	lsls	r3, r3, #1
 8000db0:	4912      	ldr	r1, [pc, #72]	@ (8000dfc <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8000db2:	0018      	movs	r0, r3
 8000db4:	f7ff f9a4 	bl	8000100 <__udivsi3>
 8000db8:	0003      	movs	r3, r0
 8000dba:	3301      	adds	r3, #1
 8000dbc:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000dbe:	e008      	b.n	8000dd2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d003      	beq.n	8000dce <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	3b01      	subs	r3, #1
 8000dca:	60fb      	str	r3, [r7, #12]
 8000dcc:	e001      	b.n	8000dd2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8000dce:	2303      	movs	r3, #3
 8000dd0:	e009      	b.n	8000de6 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000dd2:	4b07      	ldr	r3, [pc, #28]	@ (8000df0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000dd4:	695a      	ldr	r2, [r3, #20]
 8000dd6:	2380      	movs	r3, #128	@ 0x80
 8000dd8:	00db      	lsls	r3, r3, #3
 8000dda:	401a      	ands	r2, r3
 8000ddc:	2380      	movs	r3, #128	@ 0x80
 8000dde:	00db      	lsls	r3, r3, #3
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d0ed      	beq.n	8000dc0 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8000de4:	2300      	movs	r3, #0
}
 8000de6:	0018      	movs	r0, r3
 8000de8:	46bd      	mov	sp, r7
 8000dea:	b004      	add	sp, #16
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	46c0      	nop			@ (mov r8, r8)
 8000df0:	40007000 	.word	0x40007000
 8000df4:	fffff9ff 	.word	0xfffff9ff
 8000df8:	20000000 	.word	0x20000000
 8000dfc:	000f4240 	.word	0x000f4240

08000e00 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8000e04:	4b03      	ldr	r3, [pc, #12]	@ (8000e14 <LL_RCC_GetAPB1Prescaler+0x14>)
 8000e06:	689a      	ldr	r2, [r3, #8]
 8000e08:	23e0      	movs	r3, #224	@ 0xe0
 8000e0a:	01db      	lsls	r3, r3, #7
 8000e0c:	4013      	ands	r3, r2
}
 8000e0e:	0018      	movs	r0, r3
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	40021000 	.word	0x40021000

08000e18 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b088      	sub	sp, #32
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d101      	bne.n	8000e2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e26:	2301      	movs	r3, #1
 8000e28:	e2f3      	b.n	8001412 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	2201      	movs	r2, #1
 8000e30:	4013      	ands	r3, r2
 8000e32:	d100      	bne.n	8000e36 <HAL_RCC_OscConfig+0x1e>
 8000e34:	e07c      	b.n	8000f30 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000e36:	4bc3      	ldr	r3, [pc, #780]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8000e38:	689b      	ldr	r3, [r3, #8]
 8000e3a:	2238      	movs	r2, #56	@ 0x38
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000e40:	4bc0      	ldr	r3, [pc, #768]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8000e42:	68db      	ldr	r3, [r3, #12]
 8000e44:	2203      	movs	r2, #3
 8000e46:	4013      	ands	r3, r2
 8000e48:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8000e4a:	69bb      	ldr	r3, [r7, #24]
 8000e4c:	2b10      	cmp	r3, #16
 8000e4e:	d102      	bne.n	8000e56 <HAL_RCC_OscConfig+0x3e>
 8000e50:	697b      	ldr	r3, [r7, #20]
 8000e52:	2b03      	cmp	r3, #3
 8000e54:	d002      	beq.n	8000e5c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8000e56:	69bb      	ldr	r3, [r7, #24]
 8000e58:	2b08      	cmp	r3, #8
 8000e5a:	d10b      	bne.n	8000e74 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e5c:	4bb9      	ldr	r3, [pc, #740]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8000e5e:	681a      	ldr	r2, [r3, #0]
 8000e60:	2380      	movs	r3, #128	@ 0x80
 8000e62:	029b      	lsls	r3, r3, #10
 8000e64:	4013      	ands	r3, r2
 8000e66:	d062      	beq.n	8000f2e <HAL_RCC_OscConfig+0x116>
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d15e      	bne.n	8000f2e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8000e70:	2301      	movs	r3, #1
 8000e72:	e2ce      	b.n	8001412 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	685a      	ldr	r2, [r3, #4]
 8000e78:	2380      	movs	r3, #128	@ 0x80
 8000e7a:	025b      	lsls	r3, r3, #9
 8000e7c:	429a      	cmp	r2, r3
 8000e7e:	d107      	bne.n	8000e90 <HAL_RCC_OscConfig+0x78>
 8000e80:	4bb0      	ldr	r3, [pc, #704]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8000e82:	681a      	ldr	r2, [r3, #0]
 8000e84:	4baf      	ldr	r3, [pc, #700]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8000e86:	2180      	movs	r1, #128	@ 0x80
 8000e88:	0249      	lsls	r1, r1, #9
 8000e8a:	430a      	orrs	r2, r1
 8000e8c:	601a      	str	r2, [r3, #0]
 8000e8e:	e020      	b.n	8000ed2 <HAL_RCC_OscConfig+0xba>
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	685a      	ldr	r2, [r3, #4]
 8000e94:	23a0      	movs	r3, #160	@ 0xa0
 8000e96:	02db      	lsls	r3, r3, #11
 8000e98:	429a      	cmp	r2, r3
 8000e9a:	d10e      	bne.n	8000eba <HAL_RCC_OscConfig+0xa2>
 8000e9c:	4ba9      	ldr	r3, [pc, #676]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8000e9e:	681a      	ldr	r2, [r3, #0]
 8000ea0:	4ba8      	ldr	r3, [pc, #672]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8000ea2:	2180      	movs	r1, #128	@ 0x80
 8000ea4:	02c9      	lsls	r1, r1, #11
 8000ea6:	430a      	orrs	r2, r1
 8000ea8:	601a      	str	r2, [r3, #0]
 8000eaa:	4ba6      	ldr	r3, [pc, #664]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8000eac:	681a      	ldr	r2, [r3, #0]
 8000eae:	4ba5      	ldr	r3, [pc, #660]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8000eb0:	2180      	movs	r1, #128	@ 0x80
 8000eb2:	0249      	lsls	r1, r1, #9
 8000eb4:	430a      	orrs	r2, r1
 8000eb6:	601a      	str	r2, [r3, #0]
 8000eb8:	e00b      	b.n	8000ed2 <HAL_RCC_OscConfig+0xba>
 8000eba:	4ba2      	ldr	r3, [pc, #648]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8000ebc:	681a      	ldr	r2, [r3, #0]
 8000ebe:	4ba1      	ldr	r3, [pc, #644]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8000ec0:	49a1      	ldr	r1, [pc, #644]	@ (8001148 <HAL_RCC_OscConfig+0x330>)
 8000ec2:	400a      	ands	r2, r1
 8000ec4:	601a      	str	r2, [r3, #0]
 8000ec6:	4b9f      	ldr	r3, [pc, #636]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8000ec8:	681a      	ldr	r2, [r3, #0]
 8000eca:	4b9e      	ldr	r3, [pc, #632]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8000ecc:	499f      	ldr	r1, [pc, #636]	@ (800114c <HAL_RCC_OscConfig+0x334>)
 8000ece:	400a      	ands	r2, r1
 8000ed0:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	685b      	ldr	r3, [r3, #4]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d014      	beq.n	8000f04 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000eda:	f7ff fcd3 	bl	8000884 <HAL_GetTick>
 8000ede:	0003      	movs	r3, r0
 8000ee0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000ee2:	e008      	b.n	8000ef6 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ee4:	f7ff fcce 	bl	8000884 <HAL_GetTick>
 8000ee8:	0002      	movs	r2, r0
 8000eea:	693b      	ldr	r3, [r7, #16]
 8000eec:	1ad3      	subs	r3, r2, r3
 8000eee:	2b64      	cmp	r3, #100	@ 0x64
 8000ef0:	d901      	bls.n	8000ef6 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8000ef2:	2303      	movs	r3, #3
 8000ef4:	e28d      	b.n	8001412 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000ef6:	4b93      	ldr	r3, [pc, #588]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8000ef8:	681a      	ldr	r2, [r3, #0]
 8000efa:	2380      	movs	r3, #128	@ 0x80
 8000efc:	029b      	lsls	r3, r3, #10
 8000efe:	4013      	ands	r3, r2
 8000f00:	d0f0      	beq.n	8000ee4 <HAL_RCC_OscConfig+0xcc>
 8000f02:	e015      	b.n	8000f30 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f04:	f7ff fcbe 	bl	8000884 <HAL_GetTick>
 8000f08:	0003      	movs	r3, r0
 8000f0a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000f0c:	e008      	b.n	8000f20 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f0e:	f7ff fcb9 	bl	8000884 <HAL_GetTick>
 8000f12:	0002      	movs	r2, r0
 8000f14:	693b      	ldr	r3, [r7, #16]
 8000f16:	1ad3      	subs	r3, r2, r3
 8000f18:	2b64      	cmp	r3, #100	@ 0x64
 8000f1a:	d901      	bls.n	8000f20 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8000f1c:	2303      	movs	r3, #3
 8000f1e:	e278      	b.n	8001412 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000f20:	4b88      	ldr	r3, [pc, #544]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8000f22:	681a      	ldr	r2, [r3, #0]
 8000f24:	2380      	movs	r3, #128	@ 0x80
 8000f26:	029b      	lsls	r3, r3, #10
 8000f28:	4013      	ands	r3, r2
 8000f2a:	d1f0      	bne.n	8000f0e <HAL_RCC_OscConfig+0xf6>
 8000f2c:	e000      	b.n	8000f30 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f2e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	2202      	movs	r2, #2
 8000f36:	4013      	ands	r3, r2
 8000f38:	d100      	bne.n	8000f3c <HAL_RCC_OscConfig+0x124>
 8000f3a:	e099      	b.n	8001070 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f3c:	4b81      	ldr	r3, [pc, #516]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8000f3e:	689b      	ldr	r3, [r3, #8]
 8000f40:	2238      	movs	r2, #56	@ 0x38
 8000f42:	4013      	ands	r3, r2
 8000f44:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f46:	4b7f      	ldr	r3, [pc, #508]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8000f48:	68db      	ldr	r3, [r3, #12]
 8000f4a:	2203      	movs	r2, #3
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8000f50:	69bb      	ldr	r3, [r7, #24]
 8000f52:	2b10      	cmp	r3, #16
 8000f54:	d102      	bne.n	8000f5c <HAL_RCC_OscConfig+0x144>
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	2b02      	cmp	r3, #2
 8000f5a:	d002      	beq.n	8000f62 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8000f5c:	69bb      	ldr	r3, [r7, #24]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d135      	bne.n	8000fce <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000f62:	4b78      	ldr	r3, [pc, #480]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8000f64:	681a      	ldr	r2, [r3, #0]
 8000f66:	2380      	movs	r3, #128	@ 0x80
 8000f68:	00db      	lsls	r3, r3, #3
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	d005      	beq.n	8000f7a <HAL_RCC_OscConfig+0x162>
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	68db      	ldr	r3, [r3, #12]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d101      	bne.n	8000f7a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8000f76:	2301      	movs	r3, #1
 8000f78:	e24b      	b.n	8001412 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f7a:	4b72      	ldr	r3, [pc, #456]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	4a74      	ldr	r2, [pc, #464]	@ (8001150 <HAL_RCC_OscConfig+0x338>)
 8000f80:	4013      	ands	r3, r2
 8000f82:	0019      	movs	r1, r3
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	695b      	ldr	r3, [r3, #20]
 8000f88:	021a      	lsls	r2, r3, #8
 8000f8a:	4b6e      	ldr	r3, [pc, #440]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f90:	69bb      	ldr	r3, [r7, #24]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d112      	bne.n	8000fbc <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000f96:	4b6b      	ldr	r3, [pc, #428]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	4a6e      	ldr	r2, [pc, #440]	@ (8001154 <HAL_RCC_OscConfig+0x33c>)
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	0019      	movs	r1, r3
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	691a      	ldr	r2, [r3, #16]
 8000fa4:	4b67      	ldr	r3, [pc, #412]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8000fa6:	430a      	orrs	r2, r1
 8000fa8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8000faa:	4b66      	ldr	r3, [pc, #408]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	0adb      	lsrs	r3, r3, #11
 8000fb0:	2207      	movs	r2, #7
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	4a68      	ldr	r2, [pc, #416]	@ (8001158 <HAL_RCC_OscConfig+0x340>)
 8000fb6:	40da      	lsrs	r2, r3
 8000fb8:	4b68      	ldr	r3, [pc, #416]	@ (800115c <HAL_RCC_OscConfig+0x344>)
 8000fba:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000fbc:	4b68      	ldr	r3, [pc, #416]	@ (8001160 <HAL_RCC_OscConfig+0x348>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	0018      	movs	r0, r3
 8000fc2:	f7ff fc03 	bl	80007cc <HAL_InitTick>
 8000fc6:	1e03      	subs	r3, r0, #0
 8000fc8:	d051      	beq.n	800106e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	e221      	b.n	8001412 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	68db      	ldr	r3, [r3, #12]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d030      	beq.n	8001038 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000fd6:	4b5b      	ldr	r3, [pc, #364]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	4a5e      	ldr	r2, [pc, #376]	@ (8001154 <HAL_RCC_OscConfig+0x33c>)
 8000fdc:	4013      	ands	r3, r2
 8000fde:	0019      	movs	r1, r3
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	691a      	ldr	r2, [r3, #16]
 8000fe4:	4b57      	ldr	r3, [pc, #348]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8000fe6:	430a      	orrs	r2, r1
 8000fe8:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8000fea:	4b56      	ldr	r3, [pc, #344]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8000fec:	681a      	ldr	r2, [r3, #0]
 8000fee:	4b55      	ldr	r3, [pc, #340]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8000ff0:	2180      	movs	r1, #128	@ 0x80
 8000ff2:	0049      	lsls	r1, r1, #1
 8000ff4:	430a      	orrs	r2, r1
 8000ff6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ff8:	f7ff fc44 	bl	8000884 <HAL_GetTick>
 8000ffc:	0003      	movs	r3, r0
 8000ffe:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001000:	e008      	b.n	8001014 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001002:	f7ff fc3f 	bl	8000884 <HAL_GetTick>
 8001006:	0002      	movs	r2, r0
 8001008:	693b      	ldr	r3, [r7, #16]
 800100a:	1ad3      	subs	r3, r2, r3
 800100c:	2b02      	cmp	r3, #2
 800100e:	d901      	bls.n	8001014 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001010:	2303      	movs	r3, #3
 8001012:	e1fe      	b.n	8001412 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001014:	4b4b      	ldr	r3, [pc, #300]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	2380      	movs	r3, #128	@ 0x80
 800101a:	00db      	lsls	r3, r3, #3
 800101c:	4013      	ands	r3, r2
 800101e:	d0f0      	beq.n	8001002 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001020:	4b48      	ldr	r3, [pc, #288]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	4a4a      	ldr	r2, [pc, #296]	@ (8001150 <HAL_RCC_OscConfig+0x338>)
 8001026:	4013      	ands	r3, r2
 8001028:	0019      	movs	r1, r3
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	695b      	ldr	r3, [r3, #20]
 800102e:	021a      	lsls	r2, r3, #8
 8001030:	4b44      	ldr	r3, [pc, #272]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8001032:	430a      	orrs	r2, r1
 8001034:	605a      	str	r2, [r3, #4]
 8001036:	e01b      	b.n	8001070 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001038:	4b42      	ldr	r3, [pc, #264]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 800103a:	681a      	ldr	r2, [r3, #0]
 800103c:	4b41      	ldr	r3, [pc, #260]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 800103e:	4949      	ldr	r1, [pc, #292]	@ (8001164 <HAL_RCC_OscConfig+0x34c>)
 8001040:	400a      	ands	r2, r1
 8001042:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001044:	f7ff fc1e 	bl	8000884 <HAL_GetTick>
 8001048:	0003      	movs	r3, r0
 800104a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800104c:	e008      	b.n	8001060 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800104e:	f7ff fc19 	bl	8000884 <HAL_GetTick>
 8001052:	0002      	movs	r2, r0
 8001054:	693b      	ldr	r3, [r7, #16]
 8001056:	1ad3      	subs	r3, r2, r3
 8001058:	2b02      	cmp	r3, #2
 800105a:	d901      	bls.n	8001060 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800105c:	2303      	movs	r3, #3
 800105e:	e1d8      	b.n	8001412 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001060:	4b38      	ldr	r3, [pc, #224]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	2380      	movs	r3, #128	@ 0x80
 8001066:	00db      	lsls	r3, r3, #3
 8001068:	4013      	ands	r3, r2
 800106a:	d1f0      	bne.n	800104e <HAL_RCC_OscConfig+0x236>
 800106c:	e000      	b.n	8001070 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800106e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	2208      	movs	r2, #8
 8001076:	4013      	ands	r3, r2
 8001078:	d047      	beq.n	800110a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800107a:	4b32      	ldr	r3, [pc, #200]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 800107c:	689b      	ldr	r3, [r3, #8]
 800107e:	2238      	movs	r2, #56	@ 0x38
 8001080:	4013      	ands	r3, r2
 8001082:	2b18      	cmp	r3, #24
 8001084:	d10a      	bne.n	800109c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001086:	4b2f      	ldr	r3, [pc, #188]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8001088:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800108a:	2202      	movs	r2, #2
 800108c:	4013      	ands	r3, r2
 800108e:	d03c      	beq.n	800110a <HAL_RCC_OscConfig+0x2f2>
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	699b      	ldr	r3, [r3, #24]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d138      	bne.n	800110a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001098:	2301      	movs	r3, #1
 800109a:	e1ba      	b.n	8001412 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	699b      	ldr	r3, [r3, #24]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d019      	beq.n	80010d8 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80010a4:	4b27      	ldr	r3, [pc, #156]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 80010a6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80010a8:	4b26      	ldr	r3, [pc, #152]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 80010aa:	2101      	movs	r1, #1
 80010ac:	430a      	orrs	r2, r1
 80010ae:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010b0:	f7ff fbe8 	bl	8000884 <HAL_GetTick>
 80010b4:	0003      	movs	r3, r0
 80010b6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80010b8:	e008      	b.n	80010cc <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010ba:	f7ff fbe3 	bl	8000884 <HAL_GetTick>
 80010be:	0002      	movs	r2, r0
 80010c0:	693b      	ldr	r3, [r7, #16]
 80010c2:	1ad3      	subs	r3, r2, r3
 80010c4:	2b02      	cmp	r3, #2
 80010c6:	d901      	bls.n	80010cc <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80010c8:	2303      	movs	r3, #3
 80010ca:	e1a2      	b.n	8001412 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80010cc:	4b1d      	ldr	r3, [pc, #116]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 80010ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010d0:	2202      	movs	r2, #2
 80010d2:	4013      	ands	r3, r2
 80010d4:	d0f1      	beq.n	80010ba <HAL_RCC_OscConfig+0x2a2>
 80010d6:	e018      	b.n	800110a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80010d8:	4b1a      	ldr	r3, [pc, #104]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 80010da:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80010dc:	4b19      	ldr	r3, [pc, #100]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 80010de:	2101      	movs	r1, #1
 80010e0:	438a      	bics	r2, r1
 80010e2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010e4:	f7ff fbce 	bl	8000884 <HAL_GetTick>
 80010e8:	0003      	movs	r3, r0
 80010ea:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80010ec:	e008      	b.n	8001100 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010ee:	f7ff fbc9 	bl	8000884 <HAL_GetTick>
 80010f2:	0002      	movs	r2, r0
 80010f4:	693b      	ldr	r3, [r7, #16]
 80010f6:	1ad3      	subs	r3, r2, r3
 80010f8:	2b02      	cmp	r3, #2
 80010fa:	d901      	bls.n	8001100 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80010fc:	2303      	movs	r3, #3
 80010fe:	e188      	b.n	8001412 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001100:	4b10      	ldr	r3, [pc, #64]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8001102:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001104:	2202      	movs	r2, #2
 8001106:	4013      	ands	r3, r2
 8001108:	d1f1      	bne.n	80010ee <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	2204      	movs	r2, #4
 8001110:	4013      	ands	r3, r2
 8001112:	d100      	bne.n	8001116 <HAL_RCC_OscConfig+0x2fe>
 8001114:	e0c6      	b.n	80012a4 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001116:	231f      	movs	r3, #31
 8001118:	18fb      	adds	r3, r7, r3
 800111a:	2200      	movs	r2, #0
 800111c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800111e:	4b09      	ldr	r3, [pc, #36]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 8001120:	689b      	ldr	r3, [r3, #8]
 8001122:	2238      	movs	r2, #56	@ 0x38
 8001124:	4013      	ands	r3, r2
 8001126:	2b20      	cmp	r3, #32
 8001128:	d11e      	bne.n	8001168 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800112a:	4b06      	ldr	r3, [pc, #24]	@ (8001144 <HAL_RCC_OscConfig+0x32c>)
 800112c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800112e:	2202      	movs	r2, #2
 8001130:	4013      	ands	r3, r2
 8001132:	d100      	bne.n	8001136 <HAL_RCC_OscConfig+0x31e>
 8001134:	e0b6      	b.n	80012a4 <HAL_RCC_OscConfig+0x48c>
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	689b      	ldr	r3, [r3, #8]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d000      	beq.n	8001140 <HAL_RCC_OscConfig+0x328>
 800113e:	e0b1      	b.n	80012a4 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001140:	2301      	movs	r3, #1
 8001142:	e166      	b.n	8001412 <HAL_RCC_OscConfig+0x5fa>
 8001144:	40021000 	.word	0x40021000
 8001148:	fffeffff 	.word	0xfffeffff
 800114c:	fffbffff 	.word	0xfffbffff
 8001150:	ffff80ff 	.word	0xffff80ff
 8001154:	ffffc7ff 	.word	0xffffc7ff
 8001158:	00f42400 	.word	0x00f42400
 800115c:	20000000 	.word	0x20000000
 8001160:	20000004 	.word	0x20000004
 8001164:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001168:	4bac      	ldr	r3, [pc, #688]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 800116a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800116c:	2380      	movs	r3, #128	@ 0x80
 800116e:	055b      	lsls	r3, r3, #21
 8001170:	4013      	ands	r3, r2
 8001172:	d101      	bne.n	8001178 <HAL_RCC_OscConfig+0x360>
 8001174:	2301      	movs	r3, #1
 8001176:	e000      	b.n	800117a <HAL_RCC_OscConfig+0x362>
 8001178:	2300      	movs	r3, #0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d011      	beq.n	80011a2 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800117e:	4ba7      	ldr	r3, [pc, #668]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 8001180:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001182:	4ba6      	ldr	r3, [pc, #664]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 8001184:	2180      	movs	r1, #128	@ 0x80
 8001186:	0549      	lsls	r1, r1, #21
 8001188:	430a      	orrs	r2, r1
 800118a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800118c:	4ba3      	ldr	r3, [pc, #652]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 800118e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001190:	2380      	movs	r3, #128	@ 0x80
 8001192:	055b      	lsls	r3, r3, #21
 8001194:	4013      	ands	r3, r2
 8001196:	60fb      	str	r3, [r7, #12]
 8001198:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800119a:	231f      	movs	r3, #31
 800119c:	18fb      	adds	r3, r7, r3
 800119e:	2201      	movs	r2, #1
 80011a0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80011a2:	4b9f      	ldr	r3, [pc, #636]	@ (8001420 <HAL_RCC_OscConfig+0x608>)
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	2380      	movs	r3, #128	@ 0x80
 80011a8:	005b      	lsls	r3, r3, #1
 80011aa:	4013      	ands	r3, r2
 80011ac:	d11a      	bne.n	80011e4 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80011ae:	4b9c      	ldr	r3, [pc, #624]	@ (8001420 <HAL_RCC_OscConfig+0x608>)
 80011b0:	681a      	ldr	r2, [r3, #0]
 80011b2:	4b9b      	ldr	r3, [pc, #620]	@ (8001420 <HAL_RCC_OscConfig+0x608>)
 80011b4:	2180      	movs	r1, #128	@ 0x80
 80011b6:	0049      	lsls	r1, r1, #1
 80011b8:	430a      	orrs	r2, r1
 80011ba:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80011bc:	f7ff fb62 	bl	8000884 <HAL_GetTick>
 80011c0:	0003      	movs	r3, r0
 80011c2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80011c4:	e008      	b.n	80011d8 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011c6:	f7ff fb5d 	bl	8000884 <HAL_GetTick>
 80011ca:	0002      	movs	r2, r0
 80011cc:	693b      	ldr	r3, [r7, #16]
 80011ce:	1ad3      	subs	r3, r2, r3
 80011d0:	2b02      	cmp	r3, #2
 80011d2:	d901      	bls.n	80011d8 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80011d4:	2303      	movs	r3, #3
 80011d6:	e11c      	b.n	8001412 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80011d8:	4b91      	ldr	r3, [pc, #580]	@ (8001420 <HAL_RCC_OscConfig+0x608>)
 80011da:	681a      	ldr	r2, [r3, #0]
 80011dc:	2380      	movs	r3, #128	@ 0x80
 80011de:	005b      	lsls	r3, r3, #1
 80011e0:	4013      	ands	r3, r2
 80011e2:	d0f0      	beq.n	80011c6 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	689b      	ldr	r3, [r3, #8]
 80011e8:	2b01      	cmp	r3, #1
 80011ea:	d106      	bne.n	80011fa <HAL_RCC_OscConfig+0x3e2>
 80011ec:	4b8b      	ldr	r3, [pc, #556]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 80011ee:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80011f0:	4b8a      	ldr	r3, [pc, #552]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 80011f2:	2101      	movs	r1, #1
 80011f4:	430a      	orrs	r2, r1
 80011f6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80011f8:	e01c      	b.n	8001234 <HAL_RCC_OscConfig+0x41c>
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	689b      	ldr	r3, [r3, #8]
 80011fe:	2b05      	cmp	r3, #5
 8001200:	d10c      	bne.n	800121c <HAL_RCC_OscConfig+0x404>
 8001202:	4b86      	ldr	r3, [pc, #536]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 8001204:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001206:	4b85      	ldr	r3, [pc, #532]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 8001208:	2104      	movs	r1, #4
 800120a:	430a      	orrs	r2, r1
 800120c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800120e:	4b83      	ldr	r3, [pc, #524]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 8001210:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001212:	4b82      	ldr	r3, [pc, #520]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 8001214:	2101      	movs	r1, #1
 8001216:	430a      	orrs	r2, r1
 8001218:	65da      	str	r2, [r3, #92]	@ 0x5c
 800121a:	e00b      	b.n	8001234 <HAL_RCC_OscConfig+0x41c>
 800121c:	4b7f      	ldr	r3, [pc, #508]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 800121e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001220:	4b7e      	ldr	r3, [pc, #504]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 8001222:	2101      	movs	r1, #1
 8001224:	438a      	bics	r2, r1
 8001226:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001228:	4b7c      	ldr	r3, [pc, #496]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 800122a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800122c:	4b7b      	ldr	r3, [pc, #492]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 800122e:	2104      	movs	r1, #4
 8001230:	438a      	bics	r2, r1
 8001232:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	689b      	ldr	r3, [r3, #8]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d014      	beq.n	8001266 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800123c:	f7ff fb22 	bl	8000884 <HAL_GetTick>
 8001240:	0003      	movs	r3, r0
 8001242:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001244:	e009      	b.n	800125a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001246:	f7ff fb1d 	bl	8000884 <HAL_GetTick>
 800124a:	0002      	movs	r2, r0
 800124c:	693b      	ldr	r3, [r7, #16]
 800124e:	1ad3      	subs	r3, r2, r3
 8001250:	4a74      	ldr	r2, [pc, #464]	@ (8001424 <HAL_RCC_OscConfig+0x60c>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d901      	bls.n	800125a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001256:	2303      	movs	r3, #3
 8001258:	e0db      	b.n	8001412 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800125a:	4b70      	ldr	r3, [pc, #448]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 800125c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800125e:	2202      	movs	r2, #2
 8001260:	4013      	ands	r3, r2
 8001262:	d0f0      	beq.n	8001246 <HAL_RCC_OscConfig+0x42e>
 8001264:	e013      	b.n	800128e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001266:	f7ff fb0d 	bl	8000884 <HAL_GetTick>
 800126a:	0003      	movs	r3, r0
 800126c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800126e:	e009      	b.n	8001284 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001270:	f7ff fb08 	bl	8000884 <HAL_GetTick>
 8001274:	0002      	movs	r2, r0
 8001276:	693b      	ldr	r3, [r7, #16]
 8001278:	1ad3      	subs	r3, r2, r3
 800127a:	4a6a      	ldr	r2, [pc, #424]	@ (8001424 <HAL_RCC_OscConfig+0x60c>)
 800127c:	4293      	cmp	r3, r2
 800127e:	d901      	bls.n	8001284 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001280:	2303      	movs	r3, #3
 8001282:	e0c6      	b.n	8001412 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001284:	4b65      	ldr	r3, [pc, #404]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 8001286:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001288:	2202      	movs	r2, #2
 800128a:	4013      	ands	r3, r2
 800128c:	d1f0      	bne.n	8001270 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800128e:	231f      	movs	r3, #31
 8001290:	18fb      	adds	r3, r7, r3
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	2b01      	cmp	r3, #1
 8001296:	d105      	bne.n	80012a4 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001298:	4b60      	ldr	r3, [pc, #384]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 800129a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800129c:	4b5f      	ldr	r3, [pc, #380]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 800129e:	4962      	ldr	r1, [pc, #392]	@ (8001428 <HAL_RCC_OscConfig+0x610>)
 80012a0:	400a      	ands	r2, r1
 80012a2:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	69db      	ldr	r3, [r3, #28]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d100      	bne.n	80012ae <HAL_RCC_OscConfig+0x496>
 80012ac:	e0b0      	b.n	8001410 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012ae:	4b5b      	ldr	r3, [pc, #364]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 80012b0:	689b      	ldr	r3, [r3, #8]
 80012b2:	2238      	movs	r2, #56	@ 0x38
 80012b4:	4013      	ands	r3, r2
 80012b6:	2b10      	cmp	r3, #16
 80012b8:	d100      	bne.n	80012bc <HAL_RCC_OscConfig+0x4a4>
 80012ba:	e078      	b.n	80013ae <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	69db      	ldr	r3, [r3, #28]
 80012c0:	2b02      	cmp	r3, #2
 80012c2:	d153      	bne.n	800136c <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012c4:	4b55      	ldr	r3, [pc, #340]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 80012c6:	681a      	ldr	r2, [r3, #0]
 80012c8:	4b54      	ldr	r3, [pc, #336]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 80012ca:	4958      	ldr	r1, [pc, #352]	@ (800142c <HAL_RCC_OscConfig+0x614>)
 80012cc:	400a      	ands	r2, r1
 80012ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012d0:	f7ff fad8 	bl	8000884 <HAL_GetTick>
 80012d4:	0003      	movs	r3, r0
 80012d6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80012d8:	e008      	b.n	80012ec <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012da:	f7ff fad3 	bl	8000884 <HAL_GetTick>
 80012de:	0002      	movs	r2, r0
 80012e0:	693b      	ldr	r3, [r7, #16]
 80012e2:	1ad3      	subs	r3, r2, r3
 80012e4:	2b02      	cmp	r3, #2
 80012e6:	d901      	bls.n	80012ec <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80012e8:	2303      	movs	r3, #3
 80012ea:	e092      	b.n	8001412 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80012ec:	4b4b      	ldr	r3, [pc, #300]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 80012ee:	681a      	ldr	r2, [r3, #0]
 80012f0:	2380      	movs	r3, #128	@ 0x80
 80012f2:	049b      	lsls	r3, r3, #18
 80012f4:	4013      	ands	r3, r2
 80012f6:	d1f0      	bne.n	80012da <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012f8:	4b48      	ldr	r3, [pc, #288]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 80012fa:	68db      	ldr	r3, [r3, #12]
 80012fc:	4a4c      	ldr	r2, [pc, #304]	@ (8001430 <HAL_RCC_OscConfig+0x618>)
 80012fe:	4013      	ands	r3, r2
 8001300:	0019      	movs	r1, r3
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6a1a      	ldr	r2, [r3, #32]
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800130a:	431a      	orrs	r2, r3
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001310:	021b      	lsls	r3, r3, #8
 8001312:	431a      	orrs	r2, r3
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001318:	431a      	orrs	r2, r3
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800131e:	431a      	orrs	r2, r3
 8001320:	4b3e      	ldr	r3, [pc, #248]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 8001322:	430a      	orrs	r2, r1
 8001324:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001326:	4b3d      	ldr	r3, [pc, #244]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 8001328:	681a      	ldr	r2, [r3, #0]
 800132a:	4b3c      	ldr	r3, [pc, #240]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 800132c:	2180      	movs	r1, #128	@ 0x80
 800132e:	0449      	lsls	r1, r1, #17
 8001330:	430a      	orrs	r2, r1
 8001332:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001334:	4b39      	ldr	r3, [pc, #228]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 8001336:	68da      	ldr	r2, [r3, #12]
 8001338:	4b38      	ldr	r3, [pc, #224]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 800133a:	2180      	movs	r1, #128	@ 0x80
 800133c:	0549      	lsls	r1, r1, #21
 800133e:	430a      	orrs	r2, r1
 8001340:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001342:	f7ff fa9f 	bl	8000884 <HAL_GetTick>
 8001346:	0003      	movs	r3, r0
 8001348:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800134a:	e008      	b.n	800135e <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800134c:	f7ff fa9a 	bl	8000884 <HAL_GetTick>
 8001350:	0002      	movs	r2, r0
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	1ad3      	subs	r3, r2, r3
 8001356:	2b02      	cmp	r3, #2
 8001358:	d901      	bls.n	800135e <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 800135a:	2303      	movs	r3, #3
 800135c:	e059      	b.n	8001412 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800135e:	4b2f      	ldr	r3, [pc, #188]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 8001360:	681a      	ldr	r2, [r3, #0]
 8001362:	2380      	movs	r3, #128	@ 0x80
 8001364:	049b      	lsls	r3, r3, #18
 8001366:	4013      	ands	r3, r2
 8001368:	d0f0      	beq.n	800134c <HAL_RCC_OscConfig+0x534>
 800136a:	e051      	b.n	8001410 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800136c:	4b2b      	ldr	r3, [pc, #172]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 800136e:	681a      	ldr	r2, [r3, #0]
 8001370:	4b2a      	ldr	r3, [pc, #168]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 8001372:	492e      	ldr	r1, [pc, #184]	@ (800142c <HAL_RCC_OscConfig+0x614>)
 8001374:	400a      	ands	r2, r1
 8001376:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001378:	f7ff fa84 	bl	8000884 <HAL_GetTick>
 800137c:	0003      	movs	r3, r0
 800137e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001380:	e008      	b.n	8001394 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001382:	f7ff fa7f 	bl	8000884 <HAL_GetTick>
 8001386:	0002      	movs	r2, r0
 8001388:	693b      	ldr	r3, [r7, #16]
 800138a:	1ad3      	subs	r3, r2, r3
 800138c:	2b02      	cmp	r3, #2
 800138e:	d901      	bls.n	8001394 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8001390:	2303      	movs	r3, #3
 8001392:	e03e      	b.n	8001412 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001394:	4b21      	ldr	r3, [pc, #132]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 8001396:	681a      	ldr	r2, [r3, #0]
 8001398:	2380      	movs	r3, #128	@ 0x80
 800139a:	049b      	lsls	r3, r3, #18
 800139c:	4013      	ands	r3, r2
 800139e:	d1f0      	bne.n	8001382 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 80013a0:	4b1e      	ldr	r3, [pc, #120]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 80013a2:	68da      	ldr	r2, [r3, #12]
 80013a4:	4b1d      	ldr	r3, [pc, #116]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 80013a6:	4923      	ldr	r1, [pc, #140]	@ (8001434 <HAL_RCC_OscConfig+0x61c>)
 80013a8:	400a      	ands	r2, r1
 80013aa:	60da      	str	r2, [r3, #12]
 80013ac:	e030      	b.n	8001410 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	69db      	ldr	r3, [r3, #28]
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	d101      	bne.n	80013ba <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e02b      	b.n	8001412 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80013ba:	4b18      	ldr	r3, [pc, #96]	@ (800141c <HAL_RCC_OscConfig+0x604>)
 80013bc:	68db      	ldr	r3, [r3, #12]
 80013be:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	2203      	movs	r2, #3
 80013c4:	401a      	ands	r2, r3
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	6a1b      	ldr	r3, [r3, #32]
 80013ca:	429a      	cmp	r2, r3
 80013cc:	d11e      	bne.n	800140c <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80013ce:	697b      	ldr	r3, [r7, #20]
 80013d0:	2270      	movs	r2, #112	@ 0x70
 80013d2:	401a      	ands	r2, r3
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013d8:	429a      	cmp	r2, r3
 80013da:	d117      	bne.n	800140c <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80013dc:	697a      	ldr	r2, [r7, #20]
 80013de:	23fe      	movs	r3, #254	@ 0xfe
 80013e0:	01db      	lsls	r3, r3, #7
 80013e2:	401a      	ands	r2, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013e8:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80013ea:	429a      	cmp	r2, r3
 80013ec:	d10e      	bne.n	800140c <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80013ee:	697a      	ldr	r2, [r7, #20]
 80013f0:	23f8      	movs	r3, #248	@ 0xf8
 80013f2:	039b      	lsls	r3, r3, #14
 80013f4:	401a      	ands	r2, r3
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80013fa:	429a      	cmp	r2, r3
 80013fc:	d106      	bne.n	800140c <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80013fe:	697b      	ldr	r3, [r7, #20]
 8001400:	0f5b      	lsrs	r3, r3, #29
 8001402:	075a      	lsls	r2, r3, #29
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001408:	429a      	cmp	r2, r3
 800140a:	d001      	beq.n	8001410 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 800140c:	2301      	movs	r3, #1
 800140e:	e000      	b.n	8001412 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8001410:	2300      	movs	r3, #0
}
 8001412:	0018      	movs	r0, r3
 8001414:	46bd      	mov	sp, r7
 8001416:	b008      	add	sp, #32
 8001418:	bd80      	pop	{r7, pc}
 800141a:	46c0      	nop			@ (mov r8, r8)
 800141c:	40021000 	.word	0x40021000
 8001420:	40007000 	.word	0x40007000
 8001424:	00001388 	.word	0x00001388
 8001428:	efffffff 	.word	0xefffffff
 800142c:	feffffff 	.word	0xfeffffff
 8001430:	1fc1808c 	.word	0x1fc1808c
 8001434:	effefffc 	.word	0xeffefffc

08001438 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
 8001440:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d101      	bne.n	800144c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001448:	2301      	movs	r3, #1
 800144a:	e0e9      	b.n	8001620 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800144c:	4b76      	ldr	r3, [pc, #472]	@ (8001628 <HAL_RCC_ClockConfig+0x1f0>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	2207      	movs	r2, #7
 8001452:	4013      	ands	r3, r2
 8001454:	683a      	ldr	r2, [r7, #0]
 8001456:	429a      	cmp	r2, r3
 8001458:	d91e      	bls.n	8001498 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800145a:	4b73      	ldr	r3, [pc, #460]	@ (8001628 <HAL_RCC_ClockConfig+0x1f0>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	2207      	movs	r2, #7
 8001460:	4393      	bics	r3, r2
 8001462:	0019      	movs	r1, r3
 8001464:	4b70      	ldr	r3, [pc, #448]	@ (8001628 <HAL_RCC_ClockConfig+0x1f0>)
 8001466:	683a      	ldr	r2, [r7, #0]
 8001468:	430a      	orrs	r2, r1
 800146a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800146c:	f7ff fa0a 	bl	8000884 <HAL_GetTick>
 8001470:	0003      	movs	r3, r0
 8001472:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001474:	e009      	b.n	800148a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001476:	f7ff fa05 	bl	8000884 <HAL_GetTick>
 800147a:	0002      	movs	r2, r0
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	4a6a      	ldr	r2, [pc, #424]	@ (800162c <HAL_RCC_ClockConfig+0x1f4>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d901      	bls.n	800148a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001486:	2303      	movs	r3, #3
 8001488:	e0ca      	b.n	8001620 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800148a:	4b67      	ldr	r3, [pc, #412]	@ (8001628 <HAL_RCC_ClockConfig+0x1f0>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	2207      	movs	r2, #7
 8001490:	4013      	ands	r3, r2
 8001492:	683a      	ldr	r2, [r7, #0]
 8001494:	429a      	cmp	r2, r3
 8001496:	d1ee      	bne.n	8001476 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	2202      	movs	r2, #2
 800149e:	4013      	ands	r3, r2
 80014a0:	d015      	beq.n	80014ce <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	2204      	movs	r2, #4
 80014a8:	4013      	ands	r3, r2
 80014aa:	d006      	beq.n	80014ba <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80014ac:	4b60      	ldr	r3, [pc, #384]	@ (8001630 <HAL_RCC_ClockConfig+0x1f8>)
 80014ae:	689a      	ldr	r2, [r3, #8]
 80014b0:	4b5f      	ldr	r3, [pc, #380]	@ (8001630 <HAL_RCC_ClockConfig+0x1f8>)
 80014b2:	21e0      	movs	r1, #224	@ 0xe0
 80014b4:	01c9      	lsls	r1, r1, #7
 80014b6:	430a      	orrs	r2, r1
 80014b8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014ba:	4b5d      	ldr	r3, [pc, #372]	@ (8001630 <HAL_RCC_ClockConfig+0x1f8>)
 80014bc:	689b      	ldr	r3, [r3, #8]
 80014be:	4a5d      	ldr	r2, [pc, #372]	@ (8001634 <HAL_RCC_ClockConfig+0x1fc>)
 80014c0:	4013      	ands	r3, r2
 80014c2:	0019      	movs	r1, r3
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	689a      	ldr	r2, [r3, #8]
 80014c8:	4b59      	ldr	r3, [pc, #356]	@ (8001630 <HAL_RCC_ClockConfig+0x1f8>)
 80014ca:	430a      	orrs	r2, r1
 80014cc:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	2201      	movs	r2, #1
 80014d4:	4013      	ands	r3, r2
 80014d6:	d057      	beq.n	8001588 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	2b01      	cmp	r3, #1
 80014de:	d107      	bne.n	80014f0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014e0:	4b53      	ldr	r3, [pc, #332]	@ (8001630 <HAL_RCC_ClockConfig+0x1f8>)
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	2380      	movs	r3, #128	@ 0x80
 80014e6:	029b      	lsls	r3, r3, #10
 80014e8:	4013      	ands	r3, r2
 80014ea:	d12b      	bne.n	8001544 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80014ec:	2301      	movs	r3, #1
 80014ee:	e097      	b.n	8001620 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	2b02      	cmp	r3, #2
 80014f6:	d107      	bne.n	8001508 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014f8:	4b4d      	ldr	r3, [pc, #308]	@ (8001630 <HAL_RCC_ClockConfig+0x1f8>)
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	2380      	movs	r3, #128	@ 0x80
 80014fe:	049b      	lsls	r3, r3, #18
 8001500:	4013      	ands	r3, r2
 8001502:	d11f      	bne.n	8001544 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001504:	2301      	movs	r3, #1
 8001506:	e08b      	b.n	8001620 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d107      	bne.n	8001520 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001510:	4b47      	ldr	r3, [pc, #284]	@ (8001630 <HAL_RCC_ClockConfig+0x1f8>)
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	2380      	movs	r3, #128	@ 0x80
 8001516:	00db      	lsls	r3, r3, #3
 8001518:	4013      	ands	r3, r2
 800151a:	d113      	bne.n	8001544 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800151c:	2301      	movs	r3, #1
 800151e:	e07f      	b.n	8001620 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	2b03      	cmp	r3, #3
 8001526:	d106      	bne.n	8001536 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001528:	4b41      	ldr	r3, [pc, #260]	@ (8001630 <HAL_RCC_ClockConfig+0x1f8>)
 800152a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800152c:	2202      	movs	r2, #2
 800152e:	4013      	ands	r3, r2
 8001530:	d108      	bne.n	8001544 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001532:	2301      	movs	r3, #1
 8001534:	e074      	b.n	8001620 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001536:	4b3e      	ldr	r3, [pc, #248]	@ (8001630 <HAL_RCC_ClockConfig+0x1f8>)
 8001538:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800153a:	2202      	movs	r2, #2
 800153c:	4013      	ands	r3, r2
 800153e:	d101      	bne.n	8001544 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001540:	2301      	movs	r3, #1
 8001542:	e06d      	b.n	8001620 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001544:	4b3a      	ldr	r3, [pc, #232]	@ (8001630 <HAL_RCC_ClockConfig+0x1f8>)
 8001546:	689b      	ldr	r3, [r3, #8]
 8001548:	2207      	movs	r2, #7
 800154a:	4393      	bics	r3, r2
 800154c:	0019      	movs	r1, r3
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	685a      	ldr	r2, [r3, #4]
 8001552:	4b37      	ldr	r3, [pc, #220]	@ (8001630 <HAL_RCC_ClockConfig+0x1f8>)
 8001554:	430a      	orrs	r2, r1
 8001556:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001558:	f7ff f994 	bl	8000884 <HAL_GetTick>
 800155c:	0003      	movs	r3, r0
 800155e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001560:	e009      	b.n	8001576 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001562:	f7ff f98f 	bl	8000884 <HAL_GetTick>
 8001566:	0002      	movs	r2, r0
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	1ad3      	subs	r3, r2, r3
 800156c:	4a2f      	ldr	r2, [pc, #188]	@ (800162c <HAL_RCC_ClockConfig+0x1f4>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d901      	bls.n	8001576 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001572:	2303      	movs	r3, #3
 8001574:	e054      	b.n	8001620 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001576:	4b2e      	ldr	r3, [pc, #184]	@ (8001630 <HAL_RCC_ClockConfig+0x1f8>)
 8001578:	689b      	ldr	r3, [r3, #8]
 800157a:	2238      	movs	r2, #56	@ 0x38
 800157c:	401a      	ands	r2, r3
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	00db      	lsls	r3, r3, #3
 8001584:	429a      	cmp	r2, r3
 8001586:	d1ec      	bne.n	8001562 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001588:	4b27      	ldr	r3, [pc, #156]	@ (8001628 <HAL_RCC_ClockConfig+0x1f0>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	2207      	movs	r2, #7
 800158e:	4013      	ands	r3, r2
 8001590:	683a      	ldr	r2, [r7, #0]
 8001592:	429a      	cmp	r2, r3
 8001594:	d21e      	bcs.n	80015d4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001596:	4b24      	ldr	r3, [pc, #144]	@ (8001628 <HAL_RCC_ClockConfig+0x1f0>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	2207      	movs	r2, #7
 800159c:	4393      	bics	r3, r2
 800159e:	0019      	movs	r1, r3
 80015a0:	4b21      	ldr	r3, [pc, #132]	@ (8001628 <HAL_RCC_ClockConfig+0x1f0>)
 80015a2:	683a      	ldr	r2, [r7, #0]
 80015a4:	430a      	orrs	r2, r1
 80015a6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80015a8:	f7ff f96c 	bl	8000884 <HAL_GetTick>
 80015ac:	0003      	movs	r3, r0
 80015ae:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80015b0:	e009      	b.n	80015c6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015b2:	f7ff f967 	bl	8000884 <HAL_GetTick>
 80015b6:	0002      	movs	r2, r0
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	1ad3      	subs	r3, r2, r3
 80015bc:	4a1b      	ldr	r2, [pc, #108]	@ (800162c <HAL_RCC_ClockConfig+0x1f4>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d901      	bls.n	80015c6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80015c2:	2303      	movs	r3, #3
 80015c4:	e02c      	b.n	8001620 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80015c6:	4b18      	ldr	r3, [pc, #96]	@ (8001628 <HAL_RCC_ClockConfig+0x1f0>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	2207      	movs	r2, #7
 80015cc:	4013      	ands	r3, r2
 80015ce:	683a      	ldr	r2, [r7, #0]
 80015d0:	429a      	cmp	r2, r3
 80015d2:	d1ee      	bne.n	80015b2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	2204      	movs	r2, #4
 80015da:	4013      	ands	r3, r2
 80015dc:	d009      	beq.n	80015f2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80015de:	4b14      	ldr	r3, [pc, #80]	@ (8001630 <HAL_RCC_ClockConfig+0x1f8>)
 80015e0:	689b      	ldr	r3, [r3, #8]
 80015e2:	4a15      	ldr	r2, [pc, #84]	@ (8001638 <HAL_RCC_ClockConfig+0x200>)
 80015e4:	4013      	ands	r3, r2
 80015e6:	0019      	movs	r1, r3
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	68da      	ldr	r2, [r3, #12]
 80015ec:	4b10      	ldr	r3, [pc, #64]	@ (8001630 <HAL_RCC_ClockConfig+0x1f8>)
 80015ee:	430a      	orrs	r2, r1
 80015f0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80015f2:	f000 f829 	bl	8001648 <HAL_RCC_GetSysClockFreq>
 80015f6:	0001      	movs	r1, r0
 80015f8:	4b0d      	ldr	r3, [pc, #52]	@ (8001630 <HAL_RCC_ClockConfig+0x1f8>)
 80015fa:	689b      	ldr	r3, [r3, #8]
 80015fc:	0a1b      	lsrs	r3, r3, #8
 80015fe:	220f      	movs	r2, #15
 8001600:	401a      	ands	r2, r3
 8001602:	4b0e      	ldr	r3, [pc, #56]	@ (800163c <HAL_RCC_ClockConfig+0x204>)
 8001604:	0092      	lsls	r2, r2, #2
 8001606:	58d3      	ldr	r3, [r2, r3]
 8001608:	221f      	movs	r2, #31
 800160a:	4013      	ands	r3, r2
 800160c:	000a      	movs	r2, r1
 800160e:	40da      	lsrs	r2, r3
 8001610:	4b0b      	ldr	r3, [pc, #44]	@ (8001640 <HAL_RCC_ClockConfig+0x208>)
 8001612:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001614:	4b0b      	ldr	r3, [pc, #44]	@ (8001644 <HAL_RCC_ClockConfig+0x20c>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	0018      	movs	r0, r3
 800161a:	f7ff f8d7 	bl	80007cc <HAL_InitTick>
 800161e:	0003      	movs	r3, r0
}
 8001620:	0018      	movs	r0, r3
 8001622:	46bd      	mov	sp, r7
 8001624:	b004      	add	sp, #16
 8001626:	bd80      	pop	{r7, pc}
 8001628:	40022000 	.word	0x40022000
 800162c:	00001388 	.word	0x00001388
 8001630:	40021000 	.word	0x40021000
 8001634:	fffff0ff 	.word	0xfffff0ff
 8001638:	ffff8fff 	.word	0xffff8fff
 800163c:	080024f4 	.word	0x080024f4
 8001640:	20000000 	.word	0x20000000
 8001644:	20000004 	.word	0x20000004

08001648 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b086      	sub	sp, #24
 800164c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800164e:	4b3c      	ldr	r3, [pc, #240]	@ (8001740 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001650:	689b      	ldr	r3, [r3, #8]
 8001652:	2238      	movs	r2, #56	@ 0x38
 8001654:	4013      	ands	r3, r2
 8001656:	d10f      	bne.n	8001678 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001658:	4b39      	ldr	r3, [pc, #228]	@ (8001740 <HAL_RCC_GetSysClockFreq+0xf8>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	0adb      	lsrs	r3, r3, #11
 800165e:	2207      	movs	r2, #7
 8001660:	4013      	ands	r3, r2
 8001662:	2201      	movs	r2, #1
 8001664:	409a      	lsls	r2, r3
 8001666:	0013      	movs	r3, r2
 8001668:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800166a:	6839      	ldr	r1, [r7, #0]
 800166c:	4835      	ldr	r0, [pc, #212]	@ (8001744 <HAL_RCC_GetSysClockFreq+0xfc>)
 800166e:	f7fe fd47 	bl	8000100 <__udivsi3>
 8001672:	0003      	movs	r3, r0
 8001674:	613b      	str	r3, [r7, #16]
 8001676:	e05d      	b.n	8001734 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001678:	4b31      	ldr	r3, [pc, #196]	@ (8001740 <HAL_RCC_GetSysClockFreq+0xf8>)
 800167a:	689b      	ldr	r3, [r3, #8]
 800167c:	2238      	movs	r2, #56	@ 0x38
 800167e:	4013      	ands	r3, r2
 8001680:	2b08      	cmp	r3, #8
 8001682:	d102      	bne.n	800168a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001684:	4b30      	ldr	r3, [pc, #192]	@ (8001748 <HAL_RCC_GetSysClockFreq+0x100>)
 8001686:	613b      	str	r3, [r7, #16]
 8001688:	e054      	b.n	8001734 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800168a:	4b2d      	ldr	r3, [pc, #180]	@ (8001740 <HAL_RCC_GetSysClockFreq+0xf8>)
 800168c:	689b      	ldr	r3, [r3, #8]
 800168e:	2238      	movs	r2, #56	@ 0x38
 8001690:	4013      	ands	r3, r2
 8001692:	2b10      	cmp	r3, #16
 8001694:	d138      	bne.n	8001708 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001696:	4b2a      	ldr	r3, [pc, #168]	@ (8001740 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001698:	68db      	ldr	r3, [r3, #12]
 800169a:	2203      	movs	r2, #3
 800169c:	4013      	ands	r3, r2
 800169e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80016a0:	4b27      	ldr	r3, [pc, #156]	@ (8001740 <HAL_RCC_GetSysClockFreq+0xf8>)
 80016a2:	68db      	ldr	r3, [r3, #12]
 80016a4:	091b      	lsrs	r3, r3, #4
 80016a6:	2207      	movs	r2, #7
 80016a8:	4013      	ands	r3, r2
 80016aa:	3301      	adds	r3, #1
 80016ac:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	2b03      	cmp	r3, #3
 80016b2:	d10d      	bne.n	80016d0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80016b4:	68b9      	ldr	r1, [r7, #8]
 80016b6:	4824      	ldr	r0, [pc, #144]	@ (8001748 <HAL_RCC_GetSysClockFreq+0x100>)
 80016b8:	f7fe fd22 	bl	8000100 <__udivsi3>
 80016bc:	0003      	movs	r3, r0
 80016be:	0019      	movs	r1, r3
 80016c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001740 <HAL_RCC_GetSysClockFreq+0xf8>)
 80016c2:	68db      	ldr	r3, [r3, #12]
 80016c4:	0a1b      	lsrs	r3, r3, #8
 80016c6:	227f      	movs	r2, #127	@ 0x7f
 80016c8:	4013      	ands	r3, r2
 80016ca:	434b      	muls	r3, r1
 80016cc:	617b      	str	r3, [r7, #20]
        break;
 80016ce:	e00d      	b.n	80016ec <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80016d0:	68b9      	ldr	r1, [r7, #8]
 80016d2:	481c      	ldr	r0, [pc, #112]	@ (8001744 <HAL_RCC_GetSysClockFreq+0xfc>)
 80016d4:	f7fe fd14 	bl	8000100 <__udivsi3>
 80016d8:	0003      	movs	r3, r0
 80016da:	0019      	movs	r1, r3
 80016dc:	4b18      	ldr	r3, [pc, #96]	@ (8001740 <HAL_RCC_GetSysClockFreq+0xf8>)
 80016de:	68db      	ldr	r3, [r3, #12]
 80016e0:	0a1b      	lsrs	r3, r3, #8
 80016e2:	227f      	movs	r2, #127	@ 0x7f
 80016e4:	4013      	ands	r3, r2
 80016e6:	434b      	muls	r3, r1
 80016e8:	617b      	str	r3, [r7, #20]
        break;
 80016ea:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80016ec:	4b14      	ldr	r3, [pc, #80]	@ (8001740 <HAL_RCC_GetSysClockFreq+0xf8>)
 80016ee:	68db      	ldr	r3, [r3, #12]
 80016f0:	0f5b      	lsrs	r3, r3, #29
 80016f2:	2207      	movs	r2, #7
 80016f4:	4013      	ands	r3, r2
 80016f6:	3301      	adds	r3, #1
 80016f8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80016fa:	6879      	ldr	r1, [r7, #4]
 80016fc:	6978      	ldr	r0, [r7, #20]
 80016fe:	f7fe fcff 	bl	8000100 <__udivsi3>
 8001702:	0003      	movs	r3, r0
 8001704:	613b      	str	r3, [r7, #16]
 8001706:	e015      	b.n	8001734 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001708:	4b0d      	ldr	r3, [pc, #52]	@ (8001740 <HAL_RCC_GetSysClockFreq+0xf8>)
 800170a:	689b      	ldr	r3, [r3, #8]
 800170c:	2238      	movs	r2, #56	@ 0x38
 800170e:	4013      	ands	r3, r2
 8001710:	2b20      	cmp	r3, #32
 8001712:	d103      	bne.n	800171c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001714:	2380      	movs	r3, #128	@ 0x80
 8001716:	021b      	lsls	r3, r3, #8
 8001718:	613b      	str	r3, [r7, #16]
 800171a:	e00b      	b.n	8001734 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800171c:	4b08      	ldr	r3, [pc, #32]	@ (8001740 <HAL_RCC_GetSysClockFreq+0xf8>)
 800171e:	689b      	ldr	r3, [r3, #8]
 8001720:	2238      	movs	r2, #56	@ 0x38
 8001722:	4013      	ands	r3, r2
 8001724:	2b18      	cmp	r3, #24
 8001726:	d103      	bne.n	8001730 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001728:	23fa      	movs	r3, #250	@ 0xfa
 800172a:	01db      	lsls	r3, r3, #7
 800172c:	613b      	str	r3, [r7, #16]
 800172e:	e001      	b.n	8001734 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001730:	2300      	movs	r3, #0
 8001732:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001734:	693b      	ldr	r3, [r7, #16]
}
 8001736:	0018      	movs	r0, r3
 8001738:	46bd      	mov	sp, r7
 800173a:	b006      	add	sp, #24
 800173c:	bd80      	pop	{r7, pc}
 800173e:	46c0      	nop			@ (mov r8, r8)
 8001740:	40021000 	.word	0x40021000
 8001744:	00f42400 	.word	0x00f42400
 8001748:	007a1200 	.word	0x007a1200

0800174c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001750:	4b02      	ldr	r3, [pc, #8]	@ (800175c <HAL_RCC_GetHCLKFreq+0x10>)
 8001752:	681b      	ldr	r3, [r3, #0]
}
 8001754:	0018      	movs	r0, r3
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	46c0      	nop			@ (mov r8, r8)
 800175c:	20000000 	.word	0x20000000

08001760 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001760:	b5b0      	push	{r4, r5, r7, lr}
 8001762:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001764:	f7ff fff2 	bl	800174c <HAL_RCC_GetHCLKFreq>
 8001768:	0004      	movs	r4, r0
 800176a:	f7ff fb49 	bl	8000e00 <LL_RCC_GetAPB1Prescaler>
 800176e:	0003      	movs	r3, r0
 8001770:	0b1a      	lsrs	r2, r3, #12
 8001772:	4b05      	ldr	r3, [pc, #20]	@ (8001788 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001774:	0092      	lsls	r2, r2, #2
 8001776:	58d3      	ldr	r3, [r2, r3]
 8001778:	221f      	movs	r2, #31
 800177a:	4013      	ands	r3, r2
 800177c:	40dc      	lsrs	r4, r3
 800177e:	0023      	movs	r3, r4
}
 8001780:	0018      	movs	r0, r3
 8001782:	46bd      	mov	sp, r7
 8001784:	bdb0      	pop	{r4, r5, r7, pc}
 8001786:	46c0      	nop			@ (mov r8, r8)
 8001788:	08002534 	.word	0x08002534

0800178c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b086      	sub	sp, #24
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001794:	2313      	movs	r3, #19
 8001796:	18fb      	adds	r3, r7, r3
 8001798:	2200      	movs	r2, #0
 800179a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800179c:	2312      	movs	r3, #18
 800179e:	18fb      	adds	r3, r7, r3
 80017a0:	2200      	movs	r2, #0
 80017a2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	2380      	movs	r3, #128	@ 0x80
 80017aa:	029b      	lsls	r3, r3, #10
 80017ac:	4013      	ands	r3, r2
 80017ae:	d100      	bne.n	80017b2 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80017b0:	e0a3      	b.n	80018fa <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017b2:	2011      	movs	r0, #17
 80017b4:	183b      	adds	r3, r7, r0
 80017b6:	2200      	movs	r2, #0
 80017b8:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017ba:	4b86      	ldr	r3, [pc, #536]	@ (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80017bc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80017be:	2380      	movs	r3, #128	@ 0x80
 80017c0:	055b      	lsls	r3, r3, #21
 80017c2:	4013      	ands	r3, r2
 80017c4:	d110      	bne.n	80017e8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017c6:	4b83      	ldr	r3, [pc, #524]	@ (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80017c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80017ca:	4b82      	ldr	r3, [pc, #520]	@ (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80017cc:	2180      	movs	r1, #128	@ 0x80
 80017ce:	0549      	lsls	r1, r1, #21
 80017d0:	430a      	orrs	r2, r1
 80017d2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80017d4:	4b7f      	ldr	r3, [pc, #508]	@ (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80017d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80017d8:	2380      	movs	r3, #128	@ 0x80
 80017da:	055b      	lsls	r3, r3, #21
 80017dc:	4013      	ands	r3, r2
 80017de:	60bb      	str	r3, [r7, #8]
 80017e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80017e2:	183b      	adds	r3, r7, r0
 80017e4:	2201      	movs	r2, #1
 80017e6:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80017e8:	4b7b      	ldr	r3, [pc, #492]	@ (80019d8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	4b7a      	ldr	r3, [pc, #488]	@ (80019d8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80017ee:	2180      	movs	r1, #128	@ 0x80
 80017f0:	0049      	lsls	r1, r1, #1
 80017f2:	430a      	orrs	r2, r1
 80017f4:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80017f6:	f7ff f845 	bl	8000884 <HAL_GetTick>
 80017fa:	0003      	movs	r3, r0
 80017fc:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80017fe:	e00b      	b.n	8001818 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001800:	f7ff f840 	bl	8000884 <HAL_GetTick>
 8001804:	0002      	movs	r2, r0
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	1ad3      	subs	r3, r2, r3
 800180a:	2b02      	cmp	r3, #2
 800180c:	d904      	bls.n	8001818 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800180e:	2313      	movs	r3, #19
 8001810:	18fb      	adds	r3, r7, r3
 8001812:	2203      	movs	r2, #3
 8001814:	701a      	strb	r2, [r3, #0]
        break;
 8001816:	e005      	b.n	8001824 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001818:	4b6f      	ldr	r3, [pc, #444]	@ (80019d8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	2380      	movs	r3, #128	@ 0x80
 800181e:	005b      	lsls	r3, r3, #1
 8001820:	4013      	ands	r3, r2
 8001822:	d0ed      	beq.n	8001800 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001824:	2313      	movs	r3, #19
 8001826:	18fb      	adds	r3, r7, r3
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d154      	bne.n	80018d8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800182e:	4b69      	ldr	r3, [pc, #420]	@ (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001830:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001832:	23c0      	movs	r3, #192	@ 0xc0
 8001834:	009b      	lsls	r3, r3, #2
 8001836:	4013      	ands	r3, r2
 8001838:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800183a:	697b      	ldr	r3, [r7, #20]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d019      	beq.n	8001874 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	699b      	ldr	r3, [r3, #24]
 8001844:	697a      	ldr	r2, [r7, #20]
 8001846:	429a      	cmp	r2, r3
 8001848:	d014      	beq.n	8001874 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800184a:	4b62      	ldr	r3, [pc, #392]	@ (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800184c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800184e:	4a63      	ldr	r2, [pc, #396]	@ (80019dc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8001850:	4013      	ands	r3, r2
 8001852:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001854:	4b5f      	ldr	r3, [pc, #380]	@ (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001856:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001858:	4b5e      	ldr	r3, [pc, #376]	@ (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800185a:	2180      	movs	r1, #128	@ 0x80
 800185c:	0249      	lsls	r1, r1, #9
 800185e:	430a      	orrs	r2, r1
 8001860:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001862:	4b5c      	ldr	r3, [pc, #368]	@ (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001864:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001866:	4b5b      	ldr	r3, [pc, #364]	@ (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001868:	495d      	ldr	r1, [pc, #372]	@ (80019e0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800186a:	400a      	ands	r2, r1
 800186c:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800186e:	4b59      	ldr	r3, [pc, #356]	@ (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001870:	697a      	ldr	r2, [r7, #20]
 8001872:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	2201      	movs	r2, #1
 8001878:	4013      	ands	r3, r2
 800187a:	d016      	beq.n	80018aa <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800187c:	f7ff f802 	bl	8000884 <HAL_GetTick>
 8001880:	0003      	movs	r3, r0
 8001882:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001884:	e00c      	b.n	80018a0 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001886:	f7fe fffd 	bl	8000884 <HAL_GetTick>
 800188a:	0002      	movs	r2, r0
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	1ad3      	subs	r3, r2, r3
 8001890:	4a54      	ldr	r2, [pc, #336]	@ (80019e4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d904      	bls.n	80018a0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001896:	2313      	movs	r3, #19
 8001898:	18fb      	adds	r3, r7, r3
 800189a:	2203      	movs	r2, #3
 800189c:	701a      	strb	r2, [r3, #0]
            break;
 800189e:	e004      	b.n	80018aa <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80018a0:	4b4c      	ldr	r3, [pc, #304]	@ (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80018a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018a4:	2202      	movs	r2, #2
 80018a6:	4013      	ands	r3, r2
 80018a8:	d0ed      	beq.n	8001886 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80018aa:	2313      	movs	r3, #19
 80018ac:	18fb      	adds	r3, r7, r3
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d10a      	bne.n	80018ca <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80018b4:	4b47      	ldr	r3, [pc, #284]	@ (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80018b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018b8:	4a48      	ldr	r2, [pc, #288]	@ (80019dc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80018ba:	4013      	ands	r3, r2
 80018bc:	0019      	movs	r1, r3
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	699a      	ldr	r2, [r3, #24]
 80018c2:	4b44      	ldr	r3, [pc, #272]	@ (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80018c4:	430a      	orrs	r2, r1
 80018c6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80018c8:	e00c      	b.n	80018e4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80018ca:	2312      	movs	r3, #18
 80018cc:	18fb      	adds	r3, r7, r3
 80018ce:	2213      	movs	r2, #19
 80018d0:	18ba      	adds	r2, r7, r2
 80018d2:	7812      	ldrb	r2, [r2, #0]
 80018d4:	701a      	strb	r2, [r3, #0]
 80018d6:	e005      	b.n	80018e4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80018d8:	2312      	movs	r3, #18
 80018da:	18fb      	adds	r3, r7, r3
 80018dc:	2213      	movs	r2, #19
 80018de:	18ba      	adds	r2, r7, r2
 80018e0:	7812      	ldrb	r2, [r2, #0]
 80018e2:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80018e4:	2311      	movs	r3, #17
 80018e6:	18fb      	adds	r3, r7, r3
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	2b01      	cmp	r3, #1
 80018ec:	d105      	bne.n	80018fa <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018ee:	4b39      	ldr	r3, [pc, #228]	@ (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80018f0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80018f2:	4b38      	ldr	r3, [pc, #224]	@ (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80018f4:	493c      	ldr	r1, [pc, #240]	@ (80019e8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80018f6:	400a      	ands	r2, r1
 80018f8:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	2201      	movs	r2, #1
 8001900:	4013      	ands	r3, r2
 8001902:	d009      	beq.n	8001918 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001904:	4b33      	ldr	r3, [pc, #204]	@ (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001906:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001908:	2203      	movs	r2, #3
 800190a:	4393      	bics	r3, r2
 800190c:	0019      	movs	r1, r3
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	685a      	ldr	r2, [r3, #4]
 8001912:	4b30      	ldr	r3, [pc, #192]	@ (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001914:	430a      	orrs	r2, r1
 8001916:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	2202      	movs	r2, #2
 800191e:	4013      	ands	r3, r2
 8001920:	d009      	beq.n	8001936 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001922:	4b2c      	ldr	r3, [pc, #176]	@ (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001924:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001926:	220c      	movs	r2, #12
 8001928:	4393      	bics	r3, r2
 800192a:	0019      	movs	r1, r3
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	689a      	ldr	r2, [r3, #8]
 8001930:	4b28      	ldr	r3, [pc, #160]	@ (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001932:	430a      	orrs	r2, r1
 8001934:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	2220      	movs	r2, #32
 800193c:	4013      	ands	r3, r2
 800193e:	d009      	beq.n	8001954 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001940:	4b24      	ldr	r3, [pc, #144]	@ (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001942:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001944:	4a29      	ldr	r2, [pc, #164]	@ (80019ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001946:	4013      	ands	r3, r2
 8001948:	0019      	movs	r1, r3
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	68da      	ldr	r2, [r3, #12]
 800194e:	4b21      	ldr	r3, [pc, #132]	@ (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001950:	430a      	orrs	r2, r1
 8001952:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	2380      	movs	r3, #128	@ 0x80
 800195a:	01db      	lsls	r3, r3, #7
 800195c:	4013      	ands	r3, r2
 800195e:	d015      	beq.n	800198c <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001960:	4b1c      	ldr	r3, [pc, #112]	@ (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001962:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001964:	009b      	lsls	r3, r3, #2
 8001966:	0899      	lsrs	r1, r3, #2
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	695a      	ldr	r2, [r3, #20]
 800196c:	4b19      	ldr	r3, [pc, #100]	@ (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800196e:	430a      	orrs	r2, r1
 8001970:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	695a      	ldr	r2, [r3, #20]
 8001976:	2380      	movs	r3, #128	@ 0x80
 8001978:	05db      	lsls	r3, r3, #23
 800197a:	429a      	cmp	r2, r3
 800197c:	d106      	bne.n	800198c <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800197e:	4b15      	ldr	r3, [pc, #84]	@ (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001980:	68da      	ldr	r2, [r3, #12]
 8001982:	4b14      	ldr	r3, [pc, #80]	@ (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001984:	2180      	movs	r1, #128	@ 0x80
 8001986:	0249      	lsls	r1, r1, #9
 8001988:	430a      	orrs	r2, r1
 800198a:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	2380      	movs	r3, #128	@ 0x80
 8001992:	011b      	lsls	r3, r3, #4
 8001994:	4013      	ands	r3, r2
 8001996:	d016      	beq.n	80019c6 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001998:	4b0e      	ldr	r3, [pc, #56]	@ (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800199a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800199c:	4a14      	ldr	r2, [pc, #80]	@ (80019f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800199e:	4013      	ands	r3, r2
 80019a0:	0019      	movs	r1, r3
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	691a      	ldr	r2, [r3, #16]
 80019a6:	4b0b      	ldr	r3, [pc, #44]	@ (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80019a8:	430a      	orrs	r2, r1
 80019aa:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	691a      	ldr	r2, [r3, #16]
 80019b0:	2380      	movs	r3, #128	@ 0x80
 80019b2:	01db      	lsls	r3, r3, #7
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d106      	bne.n	80019c6 <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80019b8:	4b06      	ldr	r3, [pc, #24]	@ (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80019ba:	68da      	ldr	r2, [r3, #12]
 80019bc:	4b05      	ldr	r3, [pc, #20]	@ (80019d4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80019be:	2180      	movs	r1, #128	@ 0x80
 80019c0:	0249      	lsls	r1, r1, #9
 80019c2:	430a      	orrs	r2, r1
 80019c4:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80019c6:	2312      	movs	r3, #18
 80019c8:	18fb      	adds	r3, r7, r3
 80019ca:	781b      	ldrb	r3, [r3, #0]
}
 80019cc:	0018      	movs	r0, r3
 80019ce:	46bd      	mov	sp, r7
 80019d0:	b006      	add	sp, #24
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	40021000 	.word	0x40021000
 80019d8:	40007000 	.word	0x40007000
 80019dc:	fffffcff 	.word	0xfffffcff
 80019e0:	fffeffff 	.word	0xfffeffff
 80019e4:	00001388 	.word	0x00001388
 80019e8:	efffffff 	.word	0xefffffff
 80019ec:	ffffcfff 	.word	0xffffcfff
 80019f0:	ffff3fff 	.word	0xffff3fff

080019f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d101      	bne.n	8001a06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e046      	b.n	8001a94 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2288      	movs	r2, #136	@ 0x88
 8001a0a:	589b      	ldr	r3, [r3, r2]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d107      	bne.n	8001a20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2284      	movs	r2, #132	@ 0x84
 8001a14:	2100      	movs	r1, #0
 8001a16:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	0018      	movs	r0, r3
 8001a1c:	f7fe fe0e 	bl	800063c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2288      	movs	r2, #136	@ 0x88
 8001a24:	2124      	movs	r1, #36	@ 0x24
 8001a26:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	2101      	movs	r1, #1
 8001a34:	438a      	bics	r2, r1
 8001a36:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d003      	beq.n	8001a48 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	0018      	movs	r0, r3
 8001a44:	f000 f9d0 	bl	8001de8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	0018      	movs	r0, r3
 8001a4c:	f000 f828 	bl	8001aa0 <UART_SetConfig>
 8001a50:	0003      	movs	r3, r0
 8001a52:	2b01      	cmp	r3, #1
 8001a54:	d101      	bne.n	8001a5a <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	e01c      	b.n	8001a94 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	685a      	ldr	r2, [r3, #4]
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	490d      	ldr	r1, [pc, #52]	@ (8001a9c <HAL_UART_Init+0xa8>)
 8001a66:	400a      	ands	r2, r1
 8001a68:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	689a      	ldr	r2, [r3, #8]
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	212a      	movs	r1, #42	@ 0x2a
 8001a76:	438a      	bics	r2, r1
 8001a78:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	2101      	movs	r1, #1
 8001a86:	430a      	orrs	r2, r1
 8001a88:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	0018      	movs	r0, r3
 8001a8e:	f000 fa5f 	bl	8001f50 <UART_CheckIdleState>
 8001a92:	0003      	movs	r3, r0
}
 8001a94:	0018      	movs	r0, r3
 8001a96:	46bd      	mov	sp, r7
 8001a98:	b002      	add	sp, #8
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	ffffb7ff 	.word	0xffffb7ff

08001aa0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b088      	sub	sp, #32
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001aa8:	231a      	movs	r3, #26
 8001aaa:	18fb      	adds	r3, r7, r3
 8001aac:	2200      	movs	r2, #0
 8001aae:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	689a      	ldr	r2, [r3, #8]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	691b      	ldr	r3, [r3, #16]
 8001ab8:	431a      	orrs	r2, r3
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	695b      	ldr	r3, [r3, #20]
 8001abe:	431a      	orrs	r2, r3
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	69db      	ldr	r3, [r3, #28]
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4abc      	ldr	r2, [pc, #752]	@ (8001dc0 <UART_SetConfig+0x320>)
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	0019      	movs	r1, r3
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	69fa      	ldr	r2, [r7, #28]
 8001ada:	430a      	orrs	r2, r1
 8001adc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	4ab7      	ldr	r2, [pc, #732]	@ (8001dc4 <UART_SetConfig+0x324>)
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	0019      	movs	r1, r3
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	68da      	ldr	r2, [r3, #12]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	430a      	orrs	r2, r1
 8001af4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	699b      	ldr	r3, [r3, #24]
 8001afa:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6a1b      	ldr	r3, [r3, #32]
 8001b00:	69fa      	ldr	r2, [r7, #28]
 8001b02:	4313      	orrs	r3, r2
 8001b04:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	4aae      	ldr	r2, [pc, #696]	@ (8001dc8 <UART_SetConfig+0x328>)
 8001b0e:	4013      	ands	r3, r2
 8001b10:	0019      	movs	r1, r3
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	69fa      	ldr	r2, [r7, #28]
 8001b18:	430a      	orrs	r2, r1
 8001b1a:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b22:	220f      	movs	r2, #15
 8001b24:	4393      	bics	r3, r2
 8001b26:	0019      	movs	r1, r3
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	430a      	orrs	r2, r1
 8001b32:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4aa4      	ldr	r2, [pc, #656]	@ (8001dcc <UART_SetConfig+0x32c>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d127      	bne.n	8001b8e <UART_SetConfig+0xee>
 8001b3e:	4ba4      	ldr	r3, [pc, #656]	@ (8001dd0 <UART_SetConfig+0x330>)
 8001b40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b42:	2203      	movs	r2, #3
 8001b44:	4013      	ands	r3, r2
 8001b46:	2b03      	cmp	r3, #3
 8001b48:	d017      	beq.n	8001b7a <UART_SetConfig+0xda>
 8001b4a:	d81b      	bhi.n	8001b84 <UART_SetConfig+0xe4>
 8001b4c:	2b02      	cmp	r3, #2
 8001b4e:	d00a      	beq.n	8001b66 <UART_SetConfig+0xc6>
 8001b50:	d818      	bhi.n	8001b84 <UART_SetConfig+0xe4>
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d002      	beq.n	8001b5c <UART_SetConfig+0xbc>
 8001b56:	2b01      	cmp	r3, #1
 8001b58:	d00a      	beq.n	8001b70 <UART_SetConfig+0xd0>
 8001b5a:	e013      	b.n	8001b84 <UART_SetConfig+0xe4>
 8001b5c:	231b      	movs	r3, #27
 8001b5e:	18fb      	adds	r3, r7, r3
 8001b60:	2200      	movs	r2, #0
 8001b62:	701a      	strb	r2, [r3, #0]
 8001b64:	e058      	b.n	8001c18 <UART_SetConfig+0x178>
 8001b66:	231b      	movs	r3, #27
 8001b68:	18fb      	adds	r3, r7, r3
 8001b6a:	2202      	movs	r2, #2
 8001b6c:	701a      	strb	r2, [r3, #0]
 8001b6e:	e053      	b.n	8001c18 <UART_SetConfig+0x178>
 8001b70:	231b      	movs	r3, #27
 8001b72:	18fb      	adds	r3, r7, r3
 8001b74:	2204      	movs	r2, #4
 8001b76:	701a      	strb	r2, [r3, #0]
 8001b78:	e04e      	b.n	8001c18 <UART_SetConfig+0x178>
 8001b7a:	231b      	movs	r3, #27
 8001b7c:	18fb      	adds	r3, r7, r3
 8001b7e:	2208      	movs	r2, #8
 8001b80:	701a      	strb	r2, [r3, #0]
 8001b82:	e049      	b.n	8001c18 <UART_SetConfig+0x178>
 8001b84:	231b      	movs	r3, #27
 8001b86:	18fb      	adds	r3, r7, r3
 8001b88:	2210      	movs	r2, #16
 8001b8a:	701a      	strb	r2, [r3, #0]
 8001b8c:	e044      	b.n	8001c18 <UART_SetConfig+0x178>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a90      	ldr	r2, [pc, #576]	@ (8001dd4 <UART_SetConfig+0x334>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d127      	bne.n	8001be8 <UART_SetConfig+0x148>
 8001b98:	4b8d      	ldr	r3, [pc, #564]	@ (8001dd0 <UART_SetConfig+0x330>)
 8001b9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b9c:	220c      	movs	r2, #12
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	2b0c      	cmp	r3, #12
 8001ba2:	d017      	beq.n	8001bd4 <UART_SetConfig+0x134>
 8001ba4:	d81b      	bhi.n	8001bde <UART_SetConfig+0x13e>
 8001ba6:	2b08      	cmp	r3, #8
 8001ba8:	d00a      	beq.n	8001bc0 <UART_SetConfig+0x120>
 8001baa:	d818      	bhi.n	8001bde <UART_SetConfig+0x13e>
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d002      	beq.n	8001bb6 <UART_SetConfig+0x116>
 8001bb0:	2b04      	cmp	r3, #4
 8001bb2:	d00a      	beq.n	8001bca <UART_SetConfig+0x12a>
 8001bb4:	e013      	b.n	8001bde <UART_SetConfig+0x13e>
 8001bb6:	231b      	movs	r3, #27
 8001bb8:	18fb      	adds	r3, r7, r3
 8001bba:	2200      	movs	r2, #0
 8001bbc:	701a      	strb	r2, [r3, #0]
 8001bbe:	e02b      	b.n	8001c18 <UART_SetConfig+0x178>
 8001bc0:	231b      	movs	r3, #27
 8001bc2:	18fb      	adds	r3, r7, r3
 8001bc4:	2202      	movs	r2, #2
 8001bc6:	701a      	strb	r2, [r3, #0]
 8001bc8:	e026      	b.n	8001c18 <UART_SetConfig+0x178>
 8001bca:	231b      	movs	r3, #27
 8001bcc:	18fb      	adds	r3, r7, r3
 8001bce:	2204      	movs	r2, #4
 8001bd0:	701a      	strb	r2, [r3, #0]
 8001bd2:	e021      	b.n	8001c18 <UART_SetConfig+0x178>
 8001bd4:	231b      	movs	r3, #27
 8001bd6:	18fb      	adds	r3, r7, r3
 8001bd8:	2208      	movs	r2, #8
 8001bda:	701a      	strb	r2, [r3, #0]
 8001bdc:	e01c      	b.n	8001c18 <UART_SetConfig+0x178>
 8001bde:	231b      	movs	r3, #27
 8001be0:	18fb      	adds	r3, r7, r3
 8001be2:	2210      	movs	r2, #16
 8001be4:	701a      	strb	r2, [r3, #0]
 8001be6:	e017      	b.n	8001c18 <UART_SetConfig+0x178>
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a7a      	ldr	r2, [pc, #488]	@ (8001dd8 <UART_SetConfig+0x338>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d104      	bne.n	8001bfc <UART_SetConfig+0x15c>
 8001bf2:	231b      	movs	r3, #27
 8001bf4:	18fb      	adds	r3, r7, r3
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	701a      	strb	r2, [r3, #0]
 8001bfa:	e00d      	b.n	8001c18 <UART_SetConfig+0x178>
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a76      	ldr	r2, [pc, #472]	@ (8001ddc <UART_SetConfig+0x33c>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d104      	bne.n	8001c10 <UART_SetConfig+0x170>
 8001c06:	231b      	movs	r3, #27
 8001c08:	18fb      	adds	r3, r7, r3
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	701a      	strb	r2, [r3, #0]
 8001c0e:	e003      	b.n	8001c18 <UART_SetConfig+0x178>
 8001c10:	231b      	movs	r3, #27
 8001c12:	18fb      	adds	r3, r7, r3
 8001c14:	2210      	movs	r2, #16
 8001c16:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	69da      	ldr	r2, [r3, #28]
 8001c1c:	2380      	movs	r3, #128	@ 0x80
 8001c1e:	021b      	lsls	r3, r3, #8
 8001c20:	429a      	cmp	r2, r3
 8001c22:	d000      	beq.n	8001c26 <UART_SetConfig+0x186>
 8001c24:	e065      	b.n	8001cf2 <UART_SetConfig+0x252>
  {
    switch (clocksource)
 8001c26:	231b      	movs	r3, #27
 8001c28:	18fb      	adds	r3, r7, r3
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	2b08      	cmp	r3, #8
 8001c2e:	d015      	beq.n	8001c5c <UART_SetConfig+0x1bc>
 8001c30:	dc18      	bgt.n	8001c64 <UART_SetConfig+0x1c4>
 8001c32:	2b04      	cmp	r3, #4
 8001c34:	d00d      	beq.n	8001c52 <UART_SetConfig+0x1b2>
 8001c36:	dc15      	bgt.n	8001c64 <UART_SetConfig+0x1c4>
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d002      	beq.n	8001c42 <UART_SetConfig+0x1a2>
 8001c3c:	2b02      	cmp	r3, #2
 8001c3e:	d005      	beq.n	8001c4c <UART_SetConfig+0x1ac>
 8001c40:	e010      	b.n	8001c64 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001c42:	f7ff fd8d 	bl	8001760 <HAL_RCC_GetPCLK1Freq>
 8001c46:	0003      	movs	r3, r0
 8001c48:	617b      	str	r3, [r7, #20]
        break;
 8001c4a:	e012      	b.n	8001c72 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001c4c:	4b64      	ldr	r3, [pc, #400]	@ (8001de0 <UART_SetConfig+0x340>)
 8001c4e:	617b      	str	r3, [r7, #20]
        break;
 8001c50:	e00f      	b.n	8001c72 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001c52:	f7ff fcf9 	bl	8001648 <HAL_RCC_GetSysClockFreq>
 8001c56:	0003      	movs	r3, r0
 8001c58:	617b      	str	r3, [r7, #20]
        break;
 8001c5a:	e00a      	b.n	8001c72 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001c5c:	2380      	movs	r3, #128	@ 0x80
 8001c5e:	021b      	lsls	r3, r3, #8
 8001c60:	617b      	str	r3, [r7, #20]
        break;
 8001c62:	e006      	b.n	8001c72 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8001c64:	2300      	movs	r3, #0
 8001c66:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8001c68:	231a      	movs	r3, #26
 8001c6a:	18fb      	adds	r3, r7, r3
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	701a      	strb	r2, [r3, #0]
        break;
 8001c70:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d100      	bne.n	8001c7a <UART_SetConfig+0x1da>
 8001c78:	e08d      	b.n	8001d96 <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001c7e:	4b59      	ldr	r3, [pc, #356]	@ (8001de4 <UART_SetConfig+0x344>)
 8001c80:	0052      	lsls	r2, r2, #1
 8001c82:	5ad3      	ldrh	r3, [r2, r3]
 8001c84:	0019      	movs	r1, r3
 8001c86:	6978      	ldr	r0, [r7, #20]
 8001c88:	f7fe fa3a 	bl	8000100 <__udivsi3>
 8001c8c:	0003      	movs	r3, r0
 8001c8e:	005a      	lsls	r2, r3, #1
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	085b      	lsrs	r3, r3, #1
 8001c96:	18d2      	adds	r2, r2, r3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	0019      	movs	r1, r3
 8001c9e:	0010      	movs	r0, r2
 8001ca0:	f7fe fa2e 	bl	8000100 <__udivsi3>
 8001ca4:	0003      	movs	r3, r0
 8001ca6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001ca8:	693b      	ldr	r3, [r7, #16]
 8001caa:	2b0f      	cmp	r3, #15
 8001cac:	d91c      	bls.n	8001ce8 <UART_SetConfig+0x248>
 8001cae:	693a      	ldr	r2, [r7, #16]
 8001cb0:	2380      	movs	r3, #128	@ 0x80
 8001cb2:	025b      	lsls	r3, r3, #9
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d217      	bcs.n	8001ce8 <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001cb8:	693b      	ldr	r3, [r7, #16]
 8001cba:	b29a      	uxth	r2, r3
 8001cbc:	200e      	movs	r0, #14
 8001cbe:	183b      	adds	r3, r7, r0
 8001cc0:	210f      	movs	r1, #15
 8001cc2:	438a      	bics	r2, r1
 8001cc4:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	085b      	lsrs	r3, r3, #1
 8001cca:	b29b      	uxth	r3, r3
 8001ccc:	2207      	movs	r2, #7
 8001cce:	4013      	ands	r3, r2
 8001cd0:	b299      	uxth	r1, r3
 8001cd2:	183b      	adds	r3, r7, r0
 8001cd4:	183a      	adds	r2, r7, r0
 8001cd6:	8812      	ldrh	r2, [r2, #0]
 8001cd8:	430a      	orrs	r2, r1
 8001cda:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	183a      	adds	r2, r7, r0
 8001ce2:	8812      	ldrh	r2, [r2, #0]
 8001ce4:	60da      	str	r2, [r3, #12]
 8001ce6:	e056      	b.n	8001d96 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8001ce8:	231a      	movs	r3, #26
 8001cea:	18fb      	adds	r3, r7, r3
 8001cec:	2201      	movs	r2, #1
 8001cee:	701a      	strb	r2, [r3, #0]
 8001cf0:	e051      	b.n	8001d96 <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 8001cf2:	231b      	movs	r3, #27
 8001cf4:	18fb      	adds	r3, r7, r3
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	2b08      	cmp	r3, #8
 8001cfa:	d015      	beq.n	8001d28 <UART_SetConfig+0x288>
 8001cfc:	dc18      	bgt.n	8001d30 <UART_SetConfig+0x290>
 8001cfe:	2b04      	cmp	r3, #4
 8001d00:	d00d      	beq.n	8001d1e <UART_SetConfig+0x27e>
 8001d02:	dc15      	bgt.n	8001d30 <UART_SetConfig+0x290>
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d002      	beq.n	8001d0e <UART_SetConfig+0x26e>
 8001d08:	2b02      	cmp	r3, #2
 8001d0a:	d005      	beq.n	8001d18 <UART_SetConfig+0x278>
 8001d0c:	e010      	b.n	8001d30 <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001d0e:	f7ff fd27 	bl	8001760 <HAL_RCC_GetPCLK1Freq>
 8001d12:	0003      	movs	r3, r0
 8001d14:	617b      	str	r3, [r7, #20]
        break;
 8001d16:	e012      	b.n	8001d3e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001d18:	4b31      	ldr	r3, [pc, #196]	@ (8001de0 <UART_SetConfig+0x340>)
 8001d1a:	617b      	str	r3, [r7, #20]
        break;
 8001d1c:	e00f      	b.n	8001d3e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001d1e:	f7ff fc93 	bl	8001648 <HAL_RCC_GetSysClockFreq>
 8001d22:	0003      	movs	r3, r0
 8001d24:	617b      	str	r3, [r7, #20]
        break;
 8001d26:	e00a      	b.n	8001d3e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001d28:	2380      	movs	r3, #128	@ 0x80
 8001d2a:	021b      	lsls	r3, r3, #8
 8001d2c:	617b      	str	r3, [r7, #20]
        break;
 8001d2e:	e006      	b.n	8001d3e <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 8001d30:	2300      	movs	r3, #0
 8001d32:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8001d34:	231a      	movs	r3, #26
 8001d36:	18fb      	adds	r3, r7, r3
 8001d38:	2201      	movs	r2, #1
 8001d3a:	701a      	strb	r2, [r3, #0]
        break;
 8001d3c:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8001d3e:	697b      	ldr	r3, [r7, #20]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d028      	beq.n	8001d96 <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001d48:	4b26      	ldr	r3, [pc, #152]	@ (8001de4 <UART_SetConfig+0x344>)
 8001d4a:	0052      	lsls	r2, r2, #1
 8001d4c:	5ad3      	ldrh	r3, [r2, r3]
 8001d4e:	0019      	movs	r1, r3
 8001d50:	6978      	ldr	r0, [r7, #20]
 8001d52:	f7fe f9d5 	bl	8000100 <__udivsi3>
 8001d56:	0003      	movs	r3, r0
 8001d58:	001a      	movs	r2, r3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	085b      	lsrs	r3, r3, #1
 8001d60:	18d2      	adds	r2, r2, r3
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	0019      	movs	r1, r3
 8001d68:	0010      	movs	r0, r2
 8001d6a:	f7fe f9c9 	bl	8000100 <__udivsi3>
 8001d6e:	0003      	movs	r3, r0
 8001d70:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	2b0f      	cmp	r3, #15
 8001d76:	d90a      	bls.n	8001d8e <UART_SetConfig+0x2ee>
 8001d78:	693a      	ldr	r2, [r7, #16]
 8001d7a:	2380      	movs	r3, #128	@ 0x80
 8001d7c:	025b      	lsls	r3, r3, #9
 8001d7e:	429a      	cmp	r2, r3
 8001d80:	d205      	bcs.n	8001d8e <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	b29a      	uxth	r2, r3
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	60da      	str	r2, [r3, #12]
 8001d8c:	e003      	b.n	8001d96 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8001d8e:	231a      	movs	r3, #26
 8001d90:	18fb      	adds	r3, r7, r3
 8001d92:	2201      	movs	r2, #1
 8001d94:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	226a      	movs	r2, #106	@ 0x6a
 8001d9a:	2101      	movs	r1, #1
 8001d9c:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2268      	movs	r2, #104	@ 0x68
 8001da2:	2101      	movs	r1, #1
 8001da4:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2200      	movs	r2, #0
 8001daa:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2200      	movs	r2, #0
 8001db0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8001db2:	231a      	movs	r3, #26
 8001db4:	18fb      	adds	r3, r7, r3
 8001db6:	781b      	ldrb	r3, [r3, #0]
}
 8001db8:	0018      	movs	r0, r3
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	b008      	add	sp, #32
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	cfff69f3 	.word	0xcfff69f3
 8001dc4:	ffffcfff 	.word	0xffffcfff
 8001dc8:	11fff4ff 	.word	0x11fff4ff
 8001dcc:	40013800 	.word	0x40013800
 8001dd0:	40021000 	.word	0x40021000
 8001dd4:	40004400 	.word	0x40004400
 8001dd8:	40004800 	.word	0x40004800
 8001ddc:	40004c00 	.word	0x40004c00
 8001de0:	00f42400 	.word	0x00f42400
 8001de4:	08002554 	.word	0x08002554

08001de8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001df4:	2208      	movs	r2, #8
 8001df6:	4013      	ands	r3, r2
 8001df8:	d00b      	beq.n	8001e12 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	4a4a      	ldr	r2, [pc, #296]	@ (8001f2c <UART_AdvFeatureConfig+0x144>)
 8001e02:	4013      	ands	r3, r2
 8001e04:	0019      	movs	r1, r3
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	430a      	orrs	r2, r1
 8001e10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e16:	2201      	movs	r2, #1
 8001e18:	4013      	ands	r3, r2
 8001e1a:	d00b      	beq.n	8001e34 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	4a43      	ldr	r2, [pc, #268]	@ (8001f30 <UART_AdvFeatureConfig+0x148>)
 8001e24:	4013      	ands	r3, r2
 8001e26:	0019      	movs	r1, r3
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	430a      	orrs	r2, r1
 8001e32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e38:	2202      	movs	r2, #2
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	d00b      	beq.n	8001e56 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	4a3b      	ldr	r2, [pc, #236]	@ (8001f34 <UART_AdvFeatureConfig+0x14c>)
 8001e46:	4013      	ands	r3, r2
 8001e48:	0019      	movs	r1, r3
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	430a      	orrs	r2, r1
 8001e54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e5a:	2204      	movs	r2, #4
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	d00b      	beq.n	8001e78 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	4a34      	ldr	r2, [pc, #208]	@ (8001f38 <UART_AdvFeatureConfig+0x150>)
 8001e68:	4013      	ands	r3, r2
 8001e6a:	0019      	movs	r1, r3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	430a      	orrs	r2, r1
 8001e76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e7c:	2210      	movs	r2, #16
 8001e7e:	4013      	ands	r3, r2
 8001e80:	d00b      	beq.n	8001e9a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	689b      	ldr	r3, [r3, #8]
 8001e88:	4a2c      	ldr	r2, [pc, #176]	@ (8001f3c <UART_AdvFeatureConfig+0x154>)
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	0019      	movs	r1, r3
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	430a      	orrs	r2, r1
 8001e98:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e9e:	2220      	movs	r2, #32
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	d00b      	beq.n	8001ebc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	689b      	ldr	r3, [r3, #8]
 8001eaa:	4a25      	ldr	r2, [pc, #148]	@ (8001f40 <UART_AdvFeatureConfig+0x158>)
 8001eac:	4013      	ands	r3, r2
 8001eae:	0019      	movs	r1, r3
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	430a      	orrs	r2, r1
 8001eba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ec0:	2240      	movs	r2, #64	@ 0x40
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	d01d      	beq.n	8001f02 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	4a1d      	ldr	r2, [pc, #116]	@ (8001f44 <UART_AdvFeatureConfig+0x15c>)
 8001ece:	4013      	ands	r3, r2
 8001ed0:	0019      	movs	r1, r3
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	430a      	orrs	r2, r1
 8001edc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001ee2:	2380      	movs	r3, #128	@ 0x80
 8001ee4:	035b      	lsls	r3, r3, #13
 8001ee6:	429a      	cmp	r2, r3
 8001ee8:	d10b      	bne.n	8001f02 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	4a15      	ldr	r2, [pc, #84]	@ (8001f48 <UART_AdvFeatureConfig+0x160>)
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	0019      	movs	r1, r3
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	430a      	orrs	r2, r1
 8001f00:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f06:	2280      	movs	r2, #128	@ 0x80
 8001f08:	4013      	ands	r3, r2
 8001f0a:	d00b      	beq.n	8001f24 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	4a0e      	ldr	r2, [pc, #56]	@ (8001f4c <UART_AdvFeatureConfig+0x164>)
 8001f14:	4013      	ands	r3, r2
 8001f16:	0019      	movs	r1, r3
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	430a      	orrs	r2, r1
 8001f22:	605a      	str	r2, [r3, #4]
  }
}
 8001f24:	46c0      	nop			@ (mov r8, r8)
 8001f26:	46bd      	mov	sp, r7
 8001f28:	b002      	add	sp, #8
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	ffff7fff 	.word	0xffff7fff
 8001f30:	fffdffff 	.word	0xfffdffff
 8001f34:	fffeffff 	.word	0xfffeffff
 8001f38:	fffbffff 	.word	0xfffbffff
 8001f3c:	ffffefff 	.word	0xffffefff
 8001f40:	ffffdfff 	.word	0xffffdfff
 8001f44:	ffefffff 	.word	0xffefffff
 8001f48:	ff9fffff 	.word	0xff9fffff
 8001f4c:	fff7ffff 	.word	0xfff7ffff

08001f50 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b092      	sub	sp, #72	@ 0x48
 8001f54:	af02      	add	r7, sp, #8
 8001f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2290      	movs	r2, #144	@ 0x90
 8001f5c:	2100      	movs	r1, #0
 8001f5e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8001f60:	f7fe fc90 	bl	8000884 <HAL_GetTick>
 8001f64:	0003      	movs	r3, r0
 8001f66:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	2208      	movs	r2, #8
 8001f70:	4013      	ands	r3, r2
 8001f72:	2b08      	cmp	r3, #8
 8001f74:	d12d      	bne.n	8001fd2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001f76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f78:	2280      	movs	r2, #128	@ 0x80
 8001f7a:	0391      	lsls	r1, r2, #14
 8001f7c:	6878      	ldr	r0, [r7, #4]
 8001f7e:	4a47      	ldr	r2, [pc, #284]	@ (800209c <UART_CheckIdleState+0x14c>)
 8001f80:	9200      	str	r2, [sp, #0]
 8001f82:	2200      	movs	r2, #0
 8001f84:	f000 f88e 	bl	80020a4 <UART_WaitOnFlagUntilTimeout>
 8001f88:	1e03      	subs	r3, r0, #0
 8001f8a:	d022      	beq.n	8001fd2 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f8c:	f3ef 8310 	mrs	r3, PRIMASK
 8001f90:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8001f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8001f94:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001f96:	2301      	movs	r3, #1
 8001f98:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f9c:	f383 8810 	msr	PRIMASK, r3
}
 8001fa0:	46c0      	nop			@ (mov r8, r8)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	2180      	movs	r1, #128	@ 0x80
 8001fae:	438a      	bics	r2, r1
 8001fb0:	601a      	str	r2, [r3, #0]
 8001fb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001fb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fb8:	f383 8810 	msr	PRIMASK, r3
}
 8001fbc:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2288      	movs	r2, #136	@ 0x88
 8001fc2:	2120      	movs	r1, #32
 8001fc4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2284      	movs	r2, #132	@ 0x84
 8001fca:	2100      	movs	r1, #0
 8001fcc:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001fce:	2303      	movs	r3, #3
 8001fd0:	e060      	b.n	8002094 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	2204      	movs	r2, #4
 8001fda:	4013      	ands	r3, r2
 8001fdc:	2b04      	cmp	r3, #4
 8001fde:	d146      	bne.n	800206e <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001fe0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001fe2:	2280      	movs	r2, #128	@ 0x80
 8001fe4:	03d1      	lsls	r1, r2, #15
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	4a2c      	ldr	r2, [pc, #176]	@ (800209c <UART_CheckIdleState+0x14c>)
 8001fea:	9200      	str	r2, [sp, #0]
 8001fec:	2200      	movs	r2, #0
 8001fee:	f000 f859 	bl	80020a4 <UART_WaitOnFlagUntilTimeout>
 8001ff2:	1e03      	subs	r3, r0, #0
 8001ff4:	d03b      	beq.n	800206e <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ff6:	f3ef 8310 	mrs	r3, PRIMASK
 8001ffa:	60fb      	str	r3, [r7, #12]
  return(result);
 8001ffc:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8001ffe:	637b      	str	r3, [r7, #52]	@ 0x34
 8002000:	2301      	movs	r3, #1
 8002002:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002004:	693b      	ldr	r3, [r7, #16]
 8002006:	f383 8810 	msr	PRIMASK, r3
}
 800200a:	46c0      	nop			@ (mov r8, r8)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4922      	ldr	r1, [pc, #136]	@ (80020a0 <UART_CheckIdleState+0x150>)
 8002018:	400a      	ands	r2, r1
 800201a:	601a      	str	r2, [r3, #0]
 800201c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800201e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002020:	697b      	ldr	r3, [r7, #20]
 8002022:	f383 8810 	msr	PRIMASK, r3
}
 8002026:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002028:	f3ef 8310 	mrs	r3, PRIMASK
 800202c:	61bb      	str	r3, [r7, #24]
  return(result);
 800202e:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002030:	633b      	str	r3, [r7, #48]	@ 0x30
 8002032:	2301      	movs	r3, #1
 8002034:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002036:	69fb      	ldr	r3, [r7, #28]
 8002038:	f383 8810 	msr	PRIMASK, r3
}
 800203c:	46c0      	nop			@ (mov r8, r8)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	689a      	ldr	r2, [r3, #8]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	2101      	movs	r1, #1
 800204a:	438a      	bics	r2, r1
 800204c:	609a      	str	r2, [r3, #8]
 800204e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002050:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002052:	6a3b      	ldr	r3, [r7, #32]
 8002054:	f383 8810 	msr	PRIMASK, r3
}
 8002058:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	228c      	movs	r2, #140	@ 0x8c
 800205e:	2120      	movs	r1, #32
 8002060:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2284      	movs	r2, #132	@ 0x84
 8002066:	2100      	movs	r1, #0
 8002068:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800206a:	2303      	movs	r3, #3
 800206c:	e012      	b.n	8002094 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2288      	movs	r2, #136	@ 0x88
 8002072:	2120      	movs	r1, #32
 8002074:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	228c      	movs	r2, #140	@ 0x8c
 800207a:	2120      	movs	r1, #32
 800207c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2200      	movs	r2, #0
 8002082:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2200      	movs	r2, #0
 8002088:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2284      	movs	r2, #132	@ 0x84
 800208e:	2100      	movs	r1, #0
 8002090:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002092:	2300      	movs	r3, #0
}
 8002094:	0018      	movs	r0, r3
 8002096:	46bd      	mov	sp, r7
 8002098:	b010      	add	sp, #64	@ 0x40
 800209a:	bd80      	pop	{r7, pc}
 800209c:	01ffffff 	.word	0x01ffffff
 80020a0:	fffffedf 	.word	0xfffffedf

080020a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b084      	sub	sp, #16
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	60f8      	str	r0, [r7, #12]
 80020ac:	60b9      	str	r1, [r7, #8]
 80020ae:	603b      	str	r3, [r7, #0]
 80020b0:	1dfb      	adds	r3, r7, #7
 80020b2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80020b4:	e051      	b.n	800215a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80020b6:	69bb      	ldr	r3, [r7, #24]
 80020b8:	3301      	adds	r3, #1
 80020ba:	d04e      	beq.n	800215a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020bc:	f7fe fbe2 	bl	8000884 <HAL_GetTick>
 80020c0:	0002      	movs	r2, r0
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	1ad3      	subs	r3, r2, r3
 80020c6:	69ba      	ldr	r2, [r7, #24]
 80020c8:	429a      	cmp	r2, r3
 80020ca:	d302      	bcc.n	80020d2 <UART_WaitOnFlagUntilTimeout+0x2e>
 80020cc:	69bb      	ldr	r3, [r7, #24]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d101      	bne.n	80020d6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80020d2:	2303      	movs	r3, #3
 80020d4:	e051      	b.n	800217a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2204      	movs	r2, #4
 80020de:	4013      	ands	r3, r2
 80020e0:	d03b      	beq.n	800215a <UART_WaitOnFlagUntilTimeout+0xb6>
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	2b80      	cmp	r3, #128	@ 0x80
 80020e6:	d038      	beq.n	800215a <UART_WaitOnFlagUntilTimeout+0xb6>
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	2b40      	cmp	r3, #64	@ 0x40
 80020ec:	d035      	beq.n	800215a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	69db      	ldr	r3, [r3, #28]
 80020f4:	2208      	movs	r2, #8
 80020f6:	4013      	ands	r3, r2
 80020f8:	2b08      	cmp	r3, #8
 80020fa:	d111      	bne.n	8002120 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	2208      	movs	r2, #8
 8002102:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	0018      	movs	r0, r3
 8002108:	f000 f83c 	bl	8002184 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	2290      	movs	r2, #144	@ 0x90
 8002110:	2108      	movs	r1, #8
 8002112:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	2284      	movs	r2, #132	@ 0x84
 8002118:	2100      	movs	r1, #0
 800211a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800211c:	2301      	movs	r3, #1
 800211e:	e02c      	b.n	800217a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	69da      	ldr	r2, [r3, #28]
 8002126:	2380      	movs	r3, #128	@ 0x80
 8002128:	011b      	lsls	r3, r3, #4
 800212a:	401a      	ands	r2, r3
 800212c:	2380      	movs	r3, #128	@ 0x80
 800212e:	011b      	lsls	r3, r3, #4
 8002130:	429a      	cmp	r2, r3
 8002132:	d112      	bne.n	800215a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2280      	movs	r2, #128	@ 0x80
 800213a:	0112      	lsls	r2, r2, #4
 800213c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	0018      	movs	r0, r3
 8002142:	f000 f81f 	bl	8002184 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	2290      	movs	r2, #144	@ 0x90
 800214a:	2120      	movs	r1, #32
 800214c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	2284      	movs	r2, #132	@ 0x84
 8002152:	2100      	movs	r1, #0
 8002154:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002156:	2303      	movs	r3, #3
 8002158:	e00f      	b.n	800217a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	69db      	ldr	r3, [r3, #28]
 8002160:	68ba      	ldr	r2, [r7, #8]
 8002162:	4013      	ands	r3, r2
 8002164:	68ba      	ldr	r2, [r7, #8]
 8002166:	1ad3      	subs	r3, r2, r3
 8002168:	425a      	negs	r2, r3
 800216a:	4153      	adcs	r3, r2
 800216c:	b2db      	uxtb	r3, r3
 800216e:	001a      	movs	r2, r3
 8002170:	1dfb      	adds	r3, r7, #7
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	429a      	cmp	r2, r3
 8002176:	d09e      	beq.n	80020b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002178:	2300      	movs	r3, #0
}
 800217a:	0018      	movs	r0, r3
 800217c:	46bd      	mov	sp, r7
 800217e:	b004      	add	sp, #16
 8002180:	bd80      	pop	{r7, pc}
	...

08002184 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b08e      	sub	sp, #56	@ 0x38
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800218c:	f3ef 8310 	mrs	r3, PRIMASK
 8002190:	617b      	str	r3, [r7, #20]
  return(result);
 8002192:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002194:	637b      	str	r3, [r7, #52]	@ 0x34
 8002196:	2301      	movs	r3, #1
 8002198:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800219a:	69bb      	ldr	r3, [r7, #24]
 800219c:	f383 8810 	msr	PRIMASK, r3
}
 80021a0:	46c0      	nop			@ (mov r8, r8)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4926      	ldr	r1, [pc, #152]	@ (8002248 <UART_EndRxTransfer+0xc4>)
 80021ae:	400a      	ands	r2, r1
 80021b0:	601a      	str	r2, [r3, #0]
 80021b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021b4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	f383 8810 	msr	PRIMASK, r3
}
 80021bc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80021be:	f3ef 8310 	mrs	r3, PRIMASK
 80021c2:	623b      	str	r3, [r7, #32]
  return(result);
 80021c4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80021c6:	633b      	str	r3, [r7, #48]	@ 0x30
 80021c8:	2301      	movs	r3, #1
 80021ca:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ce:	f383 8810 	msr	PRIMASK, r3
}
 80021d2:	46c0      	nop			@ (mov r8, r8)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	689a      	ldr	r2, [r3, #8]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	491b      	ldr	r1, [pc, #108]	@ (800224c <UART_EndRxTransfer+0xc8>)
 80021e0:	400a      	ands	r2, r1
 80021e2:	609a      	str	r2, [r3, #8]
 80021e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021ea:	f383 8810 	msr	PRIMASK, r3
}
 80021ee:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80021f4:	2b01      	cmp	r3, #1
 80021f6:	d118      	bne.n	800222a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80021f8:	f3ef 8310 	mrs	r3, PRIMASK
 80021fc:	60bb      	str	r3, [r7, #8]
  return(result);
 80021fe:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002200:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002202:	2301      	movs	r3, #1
 8002204:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	f383 8810 	msr	PRIMASK, r3
}
 800220c:	46c0      	nop			@ (mov r8, r8)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	681a      	ldr	r2, [r3, #0]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	2110      	movs	r1, #16
 800221a:	438a      	bics	r2, r1
 800221c:	601a      	str	r2, [r3, #0]
 800221e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002220:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	f383 8810 	msr	PRIMASK, r3
}
 8002228:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	228c      	movs	r2, #140	@ 0x8c
 800222e:	2120      	movs	r1, #32
 8002230:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2200      	movs	r2, #0
 8002236:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2200      	movs	r2, #0
 800223c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800223e:	46c0      	nop			@ (mov r8, r8)
 8002240:	46bd      	mov	sp, r7
 8002242:	b00e      	add	sp, #56	@ 0x38
 8002244:	bd80      	pop	{r7, pc}
 8002246:	46c0      	nop			@ (mov r8, r8)
 8002248:	fffffedf 	.word	0xfffffedf
 800224c:	effffffe 	.word	0xeffffffe

08002250 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b084      	sub	sp, #16
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2284      	movs	r2, #132	@ 0x84
 800225c:	5c9b      	ldrb	r3, [r3, r2]
 800225e:	2b01      	cmp	r3, #1
 8002260:	d101      	bne.n	8002266 <HAL_UARTEx_DisableFifoMode+0x16>
 8002262:	2302      	movs	r3, #2
 8002264:	e027      	b.n	80022b6 <HAL_UARTEx_DisableFifoMode+0x66>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2284      	movs	r2, #132	@ 0x84
 800226a:	2101      	movs	r1, #1
 800226c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2288      	movs	r2, #136	@ 0x88
 8002272:	2124      	movs	r1, #36	@ 0x24
 8002274:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2101      	movs	r1, #1
 800228a:	438a      	bics	r2, r1
 800228c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	4a0b      	ldr	r2, [pc, #44]	@ (80022c0 <HAL_UARTEx_DisableFifoMode+0x70>)
 8002292:	4013      	ands	r3, r2
 8002294:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2200      	movs	r2, #0
 800229a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	68fa      	ldr	r2, [r7, #12]
 80022a2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2288      	movs	r2, #136	@ 0x88
 80022a8:	2120      	movs	r1, #32
 80022aa:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2284      	movs	r2, #132	@ 0x84
 80022b0:	2100      	movs	r1, #0
 80022b2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80022b4:	2300      	movs	r3, #0
}
 80022b6:	0018      	movs	r0, r3
 80022b8:	46bd      	mov	sp, r7
 80022ba:	b004      	add	sp, #16
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	46c0      	nop			@ (mov r8, r8)
 80022c0:	dfffffff 	.word	0xdfffffff

080022c4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b084      	sub	sp, #16
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2284      	movs	r2, #132	@ 0x84
 80022d2:	5c9b      	ldrb	r3, [r3, r2]
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d101      	bne.n	80022dc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80022d8:	2302      	movs	r3, #2
 80022da:	e02e      	b.n	800233a <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2284      	movs	r2, #132	@ 0x84
 80022e0:	2101      	movs	r1, #1
 80022e2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2288      	movs	r2, #136	@ 0x88
 80022e8:	2124      	movs	r1, #36	@ 0x24
 80022ea:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	2101      	movs	r1, #1
 8002300:	438a      	bics	r2, r1
 8002302:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	00db      	lsls	r3, r3, #3
 800230c:	08d9      	lsrs	r1, r3, #3
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	683a      	ldr	r2, [r7, #0]
 8002314:	430a      	orrs	r2, r1
 8002316:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	0018      	movs	r0, r3
 800231c:	f000 f854 	bl	80023c8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	68fa      	ldr	r2, [r7, #12]
 8002326:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2288      	movs	r2, #136	@ 0x88
 800232c:	2120      	movs	r1, #32
 800232e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2284      	movs	r2, #132	@ 0x84
 8002334:	2100      	movs	r1, #0
 8002336:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002338:	2300      	movs	r3, #0
}
 800233a:	0018      	movs	r0, r3
 800233c:	46bd      	mov	sp, r7
 800233e:	b004      	add	sp, #16
 8002340:	bd80      	pop	{r7, pc}
	...

08002344 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b084      	sub	sp, #16
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2284      	movs	r2, #132	@ 0x84
 8002352:	5c9b      	ldrb	r3, [r3, r2]
 8002354:	2b01      	cmp	r3, #1
 8002356:	d101      	bne.n	800235c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8002358:	2302      	movs	r3, #2
 800235a:	e02f      	b.n	80023bc <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2284      	movs	r2, #132	@ 0x84
 8002360:	2101      	movs	r1, #1
 8002362:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2288      	movs	r2, #136	@ 0x88
 8002368:	2124      	movs	r1, #36	@ 0x24
 800236a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	2101      	movs	r1, #1
 8002380:	438a      	bics	r2, r1
 8002382:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	4a0e      	ldr	r2, [pc, #56]	@ (80023c4 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800238c:	4013      	ands	r3, r2
 800238e:	0019      	movs	r1, r3
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	683a      	ldr	r2, [r7, #0]
 8002396:	430a      	orrs	r2, r1
 8002398:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	0018      	movs	r0, r3
 800239e:	f000 f813 	bl	80023c8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	68fa      	ldr	r2, [r7, #12]
 80023a8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2288      	movs	r2, #136	@ 0x88
 80023ae:	2120      	movs	r1, #32
 80023b0:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2284      	movs	r2, #132	@ 0x84
 80023b6:	2100      	movs	r1, #0
 80023b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80023ba:	2300      	movs	r3, #0
}
 80023bc:	0018      	movs	r0, r3
 80023be:	46bd      	mov	sp, r7
 80023c0:	b004      	add	sp, #16
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	f1ffffff 	.word	0xf1ffffff

080023c8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80023c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023ca:	b085      	sub	sp, #20
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d108      	bne.n	80023ea <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	226a      	movs	r2, #106	@ 0x6a
 80023dc:	2101      	movs	r1, #1
 80023de:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2268      	movs	r2, #104	@ 0x68
 80023e4:	2101      	movs	r1, #1
 80023e6:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80023e8:	e043      	b.n	8002472 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80023ea:	260f      	movs	r6, #15
 80023ec:	19bb      	adds	r3, r7, r6
 80023ee:	2208      	movs	r2, #8
 80023f0:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80023f2:	200e      	movs	r0, #14
 80023f4:	183b      	adds	r3, r7, r0
 80023f6:	2208      	movs	r2, #8
 80023f8:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	0e5b      	lsrs	r3, r3, #25
 8002402:	b2da      	uxtb	r2, r3
 8002404:	240d      	movs	r4, #13
 8002406:	193b      	adds	r3, r7, r4
 8002408:	2107      	movs	r1, #7
 800240a:	400a      	ands	r2, r1
 800240c:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	0f5b      	lsrs	r3, r3, #29
 8002416:	b2da      	uxtb	r2, r3
 8002418:	250c      	movs	r5, #12
 800241a:	197b      	adds	r3, r7, r5
 800241c:	2107      	movs	r1, #7
 800241e:	400a      	ands	r2, r1
 8002420:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002422:	183b      	adds	r3, r7, r0
 8002424:	781b      	ldrb	r3, [r3, #0]
 8002426:	197a      	adds	r2, r7, r5
 8002428:	7812      	ldrb	r2, [r2, #0]
 800242a:	4914      	ldr	r1, [pc, #80]	@ (800247c <UARTEx_SetNbDataToProcess+0xb4>)
 800242c:	5c8a      	ldrb	r2, [r1, r2]
 800242e:	435a      	muls	r2, r3
 8002430:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8002432:	197b      	adds	r3, r7, r5
 8002434:	781b      	ldrb	r3, [r3, #0]
 8002436:	4a12      	ldr	r2, [pc, #72]	@ (8002480 <UARTEx_SetNbDataToProcess+0xb8>)
 8002438:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800243a:	0019      	movs	r1, r3
 800243c:	f7fd feea 	bl	8000214 <__divsi3>
 8002440:	0003      	movs	r3, r0
 8002442:	b299      	uxth	r1, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	226a      	movs	r2, #106	@ 0x6a
 8002448:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800244a:	19bb      	adds	r3, r7, r6
 800244c:	781b      	ldrb	r3, [r3, #0]
 800244e:	193a      	adds	r2, r7, r4
 8002450:	7812      	ldrb	r2, [r2, #0]
 8002452:	490a      	ldr	r1, [pc, #40]	@ (800247c <UARTEx_SetNbDataToProcess+0xb4>)
 8002454:	5c8a      	ldrb	r2, [r1, r2]
 8002456:	435a      	muls	r2, r3
 8002458:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800245a:	193b      	adds	r3, r7, r4
 800245c:	781b      	ldrb	r3, [r3, #0]
 800245e:	4a08      	ldr	r2, [pc, #32]	@ (8002480 <UARTEx_SetNbDataToProcess+0xb8>)
 8002460:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002462:	0019      	movs	r1, r3
 8002464:	f7fd fed6 	bl	8000214 <__divsi3>
 8002468:	0003      	movs	r3, r0
 800246a:	b299      	uxth	r1, r3
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2268      	movs	r2, #104	@ 0x68
 8002470:	5299      	strh	r1, [r3, r2]
}
 8002472:	46c0      	nop			@ (mov r8, r8)
 8002474:	46bd      	mov	sp, r7
 8002476:	b005      	add	sp, #20
 8002478:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800247a:	46c0      	nop			@ (mov r8, r8)
 800247c:	0800256c 	.word	0x0800256c
 8002480:	08002574 	.word	0x08002574

08002484 <memset>:
 8002484:	0003      	movs	r3, r0
 8002486:	1882      	adds	r2, r0, r2
 8002488:	4293      	cmp	r3, r2
 800248a:	d100      	bne.n	800248e <memset+0xa>
 800248c:	4770      	bx	lr
 800248e:	7019      	strb	r1, [r3, #0]
 8002490:	3301      	adds	r3, #1
 8002492:	e7f9      	b.n	8002488 <memset+0x4>

08002494 <__libc_init_array>:
 8002494:	b570      	push	{r4, r5, r6, lr}
 8002496:	2600      	movs	r6, #0
 8002498:	4c0c      	ldr	r4, [pc, #48]	@ (80024cc <__libc_init_array+0x38>)
 800249a:	4d0d      	ldr	r5, [pc, #52]	@ (80024d0 <__libc_init_array+0x3c>)
 800249c:	1b64      	subs	r4, r4, r5
 800249e:	10a4      	asrs	r4, r4, #2
 80024a0:	42a6      	cmp	r6, r4
 80024a2:	d109      	bne.n	80024b8 <__libc_init_array+0x24>
 80024a4:	2600      	movs	r6, #0
 80024a6:	f000 f819 	bl	80024dc <_init>
 80024aa:	4c0a      	ldr	r4, [pc, #40]	@ (80024d4 <__libc_init_array+0x40>)
 80024ac:	4d0a      	ldr	r5, [pc, #40]	@ (80024d8 <__libc_init_array+0x44>)
 80024ae:	1b64      	subs	r4, r4, r5
 80024b0:	10a4      	asrs	r4, r4, #2
 80024b2:	42a6      	cmp	r6, r4
 80024b4:	d105      	bne.n	80024c2 <__libc_init_array+0x2e>
 80024b6:	bd70      	pop	{r4, r5, r6, pc}
 80024b8:	00b3      	lsls	r3, r6, #2
 80024ba:	58eb      	ldr	r3, [r5, r3]
 80024bc:	4798      	blx	r3
 80024be:	3601      	adds	r6, #1
 80024c0:	e7ee      	b.n	80024a0 <__libc_init_array+0xc>
 80024c2:	00b3      	lsls	r3, r6, #2
 80024c4:	58eb      	ldr	r3, [r5, r3]
 80024c6:	4798      	blx	r3
 80024c8:	3601      	adds	r6, #1
 80024ca:	e7f2      	b.n	80024b2 <__libc_init_array+0x1e>
 80024cc:	0800257c 	.word	0x0800257c
 80024d0:	0800257c 	.word	0x0800257c
 80024d4:	08002580 	.word	0x08002580
 80024d8:	0800257c 	.word	0x0800257c

080024dc <_init>:
 80024dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024de:	46c0      	nop			@ (mov r8, r8)
 80024e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024e2:	bc08      	pop	{r3}
 80024e4:	469e      	mov	lr, r3
 80024e6:	4770      	bx	lr

080024e8 <_fini>:
 80024e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024ea:	46c0      	nop			@ (mov r8, r8)
 80024ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024ee:	bc08      	pop	{r3}
 80024f0:	469e      	mov	lr, r3
 80024f2:	4770      	bx	lr
