<profile>

<section name = "Vitis HLS Report for 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4'" level="0">
<item name = "Date">Thu May 29 09:36:59 2025
</item>
<item name = "Version">2023.2.2 (Build 4101106 on Feb  9 2024)</item>
<item name = "Project">hw</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.670 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_104_1_VITIS_LOOP_105_2">?, ?, 4, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1237, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 20, -</column>
<column name="Memory">0, -, 256, 40, 0</column>
<column name="Multiplexer">-, -, -, 219, -</column>
<column name="Register">-, -, 453, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_9_2_32_1_1_U512">sparsemux_9_2_32_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="inputBuf_U">ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBrcU, 0, 64, 10, 0, 20, 32, 1, 640</column>
<column name="inputBuf_1_U">ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBrcU, 0, 64, 10, 0, 20, 32, 1, 640</column>
<column name="inputBuf_2_U">ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBrcU, 0, 64, 10, 0, 20, 32, 1, 640</column>
<column name="inputBuf_3_U">ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBrcU, 0, 64, 10, 0, 20, 32, 1, 640</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln104_fu_396_p2">+, 0, 0, 48, 41, 1</column>
<column name="add_ln105_fu_408_p2">+, 0, 0, 14, 9, 1</column>
<column name="add_ln124_2_fu_498_p2">+, 0, 0, 10, 2, 2</column>
<column name="add_ln128_fu_512_p2">+, 0, 0, 11, 3, 3</column>
<column name="count_simd_2_fu_540_p2">+, 0, 0, 39, 32, 1</column>
<column name="counter_internal_block_5_fu_739_p2">+, 0, 0, 39, 32, 1</column>
<column name="current_line_in_block_fu_526_p2">+, 0, 0, 13, 5, 5</column>
<column name="grp_fu_285_p2">+, 0, 0, 39, 32, 1</column>
<column name="grp_fu_297_p2">+, 0, 0, 39, 32, 1</column>
<column name="grp_fu_302_p2">+, 0, 0, 39, 32, 1</column>
<column name="inp_5_fu_764_p2">+, 0, 0, 39, 32, 1</column>
<column name="k_x_2_fu_557_p2">+, 0, 0, 39, 32, 1</column>
<column name="k_y_2_fu_488_p2">+, 0, 0, 39, 32, 1</column>
<column name="ofm_x_2_fu_603_p2">+, 0, 0, 39, 32, 1</column>
<column name="ofm_y_3_fu_638_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln153_fu_703_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter4">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_728">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_732">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_735">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_738">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_741">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_744">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state3_pp0_iter2_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state4_pp0_iter3_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op170_load_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op175_read_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op181_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op183_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op185_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op187_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op195_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op197_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op199_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op201_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op203_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op81_load_state3">and, 0, 0, 2, 1, 1</column>
<column name="grp_fu_291_p2">icmp, 0, 0, 39, 32, 5</column>
<column name="grp_fu_307_p2">icmp, 0, 0, 39, 32, 3</column>
<column name="icmp_ln104_fu_391_p2">icmp, 0, 0, 48, 41, 41</column>
<column name="icmp_ln105_fu_402_p2">icmp, 0, 0, 14, 9, 9</column>
<column name="icmp_ln107_fu_464_p2">icmp, 0, 0, 39, 32, 6</column>
<column name="icmp_ln123_fu_470_p2">icmp, 0, 0, 39, 32, 7</column>
<column name="icmp_ln132_fu_546_p2">icmp, 0, 0, 39, 32, 3</column>
<column name="icmp_ln135_fu_563_p2">icmp, 0, 0, 39, 32, 2</column>
<column name="icmp_ln138_fu_579_p2">icmp, 0, 0, 39, 32, 2</column>
<column name="icmp_ln141_fu_609_p2">icmp, 0, 0, 39, 32, 2</column>
<column name="icmp_ln144_fu_644_p2">icmp, 0, 0, 39, 32, 2</column>
<column name="icmp_ln153_2_fu_697_p2">icmp, 0, 0, 39, 32, 3</column>
<column name="icmp_ln153_fu_691_p2">icmp, 0, 0, 39, 32, 5</column>
<column name="icmp_ln172_fu_745_p2">icmp, 0, 0, 39, 32, 7</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter3">or, 0, 0, 2, 1, 1</column>
<column name="counter_internal_block_6_fu_751_p3">select, 0, 0, 32, 1, 1</column>
<column name="grp_fu_313_p3">select, 0, 0, 32, 1, 1</column>
<column name="i_fu_414_p3">select, 0, 0, 9, 1, 1</column>
<column name="inp_6_fu_650_p3">select, 0, 0, 32, 1, 1</column>
<column name="ofm_y_4_fu_658_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln98_fu_448_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="convInp_i24_blk_n">9, 2, 1, 2</column>
<column name="count_simd_fu_108">9, 2, 32, 64</column>
<column name="counter_internal_block_fu_116">9, 2, 32, 64</column>
<column name="current_block_write_6_fu_104">9, 2, 32, 64</column>
<column name="current_line_fu_112">9, 2, 32, 64</column>
<column name="i_011_fu_76">9, 2, 9, 18</column>
<column name="indvar_flatten_fu_80">9, 2, 41, 82</column>
<column name="inp_fu_92">14, 3, 32, 96</column>
<column name="inputBuf_1_address0">14, 3, 5, 15</column>
<column name="inputBuf_2_address0">14, 3, 5, 15</column>
<column name="inputBuf_3_address0">14, 3, 5, 15</column>
<column name="inputBuf_address0">14, 3, 5, 15</column>
<column name="k_x_fu_100">9, 2, 32, 64</column>
<column name="k_y_fu_96">9, 2, 32, 64</column>
<column name="ofm_x_fu_88">9, 2, 32, 64</column>
<column name="ofm_y_fu_84">9, 2, 32, 64</column>
<column name="read_block_fu_72">14, 3, 32, 96</column>
<column name="wa_in_i2214_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln124_2_reg_976">2, 0, 2, 0</column>
<column name="and_ln153_reg_1013">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="count_simd_fu_108">32, 0, 32, 0</column>
<column name="counter_internal_block_fu_116">32, 0, 32, 0</column>
<column name="current_block_write_6_fu_104">32, 0, 32, 0</column>
<column name="current_line_fu_112">32, 0, 32, 0</column>
<column name="i_011_fu_76">9, 0, 9, 0</column>
<column name="icmp_ln104_reg_955">1, 0, 1, 0</column>
<column name="icmp_ln105_reg_959">1, 0, 1, 0</column>
<column name="icmp_ln107_reg_968">1, 0, 1, 0</column>
<column name="icmp_ln107_reg_968_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="icmp_ln123_reg_972">1, 0, 1, 0</column>
<column name="icmp_ln123_reg_972_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_80">41, 0, 41, 0</column>
<column name="inp_fu_92">32, 0, 32, 0</column>
<column name="k_x_fu_100">32, 0, 32, 0</column>
<column name="k_y_fu_96">32, 0, 32, 0</column>
<column name="ofm_x_fu_88">32, 0, 32, 0</column>
<column name="ofm_y_fu_84">32, 0, 32, 0</column>
<column name="p_0_reg_1023">32, 0, 32, 0</column>
<column name="read_block_fu_72">32, 0, 32, 0</column>
<column name="reg_321">32, 0, 32, 0</column>
<column name="trunc_ln98_reg_964">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4, return value</column>
<column name="wa_in_i2214_dout">in, 32, ap_fifo, wa_in_i2214, pointer</column>
<column name="wa_in_i2214_num_data_valid">in, 3, ap_fifo, wa_in_i2214, pointer</column>
<column name="wa_in_i2214_fifo_cap">in, 3, ap_fifo, wa_in_i2214, pointer</column>
<column name="wa_in_i2214_empty_n">in, 1, ap_fifo, wa_in_i2214, pointer</column>
<column name="wa_in_i2214_read">out, 1, ap_fifo, wa_in_i2214, pointer</column>
<column name="convInp_i24_din">out, 32, ap_fifo, convInp_i24, pointer</column>
<column name="convInp_i24_num_data_valid">in, 3, ap_fifo, convInp_i24, pointer</column>
<column name="convInp_i24_fifo_cap">in, 3, ap_fifo, convInp_i24, pointer</column>
<column name="convInp_i24_full_n">in, 1, ap_fifo, convInp_i24, pointer</column>
<column name="convInp_i24_write">out, 1, ap_fifo, convInp_i24, pointer</column>
<column name="bound">in, 41, ap_none, bound, scalar</column>
</table>
</item>
</section>
</profile>
