Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar 11 17:34:38 2020
| Host         : L3714-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sha256_top_timing_summary_routed.rpt -pb sha256_top_timing_summary_routed.pb -rpx sha256_top_timing_summary_routed.rpx -warn_on_violation
| Design       : sha256_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.054        0.000                      0                 2615        0.161        0.000                      0                 2615        3.750        0.000                       0                   801  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.054        0.000                      0                 2615        0.161        0.000                      0                 2615        3.750        0.000                       0                   801  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.054ns  (required time - arrival time)
  Source:                 sha_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_25_25/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.824ns  (logic 2.535ns (23.421%)  route 8.289ns (76.579%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 24.951 - 20.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.897     5.500    sha_inst/clk_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  sha_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.518     6.018 f  sha_inst/i_reg[0]/Q
                         net (fo=327, routed)         1.151     7.169    sha_inst/i_reg_n_0_[0]
    SLICE_X3Y44          LUT1 (Prop_lut1_I0_O)        0.124     7.293 r  sha_inst/W_reg_0_63_0_0_i_10/O
                         net (fo=65, routed)          3.044    10.336    sha_inst/W_reg_0_63_28_28/ADDRB0
    SLICE_X6Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.460 r  sha_inst/W_reg_0_63_28_28/RAMB/O
                         net (fo=8, routed)           1.450    11.911    sha_inst/x4_out[28]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.124    12.035 f  sha_inst/plusOp__2_carry__1_i_16/O
                         net (fo=2, routed)           0.505    12.539    sha_inst/plusOp__2_carry__1_i_16_n_0
    SLICE_X4Y49          LUT5 (Prop_lut5_I3_O)        0.124    12.663 r  sha_inst/plusOp__2_carry__2_i_4/O
                         net (fo=2, routed)           0.706    13.370    sha_inst/plusOp__2_carry__2_i_4_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I0_O)        0.124    13.494 r  sha_inst/plusOp__2_carry__2_i_8/O
                         net (fo=1, routed)           0.000    13.494    sha_inst/plusOp__2_carry__2_i_8_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.026 r  sha_inst/plusOp__2_carry__2/CO[3]
                         net (fo=1, routed)           0.001    14.026    sha_inst/plusOp__2_carry__2_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.140 r  sha_inst/plusOp__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.140    sha_inst/plusOp__2_carry__3_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.254 r  sha_inst/plusOp__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.254    sha_inst/plusOp__2_carry__4_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.588 r  sha_inst/plusOp__2_carry__5/O[1]
                         net (fo=1, routed)           0.570    15.158    sha_inst/plusOp11_out[25]
    SLICE_X5Y50          LUT6 (Prop_lut6_I3_O)        0.303    15.461 r  sha_inst/W_reg_0_63_25_25_i_1/O
                         net (fo=5, routed)           0.862    16.323    sha_inst/W_reg_0_63_25_25/DIA
    SLICE_X10Y50         RAMD64E                                      r  sha_inst/W_reg_0_63_25_25/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.528    24.951    sha_inst/W_reg_0_63_25_25/WCLK
    SLICE_X10Y50         RAMD64E                                      r  sha_inst/W_reg_0_63_25_25/RAMA/CLK
                         clock pessimism              0.187    25.138    
                         clock uncertainty           -0.035    25.102    
    SLICE_X10Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    24.377    sha_inst/W_reg_0_63_25_25/RAMA
  -------------------------------------------------------------------
                         required time                         24.377    
                         arrival time                         -16.323    
  -------------------------------------------------------------------
                         slack                                  8.054    

Slack (MET) :             8.287ns  (required time - arrival time)
  Source:                 sha_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_24_24/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.587ns  (logic 2.419ns (22.848%)  route 8.168ns (77.152%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 24.948 - 20.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.897     5.500    sha_inst/clk_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  sha_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.518     6.018 f  sha_inst/i_reg[0]/Q
                         net (fo=327, routed)         1.151     7.169    sha_inst/i_reg_n_0_[0]
    SLICE_X3Y44          LUT1 (Prop_lut1_I0_O)        0.124     7.293 r  sha_inst/W_reg_0_63_0_0_i_10/O
                         net (fo=65, routed)          3.044    10.336    sha_inst/W_reg_0_63_28_28/ADDRB0
    SLICE_X6Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.460 r  sha_inst/W_reg_0_63_28_28/RAMB/O
                         net (fo=8, routed)           1.450    11.911    sha_inst/x4_out[28]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.124    12.035 f  sha_inst/plusOp__2_carry__1_i_16/O
                         net (fo=2, routed)           0.505    12.539    sha_inst/plusOp__2_carry__1_i_16_n_0
    SLICE_X4Y49          LUT5 (Prop_lut5_I3_O)        0.124    12.663 r  sha_inst/plusOp__2_carry__2_i_4/O
                         net (fo=2, routed)           0.706    13.370    sha_inst/plusOp__2_carry__2_i_4_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I0_O)        0.124    13.494 r  sha_inst/plusOp__2_carry__2_i_8/O
                         net (fo=1, routed)           0.000    13.494    sha_inst/plusOp__2_carry__2_i_8_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.026 r  sha_inst/plusOp__2_carry__2/CO[3]
                         net (fo=1, routed)           0.001    14.026    sha_inst/plusOp__2_carry__2_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.140 r  sha_inst/plusOp__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.140    sha_inst/plusOp__2_carry__3_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.254 r  sha_inst/plusOp__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.254    sha_inst/plusOp__2_carry__4_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.476 r  sha_inst/plusOp__2_carry__5/O[0]
                         net (fo=1, routed)           0.458    14.934    sha_inst/plusOp11_out[24]
    SLICE_X5Y50          LUT6 (Prop_lut6_I3_O)        0.299    15.233 r  sha_inst/W_reg_0_63_24_24_i_1/O
                         net (fo=5, routed)           0.854    16.087    sha_inst/W_reg_0_63_24_24/DIA
    SLICE_X8Y52          RAMD64E                                      r  sha_inst/W_reg_0_63_24_24/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.525    24.948    sha_inst/W_reg_0_63_24_24/WCLK
    SLICE_X8Y52          RAMD64E                                      r  sha_inst/W_reg_0_63_24_24/RAMA/CLK
                         clock pessimism              0.187    25.135    
                         clock uncertainty           -0.035    25.099    
    SLICE_X8Y52          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    24.374    sha_inst/W_reg_0_63_24_24/RAMA
  -------------------------------------------------------------------
                         required time                         24.374    
                         arrival time                         -16.087    
  -------------------------------------------------------------------
                         slack                                  8.287    

Slack (MET) :             8.327ns  (required time - arrival time)
  Source:                 sha_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_31_31/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.551ns  (logic 2.631ns (24.937%)  route 7.920ns (75.063%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 24.951 - 20.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.897     5.500    sha_inst/clk_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  sha_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.518     6.018 f  sha_inst/i_reg[0]/Q
                         net (fo=327, routed)         1.151     7.169    sha_inst/i_reg_n_0_[0]
    SLICE_X3Y44          LUT1 (Prop_lut1_I0_O)        0.124     7.293 r  sha_inst/W_reg_0_63_0_0_i_10/O
                         net (fo=65, routed)          3.044    10.336    sha_inst/W_reg_0_63_28_28/ADDRB0
    SLICE_X6Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.460 r  sha_inst/W_reg_0_63_28_28/RAMB/O
                         net (fo=8, routed)           1.450    11.911    sha_inst/x4_out[28]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.124    12.035 f  sha_inst/plusOp__2_carry__1_i_16/O
                         net (fo=2, routed)           0.505    12.539    sha_inst/plusOp__2_carry__1_i_16_n_0
    SLICE_X4Y49          LUT5 (Prop_lut5_I3_O)        0.124    12.663 r  sha_inst/plusOp__2_carry__2_i_4/O
                         net (fo=2, routed)           0.706    13.370    sha_inst/plusOp__2_carry__2_i_4_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I0_O)        0.124    13.494 r  sha_inst/plusOp__2_carry__2_i_8/O
                         net (fo=1, routed)           0.000    13.494    sha_inst/plusOp__2_carry__2_i_8_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.026 r  sha_inst/plusOp__2_carry__2/CO[3]
                         net (fo=1, routed)           0.001    14.026    sha_inst/plusOp__2_carry__2_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.140 r  sha_inst/plusOp__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.140    sha_inst/plusOp__2_carry__3_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.254 r  sha_inst/plusOp__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.254    sha_inst/plusOp__2_carry__4_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.368 r  sha_inst/plusOp__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.368    sha_inst/plusOp__2_carry__5_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.681 r  sha_inst/plusOp__2_carry__6/O[3]
                         net (fo=1, routed)           0.300    14.981    sha_inst/plusOp11_out[31]
    SLICE_X3Y54          LUT6 (Prop_lut6_I3_O)        0.306    15.287 r  sha_inst/W_reg_0_63_31_31_i_1/O
                         net (fo=5, routed)           0.764    16.050    sha_inst/W_reg_0_63_31_31/DIA
    SLICE_X10Y52         RAMD64E                                      r  sha_inst/W_reg_0_63_31_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.528    24.951    sha_inst/W_reg_0_63_31_31/WCLK
    SLICE_X10Y52         RAMD64E                                      r  sha_inst/W_reg_0_63_31_31/RAMA/CLK
                         clock pessimism              0.187    25.138    
                         clock uncertainty           -0.035    25.102    
    SLICE_X10Y52         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    24.377    sha_inst/W_reg_0_63_31_31/RAMA
  -------------------------------------------------------------------
                         required time                         24.377    
                         arrival time                         -16.050    
  -------------------------------------------------------------------
                         slack                                  8.327    

Slack (MET) :             8.341ns  (required time - arrival time)
  Source:                 sha_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_25_25/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.824ns  (logic 2.535ns (23.421%)  route 8.289ns (76.579%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 24.951 - 20.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.897     5.500    sha_inst/clk_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  sha_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.518     6.018 f  sha_inst/i_reg[0]/Q
                         net (fo=327, routed)         1.151     7.169    sha_inst/i_reg_n_0_[0]
    SLICE_X3Y44          LUT1 (Prop_lut1_I0_O)        0.124     7.293 r  sha_inst/W_reg_0_63_0_0_i_10/O
                         net (fo=65, routed)          3.044    10.336    sha_inst/W_reg_0_63_28_28/ADDRB0
    SLICE_X6Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.460 r  sha_inst/W_reg_0_63_28_28/RAMB/O
                         net (fo=8, routed)           1.450    11.911    sha_inst/x4_out[28]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.124    12.035 f  sha_inst/plusOp__2_carry__1_i_16/O
                         net (fo=2, routed)           0.505    12.539    sha_inst/plusOp__2_carry__1_i_16_n_0
    SLICE_X4Y49          LUT5 (Prop_lut5_I3_O)        0.124    12.663 r  sha_inst/plusOp__2_carry__2_i_4/O
                         net (fo=2, routed)           0.706    13.370    sha_inst/plusOp__2_carry__2_i_4_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I0_O)        0.124    13.494 r  sha_inst/plusOp__2_carry__2_i_8/O
                         net (fo=1, routed)           0.000    13.494    sha_inst/plusOp__2_carry__2_i_8_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.026 r  sha_inst/plusOp__2_carry__2/CO[3]
                         net (fo=1, routed)           0.001    14.026    sha_inst/plusOp__2_carry__2_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.140 r  sha_inst/plusOp__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.140    sha_inst/plusOp__2_carry__3_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.254 r  sha_inst/plusOp__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.254    sha_inst/plusOp__2_carry__4_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.588 r  sha_inst/plusOp__2_carry__5/O[1]
                         net (fo=1, routed)           0.570    15.158    sha_inst/plusOp11_out[25]
    SLICE_X5Y50          LUT6 (Prop_lut6_I3_O)        0.303    15.461 r  sha_inst/W_reg_0_63_25_25_i_1/O
                         net (fo=5, routed)           0.862    16.323    sha_inst/W_reg_0_63_25_25/DIC
    SLICE_X10Y50         RAMD64E                                      r  sha_inst/W_reg_0_63_25_25/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.528    24.951    sha_inst/W_reg_0_63_25_25/WCLK
    SLICE_X10Y50         RAMD64E                                      r  sha_inst/W_reg_0_63_25_25/RAMC/CLK
                         clock pessimism              0.187    25.138    
                         clock uncertainty           -0.035    25.102    
    SLICE_X10Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    24.664    sha_inst/W_reg_0_63_25_25/RAMC
  -------------------------------------------------------------------
                         required time                         24.664    
                         arrival time                         -16.323    
  -------------------------------------------------------------------
                         slack                                  8.341    

Slack (MET) :             8.342ns  (required time - arrival time)
  Source:                 sha_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_25_25/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.824ns  (logic 2.535ns (23.421%)  route 8.289ns (76.579%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 24.951 - 20.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.897     5.500    sha_inst/clk_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  sha_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.518     6.018 f  sha_inst/i_reg[0]/Q
                         net (fo=327, routed)         1.151     7.169    sha_inst/i_reg_n_0_[0]
    SLICE_X3Y44          LUT1 (Prop_lut1_I0_O)        0.124     7.293 r  sha_inst/W_reg_0_63_0_0_i_10/O
                         net (fo=65, routed)          3.044    10.336    sha_inst/W_reg_0_63_28_28/ADDRB0
    SLICE_X6Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.460 r  sha_inst/W_reg_0_63_28_28/RAMB/O
                         net (fo=8, routed)           1.450    11.911    sha_inst/x4_out[28]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.124    12.035 f  sha_inst/plusOp__2_carry__1_i_16/O
                         net (fo=2, routed)           0.505    12.539    sha_inst/plusOp__2_carry__1_i_16_n_0
    SLICE_X4Y49          LUT5 (Prop_lut5_I3_O)        0.124    12.663 r  sha_inst/plusOp__2_carry__2_i_4/O
                         net (fo=2, routed)           0.706    13.370    sha_inst/plusOp__2_carry__2_i_4_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I0_O)        0.124    13.494 r  sha_inst/plusOp__2_carry__2_i_8/O
                         net (fo=1, routed)           0.000    13.494    sha_inst/plusOp__2_carry__2_i_8_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.026 r  sha_inst/plusOp__2_carry__2/CO[3]
                         net (fo=1, routed)           0.001    14.026    sha_inst/plusOp__2_carry__2_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.140 r  sha_inst/plusOp__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.140    sha_inst/plusOp__2_carry__3_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.254 r  sha_inst/plusOp__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.254    sha_inst/plusOp__2_carry__4_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.588 r  sha_inst/plusOp__2_carry__5/O[1]
                         net (fo=1, routed)           0.570    15.158    sha_inst/plusOp11_out[25]
    SLICE_X5Y50          LUT6 (Prop_lut6_I3_O)        0.303    15.461 r  sha_inst/W_reg_0_63_25_25_i_1/O
                         net (fo=5, routed)           0.862    16.323    sha_inst/W_reg_0_63_25_25/DIB
    SLICE_X10Y50         RAMD64E                                      r  sha_inst/W_reg_0_63_25_25/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.528    24.951    sha_inst/W_reg_0_63_25_25/WCLK
    SLICE_X10Y50         RAMD64E                                      r  sha_inst/W_reg_0_63_25_25/RAMB/CLK
                         clock pessimism              0.187    25.138    
                         clock uncertainty           -0.035    25.102    
    SLICE_X10Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.437    24.665    sha_inst/W_reg_0_63_25_25/RAMB
  -------------------------------------------------------------------
                         required time                         24.665    
                         arrival time                         -16.323    
  -------------------------------------------------------------------
                         slack                                  8.342    

Slack (MET) :             8.345ns  (required time - arrival time)
  Source:                 sha_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_29_29/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.532ns  (logic 2.649ns (25.152%)  route 7.883ns (74.848%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 24.950 - 20.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.897     5.500    sha_inst/clk_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  sha_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.518     6.018 f  sha_inst/i_reg[0]/Q
                         net (fo=327, routed)         1.151     7.169    sha_inst/i_reg_n_0_[0]
    SLICE_X3Y44          LUT1 (Prop_lut1_I0_O)        0.124     7.293 r  sha_inst/W_reg_0_63_0_0_i_10/O
                         net (fo=65, routed)          3.044    10.336    sha_inst/W_reg_0_63_28_28/ADDRB0
    SLICE_X6Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.460 r  sha_inst/W_reg_0_63_28_28/RAMB/O
                         net (fo=8, routed)           1.450    11.911    sha_inst/x4_out[28]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.124    12.035 f  sha_inst/plusOp__2_carry__1_i_16/O
                         net (fo=2, routed)           0.505    12.539    sha_inst/plusOp__2_carry__1_i_16_n_0
    SLICE_X4Y49          LUT5 (Prop_lut5_I3_O)        0.124    12.663 r  sha_inst/plusOp__2_carry__2_i_4/O
                         net (fo=2, routed)           0.706    13.370    sha_inst/plusOp__2_carry__2_i_4_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I0_O)        0.124    13.494 r  sha_inst/plusOp__2_carry__2_i_8/O
                         net (fo=1, routed)           0.000    13.494    sha_inst/plusOp__2_carry__2_i_8_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.026 r  sha_inst/plusOp__2_carry__2/CO[3]
                         net (fo=1, routed)           0.001    14.026    sha_inst/plusOp__2_carry__2_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.140 r  sha_inst/plusOp__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.140    sha_inst/plusOp__2_carry__3_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.254 r  sha_inst/plusOp__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.254    sha_inst/plusOp__2_carry__4_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.368 r  sha_inst/plusOp__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.368    sha_inst/plusOp__2_carry__5_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.702 r  sha_inst/plusOp__2_carry__6/O[1]
                         net (fo=1, routed)           0.289    14.991    sha_inst/plusOp11_out[29]
    SLICE_X1Y53          LUT6 (Prop_lut6_I3_O)        0.303    15.294 r  sha_inst/W_reg_0_63_29_29_i_1/O
                         net (fo=5, routed)           0.737    16.031    sha_inst/W_reg_0_63_29_29/DIA
    SLICE_X10Y53         RAMD64E                                      r  sha_inst/W_reg_0_63_29_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.527    24.950    sha_inst/W_reg_0_63_29_29/WCLK
    SLICE_X10Y53         RAMD64E                                      r  sha_inst/W_reg_0_63_29_29/RAMA/CLK
                         clock pessimism              0.187    25.137    
                         clock uncertainty           -0.035    25.101    
    SLICE_X10Y53         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    24.376    sha_inst/W_reg_0_63_29_29/RAMA
  -------------------------------------------------------------------
                         required time                         24.376    
                         arrival time                         -16.031    
  -------------------------------------------------------------------
                         slack                                  8.345    

Slack (MET) :             8.376ns  (required time - arrival time)
  Source:                 sha_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_27_27/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.497ns  (logic 2.517ns (23.978%)  route 7.980ns (76.022%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 24.947 - 20.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.897     5.500    sha_inst/clk_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  sha_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.518     6.018 f  sha_inst/i_reg[0]/Q
                         net (fo=327, routed)         1.151     7.169    sha_inst/i_reg_n_0_[0]
    SLICE_X3Y44          LUT1 (Prop_lut1_I0_O)        0.124     7.293 r  sha_inst/W_reg_0_63_0_0_i_10/O
                         net (fo=65, routed)          3.044    10.336    sha_inst/W_reg_0_63_28_28/ADDRB0
    SLICE_X6Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.460 r  sha_inst/W_reg_0_63_28_28/RAMB/O
                         net (fo=8, routed)           1.450    11.911    sha_inst/x4_out[28]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.124    12.035 f  sha_inst/plusOp__2_carry__1_i_16/O
                         net (fo=2, routed)           0.505    12.539    sha_inst/plusOp__2_carry__1_i_16_n_0
    SLICE_X4Y49          LUT5 (Prop_lut5_I3_O)        0.124    12.663 r  sha_inst/plusOp__2_carry__2_i_4/O
                         net (fo=2, routed)           0.706    13.370    sha_inst/plusOp__2_carry__2_i_4_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I0_O)        0.124    13.494 r  sha_inst/plusOp__2_carry__2_i_8/O
                         net (fo=1, routed)           0.000    13.494    sha_inst/plusOp__2_carry__2_i_8_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.026 r  sha_inst/plusOp__2_carry__2/CO[3]
                         net (fo=1, routed)           0.001    14.026    sha_inst/plusOp__2_carry__2_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.140 r  sha_inst/plusOp__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.140    sha_inst/plusOp__2_carry__3_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.254 r  sha_inst/plusOp__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.254    sha_inst/plusOp__2_carry__4_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.567 r  sha_inst/plusOp__2_carry__5/O[3]
                         net (fo=1, routed)           0.411    14.978    sha_inst/plusOp11_out[27]
    SLICE_X3Y54          LUT6 (Prop_lut6_I3_O)        0.306    15.284 r  sha_inst/W_reg_0_63_27_27_i_1/O
                         net (fo=5, routed)           0.713    15.997    sha_inst/W_reg_0_63_27_27/DIA
    SLICE_X8Y53          RAMD64E                                      r  sha_inst/W_reg_0_63_27_27/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.524    24.947    sha_inst/W_reg_0_63_27_27/WCLK
    SLICE_X8Y53          RAMD64E                                      r  sha_inst/W_reg_0_63_27_27/RAMA/CLK
                         clock pessimism              0.187    25.134    
                         clock uncertainty           -0.035    25.098    
    SLICE_X8Y53          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    24.373    sha_inst/W_reg_0_63_27_27/RAMA
  -------------------------------------------------------------------
                         required time                         24.373    
                         arrival time                         -15.997    
  -------------------------------------------------------------------
                         slack                                  8.376    

Slack (MET) :             8.404ns  (required time - arrival time)
  Source:                 sha_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_26_26/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.473ns  (logic 2.439ns (23.288%)  route 8.034ns (76.712%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 24.951 - 20.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.897     5.500    sha_inst/clk_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  sha_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.518     6.018 f  sha_inst/i_reg[0]/Q
                         net (fo=327, routed)         1.151     7.169    sha_inst/i_reg_n_0_[0]
    SLICE_X3Y44          LUT1 (Prop_lut1_I0_O)        0.124     7.293 r  sha_inst/W_reg_0_63_0_0_i_10/O
                         net (fo=65, routed)          3.044    10.336    sha_inst/W_reg_0_63_28_28/ADDRB0
    SLICE_X6Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.460 r  sha_inst/W_reg_0_63_28_28/RAMB/O
                         net (fo=8, routed)           1.450    11.911    sha_inst/x4_out[28]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.124    12.035 f  sha_inst/plusOp__2_carry__1_i_16/O
                         net (fo=2, routed)           0.505    12.539    sha_inst/plusOp__2_carry__1_i_16_n_0
    SLICE_X4Y49          LUT5 (Prop_lut5_I3_O)        0.124    12.663 r  sha_inst/plusOp__2_carry__2_i_4/O
                         net (fo=2, routed)           0.706    13.370    sha_inst/plusOp__2_carry__2_i_4_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I0_O)        0.124    13.494 r  sha_inst/plusOp__2_carry__2_i_8/O
                         net (fo=1, routed)           0.000    13.494    sha_inst/plusOp__2_carry__2_i_8_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.026 r  sha_inst/plusOp__2_carry__2/CO[3]
                         net (fo=1, routed)           0.001    14.026    sha_inst/plusOp__2_carry__2_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.140 r  sha_inst/plusOp__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.140    sha_inst/plusOp__2_carry__3_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.254 r  sha_inst/plusOp__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.254    sha_inst/plusOp__2_carry__4_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.493 r  sha_inst/plusOp__2_carry__5/O[2]
                         net (fo=1, routed)           0.439    14.932    sha_inst/plusOp11_out[26]
    SLICE_X4Y53          LUT6 (Prop_lut6_I3_O)        0.302    15.234 r  sha_inst/W_reg_0_63_26_26_i_1/O
                         net (fo=5, routed)           0.739    15.973    sha_inst/W_reg_0_63_26_26/DIA
    SLICE_X10Y51         RAMD64E                                      r  sha_inst/W_reg_0_63_26_26/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.528    24.951    sha_inst/W_reg_0_63_26_26/WCLK
    SLICE_X10Y51         RAMD64E                                      r  sha_inst/W_reg_0_63_26_26/RAMA/CLK
                         clock pessimism              0.187    25.138    
                         clock uncertainty           -0.035    25.102    
    SLICE_X10Y51         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    24.377    sha_inst/W_reg_0_63_26_26/RAMA
  -------------------------------------------------------------------
                         required time                         24.377    
                         arrival time                         -15.973    
  -------------------------------------------------------------------
                         slack                                  8.404    

Slack (MET) :             8.466ns  (required time - arrival time)
  Source:                 sha_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_19_19/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.408ns  (logic 2.289ns (21.992%)  route 8.119ns (78.008%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 24.948 - 20.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.897     5.500    sha_inst/clk_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  sha_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.518     6.018 f  sha_inst/i_reg[0]/Q
                         net (fo=327, routed)         1.151     7.169    sha_inst/i_reg_n_0_[0]
    SLICE_X3Y44          LUT1 (Prop_lut1_I0_O)        0.124     7.293 r  sha_inst/W_reg_0_63_0_0_i_10/O
                         net (fo=65, routed)          3.044    10.336    sha_inst/W_reg_0_63_28_28/ADDRB0
    SLICE_X6Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.460 r  sha_inst/W_reg_0_63_28_28/RAMB/O
                         net (fo=8, routed)           1.450    11.911    sha_inst/x4_out[28]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.124    12.035 f  sha_inst/plusOp__2_carry__1_i_16/O
                         net (fo=2, routed)           0.505    12.539    sha_inst/plusOp__2_carry__1_i_16_n_0
    SLICE_X4Y49          LUT5 (Prop_lut5_I3_O)        0.124    12.663 r  sha_inst/plusOp__2_carry__2_i_4/O
                         net (fo=2, routed)           0.706    13.370    sha_inst/plusOp__2_carry__2_i_4_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I0_O)        0.124    13.494 r  sha_inst/plusOp__2_carry__2_i_8/O
                         net (fo=1, routed)           0.000    13.494    sha_inst/plusOp__2_carry__2_i_8_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.026 r  sha_inst/plusOp__2_carry__2/CO[3]
                         net (fo=1, routed)           0.001    14.026    sha_inst/plusOp__2_carry__2_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.339 r  sha_inst/plusOp__2_carry__3/O[3]
                         net (fo=1, routed)           0.480    14.819    sha_inst/plusOp11_out[19]
    SLICE_X1Y50          LUT6 (Prop_lut6_I3_O)        0.306    15.125 r  sha_inst/W_reg_0_63_19_19_i_1/O
                         net (fo=5, routed)           0.783    15.908    sha_inst/W_reg_0_63_19_19/DIA
    SLICE_X8Y50          RAMD64E                                      r  sha_inst/W_reg_0_63_19_19/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.525    24.948    sha_inst/W_reg_0_63_19_19/WCLK
    SLICE_X8Y50          RAMD64E                                      r  sha_inst/W_reg_0_63_19_19/RAMA/CLK
                         clock pessimism              0.187    25.135    
                         clock uncertainty           -0.035    25.099    
    SLICE_X8Y50          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    24.374    sha_inst/W_reg_0_63_19_19/RAMA
  -------------------------------------------------------------------
                         required time                         24.374    
                         arrival time                         -15.908    
  -------------------------------------------------------------------
                         slack                                  8.466    

Slack (MET) :             8.527ns  (required time - arrival time)
  Source:                 sha_inst/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_0_63_23_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.426ns  (logic 2.403ns (23.048%)  route 8.023ns (76.952%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 25.026 - 20.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.897     5.500    sha_inst/clk_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  sha_inst/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.518     6.018 f  sha_inst/i_reg[0]/Q
                         net (fo=327, routed)         1.151     7.169    sha_inst/i_reg_n_0_[0]
    SLICE_X3Y44          LUT1 (Prop_lut1_I0_O)        0.124     7.293 r  sha_inst/W_reg_0_63_0_0_i_10/O
                         net (fo=65, routed)          3.044    10.336    sha_inst/W_reg_0_63_28_28/ADDRB0
    SLICE_X6Y54          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.460 r  sha_inst/W_reg_0_63_28_28/RAMB/O
                         net (fo=8, routed)           1.450    11.911    sha_inst/x4_out[28]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.124    12.035 f  sha_inst/plusOp__2_carry__1_i_16/O
                         net (fo=2, routed)           0.505    12.539    sha_inst/plusOp__2_carry__1_i_16_n_0
    SLICE_X4Y49          LUT5 (Prop_lut5_I3_O)        0.124    12.663 r  sha_inst/plusOp__2_carry__2_i_4/O
                         net (fo=2, routed)           0.706    13.370    sha_inst/plusOp__2_carry__2_i_4_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I0_O)        0.124    13.494 r  sha_inst/plusOp__2_carry__2_i_8/O
                         net (fo=1, routed)           0.000    13.494    sha_inst/plusOp__2_carry__2_i_8_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.026 r  sha_inst/plusOp__2_carry__2/CO[3]
                         net (fo=1, routed)           0.001    14.026    sha_inst/plusOp__2_carry__2_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.140 r  sha_inst/plusOp__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.140    sha_inst/plusOp__2_carry__3_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.453 r  sha_inst/plusOp__2_carry__4/O[3]
                         net (fo=1, routed)           0.547    15.000    sha_inst/plusOp11_out[23]
    SLICE_X3Y54          LUT6 (Prop_lut6_I3_O)        0.306    15.306 r  sha_inst/W_reg_0_63_23_23_i_1/O
                         net (fo=5, routed)           0.620    15.926    sha_inst/W_reg_0_63_23_23/DIA
    SLICE_X6Y53          RAMD64E                                      r  sha_inst/W_reg_0_63_23_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.603    25.026    sha_inst/W_reg_0_63_23_23/WCLK
    SLICE_X6Y53          RAMD64E                                      r  sha_inst/W_reg_0_63_23_23/RAMA/CLK
                         clock pessimism              0.187    25.213    
                         clock uncertainty           -0.035    25.177    
    SLICE_X6Y53          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    24.452    sha_inst/W_reg_0_63_23_23/RAMA
  -------------------------------------------------------------------
                         required time                         24.452    
                         arrival time                         -15.926    
  -------------------------------------------------------------------
                         slack                                  8.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 sha_inst/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_r4_0_63_12_14/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.141ns (20.965%)  route 0.532ns (79.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.667     1.587    sha_inst/clk_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  sha_inst/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141     1.728 r  sha_inst/i_reg[1]/Q
                         net (fo=298, routed)         0.532     2.259    sha_inst/W_reg_r4_0_63_12_14/ADDRD1
    SLICE_X6Y50          RAMD64E                                      r  sha_inst/W_reg_r4_0_63_12_14/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.875     2.040    sha_inst/W_reg_r4_0_63_12_14/WCLK
    SLICE_X6Y50          RAMD64E                                      r  sha_inst/W_reg_r4_0_63_12_14/RAMA/CLK
                         clock pessimism             -0.250     1.789    
    SLICE_X6Y50          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.098    sha_inst/W_reg_r4_0_63_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 sha_inst/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_r4_0_63_12_14/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.141ns (20.965%)  route 0.532ns (79.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.667     1.587    sha_inst/clk_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  sha_inst/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141     1.728 r  sha_inst/i_reg[1]/Q
                         net (fo=298, routed)         0.532     2.259    sha_inst/W_reg_r4_0_63_12_14/ADDRD1
    SLICE_X6Y50          RAMD64E                                      r  sha_inst/W_reg_r4_0_63_12_14/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.875     2.040    sha_inst/W_reg_r4_0_63_12_14/WCLK
    SLICE_X6Y50          RAMD64E                                      r  sha_inst/W_reg_r4_0_63_12_14/RAMB/CLK
                         clock pessimism             -0.250     1.789    
    SLICE_X6Y50          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.098    sha_inst/W_reg_r4_0_63_12_14/RAMB
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 sha_inst/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_r4_0_63_12_14/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.141ns (20.965%)  route 0.532ns (79.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.667     1.587    sha_inst/clk_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  sha_inst/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141     1.728 r  sha_inst/i_reg[1]/Q
                         net (fo=298, routed)         0.532     2.259    sha_inst/W_reg_r4_0_63_12_14/ADDRD1
    SLICE_X6Y50          RAMD64E                                      r  sha_inst/W_reg_r4_0_63_12_14/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.875     2.040    sha_inst/W_reg_r4_0_63_12_14/WCLK
    SLICE_X6Y50          RAMD64E                                      r  sha_inst/W_reg_r4_0_63_12_14/RAMC/CLK
                         clock pessimism             -0.250     1.789    
    SLICE_X6Y50          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.098    sha_inst/W_reg_r4_0_63_12_14/RAMC
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 sha_inst/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/W_reg_r4_0_63_12_14/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.141ns (20.965%)  route 0.532ns (79.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.667     1.587    sha_inst/clk_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  sha_inst/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141     1.728 r  sha_inst/i_reg[1]/Q
                         net (fo=298, routed)         0.532     2.259    sha_inst/W_reg_r4_0_63_12_14/ADDRD1
    SLICE_X6Y50          RAMD64E                                      r  sha_inst/W_reg_r4_0_63_12_14/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.875     2.040    sha_inst/W_reg_r4_0_63_12_14/WCLK
    SLICE_X6Y50          RAMD64E                                      r  sha_inst/W_reg_r4_0_63_12_14/RAMD/CLK
                         clock pessimism             -0.250     1.789    
    SLICE_X6Y50          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.098    sha_inst/W_reg_r4_0_63_12_14/RAMD
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sha_inst/Hash_reg[1][28]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/b_reg[28]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.190ns (66.022%)  route 0.098ns (33.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.639     1.559    sha_inst/clk_IBUF_BUFG
    SLICE_X18Y42         FDPE                                         r  sha_inst/Hash_reg[1][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.700 r  sha_inst/Hash_reg[1][28]/Q
                         net (fo=2, routed)           0.098     1.798    sha_inst/Hash_reg[1]_0[28]
    SLICE_X19Y42         LUT3 (Prop_lut3_I2_O)        0.049     1.847 r  sha_inst/b[28]_i_1/O
                         net (fo=1, routed)           0.000     1.847    sha_inst/b[28]_i_1_n_0
    SLICE_X19Y42         FDPE                                         r  sha_inst/b_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.915     2.080    sha_inst/clk_IBUF_BUFG
    SLICE_X19Y42         FDPE                                         r  sha_inst/b_reg[28]/C
                         clock pessimism             -0.508     1.572    
    SLICE_X19Y42         FDPE (Hold_fdpe_C_D)         0.107     1.679    sha_inst/b_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sha_inst/Hash_reg[1][31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/b_reg[31]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.192ns (66.658%)  route 0.096ns (33.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.639     1.559    sha_inst/clk_IBUF_BUFG
    SLICE_X18Y42         FDPE                                         r  sha_inst/Hash_reg[1][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.700 r  sha_inst/Hash_reg[1][31]/Q
                         net (fo=2, routed)           0.096     1.796    sha_inst/Hash_reg[1]_0[31]
    SLICE_X19Y42         LUT3 (Prop_lut3_I2_O)        0.051     1.847 r  sha_inst/b[31]_i_2/O
                         net (fo=1, routed)           0.000     1.847    sha_inst/b[31]_i_2_n_0
    SLICE_X19Y42         FDPE                                         r  sha_inst/b_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.915     2.080    sha_inst/clk_IBUF_BUFG
    SLICE_X19Y42         FDPE                                         r  sha_inst/b_reg[31]/C
                         clock pessimism             -0.508     1.572    
    SLICE_X19Y42         FDPE (Hold_fdpe_C_D)         0.107     1.679    sha_inst/b_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sha_inst/Hash_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/b_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.949%)  route 0.096ns (34.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.636     1.556    sha_inst/clk_IBUF_BUFG
    SLICE_X18Y35         FDCE                                         r  sha_inst/Hash_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  sha_inst/Hash_reg[1][3]/Q
                         net (fo=2, routed)           0.096     1.793    sha_inst/Hash_reg[1]_0[3]
    SLICE_X19Y35         LUT3 (Prop_lut3_I2_O)        0.045     1.838 r  sha_inst/b[3]_i_1/O
                         net (fo=1, routed)           0.000     1.838    sha_inst/b[3]_i_1_n_0
    SLICE_X19Y35         FDCE                                         r  sha_inst/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.911     2.076    sha_inst/clk_IBUF_BUFG
    SLICE_X19Y35         FDCE                                         r  sha_inst/b_reg[3]/C
                         clock pessimism             -0.507     1.569    
    SLICE_X19Y35         FDCE (Hold_fdce_C_D)         0.092     1.661    sha_inst/b_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sha_inst/Hash_reg[1][7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/b_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.949%)  route 0.096ns (34.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.636     1.556    sha_inst/clk_IBUF_BUFG
    SLICE_X18Y36         FDPE                                         r  sha_inst/Hash_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.697 r  sha_inst/Hash_reg[1][7]/Q
                         net (fo=2, routed)           0.096     1.793    sha_inst/Hash_reg[1]_0[7]
    SLICE_X19Y36         LUT3 (Prop_lut3_I2_O)        0.045     1.838 r  sha_inst/b[7]_i_1/O
                         net (fo=1, routed)           0.000     1.838    sha_inst/b[7]_i_1_n_0
    SLICE_X19Y36         FDPE                                         r  sha_inst/b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.911     2.076    sha_inst/clk_IBUF_BUFG
    SLICE_X19Y36         FDPE                                         r  sha_inst/b_reg[7]/C
                         clock pessimism             -0.507     1.569    
    SLICE_X19Y36         FDPE (Hold_fdpe_C_D)         0.092     1.661    sha_inst/b_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 sha_inst/f_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/Hash_reg[5][3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.250ns (76.891%)  route 0.075ns (23.109%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.637     1.557    sha_inst/clk_IBUF_BUFG
    SLICE_X11Y34         FDPE                                         r  sha_inst/f_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.698 r  sha_inst/f_reg[3]/Q
                         net (fo=4, routed)           0.075     1.773    sha_inst/f[3]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  sha_inst/Hash[5][0]_i_2/O
                         net (fo=1, routed)           0.000     1.818    sha_inst/Hash[5][0]_i_2_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.882 r  sha_inst/Hash_reg[5][0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    sha_inst/Hash_reg[5][0]_i_1_n_4
    SLICE_X10Y34         FDPE                                         r  sha_inst/Hash_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.910     2.075    sha_inst/clk_IBUF_BUFG
    SLICE_X10Y34         FDPE                                         r  sha_inst/Hash_reg[5][3]/C
                         clock pessimism             -0.505     1.570    
    SLICE_X10Y34         FDPE (Hold_fdpe_C_D)         0.134     1.704    sha_inst/Hash_reg[5][3]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sha_inst/Hash_reg[1][24]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sha_inst/b_reg[24]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.639     1.559    sha_inst/clk_IBUF_BUFG
    SLICE_X18Y41         FDPE                                         r  sha_inst/Hash_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.700 r  sha_inst/Hash_reg[1][24]/Q
                         net (fo=2, routed)           0.098     1.798    sha_inst/Hash_reg[1]_0[24]
    SLICE_X19Y41         LUT3 (Prop_lut3_I2_O)        0.045     1.843 r  sha_inst/b[24]_i_1/O
                         net (fo=1, routed)           0.000     1.843    sha_inst/b[24]_i_1_n_0
    SLICE_X19Y41         FDPE                                         r  sha_inst/b_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.915     2.080    sha_inst/clk_IBUF_BUFG
    SLICE_X19Y41         FDPE                                         r  sha_inst/b_reg[24]/C
                         clock pessimism             -0.508     1.572    
    SLICE_X19Y41         FDPE (Hold_fdpe_C_D)         0.092     1.664    sha_inst/b_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X0Y38     debouncer_inst/counter_reg[0]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X21Y38    sha_inst/Hash_reg[0][14]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X21Y38    sha_inst/Hash_reg[0][15]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X21Y39    sha_inst/Hash_reg[0][16]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X21Y39    sha_inst/Hash_reg[0][17]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X21Y39    sha_inst/Hash_reg[0][18]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X21Y39    sha_inst/Hash_reg[0][19]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X21Y35    sha_inst/Hash_reg[0][1]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X21Y40    sha_inst/Hash_reg[0][20]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X14Y49    sha_inst/W_reg_0_63_12_12/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X14Y49    sha_inst/W_reg_0_63_12_12/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X14Y49    sha_inst/W_reg_0_63_12_12/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X14Y49    sha_inst/W_reg_0_63_12_12/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X8Y49     sha_inst/W_reg_0_63_13_13/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X8Y49     sha_inst/W_reg_0_63_13_13/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X8Y49     sha_inst/W_reg_0_63_13_13/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X8Y49     sha_inst/W_reg_0_63_13_13/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X8Y49     sha_inst/W_reg_0_63_13_13/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X8Y49     sha_inst/W_reg_0_63_13_13/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y51     sha_inst/W_reg_0_63_22_22/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y51     sha_inst/W_reg_0_63_22_22/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y51     sha_inst/W_reg_0_63_22_22/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y44     sha_inst/W_reg_0_63_3_3/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y44     sha_inst/W_reg_0_63_3_3/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y44     sha_inst/W_reg_0_63_3_3/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y44     sha_inst/W_reg_0_63_3_3/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y52     sha_inst/W_reg_0_63_24_24/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y52     sha_inst/W_reg_0_63_24_24/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y46     sha_inst/W_reg_0_63_5_5/RAMA/CLK



