// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "08/16/2024 13:14:37"

// 
// Device: Altera EP2C5T144C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module circuito (
	clock,
	rw_enable,
	mem_enable,
	rom_enable,
	ram_data_output,
	rom_data_output,
	add_rom,
	add_ram);
input 	clock;
input 	rw_enable;
input 	mem_enable;
input 	rom_enable;
output 	[7:0] ram_data_output;
output 	[7:0] rom_data_output;
output 	[3:0] add_rom;
output 	[3:0] add_ram;

// Design Ports Information
// ram_data_output[0]	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ram_data_output[1]	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ram_data_output[2]	=>  Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ram_data_output[3]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ram_data_output[4]	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ram_data_output[5]	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ram_data_output[6]	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ram_data_output[7]	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_output[0]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_output[1]	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_output[2]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_output[3]	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_output[4]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_output[5]	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_output[6]	=>  Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_output[7]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// add_rom[0]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// add_rom[1]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// add_rom[2]	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// add_rom[3]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// add_ram[0]	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// add_ram[1]	=>  Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// add_ram[2]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// add_ram[3]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clock	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// mem_enable	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rom_enable	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rw_enable	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \counter[5]~50_combout ;
wire \counter[10]~60_combout ;
wire \counter[24]~88_combout ;
wire \counter[26]~92_combout ;
wire \ram_inst|ram~63_regout ;
wire \ram_inst|ram~58_regout ;
wire \ram_inst|ram~53_regout ;
wire \ram_inst|ram~93_combout ;
wire \ram_inst|ram~68_regout ;
wire \ram_inst|ram~94_combout ;
wire \ram_inst|ram~38_regout ;
wire \ram_inst|ram~43_regout ;
wire \ram_inst|ram~23_regout ;
wire \ram_inst|ram~18_regout ;
wire \ram_inst|ram~78_regout ;
wire \ram_inst|ram~83_regout ;
wire \ram_inst|ram~44_regout ;
wire \ram_inst|ram~64_regout ;
wire \ram_inst|ram~24_regout ;
wire \ram_inst|ram~103_combout ;
wire \ram_inst|ram~84_regout ;
wire \ram_inst|ram~104_combout ;
wire \ram_inst|ram~34_regout ;
wire \ram_inst|ram~54_regout ;
wire \ram_inst|ram~49_regout ;
wire \ram_inst|ram~50_regout ;
wire \ram_inst|ram~60_regout ;
wire \ram_inst|ram~65_regout ;
wire \ram_inst|ram~20_regout ;
wire \ram_inst|ram~25_regout ;
wire \ram_inst|ram~80_regout ;
wire \ram_inst|ram~75_regout ;
wire \ram_inst|ram~120_combout ;
wire \ram_inst|ram~61_regout ;
wire \ram_inst|ram~21_regout ;
wire \ram_inst|ram~123_combout ;
wire \ram_inst|ram~46_regout ;
wire \ram_inst|ram~26_regout ;
wire \ram_inst|ram~125_combout ;
wire \ram_inst|ram~56_regout ;
wire \ram_inst|ram~36_regout ;
wire \ram_inst|ram~67_regout ;
wire \ram_inst|ram~62_regout ;
wire \ram_inst|ram~47_regout ;
wire \ram_inst|ram~52_regout ;
wire \ram_inst|ram~22_regout ;
wire \ram_inst|ram~17_regout ;
wire \ram_inst|ram~137_combout ;
wire \ram_inst|ram~87_regout ;
wire \ram_inst|ram~92_regout ;
wire \ram_inst|ram~159_combout ;
wire \ram_inst|ram~163_combout ;
wire \ram_inst|ram~169_combout ;
wire \LessThan0~0_combout ;
wire \counter[0]~37_combout ;
wire \ram_inst|ram~58feeder_combout ;
wire \ram_inst|ram~43feeder_combout ;
wire \ram_inst|ram~64feeder_combout ;
wire \ram_inst|ram~34feeder_combout ;
wire \ram_inst|ram~25feeder_combout ;
wire \ram_inst|ram~61feeder_combout ;
wire \ram_inst|ram~21feeder_combout ;
wire \ram_inst|ram~92feeder_combout ;
wire \ram_inst|ram~67feeder_combout ;
wire \ram_inst|ram~22feeder_combout ;
wire \ram_inst|ram~62feeder_combout ;
wire \ram_inst|ram~47feeder_combout ;
wire \ram_inst|ram~52feeder_combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \counter[0]~41_combout ;
wire \address_ram[0]~1_combout ;
wire \rom_enable~combout ;
wire \mem_enable~combout ;
wire \rom_to_ram~0_combout ;
wire \rom_to_ram~regout ;
wire \address_ram[0]~0_combout ;
wire \ram_inst|temp_address[0]~feeder_combout ;
wire \rw_enable~combout ;
wire \ram_inst|temp_address[0]~0_combout ;
wire \address_rom[0]~feeder_combout ;
wire \address_rom[0]~0_combout ;
wire \rom_inst|data_output[0]~0_combout ;
wire \comb~0_combout ;
wire \counter[1]~43 ;
wire \counter[2]~44_combout ;
wire \counter[3]~47 ;
wire \counter[4]~48_combout ;
wire \counter[4]~49 ;
wire \counter[5]~51 ;
wire \counter[6]~53 ;
wire \counter[7]~54_combout ;
wire \counter[7]~55 ;
wire \counter[8]~57 ;
wire \counter[9]~58_combout ;
wire \counter[9]~59 ;
wire \counter[10]~61 ;
wire \counter[11]~62_combout ;
wire \counter[11]~63 ;
wire \counter[12]~65 ;
wire \counter[13]~66_combout ;
wire \counter[13]~67 ;
wire \counter[14]~68_combout ;
wire \counter[14]~69 ;
wire \counter[15]~70_combout ;
wire \counter[15]~71 ;
wire \counter[16]~72_combout ;
wire \counter[16]~feeder_combout ;
wire \counter[16]~73 ;
wire \counter[17]~74_combout ;
wire \counter[17]~feeder_combout ;
wire \counter[17]~75 ;
wire \counter[18]~76_combout ;
wire \counter[18]~77 ;
wire \counter[19]~79 ;
wire \counter[20]~80_combout ;
wire \counter[20]~81 ;
wire \counter[21]~83 ;
wire \counter[22]~85 ;
wire \counter[23]~86_combout ;
wire \counter[23]~87 ;
wire \counter[24]~89 ;
wire \counter[25]~90_combout ;
wire \counter[25]~91 ;
wire \counter[26]~93 ;
wire \counter[27]~94_combout ;
wire \counter[27]~95 ;
wire \counter[28]~97 ;
wire \counter[29]~98_combout ;
wire \counter[29]~99 ;
wire \counter[30]~100_combout ;
wire \counter[30]~101 ;
wire \counter[31]~102_combout ;
wire \counter[12]~64_combout ;
wire \counter[0]~33_combout ;
wire \counter[6]~52_combout ;
wire \counter[0]~31_combout ;
wire \counter[8]~56_combout ;
wire \counter[0]~32_combout ;
wire \counter[0]~34_combout ;
wire \counter[19]~78_combout ;
wire \counter[0]~35_combout ;
wire \counter[28]~96_combout ;
wire \counter[0]~38_combout ;
wire \counter[22]~84_combout ;
wire \counter[21]~82_combout ;
wire \counter[0]~36_combout ;
wire \counter[0]~39_combout ;
wire \counter[0]~40_combout ;
wire \counter[2]~45 ;
wire \counter[3]~46_combout ;
wire \address_ram[3]~4_combout ;
wire \address_ram[3]~feeder_combout ;
wire \counter[1]~42_combout ;
wire \address_ram[1]~2_combout ;
wire \address_ram[1]~feeder_combout ;
wire \ram_inst|ram~173_combout ;
wire \ram_inst|ram~174_combout ;
wire \ram_inst|ram~88_regout ;
wire \ram_inst|temp_address[1]~feeder_combout ;
wire \address_ram[2]~3_combout ;
wire \address_ram[2]~feeder_combout ;
wire \ram_inst|ram~171_combout ;
wire \ram_inst|ram~172_combout ;
wire \ram_inst|ram~73_regout ;
wire \ram_inst|ram~100_combout ;
wire \ram_inst|ram~101_combout ;
wire \ram_inst|temp_address[3]~feeder_combout ;
wire \ram_inst|ram~165_combout ;
wire \ram_inst|ram~166_combout ;
wire \ram_inst|ram~28_regout ;
wire \ram_inst|ram~164_combout ;
wire \ram_inst|ram~13_regout ;
wire \ram_inst|ram~97_combout ;
wire \ram_inst|ram~98_combout ;
wire \ram_inst|ram~157_combout ;
wire \ram_inst|ram~158_combout ;
wire \ram_inst|ram~48_regout ;
wire \ram_inst|ram~155_combout ;
wire \ram_inst|ram~156_combout ;
wire \ram_inst|ram~33_regout ;
wire \ram_inst|ram~95_combout ;
wire \ram_inst|ram~96_combout ;
wire \ram_inst|ram~99_combout ;
wire \ram_inst|ram~102_combout ;
wire \address_rom[1]~feeder_combout ;
wire \rom_inst|Mux3~0_combout ;
wire \ram_inst|ram~149_combout ;
wire \ram_inst|ram~150_combout ;
wire \ram_inst|ram~69_regout ;
wire \ram_inst|ram~89_regout ;
wire \ram_inst|ram~29_regout ;
wire \ram_inst|ram~110_combout ;
wire \ram_inst|ram~111_combout ;
wire \ram_inst|ram~74_regout ;
wire \ram_inst|ram~14_regout ;
wire \ram_inst|ram~107_combout ;
wire \ram_inst|ram~108_combout ;
wire \ram_inst|ram~59feeder_combout ;
wire \ram_inst|ram~145_combout ;
wire \ram_inst|ram~146_combout ;
wire \ram_inst|ram~59_regout ;
wire \ram_inst|ram~167_combout ;
wire \ram_inst|ram~168_combout ;
wire \ram_inst|ram~79_regout ;
wire \ram_inst|ram~151_combout ;
wire \ram_inst|ram~152_combout ;
wire \ram_inst|ram~39_regout ;
wire \ram_inst|ram~161_combout ;
wire \ram_inst|ram~162_combout ;
wire \ram_inst|ram~19_regout ;
wire \ram_inst|ram~105_combout ;
wire \ram_inst|ram~106_combout ;
wire \ram_inst|ram~109_combout ;
wire \ram_inst|ram~112_combout ;
wire \rom_inst|Mux2~0_combout ;
wire \ram_inst|ram~90feeder_combout ;
wire \ram_inst|ram~90_regout ;
wire \ram_inst|ram~85feeder_combout ;
wire \ram_inst|ram~170_combout ;
wire \ram_inst|ram~85_regout ;
wire \ram_inst|ram~121_combout ;
wire \ram_inst|ram~40_regout ;
wire \ram_inst|ram~35_regout ;
wire \ram_inst|ram~113_combout ;
wire \ram_inst|ram~153_combout ;
wire \ram_inst|ram~154_combout ;
wire \ram_inst|ram~45_regout ;
wire \ram_inst|ram~114_combout ;
wire \ram_inst|ram~70_regout ;
wire \ram_inst|ram~147_combout ;
wire \ram_inst|ram~148_combout ;
wire \ram_inst|ram~55_regout ;
wire \ram_inst|ram~115_combout ;
wire \ram_inst|ram~116_combout ;
wire \ram_inst|ram~30_regout ;
wire \ram_inst|ram~15_regout ;
wire \ram_inst|ram~117_combout ;
wire \ram_inst|ram~118_combout ;
wire \ram_inst|ram~119_combout ;
wire \ram_inst|ram~122_combout ;
wire \rom_inst|Mux1~0_combout ;
wire \ram_inst|ram~51_regout ;
wire \ram_inst|ram~71_regout ;
wire \ram_inst|ram~31feeder_combout ;
wire \ram_inst|ram~31_regout ;
wire \ram_inst|ram~130_combout ;
wire \ram_inst|ram~91feeder_combout ;
wire \ram_inst|ram~91_regout ;
wire \ram_inst|ram~131_combout ;
wire \ram_inst|ram~81_regout ;
wire \ram_inst|ram~41_regout ;
wire \ram_inst|ram~124_combout ;
wire \ram_inst|ram~76_regout ;
wire \ram_inst|ram~16_regout ;
wire \ram_inst|ram~127_combout ;
wire \ram_inst|ram~128_combout ;
wire \ram_inst|ram~66feeder_combout ;
wire \ram_inst|ram~143_combout ;
wire \ram_inst|ram~144_combout ;
wire \ram_inst|ram~66_regout ;
wire \ram_inst|ram~86_regout ;
wire \ram_inst|ram~126_combout ;
wire \ram_inst|ram~129_combout ;
wire \ram_inst|ram~132_combout ;
wire \rom_inst|Mux0~0_combout ;
wire \ram_inst|ram~72_regout ;
wire \ram_inst|ram~57_regout ;
wire \ram_inst|ram~133_combout ;
wire \ram_inst|ram~134_combout ;
wire \ram_inst|ram~82_regout ;
wire \ram_inst|ram~77_regout ;
wire \ram_inst|ram~140_combout ;
wire \ram_inst|ram~141_combout ;
wire \ram_inst|ram~42_regout ;
wire \ram_inst|ram~37_regout ;
wire \ram_inst|ram~135_combout ;
wire \ram_inst|ram~136_combout ;
wire \ram_inst|ram~32feeder_combout ;
wire \ram_inst|ram~32_regout ;
wire \ram_inst|ram~160_combout ;
wire \ram_inst|ram~27_regout ;
wire \ram_inst|ram~138_combout ;
wire \ram_inst|ram~139_combout ;
wire \ram_inst|ram~142_combout ;
wire [3:0] \ram_inst|temp_address ;
wire [3:0] address_rom;
wire [7:0] \ram_inst|data_output ;
wire [31:0] counter;
wire [3:0] address_ram;
wire [7:0] \rom_inst|data_output ;


// Location: LCFF_X14_Y10_N11
cycloneii_lcell_ff \counter[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\counter[5]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[5]));

// Location: LCFF_X14_Y10_N21
cycloneii_lcell_ff \counter[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\counter[10]~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[10]));

// Location: LCFF_X14_Y9_N17
cycloneii_lcell_ff \counter[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\counter[24]~88_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[24]));

// Location: LCFF_X14_Y9_N21
cycloneii_lcell_ff \counter[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\counter[26]~92_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[26]));

// Location: LCCOMB_X14_Y10_N10
cycloneii_lcell_comb \counter[5]~50 (
// Equation(s):
// \counter[5]~50_combout  = (counter[5] & (\counter[4]~49  $ (GND))) # (!counter[5] & (!\counter[4]~49  & VCC))
// \counter[5]~51  = CARRY((counter[5] & !\counter[4]~49 ))

	.dataa(counter[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[4]~49 ),
	.combout(\counter[5]~50_combout ),
	.cout(\counter[5]~51 ));
// synopsys translate_off
defparam \counter[5]~50 .lut_mask = 16'hA50A;
defparam \counter[5]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cycloneii_lcell_comb \counter[10]~60 (
// Equation(s):
// \counter[10]~60_combout  = (counter[10] & (!\counter[9]~59 )) # (!counter[10] & ((\counter[9]~59 ) # (GND)))
// \counter[10]~61  = CARRY((!\counter[9]~59 ) # (!counter[10]))

	.dataa(counter[10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[9]~59 ),
	.combout(\counter[10]~60_combout ),
	.cout(\counter[10]~61 ));
// synopsys translate_off
defparam \counter[10]~60 .lut_mask = 16'h5A5F;
defparam \counter[10]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N16
cycloneii_lcell_comb \counter[24]~88 (
// Equation(s):
// \counter[24]~88_combout  = (counter[24] & (!\counter[23]~87 )) # (!counter[24] & ((\counter[23]~87 ) # (GND)))
// \counter[24]~89  = CARRY((!\counter[23]~87 ) # (!counter[24]))

	.dataa(counter[24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[23]~87 ),
	.combout(\counter[24]~88_combout ),
	.cout(\counter[24]~89 ));
// synopsys translate_off
defparam \counter[24]~88 .lut_mask = 16'h5A5F;
defparam \counter[24]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N20
cycloneii_lcell_comb \counter[26]~92 (
// Equation(s):
// \counter[26]~92_combout  = (counter[26] & (!\counter[25]~91 )) # (!counter[26] & ((\counter[25]~91 ) # (GND)))
// \counter[26]~93  = CARRY((!\counter[25]~91 ) # (!counter[26]))

	.dataa(counter[26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[25]~91 ),
	.combout(\counter[26]~92_combout ),
	.cout(\counter[26]~93 ));
// synopsys translate_off
defparam \counter[26]~92 .lut_mask = 16'h5A5F;
defparam \counter[26]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y11_N19
cycloneii_lcell_ff \ram_inst|ram~63 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~63_regout ));

// Location: LCFF_X18_Y13_N17
cycloneii_lcell_ff \ram_inst|ram~58 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram_inst|ram~58feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~58_regout ));

// Location: LCFF_X18_Y12_N29
cycloneii_lcell_ff \ram_inst|ram~53 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~53_regout ));

// Location: LCCOMB_X18_Y12_N28
cycloneii_lcell_comb \ram_inst|ram~93 (
// Equation(s):
// \ram_inst|ram~93_combout  = (\ram_inst|temp_address [1] & (((\ram_inst|temp_address [0])))) # (!\ram_inst|temp_address [1] & ((\ram_inst|temp_address [0] & (\ram_inst|ram~58_regout )) # (!\ram_inst|temp_address [0] & ((\ram_inst|ram~53_regout )))))

	.dataa(\ram_inst|ram~58_regout ),
	.datab(\ram_inst|temp_address [1]),
	.datac(\ram_inst|ram~53_regout ),
	.datad(\ram_inst|temp_address [0]),
	.cin(gnd),
	.combout(\ram_inst|ram~93_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~93 .lut_mask = 16'hEE30;
defparam \ram_inst|ram~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y12_N3
cycloneii_lcell_ff \ram_inst|ram~68 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~68_regout ));

// Location: LCCOMB_X18_Y12_N2
cycloneii_lcell_comb \ram_inst|ram~94 (
// Equation(s):
// \ram_inst|ram~94_combout  = (\ram_inst|temp_address [1] & ((\ram_inst|ram~93_combout  & ((\ram_inst|ram~68_regout ))) # (!\ram_inst|ram~93_combout  & (\ram_inst|ram~63_regout )))) # (!\ram_inst|temp_address [1] & (((\ram_inst|ram~93_combout ))))

	.dataa(\ram_inst|ram~63_regout ),
	.datab(\ram_inst|temp_address [1]),
	.datac(\ram_inst|ram~68_regout ),
	.datad(\ram_inst|ram~93_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~94_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~94 .lut_mask = 16'hF388;
defparam \ram_inst|ram~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N1
cycloneii_lcell_ff \ram_inst|ram~38 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~38_regout ));

// Location: LCFF_X18_Y13_N15
cycloneii_lcell_ff \ram_inst|ram~43 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram_inst|ram~43feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~43_regout ));

// Location: LCFF_X18_Y10_N9
cycloneii_lcell_ff \ram_inst|ram~23 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~23_regout ));

// Location: LCFF_X20_Y10_N5
cycloneii_lcell_ff \ram_inst|ram~18 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~18_regout ));

// Location: LCFF_X20_Y11_N5
cycloneii_lcell_ff \ram_inst|ram~78 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~78_regout ));

// Location: LCFF_X18_Y10_N31
cycloneii_lcell_ff \ram_inst|ram~83 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~83_regout ));

// Location: LCFF_X17_Y10_N13
cycloneii_lcell_ff \ram_inst|ram~44 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~44_regout ));

// Location: LCFF_X18_Y11_N17
cycloneii_lcell_ff \ram_inst|ram~64 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram_inst|ram~64feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~64_regout ));

// Location: LCFF_X18_Y10_N29
cycloneii_lcell_ff \ram_inst|ram~24 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~24_regout ));

// Location: LCCOMB_X18_Y10_N28
cycloneii_lcell_comb \ram_inst|ram~103 (
// Equation(s):
// \ram_inst|ram~103_combout  = (\ram_inst|temp_address [2] & (((\ram_inst|temp_address [3])))) # (!\ram_inst|temp_address [2] & ((\ram_inst|temp_address [3] & (\ram_inst|ram~64_regout )) # (!\ram_inst|temp_address [3] & ((\ram_inst|ram~24_regout )))))

	.dataa(\ram_inst|ram~64_regout ),
	.datab(\ram_inst|temp_address [2]),
	.datac(\ram_inst|ram~24_regout ),
	.datad(\ram_inst|temp_address [3]),
	.cin(gnd),
	.combout(\ram_inst|ram~103_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~103 .lut_mask = 16'hEE30;
defparam \ram_inst|ram~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N19
cycloneii_lcell_ff \ram_inst|ram~84 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~84_regout ));

// Location: LCCOMB_X18_Y10_N18
cycloneii_lcell_comb \ram_inst|ram~104 (
// Equation(s):
// \ram_inst|ram~104_combout  = (\ram_inst|temp_address [2] & ((\ram_inst|ram~103_combout  & ((\ram_inst|ram~84_regout ))) # (!\ram_inst|ram~103_combout  & (\ram_inst|ram~44_regout )))) # (!\ram_inst|temp_address [2] & (((\ram_inst|ram~103_combout ))))

	.dataa(\ram_inst|ram~44_regout ),
	.datab(\ram_inst|temp_address [2]),
	.datac(\ram_inst|ram~84_regout ),
	.datad(\ram_inst|ram~103_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~104_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~104 .lut_mask = 16'hF388;
defparam \ram_inst|ram~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N13
cycloneii_lcell_ff \ram_inst|ram~34 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram_inst|ram~34feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~34_regout ));

// Location: LCFF_X18_Y12_N21
cycloneii_lcell_ff \ram_inst|ram~54 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~54_regout ));

// Location: LCFF_X20_Y13_N13
cycloneii_lcell_ff \ram_inst|ram~49 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~49_regout ));

// Location: LCFF_X19_Y13_N5
cycloneii_lcell_ff \ram_inst|ram~50 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~50_regout ));

// Location: LCFF_X18_Y13_N25
cycloneii_lcell_ff \ram_inst|ram~60 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~60_regout ));

// Location: LCFF_X18_Y11_N27
cycloneii_lcell_ff \ram_inst|ram~65 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~65_regout ));

// Location: LCFF_X20_Y10_N17
cycloneii_lcell_ff \ram_inst|ram~20 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~20_regout ));

// Location: LCFF_X18_Y10_N1
cycloneii_lcell_ff \ram_inst|ram~25 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram_inst|ram~25feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~25_regout ));

// Location: LCFF_X20_Y11_N7
cycloneii_lcell_ff \ram_inst|ram~80 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~80_regout ));

// Location: LCFF_X20_Y11_N13
cycloneii_lcell_ff \ram_inst|ram~75 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~75_regout ));

// Location: LCCOMB_X20_Y11_N12
cycloneii_lcell_comb \ram_inst|ram~120 (
// Equation(s):
// \ram_inst|ram~120_combout  = (\ram_inst|temp_address [0] & ((\ram_inst|ram~80_regout ) # ((\ram_inst|temp_address [1])))) # (!\ram_inst|temp_address [0] & (((\ram_inst|ram~75_regout  & !\ram_inst|temp_address [1]))))

	.dataa(\ram_inst|ram~80_regout ),
	.datab(\ram_inst|temp_address [0]),
	.datac(\ram_inst|ram~75_regout ),
	.datad(\ram_inst|temp_address [1]),
	.cin(gnd),
	.combout(\ram_inst|ram~120_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~120 .lut_mask = 16'hCCB8;
defparam \ram_inst|ram~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N19
cycloneii_lcell_ff \ram_inst|ram~61 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram_inst|ram~61feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~61_regout ));

// Location: LCFF_X21_Y12_N5
cycloneii_lcell_ff \ram_inst|ram~21 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram_inst|ram~21feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~21_regout ));

// Location: LCCOMB_X20_Y12_N24
cycloneii_lcell_comb \ram_inst|ram~123 (
// Equation(s):
// \ram_inst|ram~123_combout  = (\ram_inst|temp_address [3] & (((\ram_inst|ram~61_regout ) # (\ram_inst|temp_address [2])))) # (!\ram_inst|temp_address [3] & (\ram_inst|ram~21_regout  & ((!\ram_inst|temp_address [2]))))

	.dataa(\ram_inst|ram~21_regout ),
	.datab(\ram_inst|ram~61_regout ),
	.datac(\ram_inst|temp_address [3]),
	.datad(\ram_inst|temp_address [2]),
	.cin(gnd),
	.combout(\ram_inst|ram~123_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~123 .lut_mask = 16'hF0CA;
defparam \ram_inst|ram~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N15
cycloneii_lcell_ff \ram_inst|ram~46 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~46_regout ));

// Location: LCFF_X18_Y10_N21
cycloneii_lcell_ff \ram_inst|ram~26 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~26_regout ));

// Location: LCCOMB_X18_Y10_N20
cycloneii_lcell_comb \ram_inst|ram~125 (
// Equation(s):
// \ram_inst|ram~125_combout  = (\ram_inst|temp_address [2] & ((\ram_inst|ram~46_regout ) # ((\ram_inst|temp_address [3])))) # (!\ram_inst|temp_address [2] & (((\ram_inst|ram~26_regout  & !\ram_inst|temp_address [3]))))

	.dataa(\ram_inst|ram~46_regout ),
	.datab(\ram_inst|temp_address [2]),
	.datac(\ram_inst|ram~26_regout ),
	.datad(\ram_inst|temp_address [3]),
	.cin(gnd),
	.combout(\ram_inst|ram~125_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~125 .lut_mask = 16'hCCB8;
defparam \ram_inst|ram~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y12_N9
cycloneii_lcell_ff \ram_inst|ram~56 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~56_regout ));

// Location: LCFF_X19_Y13_N7
cycloneii_lcell_ff \ram_inst|ram~36 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~36_regout ));

// Location: LCFF_X18_Y11_N31
cycloneii_lcell_ff \ram_inst|ram~67 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram_inst|ram~67feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~67_regout ));

// Location: LCFF_X18_Y13_N5
cycloneii_lcell_ff \ram_inst|ram~62 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram_inst|ram~62feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~62_regout ));

// Location: LCFF_X18_Y13_N11
cycloneii_lcell_ff \ram_inst|ram~47 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram_inst|ram~47feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~47_regout ));

// Location: LCFF_X20_Y13_N3
cycloneii_lcell_ff \ram_inst|ram~52 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram_inst|ram~52feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~52_regout ));

// Location: LCFF_X20_Y10_N27
cycloneii_lcell_ff \ram_inst|ram~22 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram_inst|ram~22feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~22_regout ));

// Location: LCFF_X19_Y10_N21
cycloneii_lcell_ff \ram_inst|ram~17 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~17_regout ));

// Location: LCCOMB_X19_Y10_N20
cycloneii_lcell_comb \ram_inst|ram~137 (
// Equation(s):
// \ram_inst|ram~137_combout  = (\ram_inst|temp_address [1] & (((\ram_inst|temp_address [0])))) # (!\ram_inst|temp_address [1] & ((\ram_inst|temp_address [0] & (\ram_inst|ram~22_regout )) # (!\ram_inst|temp_address [0] & ((\ram_inst|ram~17_regout )))))

	.dataa(\ram_inst|ram~22_regout ),
	.datab(\ram_inst|temp_address [1]),
	.datac(\ram_inst|ram~17_regout ),
	.datad(\ram_inst|temp_address [0]),
	.cin(gnd),
	.combout(\ram_inst|ram~137_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~137 .lut_mask = 16'hEE30;
defparam \ram_inst|ram~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N3
cycloneii_lcell_ff \ram_inst|ram~87 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~87_regout ));

// Location: LCFF_X19_Y11_N9
cycloneii_lcell_ff \ram_inst|ram~92 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram_inst|ram~92feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~92_regout ));

// Location: LCCOMB_X18_Y10_N6
cycloneii_lcell_comb \ram_inst|ram~159 (
// Equation(s):
// \ram_inst|ram~159_combout  = (address_ram[1] & (!address_ram[3] & (!address_ram[2] & !address_ram[0])))

	.dataa(address_ram[1]),
	.datab(address_ram[3]),
	.datac(address_ram[2]),
	.datad(address_ram[0]),
	.cin(gnd),
	.combout(\ram_inst|ram~159_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~159 .lut_mask = 16'h0002;
defparam \ram_inst|ram~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
cycloneii_lcell_comb \ram_inst|ram~163 (
// Equation(s):
// \ram_inst|ram~163_combout  = (!address_ram[1] & (!address_ram[3] & (!address_ram[2] & !address_ram[0])))

	.dataa(address_ram[1]),
	.datab(address_ram[3]),
	.datac(address_ram[2]),
	.datad(address_ram[0]),
	.cin(gnd),
	.combout(\ram_inst|ram~163_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~163 .lut_mask = 16'h0001;
defparam \ram_inst|ram~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
cycloneii_lcell_comb \ram_inst|ram~169 (
// Equation(s):
// \ram_inst|ram~169_combout  = (address_ram[1] & (address_ram[3] & (address_ram[2] & !address_ram[0])))

	.dataa(address_ram[1]),
	.datab(address_ram[3]),
	.datac(address_ram[2]),
	.datad(address_ram[0]),
	.cin(gnd),
	.combout(\ram_inst|ram~169_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~169 .lut_mask = 16'h0080;
defparam \ram_inst|ram~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N24
cycloneii_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (((!counter[0]) # (!counter[3])) # (!counter[2])) # (!counter[1])

	.dataa(counter[1]),
	.datab(counter[2]),
	.datac(counter[3]),
	.datad(counter[0]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h7FFF;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N10
cycloneii_lcell_comb \counter[0]~37 (
// Equation(s):
// \counter[0]~37_combout  = (!counter[26] & (!counter[24] & (!counter[25] & !counter[27])))

	.dataa(counter[26]),
	.datab(counter[24]),
	.datac(counter[25]),
	.datad(counter[27]),
	.cin(gnd),
	.combout(\counter[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~37 .lut_mask = 16'h0001;
defparam \counter[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneii_lcell_comb \ram_inst|ram~58feeder (
// Equation(s):
// \ram_inst|ram~58feeder_combout  = \rom_inst|data_output [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom_inst|data_output [0]),
	.cin(gnd),
	.combout(\ram_inst|ram~58feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~58feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~58feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneii_lcell_comb \ram_inst|ram~43feeder (
// Equation(s):
// \ram_inst|ram~43feeder_combout  = \rom_inst|data_output [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom_inst|data_output [0]),
	.cin(gnd),
	.combout(\ram_inst|ram~43feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~43feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~43feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneii_lcell_comb \ram_inst|ram~64feeder (
// Equation(s):
// \ram_inst|ram~64feeder_combout  = \rom_inst|data_output [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom_inst|data_output [1]),
	.cin(gnd),
	.combout(\ram_inst|ram~64feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~64feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~64feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneii_lcell_comb \ram_inst|ram~34feeder (
// Equation(s):
// \ram_inst|ram~34feeder_combout  = \rom_inst|data_output [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom_inst|data_output [1]),
	.cin(gnd),
	.combout(\ram_inst|ram~34feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~34feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~34feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
cycloneii_lcell_comb \ram_inst|ram~25feeder (
// Equation(s):
// \ram_inst|ram~25feeder_combout  = \rom_inst|data_output [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom_inst|data_output [2]),
	.cin(gnd),
	.combout(\ram_inst|ram~25feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~25feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~25feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneii_lcell_comb \ram_inst|ram~61feeder (
// Equation(s):
// \ram_inst|ram~61feeder_combout  = \rom_inst|data_output [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom_inst|data_output [3]),
	.cin(gnd),
	.combout(\ram_inst|ram~61feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~61feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~61feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneii_lcell_comb \ram_inst|ram~21feeder (
// Equation(s):
// \ram_inst|ram~21feeder_combout  = \rom_inst|data_output [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom_inst|data_output [3]),
	.cin(gnd),
	.combout(\ram_inst|ram~21feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~21feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~21feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneii_lcell_comb \ram_inst|ram~92feeder (
// Equation(s):
// \ram_inst|ram~92feeder_combout  = \rom_inst|data_output [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom_inst|data_output [4]),
	.cin(gnd),
	.combout(\ram_inst|ram~92feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~92feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~92feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N30
cycloneii_lcell_comb \ram_inst|ram~67feeder (
// Equation(s):
// \ram_inst|ram~67feeder_combout  = \rom_inst|data_output [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom_inst|data_output [4]),
	.cin(gnd),
	.combout(\ram_inst|ram~67feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~67feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~67feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N26
cycloneii_lcell_comb \ram_inst|ram~22feeder (
// Equation(s):
// \ram_inst|ram~22feeder_combout  = \rom_inst|data_output [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom_inst|data_output [4]),
	.cin(gnd),
	.combout(\ram_inst|ram~22feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~22feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~22feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneii_lcell_comb \ram_inst|ram~62feeder (
// Equation(s):
// \ram_inst|ram~62feeder_combout  = \rom_inst|data_output [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom_inst|data_output [4]),
	.cin(gnd),
	.combout(\ram_inst|ram~62feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~62feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~62feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneii_lcell_comb \ram_inst|ram~47feeder (
// Equation(s):
// \ram_inst|ram~47feeder_combout  = \rom_inst|data_output [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom_inst|data_output [4]),
	.cin(gnd),
	.combout(\ram_inst|ram~47feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~47feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~47feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N2
cycloneii_lcell_comb \ram_inst|ram~52feeder (
// Equation(s):
// \ram_inst|ram~52feeder_combout  = \rom_inst|data_output [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom_inst|data_output [4]),
	.cin(gnd),
	.combout(\ram_inst|ram~52feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~52feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~52feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N30
cycloneii_lcell_comb \counter[0]~41 (
// Equation(s):
// \counter[0]~41_combout  = \counter[0]~40_combout  $ (counter[0])

	.dataa(\counter[0]~40_combout ),
	.datab(vcc),
	.datac(counter[0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\counter[0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~41 .lut_mask = 16'h5A5A;
defparam \counter[0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N31
cycloneii_lcell_ff \counter[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\counter[0]~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[0]));

// Location: LCCOMB_X17_Y10_N24
cycloneii_lcell_comb \address_ram[0]~1 (
// Equation(s):
// \address_ram[0]~1_combout  = !counter[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(counter[0]),
	.cin(gnd),
	.combout(\address_ram[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \address_ram[0]~1 .lut_mask = 16'h00FF;
defparam \address_ram[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \rom_enable~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rom_enable~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_enable));
// synopsys translate_off
defparam \rom_enable~I .input_async_reset = "none";
defparam \rom_enable~I .input_power_up = "low";
defparam \rom_enable~I .input_register_mode = "none";
defparam \rom_enable~I .input_sync_reset = "none";
defparam \rom_enable~I .oe_async_reset = "none";
defparam \rom_enable~I .oe_power_up = "low";
defparam \rom_enable~I .oe_register_mode = "none";
defparam \rom_enable~I .oe_sync_reset = "none";
defparam \rom_enable~I .operation_mode = "input";
defparam \rom_enable~I .output_async_reset = "none";
defparam \rom_enable~I .output_power_up = "low";
defparam \rom_enable~I .output_register_mode = "none";
defparam \rom_enable~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \mem_enable~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\mem_enable~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_enable));
// synopsys translate_off
defparam \mem_enable~I .input_async_reset = "none";
defparam \mem_enable~I .input_power_up = "low";
defparam \mem_enable~I .input_register_mode = "none";
defparam \mem_enable~I .input_sync_reset = "none";
defparam \mem_enable~I .oe_async_reset = "none";
defparam \mem_enable~I .oe_power_up = "low";
defparam \mem_enable~I .oe_register_mode = "none";
defparam \mem_enable~I .oe_sync_reset = "none";
defparam \mem_enable~I .operation_mode = "input";
defparam \mem_enable~I .output_async_reset = "none";
defparam \mem_enable~I .output_power_up = "low";
defparam \mem_enable~I .output_register_mode = "none";
defparam \mem_enable~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N8
cycloneii_lcell_comb \rom_to_ram~0 (
// Equation(s):
// \rom_to_ram~0_combout  = (\rom_to_ram~regout  & ((!\mem_enable~combout ))) # (!\rom_to_ram~regout  & (\rom_enable~combout  & \mem_enable~combout ))

	.dataa(vcc),
	.datab(\rom_enable~combout ),
	.datac(\rom_to_ram~regout ),
	.datad(\mem_enable~combout ),
	.cin(gnd),
	.combout(\rom_to_ram~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_to_ram~0 .lut_mask = 16'h0CF0;
defparam \rom_to_ram~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N9
cycloneii_lcell_ff rom_to_ram(
	.clk(\clock~clkctrl_outclk ),
	.datain(\rom_to_ram~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rom_to_ram~regout ));

// Location: LCCOMB_X15_Y10_N6
cycloneii_lcell_comb \address_ram[0]~0 (
// Equation(s):
// \address_ram[0]~0_combout  = (\mem_enable~combout  & \rom_to_ram~regout )

	.dataa(\mem_enable~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom_to_ram~regout ),
	.cin(gnd),
	.combout(\address_ram[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \address_ram[0]~0 .lut_mask = 16'hAA00;
defparam \address_ram[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N25
cycloneii_lcell_ff \address_ram[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\address_ram[0]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(address_ram[0]));

// Location: LCCOMB_X19_Y12_N22
cycloneii_lcell_comb \ram_inst|temp_address[0]~feeder (
// Equation(s):
// \ram_inst|temp_address[0]~feeder_combout  = address_ram[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(address_ram[0]),
	.cin(gnd),
	.combout(\ram_inst|temp_address[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|temp_address[0]~feeder .lut_mask = 16'hFF00;
defparam \ram_inst|temp_address[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \rw_enable~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rw_enable~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rw_enable));
// synopsys translate_off
defparam \rw_enable~I .input_async_reset = "none";
defparam \rw_enable~I .input_power_up = "low";
defparam \rw_enable~I .input_register_mode = "none";
defparam \rw_enable~I .input_sync_reset = "none";
defparam \rw_enable~I .oe_async_reset = "none";
defparam \rw_enable~I .oe_power_up = "low";
defparam \rw_enable~I .oe_register_mode = "none";
defparam \rw_enable~I .oe_sync_reset = "none";
defparam \rw_enable~I .operation_mode = "input";
defparam \rw_enable~I .output_async_reset = "none";
defparam \rw_enable~I .output_power_up = "low";
defparam \rw_enable~I .output_register_mode = "none";
defparam \rw_enable~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneii_lcell_comb \ram_inst|temp_address[0]~0 (
// Equation(s):
// \ram_inst|temp_address[0]~0_combout  = (\mem_enable~combout  & ((\rom_to_ram~regout ) # (!\rw_enable~combout )))

	.dataa(vcc),
	.datab(\rw_enable~combout ),
	.datac(\mem_enable~combout ),
	.datad(\rom_to_ram~regout ),
	.cin(gnd),
	.combout(\ram_inst|temp_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|temp_address[0]~0 .lut_mask = 16'hF030;
defparam \ram_inst|temp_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N23
cycloneii_lcell_ff \ram_inst|temp_address[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram_inst|temp_address[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|temp_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|temp_address [0]));

// Location: LCCOMB_X15_Y10_N0
cycloneii_lcell_comb \address_rom[0]~feeder (
// Equation(s):
// \address_rom[0]~feeder_combout  = counter[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(counter[0]),
	.cin(gnd),
	.combout(\address_rom[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \address_rom[0]~feeder .lut_mask = 16'hFF00;
defparam \address_rom[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N4
cycloneii_lcell_comb \address_rom[0]~0 (
// Equation(s):
// \address_rom[0]~0_combout  = (\mem_enable~combout  & (\rom_enable~combout  & !\rom_to_ram~regout ))

	.dataa(\mem_enable~combout ),
	.datab(\rom_enable~combout ),
	.datac(vcc),
	.datad(\rom_to_ram~regout ),
	.cin(gnd),
	.combout(\address_rom[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \address_rom[0]~0 .lut_mask = 16'h0088;
defparam \address_rom[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N1
cycloneii_lcell_ff \address_rom[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\address_rom[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_rom[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(address_rom[0]));

// Location: LCCOMB_X18_Y11_N24
cycloneii_lcell_comb \rom_inst|data_output[0]~0 (
// Equation(s):
// \rom_inst|data_output[0]~0_combout  = !address_rom[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(address_rom[0]),
	.cin(gnd),
	.combout(\rom_inst|data_output[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_inst|data_output[0]~0 .lut_mask = 16'h00FF;
defparam \rom_inst|data_output[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cycloneii_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = (\rom_enable~combout  & \rom_to_ram~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\rom_enable~combout ),
	.datad(\rom_to_ram~regout ),
	.cin(gnd),
	.combout(\comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'hF000;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y11_N25
cycloneii_lcell_ff \rom_inst|data_output[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rom_inst|data_output[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rom_inst|data_output [0]));

// Location: LCCOMB_X14_Y10_N2
cycloneii_lcell_comb \counter[1]~42 (
// Equation(s):
// \counter[1]~42_combout  = (counter[1] & (counter[0] $ (VCC))) # (!counter[1] & (counter[0] & VCC))
// \counter[1]~43  = CARRY((counter[1] & counter[0]))

	.dataa(counter[1]),
	.datab(counter[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\counter[1]~42_combout ),
	.cout(\counter[1]~43 ));
// synopsys translate_off
defparam \counter[1]~42 .lut_mask = 16'h6688;
defparam \counter[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cycloneii_lcell_comb \counter[2]~44 (
// Equation(s):
// \counter[2]~44_combout  = (counter[2] & (!\counter[1]~43 )) # (!counter[2] & ((\counter[1]~43 ) # (GND)))
// \counter[2]~45  = CARRY((!\counter[1]~43 ) # (!counter[2]))

	.dataa(vcc),
	.datab(counter[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[1]~43 ),
	.combout(\counter[2]~44_combout ),
	.cout(\counter[2]~45 ));
// synopsys translate_off
defparam \counter[2]~44 .lut_mask = 16'h3C3F;
defparam \counter[2]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
cycloneii_lcell_comb \counter[3]~46 (
// Equation(s):
// \counter[3]~46_combout  = (counter[3] & (\counter[2]~45  $ (GND))) # (!counter[3] & (!\counter[2]~45  & VCC))
// \counter[3]~47  = CARRY((counter[3] & !\counter[2]~45 ))

	.dataa(counter[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[2]~45 ),
	.combout(\counter[3]~46_combout ),
	.cout(\counter[3]~47 ));
// synopsys translate_off
defparam \counter[3]~46 .lut_mask = 16'hA50A;
defparam \counter[3]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneii_lcell_comb \counter[4]~48 (
// Equation(s):
// \counter[4]~48_combout  = (counter[4] & (!\counter[3]~47 )) # (!counter[4] & ((\counter[3]~47 ) # (GND)))
// \counter[4]~49  = CARRY((!\counter[3]~47 ) # (!counter[4]))

	.dataa(vcc),
	.datab(counter[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[3]~47 ),
	.combout(\counter[4]~48_combout ),
	.cout(\counter[4]~49 ));
// synopsys translate_off
defparam \counter[4]~48 .lut_mask = 16'h3C3F;
defparam \counter[4]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X14_Y10_N9
cycloneii_lcell_ff \counter[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\counter[4]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[4]));

// Location: LCCOMB_X14_Y10_N12
cycloneii_lcell_comb \counter[6]~52 (
// Equation(s):
// \counter[6]~52_combout  = (counter[6] & (!\counter[5]~51 )) # (!counter[6] & ((\counter[5]~51 ) # (GND)))
// \counter[6]~53  = CARRY((!\counter[5]~51 ) # (!counter[6]))

	.dataa(counter[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[5]~51 ),
	.combout(\counter[6]~52_combout ),
	.cout(\counter[6]~53 ));
// synopsys translate_off
defparam \counter[6]~52 .lut_mask = 16'h5A5F;
defparam \counter[6]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneii_lcell_comb \counter[7]~54 (
// Equation(s):
// \counter[7]~54_combout  = (counter[7] & (\counter[6]~53  $ (GND))) # (!counter[7] & (!\counter[6]~53  & VCC))
// \counter[7]~55  = CARRY((counter[7] & !\counter[6]~53 ))

	.dataa(vcc),
	.datab(counter[7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[6]~53 ),
	.combout(\counter[7]~54_combout ),
	.cout(\counter[7]~55 ));
// synopsys translate_off
defparam \counter[7]~54 .lut_mask = 16'hC30C;
defparam \counter[7]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X14_Y10_N15
cycloneii_lcell_ff \counter[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\counter[7]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[7]));

// Location: LCCOMB_X14_Y10_N16
cycloneii_lcell_comb \counter[8]~56 (
// Equation(s):
// \counter[8]~56_combout  = (counter[8] & (!\counter[7]~55 )) # (!counter[8] & ((\counter[7]~55 ) # (GND)))
// \counter[8]~57  = CARRY((!\counter[7]~55 ) # (!counter[8]))

	.dataa(counter[8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[7]~55 ),
	.combout(\counter[8]~56_combout ),
	.cout(\counter[8]~57 ));
// synopsys translate_off
defparam \counter[8]~56 .lut_mask = 16'h5A5F;
defparam \counter[8]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
cycloneii_lcell_comb \counter[9]~58 (
// Equation(s):
// \counter[9]~58_combout  = (counter[9] & (\counter[8]~57  $ (GND))) # (!counter[9] & (!\counter[8]~57  & VCC))
// \counter[9]~59  = CARRY((counter[9] & !\counter[8]~57 ))

	.dataa(vcc),
	.datab(counter[9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[8]~57 ),
	.combout(\counter[9]~58_combout ),
	.cout(\counter[9]~59 ));
// synopsys translate_off
defparam \counter[9]~58 .lut_mask = 16'hC30C;
defparam \counter[9]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X14_Y10_N19
cycloneii_lcell_ff \counter[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\counter[9]~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[9]));

// Location: LCCOMB_X14_Y10_N22
cycloneii_lcell_comb \counter[11]~62 (
// Equation(s):
// \counter[11]~62_combout  = (counter[11] & (\counter[10]~61  $ (GND))) # (!counter[11] & (!\counter[10]~61  & VCC))
// \counter[11]~63  = CARRY((counter[11] & !\counter[10]~61 ))

	.dataa(vcc),
	.datab(counter[11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[10]~61 ),
	.combout(\counter[11]~62_combout ),
	.cout(\counter[11]~63 ));
// synopsys translate_off
defparam \counter[11]~62 .lut_mask = 16'hC30C;
defparam \counter[11]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X14_Y10_N23
cycloneii_lcell_ff \counter[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\counter[11]~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[11]));

// Location: LCCOMB_X14_Y10_N24
cycloneii_lcell_comb \counter[12]~64 (
// Equation(s):
// \counter[12]~64_combout  = (counter[12] & (!\counter[11]~63 )) # (!counter[12] & ((\counter[11]~63 ) # (GND)))
// \counter[12]~65  = CARRY((!\counter[11]~63 ) # (!counter[12]))

	.dataa(counter[12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[11]~63 ),
	.combout(\counter[12]~64_combout ),
	.cout(\counter[12]~65 ));
// synopsys translate_off
defparam \counter[12]~64 .lut_mask = 16'h5A5F;
defparam \counter[12]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneii_lcell_comb \counter[13]~66 (
// Equation(s):
// \counter[13]~66_combout  = (counter[13] & (\counter[12]~65  $ (GND))) # (!counter[13] & (!\counter[12]~65  & VCC))
// \counter[13]~67  = CARRY((counter[13] & !\counter[12]~65 ))

	.dataa(vcc),
	.datab(counter[13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[12]~65 ),
	.combout(\counter[13]~66_combout ),
	.cout(\counter[13]~67 ));
// synopsys translate_off
defparam \counter[13]~66 .lut_mask = 16'hC30C;
defparam \counter[13]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X14_Y10_N27
cycloneii_lcell_ff \counter[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\counter[13]~66_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[13]));

// Location: LCCOMB_X14_Y10_N28
cycloneii_lcell_comb \counter[14]~68 (
// Equation(s):
// \counter[14]~68_combout  = (counter[14] & (!\counter[13]~67 )) # (!counter[14] & ((\counter[13]~67 ) # (GND)))
// \counter[14]~69  = CARRY((!\counter[13]~67 ) # (!counter[14]))

	.dataa(vcc),
	.datab(counter[14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[13]~67 ),
	.combout(\counter[14]~68_combout ),
	.cout(\counter[14]~69 ));
// synopsys translate_off
defparam \counter[14]~68 .lut_mask = 16'h3C3F;
defparam \counter[14]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X14_Y10_N29
cycloneii_lcell_ff \counter[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\counter[14]~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[14]));

// Location: LCCOMB_X14_Y10_N30
cycloneii_lcell_comb \counter[15]~70 (
// Equation(s):
// \counter[15]~70_combout  = (counter[15] & (\counter[14]~69  $ (GND))) # (!counter[15] & (!\counter[14]~69  & VCC))
// \counter[15]~71  = CARRY((counter[15] & !\counter[14]~69 ))

	.dataa(vcc),
	.datab(counter[15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[14]~69 ),
	.combout(\counter[15]~70_combout ),
	.cout(\counter[15]~71 ));
// synopsys translate_off
defparam \counter[15]~70 .lut_mask = 16'hC30C;
defparam \counter[15]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X14_Y10_N31
cycloneii_lcell_ff \counter[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\counter[15]~70_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[15]));

// Location: LCCOMB_X14_Y9_N0
cycloneii_lcell_comb \counter[16]~72 (
// Equation(s):
// \counter[16]~72_combout  = (counter[16] & (!\counter[15]~71 )) # (!counter[16] & ((\counter[15]~71 ) # (GND)))
// \counter[16]~73  = CARRY((!\counter[15]~71 ) # (!counter[16]))

	.dataa(vcc),
	.datab(counter[16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[15]~71 ),
	.combout(\counter[16]~72_combout ),
	.cout(\counter[16]~73 ));
// synopsys translate_off
defparam \counter[16]~72 .lut_mask = 16'h3C3F;
defparam \counter[16]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N28
cycloneii_lcell_comb \counter[16]~feeder (
// Equation(s):
// \counter[16]~feeder_combout  = \counter[16]~72_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\counter[16]~72_combout ),
	.cin(gnd),
	.combout(\counter[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \counter[16]~feeder .lut_mask = 16'hFF00;
defparam \counter[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y9_N29
cycloneii_lcell_ff \counter[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\counter[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[16]));

// Location: LCCOMB_X14_Y9_N2
cycloneii_lcell_comb \counter[17]~74 (
// Equation(s):
// \counter[17]~74_combout  = (counter[17] & (\counter[16]~73  $ (GND))) # (!counter[17] & (!\counter[16]~73  & VCC))
// \counter[17]~75  = CARRY((counter[17] & !\counter[16]~73 ))

	.dataa(vcc),
	.datab(counter[17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[16]~73 ),
	.combout(\counter[17]~74_combout ),
	.cout(\counter[17]~75 ));
// synopsys translate_off
defparam \counter[17]~74 .lut_mask = 16'hC30C;
defparam \counter[17]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N30
cycloneii_lcell_comb \counter[17]~feeder (
// Equation(s):
// \counter[17]~feeder_combout  = \counter[17]~74_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\counter[17]~74_combout ),
	.cin(gnd),
	.combout(\counter[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \counter[17]~feeder .lut_mask = 16'hFF00;
defparam \counter[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y9_N31
cycloneii_lcell_ff \counter[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\counter[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[17]));

// Location: LCCOMB_X14_Y9_N4
cycloneii_lcell_comb \counter[18]~76 (
// Equation(s):
// \counter[18]~76_combout  = (counter[18] & (!\counter[17]~75 )) # (!counter[18] & ((\counter[17]~75 ) # (GND)))
// \counter[18]~77  = CARRY((!\counter[17]~75 ) # (!counter[18]))

	.dataa(vcc),
	.datab(counter[18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[17]~75 ),
	.combout(\counter[18]~76_combout ),
	.cout(\counter[18]~77 ));
// synopsys translate_off
defparam \counter[18]~76 .lut_mask = 16'h3C3F;
defparam \counter[18]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y9_N25
cycloneii_lcell_ff \counter[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\counter[18]~76_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[18]));

// Location: LCCOMB_X14_Y9_N6
cycloneii_lcell_comb \counter[19]~78 (
// Equation(s):
// \counter[19]~78_combout  = (counter[19] & (\counter[18]~77  $ (GND))) # (!counter[19] & (!\counter[18]~77  & VCC))
// \counter[19]~79  = CARRY((counter[19] & !\counter[18]~77 ))

	.dataa(counter[19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[18]~77 ),
	.combout(\counter[19]~78_combout ),
	.cout(\counter[19]~79 ));
// synopsys translate_off
defparam \counter[19]~78 .lut_mask = 16'hA50A;
defparam \counter[19]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
cycloneii_lcell_comb \counter[20]~80 (
// Equation(s):
// \counter[20]~80_combout  = (counter[20] & (!\counter[19]~79 )) # (!counter[20] & ((\counter[19]~79 ) # (GND)))
// \counter[20]~81  = CARRY((!\counter[19]~79 ) # (!counter[20]))

	.dataa(vcc),
	.datab(counter[20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[19]~79 ),
	.combout(\counter[20]~80_combout ),
	.cout(\counter[20]~81 ));
// synopsys translate_off
defparam \counter[20]~80 .lut_mask = 16'h3C3F;
defparam \counter[20]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X14_Y9_N9
cycloneii_lcell_ff \counter[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\counter[20]~80_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[20]));

// Location: LCCOMB_X14_Y9_N10
cycloneii_lcell_comb \counter[21]~82 (
// Equation(s):
// \counter[21]~82_combout  = (counter[21] & (\counter[20]~81  $ (GND))) # (!counter[21] & (!\counter[20]~81  & VCC))
// \counter[21]~83  = CARRY((counter[21] & !\counter[20]~81 ))

	.dataa(counter[21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[20]~81 ),
	.combout(\counter[21]~82_combout ),
	.cout(\counter[21]~83 ));
// synopsys translate_off
defparam \counter[21]~82 .lut_mask = 16'hA50A;
defparam \counter[21]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N12
cycloneii_lcell_comb \counter[22]~84 (
// Equation(s):
// \counter[22]~84_combout  = (counter[22] & (!\counter[21]~83 )) # (!counter[22] & ((\counter[21]~83 ) # (GND)))
// \counter[22]~85  = CARRY((!\counter[21]~83 ) # (!counter[22]))

	.dataa(counter[22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[21]~83 ),
	.combout(\counter[22]~84_combout ),
	.cout(\counter[22]~85 ));
// synopsys translate_off
defparam \counter[22]~84 .lut_mask = 16'h5A5F;
defparam \counter[22]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N14
cycloneii_lcell_comb \counter[23]~86 (
// Equation(s):
// \counter[23]~86_combout  = (counter[23] & (\counter[22]~85  $ (GND))) # (!counter[23] & (!\counter[22]~85  & VCC))
// \counter[23]~87  = CARRY((counter[23] & !\counter[22]~85 ))

	.dataa(vcc),
	.datab(counter[23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[22]~85 ),
	.combout(\counter[23]~86_combout ),
	.cout(\counter[23]~87 ));
// synopsys translate_off
defparam \counter[23]~86 .lut_mask = 16'hC30C;
defparam \counter[23]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X14_Y9_N15
cycloneii_lcell_ff \counter[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\counter[23]~86_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[23]));

// Location: LCCOMB_X14_Y9_N18
cycloneii_lcell_comb \counter[25]~90 (
// Equation(s):
// \counter[25]~90_combout  = (counter[25] & (\counter[24]~89  $ (GND))) # (!counter[25] & (!\counter[24]~89  & VCC))
// \counter[25]~91  = CARRY((counter[25] & !\counter[24]~89 ))

	.dataa(vcc),
	.datab(counter[25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[24]~89 ),
	.combout(\counter[25]~90_combout ),
	.cout(\counter[25]~91 ));
// synopsys translate_off
defparam \counter[25]~90 .lut_mask = 16'hC30C;
defparam \counter[25]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X14_Y9_N19
cycloneii_lcell_ff \counter[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\counter[25]~90_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[25]));

// Location: LCCOMB_X14_Y9_N22
cycloneii_lcell_comb \counter[27]~94 (
// Equation(s):
// \counter[27]~94_combout  = (counter[27] & (\counter[26]~93  $ (GND))) # (!counter[27] & (!\counter[26]~93  & VCC))
// \counter[27]~95  = CARRY((counter[27] & !\counter[26]~93 ))

	.dataa(vcc),
	.datab(counter[27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[26]~93 ),
	.combout(\counter[27]~94_combout ),
	.cout(\counter[27]~95 ));
// synopsys translate_off
defparam \counter[27]~94 .lut_mask = 16'hC30C;
defparam \counter[27]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X14_Y9_N23
cycloneii_lcell_ff \counter[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\counter[27]~94_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[27]));

// Location: LCCOMB_X14_Y9_N24
cycloneii_lcell_comb \counter[28]~96 (
// Equation(s):
// \counter[28]~96_combout  = (counter[28] & (!\counter[27]~95 )) # (!counter[28] & ((\counter[27]~95 ) # (GND)))
// \counter[28]~97  = CARRY((!\counter[27]~95 ) # (!counter[28]))

	.dataa(counter[28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[27]~95 ),
	.combout(\counter[28]~96_combout ),
	.cout(\counter[28]~97 ));
// synopsys translate_off
defparam \counter[28]~96 .lut_mask = 16'h5A5F;
defparam \counter[28]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
cycloneii_lcell_comb \counter[29]~98 (
// Equation(s):
// \counter[29]~98_combout  = (counter[29] & (\counter[28]~97  $ (GND))) # (!counter[29] & (!\counter[28]~97  & VCC))
// \counter[29]~99  = CARRY((counter[29] & !\counter[28]~97 ))

	.dataa(vcc),
	.datab(counter[29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[28]~97 ),
	.combout(\counter[29]~98_combout ),
	.cout(\counter[29]~99 ));
// synopsys translate_off
defparam \counter[29]~98 .lut_mask = 16'hC30C;
defparam \counter[29]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X14_Y9_N27
cycloneii_lcell_ff \counter[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\counter[29]~98_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[29]));

// Location: LCCOMB_X14_Y9_N28
cycloneii_lcell_comb \counter[30]~100 (
// Equation(s):
// \counter[30]~100_combout  = (counter[30] & (!\counter[29]~99 )) # (!counter[30] & ((\counter[29]~99 ) # (GND)))
// \counter[30]~101  = CARRY((!\counter[29]~99 ) # (!counter[30]))

	.dataa(vcc),
	.datab(counter[30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[29]~99 ),
	.combout(\counter[30]~100_combout ),
	.cout(\counter[30]~101 ));
// synopsys translate_off
defparam \counter[30]~100 .lut_mask = 16'h3C3F;
defparam \counter[30]~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X14_Y9_N29
cycloneii_lcell_ff \counter[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\counter[30]~100_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[30]));

// Location: LCCOMB_X14_Y9_N30
cycloneii_lcell_comb \counter[31]~102 (
// Equation(s):
// \counter[31]~102_combout  = \counter[30]~101  $ (!counter[31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(counter[31]),
	.cin(\counter[30]~101 ),
	.combout(\counter[31]~102_combout ),
	.cout());
// synopsys translate_off
defparam \counter[31]~102 .lut_mask = 16'hF00F;
defparam \counter[31]~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X14_Y9_N31
cycloneii_lcell_ff \counter[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\counter[31]~102_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[31]));

// Location: LCFF_X14_Y10_N25
cycloneii_lcell_ff \counter[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\counter[12]~64_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[12]));

// Location: LCCOMB_X15_Y10_N28
cycloneii_lcell_comb \counter[0]~33 (
// Equation(s):
// \counter[0]~33_combout  = (!counter[15] & (!counter[12] & (!counter[13] & !counter[14])))

	.dataa(counter[15]),
	.datab(counter[12]),
	.datac(counter[13]),
	.datad(counter[14]),
	.cin(gnd),
	.combout(\counter[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~33 .lut_mask = 16'h0001;
defparam \counter[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N13
cycloneii_lcell_ff \counter[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\counter[6]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[6]));

// Location: LCCOMB_X14_Y10_N0
cycloneii_lcell_comb \counter[0]~31 (
// Equation(s):
// \counter[0]~31_combout  = (!counter[5] & (!counter[4] & (!counter[7] & !counter[6])))

	.dataa(counter[5]),
	.datab(counter[4]),
	.datac(counter[7]),
	.datad(counter[6]),
	.cin(gnd),
	.combout(\counter[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~31 .lut_mask = 16'h0001;
defparam \counter[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N17
cycloneii_lcell_ff \counter[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\counter[8]~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[8]));

// Location: LCCOMB_X15_Y10_N26
cycloneii_lcell_comb \counter[0]~32 (
// Equation(s):
// \counter[0]~32_combout  = (!counter[10] & (!counter[9] & (!counter[8] & !counter[11])))

	.dataa(counter[10]),
	.datab(counter[9]),
	.datac(counter[8]),
	.datad(counter[11]),
	.cin(gnd),
	.combout(\counter[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~32 .lut_mask = 16'h0001;
defparam \counter[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N14
cycloneii_lcell_comb \counter[0]~34 (
// Equation(s):
// \counter[0]~34_combout  = (\LessThan0~0_combout  & (\counter[0]~33_combout  & (\counter[0]~31_combout  & \counter[0]~32_combout )))

	.dataa(\LessThan0~0_combout ),
	.datab(\counter[0]~33_combout ),
	.datac(\counter[0]~31_combout ),
	.datad(\counter[0]~32_combout ),
	.cin(gnd),
	.combout(\counter[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~34 .lut_mask = 16'h8000;
defparam \counter[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N7
cycloneii_lcell_ff \counter[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\counter[19]~78_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[19]));

// Location: LCCOMB_X15_Y9_N14
cycloneii_lcell_comb \counter[0]~35 (
// Equation(s):
// \counter[0]~35_combout  = (!counter[18] & (!counter[17] & (!counter[19] & !counter[16])))

	.dataa(counter[18]),
	.datab(counter[17]),
	.datac(counter[19]),
	.datad(counter[16]),
	.cin(gnd),
	.combout(\counter[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~35 .lut_mask = 16'h0001;
defparam \counter[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N25
cycloneii_lcell_ff \counter[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\counter[28]~96_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[28]));

// Location: LCCOMB_X15_Y9_N20
cycloneii_lcell_comb \counter[0]~38 (
// Equation(s):
// \counter[0]~38_combout  = (!counter[29] & (!counter[30] & !counter[28]))

	.dataa(vcc),
	.datab(counter[29]),
	.datac(counter[30]),
	.datad(counter[28]),
	.cin(gnd),
	.combout(\counter[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~38 .lut_mask = 16'h0003;
defparam \counter[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y9_N13
cycloneii_lcell_ff \counter[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\counter[22]~84_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[22]));

// Location: LCFF_X14_Y9_N11
cycloneii_lcell_ff \counter[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\counter[21]~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[21]));

// Location: LCCOMB_X15_Y9_N12
cycloneii_lcell_comb \counter[0]~36 (
// Equation(s):
// \counter[0]~36_combout  = (!counter[23] & (!counter[22] & (!counter[20] & !counter[21])))

	.dataa(counter[23]),
	.datab(counter[22]),
	.datac(counter[20]),
	.datad(counter[21]),
	.cin(gnd),
	.combout(\counter[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~36 .lut_mask = 16'h0001;
defparam \counter[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N2
cycloneii_lcell_comb \counter[0]~39 (
// Equation(s):
// \counter[0]~39_combout  = (\counter[0]~37_combout  & (\counter[0]~35_combout  & (\counter[0]~38_combout  & \counter[0]~36_combout )))

	.dataa(\counter[0]~37_combout ),
	.datab(\counter[0]~35_combout ),
	.datac(\counter[0]~38_combout ),
	.datad(\counter[0]~36_combout ),
	.cin(gnd),
	.combout(\counter[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~39 .lut_mask = 16'h8000;
defparam \counter[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N16
cycloneii_lcell_comb \counter[0]~40 (
// Equation(s):
// \counter[0]~40_combout  = (\address_ram[0]~0_combout  & ((counter[31]) # ((\counter[0]~34_combout  & \counter[0]~39_combout ))))

	.dataa(\address_ram[0]~0_combout ),
	.datab(counter[31]),
	.datac(\counter[0]~34_combout ),
	.datad(\counter[0]~39_combout ),
	.cin(gnd),
	.combout(\counter[0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~40 .lut_mask = 16'hA888;
defparam \counter[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N5
cycloneii_lcell_ff \counter[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\counter[2]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[2]));

// Location: LCFF_X14_Y10_N7
cycloneii_lcell_ff \counter[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\counter[3]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[3]));

// Location: LCCOMB_X15_Y10_N2
cycloneii_lcell_comb \address_ram[3]~4 (
// Equation(s):
// \address_ram[3]~4_combout  = !counter[3]

	.dataa(vcc),
	.datab(vcc),
	.datac(counter[3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\address_ram[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \address_ram[3]~4 .lut_mask = 16'h0F0F;
defparam \address_ram[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
cycloneii_lcell_comb \address_ram[3]~feeder (
// Equation(s):
// \address_ram[3]~feeder_combout  = \address_ram[3]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\address_ram[3]~4_combout ),
	.cin(gnd),
	.combout(\address_ram[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \address_ram[3]~feeder .lut_mask = 16'hFF00;
defparam \address_ram[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N27
cycloneii_lcell_ff \address_ram[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\address_ram[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(address_ram[3]));

// Location: LCFF_X14_Y10_N3
cycloneii_lcell_ff \counter[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\counter[1]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[1]));

// Location: LCCOMB_X15_Y10_N18
cycloneii_lcell_comb \address_ram[1]~2 (
// Equation(s):
// \address_ram[1]~2_combout  = !counter[1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(counter[1]),
	.cin(gnd),
	.combout(\address_ram[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \address_ram[1]~2 .lut_mask = 16'h00FF;
defparam \address_ram[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
cycloneii_lcell_comb \address_ram[1]~feeder (
// Equation(s):
// \address_ram[1]~feeder_combout  = \address_ram[1]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\address_ram[1]~2_combout ),
	.cin(gnd),
	.combout(\address_ram[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \address_ram[1]~feeder .lut_mask = 16'hFF00;
defparam \address_ram[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N11
cycloneii_lcell_ff \address_ram[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\address_ram[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(address_ram[1]));

// Location: LCCOMB_X19_Y11_N12
cycloneii_lcell_comb \ram_inst|ram~173 (
// Equation(s):
// \ram_inst|ram~173_combout  = (address_ram[2] & (address_ram[0] & (address_ram[3] & address_ram[1])))

	.dataa(address_ram[2]),
	.datab(address_ram[0]),
	.datac(address_ram[3]),
	.datad(address_ram[1]),
	.cin(gnd),
	.combout(\ram_inst|ram~173_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~173 .lut_mask = 16'h8000;
defparam \ram_inst|ram~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N14
cycloneii_lcell_comb \ram_inst|ram~174 (
// Equation(s):
// \ram_inst|ram~174_combout  = (!\rom_to_ram~regout  & (\mem_enable~combout  & (\rw_enable~combout  & \ram_inst|ram~173_combout )))

	.dataa(\rom_to_ram~regout ),
	.datab(\mem_enable~combout ),
	.datac(\rw_enable~combout ),
	.datad(\ram_inst|ram~173_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~174_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~174 .lut_mask = 16'h4000;
defparam \ram_inst|ram~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N1
cycloneii_lcell_ff \ram_inst|ram~88 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~88_regout ));

// Location: LCCOMB_X19_Y12_N8
cycloneii_lcell_comb \ram_inst|temp_address[1]~feeder (
// Equation(s):
// \ram_inst|temp_address[1]~feeder_combout  = address_ram[1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(address_ram[1]),
	.cin(gnd),
	.combout(\ram_inst|temp_address[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|temp_address[1]~feeder .lut_mask = 16'hFF00;
defparam \ram_inst|temp_address[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N9
cycloneii_lcell_ff \ram_inst|temp_address[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram_inst|temp_address[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|temp_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|temp_address [1]));

// Location: LCCOMB_X15_Y10_N20
cycloneii_lcell_comb \address_ram[2]~3 (
// Equation(s):
// \address_ram[2]~3_combout  = !counter[2]

	.dataa(vcc),
	.datab(vcc),
	.datac(counter[2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\address_ram[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \address_ram[2]~3 .lut_mask = 16'h0F0F;
defparam \address_ram[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cycloneii_lcell_comb \address_ram[2]~feeder (
// Equation(s):
// \address_ram[2]~feeder_combout  = \address_ram[2]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\address_ram[2]~3_combout ),
	.cin(gnd),
	.combout(\address_ram[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \address_ram[2]~feeder .lut_mask = 16'hFF00;
defparam \address_ram[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N21
cycloneii_lcell_ff \address_ram[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\address_ram[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_ram[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(address_ram[2]));

// Location: LCCOMB_X19_Y10_N28
cycloneii_lcell_comb \ram_inst|ram~171 (
// Equation(s):
// \ram_inst|ram~171_combout  = (!address_ram[1] & (!address_ram[0] & (address_ram[2] & address_ram[3])))

	.dataa(address_ram[1]),
	.datab(address_ram[0]),
	.datac(address_ram[2]),
	.datad(address_ram[3]),
	.cin(gnd),
	.combout(\ram_inst|ram~171_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~171 .lut_mask = 16'h1000;
defparam \ram_inst|ram~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
cycloneii_lcell_comb \ram_inst|ram~172 (
// Equation(s):
// \ram_inst|ram~172_combout  = (\mem_enable~combout  & (\rw_enable~combout  & (!\rom_to_ram~regout  & \ram_inst|ram~171_combout )))

	.dataa(\mem_enable~combout ),
	.datab(\rw_enable~combout ),
	.datac(\rom_to_ram~regout ),
	.datad(\ram_inst|ram~171_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~172_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~172 .lut_mask = 16'h0800;
defparam \ram_inst|ram~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N1
cycloneii_lcell_ff \ram_inst|ram~73 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~73_regout ));

// Location: LCCOMB_X19_Y10_N0
cycloneii_lcell_comb \ram_inst|ram~100 (
// Equation(s):
// \ram_inst|ram~100_combout  = (\ram_inst|temp_address [1] & ((\ram_inst|ram~83_regout ) # ((\ram_inst|temp_address [0])))) # (!\ram_inst|temp_address [1] & (((\ram_inst|ram~73_regout  & !\ram_inst|temp_address [0]))))

	.dataa(\ram_inst|ram~83_regout ),
	.datab(\ram_inst|temp_address [1]),
	.datac(\ram_inst|ram~73_regout ),
	.datad(\ram_inst|temp_address [0]),
	.cin(gnd),
	.combout(\ram_inst|ram~100_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~100 .lut_mask = 16'hCCB8;
defparam \ram_inst|ram~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneii_lcell_comb \ram_inst|ram~101 (
// Equation(s):
// \ram_inst|ram~101_combout  = (\ram_inst|temp_address [0] & ((\ram_inst|ram~100_combout  & ((\ram_inst|ram~88_regout ))) # (!\ram_inst|ram~100_combout  & (\ram_inst|ram~78_regout )))) # (!\ram_inst|temp_address [0] & (((\ram_inst|ram~100_combout ))))

	.dataa(\ram_inst|ram~78_regout ),
	.datab(\ram_inst|temp_address [0]),
	.datac(\ram_inst|ram~88_regout ),
	.datad(\ram_inst|ram~100_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~101_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~101 .lut_mask = 16'hF388;
defparam \ram_inst|ram~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneii_lcell_comb \ram_inst|temp_address[3]~feeder (
// Equation(s):
// \ram_inst|temp_address[3]~feeder_combout  = address_ram[3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(address_ram[3]),
	.cin(gnd),
	.combout(\ram_inst|temp_address[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|temp_address[3]~feeder .lut_mask = 16'hFF00;
defparam \ram_inst|temp_address[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N21
cycloneii_lcell_ff \ram_inst|temp_address[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram_inst|temp_address[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|temp_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|temp_address [3]));

// Location: LCCOMB_X20_Y10_N22
cycloneii_lcell_comb \ram_inst|ram~165 (
// Equation(s):
// \ram_inst|ram~165_combout  = (!address_ram[3] & (!address_ram[2] & (address_ram[0] & address_ram[1])))

	.dataa(address_ram[3]),
	.datab(address_ram[2]),
	.datac(address_ram[0]),
	.datad(address_ram[1]),
	.cin(gnd),
	.combout(\ram_inst|ram~165_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~165 .lut_mask = 16'h1000;
defparam \ram_inst|ram~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N12
cycloneii_lcell_comb \ram_inst|ram~166 (
// Equation(s):
// \ram_inst|ram~166_combout  = (\rw_enable~combout  & (\mem_enable~combout  & (!\rom_to_ram~regout  & \ram_inst|ram~165_combout )))

	.dataa(\rw_enable~combout ),
	.datab(\mem_enable~combout ),
	.datac(\rom_to_ram~regout ),
	.datad(\ram_inst|ram~165_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~166_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~166 .lut_mask = 16'h0800;
defparam \ram_inst|ram~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N31
cycloneii_lcell_ff \ram_inst|ram~28 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~28_regout ));

// Location: LCCOMB_X19_Y10_N14
cycloneii_lcell_comb \ram_inst|ram~164 (
// Equation(s):
// \ram_inst|ram~164_combout  = (\ram_inst|ram~163_combout  & (\mem_enable~combout  & (!\rom_to_ram~regout  & \rw_enable~combout )))

	.dataa(\ram_inst|ram~163_combout ),
	.datab(\mem_enable~combout ),
	.datac(\rom_to_ram~regout ),
	.datad(\rw_enable~combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~164_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~164 .lut_mask = 16'h0800;
defparam \ram_inst|ram~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N25
cycloneii_lcell_ff \ram_inst|ram~13 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~13_regout ));

// Location: LCCOMB_X19_Y10_N24
cycloneii_lcell_comb \ram_inst|ram~97 (
// Equation(s):
// \ram_inst|ram~97_combout  = (\ram_inst|temp_address [1] & (((\ram_inst|temp_address [0])))) # (!\ram_inst|temp_address [1] & ((\ram_inst|temp_address [0] & (\ram_inst|ram~18_regout )) # (!\ram_inst|temp_address [0] & ((\ram_inst|ram~13_regout )))))

	.dataa(\ram_inst|ram~18_regout ),
	.datab(\ram_inst|temp_address [1]),
	.datac(\ram_inst|ram~13_regout ),
	.datad(\ram_inst|temp_address [0]),
	.cin(gnd),
	.combout(\ram_inst|ram~97_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~97 .lut_mask = 16'hEE30;
defparam \ram_inst|ram~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
cycloneii_lcell_comb \ram_inst|ram~98 (
// Equation(s):
// \ram_inst|ram~98_combout  = (\ram_inst|ram~97_combout  & (((\ram_inst|ram~28_regout ) # (!\ram_inst|temp_address [1])))) # (!\ram_inst|ram~97_combout  & (\ram_inst|ram~23_regout  & ((\ram_inst|temp_address [1]))))

	.dataa(\ram_inst|ram~23_regout ),
	.datab(\ram_inst|ram~28_regout ),
	.datac(\ram_inst|ram~97_combout ),
	.datad(\ram_inst|temp_address [1]),
	.cin(gnd),
	.combout(\ram_inst|ram~98_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~98 .lut_mask = 16'hCAF0;
defparam \ram_inst|ram~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N0
cycloneii_lcell_comb \ram_inst|ram~157 (
// Equation(s):
// \ram_inst|ram~157_combout  = (!address_ram[3] & (address_ram[2] & (address_ram[0] & address_ram[1])))

	.dataa(address_ram[3]),
	.datab(address_ram[2]),
	.datac(address_ram[0]),
	.datad(address_ram[1]),
	.cin(gnd),
	.combout(\ram_inst|ram~157_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~157 .lut_mask = 16'h4000;
defparam \ram_inst|ram~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N30
cycloneii_lcell_comb \ram_inst|ram~158 (
// Equation(s):
// \ram_inst|ram~158_combout  = (!\rom_to_ram~regout  & (\rw_enable~combout  & (\mem_enable~combout  & \ram_inst|ram~157_combout )))

	.dataa(\rom_to_ram~regout ),
	.datab(\rw_enable~combout ),
	.datac(\mem_enable~combout ),
	.datad(\ram_inst|ram~157_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~158_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~158 .lut_mask = 16'h4000;
defparam \ram_inst|ram~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N27
cycloneii_lcell_ff \ram_inst|ram~48 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~48_regout ));

// Location: LCCOMB_X18_Y10_N24
cycloneii_lcell_comb \ram_inst|ram~155 (
// Equation(s):
// \ram_inst|ram~155_combout  = (!address_ram[1] & (!address_ram[3] & (address_ram[2] & !address_ram[0])))

	.dataa(address_ram[1]),
	.datab(address_ram[3]),
	.datac(address_ram[2]),
	.datad(address_ram[0]),
	.cin(gnd),
	.combout(\ram_inst|ram~155_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~155 .lut_mask = 16'h0010;
defparam \ram_inst|ram~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneii_lcell_comb \ram_inst|ram~156 (
// Equation(s):
// \ram_inst|ram~156_combout  = (\mem_enable~combout  & (\rw_enable~combout  & (!\rom_to_ram~regout  & \ram_inst|ram~155_combout )))

	.dataa(\mem_enable~combout ),
	.datab(\rw_enable~combout ),
	.datac(\rom_to_ram~regout ),
	.datad(\ram_inst|ram~155_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~156_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~156 .lut_mask = 16'h0800;
defparam \ram_inst|ram~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y13_N1
cycloneii_lcell_ff \ram_inst|ram~33 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~33_regout ));

// Location: LCCOMB_X19_Y13_N0
cycloneii_lcell_comb \ram_inst|ram~95 (
// Equation(s):
// \ram_inst|ram~95_combout  = (\ram_inst|temp_address [0] & (((\ram_inst|temp_address [1])))) # (!\ram_inst|temp_address [0] & ((\ram_inst|temp_address [1] & (\ram_inst|ram~43_regout )) # (!\ram_inst|temp_address [1] & ((\ram_inst|ram~33_regout )))))

	.dataa(\ram_inst|ram~43_regout ),
	.datab(\ram_inst|temp_address [0]),
	.datac(\ram_inst|ram~33_regout ),
	.datad(\ram_inst|temp_address [1]),
	.cin(gnd),
	.combout(\ram_inst|ram~95_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~95 .lut_mask = 16'hEE30;
defparam \ram_inst|ram~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneii_lcell_comb \ram_inst|ram~96 (
// Equation(s):
// \ram_inst|ram~96_combout  = (\ram_inst|temp_address [0] & ((\ram_inst|ram~95_combout  & ((\ram_inst|ram~48_regout ))) # (!\ram_inst|ram~95_combout  & (\ram_inst|ram~38_regout )))) # (!\ram_inst|temp_address [0] & (((\ram_inst|ram~95_combout ))))

	.dataa(\ram_inst|ram~38_regout ),
	.datab(\ram_inst|temp_address [0]),
	.datac(\ram_inst|ram~48_regout ),
	.datad(\ram_inst|ram~95_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~96_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~96 .lut_mask = 16'hF388;
defparam \ram_inst|ram~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
cycloneii_lcell_comb \ram_inst|ram~99 (
// Equation(s):
// \ram_inst|ram~99_combout  = (\ram_inst|temp_address [2] & ((\ram_inst|temp_address [3]) # ((\ram_inst|ram~96_combout )))) # (!\ram_inst|temp_address [2] & (!\ram_inst|temp_address [3] & (\ram_inst|ram~98_combout )))

	.dataa(\ram_inst|temp_address [2]),
	.datab(\ram_inst|temp_address [3]),
	.datac(\ram_inst|ram~98_combout ),
	.datad(\ram_inst|ram~96_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~99_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~99 .lut_mask = 16'hBA98;
defparam \ram_inst|ram~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cycloneii_lcell_comb \ram_inst|ram~102 (
// Equation(s):
// \ram_inst|ram~102_combout  = (\ram_inst|temp_address [3] & ((\ram_inst|ram~99_combout  & ((\ram_inst|ram~101_combout ))) # (!\ram_inst|ram~99_combout  & (\ram_inst|ram~94_combout )))) # (!\ram_inst|temp_address [3] & (((\ram_inst|ram~99_combout ))))

	.dataa(\ram_inst|ram~94_combout ),
	.datab(\ram_inst|ram~101_combout ),
	.datac(\ram_inst|temp_address [3]),
	.datad(\ram_inst|ram~99_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~102_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~102 .lut_mask = 16'hCFA0;
defparam \ram_inst|ram~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N21
cycloneii_lcell_ff \ram_inst|data_output[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram_inst|ram~102_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|data_output [0]));

// Location: LCCOMB_X15_Y10_N22
cycloneii_lcell_comb \address_rom[1]~feeder (
// Equation(s):
// \address_rom[1]~feeder_combout  = counter[1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(counter[1]),
	.cin(gnd),
	.combout(\address_rom[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \address_rom[1]~feeder .lut_mask = 16'hFF00;
defparam \address_rom[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N23
cycloneii_lcell_ff \address_rom[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\address_rom[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_rom[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(address_rom[1]));

// Location: LCCOMB_X18_Y11_N6
cycloneii_lcell_comb \rom_inst|Mux3~0 (
// Equation(s):
// \rom_inst|Mux3~0_combout  = address_rom[1] $ (address_rom[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(address_rom[1]),
	.datad(address_rom[0]),
	.cin(gnd),
	.combout(\rom_inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_inst|Mux3~0 .lut_mask = 16'h0FF0;
defparam \rom_inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y11_N7
cycloneii_lcell_ff \rom_inst|data_output[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rom_inst|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rom_inst|data_output [1]));

// Location: LCCOMB_X18_Y12_N4
cycloneii_lcell_comb \ram_inst|ram~149 (
// Equation(s):
// \ram_inst|ram~149_combout  = (!address_ram[2] & (address_ram[3] & (address_ram[0] & address_ram[1])))

	.dataa(address_ram[2]),
	.datab(address_ram[3]),
	.datac(address_ram[0]),
	.datad(address_ram[1]),
	.cin(gnd),
	.combout(\ram_inst|ram~149_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~149 .lut_mask = 16'h4000;
defparam \ram_inst|ram~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneii_lcell_comb \ram_inst|ram~150 (
// Equation(s):
// \ram_inst|ram~150_combout  = (\rw_enable~combout  & (\mem_enable~combout  & (\ram_inst|ram~149_combout  & !\rom_to_ram~regout )))

	.dataa(\rw_enable~combout ),
	.datab(\mem_enable~combout ),
	.datac(\ram_inst|ram~149_combout ),
	.datad(\rom_to_ram~regout ),
	.cin(gnd),
	.combout(\ram_inst|ram~150_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~150 .lut_mask = 16'h0080;
defparam \ram_inst|ram~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y12_N23
cycloneii_lcell_ff \ram_inst|ram~69 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~69_regout ));

// Location: LCFF_X19_Y11_N11
cycloneii_lcell_ff \ram_inst|ram~89 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~89_regout ));

// Location: LCFF_X19_Y12_N11
cycloneii_lcell_ff \ram_inst|temp_address[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(address_ram[2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|temp_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|temp_address [2]));

// Location: LCFF_X20_Y13_N19
cycloneii_lcell_ff \ram_inst|ram~29 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~29_regout ));

// Location: LCCOMB_X20_Y13_N18
cycloneii_lcell_comb \ram_inst|ram~110 (
// Equation(s):
// \ram_inst|ram~110_combout  = (\ram_inst|temp_address [2] & ((\ram_inst|ram~49_regout ) # ((\ram_inst|temp_address [3])))) # (!\ram_inst|temp_address [2] & (((\ram_inst|ram~29_regout  & !\ram_inst|temp_address [3]))))

	.dataa(\ram_inst|ram~49_regout ),
	.datab(\ram_inst|temp_address [2]),
	.datac(\ram_inst|ram~29_regout ),
	.datad(\ram_inst|temp_address [3]),
	.cin(gnd),
	.combout(\ram_inst|ram~110_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~110 .lut_mask = 16'hCCB8;
defparam \ram_inst|ram~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cycloneii_lcell_comb \ram_inst|ram~111 (
// Equation(s):
// \ram_inst|ram~111_combout  = (\ram_inst|temp_address [3] & ((\ram_inst|ram~110_combout  & ((\ram_inst|ram~89_regout ))) # (!\ram_inst|ram~110_combout  & (\ram_inst|ram~69_regout )))) # (!\ram_inst|temp_address [3] & (((\ram_inst|ram~110_combout ))))

	.dataa(\ram_inst|temp_address [3]),
	.datab(\ram_inst|ram~69_regout ),
	.datac(\ram_inst|ram~89_regout ),
	.datad(\ram_inst|ram~110_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~111_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~111 .lut_mask = 16'hF588;
defparam \ram_inst|ram~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N5
cycloneii_lcell_ff \ram_inst|ram~74 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~74_regout ));

// Location: LCFF_X19_Y10_N11
cycloneii_lcell_ff \ram_inst|ram~14 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~14_regout ));

// Location: LCCOMB_X19_Y10_N10
cycloneii_lcell_comb \ram_inst|ram~107 (
// Equation(s):
// \ram_inst|ram~107_combout  = (\ram_inst|temp_address [3] & ((\ram_inst|ram~54_regout ) # ((\ram_inst|temp_address [2])))) # (!\ram_inst|temp_address [3] & (((\ram_inst|ram~14_regout  & !\ram_inst|temp_address [2]))))

	.dataa(\ram_inst|ram~54_regout ),
	.datab(\ram_inst|temp_address [3]),
	.datac(\ram_inst|ram~14_regout ),
	.datad(\ram_inst|temp_address [2]),
	.cin(gnd),
	.combout(\ram_inst|ram~107_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~107 .lut_mask = 16'hCCB8;
defparam \ram_inst|ram~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
cycloneii_lcell_comb \ram_inst|ram~108 (
// Equation(s):
// \ram_inst|ram~108_combout  = (\ram_inst|temp_address [2] & ((\ram_inst|ram~107_combout  & ((\ram_inst|ram~74_regout ))) # (!\ram_inst|ram~107_combout  & (\ram_inst|ram~34_regout )))) # (!\ram_inst|temp_address [2] & (((\ram_inst|ram~107_combout ))))

	.dataa(\ram_inst|ram~34_regout ),
	.datab(\ram_inst|temp_address [2]),
	.datac(\ram_inst|ram~74_regout ),
	.datad(\ram_inst|ram~107_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~108_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~108 .lut_mask = 16'hF388;
defparam \ram_inst|ram~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneii_lcell_comb \ram_inst|ram~59feeder (
// Equation(s):
// \ram_inst|ram~59feeder_combout  = \rom_inst|data_output [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom_inst|data_output [1]),
	.cin(gnd),
	.combout(\ram_inst|ram~59feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~59feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~59feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneii_lcell_comb \ram_inst|ram~145 (
// Equation(s):
// \ram_inst|ram~145_combout  = (address_ram[0] & (address_ram[3] & (!address_ram[2] & !address_ram[1])))

	.dataa(address_ram[0]),
	.datab(address_ram[3]),
	.datac(address_ram[2]),
	.datad(address_ram[1]),
	.cin(gnd),
	.combout(\ram_inst|ram~145_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~145 .lut_mask = 16'h0008;
defparam \ram_inst|ram~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneii_lcell_comb \ram_inst|ram~146 (
// Equation(s):
// \ram_inst|ram~146_combout  = (\rw_enable~combout  & (\mem_enable~combout  & (!\rom_to_ram~regout  & \ram_inst|ram~145_combout )))

	.dataa(\rw_enable~combout ),
	.datab(\mem_enable~combout ),
	.datac(\rom_to_ram~regout ),
	.datad(\ram_inst|ram~145_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~146_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~146 .lut_mask = 16'h0800;
defparam \ram_inst|ram~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N13
cycloneii_lcell_ff \ram_inst|ram~59 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram_inst|ram~59feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~59_regout ));

// Location: LCCOMB_X18_Y11_N14
cycloneii_lcell_comb \ram_inst|ram~167 (
// Equation(s):
// \ram_inst|ram~167_combout  = (!address_ram[1] & (address_ram[0] & (address_ram[2] & address_ram[3])))

	.dataa(address_ram[1]),
	.datab(address_ram[0]),
	.datac(address_ram[2]),
	.datad(address_ram[3]),
	.cin(gnd),
	.combout(\ram_inst|ram~167_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~167 .lut_mask = 16'h4000;
defparam \ram_inst|ram~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
cycloneii_lcell_comb \ram_inst|ram~168 (
// Equation(s):
// \ram_inst|ram~168_combout  = (!\rom_to_ram~regout  & (\mem_enable~combout  & (\rw_enable~combout  & \ram_inst|ram~167_combout )))

	.dataa(\rom_to_ram~regout ),
	.datab(\mem_enable~combout ),
	.datac(\rw_enable~combout ),
	.datad(\ram_inst|ram~167_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~168_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~168 .lut_mask = 16'h4000;
defparam \ram_inst|ram~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N7
cycloneii_lcell_ff \ram_inst|ram~79 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~79_regout ));

// Location: LCCOMB_X20_Y12_N30
cycloneii_lcell_comb \ram_inst|ram~151 (
// Equation(s):
// \ram_inst|ram~151_combout  = (!address_ram[1] & (address_ram[0] & (address_ram[2] & !address_ram[3])))

	.dataa(address_ram[1]),
	.datab(address_ram[0]),
	.datac(address_ram[2]),
	.datad(address_ram[3]),
	.cin(gnd),
	.combout(\ram_inst|ram~151_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~151 .lut_mask = 16'h0040;
defparam \ram_inst|ram~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N16
cycloneii_lcell_comb \ram_inst|ram~152 (
// Equation(s):
// \ram_inst|ram~152_combout  = (\mem_enable~combout  & (\rw_enable~combout  & (!\rom_to_ram~regout  & \ram_inst|ram~151_combout )))

	.dataa(\mem_enable~combout ),
	.datab(\rw_enable~combout ),
	.datac(\rom_to_ram~regout ),
	.datad(\ram_inst|ram~151_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~152_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~152 .lut_mask = 16'h0800;
defparam \ram_inst|ram~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N1
cycloneii_lcell_ff \ram_inst|ram~39 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~39_regout ));

// Location: LCCOMB_X20_Y10_N10
cycloneii_lcell_comb \ram_inst|ram~161 (
// Equation(s):
// \ram_inst|ram~161_combout  = (!address_ram[3] & (!address_ram[2] & (address_ram[0] & !address_ram[1])))

	.dataa(address_ram[3]),
	.datab(address_ram[2]),
	.datac(address_ram[0]),
	.datad(address_ram[1]),
	.cin(gnd),
	.combout(\ram_inst|ram~161_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~161 .lut_mask = 16'h0010;
defparam \ram_inst|ram~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N24
cycloneii_lcell_comb \ram_inst|ram~162 (
// Equation(s):
// \ram_inst|ram~162_combout  = (\rw_enable~combout  & (\mem_enable~combout  & (!\rom_to_ram~regout  & \ram_inst|ram~161_combout )))

	.dataa(\rw_enable~combout ),
	.datab(\mem_enable~combout ),
	.datac(\rom_to_ram~regout ),
	.datad(\ram_inst|ram~161_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~162_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~162 .lut_mask = 16'h0800;
defparam \ram_inst|ram~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y12_N31
cycloneii_lcell_ff \ram_inst|ram~19 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~162_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~19_regout ));

// Location: LCCOMB_X21_Y12_N30
cycloneii_lcell_comb \ram_inst|ram~105 (
// Equation(s):
// \ram_inst|ram~105_combout  = (\ram_inst|temp_address [3] & (((\ram_inst|temp_address [2])))) # (!\ram_inst|temp_address [3] & ((\ram_inst|temp_address [2] & (\ram_inst|ram~39_regout )) # (!\ram_inst|temp_address [2] & ((\ram_inst|ram~19_regout )))))

	.dataa(\ram_inst|temp_address [3]),
	.datab(\ram_inst|ram~39_regout ),
	.datac(\ram_inst|ram~19_regout ),
	.datad(\ram_inst|temp_address [2]),
	.cin(gnd),
	.combout(\ram_inst|ram~105_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~105 .lut_mask = 16'hEE50;
defparam \ram_inst|ram~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N6
cycloneii_lcell_comb \ram_inst|ram~106 (
// Equation(s):
// \ram_inst|ram~106_combout  = (\ram_inst|temp_address [3] & ((\ram_inst|ram~105_combout  & ((\ram_inst|ram~79_regout ))) # (!\ram_inst|ram~105_combout  & (\ram_inst|ram~59_regout )))) # (!\ram_inst|temp_address [3] & (((\ram_inst|ram~105_combout ))))

	.dataa(\ram_inst|temp_address [3]),
	.datab(\ram_inst|ram~59_regout ),
	.datac(\ram_inst|ram~79_regout ),
	.datad(\ram_inst|ram~105_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~106_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~106 .lut_mask = 16'hF588;
defparam \ram_inst|ram~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneii_lcell_comb \ram_inst|ram~109 (
// Equation(s):
// \ram_inst|ram~109_combout  = (\ram_inst|temp_address [0] & ((\ram_inst|temp_address [1]) # ((\ram_inst|ram~106_combout )))) # (!\ram_inst|temp_address [0] & (!\ram_inst|temp_address [1] & (\ram_inst|ram~108_combout )))

	.dataa(\ram_inst|temp_address [0]),
	.datab(\ram_inst|temp_address [1]),
	.datac(\ram_inst|ram~108_combout ),
	.datad(\ram_inst|ram~106_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~109_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~109 .lut_mask = 16'hBA98;
defparam \ram_inst|ram~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneii_lcell_comb \ram_inst|ram~112 (
// Equation(s):
// \ram_inst|ram~112_combout  = (\ram_inst|temp_address [1] & ((\ram_inst|ram~109_combout  & ((\ram_inst|ram~111_combout ))) # (!\ram_inst|ram~109_combout  & (\ram_inst|ram~104_combout )))) # (!\ram_inst|temp_address [1] & (((\ram_inst|ram~109_combout ))))

	.dataa(\ram_inst|ram~104_combout ),
	.datab(\ram_inst|temp_address [1]),
	.datac(\ram_inst|ram~111_combout ),
	.datad(\ram_inst|ram~109_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~112_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~112 .lut_mask = 16'hF388;
defparam \ram_inst|ram~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N13
cycloneii_lcell_ff \ram_inst|data_output[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram_inst|ram~112_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|data_output [1]));

// Location: LCFF_X15_Y10_N13
cycloneii_lcell_ff \address_rom[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(counter[2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\address_rom[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(address_rom[2]));

// Location: LCCOMB_X18_Y11_N8
cycloneii_lcell_comb \rom_inst|Mux2~0 (
// Equation(s):
// \rom_inst|Mux2~0_combout  = address_rom[2] $ (((address_rom[1] & address_rom[0])))

	.dataa(vcc),
	.datab(address_rom[2]),
	.datac(address_rom[1]),
	.datad(address_rom[0]),
	.cin(gnd),
	.combout(\rom_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_inst|Mux2~0 .lut_mask = 16'h3CCC;
defparam \rom_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y11_N9
cycloneii_lcell_ff \rom_inst|data_output[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rom_inst|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rom_inst|data_output [2]));

// Location: LCCOMB_X19_Y11_N16
cycloneii_lcell_comb \ram_inst|ram~90feeder (
// Equation(s):
// \ram_inst|ram~90feeder_combout  = \rom_inst|data_output [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom_inst|data_output [2]),
	.cin(gnd),
	.combout(\ram_inst|ram~90feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~90feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~90feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N17
cycloneii_lcell_ff \ram_inst|ram~90 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram_inst|ram~90feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~90_regout ));

// Location: LCCOMB_X18_Y10_N14
cycloneii_lcell_comb \ram_inst|ram~85feeder (
// Equation(s):
// \ram_inst|ram~85feeder_combout  = \rom_inst|data_output [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom_inst|data_output [2]),
	.cin(gnd),
	.combout(\ram_inst|ram~85feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~85feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~85feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
cycloneii_lcell_comb \ram_inst|ram~170 (
// Equation(s):
// \ram_inst|ram~170_combout  = (\ram_inst|ram~169_combout  & (\mem_enable~combout  & (!\rom_to_ram~regout  & \rw_enable~combout )))

	.dataa(\ram_inst|ram~169_combout ),
	.datab(\mem_enable~combout ),
	.datac(\rom_to_ram~regout ),
	.datad(\rw_enable~combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~170_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~170 .lut_mask = 16'h0800;
defparam \ram_inst|ram~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N15
cycloneii_lcell_ff \ram_inst|ram~85 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram_inst|ram~85feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~85_regout ));

// Location: LCCOMB_X20_Y11_N18
cycloneii_lcell_comb \ram_inst|ram~121 (
// Equation(s):
// \ram_inst|ram~121_combout  = (\ram_inst|ram~120_combout  & ((\ram_inst|ram~90_regout ) # ((!\ram_inst|temp_address [1])))) # (!\ram_inst|ram~120_combout  & (((\ram_inst|ram~85_regout  & \ram_inst|temp_address [1]))))

	.dataa(\ram_inst|ram~120_combout ),
	.datab(\ram_inst|ram~90_regout ),
	.datac(\ram_inst|ram~85_regout ),
	.datad(\ram_inst|temp_address [1]),
	.cin(gnd),
	.combout(\ram_inst|ram~121_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~121 .lut_mask = 16'hD8AA;
defparam \ram_inst|ram~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N13
cycloneii_lcell_ff \ram_inst|ram~40 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~40_regout ));

// Location: LCFF_X19_Y13_N31
cycloneii_lcell_ff \ram_inst|ram~35 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~35_regout ));

// Location: LCCOMB_X19_Y13_N30
cycloneii_lcell_comb \ram_inst|ram~113 (
// Equation(s):
// \ram_inst|ram~113_combout  = (\ram_inst|temp_address [1] & (((\ram_inst|temp_address [0])))) # (!\ram_inst|temp_address [1] & ((\ram_inst|temp_address [0] & (\ram_inst|ram~40_regout )) # (!\ram_inst|temp_address [0] & ((\ram_inst|ram~35_regout )))))

	.dataa(\ram_inst|temp_address [1]),
	.datab(\ram_inst|ram~40_regout ),
	.datac(\ram_inst|ram~35_regout ),
	.datad(\ram_inst|temp_address [0]),
	.cin(gnd),
	.combout(\ram_inst|ram~113_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~113 .lut_mask = 16'hEE50;
defparam \ram_inst|ram~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneii_lcell_comb \ram_inst|ram~153 (
// Equation(s):
// \ram_inst|ram~153_combout  = (!address_ram[0] & (!address_ram[3] & (address_ram[2] & address_ram[1])))

	.dataa(address_ram[0]),
	.datab(address_ram[3]),
	.datac(address_ram[2]),
	.datad(address_ram[1]),
	.cin(gnd),
	.combout(\ram_inst|ram~153_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~153 .lut_mask = 16'h1000;
defparam \ram_inst|ram~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneii_lcell_comb \ram_inst|ram~154 (
// Equation(s):
// \ram_inst|ram~154_combout  = (\mem_enable~combout  & (\rw_enable~combout  & (!\rom_to_ram~regout  & \ram_inst|ram~153_combout )))

	.dataa(\mem_enable~combout ),
	.datab(\rw_enable~combout ),
	.datac(\rom_to_ram~regout ),
	.datad(\ram_inst|ram~153_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~154_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~154 .lut_mask = 16'h0800;
defparam \ram_inst|ram~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y13_N23
cycloneii_lcell_ff \ram_inst|ram~45 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~45_regout ));

// Location: LCCOMB_X18_Y13_N22
cycloneii_lcell_comb \ram_inst|ram~114 (
// Equation(s):
// \ram_inst|ram~114_combout  = (\ram_inst|ram~113_combout  & ((\ram_inst|ram~50_regout ) # ((!\ram_inst|temp_address [1])))) # (!\ram_inst|ram~113_combout  & (((\ram_inst|ram~45_regout  & \ram_inst|temp_address [1]))))

	.dataa(\ram_inst|ram~50_regout ),
	.datab(\ram_inst|ram~113_combout ),
	.datac(\ram_inst|ram~45_regout ),
	.datad(\ram_inst|temp_address [1]),
	.cin(gnd),
	.combout(\ram_inst|ram~114_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~114 .lut_mask = 16'hB8CC;
defparam \ram_inst|ram~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y12_N19
cycloneii_lcell_ff \ram_inst|ram~70 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~70_regout ));

// Location: LCCOMB_X18_Y12_N16
cycloneii_lcell_comb \ram_inst|ram~147 (
// Equation(s):
// \ram_inst|ram~147_combout  = (!address_ram[2] & (address_ram[3] & (!address_ram[0] & !address_ram[1])))

	.dataa(address_ram[2]),
	.datab(address_ram[3]),
	.datac(address_ram[0]),
	.datad(address_ram[1]),
	.cin(gnd),
	.combout(\ram_inst|ram~147_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~147 .lut_mask = 16'h0004;
defparam \ram_inst|ram~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
cycloneii_lcell_comb \ram_inst|ram~148 (
// Equation(s):
// \ram_inst|ram~148_combout  = (\rw_enable~combout  & (\mem_enable~combout  & (\ram_inst|ram~147_combout  & !\rom_to_ram~regout )))

	.dataa(\rw_enable~combout ),
	.datab(\mem_enable~combout ),
	.datac(\ram_inst|ram~147_combout ),
	.datad(\rom_to_ram~regout ),
	.cin(gnd),
	.combout(\ram_inst|ram~148_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~148 .lut_mask = 16'h0080;
defparam \ram_inst|ram~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y12_N13
cycloneii_lcell_ff \ram_inst|ram~55 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~55_regout ));

// Location: LCCOMB_X18_Y12_N12
cycloneii_lcell_comb \ram_inst|ram~115 (
// Equation(s):
// \ram_inst|ram~115_combout  = (\ram_inst|temp_address [1] & ((\ram_inst|ram~65_regout ) # ((\ram_inst|temp_address [0])))) # (!\ram_inst|temp_address [1] & (((\ram_inst|ram~55_regout  & !\ram_inst|temp_address [0]))))

	.dataa(\ram_inst|ram~65_regout ),
	.datab(\ram_inst|temp_address [1]),
	.datac(\ram_inst|ram~55_regout ),
	.datad(\ram_inst|temp_address [0]),
	.cin(gnd),
	.combout(\ram_inst|ram~115_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~115 .lut_mask = 16'hCCB8;
defparam \ram_inst|ram~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneii_lcell_comb \ram_inst|ram~116 (
// Equation(s):
// \ram_inst|ram~116_combout  = (\ram_inst|temp_address [0] & ((\ram_inst|ram~115_combout  & ((\ram_inst|ram~70_regout ))) # (!\ram_inst|ram~115_combout  & (\ram_inst|ram~60_regout )))) # (!\ram_inst|temp_address [0] & (((\ram_inst|ram~115_combout ))))

	.dataa(\ram_inst|ram~60_regout ),
	.datab(\ram_inst|temp_address [0]),
	.datac(\ram_inst|ram~70_regout ),
	.datad(\ram_inst|ram~115_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~116_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~116 .lut_mask = 16'hF388;
defparam \ram_inst|ram~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N7
cycloneii_lcell_ff \ram_inst|ram~30 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~30_regout ));

// Location: LCFF_X19_Y10_N19
cycloneii_lcell_ff \ram_inst|ram~15 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~15_regout ));

// Location: LCCOMB_X19_Y10_N18
cycloneii_lcell_comb \ram_inst|ram~117 (
// Equation(s):
// \ram_inst|ram~117_combout  = (\ram_inst|temp_address [1] & ((\ram_inst|ram~25_regout ) # ((\ram_inst|temp_address [0])))) # (!\ram_inst|temp_address [1] & (((\ram_inst|ram~15_regout  & !\ram_inst|temp_address [0]))))

	.dataa(\ram_inst|ram~25_regout ),
	.datab(\ram_inst|temp_address [1]),
	.datac(\ram_inst|ram~15_regout ),
	.datad(\ram_inst|temp_address [0]),
	.cin(gnd),
	.combout(\ram_inst|ram~117_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~117 .lut_mask = 16'hCCB8;
defparam \ram_inst|ram~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N6
cycloneii_lcell_comb \ram_inst|ram~118 (
// Equation(s):
// \ram_inst|ram~118_combout  = (\ram_inst|temp_address [0] & ((\ram_inst|ram~117_combout  & ((\ram_inst|ram~30_regout ))) # (!\ram_inst|ram~117_combout  & (\ram_inst|ram~20_regout )))) # (!\ram_inst|temp_address [0] & (((\ram_inst|ram~117_combout ))))

	.dataa(\ram_inst|ram~20_regout ),
	.datab(\ram_inst|temp_address [0]),
	.datac(\ram_inst|ram~30_regout ),
	.datad(\ram_inst|ram~117_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~118_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~118 .lut_mask = 16'hF388;
defparam \ram_inst|ram~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneii_lcell_comb \ram_inst|ram~119 (
// Equation(s):
// \ram_inst|ram~119_combout  = (\ram_inst|temp_address [2] & (((\ram_inst|temp_address [3])))) # (!\ram_inst|temp_address [2] & ((\ram_inst|temp_address [3] & (\ram_inst|ram~116_combout )) # (!\ram_inst|temp_address [3] & ((\ram_inst|ram~118_combout )))))

	.dataa(\ram_inst|temp_address [2]),
	.datab(\ram_inst|ram~116_combout ),
	.datac(\ram_inst|temp_address [3]),
	.datad(\ram_inst|ram~118_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~119_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~119 .lut_mask = 16'hE5E0;
defparam \ram_inst|ram~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneii_lcell_comb \ram_inst|ram~122 (
// Equation(s):
// \ram_inst|ram~122_combout  = (\ram_inst|temp_address [2] & ((\ram_inst|ram~119_combout  & (\ram_inst|ram~121_combout )) # (!\ram_inst|ram~119_combout  & ((\ram_inst|ram~114_combout ))))) # (!\ram_inst|temp_address [2] & (((\ram_inst|ram~119_combout ))))

	.dataa(\ram_inst|temp_address [2]),
	.datab(\ram_inst|ram~121_combout ),
	.datac(\ram_inst|ram~114_combout ),
	.datad(\ram_inst|ram~119_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~122_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~122 .lut_mask = 16'hDDA0;
defparam \ram_inst|ram~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N27
cycloneii_lcell_ff \ram_inst|data_output[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram_inst|ram~122_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|data_output [2]));

// Location: LCCOMB_X18_Y11_N2
cycloneii_lcell_comb \rom_inst|Mux1~0 (
// Equation(s):
// \rom_inst|Mux1~0_combout  = address_rom[3] $ (((address_rom[2] & (address_rom[1] & address_rom[0]))))

	.dataa(address_rom[3]),
	.datab(address_rom[2]),
	.datac(address_rom[1]),
	.datad(address_rom[0]),
	.cin(gnd),
	.combout(\rom_inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_inst|Mux1~0 .lut_mask = 16'h6AAA;
defparam \rom_inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y11_N3
cycloneii_lcell_ff \rom_inst|data_output[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rom_inst|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rom_inst|data_output [3]));

// Location: LCFF_X20_Y13_N9
cycloneii_lcell_ff \ram_inst|ram~51 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~51_regout ));

// Location: LCFF_X18_Y12_N31
cycloneii_lcell_ff \ram_inst|ram~71 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~71_regout ));

// Location: LCCOMB_X20_Y10_N0
cycloneii_lcell_comb \ram_inst|ram~31feeder (
// Equation(s):
// \ram_inst|ram~31feeder_combout  = \rom_inst|data_output [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom_inst|data_output [3]),
	.cin(gnd),
	.combout(\ram_inst|ram~31feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~31feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~31feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N1
cycloneii_lcell_ff \ram_inst|ram~31 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram_inst|ram~31feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~31_regout ));

// Location: LCCOMB_X18_Y12_N30
cycloneii_lcell_comb \ram_inst|ram~130 (
// Equation(s):
// \ram_inst|ram~130_combout  = (\ram_inst|temp_address [3] & ((\ram_inst|temp_address [2]) # ((\ram_inst|ram~71_regout )))) # (!\ram_inst|temp_address [3] & (!\ram_inst|temp_address [2] & ((\ram_inst|ram~31_regout ))))

	.dataa(\ram_inst|temp_address [3]),
	.datab(\ram_inst|temp_address [2]),
	.datac(\ram_inst|ram~71_regout ),
	.datad(\ram_inst|ram~31_regout ),
	.cin(gnd),
	.combout(\ram_inst|ram~130_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~130 .lut_mask = 16'hB9A8;
defparam \ram_inst|ram~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
cycloneii_lcell_comb \ram_inst|ram~91feeder (
// Equation(s):
// \ram_inst|ram~91feeder_combout  = \rom_inst|data_output [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom_inst|data_output [3]),
	.cin(gnd),
	.combout(\ram_inst|ram~91feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~91feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~91feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N3
cycloneii_lcell_ff \ram_inst|ram~91 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram_inst|ram~91feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~174_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~91_regout ));

// Location: LCCOMB_X19_Y12_N4
cycloneii_lcell_comb \ram_inst|ram~131 (
// Equation(s):
// \ram_inst|ram~131_combout  = (\ram_inst|temp_address [2] & ((\ram_inst|ram~130_combout  & ((\ram_inst|ram~91_regout ))) # (!\ram_inst|ram~130_combout  & (\ram_inst|ram~51_regout )))) # (!\ram_inst|temp_address [2] & (((\ram_inst|ram~130_combout ))))

	.dataa(\ram_inst|temp_address [2]),
	.datab(\ram_inst|ram~51_regout ),
	.datac(\ram_inst|ram~130_combout ),
	.datad(\ram_inst|ram~91_regout ),
	.cin(gnd),
	.combout(\ram_inst|ram~131_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~131 .lut_mask = 16'hF858;
defparam \ram_inst|ram~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N23
cycloneii_lcell_ff \ram_inst|ram~81 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~81_regout ));

// Location: LCFF_X20_Y12_N11
cycloneii_lcell_ff \ram_inst|ram~41 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~41_regout ));

// Location: LCCOMB_X20_Y12_N10
cycloneii_lcell_comb \ram_inst|ram~124 (
// Equation(s):
// \ram_inst|ram~124_combout  = (\ram_inst|ram~123_combout  & ((\ram_inst|ram~81_regout ) # ((!\ram_inst|temp_address [2])))) # (!\ram_inst|ram~123_combout  & (((\ram_inst|ram~41_regout  & \ram_inst|temp_address [2]))))

	.dataa(\ram_inst|ram~123_combout ),
	.datab(\ram_inst|ram~81_regout ),
	.datac(\ram_inst|ram~41_regout ),
	.datad(\ram_inst|temp_address [2]),
	.cin(gnd),
	.combout(\ram_inst|ram~124_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~124 .lut_mask = 16'hD8AA;
defparam \ram_inst|ram~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N27
cycloneii_lcell_ff \ram_inst|ram~76 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~76_regout ));

// Location: LCFF_X19_Y10_N13
cycloneii_lcell_ff \ram_inst|ram~16 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~164_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~16_regout ));

// Location: LCCOMB_X19_Y10_N12
cycloneii_lcell_comb \ram_inst|ram~127 (
// Equation(s):
// \ram_inst|ram~127_combout  = (\ram_inst|temp_address [3] & (((\ram_inst|temp_address [2])))) # (!\ram_inst|temp_address [3] & ((\ram_inst|temp_address [2] & (\ram_inst|ram~36_regout )) # (!\ram_inst|temp_address [2] & ((\ram_inst|ram~16_regout )))))

	.dataa(\ram_inst|ram~36_regout ),
	.datab(\ram_inst|temp_address [3]),
	.datac(\ram_inst|ram~16_regout ),
	.datad(\ram_inst|temp_address [2]),
	.cin(gnd),
	.combout(\ram_inst|ram~127_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~127 .lut_mask = 16'hEE30;
defparam \ram_inst|ram~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
cycloneii_lcell_comb \ram_inst|ram~128 (
// Equation(s):
// \ram_inst|ram~128_combout  = (\ram_inst|temp_address [3] & ((\ram_inst|ram~127_combout  & ((\ram_inst|ram~76_regout ))) # (!\ram_inst|ram~127_combout  & (\ram_inst|ram~56_regout )))) # (!\ram_inst|temp_address [3] & (((\ram_inst|ram~127_combout ))))

	.dataa(\ram_inst|ram~56_regout ),
	.datab(\ram_inst|temp_address [3]),
	.datac(\ram_inst|ram~76_regout ),
	.datad(\ram_inst|ram~127_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~128_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~128 .lut_mask = 16'hF388;
defparam \ram_inst|ram~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
cycloneii_lcell_comb \ram_inst|ram~66feeder (
// Equation(s):
// \ram_inst|ram~66feeder_combout  = \rom_inst|data_output [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom_inst|data_output [3]),
	.cin(gnd),
	.combout(\ram_inst|ram~66feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~66feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~66feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
cycloneii_lcell_comb \ram_inst|ram~143 (
// Equation(s):
// \ram_inst|ram~143_combout  = (!address_ram[0] & (!address_ram[2] & (address_ram[1] & address_ram[3])))

	.dataa(address_ram[0]),
	.datab(address_ram[2]),
	.datac(address_ram[1]),
	.datad(address_ram[3]),
	.cin(gnd),
	.combout(\ram_inst|ram~143_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~143 .lut_mask = 16'h1000;
defparam \ram_inst|ram~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
cycloneii_lcell_comb \ram_inst|ram~144 (
// Equation(s):
// \ram_inst|ram~144_combout  = (\rw_enable~combout  & (!\rom_to_ram~regout  & (\mem_enable~combout  & \ram_inst|ram~143_combout )))

	.dataa(\rw_enable~combout ),
	.datab(\rom_to_ram~regout ),
	.datac(\mem_enable~combout ),
	.datad(\ram_inst|ram~143_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~144_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~144 .lut_mask = 16'h2000;
defparam \ram_inst|ram~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y11_N21
cycloneii_lcell_ff \ram_inst|ram~66 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram_inst|ram~66feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~66_regout ));

// Location: LCFF_X18_Y10_N23
cycloneii_lcell_ff \ram_inst|ram~86 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~170_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~86_regout ));

// Location: LCCOMB_X18_Y10_N22
cycloneii_lcell_comb \ram_inst|ram~126 (
// Equation(s):
// \ram_inst|ram~126_combout  = (\ram_inst|ram~125_combout  & (((\ram_inst|ram~86_regout ) # (!\ram_inst|temp_address [3])))) # (!\ram_inst|ram~125_combout  & (\ram_inst|ram~66_regout  & ((\ram_inst|temp_address [3]))))

	.dataa(\ram_inst|ram~125_combout ),
	.datab(\ram_inst|ram~66_regout ),
	.datac(\ram_inst|ram~86_regout ),
	.datad(\ram_inst|temp_address [3]),
	.cin(gnd),
	.combout(\ram_inst|ram~126_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~126 .lut_mask = 16'hE4AA;
defparam \ram_inst|ram~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneii_lcell_comb \ram_inst|ram~129 (
// Equation(s):
// \ram_inst|ram~129_combout  = (\ram_inst|temp_address [0] & (\ram_inst|temp_address [1])) # (!\ram_inst|temp_address [0] & ((\ram_inst|temp_address [1] & ((\ram_inst|ram~126_combout ))) # (!\ram_inst|temp_address [1] & (\ram_inst|ram~128_combout ))))

	.dataa(\ram_inst|temp_address [0]),
	.datab(\ram_inst|temp_address [1]),
	.datac(\ram_inst|ram~128_combout ),
	.datad(\ram_inst|ram~126_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~129_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~129 .lut_mask = 16'hDC98;
defparam \ram_inst|ram~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneii_lcell_comb \ram_inst|ram~132 (
// Equation(s):
// \ram_inst|ram~132_combout  = (\ram_inst|temp_address [0] & ((\ram_inst|ram~129_combout  & (\ram_inst|ram~131_combout )) # (!\ram_inst|ram~129_combout  & ((\ram_inst|ram~124_combout ))))) # (!\ram_inst|temp_address [0] & (((\ram_inst|ram~129_combout ))))

	.dataa(\ram_inst|temp_address [0]),
	.datab(\ram_inst|ram~131_combout ),
	.datac(\ram_inst|ram~124_combout ),
	.datad(\ram_inst|ram~129_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~132_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~132 .lut_mask = 16'hDDA0;
defparam \ram_inst|ram~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N25
cycloneii_lcell_ff \ram_inst|data_output[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram_inst|ram~132_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|data_output [3]));

// Location: LCCOMB_X18_Y11_N12
cycloneii_lcell_comb \rom_inst|Mux0~0 (
// Equation(s):
// \rom_inst|Mux0~0_combout  = (address_rom[3] & (address_rom[2] & (address_rom[1] & address_rom[0])))

	.dataa(address_rom[3]),
	.datab(address_rom[2]),
	.datac(address_rom[1]),
	.datad(address_rom[0]),
	.cin(gnd),
	.combout(\rom_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_inst|Mux0~0 .lut_mask = 16'h8000;
defparam \rom_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y11_N13
cycloneii_lcell_ff \rom_inst|data_output[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\rom_inst|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rom_inst|data_output [4]));

// Location: LCFF_X18_Y12_N7
cycloneii_lcell_ff \ram_inst|ram~72 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~72_regout ));

// Location: LCFF_X18_Y12_N1
cycloneii_lcell_ff \ram_inst|ram~57 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~57_regout ));

// Location: LCCOMB_X18_Y12_N0
cycloneii_lcell_comb \ram_inst|ram~133 (
// Equation(s):
// \ram_inst|ram~133_combout  = (\ram_inst|temp_address [1] & (((\ram_inst|temp_address [0])))) # (!\ram_inst|temp_address [1] & ((\ram_inst|temp_address [0] & (\ram_inst|ram~62_regout )) # (!\ram_inst|temp_address [0] & ((\ram_inst|ram~57_regout )))))

	.dataa(\ram_inst|ram~62_regout ),
	.datab(\ram_inst|temp_address [1]),
	.datac(\ram_inst|ram~57_regout ),
	.datad(\ram_inst|temp_address [0]),
	.cin(gnd),
	.combout(\ram_inst|ram~133_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~133 .lut_mask = 16'hEE30;
defparam \ram_inst|ram~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
cycloneii_lcell_comb \ram_inst|ram~134 (
// Equation(s):
// \ram_inst|ram~134_combout  = (\ram_inst|temp_address [1] & ((\ram_inst|ram~133_combout  & ((\ram_inst|ram~72_regout ))) # (!\ram_inst|ram~133_combout  & (\ram_inst|ram~67_regout )))) # (!\ram_inst|temp_address [1] & (((\ram_inst|ram~133_combout ))))

	.dataa(\ram_inst|ram~67_regout ),
	.datab(\ram_inst|temp_address [1]),
	.datac(\ram_inst|ram~72_regout ),
	.datad(\ram_inst|ram~133_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~134_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~134 .lut_mask = 16'hF388;
defparam \ram_inst|ram~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y11_N1
cycloneii_lcell_ff \ram_inst|ram~82 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~168_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~82_regout ));

// Location: LCFF_X19_Y10_N17
cycloneii_lcell_ff \ram_inst|ram~77 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~172_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~77_regout ));

// Location: LCCOMB_X19_Y10_N16
cycloneii_lcell_comb \ram_inst|ram~140 (
// Equation(s):
// \ram_inst|ram~140_combout  = (\ram_inst|temp_address [1] & ((\ram_inst|ram~87_regout ) # ((\ram_inst|temp_address [0])))) # (!\ram_inst|temp_address [1] & (((\ram_inst|ram~77_regout  & !\ram_inst|temp_address [0]))))

	.dataa(\ram_inst|ram~87_regout ),
	.datab(\ram_inst|temp_address [1]),
	.datac(\ram_inst|ram~77_regout ),
	.datad(\ram_inst|temp_address [0]),
	.cin(gnd),
	.combout(\ram_inst|ram~140_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~140 .lut_mask = 16'hCCB8;
defparam \ram_inst|ram~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N0
cycloneii_lcell_comb \ram_inst|ram~141 (
// Equation(s):
// \ram_inst|ram~141_combout  = (\ram_inst|temp_address [0] & ((\ram_inst|ram~140_combout  & (\ram_inst|ram~92_regout )) # (!\ram_inst|ram~140_combout  & ((\ram_inst|ram~82_regout ))))) # (!\ram_inst|temp_address [0] & (((\ram_inst|ram~140_combout ))))

	.dataa(\ram_inst|ram~92_regout ),
	.datab(\ram_inst|temp_address [0]),
	.datac(\ram_inst|ram~82_regout ),
	.datad(\ram_inst|ram~140_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~141_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~141 .lut_mask = 16'hBBC0;
defparam \ram_inst|ram~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N9
cycloneii_lcell_ff \ram_inst|ram~42 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~42_regout ));

// Location: LCFF_X19_Y13_N25
cycloneii_lcell_ff \ram_inst|ram~37 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~37_regout ));

// Location: LCCOMB_X19_Y13_N24
cycloneii_lcell_comb \ram_inst|ram~135 (
// Equation(s):
// \ram_inst|ram~135_combout  = (\ram_inst|temp_address [0] & (((\ram_inst|temp_address [1])))) # (!\ram_inst|temp_address [0] & ((\ram_inst|temp_address [1] & (\ram_inst|ram~47_regout )) # (!\ram_inst|temp_address [1] & ((\ram_inst|ram~37_regout )))))

	.dataa(\ram_inst|ram~47_regout ),
	.datab(\ram_inst|temp_address [0]),
	.datac(\ram_inst|ram~37_regout ),
	.datad(\ram_inst|temp_address [1]),
	.cin(gnd),
	.combout(\ram_inst|ram~135_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~135 .lut_mask = 16'hEE30;
defparam \ram_inst|ram~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N8
cycloneii_lcell_comb \ram_inst|ram~136 (
// Equation(s):
// \ram_inst|ram~136_combout  = (\ram_inst|temp_address [0] & ((\ram_inst|ram~135_combout  & (\ram_inst|ram~52_regout )) # (!\ram_inst|ram~135_combout  & ((\ram_inst|ram~42_regout ))))) # (!\ram_inst|temp_address [0] & (((\ram_inst|ram~135_combout ))))

	.dataa(\ram_inst|ram~52_regout ),
	.datab(\ram_inst|temp_address [0]),
	.datac(\ram_inst|ram~42_regout ),
	.datad(\ram_inst|ram~135_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~136_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~136 .lut_mask = 16'hBBC0;
defparam \ram_inst|ram~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N8
cycloneii_lcell_comb \ram_inst|ram~32feeder (
// Equation(s):
// \ram_inst|ram~32feeder_combout  = \rom_inst|data_output [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rom_inst|data_output [4]),
	.cin(gnd),
	.combout(\ram_inst|ram~32feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~32feeder .lut_mask = 16'hFF00;
defparam \ram_inst|ram~32feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N9
cycloneii_lcell_ff \ram_inst|ram~32 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram_inst|ram~32feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_inst|ram~166_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~32_regout ));

// Location: LCCOMB_X18_Y10_N16
cycloneii_lcell_comb \ram_inst|ram~160 (
// Equation(s):
// \ram_inst|ram~160_combout  = (\ram_inst|ram~159_combout  & (!\rom_to_ram~regout  & (\mem_enable~combout  & \rw_enable~combout )))

	.dataa(\ram_inst|ram~159_combout ),
	.datab(\rom_to_ram~regout ),
	.datac(\mem_enable~combout ),
	.datad(\rw_enable~combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~160_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~160 .lut_mask = 16'h2000;
defparam \ram_inst|ram~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N5
cycloneii_lcell_ff \ram_inst|ram~27 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rom_inst|data_output [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_inst|ram~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|ram~27_regout ));

// Location: LCCOMB_X19_Y10_N30
cycloneii_lcell_comb \ram_inst|ram~138 (
// Equation(s):
// \ram_inst|ram~138_combout  = (\ram_inst|ram~137_combout  & ((\ram_inst|ram~32_regout ) # ((!\ram_inst|temp_address [1])))) # (!\ram_inst|ram~137_combout  & (((\ram_inst|ram~27_regout  & \ram_inst|temp_address [1]))))

	.dataa(\ram_inst|ram~137_combout ),
	.datab(\ram_inst|ram~32_regout ),
	.datac(\ram_inst|ram~27_regout ),
	.datad(\ram_inst|temp_address [1]),
	.cin(gnd),
	.combout(\ram_inst|ram~138_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~138 .lut_mask = 16'hD8AA;
defparam \ram_inst|ram~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneii_lcell_comb \ram_inst|ram~139 (
// Equation(s):
// \ram_inst|ram~139_combout  = (\ram_inst|temp_address [2] & ((\ram_inst|temp_address [3]) # ((\ram_inst|ram~136_combout )))) # (!\ram_inst|temp_address [2] & (!\ram_inst|temp_address [3] & ((\ram_inst|ram~138_combout ))))

	.dataa(\ram_inst|temp_address [2]),
	.datab(\ram_inst|temp_address [3]),
	.datac(\ram_inst|ram~136_combout ),
	.datad(\ram_inst|ram~138_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~139_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~139 .lut_mask = 16'hB9A8;
defparam \ram_inst|ram~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneii_lcell_comb \ram_inst|ram~142 (
// Equation(s):
// \ram_inst|ram~142_combout  = (\ram_inst|temp_address [3] & ((\ram_inst|ram~139_combout  & ((\ram_inst|ram~141_combout ))) # (!\ram_inst|ram~139_combout  & (\ram_inst|ram~134_combout )))) # (!\ram_inst|temp_address [3] & (((\ram_inst|ram~139_combout ))))

	.dataa(\ram_inst|temp_address [3]),
	.datab(\ram_inst|ram~134_combout ),
	.datac(\ram_inst|ram~141_combout ),
	.datad(\ram_inst|ram~139_combout ),
	.cin(gnd),
	.combout(\ram_inst|ram~142_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|ram~142 .lut_mask = 16'hF588;
defparam \ram_inst|ram~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N19
cycloneii_lcell_ff \ram_inst|data_output[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ram_inst|ram~142_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mem_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ram_inst|data_output [4]));

// Location: LCFF_X15_Y10_N11
cycloneii_lcell_ff \address_rom[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(counter[3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\address_rom[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(address_rom[3]));

// Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ram_data_output[0]~I (
	.datain(\ram_inst|data_output [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_data_output[0]));
// synopsys translate_off
defparam \ram_data_output[0]~I .input_async_reset = "none";
defparam \ram_data_output[0]~I .input_power_up = "low";
defparam \ram_data_output[0]~I .input_register_mode = "none";
defparam \ram_data_output[0]~I .input_sync_reset = "none";
defparam \ram_data_output[0]~I .oe_async_reset = "none";
defparam \ram_data_output[0]~I .oe_power_up = "low";
defparam \ram_data_output[0]~I .oe_register_mode = "none";
defparam \ram_data_output[0]~I .oe_sync_reset = "none";
defparam \ram_data_output[0]~I .operation_mode = "output";
defparam \ram_data_output[0]~I .output_async_reset = "none";
defparam \ram_data_output[0]~I .output_power_up = "low";
defparam \ram_data_output[0]~I .output_register_mode = "none";
defparam \ram_data_output[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ram_data_output[1]~I (
	.datain(\ram_inst|data_output [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_data_output[1]));
// synopsys translate_off
defparam \ram_data_output[1]~I .input_async_reset = "none";
defparam \ram_data_output[1]~I .input_power_up = "low";
defparam \ram_data_output[1]~I .input_register_mode = "none";
defparam \ram_data_output[1]~I .input_sync_reset = "none";
defparam \ram_data_output[1]~I .oe_async_reset = "none";
defparam \ram_data_output[1]~I .oe_power_up = "low";
defparam \ram_data_output[1]~I .oe_register_mode = "none";
defparam \ram_data_output[1]~I .oe_sync_reset = "none";
defparam \ram_data_output[1]~I .operation_mode = "output";
defparam \ram_data_output[1]~I .output_async_reset = "none";
defparam \ram_data_output[1]~I .output_power_up = "low";
defparam \ram_data_output[1]~I .output_register_mode = "none";
defparam \ram_data_output[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ram_data_output[2]~I (
	.datain(\ram_inst|data_output [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_data_output[2]));
// synopsys translate_off
defparam \ram_data_output[2]~I .input_async_reset = "none";
defparam \ram_data_output[2]~I .input_power_up = "low";
defparam \ram_data_output[2]~I .input_register_mode = "none";
defparam \ram_data_output[2]~I .input_sync_reset = "none";
defparam \ram_data_output[2]~I .oe_async_reset = "none";
defparam \ram_data_output[2]~I .oe_power_up = "low";
defparam \ram_data_output[2]~I .oe_register_mode = "none";
defparam \ram_data_output[2]~I .oe_sync_reset = "none";
defparam \ram_data_output[2]~I .operation_mode = "output";
defparam \ram_data_output[2]~I .output_async_reset = "none";
defparam \ram_data_output[2]~I .output_power_up = "low";
defparam \ram_data_output[2]~I .output_register_mode = "none";
defparam \ram_data_output[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ram_data_output[3]~I (
	.datain(\ram_inst|data_output [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_data_output[3]));
// synopsys translate_off
defparam \ram_data_output[3]~I .input_async_reset = "none";
defparam \ram_data_output[3]~I .input_power_up = "low";
defparam \ram_data_output[3]~I .input_register_mode = "none";
defparam \ram_data_output[3]~I .input_sync_reset = "none";
defparam \ram_data_output[3]~I .oe_async_reset = "none";
defparam \ram_data_output[3]~I .oe_power_up = "low";
defparam \ram_data_output[3]~I .oe_register_mode = "none";
defparam \ram_data_output[3]~I .oe_sync_reset = "none";
defparam \ram_data_output[3]~I .operation_mode = "output";
defparam \ram_data_output[3]~I .output_async_reset = "none";
defparam \ram_data_output[3]~I .output_power_up = "low";
defparam \ram_data_output[3]~I .output_register_mode = "none";
defparam \ram_data_output[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ram_data_output[4]~I (
	.datain(\ram_inst|data_output [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_data_output[4]));
// synopsys translate_off
defparam \ram_data_output[4]~I .input_async_reset = "none";
defparam \ram_data_output[4]~I .input_power_up = "low";
defparam \ram_data_output[4]~I .input_register_mode = "none";
defparam \ram_data_output[4]~I .input_sync_reset = "none";
defparam \ram_data_output[4]~I .oe_async_reset = "none";
defparam \ram_data_output[4]~I .oe_power_up = "low";
defparam \ram_data_output[4]~I .oe_register_mode = "none";
defparam \ram_data_output[4]~I .oe_sync_reset = "none";
defparam \ram_data_output[4]~I .operation_mode = "output";
defparam \ram_data_output[4]~I .output_async_reset = "none";
defparam \ram_data_output[4]~I .output_power_up = "low";
defparam \ram_data_output[4]~I .output_register_mode = "none";
defparam \ram_data_output[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ram_data_output[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_data_output[5]));
// synopsys translate_off
defparam \ram_data_output[5]~I .input_async_reset = "none";
defparam \ram_data_output[5]~I .input_power_up = "low";
defparam \ram_data_output[5]~I .input_register_mode = "none";
defparam \ram_data_output[5]~I .input_sync_reset = "none";
defparam \ram_data_output[5]~I .oe_async_reset = "none";
defparam \ram_data_output[5]~I .oe_power_up = "low";
defparam \ram_data_output[5]~I .oe_register_mode = "none";
defparam \ram_data_output[5]~I .oe_sync_reset = "none";
defparam \ram_data_output[5]~I .operation_mode = "output";
defparam \ram_data_output[5]~I .output_async_reset = "none";
defparam \ram_data_output[5]~I .output_power_up = "low";
defparam \ram_data_output[5]~I .output_register_mode = "none";
defparam \ram_data_output[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ram_data_output[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_data_output[6]));
// synopsys translate_off
defparam \ram_data_output[6]~I .input_async_reset = "none";
defparam \ram_data_output[6]~I .input_power_up = "low";
defparam \ram_data_output[6]~I .input_register_mode = "none";
defparam \ram_data_output[6]~I .input_sync_reset = "none";
defparam \ram_data_output[6]~I .oe_async_reset = "none";
defparam \ram_data_output[6]~I .oe_power_up = "low";
defparam \ram_data_output[6]~I .oe_register_mode = "none";
defparam \ram_data_output[6]~I .oe_sync_reset = "none";
defparam \ram_data_output[6]~I .operation_mode = "output";
defparam \ram_data_output[6]~I .output_async_reset = "none";
defparam \ram_data_output[6]~I .output_power_up = "low";
defparam \ram_data_output[6]~I .output_register_mode = "none";
defparam \ram_data_output[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ram_data_output[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_data_output[7]));
// synopsys translate_off
defparam \ram_data_output[7]~I .input_async_reset = "none";
defparam \ram_data_output[7]~I .input_power_up = "low";
defparam \ram_data_output[7]~I .input_register_mode = "none";
defparam \ram_data_output[7]~I .input_sync_reset = "none";
defparam \ram_data_output[7]~I .oe_async_reset = "none";
defparam \ram_data_output[7]~I .oe_power_up = "low";
defparam \ram_data_output[7]~I .oe_register_mode = "none";
defparam \ram_data_output[7]~I .oe_sync_reset = "none";
defparam \ram_data_output[7]~I .operation_mode = "output";
defparam \ram_data_output[7]~I .output_async_reset = "none";
defparam \ram_data_output[7]~I .output_power_up = "low";
defparam \ram_data_output[7]~I .output_register_mode = "none";
defparam \ram_data_output[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_output[0]~I (
	.datain(\rom_inst|data_output [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_output[0]));
// synopsys translate_off
defparam \rom_data_output[0]~I .input_async_reset = "none";
defparam \rom_data_output[0]~I .input_power_up = "low";
defparam \rom_data_output[0]~I .input_register_mode = "none";
defparam \rom_data_output[0]~I .input_sync_reset = "none";
defparam \rom_data_output[0]~I .oe_async_reset = "none";
defparam \rom_data_output[0]~I .oe_power_up = "low";
defparam \rom_data_output[0]~I .oe_register_mode = "none";
defparam \rom_data_output[0]~I .oe_sync_reset = "none";
defparam \rom_data_output[0]~I .operation_mode = "output";
defparam \rom_data_output[0]~I .output_async_reset = "none";
defparam \rom_data_output[0]~I .output_power_up = "low";
defparam \rom_data_output[0]~I .output_register_mode = "none";
defparam \rom_data_output[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_output[1]~I (
	.datain(\rom_inst|data_output [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_output[1]));
// synopsys translate_off
defparam \rom_data_output[1]~I .input_async_reset = "none";
defparam \rom_data_output[1]~I .input_power_up = "low";
defparam \rom_data_output[1]~I .input_register_mode = "none";
defparam \rom_data_output[1]~I .input_sync_reset = "none";
defparam \rom_data_output[1]~I .oe_async_reset = "none";
defparam \rom_data_output[1]~I .oe_power_up = "low";
defparam \rom_data_output[1]~I .oe_register_mode = "none";
defparam \rom_data_output[1]~I .oe_sync_reset = "none";
defparam \rom_data_output[1]~I .operation_mode = "output";
defparam \rom_data_output[1]~I .output_async_reset = "none";
defparam \rom_data_output[1]~I .output_power_up = "low";
defparam \rom_data_output[1]~I .output_register_mode = "none";
defparam \rom_data_output[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_output[2]~I (
	.datain(\rom_inst|data_output [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_output[2]));
// synopsys translate_off
defparam \rom_data_output[2]~I .input_async_reset = "none";
defparam \rom_data_output[2]~I .input_power_up = "low";
defparam \rom_data_output[2]~I .input_register_mode = "none";
defparam \rom_data_output[2]~I .input_sync_reset = "none";
defparam \rom_data_output[2]~I .oe_async_reset = "none";
defparam \rom_data_output[2]~I .oe_power_up = "low";
defparam \rom_data_output[2]~I .oe_register_mode = "none";
defparam \rom_data_output[2]~I .oe_sync_reset = "none";
defparam \rom_data_output[2]~I .operation_mode = "output";
defparam \rom_data_output[2]~I .output_async_reset = "none";
defparam \rom_data_output[2]~I .output_power_up = "low";
defparam \rom_data_output[2]~I .output_register_mode = "none";
defparam \rom_data_output[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_output[3]~I (
	.datain(\rom_inst|data_output [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_output[3]));
// synopsys translate_off
defparam \rom_data_output[3]~I .input_async_reset = "none";
defparam \rom_data_output[3]~I .input_power_up = "low";
defparam \rom_data_output[3]~I .input_register_mode = "none";
defparam \rom_data_output[3]~I .input_sync_reset = "none";
defparam \rom_data_output[3]~I .oe_async_reset = "none";
defparam \rom_data_output[3]~I .oe_power_up = "low";
defparam \rom_data_output[3]~I .oe_register_mode = "none";
defparam \rom_data_output[3]~I .oe_sync_reset = "none";
defparam \rom_data_output[3]~I .operation_mode = "output";
defparam \rom_data_output[3]~I .output_async_reset = "none";
defparam \rom_data_output[3]~I .output_power_up = "low";
defparam \rom_data_output[3]~I .output_register_mode = "none";
defparam \rom_data_output[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_output[4]~I (
	.datain(\rom_inst|data_output [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_output[4]));
// synopsys translate_off
defparam \rom_data_output[4]~I .input_async_reset = "none";
defparam \rom_data_output[4]~I .input_power_up = "low";
defparam \rom_data_output[4]~I .input_register_mode = "none";
defparam \rom_data_output[4]~I .input_sync_reset = "none";
defparam \rom_data_output[4]~I .oe_async_reset = "none";
defparam \rom_data_output[4]~I .oe_power_up = "low";
defparam \rom_data_output[4]~I .oe_register_mode = "none";
defparam \rom_data_output[4]~I .oe_sync_reset = "none";
defparam \rom_data_output[4]~I .operation_mode = "output";
defparam \rom_data_output[4]~I .output_async_reset = "none";
defparam \rom_data_output[4]~I .output_power_up = "low";
defparam \rom_data_output[4]~I .output_register_mode = "none";
defparam \rom_data_output[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_output[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_output[5]));
// synopsys translate_off
defparam \rom_data_output[5]~I .input_async_reset = "none";
defparam \rom_data_output[5]~I .input_power_up = "low";
defparam \rom_data_output[5]~I .input_register_mode = "none";
defparam \rom_data_output[5]~I .input_sync_reset = "none";
defparam \rom_data_output[5]~I .oe_async_reset = "none";
defparam \rom_data_output[5]~I .oe_power_up = "low";
defparam \rom_data_output[5]~I .oe_register_mode = "none";
defparam \rom_data_output[5]~I .oe_sync_reset = "none";
defparam \rom_data_output[5]~I .operation_mode = "output";
defparam \rom_data_output[5]~I .output_async_reset = "none";
defparam \rom_data_output[5]~I .output_power_up = "low";
defparam \rom_data_output[5]~I .output_register_mode = "none";
defparam \rom_data_output[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_output[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_output[6]));
// synopsys translate_off
defparam \rom_data_output[6]~I .input_async_reset = "none";
defparam \rom_data_output[6]~I .input_power_up = "low";
defparam \rom_data_output[6]~I .input_register_mode = "none";
defparam \rom_data_output[6]~I .input_sync_reset = "none";
defparam \rom_data_output[6]~I .oe_async_reset = "none";
defparam \rom_data_output[6]~I .oe_power_up = "low";
defparam \rom_data_output[6]~I .oe_register_mode = "none";
defparam \rom_data_output[6]~I .oe_sync_reset = "none";
defparam \rom_data_output[6]~I .operation_mode = "output";
defparam \rom_data_output[6]~I .output_async_reset = "none";
defparam \rom_data_output[6]~I .output_power_up = "low";
defparam \rom_data_output[6]~I .output_register_mode = "none";
defparam \rom_data_output[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_output[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_output[7]));
// synopsys translate_off
defparam \rom_data_output[7]~I .input_async_reset = "none";
defparam \rom_data_output[7]~I .input_power_up = "low";
defparam \rom_data_output[7]~I .input_register_mode = "none";
defparam \rom_data_output[7]~I .input_sync_reset = "none";
defparam \rom_data_output[7]~I .oe_async_reset = "none";
defparam \rom_data_output[7]~I .oe_power_up = "low";
defparam \rom_data_output[7]~I .oe_register_mode = "none";
defparam \rom_data_output[7]~I .oe_sync_reset = "none";
defparam \rom_data_output[7]~I .operation_mode = "output";
defparam \rom_data_output[7]~I .output_async_reset = "none";
defparam \rom_data_output[7]~I .output_power_up = "low";
defparam \rom_data_output[7]~I .output_register_mode = "none";
defparam \rom_data_output[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \add_rom[0]~I (
	.datain(address_rom[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(add_rom[0]));
// synopsys translate_off
defparam \add_rom[0]~I .input_async_reset = "none";
defparam \add_rom[0]~I .input_power_up = "low";
defparam \add_rom[0]~I .input_register_mode = "none";
defparam \add_rom[0]~I .input_sync_reset = "none";
defparam \add_rom[0]~I .oe_async_reset = "none";
defparam \add_rom[0]~I .oe_power_up = "low";
defparam \add_rom[0]~I .oe_register_mode = "none";
defparam \add_rom[0]~I .oe_sync_reset = "none";
defparam \add_rom[0]~I .operation_mode = "output";
defparam \add_rom[0]~I .output_async_reset = "none";
defparam \add_rom[0]~I .output_power_up = "low";
defparam \add_rom[0]~I .output_register_mode = "none";
defparam \add_rom[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \add_rom[1]~I (
	.datain(address_rom[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(add_rom[1]));
// synopsys translate_off
defparam \add_rom[1]~I .input_async_reset = "none";
defparam \add_rom[1]~I .input_power_up = "low";
defparam \add_rom[1]~I .input_register_mode = "none";
defparam \add_rom[1]~I .input_sync_reset = "none";
defparam \add_rom[1]~I .oe_async_reset = "none";
defparam \add_rom[1]~I .oe_power_up = "low";
defparam \add_rom[1]~I .oe_register_mode = "none";
defparam \add_rom[1]~I .oe_sync_reset = "none";
defparam \add_rom[1]~I .operation_mode = "output";
defparam \add_rom[1]~I .output_async_reset = "none";
defparam \add_rom[1]~I .output_power_up = "low";
defparam \add_rom[1]~I .output_register_mode = "none";
defparam \add_rom[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \add_rom[2]~I (
	.datain(address_rom[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(add_rom[2]));
// synopsys translate_off
defparam \add_rom[2]~I .input_async_reset = "none";
defparam \add_rom[2]~I .input_power_up = "low";
defparam \add_rom[2]~I .input_register_mode = "none";
defparam \add_rom[2]~I .input_sync_reset = "none";
defparam \add_rom[2]~I .oe_async_reset = "none";
defparam \add_rom[2]~I .oe_power_up = "low";
defparam \add_rom[2]~I .oe_register_mode = "none";
defparam \add_rom[2]~I .oe_sync_reset = "none";
defparam \add_rom[2]~I .operation_mode = "output";
defparam \add_rom[2]~I .output_async_reset = "none";
defparam \add_rom[2]~I .output_power_up = "low";
defparam \add_rom[2]~I .output_register_mode = "none";
defparam \add_rom[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \add_rom[3]~I (
	.datain(address_rom[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(add_rom[3]));
// synopsys translate_off
defparam \add_rom[3]~I .input_async_reset = "none";
defparam \add_rom[3]~I .input_power_up = "low";
defparam \add_rom[3]~I .input_register_mode = "none";
defparam \add_rom[3]~I .input_sync_reset = "none";
defparam \add_rom[3]~I .oe_async_reset = "none";
defparam \add_rom[3]~I .oe_power_up = "low";
defparam \add_rom[3]~I .oe_register_mode = "none";
defparam \add_rom[3]~I .oe_sync_reset = "none";
defparam \add_rom[3]~I .operation_mode = "output";
defparam \add_rom[3]~I .output_async_reset = "none";
defparam \add_rom[3]~I .output_power_up = "low";
defparam \add_rom[3]~I .output_register_mode = "none";
defparam \add_rom[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \add_ram[0]~I (
	.datain(address_ram[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(add_ram[0]));
// synopsys translate_off
defparam \add_ram[0]~I .input_async_reset = "none";
defparam \add_ram[0]~I .input_power_up = "low";
defparam \add_ram[0]~I .input_register_mode = "none";
defparam \add_ram[0]~I .input_sync_reset = "none";
defparam \add_ram[0]~I .oe_async_reset = "none";
defparam \add_ram[0]~I .oe_power_up = "low";
defparam \add_ram[0]~I .oe_register_mode = "none";
defparam \add_ram[0]~I .oe_sync_reset = "none";
defparam \add_ram[0]~I .operation_mode = "output";
defparam \add_ram[0]~I .output_async_reset = "none";
defparam \add_ram[0]~I .output_power_up = "low";
defparam \add_ram[0]~I .output_register_mode = "none";
defparam \add_ram[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \add_ram[1]~I (
	.datain(address_ram[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(add_ram[1]));
// synopsys translate_off
defparam \add_ram[1]~I .input_async_reset = "none";
defparam \add_ram[1]~I .input_power_up = "low";
defparam \add_ram[1]~I .input_register_mode = "none";
defparam \add_ram[1]~I .input_sync_reset = "none";
defparam \add_ram[1]~I .oe_async_reset = "none";
defparam \add_ram[1]~I .oe_power_up = "low";
defparam \add_ram[1]~I .oe_register_mode = "none";
defparam \add_ram[1]~I .oe_sync_reset = "none";
defparam \add_ram[1]~I .operation_mode = "output";
defparam \add_ram[1]~I .output_async_reset = "none";
defparam \add_ram[1]~I .output_power_up = "low";
defparam \add_ram[1]~I .output_register_mode = "none";
defparam \add_ram[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \add_ram[2]~I (
	.datain(address_ram[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(add_ram[2]));
// synopsys translate_off
defparam \add_ram[2]~I .input_async_reset = "none";
defparam \add_ram[2]~I .input_power_up = "low";
defparam \add_ram[2]~I .input_register_mode = "none";
defparam \add_ram[2]~I .input_sync_reset = "none";
defparam \add_ram[2]~I .oe_async_reset = "none";
defparam \add_ram[2]~I .oe_power_up = "low";
defparam \add_ram[2]~I .oe_register_mode = "none";
defparam \add_ram[2]~I .oe_sync_reset = "none";
defparam \add_ram[2]~I .operation_mode = "output";
defparam \add_ram[2]~I .output_async_reset = "none";
defparam \add_ram[2]~I .output_power_up = "low";
defparam \add_ram[2]~I .output_register_mode = "none";
defparam \add_ram[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \add_ram[3]~I (
	.datain(address_ram[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(add_ram[3]));
// synopsys translate_off
defparam \add_ram[3]~I .input_async_reset = "none";
defparam \add_ram[3]~I .input_power_up = "low";
defparam \add_ram[3]~I .input_register_mode = "none";
defparam \add_ram[3]~I .input_sync_reset = "none";
defparam \add_ram[3]~I .oe_async_reset = "none";
defparam \add_ram[3]~I .oe_power_up = "low";
defparam \add_ram[3]~I .oe_register_mode = "none";
defparam \add_ram[3]~I .oe_sync_reset = "none";
defparam \add_ram[3]~I .operation_mode = "output";
defparam \add_ram[3]~I .output_async_reset = "none";
defparam \add_ram[3]~I .output_power_up = "low";
defparam \add_ram[3]~I .output_register_mode = "none";
defparam \add_ram[3]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
