#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Sep 16 10:13:51 2024
# Process ID: 5316
# Current directory: D:/Vivado_Labs/Lab1/OExp01-ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3844 D:\Vivado_Labs\Lab1\OExp01-ALU\OExp01-ALU.xpr
# Log file: D:/Vivado_Labs/Lab1/OExp01-ALU/vivado.log
# Journal file: D:/Vivado_Labs/Lab1/OExp01-ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd] -no_script -reset -force -quiet
remove_files  D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd
create_bd_design "ALU"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:MUX8T1_32:1.0 MUX8T1_32_0
endgroup
set_property location {1.5 338 -130} [get_bd_cells MUX8T1_32_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:and32:1.0 and32_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:or32:1.0 or32_0
endgroup
set_property location {1 99 -259} [get_bd_cells or32_0]
set_property location {1 103 -449} [get_bd_cells and32_0]
set_property location {1 97 -353} [get_bd_cells or32_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property -dict [list CONFIG.DIN_FROM {31} CONFIG.DIN_WIDTH {33} CONFIG.DIN_TO {0} CONFIG.DOUT_WIDTH {32}] [get_bd_cells xlslice_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:xor32:1.0 xor32_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:nor32:1.0 nor32_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:srl32:1.0 srl32_0
endgroup
set_property location {1 111 203} [get_bd_cells srl32_0]
set_property location {1 99 69} [get_bd_cells nor32_0]
set_property location {1 119 -28} [get_bd_cells xor32_0]
set_property location {1 120 -407} [get_bd_cells and32_0]
set_property location {1 94 -311} [get_bd_cells or32_0]
set_property location {1 128 -215} [get_bd_cells xlslice_0]
set_property location {1 101 -128} [get_bd_cells xor32_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:or_bit_32:1.0 or_bit_32_0
endgroup
set_property location {2 315 -393} [get_bd_cells or_bit_32_0]
set_property location {2.5 568 -44} [get_bd_cells or_bit_32_0]
startgroup
set_property location {1 95 -401} [get_bd_cells and32_0]
set_property location {1 95 -201} [get_bd_cells or32_0]
set_property location {1 95 -11} [get_bd_cells xlslice_0]
endgroup
undo
undo
set_property location {1 103 -416} [get_bd_cells and32_0]
set_property location {2.5 605 -46} [get_bd_cells or_bit_32_0]
set_property location {1 109 -265} [get_bd_cells or32_0]
set_property location {1 124 -149} [get_bd_cells xlslice_0]
set_property location {1 114 21} [get_bd_cells xor32_0]
set_property location {1 99 -31} [get_bd_cells xor32_0]
set_property location {1 135 190} [get_bd_cells nor32_0]
set_property location {1 110 291} [get_bd_cells srl32_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {0.5 -37 98} [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.IN1_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.IN1_WIDTH {30}] [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.IN1_WIDTH {31}] [get_bd_cells xlconcat_0]
set_property location {1 24 97} [get_bd_cells xlconcat_0]
set_property location {1.5 25 84} [get_bd_cells xlconcat_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:addc_32:1.0 addc_32_0
endgroup
set_property location {2 107 -97} [get_bd_cells addc_32_0]
set_property location {1 151 -150} [get_bd_cells addc_32_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {1.5 15 141} [get_bd_cells xlconstant_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1
endgroup
set_property location {0.5 -252 -149} [get_bd_cells xlslice_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_2
endgroup
set_property location {2.5 57 26} [get_bd_cells xlslice_2]
set_property location {2 110 171} [get_bd_cells xlconstant_0]
set_property location {0.5 -292 -164} [get_bd_cells xlslice_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:xor32:1.0 xor32_1
endgroup
set_property location {3 84 -91} [get_bd_cells xor32_1]
set_property location {2 106 -124} [get_bd_cells xor32_1]
set_property -dict [list CONFIG.CONST_WIDTH {31} CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
set_property -dict [list CONFIG.DIN_TO {32} CONFIG.DIN_FROM {32} CONFIG.DIN_WIDTH {33} CONFIG.DIN_FROM {32} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SignalExt_32:1.0 SignalExt_32_0
endgroup
set_property location {3 71 -244} [get_bd_cells SignalExt_32_0]
set_property location {1 -129 -242} [get_bd_cells xlslice_1]
set_property location {1 -141 -240} [get_bd_cells xlslice_1]
set_property location {0.5 -133 -236} [get_bd_cells xlslice_1]
set_property location {0.5 -183 -241} [get_bd_cells xlslice_1]
startgroup
make_bd_pins_external  [get_bd_pins and32_0/A]
endgroup
set_property name A [get_bd_ports A_0]
startgroup
make_bd_pins_external  [get_bd_pins and32_0/B]
endgroup
set_property name B [get_bd_ports B_0]
connect_bd_net [get_bd_pins and32_0/res] [get_bd_pins MUX8T1_32_0/I0]
connect_bd_net [get_bd_pins or32_0/res] [get_bd_pins MUX8T1_32_0/I1]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins MUX8T1_32_0/I2]
connect_bd_net [get_bd_pins xor32_0/res] [get_bd_pins MUX8T1_32_0/I3]
connect_bd_net [get_bd_pins nor32_0/res] [get_bd_pins MUX8T1_32_0/I4]
connect_bd_net [get_bd_pins srl32_0/res] [get_bd_pins MUX8T1_32_0/I5]
startgroup
make_bd_pins_external  [get_bd_pins MUX8T1_32_0/o]
endgroup
set_property name res [get_bd_ports o_0]
connect_bd_net [get_bd_pins MUX8T1_32_0/o] [get_bd_pins or_bit_32_0/A]
startgroup
make_bd_pins_external  [get_bd_cells or_bit_32_0]
make_bd_intf_pins_external  [get_bd_cells or_bit_32_0]
endgroup
set_property name zero [get_bd_ports o_0]
set_property -dict [list CONFIG.DIN_TO {2} CONFIG.DIN_FROM {2} CONFIG.DIN_WIDTH {3} CONFIG.DIN_FROM {2} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_1]
startgroup
make_bd_pins_external  [get_bd_pins xlslice_1/Din]
endgroup
set_property name ALU_operation [get_bd_ports Din_0]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins SignalExt_32_0/S]
startgroup
connect_bd_net [get_bd_ports A] [get_bd_pins or32_0/A]
endgroup
connect_bd_net [get_bd_ports A] [get_bd_pins xor32_0/A]
connect_bd_net [get_bd_ports A] [get_bd_pins nor32_0/A]
connect_bd_net [get_bd_ports A] [get_bd_pins srl32_0/A]
connect_bd_net [get_bd_ports B] [get_bd_pins or32_0/B]
connect_bd_net [get_bd_ports B] [get_bd_pins xlslice_0/Din]
connect_bd_net [get_bd_ports B] [get_bd_pins xor32_0/B]
connect_bd_net [get_bd_ports B] [get_bd_pins nor32_0/B]
connect_bd_net [get_bd_ports B] [get_bd_pins srl32_0/B]
undo
undo
undo
undo
connect_bd_net [get_bd_ports B] [get_bd_pins xor32_0/B]
connect_bd_net [get_bd_ports B] [get_bd_pins nor32_0/B]
connect_bd_net [get_bd_ports B] [get_bd_pins srl32_0/B]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlslice_2/Dout] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins addc_32_0/S] [get_bd_pins xlslice_2/Din]
undo
set_property location {2 109 -294} [get_bd_cells SignalExt_32_0]
set_property location {2 102 -182} [get_bd_cells xor32_1]
set_property location {3 362 -148} [get_bd_cells addc_32_0]
set_property location {2.5 343 -162} [get_bd_cells addc_32_0]
connect_bd_net [get_bd_pins addc_32_0/S] [get_bd_pins xlslice_2/Din]
set_property location {3 355 -92} [get_bd_cells addc_32_0]
set_property location {3.5 409 -91} [get_bd_cells addc_32_0]
set_property location {3 379 -83} [get_bd_cells addc_32_0]
undo
set_property location {3 391 -82} [get_bd_cells addc_32_0]
set_property location {3 439 -80} [get_bd_cells addc_32_0]
set_property location {3 414 -96} [get_bd_cells addc_32_0]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins MUX8T1_32_0/I7]
set_property location {5 832 -52} [get_bd_cells xor32_0]
set_property location {5 834 -28} [get_bd_cells xor32_0]
set_property location {5 835 -48} [get_bd_cells xor32_0]
set_property location {5 813 128} [get_bd_cells nor32_0]
set_property location {5 827 244} [get_bd_cells srl32_0]
connect_bd_net [get_bd_pins xlslice_0/Din] [get_bd_pins addc_32_0/S]
connect_bd_net [get_bd_ports A] [get_bd_pins addc_32_0/A]
set_property location {3.5 493 -105} [get_bd_cells addc_32_0]
set_property location {3 401 -100} [get_bd_cells addc_32_0]
set_property location {2.5 409 -106} [get_bd_cells addc_32_0]
set_property location {3 406 -76} [get_bd_cells addc_32_0]
set_property location {2 122 -84} [get_bd_cells xor32_1]
connect_bd_net [get_bd_pins xor32_1/res] [get_bd_pins addc_32_0/B]
connect_bd_net [get_bd_pins SignalExt_32_0/So] [get_bd_pins xor32_1/A]
set_property location {2 111 -305} [get_bd_cells SignalExt_32_0]
set_property location {2 105 -277} [get_bd_cells SignalExt_32_0]
set_property location {2 109 -256} [get_bd_cells SignalExt_32_0]
set_property location {2 100 -237} [get_bd_cells SignalExt_32_0]
connect_bd_net [get_bd_ports B] [get_bd_pins xor32_1/B]
connect_bd_net [get_bd_pins addc_32_0/C0] [get_bd_pins xlslice_1/Dout]
connect_bd_net [get_bd_ports ALU_operation] [get_bd_pins MUX8T1_32_0/s]
save_bd_design
close_bd_design [get_bd_designs ALU]
open_bd_design {D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd}
close_bd_design [get_bd_designs ALU]
open_bd_design {D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd}
close_bd_design [get_bd_designs ALU]
set_property synth_checkpoint_mode None [get_files  D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd]
generate_target all [get_files  D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd]
export_ip_user_files -of_objects [get_files D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd] -directory D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.ip_user_files -ipstatic_source_dir D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.cache/compile_simlib/modelsim} {questa=D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.cache/compile_simlib/questa} {riviera=D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.cache/compile_simlib/riviera} {activehdl=D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd}
connect_bd_net [get_bd_pins MUX8T1_32_0/I6] [get_bd_pins xlslice_0/Dout]
save_bd_design
close_bd_design [get_bd_designs ALU]
generate_target all [get_files  D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd]
export_ip_user_files -of_objects [get_files D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd] -directory D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.ip_user_files -ipstatic_source_dir D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.cache/compile_simlib/modelsim} {questa=D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.cache/compile_simlib/questa} {riviera=D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.cache/compile_simlib/riviera} {activehdl=D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd] -top
add_files -norecurse D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/hdl/ALU_wrapper.v
launch_simulation
