-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II 64-Bit Version 13.0 (Build Build 232 06/12/2013)
-- Created on Mon Nov 18 13:55:44 2024

FUNCTION AD7606_ctrl (clk, rst_n, en, start, busy, fdata, cvtData[15..0])
	WITH (RANGE_10V, WAIT_CNT, T2)
	RETURNS (cs, rd, cvtA, cvtB, range, phy_rst, os[2..0], ch1[15..0], ch2[15..0], ch3[15..0], ch4[15..0], ch5[15..0], ch6[15..0], ch7[15..0], ch8[15..0], update, phy_busy, vio);
