// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kp_502_7_sqrt_fixed_32_32_s (
        ap_clk,
        ap_rst,
        x,
        ap_return
);


input   ap_clk;
input   ap_rst;
input  [31:0] x;
output  [15:0] ap_return;

reg   [31:0] x_read_reg_1506;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] x_read_reg_1506_pp0_iter1_reg;
reg   [31:0] x_read_reg_1506_pp0_iter2_reg;
reg   [31:0] x_read_reg_1506_pp0_iter3_reg;
reg   [31:0] x_read_reg_1506_pp0_iter4_reg;
wire   [34:0] x_l_I_V_33_fu_428_p3;
reg   [34:0] x_l_I_V_33_reg_1511;
wire   [15:0] res_I_V_34_fu_436_p3;
reg   [15:0] res_I_V_34_reg_1517;
wire   [0:0] icmp_ln443_3_fu_476_p2;
reg   [0:0] icmp_ln443_3_reg_1523;
wire   [5:0] sub_ln219_2_fu_482_p2;
reg   [5:0] sub_ln219_2_reg_1529;
wire   [34:0] x_l_I_V_36_fu_667_p3;
reg   [34:0] x_l_I_V_36_reg_1534;
wire   [15:0] res_I_V_37_fu_675_p3;
reg   [15:0] res_I_V_37_reg_1540;
wire   [0:0] icmp_ln443_6_fu_715_p2;
reg   [0:0] icmp_ln443_6_reg_1546;
wire   [8:0] sub_ln219_5_fu_721_p2;
reg   [8:0] sub_ln219_5_reg_1552;
wire   [34:0] x_l_I_V_38_fu_906_p3;
reg   [34:0] x_l_I_V_38_reg_1557;
wire   [15:0] res_I_V_39_fu_914_p3;
reg   [15:0] res_I_V_39_reg_1563;
wire   [0:0] icmp_ln443_9_fu_954_p2;
reg   [0:0] icmp_ln443_9_reg_1569;
wire   [11:0] sub_ln219_8_fu_960_p2;
reg   [11:0] sub_ln219_8_reg_1575;
wire   [34:0] x_l_I_V_41_fu_1145_p3;
reg   [34:0] x_l_I_V_41_reg_1580;
wire   [15:0] res_I_V_42_fu_1153_p3;
reg   [15:0] res_I_V_42_reg_1586;
wire   [0:0] icmp_ln443_12_fu_1193_p2;
reg   [0:0] icmp_ln443_12_reg_1592;
wire   [14:0] sub_ln219_11_fu_1199_p2;
reg   [14:0] sub_ln219_11_reg_1598;
wire   [34:0] x_l_I_V_43_fu_1302_p3;
reg   [34:0] x_l_I_V_43_reg_1603;
wire   [15:0] res_I_V_44_fu_1310_p3;
reg   [15:0] res_I_V_44_reg_1609;
wire   [0:0] icmp_ln443_14_fu_1350_p2;
reg   [0:0] icmp_ln443_14_reg_1615;
wire   [16:0] sub_ln219_13_fu_1356_p2;
reg   [16:0] sub_ln219_13_reg_1621;
wire    ap_block_pp0_stage0;
wire   [1:0] tmp_fu_226_p4;
wire   [2:0] zext_ln219_fu_242_p1;
wire   [34:0] zext_ln666_fu_222_p1;
wire   [2:0] add_ln219_fu_246_p2;
wire   [0:0] icmp_ln443_fu_236_p2;
wire   [34:0] p_Result_50_fu_252_p5;
wire   [15:0] res_I_V_32_fu_272_p3;
wire   [1:0] p_Result_s_60_fu_280_p4;
wire   [34:0] x_l_I_V_31_fu_264_p3;
wire   [2:0] tmp_1_fu_290_p3;
wire   [3:0] p_Result_51_fu_298_p4;
wire   [3:0] zext_ln443_fu_308_p1;
wire   [3:0] sub_ln219_fu_318_p2;
wire   [0:0] icmp_ln443_1_fu_312_p2;
wire   [34:0] p_Result_52_fu_324_p5;
wire   [15:0] p_Result_53_fu_336_p4;
wire   [15:0] res_I_V_33_fu_354_p3;
wire   [2:0] p_Result_4_fu_362_p4;
wire   [34:0] x_l_I_V_32_fu_346_p3;
wire   [3:0] tmp_2_fu_372_p3;
wire   [4:0] p_Result_54_fu_380_p4;
wire   [4:0] zext_ln443_1_fu_390_p1;
wire   [4:0] sub_ln219_1_fu_400_p2;
wire   [0:0] icmp_ln443_2_fu_394_p2;
wire   [34:0] p_Result_55_fu_406_p5;
wire   [15:0] p_Result_56_fu_418_p4;
wire   [3:0] p_Result_8_fu_444_p4;
wire   [4:0] tmp_3_fu_454_p3;
wire   [5:0] p_Result_57_fu_462_p4;
wire   [5:0] zext_ln443_2_fu_472_p1;
wire   [34:0] p_Result_58_fu_488_p5;
wire   [15:0] p_Result_59_fu_498_p4;
wire   [15:0] res_I_V_35_fu_513_p3;
wire   [4:0] p_Result_10_fu_519_p4;
wire   [34:0] x_l_I_V_34_fu_507_p3;
wire   [5:0] tmp_4_fu_529_p3;
wire   [6:0] p_Result_60_fu_537_p4;
wire   [6:0] zext_ln443_3_fu_547_p1;
wire   [6:0] sub_ln219_3_fu_557_p2;
wire   [0:0] icmp_ln443_4_fu_551_p2;
wire   [34:0] p_Result_61_fu_563_p5;
wire   [15:0] p_Result_62_fu_575_p4;
wire   [15:0] res_I_V_36_fu_593_p3;
wire   [5:0] p_Result_13_fu_601_p4;
wire   [34:0] x_l_I_V_35_fu_585_p3;
wire   [6:0] tmp_5_fu_611_p3;
wire   [7:0] p_Result_63_fu_619_p4;
wire   [7:0] zext_ln443_4_fu_629_p1;
wire   [7:0] sub_ln219_4_fu_639_p2;
wire   [0:0] icmp_ln443_5_fu_633_p2;
wire   [34:0] p_Result_64_fu_645_p5;
wire   [15:0] p_Result_65_fu_657_p4;
wire   [6:0] p_Result_16_fu_683_p4;
wire   [7:0] tmp_6_fu_693_p3;
wire   [8:0] p_Result_66_fu_701_p4;
wire   [8:0] zext_ln443_5_fu_711_p1;
wire   [34:0] p_Result_67_fu_727_p5;
wire   [15:0] p_Result_68_fu_737_p4;
wire   [15:0] res_I_V_38_fu_752_p3;
wire   [7:0] p_Result_19_fu_758_p4;
wire   [34:0] x_l_I_V_fu_746_p3;
wire   [8:0] tmp_7_fu_768_p3;
wire   [9:0] p_Result_69_fu_776_p4;
wire   [9:0] zext_ln443_6_fu_786_p1;
wire   [9:0] sub_ln219_6_fu_796_p2;
wire   [0:0] icmp_ln443_7_fu_790_p2;
wire   [34:0] p_Result_70_fu_802_p5;
wire   [15:0] p_Result_71_fu_814_p4;
wire   [15:0] res_I_V_fu_832_p3;
wire   [8:0] p_Result_22_fu_840_p4;
wire   [34:0] x_l_I_V_37_fu_824_p3;
wire   [9:0] tmp_8_fu_850_p3;
wire   [10:0] p_Result_72_fu_858_p4;
wire   [10:0] zext_ln443_7_fu_868_p1;
wire   [10:0] sub_ln219_7_fu_878_p2;
wire   [0:0] icmp_ln443_8_fu_872_p2;
wire   [34:0] p_Result_73_fu_884_p5;
wire   [15:0] p_Result_74_fu_896_p4;
wire   [9:0] p_Result_25_fu_922_p4;
wire   [10:0] tmp_9_fu_932_p3;
wire   [11:0] p_Result_75_fu_940_p4;
wire   [11:0] zext_ln443_8_fu_950_p1;
wire   [34:0] p_Result_76_fu_966_p5;
wire   [15:0] p_Result_77_fu_976_p4;
wire   [15:0] res_I_V_40_fu_991_p3;
wire   [10:0] p_Result_28_fu_997_p4;
wire   [34:0] x_l_I_V_39_fu_985_p3;
wire   [11:0] tmp_s_fu_1007_p3;
wire   [12:0] p_Result_78_fu_1015_p4;
wire   [12:0] zext_ln443_9_fu_1025_p1;
wire   [12:0] sub_ln219_9_fu_1035_p2;
wire   [0:0] icmp_ln443_10_fu_1029_p2;
wire   [34:0] p_Result_79_fu_1041_p5;
wire   [15:0] p_Result_80_fu_1053_p4;
wire   [15:0] res_I_V_41_fu_1071_p3;
wire   [11:0] p_Result_31_fu_1079_p4;
wire   [34:0] x_l_I_V_40_fu_1063_p3;
wire   [12:0] tmp_10_fu_1089_p3;
wire   [13:0] p_Result_81_fu_1097_p4;
wire   [13:0] zext_ln443_10_fu_1107_p1;
wire   [13:0] sub_ln219_10_fu_1117_p2;
wire   [0:0] icmp_ln443_11_fu_1111_p2;
wire   [34:0] p_Result_82_fu_1123_p5;
wire   [15:0] p_Result_83_fu_1135_p4;
wire   [12:0] p_Result_34_fu_1161_p4;
wire   [13:0] tmp_11_fu_1171_p3;
wire   [14:0] p_Result_84_fu_1179_p4;
wire   [14:0] zext_ln443_11_fu_1189_p1;
wire   [34:0] p_Result_85_fu_1205_p5;
wire   [15:0] p_Result_86_fu_1215_p4;
wire   [15:0] res_I_V_43_fu_1230_p3;
wire   [13:0] p_Result_37_fu_1236_p4;
wire   [34:0] x_l_I_V_42_fu_1224_p3;
wire   [14:0] tmp_12_fu_1246_p3;
wire   [15:0] p_Result_87_fu_1254_p4;
wire   [15:0] zext_ln443_12_fu_1264_p1;
wire   [15:0] sub_ln219_12_fu_1274_p2;
wire   [0:0] icmp_ln443_13_fu_1268_p2;
wire   [34:0] p_Result_88_fu_1280_p5;
wire   [15:0] p_Result_89_fu_1292_p4;
wire   [14:0] p_Result_40_fu_1318_p4;
wire   [15:0] tmp_13_fu_1328_p3;
wire   [16:0] p_Result_90_fu_1336_p4;
wire   [16:0] zext_ln443_13_fu_1346_p1;
wire   [34:0] p_Result_91_fu_1369_p5;
wire   [15:0] p_Result_92_fu_1379_p4;
wire   [15:0] res_I_V_45_fu_1394_p3;
wire   [34:0] x_l_I_V_44_fu_1388_p3;
wire   [16:0] tmp_14_fu_1400_p3;
wire   [17:0] p_Result_93_fu_1408_p1;
wire   [17:0] zext_ln443_14_fu_1412_p1;
wire   [17:0] sub_ln219_14_fu_1422_p2;
wire   [0:0] icmp_ln443_15_fu_1416_p2;
wire   [34:0] p_Result_94_fu_1428_p5;
wire   [15:0] p_Result_95_fu_1440_p4;
wire   [15:0] res_I_V_46_fu_1458_p3;
wire   [32:0] mul_I_V_fu_1466_p3;
wire   [34:0] x_l_I_V_45_fu_1450_p3;
wire   [34:0] zext_ln671_fu_1474_p1;
wire   [0:0] p_Result_48_fu_1478_p2;
wire   [15:0] res_I_V_30_fu_1484_p2;
wire   [0:0] p_Result_s_fu_1362_p3;
wire   [15:0] res_I_V_47_fu_1490_p3;
reg   [31:0] x_int_reg;
wire    ap_ce_reg;

always @ (posedge ap_clk) begin
    x_int_reg <= x;
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln443_12_reg_1592 <= icmp_ln443_12_fu_1193_p2;
        icmp_ln443_14_reg_1615 <= icmp_ln443_14_fu_1350_p2;
        icmp_ln443_3_reg_1523 <= icmp_ln443_3_fu_476_p2;
        icmp_ln443_6_reg_1546 <= icmp_ln443_6_fu_715_p2;
        icmp_ln443_9_reg_1569 <= icmp_ln443_9_fu_954_p2;
        res_I_V_34_reg_1517 <= res_I_V_34_fu_436_p3;
        res_I_V_37_reg_1540 <= res_I_V_37_fu_675_p3;
        res_I_V_39_reg_1563 <= res_I_V_39_fu_914_p3;
        res_I_V_42_reg_1586 <= res_I_V_42_fu_1153_p3;
        res_I_V_44_reg_1609 <= res_I_V_44_fu_1310_p3;
        sub_ln219_11_reg_1598 <= sub_ln219_11_fu_1199_p2;
        sub_ln219_13_reg_1621 <= sub_ln219_13_fu_1356_p2;
        sub_ln219_2_reg_1529 <= sub_ln219_2_fu_482_p2;
        sub_ln219_5_reg_1552 <= sub_ln219_5_fu_721_p2;
        sub_ln219_8_reg_1575 <= sub_ln219_8_fu_960_p2;
        x_l_I_V_33_reg_1511 <= x_l_I_V_33_fu_428_p3;
        x_l_I_V_36_reg_1534 <= x_l_I_V_36_fu_667_p3;
        x_l_I_V_38_reg_1557 <= x_l_I_V_38_fu_906_p3;
        x_l_I_V_41_reg_1580 <= x_l_I_V_41_fu_1145_p3;
        x_l_I_V_43_reg_1603 <= x_l_I_V_43_fu_1302_p3;
        x_read_reg_1506 <= x_int_reg;
        x_read_reg_1506_pp0_iter1_reg <= x_read_reg_1506;
        x_read_reg_1506_pp0_iter2_reg <= x_read_reg_1506_pp0_iter1_reg;
        x_read_reg_1506_pp0_iter3_reg <= x_read_reg_1506_pp0_iter2_reg;
        x_read_reg_1506_pp0_iter4_reg <= x_read_reg_1506_pp0_iter3_reg;
    end
end

assign add_ln219_fu_246_p2 = ($signed(zext_ln219_fu_242_p1) + $signed(3'd7));

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_return = ((p_Result_s_fu_1362_p3[0:0] == 1'b1) ? 16'd0 : res_I_V_47_fu_1490_p3);

assign icmp_ln443_10_fu_1029_p2 = ((p_Result_78_fu_1015_p4 < zext_ln443_9_fu_1025_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_11_fu_1111_p2 = ((p_Result_81_fu_1097_p4 < zext_ln443_10_fu_1107_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_12_fu_1193_p2 = ((p_Result_84_fu_1179_p4 < zext_ln443_11_fu_1189_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_13_fu_1268_p2 = ((p_Result_87_fu_1254_p4 < zext_ln443_12_fu_1264_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_14_fu_1350_p2 = ((p_Result_90_fu_1336_p4 < zext_ln443_13_fu_1346_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_15_fu_1416_p2 = ((p_Result_93_fu_1408_p1 < zext_ln443_14_fu_1412_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_1_fu_312_p2 = ((p_Result_51_fu_298_p4 < zext_ln443_fu_308_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_2_fu_394_p2 = ((p_Result_54_fu_380_p4 < zext_ln443_1_fu_390_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_3_fu_476_p2 = ((p_Result_57_fu_462_p4 < zext_ln443_2_fu_472_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_4_fu_551_p2 = ((p_Result_60_fu_537_p4 < zext_ln443_3_fu_547_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_5_fu_633_p2 = ((p_Result_63_fu_619_p4 < zext_ln443_4_fu_629_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_6_fu_715_p2 = ((p_Result_66_fu_701_p4 < zext_ln443_5_fu_711_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_7_fu_790_p2 = ((p_Result_69_fu_776_p4 < zext_ln443_6_fu_786_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_8_fu_872_p2 = ((p_Result_72_fu_858_p4 < zext_ln443_7_fu_868_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_9_fu_954_p2 = ((p_Result_75_fu_940_p4 < zext_ln443_8_fu_950_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_fu_236_p2 = ((tmp_fu_226_p4 == 2'd0) ? 1'b1 : 1'b0);

assign mul_I_V_fu_1466_p3 = {{17'd0}, {res_I_V_46_fu_1458_p3}};

assign p_Result_10_fu_519_p4 = {{res_I_V_35_fu_513_p3[15:11]}};

assign p_Result_13_fu_601_p4 = {{res_I_V_36_fu_593_p3[15:10]}};

assign p_Result_16_fu_683_p4 = {{res_I_V_37_fu_675_p3[15:9]}};

assign p_Result_19_fu_758_p4 = {{res_I_V_38_fu_752_p3[15:8]}};

assign p_Result_22_fu_840_p4 = {{res_I_V_fu_832_p3[15:7]}};

assign p_Result_25_fu_922_p4 = {{res_I_V_39_fu_914_p3[15:6]}};

assign p_Result_28_fu_997_p4 = {{res_I_V_40_fu_991_p3[15:5]}};

assign p_Result_31_fu_1079_p4 = {{res_I_V_41_fu_1071_p3[15:4]}};

assign p_Result_34_fu_1161_p4 = {{res_I_V_42_fu_1153_p3[15:3]}};

assign p_Result_37_fu_1236_p4 = {{res_I_V_43_fu_1230_p3[15:2]}};

assign p_Result_40_fu_1318_p4 = {{res_I_V_44_fu_1310_p3[15:1]}};

assign p_Result_48_fu_1478_p2 = ((x_l_I_V_45_fu_1450_p3 > zext_ln671_fu_1474_p1) ? 1'b1 : 1'b0);

assign p_Result_4_fu_362_p4 = {{res_I_V_33_fu_354_p3[15:13]}};

assign p_Result_50_fu_252_p5 = {{zext_ln666_fu_222_p1[34:33]}, {add_ln219_fu_246_p2}, {zext_ln666_fu_222_p1[29:0]}};

assign p_Result_51_fu_298_p4 = {{x_l_I_V_31_fu_264_p3[31:28]}};

assign p_Result_52_fu_324_p5 = {{x_l_I_V_31_fu_264_p3[34:32]}, {sub_ln219_fu_318_p2}, {x_l_I_V_31_fu_264_p3[27:0]}};

assign p_Result_53_fu_336_p4 = {res_I_V_32_fu_272_p3[16 - 1:15], |(1'd1), res_I_V_32_fu_272_p3[13:0]};

assign p_Result_54_fu_380_p4 = {{x_l_I_V_32_fu_346_p3[30:26]}};

assign p_Result_55_fu_406_p5 = {{x_l_I_V_32_fu_346_p3[34:31]}, {sub_ln219_1_fu_400_p2}, {x_l_I_V_32_fu_346_p3[25:0]}};

assign p_Result_56_fu_418_p4 = {res_I_V_33_fu_354_p3[16 - 1:14], |(1'd1), res_I_V_33_fu_354_p3[12:0]};

assign p_Result_57_fu_462_p4 = {{x_l_I_V_33_fu_428_p3[29:24]}};

assign p_Result_58_fu_488_p5 = {{x_l_I_V_33_reg_1511[34:30]}, {sub_ln219_2_reg_1529}, {x_l_I_V_33_reg_1511[23:0]}};

assign p_Result_59_fu_498_p4 = {res_I_V_34_reg_1517[16 - 1:13], |(1'd1), res_I_V_34_reg_1517[11:0]};

assign p_Result_60_fu_537_p4 = {{x_l_I_V_34_fu_507_p3[28:22]}};

assign p_Result_61_fu_563_p5 = {{x_l_I_V_34_fu_507_p3[34:29]}, {sub_ln219_3_fu_557_p2}, {x_l_I_V_34_fu_507_p3[21:0]}};

assign p_Result_62_fu_575_p4 = {res_I_V_35_fu_513_p3[16 - 1:12], |(1'd1), res_I_V_35_fu_513_p3[10:0]};

assign p_Result_63_fu_619_p4 = {{x_l_I_V_35_fu_585_p3[27:20]}};

assign p_Result_64_fu_645_p5 = {{x_l_I_V_35_fu_585_p3[34:28]}, {sub_ln219_4_fu_639_p2}, {x_l_I_V_35_fu_585_p3[19:0]}};

assign p_Result_65_fu_657_p4 = {res_I_V_36_fu_593_p3[16 - 1:11], |(1'd1), res_I_V_36_fu_593_p3[9:0]};

assign p_Result_66_fu_701_p4 = {{x_l_I_V_36_fu_667_p3[26:18]}};

assign p_Result_67_fu_727_p5 = {{x_l_I_V_36_reg_1534[34:27]}, {sub_ln219_5_reg_1552}, {x_l_I_V_36_reg_1534[17:0]}};

assign p_Result_68_fu_737_p4 = {res_I_V_37_reg_1540[16 - 1:10], |(1'd1), res_I_V_37_reg_1540[8:0]};

assign p_Result_69_fu_776_p4 = {{x_l_I_V_fu_746_p3[25:16]}};

assign p_Result_70_fu_802_p5 = {{x_l_I_V_fu_746_p3[34:26]}, {sub_ln219_6_fu_796_p2}, {x_l_I_V_fu_746_p3[15:0]}};

assign p_Result_71_fu_814_p4 = {res_I_V_38_fu_752_p3[16 - 1:9], |(1'd1), res_I_V_38_fu_752_p3[7:0]};

assign p_Result_72_fu_858_p4 = {{x_l_I_V_37_fu_824_p3[24:14]}};

assign p_Result_73_fu_884_p5 = {{x_l_I_V_37_fu_824_p3[34:25]}, {sub_ln219_7_fu_878_p2}, {x_l_I_V_37_fu_824_p3[13:0]}};

assign p_Result_74_fu_896_p4 = {res_I_V_fu_832_p3[16 - 1:8], |(1'd1), res_I_V_fu_832_p3[6:0]};

assign p_Result_75_fu_940_p4 = {{x_l_I_V_38_fu_906_p3[23:12]}};

assign p_Result_76_fu_966_p5 = {{x_l_I_V_38_reg_1557[34:24]}, {sub_ln219_8_reg_1575}, {x_l_I_V_38_reg_1557[11:0]}};

assign p_Result_77_fu_976_p4 = {res_I_V_39_reg_1563[16 - 1:7], |(1'd1), res_I_V_39_reg_1563[5:0]};

assign p_Result_78_fu_1015_p4 = {{x_l_I_V_39_fu_985_p3[22:10]}};

assign p_Result_79_fu_1041_p5 = {{x_l_I_V_39_fu_985_p3[34:23]}, {sub_ln219_9_fu_1035_p2}, {x_l_I_V_39_fu_985_p3[9:0]}};

assign p_Result_80_fu_1053_p4 = {res_I_V_40_fu_991_p3[16 - 1:6], |(1'd1), res_I_V_40_fu_991_p3[4:0]};

assign p_Result_81_fu_1097_p4 = {{x_l_I_V_40_fu_1063_p3[21:8]}};

assign p_Result_82_fu_1123_p5 = {{x_l_I_V_40_fu_1063_p3[34:22]}, {sub_ln219_10_fu_1117_p2}, {x_l_I_V_40_fu_1063_p3[7:0]}};

assign p_Result_83_fu_1135_p4 = {res_I_V_41_fu_1071_p3[16 - 1:5], |(1'd1), res_I_V_41_fu_1071_p3[3:0]};

assign p_Result_84_fu_1179_p4 = {{x_l_I_V_41_fu_1145_p3[20:6]}};

assign p_Result_85_fu_1205_p5 = {{x_l_I_V_41_reg_1580[34:21]}, {sub_ln219_11_reg_1598}, {x_l_I_V_41_reg_1580[5:0]}};

assign p_Result_86_fu_1215_p4 = {res_I_V_42_reg_1586[16 - 1:4], |(1'd1), res_I_V_42_reg_1586[2:0]};

assign p_Result_87_fu_1254_p4 = {{x_l_I_V_42_fu_1224_p3[19:4]}};

assign p_Result_88_fu_1280_p5 = {{x_l_I_V_42_fu_1224_p3[34:20]}, {sub_ln219_12_fu_1274_p2}, {x_l_I_V_42_fu_1224_p3[3:0]}};

assign p_Result_89_fu_1292_p4 = {res_I_V_43_fu_1230_p3[16 - 1:3], |(1'd1), res_I_V_43_fu_1230_p3[1:0]};

assign p_Result_8_fu_444_p4 = {{res_I_V_34_fu_436_p3[15:12]}};

assign p_Result_90_fu_1336_p4 = {{x_l_I_V_43_fu_1302_p3[18:2]}};

assign p_Result_91_fu_1369_p5 = {{x_l_I_V_43_reg_1603[34:19]}, {sub_ln219_13_reg_1621}, {x_l_I_V_43_reg_1603[1:0]}};

assign p_Result_92_fu_1379_p4 = {res_I_V_44_reg_1609[16 - 1:2], |(1'd1), res_I_V_44_reg_1609[0:0]};

assign p_Result_93_fu_1408_p1 = x_l_I_V_44_fu_1388_p3[17:0];

assign p_Result_94_fu_1428_p5 = {{x_l_I_V_44_fu_1388_p3[34:18]}, {sub_ln219_14_fu_1422_p2}};

assign p_Result_95_fu_1440_p4 = {res_I_V_45_fu_1394_p3[16-1:1], |(1'd1)};

assign p_Result_s_60_fu_280_p4 = {{res_I_V_32_fu_272_p3[15:14]}};

assign p_Result_s_fu_1362_p3 = x_read_reg_1506_pp0_iter4_reg[32'd31];

assign res_I_V_30_fu_1484_p2 = (res_I_V_46_fu_1458_p3 + 16'd1);

assign res_I_V_32_fu_272_p3 = ((icmp_ln443_fu_236_p2[0:0] == 1'b1) ? 16'd0 : 16'd32768);

assign res_I_V_33_fu_354_p3 = ((icmp_ln443_1_fu_312_p2[0:0] == 1'b1) ? res_I_V_32_fu_272_p3 : p_Result_53_fu_336_p4);

assign res_I_V_34_fu_436_p3 = ((icmp_ln443_2_fu_394_p2[0:0] == 1'b1) ? res_I_V_33_fu_354_p3 : p_Result_56_fu_418_p4);

assign res_I_V_35_fu_513_p3 = ((icmp_ln443_3_reg_1523[0:0] == 1'b1) ? res_I_V_34_reg_1517 : p_Result_59_fu_498_p4);

assign res_I_V_36_fu_593_p3 = ((icmp_ln443_4_fu_551_p2[0:0] == 1'b1) ? res_I_V_35_fu_513_p3 : p_Result_62_fu_575_p4);

assign res_I_V_37_fu_675_p3 = ((icmp_ln443_5_fu_633_p2[0:0] == 1'b1) ? res_I_V_36_fu_593_p3 : p_Result_65_fu_657_p4);

assign res_I_V_38_fu_752_p3 = ((icmp_ln443_6_reg_1546[0:0] == 1'b1) ? res_I_V_37_reg_1540 : p_Result_68_fu_737_p4);

assign res_I_V_39_fu_914_p3 = ((icmp_ln443_8_fu_872_p2[0:0] == 1'b1) ? res_I_V_fu_832_p3 : p_Result_74_fu_896_p4);

assign res_I_V_40_fu_991_p3 = ((icmp_ln443_9_reg_1569[0:0] == 1'b1) ? res_I_V_39_reg_1563 : p_Result_77_fu_976_p4);

assign res_I_V_41_fu_1071_p3 = ((icmp_ln443_10_fu_1029_p2[0:0] == 1'b1) ? res_I_V_40_fu_991_p3 : p_Result_80_fu_1053_p4);

assign res_I_V_42_fu_1153_p3 = ((icmp_ln443_11_fu_1111_p2[0:0] == 1'b1) ? res_I_V_41_fu_1071_p3 : p_Result_83_fu_1135_p4);

assign res_I_V_43_fu_1230_p3 = ((icmp_ln443_12_reg_1592[0:0] == 1'b1) ? res_I_V_42_reg_1586 : p_Result_86_fu_1215_p4);

assign res_I_V_44_fu_1310_p3 = ((icmp_ln443_13_fu_1268_p2[0:0] == 1'b1) ? res_I_V_43_fu_1230_p3 : p_Result_89_fu_1292_p4);

assign res_I_V_45_fu_1394_p3 = ((icmp_ln443_14_reg_1615[0:0] == 1'b1) ? res_I_V_44_reg_1609 : p_Result_92_fu_1379_p4);

assign res_I_V_46_fu_1458_p3 = ((icmp_ln443_15_fu_1416_p2[0:0] == 1'b1) ? res_I_V_45_fu_1394_p3 : p_Result_95_fu_1440_p4);

assign res_I_V_47_fu_1490_p3 = ((p_Result_48_fu_1478_p2[0:0] == 1'b1) ? res_I_V_30_fu_1484_p2 : res_I_V_46_fu_1458_p3);

assign res_I_V_fu_832_p3 = ((icmp_ln443_7_fu_790_p2[0:0] == 1'b1) ? res_I_V_38_fu_752_p3 : p_Result_71_fu_814_p4);

assign sub_ln219_10_fu_1117_p2 = (p_Result_81_fu_1097_p4 - zext_ln443_10_fu_1107_p1);

assign sub_ln219_11_fu_1199_p2 = (p_Result_84_fu_1179_p4 - zext_ln443_11_fu_1189_p1);

assign sub_ln219_12_fu_1274_p2 = (p_Result_87_fu_1254_p4 - zext_ln443_12_fu_1264_p1);

assign sub_ln219_13_fu_1356_p2 = (p_Result_90_fu_1336_p4 - zext_ln443_13_fu_1346_p1);

assign sub_ln219_14_fu_1422_p2 = (p_Result_93_fu_1408_p1 - zext_ln443_14_fu_1412_p1);

assign sub_ln219_1_fu_400_p2 = (p_Result_54_fu_380_p4 - zext_ln443_1_fu_390_p1);

assign sub_ln219_2_fu_482_p2 = (p_Result_57_fu_462_p4 - zext_ln443_2_fu_472_p1);

assign sub_ln219_3_fu_557_p2 = (p_Result_60_fu_537_p4 - zext_ln443_3_fu_547_p1);

assign sub_ln219_4_fu_639_p2 = (p_Result_63_fu_619_p4 - zext_ln443_4_fu_629_p1);

assign sub_ln219_5_fu_721_p2 = (p_Result_66_fu_701_p4 - zext_ln443_5_fu_711_p1);

assign sub_ln219_6_fu_796_p2 = (p_Result_69_fu_776_p4 - zext_ln443_6_fu_786_p1);

assign sub_ln219_7_fu_878_p2 = (p_Result_72_fu_858_p4 - zext_ln443_7_fu_868_p1);

assign sub_ln219_8_fu_960_p2 = (p_Result_75_fu_940_p4 - zext_ln443_8_fu_950_p1);

assign sub_ln219_9_fu_1035_p2 = (p_Result_78_fu_1015_p4 - zext_ln443_9_fu_1025_p1);

assign sub_ln219_fu_318_p2 = (p_Result_51_fu_298_p4 - zext_ln443_fu_308_p1);

assign tmp_10_fu_1089_p3 = {{p_Result_31_fu_1079_p4}, {1'd1}};

assign tmp_11_fu_1171_p3 = {{p_Result_34_fu_1161_p4}, {1'd1}};

assign tmp_12_fu_1246_p3 = {{p_Result_37_fu_1236_p4}, {1'd1}};

assign tmp_13_fu_1328_p3 = {{p_Result_40_fu_1318_p4}, {1'd1}};

assign tmp_14_fu_1400_p3 = {{res_I_V_45_fu_1394_p3}, {1'd1}};

assign tmp_1_fu_290_p3 = {{p_Result_s_60_fu_280_p4}, {1'd1}};

assign tmp_2_fu_372_p3 = {{p_Result_4_fu_362_p4}, {1'd1}};

assign tmp_3_fu_454_p3 = {{p_Result_8_fu_444_p4}, {1'd1}};

assign tmp_4_fu_529_p3 = {{p_Result_10_fu_519_p4}, {1'd1}};

assign tmp_5_fu_611_p3 = {{p_Result_13_fu_601_p4}, {1'd1}};

assign tmp_6_fu_693_p3 = {{p_Result_16_fu_683_p4}, {1'd1}};

assign tmp_7_fu_768_p3 = {{p_Result_19_fu_758_p4}, {1'd1}};

assign tmp_8_fu_850_p3 = {{p_Result_22_fu_840_p4}, {1'd1}};

assign tmp_9_fu_932_p3 = {{p_Result_25_fu_922_p4}, {1'd1}};

assign tmp_fu_226_p4 = {{x_int_reg[31:30]}};

assign tmp_s_fu_1007_p3 = {{p_Result_28_fu_997_p4}, {1'd1}};

assign x_l_I_V_31_fu_264_p3 = ((icmp_ln443_fu_236_p2[0:0] == 1'b1) ? zext_ln666_fu_222_p1 : p_Result_50_fu_252_p5);

assign x_l_I_V_32_fu_346_p3 = ((icmp_ln443_1_fu_312_p2[0:0] == 1'b1) ? x_l_I_V_31_fu_264_p3 : p_Result_52_fu_324_p5);

assign x_l_I_V_33_fu_428_p3 = ((icmp_ln443_2_fu_394_p2[0:0] == 1'b1) ? x_l_I_V_32_fu_346_p3 : p_Result_55_fu_406_p5);

assign x_l_I_V_34_fu_507_p3 = ((icmp_ln443_3_reg_1523[0:0] == 1'b1) ? x_l_I_V_33_reg_1511 : p_Result_58_fu_488_p5);

assign x_l_I_V_35_fu_585_p3 = ((icmp_ln443_4_fu_551_p2[0:0] == 1'b1) ? x_l_I_V_34_fu_507_p3 : p_Result_61_fu_563_p5);

assign x_l_I_V_36_fu_667_p3 = ((icmp_ln443_5_fu_633_p2[0:0] == 1'b1) ? x_l_I_V_35_fu_585_p3 : p_Result_64_fu_645_p5);

assign x_l_I_V_37_fu_824_p3 = ((icmp_ln443_7_fu_790_p2[0:0] == 1'b1) ? x_l_I_V_fu_746_p3 : p_Result_70_fu_802_p5);

assign x_l_I_V_38_fu_906_p3 = ((icmp_ln443_8_fu_872_p2[0:0] == 1'b1) ? x_l_I_V_37_fu_824_p3 : p_Result_73_fu_884_p5);

assign x_l_I_V_39_fu_985_p3 = ((icmp_ln443_9_reg_1569[0:0] == 1'b1) ? x_l_I_V_38_reg_1557 : p_Result_76_fu_966_p5);

assign x_l_I_V_40_fu_1063_p3 = ((icmp_ln443_10_fu_1029_p2[0:0] == 1'b1) ? x_l_I_V_39_fu_985_p3 : p_Result_79_fu_1041_p5);

assign x_l_I_V_41_fu_1145_p3 = ((icmp_ln443_11_fu_1111_p2[0:0] == 1'b1) ? x_l_I_V_40_fu_1063_p3 : p_Result_82_fu_1123_p5);

assign x_l_I_V_42_fu_1224_p3 = ((icmp_ln443_12_reg_1592[0:0] == 1'b1) ? x_l_I_V_41_reg_1580 : p_Result_85_fu_1205_p5);

assign x_l_I_V_43_fu_1302_p3 = ((icmp_ln443_13_fu_1268_p2[0:0] == 1'b1) ? x_l_I_V_42_fu_1224_p3 : p_Result_88_fu_1280_p5);

assign x_l_I_V_44_fu_1388_p3 = ((icmp_ln443_14_reg_1615[0:0] == 1'b1) ? x_l_I_V_43_reg_1603 : p_Result_91_fu_1369_p5);

assign x_l_I_V_45_fu_1450_p3 = ((icmp_ln443_15_fu_1416_p2[0:0] == 1'b1) ? x_l_I_V_44_fu_1388_p3 : p_Result_94_fu_1428_p5);

assign x_l_I_V_fu_746_p3 = ((icmp_ln443_6_reg_1546[0:0] == 1'b1) ? x_l_I_V_36_reg_1534 : p_Result_67_fu_727_p5);

assign zext_ln219_fu_242_p1 = tmp_fu_226_p4;

assign zext_ln443_10_fu_1107_p1 = tmp_10_fu_1089_p3;

assign zext_ln443_11_fu_1189_p1 = tmp_11_fu_1171_p3;

assign zext_ln443_12_fu_1264_p1 = tmp_12_fu_1246_p3;

assign zext_ln443_13_fu_1346_p1 = tmp_13_fu_1328_p3;

assign zext_ln443_14_fu_1412_p1 = tmp_14_fu_1400_p3;

assign zext_ln443_1_fu_390_p1 = tmp_2_fu_372_p3;

assign zext_ln443_2_fu_472_p1 = tmp_3_fu_454_p3;

assign zext_ln443_3_fu_547_p1 = tmp_4_fu_529_p3;

assign zext_ln443_4_fu_629_p1 = tmp_5_fu_611_p3;

assign zext_ln443_5_fu_711_p1 = tmp_6_fu_693_p3;

assign zext_ln443_6_fu_786_p1 = tmp_7_fu_768_p3;

assign zext_ln443_7_fu_868_p1 = tmp_8_fu_850_p3;

assign zext_ln443_8_fu_950_p1 = tmp_9_fu_932_p3;

assign zext_ln443_9_fu_1025_p1 = tmp_s_fu_1007_p3;

assign zext_ln443_fu_308_p1 = tmp_1_fu_290_p3;

assign zext_ln666_fu_222_p1 = x_int_reg;

assign zext_ln671_fu_1474_p1 = mul_I_V_fu_1466_p3;

endmodule //kp_502_7_sqrt_fixed_32_32_s
