{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730998964800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730998964800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 14:02:44 2024 " "Processing started: Thu Nov 07 14:02:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730998964800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730998964800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema2 -c Problema2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema2 -c Problema2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730998964800 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730998964969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730998964969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730998970925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730998970925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file t_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 T_FlipFlop " "Found entity 1: T_FlipFlop" {  } { { "T_FlipFlop.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/T_FlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730998970926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730998970926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider5.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider5.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider5 " "Found entity 1: ClockDivider5" {  } { { "ClockDivider5.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/ClockDivider5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730998970927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730998970927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file counter3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter3Bits " "Found entity 1: Counter3Bits" {  } { { "Counter3Bits.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Counter3Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730998970928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730998970928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display1.v 1 1 " "Found 1 design units, including 1 entities, in source file display1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display1 " "Found entity 1: Display1" {  } { { "Display1.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730998970928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730998970928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider10.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider10.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider10 " "Found entity 1: ClockDivider10" {  } { { "ClockDivider10.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/ClockDivider10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730998970929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730998970929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider20.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider20.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider20 " "Found entity 1: ClockDivider20" {  } { { "ClockDivider20.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/ClockDivider20.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730998970930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730998970930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.v 1 1 " "Found 1 design units, including 1 entities, in source file button.v" { { "Info" "ISGN_ENTITY_NAME" "1 Button " "Found entity 1: Button" {  } { { "Button.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730998970931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730998970931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display1bkp.v 1 1 " "Found 1 design units, including 1 entities, in source file display1bkp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display1Bkp " "Found entity 1: Display1Bkp" {  } { { "Display1Bkp.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display1Bkp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730998970931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730998970931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multex.v 1 1 " "Found 1 design units, including 1 entities, in source file multex.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multex " "Found entity 1: Multex" {  } { { "Multex.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Multex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730998970932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730998970932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed.v 1 1 " "Found 1 design units, including 1 entities, in source file speed.v" { { "Info" "ISGN_ENTITY_NAME" "1 Speed " "Found entity 1: Speed" {  } { { "Speed.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Speed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730998970933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730998970933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display2.v 1 1 " "Found 1 design units, including 1 entities, in source file display2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display2 " "Found entity 1: Display2" {  } { { "Display2.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730998970934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730998970934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displays.v 1 1 " "Found 1 design units, including 1 entities, in source file displays.v" { { "Info" "ISGN_ENTITY_NAME" "1 Displays " "Found entity 1: Displays" {  } { { "Displays.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Displays.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730998970934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730998970934 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NA Display1Bkp.v(9) " "Verilog HDL Implicit Net warning at Display1Bkp.v(9): created implicit net for \"NA\"" {  } { { "Display1Bkp.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display1Bkp.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730998970935 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NB Display1Bkp.v(10) " "Verilog HDL Implicit Net warning at Display1Bkp.v(10): created implicit net for \"NB\"" {  } { { "Display1Bkp.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display1Bkp.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730998970935 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NC Display1Bkp.v(11) " "Verilog HDL Implicit Net warning at Display1Bkp.v(11): created implicit net for \"NC\"" {  } { { "Display1Bkp.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display1Bkp.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730998970935 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "divided5 Displays.v(36) " "Verilog HDL Implicit Net warning at Displays.v(36): created implicit net for \"divided5\"" {  } { { "Displays.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Displays.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730998970935 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730998970950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button Button:button " "Elaborating entity \"Button\" for hierarchy \"Button:button\"" {  } { { "Main.v" "button" { Text "C:/Users/vrlop/Dev/cd-problema2/Main.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730998970959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_FlipFlop Button:button\|T_FlipFlop:TFF1 " "Elaborating entity \"T_FlipFlop\" for hierarchy \"Button:button\|T_FlipFlop:TFF1\"" {  } { { "Button.v" "TFF1" { Text "C:/Users/vrlop/Dev/cd-problema2/Button.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730998970959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Speed Speed:speed " "Elaborating entity \"Speed\" for hierarchy \"Speed:speed\"" {  } { { "Main.v" "speed" { Text "C:/Users/vrlop/Dev/cd-problema2/Main.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730998970960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider10 Speed:speed\|ClockDivider10:div1 " "Elaborating entity \"ClockDivider10\" for hierarchy \"Speed:speed\|ClockDivider10:div1\"" {  } { { "Speed.v" "div1" { Text "C:/Users/vrlop/Dev/cd-problema2/Speed.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730998970961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider5 Speed:speed\|ClockDivider10:div1\|ClockDivider5:DIV1 " "Elaborating entity \"ClockDivider5\" for hierarchy \"Speed:speed\|ClockDivider10:div1\|ClockDivider5:DIV1\"" {  } { { "ClockDivider10.v" "DIV1" { Text "C:/Users/vrlop/Dev/cd-problema2/ClockDivider10.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730998970961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multex Multex:multex " "Elaborating entity \"Multex\" for hierarchy \"Multex:multex\"" {  } { { "Main.v" "multex" { Text "C:/Users/vrlop/Dev/cd-problema2/Main.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730998970964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter3Bits Counter3Bits:C3Bits " "Elaborating entity \"Counter3Bits\" for hierarchy \"Counter3Bits:C3Bits\"" {  } { { "Main.v" "C3Bits" { Text "C:/Users/vrlop/Dev/cd-problema2/Main.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730998970965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Displays Displays:displays " "Elaborating entity \"Displays\" for hierarchy \"Displays:displays\"" {  } { { "Main.v" "displays" { Text "C:/Users/vrlop/Dev/cd-problema2/Main.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730998970965 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Displays.v(64) " "Verilog HDL warning at Displays.v(64): actual bit length 32 differs from formal bit length 1" {  } { { "Displays.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Displays.v" 64 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730998970966 "|Main|Displays:displays"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Displays.v(65) " "Verilog HDL warning at Displays.v(65): actual bit length 32 differs from formal bit length 1" {  } { { "Displays.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Displays.v" 65 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730998970966 "|Main|Displays:displays"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Displays.v(72) " "Verilog HDL warning at Displays.v(72): actual bit length 32 differs from formal bit length 1" {  } { { "Displays.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Displays.v" 72 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730998970966 "|Main|Displays:displays"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Displays.v(73) " "Verilog HDL warning at Displays.v(73): actual bit length 32 differs from formal bit length 1" {  } { { "Displays.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Displays.v" 73 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730998970966 "|Main|Displays:displays"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "divided5 0 Displays.v(36) " "Net \"divided5\" at Displays.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "Displays.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Displays.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1730998970966 "|Main|Displays:displays"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display1 Displays:displays\|Display1:display1 " "Elaborating entity \"Display1\" for hierarchy \"Displays:displays\|Display1:display1\"" {  } { { "Displays.v" "display1" { Text "C:/Users/vrlop/Dev/cd-problema2/Displays.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730998970966 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Display1.v(38) " "Verilog HDL warning at Display1.v(38): actual bit length 32 differs from formal bit length 1" {  } { { "Display1.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display1.v" 38 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730998970967 "|Main|Displays:displays|Display1:display1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Display1.v(48) " "Verilog HDL warning at Display1.v(48): actual bit length 32 differs from formal bit length 1" {  } { { "Display1.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display1.v" 48 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730998970967 "|Main|Displays:displays|Display1:display1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Display1.v(51) " "Verilog HDL warning at Display1.v(51): actual bit length 32 differs from formal bit length 1" {  } { { "Display1.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display1.v" 51 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730998970967 "|Main|Displays:displays|Display1:display1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Display1.v(54) " "Verilog HDL warning at Display1.v(54): actual bit length 32 differs from formal bit length 1" {  } { { "Display1.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display1.v" 54 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730998970967 "|Main|Displays:displays|Display1:display1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Display1.v(55) " "Verilog HDL warning at Display1.v(55): actual bit length 32 differs from formal bit length 1" {  } { { "Display1.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display1.v" 55 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730998970967 "|Main|Displays:displays|Display1:display1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Display1.v(56) " "Verilog HDL warning at Display1.v(56): actual bit length 32 differs from formal bit length 1" {  } { { "Display1.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display1.v" 56 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730998970967 "|Main|Displays:displays|Display1:display1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display2 Displays:displays\|Display2:display2 " "Elaborating entity \"Display2\" for hierarchy \"Displays:displays\|Display2:display2\"" {  } { { "Displays.v" "display2" { Text "C:/Users/vrlop/Dev/cd-problema2/Displays.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730998970967 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Display2.v(8) " "Verilog HDL warning at Display2.v(8): actual bit length 32 differs from formal bit length 1" {  } { { "Display2.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display2.v" 8 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730998970967 "|Main|Displays:displays|Display2:display2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Display2.v(13) " "Verilog HDL warning at Display2.v(13): actual bit length 32 differs from formal bit length 1" {  } { { "Display2.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display2.v" 13 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730998970967 "|Main|Displays:displays|Display2:display2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Display2.v(17) " "Verilog HDL warning at Display2.v(17): actual bit length 32 differs from formal bit length 1" {  } { { "Display2.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display2.v" 17 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730998970967 "|Main|Displays:displays|Display2:display2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Display2.v(20) " "Verilog HDL warning at Display2.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "Display2.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display2.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730998970968 "|Main|Displays:displays|Display2:display2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Display2.v(23) " "Verilog HDL warning at Display2.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "Display2.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display2.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730998970968 "|Main|Displays:displays|Display2:display2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Display2.v(24) " "Verilog HDL warning at Display2.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "Display2.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display2.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730998970968 "|Main|Displays:displays|Display2:display2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Display2.v(25) " "Verilog HDL warning at Display2.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "Display2.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display2.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730998970968 "|Main|Displays:displays|Display2:display2"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "6 " "Ignored 6 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "6 " "Ignored 6 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1730998971015 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1730998971015 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1730998971106 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[8\] VCC " "Pin \"segs\[8\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730998971118 "|Main|segs[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[10\] VCC " "Pin \"segs\[10\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730998971118 "|Main|segs[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[11\] VCC " "Pin \"segs\[11\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730998971118 "|Main|segs[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1730998971118 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "60 " "Implemented 60 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730998971125 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730998971125 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730998971125 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730998971125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730998971158 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 14:02:51 2024 " "Processing ended: Thu Nov 07 14:02:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730998971158 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730998971158 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730998971158 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730998971158 ""}
