C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -mp  4  -prjfile  "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\scratchproject.prs"  -implementation  synthesis  -prodtype  synplify_pro   -encrypt  -pro  -rundir  "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis"   -part M1A3P1000  -package PQFP208  -grade STD    -maxfan 24 -globalthreshold 50 -opcond COMWC -block -report_path 4000 -RWCheckOnRam 0 -summaryfile "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\synlog\report\dclk_en_premap.xml"  -top_level_module  work.dclk_en  -oedif  "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\dclk_en.edn"  -conchk_prepass  "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\dclk_en_cck.rpt"   -freq 100.000   "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\synwork\dclk_en_mult.srs"  -flow prepass  -gcc_prepass  -osrd  "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\synwork\dclk_en_prem.srd"  -qsap  "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\dclk_en.sap"  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -ologparam  "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\syntmp\dclk_en.plg"  -osyn  "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\synwork\dclk_en_prem.srd"  -prjdir  "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\"  -prjname  dclk_en_syn  -log  "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\synlog\dclk_en_premap.srr" 
relcom:..\..\..\..\..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -mp 4 -prjfile "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\scratchproject.prs" -implementation synthesis -prodtype synplify_pro -encrypt -pro -rundir "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis" -part M1A3P1000 -package PQFP208 -grade STD -maxfan 24 -globalthreshold 50 -opcond COMWC -block -report_path 4000 -RWCheckOnRam 0 -summaryfile "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\synlog\report\dclk_en_premap.xml" -top_level_module work.dclk_en -oedif "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\dclk_en.edn" -conchk_prepass "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\dclk_en_cck.rpt" -freq 100.000 "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\synwork\dclk_en_mult.srs" -flow prepass -gcc_prepass -osrd "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\synwork\dclk_en_prem.srd" -qsap "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\dclk_en.sap" -devicelib ..\..\..\..\..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -ologparam "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\syntmp\dclk_en.plg" -osyn "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\synwork\dclk_en_prem.srd" -prjdir "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\" -prjname dclk_en_syn -log "C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\synlog\dclk_en_premap.srr"
rc:1 success:1 runtime:1
file:..\scratchproject.prs|io:o|time:1647698706|size:2334|exec:0|csum:
file:..\dclk_en.edn|io:o|time:0|size:0|exec:0|csum:
file:..\dclk_en_cck.rpt|io:o|time:1647698709|size:19873|exec:0|csum:
file:..\synwork\dclk_en_mult.srs|io:i|time:1647698708|size:1589|exec:0|csum:38AEAA739FD478ACC4F3BFA44702C657
file:..\synwork\dclk_en_prem.srd|io:o|time:1647698709|size:2179|exec:0|csum:
file:..\dclk_en.sap|io:o|time:1647698709|size:246|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1508993288|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:"C:\Users\Yash Umale\Documents\8th Sem\Final Year Project\Phase 2\Source Code\USB-SuperSpeed-Data-Acquisition\Phase 2\Technology Independent Coding Styles\Libero SoC projects\DFF_ClkEn\synthesis\syntmp\dclk_en.plg"|io:o|time:0|size:0|exec:0|csum:
file:..\synwork\dclk_en_prem.srd|io:o|time:1647698709|size:2179|exec:0|csum:
file:..\synlog\dclk_en_premap.srr|io:o|time:1647698709|size:3475|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509339672|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:..\..\..\..\..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509341086|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
