strict digraph "" {
	node [label="\N"];
	"158:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fdc90088ed0>",
		fillcolor=turquoise,
		label="158:BL
INTERNAL_I2C_REGISTER_TIMEOUT <= PWDATA[13:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdc90088c90>]",
		style=filled,
		typ=Block];
	"Leaf_141:AL"	 [def_var="['INTERNAL_I2C_REGISTER_TIMEOUT', 'INTERNAL_I2C_REGISTER_CONFIG']",
		label="Leaf_141:AL"];
	"158:BL" -> "Leaf_141:AL"	 [cond="[]",
		lineno=None];
	"157:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fdc90088f10>",
		fillcolor=springgreen,
		label="157:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"157:IF" -> "158:BL"	 [cond="['PADDR', 'PSELx', 'PWRITE', 'PREADY']",
		label="((PADDR == 32'd12) && (PSELx == 1'b1) && (PWRITE == 1'b1) && (PREADY == 1'b1))",
		lineno=157];
	"162:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fdc90088f90>",
		fillcolor=turquoise,
		label="162:BL
INTERNAL_I2C_REGISTER_CONFIG <= INTERNAL_I2C_REGISTER_CONFIG;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdc90088fd0>]",
		style=filled,
		typ=Block];
	"157:IF" -> "162:BL"	 [cond="['PADDR', 'PSELx', 'PWRITE', 'PREADY']",
		label="!(((PADDR == 32'd12) && (PSELx == 1'b1) && (PWRITE == 1'b1) && (PREADY == 1'b1)))",
		lineno=157];
	"141:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fdc90076550>",
		clk_sens=True,
		fillcolor=gold,
		label="141:AL",
		sens="['PCLK']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['PWDATA', 'PWRITE', 'PSELx', 'PREADY', 'PADDR', 'PRESETn', 'INTERNAL_I2C_REGISTER_CONFIG']"];
	"142:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fdc90076650>",
		fillcolor=turquoise,
		label="142:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"141:AL" -> "142:BL"	 [cond="[]",
		lineno=None];
	"154:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fdc90076750>",
		fillcolor=turquoise,
		label="154:BL
INTERNAL_I2C_REGISTER_CONFIG <= PWDATA[13:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdc90076790>]",
		style=filled,
		typ=Block];
	"154:BL" -> "Leaf_141:AL"	 [cond="[]",
		lineno=None];
	"144:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fdc90076690>",
		fillcolor=springgreen,
		label="144:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"150:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fdc900766d0>",
		fillcolor=turquoise,
		label="150:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"144:IF" -> "150:BL"	 [cond="['PRESETn']",
		label="!((!PRESETn))",
		lineno=144];
	"145:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fdc90076cd0>",
		fillcolor=turquoise,
		label="145:BL
INTERNAL_I2C_REGISTER_CONFIG <= 14'd0;
INTERNAL_I2C_REGISTER_TIMEOUT <= 14'd0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdc90076d10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fdc90076e50>]",
		style=filled,
		typ=Block];
	"144:IF" -> "145:BL"	 [cond="['PRESETn']",
		label="(!PRESETn)",
		lineno=144];
	"153:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fdc90076710>",
		fillcolor=springgreen,
		label="153:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"153:IF" -> "157:IF"	 [cond="['PADDR', 'PSELx', 'PWRITE', 'PREADY']",
		label="!(((PADDR == 32'd8) && (PSELx == 1'b1) && (PWRITE == 1'b1) && (PREADY == 1'b1)))",
		lineno=153];
	"153:IF" -> "154:BL"	 [cond="['PADDR', 'PSELx', 'PWRITE', 'PREADY']",
		label="((PADDR == 32'd8) && (PSELx == 1'b1) && (PWRITE == 1'b1) && (PREADY == 1'b1))",
		lineno=153];
	"142:BL" -> "144:IF"	 [cond="[]",
		lineno=None];
	"150:BL" -> "153:IF"	 [cond="[]",
		lineno=None];
	"145:BL" -> "Leaf_141:AL"	 [cond="[]",
		lineno=None];
	"162:BL" -> "Leaf_141:AL"	 [cond="[]",
		lineno=None];
}
