

<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
      
      <link rel="icon" href="">
    
    
      
        <title>15 VeeR EL2 Core Complex Port List - RISC-V VeeR EL2 Programmer's Reference Manual  documentation</title>
      
    
    
      
        
        
      
      

    
    
    
      
        
        
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
        <link rel="stylesheet" type="text/css" href="_static/sphinx_immaterial_theme.af531f03affe68837.min.css?v=2410bb73" />
        <link rel="stylesheet" type="text/css" href="_static/main.css" />
    <script>__md_scope=new URL(".",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
  </head>
  
  
    
    
      
    
    
    
    
    <body dir="ltr" data-md-color-scheme="slate" data-md-color-primary="teal" data-md-color-accent="white">
  
    
    
      <script>var palette=__md_get("__palette");if(palette&&"object"==typeof palette.color)for(var key of Object.keys(palette.color))document.body.setAttribute("data-md-color-"+key,palette.color[key])</script>
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

<header class="md-header" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href="index.html" title="RISC-V VeeR EL2 Programmer&#39;s Reference Manual  documentation" class="md-header__button md-logo" aria-label="RISC-V VeeR EL2 Programmer's Reference Manual  documentation" data-md-component="logo">
      <img src="_static/white.svg" alt="logo">
    </a>
    <label class="md-header__button md-icon" for="__drawer">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            RISC-V VeeR EL2 Programmer's Reference Manual  documentation
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              15 VeeR EL2 Core Complex Port List
            
          </span>
        </div>
      </div>
    </div>
    
      <form class="md-header__option" data-md-component="palette">
        
          
          
          <input class="md-option" data-md-color-media="" data-md-color-scheme="slate" data-md-color-primary="teal" data-md-color-accent="white"  aria-label="Switch to light mode"  type="radio" name="__palette" id="__palette_1">
          
            <label class="md-header__button md-icon" title="Switch to light mode" for="__palette_2" hidden>
              <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 7a5 5 0 0 1 5 5 5 5 0 0 1-5 5 5 5 0 0 1-5-5 5 5 0 0 1 5-5m0 2a3 3 0 0 0-3 3 3 3 0 0 0 3 3 3 3 0 0 0 3-3 3 3 0 0 0-3-3m0-7 2.39 3.42C13.65 5.15 12.84 5 12 5c-.84 0-1.65.15-2.39.42L12 2M3.34 7l4.16-.35A7.2 7.2 0 0 0 5.94 8.5c-.44.74-.69 1.5-.83 2.29L3.34 7m.02 10 1.76-3.77a7.131 7.131 0 0 0 2.38 4.14L3.36 17M20.65 7l-1.77 3.79a7.023 7.023 0 0 0-2.38-4.15l4.15.36m-.01 10-4.14.36c.59-.51 1.12-1.14 1.54-1.86.42-.73.69-1.5.83-2.29L20.64 17M12 22l-2.41-3.44c.74.27 1.55.44 2.41.44.82 0 1.63-.17 2.37-.44L12 22Z"/></svg>
            </label>
          
        
          
          
          <input class="md-option" data-md-color-media="" data-md-color-scheme="default" data-md-color-primary="teal" data-md-color-accent="deep-orange"  aria-label="Switch to dark mode"  type="radio" name="__palette" id="__palette_2">
          
            <label class="md-header__button md-icon" title="Switch to dark mode" for="__palette_1" hidden>
              <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="m17.75 4.09-2.53 1.94.91 3.06-2.63-1.81-2.63 1.81.91-3.06-2.53-1.94L12.44 4l1.06-3 1.06 3 3.19.09m3.5 6.91-1.64 1.25.59 1.98-1.7-1.17-1.7 1.17.59-1.98L15.75 11l2.06-.05L18.5 9l.69 1.95 2.06.05m-2.28 4.95c.83-.08 1.72 1.1 1.19 1.85-.32.45-.66.87-1.08 1.27C15.17 23 8.84 23 4.94 19.07c-3.91-3.9-3.91-10.24 0-14.14.4-.4.82-.76 1.27-1.08.75-.53 1.93.36 1.85 1.19-.27 2.86.69 5.83 2.89 8.02a9.96 9.96 0 0 0 8.02 2.89m-1.64 2.02a12.08 12.08 0 0 1-7.8-3.47c-2.17-2.19-3.33-5-3.49-7.82-2.81 3.14-2.7 7.96.31 10.98 3.02 3.01 7.84 3.12 10.98.31Z"/></svg>
            </label>
          
        
      </form>
    
    
    
    
      <label class="md-header__button md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg>
        </button>
      </nav>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
      
      
        
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    


  

<nav class="md-nav md-nav--primary md-nav--integrated" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="index.html" title="RISC-V VeeR EL2 Programmer&#39;s Reference Manual  documentation" class="md-nav__button md-logo" aria-label="RISC-V VeeR EL2 Programmer's Reference Manual  documentation" data-md-component="logo">
      <img src="_static/white.svg" alt="logo">
    </a>
    RISC-V VeeR EL2 Programmer's Reference Manual  documentation
  </label>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="0-intro.html" class="md-nav__link">
        <span class="md-ellipsis">RISC-<wbr>V Vee<wbr>R EL2 Programmer’s Reference Manual</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="1-overview.html" class="md-nav__link">
        <span class="md-ellipsis">1 Vee<wbr>R EL2 Core Overview</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="2-memory-map.html" class="md-nav__link">
        <span class="md-ellipsis">2 Memory Map</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="3-error-protection.html" class="md-nav__link">
        <span class="md-ellipsis">3 Memory Error Protection</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="4-timers.html" class="md-nav__link">
        <span class="md-ellipsis">4 Internal Timers</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="5-power.html" class="md-nav__link">
        <span class="md-ellipsis">5 Power Management and Multi-<wbr>Core Debug Control</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="6-interrupts.html" class="md-nav__link">
        <span class="md-ellipsis">6 External Interrupts</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="7-performance.html" class="md-nav__link">
        <span class="md-ellipsis">7 Performance Monitoring</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="8-cache.html" class="md-nav__link">
        <span class="md-ellipsis">8 Cache Control</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="9-debugging.html" class="md-nav__link">
        <span class="md-ellipsis">9 Vee<wbr>R EL2 Debug Support</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="10-core-control.html" class="md-nav__link">
        <span class="md-ellipsis">10 Low-<wbr>Level Core Control</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="11-adaptations.html" class="md-nav__link">
        <span class="md-ellipsis">11 Standard RISC-<wbr>V CSRs with Core-<wbr>Specific Adaptations</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="12-csrs.html" class="md-nav__link">
        <span class="md-ellipsis">12 CSR Address Map</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="13-interrupt-priority.html" class="md-nav__link">
        <span class="md-ellipsis">13 Interrupt Priorities</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="14-clocks.html" class="md-nav__link">
        <span class="md-ellipsis">14 Clock And Reset</span>
      </a>
    </li>
  

    
      
      
      

  
  
    
  
    
  
  
    <li class="md-nav__item md-nav__item--active">
      
      
      <input class="md-nav__toggle md-toggle" data-md-toggle="toc" type="checkbox" id="__toc">
      
      <a href="#" class="md-nav__link md-nav__link--active">
        <span class="md-ellipsis">15 Vee<wbr>R EL2 Core Complex Port List</span>
      </a>
      
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="16-build-args.html" class="md-nav__link">
        <span class="md-ellipsis">16 Vee<wbr>R EL2 Core Build Arguments</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="17-tests.html" class="md-nav__link">
        <span class="md-ellipsis">17 Vee<wbr>R EL2 Compliance Test Suite Failures</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="18-errata.html" class="md-nav__link">
        <span class="md-ellipsis">18 Vee<wbr>R EL2 Errata</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="19-physical-memory-protection.html" class="md-nav__link">
        <span class="md-ellipsis">19 Physical Memory Protection</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="20-user-mode.html" class="md-nav__link">
        <span class="md-ellipsis">20 User Mode</span>
      </a>
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset" role="main">
                  


<h1 id="veer-el2-core-complex-port-list">15 VeeR EL2 Core Complex Port List<a class="headerlink" href="#veer-el2-core-complex-port-list" title="Link to this heading">¶</a></h1>
<p>Table 15-1 lists the core complex signals.
Not all signals are present in a given instantiation.
For example, a core complex can only have one bus interface type (AXI4 or AHB-Lite).
Signals which are asynchronous to the core complex clock (clk) are marked with “(async)” in the ‘Description’ column.</p>
<table class="docutils data align-default">
<caption><span class="caption-text">Table 15-1 Core Complex Signals</span><a class="headerlink" href="#id1" title="Link to this table">¶</a></caption>
<colgroup>
<col style="width: 61%" />
<col style="width: 5%" />
<col style="width: 33%" />
</colgroup>
<thead>
<tr>
<th>Signal</th>
<th>Dir</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td colspan='3' style="text-align:center;"><b>Clock and Clock Enables</b></td>
</tr>
<tr>
<td>clk</td>
<td>in</td>
<td>Core complex clock</td>
</tr>
<tr>
<td>ifu_bus_clk_en</td>
<td>in</td>
<td>IFU master system bus clock enable</td>
</tr>
<tr>
<td>lsu_bus_clk_en</td>
<td>in</td>
<td>LSU master system bus clock enable</td>
</tr>
<tr>
<td>dbg_bus_clk_en</td>
<td>in</td>
<td>Debug master system bus clock enable</td>
</tr>
<tr>
<td>dma_bus_clk_en</td>
<td>in</td>
<td>DMA slave system bus clock enable</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Reset</b></td>
</tr>
<tr>
<td>rst_l</td>
<td>in</td>
<td>Core complex reset (excl. Debug Module)</td>
</tr>
<tr>
<td>rst_vec[31:1]</td>
<td>in</td>
<td>Core reset vector</td>
</tr>
<tr>
<td>dbg_rst_l</td>
<td>in</td>
<td>Debug Module reset (incl. JTAG synchronizers)</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Interrupts</b></td>
</tr>
<tr>
<td>nmi_int</td>
<td>in</td>
<td>Non-Maskable Interrupt (async)</td>
</tr>
<tr>
<td>nmi_vec[31:1]</td>
<td>in</td>
<td>Non-Maskable Interrupt vector</td>
</tr>
<tr>
<td>soft_int</td>
<td>in</td>
<td>Standard RISC-V software interrupt (async)</td>
</tr>
<tr>
<td>timer_int</td>
<td>in</td>
<td>Standard RISC-V timer interrupt (async)</td>
</tr>
<tr>
<td>extintsrc_req[pt.PIC_TOTAL_INT:1]</td>
<td>in</td>
<td>External interrupts (async)</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Core ID</b></td>
</tr>
<tr>
<td>core_id[31:4]</td>
<td>in</td>
<td>Core ID (mapped to mhartid[31:4])</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>System Bus Interfaces</b></td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>AXI4</b></td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Instruction Fetch Unit Master AXI445</b></td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Write address channel signals</b></td>
</tr>
<tr>
<td>
ifu_axi_awvalid</td>
<td>out</td>
<td>Write address valid (hardwired to 0)</td>
</tr>
<tr>
<td>ifu_axi_awready</td>
<td>in</td>
<td>Write address ready</td>
</tr>
<tr>
<td>ifu_axi_awid[pt.IFU_BUS_TAG-1:0]</td>
<td>out</td>
<td>Write address ID</td>
</tr>
<tr>
<td>ifu_axi_awaddr[31:0]</td>
<td>out</td>
<td>Write address</td>
</tr>
<tr>
<td>ifu_axi_awlen[7:0]</td>
<td>out</td>
<td>Burst length</td>
</tr>
<tr>
<td>ifu_axi_awsize[2:0]</td>
<td>out</td>
<td>Burst size</td>
</tr>
<tr>
<td>ifu_axi_awburst[1:0]</td>
<td>out</td>
<td>Burst type</td>
</tr>
<tr>
<td>ifu_axi_awlock</td>
<td>out</td>
<td>Lock type</td>
</tr>
<tr>
<td>ifu_axi_awcache[3:0]</td>
<td>out</td>
<td>Memory type</td>
</tr>
<tr>
<td>ifu_axi_awprot[2:0]</td>
<td>out</td>
<td>Protection type</td>
</tr>
<tr>
<td>ifu_axi_awqos[3:0]</td>
<td>out</td>
<td>Quality of Service (QoS)</td>
</tr>
<tr>
<td>ifu_axi_awregion[3:0]</td>
<td>out</td>
<td>Region identifier</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Write data channel signals</b></td>
</tr>
<tr>
<td> ifu_axi_wvalid</td>
<td>out</td>
<td>Write valid (hardwired to 0)</td>
</tr>
<tr>
<td>ifu_axi_wready</td>
<td>in</td>
<td>Write ready</td>
</tr>
<tr>
<td>ifu_axi_wdata[63:0]</td>
<td>out</td>
<td>Write data</td>
</tr>
<tr>
<td>ifu_axi_wstrb[7:0]</td>
<td>out</td>
<td>Write strobes</td>
</tr>
<tr>
<td>ifu_axi_wlast</td>
<td>out</td>
<td>Write last</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Write response channel signals</b></td>
</tr>
<tr>
<td> ifu_axi_bvalid</td>
<td>in</td>
<td>Write response valid</td>
</tr>
<tr>
<td>ifu_axi_bready</td>
<td>out</td>
<td>Write response ready (hardwired to 0)</td>
</tr>
<tr>
<td>ifu_axi_bid[pt.IFU_BUS_TAG-1:0]</td>
<td>in</td>
<td>Response ID tag</td>
</tr>
<tr>
<td>ifu_axi_bresp[1:0]</td>
<td>in</td>
<td>Write response</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Read address channel signals </b></td>
</tr>
<tr>
<td>ifu_axi_arvalid</td>
<td>out</td>
<td>Read address valid</td>
</tr>
<tr>
<td>ifu_axi_arready</td>
<td>in</td>
<td>Read address ready</td>
</tr>
<tr>
<td>ifu_axi_arid[pt.IFU_BUS_TAG-1:0]</td>
<td>out</td>
<td>Read address ID</td>
</tr>
<tr>
<td>ifu_axi_araddr[31:0]</td>
<td>out</td>
<td>Read address</td>
</tr>
<tr>
<td>ifu_axi_arlen[7:0]</td>
<td>out</td>
<td>Burst length (hardwired to 0b0000_0000)</td>
</tr>
<tr>
<td>ifu_axi_arsize[2:0]</td>
<td>out</td>
<td>Burst size (hardwired to 0b011)</td>
</tr>
<tr>
<td>ifu_axi_arburst[1:0]</td>
<td>out</td>
<td>Burst type (hardwired to 0b01)</td>
</tr>
<tr>
<td>ifu_axi_arlock</td>
<td>out</td>
<td>Lock type (hardwired to 0)</td>
</tr>
<tr>
<td>ifu_axi_arcache[3:0]</td>
<td>out</td>
<td>Memory type (hardwired to 0b1111)</td>
</tr>
<tr>
<td>ifu_axi_arprot[2:0]</td>
<td>out</td>
<td>Protection type (hardwired to 0b100)</td>
</tr>
<tr>
<td>ifu_axi_arqos[3:0]</td>
<td>out</td>
<td>Quality of Service (QoS) (hardwired to 0b0000)</td>
</tr>
<tr>
<td>ifu_axi_arregion[3:0]</td>
<td>out</td>
<td>Region identifier</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Read data channel signals </b></td>
</tr>
<tr>
<td>ifu_axi_rvalid</td>
<td>in</td>
<td>Read valid</td>
</tr>
<tr>
<td>ifu_axi_rready</td>
<td>out</td>
<td>Read ready</td>
</tr>
<tr>
<td>ifu_axi_rid[pt.IFU_BUS_TAG-1:0]</td>
<td>in</td>
<td>Read ID tag</td>
</tr>
<tr>
<td>ifu_axi_rdata[63:0]</td>
<td>in</td>
<td>Read data</td>
</tr>
<tr>
<td>ifu_axi_rresp[1:0]</td>
<td>in</td>
<td>Read response</td>
</tr>
<tr>
<td>ifu_axi_rlast</td>
<td>in</td>
<td>Read last</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Load/Store Unit Master AXI4</b></td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Write address channel signals </b></td>
</tr>
<tr>
<td>lsu_axi_awvalid</td>
<td>out</td>
<td>Write address valid</td>
</tr>
<tr>
<td>lsu_axi_awready</td>
<td>in</td>
<td>Write address ready</td>
</tr>
<tr>
<td>lsu_axi_awid[pt.LSU_BUS_TAG-1:0]</td>
<td>out</td>
<td>Write address ID</td>
</tr>
<tr>
<td>lsu_axi_awaddr[31:0]</td>
<td>out</td>
<td>Write address</td>
</tr>
<tr>
<td>lsu_axi_awlen[7:0]</td>
<td>out</td>
<td>Burst length (hardwired to 0b0000_0000)</td>
</tr>
<tr>
<td>lsu_axi_awsize[2:0]</td>
<td>out</td>
<td>Burst size</td>
</tr>
<tr>
<td>lsu_axi_awburst[1:0]</td>
<td>out</td>
<td>Burst type (hardwired to 0b01)</td>
</tr>
<tr>
<td>lsu_axi_awlock</td>
<td>out</td>
<td>Lock type (hardwired to 0)</td>
</tr>
<tr>
<td>lsu_axi_awcache[3:0]</td>
<td>out</td>
<td>Memory type</td>
</tr>
<tr>
<td>lsu_axi_awprot[2:0]</td>
<td>out</td>
<td>Protection type (hardwired to 0b000)</td>
</tr>
<tr>
<td>lsu_axi_awqos[3:0]</td>
<td>out</td>
<td>Quality of Service (QoS) (hardwired to 0b0000)</td>
</tr>
<tr>
<td>lsu_axi_awregion[3:0]</td>
<td>out</td>
<td>Region identifier</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Write data channel signals </b></td>
</tr>
<tr>
<td>lsu_axi_wvalid</td>
<td>out</td>
<td>Write valid</td>
</tr>
<tr>
<td>lsu_axi_wready</td>
<td>in</td>
<td>Write ready</td>
</tr>
<tr>
<td>lsu_axi_wdata[63:0]</td>
<td>out</td>
<td>Write data</td>
</tr>
<tr>
<td>lsu_axi_wstrb[7:0]</td>
<td>out</td>
<td>Write strobes</td>
</tr>
<tr>
<td>lsu_axi_wlast</td>
<td>out</td>
<td>Write last</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Write response channel signals </b></td>
</tr>
<tr>
<td>lsu_axi_bvalid</td>
<td>in</td>
<td>Write response valid</td>
</tr>
<tr>
<td>lsu_axi_bready</td>
<td>out</td>
<td>Write response ready</td>
</tr>
<tr>
<td>lsu_axi_bid[pt.LSU_BUS_TAG-1:0]</td>
<td>in</td>
<td>Response ID tag</td>
</tr>
<tr>
<td>lsu_axi_bresp[1:0]</td>
<td>in</td>
<td>Write response</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Read address channel signals </b></td>
</tr>
<tr>
<td>lsu_axi_arvalid</td>
<td>out</td>
<td>Read address valid</td>
</tr>
<tr>
<td>lsu_axi_arready</td>
<td>in</td>
<td>Read address ready</td>
</tr>
<tr>
<td>lsu_axi_arid[pt.LSU_BUS_TAG-1:0]</td>
<td>out</td>
<td>Read address ID</td>
</tr>
<tr>
<td>lsu_axi_araddr[31:0]</td>
<td>out</td>
<td>Read address</td>
</tr>
<tr>
<td>lsu_axi_arlen[7:0]</td>
<td>out</td>
<td>Burst length (hardwired to 0b0000_0000)</td>
</tr>
<tr>
<td>lsu_axi_arsize[2:0]</td>
<td>out</td>
<td>Burst size</td>
</tr>
<tr>
<td>lsu_axi_arburst[1:0]</td>
<td>out</td>
<td>Burst type (hardwired to 0b01)</td>
</tr>
<tr>
<td>lsu_axi_arlock</td>
<td>out</td>
<td>Lock type (hardwired to 0)</td>
</tr>
<tr>
<td>lsu_axi_arcache[3:0]</td>
<td>out</td>
<td>Memory type</td>
</tr>
<tr>
<td>lsu_axi_arprot[2:0]</td>
<td>out</td>
<td>Protection type (hardwired to 0b000)</td>
</tr>
<tr>
<td>lsu_axi_arqos[3:0]</td>
<td>out</td>
<td>Quality of Service (QoS) (hardwired to 0b0000)</td>
</tr>
<tr>
<td>lsu_axi_arregion[3:0]</td>
<td>out</td>
<td>Region identifier</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Read data channel signals </b></td>
</tr>
<tr>
<td>lsu_axi_rvalid</td>
<td>in</td>
<td>Read valid</td>
</tr>
<tr>
<td>lsu_axi_rready</td>
<td>out</td>
<td>Read ready</td>
</tr>
<tr>
<td>lsu_axi_rid[pt.LSU_BUS_TAG-1:0]</td>
<td>in</td>
<td>Read ID tag</td>
</tr>
<tr>
<td>lsu_axi_rdata[63:0]</td>
<td>in</td>
<td>Read data</td>
</tr>
<tr>
<td>lsu_axi_rresp[1:0]</td>
<td>in</td>
<td>Read response</td>
</tr>
<tr>
<td>lsu_axi_rlast</td>
<td>in</td>
<td>Read last</td>
</tr>
<tr>
<th colspan='3'>
System Bus (Debug) Master AXI4
</th>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b> Write address channel signals</b></td>
</tr>
<tr>
<td>
sb_axi_awvalid</td>
<td>out</td>
<td>Write address valid</td>
</tr>
<tr>
<td>sb_axi_awready</td>
<td>in</td>
<td>Write address ready</td>
</tr>
<tr>
<td>sb_axi_awid[pt.SB_BUS_TAG-1:0]</td>
<td>out</td>
<td>Write address ID (hardwired to 0)</td>
</tr>
<tr>
<td>sb_axi_awaddr[31:0]</td>
<td>out</td>
<td>Write address</td>
</tr>
<tr>
<td>sb_axi_awlen[7:0]</td>
<td>out</td>
<td>Burst length (hardwired to 0b0000_0000)</td>
</tr>
<tr>
<td>sb_axi_awsize[2:0]</td>
<td>out</td>
<td>Burst size</td>
</tr>
<tr>
<td>sb_axi_awburst[1:0]</td>
<td>out</td>
<td>Burst type (hardwired to 0b01)</td>
</tr>
<tr>
<td>sb_axi_awlock</td>
<td>out</td>
<td>Lock type (hardwired to 0)</td>
</tr>
<tr>
<td>sb_axi_awcache[3:0]</td>
<td>out</td>
<td>Memory type (hardwired to 0b1111)</td>
</tr>
<tr>
<td>sb_axi_awprot[2:0]</td>
<td>out</td>
<td>Protection type (hardwired to 0b000)</td>
</tr>
<tr>
<td>sb_axi_awqos[3:0]</td>
<td>out</td>
<td>Quality of Service (QoS) (hardwired to 0b0000)</td>
</tr>
<tr>
<td>sb_axi_awregion[3:0]</td>
<td>out</td>
<td>Region identifier</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b> Write data channel signals</b></td>
</tr>
<tr>
<td>sb_axi_wvalid</td>
<td>out</td>
<td>Write valid</td>
</tr>
<tr>
<td>sb_axi_wready</td>
<td>in</td>
<td>Write ready</td>
</tr>
<tr>
<td>sb_axi_wdata[63:0]</td>
<td>out</td>
<td>Write data</td>
</tr>
<tr>
<td>sb_axi_wstrb[7:0]</td>
<td>out</td>
<td>Write strobes</td>
</tr>
<tr>
<td>sb_axi_wlast</td>
<td>out</td>
<td>Write last</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Write response channel signals </b></td>
</tr>
<tr>
<td>sb_axi_bvalid</td>
<td>in</td>
<td>Write response valid</td>
</tr>
<tr>
<td>sb_axi_bready</td>
<td>out</td>
<td>Write response ready</td>
</tr>
<tr>
<td>sb_axi_bid[pt.SB_BUS_TAG-1:0]</td>
<td>in</td>
<td>Response ID tag</td>
</tr>
<tr>
<td>sb_axi_bresp[1:0]</td>
<td>in</td>
<td>Write response</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Read address channel signals </b></td>
</tr>
<tr>
<td>sb_axi_arvalid</td>
<td>out</td>
<td>Read address valid</td>
</tr>
<tr>
<td>sb_axi_arready</td>
<td>in</td>
<td>Read address ready</td>
</tr>
<tr>
<td>sb_axi_arid[pt.SB_BUS_TAG-1:0]</td>
<td>out</td>
<td>Read address ID (hardwired to 0)</td>
</tr>
<tr>
<td>sb_axi_araddr[31:0]</td>
<td>out</td>
<td>Read address</td>
</tr>
<tr>
<td>sb_axi_arlen[7:0]</td>
<td>out</td>
<td>Burst length (hardwired to 0b0000_0000)</td>
</tr>
<tr>
<td>sb_axi_arsize[2:0]</td>
<td>out</td>
<td>Burst size</td>
</tr>
<tr>
<td>sb_axi_arburst[1:0]</td>
<td>out</td>
<td>Burst type (hardwired to 0b01)</td>
</tr>
<tr>
<td>sb_axi_arlock</td>
<td>out</td>
<td>Lock type (hardwired to 0)</td>
</tr>
<tr>
<td>sb_axi_arcache[3:0]</td>
<td>out</td>
<td>Memory type (hardwired to 0b0000)</td>
</tr>
<tr>
<td>sb_axi_arprot[2:0]</td>
<td>out</td>
<td>Protection type (hardwired to 0b000)</td>
</tr>
<tr>
<td>sb_axi_arqos[3:0]</td>
<td>out</td>
<td>Quality of Service (QoS) (hardwired to 0b0000)</td>
</tr>
<tr>
<td>sb_axi_arregion[3:0]</td>
<td>out</td>
<td>Region identifier</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Read data channel signals </b></td>
</tr>
<tr>
<td>sb_axi_rvalid</td>
<td>in</td>
<td>Read valid</td>
</tr>
<tr>
<td>sb_axi_rready</td>
<td>out</td>
<td>Read ready</td>
</tr>
<tr>
<td>sb_axi_rid[pt.SB_BUS_TAG-1:0]</td>
<td>in</td>
<td>Read ID tag</td>
</tr>
<tr>
<td>sb_axi_rdata[63:0]</td>
<td>in</td>
<td>Read data</td>
</tr>
<tr>
<td>sb_axi_rresp[1:0]</td>
<td>in</td>
<td>Read response</td>
</tr>
<tr>
<td>sb_axi_rlast</td>
<td>in</td>
<td>Read last</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>DMA Slave AXI4 </b></td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Write address channel signals </b></td>
</tr>
<tr>
<td>dma_axi_awvalid</td>
<td>in</td>
<td>Write address valid</td>
</tr>
<tr>
<td>dma_axi_awready</td>
<td>out</td>
<td>Write address ready</td>
</tr>
<tr>
<td>dma_axi_awid[pt.DMA_BUS_TAG-1:0]</td>
<td>in</td>
<td>Write address ID</td>
</tr>
<tr>
<td>dma_axi_awaddr[31:0]</td>
<td>in</td>
<td>Write address</td>
</tr>
<tr>
<td>dma_axi_awlen[7:0]</td>
<td>in</td>
<td>Burst length</td>
</tr>
<tr>
<td>dma_axi_awsize[2:0]</td>
<td>in</td>
<td>Burst size</td>
</tr>
<tr>
<td>dma_axi_awburst[1:0]</td>
<td>in</td>
<td>Burst type</td>
</tr>
<tr>
<td>dma_axi_awprot[2:0]</td>
<td>in</td>
<td>Protection type</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Write data channel signals </b></td>
</tr>
<tr>
<td>dma_axi_wvalid</td>
<td>in</td>
<td>Write valid</td>
</tr>
<tr>
<td>dma_axi_wready</td>
<td>out</td>
<td>Write ready</td>
</tr>
<tr>
<td>dma_axi_wdata[63:0]</td>
<td>in</td>
<td>Write data</td>
</tr>
<tr>
<td>dma_axi_wstrb[7:0]</td>
<td>in</td>
<td>Write strobes</td>
</tr>
<tr>
<td>dma_axi_wlast</td>
<td>in</td>
<td>Write last</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Write response channel signals </b></td>
</tr>
<tr>
<td>dma_axi_bvalid</td>
<td>out</td>
<td>Write response valid</td>
</tr>
<tr>
<td>dma_axi_bready</td>
<td>in</td>
<td>Write response ready</td>
</tr>
<tr>
<td>dma_axi_bid[pt.DMA_BUS_TAG-1:0]</td>
<td>out</td>
<td>Response ID tag</td>
</tr>
<tr>
<td>dma_axi_bresp[1:0]</td>
<td>out</td>
<td>Write response</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Read address channel signals </b></td>
</tr>
<tr>
<td>dma_axi_arvalid</td>
<td>in</td>
<td>Read address valid</td>
</tr>
<tr>
<td>dma_axi_arready</td>
<td>out</td>
<td>Read address ready</td>
</tr>
<tr>
<td>dma_axi_arid[pt.DMA_BUS_TAG-1:0]</td>
<td>in</td>
<td>Read address ID</td>
</tr>
<tr>
<td>dma_axi_araddr[31:0]</td>
<td>in</td>
<td>Read address</td>
</tr>
<tr>
<td>dma_axi_arlen[7:0]</td>
<td>in</td>
<td>Burst length</td>
</tr>
<tr>
<td>dma_axi_arsize[2:0]</td>
<td>in</td>
<td>Burst size</td>
</tr>
<tr>
<td>dma_axi_arburst[1:0]</td>
<td>in</td>
<td>Burst type</td>
</tr>
<tr>
<td>dma_axi_arprot[2:0]</td>
<td>in</td>
<td>Protection type</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Read data channel signals </b></td>
</tr>
<tr>
<td>dma_axi_rvalid</td>
<td>out</td>
<td>Read valid</td>
</tr>
<tr>
<td>dma_axi_rready</td>
<td>in</td>
<td>Read ready</td>
</tr>
<tr>
<td>dma_axi_rid[pt.DMA_BUS_TAG-1:0]</td>
<td>out</td>
<td>Read ID tag</td>
</tr>
<tr>
<td>dma_axi_rdata[63:0]</td>
<td>out</td>
<td>Read data</td>
</tr>
<tr>
<td>dma_axi_rresp[1:0]</td>
<td>out</td>
<td>Read response</td>
</tr>
<tr>
<td>dma_axi_rlast</td>
<td>out</td>
<td>Read last</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>AHB-Lite</b></td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Instruction Fetch Unit Master AHB-Lite </b></td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Master signals</b></td>
</tr>
<tr>
<td>
haddr[31:0]</td>
<td>out</td>
<td>System address</td>
</tr>
<tr>
<td>hburst[2:0]</td>
<td>out</td>
<td>Burst type (hardwired to 0b000)</td>
</tr>
<tr>
<td>hmastlock</td>
<td>out</td>
<td>Locked transfer (hardwired to 0)</td>
</tr>
<tr>
<td>hprot[3:0]</td>
<td>out</td>
<td>Protection control</td>
</tr>
<tr>
<td>hsize[2:0]</td>
<td>out</td>
<td>Transfer size</td>
</tr>
<tr>
<td>htrans[1:0]</td>
<td>out</td>
<td>Transfer type</td>
</tr>
<tr>
<td>hwrite</td>
<td>out</td>
<td>Write transfer</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>slave signals </b></td>
</tr>
<tr>
<td>hrdata[63:0]</td>
<td>in</td>
<td>Read data</td>
</tr>
<tr>
<td>hready</td>
<td>in</td>
<td>Transfer finished</td>
</tr>
<tr>
<td>hresp</td>
<td>in</td>
<td>Slave transfer response</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Load/Store Unit Master AHB-Lite </b></td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Master signals </b></td>
</tr>
<tr>
<td>lsu_haddr[31:0]</td>
<td>out</td>
<td>System address</td>
</tr>
<tr>
<td>lsu_hburst[2:0]</td>
<td>out</td>
<td>Burst type (hardwired to 0b000)</td>
</tr>
<tr>
<td>lsu_hmastlock</td>
<td>out</td>
<td>Locked transfer (hardwired to 0)</td>
</tr>
<tr>
<td>lsu_hprot[3:0]</td>
<td>out</td>
<td>Protection control</td>
</tr>
<tr>
<td>lsu_hsize[2:0]</td>
<td>out</td>
<td>Transfer size</td>
</tr>
<tr>
<td>lsu_htrans[1:0]</td>
<td>out</td>
<td>Transfer type</td>
</tr>
<tr>
<td>lsu_hwdata[63:0]</td>
<td>out</td>
<td>Write data</td>
</tr>
<tr>
<td>lsu_hwrite</td>
<td>out</td>
<td>Write transfer</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Slave signals  </b></td>
</tr>
<tr>
<td>lsu_hrdata[63:0]</td>
<td>in</td>
<td>Read data</td>
</tr>
<tr>
<td>lsu_hready</td>
<td>in</td>
<td>Transfer finished</td>
</tr>
<tr>
<td>lsu_hresp</td>
<td>in</td>
<td>Slave transfer response</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>System Bus (Debug) Master AHB-Lite </b></td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Master signals</b></td>
</tr>
<tr>
<td>
sb_haddr[31:0]</td>
<td>out</td>
<td>System address</td>
</tr>
<tr>
<td>sb_hburst[2:0]</td>
<td>out</td>
<td>Burst type (hardwired to 0b000)</td>
</tr>
<tr>
<td>sb_hmastlock</td>
<td>out</td>
<td>Locked transfer (hardwired to 0)</td>
</tr>
<tr>
<td>sb_hprot[3:0]</td>
<td>out</td>
<td>Protection control</td>
</tr>
<tr>
<td>sb_hsize[2:0]</td>
<td>out</td>
<td>Transfer size</td>
</tr>
<tr>
<td>sb_htrans[1:0]</td>
<td>out</td>
<td>Transfer type</td>
</tr>
<tr>
<td>sb_hwdata[63:0]</td>
<td>out</td>
<td>Write data</td>
</tr>
<tr>
<td>sb_hwrite</td>
<td>out</td>
<td>Write transfer</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Slave signals </b></td>
</tr>
<tr>
<td>sb_hrdata[63:0]</td>
<td>in</td>
<td>Read data</td>
</tr>
<tr>
<td>sb_hready</td>
<td>in</td>
<td>Transfer finished</td>
</tr>
<tr>
<td>sb_hresp</td>
<td>in</td>
<td>Slave transfer response</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>DMA Slave AHB-Lite  </b></td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Slave signals </b></td>
</tr>
<tr>
<td>dma_haddr[31:0]</td>
<td>in</td>
<td>System address</td>
</tr>
<tr>
<td>dma_hburst[2:0]</td>
<td>in</td>
<td>Burst type</td>
</tr>
<tr>
<td>dma_hmastlock</td>
<td>in</td>
<td>Locked transfer</td>
</tr>
<tr>
<td>dma_hprot[3:0]</td>
<td>in</td>
<td>Protection control</td>
</tr>
<tr>
<td>dma_hsize[2:0]</td>
<td>in</td>
<td>Transfer size</td>
</tr>
<tr>
<td>dma_htrans[1:0]</td>
<td>in</td>
<td>Transfer type</td>
</tr>
<tr>
<td>dma_hwdata[63:0]</td>
<td>in</td>
<td>Write data</td>
</tr>
<tr>
<td>dma_hwrite</td>
<td>in</td>
<td>Write transfer</td>
</tr>
<tr>
<td>dma_hsel</td>
<td>in</td>
<td>Slave select</td>
</tr>
<tr>
<td>dma_hreadyin</td>
<td>in</td>
<td>Transfer finished in</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Master signals </b></td>
</tr>
<tr>
<td>dma_hrdata[63:0]</td>
<td>out</td>
<td>Read data</td>
</tr>
<tr>
<td>dma_hreadyout</td>
<td>out</td>
<td>Transfer finished</td>
</tr>
<tr>
<td>dma_hresp</td>
<td>out</td>
<td>Slave transfer response</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Power Management Unit (PMU) Interface</b></td>
</tr>
<tr>
<td>i_cpu_halt_req</td>
<td>in</td>
<td>PMU halt request to core (async)</td>
</tr>
<tr>
<td>o_cpu_halt_ack</td>
<td>out</td>
<td>Core acknowledgement for PMU halt request</td>
</tr>
<tr>
<td>o_cpu_halt_status</td>
<td>out</td>
<td>Core halted indication</td>
</tr>
<tr>
<td>i_cpu_run_req</td>
<td>in</td>
<td>PMU run request to core (async)</td>
</tr>
<tr>
<td>o_cpu_run_ack</td>
<td>out</td>
<td>Core acknowledgement for PMU run request</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Multi-Processor Controller (MPC) Debug Interface</b></td>
</tr>
<tr>
<td>mpc_debug_halt_req</td>
<td>in</td>
<td>MPC debug halt request to core (async)</td>
</tr>
<tr>
<td>mpc_debug_halt_ack</td>
<td>out</td>
<td>Core acknowledgement for MPC debug halt request</td>
</tr>
<tr>
<td>mpc_debug_run_req</td>
<td>in</td>
<td>MPC debug run request to core (async)</td>
</tr>
<tr>
<td>mpc_debug_run_ack</td>
<td>out</td>
<td>Core acknowledgement for MPC debug run request</td>
</tr>
<tr>
<td>mpc_reset_run_req</td>
<td>in</td>
<td>Core start state control out of reset</td>
</tr>
<tr>
<td>o_debug_mode_status</td>
<td>out</td>
<td>Core in Debug Mode indication</td>
</tr>
<tr>
<td>debug_brkpt_status</td>
<td>out</td>
<td>Hardware/software breakpoint indication</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Performance Counter Activity</b></td>
</tr>
<tr>
<td>dec_tlu_perfcnt0</td>
<td>out</td>
<td>Performance counter 0 incrementing</td>
</tr>
<tr>
<td>dec_tlu_perfcnt1</td>
<td>out</td>
<td>Performance counter 1 incrementing</td>
</tr>
<tr>
<td>dec_tlu_perfcnt2</td>
<td>out</td>
<td>Performance counter 2 incrementing</td>
</tr>
<tr>
<td>dec_tlu_perfcnt3</td>
<td>out</td>
<td>Performance counter 3 incrementing</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Trace Port [46]</b></td>
</tr>
<tr>
<td>trace_rv_i_insn_ip[31:0]</td>
<td>out</td>
<td>Instruction opcode</td>
</tr>
<tr>
<td>trace_rv_i_address_ip[31:0]</td>
<td>out</td>
<td>Instruction address</td>
</tr>
<tr>
<td>trace_rv_i_valid_ip</td>
<td>out</td>
<td>Instruction trace valid</td>
</tr>
<tr>
<td>trace_rv_i_exception_ip</td>
<td>out</td>
<td>Exception</td>
</tr>
<tr>
<td>trace_rv_i_ecause_ip[4:0]</td>
<td>out</td>
<td>Exception cause</td>
</tr>
<tr>
<td>trace_rv_i_interrupt_ip</td>
<td>out</td>
<td>Interrupt exception</td>
</tr>
<tr>
<td>trace_rv_i_tval_ip[31:0]</td>
<td>out</td>
<td>Exception trap value</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Debug JTAG Port</b></td>
</tr>
<tr>
<td>jtag_tck</td>
<td>in</td>
<td>JTAG Test Clock (async)</td>
</tr>
<tr>
<td>jtag_tms</td>
<td>in</td>
<td>JTAG Test Mode Select (async, sync to jtag_tck)</td>
</tr>
<tr>
<td>jtag_tdi</td>
<td>in</td>
<td>JTAG Test Data In (async, sync to jtag_tck)</td>
</tr>
<tr>
<td>jtag_trst_n</td>
<td>in</td>
<td>JTAG Test Reset (async)</td>
</tr>
<tr>
<td>jtag_tdo</td>
<td>out</td>
<td>JTAG Test Data Out (async, sync to jtag_tck)</td>
</tr>
<tr>
<td>jtag_id[31:1]</td>
<td>in</td>
<td>JTAG IDCODE register value (bit 0 tied internally to 1)</td>
</tr>
<tr>
<td colspan='3' style="text-align:center;"><b>Testing</b></td>
</tr>
<tr>
<td>scan_mode</td>
<td>in</td>
<td>May be used to enable logic scan test, if implemented (must be ‘0’
for normal core operation)</td>
</tr>
<tr>
<td>mbist_mode</td>
<td>in</td>
<td>May be used to enable MBIST for core-internal memories, if
implemented (should be tied to ‘0’ if not used)</td>
</tr>
</tbody>
</table>
<p>45 The IFU issues only read, but no write transactions.
However, the IFU write address, data, and response channels are present, but the valid/ready signals are tied off to disable those channels.</p>
<p>46 The core provides trace information for a maximum of one instruction and one interrupt/exception per clock cycle.
Note that the only information provided for interrupts/exceptions is the cause, the interrupt/exception flag, and the trap value.
The core’s trace port busses are minimally sized, but wide enough to deliver all trace information the core may produce in one clock cycle.
Not provided signals for the upper bits of the interface related to the interrupt slot might have to be tied off in the SoC.</p>


  <hr>
<div class="md-source-file">
  <small>
    
      Last update:
      2024-07-23
    
  </small>
</div>





                
              </article>
            </div>
          
          
        </div>
        
      </main>
      
        <footer class="md-footer">
  
    
    <nav class="md-footer__inner md-grid" aria-label="Footer" >
      
        
        <a href="14-clocks.html" class="md-footer__link md-footer__link--prev" aria-label="Previous: 14 Clock And Reset" rel="prev">
          <div class="md-footer__button md-icon">
            <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
          </div>
          <div class="md-footer__title">
            <div class="md-ellipsis">
              <span class="md-footer__direction">
                Previous
              </span>
              14 Clock And Reset
            </div>
          </div>
        </a>
      
      
        
        <a href="16-build-args.html" class="md-footer__link md-footer__link--next" aria-label="Next: 16 VeeR EL2 Core Build Arguments" rel="next">
          <div class="md-footer__title">
            <div class="md-ellipsis">
              <span class="md-footer__direction">
                Next
              </span>
              16 VeeR EL2 Core Build Arguments
            </div>
          </div>
          <div class="md-footer__button md-icon">
            <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M4 11v2h12l-5.5 5.5 1.42 1.42L19.84 12l-7.92-7.92L10.5 5.5 16 11H4Z"/></svg>
          </div>
        </a>
      
    </nav>
  
  
  
  <div class="md-footer-meta md-typeset">
    
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
    <div class="md-footer-copyright__highlight">
        Copyright &#169; 2024 CHIPS Alliance The Linux Foundation®.
        
    </div>
  
  
</div>
      
        <div class="md-social">
  
    
    
      
      
    
    <a href="https://github.com/antmicro" target="_blank" rel="noopener" title="github.com" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 496 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc.--><path d="M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6 0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6 0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3 0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1 0-6.2-.3-40.4-.3-61.4 0 0-70 15-84.7-29.8 0 0-11.4-29.1-27.8-36.6 0 0-22.9-15.7 1.6-15.4 0 0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5 0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9 0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4 0 33.7-.3 75.4-.3 83.6 0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6 0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9 0-6.2-1.4-2.3-4-3.3-5.6-2z"/></svg>
    </a>
  
    
    
      
      
    
    <a href="https://twitter.com/antmicro" target="_blank" rel="noopener" title="twitter.com" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc.--><path d="M459.37 151.716c.325 4.548.325 9.097.325 13.645 0 138.72-105.583 298.558-298.558 298.558-59.452 0-114.68-17.219-161.137-47.106 8.447.974 16.568 1.299 25.34 1.299 49.055 0 94.213-16.568 130.274-44.832-46.132-.975-84.792-31.188-98.112-72.772 6.498.974 12.995 1.624 19.818 1.624 9.421 0 18.843-1.3 27.614-3.573-48.081-9.747-84.143-51.98-84.143-102.985v-1.299c13.969 7.797 30.214 12.67 47.431 13.319-28.264-18.843-46.781-51.005-46.781-87.391 0-19.492 5.197-37.36 14.294-52.954 51.655 63.675 129.3 105.258 216.365 109.807-1.624-7.797-2.599-15.918-2.599-24.04 0-57.828 46.782-104.934 104.934-104.934 30.213 0 57.502 12.67 76.67 33.137 23.715-4.548 46.456-13.32 66.599-25.34-7.798 24.366-24.366 44.833-46.132 57.827 21.117-2.273 41.584-8.122 60.426-16.243-14.292 20.791-32.161 39.308-52.628 54.253z"/></svg>
    </a>
  
</div>
      
    </div>
    
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    <script id="__config" type="application/json">{"base": ".", "features": ["toc.integrate"], "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.config.lang": "en", "search.config.pipeline": "trimmer, stopWordFilter", "search.config.separator": "[\\s\\-]+", "search.placeholder": "Search", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version.title": "Select version"}}</script>
    
      
        <script src="_static/sphinx_immaterial_theme.1b5b7a2d5891aec19.min.js?v=1e7b0789"></script>
    
  </body>
</html>