var structstm32_1_1registers_1_1spi_1_1SpiRegDef =
[
    [ "CR1", "unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1CR1.html", "unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1CR1" ],
    [ "CR2", "unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1CR2.html", "unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1CR2" ],
    [ "SR", "unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1SR.html", "unionstm32_1_1registers_1_1spi_1_1SpiRegDef_1_1SR" ],
    [ "CR1", "structstm32_1_1registers_1_1spi_1_1SpiRegDef.html#a239e15da11c45eef53b404b729f2a014", null ],
    [ "CR2", "structstm32_1_1registers_1_1spi_1_1SpiRegDef.html#a3e61310129b96d5376dfbecab2b5f390", null ],
    [ "CRC", "structstm32_1_1registers_1_1spi_1_1SpiRegDef.html#a9a8ae83e35d754734da3634bc24c4e85", null ],
    [ "DR", "structstm32_1_1registers_1_1spi_1_1SpiRegDef.html#aa49445f76cf8738b8fbac8c9df6bd61c", null ],
    [ "RXCRCR", "structstm32_1_1registers_1_1spi_1_1SpiRegDef.html#afcfd5a950fe5a3b4d5319e01bda3e5b2", null ],
    [ "SR", "structstm32_1_1registers_1_1spi_1_1SpiRegDef.html#a4dfa8ac2965c64f7e7fa53ba5089a8a4", null ],
    [ "TXCRCR", "structstm32_1_1registers_1_1spi_1_1SpiRegDef.html#afed48bdbab2632ea9e11d24680c867a8", null ]
];