vlog D:/project/fpga-2/hw/test/sum.v
vlog D:/project/fpga-2/hw/ip/adc_fifo/adc_fifo.sv
vlog D:/project/fpga-2/hw/ip/dsp/dsp.sv
vlog D:/project/fpga-2/hw/soc_system/synthesis/submodules/soc_system_fifo_0.v
vlog D:/project/fpga-2/hw/test/sum.v
vlog D:/project/fpga-2/hw/test/sum.v
vsim -L altera_mf_ver -L lpm_ver work.top_testbench