Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.59 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.59 secs
 
--> Reading design: Top_Level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top_Level.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top_Level"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Top_Level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Rosswell\Documents\Verilog\Counter\pixel_controller.v" into library work
Parsing module <pixel_controller>.
Analyzing Verilog file "C:\Users\Rosswell\Documents\Verilog\Counter\pixel_clk.v" into library work
Parsing module <pixel_clk>.
Analyzing Verilog file "C:\Users\Rosswell\Documents\Verilog\Counter\hexto7segment.v" into library work
Parsing module <hextosegment>.
Analyzing Verilog file "C:\Users\Rosswell\Documents\Verilog\Counter\ad_mux.v" into library work
Parsing module <ad_mux>.
Analyzing Verilog file "C:\Users\Rosswell\Desktop\Counter\dflop.v" into library work
Parsing module <dflop>.
Analyzing Verilog file "C:\Users\Rosswell\Documents\Verilog\Counter\PED.v" into library work
Parsing module <PED>.
Analyzing Verilog file "C:\Users\Rosswell\Documents\Verilog\Counter\disp_controller.v" into library work
Parsing module <disp_controller>.
Analyzing Verilog file "C:\Users\Rosswell\Documents\Verilog\Counter\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Users\Rosswell\Documents\Verilog\Counter\counter.v" into library work
Parsing module <counter>.
Analyzing Verilog file "C:\Users\Rosswell\Documents\Verilog\Counter\AISO.v" into library work
Parsing module <AISO>.
Analyzing Verilog file "C:\Users\Rosswell\Documents\Verilog\Counter\Top_Level.v" into library work
Parsing module <Top_Level>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top_Level>.

Elaborating module <AISO>.

Elaborating module <dflop>.

Elaborating module <debounce>.

Elaborating module <PED>.

Elaborating module <counter>.

Elaborating module <disp_controller>.

Elaborating module <pixel_clk>.

Elaborating module <pixel_controller>.

Elaborating module <ad_mux>.

Elaborating module <hextosegment>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top_Level>.
    Related source file is "C:\Users\Rosswell\Documents\Verilog\Counter\Top_Level.v".
    Summary:
	no macro.
Unit <Top_Level> synthesized.

Synthesizing Unit <AISO>.
    Related source file is "C:\Users\Rosswell\Documents\Verilog\Counter\AISO.v".
    Summary:
	no macro.
Unit <AISO> synthesized.

Synthesizing Unit <dflop>.
    Related source file is "C:\Users\Rosswell\Desktop\Counter\dflop.v".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dflop> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\Rosswell\Documents\Verilog\Counter\debounce.v".
    Found 3-bit register for signal <p_s>.
    Found 20-bit register for signal <count>.
    Found 1-bit register for signal <p_o>.
    Found 20-bit adder for signal <count[19]_GND_4_o_add_1_OUT> created at line 36.
    Found 1-bit 8-to-1 multiplexer for signal <n_o> created at line 54.
    Found 3-bit 8-to-1 multiplexer for signal <n_s> created at line 54.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <debounce> synthesized.

Synthesizing Unit <PED>.
    Related source file is "C:\Users\Rosswell\Documents\Verilog\Counter\PED.v".
    Found 1-bit register for signal <meta_reg>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <PED> synthesized.

Synthesizing Unit <counter>.
    Related source file is "C:\Users\Rosswell\Documents\Verilog\Counter\counter.v".
    Found 8-bit register for signal <count>.
    Found 8-bit subtractor for signal <count[7]_GND_6_o_sub_2_OUT> created at line 22.
    Found 8-bit adder for signal <count[7]_GND_6_o_add_0_OUT> created at line 21.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <counter> synthesized.

Synthesizing Unit <disp_controller>.
    Related source file is "C:\Users\Rosswell\Documents\Verilog\Counter\disp_controller.v".
    Summary:
	no macro.
Unit <disp_controller> synthesized.

Synthesizing Unit <pixel_clk>.
    Related source file is "C:\Users\Rosswell\Documents\Verilog\Counter\pixel_clk.v".
    Found 11-bit register for signal <count>.
    Found 11-bit adder for signal <count[10]_GND_8_o_add_2_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <pixel_clk> synthesized.

Synthesizing Unit <pixel_controller>.
    Related source file is "C:\Users\Rosswell\Documents\Verilog\Counter\pixel_controller.v".
    Found 4-bit register for signal <p_s>.
    Found finite state machine <FSM_0> for signal <p_s>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 8                                              |
    | Inputs             | 0                                              |
    | Outputs            | 19                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <sel<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sel<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sel<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   3 Latch(s).
	inferred   1 Finite State Machine(s).
Unit <pixel_controller> synthesized.

Synthesizing Unit <ad_mux>.
    Related source file is "C:\Users\Rosswell\Documents\Verilog\Counter\ad_mux.v".
    Summary:
	inferred   3 Multiplexer(s).
Unit <ad_mux> synthesized.

Synthesizing Unit <hextosegment>.
    Related source file is "C:\Users\Rosswell\Documents\Verilog\Counter\hexto7segment.v".
    Found 16x7-bit Read Only RAM for signal <seg>
    Summary:
	inferred   1 RAM(s).
Unit <hextosegment> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 3
 11-bit adder                                          : 1
 20-bit adder                                          : 1
 8-bit addsub                                          : 1
# Registers                                            : 8
 1-bit register                                        : 4
 11-bit register                                       : 1
 20-bit register                                       : 1
 3-bit register                                        : 1
 8-bit register                                        : 1
# Latches                                              : 3
 1-bit latch                                           : 3
# Multiplexers                                         : 13
 1-bit 8-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 1
 20-bit 2-to-1 multiplexer                             : 1
 3-bit 8-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 9
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <counter> synthesized (advanced).

Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <debounce> synthesized (advanced).

Synthesizing (advanced) Unit <hextosegment>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_seg> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <seg>           |          |
    -----------------------------------------------------------------------
Unit <hextosegment> synthesized (advanced).

Synthesizing (advanced) Unit <pixel_clk>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <pixel_clk> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 3
 11-bit up counter                                     : 1
 20-bit up counter                                     : 1
 8-bit updown counter                                  : 1
# Registers                                            : 7
 Flip-Flops                                            : 7
# Multiplexers                                         : 11
 1-bit 8-to-1 multiplexer                              : 1
 3-bit 8-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 9
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <p_s[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00000001
 0001  | 00000010
 0010  | 00000100
 0011  | 00001000
 0100  | 00010000
 0101  | 00100000
 0110  | 01000000
 0111  | 10000000
-------------------
INFO:Xst:2261 - The FF/Latch <p_s_2> in Unit <debounce> is equivalent to the following FF/Latch, which will be removed : <p_o> 

Optimizing unit <Top_Level> ...

Optimizing unit <debounce> ...
WARNING:Xst:1710 - FF/Latch <disp/u1/count_10> (without init value) has a constant value of 0 in block <Top_Level>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top_Level, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 52
 Flip-Flops                                            : 52

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top_Level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 171
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 20
#      LUT2                        : 2
#      LUT3                        : 2
#      LUT4                        : 18
#      LUT5                        : 9
#      LUT6                        : 35
#      MUXCY                       : 35
#      VCC                         : 1
#      XORCY                       : 38
# FlipFlops/Latches                : 55
#      FDC                         : 43
#      FDCE                        : 8
#      FDP                         : 1
#      LD                          : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 3
#      OBUF                        : 23

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              55  out of  126800     0%  
 Number of Slice LUTs:                   96  out of  63400     0%  
    Number used as Logic:                96  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    103
   Number with an unused Flip Flop:      48  out of    103    46%  
   Number with an unused LUT:             7  out of    103     6%  
   Number of fully used LUT-FF pairs:    48  out of    103    46%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of    210    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------+------------------------------+-------+
Clock Signal                                | Clock buffer(FF name)        | Load  |
--------------------------------------------+------------------------------+-------+
clk                                         | BUFGP                        | 44    |
disp/u2/_n0078(disp/u2/p_s_disp/u2/_n0078:O)| NONE(*)(disp/u2/sel_0)       | 3     |
disp/pixel_w(disp/u1/tick<10>:O)            | NONE(*)(disp/u2/p_s_FSM_FFd7)| 8     |
--------------------------------------------+------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.499ns (Maximum Frequency: 400.160MHz)
   Minimum input arrival time before clock: 1.299ns
   Maximum output required time after clock: 2.227ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.499ns (frequency: 400.160MHz)
  Total number of paths / destination ports: 1496 / 93
-------------------------------------------------------------------------
Delay:               2.499ns (Levels of Logic = 12)
  Source:            disp/u1/count_5 (FF)
  Destination:       disp/u1/count_9 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: disp/u1/count_5 to disp/u1/count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.688  disp/u1/count_5 (disp/u1/count_5)
     LUT5:I0->O           11   0.097   0.342  disp/u1/tick<10>_SW0 (N3)
     LUT6:I5->O            1   0.097   0.000  disp/u1/Mcount_count_lut<0> (disp/u1/Mcount_count_lut<0>)
     MUXCY:S->O            1   0.353   0.000  disp/u1/Mcount_count_cy<0> (disp/u1/Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  disp/u1/Mcount_count_cy<1> (disp/u1/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  disp/u1/Mcount_count_cy<2> (disp/u1/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  disp/u1/Mcount_count_cy<3> (disp/u1/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  disp/u1/Mcount_count_cy<4> (disp/u1/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  disp/u1/Mcount_count_cy<5> (disp/u1/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  disp/u1/Mcount_count_cy<6> (disp/u1/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  disp/u1/Mcount_count_cy<7> (disp/u1/Mcount_count_cy<7>)
     MUXCY:CI->O           0   0.023   0.000  disp/u1/Mcount_count_cy<8> (disp/u1/Mcount_count_cy<8>)
     XORCY:CI->O           1   0.370   0.000  disp/u1/Mcount_count_xor<9> (disp/u1/Mcount_count9)
     FDC:D                     0.008          disp/u1/count_9
    ----------------------------------------
    Total                      2.499ns (1.470ns logic, 1.029ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'disp/pixel_w'
  Clock period: 0.671ns (frequency: 1489.425MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               0.671ns (Levels of Logic = 0)
  Source:            disp/u2/p_s_FSM_FFd1 (FF)
  Destination:       disp/u2/p_s_FSM_FFd8 (FF)
  Source Clock:      disp/pixel_w rising
  Destination Clock: disp/pixel_w rising

  Data Path: disp/u2/p_s_FSM_FFd1 to disp/u2/p_s_FSM_FFd8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.361   0.302  disp/u2/p_s_FSM_FFd1 (disp/u2/p_s_FSM_FFd1)
     FDP:D                     0.008          disp/u2/p_s_FSM_FFd8
    ----------------------------------------
    Total                      0.671ns (0.369ns logic, 0.302ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 49 / 13
-------------------------------------------------------------------------
Offset:              1.299ns (Levels of Logic = 10)
  Source:            uphdnl (PAD)
  Destination:       a0/count_7 (FF)
  Destination Clock: clk rising

  Data Path: uphdnl to a0/count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.001   0.332  uphdnl_IBUF (uphdnl_IBUF)
     LUT4:I3->O            1   0.097   0.000  a0/Mcount_count_lut<0> (a0/Mcount_count_lut<0>)
     MUXCY:S->O            1   0.353   0.000  a0/Mcount_count_cy<0> (a0/Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  a0/Mcount_count_cy<1> (a0/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  a0/Mcount_count_cy<2> (a0/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  a0/Mcount_count_cy<3> (a0/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  a0/Mcount_count_cy<4> (a0/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  a0/Mcount_count_cy<5> (a0/Mcount_count_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  a0/Mcount_count_cy<6> (a0/Mcount_count_cy<6>)
     XORCY:CI->O           1   0.370   0.000  a0/Mcount_count_xor<7> (Result<7>)
     FDCE:D                    0.008          a0/count_7
    ----------------------------------------
    Total                      1.299ns (0.967ns logic, 0.332ns route)
                                       (74.4% logic, 25.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'disp/u2/_n0078'
  Total number of paths / destination ports: 84 / 7
-------------------------------------------------------------------------
Offset:              2.227ns (Levels of Logic = 3)
  Source:            disp/u2/sel_1 (LATCH)
  Destination:       seg<6> (PAD)
  Source Clock:      disp/u2/_n0078 falling

  Data Path: disp/u2/sel_1 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.472   0.697  disp/u2/sel_1 (disp/u2/sel_1)
     LUT5:I0->O            7   0.097   0.584  disp/u3/Mmux_Y11 (disp/hex_w<0>)
     LUT4:I0->O            1   0.097   0.279  disp/u4/Mram_seg21 (seg_2_OBUF)
     OBUF:I->O                 0.000          seg_2_OBUF (seg<2>)
    ----------------------------------------
    Total                      2.227ns (0.666ns logic, 1.561ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 64 / 15
-------------------------------------------------------------------------
Offset:              1.808ns (Levels of Logic = 3)
  Source:            a0/count_4 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      clk rising

  Data Path: a0/count_4 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.361   0.389  a0/count_4 (a0/count_4)
     LUT5:I3->O            7   0.097   0.584  disp/u3/Mmux_Y11 (disp/hex_w<0>)
     LUT4:I0->O            1   0.097   0.279  disp/u4/Mram_seg21 (seg_2_OBUF)
     OBUF:I->O                 0.000          seg_2_OBUF (seg<2>)
    ----------------------------------------
    Total                      1.808ns (0.555ns logic, 1.253ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'disp/pixel_w'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.056ns (Levels of Logic = 2)
  Source:            disp/u2/p_s_FSM_FFd1 (FF)
  Destination:       anode<7> (PAD)
  Source Clock:      disp/pixel_w rising

  Data Path: disp/u2/p_s_FSM_FFd1 to anode<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.361   0.302  disp/u2/p_s_FSM_FFd1 (disp/u2/p_s_FSM_FFd1)
     INV:I->O              1   0.113   0.279  disp/u2/p_s__n0126<1>1_INV_0 (anode_7_OBUF)
     OBUF:I->O                 0.000          anode_7_OBUF (anode<7>)
    ----------------------------------------
    Total                      1.056ns (0.474ns logic, 0.582ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.499|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock disp/pixel_w
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.491|         |         |         |
disp/pixel_w   |    0.671|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock disp/u2/_n0078
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
disp/pixel_w   |         |         |    1.037|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.13 secs
 
--> 

Total memory usage is 379904 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    3 (   0 filtered)

