// Seed: 1822132972
module module_0 (
    id_1#(.id_2(id_3)),
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  assign module_1.id_5 = 0;
  inout wire id_1;
  assign id_5 = id_6;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    output tri id_2,
    input uwire id_3,
    output tri1 id_4,
    input tri1 id_5
);
  parameter id_7 = -1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  logic [7:0][-1][1 'b0 >  -1 'b0 -  -1] id_8;
  ;
  int id_9 = 1;
  assign id_2 = id_5;
  always id_8 <= -1;
endmodule
