Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 27 10:40:12 2025
| Host         : sodir-HP-Laptop running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file uart_top_control_sets_placed.rpt
| Design       : uart_top
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              41 |           17 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             550 |           82 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-----------------------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal  |              Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+-----------------------------------------+------------------+------------------+----------------+--------------+
|  iClk_IBUF_BUFG | UART_RX_INST/rCnt_reg[6]                | iRst_IBUF        |                3 |              7 |         2.33 |
|  iClk_IBUF_BUFG | UART_RX_INST/E[0]                       | iRst_IBUF        |                3 |              7 |         2.33 |
|  iClk_IBUF_BUFG | UART_TX_INST/wTxData_Next               | iRst_IBUF        |                2 |              8 |         4.00 |
|  iClk_IBUF_BUFG | rTxByte                                 | iRst_IBUF        |                1 |              8 |         8.00 |
|  iClk_IBUF_BUFG | UART_RX_INST/rRxData_Current[7]_i_1_n_0 | iRst_IBUF        |                1 |              8 |         8.00 |
|  iClk_IBUF_BUFG |                                         | iRst_IBUF        |               17 |             41 |         2.41 |
|  iClk_IBUF_BUFG | UART_TX_INST/E[0]                       | iRst_IBUF        |               72 |            512 |         7.11 |
+-----------------+-----------------------------------------+------------------+------------------+----------------+--------------+


