-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
-- Date        : Fri Feb 20 05:39:37 2026
-- Host        : HP440 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               e:/websdr/websdr183/websdr183.gen/sources_1/bd/design_1/ip/design_1_wf_proc_0_1/design_1_wf_proc_0_1_sim_netlist.vhdl
-- Design      : design_1_wf_proc_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_wf_proc_0_1_cic_comb is
  port (
    \out_data_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \out_data_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[20]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[22]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \prev_data_reg[22]_0\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    \wf1.integrator5_data\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[22]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out_data_reg[21]_0\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_wf_proc_0_1_cic_comb : entity is "cic_comb";
end design_1_wf_proc_0_1_cic_comb;

architecture STRUCTURE of design_1_wf_proc_0_1_cic_comb is
  signal \^q\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal out_data0 : STD_LOGIC_VECTOR ( 22 downto 1 );
  signal \out_data0_carry__0_n_0\ : STD_LOGIC;
  signal \out_data0_carry__0_n_1\ : STD_LOGIC;
  signal \out_data0_carry__0_n_2\ : STD_LOGIC;
  signal \out_data0_carry__0_n_3\ : STD_LOGIC;
  signal \out_data0_carry__1_n_0\ : STD_LOGIC;
  signal \out_data0_carry__1_n_1\ : STD_LOGIC;
  signal \out_data0_carry__1_n_2\ : STD_LOGIC;
  signal \out_data0_carry__1_n_3\ : STD_LOGIC;
  signal \out_data0_carry__2_n_0\ : STD_LOGIC;
  signal \out_data0_carry__2_n_1\ : STD_LOGIC;
  signal \out_data0_carry__2_n_2\ : STD_LOGIC;
  signal \out_data0_carry__2_n_3\ : STD_LOGIC;
  signal \out_data0_carry__3_n_0\ : STD_LOGIC;
  signal \out_data0_carry__3_n_1\ : STD_LOGIC;
  signal \out_data0_carry__3_n_2\ : STD_LOGIC;
  signal \out_data0_carry__3_n_3\ : STD_LOGIC;
  signal \out_data0_carry__4_n_2\ : STD_LOGIC;
  signal \out_data0_carry__4_n_3\ : STD_LOGIC;
  signal out_data0_carry_n_0 : STD_LOGIC;
  signal out_data0_carry_n_1 : STD_LOGIC;
  signal out_data0_carry_n_2 : STD_LOGIC;
  signal out_data0_carry_n_3 : STD_LOGIC;
  signal NLW_out_data0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_out_data0_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_out_data0_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of out_data0_carry : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__4\ : label is 35;
begin
  Q(21 downto 0) <= \^q\(21 downto 0);
out_data0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out_data0_carry_n_0,
      CO(2) => out_data0_carry_n_1,
      CO(1) => out_data0_carry_n_2,
      CO(0) => out_data0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \wf1.integrator5_data\(3 downto 0),
      O(3 downto 1) => out_data0(3 downto 1),
      O(0) => NLW_out_data0_carry_O_UNCONNECTED(0),
      S(3 downto 0) => S(3 downto 0)
    );
\out_data0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => out_data0_carry_n_0,
      CO(3) => \out_data0_carry__0_n_0\,
      CO(2) => \out_data0_carry__0_n_1\,
      CO(1) => \out_data0_carry__0_n_2\,
      CO(0) => \out_data0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator5_data\(7 downto 4),
      O(3 downto 0) => out_data0(7 downto 4),
      S(3 downto 0) => \out_data_reg[7]_0\(3 downto 0)
    );
\out_data0_carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \out_data_reg[21]_0\(7),
      O => \out_data_reg[8]_0\(3)
    );
\out_data0_carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \out_data_reg[21]_0\(6),
      O => \out_data_reg[8]_0\(2)
    );
\out_data0_carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \out_data_reg[21]_0\(5),
      O => \out_data_reg[8]_0\(1)
    );
\out_data0_carry__0_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \out_data_reg[21]_0\(4),
      O => \out_data_reg[8]_0\(0)
    );
\out_data0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__0_n_0\,
      CO(3) => \out_data0_carry__1_n_0\,
      CO(2) => \out_data0_carry__1_n_1\,
      CO(1) => \out_data0_carry__1_n_2\,
      CO(0) => \out_data0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator5_data\(11 downto 8),
      O(3 downto 0) => out_data0(11 downto 8),
      S(3 downto 0) => \out_data_reg[11]_0\(3 downto 0)
    );
\out_data0_carry__1_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => \out_data_reg[21]_0\(11),
      O => \out_data_reg[12]_0\(3)
    );
\out_data0_carry__1_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \out_data_reg[21]_0\(10),
      O => \out_data_reg[12]_0\(2)
    );
\out_data0_carry__1_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \out_data_reg[21]_0\(9),
      O => \out_data_reg[12]_0\(1)
    );
\out_data0_carry__1_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \out_data_reg[21]_0\(8),
      O => \out_data_reg[12]_0\(0)
    );
\out_data0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__1_n_0\,
      CO(3) => \out_data0_carry__2_n_0\,
      CO(2) => \out_data0_carry__2_n_1\,
      CO(1) => \out_data0_carry__2_n_2\,
      CO(0) => \out_data0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator5_data\(15 downto 12),
      O(3 downto 0) => out_data0(15 downto 12),
      S(3 downto 0) => \out_data_reg[15]_0\(3 downto 0)
    );
\out_data0_carry__2_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(15),
      I1 => \out_data_reg[21]_0\(15),
      O => \out_data_reg[16]_0\(3)
    );
\out_data0_carry__2_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(14),
      I1 => \out_data_reg[21]_0\(14),
      O => \out_data_reg[16]_0\(2)
    );
\out_data0_carry__2_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(13),
      I1 => \out_data_reg[21]_0\(13),
      O => \out_data_reg[16]_0\(1)
    );
\out_data0_carry__2_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \out_data_reg[21]_0\(12),
      O => \out_data_reg[16]_0\(0)
    );
\out_data0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__2_n_0\,
      CO(3) => \out_data0_carry__3_n_0\,
      CO(2) => \out_data0_carry__3_n_1\,
      CO(1) => \out_data0_carry__3_n_2\,
      CO(0) => \out_data0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator5_data\(19 downto 16),
      O(3 downto 0) => out_data0(19 downto 16),
      S(3 downto 0) => \out_data_reg[19]_0\(3 downto 0)
    );
\out_data0_carry__3_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(19),
      I1 => \out_data_reg[21]_0\(19),
      O => \out_data_reg[20]_0\(3)
    );
\out_data0_carry__3_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(18),
      I1 => \out_data_reg[21]_0\(18),
      O => \out_data_reg[20]_0\(2)
    );
\out_data0_carry__3_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(17),
      I1 => \out_data_reg[21]_0\(17),
      O => \out_data_reg[20]_0\(1)
    );
\out_data0_carry__3_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(16),
      I1 => \out_data_reg[21]_0\(16),
      O => \out_data_reg[20]_0\(0)
    );
\out_data0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__3_n_0\,
      CO(3 downto 2) => \NLW_out_data0_carry__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \out_data0_carry__4_n_2\,
      CO(0) => \out_data0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \wf1.integrator5_data\(21 downto 20),
      O(3) => \NLW_out_data0_carry__4_O_UNCONNECTED\(3),
      O(2 downto 0) => out_data0(22 downto 20),
      S(3) => '0',
      S(2 downto 0) => \out_data_reg[22]_1\(2 downto 0)
    );
\out_data0_carry__4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(21),
      I1 => \out_data_reg[21]_0\(21),
      O => \out_data_reg[22]_0\(1)
    );
\out_data0_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(20),
      I1 => \out_data_reg[21]_0\(20),
      O => \out_data_reg[22]_0\(0)
    );
\out_data0_carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \out_data_reg[21]_0\(3),
      O => \out_data_reg[4]_0\(3)
    );
\out_data0_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \out_data_reg[21]_0\(2),
      O => \out_data_reg[4]_0\(2)
    );
\out_data0_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \out_data_reg[21]_0\(1),
      O => \out_data_reg[4]_0\(1)
    );
\out_data0_carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \out_data_reg[21]_0\(0),
      O => \out_data_reg[4]_0\(0)
    );
\out_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(10),
      Q => \^q\(9),
      R => SR(0)
    );
\out_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(11),
      Q => \^q\(10),
      R => SR(0)
    );
\out_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(12),
      Q => \^q\(11),
      R => SR(0)
    );
\out_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(13),
      Q => \^q\(12),
      R => SR(0)
    );
\out_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(14),
      Q => \^q\(13),
      R => SR(0)
    );
\out_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(15),
      Q => \^q\(14),
      R => SR(0)
    );
\out_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(16),
      Q => \^q\(15),
      R => SR(0)
    );
\out_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(17),
      Q => \^q\(16),
      R => SR(0)
    );
\out_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(18),
      Q => \^q\(17),
      R => SR(0)
    );
\out_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(19),
      Q => \^q\(18),
      R => SR(0)
    );
\out_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(1),
      Q => \^q\(0),
      R => SR(0)
    );
\out_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(20),
      Q => \^q\(19),
      R => SR(0)
    );
\out_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(21),
      Q => \^q\(20),
      R => SR(0)
    );
\out_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(22),
      Q => \^q\(21),
      R => SR(0)
    );
\out_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(2),
      Q => \^q\(1),
      R => SR(0)
    );
\out_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(3),
      Q => \^q\(2),
      R => SR(0)
    );
\out_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(4),
      Q => \^q\(3),
      R => SR(0)
    );
\out_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(5),
      Q => \^q\(4),
      R => SR(0)
    );
\out_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(6),
      Q => \^q\(5),
      R => SR(0)
    );
\out_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(7),
      Q => \^q\(6),
      R => SR(0)
    );
\out_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(8),
      Q => \^q\(7),
      R => SR(0)
    );
\out_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(9),
      Q => \^q\(8),
      R => SR(0)
    );
\prev_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(0),
      Q => \prev_data_reg[22]_0\(0),
      R => SR(0)
    );
\prev_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(10),
      Q => \prev_data_reg[22]_0\(10),
      R => SR(0)
    );
\prev_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(11),
      Q => \prev_data_reg[22]_0\(11),
      R => SR(0)
    );
\prev_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(12),
      Q => \prev_data_reg[22]_0\(12),
      R => SR(0)
    );
\prev_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(13),
      Q => \prev_data_reg[22]_0\(13),
      R => SR(0)
    );
\prev_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(14),
      Q => \prev_data_reg[22]_0\(14),
      R => SR(0)
    );
\prev_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(15),
      Q => \prev_data_reg[22]_0\(15),
      R => SR(0)
    );
\prev_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(16),
      Q => \prev_data_reg[22]_0\(16),
      R => SR(0)
    );
\prev_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(17),
      Q => \prev_data_reg[22]_0\(17),
      R => SR(0)
    );
\prev_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(18),
      Q => \prev_data_reg[22]_0\(18),
      R => SR(0)
    );
\prev_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(19),
      Q => \prev_data_reg[22]_0\(19),
      R => SR(0)
    );
\prev_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(1),
      Q => \prev_data_reg[22]_0\(1),
      R => SR(0)
    );
\prev_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(20),
      Q => \prev_data_reg[22]_0\(20),
      R => SR(0)
    );
\prev_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(21),
      Q => \prev_data_reg[22]_0\(21),
      R => SR(0)
    );
\prev_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(22),
      Q => \prev_data_reg[22]_0\(22),
      R => SR(0)
    );
\prev_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(2),
      Q => \prev_data_reg[22]_0\(2),
      R => SR(0)
    );
\prev_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(3),
      Q => \prev_data_reg[22]_0\(3),
      R => SR(0)
    );
\prev_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(4),
      Q => \prev_data_reg[22]_0\(4),
      R => SR(0)
    );
\prev_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(5),
      Q => \prev_data_reg[22]_0\(5),
      R => SR(0)
    );
\prev_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(6),
      Q => \prev_data_reg[22]_0\(6),
      R => SR(0)
    );
\prev_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(7),
      Q => \prev_data_reg[22]_0\(7),
      R => SR(0)
    );
\prev_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(8),
      Q => \prev_data_reg[22]_0\(8),
      R => SR(0)
    );
\prev_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(9),
      Q => \prev_data_reg[22]_0\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_wf_proc_0_1_cic_comb_5 is
  port (
    \out_data_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \out_data_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[20]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[22]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \prev_data_reg[22]_0\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    \wf1.integrator5_data\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[22]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out_data_reg[21]_0\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    cic_reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_wf_proc_0_1_cic_comb_5 : entity is "cic_comb";
end design_1_wf_proc_0_1_cic_comb_5;

architecture STRUCTURE of design_1_wf_proc_0_1_cic_comb_5 is
  signal \^q\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal out_data0 : STD_LOGIC_VECTOR ( 22 downto 1 );
  signal \out_data0_carry__0_n_0\ : STD_LOGIC;
  signal \out_data0_carry__0_n_1\ : STD_LOGIC;
  signal \out_data0_carry__0_n_2\ : STD_LOGIC;
  signal \out_data0_carry__0_n_3\ : STD_LOGIC;
  signal \out_data0_carry__1_n_0\ : STD_LOGIC;
  signal \out_data0_carry__1_n_1\ : STD_LOGIC;
  signal \out_data0_carry__1_n_2\ : STD_LOGIC;
  signal \out_data0_carry__1_n_3\ : STD_LOGIC;
  signal \out_data0_carry__2_n_0\ : STD_LOGIC;
  signal \out_data0_carry__2_n_1\ : STD_LOGIC;
  signal \out_data0_carry__2_n_2\ : STD_LOGIC;
  signal \out_data0_carry__2_n_3\ : STD_LOGIC;
  signal \out_data0_carry__3_n_0\ : STD_LOGIC;
  signal \out_data0_carry__3_n_1\ : STD_LOGIC;
  signal \out_data0_carry__3_n_2\ : STD_LOGIC;
  signal \out_data0_carry__3_n_3\ : STD_LOGIC;
  signal \out_data0_carry__4_n_2\ : STD_LOGIC;
  signal \out_data0_carry__4_n_3\ : STD_LOGIC;
  signal out_data0_carry_n_0 : STD_LOGIC;
  signal out_data0_carry_n_1 : STD_LOGIC;
  signal out_data0_carry_n_2 : STD_LOGIC;
  signal out_data0_carry_n_3 : STD_LOGIC;
  signal NLW_out_data0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_out_data0_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_out_data0_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of out_data0_carry : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__4\ : label is 35;
begin
  Q(21 downto 0) <= \^q\(21 downto 0);
out_data0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out_data0_carry_n_0,
      CO(2) => out_data0_carry_n_1,
      CO(1) => out_data0_carry_n_2,
      CO(0) => out_data0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \wf1.integrator5_data\(3 downto 0),
      O(3 downto 1) => out_data0(3 downto 1),
      O(0) => NLW_out_data0_carry_O_UNCONNECTED(0),
      S(3 downto 0) => S(3 downto 0)
    );
\out_data0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => out_data0_carry_n_0,
      CO(3) => \out_data0_carry__0_n_0\,
      CO(2) => \out_data0_carry__0_n_1\,
      CO(1) => \out_data0_carry__0_n_2\,
      CO(0) => \out_data0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator5_data\(7 downto 4),
      O(3 downto 0) => out_data0(7 downto 4),
      S(3 downto 0) => \out_data_reg[7]_0\(3 downto 0)
    );
\out_data0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \out_data_reg[21]_0\(7),
      O => \out_data_reg[8]_0\(3)
    );
\out_data0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \out_data_reg[21]_0\(6),
      O => \out_data_reg[8]_0\(2)
    );
\out_data0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \out_data_reg[21]_0\(5),
      O => \out_data_reg[8]_0\(1)
    );
\out_data0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \out_data_reg[21]_0\(4),
      O => \out_data_reg[8]_0\(0)
    );
\out_data0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__0_n_0\,
      CO(3) => \out_data0_carry__1_n_0\,
      CO(2) => \out_data0_carry__1_n_1\,
      CO(1) => \out_data0_carry__1_n_2\,
      CO(0) => \out_data0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator5_data\(11 downto 8),
      O(3 downto 0) => out_data0(11 downto 8),
      S(3 downto 0) => \out_data_reg[11]_0\(3 downto 0)
    );
\out_data0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => \out_data_reg[21]_0\(11),
      O => \out_data_reg[12]_0\(3)
    );
\out_data0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \out_data_reg[21]_0\(10),
      O => \out_data_reg[12]_0\(2)
    );
\out_data0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \out_data_reg[21]_0\(9),
      O => \out_data_reg[12]_0\(1)
    );
\out_data0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \out_data_reg[21]_0\(8),
      O => \out_data_reg[12]_0\(0)
    );
\out_data0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__1_n_0\,
      CO(3) => \out_data0_carry__2_n_0\,
      CO(2) => \out_data0_carry__2_n_1\,
      CO(1) => \out_data0_carry__2_n_2\,
      CO(0) => \out_data0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator5_data\(15 downto 12),
      O(3 downto 0) => out_data0(15 downto 12),
      S(3 downto 0) => \out_data_reg[15]_0\(3 downto 0)
    );
\out_data0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(15),
      I1 => \out_data_reg[21]_0\(15),
      O => \out_data_reg[16]_0\(3)
    );
\out_data0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(14),
      I1 => \out_data_reg[21]_0\(14),
      O => \out_data_reg[16]_0\(2)
    );
\out_data0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(13),
      I1 => \out_data_reg[21]_0\(13),
      O => \out_data_reg[16]_0\(1)
    );
\out_data0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \out_data_reg[21]_0\(12),
      O => \out_data_reg[16]_0\(0)
    );
\out_data0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__2_n_0\,
      CO(3) => \out_data0_carry__3_n_0\,
      CO(2) => \out_data0_carry__3_n_1\,
      CO(1) => \out_data0_carry__3_n_2\,
      CO(0) => \out_data0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator5_data\(19 downto 16),
      O(3 downto 0) => out_data0(19 downto 16),
      S(3 downto 0) => \out_data_reg[19]_0\(3 downto 0)
    );
\out_data0_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(19),
      I1 => \out_data_reg[21]_0\(19),
      O => \out_data_reg[20]_0\(3)
    );
\out_data0_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(18),
      I1 => \out_data_reg[21]_0\(18),
      O => \out_data_reg[20]_0\(2)
    );
\out_data0_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(17),
      I1 => \out_data_reg[21]_0\(17),
      O => \out_data_reg[20]_0\(1)
    );
\out_data0_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(16),
      I1 => \out_data_reg[21]_0\(16),
      O => \out_data_reg[20]_0\(0)
    );
\out_data0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__3_n_0\,
      CO(3 downto 2) => \NLW_out_data0_carry__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \out_data0_carry__4_n_2\,
      CO(0) => \out_data0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \wf1.integrator5_data\(21 downto 20),
      O(3) => \NLW_out_data0_carry__4_O_UNCONNECTED\(3),
      O(2 downto 0) => out_data0(22 downto 20),
      S(3) => '0',
      S(2 downto 0) => \out_data_reg[22]_1\(2 downto 0)
    );
\out_data0_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(21),
      I1 => \out_data_reg[21]_0\(21),
      O => \out_data_reg[22]_0\(1)
    );
\out_data0_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(20),
      I1 => \out_data_reg[21]_0\(20),
      O => \out_data_reg[22]_0\(0)
    );
out_data0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \out_data_reg[21]_0\(3),
      O => \out_data_reg[4]_0\(3)
    );
out_data0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \out_data_reg[21]_0\(2),
      O => \out_data_reg[4]_0\(2)
    );
out_data0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \out_data_reg[21]_0\(1),
      O => \out_data_reg[4]_0\(1)
    );
out_data0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \out_data_reg[21]_0\(0),
      O => \out_data_reg[4]_0\(0)
    );
\out_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(10),
      Q => \^q\(9),
      R => cic_reset
    );
\out_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(11),
      Q => \^q\(10),
      R => cic_reset
    );
\out_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(12),
      Q => \^q\(11),
      R => cic_reset
    );
\out_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(13),
      Q => \^q\(12),
      R => cic_reset
    );
\out_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(14),
      Q => \^q\(13),
      R => cic_reset
    );
\out_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(15),
      Q => \^q\(14),
      R => cic_reset
    );
\out_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(16),
      Q => \^q\(15),
      R => cic_reset
    );
\out_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(17),
      Q => \^q\(16),
      R => cic_reset
    );
\out_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(18),
      Q => \^q\(17),
      R => cic_reset
    );
\out_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(19),
      Q => \^q\(18),
      R => cic_reset
    );
\out_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(1),
      Q => \^q\(0),
      R => cic_reset
    );
\out_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(20),
      Q => \^q\(19),
      R => cic_reset
    );
\out_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(21),
      Q => \^q\(20),
      R => cic_reset
    );
\out_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(22),
      Q => \^q\(21),
      R => cic_reset
    );
\out_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(2),
      Q => \^q\(1),
      R => cic_reset
    );
\out_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(3),
      Q => \^q\(2),
      R => cic_reset
    );
\out_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(4),
      Q => \^q\(3),
      R => cic_reset
    );
\out_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(5),
      Q => \^q\(4),
      R => cic_reset
    );
\out_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(6),
      Q => \^q\(5),
      R => cic_reset
    );
\out_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(7),
      Q => \^q\(6),
      R => cic_reset
    );
\out_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(8),
      Q => \^q\(7),
      R => cic_reset
    );
\out_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(9),
      Q => \^q\(8),
      R => cic_reset
    );
\prev_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(0),
      Q => \prev_data_reg[22]_0\(0),
      R => cic_reset
    );
\prev_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(10),
      Q => \prev_data_reg[22]_0\(10),
      R => cic_reset
    );
\prev_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(11),
      Q => \prev_data_reg[22]_0\(11),
      R => cic_reset
    );
\prev_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(12),
      Q => \prev_data_reg[22]_0\(12),
      R => cic_reset
    );
\prev_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(13),
      Q => \prev_data_reg[22]_0\(13),
      R => cic_reset
    );
\prev_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(14),
      Q => \prev_data_reg[22]_0\(14),
      R => cic_reset
    );
\prev_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(15),
      Q => \prev_data_reg[22]_0\(15),
      R => cic_reset
    );
\prev_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(16),
      Q => \prev_data_reg[22]_0\(16),
      R => cic_reset
    );
\prev_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(17),
      Q => \prev_data_reg[22]_0\(17),
      R => cic_reset
    );
\prev_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(18),
      Q => \prev_data_reg[22]_0\(18),
      R => cic_reset
    );
\prev_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(19),
      Q => \prev_data_reg[22]_0\(19),
      R => cic_reset
    );
\prev_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(1),
      Q => \prev_data_reg[22]_0\(1),
      R => cic_reset
    );
\prev_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(20),
      Q => \prev_data_reg[22]_0\(20),
      R => cic_reset
    );
\prev_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(21),
      Q => \prev_data_reg[22]_0\(21),
      R => cic_reset
    );
\prev_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(22),
      Q => \prev_data_reg[22]_0\(22),
      R => cic_reset
    );
\prev_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(2),
      Q => \prev_data_reg[22]_0\(2),
      R => cic_reset
    );
\prev_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(3),
      Q => \prev_data_reg[22]_0\(3),
      R => cic_reset
    );
\prev_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(4),
      Q => \prev_data_reg[22]_0\(4),
      R => cic_reset
    );
\prev_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(5),
      Q => \prev_data_reg[22]_0\(5),
      R => cic_reset
    );
\prev_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(6),
      Q => \prev_data_reg[22]_0\(6),
      R => cic_reset
    );
\prev_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(7),
      Q => \prev_data_reg[22]_0\(7),
      R => cic_reset
    );
\prev_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(8),
      Q => \prev_data_reg[22]_0\(8),
      R => cic_reset
    );
\prev_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \wf1.integrator5_data\(9),
      Q => \prev_data_reg[22]_0\(9),
      R => cic_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_wf_proc_0_1_cic_comb__parameterized0\ is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \out_data_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[20]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[21]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \prev_data_reg[21]_0\ : out STD_LOGIC_VECTOR ( 21 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 21 downto 0 );
    in_aclk : in STD_LOGIC;
    \out_data_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[21]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_wf_proc_0_1_cic_comb__parameterized0\ : entity is "cic_comb";
end \design_1_wf_proc_0_1_cic_comb__parameterized0\;

architecture STRUCTURE of \design_1_wf_proc_0_1_cic_comb__parameterized0\ is
  signal \^out_data\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal out_data0 : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal \out_data0_carry__0_n_0\ : STD_LOGIC;
  signal \out_data0_carry__0_n_1\ : STD_LOGIC;
  signal \out_data0_carry__0_n_2\ : STD_LOGIC;
  signal \out_data0_carry__0_n_3\ : STD_LOGIC;
  signal \out_data0_carry__1_n_0\ : STD_LOGIC;
  signal \out_data0_carry__1_n_1\ : STD_LOGIC;
  signal \out_data0_carry__1_n_2\ : STD_LOGIC;
  signal \out_data0_carry__1_n_3\ : STD_LOGIC;
  signal \out_data0_carry__2_n_0\ : STD_LOGIC;
  signal \out_data0_carry__2_n_1\ : STD_LOGIC;
  signal \out_data0_carry__2_n_2\ : STD_LOGIC;
  signal \out_data0_carry__2_n_3\ : STD_LOGIC;
  signal \out_data0_carry__3_n_0\ : STD_LOGIC;
  signal \out_data0_carry__3_n_1\ : STD_LOGIC;
  signal \out_data0_carry__3_n_2\ : STD_LOGIC;
  signal \out_data0_carry__3_n_3\ : STD_LOGIC;
  signal \out_data0_carry__4_n_3\ : STD_LOGIC;
  signal out_data0_carry_n_0 : STD_LOGIC;
  signal out_data0_carry_n_1 : STD_LOGIC;
  signal out_data0_carry_n_2 : STD_LOGIC;
  signal out_data0_carry_n_3 : STD_LOGIC;
  signal NLW_out_data0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_out_data0_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_data0_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of out_data0_carry : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__4\ : label is 35;
begin
  out_data(20 downto 0) <= \^out_data\(20 downto 0);
out_data0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out_data0_carry_n_0,
      CO(2) => out_data0_carry_n_1,
      CO(1) => out_data0_carry_n_2,
      CO(0) => out_data0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => D(3 downto 0),
      O(3 downto 1) => out_data0(3 downto 1),
      O(0) => NLW_out_data0_carry_O_UNCONNECTED(0),
      S(3 downto 0) => \out_data_reg[3]_0\(3 downto 0)
    );
\out_data0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => out_data0_carry_n_0,
      CO(3) => \out_data0_carry__0_n_0\,
      CO(2) => \out_data0_carry__0_n_1\,
      CO(1) => \out_data0_carry__0_n_2\,
      CO(0) => \out_data0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => D(7 downto 4),
      O(3 downto 0) => out_data0(7 downto 4),
      S(3 downto 0) => \out_data_reg[7]_0\(3 downto 0)
    );
\out_data0_carry__0_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(7),
      I1 => Q(7),
      O => \out_data_reg[8]_0\(3)
    );
\out_data0_carry__0_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(6),
      I1 => Q(6),
      O => \out_data_reg[8]_0\(2)
    );
\out_data0_carry__0_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(5),
      I1 => Q(5),
      O => \out_data_reg[8]_0\(1)
    );
\out_data0_carry__0_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(4),
      I1 => Q(4),
      O => \out_data_reg[8]_0\(0)
    );
\out_data0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__0_n_0\,
      CO(3) => \out_data0_carry__1_n_0\,
      CO(2) => \out_data0_carry__1_n_1\,
      CO(1) => \out_data0_carry__1_n_2\,
      CO(0) => \out_data0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => D(11 downto 8),
      O(3 downto 0) => out_data0(11 downto 8),
      S(3 downto 0) => \out_data_reg[11]_0\(3 downto 0)
    );
\out_data0_carry__1_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(11),
      I1 => Q(11),
      O => \out_data_reg[12]_0\(3)
    );
\out_data0_carry__1_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(10),
      I1 => Q(10),
      O => \out_data_reg[12]_0\(2)
    );
\out_data0_carry__1_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(9),
      I1 => Q(9),
      O => \out_data_reg[12]_0\(1)
    );
\out_data0_carry__1_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(8),
      I1 => Q(8),
      O => \out_data_reg[12]_0\(0)
    );
\out_data0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__1_n_0\,
      CO(3) => \out_data0_carry__2_n_0\,
      CO(2) => \out_data0_carry__2_n_1\,
      CO(1) => \out_data0_carry__2_n_2\,
      CO(0) => \out_data0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => D(15 downto 12),
      O(3 downto 0) => out_data0(15 downto 12),
      S(3 downto 0) => \out_data_reg[15]_0\(3 downto 0)
    );
\out_data0_carry__2_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(15),
      I1 => Q(15),
      O => \out_data_reg[16]_0\(3)
    );
\out_data0_carry__2_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(14),
      I1 => Q(14),
      O => \out_data_reg[16]_0\(2)
    );
\out_data0_carry__2_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(13),
      I1 => Q(13),
      O => \out_data_reg[16]_0\(1)
    );
\out_data0_carry__2_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(12),
      I1 => Q(12),
      O => \out_data_reg[16]_0\(0)
    );
\out_data0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__2_n_0\,
      CO(3) => \out_data0_carry__3_n_0\,
      CO(2) => \out_data0_carry__3_n_1\,
      CO(1) => \out_data0_carry__3_n_2\,
      CO(0) => \out_data0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => D(19 downto 16),
      O(3 downto 0) => out_data0(19 downto 16),
      S(3 downto 0) => \out_data_reg[19]_0\(3 downto 0)
    );
\out_data0_carry__3_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(19),
      I1 => Q(19),
      O => \out_data_reg[20]_0\(3)
    );
\out_data0_carry__3_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(18),
      I1 => Q(18),
      O => \out_data_reg[20]_0\(2)
    );
\out_data0_carry__3_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(17),
      I1 => Q(17),
      O => \out_data_reg[20]_0\(1)
    );
\out_data0_carry__3_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(16),
      I1 => Q(16),
      O => \out_data_reg[20]_0\(0)
    );
\out_data0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__3_n_0\,
      CO(3 downto 1) => \NLW_out_data0_carry__4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \out_data0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => D(20),
      O(3 downto 2) => \NLW_out_data0_carry__4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => out_data0(21 downto 20),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \out_data_reg[21]_1\(1 downto 0)
    );
\out_data0_carry__4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(20),
      I1 => Q(20),
      O => \out_data_reg[21]_0\(0)
    );
\out_data0_carry_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(3),
      I1 => Q(3),
      O => S(3)
    );
\out_data0_carry_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(2),
      I1 => Q(2),
      O => S(2)
    );
\out_data0_carry_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(1),
      I1 => Q(1),
      O => S(1)
    );
\out_data0_carry_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(0),
      I1 => Q(0),
      O => S(0)
    );
\out_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(10),
      Q => \^out_data\(9),
      R => SR(0)
    );
\out_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(11),
      Q => \^out_data\(10),
      R => SR(0)
    );
\out_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(12),
      Q => \^out_data\(11),
      R => SR(0)
    );
\out_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(13),
      Q => \^out_data\(12),
      R => SR(0)
    );
\out_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(14),
      Q => \^out_data\(13),
      R => SR(0)
    );
\out_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(15),
      Q => \^out_data\(14),
      R => SR(0)
    );
\out_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(16),
      Q => \^out_data\(15),
      R => SR(0)
    );
\out_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(17),
      Q => \^out_data\(16),
      R => SR(0)
    );
\out_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(18),
      Q => \^out_data\(17),
      R => SR(0)
    );
\out_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(19),
      Q => \^out_data\(18),
      R => SR(0)
    );
\out_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(1),
      Q => \^out_data\(0),
      R => SR(0)
    );
\out_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(20),
      Q => \^out_data\(19),
      R => SR(0)
    );
\out_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(21),
      Q => \^out_data\(20),
      R => SR(0)
    );
\out_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(2),
      Q => \^out_data\(1),
      R => SR(0)
    );
\out_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(3),
      Q => \^out_data\(2),
      R => SR(0)
    );
\out_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(4),
      Q => \^out_data\(3),
      R => SR(0)
    );
\out_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(5),
      Q => \^out_data\(4),
      R => SR(0)
    );
\out_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(6),
      Q => \^out_data\(5),
      R => SR(0)
    );
\out_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(7),
      Q => \^out_data\(6),
      R => SR(0)
    );
\out_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(8),
      Q => \^out_data\(7),
      R => SR(0)
    );
\out_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(9),
      Q => \^out_data\(8),
      R => SR(0)
    );
\prev_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(0),
      Q => \prev_data_reg[21]_0\(0),
      R => SR(0)
    );
\prev_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(10),
      Q => \prev_data_reg[21]_0\(10),
      R => SR(0)
    );
\prev_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(11),
      Q => \prev_data_reg[21]_0\(11),
      R => SR(0)
    );
\prev_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(12),
      Q => \prev_data_reg[21]_0\(12),
      R => SR(0)
    );
\prev_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(13),
      Q => \prev_data_reg[21]_0\(13),
      R => SR(0)
    );
\prev_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(14),
      Q => \prev_data_reg[21]_0\(14),
      R => SR(0)
    );
\prev_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(15),
      Q => \prev_data_reg[21]_0\(15),
      R => SR(0)
    );
\prev_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(16),
      Q => \prev_data_reg[21]_0\(16),
      R => SR(0)
    );
\prev_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(17),
      Q => \prev_data_reg[21]_0\(17),
      R => SR(0)
    );
\prev_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(18),
      Q => \prev_data_reg[21]_0\(18),
      R => SR(0)
    );
\prev_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(19),
      Q => \prev_data_reg[21]_0\(19),
      R => SR(0)
    );
\prev_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(1),
      Q => \prev_data_reg[21]_0\(1),
      R => SR(0)
    );
\prev_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(20),
      Q => \prev_data_reg[21]_0\(20),
      R => SR(0)
    );
\prev_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(21),
      Q => \prev_data_reg[21]_0\(21),
      R => SR(0)
    );
\prev_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(2),
      Q => \prev_data_reg[21]_0\(2),
      R => SR(0)
    );
\prev_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(3),
      Q => \prev_data_reg[21]_0\(3),
      R => SR(0)
    );
\prev_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(4),
      Q => \prev_data_reg[21]_0\(4),
      R => SR(0)
    );
\prev_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(5),
      Q => \prev_data_reg[21]_0\(5),
      R => SR(0)
    );
\prev_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(6),
      Q => \prev_data_reg[21]_0\(6),
      R => SR(0)
    );
\prev_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(7),
      Q => \prev_data_reg[21]_0\(7),
      R => SR(0)
    );
\prev_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(8),
      Q => \prev_data_reg[21]_0\(8),
      R => SR(0)
    );
\prev_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(9),
      Q => \prev_data_reg[21]_0\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_wf_proc_0_1_cic_comb__parameterized0_6\ is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \out_data_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[20]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[21]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \prev_data_reg[21]_0\ : out STD_LOGIC_VECTOR ( 21 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    cic_reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 21 downto 0 );
    in_aclk : in STD_LOGIC;
    \out_data_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[21]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_wf_proc_0_1_cic_comb__parameterized0_6\ : entity is "cic_comb";
end \design_1_wf_proc_0_1_cic_comb__parameterized0_6\;

architecture STRUCTURE of \design_1_wf_proc_0_1_cic_comb__parameterized0_6\ is
  signal \^out_data\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal out_data0 : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal \out_data0_carry__0_n_0\ : STD_LOGIC;
  signal \out_data0_carry__0_n_1\ : STD_LOGIC;
  signal \out_data0_carry__0_n_2\ : STD_LOGIC;
  signal \out_data0_carry__0_n_3\ : STD_LOGIC;
  signal \out_data0_carry__1_n_0\ : STD_LOGIC;
  signal \out_data0_carry__1_n_1\ : STD_LOGIC;
  signal \out_data0_carry__1_n_2\ : STD_LOGIC;
  signal \out_data0_carry__1_n_3\ : STD_LOGIC;
  signal \out_data0_carry__2_n_0\ : STD_LOGIC;
  signal \out_data0_carry__2_n_1\ : STD_LOGIC;
  signal \out_data0_carry__2_n_2\ : STD_LOGIC;
  signal \out_data0_carry__2_n_3\ : STD_LOGIC;
  signal \out_data0_carry__3_n_0\ : STD_LOGIC;
  signal \out_data0_carry__3_n_1\ : STD_LOGIC;
  signal \out_data0_carry__3_n_2\ : STD_LOGIC;
  signal \out_data0_carry__3_n_3\ : STD_LOGIC;
  signal \out_data0_carry__4_n_3\ : STD_LOGIC;
  signal out_data0_carry_n_0 : STD_LOGIC;
  signal out_data0_carry_n_1 : STD_LOGIC;
  signal out_data0_carry_n_2 : STD_LOGIC;
  signal out_data0_carry_n_3 : STD_LOGIC;
  signal NLW_out_data0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_out_data0_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_data0_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of out_data0_carry : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__4\ : label is 35;
begin
  out_data(20 downto 0) <= \^out_data\(20 downto 0);
out_data0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out_data0_carry_n_0,
      CO(2) => out_data0_carry_n_1,
      CO(1) => out_data0_carry_n_2,
      CO(0) => out_data0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => D(3 downto 0),
      O(3 downto 1) => out_data0(3 downto 1),
      O(0) => NLW_out_data0_carry_O_UNCONNECTED(0),
      S(3 downto 0) => \out_data_reg[3]_0\(3 downto 0)
    );
\out_data0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => out_data0_carry_n_0,
      CO(3) => \out_data0_carry__0_n_0\,
      CO(2) => \out_data0_carry__0_n_1\,
      CO(1) => \out_data0_carry__0_n_2\,
      CO(0) => \out_data0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => D(7 downto 4),
      O(3 downto 0) => out_data0(7 downto 4),
      S(3 downto 0) => \out_data_reg[7]_0\(3 downto 0)
    );
\out_data0_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(7),
      I1 => Q(7),
      O => \out_data_reg[8]_0\(3)
    );
\out_data0_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(6),
      I1 => Q(6),
      O => \out_data_reg[8]_0\(2)
    );
\out_data0_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(5),
      I1 => Q(5),
      O => \out_data_reg[8]_0\(1)
    );
\out_data0_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(4),
      I1 => Q(4),
      O => \out_data_reg[8]_0\(0)
    );
\out_data0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__0_n_0\,
      CO(3) => \out_data0_carry__1_n_0\,
      CO(2) => \out_data0_carry__1_n_1\,
      CO(1) => \out_data0_carry__1_n_2\,
      CO(0) => \out_data0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => D(11 downto 8),
      O(3 downto 0) => out_data0(11 downto 8),
      S(3 downto 0) => \out_data_reg[11]_0\(3 downto 0)
    );
\out_data0_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(11),
      I1 => Q(11),
      O => \out_data_reg[12]_0\(3)
    );
\out_data0_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(10),
      I1 => Q(10),
      O => \out_data_reg[12]_0\(2)
    );
\out_data0_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(9),
      I1 => Q(9),
      O => \out_data_reg[12]_0\(1)
    );
\out_data0_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(8),
      I1 => Q(8),
      O => \out_data_reg[12]_0\(0)
    );
\out_data0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__1_n_0\,
      CO(3) => \out_data0_carry__2_n_0\,
      CO(2) => \out_data0_carry__2_n_1\,
      CO(1) => \out_data0_carry__2_n_2\,
      CO(0) => \out_data0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => D(15 downto 12),
      O(3 downto 0) => out_data0(15 downto 12),
      S(3 downto 0) => \out_data_reg[15]_0\(3 downto 0)
    );
\out_data0_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(15),
      I1 => Q(15),
      O => \out_data_reg[16]_0\(3)
    );
\out_data0_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(14),
      I1 => Q(14),
      O => \out_data_reg[16]_0\(2)
    );
\out_data0_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(13),
      I1 => Q(13),
      O => \out_data_reg[16]_0\(1)
    );
\out_data0_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(12),
      I1 => Q(12),
      O => \out_data_reg[16]_0\(0)
    );
\out_data0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__2_n_0\,
      CO(3) => \out_data0_carry__3_n_0\,
      CO(2) => \out_data0_carry__3_n_1\,
      CO(1) => \out_data0_carry__3_n_2\,
      CO(0) => \out_data0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => D(19 downto 16),
      O(3 downto 0) => out_data0(19 downto 16),
      S(3 downto 0) => \out_data_reg[19]_0\(3 downto 0)
    );
\out_data0_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(19),
      I1 => Q(19),
      O => \out_data_reg[20]_0\(3)
    );
\out_data0_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(18),
      I1 => Q(18),
      O => \out_data_reg[20]_0\(2)
    );
\out_data0_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(17),
      I1 => Q(17),
      O => \out_data_reg[20]_0\(1)
    );
\out_data0_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(16),
      I1 => Q(16),
      O => \out_data_reg[20]_0\(0)
    );
\out_data0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__3_n_0\,
      CO(3 downto 1) => \NLW_out_data0_carry__4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \out_data0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => D(20),
      O(3 downto 2) => \NLW_out_data0_carry__4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => out_data0(21 downto 20),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \out_data_reg[21]_1\(1 downto 0)
    );
\out_data0_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(20),
      I1 => Q(20),
      O => \out_data_reg[21]_0\(0)
    );
\out_data0_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(3),
      I1 => Q(3),
      O => S(3)
    );
\out_data0_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(2),
      I1 => Q(2),
      O => S(2)
    );
\out_data0_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(1),
      I1 => Q(1),
      O => S(1)
    );
\out_data0_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(0),
      I1 => Q(0),
      O => S(0)
    );
\out_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(10),
      Q => \^out_data\(9),
      R => cic_reset
    );
\out_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(11),
      Q => \^out_data\(10),
      R => cic_reset
    );
\out_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(12),
      Q => \^out_data\(11),
      R => cic_reset
    );
\out_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(13),
      Q => \^out_data\(12),
      R => cic_reset
    );
\out_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(14),
      Q => \^out_data\(13),
      R => cic_reset
    );
\out_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(15),
      Q => \^out_data\(14),
      R => cic_reset
    );
\out_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(16),
      Q => \^out_data\(15),
      R => cic_reset
    );
\out_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(17),
      Q => \^out_data\(16),
      R => cic_reset
    );
\out_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(18),
      Q => \^out_data\(17),
      R => cic_reset
    );
\out_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(19),
      Q => \^out_data\(18),
      R => cic_reset
    );
\out_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(1),
      Q => \^out_data\(0),
      R => cic_reset
    );
\out_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(20),
      Q => \^out_data\(19),
      R => cic_reset
    );
\out_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(21),
      Q => \^out_data\(20),
      R => cic_reset
    );
\out_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(2),
      Q => \^out_data\(1),
      R => cic_reset
    );
\out_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(3),
      Q => \^out_data\(2),
      R => cic_reset
    );
\out_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(4),
      Q => \^out_data\(3),
      R => cic_reset
    );
\out_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(5),
      Q => \^out_data\(4),
      R => cic_reset
    );
\out_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(6),
      Q => \^out_data\(5),
      R => cic_reset
    );
\out_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(7),
      Q => \^out_data\(6),
      R => cic_reset
    );
\out_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(8),
      Q => \^out_data\(7),
      R => cic_reset
    );
\out_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(9),
      Q => \^out_data\(8),
      R => cic_reset
    );
\prev_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(0),
      Q => \prev_data_reg[21]_0\(0),
      R => cic_reset
    );
\prev_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(10),
      Q => \prev_data_reg[21]_0\(10),
      R => cic_reset
    );
\prev_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(11),
      Q => \prev_data_reg[21]_0\(11),
      R => cic_reset
    );
\prev_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(12),
      Q => \prev_data_reg[21]_0\(12),
      R => cic_reset
    );
\prev_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(13),
      Q => \prev_data_reg[21]_0\(13),
      R => cic_reset
    );
\prev_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(14),
      Q => \prev_data_reg[21]_0\(14),
      R => cic_reset
    );
\prev_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(15),
      Q => \prev_data_reg[21]_0\(15),
      R => cic_reset
    );
\prev_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(16),
      Q => \prev_data_reg[21]_0\(16),
      R => cic_reset
    );
\prev_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(17),
      Q => \prev_data_reg[21]_0\(17),
      R => cic_reset
    );
\prev_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(18),
      Q => \prev_data_reg[21]_0\(18),
      R => cic_reset
    );
\prev_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(19),
      Q => \prev_data_reg[21]_0\(19),
      R => cic_reset
    );
\prev_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(1),
      Q => \prev_data_reg[21]_0\(1),
      R => cic_reset
    );
\prev_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(20),
      Q => \prev_data_reg[21]_0\(20),
      R => cic_reset
    );
\prev_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(21),
      Q => \prev_data_reg[21]_0\(21),
      R => cic_reset
    );
\prev_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(2),
      Q => \prev_data_reg[21]_0\(2),
      R => cic_reset
    );
\prev_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(3),
      Q => \prev_data_reg[21]_0\(3),
      R => cic_reset
    );
\prev_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(4),
      Q => \prev_data_reg[21]_0\(4),
      R => cic_reset
    );
\prev_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(5),
      Q => \prev_data_reg[21]_0\(5),
      R => cic_reset
    );
\prev_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(6),
      Q => \prev_data_reg[21]_0\(6),
      R => cic_reset
    );
\prev_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(7),
      Q => \prev_data_reg[21]_0\(7),
      R => cic_reset
    );
\prev_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(8),
      Q => \prev_data_reg[21]_0\(8),
      R => cic_reset
    );
\prev_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(9),
      Q => \prev_data_reg[21]_0\(9),
      R => cic_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_wf_proc_0_1_cic_comb__parameterized1\ is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \out_data_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[20]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \prev_data_reg[20]_0\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 20 downto 0 );
    in_aclk : in STD_LOGIC;
    \out_data_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[20]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_wf_proc_0_1_cic_comb__parameterized1\ : entity is "cic_comb";
end \design_1_wf_proc_0_1_cic_comb__parameterized1\;

architecture STRUCTURE of \design_1_wf_proc_0_1_cic_comb__parameterized1\ is
  signal \^out_data\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal out_data0 : STD_LOGIC_VECTOR ( 20 downto 1 );
  signal \out_data0_carry__0_n_0\ : STD_LOGIC;
  signal \out_data0_carry__0_n_1\ : STD_LOGIC;
  signal \out_data0_carry__0_n_2\ : STD_LOGIC;
  signal \out_data0_carry__0_n_3\ : STD_LOGIC;
  signal \out_data0_carry__1_n_0\ : STD_LOGIC;
  signal \out_data0_carry__1_n_1\ : STD_LOGIC;
  signal \out_data0_carry__1_n_2\ : STD_LOGIC;
  signal \out_data0_carry__1_n_3\ : STD_LOGIC;
  signal \out_data0_carry__2_n_0\ : STD_LOGIC;
  signal \out_data0_carry__2_n_1\ : STD_LOGIC;
  signal \out_data0_carry__2_n_2\ : STD_LOGIC;
  signal \out_data0_carry__2_n_3\ : STD_LOGIC;
  signal \out_data0_carry__3_n_0\ : STD_LOGIC;
  signal \out_data0_carry__3_n_1\ : STD_LOGIC;
  signal \out_data0_carry__3_n_2\ : STD_LOGIC;
  signal \out_data0_carry__3_n_3\ : STD_LOGIC;
  signal out_data0_carry_n_0 : STD_LOGIC;
  signal out_data0_carry_n_1 : STD_LOGIC;
  signal out_data0_carry_n_2 : STD_LOGIC;
  signal out_data0_carry_n_3 : STD_LOGIC;
  signal NLW_out_data0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_out_data0_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_data0_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of out_data0_carry : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__4\ : label is 35;
begin
  out_data(19 downto 0) <= \^out_data\(19 downto 0);
out_data0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out_data0_carry_n_0,
      CO(2) => out_data0_carry_n_1,
      CO(1) => out_data0_carry_n_2,
      CO(0) => out_data0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => D(3 downto 0),
      O(3 downto 1) => out_data0(3 downto 1),
      O(0) => NLW_out_data0_carry_O_UNCONNECTED(0),
      S(3 downto 0) => \out_data_reg[3]_0\(3 downto 0)
    );
\out_data0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => out_data0_carry_n_0,
      CO(3) => \out_data0_carry__0_n_0\,
      CO(2) => \out_data0_carry__0_n_1\,
      CO(1) => \out_data0_carry__0_n_2\,
      CO(0) => \out_data0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => D(7 downto 4),
      O(3 downto 0) => out_data0(7 downto 4),
      S(3 downto 0) => \out_data_reg[7]_0\(3 downto 0)
    );
\out_data0_carry__0_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(7),
      I1 => Q(7),
      O => \out_data_reg[8]_0\(3)
    );
\out_data0_carry__0_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(6),
      I1 => Q(6),
      O => \out_data_reg[8]_0\(2)
    );
\out_data0_carry__0_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(5),
      I1 => Q(5),
      O => \out_data_reg[8]_0\(1)
    );
\out_data0_carry__0_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(4),
      I1 => Q(4),
      O => \out_data_reg[8]_0\(0)
    );
\out_data0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__0_n_0\,
      CO(3) => \out_data0_carry__1_n_0\,
      CO(2) => \out_data0_carry__1_n_1\,
      CO(1) => \out_data0_carry__1_n_2\,
      CO(0) => \out_data0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => D(11 downto 8),
      O(3 downto 0) => out_data0(11 downto 8),
      S(3 downto 0) => \out_data_reg[11]_0\(3 downto 0)
    );
\out_data0_carry__1_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(11),
      I1 => Q(11),
      O => \out_data_reg[12]_0\(3)
    );
\out_data0_carry__1_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(10),
      I1 => Q(10),
      O => \out_data_reg[12]_0\(2)
    );
\out_data0_carry__1_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(9),
      I1 => Q(9),
      O => \out_data_reg[12]_0\(1)
    );
\out_data0_carry__1_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(8),
      I1 => Q(8),
      O => \out_data_reg[12]_0\(0)
    );
\out_data0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__1_n_0\,
      CO(3) => \out_data0_carry__2_n_0\,
      CO(2) => \out_data0_carry__2_n_1\,
      CO(1) => \out_data0_carry__2_n_2\,
      CO(0) => \out_data0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => D(15 downto 12),
      O(3 downto 0) => out_data0(15 downto 12),
      S(3 downto 0) => \out_data_reg[15]_0\(3 downto 0)
    );
\out_data0_carry__2_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(15),
      I1 => Q(15),
      O => \out_data_reg[16]_0\(3)
    );
\out_data0_carry__2_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(14),
      I1 => Q(14),
      O => \out_data_reg[16]_0\(2)
    );
\out_data0_carry__2_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(13),
      I1 => Q(13),
      O => \out_data_reg[16]_0\(1)
    );
\out_data0_carry__2_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(12),
      I1 => Q(12),
      O => \out_data_reg[16]_0\(0)
    );
\out_data0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__2_n_0\,
      CO(3) => \out_data0_carry__3_n_0\,
      CO(2) => \out_data0_carry__3_n_1\,
      CO(1) => \out_data0_carry__3_n_2\,
      CO(0) => \out_data0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => D(19 downto 16),
      O(3 downto 0) => out_data0(19 downto 16),
      S(3 downto 0) => \out_data_reg[19]_0\(3 downto 0)
    );
\out_data0_carry__3_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(19),
      I1 => Q(19),
      O => \out_data_reg[20]_0\(3)
    );
\out_data0_carry__3_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(18),
      I1 => Q(18),
      O => \out_data_reg[20]_0\(2)
    );
\out_data0_carry__3_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(17),
      I1 => Q(17),
      O => \out_data_reg[20]_0\(1)
    );
\out_data0_carry__3_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(16),
      I1 => Q(16),
      O => \out_data_reg[20]_0\(0)
    );
\out_data0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__3_n_0\,
      CO(3 downto 0) => \NLW_out_data0_carry__4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_out_data0_carry__4_O_UNCONNECTED\(3 downto 1),
      O(0) => out_data0(20),
      S(3 downto 1) => B"000",
      S(0) => \out_data_reg[20]_1\(0)
    );
\out_data0_carry_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(3),
      I1 => Q(3),
      O => S(3)
    );
\out_data0_carry_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(2),
      I1 => Q(2),
      O => S(2)
    );
\out_data0_carry_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(1),
      I1 => Q(1),
      O => S(1)
    );
\out_data0_carry_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(0),
      I1 => Q(0),
      O => S(0)
    );
\out_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(10),
      Q => \^out_data\(9),
      R => SR(0)
    );
\out_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(11),
      Q => \^out_data\(10),
      R => SR(0)
    );
\out_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(12),
      Q => \^out_data\(11),
      R => SR(0)
    );
\out_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(13),
      Q => \^out_data\(12),
      R => SR(0)
    );
\out_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(14),
      Q => \^out_data\(13),
      R => SR(0)
    );
\out_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(15),
      Q => \^out_data\(14),
      R => SR(0)
    );
\out_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(16),
      Q => \^out_data\(15),
      R => SR(0)
    );
\out_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(17),
      Q => \^out_data\(16),
      R => SR(0)
    );
\out_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(18),
      Q => \^out_data\(17),
      R => SR(0)
    );
\out_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(19),
      Q => \^out_data\(18),
      R => SR(0)
    );
\out_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(1),
      Q => \^out_data\(0),
      R => SR(0)
    );
\out_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(20),
      Q => \^out_data\(19),
      R => SR(0)
    );
\out_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(2),
      Q => \^out_data\(1),
      R => SR(0)
    );
\out_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(3),
      Q => \^out_data\(2),
      R => SR(0)
    );
\out_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(4),
      Q => \^out_data\(3),
      R => SR(0)
    );
\out_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(5),
      Q => \^out_data\(4),
      R => SR(0)
    );
\out_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(6),
      Q => \^out_data\(5),
      R => SR(0)
    );
\out_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(7),
      Q => \^out_data\(6),
      R => SR(0)
    );
\out_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(8),
      Q => \^out_data\(7),
      R => SR(0)
    );
\out_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(9),
      Q => \^out_data\(8),
      R => SR(0)
    );
\prev_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(0),
      Q => \prev_data_reg[20]_0\(0),
      R => SR(0)
    );
\prev_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(10),
      Q => \prev_data_reg[20]_0\(10),
      R => SR(0)
    );
\prev_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(11),
      Q => \prev_data_reg[20]_0\(11),
      R => SR(0)
    );
\prev_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(12),
      Q => \prev_data_reg[20]_0\(12),
      R => SR(0)
    );
\prev_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(13),
      Q => \prev_data_reg[20]_0\(13),
      R => SR(0)
    );
\prev_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(14),
      Q => \prev_data_reg[20]_0\(14),
      R => SR(0)
    );
\prev_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(15),
      Q => \prev_data_reg[20]_0\(15),
      R => SR(0)
    );
\prev_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(16),
      Q => \prev_data_reg[20]_0\(16),
      R => SR(0)
    );
\prev_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(17),
      Q => \prev_data_reg[20]_0\(17),
      R => SR(0)
    );
\prev_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(18),
      Q => \prev_data_reg[20]_0\(18),
      R => SR(0)
    );
\prev_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(19),
      Q => \prev_data_reg[20]_0\(19),
      R => SR(0)
    );
\prev_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(1),
      Q => \prev_data_reg[20]_0\(1),
      R => SR(0)
    );
\prev_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(20),
      Q => \prev_data_reg[20]_0\(20),
      R => SR(0)
    );
\prev_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(2),
      Q => \prev_data_reg[20]_0\(2),
      R => SR(0)
    );
\prev_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(3),
      Q => \prev_data_reg[20]_0\(3),
      R => SR(0)
    );
\prev_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(4),
      Q => \prev_data_reg[20]_0\(4),
      R => SR(0)
    );
\prev_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(5),
      Q => \prev_data_reg[20]_0\(5),
      R => SR(0)
    );
\prev_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(6),
      Q => \prev_data_reg[20]_0\(6),
      R => SR(0)
    );
\prev_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(7),
      Q => \prev_data_reg[20]_0\(7),
      R => SR(0)
    );
\prev_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(8),
      Q => \prev_data_reg[20]_0\(8),
      R => SR(0)
    );
\prev_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(9),
      Q => \prev_data_reg[20]_0\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_wf_proc_0_1_cic_comb__parameterized1_7\ is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \out_data_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[20]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \prev_data_reg[20]_0\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    cic_reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 20 downto 0 );
    in_aclk : in STD_LOGIC;
    \out_data_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[20]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_wf_proc_0_1_cic_comb__parameterized1_7\ : entity is "cic_comb";
end \design_1_wf_proc_0_1_cic_comb__parameterized1_7\;

architecture STRUCTURE of \design_1_wf_proc_0_1_cic_comb__parameterized1_7\ is
  signal \^out_data\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal out_data0 : STD_LOGIC_VECTOR ( 20 downto 1 );
  signal \out_data0_carry__0_n_0\ : STD_LOGIC;
  signal \out_data0_carry__0_n_1\ : STD_LOGIC;
  signal \out_data0_carry__0_n_2\ : STD_LOGIC;
  signal \out_data0_carry__0_n_3\ : STD_LOGIC;
  signal \out_data0_carry__1_n_0\ : STD_LOGIC;
  signal \out_data0_carry__1_n_1\ : STD_LOGIC;
  signal \out_data0_carry__1_n_2\ : STD_LOGIC;
  signal \out_data0_carry__1_n_3\ : STD_LOGIC;
  signal \out_data0_carry__2_n_0\ : STD_LOGIC;
  signal \out_data0_carry__2_n_1\ : STD_LOGIC;
  signal \out_data0_carry__2_n_2\ : STD_LOGIC;
  signal \out_data0_carry__2_n_3\ : STD_LOGIC;
  signal \out_data0_carry__3_n_0\ : STD_LOGIC;
  signal \out_data0_carry__3_n_1\ : STD_LOGIC;
  signal \out_data0_carry__3_n_2\ : STD_LOGIC;
  signal \out_data0_carry__3_n_3\ : STD_LOGIC;
  signal out_data0_carry_n_0 : STD_LOGIC;
  signal out_data0_carry_n_1 : STD_LOGIC;
  signal out_data0_carry_n_2 : STD_LOGIC;
  signal out_data0_carry_n_3 : STD_LOGIC;
  signal NLW_out_data0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_out_data0_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_data0_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of out_data0_carry : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__4\ : label is 35;
begin
  out_data(19 downto 0) <= \^out_data\(19 downto 0);
out_data0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out_data0_carry_n_0,
      CO(2) => out_data0_carry_n_1,
      CO(1) => out_data0_carry_n_2,
      CO(0) => out_data0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => D(3 downto 0),
      O(3 downto 1) => out_data0(3 downto 1),
      O(0) => NLW_out_data0_carry_O_UNCONNECTED(0),
      S(3 downto 0) => \out_data_reg[3]_0\(3 downto 0)
    );
\out_data0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => out_data0_carry_n_0,
      CO(3) => \out_data0_carry__0_n_0\,
      CO(2) => \out_data0_carry__0_n_1\,
      CO(1) => \out_data0_carry__0_n_2\,
      CO(0) => \out_data0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => D(7 downto 4),
      O(3 downto 0) => out_data0(7 downto 4),
      S(3 downto 0) => \out_data_reg[7]_0\(3 downto 0)
    );
\out_data0_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(7),
      I1 => Q(7),
      O => \out_data_reg[8]_0\(3)
    );
\out_data0_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(6),
      I1 => Q(6),
      O => \out_data_reg[8]_0\(2)
    );
\out_data0_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(5),
      I1 => Q(5),
      O => \out_data_reg[8]_0\(1)
    );
\out_data0_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(4),
      I1 => Q(4),
      O => \out_data_reg[8]_0\(0)
    );
\out_data0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__0_n_0\,
      CO(3) => \out_data0_carry__1_n_0\,
      CO(2) => \out_data0_carry__1_n_1\,
      CO(1) => \out_data0_carry__1_n_2\,
      CO(0) => \out_data0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => D(11 downto 8),
      O(3 downto 0) => out_data0(11 downto 8),
      S(3 downto 0) => \out_data_reg[11]_0\(3 downto 0)
    );
\out_data0_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(11),
      I1 => Q(11),
      O => \out_data_reg[12]_0\(3)
    );
\out_data0_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(10),
      I1 => Q(10),
      O => \out_data_reg[12]_0\(2)
    );
\out_data0_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(9),
      I1 => Q(9),
      O => \out_data_reg[12]_0\(1)
    );
\out_data0_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(8),
      I1 => Q(8),
      O => \out_data_reg[12]_0\(0)
    );
\out_data0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__1_n_0\,
      CO(3) => \out_data0_carry__2_n_0\,
      CO(2) => \out_data0_carry__2_n_1\,
      CO(1) => \out_data0_carry__2_n_2\,
      CO(0) => \out_data0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => D(15 downto 12),
      O(3 downto 0) => out_data0(15 downto 12),
      S(3 downto 0) => \out_data_reg[15]_0\(3 downto 0)
    );
\out_data0_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(15),
      I1 => Q(15),
      O => \out_data_reg[16]_0\(3)
    );
\out_data0_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(14),
      I1 => Q(14),
      O => \out_data_reg[16]_0\(2)
    );
\out_data0_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(13),
      I1 => Q(13),
      O => \out_data_reg[16]_0\(1)
    );
\out_data0_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(12),
      I1 => Q(12),
      O => \out_data_reg[16]_0\(0)
    );
\out_data0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__2_n_0\,
      CO(3) => \out_data0_carry__3_n_0\,
      CO(2) => \out_data0_carry__3_n_1\,
      CO(1) => \out_data0_carry__3_n_2\,
      CO(0) => \out_data0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => D(19 downto 16),
      O(3 downto 0) => out_data0(19 downto 16),
      S(3 downto 0) => \out_data_reg[19]_0\(3 downto 0)
    );
\out_data0_carry__3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(19),
      I1 => Q(19),
      O => \out_data_reg[20]_0\(3)
    );
\out_data0_carry__3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(18),
      I1 => Q(18),
      O => \out_data_reg[20]_0\(2)
    );
\out_data0_carry__3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(17),
      I1 => Q(17),
      O => \out_data_reg[20]_0\(1)
    );
\out_data0_carry__3_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(16),
      I1 => Q(16),
      O => \out_data_reg[20]_0\(0)
    );
\out_data0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__3_n_0\,
      CO(3 downto 0) => \NLW_out_data0_carry__4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_out_data0_carry__4_O_UNCONNECTED\(3 downto 1),
      O(0) => out_data0(20),
      S(3 downto 1) => B"000",
      S(0) => \out_data_reg[20]_1\(0)
    );
\out_data0_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(3),
      I1 => Q(3),
      O => S(3)
    );
\out_data0_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(2),
      I1 => Q(2),
      O => S(2)
    );
\out_data0_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(1),
      I1 => Q(1),
      O => S(1)
    );
\out_data0_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(0),
      I1 => Q(0),
      O => S(0)
    );
\out_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(10),
      Q => \^out_data\(9),
      R => cic_reset
    );
\out_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(11),
      Q => \^out_data\(10),
      R => cic_reset
    );
\out_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(12),
      Q => \^out_data\(11),
      R => cic_reset
    );
\out_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(13),
      Q => \^out_data\(12),
      R => cic_reset
    );
\out_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(14),
      Q => \^out_data\(13),
      R => cic_reset
    );
\out_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(15),
      Q => \^out_data\(14),
      R => cic_reset
    );
\out_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(16),
      Q => \^out_data\(15),
      R => cic_reset
    );
\out_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(17),
      Q => \^out_data\(16),
      R => cic_reset
    );
\out_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(18),
      Q => \^out_data\(17),
      R => cic_reset
    );
\out_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(19),
      Q => \^out_data\(18),
      R => cic_reset
    );
\out_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(1),
      Q => \^out_data\(0),
      R => cic_reset
    );
\out_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(20),
      Q => \^out_data\(19),
      R => cic_reset
    );
\out_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(2),
      Q => \^out_data\(1),
      R => cic_reset
    );
\out_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(3),
      Q => \^out_data\(2),
      R => cic_reset
    );
\out_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(4),
      Q => \^out_data\(3),
      R => cic_reset
    );
\out_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(5),
      Q => \^out_data\(4),
      R => cic_reset
    );
\out_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(6),
      Q => \^out_data\(5),
      R => cic_reset
    );
\out_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(7),
      Q => \^out_data\(6),
      R => cic_reset
    );
\out_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(8),
      Q => \^out_data\(7),
      R => cic_reset
    );
\out_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(9),
      Q => \^out_data\(8),
      R => cic_reset
    );
\prev_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(0),
      Q => \prev_data_reg[20]_0\(0),
      R => cic_reset
    );
\prev_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(10),
      Q => \prev_data_reg[20]_0\(10),
      R => cic_reset
    );
\prev_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(11),
      Q => \prev_data_reg[20]_0\(11),
      R => cic_reset
    );
\prev_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(12),
      Q => \prev_data_reg[20]_0\(12),
      R => cic_reset
    );
\prev_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(13),
      Q => \prev_data_reg[20]_0\(13),
      R => cic_reset
    );
\prev_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(14),
      Q => \prev_data_reg[20]_0\(14),
      R => cic_reset
    );
\prev_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(15),
      Q => \prev_data_reg[20]_0\(15),
      R => cic_reset
    );
\prev_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(16),
      Q => \prev_data_reg[20]_0\(16),
      R => cic_reset
    );
\prev_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(17),
      Q => \prev_data_reg[20]_0\(17),
      R => cic_reset
    );
\prev_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(18),
      Q => \prev_data_reg[20]_0\(18),
      R => cic_reset
    );
\prev_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(19),
      Q => \prev_data_reg[20]_0\(19),
      R => cic_reset
    );
\prev_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(1),
      Q => \prev_data_reg[20]_0\(1),
      R => cic_reset
    );
\prev_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(20),
      Q => \prev_data_reg[20]_0\(20),
      R => cic_reset
    );
\prev_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(2),
      Q => \prev_data_reg[20]_0\(2),
      R => cic_reset
    );
\prev_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(3),
      Q => \prev_data_reg[20]_0\(3),
      R => cic_reset
    );
\prev_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(4),
      Q => \prev_data_reg[20]_0\(4),
      R => cic_reset
    );
\prev_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(5),
      Q => \prev_data_reg[20]_0\(5),
      R => cic_reset
    );
\prev_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(6),
      Q => \prev_data_reg[20]_0\(6),
      R => cic_reset
    );
\prev_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(7),
      Q => \prev_data_reg[20]_0\(7),
      R => cic_reset
    );
\prev_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(8),
      Q => \prev_data_reg[20]_0\(8),
      R => cic_reset
    );
\prev_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(9),
      Q => \prev_data_reg[20]_0\(9),
      R => cic_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_wf_proc_0_1_cic_comb__parameterized2\ is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \out_data_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \prev_data_reg[19]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 19 downto 0 );
    in_aclk : in STD_LOGIC;
    \out_data_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_wf_proc_0_1_cic_comb__parameterized2\ : entity is "cic_comb";
end \design_1_wf_proc_0_1_cic_comb__parameterized2\;

architecture STRUCTURE of \design_1_wf_proc_0_1_cic_comb__parameterized2\ is
  signal \^out_data\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal out_data0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \out_data0_carry__0_n_0\ : STD_LOGIC;
  signal \out_data0_carry__0_n_1\ : STD_LOGIC;
  signal \out_data0_carry__0_n_2\ : STD_LOGIC;
  signal \out_data0_carry__0_n_3\ : STD_LOGIC;
  signal \out_data0_carry__1_n_0\ : STD_LOGIC;
  signal \out_data0_carry__1_n_1\ : STD_LOGIC;
  signal \out_data0_carry__1_n_2\ : STD_LOGIC;
  signal \out_data0_carry__1_n_3\ : STD_LOGIC;
  signal \out_data0_carry__2_n_0\ : STD_LOGIC;
  signal \out_data0_carry__2_n_1\ : STD_LOGIC;
  signal \out_data0_carry__2_n_2\ : STD_LOGIC;
  signal \out_data0_carry__2_n_3\ : STD_LOGIC;
  signal \out_data0_carry__3_n_1\ : STD_LOGIC;
  signal \out_data0_carry__3_n_2\ : STD_LOGIC;
  signal \out_data0_carry__3_n_3\ : STD_LOGIC;
  signal out_data0_carry_n_0 : STD_LOGIC;
  signal out_data0_carry_n_1 : STD_LOGIC;
  signal out_data0_carry_n_2 : STD_LOGIC;
  signal out_data0_carry_n_3 : STD_LOGIC;
  signal \NLW_out_data0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of out_data0_carry : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__3\ : label is 35;
begin
  out_data(19 downto 0) <= \^out_data\(19 downto 0);
out_data0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out_data0_carry_n_0,
      CO(2) => out_data0_carry_n_1,
      CO(1) => out_data0_carry_n_2,
      CO(0) => out_data0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => D(3 downto 0),
      O(3 downto 0) => out_data0(3 downto 0),
      S(3 downto 0) => \out_data_reg[3]_0\(3 downto 0)
    );
\out_data0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => out_data0_carry_n_0,
      CO(3) => \out_data0_carry__0_n_0\,
      CO(2) => \out_data0_carry__0_n_1\,
      CO(1) => \out_data0_carry__0_n_2\,
      CO(0) => \out_data0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => D(7 downto 4),
      O(3 downto 0) => out_data0(7 downto 4),
      S(3 downto 0) => \out_data_reg[7]_1\(3 downto 0)
    );
\out_data0_carry__0_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(7),
      I1 => Q(7),
      O => \out_data_reg[7]_0\(3)
    );
\out_data0_carry__0_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(6),
      I1 => Q(6),
      O => \out_data_reg[7]_0\(2)
    );
\out_data0_carry__0_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(5),
      I1 => Q(5),
      O => \out_data_reg[7]_0\(1)
    );
\out_data0_carry__0_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(4),
      I1 => Q(4),
      O => \out_data_reg[7]_0\(0)
    );
\out_data0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__0_n_0\,
      CO(3) => \out_data0_carry__1_n_0\,
      CO(2) => \out_data0_carry__1_n_1\,
      CO(1) => \out_data0_carry__1_n_2\,
      CO(0) => \out_data0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => D(11 downto 8),
      O(3 downto 0) => out_data0(11 downto 8),
      S(3 downto 0) => \out_data_reg[11]_1\(3 downto 0)
    );
\out_data0_carry__1_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(11),
      I1 => Q(11),
      O => \out_data_reg[11]_0\(3)
    );
\out_data0_carry__1_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(10),
      I1 => Q(10),
      O => \out_data_reg[11]_0\(2)
    );
\out_data0_carry__1_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(9),
      I1 => Q(9),
      O => \out_data_reg[11]_0\(1)
    );
\out_data0_carry__1_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(8),
      I1 => Q(8),
      O => \out_data_reg[11]_0\(0)
    );
\out_data0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__1_n_0\,
      CO(3) => \out_data0_carry__2_n_0\,
      CO(2) => \out_data0_carry__2_n_1\,
      CO(1) => \out_data0_carry__2_n_2\,
      CO(0) => \out_data0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => D(15 downto 12),
      O(3 downto 0) => out_data0(15 downto 12),
      S(3 downto 0) => \out_data_reg[15]_1\(3 downto 0)
    );
\out_data0_carry__2_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(15),
      I1 => Q(15),
      O => \out_data_reg[15]_0\(3)
    );
\out_data0_carry__2_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(14),
      I1 => Q(14),
      O => \out_data_reg[15]_0\(2)
    );
\out_data0_carry__2_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(13),
      I1 => Q(13),
      O => \out_data_reg[15]_0\(1)
    );
\out_data0_carry__2_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(12),
      I1 => Q(12),
      O => \out_data_reg[15]_0\(0)
    );
\out_data0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__2_n_0\,
      CO(3) => \NLW_out_data0_carry__3_CO_UNCONNECTED\(3),
      CO(2) => \out_data0_carry__3_n_1\,
      CO(1) => \out_data0_carry__3_n_2\,
      CO(0) => \out_data0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => D(18 downto 16),
      O(3 downto 0) => out_data0(19 downto 16),
      S(3 downto 0) => \out_data_reg[19]_1\(3 downto 0)
    );
\out_data0_carry__3_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(19),
      I1 => Q(19),
      O => \out_data_reg[19]_0\(3)
    );
\out_data0_carry__3_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(18),
      I1 => Q(18),
      O => \out_data_reg[19]_0\(2)
    );
\out_data0_carry__3_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(17),
      I1 => Q(17),
      O => \out_data_reg[19]_0\(1)
    );
\out_data0_carry__3_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(16),
      I1 => Q(16),
      O => \out_data_reg[19]_0\(0)
    );
\out_data0_carry_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(3),
      I1 => Q(3),
      O => S(3)
    );
\out_data0_carry_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(2),
      I1 => Q(2),
      O => S(2)
    );
\out_data0_carry_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(1),
      I1 => Q(1),
      O => S(1)
    );
\out_data0_carry_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(0),
      I1 => Q(0),
      O => S(0)
    );
\out_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(0),
      Q => \^out_data\(0),
      R => SR(0)
    );
\out_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(10),
      Q => \^out_data\(10),
      R => SR(0)
    );
\out_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(11),
      Q => \^out_data\(11),
      R => SR(0)
    );
\out_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(12),
      Q => \^out_data\(12),
      R => SR(0)
    );
\out_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(13),
      Q => \^out_data\(13),
      R => SR(0)
    );
\out_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(14),
      Q => \^out_data\(14),
      R => SR(0)
    );
\out_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(15),
      Q => \^out_data\(15),
      R => SR(0)
    );
\out_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(16),
      Q => \^out_data\(16),
      R => SR(0)
    );
\out_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(17),
      Q => \^out_data\(17),
      R => SR(0)
    );
\out_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(18),
      Q => \^out_data\(18),
      R => SR(0)
    );
\out_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(19),
      Q => \^out_data\(19),
      R => SR(0)
    );
\out_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(1),
      Q => \^out_data\(1),
      R => SR(0)
    );
\out_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(2),
      Q => \^out_data\(2),
      R => SR(0)
    );
\out_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(3),
      Q => \^out_data\(3),
      R => SR(0)
    );
\out_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(4),
      Q => \^out_data\(4),
      R => SR(0)
    );
\out_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(5),
      Q => \^out_data\(5),
      R => SR(0)
    );
\out_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(6),
      Q => \^out_data\(6),
      R => SR(0)
    );
\out_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(7),
      Q => \^out_data\(7),
      R => SR(0)
    );
\out_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(8),
      Q => \^out_data\(8),
      R => SR(0)
    );
\out_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(9),
      Q => \^out_data\(9),
      R => SR(0)
    );
\prev_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(0),
      Q => \prev_data_reg[19]_0\(0),
      R => SR(0)
    );
\prev_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(10),
      Q => \prev_data_reg[19]_0\(10),
      R => SR(0)
    );
\prev_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(11),
      Q => \prev_data_reg[19]_0\(11),
      R => SR(0)
    );
\prev_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(12),
      Q => \prev_data_reg[19]_0\(12),
      R => SR(0)
    );
\prev_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(13),
      Q => \prev_data_reg[19]_0\(13),
      R => SR(0)
    );
\prev_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(14),
      Q => \prev_data_reg[19]_0\(14),
      R => SR(0)
    );
\prev_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(15),
      Q => \prev_data_reg[19]_0\(15),
      R => SR(0)
    );
\prev_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(16),
      Q => \prev_data_reg[19]_0\(16),
      R => SR(0)
    );
\prev_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(17),
      Q => \prev_data_reg[19]_0\(17),
      R => SR(0)
    );
\prev_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(18),
      Q => \prev_data_reg[19]_0\(18),
      R => SR(0)
    );
\prev_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(19),
      Q => \prev_data_reg[19]_0\(19),
      R => SR(0)
    );
\prev_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(1),
      Q => \prev_data_reg[19]_0\(1),
      R => SR(0)
    );
\prev_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(2),
      Q => \prev_data_reg[19]_0\(2),
      R => SR(0)
    );
\prev_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(3),
      Q => \prev_data_reg[19]_0\(3),
      R => SR(0)
    );
\prev_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(4),
      Q => \prev_data_reg[19]_0\(4),
      R => SR(0)
    );
\prev_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(5),
      Q => \prev_data_reg[19]_0\(5),
      R => SR(0)
    );
\prev_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(6),
      Q => \prev_data_reg[19]_0\(6),
      R => SR(0)
    );
\prev_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(7),
      Q => \prev_data_reg[19]_0\(7),
      R => SR(0)
    );
\prev_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(8),
      Q => \prev_data_reg[19]_0\(8),
      R => SR(0)
    );
\prev_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(9),
      Q => \prev_data_reg[19]_0\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_wf_proc_0_1_cic_comb__parameterized2_1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \prev_data_reg[19]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out_data_reg[0]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \prev_data_reg[19]_1\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    in_aclk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_wf_proc_0_1_cic_comb__parameterized2_1\ : entity is "cic_comb";
end \design_1_wf_proc_0_1_cic_comb__parameterized2_1\;

architecture STRUCTURE of \design_1_wf_proc_0_1_cic_comb__parameterized2_1\ is
  signal data1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal out_data0 : STD_LOGIC_VECTOR ( 19 downto 3 );
  signal \out_data0_carry__0_n_0\ : STD_LOGIC;
  signal \out_data0_carry__0_n_1\ : STD_LOGIC;
  signal \out_data0_carry__0_n_2\ : STD_LOGIC;
  signal \out_data0_carry__0_n_3\ : STD_LOGIC;
  signal \out_data0_carry__1_n_0\ : STD_LOGIC;
  signal \out_data0_carry__1_n_1\ : STD_LOGIC;
  signal \out_data0_carry__1_n_2\ : STD_LOGIC;
  signal \out_data0_carry__1_n_3\ : STD_LOGIC;
  signal \out_data0_carry__2_n_0\ : STD_LOGIC;
  signal \out_data0_carry__2_n_1\ : STD_LOGIC;
  signal \out_data0_carry__2_n_2\ : STD_LOGIC;
  signal \out_data0_carry__2_n_3\ : STD_LOGIC;
  signal \out_data0_carry__3_n_1\ : STD_LOGIC;
  signal \out_data0_carry__3_n_2\ : STD_LOGIC;
  signal \out_data0_carry__3_n_3\ : STD_LOGIC;
  signal out_data0_carry_n_0 : STD_LOGIC;
  signal out_data0_carry_n_1 : STD_LOGIC;
  signal out_data0_carry_n_2 : STD_LOGIC;
  signal out_data0_carry_n_3 : STD_LOGIC;
  signal \out_data[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_data_reg[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \out_data_reg[11]_i_2__0_n_1\ : STD_LOGIC;
  signal \out_data_reg[11]_i_2__0_n_2\ : STD_LOGIC;
  signal \out_data_reg[11]_i_2__0_n_3\ : STD_LOGIC;
  signal \out_data_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \out_data_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \out_data_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \out_data_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \out_data_reg[3]_i_2__0_n_1\ : STD_LOGIC;
  signal \out_data_reg[3]_i_2__0_n_2\ : STD_LOGIC;
  signal \out_data_reg[3]_i_2__0_n_3\ : STD_LOGIC;
  signal \out_data_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \out_data_reg[7]_i_2__0_n_1\ : STD_LOGIC;
  signal \out_data_reg[7]_i_2__0_n_2\ : STD_LOGIC;
  signal \out_data_reg[7]_i_2__0_n_3\ : STD_LOGIC;
  signal \wf1.comb5_data\ : STD_LOGIC_VECTOR ( 19 downto 3 );
  signal NLW_out_data0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_out_data0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_out_data_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of out_data0_carry : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__3\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \out_data[0]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \out_data[10]_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \out_data[11]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \out_data[12]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \out_data[13]_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \out_data[14]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \out_data[15]_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \out_data[1]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \out_data[2]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \out_data[3]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \out_data[4]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \out_data[5]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \out_data[6]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \out_data[7]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \out_data[8]_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \out_data[9]_i_1__0\ : label is "soft_lutpair23";
  attribute ADDER_THRESHOLD of \out_data_reg[11]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data_reg[15]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data_reg[3]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data_reg[7]_i_2__0\ : label is 35;
begin
out_data0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out_data0_carry_n_0,
      CO(2) => out_data0_carry_n_1,
      CO(1) => out_data0_carry_n_2,
      CO(0) => out_data0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \prev_data_reg[19]_1\(3 downto 0),
      O(3) => out_data0(3),
      O(2 downto 0) => NLW_out_data0_carry_O_UNCONNECTED(2 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\out_data0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => out_data0_carry_n_0,
      CO(3) => \out_data0_carry__0_n_0\,
      CO(2) => \out_data0_carry__0_n_1\,
      CO(1) => \out_data0_carry__0_n_2\,
      CO(0) => \out_data0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \prev_data_reg[19]_1\(7 downto 4),
      O(3 downto 0) => out_data0(7 downto 4),
      S(3 downto 0) => \out_data_reg[7]_0\(3 downto 0)
    );
\out_data0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__0_n_0\,
      CO(3) => \out_data0_carry__1_n_0\,
      CO(2) => \out_data0_carry__1_n_1\,
      CO(1) => \out_data0_carry__1_n_2\,
      CO(0) => \out_data0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \prev_data_reg[19]_1\(11 downto 8),
      O(3 downto 0) => out_data0(11 downto 8),
      S(3 downto 0) => \out_data_reg[11]_0\(3 downto 0)
    );
\out_data0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__1_n_0\,
      CO(3) => \out_data0_carry__2_n_0\,
      CO(2) => \out_data0_carry__2_n_1\,
      CO(1) => \out_data0_carry__2_n_2\,
      CO(0) => \out_data0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \prev_data_reg[19]_1\(15 downto 12),
      O(3 downto 0) => out_data0(15 downto 12),
      S(3 downto 0) => \out_data_reg[15]_0\(3 downto 0)
    );
\out_data0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__2_n_0\,
      CO(3) => \NLW_out_data0_carry__3_CO_UNCONNECTED\(3),
      CO(2) => \out_data0_carry__3_n_1\,
      CO(1) => \out_data0_carry__3_n_2\,
      CO(0) => \out_data0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \prev_data_reg[19]_1\(18 downto 16),
      O(3 downto 0) => out_data0(19 downto 16),
      S(3 downto 0) => \out_data_reg[19]_0\(3 downto 0)
    );
\out_data[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \out_data_reg[0]\,
      I2 => data1(0),
      O => D(0)
    );
\out_data[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \out_data_reg[0]\,
      I2 => data1(10),
      O => D(10)
    );
\out_data[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \out_data_reg[0]\,
      I2 => data1(11),
      O => D(11)
    );
\out_data[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \out_data_reg[0]\,
      I2 => data1(12),
      O => D(12)
    );
\out_data[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \out_data_reg[0]\,
      I2 => data1(13),
      O => D(13)
    );
\out_data[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \out_data_reg[0]\,
      I2 => data1(14),
      O => D(14)
    );
\out_data[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \out_data_reg[0]\,
      I2 => data1(15),
      O => D(15)
    );
\out_data[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \out_data_reg[0]\,
      I2 => data1(1),
      O => D(1)
    );
\out_data[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \out_data_reg[0]\,
      I2 => data1(2),
      O => D(2)
    );
\out_data[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \out_data_reg[0]\,
      I2 => data1(3),
      O => D(3)
    );
\out_data[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.comb5_data\(4),
      I1 => \wf1.comb5_data\(3),
      O => \out_data[3]_i_3__0_n_0\
    );
\out_data[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \out_data_reg[0]\,
      I2 => data1(4),
      O => D(4)
    );
\out_data[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \out_data_reg[0]\,
      I2 => data1(5),
      O => D(5)
    );
\out_data[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \out_data_reg[0]\,
      I2 => data1(6),
      O => D(6)
    );
\out_data[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \out_data_reg[0]\,
      I2 => data1(7),
      O => D(7)
    );
\out_data[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \out_data_reg[0]\,
      I2 => data1(8),
      O => D(8)
    );
\out_data[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \out_data_reg[0]\,
      I2 => data1(9),
      O => D(9)
    );
\out_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(10),
      Q => \wf1.comb5_data\(10),
      R => SR(0)
    );
\out_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(11),
      Q => \wf1.comb5_data\(11),
      R => SR(0)
    );
\out_data_reg[11]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[7]_i_2__0_n_0\,
      CO(3) => \out_data_reg[11]_i_2__0_n_0\,
      CO(2) => \out_data_reg[11]_i_2__0_n_1\,
      CO(1) => \out_data_reg[11]_i_2__0_n_2\,
      CO(0) => \out_data_reg[11]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(11 downto 8),
      S(3 downto 0) => \wf1.comb5_data\(15 downto 12)
    );
\out_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(12),
      Q => \wf1.comb5_data\(12),
      R => SR(0)
    );
\out_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(13),
      Q => \wf1.comb5_data\(13),
      R => SR(0)
    );
\out_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(14),
      Q => \wf1.comb5_data\(14),
      R => SR(0)
    );
\out_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(15),
      Q => \wf1.comb5_data\(15),
      R => SR(0)
    );
\out_data_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[11]_i_2__0_n_0\,
      CO(3) => \NLW_out_data_reg[15]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \out_data_reg[15]_i_3_n_1\,
      CO(1) => \out_data_reg[15]_i_3_n_2\,
      CO(0) => \out_data_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(15 downto 12),
      S(3 downto 0) => \wf1.comb5_data\(19 downto 16)
    );
\out_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(16),
      Q => \wf1.comb5_data\(16),
      R => SR(0)
    );
\out_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(17),
      Q => \wf1.comb5_data\(17),
      R => SR(0)
    );
\out_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(18),
      Q => \wf1.comb5_data\(18),
      R => SR(0)
    );
\out_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(19),
      Q => \wf1.comb5_data\(19),
      R => SR(0)
    );
\out_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(3),
      Q => \wf1.comb5_data\(3),
      R => SR(0)
    );
\out_data_reg[3]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_data_reg[3]_i_2__0_n_0\,
      CO(2) => \out_data_reg[3]_i_2__0_n_1\,
      CO(1) => \out_data_reg[3]_i_2__0_n_2\,
      CO(0) => \out_data_reg[3]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \wf1.comb5_data\(4),
      O(3 downto 0) => data1(3 downto 0),
      S(3 downto 1) => \wf1.comb5_data\(7 downto 5),
      S(0) => \out_data[3]_i_3__0_n_0\
    );
\out_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(4),
      Q => \wf1.comb5_data\(4),
      R => SR(0)
    );
\out_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(5),
      Q => \wf1.comb5_data\(5),
      R => SR(0)
    );
\out_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(6),
      Q => \wf1.comb5_data\(6),
      R => SR(0)
    );
\out_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(7),
      Q => \wf1.comb5_data\(7),
      R => SR(0)
    );
\out_data_reg[7]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[3]_i_2__0_n_0\,
      CO(3) => \out_data_reg[7]_i_2__0_n_0\,
      CO(2) => \out_data_reg[7]_i_2__0_n_1\,
      CO(1) => \out_data_reg[7]_i_2__0_n_2\,
      CO(0) => \out_data_reg[7]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(7 downto 4),
      S(3 downto 0) => \wf1.comb5_data\(11 downto 8)
    );
\out_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(8),
      Q => \wf1.comb5_data\(8),
      R => SR(0)
    );
\out_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(9),
      Q => \wf1.comb5_data\(9),
      R => SR(0)
    );
\prev_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(0),
      Q => \prev_data_reg[19]_0\(0),
      R => SR(0)
    );
\prev_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(10),
      Q => \prev_data_reg[19]_0\(10),
      R => SR(0)
    );
\prev_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(11),
      Q => \prev_data_reg[19]_0\(11),
      R => SR(0)
    );
\prev_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(12),
      Q => \prev_data_reg[19]_0\(12),
      R => SR(0)
    );
\prev_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(13),
      Q => \prev_data_reg[19]_0\(13),
      R => SR(0)
    );
\prev_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(14),
      Q => \prev_data_reg[19]_0\(14),
      R => SR(0)
    );
\prev_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(15),
      Q => \prev_data_reg[19]_0\(15),
      R => SR(0)
    );
\prev_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(16),
      Q => \prev_data_reg[19]_0\(16),
      R => SR(0)
    );
\prev_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(17),
      Q => \prev_data_reg[19]_0\(17),
      R => SR(0)
    );
\prev_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(18),
      Q => \prev_data_reg[19]_0\(18),
      R => SR(0)
    );
\prev_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(19),
      Q => \prev_data_reg[19]_0\(19),
      R => SR(0)
    );
\prev_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(1),
      Q => \prev_data_reg[19]_0\(1),
      R => SR(0)
    );
\prev_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(2),
      Q => \prev_data_reg[19]_0\(2),
      R => SR(0)
    );
\prev_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(3),
      Q => \prev_data_reg[19]_0\(3),
      R => SR(0)
    );
\prev_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(4),
      Q => \prev_data_reg[19]_0\(4),
      R => SR(0)
    );
\prev_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(5),
      Q => \prev_data_reg[19]_0\(5),
      R => SR(0)
    );
\prev_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(6),
      Q => \prev_data_reg[19]_0\(6),
      R => SR(0)
    );
\prev_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(7),
      Q => \prev_data_reg[19]_0\(7),
      R => SR(0)
    );
\prev_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(8),
      Q => \prev_data_reg[19]_0\(8),
      R => SR(0)
    );
\prev_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(9),
      Q => \prev_data_reg[19]_0\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_wf_proc_0_1_cic_comb__parameterized2_8\ is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \out_data_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \prev_data_reg[19]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    cic_reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 19 downto 0 );
    in_aclk : in STD_LOGIC;
    \out_data_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_wf_proc_0_1_cic_comb__parameterized2_8\ : entity is "cic_comb";
end \design_1_wf_proc_0_1_cic_comb__parameterized2_8\;

architecture STRUCTURE of \design_1_wf_proc_0_1_cic_comb__parameterized2_8\ is
  signal \^out_data\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal out_data0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \out_data0_carry__0_n_0\ : STD_LOGIC;
  signal \out_data0_carry__0_n_1\ : STD_LOGIC;
  signal \out_data0_carry__0_n_2\ : STD_LOGIC;
  signal \out_data0_carry__0_n_3\ : STD_LOGIC;
  signal \out_data0_carry__1_n_0\ : STD_LOGIC;
  signal \out_data0_carry__1_n_1\ : STD_LOGIC;
  signal \out_data0_carry__1_n_2\ : STD_LOGIC;
  signal \out_data0_carry__1_n_3\ : STD_LOGIC;
  signal \out_data0_carry__2_n_0\ : STD_LOGIC;
  signal \out_data0_carry__2_n_1\ : STD_LOGIC;
  signal \out_data0_carry__2_n_2\ : STD_LOGIC;
  signal \out_data0_carry__2_n_3\ : STD_LOGIC;
  signal \out_data0_carry__3_n_1\ : STD_LOGIC;
  signal \out_data0_carry__3_n_2\ : STD_LOGIC;
  signal \out_data0_carry__3_n_3\ : STD_LOGIC;
  signal out_data0_carry_n_0 : STD_LOGIC;
  signal out_data0_carry_n_1 : STD_LOGIC;
  signal out_data0_carry_n_2 : STD_LOGIC;
  signal out_data0_carry_n_3 : STD_LOGIC;
  signal \NLW_out_data0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of out_data0_carry : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__3\ : label is 35;
begin
  out_data(19 downto 0) <= \^out_data\(19 downto 0);
out_data0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out_data0_carry_n_0,
      CO(2) => out_data0_carry_n_1,
      CO(1) => out_data0_carry_n_2,
      CO(0) => out_data0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => D(3 downto 0),
      O(3 downto 0) => out_data0(3 downto 0),
      S(3 downto 0) => \out_data_reg[3]_0\(3 downto 0)
    );
\out_data0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => out_data0_carry_n_0,
      CO(3) => \out_data0_carry__0_n_0\,
      CO(2) => \out_data0_carry__0_n_1\,
      CO(1) => \out_data0_carry__0_n_2\,
      CO(0) => \out_data0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => D(7 downto 4),
      O(3 downto 0) => out_data0(7 downto 4),
      S(3 downto 0) => \out_data_reg[7]_1\(3 downto 0)
    );
\out_data0_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(7),
      I1 => Q(7),
      O => \out_data_reg[7]_0\(3)
    );
\out_data0_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(6),
      I1 => Q(6),
      O => \out_data_reg[7]_0\(2)
    );
\out_data0_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(5),
      I1 => Q(5),
      O => \out_data_reg[7]_0\(1)
    );
\out_data0_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(4),
      I1 => Q(4),
      O => \out_data_reg[7]_0\(0)
    );
\out_data0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__0_n_0\,
      CO(3) => \out_data0_carry__1_n_0\,
      CO(2) => \out_data0_carry__1_n_1\,
      CO(1) => \out_data0_carry__1_n_2\,
      CO(0) => \out_data0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => D(11 downto 8),
      O(3 downto 0) => out_data0(11 downto 8),
      S(3 downto 0) => \out_data_reg[11]_1\(3 downto 0)
    );
\out_data0_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(11),
      I1 => Q(11),
      O => \out_data_reg[11]_0\(3)
    );
\out_data0_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(10),
      I1 => Q(10),
      O => \out_data_reg[11]_0\(2)
    );
\out_data0_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(9),
      I1 => Q(9),
      O => \out_data_reg[11]_0\(1)
    );
\out_data0_carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(8),
      I1 => Q(8),
      O => \out_data_reg[11]_0\(0)
    );
\out_data0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__1_n_0\,
      CO(3) => \out_data0_carry__2_n_0\,
      CO(2) => \out_data0_carry__2_n_1\,
      CO(1) => \out_data0_carry__2_n_2\,
      CO(0) => \out_data0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => D(15 downto 12),
      O(3 downto 0) => out_data0(15 downto 12),
      S(3 downto 0) => \out_data_reg[15]_1\(3 downto 0)
    );
\out_data0_carry__2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(15),
      I1 => Q(15),
      O => \out_data_reg[15]_0\(3)
    );
\out_data0_carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(14),
      I1 => Q(14),
      O => \out_data_reg[15]_0\(2)
    );
\out_data0_carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(13),
      I1 => Q(13),
      O => \out_data_reg[15]_0\(1)
    );
\out_data0_carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(12),
      I1 => Q(12),
      O => \out_data_reg[15]_0\(0)
    );
\out_data0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__2_n_0\,
      CO(3) => \NLW_out_data0_carry__3_CO_UNCONNECTED\(3),
      CO(2) => \out_data0_carry__3_n_1\,
      CO(1) => \out_data0_carry__3_n_2\,
      CO(0) => \out_data0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => D(18 downto 16),
      O(3 downto 0) => out_data0(19 downto 16),
      S(3 downto 0) => \out_data_reg[19]_1\(3 downto 0)
    );
\out_data0_carry__3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(19),
      I1 => Q(19),
      O => \out_data_reg[19]_0\(3)
    );
\out_data0_carry__3_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(18),
      I1 => Q(18),
      O => \out_data_reg[19]_0\(2)
    );
\out_data0_carry__3_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(17),
      I1 => Q(17),
      O => \out_data_reg[19]_0\(1)
    );
\out_data0_carry__3_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(16),
      I1 => Q(16),
      O => \out_data_reg[19]_0\(0)
    );
\out_data0_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(3),
      I1 => Q(3),
      O => S(3)
    );
\out_data0_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(2),
      I1 => Q(2),
      O => S(2)
    );
\out_data0_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(1),
      I1 => Q(1),
      O => S(1)
    );
\out_data0_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^out_data\(0),
      I1 => Q(0),
      O => S(0)
    );
\out_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(0),
      Q => \^out_data\(0),
      R => cic_reset
    );
\out_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(10),
      Q => \^out_data\(10),
      R => cic_reset
    );
\out_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(11),
      Q => \^out_data\(11),
      R => cic_reset
    );
\out_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(12),
      Q => \^out_data\(12),
      R => cic_reset
    );
\out_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(13),
      Q => \^out_data\(13),
      R => cic_reset
    );
\out_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(14),
      Q => \^out_data\(14),
      R => cic_reset
    );
\out_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(15),
      Q => \^out_data\(15),
      R => cic_reset
    );
\out_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(16),
      Q => \^out_data\(16),
      R => cic_reset
    );
\out_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(17),
      Q => \^out_data\(17),
      R => cic_reset
    );
\out_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(18),
      Q => \^out_data\(18),
      R => cic_reset
    );
\out_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(19),
      Q => \^out_data\(19),
      R => cic_reset
    );
\out_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(1),
      Q => \^out_data\(1),
      R => cic_reset
    );
\out_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(2),
      Q => \^out_data\(2),
      R => cic_reset
    );
\out_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(3),
      Q => \^out_data\(3),
      R => cic_reset
    );
\out_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(4),
      Q => \^out_data\(4),
      R => cic_reset
    );
\out_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(5),
      Q => \^out_data\(5),
      R => cic_reset
    );
\out_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(6),
      Q => \^out_data\(6),
      R => cic_reset
    );
\out_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(7),
      Q => \^out_data\(7),
      R => cic_reset
    );
\out_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(8),
      Q => \^out_data\(8),
      R => cic_reset
    );
\out_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(9),
      Q => \^out_data\(9),
      R => cic_reset
    );
\prev_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(0),
      Q => \prev_data_reg[19]_0\(0),
      R => cic_reset
    );
\prev_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(10),
      Q => \prev_data_reg[19]_0\(10),
      R => cic_reset
    );
\prev_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(11),
      Q => \prev_data_reg[19]_0\(11),
      R => cic_reset
    );
\prev_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(12),
      Q => \prev_data_reg[19]_0\(12),
      R => cic_reset
    );
\prev_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(13),
      Q => \prev_data_reg[19]_0\(13),
      R => cic_reset
    );
\prev_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(14),
      Q => \prev_data_reg[19]_0\(14),
      R => cic_reset
    );
\prev_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(15),
      Q => \prev_data_reg[19]_0\(15),
      R => cic_reset
    );
\prev_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(16),
      Q => \prev_data_reg[19]_0\(16),
      R => cic_reset
    );
\prev_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(17),
      Q => \prev_data_reg[19]_0\(17),
      R => cic_reset
    );
\prev_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(18),
      Q => \prev_data_reg[19]_0\(18),
      R => cic_reset
    );
\prev_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(19),
      Q => \prev_data_reg[19]_0\(19),
      R => cic_reset
    );
\prev_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(1),
      Q => \prev_data_reg[19]_0\(1),
      R => cic_reset
    );
\prev_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(2),
      Q => \prev_data_reg[19]_0\(2),
      R => cic_reset
    );
\prev_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(3),
      Q => \prev_data_reg[19]_0\(3),
      R => cic_reset
    );
\prev_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(4),
      Q => \prev_data_reg[19]_0\(4),
      R => cic_reset
    );
\prev_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(5),
      Q => \prev_data_reg[19]_0\(5),
      R => cic_reset
    );
\prev_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(6),
      Q => \prev_data_reg[19]_0\(6),
      R => cic_reset
    );
\prev_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(7),
      Q => \prev_data_reg[19]_0\(7),
      R => cic_reset
    );
\prev_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(8),
      Q => \prev_data_reg[19]_0\(8),
      R => cic_reset
    );
\prev_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => D(9),
      Q => \prev_data_reg[19]_0\(9),
      R => cic_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_wf_proc_0_1_cic_comb__parameterized2_9\ is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \prev_data_reg[19]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out_data_reg[15]_0\ : in STD_LOGIC;
    cic_reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \prev_data_reg[19]_1\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    in_aclk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_wf_proc_0_1_cic_comb__parameterized2_9\ : entity is "cic_comb";
end \design_1_wf_proc_0_1_cic_comb__parameterized2_9\;

architecture STRUCTURE of \design_1_wf_proc_0_1_cic_comb__parameterized2_9\ is
  signal data1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal out_data0 : STD_LOGIC_VECTOR ( 19 downto 3 );
  signal \out_data0_carry__0_n_0\ : STD_LOGIC;
  signal \out_data0_carry__0_n_1\ : STD_LOGIC;
  signal \out_data0_carry__0_n_2\ : STD_LOGIC;
  signal \out_data0_carry__0_n_3\ : STD_LOGIC;
  signal \out_data0_carry__1_n_0\ : STD_LOGIC;
  signal \out_data0_carry__1_n_1\ : STD_LOGIC;
  signal \out_data0_carry__1_n_2\ : STD_LOGIC;
  signal \out_data0_carry__1_n_3\ : STD_LOGIC;
  signal \out_data0_carry__2_n_0\ : STD_LOGIC;
  signal \out_data0_carry__2_n_1\ : STD_LOGIC;
  signal \out_data0_carry__2_n_2\ : STD_LOGIC;
  signal \out_data0_carry__2_n_3\ : STD_LOGIC;
  signal \out_data0_carry__3_n_1\ : STD_LOGIC;
  signal \out_data0_carry__3_n_2\ : STD_LOGIC;
  signal \out_data0_carry__3_n_3\ : STD_LOGIC;
  signal out_data0_carry_n_0 : STD_LOGIC;
  signal out_data0_carry_n_1 : STD_LOGIC;
  signal out_data0_carry_n_2 : STD_LOGIC;
  signal out_data0_carry_n_3 : STD_LOGIC;
  signal \out_data[3]_i_3_n_0\ : STD_LOGIC;
  signal \out_data_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \out_data_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \out_data_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \out_data_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \out_data_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \out_data_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \out_data_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \out_data_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \out_data_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \out_data_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \out_data_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \out_data_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \out_data_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \out_data_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \out_data_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \wf1.comb5_data\ : STD_LOGIC_VECTOR ( 19 downto 3 );
  signal NLW_out_data0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_out_data0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_out_data_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of out_data0_carry : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data0_carry__3\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \out_data[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \out_data[10]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \out_data[11]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \out_data[12]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \out_data[13]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \out_data[14]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \out_data[15]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \out_data[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \out_data[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \out_data[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \out_data[4]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \out_data[5]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \out_data[6]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \out_data[7]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \out_data[8]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \out_data[9]_i_1\ : label is "soft_lutpair2";
  attribute ADDER_THRESHOLD of \out_data_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data_reg[3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \out_data_reg[7]_i_2\ : label is 35;
begin
out_data0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out_data0_carry_n_0,
      CO(2) => out_data0_carry_n_1,
      CO(1) => out_data0_carry_n_2,
      CO(0) => out_data0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \prev_data_reg[19]_1\(3 downto 0),
      O(3) => out_data0(3),
      O(2 downto 0) => NLW_out_data0_carry_O_UNCONNECTED(2 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\out_data0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => out_data0_carry_n_0,
      CO(3) => \out_data0_carry__0_n_0\,
      CO(2) => \out_data0_carry__0_n_1\,
      CO(1) => \out_data0_carry__0_n_2\,
      CO(0) => \out_data0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \prev_data_reg[19]_1\(7 downto 4),
      O(3 downto 0) => out_data0(7 downto 4),
      S(3 downto 0) => \out_data_reg[7]_0\(3 downto 0)
    );
\out_data0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__0_n_0\,
      CO(3) => \out_data0_carry__1_n_0\,
      CO(2) => \out_data0_carry__1_n_1\,
      CO(1) => \out_data0_carry__1_n_2\,
      CO(0) => \out_data0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \prev_data_reg[19]_1\(11 downto 8),
      O(3 downto 0) => out_data0(11 downto 8),
      S(3 downto 0) => \out_data_reg[11]_0\(3 downto 0)
    );
\out_data0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__1_n_0\,
      CO(3) => \out_data0_carry__2_n_0\,
      CO(2) => \out_data0_carry__2_n_1\,
      CO(1) => \out_data0_carry__2_n_2\,
      CO(0) => \out_data0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \prev_data_reg[19]_1\(15 downto 12),
      O(3 downto 0) => out_data0(15 downto 12),
      S(3 downto 0) => \out_data_reg[15]_1\(3 downto 0)
    );
\out_data0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data0_carry__2_n_0\,
      CO(3) => \NLW_out_data0_carry__3_CO_UNCONNECTED\(3),
      CO(2) => \out_data0_carry__3_n_1\,
      CO(1) => \out_data0_carry__3_n_2\,
      CO(0) => \out_data0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \prev_data_reg[19]_1\(18 downto 16),
      O(3 downto 0) => out_data0(19 downto 16),
      S(3 downto 0) => \out_data_reg[19]_0\(3 downto 0)
    );
\out_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \out_data_reg[15]_0\,
      I2 => data1(0),
      O => D(0)
    );
\out_data[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \out_data_reg[15]_0\,
      I2 => data1(10),
      O => D(10)
    );
\out_data[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \out_data_reg[15]_0\,
      I2 => data1(11),
      O => D(11)
    );
\out_data[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \out_data_reg[15]_0\,
      I2 => data1(12),
      O => D(12)
    );
\out_data[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \out_data_reg[15]_0\,
      I2 => data1(13),
      O => D(13)
    );
\out_data[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \out_data_reg[15]_0\,
      I2 => data1(14),
      O => D(14)
    );
\out_data[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \out_data_reg[15]_0\,
      I2 => data1(15),
      O => D(15)
    );
\out_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \out_data_reg[15]_0\,
      I2 => data1(1),
      O => D(1)
    );
\out_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \out_data_reg[15]_0\,
      I2 => data1(2),
      O => D(2)
    );
\out_data[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \out_data_reg[15]_0\,
      I2 => data1(3),
      O => D(3)
    );
\out_data[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.comb5_data\(4),
      I1 => \wf1.comb5_data\(3),
      O => \out_data[3]_i_3_n_0\
    );
\out_data[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \out_data_reg[15]_0\,
      I2 => data1(4),
      O => D(4)
    );
\out_data[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \out_data_reg[15]_0\,
      I2 => data1(5),
      O => D(5)
    );
\out_data[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \out_data_reg[15]_0\,
      I2 => data1(6),
      O => D(6)
    );
\out_data[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \out_data_reg[15]_0\,
      I2 => data1(7),
      O => D(7)
    );
\out_data[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \out_data_reg[15]_0\,
      I2 => data1(8),
      O => D(8)
    );
\out_data[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \out_data_reg[15]_0\,
      I2 => data1(9),
      O => D(9)
    );
\out_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(10),
      Q => \wf1.comb5_data\(10),
      R => cic_reset
    );
\out_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(11),
      Q => \wf1.comb5_data\(11),
      R => cic_reset
    );
\out_data_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[7]_i_2_n_0\,
      CO(3) => \out_data_reg[11]_i_2_n_0\,
      CO(2) => \out_data_reg[11]_i_2_n_1\,
      CO(1) => \out_data_reg[11]_i_2_n_2\,
      CO(0) => \out_data_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(11 downto 8),
      S(3 downto 0) => \wf1.comb5_data\(15 downto 12)
    );
\out_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(12),
      Q => \wf1.comb5_data\(12),
      R => cic_reset
    );
\out_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(13),
      Q => \wf1.comb5_data\(13),
      R => cic_reset
    );
\out_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(14),
      Q => \wf1.comb5_data\(14),
      R => cic_reset
    );
\out_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(15),
      Q => \wf1.comb5_data\(15),
      R => cic_reset
    );
\out_data_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[11]_i_2_n_0\,
      CO(3) => \NLW_out_data_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \out_data_reg[15]_i_2_n_1\,
      CO(1) => \out_data_reg[15]_i_2_n_2\,
      CO(0) => \out_data_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(15 downto 12),
      S(3 downto 0) => \wf1.comb5_data\(19 downto 16)
    );
\out_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(16),
      Q => \wf1.comb5_data\(16),
      R => cic_reset
    );
\out_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(17),
      Q => \wf1.comb5_data\(17),
      R => cic_reset
    );
\out_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(18),
      Q => \wf1.comb5_data\(18),
      R => cic_reset
    );
\out_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(19),
      Q => \wf1.comb5_data\(19),
      R => cic_reset
    );
\out_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(3),
      Q => \wf1.comb5_data\(3),
      R => cic_reset
    );
\out_data_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_data_reg[3]_i_2_n_0\,
      CO(2) => \out_data_reg[3]_i_2_n_1\,
      CO(1) => \out_data_reg[3]_i_2_n_2\,
      CO(0) => \out_data_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \wf1.comb5_data\(4),
      O(3 downto 0) => data1(3 downto 0),
      S(3 downto 1) => \wf1.comb5_data\(7 downto 5),
      S(0) => \out_data[3]_i_3_n_0\
    );
\out_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(4),
      Q => \wf1.comb5_data\(4),
      R => cic_reset
    );
\out_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(5),
      Q => \wf1.comb5_data\(5),
      R => cic_reset
    );
\out_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(6),
      Q => \wf1.comb5_data\(6),
      R => cic_reset
    );
\out_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(7),
      Q => \wf1.comb5_data\(7),
      R => cic_reset
    );
\out_data_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[3]_i_2_n_0\,
      CO(3) => \out_data_reg[7]_i_2_n_0\,
      CO(2) => \out_data_reg[7]_i_2_n_1\,
      CO(1) => \out_data_reg[7]_i_2_n_2\,
      CO(0) => \out_data_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(7 downto 4),
      S(3 downto 0) => \wf1.comb5_data\(11 downto 8)
    );
\out_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(8),
      Q => \wf1.comb5_data\(8),
      R => cic_reset
    );
\out_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => E(0),
      D => out_data0(9),
      Q => \wf1.comb5_data\(9),
      R => cic_reset
    );
\prev_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(0),
      Q => \prev_data_reg[19]_0\(0),
      R => cic_reset
    );
\prev_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(10),
      Q => \prev_data_reg[19]_0\(10),
      R => cic_reset
    );
\prev_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(11),
      Q => \prev_data_reg[19]_0\(11),
      R => cic_reset
    );
\prev_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(12),
      Q => \prev_data_reg[19]_0\(12),
      R => cic_reset
    );
\prev_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(13),
      Q => \prev_data_reg[19]_0\(13),
      R => cic_reset
    );
\prev_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(14),
      Q => \prev_data_reg[19]_0\(14),
      R => cic_reset
    );
\prev_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(15),
      Q => \prev_data_reg[19]_0\(15),
      R => cic_reset
    );
\prev_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(16),
      Q => \prev_data_reg[19]_0\(16),
      R => cic_reset
    );
\prev_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(17),
      Q => \prev_data_reg[19]_0\(17),
      R => cic_reset
    );
\prev_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(18),
      Q => \prev_data_reg[19]_0\(18),
      R => cic_reset
    );
\prev_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(19),
      Q => \prev_data_reg[19]_0\(19),
      R => cic_reset
    );
\prev_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(1),
      Q => \prev_data_reg[19]_0\(1),
      R => cic_reset
    );
\prev_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(2),
      Q => \prev_data_reg[19]_0\(2),
      R => cic_reset
    );
\prev_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(3),
      Q => \prev_data_reg[19]_0\(3),
      R => cic_reset
    );
\prev_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(4),
      Q => \prev_data_reg[19]_0\(4),
      R => cic_reset
    );
\prev_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(5),
      Q => \prev_data_reg[19]_0\(5),
      R => cic_reset
    );
\prev_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(6),
      Q => \prev_data_reg[19]_0\(6),
      R => cic_reset
    );
\prev_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(7),
      Q => \prev_data_reg[19]_0\(7),
      R => cic_reset
    );
\prev_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(8),
      Q => \prev_data_reg[19]_0\(8),
      R => cic_reset
    );
\prev_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => E(0),
      D => \prev_data_reg[19]_1\(9),
      Q => \prev_data_reg[19]_0\(9),
      R => cic_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_wf_proc_0_1_cic_integrator is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[35]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[39]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[43]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[47]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[55]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[59]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[63]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[67]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[71]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[75]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[79]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[83]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[87]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[87]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 83 downto 0 );
    \wf1.integrator2_data\ : in STD_LOGIC_VECTOR ( 88 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_wf_proc_0_1_cic_integrator : entity is "cic_integrator";
end design_1_wf_proc_0_1_cic_integrator;

architecture STRUCTURE of design_1_wf_proc_0_1_cic_integrator is
  signal \out_data[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_3__5_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_4__4_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_4__5_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_5__4_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_5__5_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_2__4_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_2__5_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_3__4_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_3__5_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_4__4_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_4__5_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_5__4_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_5__5_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_2__4_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_2__5_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_3__4_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_3__5_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_4__4_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_4__5_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_5__4_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_5__5_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_2__4_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_2__5_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_3__4_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_3__5_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_4__4_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_4__5_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_5__4_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_5__5_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_2__5_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_2__6_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_3__4_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_3__5_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_4__4_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_4__5_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_5__4_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_5__5_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_2__3_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_2__4_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_3__3_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_3__4_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_4__3_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_4__4_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_5__3_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_5__4_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_2__3_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_2__4_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_3__3_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_3__4_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_4__3_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_4__4_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_5__3_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_5__4_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_2__3_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_2__4_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_3__3_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_3__4_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_4__3_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_4__4_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_5__3_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_5__4_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_2__3_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_2__4_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_3__3_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_3__4_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_4__3_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_4__4_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_5__3_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_5__4_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_2__3_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_2__4_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_3__3_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_3__4_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_4__3_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_4__4_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_5__3_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_5__4_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_2__3_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_2__4_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_3__3_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_3__4_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_4__3_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_4__4_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_5__3_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_5__4_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_2__5_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_3__4_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_3__5_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_4__4_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_4__5_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_5__4_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_5__5_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_2__3_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_2__4_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_3__3_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_3__4_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_4__3_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_4__4_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_5__3_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_5__4_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_2__3_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_2__4_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_3__3_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_3__4_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_4__3_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_4__4_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_5__3_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_5__4_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_2__3_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_2__4_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_3__3_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_3__4_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_4__3_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_4__4_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_5__3_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_5__4_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_2__3_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_2__4_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_3__3_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_3__4_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_4__3_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_4__4_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_5__3_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_5__4_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_2__3_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_2__4_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_3__3_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_3__4_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_4__3_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_4__4_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_5__3_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_5__4_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_2__3_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_2__4_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_3__3_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_3__4_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_4__3_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_4__4_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_5__3_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_5__4_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_2__3_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_2__4_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_3__3_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_3__4_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_4__3_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_4__4_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_5__3_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_5__4_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_2__3_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_2__4_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_3__3_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_3__4_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_4__3_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_4__4_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_5__3_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_5__4_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_2__3_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_2__4_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_3__3_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_3__4_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_4__3_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_4__4_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_5__3_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_5__4_n_0\ : STD_LOGIC;
  signal \out_data[88]_i_2__3_n_0\ : STD_LOGIC;
  signal \out_data[88]_i_2__4_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_2__4_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_2__5_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_3__4_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_3__5_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_4__4_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_4__5_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_5__4_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_5__5_n_0\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__4_n_1\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__4_n_2\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__4_n_3\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__4_n_4\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__4_n_6\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__4_n_7\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__5_n_1\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__5_n_2\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__5_n_3\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__4_n_1\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__4_n_2\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__4_n_3\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__4_n_4\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__4_n_5\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__4_n_6\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__4_n_7\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__5_n_1\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__5_n_2\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__5_n_3\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__4_n_1\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__4_n_2\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__4_n_3\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__4_n_4\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__4_n_5\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__4_n_6\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__4_n_7\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__5_n_1\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__5_n_2\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__5_n_3\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__4_n_1\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__4_n_2\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__4_n_3\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__4_n_4\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__4_n_5\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__4_n_6\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__4_n_7\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__5_n_0\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__5_n_1\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__5_n_2\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__5_n_3\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__4_n_1\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__4_n_2\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__4_n_3\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__4_n_4\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__4_n_5\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__4_n_6\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__4_n_7\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__5_n_0\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__5_n_1\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__5_n_2\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__5_n_3\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__3_n_0\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__3_n_1\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__3_n_2\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__3_n_3\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__3_n_4\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__3_n_5\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__3_n_6\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__3_n_7\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__4_n_0\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__4_n_1\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__4_n_2\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__4_n_3\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__3_n_0\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__3_n_1\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__3_n_2\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__3_n_3\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__3_n_4\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__3_n_5\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__3_n_6\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__3_n_7\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__4_n_0\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__4_n_1\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__4_n_2\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__4_n_3\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__3_n_0\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__3_n_1\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__3_n_2\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__3_n_3\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__3_n_4\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__3_n_5\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__3_n_6\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__3_n_7\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__4_n_0\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__4_n_1\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__4_n_2\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__4_n_3\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__3_n_0\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__3_n_1\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__3_n_2\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__3_n_3\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__3_n_4\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__3_n_5\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__3_n_6\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__3_n_7\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__4_n_0\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__4_n_1\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__4_n_2\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__4_n_3\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__3_n_0\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__3_n_1\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__3_n_2\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__3_n_3\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__3_n_4\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__3_n_5\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__3_n_6\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__3_n_7\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__4_n_0\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__4_n_1\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__4_n_2\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__4_n_3\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__3_n_0\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__3_n_1\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__3_n_2\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__3_n_3\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__3_n_4\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__3_n_5\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__3_n_6\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__3_n_7\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__4_n_0\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__4_n_1\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__4_n_2\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__4_n_3\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__4_n_1\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__4_n_2\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__4_n_3\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__4_n_4\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__4_n_5\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__4_n_6\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__4_n_7\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__5_n_1\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__5_n_2\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__5_n_3\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__3_n_0\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__3_n_1\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__3_n_2\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__3_n_3\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__3_n_4\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__3_n_5\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__3_n_6\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__3_n_7\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__4_n_0\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__4_n_1\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__4_n_2\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__4_n_3\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__3_n_0\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__3_n_1\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__3_n_2\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__3_n_3\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__3_n_4\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__3_n_5\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__3_n_6\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__3_n_7\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__4_n_0\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__4_n_1\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__4_n_2\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__4_n_3\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__3_n_0\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__3_n_1\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__3_n_2\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__3_n_3\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__3_n_4\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__3_n_5\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__3_n_6\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__3_n_7\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__4_n_0\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__4_n_1\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__4_n_2\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__4_n_3\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__3_n_0\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__3_n_1\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__3_n_2\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__3_n_3\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__3_n_4\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__3_n_5\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__3_n_6\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__3_n_7\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__4_n_0\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__4_n_1\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__4_n_2\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__4_n_3\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__3_n_0\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__3_n_1\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__3_n_2\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__3_n_3\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__3_n_4\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__3_n_5\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__3_n_6\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__3_n_7\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__4_n_0\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__4_n_1\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__4_n_2\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__4_n_3\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__3_n_0\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__3_n_1\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__3_n_2\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__3_n_3\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__3_n_4\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__3_n_5\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__3_n_6\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__3_n_7\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__4_n_0\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__4_n_1\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__4_n_2\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__4_n_3\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__3_n_0\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__3_n_1\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__3_n_2\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__3_n_3\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__3_n_4\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__3_n_5\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__3_n_6\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__3_n_7\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__4_n_0\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__4_n_1\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__4_n_2\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__4_n_3\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__3_n_0\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__3_n_1\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__3_n_2\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__3_n_3\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__3_n_4\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__3_n_5\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__3_n_6\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__3_n_7\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__4_n_0\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__4_n_1\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__4_n_2\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__4_n_3\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__3_n_0\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__3_n_1\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__3_n_2\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__3_n_3\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__3_n_4\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__3_n_5\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__3_n_6\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__3_n_7\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__4_n_0\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__4_n_1\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__4_n_2\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__4_n_3\ : STD_LOGIC;
  signal \out_data_reg[88]_i_1__3_n_7\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__4_n_3\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__4_n_4\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__4_n_6\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__4_n_7\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__5_n_1\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__5_n_2\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__5_n_3\ : STD_LOGIC;
  signal \wf1.integrator1_data\ : STD_LOGIC_VECTOR ( 88 downto 0 );
  signal \NLW_out_data_reg[88]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_data_reg[88]_i_1__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_data_reg[88]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_data_reg[88]_i_1__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \out_data_reg[0]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[0]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[12]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[12]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[16]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[16]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[20]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[20]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[24]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[24]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[28]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[28]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[32]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[32]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[36]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[36]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[40]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[40]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[44]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[44]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[48]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[48]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[4]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[4]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[52]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[52]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[56]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[56]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[60]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[60]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[64]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[64]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[68]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[68]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[72]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[72]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[76]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[76]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[80]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[80]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[84]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[84]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[88]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[88]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[8]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[8]_i_1__5\ : label is 11;
begin
\out_data[0]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \wf1.integrator1_data\(3),
      O => \out_data[0]_i_2__4_n_0\
    );
\out_data[0]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(3),
      I1 => \wf1.integrator2_data\(3),
      O => \out_data[0]_i_2__5_n_0\
    );
\out_data[0]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \wf1.integrator1_data\(2),
      O => \out_data[0]_i_3__4_n_0\
    );
\out_data[0]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(2),
      I1 => \wf1.integrator2_data\(2),
      O => \out_data[0]_i_3__5_n_0\
    );
\out_data[0]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \wf1.integrator1_data\(1),
      O => \out_data[0]_i_4__4_n_0\
    );
\out_data[0]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(1),
      I1 => \wf1.integrator2_data\(1),
      O => \out_data[0]_i_4__5_n_0\
    );
\out_data[0]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \wf1.integrator1_data\(0),
      O => \out_data[0]_i_5__4_n_0\
    );
\out_data[0]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(0),
      I1 => \wf1.integrator2_data\(0),
      O => \out_data[0]_i_5__5_n_0\
    );
\out_data[12]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \wf1.integrator1_data\(15),
      O => \out_data[12]_i_2__4_n_0\
    );
\out_data[12]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(15),
      I1 => \wf1.integrator2_data\(15),
      O => \out_data[12]_i_2__5_n_0\
    );
\out_data[12]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \wf1.integrator1_data\(14),
      O => \out_data[12]_i_3__4_n_0\
    );
\out_data[12]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(14),
      I1 => \wf1.integrator2_data\(14),
      O => \out_data[12]_i_3__5_n_0\
    );
\out_data[12]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \wf1.integrator1_data\(13),
      O => \out_data[12]_i_4__4_n_0\
    );
\out_data[12]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(13),
      I1 => \wf1.integrator2_data\(13),
      O => \out_data[12]_i_4__5_n_0\
    );
\out_data[12]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \wf1.integrator1_data\(12),
      O => \out_data[12]_i_5__4_n_0\
    );
\out_data[12]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(12),
      I1 => \wf1.integrator2_data\(12),
      O => \out_data[12]_i_5__5_n_0\
    );
\out_data[16]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \wf1.integrator1_data\(19),
      O => \out_data[16]_i_2__4_n_0\
    );
\out_data[16]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(19),
      I1 => \wf1.integrator2_data\(19),
      O => \out_data[16]_i_2__5_n_0\
    );
\out_data[16]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \wf1.integrator1_data\(18),
      O => \out_data[16]_i_3__4_n_0\
    );
\out_data[16]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(18),
      I1 => \wf1.integrator2_data\(18),
      O => \out_data[16]_i_3__5_n_0\
    );
\out_data[16]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \wf1.integrator1_data\(17),
      O => \out_data[16]_i_4__4_n_0\
    );
\out_data[16]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(17),
      I1 => \wf1.integrator2_data\(17),
      O => \out_data[16]_i_4__5_n_0\
    );
\out_data[16]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \wf1.integrator1_data\(16),
      O => \out_data[16]_i_5__4_n_0\
    );
\out_data[16]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(16),
      I1 => \wf1.integrator2_data\(16),
      O => \out_data[16]_i_5__5_n_0\
    );
\out_data[20]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \wf1.integrator1_data\(23),
      O => \out_data[20]_i_2__4_n_0\
    );
\out_data[20]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(23),
      I1 => \wf1.integrator2_data\(23),
      O => \out_data[20]_i_2__5_n_0\
    );
\out_data[20]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \wf1.integrator1_data\(22),
      O => \out_data[20]_i_3__4_n_0\
    );
\out_data[20]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(22),
      I1 => \wf1.integrator2_data\(22),
      O => \out_data[20]_i_3__5_n_0\
    );
\out_data[20]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \wf1.integrator1_data\(21),
      O => \out_data[20]_i_4__4_n_0\
    );
\out_data[20]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(21),
      I1 => \wf1.integrator2_data\(21),
      O => \out_data[20]_i_4__5_n_0\
    );
\out_data[20]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \wf1.integrator1_data\(20),
      O => \out_data[20]_i_5__4_n_0\
    );
\out_data[20]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(20),
      I1 => \wf1.integrator2_data\(20),
      O => \out_data[20]_i_5__5_n_0\
    );
\out_data[24]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(27),
      I1 => \wf1.integrator1_data\(27),
      O => \out_data[24]_i_2__5_n_0\
    );
\out_data[24]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(27),
      I1 => \wf1.integrator2_data\(27),
      O => \out_data[24]_i_2__6_n_0\
    );
\out_data[24]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(26),
      I1 => \wf1.integrator1_data\(26),
      O => \out_data[24]_i_3__4_n_0\
    );
\out_data[24]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(26),
      I1 => \wf1.integrator2_data\(26),
      O => \out_data[24]_i_3__5_n_0\
    );
\out_data[24]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(25),
      I1 => \wf1.integrator1_data\(25),
      O => \out_data[24]_i_4__4_n_0\
    );
\out_data[24]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(25),
      I1 => \wf1.integrator2_data\(25),
      O => \out_data[24]_i_4__5_n_0\
    );
\out_data[24]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(24),
      I1 => \wf1.integrator1_data\(24),
      O => \out_data[24]_i_5__4_n_0\
    );
\out_data[24]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(24),
      I1 => \wf1.integrator2_data\(24),
      O => \out_data[24]_i_5__5_n_0\
    );
\out_data[28]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(31),
      I1 => \wf1.integrator1_data\(31),
      O => \out_data[28]_i_2__3_n_0\
    );
\out_data[28]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(31),
      I1 => \wf1.integrator2_data\(31),
      O => \out_data[28]_i_2__4_n_0\
    );
\out_data[28]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(30),
      I1 => \wf1.integrator1_data\(30),
      O => \out_data[28]_i_3__3_n_0\
    );
\out_data[28]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(30),
      I1 => \wf1.integrator2_data\(30),
      O => \out_data[28]_i_3__4_n_0\
    );
\out_data[28]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(29),
      I1 => \wf1.integrator1_data\(29),
      O => \out_data[28]_i_4__3_n_0\
    );
\out_data[28]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(29),
      I1 => \wf1.integrator2_data\(29),
      O => \out_data[28]_i_4__4_n_0\
    );
\out_data[28]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(28),
      I1 => \wf1.integrator1_data\(28),
      O => \out_data[28]_i_5__3_n_0\
    );
\out_data[28]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(28),
      I1 => \wf1.integrator2_data\(28),
      O => \out_data[28]_i_5__4_n_0\
    );
\out_data[32]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(35),
      I1 => \wf1.integrator1_data\(35),
      O => \out_data[32]_i_2__3_n_0\
    );
\out_data[32]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(35),
      I1 => \wf1.integrator2_data\(35),
      O => \out_data[32]_i_2__4_n_0\
    );
\out_data[32]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(34),
      I1 => \wf1.integrator1_data\(34),
      O => \out_data[32]_i_3__3_n_0\
    );
\out_data[32]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(34),
      I1 => \wf1.integrator2_data\(34),
      O => \out_data[32]_i_3__4_n_0\
    );
\out_data[32]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(33),
      I1 => \wf1.integrator1_data\(33),
      O => \out_data[32]_i_4__3_n_0\
    );
\out_data[32]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(33),
      I1 => \wf1.integrator2_data\(33),
      O => \out_data[32]_i_4__4_n_0\
    );
\out_data[32]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(32),
      I1 => \wf1.integrator1_data\(32),
      O => \out_data[32]_i_5__3_n_0\
    );
\out_data[32]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(32),
      I1 => \wf1.integrator2_data\(32),
      O => \out_data[32]_i_5__4_n_0\
    );
\out_data[36]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(39),
      I1 => \wf1.integrator1_data\(39),
      O => \out_data[36]_i_2__3_n_0\
    );
\out_data[36]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(39),
      I1 => \wf1.integrator2_data\(39),
      O => \out_data[36]_i_2__4_n_0\
    );
\out_data[36]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(38),
      I1 => \wf1.integrator1_data\(38),
      O => \out_data[36]_i_3__3_n_0\
    );
\out_data[36]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(38),
      I1 => \wf1.integrator2_data\(38),
      O => \out_data[36]_i_3__4_n_0\
    );
\out_data[36]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(37),
      I1 => \wf1.integrator1_data\(37),
      O => \out_data[36]_i_4__3_n_0\
    );
\out_data[36]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(37),
      I1 => \wf1.integrator2_data\(37),
      O => \out_data[36]_i_4__4_n_0\
    );
\out_data[36]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(36),
      I1 => \wf1.integrator1_data\(36),
      O => \out_data[36]_i_5__3_n_0\
    );
\out_data[36]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(36),
      I1 => \wf1.integrator2_data\(36),
      O => \out_data[36]_i_5__4_n_0\
    );
\out_data[40]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(43),
      I1 => \wf1.integrator1_data\(43),
      O => \out_data[40]_i_2__3_n_0\
    );
\out_data[40]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(43),
      I1 => \wf1.integrator2_data\(43),
      O => \out_data[40]_i_2__4_n_0\
    );
\out_data[40]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(42),
      I1 => \wf1.integrator1_data\(42),
      O => \out_data[40]_i_3__3_n_0\
    );
\out_data[40]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(42),
      I1 => \wf1.integrator2_data\(42),
      O => \out_data[40]_i_3__4_n_0\
    );
\out_data[40]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(41),
      I1 => \wf1.integrator1_data\(41),
      O => \out_data[40]_i_4__3_n_0\
    );
\out_data[40]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(41),
      I1 => \wf1.integrator2_data\(41),
      O => \out_data[40]_i_4__4_n_0\
    );
\out_data[40]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(40),
      I1 => \wf1.integrator1_data\(40),
      O => \out_data[40]_i_5__3_n_0\
    );
\out_data[40]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(40),
      I1 => \wf1.integrator2_data\(40),
      O => \out_data[40]_i_5__4_n_0\
    );
\out_data[44]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(47),
      I1 => \wf1.integrator1_data\(47),
      O => \out_data[44]_i_2__3_n_0\
    );
\out_data[44]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(47),
      I1 => \wf1.integrator2_data\(47),
      O => \out_data[44]_i_2__4_n_0\
    );
\out_data[44]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(46),
      I1 => \wf1.integrator1_data\(46),
      O => \out_data[44]_i_3__3_n_0\
    );
\out_data[44]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(46),
      I1 => \wf1.integrator2_data\(46),
      O => \out_data[44]_i_3__4_n_0\
    );
\out_data[44]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(45),
      I1 => \wf1.integrator1_data\(45),
      O => \out_data[44]_i_4__3_n_0\
    );
\out_data[44]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(45),
      I1 => \wf1.integrator2_data\(45),
      O => \out_data[44]_i_4__4_n_0\
    );
\out_data[44]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(44),
      I1 => \wf1.integrator1_data\(44),
      O => \out_data[44]_i_5__3_n_0\
    );
\out_data[44]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(44),
      I1 => \wf1.integrator2_data\(44),
      O => \out_data[44]_i_5__4_n_0\
    );
\out_data[48]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(51),
      I1 => \wf1.integrator1_data\(51),
      O => \out_data[48]_i_2__3_n_0\
    );
\out_data[48]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(51),
      I1 => \wf1.integrator2_data\(51),
      O => \out_data[48]_i_2__4_n_0\
    );
\out_data[48]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(50),
      I1 => \wf1.integrator1_data\(50),
      O => \out_data[48]_i_3__3_n_0\
    );
\out_data[48]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(50),
      I1 => \wf1.integrator2_data\(50),
      O => \out_data[48]_i_3__4_n_0\
    );
\out_data[48]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(49),
      I1 => \wf1.integrator1_data\(49),
      O => \out_data[48]_i_4__3_n_0\
    );
\out_data[48]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(49),
      I1 => \wf1.integrator2_data\(49),
      O => \out_data[48]_i_4__4_n_0\
    );
\out_data[48]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(48),
      I1 => \wf1.integrator1_data\(48),
      O => \out_data[48]_i_5__3_n_0\
    );
\out_data[48]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(48),
      I1 => \wf1.integrator2_data\(48),
      O => \out_data[48]_i_5__4_n_0\
    );
\out_data[4]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \wf1.integrator1_data\(7),
      O => \out_data[4]_i_2__4_n_0\
    );
\out_data[4]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(7),
      I1 => \wf1.integrator2_data\(7),
      O => \out_data[4]_i_2__5_n_0\
    );
\out_data[4]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \wf1.integrator1_data\(6),
      O => \out_data[4]_i_3__4_n_0\
    );
\out_data[4]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(6),
      I1 => \wf1.integrator2_data\(6),
      O => \out_data[4]_i_3__5_n_0\
    );
\out_data[4]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \wf1.integrator1_data\(5),
      O => \out_data[4]_i_4__4_n_0\
    );
\out_data[4]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(5),
      I1 => \wf1.integrator2_data\(5),
      O => \out_data[4]_i_4__5_n_0\
    );
\out_data[4]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \wf1.integrator1_data\(4),
      O => \out_data[4]_i_5__4_n_0\
    );
\out_data[4]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(4),
      I1 => \wf1.integrator2_data\(4),
      O => \out_data[4]_i_5__5_n_0\
    );
\out_data[52]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(55),
      I1 => \wf1.integrator1_data\(55),
      O => \out_data[52]_i_2__3_n_0\
    );
\out_data[52]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(55),
      I1 => \wf1.integrator2_data\(55),
      O => \out_data[52]_i_2__4_n_0\
    );
\out_data[52]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(54),
      I1 => \wf1.integrator1_data\(54),
      O => \out_data[52]_i_3__3_n_0\
    );
\out_data[52]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(54),
      I1 => \wf1.integrator2_data\(54),
      O => \out_data[52]_i_3__4_n_0\
    );
\out_data[52]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(53),
      I1 => \wf1.integrator1_data\(53),
      O => \out_data[52]_i_4__3_n_0\
    );
\out_data[52]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(53),
      I1 => \wf1.integrator2_data\(53),
      O => \out_data[52]_i_4__4_n_0\
    );
\out_data[52]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(52),
      I1 => \wf1.integrator1_data\(52),
      O => \out_data[52]_i_5__3_n_0\
    );
\out_data[52]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(52),
      I1 => \wf1.integrator2_data\(52),
      O => \out_data[52]_i_5__4_n_0\
    );
\out_data[56]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(59),
      I1 => \wf1.integrator1_data\(59),
      O => \out_data[56]_i_2__3_n_0\
    );
\out_data[56]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(59),
      I1 => \wf1.integrator2_data\(59),
      O => \out_data[56]_i_2__4_n_0\
    );
\out_data[56]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(58),
      I1 => \wf1.integrator1_data\(58),
      O => \out_data[56]_i_3__3_n_0\
    );
\out_data[56]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(58),
      I1 => \wf1.integrator2_data\(58),
      O => \out_data[56]_i_3__4_n_0\
    );
\out_data[56]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(57),
      I1 => \wf1.integrator1_data\(57),
      O => \out_data[56]_i_4__3_n_0\
    );
\out_data[56]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(57),
      I1 => \wf1.integrator2_data\(57),
      O => \out_data[56]_i_4__4_n_0\
    );
\out_data[56]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(56),
      I1 => \wf1.integrator1_data\(56),
      O => \out_data[56]_i_5__3_n_0\
    );
\out_data[56]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(56),
      I1 => \wf1.integrator2_data\(56),
      O => \out_data[56]_i_5__4_n_0\
    );
\out_data[60]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(63),
      I1 => \wf1.integrator1_data\(63),
      O => \out_data[60]_i_2__3_n_0\
    );
\out_data[60]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(63),
      I1 => \wf1.integrator2_data\(63),
      O => \out_data[60]_i_2__4_n_0\
    );
\out_data[60]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(62),
      I1 => \wf1.integrator1_data\(62),
      O => \out_data[60]_i_3__3_n_0\
    );
\out_data[60]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(62),
      I1 => \wf1.integrator2_data\(62),
      O => \out_data[60]_i_3__4_n_0\
    );
\out_data[60]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(61),
      I1 => \wf1.integrator1_data\(61),
      O => \out_data[60]_i_4__3_n_0\
    );
\out_data[60]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(61),
      I1 => \wf1.integrator2_data\(61),
      O => \out_data[60]_i_4__4_n_0\
    );
\out_data[60]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(60),
      I1 => \wf1.integrator1_data\(60),
      O => \out_data[60]_i_5__3_n_0\
    );
\out_data[60]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(60),
      I1 => \wf1.integrator2_data\(60),
      O => \out_data[60]_i_5__4_n_0\
    );
\out_data[64]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(67),
      I1 => \wf1.integrator1_data\(67),
      O => \out_data[64]_i_2__3_n_0\
    );
\out_data[64]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(67),
      I1 => \wf1.integrator2_data\(67),
      O => \out_data[64]_i_2__4_n_0\
    );
\out_data[64]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(66),
      I1 => \wf1.integrator1_data\(66),
      O => \out_data[64]_i_3__3_n_0\
    );
\out_data[64]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(66),
      I1 => \wf1.integrator2_data\(66),
      O => \out_data[64]_i_3__4_n_0\
    );
\out_data[64]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(65),
      I1 => \wf1.integrator1_data\(65),
      O => \out_data[64]_i_4__3_n_0\
    );
\out_data[64]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(65),
      I1 => \wf1.integrator2_data\(65),
      O => \out_data[64]_i_4__4_n_0\
    );
\out_data[64]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(64),
      I1 => \wf1.integrator1_data\(64),
      O => \out_data[64]_i_5__3_n_0\
    );
\out_data[64]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(64),
      I1 => \wf1.integrator2_data\(64),
      O => \out_data[64]_i_5__4_n_0\
    );
\out_data[68]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(71),
      I1 => \wf1.integrator1_data\(71),
      O => \out_data[68]_i_2__3_n_0\
    );
\out_data[68]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(71),
      I1 => \wf1.integrator2_data\(71),
      O => \out_data[68]_i_2__4_n_0\
    );
\out_data[68]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(70),
      I1 => \wf1.integrator1_data\(70),
      O => \out_data[68]_i_3__3_n_0\
    );
\out_data[68]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(70),
      I1 => \wf1.integrator2_data\(70),
      O => \out_data[68]_i_3__4_n_0\
    );
\out_data[68]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(69),
      I1 => \wf1.integrator1_data\(69),
      O => \out_data[68]_i_4__3_n_0\
    );
\out_data[68]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(69),
      I1 => \wf1.integrator2_data\(69),
      O => \out_data[68]_i_4__4_n_0\
    );
\out_data[68]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(68),
      I1 => \wf1.integrator1_data\(68),
      O => \out_data[68]_i_5__3_n_0\
    );
\out_data[68]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(68),
      I1 => \wf1.integrator2_data\(68),
      O => \out_data[68]_i_5__4_n_0\
    );
\out_data[72]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(75),
      I1 => \wf1.integrator1_data\(75),
      O => \out_data[72]_i_2__3_n_0\
    );
\out_data[72]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(75),
      I1 => \wf1.integrator2_data\(75),
      O => \out_data[72]_i_2__4_n_0\
    );
\out_data[72]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(74),
      I1 => \wf1.integrator1_data\(74),
      O => \out_data[72]_i_3__3_n_0\
    );
\out_data[72]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(74),
      I1 => \wf1.integrator2_data\(74),
      O => \out_data[72]_i_3__4_n_0\
    );
\out_data[72]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(73),
      I1 => \wf1.integrator1_data\(73),
      O => \out_data[72]_i_4__3_n_0\
    );
\out_data[72]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(73),
      I1 => \wf1.integrator2_data\(73),
      O => \out_data[72]_i_4__4_n_0\
    );
\out_data[72]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(72),
      I1 => \wf1.integrator1_data\(72),
      O => \out_data[72]_i_5__3_n_0\
    );
\out_data[72]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(72),
      I1 => \wf1.integrator2_data\(72),
      O => \out_data[72]_i_5__4_n_0\
    );
\out_data[76]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(79),
      I1 => \wf1.integrator1_data\(79),
      O => \out_data[76]_i_2__3_n_0\
    );
\out_data[76]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(79),
      I1 => \wf1.integrator2_data\(79),
      O => \out_data[76]_i_2__4_n_0\
    );
\out_data[76]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(78),
      I1 => \wf1.integrator1_data\(78),
      O => \out_data[76]_i_3__3_n_0\
    );
\out_data[76]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(78),
      I1 => \wf1.integrator2_data\(78),
      O => \out_data[76]_i_3__4_n_0\
    );
\out_data[76]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(77),
      I1 => \wf1.integrator1_data\(77),
      O => \out_data[76]_i_4__3_n_0\
    );
\out_data[76]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(77),
      I1 => \wf1.integrator2_data\(77),
      O => \out_data[76]_i_4__4_n_0\
    );
\out_data[76]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(76),
      I1 => \wf1.integrator1_data\(76),
      O => \out_data[76]_i_5__3_n_0\
    );
\out_data[76]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(76),
      I1 => \wf1.integrator2_data\(76),
      O => \out_data[76]_i_5__4_n_0\
    );
\out_data[80]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(83),
      I1 => \wf1.integrator1_data\(83),
      O => \out_data[80]_i_2__3_n_0\
    );
\out_data[80]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(83),
      I1 => \wf1.integrator2_data\(83),
      O => \out_data[80]_i_2__4_n_0\
    );
\out_data[80]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(82),
      I1 => \wf1.integrator1_data\(82),
      O => \out_data[80]_i_3__3_n_0\
    );
\out_data[80]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(82),
      I1 => \wf1.integrator2_data\(82),
      O => \out_data[80]_i_3__4_n_0\
    );
\out_data[80]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(81),
      I1 => \wf1.integrator1_data\(81),
      O => \out_data[80]_i_4__3_n_0\
    );
\out_data[80]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(81),
      I1 => \wf1.integrator2_data\(81),
      O => \out_data[80]_i_4__4_n_0\
    );
\out_data[80]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(80),
      I1 => \wf1.integrator1_data\(80),
      O => \out_data[80]_i_5__3_n_0\
    );
\out_data[80]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(80),
      I1 => \wf1.integrator2_data\(80),
      O => \out_data[80]_i_5__4_n_0\
    );
\out_data[84]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(83),
      I1 => \wf1.integrator1_data\(87),
      O => \out_data[84]_i_2__3_n_0\
    );
\out_data[84]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(87),
      I1 => \wf1.integrator2_data\(87),
      O => \out_data[84]_i_2__4_n_0\
    );
\out_data[84]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(83),
      I1 => \wf1.integrator1_data\(86),
      O => \out_data[84]_i_3__3_n_0\
    );
\out_data[84]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(86),
      I1 => \wf1.integrator2_data\(86),
      O => \out_data[84]_i_3__4_n_0\
    );
\out_data[84]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(83),
      I1 => \wf1.integrator1_data\(85),
      O => \out_data[84]_i_4__3_n_0\
    );
\out_data[84]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(85),
      I1 => \wf1.integrator2_data\(85),
      O => \out_data[84]_i_4__4_n_0\
    );
\out_data[84]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(83),
      I1 => \wf1.integrator1_data\(84),
      O => \out_data[84]_i_5__3_n_0\
    );
\out_data[84]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(84),
      I1 => \wf1.integrator2_data\(84),
      O => \out_data[84]_i_5__4_n_0\
    );
\out_data[88]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(83),
      I1 => \wf1.integrator1_data\(88),
      O => \out_data[88]_i_2__3_n_0\
    );
\out_data[88]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(88),
      I1 => \wf1.integrator2_data\(88),
      O => \out_data[88]_i_2__4_n_0\
    );
\out_data[8]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \wf1.integrator1_data\(11),
      O => \out_data[8]_i_2__4_n_0\
    );
\out_data[8]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(11),
      I1 => \wf1.integrator2_data\(11),
      O => \out_data[8]_i_2__5_n_0\
    );
\out_data[8]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \wf1.integrator1_data\(10),
      O => \out_data[8]_i_3__4_n_0\
    );
\out_data[8]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(10),
      I1 => \wf1.integrator2_data\(10),
      O => \out_data[8]_i_3__5_n_0\
    );
\out_data[8]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \wf1.integrator1_data\(9),
      O => \out_data[8]_i_4__4_n_0\
    );
\out_data[8]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(9),
      I1 => \wf1.integrator2_data\(9),
      O => \out_data[8]_i_4__5_n_0\
    );
\out_data[8]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \wf1.integrator1_data\(8),
      O => \out_data[8]_i_5__4_n_0\
    );
\out_data[8]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(8),
      I1 => \wf1.integrator2_data\(8),
      O => \out_data[8]_i_5__5_n_0\
    );
\out_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[0]_i_1__4_n_7\,
      Q => \wf1.integrator1_data\(0),
      R => SR(0)
    );
\out_data_reg[0]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_data_reg[0]_i_1__4_n_0\,
      CO(2) => \out_data_reg[0]_i_1__4_n_1\,
      CO(1) => \out_data_reg[0]_i_1__4_n_2\,
      CO(0) => \out_data_reg[0]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \out_data_reg[0]_i_1__4_n_4\,
      O(2) => \out_data_reg[0]_i_1__4_n_5\,
      O(1) => \out_data_reg[0]_i_1__4_n_6\,
      O(0) => \out_data_reg[0]_i_1__4_n_7\,
      S(3) => \out_data[0]_i_2__4_n_0\,
      S(2) => \out_data[0]_i_3__4_n_0\,
      S(1) => \out_data[0]_i_4__4_n_0\,
      S(0) => \out_data[0]_i_5__4_n_0\
    );
\out_data_reg[0]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_data_reg[0]_i_1__5_n_0\,
      CO(2) => \out_data_reg[0]_i_1__5_n_1\,
      CO(1) => \out_data_reg[0]_i_1__5_n_2\,
      CO(0) => \out_data_reg[0]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \out_data[0]_i_2__5_n_0\,
      S(2) => \out_data[0]_i_3__5_n_0\,
      S(1) => \out_data[0]_i_4__5_n_0\,
      S(0) => \out_data[0]_i_5__5_n_0\
    );
\out_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[8]_i_1__4_n_5\,
      Q => \wf1.integrator1_data\(10),
      R => SR(0)
    );
\out_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[8]_i_1__4_n_4\,
      Q => \wf1.integrator1_data\(11),
      R => SR(0)
    );
\out_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[12]_i_1__4_n_7\,
      Q => \wf1.integrator1_data\(12),
      R => SR(0)
    );
\out_data_reg[12]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[8]_i_1__4_n_0\,
      CO(3) => \out_data_reg[12]_i_1__4_n_0\,
      CO(2) => \out_data_reg[12]_i_1__4_n_1\,
      CO(1) => \out_data_reg[12]_i_1__4_n_2\,
      CO(0) => \out_data_reg[12]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \out_data_reg[12]_i_1__4_n_4\,
      O(2) => \out_data_reg[12]_i_1__4_n_5\,
      O(1) => \out_data_reg[12]_i_1__4_n_6\,
      O(0) => \out_data_reg[12]_i_1__4_n_7\,
      S(3) => \out_data[12]_i_2__4_n_0\,
      S(2) => \out_data[12]_i_3__4_n_0\,
      S(1) => \out_data[12]_i_4__4_n_0\,
      S(0) => \out_data[12]_i_5__4_n_0\
    );
\out_data_reg[12]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[8]_i_1__5_n_0\,
      CO(3) => \out_data_reg[12]_i_1__5_n_0\,
      CO(2) => \out_data_reg[12]_i_1__5_n_1\,
      CO(1) => \out_data_reg[12]_i_1__5_n_2\,
      CO(0) => \out_data_reg[12]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(15 downto 12),
      O(3 downto 0) => \out_data_reg[15]_0\(3 downto 0),
      S(3) => \out_data[12]_i_2__5_n_0\,
      S(2) => \out_data[12]_i_3__5_n_0\,
      S(1) => \out_data[12]_i_4__5_n_0\,
      S(0) => \out_data[12]_i_5__5_n_0\
    );
\out_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[12]_i_1__4_n_6\,
      Q => \wf1.integrator1_data\(13),
      R => SR(0)
    );
\out_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[12]_i_1__4_n_5\,
      Q => \wf1.integrator1_data\(14),
      R => SR(0)
    );
\out_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[12]_i_1__4_n_4\,
      Q => \wf1.integrator1_data\(15),
      R => SR(0)
    );
\out_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[16]_i_1__4_n_7\,
      Q => \wf1.integrator1_data\(16),
      R => SR(0)
    );
\out_data_reg[16]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[12]_i_1__4_n_0\,
      CO(3) => \out_data_reg[16]_i_1__4_n_0\,
      CO(2) => \out_data_reg[16]_i_1__4_n_1\,
      CO(1) => \out_data_reg[16]_i_1__4_n_2\,
      CO(0) => \out_data_reg[16]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \out_data_reg[16]_i_1__4_n_4\,
      O(2) => \out_data_reg[16]_i_1__4_n_5\,
      O(1) => \out_data_reg[16]_i_1__4_n_6\,
      O(0) => \out_data_reg[16]_i_1__4_n_7\,
      S(3) => \out_data[16]_i_2__4_n_0\,
      S(2) => \out_data[16]_i_3__4_n_0\,
      S(1) => \out_data[16]_i_4__4_n_0\,
      S(0) => \out_data[16]_i_5__4_n_0\
    );
\out_data_reg[16]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[12]_i_1__5_n_0\,
      CO(3) => \out_data_reg[16]_i_1__5_n_0\,
      CO(2) => \out_data_reg[16]_i_1__5_n_1\,
      CO(1) => \out_data_reg[16]_i_1__5_n_2\,
      CO(0) => \out_data_reg[16]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(19 downto 16),
      O(3 downto 0) => \out_data_reg[19]_0\(3 downto 0),
      S(3) => \out_data[16]_i_2__5_n_0\,
      S(2) => \out_data[16]_i_3__5_n_0\,
      S(1) => \out_data[16]_i_4__5_n_0\,
      S(0) => \out_data[16]_i_5__5_n_0\
    );
\out_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[16]_i_1__4_n_6\,
      Q => \wf1.integrator1_data\(17),
      R => SR(0)
    );
\out_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[16]_i_1__4_n_5\,
      Q => \wf1.integrator1_data\(18),
      R => SR(0)
    );
\out_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[16]_i_1__4_n_4\,
      Q => \wf1.integrator1_data\(19),
      R => SR(0)
    );
\out_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[0]_i_1__4_n_6\,
      Q => \wf1.integrator1_data\(1),
      R => SR(0)
    );
\out_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[20]_i_1__4_n_7\,
      Q => \wf1.integrator1_data\(20),
      R => SR(0)
    );
\out_data_reg[20]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[16]_i_1__4_n_0\,
      CO(3) => \out_data_reg[20]_i_1__4_n_0\,
      CO(2) => \out_data_reg[20]_i_1__4_n_1\,
      CO(1) => \out_data_reg[20]_i_1__4_n_2\,
      CO(0) => \out_data_reg[20]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(23 downto 20),
      O(3) => \out_data_reg[20]_i_1__4_n_4\,
      O(2) => \out_data_reg[20]_i_1__4_n_5\,
      O(1) => \out_data_reg[20]_i_1__4_n_6\,
      O(0) => \out_data_reg[20]_i_1__4_n_7\,
      S(3) => \out_data[20]_i_2__4_n_0\,
      S(2) => \out_data[20]_i_3__4_n_0\,
      S(1) => \out_data[20]_i_4__4_n_0\,
      S(0) => \out_data[20]_i_5__4_n_0\
    );
\out_data_reg[20]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[16]_i_1__5_n_0\,
      CO(3) => \out_data_reg[20]_i_1__5_n_0\,
      CO(2) => \out_data_reg[20]_i_1__5_n_1\,
      CO(1) => \out_data_reg[20]_i_1__5_n_2\,
      CO(0) => \out_data_reg[20]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(23 downto 20),
      O(3 downto 0) => \out_data_reg[23]_0\(3 downto 0),
      S(3) => \out_data[20]_i_2__5_n_0\,
      S(2) => \out_data[20]_i_3__5_n_0\,
      S(1) => \out_data[20]_i_4__5_n_0\,
      S(0) => \out_data[20]_i_5__5_n_0\
    );
\out_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[20]_i_1__4_n_6\,
      Q => \wf1.integrator1_data\(21),
      R => SR(0)
    );
\out_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[20]_i_1__4_n_5\,
      Q => \wf1.integrator1_data\(22),
      R => SR(0)
    );
\out_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[20]_i_1__4_n_4\,
      Q => \wf1.integrator1_data\(23),
      R => SR(0)
    );
\out_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[24]_i_1__4_n_7\,
      Q => \wf1.integrator1_data\(24),
      R => SR(0)
    );
\out_data_reg[24]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[20]_i_1__4_n_0\,
      CO(3) => \out_data_reg[24]_i_1__4_n_0\,
      CO(2) => \out_data_reg[24]_i_1__4_n_1\,
      CO(1) => \out_data_reg[24]_i_1__4_n_2\,
      CO(0) => \out_data_reg[24]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(27 downto 24),
      O(3) => \out_data_reg[24]_i_1__4_n_4\,
      O(2) => \out_data_reg[24]_i_1__4_n_5\,
      O(1) => \out_data_reg[24]_i_1__4_n_6\,
      O(0) => \out_data_reg[24]_i_1__4_n_7\,
      S(3) => \out_data[24]_i_2__5_n_0\,
      S(2) => \out_data[24]_i_3__4_n_0\,
      S(1) => \out_data[24]_i_4__4_n_0\,
      S(0) => \out_data[24]_i_5__4_n_0\
    );
\out_data_reg[24]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[20]_i_1__5_n_0\,
      CO(3) => \out_data_reg[24]_i_1__5_n_0\,
      CO(2) => \out_data_reg[24]_i_1__5_n_1\,
      CO(1) => \out_data_reg[24]_i_1__5_n_2\,
      CO(0) => \out_data_reg[24]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(27 downto 24),
      O(3 downto 0) => \out_data_reg[27]_0\(3 downto 0),
      S(3) => \out_data[24]_i_2__6_n_0\,
      S(2) => \out_data[24]_i_3__5_n_0\,
      S(1) => \out_data[24]_i_4__5_n_0\,
      S(0) => \out_data[24]_i_5__5_n_0\
    );
\out_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[24]_i_1__4_n_6\,
      Q => \wf1.integrator1_data\(25),
      R => SR(0)
    );
\out_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[24]_i_1__4_n_5\,
      Q => \wf1.integrator1_data\(26),
      R => SR(0)
    );
\out_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[24]_i_1__4_n_4\,
      Q => \wf1.integrator1_data\(27),
      R => SR(0)
    );
\out_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[28]_i_1__3_n_7\,
      Q => \wf1.integrator1_data\(28),
      R => SR(0)
    );
\out_data_reg[28]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[24]_i_1__4_n_0\,
      CO(3) => \out_data_reg[28]_i_1__3_n_0\,
      CO(2) => \out_data_reg[28]_i_1__3_n_1\,
      CO(1) => \out_data_reg[28]_i_1__3_n_2\,
      CO(0) => \out_data_reg[28]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(31 downto 28),
      O(3) => \out_data_reg[28]_i_1__3_n_4\,
      O(2) => \out_data_reg[28]_i_1__3_n_5\,
      O(1) => \out_data_reg[28]_i_1__3_n_6\,
      O(0) => \out_data_reg[28]_i_1__3_n_7\,
      S(3) => \out_data[28]_i_2__3_n_0\,
      S(2) => \out_data[28]_i_3__3_n_0\,
      S(1) => \out_data[28]_i_4__3_n_0\,
      S(0) => \out_data[28]_i_5__3_n_0\
    );
\out_data_reg[28]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[24]_i_1__5_n_0\,
      CO(3) => \out_data_reg[28]_i_1__4_n_0\,
      CO(2) => \out_data_reg[28]_i_1__4_n_1\,
      CO(1) => \out_data_reg[28]_i_1__4_n_2\,
      CO(0) => \out_data_reg[28]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(31 downto 28),
      O(3 downto 0) => \out_data_reg[31]_0\(3 downto 0),
      S(3) => \out_data[28]_i_2__4_n_0\,
      S(2) => \out_data[28]_i_3__4_n_0\,
      S(1) => \out_data[28]_i_4__4_n_0\,
      S(0) => \out_data[28]_i_5__4_n_0\
    );
\out_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[28]_i_1__3_n_6\,
      Q => \wf1.integrator1_data\(29),
      R => SR(0)
    );
\out_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[0]_i_1__4_n_5\,
      Q => \wf1.integrator1_data\(2),
      R => SR(0)
    );
\out_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[28]_i_1__3_n_5\,
      Q => \wf1.integrator1_data\(30),
      R => SR(0)
    );
\out_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[28]_i_1__3_n_4\,
      Q => \wf1.integrator1_data\(31),
      R => SR(0)
    );
\out_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[32]_i_1__3_n_7\,
      Q => \wf1.integrator1_data\(32),
      R => SR(0)
    );
\out_data_reg[32]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[28]_i_1__3_n_0\,
      CO(3) => \out_data_reg[32]_i_1__3_n_0\,
      CO(2) => \out_data_reg[32]_i_1__3_n_1\,
      CO(1) => \out_data_reg[32]_i_1__3_n_2\,
      CO(0) => \out_data_reg[32]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(35 downto 32),
      O(3) => \out_data_reg[32]_i_1__3_n_4\,
      O(2) => \out_data_reg[32]_i_1__3_n_5\,
      O(1) => \out_data_reg[32]_i_1__3_n_6\,
      O(0) => \out_data_reg[32]_i_1__3_n_7\,
      S(3) => \out_data[32]_i_2__3_n_0\,
      S(2) => \out_data[32]_i_3__3_n_0\,
      S(1) => \out_data[32]_i_4__3_n_0\,
      S(0) => \out_data[32]_i_5__3_n_0\
    );
\out_data_reg[32]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[28]_i_1__4_n_0\,
      CO(3) => \out_data_reg[32]_i_1__4_n_0\,
      CO(2) => \out_data_reg[32]_i_1__4_n_1\,
      CO(1) => \out_data_reg[32]_i_1__4_n_2\,
      CO(0) => \out_data_reg[32]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(35 downto 32),
      O(3 downto 0) => \out_data_reg[35]_0\(3 downto 0),
      S(3) => \out_data[32]_i_2__4_n_0\,
      S(2) => \out_data[32]_i_3__4_n_0\,
      S(1) => \out_data[32]_i_4__4_n_0\,
      S(0) => \out_data[32]_i_5__4_n_0\
    );
\out_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[32]_i_1__3_n_6\,
      Q => \wf1.integrator1_data\(33),
      R => SR(0)
    );
\out_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[32]_i_1__3_n_5\,
      Q => \wf1.integrator1_data\(34),
      R => SR(0)
    );
\out_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[32]_i_1__3_n_4\,
      Q => \wf1.integrator1_data\(35),
      R => SR(0)
    );
\out_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[36]_i_1__3_n_7\,
      Q => \wf1.integrator1_data\(36),
      R => SR(0)
    );
\out_data_reg[36]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[32]_i_1__3_n_0\,
      CO(3) => \out_data_reg[36]_i_1__3_n_0\,
      CO(2) => \out_data_reg[36]_i_1__3_n_1\,
      CO(1) => \out_data_reg[36]_i_1__3_n_2\,
      CO(0) => \out_data_reg[36]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(39 downto 36),
      O(3) => \out_data_reg[36]_i_1__3_n_4\,
      O(2) => \out_data_reg[36]_i_1__3_n_5\,
      O(1) => \out_data_reg[36]_i_1__3_n_6\,
      O(0) => \out_data_reg[36]_i_1__3_n_7\,
      S(3) => \out_data[36]_i_2__3_n_0\,
      S(2) => \out_data[36]_i_3__3_n_0\,
      S(1) => \out_data[36]_i_4__3_n_0\,
      S(0) => \out_data[36]_i_5__3_n_0\
    );
\out_data_reg[36]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[32]_i_1__4_n_0\,
      CO(3) => \out_data_reg[36]_i_1__4_n_0\,
      CO(2) => \out_data_reg[36]_i_1__4_n_1\,
      CO(1) => \out_data_reg[36]_i_1__4_n_2\,
      CO(0) => \out_data_reg[36]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(39 downto 36),
      O(3 downto 0) => \out_data_reg[39]_0\(3 downto 0),
      S(3) => \out_data[36]_i_2__4_n_0\,
      S(2) => \out_data[36]_i_3__4_n_0\,
      S(1) => \out_data[36]_i_4__4_n_0\,
      S(0) => \out_data[36]_i_5__4_n_0\
    );
\out_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[36]_i_1__3_n_6\,
      Q => \wf1.integrator1_data\(37),
      R => SR(0)
    );
\out_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[36]_i_1__3_n_5\,
      Q => \wf1.integrator1_data\(38),
      R => SR(0)
    );
\out_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[36]_i_1__3_n_4\,
      Q => \wf1.integrator1_data\(39),
      R => SR(0)
    );
\out_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[0]_i_1__4_n_4\,
      Q => \wf1.integrator1_data\(3),
      R => SR(0)
    );
\out_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[40]_i_1__3_n_7\,
      Q => \wf1.integrator1_data\(40),
      R => SR(0)
    );
\out_data_reg[40]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[36]_i_1__3_n_0\,
      CO(3) => \out_data_reg[40]_i_1__3_n_0\,
      CO(2) => \out_data_reg[40]_i_1__3_n_1\,
      CO(1) => \out_data_reg[40]_i_1__3_n_2\,
      CO(0) => \out_data_reg[40]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(43 downto 40),
      O(3) => \out_data_reg[40]_i_1__3_n_4\,
      O(2) => \out_data_reg[40]_i_1__3_n_5\,
      O(1) => \out_data_reg[40]_i_1__3_n_6\,
      O(0) => \out_data_reg[40]_i_1__3_n_7\,
      S(3) => \out_data[40]_i_2__3_n_0\,
      S(2) => \out_data[40]_i_3__3_n_0\,
      S(1) => \out_data[40]_i_4__3_n_0\,
      S(0) => \out_data[40]_i_5__3_n_0\
    );
\out_data_reg[40]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[36]_i_1__4_n_0\,
      CO(3) => \out_data_reg[40]_i_1__4_n_0\,
      CO(2) => \out_data_reg[40]_i_1__4_n_1\,
      CO(1) => \out_data_reg[40]_i_1__4_n_2\,
      CO(0) => \out_data_reg[40]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(43 downto 40),
      O(3 downto 0) => \out_data_reg[43]_0\(3 downto 0),
      S(3) => \out_data[40]_i_2__4_n_0\,
      S(2) => \out_data[40]_i_3__4_n_0\,
      S(1) => \out_data[40]_i_4__4_n_0\,
      S(0) => \out_data[40]_i_5__4_n_0\
    );
\out_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[40]_i_1__3_n_6\,
      Q => \wf1.integrator1_data\(41),
      R => SR(0)
    );
\out_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[40]_i_1__3_n_5\,
      Q => \wf1.integrator1_data\(42),
      R => SR(0)
    );
\out_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[40]_i_1__3_n_4\,
      Q => \wf1.integrator1_data\(43),
      R => SR(0)
    );
\out_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[44]_i_1__3_n_7\,
      Q => \wf1.integrator1_data\(44),
      R => SR(0)
    );
\out_data_reg[44]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[40]_i_1__3_n_0\,
      CO(3) => \out_data_reg[44]_i_1__3_n_0\,
      CO(2) => \out_data_reg[44]_i_1__3_n_1\,
      CO(1) => \out_data_reg[44]_i_1__3_n_2\,
      CO(0) => \out_data_reg[44]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(47 downto 44),
      O(3) => \out_data_reg[44]_i_1__3_n_4\,
      O(2) => \out_data_reg[44]_i_1__3_n_5\,
      O(1) => \out_data_reg[44]_i_1__3_n_6\,
      O(0) => \out_data_reg[44]_i_1__3_n_7\,
      S(3) => \out_data[44]_i_2__3_n_0\,
      S(2) => \out_data[44]_i_3__3_n_0\,
      S(1) => \out_data[44]_i_4__3_n_0\,
      S(0) => \out_data[44]_i_5__3_n_0\
    );
\out_data_reg[44]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[40]_i_1__4_n_0\,
      CO(3) => \out_data_reg[44]_i_1__4_n_0\,
      CO(2) => \out_data_reg[44]_i_1__4_n_1\,
      CO(1) => \out_data_reg[44]_i_1__4_n_2\,
      CO(0) => \out_data_reg[44]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(47 downto 44),
      O(3 downto 0) => \out_data_reg[47]_0\(3 downto 0),
      S(3) => \out_data[44]_i_2__4_n_0\,
      S(2) => \out_data[44]_i_3__4_n_0\,
      S(1) => \out_data[44]_i_4__4_n_0\,
      S(0) => \out_data[44]_i_5__4_n_0\
    );
\out_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[44]_i_1__3_n_6\,
      Q => \wf1.integrator1_data\(45),
      R => SR(0)
    );
\out_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[44]_i_1__3_n_5\,
      Q => \wf1.integrator1_data\(46),
      R => SR(0)
    );
\out_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[44]_i_1__3_n_4\,
      Q => \wf1.integrator1_data\(47),
      R => SR(0)
    );
\out_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[48]_i_1__3_n_7\,
      Q => \wf1.integrator1_data\(48),
      R => SR(0)
    );
\out_data_reg[48]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[44]_i_1__3_n_0\,
      CO(3) => \out_data_reg[48]_i_1__3_n_0\,
      CO(2) => \out_data_reg[48]_i_1__3_n_1\,
      CO(1) => \out_data_reg[48]_i_1__3_n_2\,
      CO(0) => \out_data_reg[48]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(51 downto 48),
      O(3) => \out_data_reg[48]_i_1__3_n_4\,
      O(2) => \out_data_reg[48]_i_1__3_n_5\,
      O(1) => \out_data_reg[48]_i_1__3_n_6\,
      O(0) => \out_data_reg[48]_i_1__3_n_7\,
      S(3) => \out_data[48]_i_2__3_n_0\,
      S(2) => \out_data[48]_i_3__3_n_0\,
      S(1) => \out_data[48]_i_4__3_n_0\,
      S(0) => \out_data[48]_i_5__3_n_0\
    );
\out_data_reg[48]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[44]_i_1__4_n_0\,
      CO(3) => \out_data_reg[48]_i_1__4_n_0\,
      CO(2) => \out_data_reg[48]_i_1__4_n_1\,
      CO(1) => \out_data_reg[48]_i_1__4_n_2\,
      CO(0) => \out_data_reg[48]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(51 downto 48),
      O(3 downto 0) => \out_data_reg[51]_0\(3 downto 0),
      S(3) => \out_data[48]_i_2__4_n_0\,
      S(2) => \out_data[48]_i_3__4_n_0\,
      S(1) => \out_data[48]_i_4__4_n_0\,
      S(0) => \out_data[48]_i_5__4_n_0\
    );
\out_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[48]_i_1__3_n_6\,
      Q => \wf1.integrator1_data\(49),
      R => SR(0)
    );
\out_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[4]_i_1__4_n_7\,
      Q => \wf1.integrator1_data\(4),
      R => SR(0)
    );
\out_data_reg[4]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[0]_i_1__4_n_0\,
      CO(3) => \out_data_reg[4]_i_1__4_n_0\,
      CO(2) => \out_data_reg[4]_i_1__4_n_1\,
      CO(1) => \out_data_reg[4]_i_1__4_n_2\,
      CO(0) => \out_data_reg[4]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \out_data_reg[4]_i_1__4_n_4\,
      O(2) => \out_data_reg[4]_i_1__4_n_5\,
      O(1) => \out_data_reg[4]_i_1__4_n_6\,
      O(0) => \out_data_reg[4]_i_1__4_n_7\,
      S(3) => \out_data[4]_i_2__4_n_0\,
      S(2) => \out_data[4]_i_3__4_n_0\,
      S(1) => \out_data[4]_i_4__4_n_0\,
      S(0) => \out_data[4]_i_5__4_n_0\
    );
\out_data_reg[4]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[0]_i_1__5_n_0\,
      CO(3) => \out_data_reg[4]_i_1__5_n_0\,
      CO(2) => \out_data_reg[4]_i_1__5_n_1\,
      CO(1) => \out_data_reg[4]_i_1__5_n_2\,
      CO(0) => \out_data_reg[4]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(7 downto 4),
      O(3 downto 0) => \out_data_reg[7]_0\(3 downto 0),
      S(3) => \out_data[4]_i_2__5_n_0\,
      S(2) => \out_data[4]_i_3__5_n_0\,
      S(1) => \out_data[4]_i_4__5_n_0\,
      S(0) => \out_data[4]_i_5__5_n_0\
    );
\out_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[48]_i_1__3_n_5\,
      Q => \wf1.integrator1_data\(50),
      R => SR(0)
    );
\out_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[48]_i_1__3_n_4\,
      Q => \wf1.integrator1_data\(51),
      R => SR(0)
    );
\out_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[52]_i_1__3_n_7\,
      Q => \wf1.integrator1_data\(52),
      R => SR(0)
    );
\out_data_reg[52]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[48]_i_1__3_n_0\,
      CO(3) => \out_data_reg[52]_i_1__3_n_0\,
      CO(2) => \out_data_reg[52]_i_1__3_n_1\,
      CO(1) => \out_data_reg[52]_i_1__3_n_2\,
      CO(0) => \out_data_reg[52]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(55 downto 52),
      O(3) => \out_data_reg[52]_i_1__3_n_4\,
      O(2) => \out_data_reg[52]_i_1__3_n_5\,
      O(1) => \out_data_reg[52]_i_1__3_n_6\,
      O(0) => \out_data_reg[52]_i_1__3_n_7\,
      S(3) => \out_data[52]_i_2__3_n_0\,
      S(2) => \out_data[52]_i_3__3_n_0\,
      S(1) => \out_data[52]_i_4__3_n_0\,
      S(0) => \out_data[52]_i_5__3_n_0\
    );
\out_data_reg[52]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[48]_i_1__4_n_0\,
      CO(3) => \out_data_reg[52]_i_1__4_n_0\,
      CO(2) => \out_data_reg[52]_i_1__4_n_1\,
      CO(1) => \out_data_reg[52]_i_1__4_n_2\,
      CO(0) => \out_data_reg[52]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(55 downto 52),
      O(3 downto 0) => \out_data_reg[55]_0\(3 downto 0),
      S(3) => \out_data[52]_i_2__4_n_0\,
      S(2) => \out_data[52]_i_3__4_n_0\,
      S(1) => \out_data[52]_i_4__4_n_0\,
      S(0) => \out_data[52]_i_5__4_n_0\
    );
\out_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[52]_i_1__3_n_6\,
      Q => \wf1.integrator1_data\(53),
      R => SR(0)
    );
\out_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[52]_i_1__3_n_5\,
      Q => \wf1.integrator1_data\(54),
      R => SR(0)
    );
\out_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[52]_i_1__3_n_4\,
      Q => \wf1.integrator1_data\(55),
      R => SR(0)
    );
\out_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[56]_i_1__3_n_7\,
      Q => \wf1.integrator1_data\(56),
      R => SR(0)
    );
\out_data_reg[56]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[52]_i_1__3_n_0\,
      CO(3) => \out_data_reg[56]_i_1__3_n_0\,
      CO(2) => \out_data_reg[56]_i_1__3_n_1\,
      CO(1) => \out_data_reg[56]_i_1__3_n_2\,
      CO(0) => \out_data_reg[56]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(59 downto 56),
      O(3) => \out_data_reg[56]_i_1__3_n_4\,
      O(2) => \out_data_reg[56]_i_1__3_n_5\,
      O(1) => \out_data_reg[56]_i_1__3_n_6\,
      O(0) => \out_data_reg[56]_i_1__3_n_7\,
      S(3) => \out_data[56]_i_2__3_n_0\,
      S(2) => \out_data[56]_i_3__3_n_0\,
      S(1) => \out_data[56]_i_4__3_n_0\,
      S(0) => \out_data[56]_i_5__3_n_0\
    );
\out_data_reg[56]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[52]_i_1__4_n_0\,
      CO(3) => \out_data_reg[56]_i_1__4_n_0\,
      CO(2) => \out_data_reg[56]_i_1__4_n_1\,
      CO(1) => \out_data_reg[56]_i_1__4_n_2\,
      CO(0) => \out_data_reg[56]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(59 downto 56),
      O(3 downto 0) => \out_data_reg[59]_0\(3 downto 0),
      S(3) => \out_data[56]_i_2__4_n_0\,
      S(2) => \out_data[56]_i_3__4_n_0\,
      S(1) => \out_data[56]_i_4__4_n_0\,
      S(0) => \out_data[56]_i_5__4_n_0\
    );
\out_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[56]_i_1__3_n_6\,
      Q => \wf1.integrator1_data\(57),
      R => SR(0)
    );
\out_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[56]_i_1__3_n_5\,
      Q => \wf1.integrator1_data\(58),
      R => SR(0)
    );
\out_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[56]_i_1__3_n_4\,
      Q => \wf1.integrator1_data\(59),
      R => SR(0)
    );
\out_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[4]_i_1__4_n_6\,
      Q => \wf1.integrator1_data\(5),
      R => SR(0)
    );
\out_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[60]_i_1__3_n_7\,
      Q => \wf1.integrator1_data\(60),
      R => SR(0)
    );
\out_data_reg[60]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[56]_i_1__3_n_0\,
      CO(3) => \out_data_reg[60]_i_1__3_n_0\,
      CO(2) => \out_data_reg[60]_i_1__3_n_1\,
      CO(1) => \out_data_reg[60]_i_1__3_n_2\,
      CO(0) => \out_data_reg[60]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(63 downto 60),
      O(3) => \out_data_reg[60]_i_1__3_n_4\,
      O(2) => \out_data_reg[60]_i_1__3_n_5\,
      O(1) => \out_data_reg[60]_i_1__3_n_6\,
      O(0) => \out_data_reg[60]_i_1__3_n_7\,
      S(3) => \out_data[60]_i_2__3_n_0\,
      S(2) => \out_data[60]_i_3__3_n_0\,
      S(1) => \out_data[60]_i_4__3_n_0\,
      S(0) => \out_data[60]_i_5__3_n_0\
    );
\out_data_reg[60]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[56]_i_1__4_n_0\,
      CO(3) => \out_data_reg[60]_i_1__4_n_0\,
      CO(2) => \out_data_reg[60]_i_1__4_n_1\,
      CO(1) => \out_data_reg[60]_i_1__4_n_2\,
      CO(0) => \out_data_reg[60]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(63 downto 60),
      O(3 downto 0) => \out_data_reg[63]_0\(3 downto 0),
      S(3) => \out_data[60]_i_2__4_n_0\,
      S(2) => \out_data[60]_i_3__4_n_0\,
      S(1) => \out_data[60]_i_4__4_n_0\,
      S(0) => \out_data[60]_i_5__4_n_0\
    );
\out_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[60]_i_1__3_n_6\,
      Q => \wf1.integrator1_data\(61),
      R => SR(0)
    );
\out_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[60]_i_1__3_n_5\,
      Q => \wf1.integrator1_data\(62),
      R => SR(0)
    );
\out_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[60]_i_1__3_n_4\,
      Q => \wf1.integrator1_data\(63),
      R => SR(0)
    );
\out_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[64]_i_1__3_n_7\,
      Q => \wf1.integrator1_data\(64),
      R => SR(0)
    );
\out_data_reg[64]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[60]_i_1__3_n_0\,
      CO(3) => \out_data_reg[64]_i_1__3_n_0\,
      CO(2) => \out_data_reg[64]_i_1__3_n_1\,
      CO(1) => \out_data_reg[64]_i_1__3_n_2\,
      CO(0) => \out_data_reg[64]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(67 downto 64),
      O(3) => \out_data_reg[64]_i_1__3_n_4\,
      O(2) => \out_data_reg[64]_i_1__3_n_5\,
      O(1) => \out_data_reg[64]_i_1__3_n_6\,
      O(0) => \out_data_reg[64]_i_1__3_n_7\,
      S(3) => \out_data[64]_i_2__3_n_0\,
      S(2) => \out_data[64]_i_3__3_n_0\,
      S(1) => \out_data[64]_i_4__3_n_0\,
      S(0) => \out_data[64]_i_5__3_n_0\
    );
\out_data_reg[64]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[60]_i_1__4_n_0\,
      CO(3) => \out_data_reg[64]_i_1__4_n_0\,
      CO(2) => \out_data_reg[64]_i_1__4_n_1\,
      CO(1) => \out_data_reg[64]_i_1__4_n_2\,
      CO(0) => \out_data_reg[64]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(67 downto 64),
      O(3 downto 0) => \out_data_reg[67]_0\(3 downto 0),
      S(3) => \out_data[64]_i_2__4_n_0\,
      S(2) => \out_data[64]_i_3__4_n_0\,
      S(1) => \out_data[64]_i_4__4_n_0\,
      S(0) => \out_data[64]_i_5__4_n_0\
    );
\out_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[64]_i_1__3_n_6\,
      Q => \wf1.integrator1_data\(65),
      R => SR(0)
    );
\out_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[64]_i_1__3_n_5\,
      Q => \wf1.integrator1_data\(66),
      R => SR(0)
    );
\out_data_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[64]_i_1__3_n_4\,
      Q => \wf1.integrator1_data\(67),
      R => SR(0)
    );
\out_data_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[68]_i_1__3_n_7\,
      Q => \wf1.integrator1_data\(68),
      R => SR(0)
    );
\out_data_reg[68]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[64]_i_1__3_n_0\,
      CO(3) => \out_data_reg[68]_i_1__3_n_0\,
      CO(2) => \out_data_reg[68]_i_1__3_n_1\,
      CO(1) => \out_data_reg[68]_i_1__3_n_2\,
      CO(0) => \out_data_reg[68]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(71 downto 68),
      O(3) => \out_data_reg[68]_i_1__3_n_4\,
      O(2) => \out_data_reg[68]_i_1__3_n_5\,
      O(1) => \out_data_reg[68]_i_1__3_n_6\,
      O(0) => \out_data_reg[68]_i_1__3_n_7\,
      S(3) => \out_data[68]_i_2__3_n_0\,
      S(2) => \out_data[68]_i_3__3_n_0\,
      S(1) => \out_data[68]_i_4__3_n_0\,
      S(0) => \out_data[68]_i_5__3_n_0\
    );
\out_data_reg[68]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[64]_i_1__4_n_0\,
      CO(3) => \out_data_reg[68]_i_1__4_n_0\,
      CO(2) => \out_data_reg[68]_i_1__4_n_1\,
      CO(1) => \out_data_reg[68]_i_1__4_n_2\,
      CO(0) => \out_data_reg[68]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(71 downto 68),
      O(3 downto 0) => \out_data_reg[71]_0\(3 downto 0),
      S(3) => \out_data[68]_i_2__4_n_0\,
      S(2) => \out_data[68]_i_3__4_n_0\,
      S(1) => \out_data[68]_i_4__4_n_0\,
      S(0) => \out_data[68]_i_5__4_n_0\
    );
\out_data_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[68]_i_1__3_n_6\,
      Q => \wf1.integrator1_data\(69),
      R => SR(0)
    );
\out_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[4]_i_1__4_n_5\,
      Q => \wf1.integrator1_data\(6),
      R => SR(0)
    );
\out_data_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[68]_i_1__3_n_5\,
      Q => \wf1.integrator1_data\(70),
      R => SR(0)
    );
\out_data_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[68]_i_1__3_n_4\,
      Q => \wf1.integrator1_data\(71),
      R => SR(0)
    );
\out_data_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[72]_i_1__3_n_7\,
      Q => \wf1.integrator1_data\(72),
      R => SR(0)
    );
\out_data_reg[72]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[68]_i_1__3_n_0\,
      CO(3) => \out_data_reg[72]_i_1__3_n_0\,
      CO(2) => \out_data_reg[72]_i_1__3_n_1\,
      CO(1) => \out_data_reg[72]_i_1__3_n_2\,
      CO(0) => \out_data_reg[72]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(75 downto 72),
      O(3) => \out_data_reg[72]_i_1__3_n_4\,
      O(2) => \out_data_reg[72]_i_1__3_n_5\,
      O(1) => \out_data_reg[72]_i_1__3_n_6\,
      O(0) => \out_data_reg[72]_i_1__3_n_7\,
      S(3) => \out_data[72]_i_2__3_n_0\,
      S(2) => \out_data[72]_i_3__3_n_0\,
      S(1) => \out_data[72]_i_4__3_n_0\,
      S(0) => \out_data[72]_i_5__3_n_0\
    );
\out_data_reg[72]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[68]_i_1__4_n_0\,
      CO(3) => \out_data_reg[72]_i_1__4_n_0\,
      CO(2) => \out_data_reg[72]_i_1__4_n_1\,
      CO(1) => \out_data_reg[72]_i_1__4_n_2\,
      CO(0) => \out_data_reg[72]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(75 downto 72),
      O(3 downto 0) => \out_data_reg[75]_0\(3 downto 0),
      S(3) => \out_data[72]_i_2__4_n_0\,
      S(2) => \out_data[72]_i_3__4_n_0\,
      S(1) => \out_data[72]_i_4__4_n_0\,
      S(0) => \out_data[72]_i_5__4_n_0\
    );
\out_data_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[72]_i_1__3_n_6\,
      Q => \wf1.integrator1_data\(73),
      R => SR(0)
    );
\out_data_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[72]_i_1__3_n_5\,
      Q => \wf1.integrator1_data\(74),
      R => SR(0)
    );
\out_data_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[72]_i_1__3_n_4\,
      Q => \wf1.integrator1_data\(75),
      R => SR(0)
    );
\out_data_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[76]_i_1__3_n_7\,
      Q => \wf1.integrator1_data\(76),
      R => SR(0)
    );
\out_data_reg[76]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[72]_i_1__3_n_0\,
      CO(3) => \out_data_reg[76]_i_1__3_n_0\,
      CO(2) => \out_data_reg[76]_i_1__3_n_1\,
      CO(1) => \out_data_reg[76]_i_1__3_n_2\,
      CO(0) => \out_data_reg[76]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(79 downto 76),
      O(3) => \out_data_reg[76]_i_1__3_n_4\,
      O(2) => \out_data_reg[76]_i_1__3_n_5\,
      O(1) => \out_data_reg[76]_i_1__3_n_6\,
      O(0) => \out_data_reg[76]_i_1__3_n_7\,
      S(3) => \out_data[76]_i_2__3_n_0\,
      S(2) => \out_data[76]_i_3__3_n_0\,
      S(1) => \out_data[76]_i_4__3_n_0\,
      S(0) => \out_data[76]_i_5__3_n_0\
    );
\out_data_reg[76]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[72]_i_1__4_n_0\,
      CO(3) => \out_data_reg[76]_i_1__4_n_0\,
      CO(2) => \out_data_reg[76]_i_1__4_n_1\,
      CO(1) => \out_data_reg[76]_i_1__4_n_2\,
      CO(0) => \out_data_reg[76]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(79 downto 76),
      O(3 downto 0) => \out_data_reg[79]_0\(3 downto 0),
      S(3) => \out_data[76]_i_2__4_n_0\,
      S(2) => \out_data[76]_i_3__4_n_0\,
      S(1) => \out_data[76]_i_4__4_n_0\,
      S(0) => \out_data[76]_i_5__4_n_0\
    );
\out_data_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[76]_i_1__3_n_6\,
      Q => \wf1.integrator1_data\(77),
      R => SR(0)
    );
\out_data_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[76]_i_1__3_n_5\,
      Q => \wf1.integrator1_data\(78),
      R => SR(0)
    );
\out_data_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[76]_i_1__3_n_4\,
      Q => \wf1.integrator1_data\(79),
      R => SR(0)
    );
\out_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[4]_i_1__4_n_4\,
      Q => \wf1.integrator1_data\(7),
      R => SR(0)
    );
\out_data_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[80]_i_1__3_n_7\,
      Q => \wf1.integrator1_data\(80),
      R => SR(0)
    );
\out_data_reg[80]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[76]_i_1__3_n_0\,
      CO(3) => \out_data_reg[80]_i_1__3_n_0\,
      CO(2) => \out_data_reg[80]_i_1__3_n_1\,
      CO(1) => \out_data_reg[80]_i_1__3_n_2\,
      CO(0) => \out_data_reg[80]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(83 downto 80),
      O(3) => \out_data_reg[80]_i_1__3_n_4\,
      O(2) => \out_data_reg[80]_i_1__3_n_5\,
      O(1) => \out_data_reg[80]_i_1__3_n_6\,
      O(0) => \out_data_reg[80]_i_1__3_n_7\,
      S(3) => \out_data[80]_i_2__3_n_0\,
      S(2) => \out_data[80]_i_3__3_n_0\,
      S(1) => \out_data[80]_i_4__3_n_0\,
      S(0) => \out_data[80]_i_5__3_n_0\
    );
\out_data_reg[80]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[76]_i_1__4_n_0\,
      CO(3) => \out_data_reg[80]_i_1__4_n_0\,
      CO(2) => \out_data_reg[80]_i_1__4_n_1\,
      CO(1) => \out_data_reg[80]_i_1__4_n_2\,
      CO(0) => \out_data_reg[80]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(83 downto 80),
      O(3 downto 0) => \out_data_reg[83]_0\(3 downto 0),
      S(3) => \out_data[80]_i_2__4_n_0\,
      S(2) => \out_data[80]_i_3__4_n_0\,
      S(1) => \out_data[80]_i_4__4_n_0\,
      S(0) => \out_data[80]_i_5__4_n_0\
    );
\out_data_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[80]_i_1__3_n_6\,
      Q => \wf1.integrator1_data\(81),
      R => SR(0)
    );
\out_data_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[80]_i_1__3_n_5\,
      Q => \wf1.integrator1_data\(82),
      R => SR(0)
    );
\out_data_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[80]_i_1__3_n_4\,
      Q => \wf1.integrator1_data\(83),
      R => SR(0)
    );
\out_data_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[84]_i_1__3_n_7\,
      Q => \wf1.integrator1_data\(84),
      R => SR(0)
    );
\out_data_reg[84]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[80]_i_1__3_n_0\,
      CO(3) => \out_data_reg[84]_i_1__3_n_0\,
      CO(2) => \out_data_reg[84]_i_1__3_n_1\,
      CO(1) => \out_data_reg[84]_i_1__3_n_2\,
      CO(0) => \out_data_reg[84]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => Q(83),
      DI(2) => Q(83),
      DI(1) => Q(83),
      DI(0) => Q(83),
      O(3) => \out_data_reg[84]_i_1__3_n_4\,
      O(2) => \out_data_reg[84]_i_1__3_n_5\,
      O(1) => \out_data_reg[84]_i_1__3_n_6\,
      O(0) => \out_data_reg[84]_i_1__3_n_7\,
      S(3) => \out_data[84]_i_2__3_n_0\,
      S(2) => \out_data[84]_i_3__3_n_0\,
      S(1) => \out_data[84]_i_4__3_n_0\,
      S(0) => \out_data[84]_i_5__3_n_0\
    );
\out_data_reg[84]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[80]_i_1__4_n_0\,
      CO(3) => \out_data_reg[84]_i_1__4_n_0\,
      CO(2) => \out_data_reg[84]_i_1__4_n_1\,
      CO(1) => \out_data_reg[84]_i_1__4_n_2\,
      CO(0) => \out_data_reg[84]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(87 downto 84),
      O(3 downto 0) => \out_data_reg[87]_0\(3 downto 0),
      S(3) => \out_data[84]_i_2__4_n_0\,
      S(2) => \out_data[84]_i_3__4_n_0\,
      S(1) => \out_data[84]_i_4__4_n_0\,
      S(0) => \out_data[84]_i_5__4_n_0\
    );
\out_data_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[84]_i_1__3_n_6\,
      Q => \wf1.integrator1_data\(85),
      R => SR(0)
    );
\out_data_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[84]_i_1__3_n_5\,
      Q => \wf1.integrator1_data\(86),
      R => SR(0)
    );
\out_data_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[84]_i_1__3_n_4\,
      Q => \wf1.integrator1_data\(87),
      R => SR(0)
    );
\out_data_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[88]_i_1__3_n_7\,
      Q => \wf1.integrator1_data\(88),
      R => SR(0)
    );
\out_data_reg[88]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[84]_i_1__3_n_0\,
      CO(3 downto 0) => \NLW_out_data_reg[88]_i_1__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_out_data_reg[88]_i_1__3_O_UNCONNECTED\(3 downto 1),
      O(0) => \out_data_reg[88]_i_1__3_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \out_data[88]_i_2__3_n_0\
    );
\out_data_reg[88]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[84]_i_1__4_n_0\,
      CO(3 downto 0) => \NLW_out_data_reg[88]_i_1__4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_out_data_reg[88]_i_1__4_O_UNCONNECTED\(3 downto 1),
      O(0) => \out_data_reg[87]_1\(0),
      S(3 downto 1) => B"000",
      S(0) => \out_data[88]_i_2__4_n_0\
    );
\out_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[8]_i_1__4_n_7\,
      Q => \wf1.integrator1_data\(8),
      R => SR(0)
    );
\out_data_reg[8]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[4]_i_1__4_n_0\,
      CO(3) => \out_data_reg[8]_i_1__4_n_0\,
      CO(2) => \out_data_reg[8]_i_1__4_n_1\,
      CO(1) => \out_data_reg[8]_i_1__4_n_2\,
      CO(0) => \out_data_reg[8]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \out_data_reg[8]_i_1__4_n_4\,
      O(2) => \out_data_reg[8]_i_1__4_n_5\,
      O(1) => \out_data_reg[8]_i_1__4_n_6\,
      O(0) => \out_data_reg[8]_i_1__4_n_7\,
      S(3) => \out_data[8]_i_2__4_n_0\,
      S(2) => \out_data[8]_i_3__4_n_0\,
      S(1) => \out_data[8]_i_4__4_n_0\,
      S(0) => \out_data[8]_i_5__4_n_0\
    );
\out_data_reg[8]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[4]_i_1__5_n_0\,
      CO(3) => \out_data_reg[8]_i_1__5_n_0\,
      CO(2) => \out_data_reg[8]_i_1__5_n_1\,
      CO(1) => \out_data_reg[8]_i_1__5_n_2\,
      CO(0) => \out_data_reg[8]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(11 downto 8),
      O(3 downto 0) => \out_data_reg[11]_0\(3 downto 0),
      S(3) => \out_data[8]_i_2__5_n_0\,
      S(2) => \out_data[8]_i_3__5_n_0\,
      S(1) => \out_data[8]_i_4__5_n_0\,
      S(0) => \out_data[8]_i_5__5_n_0\
    );
\out_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[8]_i_1__4_n_6\,
      Q => \wf1.integrator1_data\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_wf_proc_0_1_cic_integrator_10 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[35]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[39]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[43]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[47]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[55]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[59]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[63]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[67]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[71]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[75]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[79]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[83]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[87]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[87]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    cic_reset : in STD_LOGIC;
    in_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 83 downto 0 );
    \wf1.integrator2_data\ : in STD_LOGIC_VECTOR ( 88 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_wf_proc_0_1_cic_integrator_10 : entity is "cic_integrator";
end design_1_wf_proc_0_1_cic_integrator_10;

architecture STRUCTURE of design_1_wf_proc_0_1_cic_integrator_10 is
  signal \out_data[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_3_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_4_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_5_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_2_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_3_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_4_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_5_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_2_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_3_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_4_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_5_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_2_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_3_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_4_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_5_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_2__2_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_3_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_4_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_5_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_2_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_3_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_4_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_5_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_2__0_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_2_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_3_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_4__0_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_4_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_5__0_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_5_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_2__0_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_2_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_3_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_4__0_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_4_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_5__0_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_5_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_2__0_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_2_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_3_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_4__0_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_4_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_5__0_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_5_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_2__0_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_2_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_3_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_4__0_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_4_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_5__0_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_5_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_2__0_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_2_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_3_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_4__0_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_4_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_5__0_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_5_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_2_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_3_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_4_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_5_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_2__0_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_2_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_3_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_4__0_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_4_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_5__0_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_5_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_2__0_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_2_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_3_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_4__0_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_4_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_5__0_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_5_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_2__0_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_2_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_3_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_4__0_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_4_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_5__0_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_5_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_2__0_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_2_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_3_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_4__0_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_4_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_5__0_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_5_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_2__0_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_2_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_3_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_4__0_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_4_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_5__0_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_5_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_2__0_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_2_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_3_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_4__0_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_4_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_5__0_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_5_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_2__0_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_2_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_3_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_4__0_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_4_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_5__0_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_5_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_2__0_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_2_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_3_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_4__0_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_4_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_5__0_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_5_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_2__0_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_2_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_3_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_4__0_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_4_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_5__0_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_5_n_0\ : STD_LOGIC;
  signal \out_data[88]_i_2__0_n_0\ : STD_LOGIC;
  signal \out_data[88]_i_2_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_2_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_3_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_4_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_5_n_0\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__0_n_1\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__0_n_2\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__0_n_3\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__0_n_0\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__0_n_1\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__0_n_2\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__0_n_3\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__0_n_0\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__0_n_1\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__0_n_2\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__0_n_3\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__0_n_0\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__0_n_1\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__0_n_2\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__0_n_3\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__0_n_0\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__0_n_1\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__0_n_2\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__0_n_3\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1_n_1\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__0_n_0\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__0_n_1\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__0_n_2\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__0_n_3\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1_n_0\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1_n_1\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1_n_2\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1_n_3\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1_n_4\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1_n_5\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1_n_6\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1_n_7\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__0_n_0\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__0_n_1\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__0_n_2\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__0_n_3\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1_n_0\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1_n_1\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1_n_4\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__0_n_0\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__0_n_1\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__0_n_2\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__0_n_3\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1_n_0\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1_n_1\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1_n_2\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1_n_3\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1_n_4\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1_n_5\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1_n_6\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1_n_7\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__0_n_0\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__0_n_1\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__0_n_2\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__0_n_3\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1_n_0\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1_n_1\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1_n_2\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1_n_3\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1_n_4\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1_n_5\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1_n_6\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1_n_7\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__0_n_0\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__0_n_1\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__0_n_2\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__0_n_3\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1_n_0\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1_n_1\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1_n_2\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1_n_3\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1_n_4\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1_n_5\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1_n_6\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1_n_7\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__0_n_0\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__0_n_1\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__0_n_2\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__0_n_3\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1_n_0\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1_n_1\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1_n_2\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1_n_3\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1_n_4\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1_n_5\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1_n_6\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1_n_7\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__0_n_0\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__0_n_1\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__0_n_2\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__0_n_3\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1_n_0\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1_n_1\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1_n_2\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1_n_3\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1_n_4\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1_n_5\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1_n_6\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1_n_7\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__0_n_0\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__0_n_1\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__0_n_2\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__0_n_3\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1_n_0\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1_n_1\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1_n_2\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1_n_3\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1_n_4\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1_n_5\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1_n_6\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1_n_7\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__0_n_0\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__0_n_1\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__0_n_2\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__0_n_3\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1_n_0\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1_n_1\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1_n_2\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1_n_3\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1_n_4\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1_n_5\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1_n_6\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1_n_7\ : STD_LOGIC;
  signal \out_data_reg[88]_i_1_n_7\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \wf1.integrator1_data\ : STD_LOGIC_VECTOR ( 88 downto 0 );
  signal \NLW_out_data_reg[88]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_data_reg[88]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_data_reg[88]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_data_reg[88]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \out_data_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[0]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[20]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[24]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[28]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[32]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[32]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[36]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[36]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[40]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[40]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[44]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[44]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[48]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[48]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[52]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[52]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[56]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[56]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[60]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[60]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[64]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[64]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[68]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[68]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[72]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[72]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[76]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[76]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[80]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[80]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[84]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[84]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[88]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[88]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[8]_i_1__0\ : label is 11;
begin
\out_data[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \wf1.integrator1_data\(3),
      O => \out_data[0]_i_2_n_0\
    );
\out_data[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(3),
      I1 => \wf1.integrator2_data\(3),
      O => \out_data[0]_i_2__0_n_0\
    );
\out_data[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \wf1.integrator1_data\(2),
      O => \out_data[0]_i_3_n_0\
    );
\out_data[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(2),
      I1 => \wf1.integrator2_data\(2),
      O => \out_data[0]_i_3__0_n_0\
    );
\out_data[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \wf1.integrator1_data\(1),
      O => \out_data[0]_i_4_n_0\
    );
\out_data[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(1),
      I1 => \wf1.integrator2_data\(1),
      O => \out_data[0]_i_4__0_n_0\
    );
\out_data[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \wf1.integrator1_data\(0),
      O => \out_data[0]_i_5_n_0\
    );
\out_data[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(0),
      I1 => \wf1.integrator2_data\(0),
      O => \out_data[0]_i_5__0_n_0\
    );
\out_data[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \wf1.integrator1_data\(15),
      O => \out_data[12]_i_2_n_0\
    );
\out_data[12]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(15),
      I1 => \wf1.integrator2_data\(15),
      O => \out_data[12]_i_2__0_n_0\
    );
\out_data[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \wf1.integrator1_data\(14),
      O => \out_data[12]_i_3_n_0\
    );
\out_data[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(14),
      I1 => \wf1.integrator2_data\(14),
      O => \out_data[12]_i_3__0_n_0\
    );
\out_data[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \wf1.integrator1_data\(13),
      O => \out_data[12]_i_4_n_0\
    );
\out_data[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(13),
      I1 => \wf1.integrator2_data\(13),
      O => \out_data[12]_i_4__0_n_0\
    );
\out_data[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \wf1.integrator1_data\(12),
      O => \out_data[12]_i_5_n_0\
    );
\out_data[12]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(12),
      I1 => \wf1.integrator2_data\(12),
      O => \out_data[12]_i_5__0_n_0\
    );
\out_data[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => \wf1.integrator1_data\(19),
      O => \out_data[16]_i_2_n_0\
    );
\out_data[16]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(19),
      I1 => \wf1.integrator2_data\(19),
      O => \out_data[16]_i_2__0_n_0\
    );
\out_data[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \wf1.integrator1_data\(18),
      O => \out_data[16]_i_3_n_0\
    );
\out_data[16]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(18),
      I1 => \wf1.integrator2_data\(18),
      O => \out_data[16]_i_3__0_n_0\
    );
\out_data[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \wf1.integrator1_data\(17),
      O => \out_data[16]_i_4_n_0\
    );
\out_data[16]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(17),
      I1 => \wf1.integrator2_data\(17),
      O => \out_data[16]_i_4__0_n_0\
    );
\out_data[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \wf1.integrator1_data\(16),
      O => \out_data[16]_i_5_n_0\
    );
\out_data[16]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(16),
      I1 => \wf1.integrator2_data\(16),
      O => \out_data[16]_i_5__0_n_0\
    );
\out_data[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(23),
      I1 => \wf1.integrator1_data\(23),
      O => \out_data[20]_i_2_n_0\
    );
\out_data[20]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(23),
      I1 => \wf1.integrator2_data\(23),
      O => \out_data[20]_i_2__0_n_0\
    );
\out_data[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => \wf1.integrator1_data\(22),
      O => \out_data[20]_i_3_n_0\
    );
\out_data[20]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(22),
      I1 => \wf1.integrator2_data\(22),
      O => \out_data[20]_i_3__0_n_0\
    );
\out_data[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(21),
      I1 => \wf1.integrator1_data\(21),
      O => \out_data[20]_i_4_n_0\
    );
\out_data[20]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(21),
      I1 => \wf1.integrator2_data\(21),
      O => \out_data[20]_i_4__0_n_0\
    );
\out_data[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => \wf1.integrator1_data\(20),
      O => \out_data[20]_i_5_n_0\
    );
\out_data[20]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(20),
      I1 => \wf1.integrator2_data\(20),
      O => \out_data[20]_i_5__0_n_0\
    );
\out_data[24]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(27),
      I1 => \wf1.integrator1_data\(27),
      O => \out_data[24]_i_2__1_n_0\
    );
\out_data[24]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(27),
      I1 => \wf1.integrator2_data\(27),
      O => \out_data[24]_i_2__2_n_0\
    );
\out_data[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(26),
      I1 => \wf1.integrator1_data\(26),
      O => \out_data[24]_i_3_n_0\
    );
\out_data[24]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(26),
      I1 => \wf1.integrator2_data\(26),
      O => \out_data[24]_i_3__0_n_0\
    );
\out_data[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(25),
      I1 => \wf1.integrator1_data\(25),
      O => \out_data[24]_i_4_n_0\
    );
\out_data[24]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(25),
      I1 => \wf1.integrator2_data\(25),
      O => \out_data[24]_i_4__0_n_0\
    );
\out_data[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(24),
      I1 => \wf1.integrator1_data\(24),
      O => \out_data[24]_i_5_n_0\
    );
\out_data[24]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(24),
      I1 => \wf1.integrator2_data\(24),
      O => \out_data[24]_i_5__0_n_0\
    );
\out_data[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(31),
      I1 => \wf1.integrator1_data\(31),
      O => \out_data[28]_i_2_n_0\
    );
\out_data[28]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(31),
      I1 => \wf1.integrator2_data\(31),
      O => \out_data[28]_i_2__0_n_0\
    );
\out_data[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(30),
      I1 => \wf1.integrator1_data\(30),
      O => \out_data[28]_i_3_n_0\
    );
\out_data[28]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(30),
      I1 => \wf1.integrator2_data\(30),
      O => \out_data[28]_i_3__0_n_0\
    );
\out_data[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(29),
      I1 => \wf1.integrator1_data\(29),
      O => \out_data[28]_i_4_n_0\
    );
\out_data[28]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(29),
      I1 => \wf1.integrator2_data\(29),
      O => \out_data[28]_i_4__0_n_0\
    );
\out_data[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(28),
      I1 => \wf1.integrator1_data\(28),
      O => \out_data[28]_i_5_n_0\
    );
\out_data[28]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(28),
      I1 => \wf1.integrator2_data\(28),
      O => \out_data[28]_i_5__0_n_0\
    );
\out_data[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(35),
      I1 => \wf1.integrator1_data\(35),
      O => \out_data[32]_i_2_n_0\
    );
\out_data[32]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(35),
      I1 => \wf1.integrator2_data\(35),
      O => \out_data[32]_i_2__0_n_0\
    );
\out_data[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(34),
      I1 => \wf1.integrator1_data\(34),
      O => \out_data[32]_i_3_n_0\
    );
\out_data[32]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(34),
      I1 => \wf1.integrator2_data\(34),
      O => \out_data[32]_i_3__0_n_0\
    );
\out_data[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(33),
      I1 => \wf1.integrator1_data\(33),
      O => \out_data[32]_i_4_n_0\
    );
\out_data[32]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(33),
      I1 => \wf1.integrator2_data\(33),
      O => \out_data[32]_i_4__0_n_0\
    );
\out_data[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(32),
      I1 => \wf1.integrator1_data\(32),
      O => \out_data[32]_i_5_n_0\
    );
\out_data[32]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(32),
      I1 => \wf1.integrator2_data\(32),
      O => \out_data[32]_i_5__0_n_0\
    );
\out_data[36]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(39),
      I1 => \wf1.integrator1_data\(39),
      O => \out_data[36]_i_2_n_0\
    );
\out_data[36]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(39),
      I1 => \wf1.integrator2_data\(39),
      O => \out_data[36]_i_2__0_n_0\
    );
\out_data[36]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(38),
      I1 => \wf1.integrator1_data\(38),
      O => \out_data[36]_i_3_n_0\
    );
\out_data[36]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(38),
      I1 => \wf1.integrator2_data\(38),
      O => \out_data[36]_i_3__0_n_0\
    );
\out_data[36]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(37),
      I1 => \wf1.integrator1_data\(37),
      O => \out_data[36]_i_4_n_0\
    );
\out_data[36]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(37),
      I1 => \wf1.integrator2_data\(37),
      O => \out_data[36]_i_4__0_n_0\
    );
\out_data[36]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(36),
      I1 => \wf1.integrator1_data\(36),
      O => \out_data[36]_i_5_n_0\
    );
\out_data[36]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(36),
      I1 => \wf1.integrator2_data\(36),
      O => \out_data[36]_i_5__0_n_0\
    );
\out_data[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(43),
      I1 => \wf1.integrator1_data\(43),
      O => \out_data[40]_i_2_n_0\
    );
\out_data[40]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(43),
      I1 => \wf1.integrator2_data\(43),
      O => \out_data[40]_i_2__0_n_0\
    );
\out_data[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(42),
      I1 => \wf1.integrator1_data\(42),
      O => \out_data[40]_i_3_n_0\
    );
\out_data[40]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(42),
      I1 => \wf1.integrator2_data\(42),
      O => \out_data[40]_i_3__0_n_0\
    );
\out_data[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(41),
      I1 => \wf1.integrator1_data\(41),
      O => \out_data[40]_i_4_n_0\
    );
\out_data[40]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(41),
      I1 => \wf1.integrator2_data\(41),
      O => \out_data[40]_i_4__0_n_0\
    );
\out_data[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(40),
      I1 => \wf1.integrator1_data\(40),
      O => \out_data[40]_i_5_n_0\
    );
\out_data[40]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(40),
      I1 => \wf1.integrator2_data\(40),
      O => \out_data[40]_i_5__0_n_0\
    );
\out_data[44]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(47),
      I1 => \wf1.integrator1_data\(47),
      O => \out_data[44]_i_2_n_0\
    );
\out_data[44]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(47),
      I1 => \wf1.integrator2_data\(47),
      O => \out_data[44]_i_2__0_n_0\
    );
\out_data[44]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(46),
      I1 => \wf1.integrator1_data\(46),
      O => \out_data[44]_i_3_n_0\
    );
\out_data[44]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(46),
      I1 => \wf1.integrator2_data\(46),
      O => \out_data[44]_i_3__0_n_0\
    );
\out_data[44]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(45),
      I1 => \wf1.integrator1_data\(45),
      O => \out_data[44]_i_4_n_0\
    );
\out_data[44]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(45),
      I1 => \wf1.integrator2_data\(45),
      O => \out_data[44]_i_4__0_n_0\
    );
\out_data[44]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(44),
      I1 => \wf1.integrator1_data\(44),
      O => \out_data[44]_i_5_n_0\
    );
\out_data[44]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(44),
      I1 => \wf1.integrator2_data\(44),
      O => \out_data[44]_i_5__0_n_0\
    );
\out_data[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(51),
      I1 => \wf1.integrator1_data\(51),
      O => \out_data[48]_i_2_n_0\
    );
\out_data[48]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(51),
      I1 => \wf1.integrator2_data\(51),
      O => \out_data[48]_i_2__0_n_0\
    );
\out_data[48]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(50),
      I1 => \wf1.integrator1_data\(50),
      O => \out_data[48]_i_3_n_0\
    );
\out_data[48]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(50),
      I1 => \wf1.integrator2_data\(50),
      O => \out_data[48]_i_3__0_n_0\
    );
\out_data[48]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(49),
      I1 => \wf1.integrator1_data\(49),
      O => \out_data[48]_i_4_n_0\
    );
\out_data[48]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(49),
      I1 => \wf1.integrator2_data\(49),
      O => \out_data[48]_i_4__0_n_0\
    );
\out_data[48]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(48),
      I1 => \wf1.integrator1_data\(48),
      O => \out_data[48]_i_5_n_0\
    );
\out_data[48]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(48),
      I1 => \wf1.integrator2_data\(48),
      O => \out_data[48]_i_5__0_n_0\
    );
\out_data[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \wf1.integrator1_data\(7),
      O => \out_data[4]_i_2_n_0\
    );
\out_data[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(7),
      I1 => \wf1.integrator2_data\(7),
      O => \out_data[4]_i_2__0_n_0\
    );
\out_data[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \wf1.integrator1_data\(6),
      O => \out_data[4]_i_3_n_0\
    );
\out_data[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(6),
      I1 => \wf1.integrator2_data\(6),
      O => \out_data[4]_i_3__0_n_0\
    );
\out_data[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \wf1.integrator1_data\(5),
      O => \out_data[4]_i_4_n_0\
    );
\out_data[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(5),
      I1 => \wf1.integrator2_data\(5),
      O => \out_data[4]_i_4__0_n_0\
    );
\out_data[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \wf1.integrator1_data\(4),
      O => \out_data[4]_i_5_n_0\
    );
\out_data[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(4),
      I1 => \wf1.integrator2_data\(4),
      O => \out_data[4]_i_5__0_n_0\
    );
\out_data[52]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(55),
      I1 => \wf1.integrator1_data\(55),
      O => \out_data[52]_i_2_n_0\
    );
\out_data[52]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(55),
      I1 => \wf1.integrator2_data\(55),
      O => \out_data[52]_i_2__0_n_0\
    );
\out_data[52]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(54),
      I1 => \wf1.integrator1_data\(54),
      O => \out_data[52]_i_3_n_0\
    );
\out_data[52]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(54),
      I1 => \wf1.integrator2_data\(54),
      O => \out_data[52]_i_3__0_n_0\
    );
\out_data[52]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(53),
      I1 => \wf1.integrator1_data\(53),
      O => \out_data[52]_i_4_n_0\
    );
\out_data[52]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(53),
      I1 => \wf1.integrator2_data\(53),
      O => \out_data[52]_i_4__0_n_0\
    );
\out_data[52]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(52),
      I1 => \wf1.integrator1_data\(52),
      O => \out_data[52]_i_5_n_0\
    );
\out_data[52]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(52),
      I1 => \wf1.integrator2_data\(52),
      O => \out_data[52]_i_5__0_n_0\
    );
\out_data[56]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(59),
      I1 => \wf1.integrator1_data\(59),
      O => \out_data[56]_i_2_n_0\
    );
\out_data[56]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(59),
      I1 => \wf1.integrator2_data\(59),
      O => \out_data[56]_i_2__0_n_0\
    );
\out_data[56]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(58),
      I1 => \wf1.integrator1_data\(58),
      O => \out_data[56]_i_3_n_0\
    );
\out_data[56]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(58),
      I1 => \wf1.integrator2_data\(58),
      O => \out_data[56]_i_3__0_n_0\
    );
\out_data[56]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(57),
      I1 => \wf1.integrator1_data\(57),
      O => \out_data[56]_i_4_n_0\
    );
\out_data[56]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(57),
      I1 => \wf1.integrator2_data\(57),
      O => \out_data[56]_i_4__0_n_0\
    );
\out_data[56]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(56),
      I1 => \wf1.integrator1_data\(56),
      O => \out_data[56]_i_5_n_0\
    );
\out_data[56]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(56),
      I1 => \wf1.integrator2_data\(56),
      O => \out_data[56]_i_5__0_n_0\
    );
\out_data[60]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(63),
      I1 => \wf1.integrator1_data\(63),
      O => \out_data[60]_i_2_n_0\
    );
\out_data[60]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(63),
      I1 => \wf1.integrator2_data\(63),
      O => \out_data[60]_i_2__0_n_0\
    );
\out_data[60]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(62),
      I1 => \wf1.integrator1_data\(62),
      O => \out_data[60]_i_3_n_0\
    );
\out_data[60]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(62),
      I1 => \wf1.integrator2_data\(62),
      O => \out_data[60]_i_3__0_n_0\
    );
\out_data[60]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(61),
      I1 => \wf1.integrator1_data\(61),
      O => \out_data[60]_i_4_n_0\
    );
\out_data[60]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(61),
      I1 => \wf1.integrator2_data\(61),
      O => \out_data[60]_i_4__0_n_0\
    );
\out_data[60]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(60),
      I1 => \wf1.integrator1_data\(60),
      O => \out_data[60]_i_5_n_0\
    );
\out_data[60]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(60),
      I1 => \wf1.integrator2_data\(60),
      O => \out_data[60]_i_5__0_n_0\
    );
\out_data[64]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(67),
      I1 => \wf1.integrator1_data\(67),
      O => \out_data[64]_i_2_n_0\
    );
\out_data[64]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(67),
      I1 => \wf1.integrator2_data\(67),
      O => \out_data[64]_i_2__0_n_0\
    );
\out_data[64]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(66),
      I1 => \wf1.integrator1_data\(66),
      O => \out_data[64]_i_3_n_0\
    );
\out_data[64]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(66),
      I1 => \wf1.integrator2_data\(66),
      O => \out_data[64]_i_3__0_n_0\
    );
\out_data[64]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(65),
      I1 => \wf1.integrator1_data\(65),
      O => \out_data[64]_i_4_n_0\
    );
\out_data[64]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(65),
      I1 => \wf1.integrator2_data\(65),
      O => \out_data[64]_i_4__0_n_0\
    );
\out_data[64]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(64),
      I1 => \wf1.integrator1_data\(64),
      O => \out_data[64]_i_5_n_0\
    );
\out_data[64]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(64),
      I1 => \wf1.integrator2_data\(64),
      O => \out_data[64]_i_5__0_n_0\
    );
\out_data[68]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(71),
      I1 => \wf1.integrator1_data\(71),
      O => \out_data[68]_i_2_n_0\
    );
\out_data[68]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(71),
      I1 => \wf1.integrator2_data\(71),
      O => \out_data[68]_i_2__0_n_0\
    );
\out_data[68]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(70),
      I1 => \wf1.integrator1_data\(70),
      O => \out_data[68]_i_3_n_0\
    );
\out_data[68]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(70),
      I1 => \wf1.integrator2_data\(70),
      O => \out_data[68]_i_3__0_n_0\
    );
\out_data[68]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(69),
      I1 => \wf1.integrator1_data\(69),
      O => \out_data[68]_i_4_n_0\
    );
\out_data[68]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(69),
      I1 => \wf1.integrator2_data\(69),
      O => \out_data[68]_i_4__0_n_0\
    );
\out_data[68]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(68),
      I1 => \wf1.integrator1_data\(68),
      O => \out_data[68]_i_5_n_0\
    );
\out_data[68]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(68),
      I1 => \wf1.integrator2_data\(68),
      O => \out_data[68]_i_5__0_n_0\
    );
\out_data[72]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(75),
      I1 => \wf1.integrator1_data\(75),
      O => \out_data[72]_i_2_n_0\
    );
\out_data[72]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(75),
      I1 => \wf1.integrator2_data\(75),
      O => \out_data[72]_i_2__0_n_0\
    );
\out_data[72]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(74),
      I1 => \wf1.integrator1_data\(74),
      O => \out_data[72]_i_3_n_0\
    );
\out_data[72]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(74),
      I1 => \wf1.integrator2_data\(74),
      O => \out_data[72]_i_3__0_n_0\
    );
\out_data[72]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(73),
      I1 => \wf1.integrator1_data\(73),
      O => \out_data[72]_i_4_n_0\
    );
\out_data[72]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(73),
      I1 => \wf1.integrator2_data\(73),
      O => \out_data[72]_i_4__0_n_0\
    );
\out_data[72]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(72),
      I1 => \wf1.integrator1_data\(72),
      O => \out_data[72]_i_5_n_0\
    );
\out_data[72]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(72),
      I1 => \wf1.integrator2_data\(72),
      O => \out_data[72]_i_5__0_n_0\
    );
\out_data[76]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(79),
      I1 => \wf1.integrator1_data\(79),
      O => \out_data[76]_i_2_n_0\
    );
\out_data[76]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(79),
      I1 => \wf1.integrator2_data\(79),
      O => \out_data[76]_i_2__0_n_0\
    );
\out_data[76]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(78),
      I1 => \wf1.integrator1_data\(78),
      O => \out_data[76]_i_3_n_0\
    );
\out_data[76]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(78),
      I1 => \wf1.integrator2_data\(78),
      O => \out_data[76]_i_3__0_n_0\
    );
\out_data[76]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(77),
      I1 => \wf1.integrator1_data\(77),
      O => \out_data[76]_i_4_n_0\
    );
\out_data[76]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(77),
      I1 => \wf1.integrator2_data\(77),
      O => \out_data[76]_i_4__0_n_0\
    );
\out_data[76]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(76),
      I1 => \wf1.integrator1_data\(76),
      O => \out_data[76]_i_5_n_0\
    );
\out_data[76]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(76),
      I1 => \wf1.integrator2_data\(76),
      O => \out_data[76]_i_5__0_n_0\
    );
\out_data[80]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(83),
      I1 => \wf1.integrator1_data\(83),
      O => \out_data[80]_i_2_n_0\
    );
\out_data[80]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(83),
      I1 => \wf1.integrator2_data\(83),
      O => \out_data[80]_i_2__0_n_0\
    );
\out_data[80]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(82),
      I1 => \wf1.integrator1_data\(82),
      O => \out_data[80]_i_3_n_0\
    );
\out_data[80]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(82),
      I1 => \wf1.integrator2_data\(82),
      O => \out_data[80]_i_3__0_n_0\
    );
\out_data[80]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(81),
      I1 => \wf1.integrator1_data\(81),
      O => \out_data[80]_i_4_n_0\
    );
\out_data[80]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(81),
      I1 => \wf1.integrator2_data\(81),
      O => \out_data[80]_i_4__0_n_0\
    );
\out_data[80]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(80),
      I1 => \wf1.integrator1_data\(80),
      O => \out_data[80]_i_5_n_0\
    );
\out_data[80]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(80),
      I1 => \wf1.integrator2_data\(80),
      O => \out_data[80]_i_5__0_n_0\
    );
\out_data[84]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(83),
      I1 => \wf1.integrator1_data\(87),
      O => \out_data[84]_i_2_n_0\
    );
\out_data[84]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(87),
      I1 => \wf1.integrator2_data\(87),
      O => \out_data[84]_i_2__0_n_0\
    );
\out_data[84]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(83),
      I1 => \wf1.integrator1_data\(86),
      O => \out_data[84]_i_3_n_0\
    );
\out_data[84]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(86),
      I1 => \wf1.integrator2_data\(86),
      O => \out_data[84]_i_3__0_n_0\
    );
\out_data[84]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(83),
      I1 => \wf1.integrator1_data\(85),
      O => \out_data[84]_i_4_n_0\
    );
\out_data[84]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(85),
      I1 => \wf1.integrator2_data\(85),
      O => \out_data[84]_i_4__0_n_0\
    );
\out_data[84]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(83),
      I1 => \wf1.integrator1_data\(84),
      O => \out_data[84]_i_5_n_0\
    );
\out_data[84]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(84),
      I1 => \wf1.integrator2_data\(84),
      O => \out_data[84]_i_5__0_n_0\
    );
\out_data[88]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(83),
      I1 => \wf1.integrator1_data\(88),
      O => \out_data[88]_i_2_n_0\
    );
\out_data[88]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(88),
      I1 => \wf1.integrator2_data\(88),
      O => \out_data[88]_i_2__0_n_0\
    );
\out_data[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \wf1.integrator1_data\(11),
      O => \out_data[8]_i_2_n_0\
    );
\out_data[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(11),
      I1 => \wf1.integrator2_data\(11),
      O => \out_data[8]_i_2__0_n_0\
    );
\out_data[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \wf1.integrator1_data\(10),
      O => \out_data[8]_i_3_n_0\
    );
\out_data[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(10),
      I1 => \wf1.integrator2_data\(10),
      O => \out_data[8]_i_3__0_n_0\
    );
\out_data[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \wf1.integrator1_data\(9),
      O => \out_data[8]_i_4_n_0\
    );
\out_data[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(9),
      I1 => \wf1.integrator2_data\(9),
      O => \out_data[8]_i_4__0_n_0\
    );
\out_data[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \wf1.integrator1_data\(8),
      O => \out_data[8]_i_5_n_0\
    );
\out_data[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wf1.integrator1_data\(8),
      I1 => \wf1.integrator2_data\(8),
      O => \out_data[8]_i_5__0_n_0\
    );
\out_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[0]_i_1_n_7\,
      Q => \wf1.integrator1_data\(0),
      R => cic_reset
    );
\out_data_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_data_reg[0]_i_1_n_0\,
      CO(2) => \out_data_reg[0]_i_1_n_1\,
      CO(1) => \out_data_reg[0]_i_1_n_2\,
      CO(0) => \out_data_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => \out_data_reg[0]_i_1_n_4\,
      O(2) => \out_data_reg[0]_i_1_n_5\,
      O(1) => \out_data_reg[0]_i_1_n_6\,
      O(0) => \out_data_reg[0]_i_1_n_7\,
      S(3) => \out_data[0]_i_2_n_0\,
      S(2) => \out_data[0]_i_3_n_0\,
      S(1) => \out_data[0]_i_4_n_0\,
      S(0) => \out_data[0]_i_5_n_0\
    );
\out_data_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_data_reg[0]_i_1__0_n_0\,
      CO(2) => \out_data_reg[0]_i_1__0_n_1\,
      CO(1) => \out_data_reg[0]_i_1__0_n_2\,
      CO(0) => \out_data_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \out_data[0]_i_2__0_n_0\,
      S(2) => \out_data[0]_i_3__0_n_0\,
      S(1) => \out_data[0]_i_4__0_n_0\,
      S(0) => \out_data[0]_i_5__0_n_0\
    );
\out_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[8]_i_1_n_5\,
      Q => \wf1.integrator1_data\(10),
      R => cic_reset
    );
\out_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[8]_i_1_n_4\,
      Q => \wf1.integrator1_data\(11),
      R => cic_reset
    );
\out_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[12]_i_1_n_7\,
      Q => \wf1.integrator1_data\(12),
      R => cic_reset
    );
\out_data_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[8]_i_1_n_0\,
      CO(3) => \out_data_reg[12]_i_1_n_0\,
      CO(2) => \out_data_reg[12]_i_1_n_1\,
      CO(1) => \out_data_reg[12]_i_1_n_2\,
      CO(0) => \out_data_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3) => \out_data_reg[12]_i_1_n_4\,
      O(2) => \out_data_reg[12]_i_1_n_5\,
      O(1) => \out_data_reg[12]_i_1_n_6\,
      O(0) => \out_data_reg[12]_i_1_n_7\,
      S(3) => \out_data[12]_i_2_n_0\,
      S(2) => \out_data[12]_i_3_n_0\,
      S(1) => \out_data[12]_i_4_n_0\,
      S(0) => \out_data[12]_i_5_n_0\
    );
\out_data_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[8]_i_1__0_n_0\,
      CO(3) => \out_data_reg[12]_i_1__0_n_0\,
      CO(2) => \out_data_reg[12]_i_1__0_n_1\,
      CO(1) => \out_data_reg[12]_i_1__0_n_2\,
      CO(0) => \out_data_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(15 downto 12),
      O(3 downto 0) => \out_data_reg[15]_0\(3 downto 0),
      S(3) => \out_data[12]_i_2__0_n_0\,
      S(2) => \out_data[12]_i_3__0_n_0\,
      S(1) => \out_data[12]_i_4__0_n_0\,
      S(0) => \out_data[12]_i_5__0_n_0\
    );
\out_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[12]_i_1_n_6\,
      Q => \wf1.integrator1_data\(13),
      R => cic_reset
    );
\out_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[12]_i_1_n_5\,
      Q => \wf1.integrator1_data\(14),
      R => cic_reset
    );
\out_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[12]_i_1_n_4\,
      Q => \wf1.integrator1_data\(15),
      R => cic_reset
    );
\out_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[16]_i_1_n_7\,
      Q => \wf1.integrator1_data\(16),
      R => cic_reset
    );
\out_data_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[12]_i_1_n_0\,
      CO(3) => \out_data_reg[16]_i_1_n_0\,
      CO(2) => \out_data_reg[16]_i_1_n_1\,
      CO(1) => \out_data_reg[16]_i_1_n_2\,
      CO(0) => \out_data_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3) => \out_data_reg[16]_i_1_n_4\,
      O(2) => \out_data_reg[16]_i_1_n_5\,
      O(1) => \out_data_reg[16]_i_1_n_6\,
      O(0) => \out_data_reg[16]_i_1_n_7\,
      S(3) => \out_data[16]_i_2_n_0\,
      S(2) => \out_data[16]_i_3_n_0\,
      S(1) => \out_data[16]_i_4_n_0\,
      S(0) => \out_data[16]_i_5_n_0\
    );
\out_data_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[12]_i_1__0_n_0\,
      CO(3) => \out_data_reg[16]_i_1__0_n_0\,
      CO(2) => \out_data_reg[16]_i_1__0_n_1\,
      CO(1) => \out_data_reg[16]_i_1__0_n_2\,
      CO(0) => \out_data_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(19 downto 16),
      O(3 downto 0) => \out_data_reg[19]_0\(3 downto 0),
      S(3) => \out_data[16]_i_2__0_n_0\,
      S(2) => \out_data[16]_i_3__0_n_0\,
      S(1) => \out_data[16]_i_4__0_n_0\,
      S(0) => \out_data[16]_i_5__0_n_0\
    );
\out_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[16]_i_1_n_6\,
      Q => \wf1.integrator1_data\(17),
      R => cic_reset
    );
\out_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[16]_i_1_n_5\,
      Q => \wf1.integrator1_data\(18),
      R => cic_reset
    );
\out_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[16]_i_1_n_4\,
      Q => \wf1.integrator1_data\(19),
      R => cic_reset
    );
\out_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[0]_i_1_n_6\,
      Q => \wf1.integrator1_data\(1),
      R => cic_reset
    );
\out_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[20]_i_1_n_7\,
      Q => \wf1.integrator1_data\(20),
      R => cic_reset
    );
\out_data_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[16]_i_1_n_0\,
      CO(3) => \out_data_reg[20]_i_1_n_0\,
      CO(2) => \out_data_reg[20]_i_1_n_1\,
      CO(1) => \out_data_reg[20]_i_1_n_2\,
      CO(0) => \out_data_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(23 downto 20),
      O(3) => \out_data_reg[20]_i_1_n_4\,
      O(2) => \out_data_reg[20]_i_1_n_5\,
      O(1) => \out_data_reg[20]_i_1_n_6\,
      O(0) => \out_data_reg[20]_i_1_n_7\,
      S(3) => \out_data[20]_i_2_n_0\,
      S(2) => \out_data[20]_i_3_n_0\,
      S(1) => \out_data[20]_i_4_n_0\,
      S(0) => \out_data[20]_i_5_n_0\
    );
\out_data_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[16]_i_1__0_n_0\,
      CO(3) => \out_data_reg[20]_i_1__0_n_0\,
      CO(2) => \out_data_reg[20]_i_1__0_n_1\,
      CO(1) => \out_data_reg[20]_i_1__0_n_2\,
      CO(0) => \out_data_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(23 downto 20),
      O(3 downto 0) => \out_data_reg[23]_0\(3 downto 0),
      S(3) => \out_data[20]_i_2__0_n_0\,
      S(2) => \out_data[20]_i_3__0_n_0\,
      S(1) => \out_data[20]_i_4__0_n_0\,
      S(0) => \out_data[20]_i_5__0_n_0\
    );
\out_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[20]_i_1_n_6\,
      Q => \wf1.integrator1_data\(21),
      R => cic_reset
    );
\out_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[20]_i_1_n_5\,
      Q => \wf1.integrator1_data\(22),
      R => cic_reset
    );
\out_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[20]_i_1_n_4\,
      Q => \wf1.integrator1_data\(23),
      R => cic_reset
    );
\out_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[24]_i_1_n_7\,
      Q => \wf1.integrator1_data\(24),
      R => cic_reset
    );
\out_data_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[20]_i_1_n_0\,
      CO(3) => \out_data_reg[24]_i_1_n_0\,
      CO(2) => \out_data_reg[24]_i_1_n_1\,
      CO(1) => \out_data_reg[24]_i_1_n_2\,
      CO(0) => \out_data_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(27 downto 24),
      O(3) => \out_data_reg[24]_i_1_n_4\,
      O(2) => \out_data_reg[24]_i_1_n_5\,
      O(1) => \out_data_reg[24]_i_1_n_6\,
      O(0) => \out_data_reg[24]_i_1_n_7\,
      S(3) => \out_data[24]_i_2__1_n_0\,
      S(2) => \out_data[24]_i_3_n_0\,
      S(1) => \out_data[24]_i_4_n_0\,
      S(0) => \out_data[24]_i_5_n_0\
    );
\out_data_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[20]_i_1__0_n_0\,
      CO(3) => \out_data_reg[24]_i_1__0_n_0\,
      CO(2) => \out_data_reg[24]_i_1__0_n_1\,
      CO(1) => \out_data_reg[24]_i_1__0_n_2\,
      CO(0) => \out_data_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(27 downto 24),
      O(3 downto 0) => \out_data_reg[27]_0\(3 downto 0),
      S(3) => \out_data[24]_i_2__2_n_0\,
      S(2) => \out_data[24]_i_3__0_n_0\,
      S(1) => \out_data[24]_i_4__0_n_0\,
      S(0) => \out_data[24]_i_5__0_n_0\
    );
\out_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[24]_i_1_n_6\,
      Q => \wf1.integrator1_data\(25),
      R => cic_reset
    );
\out_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[24]_i_1_n_5\,
      Q => \wf1.integrator1_data\(26),
      R => cic_reset
    );
\out_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[24]_i_1_n_4\,
      Q => \wf1.integrator1_data\(27),
      R => cic_reset
    );
\out_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[28]_i_1_n_7\,
      Q => \wf1.integrator1_data\(28),
      R => cic_reset
    );
\out_data_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[24]_i_1_n_0\,
      CO(3) => \out_data_reg[28]_i_1_n_0\,
      CO(2) => \out_data_reg[28]_i_1_n_1\,
      CO(1) => \out_data_reg[28]_i_1_n_2\,
      CO(0) => \out_data_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(31 downto 28),
      O(3) => \out_data_reg[28]_i_1_n_4\,
      O(2) => \out_data_reg[28]_i_1_n_5\,
      O(1) => \out_data_reg[28]_i_1_n_6\,
      O(0) => \out_data_reg[28]_i_1_n_7\,
      S(3) => \out_data[28]_i_2_n_0\,
      S(2) => \out_data[28]_i_3_n_0\,
      S(1) => \out_data[28]_i_4_n_0\,
      S(0) => \out_data[28]_i_5_n_0\
    );
\out_data_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[24]_i_1__0_n_0\,
      CO(3) => \out_data_reg[28]_i_1__0_n_0\,
      CO(2) => \out_data_reg[28]_i_1__0_n_1\,
      CO(1) => \out_data_reg[28]_i_1__0_n_2\,
      CO(0) => \out_data_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(31 downto 28),
      O(3 downto 0) => \out_data_reg[31]_0\(3 downto 0),
      S(3) => \out_data[28]_i_2__0_n_0\,
      S(2) => \out_data[28]_i_3__0_n_0\,
      S(1) => \out_data[28]_i_4__0_n_0\,
      S(0) => \out_data[28]_i_5__0_n_0\
    );
\out_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[28]_i_1_n_6\,
      Q => \wf1.integrator1_data\(29),
      R => cic_reset
    );
\out_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[0]_i_1_n_5\,
      Q => \wf1.integrator1_data\(2),
      R => cic_reset
    );
\out_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[28]_i_1_n_5\,
      Q => \wf1.integrator1_data\(30),
      R => cic_reset
    );
\out_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[28]_i_1_n_4\,
      Q => \wf1.integrator1_data\(31),
      R => cic_reset
    );
\out_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[32]_i_1_n_7\,
      Q => \wf1.integrator1_data\(32),
      R => cic_reset
    );
\out_data_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[28]_i_1_n_0\,
      CO(3) => \out_data_reg[32]_i_1_n_0\,
      CO(2) => \out_data_reg[32]_i_1_n_1\,
      CO(1) => \out_data_reg[32]_i_1_n_2\,
      CO(0) => \out_data_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(35 downto 32),
      O(3) => \out_data_reg[32]_i_1_n_4\,
      O(2) => \out_data_reg[32]_i_1_n_5\,
      O(1) => \out_data_reg[32]_i_1_n_6\,
      O(0) => \out_data_reg[32]_i_1_n_7\,
      S(3) => \out_data[32]_i_2_n_0\,
      S(2) => \out_data[32]_i_3_n_0\,
      S(1) => \out_data[32]_i_4_n_0\,
      S(0) => \out_data[32]_i_5_n_0\
    );
\out_data_reg[32]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[28]_i_1__0_n_0\,
      CO(3) => \out_data_reg[32]_i_1__0_n_0\,
      CO(2) => \out_data_reg[32]_i_1__0_n_1\,
      CO(1) => \out_data_reg[32]_i_1__0_n_2\,
      CO(0) => \out_data_reg[32]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(35 downto 32),
      O(3 downto 0) => \out_data_reg[35]_0\(3 downto 0),
      S(3) => \out_data[32]_i_2__0_n_0\,
      S(2) => \out_data[32]_i_3__0_n_0\,
      S(1) => \out_data[32]_i_4__0_n_0\,
      S(0) => \out_data[32]_i_5__0_n_0\
    );
\out_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[32]_i_1_n_6\,
      Q => \wf1.integrator1_data\(33),
      R => cic_reset
    );
\out_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[32]_i_1_n_5\,
      Q => \wf1.integrator1_data\(34),
      R => cic_reset
    );
\out_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[32]_i_1_n_4\,
      Q => \wf1.integrator1_data\(35),
      R => cic_reset
    );
\out_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[36]_i_1_n_7\,
      Q => \wf1.integrator1_data\(36),
      R => cic_reset
    );
\out_data_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[32]_i_1_n_0\,
      CO(3) => \out_data_reg[36]_i_1_n_0\,
      CO(2) => \out_data_reg[36]_i_1_n_1\,
      CO(1) => \out_data_reg[36]_i_1_n_2\,
      CO(0) => \out_data_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(39 downto 36),
      O(3) => \out_data_reg[36]_i_1_n_4\,
      O(2) => \out_data_reg[36]_i_1_n_5\,
      O(1) => \out_data_reg[36]_i_1_n_6\,
      O(0) => \out_data_reg[36]_i_1_n_7\,
      S(3) => \out_data[36]_i_2_n_0\,
      S(2) => \out_data[36]_i_3_n_0\,
      S(1) => \out_data[36]_i_4_n_0\,
      S(0) => \out_data[36]_i_5_n_0\
    );
\out_data_reg[36]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[32]_i_1__0_n_0\,
      CO(3) => \out_data_reg[36]_i_1__0_n_0\,
      CO(2) => \out_data_reg[36]_i_1__0_n_1\,
      CO(1) => \out_data_reg[36]_i_1__0_n_2\,
      CO(0) => \out_data_reg[36]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(39 downto 36),
      O(3 downto 0) => \out_data_reg[39]_0\(3 downto 0),
      S(3) => \out_data[36]_i_2__0_n_0\,
      S(2) => \out_data[36]_i_3__0_n_0\,
      S(1) => \out_data[36]_i_4__0_n_0\,
      S(0) => \out_data[36]_i_5__0_n_0\
    );
\out_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[36]_i_1_n_6\,
      Q => \wf1.integrator1_data\(37),
      R => cic_reset
    );
\out_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[36]_i_1_n_5\,
      Q => \wf1.integrator1_data\(38),
      R => cic_reset
    );
\out_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[36]_i_1_n_4\,
      Q => \wf1.integrator1_data\(39),
      R => cic_reset
    );
\out_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[0]_i_1_n_4\,
      Q => \wf1.integrator1_data\(3),
      R => cic_reset
    );
\out_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[40]_i_1_n_7\,
      Q => \wf1.integrator1_data\(40),
      R => cic_reset
    );
\out_data_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[36]_i_1_n_0\,
      CO(3) => \out_data_reg[40]_i_1_n_0\,
      CO(2) => \out_data_reg[40]_i_1_n_1\,
      CO(1) => \out_data_reg[40]_i_1_n_2\,
      CO(0) => \out_data_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(43 downto 40),
      O(3) => \out_data_reg[40]_i_1_n_4\,
      O(2) => \out_data_reg[40]_i_1_n_5\,
      O(1) => \out_data_reg[40]_i_1_n_6\,
      O(0) => \out_data_reg[40]_i_1_n_7\,
      S(3) => \out_data[40]_i_2_n_0\,
      S(2) => \out_data[40]_i_3_n_0\,
      S(1) => \out_data[40]_i_4_n_0\,
      S(0) => \out_data[40]_i_5_n_0\
    );
\out_data_reg[40]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[36]_i_1__0_n_0\,
      CO(3) => \out_data_reg[40]_i_1__0_n_0\,
      CO(2) => \out_data_reg[40]_i_1__0_n_1\,
      CO(1) => \out_data_reg[40]_i_1__0_n_2\,
      CO(0) => \out_data_reg[40]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(43 downto 40),
      O(3 downto 0) => \out_data_reg[43]_0\(3 downto 0),
      S(3) => \out_data[40]_i_2__0_n_0\,
      S(2) => \out_data[40]_i_3__0_n_0\,
      S(1) => \out_data[40]_i_4__0_n_0\,
      S(0) => \out_data[40]_i_5__0_n_0\
    );
\out_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[40]_i_1_n_6\,
      Q => \wf1.integrator1_data\(41),
      R => cic_reset
    );
\out_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[40]_i_1_n_5\,
      Q => \wf1.integrator1_data\(42),
      R => cic_reset
    );
\out_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[40]_i_1_n_4\,
      Q => \wf1.integrator1_data\(43),
      R => cic_reset
    );
\out_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[44]_i_1_n_7\,
      Q => \wf1.integrator1_data\(44),
      R => cic_reset
    );
\out_data_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[40]_i_1_n_0\,
      CO(3) => \out_data_reg[44]_i_1_n_0\,
      CO(2) => \out_data_reg[44]_i_1_n_1\,
      CO(1) => \out_data_reg[44]_i_1_n_2\,
      CO(0) => \out_data_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(47 downto 44),
      O(3) => \out_data_reg[44]_i_1_n_4\,
      O(2) => \out_data_reg[44]_i_1_n_5\,
      O(1) => \out_data_reg[44]_i_1_n_6\,
      O(0) => \out_data_reg[44]_i_1_n_7\,
      S(3) => \out_data[44]_i_2_n_0\,
      S(2) => \out_data[44]_i_3_n_0\,
      S(1) => \out_data[44]_i_4_n_0\,
      S(0) => \out_data[44]_i_5_n_0\
    );
\out_data_reg[44]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[40]_i_1__0_n_0\,
      CO(3) => \out_data_reg[44]_i_1__0_n_0\,
      CO(2) => \out_data_reg[44]_i_1__0_n_1\,
      CO(1) => \out_data_reg[44]_i_1__0_n_2\,
      CO(0) => \out_data_reg[44]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(47 downto 44),
      O(3 downto 0) => \out_data_reg[47]_0\(3 downto 0),
      S(3) => \out_data[44]_i_2__0_n_0\,
      S(2) => \out_data[44]_i_3__0_n_0\,
      S(1) => \out_data[44]_i_4__0_n_0\,
      S(0) => \out_data[44]_i_5__0_n_0\
    );
\out_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[44]_i_1_n_6\,
      Q => \wf1.integrator1_data\(45),
      R => cic_reset
    );
\out_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[44]_i_1_n_5\,
      Q => \wf1.integrator1_data\(46),
      R => cic_reset
    );
\out_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[44]_i_1_n_4\,
      Q => \wf1.integrator1_data\(47),
      R => cic_reset
    );
\out_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[48]_i_1_n_7\,
      Q => \wf1.integrator1_data\(48),
      R => cic_reset
    );
\out_data_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[44]_i_1_n_0\,
      CO(3) => \out_data_reg[48]_i_1_n_0\,
      CO(2) => \out_data_reg[48]_i_1_n_1\,
      CO(1) => \out_data_reg[48]_i_1_n_2\,
      CO(0) => \out_data_reg[48]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(51 downto 48),
      O(3) => \out_data_reg[48]_i_1_n_4\,
      O(2) => \out_data_reg[48]_i_1_n_5\,
      O(1) => \out_data_reg[48]_i_1_n_6\,
      O(0) => \out_data_reg[48]_i_1_n_7\,
      S(3) => \out_data[48]_i_2_n_0\,
      S(2) => \out_data[48]_i_3_n_0\,
      S(1) => \out_data[48]_i_4_n_0\,
      S(0) => \out_data[48]_i_5_n_0\
    );
\out_data_reg[48]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[44]_i_1__0_n_0\,
      CO(3) => \out_data_reg[48]_i_1__0_n_0\,
      CO(2) => \out_data_reg[48]_i_1__0_n_1\,
      CO(1) => \out_data_reg[48]_i_1__0_n_2\,
      CO(0) => \out_data_reg[48]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(51 downto 48),
      O(3 downto 0) => \out_data_reg[51]_0\(3 downto 0),
      S(3) => \out_data[48]_i_2__0_n_0\,
      S(2) => \out_data[48]_i_3__0_n_0\,
      S(1) => \out_data[48]_i_4__0_n_0\,
      S(0) => \out_data[48]_i_5__0_n_0\
    );
\out_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[48]_i_1_n_6\,
      Q => \wf1.integrator1_data\(49),
      R => cic_reset
    );
\out_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[4]_i_1_n_7\,
      Q => \wf1.integrator1_data\(4),
      R => cic_reset
    );
\out_data_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[0]_i_1_n_0\,
      CO(3) => \out_data_reg[4]_i_1_n_0\,
      CO(2) => \out_data_reg[4]_i_1_n_1\,
      CO(1) => \out_data_reg[4]_i_1_n_2\,
      CO(0) => \out_data_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \out_data_reg[4]_i_1_n_4\,
      O(2) => \out_data_reg[4]_i_1_n_5\,
      O(1) => \out_data_reg[4]_i_1_n_6\,
      O(0) => \out_data_reg[4]_i_1_n_7\,
      S(3) => \out_data[4]_i_2_n_0\,
      S(2) => \out_data[4]_i_3_n_0\,
      S(1) => \out_data[4]_i_4_n_0\,
      S(0) => \out_data[4]_i_5_n_0\
    );
\out_data_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[0]_i_1__0_n_0\,
      CO(3) => \out_data_reg[4]_i_1__0_n_0\,
      CO(2) => \out_data_reg[4]_i_1__0_n_1\,
      CO(1) => \out_data_reg[4]_i_1__0_n_2\,
      CO(0) => \out_data_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(7 downto 4),
      O(3 downto 0) => \out_data_reg[7]_0\(3 downto 0),
      S(3) => \out_data[4]_i_2__0_n_0\,
      S(2) => \out_data[4]_i_3__0_n_0\,
      S(1) => \out_data[4]_i_4__0_n_0\,
      S(0) => \out_data[4]_i_5__0_n_0\
    );
\out_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[48]_i_1_n_5\,
      Q => \wf1.integrator1_data\(50),
      R => cic_reset
    );
\out_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[48]_i_1_n_4\,
      Q => \wf1.integrator1_data\(51),
      R => cic_reset
    );
\out_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[52]_i_1_n_7\,
      Q => \wf1.integrator1_data\(52),
      R => cic_reset
    );
\out_data_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[48]_i_1_n_0\,
      CO(3) => \out_data_reg[52]_i_1_n_0\,
      CO(2) => \out_data_reg[52]_i_1_n_1\,
      CO(1) => \out_data_reg[52]_i_1_n_2\,
      CO(0) => \out_data_reg[52]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(55 downto 52),
      O(3) => \out_data_reg[52]_i_1_n_4\,
      O(2) => \out_data_reg[52]_i_1_n_5\,
      O(1) => \out_data_reg[52]_i_1_n_6\,
      O(0) => \out_data_reg[52]_i_1_n_7\,
      S(3) => \out_data[52]_i_2_n_0\,
      S(2) => \out_data[52]_i_3_n_0\,
      S(1) => \out_data[52]_i_4_n_0\,
      S(0) => \out_data[52]_i_5_n_0\
    );
\out_data_reg[52]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[48]_i_1__0_n_0\,
      CO(3) => \out_data_reg[52]_i_1__0_n_0\,
      CO(2) => \out_data_reg[52]_i_1__0_n_1\,
      CO(1) => \out_data_reg[52]_i_1__0_n_2\,
      CO(0) => \out_data_reg[52]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(55 downto 52),
      O(3 downto 0) => \out_data_reg[55]_0\(3 downto 0),
      S(3) => \out_data[52]_i_2__0_n_0\,
      S(2) => \out_data[52]_i_3__0_n_0\,
      S(1) => \out_data[52]_i_4__0_n_0\,
      S(0) => \out_data[52]_i_5__0_n_0\
    );
\out_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[52]_i_1_n_6\,
      Q => \wf1.integrator1_data\(53),
      R => cic_reset
    );
\out_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[52]_i_1_n_5\,
      Q => \wf1.integrator1_data\(54),
      R => cic_reset
    );
\out_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[52]_i_1_n_4\,
      Q => \wf1.integrator1_data\(55),
      R => cic_reset
    );
\out_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[56]_i_1_n_7\,
      Q => \wf1.integrator1_data\(56),
      R => cic_reset
    );
\out_data_reg[56]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[52]_i_1_n_0\,
      CO(3) => \out_data_reg[56]_i_1_n_0\,
      CO(2) => \out_data_reg[56]_i_1_n_1\,
      CO(1) => \out_data_reg[56]_i_1_n_2\,
      CO(0) => \out_data_reg[56]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(59 downto 56),
      O(3) => \out_data_reg[56]_i_1_n_4\,
      O(2) => \out_data_reg[56]_i_1_n_5\,
      O(1) => \out_data_reg[56]_i_1_n_6\,
      O(0) => \out_data_reg[56]_i_1_n_7\,
      S(3) => \out_data[56]_i_2_n_0\,
      S(2) => \out_data[56]_i_3_n_0\,
      S(1) => \out_data[56]_i_4_n_0\,
      S(0) => \out_data[56]_i_5_n_0\
    );
\out_data_reg[56]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[52]_i_1__0_n_0\,
      CO(3) => \out_data_reg[56]_i_1__0_n_0\,
      CO(2) => \out_data_reg[56]_i_1__0_n_1\,
      CO(1) => \out_data_reg[56]_i_1__0_n_2\,
      CO(0) => \out_data_reg[56]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(59 downto 56),
      O(3 downto 0) => \out_data_reg[59]_0\(3 downto 0),
      S(3) => \out_data[56]_i_2__0_n_0\,
      S(2) => \out_data[56]_i_3__0_n_0\,
      S(1) => \out_data[56]_i_4__0_n_0\,
      S(0) => \out_data[56]_i_5__0_n_0\
    );
\out_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[56]_i_1_n_6\,
      Q => \wf1.integrator1_data\(57),
      R => cic_reset
    );
\out_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[56]_i_1_n_5\,
      Q => \wf1.integrator1_data\(58),
      R => cic_reset
    );
\out_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[56]_i_1_n_4\,
      Q => \wf1.integrator1_data\(59),
      R => cic_reset
    );
\out_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[4]_i_1_n_6\,
      Q => \wf1.integrator1_data\(5),
      R => cic_reset
    );
\out_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[60]_i_1_n_7\,
      Q => \wf1.integrator1_data\(60),
      R => cic_reset
    );
\out_data_reg[60]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[56]_i_1_n_0\,
      CO(3) => \out_data_reg[60]_i_1_n_0\,
      CO(2) => \out_data_reg[60]_i_1_n_1\,
      CO(1) => \out_data_reg[60]_i_1_n_2\,
      CO(0) => \out_data_reg[60]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(63 downto 60),
      O(3) => \out_data_reg[60]_i_1_n_4\,
      O(2) => \out_data_reg[60]_i_1_n_5\,
      O(1) => \out_data_reg[60]_i_1_n_6\,
      O(0) => \out_data_reg[60]_i_1_n_7\,
      S(3) => \out_data[60]_i_2_n_0\,
      S(2) => \out_data[60]_i_3_n_0\,
      S(1) => \out_data[60]_i_4_n_0\,
      S(0) => \out_data[60]_i_5_n_0\
    );
\out_data_reg[60]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[56]_i_1__0_n_0\,
      CO(3) => \out_data_reg[60]_i_1__0_n_0\,
      CO(2) => \out_data_reg[60]_i_1__0_n_1\,
      CO(1) => \out_data_reg[60]_i_1__0_n_2\,
      CO(0) => \out_data_reg[60]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(63 downto 60),
      O(3 downto 0) => \out_data_reg[63]_0\(3 downto 0),
      S(3) => \out_data[60]_i_2__0_n_0\,
      S(2) => \out_data[60]_i_3__0_n_0\,
      S(1) => \out_data[60]_i_4__0_n_0\,
      S(0) => \out_data[60]_i_5__0_n_0\
    );
\out_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[60]_i_1_n_6\,
      Q => \wf1.integrator1_data\(61),
      R => cic_reset
    );
\out_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[60]_i_1_n_5\,
      Q => \wf1.integrator1_data\(62),
      R => cic_reset
    );
\out_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[60]_i_1_n_4\,
      Q => \wf1.integrator1_data\(63),
      R => cic_reset
    );
\out_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[64]_i_1_n_7\,
      Q => \wf1.integrator1_data\(64),
      R => cic_reset
    );
\out_data_reg[64]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[60]_i_1_n_0\,
      CO(3) => \out_data_reg[64]_i_1_n_0\,
      CO(2) => \out_data_reg[64]_i_1_n_1\,
      CO(1) => \out_data_reg[64]_i_1_n_2\,
      CO(0) => \out_data_reg[64]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(67 downto 64),
      O(3) => \out_data_reg[64]_i_1_n_4\,
      O(2) => \out_data_reg[64]_i_1_n_5\,
      O(1) => \out_data_reg[64]_i_1_n_6\,
      O(0) => \out_data_reg[64]_i_1_n_7\,
      S(3) => \out_data[64]_i_2_n_0\,
      S(2) => \out_data[64]_i_3_n_0\,
      S(1) => \out_data[64]_i_4_n_0\,
      S(0) => \out_data[64]_i_5_n_0\
    );
\out_data_reg[64]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[60]_i_1__0_n_0\,
      CO(3) => \out_data_reg[64]_i_1__0_n_0\,
      CO(2) => \out_data_reg[64]_i_1__0_n_1\,
      CO(1) => \out_data_reg[64]_i_1__0_n_2\,
      CO(0) => \out_data_reg[64]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(67 downto 64),
      O(3 downto 0) => \out_data_reg[67]_0\(3 downto 0),
      S(3) => \out_data[64]_i_2__0_n_0\,
      S(2) => \out_data[64]_i_3__0_n_0\,
      S(1) => \out_data[64]_i_4__0_n_0\,
      S(0) => \out_data[64]_i_5__0_n_0\
    );
\out_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[64]_i_1_n_6\,
      Q => \wf1.integrator1_data\(65),
      R => cic_reset
    );
\out_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[64]_i_1_n_5\,
      Q => \wf1.integrator1_data\(66),
      R => cic_reset
    );
\out_data_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[64]_i_1_n_4\,
      Q => \wf1.integrator1_data\(67),
      R => cic_reset
    );
\out_data_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[68]_i_1_n_7\,
      Q => \wf1.integrator1_data\(68),
      R => cic_reset
    );
\out_data_reg[68]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[64]_i_1_n_0\,
      CO(3) => \out_data_reg[68]_i_1_n_0\,
      CO(2) => \out_data_reg[68]_i_1_n_1\,
      CO(1) => \out_data_reg[68]_i_1_n_2\,
      CO(0) => \out_data_reg[68]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(71 downto 68),
      O(3) => \out_data_reg[68]_i_1_n_4\,
      O(2) => \out_data_reg[68]_i_1_n_5\,
      O(1) => \out_data_reg[68]_i_1_n_6\,
      O(0) => \out_data_reg[68]_i_1_n_7\,
      S(3) => \out_data[68]_i_2_n_0\,
      S(2) => \out_data[68]_i_3_n_0\,
      S(1) => \out_data[68]_i_4_n_0\,
      S(0) => \out_data[68]_i_5_n_0\
    );
\out_data_reg[68]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[64]_i_1__0_n_0\,
      CO(3) => \out_data_reg[68]_i_1__0_n_0\,
      CO(2) => \out_data_reg[68]_i_1__0_n_1\,
      CO(1) => \out_data_reg[68]_i_1__0_n_2\,
      CO(0) => \out_data_reg[68]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(71 downto 68),
      O(3 downto 0) => \out_data_reg[71]_0\(3 downto 0),
      S(3) => \out_data[68]_i_2__0_n_0\,
      S(2) => \out_data[68]_i_3__0_n_0\,
      S(1) => \out_data[68]_i_4__0_n_0\,
      S(0) => \out_data[68]_i_5__0_n_0\
    );
\out_data_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[68]_i_1_n_6\,
      Q => \wf1.integrator1_data\(69),
      R => cic_reset
    );
\out_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[4]_i_1_n_5\,
      Q => \wf1.integrator1_data\(6),
      R => cic_reset
    );
\out_data_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[68]_i_1_n_5\,
      Q => \wf1.integrator1_data\(70),
      R => cic_reset
    );
\out_data_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[68]_i_1_n_4\,
      Q => \wf1.integrator1_data\(71),
      R => cic_reset
    );
\out_data_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[72]_i_1_n_7\,
      Q => \wf1.integrator1_data\(72),
      R => cic_reset
    );
\out_data_reg[72]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[68]_i_1_n_0\,
      CO(3) => \out_data_reg[72]_i_1_n_0\,
      CO(2) => \out_data_reg[72]_i_1_n_1\,
      CO(1) => \out_data_reg[72]_i_1_n_2\,
      CO(0) => \out_data_reg[72]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(75 downto 72),
      O(3) => \out_data_reg[72]_i_1_n_4\,
      O(2) => \out_data_reg[72]_i_1_n_5\,
      O(1) => \out_data_reg[72]_i_1_n_6\,
      O(0) => \out_data_reg[72]_i_1_n_7\,
      S(3) => \out_data[72]_i_2_n_0\,
      S(2) => \out_data[72]_i_3_n_0\,
      S(1) => \out_data[72]_i_4_n_0\,
      S(0) => \out_data[72]_i_5_n_0\
    );
\out_data_reg[72]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[68]_i_1__0_n_0\,
      CO(3) => \out_data_reg[72]_i_1__0_n_0\,
      CO(2) => \out_data_reg[72]_i_1__0_n_1\,
      CO(1) => \out_data_reg[72]_i_1__0_n_2\,
      CO(0) => \out_data_reg[72]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(75 downto 72),
      O(3 downto 0) => \out_data_reg[75]_0\(3 downto 0),
      S(3) => \out_data[72]_i_2__0_n_0\,
      S(2) => \out_data[72]_i_3__0_n_0\,
      S(1) => \out_data[72]_i_4__0_n_0\,
      S(0) => \out_data[72]_i_5__0_n_0\
    );
\out_data_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[72]_i_1_n_6\,
      Q => \wf1.integrator1_data\(73),
      R => cic_reset
    );
\out_data_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[72]_i_1_n_5\,
      Q => \wf1.integrator1_data\(74),
      R => cic_reset
    );
\out_data_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[72]_i_1_n_4\,
      Q => \wf1.integrator1_data\(75),
      R => cic_reset
    );
\out_data_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[76]_i_1_n_7\,
      Q => \wf1.integrator1_data\(76),
      R => cic_reset
    );
\out_data_reg[76]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[72]_i_1_n_0\,
      CO(3) => \out_data_reg[76]_i_1_n_0\,
      CO(2) => \out_data_reg[76]_i_1_n_1\,
      CO(1) => \out_data_reg[76]_i_1_n_2\,
      CO(0) => \out_data_reg[76]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(79 downto 76),
      O(3) => \out_data_reg[76]_i_1_n_4\,
      O(2) => \out_data_reg[76]_i_1_n_5\,
      O(1) => \out_data_reg[76]_i_1_n_6\,
      O(0) => \out_data_reg[76]_i_1_n_7\,
      S(3) => \out_data[76]_i_2_n_0\,
      S(2) => \out_data[76]_i_3_n_0\,
      S(1) => \out_data[76]_i_4_n_0\,
      S(0) => \out_data[76]_i_5_n_0\
    );
\out_data_reg[76]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[72]_i_1__0_n_0\,
      CO(3) => \out_data_reg[76]_i_1__0_n_0\,
      CO(2) => \out_data_reg[76]_i_1__0_n_1\,
      CO(1) => \out_data_reg[76]_i_1__0_n_2\,
      CO(0) => \out_data_reg[76]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(79 downto 76),
      O(3 downto 0) => \out_data_reg[79]_0\(3 downto 0),
      S(3) => \out_data[76]_i_2__0_n_0\,
      S(2) => \out_data[76]_i_3__0_n_0\,
      S(1) => \out_data[76]_i_4__0_n_0\,
      S(0) => \out_data[76]_i_5__0_n_0\
    );
\out_data_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[76]_i_1_n_6\,
      Q => \wf1.integrator1_data\(77),
      R => cic_reset
    );
\out_data_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[76]_i_1_n_5\,
      Q => \wf1.integrator1_data\(78),
      R => cic_reset
    );
\out_data_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[76]_i_1_n_4\,
      Q => \wf1.integrator1_data\(79),
      R => cic_reset
    );
\out_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[4]_i_1_n_4\,
      Q => \wf1.integrator1_data\(7),
      R => cic_reset
    );
\out_data_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[80]_i_1_n_7\,
      Q => \wf1.integrator1_data\(80),
      R => cic_reset
    );
\out_data_reg[80]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[76]_i_1_n_0\,
      CO(3) => \out_data_reg[80]_i_1_n_0\,
      CO(2) => \out_data_reg[80]_i_1_n_1\,
      CO(1) => \out_data_reg[80]_i_1_n_2\,
      CO(0) => \out_data_reg[80]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(83 downto 80),
      O(3) => \out_data_reg[80]_i_1_n_4\,
      O(2) => \out_data_reg[80]_i_1_n_5\,
      O(1) => \out_data_reg[80]_i_1_n_6\,
      O(0) => \out_data_reg[80]_i_1_n_7\,
      S(3) => \out_data[80]_i_2_n_0\,
      S(2) => \out_data[80]_i_3_n_0\,
      S(1) => \out_data[80]_i_4_n_0\,
      S(0) => \out_data[80]_i_5_n_0\
    );
\out_data_reg[80]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[76]_i_1__0_n_0\,
      CO(3) => \out_data_reg[80]_i_1__0_n_0\,
      CO(2) => \out_data_reg[80]_i_1__0_n_1\,
      CO(1) => \out_data_reg[80]_i_1__0_n_2\,
      CO(0) => \out_data_reg[80]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(83 downto 80),
      O(3 downto 0) => \out_data_reg[83]_0\(3 downto 0),
      S(3) => \out_data[80]_i_2__0_n_0\,
      S(2) => \out_data[80]_i_3__0_n_0\,
      S(1) => \out_data[80]_i_4__0_n_0\,
      S(0) => \out_data[80]_i_5__0_n_0\
    );
\out_data_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[80]_i_1_n_6\,
      Q => \wf1.integrator1_data\(81),
      R => cic_reset
    );
\out_data_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[80]_i_1_n_5\,
      Q => \wf1.integrator1_data\(82),
      R => cic_reset
    );
\out_data_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[80]_i_1_n_4\,
      Q => \wf1.integrator1_data\(83),
      R => cic_reset
    );
\out_data_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[84]_i_1_n_7\,
      Q => \wf1.integrator1_data\(84),
      R => cic_reset
    );
\out_data_reg[84]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[80]_i_1_n_0\,
      CO(3) => \out_data_reg[84]_i_1_n_0\,
      CO(2) => \out_data_reg[84]_i_1_n_1\,
      CO(1) => \out_data_reg[84]_i_1_n_2\,
      CO(0) => \out_data_reg[84]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => Q(83),
      DI(2) => Q(83),
      DI(1) => Q(83),
      DI(0) => Q(83),
      O(3) => \out_data_reg[84]_i_1_n_4\,
      O(2) => \out_data_reg[84]_i_1_n_5\,
      O(1) => \out_data_reg[84]_i_1_n_6\,
      O(0) => \out_data_reg[84]_i_1_n_7\,
      S(3) => \out_data[84]_i_2_n_0\,
      S(2) => \out_data[84]_i_3_n_0\,
      S(1) => \out_data[84]_i_4_n_0\,
      S(0) => \out_data[84]_i_5_n_0\
    );
\out_data_reg[84]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[80]_i_1__0_n_0\,
      CO(3) => \out_data_reg[84]_i_1__0_n_0\,
      CO(2) => \out_data_reg[84]_i_1__0_n_1\,
      CO(1) => \out_data_reg[84]_i_1__0_n_2\,
      CO(0) => \out_data_reg[84]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(87 downto 84),
      O(3 downto 0) => \out_data_reg[87]_0\(3 downto 0),
      S(3) => \out_data[84]_i_2__0_n_0\,
      S(2) => \out_data[84]_i_3__0_n_0\,
      S(1) => \out_data[84]_i_4__0_n_0\,
      S(0) => \out_data[84]_i_5__0_n_0\
    );
\out_data_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[84]_i_1_n_6\,
      Q => \wf1.integrator1_data\(85),
      R => cic_reset
    );
\out_data_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[84]_i_1_n_5\,
      Q => \wf1.integrator1_data\(86),
      R => cic_reset
    );
\out_data_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[84]_i_1_n_4\,
      Q => \wf1.integrator1_data\(87),
      R => cic_reset
    );
\out_data_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[88]_i_1_n_7\,
      Q => \wf1.integrator1_data\(88),
      R => cic_reset
    );
\out_data_reg[88]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[84]_i_1_n_0\,
      CO(3 downto 0) => \NLW_out_data_reg[88]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_out_data_reg[88]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \out_data_reg[88]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \out_data[88]_i_2_n_0\
    );
\out_data_reg[88]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[84]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_out_data_reg[88]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_out_data_reg[88]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \out_data_reg[87]_1\(0),
      S(3 downto 1) => B"000",
      S(0) => \out_data[88]_i_2__0_n_0\
    );
\out_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[8]_i_1_n_7\,
      Q => \wf1.integrator1_data\(8),
      R => cic_reset
    );
\out_data_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[4]_i_1_n_0\,
      CO(3) => \out_data_reg[8]_i_1_n_0\,
      CO(2) => \out_data_reg[8]_i_1_n_1\,
      CO(1) => \out_data_reg[8]_i_1_n_2\,
      CO(0) => \out_data_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3) => \out_data_reg[8]_i_1_n_4\,
      O(2) => \out_data_reg[8]_i_1_n_5\,
      O(1) => \out_data_reg[8]_i_1_n_6\,
      O(0) => \out_data_reg[8]_i_1_n_7\,
      S(3) => \out_data[8]_i_2_n_0\,
      S(2) => \out_data[8]_i_3_n_0\,
      S(1) => \out_data[8]_i_4_n_0\,
      S(0) => \out_data[8]_i_5_n_0\
    );
\out_data_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[4]_i_1__0_n_0\,
      CO(3) => \out_data_reg[8]_i_1__0_n_0\,
      CO(2) => \out_data_reg[8]_i_1__0_n_1\,
      CO(1) => \out_data_reg[8]_i_1__0_n_2\,
      CO(0) => \out_data_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wf1.integrator1_data\(11 downto 8),
      O(3 downto 0) => \out_data_reg[11]_0\(3 downto 0),
      S(3) => \out_data[8]_i_2__0_n_0\,
      S(2) => \out_data[8]_i_3__0_n_0\,
      S(1) => \out_data[8]_i_4__0_n_0\,
      S(0) => \out_data[8]_i_5__0_n_0\
    );
\out_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[8]_i_1_n_6\,
      Q => \wf1.integrator1_data\(9),
      R => cic_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_wf_proc_0_1_cic_integrator_11 is
  port (
    \wf1.integrator2_data\ : out STD_LOGIC_VECTOR ( 88 downto 0 );
    \out_data_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[35]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[39]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[43]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[47]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[55]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[59]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[63]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[67]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[71]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[75]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[79]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[83]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[87]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[87]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    cic_reset : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_aclk : in STD_LOGIC;
    \out_data_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[27]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[31]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[35]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[39]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[43]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[47]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[51]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[55]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[59]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[63]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[67]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[71]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[75]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[79]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[83]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[87]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[88]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wf1.integrator3_data\ : in STD_LOGIC_VECTOR ( 88 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_wf_proc_0_1_cic_integrator_11 : entity is "cic_integrator";
end design_1_wf_proc_0_1_cic_integrator_11;

architecture STRUCTURE of design_1_wf_proc_0_1_cic_integrator_11 is
  signal \out_data[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_3__1_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_4__1_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_5__1_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_2__3_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_3__1_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_4__1_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_5__1_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_3__1_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_4__1_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_5__1_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_2__1_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_3__1_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_4__1_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_5__1_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_2__1_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_3__1_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_4__1_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_5__1_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_2__1_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_3__1_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_4__1_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_5__1_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_2__1_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_3__1_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_4__1_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_5__1_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_2__1_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_3__1_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_4__1_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_5__1_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_2__1_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_3__1_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_4__1_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_5__1_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_2__1_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_3__1_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_4__1_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_5__1_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_2__1_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_3__1_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_4__1_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_5__1_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_2__1_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_3__1_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_4__1_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_5__1_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_2__1_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_3__1_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_4__1_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_5__1_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_2__1_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_3__1_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_4__1_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_5__1_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_2__1_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_3__1_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_4__1_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_5__1_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_2__1_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_3__1_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_4__1_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_5__1_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_2__1_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_3__1_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_4__1_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_5__1_n_0\ : STD_LOGIC;
  signal \out_data[88]_i_2__1_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__1_n_1\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__1_n_2\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__1_n_3\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__1_n_1\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__1_n_2\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__1_n_3\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__1_n_0\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__1_n_1\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__1_n_2\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__1_n_3\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__1_n_0\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__1_n_1\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__1_n_2\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__1_n_3\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__1_n_0\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__1_n_1\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__1_n_2\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__1_n_3\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__1_n_0\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__1_n_1\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__1_n_2\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__1_n_3\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__1_n_0\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__1_n_1\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__1_n_2\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__1_n_3\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__1_n_0\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__1_n_1\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__1_n_2\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__1_n_3\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__1_n_0\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__1_n_1\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__1_n_2\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__1_n_3\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__1_n_0\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__1_n_1\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__1_n_2\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__1_n_3\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__1_n_0\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__1_n_1\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__1_n_2\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__1_n_3\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__1_n_0\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__1_n_1\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__1_n_2\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__1_n_3\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__1_n_0\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__1_n_1\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__1_n_2\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__1_n_3\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__1_n_0\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__1_n_1\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__1_n_2\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__1_n_3\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__1_n_0\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__1_n_1\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__1_n_2\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__1_n_3\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__1_n_0\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__1_n_1\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__1_n_2\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__1_n_3\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \^wf1.integrator2_data\ : STD_LOGIC_VECTOR ( 88 downto 0 );
  signal \NLW_out_data_reg[88]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_data_reg[88]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \out_data_reg[0]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[12]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[16]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[20]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[24]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[28]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[32]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[36]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[40]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[44]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[48]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[4]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[52]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[56]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[60]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[64]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[68]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[72]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[76]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[80]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[84]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[88]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[8]_i_1__1\ : label is 11;
begin
  \wf1.integrator2_data\(88 downto 0) <= \^wf1.integrator2_data\(88 downto 0);
\out_data[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(3),
      I1 => \wf1.integrator3_data\(3),
      O => \out_data[0]_i_2__1_n_0\
    );
\out_data[0]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(2),
      I1 => \wf1.integrator3_data\(2),
      O => \out_data[0]_i_3__1_n_0\
    );
\out_data[0]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(1),
      I1 => \wf1.integrator3_data\(1),
      O => \out_data[0]_i_4__1_n_0\
    );
\out_data[0]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(0),
      I1 => \wf1.integrator3_data\(0),
      O => \out_data[0]_i_5__1_n_0\
    );
\out_data[12]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(15),
      I1 => \wf1.integrator3_data\(15),
      O => \out_data[12]_i_2__1_n_0\
    );
\out_data[12]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(14),
      I1 => \wf1.integrator3_data\(14),
      O => \out_data[12]_i_3__1_n_0\
    );
\out_data[12]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(13),
      I1 => \wf1.integrator3_data\(13),
      O => \out_data[12]_i_4__1_n_0\
    );
\out_data[12]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(12),
      I1 => \wf1.integrator3_data\(12),
      O => \out_data[12]_i_5__1_n_0\
    );
\out_data[16]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(19),
      I1 => \wf1.integrator3_data\(19),
      O => \out_data[16]_i_2__1_n_0\
    );
\out_data[16]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(18),
      I1 => \wf1.integrator3_data\(18),
      O => \out_data[16]_i_3__1_n_0\
    );
\out_data[16]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(17),
      I1 => \wf1.integrator3_data\(17),
      O => \out_data[16]_i_4__1_n_0\
    );
\out_data[16]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(16),
      I1 => \wf1.integrator3_data\(16),
      O => \out_data[16]_i_5__1_n_0\
    );
\out_data[20]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(23),
      I1 => \wf1.integrator3_data\(23),
      O => \out_data[20]_i_2__1_n_0\
    );
\out_data[20]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(22),
      I1 => \wf1.integrator3_data\(22),
      O => \out_data[20]_i_3__1_n_0\
    );
\out_data[20]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(21),
      I1 => \wf1.integrator3_data\(21),
      O => \out_data[20]_i_4__1_n_0\
    );
\out_data[20]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(20),
      I1 => \wf1.integrator3_data\(20),
      O => \out_data[20]_i_5__1_n_0\
    );
\out_data[24]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(27),
      I1 => \wf1.integrator3_data\(27),
      O => \out_data[24]_i_2__3_n_0\
    );
\out_data[24]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(26),
      I1 => \wf1.integrator3_data\(26),
      O => \out_data[24]_i_3__1_n_0\
    );
\out_data[24]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(25),
      I1 => \wf1.integrator3_data\(25),
      O => \out_data[24]_i_4__1_n_0\
    );
\out_data[24]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(24),
      I1 => \wf1.integrator3_data\(24),
      O => \out_data[24]_i_5__1_n_0\
    );
\out_data[28]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(31),
      I1 => \wf1.integrator3_data\(31),
      O => \out_data[28]_i_2__1_n_0\
    );
\out_data[28]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(30),
      I1 => \wf1.integrator3_data\(30),
      O => \out_data[28]_i_3__1_n_0\
    );
\out_data[28]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(29),
      I1 => \wf1.integrator3_data\(29),
      O => \out_data[28]_i_4__1_n_0\
    );
\out_data[28]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(28),
      I1 => \wf1.integrator3_data\(28),
      O => \out_data[28]_i_5__1_n_0\
    );
\out_data[32]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(35),
      I1 => \wf1.integrator3_data\(35),
      O => \out_data[32]_i_2__1_n_0\
    );
\out_data[32]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(34),
      I1 => \wf1.integrator3_data\(34),
      O => \out_data[32]_i_3__1_n_0\
    );
\out_data[32]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(33),
      I1 => \wf1.integrator3_data\(33),
      O => \out_data[32]_i_4__1_n_0\
    );
\out_data[32]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(32),
      I1 => \wf1.integrator3_data\(32),
      O => \out_data[32]_i_5__1_n_0\
    );
\out_data[36]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(39),
      I1 => \wf1.integrator3_data\(39),
      O => \out_data[36]_i_2__1_n_0\
    );
\out_data[36]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(38),
      I1 => \wf1.integrator3_data\(38),
      O => \out_data[36]_i_3__1_n_0\
    );
\out_data[36]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(37),
      I1 => \wf1.integrator3_data\(37),
      O => \out_data[36]_i_4__1_n_0\
    );
\out_data[36]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(36),
      I1 => \wf1.integrator3_data\(36),
      O => \out_data[36]_i_5__1_n_0\
    );
\out_data[40]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(43),
      I1 => \wf1.integrator3_data\(43),
      O => \out_data[40]_i_2__1_n_0\
    );
\out_data[40]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(42),
      I1 => \wf1.integrator3_data\(42),
      O => \out_data[40]_i_3__1_n_0\
    );
\out_data[40]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(41),
      I1 => \wf1.integrator3_data\(41),
      O => \out_data[40]_i_4__1_n_0\
    );
\out_data[40]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(40),
      I1 => \wf1.integrator3_data\(40),
      O => \out_data[40]_i_5__1_n_0\
    );
\out_data[44]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(47),
      I1 => \wf1.integrator3_data\(47),
      O => \out_data[44]_i_2__1_n_0\
    );
\out_data[44]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(46),
      I1 => \wf1.integrator3_data\(46),
      O => \out_data[44]_i_3__1_n_0\
    );
\out_data[44]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(45),
      I1 => \wf1.integrator3_data\(45),
      O => \out_data[44]_i_4__1_n_0\
    );
\out_data[44]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(44),
      I1 => \wf1.integrator3_data\(44),
      O => \out_data[44]_i_5__1_n_0\
    );
\out_data[48]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(51),
      I1 => \wf1.integrator3_data\(51),
      O => \out_data[48]_i_2__1_n_0\
    );
\out_data[48]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(50),
      I1 => \wf1.integrator3_data\(50),
      O => \out_data[48]_i_3__1_n_0\
    );
\out_data[48]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(49),
      I1 => \wf1.integrator3_data\(49),
      O => \out_data[48]_i_4__1_n_0\
    );
\out_data[48]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(48),
      I1 => \wf1.integrator3_data\(48),
      O => \out_data[48]_i_5__1_n_0\
    );
\out_data[4]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(7),
      I1 => \wf1.integrator3_data\(7),
      O => \out_data[4]_i_2__1_n_0\
    );
\out_data[4]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(6),
      I1 => \wf1.integrator3_data\(6),
      O => \out_data[4]_i_3__1_n_0\
    );
\out_data[4]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(5),
      I1 => \wf1.integrator3_data\(5),
      O => \out_data[4]_i_4__1_n_0\
    );
\out_data[4]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(4),
      I1 => \wf1.integrator3_data\(4),
      O => \out_data[4]_i_5__1_n_0\
    );
\out_data[52]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(55),
      I1 => \wf1.integrator3_data\(55),
      O => \out_data[52]_i_2__1_n_0\
    );
\out_data[52]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(54),
      I1 => \wf1.integrator3_data\(54),
      O => \out_data[52]_i_3__1_n_0\
    );
\out_data[52]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(53),
      I1 => \wf1.integrator3_data\(53),
      O => \out_data[52]_i_4__1_n_0\
    );
\out_data[52]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(52),
      I1 => \wf1.integrator3_data\(52),
      O => \out_data[52]_i_5__1_n_0\
    );
\out_data[56]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(59),
      I1 => \wf1.integrator3_data\(59),
      O => \out_data[56]_i_2__1_n_0\
    );
\out_data[56]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(58),
      I1 => \wf1.integrator3_data\(58),
      O => \out_data[56]_i_3__1_n_0\
    );
\out_data[56]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(57),
      I1 => \wf1.integrator3_data\(57),
      O => \out_data[56]_i_4__1_n_0\
    );
\out_data[56]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(56),
      I1 => \wf1.integrator3_data\(56),
      O => \out_data[56]_i_5__1_n_0\
    );
\out_data[60]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(63),
      I1 => \wf1.integrator3_data\(63),
      O => \out_data[60]_i_2__1_n_0\
    );
\out_data[60]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(62),
      I1 => \wf1.integrator3_data\(62),
      O => \out_data[60]_i_3__1_n_0\
    );
\out_data[60]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(61),
      I1 => \wf1.integrator3_data\(61),
      O => \out_data[60]_i_4__1_n_0\
    );
\out_data[60]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(60),
      I1 => \wf1.integrator3_data\(60),
      O => \out_data[60]_i_5__1_n_0\
    );
\out_data[64]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(67),
      I1 => \wf1.integrator3_data\(67),
      O => \out_data[64]_i_2__1_n_0\
    );
\out_data[64]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(66),
      I1 => \wf1.integrator3_data\(66),
      O => \out_data[64]_i_3__1_n_0\
    );
\out_data[64]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(65),
      I1 => \wf1.integrator3_data\(65),
      O => \out_data[64]_i_4__1_n_0\
    );
\out_data[64]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(64),
      I1 => \wf1.integrator3_data\(64),
      O => \out_data[64]_i_5__1_n_0\
    );
\out_data[68]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(71),
      I1 => \wf1.integrator3_data\(71),
      O => \out_data[68]_i_2__1_n_0\
    );
\out_data[68]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(70),
      I1 => \wf1.integrator3_data\(70),
      O => \out_data[68]_i_3__1_n_0\
    );
\out_data[68]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(69),
      I1 => \wf1.integrator3_data\(69),
      O => \out_data[68]_i_4__1_n_0\
    );
\out_data[68]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(68),
      I1 => \wf1.integrator3_data\(68),
      O => \out_data[68]_i_5__1_n_0\
    );
\out_data[72]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(75),
      I1 => \wf1.integrator3_data\(75),
      O => \out_data[72]_i_2__1_n_0\
    );
\out_data[72]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(74),
      I1 => \wf1.integrator3_data\(74),
      O => \out_data[72]_i_3__1_n_0\
    );
\out_data[72]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(73),
      I1 => \wf1.integrator3_data\(73),
      O => \out_data[72]_i_4__1_n_0\
    );
\out_data[72]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(72),
      I1 => \wf1.integrator3_data\(72),
      O => \out_data[72]_i_5__1_n_0\
    );
\out_data[76]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(79),
      I1 => \wf1.integrator3_data\(79),
      O => \out_data[76]_i_2__1_n_0\
    );
\out_data[76]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(78),
      I1 => \wf1.integrator3_data\(78),
      O => \out_data[76]_i_3__1_n_0\
    );
\out_data[76]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(77),
      I1 => \wf1.integrator3_data\(77),
      O => \out_data[76]_i_4__1_n_0\
    );
\out_data[76]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(76),
      I1 => \wf1.integrator3_data\(76),
      O => \out_data[76]_i_5__1_n_0\
    );
\out_data[80]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(83),
      I1 => \wf1.integrator3_data\(83),
      O => \out_data[80]_i_2__1_n_0\
    );
\out_data[80]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(82),
      I1 => \wf1.integrator3_data\(82),
      O => \out_data[80]_i_3__1_n_0\
    );
\out_data[80]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(81),
      I1 => \wf1.integrator3_data\(81),
      O => \out_data[80]_i_4__1_n_0\
    );
\out_data[80]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(80),
      I1 => \wf1.integrator3_data\(80),
      O => \out_data[80]_i_5__1_n_0\
    );
\out_data[84]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(87),
      I1 => \wf1.integrator3_data\(87),
      O => \out_data[84]_i_2__1_n_0\
    );
\out_data[84]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(86),
      I1 => \wf1.integrator3_data\(86),
      O => \out_data[84]_i_3__1_n_0\
    );
\out_data[84]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(85),
      I1 => \wf1.integrator3_data\(85),
      O => \out_data[84]_i_4__1_n_0\
    );
\out_data[84]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(84),
      I1 => \wf1.integrator3_data\(84),
      O => \out_data[84]_i_5__1_n_0\
    );
\out_data[88]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(88),
      I1 => \wf1.integrator3_data\(88),
      O => \out_data[88]_i_2__1_n_0\
    );
\out_data[8]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(11),
      I1 => \wf1.integrator3_data\(11),
      O => \out_data[8]_i_2__1_n_0\
    );
\out_data[8]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(10),
      I1 => \wf1.integrator3_data\(10),
      O => \out_data[8]_i_3__1_n_0\
    );
\out_data[8]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(9),
      I1 => \wf1.integrator3_data\(9),
      O => \out_data[8]_i_4__1_n_0\
    );
\out_data[8]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(8),
      I1 => \wf1.integrator3_data\(8),
      O => \out_data[8]_i_5__1_n_0\
    );
\out_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => O(0),
      Q => \^wf1.integrator2_data\(0),
      R => cic_reset
    );
\out_data_reg[0]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_data_reg[0]_i_1__1_n_0\,
      CO(2) => \out_data_reg[0]_i_1__1_n_1\,
      CO(1) => \out_data_reg[0]_i_1__1_n_2\,
      CO(0) => \out_data_reg[0]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(3 downto 0),
      O(3 downto 0) => \out_data_reg[3]_0\(3 downto 0),
      S(3) => \out_data[0]_i_2__1_n_0\,
      S(2) => \out_data[0]_i_3__1_n_0\,
      S(1) => \out_data[0]_i_4__1_n_0\,
      S(0) => \out_data[0]_i_5__1_n_0\
    );
\out_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_1\(2),
      Q => \^wf1.integrator2_data\(10),
      R => cic_reset
    );
\out_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_1\(3),
      Q => \^wf1.integrator2_data\(11),
      R => cic_reset
    );
\out_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_1\(0),
      Q => \^wf1.integrator2_data\(12),
      R => cic_reset
    );
\out_data_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[8]_i_1__1_n_0\,
      CO(3) => \out_data_reg[12]_i_1__1_n_0\,
      CO(2) => \out_data_reg[12]_i_1__1_n_1\,
      CO(1) => \out_data_reg[12]_i_1__1_n_2\,
      CO(0) => \out_data_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(15 downto 12),
      O(3 downto 0) => \out_data_reg[15]_0\(3 downto 0),
      S(3) => \out_data[12]_i_2__1_n_0\,
      S(2) => \out_data[12]_i_3__1_n_0\,
      S(1) => \out_data[12]_i_4__1_n_0\,
      S(0) => \out_data[12]_i_5__1_n_0\
    );
\out_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_1\(1),
      Q => \^wf1.integrator2_data\(13),
      R => cic_reset
    );
\out_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_1\(2),
      Q => \^wf1.integrator2_data\(14),
      R => cic_reset
    );
\out_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_1\(3),
      Q => \^wf1.integrator2_data\(15),
      R => cic_reset
    );
\out_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_1\(0),
      Q => \^wf1.integrator2_data\(16),
      R => cic_reset
    );
\out_data_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[12]_i_1__1_n_0\,
      CO(3) => \out_data_reg[16]_i_1__1_n_0\,
      CO(2) => \out_data_reg[16]_i_1__1_n_1\,
      CO(1) => \out_data_reg[16]_i_1__1_n_2\,
      CO(0) => \out_data_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(19 downto 16),
      O(3 downto 0) => \out_data_reg[19]_0\(3 downto 0),
      S(3) => \out_data[16]_i_2__1_n_0\,
      S(2) => \out_data[16]_i_3__1_n_0\,
      S(1) => \out_data[16]_i_4__1_n_0\,
      S(0) => \out_data[16]_i_5__1_n_0\
    );
\out_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_1\(1),
      Q => \^wf1.integrator2_data\(17),
      R => cic_reset
    );
\out_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_1\(2),
      Q => \^wf1.integrator2_data\(18),
      R => cic_reset
    );
\out_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_1\(3),
      Q => \^wf1.integrator2_data\(19),
      R => cic_reset
    );
\out_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => O(1),
      Q => \^wf1.integrator2_data\(1),
      R => cic_reset
    );
\out_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_1\(0),
      Q => \^wf1.integrator2_data\(20),
      R => cic_reset
    );
\out_data_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[16]_i_1__1_n_0\,
      CO(3) => \out_data_reg[20]_i_1__1_n_0\,
      CO(2) => \out_data_reg[20]_i_1__1_n_1\,
      CO(1) => \out_data_reg[20]_i_1__1_n_2\,
      CO(0) => \out_data_reg[20]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(23 downto 20),
      O(3 downto 0) => \out_data_reg[23]_0\(3 downto 0),
      S(3) => \out_data[20]_i_2__1_n_0\,
      S(2) => \out_data[20]_i_3__1_n_0\,
      S(1) => \out_data[20]_i_4__1_n_0\,
      S(0) => \out_data[20]_i_5__1_n_0\
    );
\out_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_1\(1),
      Q => \^wf1.integrator2_data\(21),
      R => cic_reset
    );
\out_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_1\(2),
      Q => \^wf1.integrator2_data\(22),
      R => cic_reset
    );
\out_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_1\(3),
      Q => \^wf1.integrator2_data\(23),
      R => cic_reset
    );
\out_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(0),
      Q => \^wf1.integrator2_data\(24),
      R => cic_reset
    );
\out_data_reg[24]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[20]_i_1__1_n_0\,
      CO(3) => \out_data_reg[24]_i_1__1_n_0\,
      CO(2) => \out_data_reg[24]_i_1__1_n_1\,
      CO(1) => \out_data_reg[24]_i_1__1_n_2\,
      CO(0) => \out_data_reg[24]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(27 downto 24),
      O(3 downto 0) => \out_data_reg[27]_0\(3 downto 0),
      S(3) => \out_data[24]_i_2__3_n_0\,
      S(2) => \out_data[24]_i_3__1_n_0\,
      S(1) => \out_data[24]_i_4__1_n_0\,
      S(0) => \out_data[24]_i_5__1_n_0\
    );
\out_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(1),
      Q => \^wf1.integrator2_data\(25),
      R => cic_reset
    );
\out_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(2),
      Q => \^wf1.integrator2_data\(26),
      R => cic_reset
    );
\out_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(3),
      Q => \^wf1.integrator2_data\(27),
      R => cic_reset
    );
\out_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[31]_1\(0),
      Q => \^wf1.integrator2_data\(28),
      R => cic_reset
    );
\out_data_reg[28]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[24]_i_1__1_n_0\,
      CO(3) => \out_data_reg[28]_i_1__1_n_0\,
      CO(2) => \out_data_reg[28]_i_1__1_n_1\,
      CO(1) => \out_data_reg[28]_i_1__1_n_2\,
      CO(0) => \out_data_reg[28]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(31 downto 28),
      O(3 downto 0) => \out_data_reg[31]_0\(3 downto 0),
      S(3) => \out_data[28]_i_2__1_n_0\,
      S(2) => \out_data[28]_i_3__1_n_0\,
      S(1) => \out_data[28]_i_4__1_n_0\,
      S(0) => \out_data[28]_i_5__1_n_0\
    );
\out_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[31]_1\(1),
      Q => \^wf1.integrator2_data\(29),
      R => cic_reset
    );
\out_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => O(2),
      Q => \^wf1.integrator2_data\(2),
      R => cic_reset
    );
\out_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[31]_1\(2),
      Q => \^wf1.integrator2_data\(30),
      R => cic_reset
    );
\out_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[31]_1\(3),
      Q => \^wf1.integrator2_data\(31),
      R => cic_reset
    );
\out_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[35]_1\(0),
      Q => \^wf1.integrator2_data\(32),
      R => cic_reset
    );
\out_data_reg[32]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[28]_i_1__1_n_0\,
      CO(3) => \out_data_reg[32]_i_1__1_n_0\,
      CO(2) => \out_data_reg[32]_i_1__1_n_1\,
      CO(1) => \out_data_reg[32]_i_1__1_n_2\,
      CO(0) => \out_data_reg[32]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(35 downto 32),
      O(3 downto 0) => \out_data_reg[35]_0\(3 downto 0),
      S(3) => \out_data[32]_i_2__1_n_0\,
      S(2) => \out_data[32]_i_3__1_n_0\,
      S(1) => \out_data[32]_i_4__1_n_0\,
      S(0) => \out_data[32]_i_5__1_n_0\
    );
\out_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[35]_1\(1),
      Q => \^wf1.integrator2_data\(33),
      R => cic_reset
    );
\out_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[35]_1\(2),
      Q => \^wf1.integrator2_data\(34),
      R => cic_reset
    );
\out_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[35]_1\(3),
      Q => \^wf1.integrator2_data\(35),
      R => cic_reset
    );
\out_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[39]_1\(0),
      Q => \^wf1.integrator2_data\(36),
      R => cic_reset
    );
\out_data_reg[36]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[32]_i_1__1_n_0\,
      CO(3) => \out_data_reg[36]_i_1__1_n_0\,
      CO(2) => \out_data_reg[36]_i_1__1_n_1\,
      CO(1) => \out_data_reg[36]_i_1__1_n_2\,
      CO(0) => \out_data_reg[36]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(39 downto 36),
      O(3 downto 0) => \out_data_reg[39]_0\(3 downto 0),
      S(3) => \out_data[36]_i_2__1_n_0\,
      S(2) => \out_data[36]_i_3__1_n_0\,
      S(1) => \out_data[36]_i_4__1_n_0\,
      S(0) => \out_data[36]_i_5__1_n_0\
    );
\out_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[39]_1\(1),
      Q => \^wf1.integrator2_data\(37),
      R => cic_reset
    );
\out_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[39]_1\(2),
      Q => \^wf1.integrator2_data\(38),
      R => cic_reset
    );
\out_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[39]_1\(3),
      Q => \^wf1.integrator2_data\(39),
      R => cic_reset
    );
\out_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => O(3),
      Q => \^wf1.integrator2_data\(3),
      R => cic_reset
    );
\out_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[43]_1\(0),
      Q => \^wf1.integrator2_data\(40),
      R => cic_reset
    );
\out_data_reg[40]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[36]_i_1__1_n_0\,
      CO(3) => \out_data_reg[40]_i_1__1_n_0\,
      CO(2) => \out_data_reg[40]_i_1__1_n_1\,
      CO(1) => \out_data_reg[40]_i_1__1_n_2\,
      CO(0) => \out_data_reg[40]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(43 downto 40),
      O(3 downto 0) => \out_data_reg[43]_0\(3 downto 0),
      S(3) => \out_data[40]_i_2__1_n_0\,
      S(2) => \out_data[40]_i_3__1_n_0\,
      S(1) => \out_data[40]_i_4__1_n_0\,
      S(0) => \out_data[40]_i_5__1_n_0\
    );
\out_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[43]_1\(1),
      Q => \^wf1.integrator2_data\(41),
      R => cic_reset
    );
\out_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[43]_1\(2),
      Q => \^wf1.integrator2_data\(42),
      R => cic_reset
    );
\out_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[43]_1\(3),
      Q => \^wf1.integrator2_data\(43),
      R => cic_reset
    );
\out_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[47]_1\(0),
      Q => \^wf1.integrator2_data\(44),
      R => cic_reset
    );
\out_data_reg[44]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[40]_i_1__1_n_0\,
      CO(3) => \out_data_reg[44]_i_1__1_n_0\,
      CO(2) => \out_data_reg[44]_i_1__1_n_1\,
      CO(1) => \out_data_reg[44]_i_1__1_n_2\,
      CO(0) => \out_data_reg[44]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(47 downto 44),
      O(3 downto 0) => \out_data_reg[47]_0\(3 downto 0),
      S(3) => \out_data[44]_i_2__1_n_0\,
      S(2) => \out_data[44]_i_3__1_n_0\,
      S(1) => \out_data[44]_i_4__1_n_0\,
      S(0) => \out_data[44]_i_5__1_n_0\
    );
\out_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[47]_1\(1),
      Q => \^wf1.integrator2_data\(45),
      R => cic_reset
    );
\out_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[47]_1\(2),
      Q => \^wf1.integrator2_data\(46),
      R => cic_reset
    );
\out_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[47]_1\(3),
      Q => \^wf1.integrator2_data\(47),
      R => cic_reset
    );
\out_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[51]_1\(0),
      Q => \^wf1.integrator2_data\(48),
      R => cic_reset
    );
\out_data_reg[48]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[44]_i_1__1_n_0\,
      CO(3) => \out_data_reg[48]_i_1__1_n_0\,
      CO(2) => \out_data_reg[48]_i_1__1_n_1\,
      CO(1) => \out_data_reg[48]_i_1__1_n_2\,
      CO(0) => \out_data_reg[48]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(51 downto 48),
      O(3 downto 0) => \out_data_reg[51]_0\(3 downto 0),
      S(3) => \out_data[48]_i_2__1_n_0\,
      S(2) => \out_data[48]_i_3__1_n_0\,
      S(1) => \out_data[48]_i_4__1_n_0\,
      S(0) => \out_data[48]_i_5__1_n_0\
    );
\out_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[51]_1\(1),
      Q => \^wf1.integrator2_data\(49),
      R => cic_reset
    );
\out_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_1\(0),
      Q => \^wf1.integrator2_data\(4),
      R => cic_reset
    );
\out_data_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[0]_i_1__1_n_0\,
      CO(3) => \out_data_reg[4]_i_1__1_n_0\,
      CO(2) => \out_data_reg[4]_i_1__1_n_1\,
      CO(1) => \out_data_reg[4]_i_1__1_n_2\,
      CO(0) => \out_data_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(7 downto 4),
      O(3 downto 0) => \out_data_reg[7]_0\(3 downto 0),
      S(3) => \out_data[4]_i_2__1_n_0\,
      S(2) => \out_data[4]_i_3__1_n_0\,
      S(1) => \out_data[4]_i_4__1_n_0\,
      S(0) => \out_data[4]_i_5__1_n_0\
    );
\out_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[51]_1\(2),
      Q => \^wf1.integrator2_data\(50),
      R => cic_reset
    );
\out_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[51]_1\(3),
      Q => \^wf1.integrator2_data\(51),
      R => cic_reset
    );
\out_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[55]_1\(0),
      Q => \^wf1.integrator2_data\(52),
      R => cic_reset
    );
\out_data_reg[52]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[48]_i_1__1_n_0\,
      CO(3) => \out_data_reg[52]_i_1__1_n_0\,
      CO(2) => \out_data_reg[52]_i_1__1_n_1\,
      CO(1) => \out_data_reg[52]_i_1__1_n_2\,
      CO(0) => \out_data_reg[52]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(55 downto 52),
      O(3 downto 0) => \out_data_reg[55]_0\(3 downto 0),
      S(3) => \out_data[52]_i_2__1_n_0\,
      S(2) => \out_data[52]_i_3__1_n_0\,
      S(1) => \out_data[52]_i_4__1_n_0\,
      S(0) => \out_data[52]_i_5__1_n_0\
    );
\out_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[55]_1\(1),
      Q => \^wf1.integrator2_data\(53),
      R => cic_reset
    );
\out_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[55]_1\(2),
      Q => \^wf1.integrator2_data\(54),
      R => cic_reset
    );
\out_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[55]_1\(3),
      Q => \^wf1.integrator2_data\(55),
      R => cic_reset
    );
\out_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[59]_1\(0),
      Q => \^wf1.integrator2_data\(56),
      R => cic_reset
    );
\out_data_reg[56]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[52]_i_1__1_n_0\,
      CO(3) => \out_data_reg[56]_i_1__1_n_0\,
      CO(2) => \out_data_reg[56]_i_1__1_n_1\,
      CO(1) => \out_data_reg[56]_i_1__1_n_2\,
      CO(0) => \out_data_reg[56]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(59 downto 56),
      O(3 downto 0) => \out_data_reg[59]_0\(3 downto 0),
      S(3) => \out_data[56]_i_2__1_n_0\,
      S(2) => \out_data[56]_i_3__1_n_0\,
      S(1) => \out_data[56]_i_4__1_n_0\,
      S(0) => \out_data[56]_i_5__1_n_0\
    );
\out_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[59]_1\(1),
      Q => \^wf1.integrator2_data\(57),
      R => cic_reset
    );
\out_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[59]_1\(2),
      Q => \^wf1.integrator2_data\(58),
      R => cic_reset
    );
\out_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[59]_1\(3),
      Q => \^wf1.integrator2_data\(59),
      R => cic_reset
    );
\out_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_1\(1),
      Q => \^wf1.integrator2_data\(5),
      R => cic_reset
    );
\out_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[63]_1\(0),
      Q => \^wf1.integrator2_data\(60),
      R => cic_reset
    );
\out_data_reg[60]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[56]_i_1__1_n_0\,
      CO(3) => \out_data_reg[60]_i_1__1_n_0\,
      CO(2) => \out_data_reg[60]_i_1__1_n_1\,
      CO(1) => \out_data_reg[60]_i_1__1_n_2\,
      CO(0) => \out_data_reg[60]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(63 downto 60),
      O(3 downto 0) => \out_data_reg[63]_0\(3 downto 0),
      S(3) => \out_data[60]_i_2__1_n_0\,
      S(2) => \out_data[60]_i_3__1_n_0\,
      S(1) => \out_data[60]_i_4__1_n_0\,
      S(0) => \out_data[60]_i_5__1_n_0\
    );
\out_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[63]_1\(1),
      Q => \^wf1.integrator2_data\(61),
      R => cic_reset
    );
\out_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[63]_1\(2),
      Q => \^wf1.integrator2_data\(62),
      R => cic_reset
    );
\out_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[63]_1\(3),
      Q => \^wf1.integrator2_data\(63),
      R => cic_reset
    );
\out_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[67]_1\(0),
      Q => \^wf1.integrator2_data\(64),
      R => cic_reset
    );
\out_data_reg[64]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[60]_i_1__1_n_0\,
      CO(3) => \out_data_reg[64]_i_1__1_n_0\,
      CO(2) => \out_data_reg[64]_i_1__1_n_1\,
      CO(1) => \out_data_reg[64]_i_1__1_n_2\,
      CO(0) => \out_data_reg[64]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(67 downto 64),
      O(3 downto 0) => \out_data_reg[67]_0\(3 downto 0),
      S(3) => \out_data[64]_i_2__1_n_0\,
      S(2) => \out_data[64]_i_3__1_n_0\,
      S(1) => \out_data[64]_i_4__1_n_0\,
      S(0) => \out_data[64]_i_5__1_n_0\
    );
\out_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[67]_1\(1),
      Q => \^wf1.integrator2_data\(65),
      R => cic_reset
    );
\out_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[67]_1\(2),
      Q => \^wf1.integrator2_data\(66),
      R => cic_reset
    );
\out_data_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[67]_1\(3),
      Q => \^wf1.integrator2_data\(67),
      R => cic_reset
    );
\out_data_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[71]_1\(0),
      Q => \^wf1.integrator2_data\(68),
      R => cic_reset
    );
\out_data_reg[68]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[64]_i_1__1_n_0\,
      CO(3) => \out_data_reg[68]_i_1__1_n_0\,
      CO(2) => \out_data_reg[68]_i_1__1_n_1\,
      CO(1) => \out_data_reg[68]_i_1__1_n_2\,
      CO(0) => \out_data_reg[68]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(71 downto 68),
      O(3 downto 0) => \out_data_reg[71]_0\(3 downto 0),
      S(3) => \out_data[68]_i_2__1_n_0\,
      S(2) => \out_data[68]_i_3__1_n_0\,
      S(1) => \out_data[68]_i_4__1_n_0\,
      S(0) => \out_data[68]_i_5__1_n_0\
    );
\out_data_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[71]_1\(1),
      Q => \^wf1.integrator2_data\(69),
      R => cic_reset
    );
\out_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_1\(2),
      Q => \^wf1.integrator2_data\(6),
      R => cic_reset
    );
\out_data_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[71]_1\(2),
      Q => \^wf1.integrator2_data\(70),
      R => cic_reset
    );
\out_data_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[71]_1\(3),
      Q => \^wf1.integrator2_data\(71),
      R => cic_reset
    );
\out_data_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[75]_1\(0),
      Q => \^wf1.integrator2_data\(72),
      R => cic_reset
    );
\out_data_reg[72]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[68]_i_1__1_n_0\,
      CO(3) => \out_data_reg[72]_i_1__1_n_0\,
      CO(2) => \out_data_reg[72]_i_1__1_n_1\,
      CO(1) => \out_data_reg[72]_i_1__1_n_2\,
      CO(0) => \out_data_reg[72]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(75 downto 72),
      O(3 downto 0) => \out_data_reg[75]_0\(3 downto 0),
      S(3) => \out_data[72]_i_2__1_n_0\,
      S(2) => \out_data[72]_i_3__1_n_0\,
      S(1) => \out_data[72]_i_4__1_n_0\,
      S(0) => \out_data[72]_i_5__1_n_0\
    );
\out_data_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[75]_1\(1),
      Q => \^wf1.integrator2_data\(73),
      R => cic_reset
    );
\out_data_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[75]_1\(2),
      Q => \^wf1.integrator2_data\(74),
      R => cic_reset
    );
\out_data_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[75]_1\(3),
      Q => \^wf1.integrator2_data\(75),
      R => cic_reset
    );
\out_data_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[79]_1\(0),
      Q => \^wf1.integrator2_data\(76),
      R => cic_reset
    );
\out_data_reg[76]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[72]_i_1__1_n_0\,
      CO(3) => \out_data_reg[76]_i_1__1_n_0\,
      CO(2) => \out_data_reg[76]_i_1__1_n_1\,
      CO(1) => \out_data_reg[76]_i_1__1_n_2\,
      CO(0) => \out_data_reg[76]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(79 downto 76),
      O(3 downto 0) => \out_data_reg[79]_0\(3 downto 0),
      S(3) => \out_data[76]_i_2__1_n_0\,
      S(2) => \out_data[76]_i_3__1_n_0\,
      S(1) => \out_data[76]_i_4__1_n_0\,
      S(0) => \out_data[76]_i_5__1_n_0\
    );
\out_data_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[79]_1\(1),
      Q => \^wf1.integrator2_data\(77),
      R => cic_reset
    );
\out_data_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[79]_1\(2),
      Q => \^wf1.integrator2_data\(78),
      R => cic_reset
    );
\out_data_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[79]_1\(3),
      Q => \^wf1.integrator2_data\(79),
      R => cic_reset
    );
\out_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_1\(3),
      Q => \^wf1.integrator2_data\(7),
      R => cic_reset
    );
\out_data_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[83]_1\(0),
      Q => \^wf1.integrator2_data\(80),
      R => cic_reset
    );
\out_data_reg[80]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[76]_i_1__1_n_0\,
      CO(3) => \out_data_reg[80]_i_1__1_n_0\,
      CO(2) => \out_data_reg[80]_i_1__1_n_1\,
      CO(1) => \out_data_reg[80]_i_1__1_n_2\,
      CO(0) => \out_data_reg[80]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(83 downto 80),
      O(3 downto 0) => \out_data_reg[83]_0\(3 downto 0),
      S(3) => \out_data[80]_i_2__1_n_0\,
      S(2) => \out_data[80]_i_3__1_n_0\,
      S(1) => \out_data[80]_i_4__1_n_0\,
      S(0) => \out_data[80]_i_5__1_n_0\
    );
\out_data_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[83]_1\(1),
      Q => \^wf1.integrator2_data\(81),
      R => cic_reset
    );
\out_data_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[83]_1\(2),
      Q => \^wf1.integrator2_data\(82),
      R => cic_reset
    );
\out_data_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[83]_1\(3),
      Q => \^wf1.integrator2_data\(83),
      R => cic_reset
    );
\out_data_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[87]_2\(0),
      Q => \^wf1.integrator2_data\(84),
      R => cic_reset
    );
\out_data_reg[84]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[80]_i_1__1_n_0\,
      CO(3) => \out_data_reg[84]_i_1__1_n_0\,
      CO(2) => \out_data_reg[84]_i_1__1_n_1\,
      CO(1) => \out_data_reg[84]_i_1__1_n_2\,
      CO(0) => \out_data_reg[84]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(87 downto 84),
      O(3 downto 0) => \out_data_reg[87]_0\(3 downto 0),
      S(3) => \out_data[84]_i_2__1_n_0\,
      S(2) => \out_data[84]_i_3__1_n_0\,
      S(1) => \out_data[84]_i_4__1_n_0\,
      S(0) => \out_data[84]_i_5__1_n_0\
    );
\out_data_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[87]_2\(1),
      Q => \^wf1.integrator2_data\(85),
      R => cic_reset
    );
\out_data_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[87]_2\(2),
      Q => \^wf1.integrator2_data\(86),
      R => cic_reset
    );
\out_data_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[87]_2\(3),
      Q => \^wf1.integrator2_data\(87),
      R => cic_reset
    );
\out_data_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[88]_0\(0),
      Q => \^wf1.integrator2_data\(88),
      R => cic_reset
    );
\out_data_reg[88]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[84]_i_1__1_n_0\,
      CO(3 downto 0) => \NLW_out_data_reg[88]_i_1__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_out_data_reg[88]_i_1__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \out_data_reg[87]_1\(0),
      S(3 downto 1) => B"000",
      S(0) => \out_data[88]_i_2__1_n_0\
    );
\out_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_1\(0),
      Q => \^wf1.integrator2_data\(8),
      R => cic_reset
    );
\out_data_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[4]_i_1__1_n_0\,
      CO(3) => \out_data_reg[8]_i_1__1_n_0\,
      CO(2) => \out_data_reg[8]_i_1__1_n_1\,
      CO(1) => \out_data_reg[8]_i_1__1_n_2\,
      CO(0) => \out_data_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(11 downto 8),
      O(3 downto 0) => \out_data_reg[11]_0\(3 downto 0),
      S(3) => \out_data[8]_i_2__1_n_0\,
      S(2) => \out_data[8]_i_3__1_n_0\,
      S(1) => \out_data[8]_i_4__1_n_0\,
      S(0) => \out_data[8]_i_5__1_n_0\
    );
\out_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_1\(1),
      Q => \^wf1.integrator2_data\(9),
      R => cic_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_wf_proc_0_1_cic_integrator_12 is
  port (
    \wf1.integrator3_data\ : out STD_LOGIC_VECTOR ( 88 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[35]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[39]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[43]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[47]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[55]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[59]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[63]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[67]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[71]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[75]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[79]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[83]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[87]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[87]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    cic_reset : in STD_LOGIC;
    \out_data_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_aclk : in STD_LOGIC;
    \out_data_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[27]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[31]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[35]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[39]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[43]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[47]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[51]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[55]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[59]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[63]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[67]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[71]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[75]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[79]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[83]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[87]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[88]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wf1.integrator4_data\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \out_data_reg[3]_1\ : in STD_LOGIC;
    \out_data_reg[3]_2\ : in STD_LOGIC;
    \out_data_reg[3]_3\ : in STD_LOGIC;
    \out_data_reg[3]_4\ : in STD_LOGIC;
    \out_data_reg[7]_2\ : in STD_LOGIC;
    \out_data_reg[7]_3\ : in STD_LOGIC;
    \out_data_reg[7]_4\ : in STD_LOGIC;
    \out_data_reg[7]_5\ : in STD_LOGIC;
    \out_data_reg[11]_2\ : in STD_LOGIC;
    \out_data_reg[11]_3\ : in STD_LOGIC;
    \out_data_reg[11]_4\ : in STD_LOGIC;
    \out_data_reg[11]_5\ : in STD_LOGIC;
    \out_data_reg[15]_2\ : in STD_LOGIC;
    \out_data_reg[15]_3\ : in STD_LOGIC;
    \out_data_reg[15]_4\ : in STD_LOGIC;
    \out_data_reg[15]_5\ : in STD_LOGIC;
    \out_data_reg[19]_2\ : in STD_LOGIC;
    \out_data_reg[19]_3\ : in STD_LOGIC;
    \out_data_reg[19]_4\ : in STD_LOGIC;
    \out_data_reg[19]_5\ : in STD_LOGIC;
    \out_data_reg[23]_2\ : in STD_LOGIC;
    \out_data_reg[23]_3\ : in STD_LOGIC;
    \out_data_reg[23]_4\ : in STD_LOGIC;
    \out_data_reg[23]_5\ : in STD_LOGIC;
    \out_data_reg[27]_2\ : in STD_LOGIC;
    \out_data_reg[27]_3\ : in STD_LOGIC;
    \out_data_reg[27]_4\ : in STD_LOGIC;
    \out_data_reg[27]_5\ : in STD_LOGIC;
    \out_data_reg[31]_2\ : in STD_LOGIC;
    \out_data_reg[31]_3\ : in STD_LOGIC;
    \out_data_reg[31]_4\ : in STD_LOGIC;
    \out_data_reg[31]_5\ : in STD_LOGIC;
    \out_data_reg[35]_2\ : in STD_LOGIC;
    \out_data_reg[35]_3\ : in STD_LOGIC;
    \out_data_reg[35]_4\ : in STD_LOGIC;
    \out_data_reg[35]_5\ : in STD_LOGIC;
    \out_data_reg[39]_2\ : in STD_LOGIC;
    \out_data_reg[39]_3\ : in STD_LOGIC;
    \out_data_reg[39]_4\ : in STD_LOGIC;
    \out_data_reg[39]_5\ : in STD_LOGIC;
    \out_data_reg[43]_2\ : in STD_LOGIC;
    \out_data_reg[43]_3\ : in STD_LOGIC;
    \out_data_reg[43]_4\ : in STD_LOGIC;
    \out_data_reg[43]_5\ : in STD_LOGIC;
    \out_data_reg[47]_2\ : in STD_LOGIC;
    \out_data_reg[47]_3\ : in STD_LOGIC;
    \out_data_reg[47]_4\ : in STD_LOGIC;
    \out_data_reg[47]_5\ : in STD_LOGIC;
    \out_data_reg[51]_2\ : in STD_LOGIC;
    \out_data_reg[51]_3\ : in STD_LOGIC;
    \out_data_reg[51]_4\ : in STD_LOGIC;
    \out_data_reg[51]_5\ : in STD_LOGIC;
    \out_data_reg[55]_2\ : in STD_LOGIC;
    \out_data_reg[55]_3\ : in STD_LOGIC;
    \out_data_reg[55]_4\ : in STD_LOGIC;
    \out_data_reg[55]_5\ : in STD_LOGIC;
    \out_data_reg[59]_2\ : in STD_LOGIC;
    \out_data_reg[59]_3\ : in STD_LOGIC;
    \out_data_reg[59]_4\ : in STD_LOGIC;
    \out_data_reg[59]_5\ : in STD_LOGIC;
    \out_data_reg[63]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_wf_proc_0_1_cic_integrator_12 : entity is "cic_integrator";
end design_1_wf_proc_0_1_cic_integrator_12;

architecture STRUCTURE of design_1_wf_proc_0_1_cic_integrator_12 is
  signal \out_data[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_3__2_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_4__2_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_5__2_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_3__2_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_4__2_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_5__2_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_2__4_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_3__2_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_4__2_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_5__2_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_2__2_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_3__2_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_4__2_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_5__2_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_2__2_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_3__2_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_4__2_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_5__2_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_2__2_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_3__2_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_4__2_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_5__2_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_2__2_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_3__2_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_4__2_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_5__2_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_2__2_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_3__2_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_4__2_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_5__2_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_2__2_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_3__2_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_4__2_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_5__2_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_2__2_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_3__2_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_4__2_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_5__2_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_2__2_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_3__2_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_4__2_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_5__2_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_2__2_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_3__2_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_4__2_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_5__2_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_2__2_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_3__2_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_4__2_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_5__2_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_2__2_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_3__2_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_4__2_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_5__2_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_2__2_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_3__2_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_4__2_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_5__2_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_2__2_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_3__2_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_4__2_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_5__2_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_2__2_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_3__2_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_4__2_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_5__2_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_2__2_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_3__2_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_4__2_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_5__2_n_0\ : STD_LOGIC;
  signal \out_data[88]_i_2__2_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__2_n_1\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__2_n_1\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__2_n_2\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__2_n_3\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__2_n_1\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__2_n_2\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__2_n_3\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__2_n_1\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__2_n_2\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__2_n_3\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__2_n_0\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__2_n_1\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__2_n_2\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__2_n_3\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__2_n_0\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__2_n_1\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__2_n_2\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__2_n_3\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__2_n_0\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__2_n_1\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__2_n_2\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__2_n_3\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__2_n_0\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__2_n_1\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__2_n_2\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__2_n_3\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__2_n_0\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__2_n_1\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__2_n_2\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__2_n_3\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__2_n_0\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__2_n_1\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__2_n_2\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__2_n_3\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__2_n_0\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__2_n_1\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__2_n_2\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__2_n_3\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__2_n_0\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__2_n_1\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__2_n_2\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__2_n_3\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__2_n_0\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__2_n_1\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__2_n_2\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__2_n_3\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__2_n_0\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__2_n_1\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__2_n_2\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__2_n_3\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__2_n_0\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__2_n_1\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__2_n_2\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__2_n_3\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__2_n_0\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__2_n_1\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__2_n_2\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__2_n_3\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__2_n_0\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__2_n_1\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__2_n_2\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__2_n_3\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__2_n_0\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__2_n_1\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__2_n_2\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__2_n_3\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \^wf1.integrator3_data\ : STD_LOGIC_VECTOR ( 88 downto 0 );
  signal \NLW_out_data_reg[88]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_data_reg[88]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \out_data_reg[0]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[12]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[16]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[20]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[24]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[28]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[32]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[36]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[40]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[44]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[48]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[4]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[52]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[56]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[60]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[64]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[68]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[72]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[76]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[80]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[84]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[88]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[8]_i_1__2\ : label is 11;
begin
  \wf1.integrator3_data\(88 downto 0) <= \^wf1.integrator3_data\(88 downto 0);
\out_data[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(3),
      I1 => \out_data_reg[3]_4\,
      O => \out_data[0]_i_2__2_n_0\
    );
\out_data[0]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(2),
      I1 => \out_data_reg[3]_3\,
      O => \out_data[0]_i_3__2_n_0\
    );
\out_data[0]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(1),
      I1 => \out_data_reg[3]_2\,
      O => \out_data[0]_i_4__2_n_0\
    );
\out_data[0]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(0),
      I1 => \out_data_reg[3]_1\,
      O => \out_data[0]_i_5__2_n_0\
    );
\out_data[12]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(15),
      I1 => \out_data_reg[15]_5\,
      O => \out_data[12]_i_2__2_n_0\
    );
\out_data[12]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(14),
      I1 => \out_data_reg[15]_4\,
      O => \out_data[12]_i_3__2_n_0\
    );
\out_data[12]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(13),
      I1 => \out_data_reg[15]_3\,
      O => \out_data[12]_i_4__2_n_0\
    );
\out_data[12]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(12),
      I1 => \out_data_reg[15]_2\,
      O => \out_data[12]_i_5__2_n_0\
    );
\out_data[16]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(19),
      I1 => \out_data_reg[19]_5\,
      O => \out_data[16]_i_2__2_n_0\
    );
\out_data[16]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(18),
      I1 => \out_data_reg[19]_4\,
      O => \out_data[16]_i_3__2_n_0\
    );
\out_data[16]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(17),
      I1 => \out_data_reg[19]_3\,
      O => \out_data[16]_i_4__2_n_0\
    );
\out_data[16]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(16),
      I1 => \out_data_reg[19]_2\,
      O => \out_data[16]_i_5__2_n_0\
    );
\out_data[20]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(23),
      I1 => \out_data_reg[23]_5\,
      O => \out_data[20]_i_2__2_n_0\
    );
\out_data[20]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(22),
      I1 => \out_data_reg[23]_4\,
      O => \out_data[20]_i_3__2_n_0\
    );
\out_data[20]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(21),
      I1 => \out_data_reg[23]_3\,
      O => \out_data[20]_i_4__2_n_0\
    );
\out_data[20]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(20),
      I1 => \out_data_reg[23]_2\,
      O => \out_data[20]_i_5__2_n_0\
    );
\out_data[24]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(27),
      I1 => \out_data_reg[27]_5\,
      O => \out_data[24]_i_2__4_n_0\
    );
\out_data[24]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(26),
      I1 => \out_data_reg[27]_4\,
      O => \out_data[24]_i_3__2_n_0\
    );
\out_data[24]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(25),
      I1 => \out_data_reg[27]_3\,
      O => \out_data[24]_i_4__2_n_0\
    );
\out_data[24]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(24),
      I1 => \out_data_reg[27]_2\,
      O => \out_data[24]_i_5__2_n_0\
    );
\out_data[28]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(31),
      I1 => \out_data_reg[31]_5\,
      O => \out_data[28]_i_2__2_n_0\
    );
\out_data[28]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(30),
      I1 => \out_data_reg[31]_4\,
      O => \out_data[28]_i_3__2_n_0\
    );
\out_data[28]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(29),
      I1 => \out_data_reg[31]_3\,
      O => \out_data[28]_i_4__2_n_0\
    );
\out_data[28]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(28),
      I1 => \out_data_reg[31]_2\,
      O => \out_data[28]_i_5__2_n_0\
    );
\out_data[32]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(35),
      I1 => \out_data_reg[35]_5\,
      O => \out_data[32]_i_2__2_n_0\
    );
\out_data[32]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(34),
      I1 => \out_data_reg[35]_4\,
      O => \out_data[32]_i_3__2_n_0\
    );
\out_data[32]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(33),
      I1 => \out_data_reg[35]_3\,
      O => \out_data[32]_i_4__2_n_0\
    );
\out_data[32]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(32),
      I1 => \out_data_reg[35]_2\,
      O => \out_data[32]_i_5__2_n_0\
    );
\out_data[36]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(39),
      I1 => \out_data_reg[39]_5\,
      O => \out_data[36]_i_2__2_n_0\
    );
\out_data[36]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(38),
      I1 => \out_data_reg[39]_4\,
      O => \out_data[36]_i_3__2_n_0\
    );
\out_data[36]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(37),
      I1 => \out_data_reg[39]_3\,
      O => \out_data[36]_i_4__2_n_0\
    );
\out_data[36]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(36),
      I1 => \out_data_reg[39]_2\,
      O => \out_data[36]_i_5__2_n_0\
    );
\out_data[40]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(43),
      I1 => \out_data_reg[43]_5\,
      O => \out_data[40]_i_2__2_n_0\
    );
\out_data[40]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(42),
      I1 => \out_data_reg[43]_4\,
      O => \out_data[40]_i_3__2_n_0\
    );
\out_data[40]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(41),
      I1 => \out_data_reg[43]_3\,
      O => \out_data[40]_i_4__2_n_0\
    );
\out_data[40]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(40),
      I1 => \out_data_reg[43]_2\,
      O => \out_data[40]_i_5__2_n_0\
    );
\out_data[44]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(47),
      I1 => \out_data_reg[47]_5\,
      O => \out_data[44]_i_2__2_n_0\
    );
\out_data[44]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(46),
      I1 => \out_data_reg[47]_4\,
      O => \out_data[44]_i_3__2_n_0\
    );
\out_data[44]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(45),
      I1 => \out_data_reg[47]_3\,
      O => \out_data[44]_i_4__2_n_0\
    );
\out_data[44]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(44),
      I1 => \out_data_reg[47]_2\,
      O => \out_data[44]_i_5__2_n_0\
    );
\out_data[48]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(51),
      I1 => \out_data_reg[51]_5\,
      O => \out_data[48]_i_2__2_n_0\
    );
\out_data[48]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(50),
      I1 => \out_data_reg[51]_4\,
      O => \out_data[48]_i_3__2_n_0\
    );
\out_data[48]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(49),
      I1 => \out_data_reg[51]_3\,
      O => \out_data[48]_i_4__2_n_0\
    );
\out_data[48]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(48),
      I1 => \out_data_reg[51]_2\,
      O => \out_data[48]_i_5__2_n_0\
    );
\out_data[4]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(7),
      I1 => \out_data_reg[7]_5\,
      O => \out_data[4]_i_2__2_n_0\
    );
\out_data[4]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(6),
      I1 => \out_data_reg[7]_4\,
      O => \out_data[4]_i_3__2_n_0\
    );
\out_data[4]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(5),
      I1 => \out_data_reg[7]_3\,
      O => \out_data[4]_i_4__2_n_0\
    );
\out_data[4]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(4),
      I1 => \out_data_reg[7]_2\,
      O => \out_data[4]_i_5__2_n_0\
    );
\out_data[52]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(55),
      I1 => \out_data_reg[55]_5\,
      O => \out_data[52]_i_2__2_n_0\
    );
\out_data[52]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(54),
      I1 => \out_data_reg[55]_4\,
      O => \out_data[52]_i_3__2_n_0\
    );
\out_data[52]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(53),
      I1 => \out_data_reg[55]_3\,
      O => \out_data[52]_i_4__2_n_0\
    );
\out_data[52]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(52),
      I1 => \out_data_reg[55]_2\,
      O => \out_data[52]_i_5__2_n_0\
    );
\out_data[56]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(59),
      I1 => \out_data_reg[59]_5\,
      O => \out_data[56]_i_2__2_n_0\
    );
\out_data[56]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(58),
      I1 => \out_data_reg[59]_4\,
      O => \out_data[56]_i_3__2_n_0\
    );
\out_data[56]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(57),
      I1 => \out_data_reg[59]_3\,
      O => \out_data[56]_i_4__2_n_0\
    );
\out_data[56]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(56),
      I1 => \out_data_reg[59]_2\,
      O => \out_data[56]_i_5__2_n_0\
    );
\out_data[60]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(63),
      I1 => \wf1.integrator4_data\(2),
      O => \out_data[60]_i_2__2_n_0\
    );
\out_data[60]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(62),
      I1 => \wf1.integrator4_data\(1),
      O => \out_data[60]_i_3__2_n_0\
    );
\out_data[60]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(61),
      I1 => \wf1.integrator4_data\(0),
      O => \out_data[60]_i_4__2_n_0\
    );
\out_data[60]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(60),
      I1 => \out_data_reg[63]_2\,
      O => \out_data[60]_i_5__2_n_0\
    );
\out_data[64]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(67),
      I1 => \wf1.integrator4_data\(6),
      O => \out_data[64]_i_2__2_n_0\
    );
\out_data[64]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(66),
      I1 => \wf1.integrator4_data\(5),
      O => \out_data[64]_i_3__2_n_0\
    );
\out_data[64]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(65),
      I1 => \wf1.integrator4_data\(4),
      O => \out_data[64]_i_4__2_n_0\
    );
\out_data[64]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(64),
      I1 => \wf1.integrator4_data\(3),
      O => \out_data[64]_i_5__2_n_0\
    );
\out_data[68]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(71),
      I1 => \wf1.integrator4_data\(10),
      O => \out_data[68]_i_2__2_n_0\
    );
\out_data[68]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(70),
      I1 => \wf1.integrator4_data\(9),
      O => \out_data[68]_i_3__2_n_0\
    );
\out_data[68]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(69),
      I1 => \wf1.integrator4_data\(8),
      O => \out_data[68]_i_4__2_n_0\
    );
\out_data[68]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(68),
      I1 => \wf1.integrator4_data\(7),
      O => \out_data[68]_i_5__2_n_0\
    );
\out_data[72]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(75),
      I1 => \wf1.integrator4_data\(14),
      O => \out_data[72]_i_2__2_n_0\
    );
\out_data[72]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(74),
      I1 => \wf1.integrator4_data\(13),
      O => \out_data[72]_i_3__2_n_0\
    );
\out_data[72]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(73),
      I1 => \wf1.integrator4_data\(12),
      O => \out_data[72]_i_4__2_n_0\
    );
\out_data[72]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(72),
      I1 => \wf1.integrator4_data\(11),
      O => \out_data[72]_i_5__2_n_0\
    );
\out_data[76]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(79),
      I1 => \wf1.integrator4_data\(18),
      O => \out_data[76]_i_2__2_n_0\
    );
\out_data[76]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(78),
      I1 => \wf1.integrator4_data\(17),
      O => \out_data[76]_i_3__2_n_0\
    );
\out_data[76]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(77),
      I1 => \wf1.integrator4_data\(16),
      O => \out_data[76]_i_4__2_n_0\
    );
\out_data[76]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(76),
      I1 => \wf1.integrator4_data\(15),
      O => \out_data[76]_i_5__2_n_0\
    );
\out_data[80]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(83),
      I1 => \wf1.integrator4_data\(22),
      O => \out_data[80]_i_2__2_n_0\
    );
\out_data[80]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(82),
      I1 => \wf1.integrator4_data\(21),
      O => \out_data[80]_i_3__2_n_0\
    );
\out_data[80]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(81),
      I1 => \wf1.integrator4_data\(20),
      O => \out_data[80]_i_4__2_n_0\
    );
\out_data[80]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(80),
      I1 => \wf1.integrator4_data\(19),
      O => \out_data[80]_i_5__2_n_0\
    );
\out_data[84]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(87),
      I1 => \wf1.integrator4_data\(26),
      O => \out_data[84]_i_2__2_n_0\
    );
\out_data[84]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(86),
      I1 => \wf1.integrator4_data\(25),
      O => \out_data[84]_i_3__2_n_0\
    );
\out_data[84]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(85),
      I1 => \wf1.integrator4_data\(24),
      O => \out_data[84]_i_4__2_n_0\
    );
\out_data[84]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(84),
      I1 => \wf1.integrator4_data\(23),
      O => \out_data[84]_i_5__2_n_0\
    );
\out_data[88]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(88),
      I1 => \wf1.integrator4_data\(27),
      O => \out_data[88]_i_2__2_n_0\
    );
\out_data[8]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(11),
      I1 => \out_data_reg[11]_5\,
      O => \out_data[8]_i_2__2_n_0\
    );
\out_data[8]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(10),
      I1 => \out_data_reg[11]_4\,
      O => \out_data[8]_i_3__2_n_0\
    );
\out_data[8]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(9),
      I1 => \out_data_reg[11]_3\,
      O => \out_data[8]_i_4__2_n_0\
    );
\out_data[8]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(8),
      I1 => \out_data_reg[11]_2\,
      O => \out_data[8]_i_5__2_n_0\
    );
\out_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[3]_0\(0),
      Q => \^wf1.integrator3_data\(0),
      R => cic_reset
    );
\out_data_reg[0]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_data_reg[0]_i_1__2_n_0\,
      CO(2) => \out_data_reg[0]_i_1__2_n_1\,
      CO(1) => \out_data_reg[0]_i_1__2_n_2\,
      CO(0) => \out_data_reg[0]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \out_data[0]_i_2__2_n_0\,
      S(2) => \out_data[0]_i_3__2_n_0\,
      S(1) => \out_data[0]_i_4__2_n_0\,
      S(0) => \out_data[0]_i_5__2_n_0\
    );
\out_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_1\(2),
      Q => \^wf1.integrator3_data\(10),
      R => cic_reset
    );
\out_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_1\(3),
      Q => \^wf1.integrator3_data\(11),
      R => cic_reset
    );
\out_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_1\(0),
      Q => \^wf1.integrator3_data\(12),
      R => cic_reset
    );
\out_data_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[8]_i_1__2_n_0\,
      CO(3) => \out_data_reg[12]_i_1__2_n_0\,
      CO(2) => \out_data_reg[12]_i_1__2_n_1\,
      CO(1) => \out_data_reg[12]_i_1__2_n_2\,
      CO(0) => \out_data_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(15 downto 12),
      O(3 downto 0) => \out_data_reg[15]_0\(3 downto 0),
      S(3) => \out_data[12]_i_2__2_n_0\,
      S(2) => \out_data[12]_i_3__2_n_0\,
      S(1) => \out_data[12]_i_4__2_n_0\,
      S(0) => \out_data[12]_i_5__2_n_0\
    );
\out_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_1\(1),
      Q => \^wf1.integrator3_data\(13),
      R => cic_reset
    );
\out_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_1\(2),
      Q => \^wf1.integrator3_data\(14),
      R => cic_reset
    );
\out_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_1\(3),
      Q => \^wf1.integrator3_data\(15),
      R => cic_reset
    );
\out_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_1\(0),
      Q => \^wf1.integrator3_data\(16),
      R => cic_reset
    );
\out_data_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[12]_i_1__2_n_0\,
      CO(3) => \out_data_reg[16]_i_1__2_n_0\,
      CO(2) => \out_data_reg[16]_i_1__2_n_1\,
      CO(1) => \out_data_reg[16]_i_1__2_n_2\,
      CO(0) => \out_data_reg[16]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(19 downto 16),
      O(3 downto 0) => \out_data_reg[19]_0\(3 downto 0),
      S(3) => \out_data[16]_i_2__2_n_0\,
      S(2) => \out_data[16]_i_3__2_n_0\,
      S(1) => \out_data[16]_i_4__2_n_0\,
      S(0) => \out_data[16]_i_5__2_n_0\
    );
\out_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_1\(1),
      Q => \^wf1.integrator3_data\(17),
      R => cic_reset
    );
\out_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_1\(2),
      Q => \^wf1.integrator3_data\(18),
      R => cic_reset
    );
\out_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_1\(3),
      Q => \^wf1.integrator3_data\(19),
      R => cic_reset
    );
\out_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[3]_0\(1),
      Q => \^wf1.integrator3_data\(1),
      R => cic_reset
    );
\out_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_1\(0),
      Q => \^wf1.integrator3_data\(20),
      R => cic_reset
    );
\out_data_reg[20]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[16]_i_1__2_n_0\,
      CO(3) => \out_data_reg[20]_i_1__2_n_0\,
      CO(2) => \out_data_reg[20]_i_1__2_n_1\,
      CO(1) => \out_data_reg[20]_i_1__2_n_2\,
      CO(0) => \out_data_reg[20]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(23 downto 20),
      O(3 downto 0) => \out_data_reg[23]_0\(3 downto 0),
      S(3) => \out_data[20]_i_2__2_n_0\,
      S(2) => \out_data[20]_i_3__2_n_0\,
      S(1) => \out_data[20]_i_4__2_n_0\,
      S(0) => \out_data[20]_i_5__2_n_0\
    );
\out_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_1\(1),
      Q => \^wf1.integrator3_data\(21),
      R => cic_reset
    );
\out_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_1\(2),
      Q => \^wf1.integrator3_data\(22),
      R => cic_reset
    );
\out_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_1\(3),
      Q => \^wf1.integrator3_data\(23),
      R => cic_reset
    );
\out_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(0),
      Q => \^wf1.integrator3_data\(24),
      R => cic_reset
    );
\out_data_reg[24]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[20]_i_1__2_n_0\,
      CO(3) => \out_data_reg[24]_i_1__2_n_0\,
      CO(2) => \out_data_reg[24]_i_1__2_n_1\,
      CO(1) => \out_data_reg[24]_i_1__2_n_2\,
      CO(0) => \out_data_reg[24]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(27 downto 24),
      O(3 downto 0) => \out_data_reg[27]_0\(3 downto 0),
      S(3) => \out_data[24]_i_2__4_n_0\,
      S(2) => \out_data[24]_i_3__2_n_0\,
      S(1) => \out_data[24]_i_4__2_n_0\,
      S(0) => \out_data[24]_i_5__2_n_0\
    );
\out_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(1),
      Q => \^wf1.integrator3_data\(25),
      R => cic_reset
    );
\out_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(2),
      Q => \^wf1.integrator3_data\(26),
      R => cic_reset
    );
\out_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(3),
      Q => \^wf1.integrator3_data\(27),
      R => cic_reset
    );
\out_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[31]_1\(0),
      Q => \^wf1.integrator3_data\(28),
      R => cic_reset
    );
\out_data_reg[28]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[24]_i_1__2_n_0\,
      CO(3) => \out_data_reg[28]_i_1__2_n_0\,
      CO(2) => \out_data_reg[28]_i_1__2_n_1\,
      CO(1) => \out_data_reg[28]_i_1__2_n_2\,
      CO(0) => \out_data_reg[28]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(31 downto 28),
      O(3 downto 0) => \out_data_reg[31]_0\(3 downto 0),
      S(3) => \out_data[28]_i_2__2_n_0\,
      S(2) => \out_data[28]_i_3__2_n_0\,
      S(1) => \out_data[28]_i_4__2_n_0\,
      S(0) => \out_data[28]_i_5__2_n_0\
    );
\out_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[31]_1\(1),
      Q => \^wf1.integrator3_data\(29),
      R => cic_reset
    );
\out_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[3]_0\(2),
      Q => \^wf1.integrator3_data\(2),
      R => cic_reset
    );
\out_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[31]_1\(2),
      Q => \^wf1.integrator3_data\(30),
      R => cic_reset
    );
\out_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[31]_1\(3),
      Q => \^wf1.integrator3_data\(31),
      R => cic_reset
    );
\out_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[35]_1\(0),
      Q => \^wf1.integrator3_data\(32),
      R => cic_reset
    );
\out_data_reg[32]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[28]_i_1__2_n_0\,
      CO(3) => \out_data_reg[32]_i_1__2_n_0\,
      CO(2) => \out_data_reg[32]_i_1__2_n_1\,
      CO(1) => \out_data_reg[32]_i_1__2_n_2\,
      CO(0) => \out_data_reg[32]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(35 downto 32),
      O(3 downto 0) => \out_data_reg[35]_0\(3 downto 0),
      S(3) => \out_data[32]_i_2__2_n_0\,
      S(2) => \out_data[32]_i_3__2_n_0\,
      S(1) => \out_data[32]_i_4__2_n_0\,
      S(0) => \out_data[32]_i_5__2_n_0\
    );
\out_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[35]_1\(1),
      Q => \^wf1.integrator3_data\(33),
      R => cic_reset
    );
\out_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[35]_1\(2),
      Q => \^wf1.integrator3_data\(34),
      R => cic_reset
    );
\out_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[35]_1\(3),
      Q => \^wf1.integrator3_data\(35),
      R => cic_reset
    );
\out_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[39]_1\(0),
      Q => \^wf1.integrator3_data\(36),
      R => cic_reset
    );
\out_data_reg[36]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[32]_i_1__2_n_0\,
      CO(3) => \out_data_reg[36]_i_1__2_n_0\,
      CO(2) => \out_data_reg[36]_i_1__2_n_1\,
      CO(1) => \out_data_reg[36]_i_1__2_n_2\,
      CO(0) => \out_data_reg[36]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(39 downto 36),
      O(3 downto 0) => \out_data_reg[39]_0\(3 downto 0),
      S(3) => \out_data[36]_i_2__2_n_0\,
      S(2) => \out_data[36]_i_3__2_n_0\,
      S(1) => \out_data[36]_i_4__2_n_0\,
      S(0) => \out_data[36]_i_5__2_n_0\
    );
\out_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[39]_1\(1),
      Q => \^wf1.integrator3_data\(37),
      R => cic_reset
    );
\out_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[39]_1\(2),
      Q => \^wf1.integrator3_data\(38),
      R => cic_reset
    );
\out_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[39]_1\(3),
      Q => \^wf1.integrator3_data\(39),
      R => cic_reset
    );
\out_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[3]_0\(3),
      Q => \^wf1.integrator3_data\(3),
      R => cic_reset
    );
\out_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[43]_1\(0),
      Q => \^wf1.integrator3_data\(40),
      R => cic_reset
    );
\out_data_reg[40]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[36]_i_1__2_n_0\,
      CO(3) => \out_data_reg[40]_i_1__2_n_0\,
      CO(2) => \out_data_reg[40]_i_1__2_n_1\,
      CO(1) => \out_data_reg[40]_i_1__2_n_2\,
      CO(0) => \out_data_reg[40]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(43 downto 40),
      O(3 downto 0) => \out_data_reg[43]_0\(3 downto 0),
      S(3) => \out_data[40]_i_2__2_n_0\,
      S(2) => \out_data[40]_i_3__2_n_0\,
      S(1) => \out_data[40]_i_4__2_n_0\,
      S(0) => \out_data[40]_i_5__2_n_0\
    );
\out_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[43]_1\(1),
      Q => \^wf1.integrator3_data\(41),
      R => cic_reset
    );
\out_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[43]_1\(2),
      Q => \^wf1.integrator3_data\(42),
      R => cic_reset
    );
\out_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[43]_1\(3),
      Q => \^wf1.integrator3_data\(43),
      R => cic_reset
    );
\out_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[47]_1\(0),
      Q => \^wf1.integrator3_data\(44),
      R => cic_reset
    );
\out_data_reg[44]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[40]_i_1__2_n_0\,
      CO(3) => \out_data_reg[44]_i_1__2_n_0\,
      CO(2) => \out_data_reg[44]_i_1__2_n_1\,
      CO(1) => \out_data_reg[44]_i_1__2_n_2\,
      CO(0) => \out_data_reg[44]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(47 downto 44),
      O(3 downto 0) => \out_data_reg[47]_0\(3 downto 0),
      S(3) => \out_data[44]_i_2__2_n_0\,
      S(2) => \out_data[44]_i_3__2_n_0\,
      S(1) => \out_data[44]_i_4__2_n_0\,
      S(0) => \out_data[44]_i_5__2_n_0\
    );
\out_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[47]_1\(1),
      Q => \^wf1.integrator3_data\(45),
      R => cic_reset
    );
\out_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[47]_1\(2),
      Q => \^wf1.integrator3_data\(46),
      R => cic_reset
    );
\out_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[47]_1\(3),
      Q => \^wf1.integrator3_data\(47),
      R => cic_reset
    );
\out_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[51]_1\(0),
      Q => \^wf1.integrator3_data\(48),
      R => cic_reset
    );
\out_data_reg[48]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[44]_i_1__2_n_0\,
      CO(3) => \out_data_reg[48]_i_1__2_n_0\,
      CO(2) => \out_data_reg[48]_i_1__2_n_1\,
      CO(1) => \out_data_reg[48]_i_1__2_n_2\,
      CO(0) => \out_data_reg[48]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(51 downto 48),
      O(3 downto 0) => \out_data_reg[51]_0\(3 downto 0),
      S(3) => \out_data[48]_i_2__2_n_0\,
      S(2) => \out_data[48]_i_3__2_n_0\,
      S(1) => \out_data[48]_i_4__2_n_0\,
      S(0) => \out_data[48]_i_5__2_n_0\
    );
\out_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[51]_1\(1),
      Q => \^wf1.integrator3_data\(49),
      R => cic_reset
    );
\out_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_1\(0),
      Q => \^wf1.integrator3_data\(4),
      R => cic_reset
    );
\out_data_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[0]_i_1__2_n_0\,
      CO(3) => \out_data_reg[4]_i_1__2_n_0\,
      CO(2) => \out_data_reg[4]_i_1__2_n_1\,
      CO(1) => \out_data_reg[4]_i_1__2_n_2\,
      CO(0) => \out_data_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(7 downto 4),
      O(3 downto 0) => \out_data_reg[7]_0\(3 downto 0),
      S(3) => \out_data[4]_i_2__2_n_0\,
      S(2) => \out_data[4]_i_3__2_n_0\,
      S(1) => \out_data[4]_i_4__2_n_0\,
      S(0) => \out_data[4]_i_5__2_n_0\
    );
\out_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[51]_1\(2),
      Q => \^wf1.integrator3_data\(50),
      R => cic_reset
    );
\out_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[51]_1\(3),
      Q => \^wf1.integrator3_data\(51),
      R => cic_reset
    );
\out_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[55]_1\(0),
      Q => \^wf1.integrator3_data\(52),
      R => cic_reset
    );
\out_data_reg[52]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[48]_i_1__2_n_0\,
      CO(3) => \out_data_reg[52]_i_1__2_n_0\,
      CO(2) => \out_data_reg[52]_i_1__2_n_1\,
      CO(1) => \out_data_reg[52]_i_1__2_n_2\,
      CO(0) => \out_data_reg[52]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(55 downto 52),
      O(3 downto 0) => \out_data_reg[55]_0\(3 downto 0),
      S(3) => \out_data[52]_i_2__2_n_0\,
      S(2) => \out_data[52]_i_3__2_n_0\,
      S(1) => \out_data[52]_i_4__2_n_0\,
      S(0) => \out_data[52]_i_5__2_n_0\
    );
\out_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[55]_1\(1),
      Q => \^wf1.integrator3_data\(53),
      R => cic_reset
    );
\out_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[55]_1\(2),
      Q => \^wf1.integrator3_data\(54),
      R => cic_reset
    );
\out_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[55]_1\(3),
      Q => \^wf1.integrator3_data\(55),
      R => cic_reset
    );
\out_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[59]_1\(0),
      Q => \^wf1.integrator3_data\(56),
      R => cic_reset
    );
\out_data_reg[56]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[52]_i_1__2_n_0\,
      CO(3) => \out_data_reg[56]_i_1__2_n_0\,
      CO(2) => \out_data_reg[56]_i_1__2_n_1\,
      CO(1) => \out_data_reg[56]_i_1__2_n_2\,
      CO(0) => \out_data_reg[56]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(59 downto 56),
      O(3 downto 0) => \out_data_reg[59]_0\(3 downto 0),
      S(3) => \out_data[56]_i_2__2_n_0\,
      S(2) => \out_data[56]_i_3__2_n_0\,
      S(1) => \out_data[56]_i_4__2_n_0\,
      S(0) => \out_data[56]_i_5__2_n_0\
    );
\out_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[59]_1\(1),
      Q => \^wf1.integrator3_data\(57),
      R => cic_reset
    );
\out_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[59]_1\(2),
      Q => \^wf1.integrator3_data\(58),
      R => cic_reset
    );
\out_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[59]_1\(3),
      Q => \^wf1.integrator3_data\(59),
      R => cic_reset
    );
\out_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_1\(1),
      Q => \^wf1.integrator3_data\(5),
      R => cic_reset
    );
\out_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[63]_1\(0),
      Q => \^wf1.integrator3_data\(60),
      R => cic_reset
    );
\out_data_reg[60]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[56]_i_1__2_n_0\,
      CO(3) => \out_data_reg[60]_i_1__2_n_0\,
      CO(2) => \out_data_reg[60]_i_1__2_n_1\,
      CO(1) => \out_data_reg[60]_i_1__2_n_2\,
      CO(0) => \out_data_reg[60]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(63 downto 60),
      O(3 downto 0) => \out_data_reg[63]_0\(3 downto 0),
      S(3) => \out_data[60]_i_2__2_n_0\,
      S(2) => \out_data[60]_i_3__2_n_0\,
      S(1) => \out_data[60]_i_4__2_n_0\,
      S(0) => \out_data[60]_i_5__2_n_0\
    );
\out_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[63]_1\(1),
      Q => \^wf1.integrator3_data\(61),
      R => cic_reset
    );
\out_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[63]_1\(2),
      Q => \^wf1.integrator3_data\(62),
      R => cic_reset
    );
\out_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[63]_1\(3),
      Q => \^wf1.integrator3_data\(63),
      R => cic_reset
    );
\out_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[67]_1\(0),
      Q => \^wf1.integrator3_data\(64),
      R => cic_reset
    );
\out_data_reg[64]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[60]_i_1__2_n_0\,
      CO(3) => \out_data_reg[64]_i_1__2_n_0\,
      CO(2) => \out_data_reg[64]_i_1__2_n_1\,
      CO(1) => \out_data_reg[64]_i_1__2_n_2\,
      CO(0) => \out_data_reg[64]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(67 downto 64),
      O(3 downto 0) => \out_data_reg[67]_0\(3 downto 0),
      S(3) => \out_data[64]_i_2__2_n_0\,
      S(2) => \out_data[64]_i_3__2_n_0\,
      S(1) => \out_data[64]_i_4__2_n_0\,
      S(0) => \out_data[64]_i_5__2_n_0\
    );
\out_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[67]_1\(1),
      Q => \^wf1.integrator3_data\(65),
      R => cic_reset
    );
\out_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[67]_1\(2),
      Q => \^wf1.integrator3_data\(66),
      R => cic_reset
    );
\out_data_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[67]_1\(3),
      Q => \^wf1.integrator3_data\(67),
      R => cic_reset
    );
\out_data_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[71]_1\(0),
      Q => \^wf1.integrator3_data\(68),
      R => cic_reset
    );
\out_data_reg[68]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[64]_i_1__2_n_0\,
      CO(3) => \out_data_reg[68]_i_1__2_n_0\,
      CO(2) => \out_data_reg[68]_i_1__2_n_1\,
      CO(1) => \out_data_reg[68]_i_1__2_n_2\,
      CO(0) => \out_data_reg[68]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(71 downto 68),
      O(3 downto 0) => \out_data_reg[71]_0\(3 downto 0),
      S(3) => \out_data[68]_i_2__2_n_0\,
      S(2) => \out_data[68]_i_3__2_n_0\,
      S(1) => \out_data[68]_i_4__2_n_0\,
      S(0) => \out_data[68]_i_5__2_n_0\
    );
\out_data_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[71]_1\(1),
      Q => \^wf1.integrator3_data\(69),
      R => cic_reset
    );
\out_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_1\(2),
      Q => \^wf1.integrator3_data\(6),
      R => cic_reset
    );
\out_data_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[71]_1\(2),
      Q => \^wf1.integrator3_data\(70),
      R => cic_reset
    );
\out_data_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[71]_1\(3),
      Q => \^wf1.integrator3_data\(71),
      R => cic_reset
    );
\out_data_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[75]_1\(0),
      Q => \^wf1.integrator3_data\(72),
      R => cic_reset
    );
\out_data_reg[72]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[68]_i_1__2_n_0\,
      CO(3) => \out_data_reg[72]_i_1__2_n_0\,
      CO(2) => \out_data_reg[72]_i_1__2_n_1\,
      CO(1) => \out_data_reg[72]_i_1__2_n_2\,
      CO(0) => \out_data_reg[72]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(75 downto 72),
      O(3 downto 0) => \out_data_reg[75]_0\(3 downto 0),
      S(3) => \out_data[72]_i_2__2_n_0\,
      S(2) => \out_data[72]_i_3__2_n_0\,
      S(1) => \out_data[72]_i_4__2_n_0\,
      S(0) => \out_data[72]_i_5__2_n_0\
    );
\out_data_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[75]_1\(1),
      Q => \^wf1.integrator3_data\(73),
      R => cic_reset
    );
\out_data_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[75]_1\(2),
      Q => \^wf1.integrator3_data\(74),
      R => cic_reset
    );
\out_data_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[75]_1\(3),
      Q => \^wf1.integrator3_data\(75),
      R => cic_reset
    );
\out_data_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[79]_1\(0),
      Q => \^wf1.integrator3_data\(76),
      R => cic_reset
    );
\out_data_reg[76]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[72]_i_1__2_n_0\,
      CO(3) => \out_data_reg[76]_i_1__2_n_0\,
      CO(2) => \out_data_reg[76]_i_1__2_n_1\,
      CO(1) => \out_data_reg[76]_i_1__2_n_2\,
      CO(0) => \out_data_reg[76]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(79 downto 76),
      O(3 downto 0) => \out_data_reg[79]_0\(3 downto 0),
      S(3) => \out_data[76]_i_2__2_n_0\,
      S(2) => \out_data[76]_i_3__2_n_0\,
      S(1) => \out_data[76]_i_4__2_n_0\,
      S(0) => \out_data[76]_i_5__2_n_0\
    );
\out_data_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[79]_1\(1),
      Q => \^wf1.integrator3_data\(77),
      R => cic_reset
    );
\out_data_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[79]_1\(2),
      Q => \^wf1.integrator3_data\(78),
      R => cic_reset
    );
\out_data_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[79]_1\(3),
      Q => \^wf1.integrator3_data\(79),
      R => cic_reset
    );
\out_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_1\(3),
      Q => \^wf1.integrator3_data\(7),
      R => cic_reset
    );
\out_data_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[83]_1\(0),
      Q => \^wf1.integrator3_data\(80),
      R => cic_reset
    );
\out_data_reg[80]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[76]_i_1__2_n_0\,
      CO(3) => \out_data_reg[80]_i_1__2_n_0\,
      CO(2) => \out_data_reg[80]_i_1__2_n_1\,
      CO(1) => \out_data_reg[80]_i_1__2_n_2\,
      CO(0) => \out_data_reg[80]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(83 downto 80),
      O(3 downto 0) => \out_data_reg[83]_0\(3 downto 0),
      S(3) => \out_data[80]_i_2__2_n_0\,
      S(2) => \out_data[80]_i_3__2_n_0\,
      S(1) => \out_data[80]_i_4__2_n_0\,
      S(0) => \out_data[80]_i_5__2_n_0\
    );
\out_data_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[83]_1\(1),
      Q => \^wf1.integrator3_data\(81),
      R => cic_reset
    );
\out_data_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[83]_1\(2),
      Q => \^wf1.integrator3_data\(82),
      R => cic_reset
    );
\out_data_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[83]_1\(3),
      Q => \^wf1.integrator3_data\(83),
      R => cic_reset
    );
\out_data_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[87]_2\(0),
      Q => \^wf1.integrator3_data\(84),
      R => cic_reset
    );
\out_data_reg[84]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[80]_i_1__2_n_0\,
      CO(3) => \out_data_reg[84]_i_1__2_n_0\,
      CO(2) => \out_data_reg[84]_i_1__2_n_1\,
      CO(1) => \out_data_reg[84]_i_1__2_n_2\,
      CO(0) => \out_data_reg[84]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(87 downto 84),
      O(3 downto 0) => \out_data_reg[87]_0\(3 downto 0),
      S(3) => \out_data[84]_i_2__2_n_0\,
      S(2) => \out_data[84]_i_3__2_n_0\,
      S(1) => \out_data[84]_i_4__2_n_0\,
      S(0) => \out_data[84]_i_5__2_n_0\
    );
\out_data_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[87]_2\(1),
      Q => \^wf1.integrator3_data\(85),
      R => cic_reset
    );
\out_data_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[87]_2\(2),
      Q => \^wf1.integrator3_data\(86),
      R => cic_reset
    );
\out_data_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[87]_2\(3),
      Q => \^wf1.integrator3_data\(87),
      R => cic_reset
    );
\out_data_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[88]_0\(0),
      Q => \^wf1.integrator3_data\(88),
      R => cic_reset
    );
\out_data_reg[88]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[84]_i_1__2_n_0\,
      CO(3 downto 0) => \NLW_out_data_reg[88]_i_1__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_out_data_reg[88]_i_1__2_O_UNCONNECTED\(3 downto 1),
      O(0) => \out_data_reg[87]_1\(0),
      S(3 downto 1) => B"000",
      S(0) => \out_data[88]_i_2__2_n_0\
    );
\out_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_1\(0),
      Q => \^wf1.integrator3_data\(8),
      R => cic_reset
    );
\out_data_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[4]_i_1__2_n_0\,
      CO(3) => \out_data_reg[8]_i_1__2_n_0\,
      CO(2) => \out_data_reg[8]_i_1__2_n_1\,
      CO(1) => \out_data_reg[8]_i_1__2_n_2\,
      CO(0) => \out_data_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(11 downto 8),
      O(3 downto 0) => \out_data_reg[11]_0\(3 downto 0),
      S(3) => \out_data[8]_i_2__2_n_0\,
      S(2) => \out_data[8]_i_3__2_n_0\,
      S(1) => \out_data[8]_i_4__2_n_0\,
      S(0) => \out_data[8]_i_5__2_n_0\
    );
\out_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_1\(1),
      Q => \^wf1.integrator3_data\(9),
      R => cic_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_wf_proc_0_1_cic_integrator_13 is
  port (
    \out_data_reg[0]_0\ : out STD_LOGIC;
    \out_data_reg[1]_0\ : out STD_LOGIC;
    \out_data_reg[2]_0\ : out STD_LOGIC;
    \out_data_reg[3]_0\ : out STD_LOGIC;
    \out_data_reg[4]_0\ : out STD_LOGIC;
    \out_data_reg[5]_0\ : out STD_LOGIC;
    \out_data_reg[6]_0\ : out STD_LOGIC;
    \out_data_reg[7]_0\ : out STD_LOGIC;
    \out_data_reg[8]_0\ : out STD_LOGIC;
    \out_data_reg[9]_0\ : out STD_LOGIC;
    \out_data_reg[10]_0\ : out STD_LOGIC;
    \out_data_reg[11]_0\ : out STD_LOGIC;
    \out_data_reg[12]_0\ : out STD_LOGIC;
    \out_data_reg[13]_0\ : out STD_LOGIC;
    \out_data_reg[14]_0\ : out STD_LOGIC;
    \out_data_reg[15]_0\ : out STD_LOGIC;
    \out_data_reg[16]_0\ : out STD_LOGIC;
    \out_data_reg[17]_0\ : out STD_LOGIC;
    \out_data_reg[18]_0\ : out STD_LOGIC;
    \out_data_reg[19]_0\ : out STD_LOGIC;
    \out_data_reg[20]_0\ : out STD_LOGIC;
    \out_data_reg[21]_0\ : out STD_LOGIC;
    \out_data_reg[22]_0\ : out STD_LOGIC;
    \out_data_reg[23]_0\ : out STD_LOGIC;
    \out_data_reg[24]_0\ : out STD_LOGIC;
    \out_data_reg[25]_0\ : out STD_LOGIC;
    \out_data_reg[26]_0\ : out STD_LOGIC;
    \out_data_reg[27]_0\ : out STD_LOGIC;
    \out_data_reg[28]_0\ : out STD_LOGIC;
    \out_data_reg[29]_0\ : out STD_LOGIC;
    \out_data_reg[30]_0\ : out STD_LOGIC;
    \out_data_reg[31]_0\ : out STD_LOGIC;
    \out_data_reg[32]_0\ : out STD_LOGIC;
    \out_data_reg[33]_0\ : out STD_LOGIC;
    \out_data_reg[34]_0\ : out STD_LOGIC;
    \out_data_reg[35]_0\ : out STD_LOGIC;
    \out_data_reg[36]_0\ : out STD_LOGIC;
    \out_data_reg[37]_0\ : out STD_LOGIC;
    \out_data_reg[38]_0\ : out STD_LOGIC;
    \out_data_reg[39]_0\ : out STD_LOGIC;
    \out_data_reg[40]_0\ : out STD_LOGIC;
    \out_data_reg[41]_0\ : out STD_LOGIC;
    \out_data_reg[42]_0\ : out STD_LOGIC;
    \out_data_reg[43]_0\ : out STD_LOGIC;
    \out_data_reg[44]_0\ : out STD_LOGIC;
    \out_data_reg[45]_0\ : out STD_LOGIC;
    \out_data_reg[46]_0\ : out STD_LOGIC;
    \out_data_reg[47]_0\ : out STD_LOGIC;
    \out_data_reg[48]_0\ : out STD_LOGIC;
    \out_data_reg[49]_0\ : out STD_LOGIC;
    \out_data_reg[50]_0\ : out STD_LOGIC;
    \out_data_reg[51]_0\ : out STD_LOGIC;
    \out_data_reg[52]_0\ : out STD_LOGIC;
    \out_data_reg[53]_0\ : out STD_LOGIC;
    \out_data_reg[54]_0\ : out STD_LOGIC;
    \out_data_reg[55]_0\ : out STD_LOGIC;
    \out_data_reg[56]_0\ : out STD_LOGIC;
    \out_data_reg[57]_0\ : out STD_LOGIC;
    \out_data_reg[58]_0\ : out STD_LOGIC;
    \out_data_reg[59]_0\ : out STD_LOGIC;
    \out_data_reg[60]_0\ : out STD_LOGIC;
    \wf1.integrator4_data\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \out_data_reg[64]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[68]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[72]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[76]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[80]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[84]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[87]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cic_reset : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_aclk : in STD_LOGIC;
    \out_data_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[27]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[31]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[35]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[39]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[43]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[47]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[51]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[55]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[59]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[63]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[67]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[71]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[75]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[79]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[83]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[87]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[88]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wf1.integrator5_data\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \out_data_reg[3]_1\ : in STD_LOGIC;
    \out_data_reg[3]_2\ : in STD_LOGIC;
    \out_data_reg[3]_3\ : in STD_LOGIC;
    \out_data_reg[3]_4\ : in STD_LOGIC;
    \out_data_reg[7]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_wf_proc_0_1_cic_integrator_13 : entity is "cic_integrator";
end design_1_wf_proc_0_1_cic_integrator_13;

architecture STRUCTURE of design_1_wf_proc_0_1_cic_integrator_13 is
  signal \out_data[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_4__3_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_5__3_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_2__3_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_3__3_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_4__3_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_5__3_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_2__3_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_3__3_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_4__3_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_5__3_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_2__3_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_3__3_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_4__3_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_5__3_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_2_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_3__3_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_4__3_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_5__3_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_4__3_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_5__3_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_5__3_n_0\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__3_n_1\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__3_n_2\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__3_n_3\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__3_n_1\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__3_n_2\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__3_n_3\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__3_n_1\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__3_n_2\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__3_n_3\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__3_n_1\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__3_n_2\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__3_n_3\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__3_n_1\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__3_n_2\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__3_n_3\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \^wf1.integrator4_data\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \NLW_out_data_reg[24]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \out_data_reg[0]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[12]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[16]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[20]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[24]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[4]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[8]_i_1__3\ : label is 11;
begin
  \wf1.integrator4_data\(27 downto 0) <= \^wf1.integrator4_data\(27 downto 0);
\out_data[0]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(3),
      I1 => \out_data_reg[3]_4\,
      O => \out_data[0]_i_2__3_n_0\
    );
\out_data[0]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(2),
      I1 => \out_data_reg[3]_3\,
      O => \out_data[0]_i_3__3_n_0\
    );
\out_data[0]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(1),
      I1 => \out_data_reg[3]_2\,
      O => \out_data[0]_i_4__3_n_0\
    );
\out_data[0]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(0),
      I1 => \out_data_reg[3]_1\,
      O => \out_data[0]_i_5__3_n_0\
    );
\out_data[12]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(15),
      I1 => \wf1.integrator5_data\(10),
      O => \out_data[12]_i_2__3_n_0\
    );
\out_data[12]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(14),
      I1 => \wf1.integrator5_data\(9),
      O => \out_data[12]_i_3__3_n_0\
    );
\out_data[12]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(13),
      I1 => \wf1.integrator5_data\(8),
      O => \out_data[12]_i_4__3_n_0\
    );
\out_data[12]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(12),
      I1 => \wf1.integrator5_data\(7),
      O => \out_data[12]_i_5__3_n_0\
    );
\out_data[16]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(19),
      I1 => \wf1.integrator5_data\(14),
      O => \out_data[16]_i_2__3_n_0\
    );
\out_data[16]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(18),
      I1 => \wf1.integrator5_data\(13),
      O => \out_data[16]_i_3__3_n_0\
    );
\out_data[16]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(17),
      I1 => \wf1.integrator5_data\(12),
      O => \out_data[16]_i_4__3_n_0\
    );
\out_data[16]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(16),
      I1 => \wf1.integrator5_data\(11),
      O => \out_data[16]_i_5__3_n_0\
    );
\out_data[20]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(23),
      I1 => \wf1.integrator5_data\(18),
      O => \out_data[20]_i_2__3_n_0\
    );
\out_data[20]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(22),
      I1 => \wf1.integrator5_data\(17),
      O => \out_data[20]_i_3__3_n_0\
    );
\out_data[20]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(21),
      I1 => \wf1.integrator5_data\(16),
      O => \out_data[20]_i_4__3_n_0\
    );
\out_data[20]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(20),
      I1 => \wf1.integrator5_data\(15),
      O => \out_data[20]_i_5__3_n_0\
    );
\out_data[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(27),
      I1 => \wf1.integrator5_data\(22),
      O => \out_data[24]_i_2_n_0\
    );
\out_data[24]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(26),
      I1 => \wf1.integrator5_data\(21),
      O => \out_data[24]_i_3__3_n_0\
    );
\out_data[24]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(25),
      I1 => \wf1.integrator5_data\(20),
      O => \out_data[24]_i_4__3_n_0\
    );
\out_data[24]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(24),
      I1 => \wf1.integrator5_data\(19),
      O => \out_data[24]_i_5__3_n_0\
    );
\out_data[4]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(7),
      I1 => \wf1.integrator5_data\(2),
      O => \out_data[4]_i_2__3_n_0\
    );
\out_data[4]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(6),
      I1 => \wf1.integrator5_data\(1),
      O => \out_data[4]_i_3__3_n_0\
    );
\out_data[4]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(5),
      I1 => \wf1.integrator5_data\(0),
      O => \out_data[4]_i_4__3_n_0\
    );
\out_data[4]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(4),
      I1 => \out_data_reg[7]_2\,
      O => \out_data[4]_i_5__3_n_0\
    );
\out_data[8]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(11),
      I1 => \wf1.integrator5_data\(6),
      O => \out_data[8]_i_2__3_n_0\
    );
\out_data[8]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(10),
      I1 => \wf1.integrator5_data\(5),
      O => \out_data[8]_i_3__3_n_0\
    );
\out_data[8]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(9),
      I1 => \wf1.integrator5_data\(4),
      O => \out_data[8]_i_4__3_n_0\
    );
\out_data[8]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(8),
      I1 => \wf1.integrator5_data\(3),
      O => \out_data[8]_i_5__3_n_0\
    );
\out_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => O(0),
      Q => \out_data_reg[0]_0\,
      R => cic_reset
    );
\out_data_reg[0]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_data_reg[0]_i_1__3_n_0\,
      CO(2) => \out_data_reg[0]_i_1__3_n_1\,
      CO(1) => \out_data_reg[0]_i_1__3_n_2\,
      CO(0) => \out_data_reg[0]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator4_data\(3 downto 0),
      O(3 downto 0) => \out_data_reg[64]_0\(3 downto 0),
      S(3) => \out_data[0]_i_2__3_n_0\,
      S(2) => \out_data[0]_i_3__3_n_0\,
      S(1) => \out_data[0]_i_4__3_n_0\,
      S(0) => \out_data[0]_i_5__3_n_0\
    );
\out_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_1\(2),
      Q => \out_data_reg[10]_0\,
      R => cic_reset
    );
\out_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_1\(3),
      Q => \out_data_reg[11]_0\,
      R => cic_reset
    );
\out_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_1\(0),
      Q => \out_data_reg[12]_0\,
      R => cic_reset
    );
\out_data_reg[12]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[8]_i_1__3_n_0\,
      CO(3) => \out_data_reg[12]_i_1__3_n_0\,
      CO(2) => \out_data_reg[12]_i_1__3_n_1\,
      CO(1) => \out_data_reg[12]_i_1__3_n_2\,
      CO(0) => \out_data_reg[12]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator4_data\(15 downto 12),
      O(3 downto 0) => \out_data_reg[76]_0\(3 downto 0),
      S(3) => \out_data[12]_i_2__3_n_0\,
      S(2) => \out_data[12]_i_3__3_n_0\,
      S(1) => \out_data[12]_i_4__3_n_0\,
      S(0) => \out_data[12]_i_5__3_n_0\
    );
\out_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_1\(1),
      Q => \out_data_reg[13]_0\,
      R => cic_reset
    );
\out_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_1\(2),
      Q => \out_data_reg[14]_0\,
      R => cic_reset
    );
\out_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_1\(3),
      Q => \out_data_reg[15]_0\,
      R => cic_reset
    );
\out_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_1\(0),
      Q => \out_data_reg[16]_0\,
      R => cic_reset
    );
\out_data_reg[16]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[12]_i_1__3_n_0\,
      CO(3) => \out_data_reg[16]_i_1__3_n_0\,
      CO(2) => \out_data_reg[16]_i_1__3_n_1\,
      CO(1) => \out_data_reg[16]_i_1__3_n_2\,
      CO(0) => \out_data_reg[16]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator4_data\(19 downto 16),
      O(3 downto 0) => \out_data_reg[80]_0\(3 downto 0),
      S(3) => \out_data[16]_i_2__3_n_0\,
      S(2) => \out_data[16]_i_3__3_n_0\,
      S(1) => \out_data[16]_i_4__3_n_0\,
      S(0) => \out_data[16]_i_5__3_n_0\
    );
\out_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_1\(1),
      Q => \out_data_reg[17]_0\,
      R => cic_reset
    );
\out_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_1\(2),
      Q => \out_data_reg[18]_0\,
      R => cic_reset
    );
\out_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_1\(3),
      Q => \out_data_reg[19]_0\,
      R => cic_reset
    );
\out_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => O(1),
      Q => \out_data_reg[1]_0\,
      R => cic_reset
    );
\out_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_1\(0),
      Q => \out_data_reg[20]_0\,
      R => cic_reset
    );
\out_data_reg[20]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[16]_i_1__3_n_0\,
      CO(3) => \out_data_reg[20]_i_1__3_n_0\,
      CO(2) => \out_data_reg[20]_i_1__3_n_1\,
      CO(1) => \out_data_reg[20]_i_1__3_n_2\,
      CO(0) => \out_data_reg[20]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator4_data\(23 downto 20),
      O(3 downto 0) => \out_data_reg[84]_0\(3 downto 0),
      S(3) => \out_data[20]_i_2__3_n_0\,
      S(2) => \out_data[20]_i_3__3_n_0\,
      S(1) => \out_data[20]_i_4__3_n_0\,
      S(0) => \out_data[20]_i_5__3_n_0\
    );
\out_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_1\(1),
      Q => \out_data_reg[21]_0\,
      R => cic_reset
    );
\out_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_1\(2),
      Q => \out_data_reg[22]_0\,
      R => cic_reset
    );
\out_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_1\(3),
      Q => \out_data_reg[23]_0\,
      R => cic_reset
    );
\out_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(0),
      Q => \out_data_reg[24]_0\,
      R => cic_reset
    );
\out_data_reg[24]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[20]_i_1__3_n_0\,
      CO(3) => \NLW_out_data_reg[24]_i_1__3_CO_UNCONNECTED\(3),
      CO(2) => \out_data_reg[24]_i_1__3_n_1\,
      CO(1) => \out_data_reg[24]_i_1__3_n_2\,
      CO(0) => \out_data_reg[24]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^wf1.integrator4_data\(26 downto 24),
      O(3 downto 0) => \out_data_reg[87]_0\(3 downto 0),
      S(3) => \out_data[24]_i_2_n_0\,
      S(2) => \out_data[24]_i_3__3_n_0\,
      S(1) => \out_data[24]_i_4__3_n_0\,
      S(0) => \out_data[24]_i_5__3_n_0\
    );
\out_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(1),
      Q => \out_data_reg[25]_0\,
      R => cic_reset
    );
\out_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(2),
      Q => \out_data_reg[26]_0\,
      R => cic_reset
    );
\out_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(3),
      Q => \out_data_reg[27]_0\,
      R => cic_reset
    );
\out_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[31]_1\(0),
      Q => \out_data_reg[28]_0\,
      R => cic_reset
    );
\out_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[31]_1\(1),
      Q => \out_data_reg[29]_0\,
      R => cic_reset
    );
\out_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => O(2),
      Q => \out_data_reg[2]_0\,
      R => cic_reset
    );
\out_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[31]_1\(2),
      Q => \out_data_reg[30]_0\,
      R => cic_reset
    );
\out_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[31]_1\(3),
      Q => \out_data_reg[31]_0\,
      R => cic_reset
    );
\out_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[35]_1\(0),
      Q => \out_data_reg[32]_0\,
      R => cic_reset
    );
\out_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[35]_1\(1),
      Q => \out_data_reg[33]_0\,
      R => cic_reset
    );
\out_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[35]_1\(2),
      Q => \out_data_reg[34]_0\,
      R => cic_reset
    );
\out_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[35]_1\(3),
      Q => \out_data_reg[35]_0\,
      R => cic_reset
    );
\out_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[39]_1\(0),
      Q => \out_data_reg[36]_0\,
      R => cic_reset
    );
\out_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[39]_1\(1),
      Q => \out_data_reg[37]_0\,
      R => cic_reset
    );
\out_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[39]_1\(2),
      Q => \out_data_reg[38]_0\,
      R => cic_reset
    );
\out_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[39]_1\(3),
      Q => \out_data_reg[39]_0\,
      R => cic_reset
    );
\out_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => O(3),
      Q => \out_data_reg[3]_0\,
      R => cic_reset
    );
\out_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[43]_1\(0),
      Q => \out_data_reg[40]_0\,
      R => cic_reset
    );
\out_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[43]_1\(1),
      Q => \out_data_reg[41]_0\,
      R => cic_reset
    );
\out_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[43]_1\(2),
      Q => \out_data_reg[42]_0\,
      R => cic_reset
    );
\out_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[43]_1\(3),
      Q => \out_data_reg[43]_0\,
      R => cic_reset
    );
\out_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[47]_1\(0),
      Q => \out_data_reg[44]_0\,
      R => cic_reset
    );
\out_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[47]_1\(1),
      Q => \out_data_reg[45]_0\,
      R => cic_reset
    );
\out_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[47]_1\(2),
      Q => \out_data_reg[46]_0\,
      R => cic_reset
    );
\out_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[47]_1\(3),
      Q => \out_data_reg[47]_0\,
      R => cic_reset
    );
\out_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[51]_1\(0),
      Q => \out_data_reg[48]_0\,
      R => cic_reset
    );
\out_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[51]_1\(1),
      Q => \out_data_reg[49]_0\,
      R => cic_reset
    );
\out_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_1\(0),
      Q => \out_data_reg[4]_0\,
      R => cic_reset
    );
\out_data_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[0]_i_1__3_n_0\,
      CO(3) => \out_data_reg[4]_i_1__3_n_0\,
      CO(2) => \out_data_reg[4]_i_1__3_n_1\,
      CO(1) => \out_data_reg[4]_i_1__3_n_2\,
      CO(0) => \out_data_reg[4]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator4_data\(7 downto 4),
      O(3 downto 0) => \out_data_reg[68]_0\(3 downto 0),
      S(3) => \out_data[4]_i_2__3_n_0\,
      S(2) => \out_data[4]_i_3__3_n_0\,
      S(1) => \out_data[4]_i_4__3_n_0\,
      S(0) => \out_data[4]_i_5__3_n_0\
    );
\out_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[51]_1\(2),
      Q => \out_data_reg[50]_0\,
      R => cic_reset
    );
\out_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[51]_1\(3),
      Q => \out_data_reg[51]_0\,
      R => cic_reset
    );
\out_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[55]_1\(0),
      Q => \out_data_reg[52]_0\,
      R => cic_reset
    );
\out_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[55]_1\(1),
      Q => \out_data_reg[53]_0\,
      R => cic_reset
    );
\out_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[55]_1\(2),
      Q => \out_data_reg[54]_0\,
      R => cic_reset
    );
\out_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[55]_1\(3),
      Q => \out_data_reg[55]_0\,
      R => cic_reset
    );
\out_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[59]_1\(0),
      Q => \out_data_reg[56]_0\,
      R => cic_reset
    );
\out_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[59]_1\(1),
      Q => \out_data_reg[57]_0\,
      R => cic_reset
    );
\out_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[59]_1\(2),
      Q => \out_data_reg[58]_0\,
      R => cic_reset
    );
\out_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[59]_1\(3),
      Q => \out_data_reg[59]_0\,
      R => cic_reset
    );
\out_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_1\(1),
      Q => \out_data_reg[5]_0\,
      R => cic_reset
    );
\out_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[63]_0\(0),
      Q => \out_data_reg[60]_0\,
      R => cic_reset
    );
\out_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[63]_0\(1),
      Q => \^wf1.integrator4_data\(0),
      R => cic_reset
    );
\out_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[63]_0\(2),
      Q => \^wf1.integrator4_data\(1),
      R => cic_reset
    );
\out_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[63]_0\(3),
      Q => \^wf1.integrator4_data\(2),
      R => cic_reset
    );
\out_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[67]_0\(0),
      Q => \^wf1.integrator4_data\(3),
      R => cic_reset
    );
\out_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[67]_0\(1),
      Q => \^wf1.integrator4_data\(4),
      R => cic_reset
    );
\out_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[67]_0\(2),
      Q => \^wf1.integrator4_data\(5),
      R => cic_reset
    );
\out_data_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[67]_0\(3),
      Q => \^wf1.integrator4_data\(6),
      R => cic_reset
    );
\out_data_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[71]_0\(0),
      Q => \^wf1.integrator4_data\(7),
      R => cic_reset
    );
\out_data_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[71]_0\(1),
      Q => \^wf1.integrator4_data\(8),
      R => cic_reset
    );
\out_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_1\(2),
      Q => \out_data_reg[6]_0\,
      R => cic_reset
    );
\out_data_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[71]_0\(2),
      Q => \^wf1.integrator4_data\(9),
      R => cic_reset
    );
\out_data_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[71]_0\(3),
      Q => \^wf1.integrator4_data\(10),
      R => cic_reset
    );
\out_data_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[75]_0\(0),
      Q => \^wf1.integrator4_data\(11),
      R => cic_reset
    );
\out_data_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[75]_0\(1),
      Q => \^wf1.integrator4_data\(12),
      R => cic_reset
    );
\out_data_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[75]_0\(2),
      Q => \^wf1.integrator4_data\(13),
      R => cic_reset
    );
\out_data_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[75]_0\(3),
      Q => \^wf1.integrator4_data\(14),
      R => cic_reset
    );
\out_data_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[79]_0\(0),
      Q => \^wf1.integrator4_data\(15),
      R => cic_reset
    );
\out_data_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[79]_0\(1),
      Q => \^wf1.integrator4_data\(16),
      R => cic_reset
    );
\out_data_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[79]_0\(2),
      Q => \^wf1.integrator4_data\(17),
      R => cic_reset
    );
\out_data_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[79]_0\(3),
      Q => \^wf1.integrator4_data\(18),
      R => cic_reset
    );
\out_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_1\(3),
      Q => \out_data_reg[7]_0\,
      R => cic_reset
    );
\out_data_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[83]_0\(0),
      Q => \^wf1.integrator4_data\(19),
      R => cic_reset
    );
\out_data_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[83]_0\(1),
      Q => \^wf1.integrator4_data\(20),
      R => cic_reset
    );
\out_data_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[83]_0\(2),
      Q => \^wf1.integrator4_data\(21),
      R => cic_reset
    );
\out_data_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[83]_0\(3),
      Q => \^wf1.integrator4_data\(22),
      R => cic_reset
    );
\out_data_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[87]_1\(0),
      Q => \^wf1.integrator4_data\(23),
      R => cic_reset
    );
\out_data_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[87]_1\(1),
      Q => \^wf1.integrator4_data\(24),
      R => cic_reset
    );
\out_data_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[87]_1\(2),
      Q => \^wf1.integrator4_data\(25),
      R => cic_reset
    );
\out_data_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[87]_1\(3),
      Q => \^wf1.integrator4_data\(26),
      R => cic_reset
    );
\out_data_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[88]_0\(0),
      Q => \^wf1.integrator4_data\(27),
      R => cic_reset
    );
\out_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_1\(0),
      Q => \out_data_reg[8]_0\,
      R => cic_reset
    );
\out_data_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[4]_i_1__3_n_0\,
      CO(3) => \out_data_reg[8]_i_1__3_n_0\,
      CO(2) => \out_data_reg[8]_i_1__3_n_1\,
      CO(1) => \out_data_reg[8]_i_1__3_n_2\,
      CO(0) => \out_data_reg[8]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator4_data\(11 downto 8),
      O(3 downto 0) => \out_data_reg[72]_0\(3 downto 0),
      S(3) => \out_data[8]_i_2__3_n_0\,
      S(2) => \out_data[8]_i_3__3_n_0\,
      S(1) => \out_data[8]_i_4__3_n_0\,
      S(0) => \out_data[8]_i_5__3_n_0\
    );
\out_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_1\(1),
      Q => \out_data_reg[9]_0\,
      R => cic_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_wf_proc_0_1_cic_integrator_2 is
  port (
    \wf1.integrator2_data\ : out STD_LOGIC_VECTOR ( 88 downto 0 );
    \out_data_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[35]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[39]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[43]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[47]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[55]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[59]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[63]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[67]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[71]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[75]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[79]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[83]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[87]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[87]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_aclk : in STD_LOGIC;
    \out_data_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[27]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[31]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[35]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[39]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[43]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[47]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[51]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[55]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[59]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[63]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[67]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[71]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[75]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[79]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[83]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[87]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[88]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wf1.integrator3_data\ : in STD_LOGIC_VECTOR ( 88 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_wf_proc_0_1_cic_integrator_2 : entity is "cic_integrator";
end design_1_wf_proc_0_1_cic_integrator_2;

architecture STRUCTURE of design_1_wf_proc_0_1_cic_integrator_2 is
  signal \out_data[0]_i_2__6_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_3__6_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_4__6_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_5__6_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_2__6_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_3__6_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_4__6_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_5__6_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_2__6_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_3__6_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_4__6_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_5__6_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_2__6_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_3__6_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_4__6_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_5__6_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_2__7_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_3__6_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_4__6_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_5__6_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_2__5_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_3__5_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_4__5_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_5__5_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_2__5_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_3__5_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_4__5_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_5__5_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_2__5_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_3__5_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_4__5_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_5__5_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_2__5_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_3__5_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_4__5_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_5__5_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_2__5_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_3__5_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_4__5_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_5__5_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_2__5_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_3__5_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_4__5_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_5__5_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_2__6_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_3__6_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_4__6_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_5__6_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_2__5_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_3__5_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_4__5_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_5__5_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_2__5_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_3__5_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_4__5_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_5__5_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_2__5_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_3__5_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_4__5_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_5__5_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_2__5_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_3__5_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_4__5_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_5__5_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_2__5_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_3__5_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_4__5_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_5__5_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_2__5_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_3__5_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_4__5_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_5__5_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_2__5_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_3__5_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_4__5_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_5__5_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_2__5_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_3__5_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_4__5_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_5__5_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_2__5_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_3__5_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_4__5_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_5__5_n_0\ : STD_LOGIC;
  signal \out_data[88]_i_2__5_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_2__6_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_3__6_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_4__6_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_5__6_n_0\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__6_n_1\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__6_n_2\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__6_n_3\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__6_n_1\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__6_n_2\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__6_n_3\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__6_n_1\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__6_n_2\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__6_n_3\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__6_n_0\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__6_n_1\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__6_n_2\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__6_n_3\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__6_n_0\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__6_n_1\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__6_n_2\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__6_n_3\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__5_n_0\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__5_n_1\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__5_n_2\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__5_n_3\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__5_n_0\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__5_n_1\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__5_n_2\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__5_n_3\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__5_n_0\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__5_n_1\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__5_n_2\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__5_n_3\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__5_n_0\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__5_n_1\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__5_n_2\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__5_n_3\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__5_n_0\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__5_n_1\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__5_n_2\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__5_n_3\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__5_n_0\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__5_n_1\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__5_n_2\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__5_n_3\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__6_n_1\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__6_n_2\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__6_n_3\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__5_n_0\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__5_n_1\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__5_n_2\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__5_n_3\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__5_n_0\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__5_n_1\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__5_n_2\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__5_n_3\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__5_n_0\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__5_n_1\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__5_n_2\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__5_n_3\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__5_n_0\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__5_n_1\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__5_n_2\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__5_n_3\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__5_n_0\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__5_n_1\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__5_n_2\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__5_n_3\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__5_n_0\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__5_n_1\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__5_n_2\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__5_n_3\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__5_n_0\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__5_n_1\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__5_n_2\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__5_n_3\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__5_n_0\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__5_n_1\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__5_n_2\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__5_n_3\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__5_n_0\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__5_n_1\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__5_n_2\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__5_n_3\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__6_n_1\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__6_n_2\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__6_n_3\ : STD_LOGIC;
  signal \^wf1.integrator2_data\ : STD_LOGIC_VECTOR ( 88 downto 0 );
  signal \NLW_out_data_reg[88]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_data_reg[88]_i_1__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \out_data_reg[0]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[12]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[16]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[20]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[24]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[28]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[32]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[36]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[40]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[44]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[48]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[4]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[52]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[56]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[60]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[64]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[68]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[72]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[76]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[80]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[84]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[88]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[8]_i_1__6\ : label is 11;
begin
  \wf1.integrator2_data\(88 downto 0) <= \^wf1.integrator2_data\(88 downto 0);
\out_data[0]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(3),
      I1 => \wf1.integrator3_data\(3),
      O => \out_data[0]_i_2__6_n_0\
    );
\out_data[0]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(2),
      I1 => \wf1.integrator3_data\(2),
      O => \out_data[0]_i_3__6_n_0\
    );
\out_data[0]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(1),
      I1 => \wf1.integrator3_data\(1),
      O => \out_data[0]_i_4__6_n_0\
    );
\out_data[0]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(0),
      I1 => \wf1.integrator3_data\(0),
      O => \out_data[0]_i_5__6_n_0\
    );
\out_data[12]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(15),
      I1 => \wf1.integrator3_data\(15),
      O => \out_data[12]_i_2__6_n_0\
    );
\out_data[12]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(14),
      I1 => \wf1.integrator3_data\(14),
      O => \out_data[12]_i_3__6_n_0\
    );
\out_data[12]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(13),
      I1 => \wf1.integrator3_data\(13),
      O => \out_data[12]_i_4__6_n_0\
    );
\out_data[12]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(12),
      I1 => \wf1.integrator3_data\(12),
      O => \out_data[12]_i_5__6_n_0\
    );
\out_data[16]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(19),
      I1 => \wf1.integrator3_data\(19),
      O => \out_data[16]_i_2__6_n_0\
    );
\out_data[16]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(18),
      I1 => \wf1.integrator3_data\(18),
      O => \out_data[16]_i_3__6_n_0\
    );
\out_data[16]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(17),
      I1 => \wf1.integrator3_data\(17),
      O => \out_data[16]_i_4__6_n_0\
    );
\out_data[16]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(16),
      I1 => \wf1.integrator3_data\(16),
      O => \out_data[16]_i_5__6_n_0\
    );
\out_data[20]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(23),
      I1 => \wf1.integrator3_data\(23),
      O => \out_data[20]_i_2__6_n_0\
    );
\out_data[20]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(22),
      I1 => \wf1.integrator3_data\(22),
      O => \out_data[20]_i_3__6_n_0\
    );
\out_data[20]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(21),
      I1 => \wf1.integrator3_data\(21),
      O => \out_data[20]_i_4__6_n_0\
    );
\out_data[20]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(20),
      I1 => \wf1.integrator3_data\(20),
      O => \out_data[20]_i_5__6_n_0\
    );
\out_data[24]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(27),
      I1 => \wf1.integrator3_data\(27),
      O => \out_data[24]_i_2__7_n_0\
    );
\out_data[24]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(26),
      I1 => \wf1.integrator3_data\(26),
      O => \out_data[24]_i_3__6_n_0\
    );
\out_data[24]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(25),
      I1 => \wf1.integrator3_data\(25),
      O => \out_data[24]_i_4__6_n_0\
    );
\out_data[24]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(24),
      I1 => \wf1.integrator3_data\(24),
      O => \out_data[24]_i_5__6_n_0\
    );
\out_data[28]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(31),
      I1 => \wf1.integrator3_data\(31),
      O => \out_data[28]_i_2__5_n_0\
    );
\out_data[28]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(30),
      I1 => \wf1.integrator3_data\(30),
      O => \out_data[28]_i_3__5_n_0\
    );
\out_data[28]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(29),
      I1 => \wf1.integrator3_data\(29),
      O => \out_data[28]_i_4__5_n_0\
    );
\out_data[28]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(28),
      I1 => \wf1.integrator3_data\(28),
      O => \out_data[28]_i_5__5_n_0\
    );
\out_data[32]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(35),
      I1 => \wf1.integrator3_data\(35),
      O => \out_data[32]_i_2__5_n_0\
    );
\out_data[32]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(34),
      I1 => \wf1.integrator3_data\(34),
      O => \out_data[32]_i_3__5_n_0\
    );
\out_data[32]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(33),
      I1 => \wf1.integrator3_data\(33),
      O => \out_data[32]_i_4__5_n_0\
    );
\out_data[32]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(32),
      I1 => \wf1.integrator3_data\(32),
      O => \out_data[32]_i_5__5_n_0\
    );
\out_data[36]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(39),
      I1 => \wf1.integrator3_data\(39),
      O => \out_data[36]_i_2__5_n_0\
    );
\out_data[36]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(38),
      I1 => \wf1.integrator3_data\(38),
      O => \out_data[36]_i_3__5_n_0\
    );
\out_data[36]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(37),
      I1 => \wf1.integrator3_data\(37),
      O => \out_data[36]_i_4__5_n_0\
    );
\out_data[36]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(36),
      I1 => \wf1.integrator3_data\(36),
      O => \out_data[36]_i_5__5_n_0\
    );
\out_data[40]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(43),
      I1 => \wf1.integrator3_data\(43),
      O => \out_data[40]_i_2__5_n_0\
    );
\out_data[40]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(42),
      I1 => \wf1.integrator3_data\(42),
      O => \out_data[40]_i_3__5_n_0\
    );
\out_data[40]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(41),
      I1 => \wf1.integrator3_data\(41),
      O => \out_data[40]_i_4__5_n_0\
    );
\out_data[40]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(40),
      I1 => \wf1.integrator3_data\(40),
      O => \out_data[40]_i_5__5_n_0\
    );
\out_data[44]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(47),
      I1 => \wf1.integrator3_data\(47),
      O => \out_data[44]_i_2__5_n_0\
    );
\out_data[44]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(46),
      I1 => \wf1.integrator3_data\(46),
      O => \out_data[44]_i_3__5_n_0\
    );
\out_data[44]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(45),
      I1 => \wf1.integrator3_data\(45),
      O => \out_data[44]_i_4__5_n_0\
    );
\out_data[44]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(44),
      I1 => \wf1.integrator3_data\(44),
      O => \out_data[44]_i_5__5_n_0\
    );
\out_data[48]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(51),
      I1 => \wf1.integrator3_data\(51),
      O => \out_data[48]_i_2__5_n_0\
    );
\out_data[48]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(50),
      I1 => \wf1.integrator3_data\(50),
      O => \out_data[48]_i_3__5_n_0\
    );
\out_data[48]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(49),
      I1 => \wf1.integrator3_data\(49),
      O => \out_data[48]_i_4__5_n_0\
    );
\out_data[48]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(48),
      I1 => \wf1.integrator3_data\(48),
      O => \out_data[48]_i_5__5_n_0\
    );
\out_data[4]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(7),
      I1 => \wf1.integrator3_data\(7),
      O => \out_data[4]_i_2__6_n_0\
    );
\out_data[4]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(6),
      I1 => \wf1.integrator3_data\(6),
      O => \out_data[4]_i_3__6_n_0\
    );
\out_data[4]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(5),
      I1 => \wf1.integrator3_data\(5),
      O => \out_data[4]_i_4__6_n_0\
    );
\out_data[4]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(4),
      I1 => \wf1.integrator3_data\(4),
      O => \out_data[4]_i_5__6_n_0\
    );
\out_data[52]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(55),
      I1 => \wf1.integrator3_data\(55),
      O => \out_data[52]_i_2__5_n_0\
    );
\out_data[52]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(54),
      I1 => \wf1.integrator3_data\(54),
      O => \out_data[52]_i_3__5_n_0\
    );
\out_data[52]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(53),
      I1 => \wf1.integrator3_data\(53),
      O => \out_data[52]_i_4__5_n_0\
    );
\out_data[52]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(52),
      I1 => \wf1.integrator3_data\(52),
      O => \out_data[52]_i_5__5_n_0\
    );
\out_data[56]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(59),
      I1 => \wf1.integrator3_data\(59),
      O => \out_data[56]_i_2__5_n_0\
    );
\out_data[56]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(58),
      I1 => \wf1.integrator3_data\(58),
      O => \out_data[56]_i_3__5_n_0\
    );
\out_data[56]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(57),
      I1 => \wf1.integrator3_data\(57),
      O => \out_data[56]_i_4__5_n_0\
    );
\out_data[56]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(56),
      I1 => \wf1.integrator3_data\(56),
      O => \out_data[56]_i_5__5_n_0\
    );
\out_data[60]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(63),
      I1 => \wf1.integrator3_data\(63),
      O => \out_data[60]_i_2__5_n_0\
    );
\out_data[60]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(62),
      I1 => \wf1.integrator3_data\(62),
      O => \out_data[60]_i_3__5_n_0\
    );
\out_data[60]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(61),
      I1 => \wf1.integrator3_data\(61),
      O => \out_data[60]_i_4__5_n_0\
    );
\out_data[60]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(60),
      I1 => \wf1.integrator3_data\(60),
      O => \out_data[60]_i_5__5_n_0\
    );
\out_data[64]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(67),
      I1 => \wf1.integrator3_data\(67),
      O => \out_data[64]_i_2__5_n_0\
    );
\out_data[64]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(66),
      I1 => \wf1.integrator3_data\(66),
      O => \out_data[64]_i_3__5_n_0\
    );
\out_data[64]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(65),
      I1 => \wf1.integrator3_data\(65),
      O => \out_data[64]_i_4__5_n_0\
    );
\out_data[64]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(64),
      I1 => \wf1.integrator3_data\(64),
      O => \out_data[64]_i_5__5_n_0\
    );
\out_data[68]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(71),
      I1 => \wf1.integrator3_data\(71),
      O => \out_data[68]_i_2__5_n_0\
    );
\out_data[68]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(70),
      I1 => \wf1.integrator3_data\(70),
      O => \out_data[68]_i_3__5_n_0\
    );
\out_data[68]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(69),
      I1 => \wf1.integrator3_data\(69),
      O => \out_data[68]_i_4__5_n_0\
    );
\out_data[68]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(68),
      I1 => \wf1.integrator3_data\(68),
      O => \out_data[68]_i_5__5_n_0\
    );
\out_data[72]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(75),
      I1 => \wf1.integrator3_data\(75),
      O => \out_data[72]_i_2__5_n_0\
    );
\out_data[72]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(74),
      I1 => \wf1.integrator3_data\(74),
      O => \out_data[72]_i_3__5_n_0\
    );
\out_data[72]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(73),
      I1 => \wf1.integrator3_data\(73),
      O => \out_data[72]_i_4__5_n_0\
    );
\out_data[72]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(72),
      I1 => \wf1.integrator3_data\(72),
      O => \out_data[72]_i_5__5_n_0\
    );
\out_data[76]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(79),
      I1 => \wf1.integrator3_data\(79),
      O => \out_data[76]_i_2__5_n_0\
    );
\out_data[76]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(78),
      I1 => \wf1.integrator3_data\(78),
      O => \out_data[76]_i_3__5_n_0\
    );
\out_data[76]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(77),
      I1 => \wf1.integrator3_data\(77),
      O => \out_data[76]_i_4__5_n_0\
    );
\out_data[76]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(76),
      I1 => \wf1.integrator3_data\(76),
      O => \out_data[76]_i_5__5_n_0\
    );
\out_data[80]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(83),
      I1 => \wf1.integrator3_data\(83),
      O => \out_data[80]_i_2__5_n_0\
    );
\out_data[80]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(82),
      I1 => \wf1.integrator3_data\(82),
      O => \out_data[80]_i_3__5_n_0\
    );
\out_data[80]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(81),
      I1 => \wf1.integrator3_data\(81),
      O => \out_data[80]_i_4__5_n_0\
    );
\out_data[80]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(80),
      I1 => \wf1.integrator3_data\(80),
      O => \out_data[80]_i_5__5_n_0\
    );
\out_data[84]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(87),
      I1 => \wf1.integrator3_data\(87),
      O => \out_data[84]_i_2__5_n_0\
    );
\out_data[84]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(86),
      I1 => \wf1.integrator3_data\(86),
      O => \out_data[84]_i_3__5_n_0\
    );
\out_data[84]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(85),
      I1 => \wf1.integrator3_data\(85),
      O => \out_data[84]_i_4__5_n_0\
    );
\out_data[84]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(84),
      I1 => \wf1.integrator3_data\(84),
      O => \out_data[84]_i_5__5_n_0\
    );
\out_data[88]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(88),
      I1 => \wf1.integrator3_data\(88),
      O => \out_data[88]_i_2__5_n_0\
    );
\out_data[8]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(11),
      I1 => \wf1.integrator3_data\(11),
      O => \out_data[8]_i_2__6_n_0\
    );
\out_data[8]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(10),
      I1 => \wf1.integrator3_data\(10),
      O => \out_data[8]_i_3__6_n_0\
    );
\out_data[8]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(9),
      I1 => \wf1.integrator3_data\(9),
      O => \out_data[8]_i_4__6_n_0\
    );
\out_data[8]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator2_data\(8),
      I1 => \wf1.integrator3_data\(8),
      O => \out_data[8]_i_5__6_n_0\
    );
\out_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => O(0),
      Q => \^wf1.integrator2_data\(0),
      R => SR(0)
    );
\out_data_reg[0]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_data_reg[0]_i_1__6_n_0\,
      CO(2) => \out_data_reg[0]_i_1__6_n_1\,
      CO(1) => \out_data_reg[0]_i_1__6_n_2\,
      CO(0) => \out_data_reg[0]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(3 downto 0),
      O(3 downto 0) => \out_data_reg[3]_0\(3 downto 0),
      S(3) => \out_data[0]_i_2__6_n_0\,
      S(2) => \out_data[0]_i_3__6_n_0\,
      S(1) => \out_data[0]_i_4__6_n_0\,
      S(0) => \out_data[0]_i_5__6_n_0\
    );
\out_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_1\(2),
      Q => \^wf1.integrator2_data\(10),
      R => SR(0)
    );
\out_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_1\(3),
      Q => \^wf1.integrator2_data\(11),
      R => SR(0)
    );
\out_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_1\(0),
      Q => \^wf1.integrator2_data\(12),
      R => SR(0)
    );
\out_data_reg[12]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[8]_i_1__6_n_0\,
      CO(3) => \out_data_reg[12]_i_1__6_n_0\,
      CO(2) => \out_data_reg[12]_i_1__6_n_1\,
      CO(1) => \out_data_reg[12]_i_1__6_n_2\,
      CO(0) => \out_data_reg[12]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(15 downto 12),
      O(3 downto 0) => \out_data_reg[15]_0\(3 downto 0),
      S(3) => \out_data[12]_i_2__6_n_0\,
      S(2) => \out_data[12]_i_3__6_n_0\,
      S(1) => \out_data[12]_i_4__6_n_0\,
      S(0) => \out_data[12]_i_5__6_n_0\
    );
\out_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_1\(1),
      Q => \^wf1.integrator2_data\(13),
      R => SR(0)
    );
\out_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_1\(2),
      Q => \^wf1.integrator2_data\(14),
      R => SR(0)
    );
\out_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_1\(3),
      Q => \^wf1.integrator2_data\(15),
      R => SR(0)
    );
\out_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_1\(0),
      Q => \^wf1.integrator2_data\(16),
      R => SR(0)
    );
\out_data_reg[16]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[12]_i_1__6_n_0\,
      CO(3) => \out_data_reg[16]_i_1__6_n_0\,
      CO(2) => \out_data_reg[16]_i_1__6_n_1\,
      CO(1) => \out_data_reg[16]_i_1__6_n_2\,
      CO(0) => \out_data_reg[16]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(19 downto 16),
      O(3 downto 0) => \out_data_reg[19]_0\(3 downto 0),
      S(3) => \out_data[16]_i_2__6_n_0\,
      S(2) => \out_data[16]_i_3__6_n_0\,
      S(1) => \out_data[16]_i_4__6_n_0\,
      S(0) => \out_data[16]_i_5__6_n_0\
    );
\out_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_1\(1),
      Q => \^wf1.integrator2_data\(17),
      R => SR(0)
    );
\out_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_1\(2),
      Q => \^wf1.integrator2_data\(18),
      R => SR(0)
    );
\out_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_1\(3),
      Q => \^wf1.integrator2_data\(19),
      R => SR(0)
    );
\out_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => O(1),
      Q => \^wf1.integrator2_data\(1),
      R => SR(0)
    );
\out_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_1\(0),
      Q => \^wf1.integrator2_data\(20),
      R => SR(0)
    );
\out_data_reg[20]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[16]_i_1__6_n_0\,
      CO(3) => \out_data_reg[20]_i_1__6_n_0\,
      CO(2) => \out_data_reg[20]_i_1__6_n_1\,
      CO(1) => \out_data_reg[20]_i_1__6_n_2\,
      CO(0) => \out_data_reg[20]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(23 downto 20),
      O(3 downto 0) => \out_data_reg[23]_0\(3 downto 0),
      S(3) => \out_data[20]_i_2__6_n_0\,
      S(2) => \out_data[20]_i_3__6_n_0\,
      S(1) => \out_data[20]_i_4__6_n_0\,
      S(0) => \out_data[20]_i_5__6_n_0\
    );
\out_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_1\(1),
      Q => \^wf1.integrator2_data\(21),
      R => SR(0)
    );
\out_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_1\(2),
      Q => \^wf1.integrator2_data\(22),
      R => SR(0)
    );
\out_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_1\(3),
      Q => \^wf1.integrator2_data\(23),
      R => SR(0)
    );
\out_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(0),
      Q => \^wf1.integrator2_data\(24),
      R => SR(0)
    );
\out_data_reg[24]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[20]_i_1__6_n_0\,
      CO(3) => \out_data_reg[24]_i_1__6_n_0\,
      CO(2) => \out_data_reg[24]_i_1__6_n_1\,
      CO(1) => \out_data_reg[24]_i_1__6_n_2\,
      CO(0) => \out_data_reg[24]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(27 downto 24),
      O(3 downto 0) => \out_data_reg[27]_0\(3 downto 0),
      S(3) => \out_data[24]_i_2__7_n_0\,
      S(2) => \out_data[24]_i_3__6_n_0\,
      S(1) => \out_data[24]_i_4__6_n_0\,
      S(0) => \out_data[24]_i_5__6_n_0\
    );
\out_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(1),
      Q => \^wf1.integrator2_data\(25),
      R => SR(0)
    );
\out_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(2),
      Q => \^wf1.integrator2_data\(26),
      R => SR(0)
    );
\out_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(3),
      Q => \^wf1.integrator2_data\(27),
      R => SR(0)
    );
\out_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[31]_1\(0),
      Q => \^wf1.integrator2_data\(28),
      R => SR(0)
    );
\out_data_reg[28]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[24]_i_1__6_n_0\,
      CO(3) => \out_data_reg[28]_i_1__5_n_0\,
      CO(2) => \out_data_reg[28]_i_1__5_n_1\,
      CO(1) => \out_data_reg[28]_i_1__5_n_2\,
      CO(0) => \out_data_reg[28]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(31 downto 28),
      O(3 downto 0) => \out_data_reg[31]_0\(3 downto 0),
      S(3) => \out_data[28]_i_2__5_n_0\,
      S(2) => \out_data[28]_i_3__5_n_0\,
      S(1) => \out_data[28]_i_4__5_n_0\,
      S(0) => \out_data[28]_i_5__5_n_0\
    );
\out_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[31]_1\(1),
      Q => \^wf1.integrator2_data\(29),
      R => SR(0)
    );
\out_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => O(2),
      Q => \^wf1.integrator2_data\(2),
      R => SR(0)
    );
\out_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[31]_1\(2),
      Q => \^wf1.integrator2_data\(30),
      R => SR(0)
    );
\out_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[31]_1\(3),
      Q => \^wf1.integrator2_data\(31),
      R => SR(0)
    );
\out_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[35]_1\(0),
      Q => \^wf1.integrator2_data\(32),
      R => SR(0)
    );
\out_data_reg[32]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[28]_i_1__5_n_0\,
      CO(3) => \out_data_reg[32]_i_1__5_n_0\,
      CO(2) => \out_data_reg[32]_i_1__5_n_1\,
      CO(1) => \out_data_reg[32]_i_1__5_n_2\,
      CO(0) => \out_data_reg[32]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(35 downto 32),
      O(3 downto 0) => \out_data_reg[35]_0\(3 downto 0),
      S(3) => \out_data[32]_i_2__5_n_0\,
      S(2) => \out_data[32]_i_3__5_n_0\,
      S(1) => \out_data[32]_i_4__5_n_0\,
      S(0) => \out_data[32]_i_5__5_n_0\
    );
\out_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[35]_1\(1),
      Q => \^wf1.integrator2_data\(33),
      R => SR(0)
    );
\out_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[35]_1\(2),
      Q => \^wf1.integrator2_data\(34),
      R => SR(0)
    );
\out_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[35]_1\(3),
      Q => \^wf1.integrator2_data\(35),
      R => SR(0)
    );
\out_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[39]_1\(0),
      Q => \^wf1.integrator2_data\(36),
      R => SR(0)
    );
\out_data_reg[36]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[32]_i_1__5_n_0\,
      CO(3) => \out_data_reg[36]_i_1__5_n_0\,
      CO(2) => \out_data_reg[36]_i_1__5_n_1\,
      CO(1) => \out_data_reg[36]_i_1__5_n_2\,
      CO(0) => \out_data_reg[36]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(39 downto 36),
      O(3 downto 0) => \out_data_reg[39]_0\(3 downto 0),
      S(3) => \out_data[36]_i_2__5_n_0\,
      S(2) => \out_data[36]_i_3__5_n_0\,
      S(1) => \out_data[36]_i_4__5_n_0\,
      S(0) => \out_data[36]_i_5__5_n_0\
    );
\out_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[39]_1\(1),
      Q => \^wf1.integrator2_data\(37),
      R => SR(0)
    );
\out_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[39]_1\(2),
      Q => \^wf1.integrator2_data\(38),
      R => SR(0)
    );
\out_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[39]_1\(3),
      Q => \^wf1.integrator2_data\(39),
      R => SR(0)
    );
\out_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => O(3),
      Q => \^wf1.integrator2_data\(3),
      R => SR(0)
    );
\out_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[43]_1\(0),
      Q => \^wf1.integrator2_data\(40),
      R => SR(0)
    );
\out_data_reg[40]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[36]_i_1__5_n_0\,
      CO(3) => \out_data_reg[40]_i_1__5_n_0\,
      CO(2) => \out_data_reg[40]_i_1__5_n_1\,
      CO(1) => \out_data_reg[40]_i_1__5_n_2\,
      CO(0) => \out_data_reg[40]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(43 downto 40),
      O(3 downto 0) => \out_data_reg[43]_0\(3 downto 0),
      S(3) => \out_data[40]_i_2__5_n_0\,
      S(2) => \out_data[40]_i_3__5_n_0\,
      S(1) => \out_data[40]_i_4__5_n_0\,
      S(0) => \out_data[40]_i_5__5_n_0\
    );
\out_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[43]_1\(1),
      Q => \^wf1.integrator2_data\(41),
      R => SR(0)
    );
\out_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[43]_1\(2),
      Q => \^wf1.integrator2_data\(42),
      R => SR(0)
    );
\out_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[43]_1\(3),
      Q => \^wf1.integrator2_data\(43),
      R => SR(0)
    );
\out_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[47]_1\(0),
      Q => \^wf1.integrator2_data\(44),
      R => SR(0)
    );
\out_data_reg[44]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[40]_i_1__5_n_0\,
      CO(3) => \out_data_reg[44]_i_1__5_n_0\,
      CO(2) => \out_data_reg[44]_i_1__5_n_1\,
      CO(1) => \out_data_reg[44]_i_1__5_n_2\,
      CO(0) => \out_data_reg[44]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(47 downto 44),
      O(3 downto 0) => \out_data_reg[47]_0\(3 downto 0),
      S(3) => \out_data[44]_i_2__5_n_0\,
      S(2) => \out_data[44]_i_3__5_n_0\,
      S(1) => \out_data[44]_i_4__5_n_0\,
      S(0) => \out_data[44]_i_5__5_n_0\
    );
\out_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[47]_1\(1),
      Q => \^wf1.integrator2_data\(45),
      R => SR(0)
    );
\out_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[47]_1\(2),
      Q => \^wf1.integrator2_data\(46),
      R => SR(0)
    );
\out_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[47]_1\(3),
      Q => \^wf1.integrator2_data\(47),
      R => SR(0)
    );
\out_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[51]_1\(0),
      Q => \^wf1.integrator2_data\(48),
      R => SR(0)
    );
\out_data_reg[48]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[44]_i_1__5_n_0\,
      CO(3) => \out_data_reg[48]_i_1__5_n_0\,
      CO(2) => \out_data_reg[48]_i_1__5_n_1\,
      CO(1) => \out_data_reg[48]_i_1__5_n_2\,
      CO(0) => \out_data_reg[48]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(51 downto 48),
      O(3 downto 0) => \out_data_reg[51]_0\(3 downto 0),
      S(3) => \out_data[48]_i_2__5_n_0\,
      S(2) => \out_data[48]_i_3__5_n_0\,
      S(1) => \out_data[48]_i_4__5_n_0\,
      S(0) => \out_data[48]_i_5__5_n_0\
    );
\out_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[51]_1\(1),
      Q => \^wf1.integrator2_data\(49),
      R => SR(0)
    );
\out_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_1\(0),
      Q => \^wf1.integrator2_data\(4),
      R => SR(0)
    );
\out_data_reg[4]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[0]_i_1__6_n_0\,
      CO(3) => \out_data_reg[4]_i_1__6_n_0\,
      CO(2) => \out_data_reg[4]_i_1__6_n_1\,
      CO(1) => \out_data_reg[4]_i_1__6_n_2\,
      CO(0) => \out_data_reg[4]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(7 downto 4),
      O(3 downto 0) => \out_data_reg[7]_0\(3 downto 0),
      S(3) => \out_data[4]_i_2__6_n_0\,
      S(2) => \out_data[4]_i_3__6_n_0\,
      S(1) => \out_data[4]_i_4__6_n_0\,
      S(0) => \out_data[4]_i_5__6_n_0\
    );
\out_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[51]_1\(2),
      Q => \^wf1.integrator2_data\(50),
      R => SR(0)
    );
\out_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[51]_1\(3),
      Q => \^wf1.integrator2_data\(51),
      R => SR(0)
    );
\out_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[55]_1\(0),
      Q => \^wf1.integrator2_data\(52),
      R => SR(0)
    );
\out_data_reg[52]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[48]_i_1__5_n_0\,
      CO(3) => \out_data_reg[52]_i_1__5_n_0\,
      CO(2) => \out_data_reg[52]_i_1__5_n_1\,
      CO(1) => \out_data_reg[52]_i_1__5_n_2\,
      CO(0) => \out_data_reg[52]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(55 downto 52),
      O(3 downto 0) => \out_data_reg[55]_0\(3 downto 0),
      S(3) => \out_data[52]_i_2__5_n_0\,
      S(2) => \out_data[52]_i_3__5_n_0\,
      S(1) => \out_data[52]_i_4__5_n_0\,
      S(0) => \out_data[52]_i_5__5_n_0\
    );
\out_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[55]_1\(1),
      Q => \^wf1.integrator2_data\(53),
      R => SR(0)
    );
\out_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[55]_1\(2),
      Q => \^wf1.integrator2_data\(54),
      R => SR(0)
    );
\out_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[55]_1\(3),
      Q => \^wf1.integrator2_data\(55),
      R => SR(0)
    );
\out_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[59]_1\(0),
      Q => \^wf1.integrator2_data\(56),
      R => SR(0)
    );
\out_data_reg[56]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[52]_i_1__5_n_0\,
      CO(3) => \out_data_reg[56]_i_1__5_n_0\,
      CO(2) => \out_data_reg[56]_i_1__5_n_1\,
      CO(1) => \out_data_reg[56]_i_1__5_n_2\,
      CO(0) => \out_data_reg[56]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(59 downto 56),
      O(3 downto 0) => \out_data_reg[59]_0\(3 downto 0),
      S(3) => \out_data[56]_i_2__5_n_0\,
      S(2) => \out_data[56]_i_3__5_n_0\,
      S(1) => \out_data[56]_i_4__5_n_0\,
      S(0) => \out_data[56]_i_5__5_n_0\
    );
\out_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[59]_1\(1),
      Q => \^wf1.integrator2_data\(57),
      R => SR(0)
    );
\out_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[59]_1\(2),
      Q => \^wf1.integrator2_data\(58),
      R => SR(0)
    );
\out_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[59]_1\(3),
      Q => \^wf1.integrator2_data\(59),
      R => SR(0)
    );
\out_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_1\(1),
      Q => \^wf1.integrator2_data\(5),
      R => SR(0)
    );
\out_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[63]_1\(0),
      Q => \^wf1.integrator2_data\(60),
      R => SR(0)
    );
\out_data_reg[60]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[56]_i_1__5_n_0\,
      CO(3) => \out_data_reg[60]_i_1__5_n_0\,
      CO(2) => \out_data_reg[60]_i_1__5_n_1\,
      CO(1) => \out_data_reg[60]_i_1__5_n_2\,
      CO(0) => \out_data_reg[60]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(63 downto 60),
      O(3 downto 0) => \out_data_reg[63]_0\(3 downto 0),
      S(3) => \out_data[60]_i_2__5_n_0\,
      S(2) => \out_data[60]_i_3__5_n_0\,
      S(1) => \out_data[60]_i_4__5_n_0\,
      S(0) => \out_data[60]_i_5__5_n_0\
    );
\out_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[63]_1\(1),
      Q => \^wf1.integrator2_data\(61),
      R => SR(0)
    );
\out_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[63]_1\(2),
      Q => \^wf1.integrator2_data\(62),
      R => SR(0)
    );
\out_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[63]_1\(3),
      Q => \^wf1.integrator2_data\(63),
      R => SR(0)
    );
\out_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[67]_1\(0),
      Q => \^wf1.integrator2_data\(64),
      R => SR(0)
    );
\out_data_reg[64]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[60]_i_1__5_n_0\,
      CO(3) => \out_data_reg[64]_i_1__5_n_0\,
      CO(2) => \out_data_reg[64]_i_1__5_n_1\,
      CO(1) => \out_data_reg[64]_i_1__5_n_2\,
      CO(0) => \out_data_reg[64]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(67 downto 64),
      O(3 downto 0) => \out_data_reg[67]_0\(3 downto 0),
      S(3) => \out_data[64]_i_2__5_n_0\,
      S(2) => \out_data[64]_i_3__5_n_0\,
      S(1) => \out_data[64]_i_4__5_n_0\,
      S(0) => \out_data[64]_i_5__5_n_0\
    );
\out_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[67]_1\(1),
      Q => \^wf1.integrator2_data\(65),
      R => SR(0)
    );
\out_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[67]_1\(2),
      Q => \^wf1.integrator2_data\(66),
      R => SR(0)
    );
\out_data_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[67]_1\(3),
      Q => \^wf1.integrator2_data\(67),
      R => SR(0)
    );
\out_data_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[71]_1\(0),
      Q => \^wf1.integrator2_data\(68),
      R => SR(0)
    );
\out_data_reg[68]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[64]_i_1__5_n_0\,
      CO(3) => \out_data_reg[68]_i_1__5_n_0\,
      CO(2) => \out_data_reg[68]_i_1__5_n_1\,
      CO(1) => \out_data_reg[68]_i_1__5_n_2\,
      CO(0) => \out_data_reg[68]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(71 downto 68),
      O(3 downto 0) => \out_data_reg[71]_0\(3 downto 0),
      S(3) => \out_data[68]_i_2__5_n_0\,
      S(2) => \out_data[68]_i_3__5_n_0\,
      S(1) => \out_data[68]_i_4__5_n_0\,
      S(0) => \out_data[68]_i_5__5_n_0\
    );
\out_data_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[71]_1\(1),
      Q => \^wf1.integrator2_data\(69),
      R => SR(0)
    );
\out_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_1\(2),
      Q => \^wf1.integrator2_data\(6),
      R => SR(0)
    );
\out_data_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[71]_1\(2),
      Q => \^wf1.integrator2_data\(70),
      R => SR(0)
    );
\out_data_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[71]_1\(3),
      Q => \^wf1.integrator2_data\(71),
      R => SR(0)
    );
\out_data_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[75]_1\(0),
      Q => \^wf1.integrator2_data\(72),
      R => SR(0)
    );
\out_data_reg[72]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[68]_i_1__5_n_0\,
      CO(3) => \out_data_reg[72]_i_1__5_n_0\,
      CO(2) => \out_data_reg[72]_i_1__5_n_1\,
      CO(1) => \out_data_reg[72]_i_1__5_n_2\,
      CO(0) => \out_data_reg[72]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(75 downto 72),
      O(3 downto 0) => \out_data_reg[75]_0\(3 downto 0),
      S(3) => \out_data[72]_i_2__5_n_0\,
      S(2) => \out_data[72]_i_3__5_n_0\,
      S(1) => \out_data[72]_i_4__5_n_0\,
      S(0) => \out_data[72]_i_5__5_n_0\
    );
\out_data_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[75]_1\(1),
      Q => \^wf1.integrator2_data\(73),
      R => SR(0)
    );
\out_data_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[75]_1\(2),
      Q => \^wf1.integrator2_data\(74),
      R => SR(0)
    );
\out_data_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[75]_1\(3),
      Q => \^wf1.integrator2_data\(75),
      R => SR(0)
    );
\out_data_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[79]_1\(0),
      Q => \^wf1.integrator2_data\(76),
      R => SR(0)
    );
\out_data_reg[76]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[72]_i_1__5_n_0\,
      CO(3) => \out_data_reg[76]_i_1__5_n_0\,
      CO(2) => \out_data_reg[76]_i_1__5_n_1\,
      CO(1) => \out_data_reg[76]_i_1__5_n_2\,
      CO(0) => \out_data_reg[76]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(79 downto 76),
      O(3 downto 0) => \out_data_reg[79]_0\(3 downto 0),
      S(3) => \out_data[76]_i_2__5_n_0\,
      S(2) => \out_data[76]_i_3__5_n_0\,
      S(1) => \out_data[76]_i_4__5_n_0\,
      S(0) => \out_data[76]_i_5__5_n_0\
    );
\out_data_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[79]_1\(1),
      Q => \^wf1.integrator2_data\(77),
      R => SR(0)
    );
\out_data_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[79]_1\(2),
      Q => \^wf1.integrator2_data\(78),
      R => SR(0)
    );
\out_data_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[79]_1\(3),
      Q => \^wf1.integrator2_data\(79),
      R => SR(0)
    );
\out_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_1\(3),
      Q => \^wf1.integrator2_data\(7),
      R => SR(0)
    );
\out_data_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[83]_1\(0),
      Q => \^wf1.integrator2_data\(80),
      R => SR(0)
    );
\out_data_reg[80]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[76]_i_1__5_n_0\,
      CO(3) => \out_data_reg[80]_i_1__5_n_0\,
      CO(2) => \out_data_reg[80]_i_1__5_n_1\,
      CO(1) => \out_data_reg[80]_i_1__5_n_2\,
      CO(0) => \out_data_reg[80]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(83 downto 80),
      O(3 downto 0) => \out_data_reg[83]_0\(3 downto 0),
      S(3) => \out_data[80]_i_2__5_n_0\,
      S(2) => \out_data[80]_i_3__5_n_0\,
      S(1) => \out_data[80]_i_4__5_n_0\,
      S(0) => \out_data[80]_i_5__5_n_0\
    );
\out_data_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[83]_1\(1),
      Q => \^wf1.integrator2_data\(81),
      R => SR(0)
    );
\out_data_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[83]_1\(2),
      Q => \^wf1.integrator2_data\(82),
      R => SR(0)
    );
\out_data_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[83]_1\(3),
      Q => \^wf1.integrator2_data\(83),
      R => SR(0)
    );
\out_data_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[87]_2\(0),
      Q => \^wf1.integrator2_data\(84),
      R => SR(0)
    );
\out_data_reg[84]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[80]_i_1__5_n_0\,
      CO(3) => \out_data_reg[84]_i_1__5_n_0\,
      CO(2) => \out_data_reg[84]_i_1__5_n_1\,
      CO(1) => \out_data_reg[84]_i_1__5_n_2\,
      CO(0) => \out_data_reg[84]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(87 downto 84),
      O(3 downto 0) => \out_data_reg[87]_0\(3 downto 0),
      S(3) => \out_data[84]_i_2__5_n_0\,
      S(2) => \out_data[84]_i_3__5_n_0\,
      S(1) => \out_data[84]_i_4__5_n_0\,
      S(0) => \out_data[84]_i_5__5_n_0\
    );
\out_data_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[87]_2\(1),
      Q => \^wf1.integrator2_data\(85),
      R => SR(0)
    );
\out_data_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[87]_2\(2),
      Q => \^wf1.integrator2_data\(86),
      R => SR(0)
    );
\out_data_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[87]_2\(3),
      Q => \^wf1.integrator2_data\(87),
      R => SR(0)
    );
\out_data_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[88]_0\(0),
      Q => \^wf1.integrator2_data\(88),
      R => SR(0)
    );
\out_data_reg[88]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[84]_i_1__5_n_0\,
      CO(3 downto 0) => \NLW_out_data_reg[88]_i_1__5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_out_data_reg[88]_i_1__5_O_UNCONNECTED\(3 downto 1),
      O(0) => \out_data_reg[87]_1\(0),
      S(3 downto 1) => B"000",
      S(0) => \out_data[88]_i_2__5_n_0\
    );
\out_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_1\(0),
      Q => \^wf1.integrator2_data\(8),
      R => SR(0)
    );
\out_data_reg[8]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[4]_i_1__6_n_0\,
      CO(3) => \out_data_reg[8]_i_1__6_n_0\,
      CO(2) => \out_data_reg[8]_i_1__6_n_1\,
      CO(1) => \out_data_reg[8]_i_1__6_n_2\,
      CO(0) => \out_data_reg[8]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator2_data\(11 downto 8),
      O(3 downto 0) => \out_data_reg[11]_0\(3 downto 0),
      S(3) => \out_data[8]_i_2__6_n_0\,
      S(2) => \out_data[8]_i_3__6_n_0\,
      S(1) => \out_data[8]_i_4__6_n_0\,
      S(0) => \out_data[8]_i_5__6_n_0\
    );
\out_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_1\(1),
      Q => \^wf1.integrator2_data\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_wf_proc_0_1_cic_integrator_3 is
  port (
    \wf1.integrator3_data\ : out STD_LOGIC_VECTOR ( 88 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[35]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[39]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[43]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[47]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[55]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[59]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[63]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[67]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[71]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[75]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[79]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[83]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[87]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[87]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_data_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_aclk : in STD_LOGIC;
    \out_data_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[27]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[31]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[35]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[39]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[43]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[47]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[51]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[55]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[59]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[63]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[67]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[71]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[75]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[79]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[83]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[87]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[88]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wf1.integrator4_data\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \out_data_reg[3]_1\ : in STD_LOGIC;
    \out_data_reg[3]_2\ : in STD_LOGIC;
    \out_data_reg[3]_3\ : in STD_LOGIC;
    \out_data_reg[3]_4\ : in STD_LOGIC;
    \out_data_reg[7]_2\ : in STD_LOGIC;
    \out_data_reg[7]_3\ : in STD_LOGIC;
    \out_data_reg[7]_4\ : in STD_LOGIC;
    \out_data_reg[7]_5\ : in STD_LOGIC;
    \out_data_reg[11]_2\ : in STD_LOGIC;
    \out_data_reg[11]_3\ : in STD_LOGIC;
    \out_data_reg[11]_4\ : in STD_LOGIC;
    \out_data_reg[11]_5\ : in STD_LOGIC;
    \out_data_reg[15]_2\ : in STD_LOGIC;
    \out_data_reg[15]_3\ : in STD_LOGIC;
    \out_data_reg[15]_4\ : in STD_LOGIC;
    \out_data_reg[15]_5\ : in STD_LOGIC;
    \out_data_reg[19]_2\ : in STD_LOGIC;
    \out_data_reg[19]_3\ : in STD_LOGIC;
    \out_data_reg[19]_4\ : in STD_LOGIC;
    \out_data_reg[19]_5\ : in STD_LOGIC;
    \out_data_reg[23]_2\ : in STD_LOGIC;
    \out_data_reg[23]_3\ : in STD_LOGIC;
    \out_data_reg[23]_4\ : in STD_LOGIC;
    \out_data_reg[23]_5\ : in STD_LOGIC;
    \out_data_reg[27]_2\ : in STD_LOGIC;
    \out_data_reg[27]_3\ : in STD_LOGIC;
    \out_data_reg[27]_4\ : in STD_LOGIC;
    \out_data_reg[27]_5\ : in STD_LOGIC;
    \out_data_reg[31]_2\ : in STD_LOGIC;
    \out_data_reg[31]_3\ : in STD_LOGIC;
    \out_data_reg[31]_4\ : in STD_LOGIC;
    \out_data_reg[31]_5\ : in STD_LOGIC;
    \out_data_reg[35]_2\ : in STD_LOGIC;
    \out_data_reg[35]_3\ : in STD_LOGIC;
    \out_data_reg[35]_4\ : in STD_LOGIC;
    \out_data_reg[35]_5\ : in STD_LOGIC;
    \out_data_reg[39]_2\ : in STD_LOGIC;
    \out_data_reg[39]_3\ : in STD_LOGIC;
    \out_data_reg[39]_4\ : in STD_LOGIC;
    \out_data_reg[39]_5\ : in STD_LOGIC;
    \out_data_reg[43]_2\ : in STD_LOGIC;
    \out_data_reg[43]_3\ : in STD_LOGIC;
    \out_data_reg[43]_4\ : in STD_LOGIC;
    \out_data_reg[43]_5\ : in STD_LOGIC;
    \out_data_reg[47]_2\ : in STD_LOGIC;
    \out_data_reg[47]_3\ : in STD_LOGIC;
    \out_data_reg[47]_4\ : in STD_LOGIC;
    \out_data_reg[47]_5\ : in STD_LOGIC;
    \out_data_reg[51]_2\ : in STD_LOGIC;
    \out_data_reg[51]_3\ : in STD_LOGIC;
    \out_data_reg[51]_4\ : in STD_LOGIC;
    \out_data_reg[51]_5\ : in STD_LOGIC;
    \out_data_reg[55]_2\ : in STD_LOGIC;
    \out_data_reg[55]_3\ : in STD_LOGIC;
    \out_data_reg[55]_4\ : in STD_LOGIC;
    \out_data_reg[55]_5\ : in STD_LOGIC;
    \out_data_reg[59]_2\ : in STD_LOGIC;
    \out_data_reg[59]_3\ : in STD_LOGIC;
    \out_data_reg[59]_4\ : in STD_LOGIC;
    \out_data_reg[59]_5\ : in STD_LOGIC;
    \out_data_reg[63]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_wf_proc_0_1_cic_integrator_3 : entity is "cic_integrator";
end design_1_wf_proc_0_1_cic_integrator_3;

architecture STRUCTURE of design_1_wf_proc_0_1_cic_integrator_3 is
  signal \out_data[0]_i_2__7_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_3__7_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_4__7_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_5__7_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_2__7_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_3__7_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_4__7_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_5__7_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_2__7_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_3__7_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_4__7_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_5__7_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_2__7_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_3__7_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_4__7_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_5__7_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_2__8_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_3__7_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_4__7_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_5__7_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_2__6_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_3__6_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_4__6_n_0\ : STD_LOGIC;
  signal \out_data[28]_i_5__6_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_2__6_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_3__6_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_4__6_n_0\ : STD_LOGIC;
  signal \out_data[32]_i_5__6_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_2__6_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_3__6_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_4__6_n_0\ : STD_LOGIC;
  signal \out_data[36]_i_5__6_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_2__6_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_3__6_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_4__6_n_0\ : STD_LOGIC;
  signal \out_data[40]_i_5__6_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_2__6_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_3__6_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_4__6_n_0\ : STD_LOGIC;
  signal \out_data[44]_i_5__6_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_2__6_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_3__6_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_4__6_n_0\ : STD_LOGIC;
  signal \out_data[48]_i_5__6_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_2__7_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_3__7_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_4__7_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_5__7_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_2__6_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_3__6_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_4__6_n_0\ : STD_LOGIC;
  signal \out_data[52]_i_5__6_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_2__6_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_3__6_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_4__6_n_0\ : STD_LOGIC;
  signal \out_data[56]_i_5__6_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_2__6_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_3__6_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_4__6_n_0\ : STD_LOGIC;
  signal \out_data[60]_i_5__6_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_2__6_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_3__6_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_4__6_n_0\ : STD_LOGIC;
  signal \out_data[64]_i_5__6_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_2__6_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_3__6_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_4__6_n_0\ : STD_LOGIC;
  signal \out_data[68]_i_5__6_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_2__6_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_3__6_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_4__6_n_0\ : STD_LOGIC;
  signal \out_data[72]_i_5__6_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_2__6_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_3__6_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_4__6_n_0\ : STD_LOGIC;
  signal \out_data[76]_i_5__6_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_2__6_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_3__6_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_4__6_n_0\ : STD_LOGIC;
  signal \out_data[80]_i_5__6_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_2__6_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_3__6_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_4__6_n_0\ : STD_LOGIC;
  signal \out_data[84]_i_5__6_n_0\ : STD_LOGIC;
  signal \out_data[88]_i_2__6_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_2__7_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_3__7_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_4__7_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_5__7_n_0\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__7_n_1\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__7_n_2\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__7_n_3\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__7_n_0\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__7_n_1\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__7_n_2\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__7_n_3\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__7_n_0\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__7_n_1\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__7_n_2\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__7_n_3\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__7_n_0\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__7_n_1\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__7_n_2\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__7_n_3\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__7_n_0\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__7_n_1\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__7_n_2\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__7_n_3\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__6_n_0\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__6_n_1\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__6_n_2\ : STD_LOGIC;
  signal \out_data_reg[28]_i_1__6_n_3\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__6_n_0\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__6_n_1\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__6_n_2\ : STD_LOGIC;
  signal \out_data_reg[32]_i_1__6_n_3\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__6_n_0\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__6_n_1\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__6_n_2\ : STD_LOGIC;
  signal \out_data_reg[36]_i_1__6_n_3\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__6_n_0\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__6_n_1\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__6_n_2\ : STD_LOGIC;
  signal \out_data_reg[40]_i_1__6_n_3\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__6_n_0\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__6_n_1\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__6_n_2\ : STD_LOGIC;
  signal \out_data_reg[44]_i_1__6_n_3\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__6_n_0\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__6_n_1\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__6_n_2\ : STD_LOGIC;
  signal \out_data_reg[48]_i_1__6_n_3\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__7_n_1\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__7_n_2\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__7_n_3\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__6_n_0\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__6_n_1\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__6_n_2\ : STD_LOGIC;
  signal \out_data_reg[52]_i_1__6_n_3\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__6_n_0\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__6_n_1\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__6_n_2\ : STD_LOGIC;
  signal \out_data_reg[56]_i_1__6_n_3\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__6_n_0\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__6_n_1\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__6_n_2\ : STD_LOGIC;
  signal \out_data_reg[60]_i_1__6_n_3\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__6_n_0\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__6_n_1\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__6_n_2\ : STD_LOGIC;
  signal \out_data_reg[64]_i_1__6_n_3\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__6_n_0\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__6_n_1\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__6_n_2\ : STD_LOGIC;
  signal \out_data_reg[68]_i_1__6_n_3\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__6_n_0\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__6_n_1\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__6_n_2\ : STD_LOGIC;
  signal \out_data_reg[72]_i_1__6_n_3\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__6_n_0\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__6_n_1\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__6_n_2\ : STD_LOGIC;
  signal \out_data_reg[76]_i_1__6_n_3\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__6_n_0\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__6_n_1\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__6_n_2\ : STD_LOGIC;
  signal \out_data_reg[80]_i_1__6_n_3\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__6_n_0\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__6_n_1\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__6_n_2\ : STD_LOGIC;
  signal \out_data_reg[84]_i_1__6_n_3\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__7_n_0\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__7_n_1\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__7_n_2\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__7_n_3\ : STD_LOGIC;
  signal \^wf1.integrator3_data\ : STD_LOGIC_VECTOR ( 88 downto 0 );
  signal \NLW_out_data_reg[88]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_data_reg[88]_i_1__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \out_data_reg[0]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[12]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[16]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[20]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[24]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[28]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[32]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[36]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[40]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[44]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[48]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[4]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[52]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[56]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[60]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[64]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[68]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[72]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[76]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[80]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[84]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[88]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[8]_i_1__7\ : label is 11;
begin
  \wf1.integrator3_data\(88 downto 0) <= \^wf1.integrator3_data\(88 downto 0);
\out_data[0]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(3),
      I1 => \out_data_reg[3]_4\,
      O => \out_data[0]_i_2__7_n_0\
    );
\out_data[0]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(2),
      I1 => \out_data_reg[3]_3\,
      O => \out_data[0]_i_3__7_n_0\
    );
\out_data[0]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(1),
      I1 => \out_data_reg[3]_2\,
      O => \out_data[0]_i_4__7_n_0\
    );
\out_data[0]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(0),
      I1 => \out_data_reg[3]_1\,
      O => \out_data[0]_i_5__7_n_0\
    );
\out_data[12]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(15),
      I1 => \out_data_reg[15]_5\,
      O => \out_data[12]_i_2__7_n_0\
    );
\out_data[12]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(14),
      I1 => \out_data_reg[15]_4\,
      O => \out_data[12]_i_3__7_n_0\
    );
\out_data[12]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(13),
      I1 => \out_data_reg[15]_3\,
      O => \out_data[12]_i_4__7_n_0\
    );
\out_data[12]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(12),
      I1 => \out_data_reg[15]_2\,
      O => \out_data[12]_i_5__7_n_0\
    );
\out_data[16]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(19),
      I1 => \out_data_reg[19]_5\,
      O => \out_data[16]_i_2__7_n_0\
    );
\out_data[16]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(18),
      I1 => \out_data_reg[19]_4\,
      O => \out_data[16]_i_3__7_n_0\
    );
\out_data[16]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(17),
      I1 => \out_data_reg[19]_3\,
      O => \out_data[16]_i_4__7_n_0\
    );
\out_data[16]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(16),
      I1 => \out_data_reg[19]_2\,
      O => \out_data[16]_i_5__7_n_0\
    );
\out_data[20]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(23),
      I1 => \out_data_reg[23]_5\,
      O => \out_data[20]_i_2__7_n_0\
    );
\out_data[20]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(22),
      I1 => \out_data_reg[23]_4\,
      O => \out_data[20]_i_3__7_n_0\
    );
\out_data[20]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(21),
      I1 => \out_data_reg[23]_3\,
      O => \out_data[20]_i_4__7_n_0\
    );
\out_data[20]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(20),
      I1 => \out_data_reg[23]_2\,
      O => \out_data[20]_i_5__7_n_0\
    );
\out_data[24]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(27),
      I1 => \out_data_reg[27]_5\,
      O => \out_data[24]_i_2__8_n_0\
    );
\out_data[24]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(26),
      I1 => \out_data_reg[27]_4\,
      O => \out_data[24]_i_3__7_n_0\
    );
\out_data[24]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(25),
      I1 => \out_data_reg[27]_3\,
      O => \out_data[24]_i_4__7_n_0\
    );
\out_data[24]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(24),
      I1 => \out_data_reg[27]_2\,
      O => \out_data[24]_i_5__7_n_0\
    );
\out_data[28]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(31),
      I1 => \out_data_reg[31]_5\,
      O => \out_data[28]_i_2__6_n_0\
    );
\out_data[28]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(30),
      I1 => \out_data_reg[31]_4\,
      O => \out_data[28]_i_3__6_n_0\
    );
\out_data[28]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(29),
      I1 => \out_data_reg[31]_3\,
      O => \out_data[28]_i_4__6_n_0\
    );
\out_data[28]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(28),
      I1 => \out_data_reg[31]_2\,
      O => \out_data[28]_i_5__6_n_0\
    );
\out_data[32]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(35),
      I1 => \out_data_reg[35]_5\,
      O => \out_data[32]_i_2__6_n_0\
    );
\out_data[32]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(34),
      I1 => \out_data_reg[35]_4\,
      O => \out_data[32]_i_3__6_n_0\
    );
\out_data[32]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(33),
      I1 => \out_data_reg[35]_3\,
      O => \out_data[32]_i_4__6_n_0\
    );
\out_data[32]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(32),
      I1 => \out_data_reg[35]_2\,
      O => \out_data[32]_i_5__6_n_0\
    );
\out_data[36]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(39),
      I1 => \out_data_reg[39]_5\,
      O => \out_data[36]_i_2__6_n_0\
    );
\out_data[36]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(38),
      I1 => \out_data_reg[39]_4\,
      O => \out_data[36]_i_3__6_n_0\
    );
\out_data[36]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(37),
      I1 => \out_data_reg[39]_3\,
      O => \out_data[36]_i_4__6_n_0\
    );
\out_data[36]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(36),
      I1 => \out_data_reg[39]_2\,
      O => \out_data[36]_i_5__6_n_0\
    );
\out_data[40]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(43),
      I1 => \out_data_reg[43]_5\,
      O => \out_data[40]_i_2__6_n_0\
    );
\out_data[40]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(42),
      I1 => \out_data_reg[43]_4\,
      O => \out_data[40]_i_3__6_n_0\
    );
\out_data[40]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(41),
      I1 => \out_data_reg[43]_3\,
      O => \out_data[40]_i_4__6_n_0\
    );
\out_data[40]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(40),
      I1 => \out_data_reg[43]_2\,
      O => \out_data[40]_i_5__6_n_0\
    );
\out_data[44]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(47),
      I1 => \out_data_reg[47]_5\,
      O => \out_data[44]_i_2__6_n_0\
    );
\out_data[44]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(46),
      I1 => \out_data_reg[47]_4\,
      O => \out_data[44]_i_3__6_n_0\
    );
\out_data[44]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(45),
      I1 => \out_data_reg[47]_3\,
      O => \out_data[44]_i_4__6_n_0\
    );
\out_data[44]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(44),
      I1 => \out_data_reg[47]_2\,
      O => \out_data[44]_i_5__6_n_0\
    );
\out_data[48]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(51),
      I1 => \out_data_reg[51]_5\,
      O => \out_data[48]_i_2__6_n_0\
    );
\out_data[48]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(50),
      I1 => \out_data_reg[51]_4\,
      O => \out_data[48]_i_3__6_n_0\
    );
\out_data[48]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(49),
      I1 => \out_data_reg[51]_3\,
      O => \out_data[48]_i_4__6_n_0\
    );
\out_data[48]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(48),
      I1 => \out_data_reg[51]_2\,
      O => \out_data[48]_i_5__6_n_0\
    );
\out_data[4]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(7),
      I1 => \out_data_reg[7]_5\,
      O => \out_data[4]_i_2__7_n_0\
    );
\out_data[4]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(6),
      I1 => \out_data_reg[7]_4\,
      O => \out_data[4]_i_3__7_n_0\
    );
\out_data[4]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(5),
      I1 => \out_data_reg[7]_3\,
      O => \out_data[4]_i_4__7_n_0\
    );
\out_data[4]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(4),
      I1 => \out_data_reg[7]_2\,
      O => \out_data[4]_i_5__7_n_0\
    );
\out_data[52]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(55),
      I1 => \out_data_reg[55]_5\,
      O => \out_data[52]_i_2__6_n_0\
    );
\out_data[52]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(54),
      I1 => \out_data_reg[55]_4\,
      O => \out_data[52]_i_3__6_n_0\
    );
\out_data[52]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(53),
      I1 => \out_data_reg[55]_3\,
      O => \out_data[52]_i_4__6_n_0\
    );
\out_data[52]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(52),
      I1 => \out_data_reg[55]_2\,
      O => \out_data[52]_i_5__6_n_0\
    );
\out_data[56]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(59),
      I1 => \out_data_reg[59]_5\,
      O => \out_data[56]_i_2__6_n_0\
    );
\out_data[56]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(58),
      I1 => \out_data_reg[59]_4\,
      O => \out_data[56]_i_3__6_n_0\
    );
\out_data[56]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(57),
      I1 => \out_data_reg[59]_3\,
      O => \out_data[56]_i_4__6_n_0\
    );
\out_data[56]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(56),
      I1 => \out_data_reg[59]_2\,
      O => \out_data[56]_i_5__6_n_0\
    );
\out_data[60]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(63),
      I1 => \wf1.integrator4_data\(2),
      O => \out_data[60]_i_2__6_n_0\
    );
\out_data[60]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(62),
      I1 => \wf1.integrator4_data\(1),
      O => \out_data[60]_i_3__6_n_0\
    );
\out_data[60]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(61),
      I1 => \wf1.integrator4_data\(0),
      O => \out_data[60]_i_4__6_n_0\
    );
\out_data[60]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(60),
      I1 => \out_data_reg[63]_2\,
      O => \out_data[60]_i_5__6_n_0\
    );
\out_data[64]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(67),
      I1 => \wf1.integrator4_data\(6),
      O => \out_data[64]_i_2__6_n_0\
    );
\out_data[64]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(66),
      I1 => \wf1.integrator4_data\(5),
      O => \out_data[64]_i_3__6_n_0\
    );
\out_data[64]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(65),
      I1 => \wf1.integrator4_data\(4),
      O => \out_data[64]_i_4__6_n_0\
    );
\out_data[64]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(64),
      I1 => \wf1.integrator4_data\(3),
      O => \out_data[64]_i_5__6_n_0\
    );
\out_data[68]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(71),
      I1 => \wf1.integrator4_data\(10),
      O => \out_data[68]_i_2__6_n_0\
    );
\out_data[68]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(70),
      I1 => \wf1.integrator4_data\(9),
      O => \out_data[68]_i_3__6_n_0\
    );
\out_data[68]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(69),
      I1 => \wf1.integrator4_data\(8),
      O => \out_data[68]_i_4__6_n_0\
    );
\out_data[68]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(68),
      I1 => \wf1.integrator4_data\(7),
      O => \out_data[68]_i_5__6_n_0\
    );
\out_data[72]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(75),
      I1 => \wf1.integrator4_data\(14),
      O => \out_data[72]_i_2__6_n_0\
    );
\out_data[72]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(74),
      I1 => \wf1.integrator4_data\(13),
      O => \out_data[72]_i_3__6_n_0\
    );
\out_data[72]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(73),
      I1 => \wf1.integrator4_data\(12),
      O => \out_data[72]_i_4__6_n_0\
    );
\out_data[72]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(72),
      I1 => \wf1.integrator4_data\(11),
      O => \out_data[72]_i_5__6_n_0\
    );
\out_data[76]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(79),
      I1 => \wf1.integrator4_data\(18),
      O => \out_data[76]_i_2__6_n_0\
    );
\out_data[76]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(78),
      I1 => \wf1.integrator4_data\(17),
      O => \out_data[76]_i_3__6_n_0\
    );
\out_data[76]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(77),
      I1 => \wf1.integrator4_data\(16),
      O => \out_data[76]_i_4__6_n_0\
    );
\out_data[76]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(76),
      I1 => \wf1.integrator4_data\(15),
      O => \out_data[76]_i_5__6_n_0\
    );
\out_data[80]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(83),
      I1 => \wf1.integrator4_data\(22),
      O => \out_data[80]_i_2__6_n_0\
    );
\out_data[80]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(82),
      I1 => \wf1.integrator4_data\(21),
      O => \out_data[80]_i_3__6_n_0\
    );
\out_data[80]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(81),
      I1 => \wf1.integrator4_data\(20),
      O => \out_data[80]_i_4__6_n_0\
    );
\out_data[80]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(80),
      I1 => \wf1.integrator4_data\(19),
      O => \out_data[80]_i_5__6_n_0\
    );
\out_data[84]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(87),
      I1 => \wf1.integrator4_data\(26),
      O => \out_data[84]_i_2__6_n_0\
    );
\out_data[84]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(86),
      I1 => \wf1.integrator4_data\(25),
      O => \out_data[84]_i_3__6_n_0\
    );
\out_data[84]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(85),
      I1 => \wf1.integrator4_data\(24),
      O => \out_data[84]_i_4__6_n_0\
    );
\out_data[84]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(84),
      I1 => \wf1.integrator4_data\(23),
      O => \out_data[84]_i_5__6_n_0\
    );
\out_data[88]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(88),
      I1 => \wf1.integrator4_data\(27),
      O => \out_data[88]_i_2__6_n_0\
    );
\out_data[8]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(11),
      I1 => \out_data_reg[11]_5\,
      O => \out_data[8]_i_2__7_n_0\
    );
\out_data[8]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(10),
      I1 => \out_data_reg[11]_4\,
      O => \out_data[8]_i_3__7_n_0\
    );
\out_data[8]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(9),
      I1 => \out_data_reg[11]_3\,
      O => \out_data[8]_i_4__7_n_0\
    );
\out_data[8]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator3_data\(8),
      I1 => \out_data_reg[11]_2\,
      O => \out_data[8]_i_5__7_n_0\
    );
\out_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[3]_0\(0),
      Q => \^wf1.integrator3_data\(0),
      R => SR(0)
    );
\out_data_reg[0]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_data_reg[0]_i_1__7_n_0\,
      CO(2) => \out_data_reg[0]_i_1__7_n_1\,
      CO(1) => \out_data_reg[0]_i_1__7_n_2\,
      CO(0) => \out_data_reg[0]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \out_data[0]_i_2__7_n_0\,
      S(2) => \out_data[0]_i_3__7_n_0\,
      S(1) => \out_data[0]_i_4__7_n_0\,
      S(0) => \out_data[0]_i_5__7_n_0\
    );
\out_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_1\(2),
      Q => \^wf1.integrator3_data\(10),
      R => SR(0)
    );
\out_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_1\(3),
      Q => \^wf1.integrator3_data\(11),
      R => SR(0)
    );
\out_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_1\(0),
      Q => \^wf1.integrator3_data\(12),
      R => SR(0)
    );
\out_data_reg[12]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[8]_i_1__7_n_0\,
      CO(3) => \out_data_reg[12]_i_1__7_n_0\,
      CO(2) => \out_data_reg[12]_i_1__7_n_1\,
      CO(1) => \out_data_reg[12]_i_1__7_n_2\,
      CO(0) => \out_data_reg[12]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(15 downto 12),
      O(3 downto 0) => \out_data_reg[15]_0\(3 downto 0),
      S(3) => \out_data[12]_i_2__7_n_0\,
      S(2) => \out_data[12]_i_3__7_n_0\,
      S(1) => \out_data[12]_i_4__7_n_0\,
      S(0) => \out_data[12]_i_5__7_n_0\
    );
\out_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_1\(1),
      Q => \^wf1.integrator3_data\(13),
      R => SR(0)
    );
\out_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_1\(2),
      Q => \^wf1.integrator3_data\(14),
      R => SR(0)
    );
\out_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_1\(3),
      Q => \^wf1.integrator3_data\(15),
      R => SR(0)
    );
\out_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_1\(0),
      Q => \^wf1.integrator3_data\(16),
      R => SR(0)
    );
\out_data_reg[16]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[12]_i_1__7_n_0\,
      CO(3) => \out_data_reg[16]_i_1__7_n_0\,
      CO(2) => \out_data_reg[16]_i_1__7_n_1\,
      CO(1) => \out_data_reg[16]_i_1__7_n_2\,
      CO(0) => \out_data_reg[16]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(19 downto 16),
      O(3 downto 0) => \out_data_reg[19]_0\(3 downto 0),
      S(3) => \out_data[16]_i_2__7_n_0\,
      S(2) => \out_data[16]_i_3__7_n_0\,
      S(1) => \out_data[16]_i_4__7_n_0\,
      S(0) => \out_data[16]_i_5__7_n_0\
    );
\out_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_1\(1),
      Q => \^wf1.integrator3_data\(17),
      R => SR(0)
    );
\out_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_1\(2),
      Q => \^wf1.integrator3_data\(18),
      R => SR(0)
    );
\out_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_1\(3),
      Q => \^wf1.integrator3_data\(19),
      R => SR(0)
    );
\out_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[3]_0\(1),
      Q => \^wf1.integrator3_data\(1),
      R => SR(0)
    );
\out_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_1\(0),
      Q => \^wf1.integrator3_data\(20),
      R => SR(0)
    );
\out_data_reg[20]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[16]_i_1__7_n_0\,
      CO(3) => \out_data_reg[20]_i_1__7_n_0\,
      CO(2) => \out_data_reg[20]_i_1__7_n_1\,
      CO(1) => \out_data_reg[20]_i_1__7_n_2\,
      CO(0) => \out_data_reg[20]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(23 downto 20),
      O(3 downto 0) => \out_data_reg[23]_0\(3 downto 0),
      S(3) => \out_data[20]_i_2__7_n_0\,
      S(2) => \out_data[20]_i_3__7_n_0\,
      S(1) => \out_data[20]_i_4__7_n_0\,
      S(0) => \out_data[20]_i_5__7_n_0\
    );
\out_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_1\(1),
      Q => \^wf1.integrator3_data\(21),
      R => SR(0)
    );
\out_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_1\(2),
      Q => \^wf1.integrator3_data\(22),
      R => SR(0)
    );
\out_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_1\(3),
      Q => \^wf1.integrator3_data\(23),
      R => SR(0)
    );
\out_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(0),
      Q => \^wf1.integrator3_data\(24),
      R => SR(0)
    );
\out_data_reg[24]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[20]_i_1__7_n_0\,
      CO(3) => \out_data_reg[24]_i_1__7_n_0\,
      CO(2) => \out_data_reg[24]_i_1__7_n_1\,
      CO(1) => \out_data_reg[24]_i_1__7_n_2\,
      CO(0) => \out_data_reg[24]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(27 downto 24),
      O(3 downto 0) => \out_data_reg[27]_0\(3 downto 0),
      S(3) => \out_data[24]_i_2__8_n_0\,
      S(2) => \out_data[24]_i_3__7_n_0\,
      S(1) => \out_data[24]_i_4__7_n_0\,
      S(0) => \out_data[24]_i_5__7_n_0\
    );
\out_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(1),
      Q => \^wf1.integrator3_data\(25),
      R => SR(0)
    );
\out_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(2),
      Q => \^wf1.integrator3_data\(26),
      R => SR(0)
    );
\out_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(3),
      Q => \^wf1.integrator3_data\(27),
      R => SR(0)
    );
\out_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[31]_1\(0),
      Q => \^wf1.integrator3_data\(28),
      R => SR(0)
    );
\out_data_reg[28]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[24]_i_1__7_n_0\,
      CO(3) => \out_data_reg[28]_i_1__6_n_0\,
      CO(2) => \out_data_reg[28]_i_1__6_n_1\,
      CO(1) => \out_data_reg[28]_i_1__6_n_2\,
      CO(0) => \out_data_reg[28]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(31 downto 28),
      O(3 downto 0) => \out_data_reg[31]_0\(3 downto 0),
      S(3) => \out_data[28]_i_2__6_n_0\,
      S(2) => \out_data[28]_i_3__6_n_0\,
      S(1) => \out_data[28]_i_4__6_n_0\,
      S(0) => \out_data[28]_i_5__6_n_0\
    );
\out_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[31]_1\(1),
      Q => \^wf1.integrator3_data\(29),
      R => SR(0)
    );
\out_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[3]_0\(2),
      Q => \^wf1.integrator3_data\(2),
      R => SR(0)
    );
\out_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[31]_1\(2),
      Q => \^wf1.integrator3_data\(30),
      R => SR(0)
    );
\out_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[31]_1\(3),
      Q => \^wf1.integrator3_data\(31),
      R => SR(0)
    );
\out_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[35]_1\(0),
      Q => \^wf1.integrator3_data\(32),
      R => SR(0)
    );
\out_data_reg[32]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[28]_i_1__6_n_0\,
      CO(3) => \out_data_reg[32]_i_1__6_n_0\,
      CO(2) => \out_data_reg[32]_i_1__6_n_1\,
      CO(1) => \out_data_reg[32]_i_1__6_n_2\,
      CO(0) => \out_data_reg[32]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(35 downto 32),
      O(3 downto 0) => \out_data_reg[35]_0\(3 downto 0),
      S(3) => \out_data[32]_i_2__6_n_0\,
      S(2) => \out_data[32]_i_3__6_n_0\,
      S(1) => \out_data[32]_i_4__6_n_0\,
      S(0) => \out_data[32]_i_5__6_n_0\
    );
\out_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[35]_1\(1),
      Q => \^wf1.integrator3_data\(33),
      R => SR(0)
    );
\out_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[35]_1\(2),
      Q => \^wf1.integrator3_data\(34),
      R => SR(0)
    );
\out_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[35]_1\(3),
      Q => \^wf1.integrator3_data\(35),
      R => SR(0)
    );
\out_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[39]_1\(0),
      Q => \^wf1.integrator3_data\(36),
      R => SR(0)
    );
\out_data_reg[36]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[32]_i_1__6_n_0\,
      CO(3) => \out_data_reg[36]_i_1__6_n_0\,
      CO(2) => \out_data_reg[36]_i_1__6_n_1\,
      CO(1) => \out_data_reg[36]_i_1__6_n_2\,
      CO(0) => \out_data_reg[36]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(39 downto 36),
      O(3 downto 0) => \out_data_reg[39]_0\(3 downto 0),
      S(3) => \out_data[36]_i_2__6_n_0\,
      S(2) => \out_data[36]_i_3__6_n_0\,
      S(1) => \out_data[36]_i_4__6_n_0\,
      S(0) => \out_data[36]_i_5__6_n_0\
    );
\out_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[39]_1\(1),
      Q => \^wf1.integrator3_data\(37),
      R => SR(0)
    );
\out_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[39]_1\(2),
      Q => \^wf1.integrator3_data\(38),
      R => SR(0)
    );
\out_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[39]_1\(3),
      Q => \^wf1.integrator3_data\(39),
      R => SR(0)
    );
\out_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[3]_0\(3),
      Q => \^wf1.integrator3_data\(3),
      R => SR(0)
    );
\out_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[43]_1\(0),
      Q => \^wf1.integrator3_data\(40),
      R => SR(0)
    );
\out_data_reg[40]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[36]_i_1__6_n_0\,
      CO(3) => \out_data_reg[40]_i_1__6_n_0\,
      CO(2) => \out_data_reg[40]_i_1__6_n_1\,
      CO(1) => \out_data_reg[40]_i_1__6_n_2\,
      CO(0) => \out_data_reg[40]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(43 downto 40),
      O(3 downto 0) => \out_data_reg[43]_0\(3 downto 0),
      S(3) => \out_data[40]_i_2__6_n_0\,
      S(2) => \out_data[40]_i_3__6_n_0\,
      S(1) => \out_data[40]_i_4__6_n_0\,
      S(0) => \out_data[40]_i_5__6_n_0\
    );
\out_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[43]_1\(1),
      Q => \^wf1.integrator3_data\(41),
      R => SR(0)
    );
\out_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[43]_1\(2),
      Q => \^wf1.integrator3_data\(42),
      R => SR(0)
    );
\out_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[43]_1\(3),
      Q => \^wf1.integrator3_data\(43),
      R => SR(0)
    );
\out_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[47]_1\(0),
      Q => \^wf1.integrator3_data\(44),
      R => SR(0)
    );
\out_data_reg[44]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[40]_i_1__6_n_0\,
      CO(3) => \out_data_reg[44]_i_1__6_n_0\,
      CO(2) => \out_data_reg[44]_i_1__6_n_1\,
      CO(1) => \out_data_reg[44]_i_1__6_n_2\,
      CO(0) => \out_data_reg[44]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(47 downto 44),
      O(3 downto 0) => \out_data_reg[47]_0\(3 downto 0),
      S(3) => \out_data[44]_i_2__6_n_0\,
      S(2) => \out_data[44]_i_3__6_n_0\,
      S(1) => \out_data[44]_i_4__6_n_0\,
      S(0) => \out_data[44]_i_5__6_n_0\
    );
\out_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[47]_1\(1),
      Q => \^wf1.integrator3_data\(45),
      R => SR(0)
    );
\out_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[47]_1\(2),
      Q => \^wf1.integrator3_data\(46),
      R => SR(0)
    );
\out_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[47]_1\(3),
      Q => \^wf1.integrator3_data\(47),
      R => SR(0)
    );
\out_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[51]_1\(0),
      Q => \^wf1.integrator3_data\(48),
      R => SR(0)
    );
\out_data_reg[48]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[44]_i_1__6_n_0\,
      CO(3) => \out_data_reg[48]_i_1__6_n_0\,
      CO(2) => \out_data_reg[48]_i_1__6_n_1\,
      CO(1) => \out_data_reg[48]_i_1__6_n_2\,
      CO(0) => \out_data_reg[48]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(51 downto 48),
      O(3 downto 0) => \out_data_reg[51]_0\(3 downto 0),
      S(3) => \out_data[48]_i_2__6_n_0\,
      S(2) => \out_data[48]_i_3__6_n_0\,
      S(1) => \out_data[48]_i_4__6_n_0\,
      S(0) => \out_data[48]_i_5__6_n_0\
    );
\out_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[51]_1\(1),
      Q => \^wf1.integrator3_data\(49),
      R => SR(0)
    );
\out_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_1\(0),
      Q => \^wf1.integrator3_data\(4),
      R => SR(0)
    );
\out_data_reg[4]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[0]_i_1__7_n_0\,
      CO(3) => \out_data_reg[4]_i_1__7_n_0\,
      CO(2) => \out_data_reg[4]_i_1__7_n_1\,
      CO(1) => \out_data_reg[4]_i_1__7_n_2\,
      CO(0) => \out_data_reg[4]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(7 downto 4),
      O(3 downto 0) => \out_data_reg[7]_0\(3 downto 0),
      S(3) => \out_data[4]_i_2__7_n_0\,
      S(2) => \out_data[4]_i_3__7_n_0\,
      S(1) => \out_data[4]_i_4__7_n_0\,
      S(0) => \out_data[4]_i_5__7_n_0\
    );
\out_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[51]_1\(2),
      Q => \^wf1.integrator3_data\(50),
      R => SR(0)
    );
\out_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[51]_1\(3),
      Q => \^wf1.integrator3_data\(51),
      R => SR(0)
    );
\out_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[55]_1\(0),
      Q => \^wf1.integrator3_data\(52),
      R => SR(0)
    );
\out_data_reg[52]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[48]_i_1__6_n_0\,
      CO(3) => \out_data_reg[52]_i_1__6_n_0\,
      CO(2) => \out_data_reg[52]_i_1__6_n_1\,
      CO(1) => \out_data_reg[52]_i_1__6_n_2\,
      CO(0) => \out_data_reg[52]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(55 downto 52),
      O(3 downto 0) => \out_data_reg[55]_0\(3 downto 0),
      S(3) => \out_data[52]_i_2__6_n_0\,
      S(2) => \out_data[52]_i_3__6_n_0\,
      S(1) => \out_data[52]_i_4__6_n_0\,
      S(0) => \out_data[52]_i_5__6_n_0\
    );
\out_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[55]_1\(1),
      Q => \^wf1.integrator3_data\(53),
      R => SR(0)
    );
\out_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[55]_1\(2),
      Q => \^wf1.integrator3_data\(54),
      R => SR(0)
    );
\out_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[55]_1\(3),
      Q => \^wf1.integrator3_data\(55),
      R => SR(0)
    );
\out_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[59]_1\(0),
      Q => \^wf1.integrator3_data\(56),
      R => SR(0)
    );
\out_data_reg[56]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[52]_i_1__6_n_0\,
      CO(3) => \out_data_reg[56]_i_1__6_n_0\,
      CO(2) => \out_data_reg[56]_i_1__6_n_1\,
      CO(1) => \out_data_reg[56]_i_1__6_n_2\,
      CO(0) => \out_data_reg[56]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(59 downto 56),
      O(3 downto 0) => \out_data_reg[59]_0\(3 downto 0),
      S(3) => \out_data[56]_i_2__6_n_0\,
      S(2) => \out_data[56]_i_3__6_n_0\,
      S(1) => \out_data[56]_i_4__6_n_0\,
      S(0) => \out_data[56]_i_5__6_n_0\
    );
\out_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[59]_1\(1),
      Q => \^wf1.integrator3_data\(57),
      R => SR(0)
    );
\out_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[59]_1\(2),
      Q => \^wf1.integrator3_data\(58),
      R => SR(0)
    );
\out_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[59]_1\(3),
      Q => \^wf1.integrator3_data\(59),
      R => SR(0)
    );
\out_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_1\(1),
      Q => \^wf1.integrator3_data\(5),
      R => SR(0)
    );
\out_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[63]_1\(0),
      Q => \^wf1.integrator3_data\(60),
      R => SR(0)
    );
\out_data_reg[60]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[56]_i_1__6_n_0\,
      CO(3) => \out_data_reg[60]_i_1__6_n_0\,
      CO(2) => \out_data_reg[60]_i_1__6_n_1\,
      CO(1) => \out_data_reg[60]_i_1__6_n_2\,
      CO(0) => \out_data_reg[60]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(63 downto 60),
      O(3 downto 0) => \out_data_reg[63]_0\(3 downto 0),
      S(3) => \out_data[60]_i_2__6_n_0\,
      S(2) => \out_data[60]_i_3__6_n_0\,
      S(1) => \out_data[60]_i_4__6_n_0\,
      S(0) => \out_data[60]_i_5__6_n_0\
    );
\out_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[63]_1\(1),
      Q => \^wf1.integrator3_data\(61),
      R => SR(0)
    );
\out_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[63]_1\(2),
      Q => \^wf1.integrator3_data\(62),
      R => SR(0)
    );
\out_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[63]_1\(3),
      Q => \^wf1.integrator3_data\(63),
      R => SR(0)
    );
\out_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[67]_1\(0),
      Q => \^wf1.integrator3_data\(64),
      R => SR(0)
    );
\out_data_reg[64]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[60]_i_1__6_n_0\,
      CO(3) => \out_data_reg[64]_i_1__6_n_0\,
      CO(2) => \out_data_reg[64]_i_1__6_n_1\,
      CO(1) => \out_data_reg[64]_i_1__6_n_2\,
      CO(0) => \out_data_reg[64]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(67 downto 64),
      O(3 downto 0) => \out_data_reg[67]_0\(3 downto 0),
      S(3) => \out_data[64]_i_2__6_n_0\,
      S(2) => \out_data[64]_i_3__6_n_0\,
      S(1) => \out_data[64]_i_4__6_n_0\,
      S(0) => \out_data[64]_i_5__6_n_0\
    );
\out_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[67]_1\(1),
      Q => \^wf1.integrator3_data\(65),
      R => SR(0)
    );
\out_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[67]_1\(2),
      Q => \^wf1.integrator3_data\(66),
      R => SR(0)
    );
\out_data_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[67]_1\(3),
      Q => \^wf1.integrator3_data\(67),
      R => SR(0)
    );
\out_data_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[71]_1\(0),
      Q => \^wf1.integrator3_data\(68),
      R => SR(0)
    );
\out_data_reg[68]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[64]_i_1__6_n_0\,
      CO(3) => \out_data_reg[68]_i_1__6_n_0\,
      CO(2) => \out_data_reg[68]_i_1__6_n_1\,
      CO(1) => \out_data_reg[68]_i_1__6_n_2\,
      CO(0) => \out_data_reg[68]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(71 downto 68),
      O(3 downto 0) => \out_data_reg[71]_0\(3 downto 0),
      S(3) => \out_data[68]_i_2__6_n_0\,
      S(2) => \out_data[68]_i_3__6_n_0\,
      S(1) => \out_data[68]_i_4__6_n_0\,
      S(0) => \out_data[68]_i_5__6_n_0\
    );
\out_data_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[71]_1\(1),
      Q => \^wf1.integrator3_data\(69),
      R => SR(0)
    );
\out_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_1\(2),
      Q => \^wf1.integrator3_data\(6),
      R => SR(0)
    );
\out_data_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[71]_1\(2),
      Q => \^wf1.integrator3_data\(70),
      R => SR(0)
    );
\out_data_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[71]_1\(3),
      Q => \^wf1.integrator3_data\(71),
      R => SR(0)
    );
\out_data_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[75]_1\(0),
      Q => \^wf1.integrator3_data\(72),
      R => SR(0)
    );
\out_data_reg[72]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[68]_i_1__6_n_0\,
      CO(3) => \out_data_reg[72]_i_1__6_n_0\,
      CO(2) => \out_data_reg[72]_i_1__6_n_1\,
      CO(1) => \out_data_reg[72]_i_1__6_n_2\,
      CO(0) => \out_data_reg[72]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(75 downto 72),
      O(3 downto 0) => \out_data_reg[75]_0\(3 downto 0),
      S(3) => \out_data[72]_i_2__6_n_0\,
      S(2) => \out_data[72]_i_3__6_n_0\,
      S(1) => \out_data[72]_i_4__6_n_0\,
      S(0) => \out_data[72]_i_5__6_n_0\
    );
\out_data_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[75]_1\(1),
      Q => \^wf1.integrator3_data\(73),
      R => SR(0)
    );
\out_data_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[75]_1\(2),
      Q => \^wf1.integrator3_data\(74),
      R => SR(0)
    );
\out_data_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[75]_1\(3),
      Q => \^wf1.integrator3_data\(75),
      R => SR(0)
    );
\out_data_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[79]_1\(0),
      Q => \^wf1.integrator3_data\(76),
      R => SR(0)
    );
\out_data_reg[76]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[72]_i_1__6_n_0\,
      CO(3) => \out_data_reg[76]_i_1__6_n_0\,
      CO(2) => \out_data_reg[76]_i_1__6_n_1\,
      CO(1) => \out_data_reg[76]_i_1__6_n_2\,
      CO(0) => \out_data_reg[76]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(79 downto 76),
      O(3 downto 0) => \out_data_reg[79]_0\(3 downto 0),
      S(3) => \out_data[76]_i_2__6_n_0\,
      S(2) => \out_data[76]_i_3__6_n_0\,
      S(1) => \out_data[76]_i_4__6_n_0\,
      S(0) => \out_data[76]_i_5__6_n_0\
    );
\out_data_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[79]_1\(1),
      Q => \^wf1.integrator3_data\(77),
      R => SR(0)
    );
\out_data_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[79]_1\(2),
      Q => \^wf1.integrator3_data\(78),
      R => SR(0)
    );
\out_data_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[79]_1\(3),
      Q => \^wf1.integrator3_data\(79),
      R => SR(0)
    );
\out_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_1\(3),
      Q => \^wf1.integrator3_data\(7),
      R => SR(0)
    );
\out_data_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[83]_1\(0),
      Q => \^wf1.integrator3_data\(80),
      R => SR(0)
    );
\out_data_reg[80]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[76]_i_1__6_n_0\,
      CO(3) => \out_data_reg[80]_i_1__6_n_0\,
      CO(2) => \out_data_reg[80]_i_1__6_n_1\,
      CO(1) => \out_data_reg[80]_i_1__6_n_2\,
      CO(0) => \out_data_reg[80]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(83 downto 80),
      O(3 downto 0) => \out_data_reg[83]_0\(3 downto 0),
      S(3) => \out_data[80]_i_2__6_n_0\,
      S(2) => \out_data[80]_i_3__6_n_0\,
      S(1) => \out_data[80]_i_4__6_n_0\,
      S(0) => \out_data[80]_i_5__6_n_0\
    );
\out_data_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[83]_1\(1),
      Q => \^wf1.integrator3_data\(81),
      R => SR(0)
    );
\out_data_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[83]_1\(2),
      Q => \^wf1.integrator3_data\(82),
      R => SR(0)
    );
\out_data_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[83]_1\(3),
      Q => \^wf1.integrator3_data\(83),
      R => SR(0)
    );
\out_data_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[87]_2\(0),
      Q => \^wf1.integrator3_data\(84),
      R => SR(0)
    );
\out_data_reg[84]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[80]_i_1__6_n_0\,
      CO(3) => \out_data_reg[84]_i_1__6_n_0\,
      CO(2) => \out_data_reg[84]_i_1__6_n_1\,
      CO(1) => \out_data_reg[84]_i_1__6_n_2\,
      CO(0) => \out_data_reg[84]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(87 downto 84),
      O(3 downto 0) => \out_data_reg[87]_0\(3 downto 0),
      S(3) => \out_data[84]_i_2__6_n_0\,
      S(2) => \out_data[84]_i_3__6_n_0\,
      S(1) => \out_data[84]_i_4__6_n_0\,
      S(0) => \out_data[84]_i_5__6_n_0\
    );
\out_data_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[87]_2\(1),
      Q => \^wf1.integrator3_data\(85),
      R => SR(0)
    );
\out_data_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[87]_2\(2),
      Q => \^wf1.integrator3_data\(86),
      R => SR(0)
    );
\out_data_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[87]_2\(3),
      Q => \^wf1.integrator3_data\(87),
      R => SR(0)
    );
\out_data_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[88]_0\(0),
      Q => \^wf1.integrator3_data\(88),
      R => SR(0)
    );
\out_data_reg[88]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[84]_i_1__6_n_0\,
      CO(3 downto 0) => \NLW_out_data_reg[88]_i_1__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_out_data_reg[88]_i_1__6_O_UNCONNECTED\(3 downto 1),
      O(0) => \out_data_reg[87]_1\(0),
      S(3 downto 1) => B"000",
      S(0) => \out_data[88]_i_2__6_n_0\
    );
\out_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_1\(0),
      Q => \^wf1.integrator3_data\(8),
      R => SR(0)
    );
\out_data_reg[8]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[4]_i_1__7_n_0\,
      CO(3) => \out_data_reg[8]_i_1__7_n_0\,
      CO(2) => \out_data_reg[8]_i_1__7_n_1\,
      CO(1) => \out_data_reg[8]_i_1__7_n_2\,
      CO(0) => \out_data_reg[8]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator3_data\(11 downto 8),
      O(3 downto 0) => \out_data_reg[11]_0\(3 downto 0),
      S(3) => \out_data[8]_i_2__7_n_0\,
      S(2) => \out_data[8]_i_3__7_n_0\,
      S(1) => \out_data[8]_i_4__7_n_0\,
      S(0) => \out_data[8]_i_5__7_n_0\
    );
\out_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_1\(1),
      Q => \^wf1.integrator3_data\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_wf_proc_0_1_cic_integrator_4 is
  port (
    \out_data_reg[0]_0\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_data_reg[1]_0\ : out STD_LOGIC;
    \out_data_reg[2]_0\ : out STD_LOGIC;
    \out_data_reg[3]_0\ : out STD_LOGIC;
    \out_data_reg[4]_0\ : out STD_LOGIC;
    \out_data_reg[5]_0\ : out STD_LOGIC;
    \out_data_reg[6]_0\ : out STD_LOGIC;
    \out_data_reg[7]_0\ : out STD_LOGIC;
    \out_data_reg[8]_0\ : out STD_LOGIC;
    \out_data_reg[9]_0\ : out STD_LOGIC;
    \out_data_reg[10]_0\ : out STD_LOGIC;
    \out_data_reg[11]_0\ : out STD_LOGIC;
    \out_data_reg[12]_0\ : out STD_LOGIC;
    \out_data_reg[13]_0\ : out STD_LOGIC;
    \out_data_reg[14]_0\ : out STD_LOGIC;
    \out_data_reg[15]_0\ : out STD_LOGIC;
    \out_data_reg[16]_0\ : out STD_LOGIC;
    \out_data_reg[17]_0\ : out STD_LOGIC;
    \out_data_reg[18]_0\ : out STD_LOGIC;
    \out_data_reg[19]_0\ : out STD_LOGIC;
    \out_data_reg[20]_0\ : out STD_LOGIC;
    \out_data_reg[21]_0\ : out STD_LOGIC;
    \out_data_reg[22]_0\ : out STD_LOGIC;
    \out_data_reg[23]_0\ : out STD_LOGIC;
    \out_data_reg[24]_0\ : out STD_LOGIC;
    \out_data_reg[25]_0\ : out STD_LOGIC;
    \out_data_reg[26]_0\ : out STD_LOGIC;
    \out_data_reg[27]_0\ : out STD_LOGIC;
    \out_data_reg[28]_0\ : out STD_LOGIC;
    \out_data_reg[29]_0\ : out STD_LOGIC;
    \out_data_reg[30]_0\ : out STD_LOGIC;
    \out_data_reg[31]_0\ : out STD_LOGIC;
    \out_data_reg[32]_0\ : out STD_LOGIC;
    \out_data_reg[33]_0\ : out STD_LOGIC;
    \out_data_reg[34]_0\ : out STD_LOGIC;
    \out_data_reg[35]_0\ : out STD_LOGIC;
    \out_data_reg[36]_0\ : out STD_LOGIC;
    \out_data_reg[37]_0\ : out STD_LOGIC;
    \out_data_reg[38]_0\ : out STD_LOGIC;
    \out_data_reg[39]_0\ : out STD_LOGIC;
    \out_data_reg[40]_0\ : out STD_LOGIC;
    \out_data_reg[41]_0\ : out STD_LOGIC;
    \out_data_reg[42]_0\ : out STD_LOGIC;
    \out_data_reg[43]_0\ : out STD_LOGIC;
    \out_data_reg[44]_0\ : out STD_LOGIC;
    \out_data_reg[45]_0\ : out STD_LOGIC;
    \out_data_reg[46]_0\ : out STD_LOGIC;
    \out_data_reg[47]_0\ : out STD_LOGIC;
    \out_data_reg[48]_0\ : out STD_LOGIC;
    \out_data_reg[49]_0\ : out STD_LOGIC;
    \out_data_reg[50]_0\ : out STD_LOGIC;
    \out_data_reg[51]_0\ : out STD_LOGIC;
    \out_data_reg[52]_0\ : out STD_LOGIC;
    \out_data_reg[53]_0\ : out STD_LOGIC;
    \out_data_reg[54]_0\ : out STD_LOGIC;
    \out_data_reg[55]_0\ : out STD_LOGIC;
    \out_data_reg[56]_0\ : out STD_LOGIC;
    \out_data_reg[57]_0\ : out STD_LOGIC;
    \out_data_reg[58]_0\ : out STD_LOGIC;
    \out_data_reg[59]_0\ : out STD_LOGIC;
    \out_data_reg[60]_0\ : out STD_LOGIC;
    \wf1.integrator4_data\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \out_data_reg[64]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[68]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[72]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[76]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[80]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[84]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[87]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_aclk : in STD_LOGIC;
    \out_data_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[27]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[31]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[35]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[39]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[43]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[47]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[51]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[55]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[59]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[63]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[67]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[71]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[75]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[79]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[83]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[87]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[88]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    resn_i : in STD_LOGIC;
    \wf1.integrator5_data\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \out_data_reg[3]_1\ : in STD_LOGIC;
    \out_data_reg[3]_2\ : in STD_LOGIC;
    \out_data_reg[3]_3\ : in STD_LOGIC;
    \out_data_reg[3]_4\ : in STD_LOGIC;
    \out_data_reg[7]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_wf_proc_0_1_cic_integrator_4 : entity is "cic_integrator";
end design_1_wf_proc_0_1_cic_integrator_4;

architecture STRUCTURE of design_1_wf_proc_0_1_cic_integrator_4 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \out_data[0]_i_2__8_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_3__8_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_4__8_n_0\ : STD_LOGIC;
  signal \out_data[0]_i_5__8_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_2__8_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_3__8_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_4__8_n_0\ : STD_LOGIC;
  signal \out_data[12]_i_5__8_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_2__8_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_3__8_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_4__8_n_0\ : STD_LOGIC;
  signal \out_data[16]_i_5__8_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_2__8_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_3__8_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_4__8_n_0\ : STD_LOGIC;
  signal \out_data[20]_i_5__8_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_3__8_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_4__8_n_0\ : STD_LOGIC;
  signal \out_data[24]_i_5__8_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_2__8_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_3__8_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_4__8_n_0\ : STD_LOGIC;
  signal \out_data[4]_i_5__8_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_2__8_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_3__8_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_4__8_n_0\ : STD_LOGIC;
  signal \out_data[8]_i_5__8_n_0\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__8_n_1\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__8_n_2\ : STD_LOGIC;
  signal \out_data_reg[0]_i_1__8_n_3\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__8_n_0\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__8_n_1\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__8_n_2\ : STD_LOGIC;
  signal \out_data_reg[12]_i_1__8_n_3\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__8_n_0\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__8_n_1\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__8_n_2\ : STD_LOGIC;
  signal \out_data_reg[16]_i_1__8_n_3\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__8_n_0\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__8_n_1\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__8_n_2\ : STD_LOGIC;
  signal \out_data_reg[20]_i_1__8_n_3\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__8_n_1\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__8_n_2\ : STD_LOGIC;
  signal \out_data_reg[24]_i_1__8_n_3\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__8_n_1\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__8_n_2\ : STD_LOGIC;
  signal \out_data_reg[4]_i_1__8_n_3\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__8_n_0\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__8_n_1\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__8_n_2\ : STD_LOGIC;
  signal \out_data_reg[8]_i_1__8_n_3\ : STD_LOGIC;
  signal \^wf1.integrator4_data\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \NLW_out_data_reg[24]_i_1__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \out_data_reg[0]_i_1__8\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[12]_i_1__8\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[16]_i_1__8\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[20]_i_1__8\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[24]_i_1__8\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[4]_i_1__8\ : label is 11;
  attribute ADDER_THRESHOLD of \out_data_reg[8]_i_1__8\ : label is 11;
begin
  SR(0) <= \^sr\(0);
  \wf1.integrator4_data\(27 downto 0) <= \^wf1.integrator4_data\(27 downto 0);
\out_data[0]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(3),
      I1 => \out_data_reg[3]_4\,
      O => \out_data[0]_i_2__8_n_0\
    );
\out_data[0]_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(2),
      I1 => \out_data_reg[3]_3\,
      O => \out_data[0]_i_3__8_n_0\
    );
\out_data[0]_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(1),
      I1 => \out_data_reg[3]_2\,
      O => \out_data[0]_i_4__8_n_0\
    );
\out_data[0]_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(0),
      I1 => \out_data_reg[3]_1\,
      O => \out_data[0]_i_5__8_n_0\
    );
\out_data[12]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(15),
      I1 => \wf1.integrator5_data\(10),
      O => \out_data[12]_i_2__8_n_0\
    );
\out_data[12]_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(14),
      I1 => \wf1.integrator5_data\(9),
      O => \out_data[12]_i_3__8_n_0\
    );
\out_data[12]_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(13),
      I1 => \wf1.integrator5_data\(8),
      O => \out_data[12]_i_4__8_n_0\
    );
\out_data[12]_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(12),
      I1 => \wf1.integrator5_data\(7),
      O => \out_data[12]_i_5__8_n_0\
    );
\out_data[16]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(19),
      I1 => \wf1.integrator5_data\(14),
      O => \out_data[16]_i_2__8_n_0\
    );
\out_data[16]_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(18),
      I1 => \wf1.integrator5_data\(13),
      O => \out_data[16]_i_3__8_n_0\
    );
\out_data[16]_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(17),
      I1 => \wf1.integrator5_data\(12),
      O => \out_data[16]_i_4__8_n_0\
    );
\out_data[16]_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(16),
      I1 => \wf1.integrator5_data\(11),
      O => \out_data[16]_i_5__8_n_0\
    );
\out_data[20]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(23),
      I1 => \wf1.integrator5_data\(18),
      O => \out_data[20]_i_2__8_n_0\
    );
\out_data[20]_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(22),
      I1 => \wf1.integrator5_data\(17),
      O => \out_data[20]_i_3__8_n_0\
    );
\out_data[20]_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(21),
      I1 => \wf1.integrator5_data\(16),
      O => \out_data[20]_i_4__8_n_0\
    );
\out_data[20]_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(20),
      I1 => \wf1.integrator5_data\(15),
      O => \out_data[20]_i_5__8_n_0\
    );
\out_data[24]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(27),
      I1 => \wf1.integrator5_data\(22),
      O => \out_data[24]_i_2__0_n_0\
    );
\out_data[24]_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(26),
      I1 => \wf1.integrator5_data\(21),
      O => \out_data[24]_i_3__8_n_0\
    );
\out_data[24]_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(25),
      I1 => \wf1.integrator5_data\(20),
      O => \out_data[24]_i_4__8_n_0\
    );
\out_data[24]_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(24),
      I1 => \wf1.integrator5_data\(19),
      O => \out_data[24]_i_5__8_n_0\
    );
\out_data[4]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(7),
      I1 => \wf1.integrator5_data\(2),
      O => \out_data[4]_i_2__8_n_0\
    );
\out_data[4]_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(6),
      I1 => \wf1.integrator5_data\(1),
      O => \out_data[4]_i_3__8_n_0\
    );
\out_data[4]_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(5),
      I1 => \wf1.integrator5_data\(0),
      O => \out_data[4]_i_4__8_n_0\
    );
\out_data[4]_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(4),
      I1 => \out_data_reg[7]_2\,
      O => \out_data[4]_i_5__8_n_0\
    );
\out_data[8]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(11),
      I1 => \wf1.integrator5_data\(6),
      O => \out_data[8]_i_2__8_n_0\
    );
\out_data[8]_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(10),
      I1 => \wf1.integrator5_data\(5),
      O => \out_data[8]_i_3__8_n_0\
    );
\out_data[8]_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(9),
      I1 => \wf1.integrator5_data\(4),
      O => \out_data[8]_i_4__8_n_0\
    );
\out_data[8]_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wf1.integrator4_data\(8),
      I1 => \wf1.integrator5_data\(3),
      O => \out_data[8]_i_5__8_n_0\
    );
\out_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => O(0),
      Q => \out_data_reg[0]_0\,
      R => \^sr\(0)
    );
\out_data_reg[0]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_data_reg[0]_i_1__8_n_0\,
      CO(2) => \out_data_reg[0]_i_1__8_n_1\,
      CO(1) => \out_data_reg[0]_i_1__8_n_2\,
      CO(0) => \out_data_reg[0]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator4_data\(3 downto 0),
      O(3 downto 0) => \out_data_reg[64]_0\(3 downto 0),
      S(3) => \out_data[0]_i_2__8_n_0\,
      S(2) => \out_data[0]_i_3__8_n_0\,
      S(1) => \out_data[0]_i_4__8_n_0\,
      S(0) => \out_data[0]_i_5__8_n_0\
    );
\out_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_1\(2),
      Q => \out_data_reg[10]_0\,
      R => \^sr\(0)
    );
\out_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_1\(3),
      Q => \out_data_reg[11]_0\,
      R => \^sr\(0)
    );
\out_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_1\(0),
      Q => \out_data_reg[12]_0\,
      R => \^sr\(0)
    );
\out_data_reg[12]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[8]_i_1__8_n_0\,
      CO(3) => \out_data_reg[12]_i_1__8_n_0\,
      CO(2) => \out_data_reg[12]_i_1__8_n_1\,
      CO(1) => \out_data_reg[12]_i_1__8_n_2\,
      CO(0) => \out_data_reg[12]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator4_data\(15 downto 12),
      O(3 downto 0) => \out_data_reg[76]_0\(3 downto 0),
      S(3) => \out_data[12]_i_2__8_n_0\,
      S(2) => \out_data[12]_i_3__8_n_0\,
      S(1) => \out_data[12]_i_4__8_n_0\,
      S(0) => \out_data[12]_i_5__8_n_0\
    );
\out_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_1\(1),
      Q => \out_data_reg[13]_0\,
      R => \^sr\(0)
    );
\out_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_1\(2),
      Q => \out_data_reg[14]_0\,
      R => \^sr\(0)
    );
\out_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_1\(3),
      Q => \out_data_reg[15]_0\,
      R => \^sr\(0)
    );
\out_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_1\(0),
      Q => \out_data_reg[16]_0\,
      R => \^sr\(0)
    );
\out_data_reg[16]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[12]_i_1__8_n_0\,
      CO(3) => \out_data_reg[16]_i_1__8_n_0\,
      CO(2) => \out_data_reg[16]_i_1__8_n_1\,
      CO(1) => \out_data_reg[16]_i_1__8_n_2\,
      CO(0) => \out_data_reg[16]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator4_data\(19 downto 16),
      O(3 downto 0) => \out_data_reg[80]_0\(3 downto 0),
      S(3) => \out_data[16]_i_2__8_n_0\,
      S(2) => \out_data[16]_i_3__8_n_0\,
      S(1) => \out_data[16]_i_4__8_n_0\,
      S(0) => \out_data[16]_i_5__8_n_0\
    );
\out_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_1\(1),
      Q => \out_data_reg[17]_0\,
      R => \^sr\(0)
    );
\out_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_1\(2),
      Q => \out_data_reg[18]_0\,
      R => \^sr\(0)
    );
\out_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_1\(3),
      Q => \out_data_reg[19]_0\,
      R => \^sr\(0)
    );
\out_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => O(1),
      Q => \out_data_reg[1]_0\,
      R => \^sr\(0)
    );
\out_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_1\(0),
      Q => \out_data_reg[20]_0\,
      R => \^sr\(0)
    );
\out_data_reg[20]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[16]_i_1__8_n_0\,
      CO(3) => \out_data_reg[20]_i_1__8_n_0\,
      CO(2) => \out_data_reg[20]_i_1__8_n_1\,
      CO(1) => \out_data_reg[20]_i_1__8_n_2\,
      CO(0) => \out_data_reg[20]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator4_data\(23 downto 20),
      O(3 downto 0) => \out_data_reg[84]_0\(3 downto 0),
      S(3) => \out_data[20]_i_2__8_n_0\,
      S(2) => \out_data[20]_i_3__8_n_0\,
      S(1) => \out_data[20]_i_4__8_n_0\,
      S(0) => \out_data[20]_i_5__8_n_0\
    );
\out_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_1\(1),
      Q => \out_data_reg[21]_0\,
      R => \^sr\(0)
    );
\out_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_1\(2),
      Q => \out_data_reg[22]_0\,
      R => \^sr\(0)
    );
\out_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_1\(3),
      Q => \out_data_reg[23]_0\,
      R => \^sr\(0)
    );
\out_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(0),
      Q => \out_data_reg[24]_0\,
      R => \^sr\(0)
    );
\out_data_reg[24]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[20]_i_1__8_n_0\,
      CO(3) => \NLW_out_data_reg[24]_i_1__8_CO_UNCONNECTED\(3),
      CO(2) => \out_data_reg[24]_i_1__8_n_1\,
      CO(1) => \out_data_reg[24]_i_1__8_n_2\,
      CO(0) => \out_data_reg[24]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^wf1.integrator4_data\(26 downto 24),
      O(3 downto 0) => \out_data_reg[87]_0\(3 downto 0),
      S(3) => \out_data[24]_i_2__0_n_0\,
      S(2) => \out_data[24]_i_3__8_n_0\,
      S(1) => \out_data[24]_i_4__8_n_0\,
      S(0) => \out_data[24]_i_5__8_n_0\
    );
\out_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(1),
      Q => \out_data_reg[25]_0\,
      R => \^sr\(0)
    );
\out_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(2),
      Q => \out_data_reg[26]_0\,
      R => \^sr\(0)
    );
\out_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(3),
      Q => \out_data_reg[27]_0\,
      R => \^sr\(0)
    );
\out_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[31]_1\(0),
      Q => \out_data_reg[28]_0\,
      R => \^sr\(0)
    );
\out_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[31]_1\(1),
      Q => \out_data_reg[29]_0\,
      R => \^sr\(0)
    );
\out_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => O(2),
      Q => \out_data_reg[2]_0\,
      R => \^sr\(0)
    );
\out_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[31]_1\(2),
      Q => \out_data_reg[30]_0\,
      R => \^sr\(0)
    );
\out_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[31]_1\(3),
      Q => \out_data_reg[31]_0\,
      R => \^sr\(0)
    );
\out_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[35]_1\(0),
      Q => \out_data_reg[32]_0\,
      R => \^sr\(0)
    );
\out_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[35]_1\(1),
      Q => \out_data_reg[33]_0\,
      R => \^sr\(0)
    );
\out_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[35]_1\(2),
      Q => \out_data_reg[34]_0\,
      R => \^sr\(0)
    );
\out_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[35]_1\(3),
      Q => \out_data_reg[35]_0\,
      R => \^sr\(0)
    );
\out_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[39]_1\(0),
      Q => \out_data_reg[36]_0\,
      R => \^sr\(0)
    );
\out_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[39]_1\(1),
      Q => \out_data_reg[37]_0\,
      R => \^sr\(0)
    );
\out_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[39]_1\(2),
      Q => \out_data_reg[38]_0\,
      R => \^sr\(0)
    );
\out_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[39]_1\(3),
      Q => \out_data_reg[39]_0\,
      R => \^sr\(0)
    );
\out_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => O(3),
      Q => \out_data_reg[3]_0\,
      R => \^sr\(0)
    );
\out_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[43]_1\(0),
      Q => \out_data_reg[40]_0\,
      R => \^sr\(0)
    );
\out_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[43]_1\(1),
      Q => \out_data_reg[41]_0\,
      R => \^sr\(0)
    );
\out_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[43]_1\(2),
      Q => \out_data_reg[42]_0\,
      R => \^sr\(0)
    );
\out_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[43]_1\(3),
      Q => \out_data_reg[43]_0\,
      R => \^sr\(0)
    );
\out_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[47]_1\(0),
      Q => \out_data_reg[44]_0\,
      R => \^sr\(0)
    );
\out_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[47]_1\(1),
      Q => \out_data_reg[45]_0\,
      R => \^sr\(0)
    );
\out_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[47]_1\(2),
      Q => \out_data_reg[46]_0\,
      R => \^sr\(0)
    );
\out_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[47]_1\(3),
      Q => \out_data_reg[47]_0\,
      R => \^sr\(0)
    );
\out_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[51]_1\(0),
      Q => \out_data_reg[48]_0\,
      R => \^sr\(0)
    );
\out_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[51]_1\(1),
      Q => \out_data_reg[49]_0\,
      R => \^sr\(0)
    );
\out_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_1\(0),
      Q => \out_data_reg[4]_0\,
      R => \^sr\(0)
    );
\out_data_reg[4]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[0]_i_1__8_n_0\,
      CO(3) => \out_data_reg[4]_i_1__8_n_0\,
      CO(2) => \out_data_reg[4]_i_1__8_n_1\,
      CO(1) => \out_data_reg[4]_i_1__8_n_2\,
      CO(0) => \out_data_reg[4]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator4_data\(7 downto 4),
      O(3 downto 0) => \out_data_reg[68]_0\(3 downto 0),
      S(3) => \out_data[4]_i_2__8_n_0\,
      S(2) => \out_data[4]_i_3__8_n_0\,
      S(1) => \out_data[4]_i_4__8_n_0\,
      S(0) => \out_data[4]_i_5__8_n_0\
    );
\out_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[51]_1\(2),
      Q => \out_data_reg[50]_0\,
      R => \^sr\(0)
    );
\out_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[51]_1\(3),
      Q => \out_data_reg[51]_0\,
      R => \^sr\(0)
    );
\out_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[55]_1\(0),
      Q => \out_data_reg[52]_0\,
      R => \^sr\(0)
    );
\out_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[55]_1\(1),
      Q => \out_data_reg[53]_0\,
      R => \^sr\(0)
    );
\out_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[55]_1\(2),
      Q => \out_data_reg[54]_0\,
      R => \^sr\(0)
    );
\out_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[55]_1\(3),
      Q => \out_data_reg[55]_0\,
      R => \^sr\(0)
    );
\out_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[59]_1\(0),
      Q => \out_data_reg[56]_0\,
      R => \^sr\(0)
    );
\out_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[59]_1\(1),
      Q => \out_data_reg[57]_0\,
      R => \^sr\(0)
    );
\out_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[59]_1\(2),
      Q => \out_data_reg[58]_0\,
      R => \^sr\(0)
    );
\out_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[59]_1\(3),
      Q => \out_data_reg[59]_0\,
      R => \^sr\(0)
    );
\out_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_1\(1),
      Q => \out_data_reg[5]_0\,
      R => \^sr\(0)
    );
\out_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[63]_0\(0),
      Q => \out_data_reg[60]_0\,
      R => \^sr\(0)
    );
\out_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[63]_0\(1),
      Q => \^wf1.integrator4_data\(0),
      R => \^sr\(0)
    );
\out_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[63]_0\(2),
      Q => \^wf1.integrator4_data\(1),
      R => \^sr\(0)
    );
\out_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[63]_0\(3),
      Q => \^wf1.integrator4_data\(2),
      R => \^sr\(0)
    );
\out_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[67]_0\(0),
      Q => \^wf1.integrator4_data\(3),
      R => \^sr\(0)
    );
\out_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[67]_0\(1),
      Q => \^wf1.integrator4_data\(4),
      R => \^sr\(0)
    );
\out_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[67]_0\(2),
      Q => \^wf1.integrator4_data\(5),
      R => \^sr\(0)
    );
\out_data_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[67]_0\(3),
      Q => \^wf1.integrator4_data\(6),
      R => \^sr\(0)
    );
\out_data_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[71]_0\(0),
      Q => \^wf1.integrator4_data\(7),
      R => \^sr\(0)
    );
\out_data_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[71]_0\(1),
      Q => \^wf1.integrator4_data\(8),
      R => \^sr\(0)
    );
\out_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_1\(2),
      Q => \out_data_reg[6]_0\,
      R => \^sr\(0)
    );
\out_data_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[71]_0\(2),
      Q => \^wf1.integrator4_data\(9),
      R => \^sr\(0)
    );
\out_data_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[71]_0\(3),
      Q => \^wf1.integrator4_data\(10),
      R => \^sr\(0)
    );
\out_data_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[75]_0\(0),
      Q => \^wf1.integrator4_data\(11),
      R => \^sr\(0)
    );
\out_data_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[75]_0\(1),
      Q => \^wf1.integrator4_data\(12),
      R => \^sr\(0)
    );
\out_data_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[75]_0\(2),
      Q => \^wf1.integrator4_data\(13),
      R => \^sr\(0)
    );
\out_data_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[75]_0\(3),
      Q => \^wf1.integrator4_data\(14),
      R => \^sr\(0)
    );
\out_data_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[79]_0\(0),
      Q => \^wf1.integrator4_data\(15),
      R => \^sr\(0)
    );
\out_data_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[79]_0\(1),
      Q => \^wf1.integrator4_data\(16),
      R => \^sr\(0)
    );
\out_data_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[79]_0\(2),
      Q => \^wf1.integrator4_data\(17),
      R => \^sr\(0)
    );
\out_data_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[79]_0\(3),
      Q => \^wf1.integrator4_data\(18),
      R => \^sr\(0)
    );
\out_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_1\(3),
      Q => \out_data_reg[7]_0\,
      R => \^sr\(0)
    );
\out_data_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[83]_0\(0),
      Q => \^wf1.integrator4_data\(19),
      R => \^sr\(0)
    );
\out_data_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[83]_0\(1),
      Q => \^wf1.integrator4_data\(20),
      R => \^sr\(0)
    );
\out_data_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[83]_0\(2),
      Q => \^wf1.integrator4_data\(21),
      R => \^sr\(0)
    );
\out_data_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[83]_0\(3),
      Q => \^wf1.integrator4_data\(22),
      R => \^sr\(0)
    );
\out_data_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[87]_1\(0),
      Q => \^wf1.integrator4_data\(23),
      R => \^sr\(0)
    );
\out_data_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[87]_1\(1),
      Q => \^wf1.integrator4_data\(24),
      R => \^sr\(0)
    );
\out_data_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[87]_1\(2),
      Q => \^wf1.integrator4_data\(25),
      R => \^sr\(0)
    );
\out_data_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[87]_1\(3),
      Q => \^wf1.integrator4_data\(26),
      R => \^sr\(0)
    );
\out_data_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[88]_0\(0),
      Q => \^wf1.integrator4_data\(27),
      R => \^sr\(0)
    );
\out_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_1\(0),
      Q => \out_data_reg[8]_0\,
      R => \^sr\(0)
    );
\out_data_reg[8]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_data_reg[4]_i_1__8_n_0\,
      CO(3) => \out_data_reg[8]_i_1__8_n_0\,
      CO(2) => \out_data_reg[8]_i_1__8_n_1\,
      CO(1) => \out_data_reg[8]_i_1__8_n_2\,
      CO(0) => \out_data_reg[8]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^wf1.integrator4_data\(11 downto 8),
      O(3 downto 0) => \out_data_reg[72]_0\(3 downto 0),
      S(3) => \out_data[8]_i_2__8_n_0\,
      S(2) => \out_data[8]_i_3__8_n_0\,
      S(1) => \out_data[8]_i_4__8_n_0\,
      S(0) => \out_data[8]_i_5__8_n_0\
    );
\out_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_1\(1),
      Q => \out_data_reg[9]_0\,
      R => \^sr\(0)
    );
\prev_data[22]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resn_i,
      O => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_wf_proc_0_1_cic_integrator__parameterized0\ is
  port (
    \out_data_reg[0]_0\ : out STD_LOGIC;
    \out_data_reg[1]_0\ : out STD_LOGIC;
    \out_data_reg[2]_0\ : out STD_LOGIC;
    \out_data_reg[3]_0\ : out STD_LOGIC;
    \out_data_reg[4]_0\ : out STD_LOGIC;
    \wf1.integrator5_data\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[20]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[24]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[27]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_data_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_aclk : in STD_LOGIC;
    \out_data_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[27]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[22]_0\ : in STD_LOGIC_VECTOR ( 22 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_wf_proc_0_1_cic_integrator__parameterized0\ : entity is "cic_integrator";
end \design_1_wf_proc_0_1_cic_integrator__parameterized0\;

architecture STRUCTURE of \design_1_wf_proc_0_1_cic_integrator__parameterized0\ is
  signal \^wf1.integrator5_data\ : STD_LOGIC_VECTOR ( 22 downto 0 );
begin
  \wf1.integrator5_data\(22 downto 0) <= \^wf1.integrator5_data\(22 downto 0);
\out_data0_carry__0_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(7),
      I1 => \out_data_reg[22]_0\(7),
      O => \out_data_reg[12]_0\(3)
    );
\out_data0_carry__0_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(6),
      I1 => \out_data_reg[22]_0\(6),
      O => \out_data_reg[12]_0\(2)
    );
\out_data0_carry__0_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(5),
      I1 => \out_data_reg[22]_0\(5),
      O => \out_data_reg[12]_0\(1)
    );
\out_data0_carry__0_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(4),
      I1 => \out_data_reg[22]_0\(4),
      O => \out_data_reg[12]_0\(0)
    );
\out_data0_carry__1_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(11),
      I1 => \out_data_reg[22]_0\(11),
      O => \out_data_reg[16]_0\(3)
    );
\out_data0_carry__1_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(10),
      I1 => \out_data_reg[22]_0\(10),
      O => \out_data_reg[16]_0\(2)
    );
\out_data0_carry__1_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(9),
      I1 => \out_data_reg[22]_0\(9),
      O => \out_data_reg[16]_0\(1)
    );
\out_data0_carry__1_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(8),
      I1 => \out_data_reg[22]_0\(8),
      O => \out_data_reg[16]_0\(0)
    );
\out_data0_carry__2_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(15),
      I1 => \out_data_reg[22]_0\(15),
      O => \out_data_reg[20]_0\(3)
    );
\out_data0_carry__2_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(14),
      I1 => \out_data_reg[22]_0\(14),
      O => \out_data_reg[20]_0\(2)
    );
\out_data0_carry__2_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(13),
      I1 => \out_data_reg[22]_0\(13),
      O => \out_data_reg[20]_0\(1)
    );
\out_data0_carry__2_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(12),
      I1 => \out_data_reg[22]_0\(12),
      O => \out_data_reg[20]_0\(0)
    );
\out_data0_carry__3_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(19),
      I1 => \out_data_reg[22]_0\(19),
      O => \out_data_reg[24]_0\(3)
    );
\out_data0_carry__3_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(18),
      I1 => \out_data_reg[22]_0\(18),
      O => \out_data_reg[24]_0\(2)
    );
\out_data0_carry__3_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(17),
      I1 => \out_data_reg[22]_0\(17),
      O => \out_data_reg[24]_0\(1)
    );
\out_data0_carry__3_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(16),
      I1 => \out_data_reg[22]_0\(16),
      O => \out_data_reg[24]_0\(0)
    );
\out_data0_carry__4_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(22),
      I1 => \out_data_reg[22]_0\(22),
      O => \out_data_reg[27]_0\(2)
    );
\out_data0_carry__4_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(21),
      I1 => \out_data_reg[22]_0\(21),
      O => \out_data_reg[27]_0\(1)
    );
\out_data0_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(20),
      I1 => \out_data_reg[22]_0\(20),
      O => \out_data_reg[27]_0\(0)
    );
\out_data0_carry_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(3),
      I1 => \out_data_reg[22]_0\(3),
      O => S(3)
    );
\out_data0_carry_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(2),
      I1 => \out_data_reg[22]_0\(2),
      O => S(2)
    );
\out_data0_carry_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(1),
      I1 => \out_data_reg[22]_0\(1),
      O => S(1)
    );
\out_data0_carry_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(0),
      I1 => \out_data_reg[22]_0\(0),
      O => S(0)
    );
\out_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[3]_1\(0),
      Q => \out_data_reg[0]_0\,
      R => SR(0)
    );
\out_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_0\(2),
      Q => \^wf1.integrator5_data\(5),
      R => SR(0)
    );
\out_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_0\(3),
      Q => \^wf1.integrator5_data\(6),
      R => SR(0)
    );
\out_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_0\(0),
      Q => \^wf1.integrator5_data\(7),
      R => SR(0)
    );
\out_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_0\(1),
      Q => \^wf1.integrator5_data\(8),
      R => SR(0)
    );
\out_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_0\(2),
      Q => \^wf1.integrator5_data\(9),
      R => SR(0)
    );
\out_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_0\(3),
      Q => \^wf1.integrator5_data\(10),
      R => SR(0)
    );
\out_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_0\(0),
      Q => \^wf1.integrator5_data\(11),
      R => SR(0)
    );
\out_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_0\(1),
      Q => \^wf1.integrator5_data\(12),
      R => SR(0)
    );
\out_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_0\(2),
      Q => \^wf1.integrator5_data\(13),
      R => SR(0)
    );
\out_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_0\(3),
      Q => \^wf1.integrator5_data\(14),
      R => SR(0)
    );
\out_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[3]_1\(1),
      Q => \out_data_reg[1]_0\,
      R => SR(0)
    );
\out_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_0\(0),
      Q => \^wf1.integrator5_data\(15),
      R => SR(0)
    );
\out_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_0\(1),
      Q => \^wf1.integrator5_data\(16),
      R => SR(0)
    );
\out_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_0\(2),
      Q => \^wf1.integrator5_data\(17),
      R => SR(0)
    );
\out_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_0\(3),
      Q => \^wf1.integrator5_data\(18),
      R => SR(0)
    );
\out_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(0),
      Q => \^wf1.integrator5_data\(19),
      R => SR(0)
    );
\out_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(1),
      Q => \^wf1.integrator5_data\(20),
      R => SR(0)
    );
\out_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(2),
      Q => \^wf1.integrator5_data\(21),
      R => SR(0)
    );
\out_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(3),
      Q => \^wf1.integrator5_data\(22),
      R => SR(0)
    );
\out_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[3]_1\(2),
      Q => \out_data_reg[2]_0\,
      R => SR(0)
    );
\out_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[3]_1\(3),
      Q => \out_data_reg[3]_0\,
      R => SR(0)
    );
\out_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_0\(0),
      Q => \out_data_reg[4]_0\,
      R => SR(0)
    );
\out_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_0\(1),
      Q => \^wf1.integrator5_data\(0),
      R => SR(0)
    );
\out_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_0\(2),
      Q => \^wf1.integrator5_data\(1),
      R => SR(0)
    );
\out_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_0\(3),
      Q => \^wf1.integrator5_data\(2),
      R => SR(0)
    );
\out_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_0\(0),
      Q => \^wf1.integrator5_data\(3),
      R => SR(0)
    );
\out_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_0\(1),
      Q => \^wf1.integrator5_data\(4),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_wf_proc_0_1_cic_integrator__parameterized0_14\ is
  port (
    \out_data_reg[0]_0\ : out STD_LOGIC;
    \out_data_reg[1]_0\ : out STD_LOGIC;
    \out_data_reg[2]_0\ : out STD_LOGIC;
    \out_data_reg[3]_0\ : out STD_LOGIC;
    \out_data_reg[4]_0\ : out STD_LOGIC;
    \wf1.integrator5_data\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[20]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[24]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[27]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cic_reset : in STD_LOGIC;
    \out_data_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_aclk : in STD_LOGIC;
    \out_data_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[27]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[22]_0\ : in STD_LOGIC_VECTOR ( 22 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_wf_proc_0_1_cic_integrator__parameterized0_14\ : entity is "cic_integrator";
end \design_1_wf_proc_0_1_cic_integrator__parameterized0_14\;

architecture STRUCTURE of \design_1_wf_proc_0_1_cic_integrator__parameterized0_14\ is
  signal \^wf1.integrator5_data\ : STD_LOGIC_VECTOR ( 22 downto 0 );
begin
  \wf1.integrator5_data\(22 downto 0) <= \^wf1.integrator5_data\(22 downto 0);
\out_data0_carry__0_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(7),
      I1 => \out_data_reg[22]_0\(7),
      O => \out_data_reg[12]_0\(3)
    );
\out_data0_carry__0_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(6),
      I1 => \out_data_reg[22]_0\(6),
      O => \out_data_reg[12]_0\(2)
    );
\out_data0_carry__0_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(5),
      I1 => \out_data_reg[22]_0\(5),
      O => \out_data_reg[12]_0\(1)
    );
\out_data0_carry__0_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(4),
      I1 => \out_data_reg[22]_0\(4),
      O => \out_data_reg[12]_0\(0)
    );
\out_data0_carry__1_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(11),
      I1 => \out_data_reg[22]_0\(11),
      O => \out_data_reg[16]_0\(3)
    );
\out_data0_carry__1_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(10),
      I1 => \out_data_reg[22]_0\(10),
      O => \out_data_reg[16]_0\(2)
    );
\out_data0_carry__1_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(9),
      I1 => \out_data_reg[22]_0\(9),
      O => \out_data_reg[16]_0\(1)
    );
\out_data0_carry__1_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(8),
      I1 => \out_data_reg[22]_0\(8),
      O => \out_data_reg[16]_0\(0)
    );
\out_data0_carry__2_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(15),
      I1 => \out_data_reg[22]_0\(15),
      O => \out_data_reg[20]_0\(3)
    );
\out_data0_carry__2_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(14),
      I1 => \out_data_reg[22]_0\(14),
      O => \out_data_reg[20]_0\(2)
    );
\out_data0_carry__2_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(13),
      I1 => \out_data_reg[22]_0\(13),
      O => \out_data_reg[20]_0\(1)
    );
\out_data0_carry__2_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(12),
      I1 => \out_data_reg[22]_0\(12),
      O => \out_data_reg[20]_0\(0)
    );
\out_data0_carry__3_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(19),
      I1 => \out_data_reg[22]_0\(19),
      O => \out_data_reg[24]_0\(3)
    );
\out_data0_carry__3_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(18),
      I1 => \out_data_reg[22]_0\(18),
      O => \out_data_reg[24]_0\(2)
    );
\out_data0_carry__3_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(17),
      I1 => \out_data_reg[22]_0\(17),
      O => \out_data_reg[24]_0\(1)
    );
\out_data0_carry__3_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(16),
      I1 => \out_data_reg[22]_0\(16),
      O => \out_data_reg[24]_0\(0)
    );
\out_data0_carry__4_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(22),
      I1 => \out_data_reg[22]_0\(22),
      O => \out_data_reg[27]_0\(2)
    );
\out_data0_carry__4_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(21),
      I1 => \out_data_reg[22]_0\(21),
      O => \out_data_reg[27]_0\(1)
    );
\out_data0_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(20),
      I1 => \out_data_reg[22]_0\(20),
      O => \out_data_reg[27]_0\(0)
    );
\out_data0_carry_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(3),
      I1 => \out_data_reg[22]_0\(3),
      O => S(3)
    );
\out_data0_carry_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(2),
      I1 => \out_data_reg[22]_0\(2),
      O => S(2)
    );
\out_data0_carry_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(1),
      I1 => \out_data_reg[22]_0\(1),
      O => S(1)
    );
\out_data0_carry_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wf1.integrator5_data\(0),
      I1 => \out_data_reg[22]_0\(0),
      O => S(0)
    );
\out_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[3]_1\(0),
      Q => \out_data_reg[0]_0\,
      R => cic_reset
    );
\out_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_0\(2),
      Q => \^wf1.integrator5_data\(5),
      R => cic_reset
    );
\out_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_0\(3),
      Q => \^wf1.integrator5_data\(6),
      R => cic_reset
    );
\out_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_0\(0),
      Q => \^wf1.integrator5_data\(7),
      R => cic_reset
    );
\out_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_0\(1),
      Q => \^wf1.integrator5_data\(8),
      R => cic_reset
    );
\out_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_0\(2),
      Q => \^wf1.integrator5_data\(9),
      R => cic_reset
    );
\out_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[15]_0\(3),
      Q => \^wf1.integrator5_data\(10),
      R => cic_reset
    );
\out_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_0\(0),
      Q => \^wf1.integrator5_data\(11),
      R => cic_reset
    );
\out_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_0\(1),
      Q => \^wf1.integrator5_data\(12),
      R => cic_reset
    );
\out_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_0\(2),
      Q => \^wf1.integrator5_data\(13),
      R => cic_reset
    );
\out_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[19]_0\(3),
      Q => \^wf1.integrator5_data\(14),
      R => cic_reset
    );
\out_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[3]_1\(1),
      Q => \out_data_reg[1]_0\,
      R => cic_reset
    );
\out_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_0\(0),
      Q => \^wf1.integrator5_data\(15),
      R => cic_reset
    );
\out_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_0\(1),
      Q => \^wf1.integrator5_data\(16),
      R => cic_reset
    );
\out_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_0\(2),
      Q => \^wf1.integrator5_data\(17),
      R => cic_reset
    );
\out_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[23]_0\(3),
      Q => \^wf1.integrator5_data\(18),
      R => cic_reset
    );
\out_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(0),
      Q => \^wf1.integrator5_data\(19),
      R => cic_reset
    );
\out_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(1),
      Q => \^wf1.integrator5_data\(20),
      R => cic_reset
    );
\out_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(2),
      Q => \^wf1.integrator5_data\(21),
      R => cic_reset
    );
\out_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[27]_1\(3),
      Q => \^wf1.integrator5_data\(22),
      R => cic_reset
    );
\out_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[3]_1\(2),
      Q => \out_data_reg[2]_0\,
      R => cic_reset
    );
\out_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[3]_1\(3),
      Q => \out_data_reg[3]_0\,
      R => cic_reset
    );
\out_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_0\(0),
      Q => \out_data_reg[4]_0\,
      R => cic_reset
    );
\out_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_0\(1),
      Q => \^wf1.integrator5_data\(0),
      R => cic_reset
    );
\out_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_0\(2),
      Q => \^wf1.integrator5_data\(1),
      R => cic_reset
    );
\out_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[7]_0\(3),
      Q => \^wf1.integrator5_data\(2),
      R => cic_reset
    );
\out_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_0\(0),
      Q => \^wf1.integrator5_data\(3),
      R => cic_reset
    );
\out_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \out_data_reg[11]_0\(1),
      Q => \^wf1.integrator5_data\(4),
      R => cic_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_wf_proc_0_1_cic_prune_var is
  port (
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mult_prod_i_reg : out STD_LOGIC;
    mult_prod_i_reg_0 : out STD_LOGIC;
    mult_prod_i_reg_1 : out STD_LOGIC;
    mult_prod_i_reg_2 : out STD_LOGIC;
    mult_prod_i_reg_3 : out STD_LOGIC;
    \cic_decim_reg[11]\ : out STD_LOGIC;
    \cic_decim_reg[11]_0\ : out STD_LOGIC;
    \cic_decim_reg[11]_1\ : out STD_LOGIC;
    \cic_decim_reg[11]_2\ : out STD_LOGIC;
    \cic_decim_reg[11]_3\ : out STD_LOGIC;
    mult_prod_i_reg_4 : out STD_LOGIC;
    mult_prod_i_reg_5 : out STD_LOGIC;
    mult_prod_i_reg_6 : out STD_LOGIC;
    mult_prod_i_reg_7 : out STD_LOGIC;
    mult_prod_i_reg_8 : out STD_LOGIC;
    mult_prod_i_reg_9 : out STD_LOGIC;
    mult_prod_i_reg_10 : out STD_LOGIC;
    mult_prod_i_reg_11 : out STD_LOGIC;
    mult_prod_i_reg_12 : out STD_LOGIC;
    mult_prod_i_reg_13 : out STD_LOGIC;
    mult_prod_i_reg_14 : out STD_LOGIC;
    mult_prod_i_reg_15 : out STD_LOGIC;
    mult_prod_i_reg_16 : out STD_LOGIC;
    mult_prod_i_reg_17 : out STD_LOGIC;
    mult_prod_i_reg_18 : out STD_LOGIC;
    mult_prod_i_reg_19 : out STD_LOGIC;
    mult_prod_i_reg_20 : out STD_LOGIC;
    mult_prod_i_reg_21 : out STD_LOGIC;
    mult_prod_i_reg_22 : out STD_LOGIC;
    mult_prod_i_reg_23 : out STD_LOGIC;
    mult_prod_i_reg_24 : out STD_LOGIC;
    mult_prod_i_reg_25 : out STD_LOGIC;
    mult_prod_i_reg_26 : out STD_LOGIC;
    mult_prod_i_reg_27 : out STD_LOGIC;
    mult_prod_i_reg_28 : out STD_LOGIC;
    mult_prod_i_reg_29 : out STD_LOGIC;
    mult_prod_i_reg_30 : out STD_LOGIC;
    mult_prod_i_reg_31 : out STD_LOGIC;
    mult_prod_i_reg_32 : out STD_LOGIC;
    mult_prod_i_reg_33 : out STD_LOGIC;
    mult_prod_i_reg_34 : out STD_LOGIC;
    mult_prod_i_reg_35 : out STD_LOGIC;
    mult_prod_i_reg_36 : out STD_LOGIC;
    mult_prod_i_reg_37 : out STD_LOGIC;
    mult_prod_i_reg_38 : out STD_LOGIC;
    mult_prod_i_reg_39 : out STD_LOGIC;
    \cic_decim_reg[0]\ : out STD_LOGIC;
    \cic_decim_reg[0]_0\ : out STD_LOGIC;
    \cic_decim_reg[0]_1\ : out STD_LOGIC;
    \cic_decim_reg[0]_2\ : out STD_LOGIC;
    \cic_decim_reg[0]_3\ : out STD_LOGIC;
    \cic_decim_reg[0]_4\ : out STD_LOGIC;
    mult_prod_i_reg_40 : out STD_LOGIC;
    mult_prod_i_reg_41 : out STD_LOGIC;
    mult_prod_i_reg_42 : out STD_LOGIC;
    mult_prod_i_reg_43 : out STD_LOGIC;
    mult_prod_i_reg_44 : out STD_LOGIC;
    mult_prod_i_reg_45 : out STD_LOGIC;
    mult_prod_i_reg_46 : out STD_LOGIC;
    mult_prod_i_reg_47 : out STD_LOGIC;
    mult_prod_i_reg_48 : out STD_LOGIC;
    mult_prod_i_reg_49 : out STD_LOGIC;
    mult_prod_i_reg_50 : out STD_LOGIC;
    mult_prod_i_reg_51 : out STD_LOGIC;
    mult_prod_i_reg_52 : out STD_LOGIC;
    mult_prod_i_reg_53 : out STD_LOGIC;
    mult_prod_i_reg_54 : out STD_LOGIC;
    mult_prod_i_reg_55 : out STD_LOGIC;
    mult_prod_i_reg_56 : out STD_LOGIC;
    mult_prod_i_reg_57 : out STD_LOGIC;
    mult_prod_i_reg_58 : out STD_LOGIC;
    \cic_decim_reg[10]\ : out STD_LOGIC;
    mult_prod_i_reg_59 : out STD_LOGIC;
    \cic_decim_reg[10]_0\ : out STD_LOGIC;
    \cic_decim_reg[5]\ : out STD_LOGIC;
    mult_prod_i_reg_60 : out STD_LOGIC;
    \cic_decim_reg[10]_1\ : out STD_LOGIC;
    \cic_decim_reg[5]_0\ : out STD_LOGIC;
    mult_prod_i_reg_61 : out STD_LOGIC;
    \cic_decim_reg[10]_2\ : out STD_LOGIC;
    \cic_decim_reg[5]_1\ : out STD_LOGIC;
    mult_prod_i_reg_62 : out STD_LOGIC;
    \cic_decim_reg[10]_3\ : out STD_LOGIC;
    \cic_decim_reg[5]_2\ : out STD_LOGIC;
    mult_prod_i_reg_63 : out STD_LOGIC;
    \cic_decim_reg[5]_3\ : out STD_LOGIC;
    mult_prod_i_reg_64 : out STD_LOGIC;
    mult_prod_i_reg_65 : out STD_LOGIC;
    mult_prod_i_reg_66 : out STD_LOGIC;
    mult_prod_i_reg_67 : out STD_LOGIC;
    mult_prod_i_reg_68 : out STD_LOGIC;
    mult_prod_i_reg_69 : out STD_LOGIC;
    mult_prod_i_reg_70 : out STD_LOGIC;
    mult_prod_i_reg_71 : out STD_LOGIC;
    mult_prod_i_reg_72 : out STD_LOGIC;
    mult_prod_i_reg_73 : out STD_LOGIC;
    mult_prod_i_reg_74 : out STD_LOGIC;
    mult_prod_i_reg_75 : out STD_LOGIC;
    mult_prod_i_reg_76 : out STD_LOGIC;
    mult_prod_i_reg_77 : out STD_LOGIC;
    mult_prod_i_reg_78 : out STD_LOGIC;
    mult_prod_i_reg_79 : out STD_LOGIC;
    mult_prod_i_reg_80 : out STD_LOGIC;
    mult_prod_i_reg_81 : out STD_LOGIC;
    mult_prod_i_reg_82 : out STD_LOGIC;
    mult_prod_i_reg_83 : out STD_LOGIC;
    mult_prod_i_reg_84 : out STD_LOGIC;
    mult_prod_i_reg_85 : out STD_LOGIC;
    mult_prod_i_reg_86 : out STD_LOGIC;
    mult_prod_i_reg_87 : out STD_LOGIC;
    mult_prod_i_reg_88 : out STD_LOGIC;
    mult_prod_i_reg_89 : out STD_LOGIC;
    mult_prod_i_reg_90 : out STD_LOGIC;
    mult_prod_i_reg_91 : out STD_LOGIC;
    mult_prod_i_reg_92 : out STD_LOGIC;
    mult_prod_i_reg_93 : out STD_LOGIC;
    mult_prod_i_reg_94 : out STD_LOGIC;
    mult_prod_i_reg_95 : out STD_LOGIC;
    \cic_decim_reg[6]\ : out STD_LOGIC;
    \cic_decim_reg[10]_4\ : out STD_LOGIC;
    mult_prod_i_reg_96 : out STD_LOGIC;
    mult_prod_i_reg_97 : out STD_LOGIC;
    mult_prod_i_reg_98 : out STD_LOGIC;
    mult_prod_i_reg_99 : out STD_LOGIC;
    mult_prod_i_reg_100 : out STD_LOGIC;
    \cic_decim_reg[3]\ : out STD_LOGIC;
    mult_prod_i_reg_101 : out STD_LOGIC;
    mult_prod_i_reg_102 : out STD_LOGIC;
    mult_prod_i_reg_103 : out STD_LOGIC;
    mult_prod_i_reg_104 : out STD_LOGIC;
    mult_prod_i_reg_105 : out STD_LOGIC;
    wf_axis_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    cic_reset : in STD_LOGIC;
    in_aclk : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \out_data_reg[15]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 83 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_wf_proc_0_1_cic_prune_var : entity is "cic_prune_var";
end design_1_wf_proc_0_1_cic_prune_var;

architecture STRUCTURE of design_1_wf_proc_0_1_cic_prune_var is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \in_reg_n_0_[0]\ : STD_LOGIC;
  signal \in_reg_n_0_[10]\ : STD_LOGIC;
  signal \in_reg_n_0_[11]\ : STD_LOGIC;
  signal \in_reg_n_0_[12]\ : STD_LOGIC;
  signal \in_reg_n_0_[13]\ : STD_LOGIC;
  signal \in_reg_n_0_[14]\ : STD_LOGIC;
  signal \in_reg_n_0_[15]\ : STD_LOGIC;
  signal \in_reg_n_0_[16]\ : STD_LOGIC;
  signal \in_reg_n_0_[17]\ : STD_LOGIC;
  signal \in_reg_n_0_[18]\ : STD_LOGIC;
  signal \in_reg_n_0_[19]\ : STD_LOGIC;
  signal \in_reg_n_0_[1]\ : STD_LOGIC;
  signal \in_reg_n_0_[20]\ : STD_LOGIC;
  signal \in_reg_n_0_[21]\ : STD_LOGIC;
  signal \in_reg_n_0_[22]\ : STD_LOGIC;
  signal \in_reg_n_0_[23]\ : STD_LOGIC;
  signal \in_reg_n_0_[24]\ : STD_LOGIC;
  signal \in_reg_n_0_[25]\ : STD_LOGIC;
  signal \in_reg_n_0_[26]\ : STD_LOGIC;
  signal \in_reg_n_0_[27]\ : STD_LOGIC;
  signal \in_reg_n_0_[28]\ : STD_LOGIC;
  signal \in_reg_n_0_[29]\ : STD_LOGIC;
  signal \in_reg_n_0_[2]\ : STD_LOGIC;
  signal \in_reg_n_0_[30]\ : STD_LOGIC;
  signal \in_reg_n_0_[31]\ : STD_LOGIC;
  signal \in_reg_n_0_[32]\ : STD_LOGIC;
  signal \in_reg_n_0_[33]\ : STD_LOGIC;
  signal \in_reg_n_0_[34]\ : STD_LOGIC;
  signal \in_reg_n_0_[35]\ : STD_LOGIC;
  signal \in_reg_n_0_[36]\ : STD_LOGIC;
  signal \in_reg_n_0_[37]\ : STD_LOGIC;
  signal \in_reg_n_0_[38]\ : STD_LOGIC;
  signal \in_reg_n_0_[39]\ : STD_LOGIC;
  signal \in_reg_n_0_[3]\ : STD_LOGIC;
  signal \in_reg_n_0_[40]\ : STD_LOGIC;
  signal \in_reg_n_0_[41]\ : STD_LOGIC;
  signal \in_reg_n_0_[42]\ : STD_LOGIC;
  signal \in_reg_n_0_[43]\ : STD_LOGIC;
  signal \in_reg_n_0_[44]\ : STD_LOGIC;
  signal \in_reg_n_0_[45]\ : STD_LOGIC;
  signal \in_reg_n_0_[46]\ : STD_LOGIC;
  signal \in_reg_n_0_[47]\ : STD_LOGIC;
  signal \in_reg_n_0_[48]\ : STD_LOGIC;
  signal \in_reg_n_0_[49]\ : STD_LOGIC;
  signal \in_reg_n_0_[4]\ : STD_LOGIC;
  signal \in_reg_n_0_[50]\ : STD_LOGIC;
  signal \in_reg_n_0_[51]\ : STD_LOGIC;
  signal \in_reg_n_0_[52]\ : STD_LOGIC;
  signal \in_reg_n_0_[53]\ : STD_LOGIC;
  signal \in_reg_n_0_[54]\ : STD_LOGIC;
  signal \in_reg_n_0_[55]\ : STD_LOGIC;
  signal \in_reg_n_0_[56]\ : STD_LOGIC;
  signal \in_reg_n_0_[57]\ : STD_LOGIC;
  signal \in_reg_n_0_[58]\ : STD_LOGIC;
  signal \in_reg_n_0_[59]\ : STD_LOGIC;
  signal \in_reg_n_0_[5]\ : STD_LOGIC;
  signal \in_reg_n_0_[60]\ : STD_LOGIC;
  signal \in_reg_n_0_[61]\ : STD_LOGIC;
  signal \in_reg_n_0_[62]\ : STD_LOGIC;
  signal \in_reg_n_0_[63]\ : STD_LOGIC;
  signal \in_reg_n_0_[64]\ : STD_LOGIC;
  signal \in_reg_n_0_[65]\ : STD_LOGIC;
  signal \in_reg_n_0_[66]\ : STD_LOGIC;
  signal \in_reg_n_0_[67]\ : STD_LOGIC;
  signal \in_reg_n_0_[68]\ : STD_LOGIC;
  signal \in_reg_n_0_[69]\ : STD_LOGIC;
  signal \in_reg_n_0_[6]\ : STD_LOGIC;
  signal \in_reg_n_0_[70]\ : STD_LOGIC;
  signal \in_reg_n_0_[71]\ : STD_LOGIC;
  signal \in_reg_n_0_[72]\ : STD_LOGIC;
  signal \in_reg_n_0_[73]\ : STD_LOGIC;
  signal \in_reg_n_0_[74]\ : STD_LOGIC;
  signal \in_reg_n_0_[75]\ : STD_LOGIC;
  signal \in_reg_n_0_[76]\ : STD_LOGIC;
  signal \in_reg_n_0_[77]\ : STD_LOGIC;
  signal \in_reg_n_0_[78]\ : STD_LOGIC;
  signal \in_reg_n_0_[79]\ : STD_LOGIC;
  signal \in_reg_n_0_[7]\ : STD_LOGIC;
  signal \in_reg_n_0_[80]\ : STD_LOGIC;
  signal \in_reg_n_0_[81]\ : STD_LOGIC;
  signal \in_reg_n_0_[82]\ : STD_LOGIC;
  signal \in_reg_n_0_[83]\ : STD_LOGIC;
  signal \in_reg_n_0_[8]\ : STD_LOGIC;
  signal \in_reg_n_0_[9]\ : STD_LOGIC;
  signal prev_data : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal prev_data_0 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal prev_data_1 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal prev_data_2 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal prev_data_3 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sample_no0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sample_no0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sample_no0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sample_no0_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \sample_no0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \sample_no0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \sample_no0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \sample_no0_carry__0_n_0\ : STD_LOGIC;
  signal \sample_no0_carry__0_n_1\ : STD_LOGIC;
  signal \sample_no0_carry__0_n_2\ : STD_LOGIC;
  signal \sample_no0_carry__0_n_3\ : STD_LOGIC;
  signal \sample_no0_carry__1_n_0\ : STD_LOGIC;
  signal \sample_no0_carry__1_n_1\ : STD_LOGIC;
  signal \sample_no0_carry__1_n_2\ : STD_LOGIC;
  signal \sample_no0_carry__1_n_3\ : STD_LOGIC;
  signal \sample_no0_carry__2_n_0\ : STD_LOGIC;
  signal \sample_no0_carry__2_n_1\ : STD_LOGIC;
  signal \sample_no0_carry__2_n_2\ : STD_LOGIC;
  signal \sample_no0_carry__2_n_3\ : STD_LOGIC;
  signal sample_no0_carry_i_1_n_0 : STD_LOGIC;
  signal sample_no0_carry_i_2_n_0 : STD_LOGIC;
  signal sample_no0_carry_i_3_n_0 : STD_LOGIC;
  signal sample_no0_carry_i_4_n_0 : STD_LOGIC;
  signal sample_no0_carry_i_5_n_0 : STD_LOGIC;
  signal sample_no0_carry_i_6_n_0 : STD_LOGIC;
  signal sample_no0_carry_i_7_n_0 : STD_LOGIC;
  signal sample_no0_carry_i_8_n_0 : STD_LOGIC;
  signal sample_no0_carry_n_0 : STD_LOGIC;
  signal sample_no0_carry_n_1 : STD_LOGIC;
  signal sample_no0_carry_n_2 : STD_LOGIC;
  signal sample_no0_carry_n_3 : STD_LOGIC;
  signal sample_no1 : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal \sample_no1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sample_no1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sample_no1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sample_no1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sample_no1_carry__0_n_0\ : STD_LOGIC;
  signal \sample_no1_carry__0_n_1\ : STD_LOGIC;
  signal \sample_no1_carry__0_n_2\ : STD_LOGIC;
  signal \sample_no1_carry__0_n_3\ : STD_LOGIC;
  signal \sample_no1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sample_no1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sample_no1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sample_no1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sample_no1_carry__1_n_0\ : STD_LOGIC;
  signal \sample_no1_carry__1_n_1\ : STD_LOGIC;
  signal \sample_no1_carry__1_n_2\ : STD_LOGIC;
  signal \sample_no1_carry__1_n_3\ : STD_LOGIC;
  signal sample_no1_carry_i_1_n_0 : STD_LOGIC;
  signal sample_no1_carry_i_2_n_0 : STD_LOGIC;
  signal sample_no1_carry_i_3_n_0 : STD_LOGIC;
  signal sample_no1_carry_i_4_n_0 : STD_LOGIC;
  signal sample_no1_carry_n_0 : STD_LOGIC;
  signal sample_no1_carry_n_1 : STD_LOGIC;
  signal sample_no1_carry_n_2 : STD_LOGIC;
  signal sample_no1_carry_n_3 : STD_LOGIC;
  signal \sample_no[0]_i_2_n_0\ : STD_LOGIC;
  signal sample_no_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sample_no_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \sample_no_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \sample_no_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \sample_no_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \sample_no_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \sample_no_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \sample_no_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \sample_no_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \sample_no_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sample_no_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sample_no_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sample_no_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sample_no_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sample_no_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sample_no_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sample_no_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sample_no_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sample_no_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sample_no_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sample_no_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sample_no_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sample_no_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sample_no_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sample_no_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sample_no_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_0\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_1\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_2\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_26\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_27\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_28\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_29\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_3\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_30\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_31\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_32\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_33\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_34\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_35\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_36\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_37\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_38\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_39\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_40\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_41\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_42\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_43\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_0\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_1\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_2\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_25\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_26\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_27\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_28\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_29\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_3\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_30\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_31\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_32\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_33\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_34\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_35\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_36\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_37\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_38\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_39\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_40\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_41\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_0\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_1\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_2\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_24\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_25\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_26\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_27\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_28\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_29\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_3\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_30\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_31\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_32\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_33\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_34\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_35\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_36\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_37\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_38\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_39\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_0\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_1\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_2\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_24\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_25\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_26\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_27\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_28\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_29\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_3\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_30\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_31\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_32\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_33\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_34\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_35\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_36\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_37\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_38\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_39\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_0\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_1\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_10\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_11\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_12\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_13\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_14\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_15\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_2\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_3\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_4\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_5\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_6\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_7\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_8\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_9\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_0\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_1\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_10\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_11\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_12\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_13\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_14\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_15\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_16\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_17\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_18\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_19\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_2\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_20\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_21\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_22\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_23\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_24\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_25\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_26\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_27\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_28\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_29\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_3\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_30\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_31\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_32\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_33\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_34\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_35\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_36\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_37\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_38\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_39\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_4\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_40\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_41\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_42\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_43\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_44\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_45\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_46\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_47\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_48\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_49\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_5\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_50\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_51\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_52\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_53\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_54\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_55\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_56\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_57\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_58\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_59\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_6\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_60\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_61\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_62\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_63\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_64\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_65\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_66\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_67\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_68\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_69\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_7\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_70\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_71\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_72\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_73\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_74\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_75\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_76\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_77\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_78\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_79\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_8\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_80\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_81\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_82\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_83\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_84\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_85\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_86\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_87\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_88\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_9\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_100\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_101\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_102\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_103\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_104\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_105\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_106\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_107\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_108\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_109\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_110\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_111\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_112\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_113\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_114\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_115\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_116\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_117\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_118\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_119\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_120\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_121\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_122\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_123\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_124\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_125\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_126\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_127\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_128\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_129\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_130\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_131\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_132\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_133\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_134\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_135\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_136\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_137\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_138\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_139\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_140\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_141\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_142\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_143\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_144\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_145\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_146\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_147\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_148\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_149\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_150\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_151\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_152\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_153\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_154\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_155\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_156\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_157\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_158\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_159\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_160\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_161\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_162\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_163\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_164\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_165\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_166\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_167\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_168\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_169\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_170\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_171\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_172\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_173\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_174\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_175\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_176\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_177\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_89\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_90\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_91\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_92\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_93\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_94\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_95\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_96\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_97\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_98\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_99\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_100\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_101\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_102\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_103\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_104\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_105\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_106\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_107\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_108\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_109\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_110\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_111\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_112\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_113\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_114\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_115\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_116\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_117\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_118\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_119\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_120\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_121\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_122\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_123\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_124\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_125\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_126\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_127\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_128\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_129\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_130\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_131\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_132\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_133\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_134\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_135\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_136\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_137\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_138\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_139\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_140\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_141\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_142\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_143\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_144\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_145\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_146\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_147\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_148\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_149\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_150\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_151\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_152\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_153\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_154\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_155\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_156\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_157\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_158\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_159\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_160\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_161\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_162\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_163\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_164\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_165\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_166\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_167\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_168\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_169\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_170\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_171\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_172\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_173\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_174\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_175\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_176\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_177\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_89\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_90\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_91\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_92\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_93\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_94\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_95\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_96\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_97\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_98\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_99\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_0\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_1\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_10\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_100\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_101\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_102\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_103\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_104\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_105\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_106\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_107\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_108\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_109\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_11\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_110\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_111\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_112\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_113\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_114\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_115\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_116\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_12\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_13\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_14\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_15\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_16\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_17\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_18\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_19\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_2\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_20\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_21\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_22\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_23\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_24\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_25\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_26\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_27\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_28\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_29\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_3\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_30\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_31\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_32\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_33\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_34\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_35\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_36\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_37\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_38\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_39\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_4\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_40\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_41\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_42\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_43\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_44\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_45\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_46\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_47\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_48\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_49\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_5\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_50\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_51\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_52\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_53\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_54\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_55\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_56\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_57\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_58\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_59\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_6\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_60\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_7\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_8\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_89\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_9\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_90\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_91\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_92\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_93\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_94\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_95\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_96\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_97\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_98\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_99\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_0\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_1\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_2\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_28\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_29\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_3\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_30\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_31\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_32\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_33\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_34\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_35\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_36\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_37\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_38\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_39\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_4\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_40\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_41\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_42\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_43\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_44\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_45\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_46\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_47\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_48\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_49\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_50\ : STD_LOGIC;
  signal \wf1.comb1_data\ : STD_LOGIC_VECTOR ( 22 downto 1 );
  signal \wf1.comb2_data\ : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal \wf1.comb3_data\ : STD_LOGIC_VECTOR ( 20 downto 1 );
  signal \wf1.comb4_data\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \wf1.integrator2_data\ : STD_LOGIC_VECTOR ( 88 downto 0 );
  signal \wf1.integrator3_data\ : STD_LOGIC_VECTOR ( 88 downto 0 );
  signal \wf1.integrator4_data\ : STD_LOGIC_VECTOR ( 88 downto 61 );
  signal \wf1.integrator5_data\ : STD_LOGIC_VECTOR ( 27 downto 5 );
  signal NLW_sample_no0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sample_no0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sample_no0_carry__0_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sample_no0_carry__0_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sample_no0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sample_no0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sample_no_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sample_no_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \in[25]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \in[26]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \in[27]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \in[28]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \in[29]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \in[40]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \in[41]_i_3\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \in[42]_i_3\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \in[43]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \in[44]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \in[45]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \in[46]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \in[47]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \in[48]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \in[49]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \in[53]_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \in[55]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \in[56]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \in[57]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \in[58]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \in[59]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \in[72]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \in[78]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \in[83]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \in[83]_i_4\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \in[83]_i_5\ : label is "soft_lutpair9";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of sample_no0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \sample_no0_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sample_no0_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sample_no0_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sample_no_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sample_no_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sample_no_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sample_no_reg[8]_i_1\ : label is 11;
begin
  E(0) <= \^e\(0);
\in[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(10),
      I1 => Q(0),
      I2 => Q(12),
      I3 => P(5),
      I4 => Q(11),
      I5 => P(0),
      O => mult_prod_i_reg
    );
\in[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(11),
      I1 => Q(0),
      I2 => Q(12),
      I3 => P(6),
      I4 => Q(11),
      I5 => P(1),
      O => mult_prod_i_reg_0
    );
\in[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(12),
      I1 => Q(0),
      I2 => Q(12),
      I3 => P(7),
      I4 => Q(11),
      I5 => P(2),
      O => mult_prod_i_reg_1
    );
\in[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(13),
      I1 => Q(0),
      I2 => Q(12),
      I3 => P(8),
      I4 => Q(11),
      I5 => P(3),
      O => mult_prod_i_reg_2
    );
\in[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(14),
      I1 => Q(0),
      I2 => Q(12),
      I3 => P(9),
      I4 => Q(11),
      I5 => P(4),
      O => mult_prod_i_reg_3
    );
\in[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Q(11),
      I1 => P(5),
      I2 => Q(10),
      I3 => P(0),
      I4 => P(10),
      I5 => Q(12),
      O => \cic_decim_reg[11]\
    );
\in[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Q(11),
      I1 => P(6),
      I2 => Q(10),
      I3 => P(1),
      I4 => P(11),
      I5 => Q(12),
      O => \cic_decim_reg[11]_0\
    );
\in[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Q(11),
      I1 => P(7),
      I2 => Q(10),
      I3 => P(2),
      I4 => P(12),
      I5 => Q(12),
      O => \cic_decim_reg[11]_1\
    );
\in[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Q(11),
      I1 => P(8),
      I2 => Q(10),
      I3 => P(3),
      I4 => P(13),
      I5 => Q(12),
      O => \cic_decim_reg[11]_2\
    );
\in[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Q(11),
      I1 => P(9),
      I2 => Q(10),
      I3 => P(4),
      I4 => P(14),
      I5 => Q(12),
      O => \cic_decim_reg[11]_3\
    );
\in[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(0),
      I1 => Q(9),
      I2 => Q(11),
      I3 => P(10),
      I4 => Q(10),
      I5 => P(5),
      O => mult_prod_i_reg_4
    );
\in[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(1),
      I1 => Q(9),
      I2 => Q(11),
      I3 => P(11),
      I4 => Q(10),
      I5 => P(6),
      O => mult_prod_i_reg_5
    );
\in[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(2),
      I1 => Q(9),
      I2 => Q(11),
      I3 => P(12),
      I4 => Q(10),
      I5 => P(7),
      O => mult_prod_i_reg_6
    );
\in[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(3),
      I1 => Q(9),
      I2 => Q(11),
      I3 => P(13),
      I4 => Q(10),
      I5 => P(8),
      O => mult_prod_i_reg_40
    );
\in[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(4),
      I1 => Q(9),
      I2 => Q(11),
      I3 => P(14),
      I4 => Q(10),
      I5 => P(9),
      O => mult_prod_i_reg_41
    );
\in[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => P(0),
      I3 => Q(8),
      O => mult_prod_i_reg_7
    );
\in[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(5),
      I1 => Q(9),
      I2 => Q(11),
      I3 => P(15),
      I4 => Q(10),
      I5 => P(10),
      O => mult_prod_i_reg_42
    );
\in[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => P(1),
      I3 => Q(8),
      O => mult_prod_i_reg_8
    );
\in[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(6),
      I1 => Q(9),
      I2 => Q(11),
      I3 => P(16),
      I4 => Q(10),
      I5 => P(11),
      O => mult_prod_i_reg_43
    );
\in[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => P(2),
      I3 => Q(8),
      O => mult_prod_i_reg_9
    );
\in[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(7),
      I1 => Q(9),
      I2 => Q(11),
      I3 => P(17),
      I4 => Q(10),
      I5 => P(12),
      O => mult_prod_i_reg_44
    );
\in[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => P(3),
      I3 => Q(8),
      O => mult_prod_i_reg_10
    );
\in[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(8),
      I1 => Q(9),
      I2 => Q(11),
      I3 => P(18),
      I4 => Q(10),
      I5 => P(13),
      O => mult_prod_i_reg_45
    );
\in[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => P(4),
      I3 => Q(8),
      O => mult_prod_i_reg_11
    );
\in[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(9),
      I1 => Q(9),
      I2 => Q(11),
      I3 => P(19),
      I4 => Q(10),
      I5 => P(14),
      O => mult_prod_i_reg_46
    );
\in[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => Q(8),
      I3 => P(5),
      I4 => Q(7),
      I5 => P(0),
      O => mult_prod_i_reg_12
    );
\in[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(10),
      I1 => Q(9),
      I2 => Q(11),
      I3 => P(20),
      I4 => Q(10),
      I5 => P(15),
      O => mult_prod_i_reg_47
    );
\in[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => Q(8),
      I3 => P(6),
      I4 => Q(7),
      I5 => P(1),
      O => mult_prod_i_reg_13
    );
\in[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(11),
      I1 => Q(9),
      I2 => Q(11),
      I3 => P(21),
      I4 => Q(10),
      I5 => P(16),
      O => mult_prod_i_reg_48
    );
\in[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => Q(8),
      I3 => P(7),
      I4 => Q(7),
      I5 => P(2),
      O => mult_prod_i_reg_14
    );
\in[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(12),
      I1 => Q(9),
      I2 => Q(11),
      I3 => P(22),
      I4 => Q(10),
      I5 => P(17),
      O => mult_prod_i_reg_49
    );
\in[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => Q(8),
      I3 => P(8),
      I4 => Q(7),
      I5 => P(3),
      O => mult_prod_i_reg_15
    );
\in[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(13),
      I1 => Q(9),
      I2 => Q(11),
      I3 => P(23),
      I4 => Q(10),
      I5 => P(18),
      O => mult_prod_i_reg_50
    );
\in[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => Q(8),
      I3 => P(9),
      I4 => Q(7),
      I5 => P(4),
      O => mult_prod_i_reg_16
    );
\in[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(14),
      I1 => Q(9),
      I2 => Q(11),
      I3 => P(23),
      I4 => Q(10),
      I5 => P(19),
      O => mult_prod_i_reg_51
    );
\in[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(0),
      I1 => Q(6),
      I2 => Q(8),
      I3 => P(10),
      I4 => Q(7),
      I5 => P(5),
      O => mult_prod_i_reg_52
    );
\in[35]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(15),
      I1 => Q(9),
      I2 => Q(11),
      I3 => P(23),
      I4 => Q(10),
      I5 => P(20),
      O => mult_prod_i_reg_53
    );
\in[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(1),
      I1 => Q(6),
      I2 => Q(8),
      I3 => P(11),
      I4 => Q(7),
      I5 => P(6),
      O => mult_prod_i_reg_54
    );
\in[36]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(16),
      I1 => Q(9),
      I2 => Q(11),
      I3 => P(23),
      I4 => Q(10),
      I5 => P(21),
      O => mult_prod_i_reg_55
    );
\in[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(2),
      I1 => Q(6),
      I2 => Q(8),
      I3 => P(12),
      I4 => Q(7),
      I5 => P(7),
      O => mult_prod_i_reg_56
    );
\in[37]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(17),
      I1 => Q(9),
      I2 => Q(11),
      I3 => P(23),
      I4 => Q(10),
      I5 => P(22),
      O => mult_prod_i_reg_57
    );
\in[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(3),
      I1 => Q(6),
      I2 => Q(8),
      I3 => P(13),
      I4 => Q(7),
      I5 => P(8),
      O => mult_prod_i_reg_58
    );
\in[38]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF000FEEEF000"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => Q(9),
      I3 => P(18),
      I4 => P(23),
      I5 => Q(12),
      O => \cic_decim_reg[10]\
    );
\in[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(4),
      I1 => Q(6),
      I2 => Q(8),
      I3 => P(14),
      I4 => Q(7),
      I5 => P(9),
      O => mult_prod_i_reg_59
    );
\in[39]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF000FEEEF000"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => Q(9),
      I3 => P(19),
      I4 => P(23),
      I5 => Q(12),
      O => \cic_decim_reg[10]_0\
    );
\in[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF000FEEEF000"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => Q(9),
      I3 => P(20),
      I4 => P(23),
      I5 => Q(12),
      O => \cic_decim_reg[10]_1\
    );
\in[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(5),
      I1 => P(0),
      O => \cic_decim_reg[5]\
    );
\in[40]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(5),
      I1 => Q(6),
      I2 => Q(8),
      I3 => P(15),
      I4 => Q(7),
      I5 => P(10),
      O => mult_prod_i_reg_60
    );
\in[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF000FEEEF000"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => Q(9),
      I3 => P(21),
      I4 => P(23),
      I5 => Q(12),
      O => \cic_decim_reg[10]_2\
    );
\in[41]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(5),
      I1 => P(1),
      O => \cic_decim_reg[5]_0\
    );
\in[41]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(6),
      I1 => Q(6),
      I2 => Q(8),
      I3 => P(16),
      I4 => Q(7),
      I5 => P(11),
      O => mult_prod_i_reg_61
    );
\in[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF000FEEEF000"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => Q(9),
      I3 => P(22),
      I4 => P(23),
      I5 => Q(12),
      O => \cic_decim_reg[10]_3\
    );
\in[42]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(5),
      I1 => P(2),
      O => \cic_decim_reg[5]_1\
    );
\in[42]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(7),
      I1 => Q(6),
      I2 => Q(8),
      I3 => P(17),
      I4 => Q(7),
      I5 => P(12),
      O => mult_prod_i_reg_62
    );
\in[43]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(5),
      I1 => P(3),
      O => \cic_decim_reg[5]_2\
    );
\in[43]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(8),
      I1 => Q(6),
      I2 => Q(8),
      I3 => P(18),
      I4 => Q(7),
      I5 => P(13),
      O => mult_prod_i_reg_63
    );
\in[44]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(5),
      I1 => P(4),
      O => \cic_decim_reg[5]_3\
    );
\in[44]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(9),
      I1 => Q(6),
      I2 => Q(8),
      I3 => P(19),
      I4 => Q(7),
      I5 => P(14),
      O => mult_prod_i_reg_64
    );
\in[45]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => P(0),
      I1 => Q(4),
      I2 => P(5),
      I3 => Q(5),
      O => mult_prod_i_reg_65
    );
\in[45]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(10),
      I1 => Q(6),
      I2 => Q(8),
      I3 => P(20),
      I4 => Q(7),
      I5 => P(15),
      O => mult_prod_i_reg_66
    );
\in[46]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => P(1),
      I1 => Q(4),
      I2 => P(6),
      I3 => Q(5),
      O => mult_prod_i_reg_67
    );
\in[46]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(11),
      I1 => Q(6),
      I2 => Q(8),
      I3 => P(21),
      I4 => Q(7),
      I5 => P(16),
      O => mult_prod_i_reg_68
    );
\in[47]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => P(2),
      I1 => Q(4),
      I2 => P(7),
      I3 => Q(5),
      O => mult_prod_i_reg_69
    );
\in[47]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(12),
      I1 => Q(6),
      I2 => Q(8),
      I3 => P(22),
      I4 => Q(7),
      I5 => P(17),
      O => mult_prod_i_reg_70
    );
\in[48]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => P(3),
      I1 => Q(4),
      I2 => P(8),
      I3 => Q(5),
      O => mult_prod_i_reg_71
    );
\in[48]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(13),
      I1 => Q(6),
      I2 => Q(8),
      I3 => P(23),
      I4 => Q(7),
      I5 => P(18),
      O => mult_prod_i_reg_72
    );
\in[49]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => P(4),
      I1 => Q(4),
      I2 => P(9),
      I3 => Q(5),
      O => mult_prod_i_reg_73
    );
\in[49]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(14),
      I1 => Q(6),
      I2 => Q(8),
      I3 => P(23),
      I4 => Q(7),
      I5 => P(19),
      O => mult_prod_i_reg_74
    );
\in[50]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(0),
      I1 => Q(3),
      I2 => Q(5),
      I3 => P(10),
      I4 => Q(4),
      I5 => P(5),
      O => mult_prod_i_reg_75
    );
\in[50]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(15),
      I1 => Q(6),
      I2 => Q(8),
      I3 => P(23),
      I4 => Q(7),
      I5 => P(20),
      O => mult_prod_i_reg_76
    );
\in[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(1),
      I1 => Q(3),
      I2 => Q(5),
      I3 => P(11),
      I4 => Q(4),
      I5 => P(6),
      O => mult_prod_i_reg_77
    );
\in[51]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(16),
      I1 => Q(6),
      I2 => Q(8),
      I3 => P(23),
      I4 => Q(7),
      I5 => P(21),
      O => mult_prod_i_reg_78
    );
\in[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(2),
      I1 => Q(3),
      I2 => Q(5),
      I3 => P(12),
      I4 => Q(4),
      I5 => P(7),
      O => mult_prod_i_reg_79
    );
\in[52]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(17),
      I1 => Q(6),
      I2 => Q(8),
      I3 => P(23),
      I4 => Q(7),
      I5 => P(22),
      O => mult_prod_i_reg_80
    );
\in[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(3),
      I1 => Q(3),
      I2 => Q(5),
      I3 => P(13),
      I4 => Q(4),
      I5 => P(8),
      O => mult_prod_i_reg_81
    );
\in[53]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF88F888"
    )
        port map (
      I0 => P(18),
      I1 => Q(6),
      I2 => Q(8),
      I3 => P(23),
      I4 => Q(7),
      O => mult_prod_i_reg_82
    );
\in[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(4),
      I1 => Q(3),
      I2 => Q(5),
      I3 => P(14),
      I4 => Q(4),
      I5 => P(9),
      O => mult_prod_i_reg_83
    );
\in[54]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF88F888"
    )
        port map (
      I0 => P(19),
      I1 => Q(6),
      I2 => Q(8),
      I3 => P(23),
      I4 => Q(7),
      O => mult_prod_i_reg_84
    );
\in[55]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => P(0),
      I3 => Q(2),
      O => mult_prod_i_reg_17
    );
\in[55]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(5),
      I1 => Q(3),
      I2 => Q(5),
      I3 => P(15),
      I4 => Q(4),
      I5 => P(10),
      O => mult_prod_i_reg_85
    );
\in[55]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF88F888"
    )
        port map (
      I0 => P(20),
      I1 => Q(6),
      I2 => Q(8),
      I3 => P(23),
      I4 => Q(7),
      O => mult_prod_i_reg_86
    );
\in[56]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => P(1),
      I3 => Q(2),
      O => mult_prod_i_reg_18
    );
\in[56]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(6),
      I1 => Q(3),
      I2 => Q(5),
      I3 => P(16),
      I4 => Q(4),
      I5 => P(11),
      O => mult_prod_i_reg_87
    );
\in[56]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF88F888"
    )
        port map (
      I0 => P(21),
      I1 => Q(6),
      I2 => Q(8),
      I3 => P(23),
      I4 => Q(7),
      O => mult_prod_i_reg_88
    );
\in[57]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => P(2),
      I3 => Q(2),
      O => mult_prod_i_reg_19
    );
\in[57]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(7),
      I1 => Q(3),
      I2 => Q(5),
      I3 => P(17),
      I4 => Q(4),
      I5 => P(12),
      O => mult_prod_i_reg_89
    );
\in[57]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF88F888"
    )
        port map (
      I0 => P(22),
      I1 => Q(6),
      I2 => Q(8),
      I3 => P(23),
      I4 => Q(7),
      O => mult_prod_i_reg_90
    );
\in[58]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => P(3),
      I3 => Q(2),
      O => mult_prod_i_reg_20
    );
\in[58]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(8),
      I1 => Q(3),
      I2 => Q(5),
      I3 => P(18),
      I4 => Q(4),
      I5 => P(13),
      O => mult_prod_i_reg_91
    );
\in[59]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => P(4),
      I3 => Q(2),
      O => mult_prod_i_reg_21
    );
\in[59]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(9),
      I1 => Q(3),
      I2 => Q(5),
      I3 => P(19),
      I4 => Q(4),
      I5 => P(14),
      O => mult_prod_i_reg_92
    );
\in[60]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => P(5),
      I4 => Q(1),
      I5 => P(0),
      O => mult_prod_i_reg_22
    );
\in[60]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(10),
      I1 => Q(3),
      I2 => Q(5),
      I3 => P(20),
      I4 => Q(4),
      I5 => P(15),
      O => mult_prod_i_reg_93
    );
\in[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => P(6),
      I4 => Q(1),
      I5 => P(1),
      O => mult_prod_i_reg_23
    );
\in[61]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(11),
      I1 => Q(3),
      I2 => Q(5),
      I3 => P(21),
      I4 => Q(4),
      I5 => P(16),
      O => mult_prod_i_reg_94
    );
\in[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => P(7),
      I4 => Q(1),
      I5 => P(2),
      O => mult_prod_i_reg_24
    );
\in[62]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(12),
      I1 => Q(3),
      I2 => Q(5),
      I3 => P(22),
      I4 => Q(4),
      I5 => P(17),
      O => mult_prod_i_reg_95
    );
\in[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => P(8),
      I4 => Q(1),
      I5 => P(3),
      O => mult_prod_i_reg_25
    );
\in[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(13),
      I1 => Q(3),
      I2 => Q(5),
      I3 => P(23),
      I4 => Q(4),
      I5 => P(18),
      O => mult_prod_i_reg_96
    );
\in[64]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => P(9),
      I4 => Q(1),
      I5 => P(4),
      O => mult_prod_i_reg_26
    );
\in[64]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(14),
      I1 => Q(3),
      I2 => Q(5),
      I3 => P(23),
      I4 => Q(4),
      I5 => P(19),
      O => mult_prod_i_reg_97
    );
\in[65]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => P(10),
      I4 => Q(1),
      I5 => P(5),
      O => mult_prod_i_reg_27
    );
\in[65]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(15),
      I1 => Q(3),
      I2 => Q(5),
      I3 => P(23),
      I4 => Q(4),
      I5 => P(20),
      O => mult_prod_i_reg_98
    );
\in[66]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => P(11),
      I4 => Q(1),
      I5 => P(6),
      O => mult_prod_i_reg_28
    );
\in[66]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(16),
      I1 => Q(3),
      I2 => Q(5),
      I3 => P(23),
      I4 => Q(4),
      I5 => P(21),
      O => mult_prod_i_reg_99
    );
\in[67]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => P(12),
      I4 => Q(1),
      I5 => P(7),
      O => mult_prod_i_reg_29
    );
\in[67]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(17),
      I1 => Q(3),
      I2 => Q(5),
      I3 => P(23),
      I4 => Q(4),
      I5 => P(22),
      O => mult_prod_i_reg_100
    );
\in[68]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => P(13),
      I4 => Q(1),
      I5 => P(8),
      O => mult_prod_i_reg_30
    );
\in[68]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF88F888"
    )
        port map (
      I0 => P(18),
      I1 => Q(3),
      I2 => Q(5),
      I3 => P(23),
      I4 => Q(4),
      O => mult_prod_i_reg_105
    );
\in[69]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => P(14),
      I4 => Q(1),
      I5 => P(9),
      O => mult_prod_i_reg_31
    );
\in[69]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF88F888"
    )
        port map (
      I0 => P(19),
      I1 => Q(3),
      I2 => Q(5),
      I3 => P(23),
      I4 => Q(4),
      O => mult_prod_i_reg_104
    );
\in[70]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => P(15),
      I4 => Q(1),
      I5 => P(10),
      O => mult_prod_i_reg_32
    );
\in[70]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF88F888"
    )
        port map (
      I0 => P(20),
      I1 => Q(3),
      I2 => Q(5),
      I3 => P(23),
      I4 => Q(4),
      O => mult_prod_i_reg_103
    );
\in[71]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => P(16),
      I4 => Q(1),
      I5 => P(11),
      O => mult_prod_i_reg_33
    );
\in[71]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF88F888"
    )
        port map (
      I0 => P(21),
      I1 => Q(3),
      I2 => Q(5),
      I3 => P(23),
      I4 => Q(4),
      O => mult_prod_i_reg_102
    );
\in[72]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => P(17),
      I4 => Q(1),
      I5 => P(12),
      O => mult_prod_i_reg_34
    );
\in[72]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF88F888"
    )
        port map (
      I0 => P(22),
      I1 => Q(3),
      I2 => Q(5),
      I3 => P(23),
      I4 => Q(4),
      O => mult_prod_i_reg_101
    );
\in[73]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => P(18),
      I4 => Q(1),
      I5 => P(13),
      O => mult_prod_i_reg_35
    );
\in[74]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => P(19),
      I4 => Q(1),
      I5 => P(14),
      O => mult_prod_i_reg_36
    );
\in[75]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => P(20),
      I4 => Q(1),
      I5 => P(15),
      O => mult_prod_i_reg_37
    );
\in[76]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => P(21),
      I4 => Q(1),
      I5 => P(16),
      O => mult_prod_i_reg_38
    );
\in[77]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => P(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => P(22),
      I4 => Q(1),
      I5 => P(17),
      O => mult_prod_i_reg_39
    );
\in[78]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => P(23),
      I3 => Q(1),
      I4 => P(18),
      O => \cic_decim_reg[0]\
    );
\in[79]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => P(23),
      I3 => Q(1),
      I4 => P(19),
      O => \cic_decim_reg[0]_0\
    );
\in[80]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => P(23),
      I3 => Q(1),
      I4 => P(20),
      O => \cic_decim_reg[0]_1\
    );
\in[81]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => P(23),
      I3 => Q(1),
      I4 => P(21),
      O => \cic_decim_reg[0]_2\
    );
\in[82]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => P(23),
      I3 => Q(1),
      I4 => P(22),
      O => \cic_decim_reg[0]_3\
    );
\in[83]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E0"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => P(23),
      I3 => Q(1),
      O => \cic_decim_reg[0]_4\
    );
\in[83]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => Q(9),
      I3 => P(23),
      I4 => Q(12),
      O => \cic_decim_reg[10]_4\
    );
\in[83]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => P(23),
      I3 => Q(4),
      O => \cic_decim_reg[3]\
    );
\in[83]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E0"
    )
        port map (
      I0 => Q(6),
      I1 => Q(8),
      I2 => P(23),
      I3 => Q(7),
      O => \cic_decim_reg[6]\
    );
\in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(0),
      Q => \in_reg_n_0_[0]\,
      R => cic_reset
    );
\in_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(10),
      Q => \in_reg_n_0_[10]\,
      R => cic_reset
    );
\in_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(11),
      Q => \in_reg_n_0_[11]\,
      R => cic_reset
    );
\in_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(12),
      Q => \in_reg_n_0_[12]\,
      R => cic_reset
    );
\in_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(13),
      Q => \in_reg_n_0_[13]\,
      R => cic_reset
    );
\in_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(14),
      Q => \in_reg_n_0_[14]\,
      R => cic_reset
    );
\in_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(15),
      Q => \in_reg_n_0_[15]\,
      R => cic_reset
    );
\in_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(16),
      Q => \in_reg_n_0_[16]\,
      R => cic_reset
    );
\in_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(17),
      Q => \in_reg_n_0_[17]\,
      R => cic_reset
    );
\in_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(18),
      Q => \in_reg_n_0_[18]\,
      R => cic_reset
    );
\in_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(19),
      Q => \in_reg_n_0_[19]\,
      R => cic_reset
    );
\in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(1),
      Q => \in_reg_n_0_[1]\,
      R => cic_reset
    );
\in_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(20),
      Q => \in_reg_n_0_[20]\,
      R => cic_reset
    );
\in_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(21),
      Q => \in_reg_n_0_[21]\,
      R => cic_reset
    );
\in_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(22),
      Q => \in_reg_n_0_[22]\,
      R => cic_reset
    );
\in_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(23),
      Q => \in_reg_n_0_[23]\,
      R => cic_reset
    );
\in_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(24),
      Q => \in_reg_n_0_[24]\,
      R => cic_reset
    );
\in_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(25),
      Q => \in_reg_n_0_[25]\,
      R => cic_reset
    );
\in_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(26),
      Q => \in_reg_n_0_[26]\,
      R => cic_reset
    );
\in_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(27),
      Q => \in_reg_n_0_[27]\,
      R => cic_reset
    );
\in_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(28),
      Q => \in_reg_n_0_[28]\,
      R => cic_reset
    );
\in_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(29),
      Q => \in_reg_n_0_[29]\,
      R => cic_reset
    );
\in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(2),
      Q => \in_reg_n_0_[2]\,
      R => cic_reset
    );
\in_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(30),
      Q => \in_reg_n_0_[30]\,
      R => cic_reset
    );
\in_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(31),
      Q => \in_reg_n_0_[31]\,
      R => cic_reset
    );
\in_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(32),
      Q => \in_reg_n_0_[32]\,
      R => cic_reset
    );
\in_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(33),
      Q => \in_reg_n_0_[33]\,
      R => cic_reset
    );
\in_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(34),
      Q => \in_reg_n_0_[34]\,
      R => cic_reset
    );
\in_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(35),
      Q => \in_reg_n_0_[35]\,
      R => cic_reset
    );
\in_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(36),
      Q => \in_reg_n_0_[36]\,
      R => cic_reset
    );
\in_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(37),
      Q => \in_reg_n_0_[37]\,
      R => cic_reset
    );
\in_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(38),
      Q => \in_reg_n_0_[38]\,
      R => cic_reset
    );
\in_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(39),
      Q => \in_reg_n_0_[39]\,
      R => cic_reset
    );
\in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(3),
      Q => \in_reg_n_0_[3]\,
      R => cic_reset
    );
\in_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(40),
      Q => \in_reg_n_0_[40]\,
      R => cic_reset
    );
\in_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(41),
      Q => \in_reg_n_0_[41]\,
      R => cic_reset
    );
\in_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(42),
      Q => \in_reg_n_0_[42]\,
      R => cic_reset
    );
\in_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(43),
      Q => \in_reg_n_0_[43]\,
      R => cic_reset
    );
\in_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(44),
      Q => \in_reg_n_0_[44]\,
      R => cic_reset
    );
\in_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(45),
      Q => \in_reg_n_0_[45]\,
      R => cic_reset
    );
\in_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(46),
      Q => \in_reg_n_0_[46]\,
      R => cic_reset
    );
\in_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(47),
      Q => \in_reg_n_0_[47]\,
      R => cic_reset
    );
\in_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(48),
      Q => \in_reg_n_0_[48]\,
      R => cic_reset
    );
\in_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(49),
      Q => \in_reg_n_0_[49]\,
      R => cic_reset
    );
\in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(4),
      Q => \in_reg_n_0_[4]\,
      R => cic_reset
    );
\in_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(50),
      Q => \in_reg_n_0_[50]\,
      R => cic_reset
    );
\in_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(51),
      Q => \in_reg_n_0_[51]\,
      R => cic_reset
    );
\in_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(52),
      Q => \in_reg_n_0_[52]\,
      R => cic_reset
    );
\in_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(53),
      Q => \in_reg_n_0_[53]\,
      R => cic_reset
    );
\in_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(54),
      Q => \in_reg_n_0_[54]\,
      R => cic_reset
    );
\in_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(55),
      Q => \in_reg_n_0_[55]\,
      R => cic_reset
    );
\in_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(56),
      Q => \in_reg_n_0_[56]\,
      R => cic_reset
    );
\in_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(57),
      Q => \in_reg_n_0_[57]\,
      R => cic_reset
    );
\in_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(58),
      Q => \in_reg_n_0_[58]\,
      R => cic_reset
    );
\in_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(59),
      Q => \in_reg_n_0_[59]\,
      R => cic_reset
    );
\in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(5),
      Q => \in_reg_n_0_[5]\,
      R => cic_reset
    );
\in_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(60),
      Q => \in_reg_n_0_[60]\,
      R => cic_reset
    );
\in_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(61),
      Q => \in_reg_n_0_[61]\,
      R => cic_reset
    );
\in_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(62),
      Q => \in_reg_n_0_[62]\,
      R => cic_reset
    );
\in_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(63),
      Q => \in_reg_n_0_[63]\,
      R => cic_reset
    );
\in_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(64),
      Q => \in_reg_n_0_[64]\,
      R => cic_reset
    );
\in_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(65),
      Q => \in_reg_n_0_[65]\,
      R => cic_reset
    );
\in_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(66),
      Q => \in_reg_n_0_[66]\,
      R => cic_reset
    );
\in_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(67),
      Q => \in_reg_n_0_[67]\,
      R => cic_reset
    );
\in_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(68),
      Q => \in_reg_n_0_[68]\,
      R => cic_reset
    );
\in_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(69),
      Q => \in_reg_n_0_[69]\,
      R => cic_reset
    );
\in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(6),
      Q => \in_reg_n_0_[6]\,
      R => cic_reset
    );
\in_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(70),
      Q => \in_reg_n_0_[70]\,
      R => cic_reset
    );
\in_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(71),
      Q => \in_reg_n_0_[71]\,
      R => cic_reset
    );
\in_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(72),
      Q => \in_reg_n_0_[72]\,
      R => cic_reset
    );
\in_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(73),
      Q => \in_reg_n_0_[73]\,
      R => cic_reset
    );
\in_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(74),
      Q => \in_reg_n_0_[74]\,
      R => cic_reset
    );
\in_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(75),
      Q => \in_reg_n_0_[75]\,
      R => cic_reset
    );
\in_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(76),
      Q => \in_reg_n_0_[76]\,
      R => cic_reset
    );
\in_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(77),
      Q => \in_reg_n_0_[77]\,
      R => cic_reset
    );
\in_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(78),
      Q => \in_reg_n_0_[78]\,
      R => cic_reset
    );
\in_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(79),
      Q => \in_reg_n_0_[79]\,
      R => cic_reset
    );
\in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(7),
      Q => \in_reg_n_0_[7]\,
      R => cic_reset
    );
\in_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(80),
      Q => \in_reg_n_0_[80]\,
      R => cic_reset
    );
\in_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(81),
      Q => \in_reg_n_0_[81]\,
      R => cic_reset
    );
\in_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(82),
      Q => \in_reg_n_0_[82]\,
      R => cic_reset
    );
\in_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(83),
      Q => \in_reg_n_0_[83]\,
      R => cic_reset
    );
\in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(8),
      Q => \in_reg_n_0_[8]\,
      R => cic_reset
    );
\in_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => D(9),
      Q => \in_reg_n_0_[9]\,
      R => cic_reset
    );
\out_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => \^e\(0),
      D => \wf1.cic_comb5_inst_n_15\,
      Q => wf_axis_tdata(0),
      R => '0'
    );
\out_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => \^e\(0),
      D => \wf1.cic_comb5_inst_n_5\,
      Q => wf_axis_tdata(10),
      R => '0'
    );
\out_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => \^e\(0),
      D => \wf1.cic_comb5_inst_n_4\,
      Q => wf_axis_tdata(11),
      R => '0'
    );
\out_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => \^e\(0),
      D => \wf1.cic_comb5_inst_n_3\,
      Q => wf_axis_tdata(12),
      R => '0'
    );
\out_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => \^e\(0),
      D => \wf1.cic_comb5_inst_n_2\,
      Q => wf_axis_tdata(13),
      R => '0'
    );
\out_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => \^e\(0),
      D => \wf1.cic_comb5_inst_n_1\,
      Q => wf_axis_tdata(14),
      R => '0'
    );
\out_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => \^e\(0),
      D => \wf1.cic_comb5_inst_n_0\,
      Q => wf_axis_tdata(15),
      R => '0'
    );
\out_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => \^e\(0),
      D => \wf1.cic_comb5_inst_n_14\,
      Q => wf_axis_tdata(1),
      R => '0'
    );
\out_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => \^e\(0),
      D => \wf1.cic_comb5_inst_n_13\,
      Q => wf_axis_tdata(2),
      R => '0'
    );
\out_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => \^e\(0),
      D => \wf1.cic_comb5_inst_n_12\,
      Q => wf_axis_tdata(3),
      R => '0'
    );
\out_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => \^e\(0),
      D => \wf1.cic_comb5_inst_n_11\,
      Q => wf_axis_tdata(4),
      R => '0'
    );
\out_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => \^e\(0),
      D => \wf1.cic_comb5_inst_n_10\,
      Q => wf_axis_tdata(5),
      R => '0'
    );
\out_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => \^e\(0),
      D => \wf1.cic_comb5_inst_n_9\,
      Q => wf_axis_tdata(6),
      R => '0'
    );
\out_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => \^e\(0),
      D => \wf1.cic_comb5_inst_n_8\,
      Q => wf_axis_tdata(7),
      R => '0'
    );
\out_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => \^e\(0),
      D => \wf1.cic_comb5_inst_n_7\,
      Q => wf_axis_tdata(8),
      R => '0'
    );
\out_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => \^e\(0),
      D => \wf1.cic_comb5_inst_n_6\,
      Q => wf_axis_tdata(9),
      R => '0'
    );
out_strobe_reg: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \sample_no0_carry__2_n_0\,
      Q => \^e\(0),
      R => '0'
    );
sample_no0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sample_no0_carry_n_0,
      CO(2) => sample_no0_carry_n_1,
      CO(1) => sample_no0_carry_n_2,
      CO(0) => sample_no0_carry_n_3,
      CYINIT => '1',
      DI(3) => sample_no0_carry_i_1_n_0,
      DI(2) => sample_no0_carry_i_2_n_0,
      DI(1) => sample_no0_carry_i_3_n_0,
      DI(0) => sample_no0_carry_i_4_n_0,
      O(3 downto 0) => NLW_sample_no0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sample_no0_carry_i_5_n_0,
      S(2) => sample_no0_carry_i_6_n_0,
      S(1) => sample_no0_carry_i_7_n_0,
      S(0) => sample_no0_carry_i_8_n_0
    );
\sample_no0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sample_no0_carry_n_0,
      CO(3) => \sample_no0_carry__0_n_0\,
      CO(2) => \sample_no0_carry__0_n_1\,
      CO(1) => \sample_no0_carry__0_n_2\,
      CO(0) => \sample_no0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sample_no0_carry__0_i_1_n_0\,
      DI(1) => \sample_no0_carry__0_i_2_n_0\,
      DI(0) => \sample_no0_carry__0_i_3_n_0\,
      O(3 downto 0) => \NLW_sample_no0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \sample_no0_carry__0_i_4_n_3\,
      S(2) => \sample_no0_carry__0_i_5_n_0\,
      S(1) => \sample_no0_carry__0_i_6_n_0\,
      S(0) => \sample_no0_carry__0_i_7_n_0\
    );
\sample_no0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sample_no1(12),
      I1 => sample_no_reg(12),
      I2 => \sample_no0_carry__0_i_4_n_3\,
      O => \sample_no0_carry__0_i_1_n_0\
    );
\sample_no0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sample_no_reg(10),
      I1 => sample_no1(10),
      I2 => sample_no1(11),
      I3 => sample_no_reg(11),
      O => \sample_no0_carry__0_i_2_n_0\
    );
\sample_no0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sample_no_reg(8),
      I1 => sample_no1(8),
      I2 => sample_no1(9),
      I3 => sample_no_reg(9),
      O => \sample_no0_carry__0_i_3_n_0\
    );
\sample_no0_carry__0_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_no1_carry__1_n_0\,
      CO(3 downto 1) => \NLW_sample_no0_carry__0_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sample_no0_carry__0_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sample_no0_carry__0_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sample_no0_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => sample_no_reg(12),
      I1 => sample_no1(12),
      I2 => \sample_no0_carry__0_i_4_n_3\,
      O => \sample_no0_carry__0_i_5_n_0\
    );
\sample_no0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sample_no_reg(10),
      I1 => sample_no1(10),
      I2 => sample_no_reg(11),
      I3 => sample_no1(11),
      O => \sample_no0_carry__0_i_6_n_0\
    );
\sample_no0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sample_no_reg(8),
      I1 => sample_no1(8),
      I2 => sample_no_reg(9),
      I3 => sample_no1(9),
      O => \sample_no0_carry__0_i_7_n_0\
    );
\sample_no0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_no0_carry__0_n_0\,
      CO(3) => \sample_no0_carry__1_n_0\,
      CO(2) => \sample_no0_carry__1_n_1\,
      CO(1) => \sample_no0_carry__1_n_2\,
      CO(0) => \sample_no0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sample_no0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \sample_no0_carry__0_i_4_n_3\,
      S(2) => \sample_no0_carry__0_i_4_n_3\,
      S(1) => \sample_no0_carry__0_i_4_n_3\,
      S(0) => \sample_no0_carry__0_i_4_n_3\
    );
\sample_no0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_no0_carry__1_n_0\,
      CO(3) => \sample_no0_carry__2_n_0\,
      CO(2) => \sample_no0_carry__2_n_1\,
      CO(1) => \sample_no0_carry__2_n_2\,
      CO(0) => \sample_no0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sample_no0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \sample_no0_carry__0_i_4_n_3\,
      S(2) => \sample_no0_carry__0_i_4_n_3\,
      S(1) => \sample_no0_carry__0_i_4_n_3\,
      S(0) => \sample_no0_carry__0_i_4_n_3\
    );
sample_no0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sample_no_reg(6),
      I1 => sample_no1(6),
      I2 => sample_no1(7),
      I3 => sample_no_reg(7),
      O => sample_no0_carry_i_1_n_0
    );
sample_no0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sample_no_reg(4),
      I1 => sample_no1(4),
      I2 => sample_no1(5),
      I3 => sample_no_reg(5),
      O => sample_no0_carry_i_2_n_0
    );
sample_no0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sample_no_reg(2),
      I1 => sample_no1(2),
      I2 => sample_no1(3),
      I3 => sample_no_reg(3),
      O => sample_no0_carry_i_3_n_0
    );
sample_no0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BC08"
    )
        port map (
      I0 => sample_no_reg(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => sample_no_reg(1),
      O => sample_no0_carry_i_4_n_0
    );
sample_no0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sample_no_reg(6),
      I1 => sample_no1(6),
      I2 => sample_no_reg(7),
      I3 => sample_no1(7),
      O => sample_no0_carry_i_5_n_0
    );
sample_no0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sample_no_reg(4),
      I1 => sample_no1(4),
      I2 => sample_no_reg(5),
      I3 => sample_no1(5),
      O => sample_no0_carry_i_6_n_0
    );
sample_no0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sample_no_reg(2),
      I1 => sample_no1(2),
      I2 => sample_no_reg(3),
      I3 => sample_no1(3),
      O => sample_no0_carry_i_7_n_0
    );
sample_no0_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4218"
    )
        port map (
      I0 => sample_no_reg(0),
      I1 => sample_no_reg(1),
      I2 => Q(0),
      I3 => Q(1),
      O => sample_no0_carry_i_8_n_0
    );
sample_no1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sample_no1_carry_n_0,
      CO(2) => sample_no1_carry_n_1,
      CO(1) => sample_no1_carry_n_2,
      CO(0) => sample_no1_carry_n_3,
      CYINIT => Q(0),
      DI(3 downto 0) => Q(4 downto 1),
      O(3 downto 1) => sample_no1(4 downto 2),
      O(0) => O(0),
      S(3) => sample_no1_carry_i_1_n_0,
      S(2) => sample_no1_carry_i_2_n_0,
      S(1) => sample_no1_carry_i_3_n_0,
      S(0) => sample_no1_carry_i_4_n_0
    );
\sample_no1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sample_no1_carry_n_0,
      CO(3) => \sample_no1_carry__0_n_0\,
      CO(2) => \sample_no1_carry__0_n_1\,
      CO(1) => \sample_no1_carry__0_n_2\,
      CO(0) => \sample_no1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(8 downto 5),
      O(3 downto 0) => sample_no1(8 downto 5),
      S(3) => \sample_no1_carry__0_i_1_n_0\,
      S(2) => \sample_no1_carry__0_i_2_n_0\,
      S(1) => \sample_no1_carry__0_i_3_n_0\,
      S(0) => \sample_no1_carry__0_i_4_n_0\
    );
\sample_no1_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      O => \sample_no1_carry__0_i_1_n_0\
    );
\sample_no1_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => \sample_no1_carry__0_i_2_n_0\
    );
\sample_no1_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => \sample_no1_carry__0_i_3_n_0\
    );
\sample_no1_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \sample_no1_carry__0_i_4_n_0\
    );
\sample_no1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_no1_carry__0_n_0\,
      CO(3) => \sample_no1_carry__1_n_0\,
      CO(2) => \sample_no1_carry__1_n_1\,
      CO(1) => \sample_no1_carry__1_n_2\,
      CO(0) => \sample_no1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(12 downto 9),
      O(3 downto 0) => sample_no1(12 downto 9),
      S(3) => \sample_no1_carry__1_i_1_n_0\,
      S(2) => \sample_no1_carry__1_i_2_n_0\,
      S(1) => \sample_no1_carry__1_i_3_n_0\,
      S(0) => \sample_no1_carry__1_i_4_n_0\
    );
\sample_no1_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      O => \sample_no1_carry__1_i_1_n_0\
    );
\sample_no1_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(11),
      O => \sample_no1_carry__1_i_2_n_0\
    );
\sample_no1_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      O => \sample_no1_carry__1_i_3_n_0\
    );
\sample_no1_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(9),
      O => \sample_no1_carry__1_i_4_n_0\
    );
sample_no1_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => sample_no1_carry_i_1_n_0
    );
sample_no1_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      O => sample_no1_carry_i_2_n_0
    );
sample_no1_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      O => sample_no1_carry_i_3_n_0
    );
sample_no1_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => sample_no1_carry_i_4_n_0
    );
\sample_no[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_no_reg(0),
      O => \sample_no[0]_i_2_n_0\
    );
\sample_no_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => '1',
      D => \sample_no_reg[0]_i_1_n_7\,
      Q => sample_no_reg(0),
      R => \sample_no0_carry__2_n_0\
    );
\sample_no_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sample_no_reg[0]_i_1_n_0\,
      CO(2) => \sample_no_reg[0]_i_1_n_1\,
      CO(1) => \sample_no_reg[0]_i_1_n_2\,
      CO(0) => \sample_no_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \sample_no_reg[0]_i_1_n_4\,
      O(2) => \sample_no_reg[0]_i_1_n_5\,
      O(1) => \sample_no_reg[0]_i_1_n_6\,
      O(0) => \sample_no_reg[0]_i_1_n_7\,
      S(3 downto 1) => sample_no_reg(3 downto 1),
      S(0) => \sample_no[0]_i_2_n_0\
    );
\sample_no_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => '1',
      D => \sample_no_reg[8]_i_1_n_5\,
      Q => sample_no_reg(10),
      R => \sample_no0_carry__2_n_0\
    );
\sample_no_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => '1',
      D => \sample_no_reg[8]_i_1_n_4\,
      Q => sample_no_reg(11),
      R => \sample_no0_carry__2_n_0\
    );
\sample_no_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => '1',
      D => \sample_no_reg[12]_i_1_n_7\,
      Q => sample_no_reg(12),
      R => \sample_no0_carry__2_n_0\
    );
\sample_no_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_no_reg[8]_i_1_n_0\,
      CO(3 downto 0) => \NLW_sample_no_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sample_no_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \sample_no_reg[12]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => sample_no_reg(12)
    );
\sample_no_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => '1',
      D => \sample_no_reg[0]_i_1_n_6\,
      Q => sample_no_reg(1),
      R => \sample_no0_carry__2_n_0\
    );
\sample_no_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => '1',
      D => \sample_no_reg[0]_i_1_n_5\,
      Q => sample_no_reg(2),
      R => \sample_no0_carry__2_n_0\
    );
\sample_no_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => '1',
      D => \sample_no_reg[0]_i_1_n_4\,
      Q => sample_no_reg(3),
      R => \sample_no0_carry__2_n_0\
    );
\sample_no_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => '1',
      D => \sample_no_reg[4]_i_1_n_7\,
      Q => sample_no_reg(4),
      R => \sample_no0_carry__2_n_0\
    );
\sample_no_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_no_reg[0]_i_1_n_0\,
      CO(3) => \sample_no_reg[4]_i_1_n_0\,
      CO(2) => \sample_no_reg[4]_i_1_n_1\,
      CO(1) => \sample_no_reg[4]_i_1_n_2\,
      CO(0) => \sample_no_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sample_no_reg[4]_i_1_n_4\,
      O(2) => \sample_no_reg[4]_i_1_n_5\,
      O(1) => \sample_no_reg[4]_i_1_n_6\,
      O(0) => \sample_no_reg[4]_i_1_n_7\,
      S(3 downto 0) => sample_no_reg(7 downto 4)
    );
\sample_no_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => '1',
      D => \sample_no_reg[4]_i_1_n_6\,
      Q => sample_no_reg(5),
      R => \sample_no0_carry__2_n_0\
    );
\sample_no_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => '1',
      D => \sample_no_reg[4]_i_1_n_5\,
      Q => sample_no_reg(6),
      R => \sample_no0_carry__2_n_0\
    );
\sample_no_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => '1',
      D => \sample_no_reg[4]_i_1_n_4\,
      Q => sample_no_reg(7),
      R => \sample_no0_carry__2_n_0\
    );
\sample_no_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => '1',
      D => \sample_no_reg[8]_i_1_n_7\,
      Q => sample_no_reg(8),
      R => \sample_no0_carry__2_n_0\
    );
\sample_no_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_no_reg[4]_i_1_n_0\,
      CO(3) => \sample_no_reg[8]_i_1_n_0\,
      CO(2) => \sample_no_reg[8]_i_1_n_1\,
      CO(1) => \sample_no_reg[8]_i_1_n_2\,
      CO(0) => \sample_no_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sample_no_reg[8]_i_1_n_4\,
      O(2) => \sample_no_reg[8]_i_1_n_5\,
      O(1) => \sample_no_reg[8]_i_1_n_6\,
      O(0) => \sample_no_reg[8]_i_1_n_7\,
      S(3 downto 0) => sample_no_reg(11 downto 8)
    );
\sample_no_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => '1',
      D => \sample_no_reg[8]_i_1_n_6\,
      Q => sample_no_reg(9),
      R => \sample_no0_carry__2_n_0\
    );
\wf1.cic_comb1_inst\: entity work.design_1_wf_proc_0_1_cic_comb_5
     port map (
      E(0) => \^e\(0),
      Q(21 downto 0) => \wf1.comb1_data\(22 downto 1),
      S(3) => \wf1.cic_integrator5_inst_n_28\,
      S(2) => \wf1.cic_integrator5_inst_n_29\,
      S(1) => \wf1.cic_integrator5_inst_n_30\,
      S(0) => \wf1.cic_integrator5_inst_n_31\,
      cic_reset => cic_reset,
      in_aclk => in_aclk,
      \out_data_reg[11]_0\(3) => \wf1.cic_integrator5_inst_n_36\,
      \out_data_reg[11]_0\(2) => \wf1.cic_integrator5_inst_n_37\,
      \out_data_reg[11]_0\(1) => \wf1.cic_integrator5_inst_n_38\,
      \out_data_reg[11]_0\(0) => \wf1.cic_integrator5_inst_n_39\,
      \out_data_reg[12]_0\(3) => \wf1.cic_comb1_inst_n_30\,
      \out_data_reg[12]_0\(2) => \wf1.cic_comb1_inst_n_31\,
      \out_data_reg[12]_0\(1) => \wf1.cic_comb1_inst_n_32\,
      \out_data_reg[12]_0\(0) => \wf1.cic_comb1_inst_n_33\,
      \out_data_reg[15]_0\(3) => \wf1.cic_integrator5_inst_n_40\,
      \out_data_reg[15]_0\(2) => \wf1.cic_integrator5_inst_n_41\,
      \out_data_reg[15]_0\(1) => \wf1.cic_integrator5_inst_n_42\,
      \out_data_reg[15]_0\(0) => \wf1.cic_integrator5_inst_n_43\,
      \out_data_reg[16]_0\(3) => \wf1.cic_comb1_inst_n_34\,
      \out_data_reg[16]_0\(2) => \wf1.cic_comb1_inst_n_35\,
      \out_data_reg[16]_0\(1) => \wf1.cic_comb1_inst_n_36\,
      \out_data_reg[16]_0\(0) => \wf1.cic_comb1_inst_n_37\,
      \out_data_reg[19]_0\(3) => \wf1.cic_integrator5_inst_n_44\,
      \out_data_reg[19]_0\(2) => \wf1.cic_integrator5_inst_n_45\,
      \out_data_reg[19]_0\(1) => \wf1.cic_integrator5_inst_n_46\,
      \out_data_reg[19]_0\(0) => \wf1.cic_integrator5_inst_n_47\,
      \out_data_reg[20]_0\(3) => \wf1.cic_comb1_inst_n_38\,
      \out_data_reg[20]_0\(2) => \wf1.cic_comb1_inst_n_39\,
      \out_data_reg[20]_0\(1) => \wf1.cic_comb1_inst_n_40\,
      \out_data_reg[20]_0\(0) => \wf1.cic_comb1_inst_n_41\,
      \out_data_reg[21]_0\(21 downto 0) => prev_data_0(21 downto 0),
      \out_data_reg[22]_0\(1) => \wf1.cic_comb1_inst_n_42\,
      \out_data_reg[22]_0\(0) => \wf1.cic_comb1_inst_n_43\,
      \out_data_reg[22]_1\(2) => \wf1.cic_integrator5_inst_n_48\,
      \out_data_reg[22]_1\(1) => \wf1.cic_integrator5_inst_n_49\,
      \out_data_reg[22]_1\(0) => \wf1.cic_integrator5_inst_n_50\,
      \out_data_reg[4]_0\(3) => \wf1.cic_comb1_inst_n_0\,
      \out_data_reg[4]_0\(2) => \wf1.cic_comb1_inst_n_1\,
      \out_data_reg[4]_0\(1) => \wf1.cic_comb1_inst_n_2\,
      \out_data_reg[4]_0\(0) => \wf1.cic_comb1_inst_n_3\,
      \out_data_reg[7]_0\(3) => \wf1.cic_integrator5_inst_n_32\,
      \out_data_reg[7]_0\(2) => \wf1.cic_integrator5_inst_n_33\,
      \out_data_reg[7]_0\(1) => \wf1.cic_integrator5_inst_n_34\,
      \out_data_reg[7]_0\(0) => \wf1.cic_integrator5_inst_n_35\,
      \out_data_reg[8]_0\(3) => \wf1.cic_comb1_inst_n_26\,
      \out_data_reg[8]_0\(2) => \wf1.cic_comb1_inst_n_27\,
      \out_data_reg[8]_0\(1) => \wf1.cic_comb1_inst_n_28\,
      \out_data_reg[8]_0\(0) => \wf1.cic_comb1_inst_n_29\,
      \prev_data_reg[22]_0\(22 downto 0) => prev_data(22 downto 0),
      \wf1.integrator5_data\(22 downto 0) => \wf1.integrator5_data\(27 downto 5)
    );
\wf1.cic_comb2_inst\: entity work.\design_1_wf_proc_0_1_cic_comb__parameterized0_6\
     port map (
      D(21 downto 0) => \wf1.comb1_data\(22 downto 1),
      E(0) => \^e\(0),
      Q(20 downto 0) => prev_data_1(20 downto 0),
      S(3) => \wf1.cic_comb2_inst_n_0\,
      S(2) => \wf1.cic_comb2_inst_n_1\,
      S(1) => \wf1.cic_comb2_inst_n_2\,
      S(0) => \wf1.cic_comb2_inst_n_3\,
      cic_reset => cic_reset,
      in_aclk => in_aclk,
      out_data(20 downto 0) => \wf1.comb2_data\(21 downto 1),
      \out_data_reg[11]_0\(3) => \wf1.cic_comb1_inst_n_30\,
      \out_data_reg[11]_0\(2) => \wf1.cic_comb1_inst_n_31\,
      \out_data_reg[11]_0\(1) => \wf1.cic_comb1_inst_n_32\,
      \out_data_reg[11]_0\(0) => \wf1.cic_comb1_inst_n_33\,
      \out_data_reg[12]_0\(3) => \wf1.cic_comb2_inst_n_29\,
      \out_data_reg[12]_0\(2) => \wf1.cic_comb2_inst_n_30\,
      \out_data_reg[12]_0\(1) => \wf1.cic_comb2_inst_n_31\,
      \out_data_reg[12]_0\(0) => \wf1.cic_comb2_inst_n_32\,
      \out_data_reg[15]_0\(3) => \wf1.cic_comb1_inst_n_34\,
      \out_data_reg[15]_0\(2) => \wf1.cic_comb1_inst_n_35\,
      \out_data_reg[15]_0\(1) => \wf1.cic_comb1_inst_n_36\,
      \out_data_reg[15]_0\(0) => \wf1.cic_comb1_inst_n_37\,
      \out_data_reg[16]_0\(3) => \wf1.cic_comb2_inst_n_33\,
      \out_data_reg[16]_0\(2) => \wf1.cic_comb2_inst_n_34\,
      \out_data_reg[16]_0\(1) => \wf1.cic_comb2_inst_n_35\,
      \out_data_reg[16]_0\(0) => \wf1.cic_comb2_inst_n_36\,
      \out_data_reg[19]_0\(3) => \wf1.cic_comb1_inst_n_38\,
      \out_data_reg[19]_0\(2) => \wf1.cic_comb1_inst_n_39\,
      \out_data_reg[19]_0\(1) => \wf1.cic_comb1_inst_n_40\,
      \out_data_reg[19]_0\(0) => \wf1.cic_comb1_inst_n_41\,
      \out_data_reg[20]_0\(3) => \wf1.cic_comb2_inst_n_37\,
      \out_data_reg[20]_0\(2) => \wf1.cic_comb2_inst_n_38\,
      \out_data_reg[20]_0\(1) => \wf1.cic_comb2_inst_n_39\,
      \out_data_reg[20]_0\(0) => \wf1.cic_comb2_inst_n_40\,
      \out_data_reg[21]_0\(0) => \wf1.cic_comb2_inst_n_41\,
      \out_data_reg[21]_1\(1) => \wf1.cic_comb1_inst_n_42\,
      \out_data_reg[21]_1\(0) => \wf1.cic_comb1_inst_n_43\,
      \out_data_reg[3]_0\(3) => \wf1.cic_comb1_inst_n_0\,
      \out_data_reg[3]_0\(2) => \wf1.cic_comb1_inst_n_1\,
      \out_data_reg[3]_0\(1) => \wf1.cic_comb1_inst_n_2\,
      \out_data_reg[3]_0\(0) => \wf1.cic_comb1_inst_n_3\,
      \out_data_reg[7]_0\(3) => \wf1.cic_comb1_inst_n_26\,
      \out_data_reg[7]_0\(2) => \wf1.cic_comb1_inst_n_27\,
      \out_data_reg[7]_0\(1) => \wf1.cic_comb1_inst_n_28\,
      \out_data_reg[7]_0\(0) => \wf1.cic_comb1_inst_n_29\,
      \out_data_reg[8]_0\(3) => \wf1.cic_comb2_inst_n_25\,
      \out_data_reg[8]_0\(2) => \wf1.cic_comb2_inst_n_26\,
      \out_data_reg[8]_0\(1) => \wf1.cic_comb2_inst_n_27\,
      \out_data_reg[8]_0\(0) => \wf1.cic_comb2_inst_n_28\,
      \prev_data_reg[21]_0\(21 downto 0) => prev_data_0(21 downto 0)
    );
\wf1.cic_comb3_inst\: entity work.\design_1_wf_proc_0_1_cic_comb__parameterized1_7\
     port map (
      D(20 downto 0) => \wf1.comb2_data\(21 downto 1),
      E(0) => \^e\(0),
      Q(19 downto 0) => prev_data_2(19 downto 0),
      S(3) => \wf1.cic_comb3_inst_n_0\,
      S(2) => \wf1.cic_comb3_inst_n_1\,
      S(1) => \wf1.cic_comb3_inst_n_2\,
      S(0) => \wf1.cic_comb3_inst_n_3\,
      cic_reset => cic_reset,
      in_aclk => in_aclk,
      out_data(19 downto 0) => \wf1.comb3_data\(20 downto 1),
      \out_data_reg[11]_0\(3) => \wf1.cic_comb2_inst_n_29\,
      \out_data_reg[11]_0\(2) => \wf1.cic_comb2_inst_n_30\,
      \out_data_reg[11]_0\(1) => \wf1.cic_comb2_inst_n_31\,
      \out_data_reg[11]_0\(0) => \wf1.cic_comb2_inst_n_32\,
      \out_data_reg[12]_0\(3) => \wf1.cic_comb3_inst_n_28\,
      \out_data_reg[12]_0\(2) => \wf1.cic_comb3_inst_n_29\,
      \out_data_reg[12]_0\(1) => \wf1.cic_comb3_inst_n_30\,
      \out_data_reg[12]_0\(0) => \wf1.cic_comb3_inst_n_31\,
      \out_data_reg[15]_0\(3) => \wf1.cic_comb2_inst_n_33\,
      \out_data_reg[15]_0\(2) => \wf1.cic_comb2_inst_n_34\,
      \out_data_reg[15]_0\(1) => \wf1.cic_comb2_inst_n_35\,
      \out_data_reg[15]_0\(0) => \wf1.cic_comb2_inst_n_36\,
      \out_data_reg[16]_0\(3) => \wf1.cic_comb3_inst_n_32\,
      \out_data_reg[16]_0\(2) => \wf1.cic_comb3_inst_n_33\,
      \out_data_reg[16]_0\(1) => \wf1.cic_comb3_inst_n_34\,
      \out_data_reg[16]_0\(0) => \wf1.cic_comb3_inst_n_35\,
      \out_data_reg[19]_0\(3) => \wf1.cic_comb2_inst_n_37\,
      \out_data_reg[19]_0\(2) => \wf1.cic_comb2_inst_n_38\,
      \out_data_reg[19]_0\(1) => \wf1.cic_comb2_inst_n_39\,
      \out_data_reg[19]_0\(0) => \wf1.cic_comb2_inst_n_40\,
      \out_data_reg[20]_0\(3) => \wf1.cic_comb3_inst_n_36\,
      \out_data_reg[20]_0\(2) => \wf1.cic_comb3_inst_n_37\,
      \out_data_reg[20]_0\(1) => \wf1.cic_comb3_inst_n_38\,
      \out_data_reg[20]_0\(0) => \wf1.cic_comb3_inst_n_39\,
      \out_data_reg[20]_1\(0) => \wf1.cic_comb2_inst_n_41\,
      \out_data_reg[3]_0\(3) => \wf1.cic_comb2_inst_n_0\,
      \out_data_reg[3]_0\(2) => \wf1.cic_comb2_inst_n_1\,
      \out_data_reg[3]_0\(1) => \wf1.cic_comb2_inst_n_2\,
      \out_data_reg[3]_0\(0) => \wf1.cic_comb2_inst_n_3\,
      \out_data_reg[7]_0\(3) => \wf1.cic_comb2_inst_n_25\,
      \out_data_reg[7]_0\(2) => \wf1.cic_comb2_inst_n_26\,
      \out_data_reg[7]_0\(1) => \wf1.cic_comb2_inst_n_27\,
      \out_data_reg[7]_0\(0) => \wf1.cic_comb2_inst_n_28\,
      \out_data_reg[8]_0\(3) => \wf1.cic_comb3_inst_n_24\,
      \out_data_reg[8]_0\(2) => \wf1.cic_comb3_inst_n_25\,
      \out_data_reg[8]_0\(1) => \wf1.cic_comb3_inst_n_26\,
      \out_data_reg[8]_0\(0) => \wf1.cic_comb3_inst_n_27\,
      \prev_data_reg[20]_0\(20 downto 0) => prev_data_1(20 downto 0)
    );
\wf1.cic_comb4_inst\: entity work.\design_1_wf_proc_0_1_cic_comb__parameterized2_8\
     port map (
      D(19 downto 0) => \wf1.comb3_data\(20 downto 1),
      E(0) => \^e\(0),
      Q(19 downto 0) => prev_data_3(19 downto 0),
      S(3) => \wf1.cic_comb4_inst_n_0\,
      S(2) => \wf1.cic_comb4_inst_n_1\,
      S(1) => \wf1.cic_comb4_inst_n_2\,
      S(0) => \wf1.cic_comb4_inst_n_3\,
      cic_reset => cic_reset,
      in_aclk => in_aclk,
      out_data(19 downto 0) => \wf1.comb4_data\(19 downto 0),
      \out_data_reg[11]_0\(3) => \wf1.cic_comb4_inst_n_28\,
      \out_data_reg[11]_0\(2) => \wf1.cic_comb4_inst_n_29\,
      \out_data_reg[11]_0\(1) => \wf1.cic_comb4_inst_n_30\,
      \out_data_reg[11]_0\(0) => \wf1.cic_comb4_inst_n_31\,
      \out_data_reg[11]_1\(3) => \wf1.cic_comb3_inst_n_28\,
      \out_data_reg[11]_1\(2) => \wf1.cic_comb3_inst_n_29\,
      \out_data_reg[11]_1\(1) => \wf1.cic_comb3_inst_n_30\,
      \out_data_reg[11]_1\(0) => \wf1.cic_comb3_inst_n_31\,
      \out_data_reg[15]_0\(3) => \wf1.cic_comb4_inst_n_32\,
      \out_data_reg[15]_0\(2) => \wf1.cic_comb4_inst_n_33\,
      \out_data_reg[15]_0\(1) => \wf1.cic_comb4_inst_n_34\,
      \out_data_reg[15]_0\(0) => \wf1.cic_comb4_inst_n_35\,
      \out_data_reg[15]_1\(3) => \wf1.cic_comb3_inst_n_32\,
      \out_data_reg[15]_1\(2) => \wf1.cic_comb3_inst_n_33\,
      \out_data_reg[15]_1\(1) => \wf1.cic_comb3_inst_n_34\,
      \out_data_reg[15]_1\(0) => \wf1.cic_comb3_inst_n_35\,
      \out_data_reg[19]_0\(3) => \wf1.cic_comb4_inst_n_36\,
      \out_data_reg[19]_0\(2) => \wf1.cic_comb4_inst_n_37\,
      \out_data_reg[19]_0\(1) => \wf1.cic_comb4_inst_n_38\,
      \out_data_reg[19]_0\(0) => \wf1.cic_comb4_inst_n_39\,
      \out_data_reg[19]_1\(3) => \wf1.cic_comb3_inst_n_36\,
      \out_data_reg[19]_1\(2) => \wf1.cic_comb3_inst_n_37\,
      \out_data_reg[19]_1\(1) => \wf1.cic_comb3_inst_n_38\,
      \out_data_reg[19]_1\(0) => \wf1.cic_comb3_inst_n_39\,
      \out_data_reg[3]_0\(3) => \wf1.cic_comb3_inst_n_0\,
      \out_data_reg[3]_0\(2) => \wf1.cic_comb3_inst_n_1\,
      \out_data_reg[3]_0\(1) => \wf1.cic_comb3_inst_n_2\,
      \out_data_reg[3]_0\(0) => \wf1.cic_comb3_inst_n_3\,
      \out_data_reg[7]_0\(3) => \wf1.cic_comb4_inst_n_24\,
      \out_data_reg[7]_0\(2) => \wf1.cic_comb4_inst_n_25\,
      \out_data_reg[7]_0\(1) => \wf1.cic_comb4_inst_n_26\,
      \out_data_reg[7]_0\(0) => \wf1.cic_comb4_inst_n_27\,
      \out_data_reg[7]_1\(3) => \wf1.cic_comb3_inst_n_24\,
      \out_data_reg[7]_1\(2) => \wf1.cic_comb3_inst_n_25\,
      \out_data_reg[7]_1\(1) => \wf1.cic_comb3_inst_n_26\,
      \out_data_reg[7]_1\(0) => \wf1.cic_comb3_inst_n_27\,
      \prev_data_reg[19]_0\(19 downto 0) => prev_data_2(19 downto 0)
    );
\wf1.cic_comb5_inst\: entity work.\design_1_wf_proc_0_1_cic_comb__parameterized2_9\
     port map (
      D(15) => \wf1.cic_comb5_inst_n_0\,
      D(14) => \wf1.cic_comb5_inst_n_1\,
      D(13) => \wf1.cic_comb5_inst_n_2\,
      D(12) => \wf1.cic_comb5_inst_n_3\,
      D(11) => \wf1.cic_comb5_inst_n_4\,
      D(10) => \wf1.cic_comb5_inst_n_5\,
      D(9) => \wf1.cic_comb5_inst_n_6\,
      D(8) => \wf1.cic_comb5_inst_n_7\,
      D(7) => \wf1.cic_comb5_inst_n_8\,
      D(6) => \wf1.cic_comb5_inst_n_9\,
      D(5) => \wf1.cic_comb5_inst_n_10\,
      D(4) => \wf1.cic_comb5_inst_n_11\,
      D(3) => \wf1.cic_comb5_inst_n_12\,
      D(2) => \wf1.cic_comb5_inst_n_13\,
      D(1) => \wf1.cic_comb5_inst_n_14\,
      D(0) => \wf1.cic_comb5_inst_n_15\,
      E(0) => \^e\(0),
      Q(15) => \in_reg_n_0_[23]\,
      Q(14) => \in_reg_n_0_[22]\,
      Q(13) => \in_reg_n_0_[21]\,
      Q(12) => \in_reg_n_0_[20]\,
      Q(11) => \in_reg_n_0_[19]\,
      Q(10) => \in_reg_n_0_[18]\,
      Q(9) => \in_reg_n_0_[17]\,
      Q(8) => \in_reg_n_0_[16]\,
      Q(7) => \in_reg_n_0_[15]\,
      Q(6) => \in_reg_n_0_[14]\,
      Q(5) => \in_reg_n_0_[13]\,
      Q(4) => \in_reg_n_0_[12]\,
      Q(3) => \in_reg_n_0_[11]\,
      Q(2) => \in_reg_n_0_[10]\,
      Q(1) => \in_reg_n_0_[9]\,
      Q(0) => \in_reg_n_0_[8]\,
      S(3) => \wf1.cic_comb4_inst_n_0\,
      S(2) => \wf1.cic_comb4_inst_n_1\,
      S(1) => \wf1.cic_comb4_inst_n_2\,
      S(0) => \wf1.cic_comb4_inst_n_3\,
      cic_reset => cic_reset,
      in_aclk => in_aclk,
      \out_data_reg[11]_0\(3) => \wf1.cic_comb4_inst_n_28\,
      \out_data_reg[11]_0\(2) => \wf1.cic_comb4_inst_n_29\,
      \out_data_reg[11]_0\(1) => \wf1.cic_comb4_inst_n_30\,
      \out_data_reg[11]_0\(0) => \wf1.cic_comb4_inst_n_31\,
      \out_data_reg[15]_0\ => \out_data_reg[15]_0\,
      \out_data_reg[15]_1\(3) => \wf1.cic_comb4_inst_n_32\,
      \out_data_reg[15]_1\(2) => \wf1.cic_comb4_inst_n_33\,
      \out_data_reg[15]_1\(1) => \wf1.cic_comb4_inst_n_34\,
      \out_data_reg[15]_1\(0) => \wf1.cic_comb4_inst_n_35\,
      \out_data_reg[19]_0\(3) => \wf1.cic_comb4_inst_n_36\,
      \out_data_reg[19]_0\(2) => \wf1.cic_comb4_inst_n_37\,
      \out_data_reg[19]_0\(1) => \wf1.cic_comb4_inst_n_38\,
      \out_data_reg[19]_0\(0) => \wf1.cic_comb4_inst_n_39\,
      \out_data_reg[7]_0\(3) => \wf1.cic_comb4_inst_n_24\,
      \out_data_reg[7]_0\(2) => \wf1.cic_comb4_inst_n_25\,
      \out_data_reg[7]_0\(1) => \wf1.cic_comb4_inst_n_26\,
      \out_data_reg[7]_0\(0) => \wf1.cic_comb4_inst_n_27\,
      \prev_data_reg[19]_0\(19 downto 0) => prev_data_3(19 downto 0),
      \prev_data_reg[19]_1\(19 downto 0) => \wf1.comb4_data\(19 downto 0)
    );
\wf1.cic_integrator1_inst\: entity work.design_1_wf_proc_0_1_cic_integrator_10
     port map (
      O(3) => \wf1.cic_integrator1_inst_n_0\,
      O(2) => \wf1.cic_integrator1_inst_n_1\,
      O(1) => \wf1.cic_integrator1_inst_n_2\,
      O(0) => \wf1.cic_integrator1_inst_n_3\,
      Q(83) => \in_reg_n_0_[83]\,
      Q(82) => \in_reg_n_0_[82]\,
      Q(81) => \in_reg_n_0_[81]\,
      Q(80) => \in_reg_n_0_[80]\,
      Q(79) => \in_reg_n_0_[79]\,
      Q(78) => \in_reg_n_0_[78]\,
      Q(77) => \in_reg_n_0_[77]\,
      Q(76) => \in_reg_n_0_[76]\,
      Q(75) => \in_reg_n_0_[75]\,
      Q(74) => \in_reg_n_0_[74]\,
      Q(73) => \in_reg_n_0_[73]\,
      Q(72) => \in_reg_n_0_[72]\,
      Q(71) => \in_reg_n_0_[71]\,
      Q(70) => \in_reg_n_0_[70]\,
      Q(69) => \in_reg_n_0_[69]\,
      Q(68) => \in_reg_n_0_[68]\,
      Q(67) => \in_reg_n_0_[67]\,
      Q(66) => \in_reg_n_0_[66]\,
      Q(65) => \in_reg_n_0_[65]\,
      Q(64) => \in_reg_n_0_[64]\,
      Q(63) => \in_reg_n_0_[63]\,
      Q(62) => \in_reg_n_0_[62]\,
      Q(61) => \in_reg_n_0_[61]\,
      Q(60) => \in_reg_n_0_[60]\,
      Q(59) => \in_reg_n_0_[59]\,
      Q(58) => \in_reg_n_0_[58]\,
      Q(57) => \in_reg_n_0_[57]\,
      Q(56) => \in_reg_n_0_[56]\,
      Q(55) => \in_reg_n_0_[55]\,
      Q(54) => \in_reg_n_0_[54]\,
      Q(53) => \in_reg_n_0_[53]\,
      Q(52) => \in_reg_n_0_[52]\,
      Q(51) => \in_reg_n_0_[51]\,
      Q(50) => \in_reg_n_0_[50]\,
      Q(49) => \in_reg_n_0_[49]\,
      Q(48) => \in_reg_n_0_[48]\,
      Q(47) => \in_reg_n_0_[47]\,
      Q(46) => \in_reg_n_0_[46]\,
      Q(45) => \in_reg_n_0_[45]\,
      Q(44) => \in_reg_n_0_[44]\,
      Q(43) => \in_reg_n_0_[43]\,
      Q(42) => \in_reg_n_0_[42]\,
      Q(41) => \in_reg_n_0_[41]\,
      Q(40) => \in_reg_n_0_[40]\,
      Q(39) => \in_reg_n_0_[39]\,
      Q(38) => \in_reg_n_0_[38]\,
      Q(37) => \in_reg_n_0_[37]\,
      Q(36) => \in_reg_n_0_[36]\,
      Q(35) => \in_reg_n_0_[35]\,
      Q(34) => \in_reg_n_0_[34]\,
      Q(33) => \in_reg_n_0_[33]\,
      Q(32) => \in_reg_n_0_[32]\,
      Q(31) => \in_reg_n_0_[31]\,
      Q(30) => \in_reg_n_0_[30]\,
      Q(29) => \in_reg_n_0_[29]\,
      Q(28) => \in_reg_n_0_[28]\,
      Q(27) => \in_reg_n_0_[27]\,
      Q(26) => \in_reg_n_0_[26]\,
      Q(25) => \in_reg_n_0_[25]\,
      Q(24) => \in_reg_n_0_[24]\,
      Q(23) => \in_reg_n_0_[23]\,
      Q(22) => \in_reg_n_0_[22]\,
      Q(21) => \in_reg_n_0_[21]\,
      Q(20) => \in_reg_n_0_[20]\,
      Q(19) => \in_reg_n_0_[19]\,
      Q(18) => \in_reg_n_0_[18]\,
      Q(17) => \in_reg_n_0_[17]\,
      Q(16) => \in_reg_n_0_[16]\,
      Q(15) => \in_reg_n_0_[15]\,
      Q(14) => \in_reg_n_0_[14]\,
      Q(13) => \in_reg_n_0_[13]\,
      Q(12) => \in_reg_n_0_[12]\,
      Q(11) => \in_reg_n_0_[11]\,
      Q(10) => \in_reg_n_0_[10]\,
      Q(9) => \in_reg_n_0_[9]\,
      Q(8) => \in_reg_n_0_[8]\,
      Q(7) => \in_reg_n_0_[7]\,
      Q(6) => \in_reg_n_0_[6]\,
      Q(5) => \in_reg_n_0_[5]\,
      Q(4) => \in_reg_n_0_[4]\,
      Q(3) => \in_reg_n_0_[3]\,
      Q(2) => \in_reg_n_0_[2]\,
      Q(1) => \in_reg_n_0_[1]\,
      Q(0) => \in_reg_n_0_[0]\,
      cic_reset => cic_reset,
      in_aclk => in_aclk,
      \out_data_reg[11]_0\(3) => \wf1.cic_integrator1_inst_n_8\,
      \out_data_reg[11]_0\(2) => \wf1.cic_integrator1_inst_n_9\,
      \out_data_reg[11]_0\(1) => \wf1.cic_integrator1_inst_n_10\,
      \out_data_reg[11]_0\(0) => \wf1.cic_integrator1_inst_n_11\,
      \out_data_reg[15]_0\(3) => \wf1.cic_integrator1_inst_n_12\,
      \out_data_reg[15]_0\(2) => \wf1.cic_integrator1_inst_n_13\,
      \out_data_reg[15]_0\(1) => \wf1.cic_integrator1_inst_n_14\,
      \out_data_reg[15]_0\(0) => \wf1.cic_integrator1_inst_n_15\,
      \out_data_reg[19]_0\(3) => \wf1.cic_integrator1_inst_n_16\,
      \out_data_reg[19]_0\(2) => \wf1.cic_integrator1_inst_n_17\,
      \out_data_reg[19]_0\(1) => \wf1.cic_integrator1_inst_n_18\,
      \out_data_reg[19]_0\(0) => \wf1.cic_integrator1_inst_n_19\,
      \out_data_reg[23]_0\(3) => \wf1.cic_integrator1_inst_n_20\,
      \out_data_reg[23]_0\(2) => \wf1.cic_integrator1_inst_n_21\,
      \out_data_reg[23]_0\(1) => \wf1.cic_integrator1_inst_n_22\,
      \out_data_reg[23]_0\(0) => \wf1.cic_integrator1_inst_n_23\,
      \out_data_reg[27]_0\(3) => \wf1.cic_integrator1_inst_n_24\,
      \out_data_reg[27]_0\(2) => \wf1.cic_integrator1_inst_n_25\,
      \out_data_reg[27]_0\(1) => \wf1.cic_integrator1_inst_n_26\,
      \out_data_reg[27]_0\(0) => \wf1.cic_integrator1_inst_n_27\,
      \out_data_reg[31]_0\(3) => \wf1.cic_integrator1_inst_n_28\,
      \out_data_reg[31]_0\(2) => \wf1.cic_integrator1_inst_n_29\,
      \out_data_reg[31]_0\(1) => \wf1.cic_integrator1_inst_n_30\,
      \out_data_reg[31]_0\(0) => \wf1.cic_integrator1_inst_n_31\,
      \out_data_reg[35]_0\(3) => \wf1.cic_integrator1_inst_n_32\,
      \out_data_reg[35]_0\(2) => \wf1.cic_integrator1_inst_n_33\,
      \out_data_reg[35]_0\(1) => \wf1.cic_integrator1_inst_n_34\,
      \out_data_reg[35]_0\(0) => \wf1.cic_integrator1_inst_n_35\,
      \out_data_reg[39]_0\(3) => \wf1.cic_integrator1_inst_n_36\,
      \out_data_reg[39]_0\(2) => \wf1.cic_integrator1_inst_n_37\,
      \out_data_reg[39]_0\(1) => \wf1.cic_integrator1_inst_n_38\,
      \out_data_reg[39]_0\(0) => \wf1.cic_integrator1_inst_n_39\,
      \out_data_reg[43]_0\(3) => \wf1.cic_integrator1_inst_n_40\,
      \out_data_reg[43]_0\(2) => \wf1.cic_integrator1_inst_n_41\,
      \out_data_reg[43]_0\(1) => \wf1.cic_integrator1_inst_n_42\,
      \out_data_reg[43]_0\(0) => \wf1.cic_integrator1_inst_n_43\,
      \out_data_reg[47]_0\(3) => \wf1.cic_integrator1_inst_n_44\,
      \out_data_reg[47]_0\(2) => \wf1.cic_integrator1_inst_n_45\,
      \out_data_reg[47]_0\(1) => \wf1.cic_integrator1_inst_n_46\,
      \out_data_reg[47]_0\(0) => \wf1.cic_integrator1_inst_n_47\,
      \out_data_reg[51]_0\(3) => \wf1.cic_integrator1_inst_n_48\,
      \out_data_reg[51]_0\(2) => \wf1.cic_integrator1_inst_n_49\,
      \out_data_reg[51]_0\(1) => \wf1.cic_integrator1_inst_n_50\,
      \out_data_reg[51]_0\(0) => \wf1.cic_integrator1_inst_n_51\,
      \out_data_reg[55]_0\(3) => \wf1.cic_integrator1_inst_n_52\,
      \out_data_reg[55]_0\(2) => \wf1.cic_integrator1_inst_n_53\,
      \out_data_reg[55]_0\(1) => \wf1.cic_integrator1_inst_n_54\,
      \out_data_reg[55]_0\(0) => \wf1.cic_integrator1_inst_n_55\,
      \out_data_reg[59]_0\(3) => \wf1.cic_integrator1_inst_n_56\,
      \out_data_reg[59]_0\(2) => \wf1.cic_integrator1_inst_n_57\,
      \out_data_reg[59]_0\(1) => \wf1.cic_integrator1_inst_n_58\,
      \out_data_reg[59]_0\(0) => \wf1.cic_integrator1_inst_n_59\,
      \out_data_reg[63]_0\(3) => \wf1.cic_integrator1_inst_n_60\,
      \out_data_reg[63]_0\(2) => \wf1.cic_integrator1_inst_n_61\,
      \out_data_reg[63]_0\(1) => \wf1.cic_integrator1_inst_n_62\,
      \out_data_reg[63]_0\(0) => \wf1.cic_integrator1_inst_n_63\,
      \out_data_reg[67]_0\(3) => \wf1.cic_integrator1_inst_n_64\,
      \out_data_reg[67]_0\(2) => \wf1.cic_integrator1_inst_n_65\,
      \out_data_reg[67]_0\(1) => \wf1.cic_integrator1_inst_n_66\,
      \out_data_reg[67]_0\(0) => \wf1.cic_integrator1_inst_n_67\,
      \out_data_reg[71]_0\(3) => \wf1.cic_integrator1_inst_n_68\,
      \out_data_reg[71]_0\(2) => \wf1.cic_integrator1_inst_n_69\,
      \out_data_reg[71]_0\(1) => \wf1.cic_integrator1_inst_n_70\,
      \out_data_reg[71]_0\(0) => \wf1.cic_integrator1_inst_n_71\,
      \out_data_reg[75]_0\(3) => \wf1.cic_integrator1_inst_n_72\,
      \out_data_reg[75]_0\(2) => \wf1.cic_integrator1_inst_n_73\,
      \out_data_reg[75]_0\(1) => \wf1.cic_integrator1_inst_n_74\,
      \out_data_reg[75]_0\(0) => \wf1.cic_integrator1_inst_n_75\,
      \out_data_reg[79]_0\(3) => \wf1.cic_integrator1_inst_n_76\,
      \out_data_reg[79]_0\(2) => \wf1.cic_integrator1_inst_n_77\,
      \out_data_reg[79]_0\(1) => \wf1.cic_integrator1_inst_n_78\,
      \out_data_reg[79]_0\(0) => \wf1.cic_integrator1_inst_n_79\,
      \out_data_reg[7]_0\(3) => \wf1.cic_integrator1_inst_n_4\,
      \out_data_reg[7]_0\(2) => \wf1.cic_integrator1_inst_n_5\,
      \out_data_reg[7]_0\(1) => \wf1.cic_integrator1_inst_n_6\,
      \out_data_reg[7]_0\(0) => \wf1.cic_integrator1_inst_n_7\,
      \out_data_reg[83]_0\(3) => \wf1.cic_integrator1_inst_n_80\,
      \out_data_reg[83]_0\(2) => \wf1.cic_integrator1_inst_n_81\,
      \out_data_reg[83]_0\(1) => \wf1.cic_integrator1_inst_n_82\,
      \out_data_reg[83]_0\(0) => \wf1.cic_integrator1_inst_n_83\,
      \out_data_reg[87]_0\(3) => \wf1.cic_integrator1_inst_n_84\,
      \out_data_reg[87]_0\(2) => \wf1.cic_integrator1_inst_n_85\,
      \out_data_reg[87]_0\(1) => \wf1.cic_integrator1_inst_n_86\,
      \out_data_reg[87]_0\(0) => \wf1.cic_integrator1_inst_n_87\,
      \out_data_reg[87]_1\(0) => \wf1.cic_integrator1_inst_n_88\,
      \wf1.integrator2_data\(88 downto 0) => \wf1.integrator2_data\(88 downto 0)
    );
\wf1.cic_integrator2_inst\: entity work.design_1_wf_proc_0_1_cic_integrator_11
     port map (
      O(3) => \wf1.cic_integrator1_inst_n_0\,
      O(2) => \wf1.cic_integrator1_inst_n_1\,
      O(1) => \wf1.cic_integrator1_inst_n_2\,
      O(0) => \wf1.cic_integrator1_inst_n_3\,
      cic_reset => cic_reset,
      in_aclk => in_aclk,
      \out_data_reg[11]_0\(3) => \wf1.cic_integrator2_inst_n_97\,
      \out_data_reg[11]_0\(2) => \wf1.cic_integrator2_inst_n_98\,
      \out_data_reg[11]_0\(1) => \wf1.cic_integrator2_inst_n_99\,
      \out_data_reg[11]_0\(0) => \wf1.cic_integrator2_inst_n_100\,
      \out_data_reg[11]_1\(3) => \wf1.cic_integrator1_inst_n_8\,
      \out_data_reg[11]_1\(2) => \wf1.cic_integrator1_inst_n_9\,
      \out_data_reg[11]_1\(1) => \wf1.cic_integrator1_inst_n_10\,
      \out_data_reg[11]_1\(0) => \wf1.cic_integrator1_inst_n_11\,
      \out_data_reg[15]_0\(3) => \wf1.cic_integrator2_inst_n_101\,
      \out_data_reg[15]_0\(2) => \wf1.cic_integrator2_inst_n_102\,
      \out_data_reg[15]_0\(1) => \wf1.cic_integrator2_inst_n_103\,
      \out_data_reg[15]_0\(0) => \wf1.cic_integrator2_inst_n_104\,
      \out_data_reg[15]_1\(3) => \wf1.cic_integrator1_inst_n_12\,
      \out_data_reg[15]_1\(2) => \wf1.cic_integrator1_inst_n_13\,
      \out_data_reg[15]_1\(1) => \wf1.cic_integrator1_inst_n_14\,
      \out_data_reg[15]_1\(0) => \wf1.cic_integrator1_inst_n_15\,
      \out_data_reg[19]_0\(3) => \wf1.cic_integrator2_inst_n_105\,
      \out_data_reg[19]_0\(2) => \wf1.cic_integrator2_inst_n_106\,
      \out_data_reg[19]_0\(1) => \wf1.cic_integrator2_inst_n_107\,
      \out_data_reg[19]_0\(0) => \wf1.cic_integrator2_inst_n_108\,
      \out_data_reg[19]_1\(3) => \wf1.cic_integrator1_inst_n_16\,
      \out_data_reg[19]_1\(2) => \wf1.cic_integrator1_inst_n_17\,
      \out_data_reg[19]_1\(1) => \wf1.cic_integrator1_inst_n_18\,
      \out_data_reg[19]_1\(0) => \wf1.cic_integrator1_inst_n_19\,
      \out_data_reg[23]_0\(3) => \wf1.cic_integrator2_inst_n_109\,
      \out_data_reg[23]_0\(2) => \wf1.cic_integrator2_inst_n_110\,
      \out_data_reg[23]_0\(1) => \wf1.cic_integrator2_inst_n_111\,
      \out_data_reg[23]_0\(0) => \wf1.cic_integrator2_inst_n_112\,
      \out_data_reg[23]_1\(3) => \wf1.cic_integrator1_inst_n_20\,
      \out_data_reg[23]_1\(2) => \wf1.cic_integrator1_inst_n_21\,
      \out_data_reg[23]_1\(1) => \wf1.cic_integrator1_inst_n_22\,
      \out_data_reg[23]_1\(0) => \wf1.cic_integrator1_inst_n_23\,
      \out_data_reg[27]_0\(3) => \wf1.cic_integrator2_inst_n_113\,
      \out_data_reg[27]_0\(2) => \wf1.cic_integrator2_inst_n_114\,
      \out_data_reg[27]_0\(1) => \wf1.cic_integrator2_inst_n_115\,
      \out_data_reg[27]_0\(0) => \wf1.cic_integrator2_inst_n_116\,
      \out_data_reg[27]_1\(3) => \wf1.cic_integrator1_inst_n_24\,
      \out_data_reg[27]_1\(2) => \wf1.cic_integrator1_inst_n_25\,
      \out_data_reg[27]_1\(1) => \wf1.cic_integrator1_inst_n_26\,
      \out_data_reg[27]_1\(0) => \wf1.cic_integrator1_inst_n_27\,
      \out_data_reg[31]_0\(3) => \wf1.cic_integrator2_inst_n_117\,
      \out_data_reg[31]_0\(2) => \wf1.cic_integrator2_inst_n_118\,
      \out_data_reg[31]_0\(1) => \wf1.cic_integrator2_inst_n_119\,
      \out_data_reg[31]_0\(0) => \wf1.cic_integrator2_inst_n_120\,
      \out_data_reg[31]_1\(3) => \wf1.cic_integrator1_inst_n_28\,
      \out_data_reg[31]_1\(2) => \wf1.cic_integrator1_inst_n_29\,
      \out_data_reg[31]_1\(1) => \wf1.cic_integrator1_inst_n_30\,
      \out_data_reg[31]_1\(0) => \wf1.cic_integrator1_inst_n_31\,
      \out_data_reg[35]_0\(3) => \wf1.cic_integrator2_inst_n_121\,
      \out_data_reg[35]_0\(2) => \wf1.cic_integrator2_inst_n_122\,
      \out_data_reg[35]_0\(1) => \wf1.cic_integrator2_inst_n_123\,
      \out_data_reg[35]_0\(0) => \wf1.cic_integrator2_inst_n_124\,
      \out_data_reg[35]_1\(3) => \wf1.cic_integrator1_inst_n_32\,
      \out_data_reg[35]_1\(2) => \wf1.cic_integrator1_inst_n_33\,
      \out_data_reg[35]_1\(1) => \wf1.cic_integrator1_inst_n_34\,
      \out_data_reg[35]_1\(0) => \wf1.cic_integrator1_inst_n_35\,
      \out_data_reg[39]_0\(3) => \wf1.cic_integrator2_inst_n_125\,
      \out_data_reg[39]_0\(2) => \wf1.cic_integrator2_inst_n_126\,
      \out_data_reg[39]_0\(1) => \wf1.cic_integrator2_inst_n_127\,
      \out_data_reg[39]_0\(0) => \wf1.cic_integrator2_inst_n_128\,
      \out_data_reg[39]_1\(3) => \wf1.cic_integrator1_inst_n_36\,
      \out_data_reg[39]_1\(2) => \wf1.cic_integrator1_inst_n_37\,
      \out_data_reg[39]_1\(1) => \wf1.cic_integrator1_inst_n_38\,
      \out_data_reg[39]_1\(0) => \wf1.cic_integrator1_inst_n_39\,
      \out_data_reg[3]_0\(3) => \wf1.cic_integrator2_inst_n_89\,
      \out_data_reg[3]_0\(2) => \wf1.cic_integrator2_inst_n_90\,
      \out_data_reg[3]_0\(1) => \wf1.cic_integrator2_inst_n_91\,
      \out_data_reg[3]_0\(0) => \wf1.cic_integrator2_inst_n_92\,
      \out_data_reg[43]_0\(3) => \wf1.cic_integrator2_inst_n_129\,
      \out_data_reg[43]_0\(2) => \wf1.cic_integrator2_inst_n_130\,
      \out_data_reg[43]_0\(1) => \wf1.cic_integrator2_inst_n_131\,
      \out_data_reg[43]_0\(0) => \wf1.cic_integrator2_inst_n_132\,
      \out_data_reg[43]_1\(3) => \wf1.cic_integrator1_inst_n_40\,
      \out_data_reg[43]_1\(2) => \wf1.cic_integrator1_inst_n_41\,
      \out_data_reg[43]_1\(1) => \wf1.cic_integrator1_inst_n_42\,
      \out_data_reg[43]_1\(0) => \wf1.cic_integrator1_inst_n_43\,
      \out_data_reg[47]_0\(3) => \wf1.cic_integrator2_inst_n_133\,
      \out_data_reg[47]_0\(2) => \wf1.cic_integrator2_inst_n_134\,
      \out_data_reg[47]_0\(1) => \wf1.cic_integrator2_inst_n_135\,
      \out_data_reg[47]_0\(0) => \wf1.cic_integrator2_inst_n_136\,
      \out_data_reg[47]_1\(3) => \wf1.cic_integrator1_inst_n_44\,
      \out_data_reg[47]_1\(2) => \wf1.cic_integrator1_inst_n_45\,
      \out_data_reg[47]_1\(1) => \wf1.cic_integrator1_inst_n_46\,
      \out_data_reg[47]_1\(0) => \wf1.cic_integrator1_inst_n_47\,
      \out_data_reg[51]_0\(3) => \wf1.cic_integrator2_inst_n_137\,
      \out_data_reg[51]_0\(2) => \wf1.cic_integrator2_inst_n_138\,
      \out_data_reg[51]_0\(1) => \wf1.cic_integrator2_inst_n_139\,
      \out_data_reg[51]_0\(0) => \wf1.cic_integrator2_inst_n_140\,
      \out_data_reg[51]_1\(3) => \wf1.cic_integrator1_inst_n_48\,
      \out_data_reg[51]_1\(2) => \wf1.cic_integrator1_inst_n_49\,
      \out_data_reg[51]_1\(1) => \wf1.cic_integrator1_inst_n_50\,
      \out_data_reg[51]_1\(0) => \wf1.cic_integrator1_inst_n_51\,
      \out_data_reg[55]_0\(3) => \wf1.cic_integrator2_inst_n_141\,
      \out_data_reg[55]_0\(2) => \wf1.cic_integrator2_inst_n_142\,
      \out_data_reg[55]_0\(1) => \wf1.cic_integrator2_inst_n_143\,
      \out_data_reg[55]_0\(0) => \wf1.cic_integrator2_inst_n_144\,
      \out_data_reg[55]_1\(3) => \wf1.cic_integrator1_inst_n_52\,
      \out_data_reg[55]_1\(2) => \wf1.cic_integrator1_inst_n_53\,
      \out_data_reg[55]_1\(1) => \wf1.cic_integrator1_inst_n_54\,
      \out_data_reg[55]_1\(0) => \wf1.cic_integrator1_inst_n_55\,
      \out_data_reg[59]_0\(3) => \wf1.cic_integrator2_inst_n_145\,
      \out_data_reg[59]_0\(2) => \wf1.cic_integrator2_inst_n_146\,
      \out_data_reg[59]_0\(1) => \wf1.cic_integrator2_inst_n_147\,
      \out_data_reg[59]_0\(0) => \wf1.cic_integrator2_inst_n_148\,
      \out_data_reg[59]_1\(3) => \wf1.cic_integrator1_inst_n_56\,
      \out_data_reg[59]_1\(2) => \wf1.cic_integrator1_inst_n_57\,
      \out_data_reg[59]_1\(1) => \wf1.cic_integrator1_inst_n_58\,
      \out_data_reg[59]_1\(0) => \wf1.cic_integrator1_inst_n_59\,
      \out_data_reg[63]_0\(3) => \wf1.cic_integrator2_inst_n_149\,
      \out_data_reg[63]_0\(2) => \wf1.cic_integrator2_inst_n_150\,
      \out_data_reg[63]_0\(1) => \wf1.cic_integrator2_inst_n_151\,
      \out_data_reg[63]_0\(0) => \wf1.cic_integrator2_inst_n_152\,
      \out_data_reg[63]_1\(3) => \wf1.cic_integrator1_inst_n_60\,
      \out_data_reg[63]_1\(2) => \wf1.cic_integrator1_inst_n_61\,
      \out_data_reg[63]_1\(1) => \wf1.cic_integrator1_inst_n_62\,
      \out_data_reg[63]_1\(0) => \wf1.cic_integrator1_inst_n_63\,
      \out_data_reg[67]_0\(3) => \wf1.cic_integrator2_inst_n_153\,
      \out_data_reg[67]_0\(2) => \wf1.cic_integrator2_inst_n_154\,
      \out_data_reg[67]_0\(1) => \wf1.cic_integrator2_inst_n_155\,
      \out_data_reg[67]_0\(0) => \wf1.cic_integrator2_inst_n_156\,
      \out_data_reg[67]_1\(3) => \wf1.cic_integrator1_inst_n_64\,
      \out_data_reg[67]_1\(2) => \wf1.cic_integrator1_inst_n_65\,
      \out_data_reg[67]_1\(1) => \wf1.cic_integrator1_inst_n_66\,
      \out_data_reg[67]_1\(0) => \wf1.cic_integrator1_inst_n_67\,
      \out_data_reg[71]_0\(3) => \wf1.cic_integrator2_inst_n_157\,
      \out_data_reg[71]_0\(2) => \wf1.cic_integrator2_inst_n_158\,
      \out_data_reg[71]_0\(1) => \wf1.cic_integrator2_inst_n_159\,
      \out_data_reg[71]_0\(0) => \wf1.cic_integrator2_inst_n_160\,
      \out_data_reg[71]_1\(3) => \wf1.cic_integrator1_inst_n_68\,
      \out_data_reg[71]_1\(2) => \wf1.cic_integrator1_inst_n_69\,
      \out_data_reg[71]_1\(1) => \wf1.cic_integrator1_inst_n_70\,
      \out_data_reg[71]_1\(0) => \wf1.cic_integrator1_inst_n_71\,
      \out_data_reg[75]_0\(3) => \wf1.cic_integrator2_inst_n_161\,
      \out_data_reg[75]_0\(2) => \wf1.cic_integrator2_inst_n_162\,
      \out_data_reg[75]_0\(1) => \wf1.cic_integrator2_inst_n_163\,
      \out_data_reg[75]_0\(0) => \wf1.cic_integrator2_inst_n_164\,
      \out_data_reg[75]_1\(3) => \wf1.cic_integrator1_inst_n_72\,
      \out_data_reg[75]_1\(2) => \wf1.cic_integrator1_inst_n_73\,
      \out_data_reg[75]_1\(1) => \wf1.cic_integrator1_inst_n_74\,
      \out_data_reg[75]_1\(0) => \wf1.cic_integrator1_inst_n_75\,
      \out_data_reg[79]_0\(3) => \wf1.cic_integrator2_inst_n_165\,
      \out_data_reg[79]_0\(2) => \wf1.cic_integrator2_inst_n_166\,
      \out_data_reg[79]_0\(1) => \wf1.cic_integrator2_inst_n_167\,
      \out_data_reg[79]_0\(0) => \wf1.cic_integrator2_inst_n_168\,
      \out_data_reg[79]_1\(3) => \wf1.cic_integrator1_inst_n_76\,
      \out_data_reg[79]_1\(2) => \wf1.cic_integrator1_inst_n_77\,
      \out_data_reg[79]_1\(1) => \wf1.cic_integrator1_inst_n_78\,
      \out_data_reg[79]_1\(0) => \wf1.cic_integrator1_inst_n_79\,
      \out_data_reg[7]_0\(3) => \wf1.cic_integrator2_inst_n_93\,
      \out_data_reg[7]_0\(2) => \wf1.cic_integrator2_inst_n_94\,
      \out_data_reg[7]_0\(1) => \wf1.cic_integrator2_inst_n_95\,
      \out_data_reg[7]_0\(0) => \wf1.cic_integrator2_inst_n_96\,
      \out_data_reg[7]_1\(3) => \wf1.cic_integrator1_inst_n_4\,
      \out_data_reg[7]_1\(2) => \wf1.cic_integrator1_inst_n_5\,
      \out_data_reg[7]_1\(1) => \wf1.cic_integrator1_inst_n_6\,
      \out_data_reg[7]_1\(0) => \wf1.cic_integrator1_inst_n_7\,
      \out_data_reg[83]_0\(3) => \wf1.cic_integrator2_inst_n_169\,
      \out_data_reg[83]_0\(2) => \wf1.cic_integrator2_inst_n_170\,
      \out_data_reg[83]_0\(1) => \wf1.cic_integrator2_inst_n_171\,
      \out_data_reg[83]_0\(0) => \wf1.cic_integrator2_inst_n_172\,
      \out_data_reg[83]_1\(3) => \wf1.cic_integrator1_inst_n_80\,
      \out_data_reg[83]_1\(2) => \wf1.cic_integrator1_inst_n_81\,
      \out_data_reg[83]_1\(1) => \wf1.cic_integrator1_inst_n_82\,
      \out_data_reg[83]_1\(0) => \wf1.cic_integrator1_inst_n_83\,
      \out_data_reg[87]_0\(3) => \wf1.cic_integrator2_inst_n_173\,
      \out_data_reg[87]_0\(2) => \wf1.cic_integrator2_inst_n_174\,
      \out_data_reg[87]_0\(1) => \wf1.cic_integrator2_inst_n_175\,
      \out_data_reg[87]_0\(0) => \wf1.cic_integrator2_inst_n_176\,
      \out_data_reg[87]_1\(0) => \wf1.cic_integrator2_inst_n_177\,
      \out_data_reg[87]_2\(3) => \wf1.cic_integrator1_inst_n_84\,
      \out_data_reg[87]_2\(2) => \wf1.cic_integrator1_inst_n_85\,
      \out_data_reg[87]_2\(1) => \wf1.cic_integrator1_inst_n_86\,
      \out_data_reg[87]_2\(0) => \wf1.cic_integrator1_inst_n_87\,
      \out_data_reg[88]_0\(0) => \wf1.cic_integrator1_inst_n_88\,
      \wf1.integrator2_data\(88 downto 0) => \wf1.integrator2_data\(88 downto 0),
      \wf1.integrator3_data\(88 downto 0) => \wf1.integrator3_data\(88 downto 0)
    );
\wf1.cic_integrator3_inst\: entity work.design_1_wf_proc_0_1_cic_integrator_12
     port map (
      O(3) => \wf1.cic_integrator3_inst_n_89\,
      O(2) => \wf1.cic_integrator3_inst_n_90\,
      O(1) => \wf1.cic_integrator3_inst_n_91\,
      O(0) => \wf1.cic_integrator3_inst_n_92\,
      cic_reset => cic_reset,
      in_aclk => in_aclk,
      \out_data_reg[11]_0\(3) => \wf1.cic_integrator3_inst_n_97\,
      \out_data_reg[11]_0\(2) => \wf1.cic_integrator3_inst_n_98\,
      \out_data_reg[11]_0\(1) => \wf1.cic_integrator3_inst_n_99\,
      \out_data_reg[11]_0\(0) => \wf1.cic_integrator3_inst_n_100\,
      \out_data_reg[11]_1\(3) => \wf1.cic_integrator2_inst_n_97\,
      \out_data_reg[11]_1\(2) => \wf1.cic_integrator2_inst_n_98\,
      \out_data_reg[11]_1\(1) => \wf1.cic_integrator2_inst_n_99\,
      \out_data_reg[11]_1\(0) => \wf1.cic_integrator2_inst_n_100\,
      \out_data_reg[11]_2\ => \wf1.cic_integrator4_inst_n_8\,
      \out_data_reg[11]_3\ => \wf1.cic_integrator4_inst_n_9\,
      \out_data_reg[11]_4\ => \wf1.cic_integrator4_inst_n_10\,
      \out_data_reg[11]_5\ => \wf1.cic_integrator4_inst_n_11\,
      \out_data_reg[15]_0\(3) => \wf1.cic_integrator3_inst_n_101\,
      \out_data_reg[15]_0\(2) => \wf1.cic_integrator3_inst_n_102\,
      \out_data_reg[15]_0\(1) => \wf1.cic_integrator3_inst_n_103\,
      \out_data_reg[15]_0\(0) => \wf1.cic_integrator3_inst_n_104\,
      \out_data_reg[15]_1\(3) => \wf1.cic_integrator2_inst_n_101\,
      \out_data_reg[15]_1\(2) => \wf1.cic_integrator2_inst_n_102\,
      \out_data_reg[15]_1\(1) => \wf1.cic_integrator2_inst_n_103\,
      \out_data_reg[15]_1\(0) => \wf1.cic_integrator2_inst_n_104\,
      \out_data_reg[15]_2\ => \wf1.cic_integrator4_inst_n_12\,
      \out_data_reg[15]_3\ => \wf1.cic_integrator4_inst_n_13\,
      \out_data_reg[15]_4\ => \wf1.cic_integrator4_inst_n_14\,
      \out_data_reg[15]_5\ => \wf1.cic_integrator4_inst_n_15\,
      \out_data_reg[19]_0\(3) => \wf1.cic_integrator3_inst_n_105\,
      \out_data_reg[19]_0\(2) => \wf1.cic_integrator3_inst_n_106\,
      \out_data_reg[19]_0\(1) => \wf1.cic_integrator3_inst_n_107\,
      \out_data_reg[19]_0\(0) => \wf1.cic_integrator3_inst_n_108\,
      \out_data_reg[19]_1\(3) => \wf1.cic_integrator2_inst_n_105\,
      \out_data_reg[19]_1\(2) => \wf1.cic_integrator2_inst_n_106\,
      \out_data_reg[19]_1\(1) => \wf1.cic_integrator2_inst_n_107\,
      \out_data_reg[19]_1\(0) => \wf1.cic_integrator2_inst_n_108\,
      \out_data_reg[19]_2\ => \wf1.cic_integrator4_inst_n_16\,
      \out_data_reg[19]_3\ => \wf1.cic_integrator4_inst_n_17\,
      \out_data_reg[19]_4\ => \wf1.cic_integrator4_inst_n_18\,
      \out_data_reg[19]_5\ => \wf1.cic_integrator4_inst_n_19\,
      \out_data_reg[23]_0\(3) => \wf1.cic_integrator3_inst_n_109\,
      \out_data_reg[23]_0\(2) => \wf1.cic_integrator3_inst_n_110\,
      \out_data_reg[23]_0\(1) => \wf1.cic_integrator3_inst_n_111\,
      \out_data_reg[23]_0\(0) => \wf1.cic_integrator3_inst_n_112\,
      \out_data_reg[23]_1\(3) => \wf1.cic_integrator2_inst_n_109\,
      \out_data_reg[23]_1\(2) => \wf1.cic_integrator2_inst_n_110\,
      \out_data_reg[23]_1\(1) => \wf1.cic_integrator2_inst_n_111\,
      \out_data_reg[23]_1\(0) => \wf1.cic_integrator2_inst_n_112\,
      \out_data_reg[23]_2\ => \wf1.cic_integrator4_inst_n_20\,
      \out_data_reg[23]_3\ => \wf1.cic_integrator4_inst_n_21\,
      \out_data_reg[23]_4\ => \wf1.cic_integrator4_inst_n_22\,
      \out_data_reg[23]_5\ => \wf1.cic_integrator4_inst_n_23\,
      \out_data_reg[27]_0\(3) => \wf1.cic_integrator3_inst_n_113\,
      \out_data_reg[27]_0\(2) => \wf1.cic_integrator3_inst_n_114\,
      \out_data_reg[27]_0\(1) => \wf1.cic_integrator3_inst_n_115\,
      \out_data_reg[27]_0\(0) => \wf1.cic_integrator3_inst_n_116\,
      \out_data_reg[27]_1\(3) => \wf1.cic_integrator2_inst_n_113\,
      \out_data_reg[27]_1\(2) => \wf1.cic_integrator2_inst_n_114\,
      \out_data_reg[27]_1\(1) => \wf1.cic_integrator2_inst_n_115\,
      \out_data_reg[27]_1\(0) => \wf1.cic_integrator2_inst_n_116\,
      \out_data_reg[27]_2\ => \wf1.cic_integrator4_inst_n_24\,
      \out_data_reg[27]_3\ => \wf1.cic_integrator4_inst_n_25\,
      \out_data_reg[27]_4\ => \wf1.cic_integrator4_inst_n_26\,
      \out_data_reg[27]_5\ => \wf1.cic_integrator4_inst_n_27\,
      \out_data_reg[31]_0\(3) => \wf1.cic_integrator3_inst_n_117\,
      \out_data_reg[31]_0\(2) => \wf1.cic_integrator3_inst_n_118\,
      \out_data_reg[31]_0\(1) => \wf1.cic_integrator3_inst_n_119\,
      \out_data_reg[31]_0\(0) => \wf1.cic_integrator3_inst_n_120\,
      \out_data_reg[31]_1\(3) => \wf1.cic_integrator2_inst_n_117\,
      \out_data_reg[31]_1\(2) => \wf1.cic_integrator2_inst_n_118\,
      \out_data_reg[31]_1\(1) => \wf1.cic_integrator2_inst_n_119\,
      \out_data_reg[31]_1\(0) => \wf1.cic_integrator2_inst_n_120\,
      \out_data_reg[31]_2\ => \wf1.cic_integrator4_inst_n_28\,
      \out_data_reg[31]_3\ => \wf1.cic_integrator4_inst_n_29\,
      \out_data_reg[31]_4\ => \wf1.cic_integrator4_inst_n_30\,
      \out_data_reg[31]_5\ => \wf1.cic_integrator4_inst_n_31\,
      \out_data_reg[35]_0\(3) => \wf1.cic_integrator3_inst_n_121\,
      \out_data_reg[35]_0\(2) => \wf1.cic_integrator3_inst_n_122\,
      \out_data_reg[35]_0\(1) => \wf1.cic_integrator3_inst_n_123\,
      \out_data_reg[35]_0\(0) => \wf1.cic_integrator3_inst_n_124\,
      \out_data_reg[35]_1\(3) => \wf1.cic_integrator2_inst_n_121\,
      \out_data_reg[35]_1\(2) => \wf1.cic_integrator2_inst_n_122\,
      \out_data_reg[35]_1\(1) => \wf1.cic_integrator2_inst_n_123\,
      \out_data_reg[35]_1\(0) => \wf1.cic_integrator2_inst_n_124\,
      \out_data_reg[35]_2\ => \wf1.cic_integrator4_inst_n_32\,
      \out_data_reg[35]_3\ => \wf1.cic_integrator4_inst_n_33\,
      \out_data_reg[35]_4\ => \wf1.cic_integrator4_inst_n_34\,
      \out_data_reg[35]_5\ => \wf1.cic_integrator4_inst_n_35\,
      \out_data_reg[39]_0\(3) => \wf1.cic_integrator3_inst_n_125\,
      \out_data_reg[39]_0\(2) => \wf1.cic_integrator3_inst_n_126\,
      \out_data_reg[39]_0\(1) => \wf1.cic_integrator3_inst_n_127\,
      \out_data_reg[39]_0\(0) => \wf1.cic_integrator3_inst_n_128\,
      \out_data_reg[39]_1\(3) => \wf1.cic_integrator2_inst_n_125\,
      \out_data_reg[39]_1\(2) => \wf1.cic_integrator2_inst_n_126\,
      \out_data_reg[39]_1\(1) => \wf1.cic_integrator2_inst_n_127\,
      \out_data_reg[39]_1\(0) => \wf1.cic_integrator2_inst_n_128\,
      \out_data_reg[39]_2\ => \wf1.cic_integrator4_inst_n_36\,
      \out_data_reg[39]_3\ => \wf1.cic_integrator4_inst_n_37\,
      \out_data_reg[39]_4\ => \wf1.cic_integrator4_inst_n_38\,
      \out_data_reg[39]_5\ => \wf1.cic_integrator4_inst_n_39\,
      \out_data_reg[3]_0\(3) => \wf1.cic_integrator2_inst_n_89\,
      \out_data_reg[3]_0\(2) => \wf1.cic_integrator2_inst_n_90\,
      \out_data_reg[3]_0\(1) => \wf1.cic_integrator2_inst_n_91\,
      \out_data_reg[3]_0\(0) => \wf1.cic_integrator2_inst_n_92\,
      \out_data_reg[3]_1\ => \wf1.cic_integrator4_inst_n_0\,
      \out_data_reg[3]_2\ => \wf1.cic_integrator4_inst_n_1\,
      \out_data_reg[3]_3\ => \wf1.cic_integrator4_inst_n_2\,
      \out_data_reg[3]_4\ => \wf1.cic_integrator4_inst_n_3\,
      \out_data_reg[43]_0\(3) => \wf1.cic_integrator3_inst_n_129\,
      \out_data_reg[43]_0\(2) => \wf1.cic_integrator3_inst_n_130\,
      \out_data_reg[43]_0\(1) => \wf1.cic_integrator3_inst_n_131\,
      \out_data_reg[43]_0\(0) => \wf1.cic_integrator3_inst_n_132\,
      \out_data_reg[43]_1\(3) => \wf1.cic_integrator2_inst_n_129\,
      \out_data_reg[43]_1\(2) => \wf1.cic_integrator2_inst_n_130\,
      \out_data_reg[43]_1\(1) => \wf1.cic_integrator2_inst_n_131\,
      \out_data_reg[43]_1\(0) => \wf1.cic_integrator2_inst_n_132\,
      \out_data_reg[43]_2\ => \wf1.cic_integrator4_inst_n_40\,
      \out_data_reg[43]_3\ => \wf1.cic_integrator4_inst_n_41\,
      \out_data_reg[43]_4\ => \wf1.cic_integrator4_inst_n_42\,
      \out_data_reg[43]_5\ => \wf1.cic_integrator4_inst_n_43\,
      \out_data_reg[47]_0\(3) => \wf1.cic_integrator3_inst_n_133\,
      \out_data_reg[47]_0\(2) => \wf1.cic_integrator3_inst_n_134\,
      \out_data_reg[47]_0\(1) => \wf1.cic_integrator3_inst_n_135\,
      \out_data_reg[47]_0\(0) => \wf1.cic_integrator3_inst_n_136\,
      \out_data_reg[47]_1\(3) => \wf1.cic_integrator2_inst_n_133\,
      \out_data_reg[47]_1\(2) => \wf1.cic_integrator2_inst_n_134\,
      \out_data_reg[47]_1\(1) => \wf1.cic_integrator2_inst_n_135\,
      \out_data_reg[47]_1\(0) => \wf1.cic_integrator2_inst_n_136\,
      \out_data_reg[47]_2\ => \wf1.cic_integrator4_inst_n_44\,
      \out_data_reg[47]_3\ => \wf1.cic_integrator4_inst_n_45\,
      \out_data_reg[47]_4\ => \wf1.cic_integrator4_inst_n_46\,
      \out_data_reg[47]_5\ => \wf1.cic_integrator4_inst_n_47\,
      \out_data_reg[51]_0\(3) => \wf1.cic_integrator3_inst_n_137\,
      \out_data_reg[51]_0\(2) => \wf1.cic_integrator3_inst_n_138\,
      \out_data_reg[51]_0\(1) => \wf1.cic_integrator3_inst_n_139\,
      \out_data_reg[51]_0\(0) => \wf1.cic_integrator3_inst_n_140\,
      \out_data_reg[51]_1\(3) => \wf1.cic_integrator2_inst_n_137\,
      \out_data_reg[51]_1\(2) => \wf1.cic_integrator2_inst_n_138\,
      \out_data_reg[51]_1\(1) => \wf1.cic_integrator2_inst_n_139\,
      \out_data_reg[51]_1\(0) => \wf1.cic_integrator2_inst_n_140\,
      \out_data_reg[51]_2\ => \wf1.cic_integrator4_inst_n_48\,
      \out_data_reg[51]_3\ => \wf1.cic_integrator4_inst_n_49\,
      \out_data_reg[51]_4\ => \wf1.cic_integrator4_inst_n_50\,
      \out_data_reg[51]_5\ => \wf1.cic_integrator4_inst_n_51\,
      \out_data_reg[55]_0\(3) => \wf1.cic_integrator3_inst_n_141\,
      \out_data_reg[55]_0\(2) => \wf1.cic_integrator3_inst_n_142\,
      \out_data_reg[55]_0\(1) => \wf1.cic_integrator3_inst_n_143\,
      \out_data_reg[55]_0\(0) => \wf1.cic_integrator3_inst_n_144\,
      \out_data_reg[55]_1\(3) => \wf1.cic_integrator2_inst_n_141\,
      \out_data_reg[55]_1\(2) => \wf1.cic_integrator2_inst_n_142\,
      \out_data_reg[55]_1\(1) => \wf1.cic_integrator2_inst_n_143\,
      \out_data_reg[55]_1\(0) => \wf1.cic_integrator2_inst_n_144\,
      \out_data_reg[55]_2\ => \wf1.cic_integrator4_inst_n_52\,
      \out_data_reg[55]_3\ => \wf1.cic_integrator4_inst_n_53\,
      \out_data_reg[55]_4\ => \wf1.cic_integrator4_inst_n_54\,
      \out_data_reg[55]_5\ => \wf1.cic_integrator4_inst_n_55\,
      \out_data_reg[59]_0\(3) => \wf1.cic_integrator3_inst_n_145\,
      \out_data_reg[59]_0\(2) => \wf1.cic_integrator3_inst_n_146\,
      \out_data_reg[59]_0\(1) => \wf1.cic_integrator3_inst_n_147\,
      \out_data_reg[59]_0\(0) => \wf1.cic_integrator3_inst_n_148\,
      \out_data_reg[59]_1\(3) => \wf1.cic_integrator2_inst_n_145\,
      \out_data_reg[59]_1\(2) => \wf1.cic_integrator2_inst_n_146\,
      \out_data_reg[59]_1\(1) => \wf1.cic_integrator2_inst_n_147\,
      \out_data_reg[59]_1\(0) => \wf1.cic_integrator2_inst_n_148\,
      \out_data_reg[59]_2\ => \wf1.cic_integrator4_inst_n_56\,
      \out_data_reg[59]_3\ => \wf1.cic_integrator4_inst_n_57\,
      \out_data_reg[59]_4\ => \wf1.cic_integrator4_inst_n_58\,
      \out_data_reg[59]_5\ => \wf1.cic_integrator4_inst_n_59\,
      \out_data_reg[63]_0\(3) => \wf1.cic_integrator3_inst_n_149\,
      \out_data_reg[63]_0\(2) => \wf1.cic_integrator3_inst_n_150\,
      \out_data_reg[63]_0\(1) => \wf1.cic_integrator3_inst_n_151\,
      \out_data_reg[63]_0\(0) => \wf1.cic_integrator3_inst_n_152\,
      \out_data_reg[63]_1\(3) => \wf1.cic_integrator2_inst_n_149\,
      \out_data_reg[63]_1\(2) => \wf1.cic_integrator2_inst_n_150\,
      \out_data_reg[63]_1\(1) => \wf1.cic_integrator2_inst_n_151\,
      \out_data_reg[63]_1\(0) => \wf1.cic_integrator2_inst_n_152\,
      \out_data_reg[63]_2\ => \wf1.cic_integrator4_inst_n_60\,
      \out_data_reg[67]_0\(3) => \wf1.cic_integrator3_inst_n_153\,
      \out_data_reg[67]_0\(2) => \wf1.cic_integrator3_inst_n_154\,
      \out_data_reg[67]_0\(1) => \wf1.cic_integrator3_inst_n_155\,
      \out_data_reg[67]_0\(0) => \wf1.cic_integrator3_inst_n_156\,
      \out_data_reg[67]_1\(3) => \wf1.cic_integrator2_inst_n_153\,
      \out_data_reg[67]_1\(2) => \wf1.cic_integrator2_inst_n_154\,
      \out_data_reg[67]_1\(1) => \wf1.cic_integrator2_inst_n_155\,
      \out_data_reg[67]_1\(0) => \wf1.cic_integrator2_inst_n_156\,
      \out_data_reg[71]_0\(3) => \wf1.cic_integrator3_inst_n_157\,
      \out_data_reg[71]_0\(2) => \wf1.cic_integrator3_inst_n_158\,
      \out_data_reg[71]_0\(1) => \wf1.cic_integrator3_inst_n_159\,
      \out_data_reg[71]_0\(0) => \wf1.cic_integrator3_inst_n_160\,
      \out_data_reg[71]_1\(3) => \wf1.cic_integrator2_inst_n_157\,
      \out_data_reg[71]_1\(2) => \wf1.cic_integrator2_inst_n_158\,
      \out_data_reg[71]_1\(1) => \wf1.cic_integrator2_inst_n_159\,
      \out_data_reg[71]_1\(0) => \wf1.cic_integrator2_inst_n_160\,
      \out_data_reg[75]_0\(3) => \wf1.cic_integrator3_inst_n_161\,
      \out_data_reg[75]_0\(2) => \wf1.cic_integrator3_inst_n_162\,
      \out_data_reg[75]_0\(1) => \wf1.cic_integrator3_inst_n_163\,
      \out_data_reg[75]_0\(0) => \wf1.cic_integrator3_inst_n_164\,
      \out_data_reg[75]_1\(3) => \wf1.cic_integrator2_inst_n_161\,
      \out_data_reg[75]_1\(2) => \wf1.cic_integrator2_inst_n_162\,
      \out_data_reg[75]_1\(1) => \wf1.cic_integrator2_inst_n_163\,
      \out_data_reg[75]_1\(0) => \wf1.cic_integrator2_inst_n_164\,
      \out_data_reg[79]_0\(3) => \wf1.cic_integrator3_inst_n_165\,
      \out_data_reg[79]_0\(2) => \wf1.cic_integrator3_inst_n_166\,
      \out_data_reg[79]_0\(1) => \wf1.cic_integrator3_inst_n_167\,
      \out_data_reg[79]_0\(0) => \wf1.cic_integrator3_inst_n_168\,
      \out_data_reg[79]_1\(3) => \wf1.cic_integrator2_inst_n_165\,
      \out_data_reg[79]_1\(2) => \wf1.cic_integrator2_inst_n_166\,
      \out_data_reg[79]_1\(1) => \wf1.cic_integrator2_inst_n_167\,
      \out_data_reg[79]_1\(0) => \wf1.cic_integrator2_inst_n_168\,
      \out_data_reg[7]_0\(3) => \wf1.cic_integrator3_inst_n_93\,
      \out_data_reg[7]_0\(2) => \wf1.cic_integrator3_inst_n_94\,
      \out_data_reg[7]_0\(1) => \wf1.cic_integrator3_inst_n_95\,
      \out_data_reg[7]_0\(0) => \wf1.cic_integrator3_inst_n_96\,
      \out_data_reg[7]_1\(3) => \wf1.cic_integrator2_inst_n_93\,
      \out_data_reg[7]_1\(2) => \wf1.cic_integrator2_inst_n_94\,
      \out_data_reg[7]_1\(1) => \wf1.cic_integrator2_inst_n_95\,
      \out_data_reg[7]_1\(0) => \wf1.cic_integrator2_inst_n_96\,
      \out_data_reg[7]_2\ => \wf1.cic_integrator4_inst_n_4\,
      \out_data_reg[7]_3\ => \wf1.cic_integrator4_inst_n_5\,
      \out_data_reg[7]_4\ => \wf1.cic_integrator4_inst_n_6\,
      \out_data_reg[7]_5\ => \wf1.cic_integrator4_inst_n_7\,
      \out_data_reg[83]_0\(3) => \wf1.cic_integrator3_inst_n_169\,
      \out_data_reg[83]_0\(2) => \wf1.cic_integrator3_inst_n_170\,
      \out_data_reg[83]_0\(1) => \wf1.cic_integrator3_inst_n_171\,
      \out_data_reg[83]_0\(0) => \wf1.cic_integrator3_inst_n_172\,
      \out_data_reg[83]_1\(3) => \wf1.cic_integrator2_inst_n_169\,
      \out_data_reg[83]_1\(2) => \wf1.cic_integrator2_inst_n_170\,
      \out_data_reg[83]_1\(1) => \wf1.cic_integrator2_inst_n_171\,
      \out_data_reg[83]_1\(0) => \wf1.cic_integrator2_inst_n_172\,
      \out_data_reg[87]_0\(3) => \wf1.cic_integrator3_inst_n_173\,
      \out_data_reg[87]_0\(2) => \wf1.cic_integrator3_inst_n_174\,
      \out_data_reg[87]_0\(1) => \wf1.cic_integrator3_inst_n_175\,
      \out_data_reg[87]_0\(0) => \wf1.cic_integrator3_inst_n_176\,
      \out_data_reg[87]_1\(0) => \wf1.cic_integrator3_inst_n_177\,
      \out_data_reg[87]_2\(3) => \wf1.cic_integrator2_inst_n_173\,
      \out_data_reg[87]_2\(2) => \wf1.cic_integrator2_inst_n_174\,
      \out_data_reg[87]_2\(1) => \wf1.cic_integrator2_inst_n_175\,
      \out_data_reg[87]_2\(0) => \wf1.cic_integrator2_inst_n_176\,
      \out_data_reg[88]_0\(0) => \wf1.cic_integrator2_inst_n_177\,
      \wf1.integrator3_data\(88 downto 0) => \wf1.integrator3_data\(88 downto 0),
      \wf1.integrator4_data\(27 downto 0) => \wf1.integrator4_data\(88 downto 61)
    );
\wf1.cic_integrator4_inst\: entity work.design_1_wf_proc_0_1_cic_integrator_13
     port map (
      O(3) => \wf1.cic_integrator3_inst_n_89\,
      O(2) => \wf1.cic_integrator3_inst_n_90\,
      O(1) => \wf1.cic_integrator3_inst_n_91\,
      O(0) => \wf1.cic_integrator3_inst_n_92\,
      cic_reset => cic_reset,
      in_aclk => in_aclk,
      \out_data_reg[0]_0\ => \wf1.cic_integrator4_inst_n_0\,
      \out_data_reg[10]_0\ => \wf1.cic_integrator4_inst_n_10\,
      \out_data_reg[11]_0\ => \wf1.cic_integrator4_inst_n_11\,
      \out_data_reg[11]_1\(3) => \wf1.cic_integrator3_inst_n_97\,
      \out_data_reg[11]_1\(2) => \wf1.cic_integrator3_inst_n_98\,
      \out_data_reg[11]_1\(1) => \wf1.cic_integrator3_inst_n_99\,
      \out_data_reg[11]_1\(0) => \wf1.cic_integrator3_inst_n_100\,
      \out_data_reg[12]_0\ => \wf1.cic_integrator4_inst_n_12\,
      \out_data_reg[13]_0\ => \wf1.cic_integrator4_inst_n_13\,
      \out_data_reg[14]_0\ => \wf1.cic_integrator4_inst_n_14\,
      \out_data_reg[15]_0\ => \wf1.cic_integrator4_inst_n_15\,
      \out_data_reg[15]_1\(3) => \wf1.cic_integrator3_inst_n_101\,
      \out_data_reg[15]_1\(2) => \wf1.cic_integrator3_inst_n_102\,
      \out_data_reg[15]_1\(1) => \wf1.cic_integrator3_inst_n_103\,
      \out_data_reg[15]_1\(0) => \wf1.cic_integrator3_inst_n_104\,
      \out_data_reg[16]_0\ => \wf1.cic_integrator4_inst_n_16\,
      \out_data_reg[17]_0\ => \wf1.cic_integrator4_inst_n_17\,
      \out_data_reg[18]_0\ => \wf1.cic_integrator4_inst_n_18\,
      \out_data_reg[19]_0\ => \wf1.cic_integrator4_inst_n_19\,
      \out_data_reg[19]_1\(3) => \wf1.cic_integrator3_inst_n_105\,
      \out_data_reg[19]_1\(2) => \wf1.cic_integrator3_inst_n_106\,
      \out_data_reg[19]_1\(1) => \wf1.cic_integrator3_inst_n_107\,
      \out_data_reg[19]_1\(0) => \wf1.cic_integrator3_inst_n_108\,
      \out_data_reg[1]_0\ => \wf1.cic_integrator4_inst_n_1\,
      \out_data_reg[20]_0\ => \wf1.cic_integrator4_inst_n_20\,
      \out_data_reg[21]_0\ => \wf1.cic_integrator4_inst_n_21\,
      \out_data_reg[22]_0\ => \wf1.cic_integrator4_inst_n_22\,
      \out_data_reg[23]_0\ => \wf1.cic_integrator4_inst_n_23\,
      \out_data_reg[23]_1\(3) => \wf1.cic_integrator3_inst_n_109\,
      \out_data_reg[23]_1\(2) => \wf1.cic_integrator3_inst_n_110\,
      \out_data_reg[23]_1\(1) => \wf1.cic_integrator3_inst_n_111\,
      \out_data_reg[23]_1\(0) => \wf1.cic_integrator3_inst_n_112\,
      \out_data_reg[24]_0\ => \wf1.cic_integrator4_inst_n_24\,
      \out_data_reg[25]_0\ => \wf1.cic_integrator4_inst_n_25\,
      \out_data_reg[26]_0\ => \wf1.cic_integrator4_inst_n_26\,
      \out_data_reg[27]_0\ => \wf1.cic_integrator4_inst_n_27\,
      \out_data_reg[27]_1\(3) => \wf1.cic_integrator3_inst_n_113\,
      \out_data_reg[27]_1\(2) => \wf1.cic_integrator3_inst_n_114\,
      \out_data_reg[27]_1\(1) => \wf1.cic_integrator3_inst_n_115\,
      \out_data_reg[27]_1\(0) => \wf1.cic_integrator3_inst_n_116\,
      \out_data_reg[28]_0\ => \wf1.cic_integrator4_inst_n_28\,
      \out_data_reg[29]_0\ => \wf1.cic_integrator4_inst_n_29\,
      \out_data_reg[2]_0\ => \wf1.cic_integrator4_inst_n_2\,
      \out_data_reg[30]_0\ => \wf1.cic_integrator4_inst_n_30\,
      \out_data_reg[31]_0\ => \wf1.cic_integrator4_inst_n_31\,
      \out_data_reg[31]_1\(3) => \wf1.cic_integrator3_inst_n_117\,
      \out_data_reg[31]_1\(2) => \wf1.cic_integrator3_inst_n_118\,
      \out_data_reg[31]_1\(1) => \wf1.cic_integrator3_inst_n_119\,
      \out_data_reg[31]_1\(0) => \wf1.cic_integrator3_inst_n_120\,
      \out_data_reg[32]_0\ => \wf1.cic_integrator4_inst_n_32\,
      \out_data_reg[33]_0\ => \wf1.cic_integrator4_inst_n_33\,
      \out_data_reg[34]_0\ => \wf1.cic_integrator4_inst_n_34\,
      \out_data_reg[35]_0\ => \wf1.cic_integrator4_inst_n_35\,
      \out_data_reg[35]_1\(3) => \wf1.cic_integrator3_inst_n_121\,
      \out_data_reg[35]_1\(2) => \wf1.cic_integrator3_inst_n_122\,
      \out_data_reg[35]_1\(1) => \wf1.cic_integrator3_inst_n_123\,
      \out_data_reg[35]_1\(0) => \wf1.cic_integrator3_inst_n_124\,
      \out_data_reg[36]_0\ => \wf1.cic_integrator4_inst_n_36\,
      \out_data_reg[37]_0\ => \wf1.cic_integrator4_inst_n_37\,
      \out_data_reg[38]_0\ => \wf1.cic_integrator4_inst_n_38\,
      \out_data_reg[39]_0\ => \wf1.cic_integrator4_inst_n_39\,
      \out_data_reg[39]_1\(3) => \wf1.cic_integrator3_inst_n_125\,
      \out_data_reg[39]_1\(2) => \wf1.cic_integrator3_inst_n_126\,
      \out_data_reg[39]_1\(1) => \wf1.cic_integrator3_inst_n_127\,
      \out_data_reg[39]_1\(0) => \wf1.cic_integrator3_inst_n_128\,
      \out_data_reg[3]_0\ => \wf1.cic_integrator4_inst_n_3\,
      \out_data_reg[3]_1\ => \wf1.cic_integrator5_inst_n_0\,
      \out_data_reg[3]_2\ => \wf1.cic_integrator5_inst_n_1\,
      \out_data_reg[3]_3\ => \wf1.cic_integrator5_inst_n_2\,
      \out_data_reg[3]_4\ => \wf1.cic_integrator5_inst_n_3\,
      \out_data_reg[40]_0\ => \wf1.cic_integrator4_inst_n_40\,
      \out_data_reg[41]_0\ => \wf1.cic_integrator4_inst_n_41\,
      \out_data_reg[42]_0\ => \wf1.cic_integrator4_inst_n_42\,
      \out_data_reg[43]_0\ => \wf1.cic_integrator4_inst_n_43\,
      \out_data_reg[43]_1\(3) => \wf1.cic_integrator3_inst_n_129\,
      \out_data_reg[43]_1\(2) => \wf1.cic_integrator3_inst_n_130\,
      \out_data_reg[43]_1\(1) => \wf1.cic_integrator3_inst_n_131\,
      \out_data_reg[43]_1\(0) => \wf1.cic_integrator3_inst_n_132\,
      \out_data_reg[44]_0\ => \wf1.cic_integrator4_inst_n_44\,
      \out_data_reg[45]_0\ => \wf1.cic_integrator4_inst_n_45\,
      \out_data_reg[46]_0\ => \wf1.cic_integrator4_inst_n_46\,
      \out_data_reg[47]_0\ => \wf1.cic_integrator4_inst_n_47\,
      \out_data_reg[47]_1\(3) => \wf1.cic_integrator3_inst_n_133\,
      \out_data_reg[47]_1\(2) => \wf1.cic_integrator3_inst_n_134\,
      \out_data_reg[47]_1\(1) => \wf1.cic_integrator3_inst_n_135\,
      \out_data_reg[47]_1\(0) => \wf1.cic_integrator3_inst_n_136\,
      \out_data_reg[48]_0\ => \wf1.cic_integrator4_inst_n_48\,
      \out_data_reg[49]_0\ => \wf1.cic_integrator4_inst_n_49\,
      \out_data_reg[4]_0\ => \wf1.cic_integrator4_inst_n_4\,
      \out_data_reg[50]_0\ => \wf1.cic_integrator4_inst_n_50\,
      \out_data_reg[51]_0\ => \wf1.cic_integrator4_inst_n_51\,
      \out_data_reg[51]_1\(3) => \wf1.cic_integrator3_inst_n_137\,
      \out_data_reg[51]_1\(2) => \wf1.cic_integrator3_inst_n_138\,
      \out_data_reg[51]_1\(1) => \wf1.cic_integrator3_inst_n_139\,
      \out_data_reg[51]_1\(0) => \wf1.cic_integrator3_inst_n_140\,
      \out_data_reg[52]_0\ => \wf1.cic_integrator4_inst_n_52\,
      \out_data_reg[53]_0\ => \wf1.cic_integrator4_inst_n_53\,
      \out_data_reg[54]_0\ => \wf1.cic_integrator4_inst_n_54\,
      \out_data_reg[55]_0\ => \wf1.cic_integrator4_inst_n_55\,
      \out_data_reg[55]_1\(3) => \wf1.cic_integrator3_inst_n_141\,
      \out_data_reg[55]_1\(2) => \wf1.cic_integrator3_inst_n_142\,
      \out_data_reg[55]_1\(1) => \wf1.cic_integrator3_inst_n_143\,
      \out_data_reg[55]_1\(0) => \wf1.cic_integrator3_inst_n_144\,
      \out_data_reg[56]_0\ => \wf1.cic_integrator4_inst_n_56\,
      \out_data_reg[57]_0\ => \wf1.cic_integrator4_inst_n_57\,
      \out_data_reg[58]_0\ => \wf1.cic_integrator4_inst_n_58\,
      \out_data_reg[59]_0\ => \wf1.cic_integrator4_inst_n_59\,
      \out_data_reg[59]_1\(3) => \wf1.cic_integrator3_inst_n_145\,
      \out_data_reg[59]_1\(2) => \wf1.cic_integrator3_inst_n_146\,
      \out_data_reg[59]_1\(1) => \wf1.cic_integrator3_inst_n_147\,
      \out_data_reg[59]_1\(0) => \wf1.cic_integrator3_inst_n_148\,
      \out_data_reg[5]_0\ => \wf1.cic_integrator4_inst_n_5\,
      \out_data_reg[60]_0\ => \wf1.cic_integrator4_inst_n_60\,
      \out_data_reg[63]_0\(3) => \wf1.cic_integrator3_inst_n_149\,
      \out_data_reg[63]_0\(2) => \wf1.cic_integrator3_inst_n_150\,
      \out_data_reg[63]_0\(1) => \wf1.cic_integrator3_inst_n_151\,
      \out_data_reg[63]_0\(0) => \wf1.cic_integrator3_inst_n_152\,
      \out_data_reg[64]_0\(3) => \wf1.cic_integrator4_inst_n_89\,
      \out_data_reg[64]_0\(2) => \wf1.cic_integrator4_inst_n_90\,
      \out_data_reg[64]_0\(1) => \wf1.cic_integrator4_inst_n_91\,
      \out_data_reg[64]_0\(0) => \wf1.cic_integrator4_inst_n_92\,
      \out_data_reg[67]_0\(3) => \wf1.cic_integrator3_inst_n_153\,
      \out_data_reg[67]_0\(2) => \wf1.cic_integrator3_inst_n_154\,
      \out_data_reg[67]_0\(1) => \wf1.cic_integrator3_inst_n_155\,
      \out_data_reg[67]_0\(0) => \wf1.cic_integrator3_inst_n_156\,
      \out_data_reg[68]_0\(3) => \wf1.cic_integrator4_inst_n_93\,
      \out_data_reg[68]_0\(2) => \wf1.cic_integrator4_inst_n_94\,
      \out_data_reg[68]_0\(1) => \wf1.cic_integrator4_inst_n_95\,
      \out_data_reg[68]_0\(0) => \wf1.cic_integrator4_inst_n_96\,
      \out_data_reg[6]_0\ => \wf1.cic_integrator4_inst_n_6\,
      \out_data_reg[71]_0\(3) => \wf1.cic_integrator3_inst_n_157\,
      \out_data_reg[71]_0\(2) => \wf1.cic_integrator3_inst_n_158\,
      \out_data_reg[71]_0\(1) => \wf1.cic_integrator3_inst_n_159\,
      \out_data_reg[71]_0\(0) => \wf1.cic_integrator3_inst_n_160\,
      \out_data_reg[72]_0\(3) => \wf1.cic_integrator4_inst_n_97\,
      \out_data_reg[72]_0\(2) => \wf1.cic_integrator4_inst_n_98\,
      \out_data_reg[72]_0\(1) => \wf1.cic_integrator4_inst_n_99\,
      \out_data_reg[72]_0\(0) => \wf1.cic_integrator4_inst_n_100\,
      \out_data_reg[75]_0\(3) => \wf1.cic_integrator3_inst_n_161\,
      \out_data_reg[75]_0\(2) => \wf1.cic_integrator3_inst_n_162\,
      \out_data_reg[75]_0\(1) => \wf1.cic_integrator3_inst_n_163\,
      \out_data_reg[75]_0\(0) => \wf1.cic_integrator3_inst_n_164\,
      \out_data_reg[76]_0\(3) => \wf1.cic_integrator4_inst_n_101\,
      \out_data_reg[76]_0\(2) => \wf1.cic_integrator4_inst_n_102\,
      \out_data_reg[76]_0\(1) => \wf1.cic_integrator4_inst_n_103\,
      \out_data_reg[76]_0\(0) => \wf1.cic_integrator4_inst_n_104\,
      \out_data_reg[79]_0\(3) => \wf1.cic_integrator3_inst_n_165\,
      \out_data_reg[79]_0\(2) => \wf1.cic_integrator3_inst_n_166\,
      \out_data_reg[79]_0\(1) => \wf1.cic_integrator3_inst_n_167\,
      \out_data_reg[79]_0\(0) => \wf1.cic_integrator3_inst_n_168\,
      \out_data_reg[7]_0\ => \wf1.cic_integrator4_inst_n_7\,
      \out_data_reg[7]_1\(3) => \wf1.cic_integrator3_inst_n_93\,
      \out_data_reg[7]_1\(2) => \wf1.cic_integrator3_inst_n_94\,
      \out_data_reg[7]_1\(1) => \wf1.cic_integrator3_inst_n_95\,
      \out_data_reg[7]_1\(0) => \wf1.cic_integrator3_inst_n_96\,
      \out_data_reg[7]_2\ => \wf1.cic_integrator5_inst_n_4\,
      \out_data_reg[80]_0\(3) => \wf1.cic_integrator4_inst_n_105\,
      \out_data_reg[80]_0\(2) => \wf1.cic_integrator4_inst_n_106\,
      \out_data_reg[80]_0\(1) => \wf1.cic_integrator4_inst_n_107\,
      \out_data_reg[80]_0\(0) => \wf1.cic_integrator4_inst_n_108\,
      \out_data_reg[83]_0\(3) => \wf1.cic_integrator3_inst_n_169\,
      \out_data_reg[83]_0\(2) => \wf1.cic_integrator3_inst_n_170\,
      \out_data_reg[83]_0\(1) => \wf1.cic_integrator3_inst_n_171\,
      \out_data_reg[83]_0\(0) => \wf1.cic_integrator3_inst_n_172\,
      \out_data_reg[84]_0\(3) => \wf1.cic_integrator4_inst_n_109\,
      \out_data_reg[84]_0\(2) => \wf1.cic_integrator4_inst_n_110\,
      \out_data_reg[84]_0\(1) => \wf1.cic_integrator4_inst_n_111\,
      \out_data_reg[84]_0\(0) => \wf1.cic_integrator4_inst_n_112\,
      \out_data_reg[87]_0\(3) => \wf1.cic_integrator4_inst_n_113\,
      \out_data_reg[87]_0\(2) => \wf1.cic_integrator4_inst_n_114\,
      \out_data_reg[87]_0\(1) => \wf1.cic_integrator4_inst_n_115\,
      \out_data_reg[87]_0\(0) => \wf1.cic_integrator4_inst_n_116\,
      \out_data_reg[87]_1\(3) => \wf1.cic_integrator3_inst_n_173\,
      \out_data_reg[87]_1\(2) => \wf1.cic_integrator3_inst_n_174\,
      \out_data_reg[87]_1\(1) => \wf1.cic_integrator3_inst_n_175\,
      \out_data_reg[87]_1\(0) => \wf1.cic_integrator3_inst_n_176\,
      \out_data_reg[88]_0\(0) => \wf1.cic_integrator3_inst_n_177\,
      \out_data_reg[8]_0\ => \wf1.cic_integrator4_inst_n_8\,
      \out_data_reg[9]_0\ => \wf1.cic_integrator4_inst_n_9\,
      \wf1.integrator4_data\(27 downto 0) => \wf1.integrator4_data\(88 downto 61),
      \wf1.integrator5_data\(22 downto 0) => \wf1.integrator5_data\(27 downto 5)
    );
\wf1.cic_integrator5_inst\: entity work.\design_1_wf_proc_0_1_cic_integrator__parameterized0_14\
     port map (
      S(3) => \wf1.cic_integrator5_inst_n_28\,
      S(2) => \wf1.cic_integrator5_inst_n_29\,
      S(1) => \wf1.cic_integrator5_inst_n_30\,
      S(0) => \wf1.cic_integrator5_inst_n_31\,
      cic_reset => cic_reset,
      in_aclk => in_aclk,
      \out_data_reg[0]_0\ => \wf1.cic_integrator5_inst_n_0\,
      \out_data_reg[11]_0\(3) => \wf1.cic_integrator4_inst_n_97\,
      \out_data_reg[11]_0\(2) => \wf1.cic_integrator4_inst_n_98\,
      \out_data_reg[11]_0\(1) => \wf1.cic_integrator4_inst_n_99\,
      \out_data_reg[11]_0\(0) => \wf1.cic_integrator4_inst_n_100\,
      \out_data_reg[12]_0\(3) => \wf1.cic_integrator5_inst_n_32\,
      \out_data_reg[12]_0\(2) => \wf1.cic_integrator5_inst_n_33\,
      \out_data_reg[12]_0\(1) => \wf1.cic_integrator5_inst_n_34\,
      \out_data_reg[12]_0\(0) => \wf1.cic_integrator5_inst_n_35\,
      \out_data_reg[15]_0\(3) => \wf1.cic_integrator4_inst_n_101\,
      \out_data_reg[15]_0\(2) => \wf1.cic_integrator4_inst_n_102\,
      \out_data_reg[15]_0\(1) => \wf1.cic_integrator4_inst_n_103\,
      \out_data_reg[15]_0\(0) => \wf1.cic_integrator4_inst_n_104\,
      \out_data_reg[16]_0\(3) => \wf1.cic_integrator5_inst_n_36\,
      \out_data_reg[16]_0\(2) => \wf1.cic_integrator5_inst_n_37\,
      \out_data_reg[16]_0\(1) => \wf1.cic_integrator5_inst_n_38\,
      \out_data_reg[16]_0\(0) => \wf1.cic_integrator5_inst_n_39\,
      \out_data_reg[19]_0\(3) => \wf1.cic_integrator4_inst_n_105\,
      \out_data_reg[19]_0\(2) => \wf1.cic_integrator4_inst_n_106\,
      \out_data_reg[19]_0\(1) => \wf1.cic_integrator4_inst_n_107\,
      \out_data_reg[19]_0\(0) => \wf1.cic_integrator4_inst_n_108\,
      \out_data_reg[1]_0\ => \wf1.cic_integrator5_inst_n_1\,
      \out_data_reg[20]_0\(3) => \wf1.cic_integrator5_inst_n_40\,
      \out_data_reg[20]_0\(2) => \wf1.cic_integrator5_inst_n_41\,
      \out_data_reg[20]_0\(1) => \wf1.cic_integrator5_inst_n_42\,
      \out_data_reg[20]_0\(0) => \wf1.cic_integrator5_inst_n_43\,
      \out_data_reg[22]_0\(22 downto 0) => prev_data(22 downto 0),
      \out_data_reg[23]_0\(3) => \wf1.cic_integrator4_inst_n_109\,
      \out_data_reg[23]_0\(2) => \wf1.cic_integrator4_inst_n_110\,
      \out_data_reg[23]_0\(1) => \wf1.cic_integrator4_inst_n_111\,
      \out_data_reg[23]_0\(0) => \wf1.cic_integrator4_inst_n_112\,
      \out_data_reg[24]_0\(3) => \wf1.cic_integrator5_inst_n_44\,
      \out_data_reg[24]_0\(2) => \wf1.cic_integrator5_inst_n_45\,
      \out_data_reg[24]_0\(1) => \wf1.cic_integrator5_inst_n_46\,
      \out_data_reg[24]_0\(0) => \wf1.cic_integrator5_inst_n_47\,
      \out_data_reg[27]_0\(2) => \wf1.cic_integrator5_inst_n_48\,
      \out_data_reg[27]_0\(1) => \wf1.cic_integrator5_inst_n_49\,
      \out_data_reg[27]_0\(0) => \wf1.cic_integrator5_inst_n_50\,
      \out_data_reg[27]_1\(3) => \wf1.cic_integrator4_inst_n_113\,
      \out_data_reg[27]_1\(2) => \wf1.cic_integrator4_inst_n_114\,
      \out_data_reg[27]_1\(1) => \wf1.cic_integrator4_inst_n_115\,
      \out_data_reg[27]_1\(0) => \wf1.cic_integrator4_inst_n_116\,
      \out_data_reg[2]_0\ => \wf1.cic_integrator5_inst_n_2\,
      \out_data_reg[3]_0\ => \wf1.cic_integrator5_inst_n_3\,
      \out_data_reg[3]_1\(3) => \wf1.cic_integrator4_inst_n_89\,
      \out_data_reg[3]_1\(2) => \wf1.cic_integrator4_inst_n_90\,
      \out_data_reg[3]_1\(1) => \wf1.cic_integrator4_inst_n_91\,
      \out_data_reg[3]_1\(0) => \wf1.cic_integrator4_inst_n_92\,
      \out_data_reg[4]_0\ => \wf1.cic_integrator5_inst_n_4\,
      \out_data_reg[7]_0\(3) => \wf1.cic_integrator4_inst_n_93\,
      \out_data_reg[7]_0\(2) => \wf1.cic_integrator4_inst_n_94\,
      \out_data_reg[7]_0\(1) => \wf1.cic_integrator4_inst_n_95\,
      \out_data_reg[7]_0\(0) => \wf1.cic_integrator4_inst_n_96\,
      \wf1.integrator5_data\(22 downto 0) => \wf1.integrator5_data\(27 downto 5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_wf_proc_0_1_cic_prune_var_0 is
  port (
    cic_reset : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 83 downto 0 );
    \cic_decim_reg[6]\ : out STD_LOGIC;
    wf_axis_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    P : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \in_reg[10]_0\ : in STD_LOGIC;
    \in_reg[11]_0\ : in STD_LOGIC;
    \in_reg[12]_0\ : in STD_LOGIC;
    \in_reg[13]_0\ : in STD_LOGIC;
    \in_reg[14]_0\ : in STD_LOGIC;
    \in_reg[15]_0\ : in STD_LOGIC;
    \in_reg[16]_0\ : in STD_LOGIC;
    \in_reg[17]_0\ : in STD_LOGIC;
    \in_reg[18]_0\ : in STD_LOGIC;
    \in_reg[19]_0\ : in STD_LOGIC;
    \in_reg[20]_0\ : in STD_LOGIC;
    \in_reg[21]_0\ : in STD_LOGIC;
    \in_reg[22]_0\ : in STD_LOGIC;
    \in_reg[24]_0\ : in STD_LOGIC;
    \in_reg[25]_0\ : in STD_LOGIC;
    \in_reg[25]_1\ : in STD_LOGIC;
    \in_reg[26]_0\ : in STD_LOGIC;
    \in_reg[26]_1\ : in STD_LOGIC;
    \in_reg[27]_0\ : in STD_LOGIC;
    \in_reg[27]_1\ : in STD_LOGIC;
    \in_reg[28]_0\ : in STD_LOGIC;
    \in_reg[28]_1\ : in STD_LOGIC;
    \in_reg[29]_0\ : in STD_LOGIC;
    \in_reg[29]_1\ : in STD_LOGIC;
    \in_reg[30]_0\ : in STD_LOGIC;
    \in_reg[30]_1\ : in STD_LOGIC;
    \in_reg[31]_0\ : in STD_LOGIC;
    \in_reg[31]_1\ : in STD_LOGIC;
    \in_reg[32]_0\ : in STD_LOGIC;
    \in_reg[32]_1\ : in STD_LOGIC;
    \in_reg[33]_0\ : in STD_LOGIC;
    \in_reg[33]_1\ : in STD_LOGIC;
    \in_reg[34]_0\ : in STD_LOGIC;
    \in_reg[34]_1\ : in STD_LOGIC;
    \in_reg[35]_0\ : in STD_LOGIC;
    \in_reg[35]_1\ : in STD_LOGIC;
    \in_reg[36]_0\ : in STD_LOGIC;
    \in_reg[36]_1\ : in STD_LOGIC;
    \in_reg[37]_0\ : in STD_LOGIC;
    \in_reg[37]_1\ : in STD_LOGIC;
    \in_reg[38]_0\ : in STD_LOGIC;
    \in_reg[38]_1\ : in STD_LOGIC;
    \in_reg[39]_0\ : in STD_LOGIC;
    \in_reg[39]_1\ : in STD_LOGIC;
    \in_reg[40]_0\ : in STD_LOGIC;
    \in_reg[40]_1\ : in STD_LOGIC;
    \in_reg[40]_2\ : in STD_LOGIC;
    \in_reg[41]_0\ : in STD_LOGIC;
    \in_reg[41]_1\ : in STD_LOGIC;
    \in_reg[41]_2\ : in STD_LOGIC;
    \in_reg[42]_0\ : in STD_LOGIC;
    \in_reg[42]_1\ : in STD_LOGIC;
    \in_reg[42]_2\ : in STD_LOGIC;
    \in_reg[43]_0\ : in STD_LOGIC;
    \in_reg[43]_1\ : in STD_LOGIC;
    \in_reg[43]_2\ : in STD_LOGIC;
    \in_reg[44]_0\ : in STD_LOGIC;
    \in_reg[44]_1\ : in STD_LOGIC;
    \in_reg[45]_0\ : in STD_LOGIC;
    \in_reg[45]_1\ : in STD_LOGIC;
    \in_reg[46]_0\ : in STD_LOGIC;
    \in_reg[46]_1\ : in STD_LOGIC;
    \in_reg[47]_0\ : in STD_LOGIC;
    \in_reg[47]_1\ : in STD_LOGIC;
    \in_reg[48]_0\ : in STD_LOGIC;
    \in_reg[48]_1\ : in STD_LOGIC;
    \in_reg[49]_0\ : in STD_LOGIC;
    \in_reg[49]_1\ : in STD_LOGIC;
    \in_reg[50]_0\ : in STD_LOGIC;
    \in_reg[50]_1\ : in STD_LOGIC;
    \in_reg[51]_0\ : in STD_LOGIC;
    \in_reg[51]_1\ : in STD_LOGIC;
    \in_reg[52]_0\ : in STD_LOGIC;
    \in_reg[52]_1\ : in STD_LOGIC;
    \in_reg[53]_0\ : in STD_LOGIC;
    \in_reg[53]_1\ : in STD_LOGIC;
    \in_reg[54]_0\ : in STD_LOGIC;
    \in_reg[54]_1\ : in STD_LOGIC;
    \in_reg[55]_0\ : in STD_LOGIC;
    \in_reg[55]_1\ : in STD_LOGIC;
    \in_reg[55]_2\ : in STD_LOGIC;
    \in_reg[56]_0\ : in STD_LOGIC;
    \in_reg[56]_1\ : in STD_LOGIC;
    \in_reg[56]_2\ : in STD_LOGIC;
    \in_reg[57]_0\ : in STD_LOGIC;
    \in_reg[57]_1\ : in STD_LOGIC;
    \in_reg[57]_2\ : in STD_LOGIC;
    \in_reg[58]_0\ : in STD_LOGIC;
    \in_reg[58]_1\ : in STD_LOGIC;
    \in_reg[58]_2\ : in STD_LOGIC;
    \in_reg[59]_0\ : in STD_LOGIC;
    \in_reg[59]_1\ : in STD_LOGIC;
    \in_reg[60]_0\ : in STD_LOGIC;
    \in_reg[60]_1\ : in STD_LOGIC;
    \in_reg[61]_0\ : in STD_LOGIC;
    \in_reg[61]_1\ : in STD_LOGIC;
    \in_reg[62]_0\ : in STD_LOGIC;
    \in_reg[62]_1\ : in STD_LOGIC;
    \in_reg[63]_0\ : in STD_LOGIC;
    \in_reg[63]_1\ : in STD_LOGIC;
    \in_reg[64]_0\ : in STD_LOGIC;
    \in_reg[64]_1\ : in STD_LOGIC;
    \in_reg[65]_0\ : in STD_LOGIC;
    \in_reg[65]_1\ : in STD_LOGIC;
    \in_reg[66]_0\ : in STD_LOGIC;
    \in_reg[66]_1\ : in STD_LOGIC;
    \in_reg[67]_0\ : in STD_LOGIC;
    \in_reg[67]_1\ : in STD_LOGIC;
    \in_reg[68]_0\ : in STD_LOGIC;
    \in_reg[68]_1\ : in STD_LOGIC;
    \in_reg[69]_0\ : in STD_LOGIC;
    \in_reg[69]_1\ : in STD_LOGIC;
    \in_reg[70]_0\ : in STD_LOGIC;
    \in_reg[70]_1\ : in STD_LOGIC;
    \in_reg[71]_0\ : in STD_LOGIC;
    \in_reg[71]_1\ : in STD_LOGIC;
    \in_reg[72]_0\ : in STD_LOGIC;
    \in_reg[72]_1\ : in STD_LOGIC;
    \in_reg[73]_0\ : in STD_LOGIC;
    \in_reg[73]_1\ : in STD_LOGIC;
    \in_reg[74]_0\ : in STD_LOGIC;
    \in_reg[75]_0\ : in STD_LOGIC;
    \in_reg[76]_0\ : in STD_LOGIC;
    \in_reg[77]_0\ : in STD_LOGIC;
    \in_reg[78]_0\ : in STD_LOGIC;
    \in_reg[79]_0\ : in STD_LOGIC;
    \in_reg[80]_0\ : in STD_LOGIC;
    \in_reg[81]_0\ : in STD_LOGIC;
    \in_reg[82]_0\ : in STD_LOGIC;
    \in_reg[83]_0\ : in STD_LOGIC;
    \in_reg[23]_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in_reg[24]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    resn_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_wf_proc_0_1_cic_prune_var_0 : entity is "cic_prune_var";
end design_1_wf_proc_0_1_cic_prune_var_0;

architecture STRUCTURE of design_1_wf_proc_0_1_cic_prune_var_0 is
  signal \^cic_decim_reg[6]\ : STD_LOGIC;
  signal \^cic_reset\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 83 downto 0 );
  signal \in[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[25]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[26]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[27]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[29]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[29]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[30]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[32]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[32]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[33]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[33]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[34]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[34]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[35]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[35]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[36]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[36]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[37]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[37]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[38]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[38]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[39]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[39]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[40]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[40]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[40]_i_4__0_n_0\ : STD_LOGIC;
  signal \in[41]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[41]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[41]_i_4__0_n_0\ : STD_LOGIC;
  signal \in[42]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[42]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[42]_i_4__0_n_0\ : STD_LOGIC;
  signal \in[43]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[43]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[44]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[44]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[45]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[45]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[46]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[46]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[47]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[47]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[48]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[48]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[49]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[49]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[50]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[50]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[51]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[51]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[52]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[52]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[53]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[53]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[54]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[54]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[55]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[55]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[55]_i_4__0_n_0\ : STD_LOGIC;
  signal \in[56]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[56]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[56]_i_4__0_n_0\ : STD_LOGIC;
  signal \in[57]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[57]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[57]_i_4__0_n_0\ : STD_LOGIC;
  signal \in[58]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[58]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[59]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[59]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[60]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[60]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[61]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[61]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[62]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[62]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[63]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[63]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[64]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[64]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[65]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[65]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[66]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[66]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[67]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[67]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[68]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[68]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[69]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[69]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[70]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[70]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[71]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[71]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[72]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[72]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[73]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[74]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[75]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[76]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[77]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[78]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[79]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[80]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[81]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[82]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[83]_i_2__0_n_0\ : STD_LOGIC;
  signal \in[83]_i_3__0_n_0\ : STD_LOGIC;
  signal \in[83]_i_4__0_n_0\ : STD_LOGIC;
  signal \in[83]_i_5__0_n_0\ : STD_LOGIC;
  signal in_i_1_n_0 : STD_LOGIC;
  signal in_i_2_n_0 : STD_LOGIC;
  signal in_i_3_n_0 : STD_LOGIC;
  signal in_i_4_n_0 : STD_LOGIC;
  signal in_i_5_n_0 : STD_LOGIC;
  signal in_i_6_n_0 : STD_LOGIC;
  signal in_n_0 : STD_LOGIC;
  signal \in_reg_n_0_[0]\ : STD_LOGIC;
  signal \in_reg_n_0_[10]\ : STD_LOGIC;
  signal \in_reg_n_0_[11]\ : STD_LOGIC;
  signal \in_reg_n_0_[12]\ : STD_LOGIC;
  signal \in_reg_n_0_[13]\ : STD_LOGIC;
  signal \in_reg_n_0_[14]\ : STD_LOGIC;
  signal \in_reg_n_0_[15]\ : STD_LOGIC;
  signal \in_reg_n_0_[16]\ : STD_LOGIC;
  signal \in_reg_n_0_[17]\ : STD_LOGIC;
  signal \in_reg_n_0_[18]\ : STD_LOGIC;
  signal \in_reg_n_0_[19]\ : STD_LOGIC;
  signal \in_reg_n_0_[1]\ : STD_LOGIC;
  signal \in_reg_n_0_[20]\ : STD_LOGIC;
  signal \in_reg_n_0_[21]\ : STD_LOGIC;
  signal \in_reg_n_0_[22]\ : STD_LOGIC;
  signal \in_reg_n_0_[23]\ : STD_LOGIC;
  signal \in_reg_n_0_[24]\ : STD_LOGIC;
  signal \in_reg_n_0_[25]\ : STD_LOGIC;
  signal \in_reg_n_0_[26]\ : STD_LOGIC;
  signal \in_reg_n_0_[27]\ : STD_LOGIC;
  signal \in_reg_n_0_[28]\ : STD_LOGIC;
  signal \in_reg_n_0_[29]\ : STD_LOGIC;
  signal \in_reg_n_0_[2]\ : STD_LOGIC;
  signal \in_reg_n_0_[30]\ : STD_LOGIC;
  signal \in_reg_n_0_[31]\ : STD_LOGIC;
  signal \in_reg_n_0_[32]\ : STD_LOGIC;
  signal \in_reg_n_0_[33]\ : STD_LOGIC;
  signal \in_reg_n_0_[34]\ : STD_LOGIC;
  signal \in_reg_n_0_[35]\ : STD_LOGIC;
  signal \in_reg_n_0_[36]\ : STD_LOGIC;
  signal \in_reg_n_0_[37]\ : STD_LOGIC;
  signal \in_reg_n_0_[38]\ : STD_LOGIC;
  signal \in_reg_n_0_[39]\ : STD_LOGIC;
  signal \in_reg_n_0_[3]\ : STD_LOGIC;
  signal \in_reg_n_0_[40]\ : STD_LOGIC;
  signal \in_reg_n_0_[41]\ : STD_LOGIC;
  signal \in_reg_n_0_[42]\ : STD_LOGIC;
  signal \in_reg_n_0_[43]\ : STD_LOGIC;
  signal \in_reg_n_0_[44]\ : STD_LOGIC;
  signal \in_reg_n_0_[45]\ : STD_LOGIC;
  signal \in_reg_n_0_[46]\ : STD_LOGIC;
  signal \in_reg_n_0_[47]\ : STD_LOGIC;
  signal \in_reg_n_0_[48]\ : STD_LOGIC;
  signal \in_reg_n_0_[49]\ : STD_LOGIC;
  signal \in_reg_n_0_[4]\ : STD_LOGIC;
  signal \in_reg_n_0_[50]\ : STD_LOGIC;
  signal \in_reg_n_0_[51]\ : STD_LOGIC;
  signal \in_reg_n_0_[52]\ : STD_LOGIC;
  signal \in_reg_n_0_[53]\ : STD_LOGIC;
  signal \in_reg_n_0_[54]\ : STD_LOGIC;
  signal \in_reg_n_0_[55]\ : STD_LOGIC;
  signal \in_reg_n_0_[56]\ : STD_LOGIC;
  signal \in_reg_n_0_[57]\ : STD_LOGIC;
  signal \in_reg_n_0_[58]\ : STD_LOGIC;
  signal \in_reg_n_0_[59]\ : STD_LOGIC;
  signal \in_reg_n_0_[5]\ : STD_LOGIC;
  signal \in_reg_n_0_[60]\ : STD_LOGIC;
  signal \in_reg_n_0_[61]\ : STD_LOGIC;
  signal \in_reg_n_0_[62]\ : STD_LOGIC;
  signal \in_reg_n_0_[63]\ : STD_LOGIC;
  signal \in_reg_n_0_[64]\ : STD_LOGIC;
  signal \in_reg_n_0_[65]\ : STD_LOGIC;
  signal \in_reg_n_0_[66]\ : STD_LOGIC;
  signal \in_reg_n_0_[67]\ : STD_LOGIC;
  signal \in_reg_n_0_[68]\ : STD_LOGIC;
  signal \in_reg_n_0_[69]\ : STD_LOGIC;
  signal \in_reg_n_0_[6]\ : STD_LOGIC;
  signal \in_reg_n_0_[70]\ : STD_LOGIC;
  signal \in_reg_n_0_[71]\ : STD_LOGIC;
  signal \in_reg_n_0_[72]\ : STD_LOGIC;
  signal \in_reg_n_0_[73]\ : STD_LOGIC;
  signal \in_reg_n_0_[74]\ : STD_LOGIC;
  signal \in_reg_n_0_[75]\ : STD_LOGIC;
  signal \in_reg_n_0_[76]\ : STD_LOGIC;
  signal \in_reg_n_0_[77]\ : STD_LOGIC;
  signal \in_reg_n_0_[78]\ : STD_LOGIC;
  signal \in_reg_n_0_[79]\ : STD_LOGIC;
  signal \in_reg_n_0_[7]\ : STD_LOGIC;
  signal \in_reg_n_0_[80]\ : STD_LOGIC;
  signal \in_reg_n_0_[81]\ : STD_LOGIC;
  signal \in_reg_n_0_[82]\ : STD_LOGIC;
  signal \in_reg_n_0_[83]\ : STD_LOGIC;
  signal \in_reg_n_0_[8]\ : STD_LOGIC;
  signal \in_reg_n_0_[9]\ : STD_LOGIC;
  signal \out_data[15]_i_4_n_0\ : STD_LOGIC;
  signal \out_data[15]_i_5_n_0\ : STD_LOGIC;
  signal out_strobe_reg_n_0 : STD_LOGIC;
  signal prev_data : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal prev_data_0 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal prev_data_1 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal prev_data_2 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal prev_data_3 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sample_no0_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \sample_no0_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \sample_no0_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \sample_no0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \sample_no0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \sample_no0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \sample_no0_carry__0_i_4__0_n_3\ : STD_LOGIC;
  signal \sample_no0_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \sample_no0_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \sample_no0_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \sample_no0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \sample_no0_carry__0_i_8_n_1\ : STD_LOGIC;
  signal \sample_no0_carry__0_i_8_n_2\ : STD_LOGIC;
  signal \sample_no0_carry__0_i_8_n_3\ : STD_LOGIC;
  signal \sample_no0_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \sample_no0_carry__0_n_0\ : STD_LOGIC;
  signal \sample_no0_carry__0_n_1\ : STD_LOGIC;
  signal \sample_no0_carry__0_n_2\ : STD_LOGIC;
  signal \sample_no0_carry__0_n_3\ : STD_LOGIC;
  signal \sample_no0_carry__1_n_0\ : STD_LOGIC;
  signal \sample_no0_carry__1_n_1\ : STD_LOGIC;
  signal \sample_no0_carry__1_n_2\ : STD_LOGIC;
  signal \sample_no0_carry__1_n_3\ : STD_LOGIC;
  signal \sample_no0_carry__2_n_0\ : STD_LOGIC;
  signal \sample_no0_carry__2_n_1\ : STD_LOGIC;
  signal \sample_no0_carry__2_n_2\ : STD_LOGIC;
  signal \sample_no0_carry__2_n_3\ : STD_LOGIC;
  signal sample_no0_carry_i_10_n_0 : STD_LOGIC;
  signal sample_no0_carry_i_10_n_1 : STD_LOGIC;
  signal sample_no0_carry_i_10_n_2 : STD_LOGIC;
  signal sample_no0_carry_i_10_n_3 : STD_LOGIC;
  signal sample_no0_carry_i_11_n_0 : STD_LOGIC;
  signal sample_no0_carry_i_12_n_0 : STD_LOGIC;
  signal sample_no0_carry_i_13_n_0 : STD_LOGIC;
  signal sample_no0_carry_i_14_n_0 : STD_LOGIC;
  signal sample_no0_carry_i_15_n_0 : STD_LOGIC;
  signal sample_no0_carry_i_16_n_0 : STD_LOGIC;
  signal sample_no0_carry_i_17_n_0 : STD_LOGIC;
  signal sample_no0_carry_i_18_n_0 : STD_LOGIC;
  signal \sample_no0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \sample_no0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \sample_no0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \sample_no0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \sample_no0_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \sample_no0_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \sample_no0_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \sample_no0_carry_i_8__0_n_0\ : STD_LOGIC;
  signal sample_no0_carry_i_9_n_0 : STD_LOGIC;
  signal sample_no0_carry_i_9_n_1 : STD_LOGIC;
  signal sample_no0_carry_i_9_n_2 : STD_LOGIC;
  signal sample_no0_carry_i_9_n_3 : STD_LOGIC;
  signal sample_no0_carry_n_0 : STD_LOGIC;
  signal sample_no0_carry_n_1 : STD_LOGIC;
  signal sample_no0_carry_n_2 : STD_LOGIC;
  signal sample_no0_carry_n_3 : STD_LOGIC;
  signal sample_no1 : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal \sample_no[0]_i_2__0_n_0\ : STD_LOGIC;
  signal sample_no_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sample_no_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sample_no_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \sample_no_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \sample_no_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \sample_no_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \sample_no_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \sample_no_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \sample_no_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \sample_no_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \sample_no_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sample_no_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \sample_no_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \sample_no_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \sample_no_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \sample_no_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \sample_no_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \sample_no_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \sample_no_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \sample_no_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \sample_no_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \sample_no_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \sample_no_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \sample_no_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \sample_no_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \sample_no_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_0\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_1\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_2\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_26\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_27\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_28\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_29\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_3\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_30\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_31\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_32\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_33\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_34\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_35\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_36\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_37\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_38\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_39\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_40\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_41\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_42\ : STD_LOGIC;
  signal \wf1.cic_comb1_inst_n_43\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_0\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_1\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_2\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_25\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_26\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_27\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_28\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_29\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_3\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_30\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_31\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_32\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_33\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_34\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_35\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_36\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_37\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_38\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_39\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_40\ : STD_LOGIC;
  signal \wf1.cic_comb2_inst_n_41\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_0\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_1\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_2\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_24\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_25\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_26\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_27\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_28\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_29\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_3\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_30\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_31\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_32\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_33\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_34\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_35\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_36\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_37\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_38\ : STD_LOGIC;
  signal \wf1.cic_comb3_inst_n_39\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_0\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_1\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_2\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_24\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_25\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_26\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_27\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_28\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_29\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_3\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_30\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_31\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_32\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_33\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_34\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_35\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_36\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_37\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_38\ : STD_LOGIC;
  signal \wf1.cic_comb4_inst_n_39\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_0\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_1\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_10\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_11\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_12\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_13\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_14\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_15\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_2\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_3\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_4\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_5\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_6\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_7\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_8\ : STD_LOGIC;
  signal \wf1.cic_comb5_inst_n_9\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_0\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_1\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_10\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_11\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_12\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_13\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_14\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_15\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_16\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_17\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_18\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_19\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_2\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_20\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_21\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_22\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_23\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_24\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_25\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_26\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_27\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_28\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_29\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_3\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_30\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_31\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_32\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_33\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_34\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_35\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_36\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_37\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_38\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_39\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_4\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_40\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_41\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_42\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_43\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_44\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_45\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_46\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_47\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_48\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_49\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_5\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_50\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_51\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_52\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_53\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_54\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_55\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_56\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_57\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_58\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_59\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_6\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_60\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_61\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_62\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_63\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_64\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_65\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_66\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_67\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_68\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_69\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_7\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_70\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_71\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_72\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_73\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_74\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_75\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_76\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_77\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_78\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_79\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_8\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_80\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_81\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_82\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_83\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_84\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_85\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_86\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_87\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_88\ : STD_LOGIC;
  signal \wf1.cic_integrator1_inst_n_9\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_100\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_101\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_102\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_103\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_104\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_105\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_106\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_107\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_108\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_109\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_110\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_111\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_112\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_113\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_114\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_115\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_116\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_117\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_118\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_119\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_120\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_121\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_122\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_123\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_124\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_125\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_126\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_127\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_128\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_129\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_130\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_131\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_132\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_133\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_134\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_135\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_136\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_137\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_138\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_139\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_140\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_141\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_142\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_143\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_144\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_145\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_146\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_147\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_148\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_149\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_150\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_151\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_152\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_153\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_154\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_155\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_156\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_157\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_158\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_159\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_160\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_161\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_162\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_163\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_164\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_165\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_166\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_167\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_168\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_169\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_170\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_171\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_172\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_173\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_174\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_175\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_176\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_177\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_89\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_90\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_91\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_92\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_93\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_94\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_95\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_96\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_97\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_98\ : STD_LOGIC;
  signal \wf1.cic_integrator2_inst_n_99\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_100\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_101\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_102\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_103\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_104\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_105\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_106\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_107\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_108\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_109\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_110\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_111\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_112\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_113\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_114\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_115\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_116\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_117\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_118\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_119\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_120\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_121\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_122\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_123\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_124\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_125\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_126\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_127\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_128\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_129\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_130\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_131\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_132\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_133\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_134\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_135\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_136\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_137\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_138\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_139\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_140\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_141\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_142\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_143\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_144\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_145\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_146\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_147\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_148\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_149\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_150\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_151\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_152\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_153\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_154\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_155\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_156\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_157\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_158\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_159\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_160\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_161\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_162\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_163\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_164\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_165\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_166\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_167\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_168\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_169\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_170\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_171\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_172\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_173\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_174\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_175\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_176\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_177\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_89\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_90\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_91\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_92\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_93\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_94\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_95\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_96\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_97\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_98\ : STD_LOGIC;
  signal \wf1.cic_integrator3_inst_n_99\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_0\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_10\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_100\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_101\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_102\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_103\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_104\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_105\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_106\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_107\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_108\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_109\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_11\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_110\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_111\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_112\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_113\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_114\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_115\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_116\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_117\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_12\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_13\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_14\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_15\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_16\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_17\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_18\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_19\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_2\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_20\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_21\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_22\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_23\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_24\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_25\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_26\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_27\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_28\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_29\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_3\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_30\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_31\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_32\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_33\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_34\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_35\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_36\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_37\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_38\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_39\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_4\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_40\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_41\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_42\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_43\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_44\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_45\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_46\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_47\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_48\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_49\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_5\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_50\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_51\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_52\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_53\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_54\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_55\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_56\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_57\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_58\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_59\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_6\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_60\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_61\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_7\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_8\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_9\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_90\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_91\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_92\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_93\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_94\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_95\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_96\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_97\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_98\ : STD_LOGIC;
  signal \wf1.cic_integrator4_inst_n_99\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_0\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_1\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_2\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_28\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_29\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_3\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_30\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_31\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_32\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_33\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_34\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_35\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_36\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_37\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_38\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_39\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_4\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_40\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_41\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_42\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_43\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_44\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_45\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_46\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_47\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_48\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_49\ : STD_LOGIC;
  signal \wf1.cic_integrator5_inst_n_50\ : STD_LOGIC;
  signal \wf1.comb1_data\ : STD_LOGIC_VECTOR ( 22 downto 1 );
  signal \wf1.comb2_data\ : STD_LOGIC_VECTOR ( 21 downto 1 );
  signal \wf1.comb3_data\ : STD_LOGIC_VECTOR ( 20 downto 1 );
  signal \wf1.comb4_data\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \wf1.integrator2_data\ : STD_LOGIC_VECTOR ( 88 downto 0 );
  signal \wf1.integrator3_data\ : STD_LOGIC_VECTOR ( 88 downto 0 );
  signal \wf1.integrator4_data\ : STD_LOGIC_VECTOR ( 88 downto 61 );
  signal \wf1.integrator5_data\ : STD_LOGIC_VECTOR ( 27 downto 5 );
  signal NLW_sample_no0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sample_no0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sample_no0_carry__0_i_4__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sample_no0_carry__0_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sample_no0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sample_no0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sample_no0_carry_i_10_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sample_no_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sample_no_reg[12]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \in[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \in[0]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \in[10]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \in[10]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \in[11]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \in[11]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \in[12]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \in[12]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \in[13]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \in[13]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \in[14]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \in[14]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \in[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \in[1]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \in[25]_i_2__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \in[26]_i_2__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \in[27]_i_2__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \in[28]_i_2__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \in[29]_i_2__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \in[2]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \in[2]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \in[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \in[3]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \in[40]_i_3__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \in[41]_i_3__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \in[42]_i_3__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \in[43]_i_2__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \in[44]_i_2__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \in[45]_i_2__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \in[46]_i_2__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \in[47]_i_2__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \in[48]_i_2__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \in[49]_i_2__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \in[4]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \in[4]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \in[53]_i_3__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \in[55]_i_2__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \in[56]_i_2__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \in[57]_i_2__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \in[58]_i_2__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \in[59]_i_2__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \in[5]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \in[5]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \in[6]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \in[6]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \in[72]_i_3__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \in[78]_i_2__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \in[7]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \in[7]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \in[83]_i_2__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \in[83]_i_4__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \in[83]_i_5__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \in[8]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \in[8]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \in[9]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \in[9]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of in_i_1 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of in_i_3 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of in_i_4 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of in_i_5 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of in_i_6 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \out_data[15]_i_4\ : label is "soft_lutpair40";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of sample_no0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \sample_no0_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sample_no0_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sample_no0_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sample_no_reg[0]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \sample_no_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \sample_no_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \sample_no_reg[8]_i_1__0\ : label is 11;
begin
  \cic_decim_reg[6]\ <= \^cic_decim_reg[6]\;
  cic_reset <= \^cic_reset\;
\in\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010012"
    )
        port map (
      I0 => in_i_1_n_0,
      I1 => in_i_2_n_0,
      I2 => in_i_3_n_0,
      I3 => in_i_4_n_0,
      I4 => in_i_5_n_0,
      I5 => in_i_6_n_0,
      O => in_n_0
    );
\in[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => Q(0),
      I1 => in_n_0,
      I2 => P(0),
      O => D(0)
    );
\in[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => Q(0),
      I1 => in_n_0,
      I2 => \in_reg[24]_1\(0),
      O => \^in\(0)
    );
\in[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in_reg[10]_0\,
      I1 => in_n_0,
      I2 => P(10),
      O => D(10)
    );
\in[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in[10]_i_2__0_n_0\,
      I1 => in_n_0,
      I2 => \in_reg[24]_1\(10),
      O => \^in\(10)
    );
\in[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(10),
      I1 => Q(0),
      I2 => Q(12),
      I3 => \in_reg[24]_1\(5),
      I4 => Q(11),
      I5 => \in_reg[24]_1\(0),
      O => \in[10]_i_2__0_n_0\
    );
\in[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in_reg[11]_0\,
      I1 => in_n_0,
      I2 => P(11),
      O => D(11)
    );
\in[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in[11]_i_2__0_n_0\,
      I1 => in_n_0,
      I2 => \in_reg[24]_1\(11),
      O => \^in\(11)
    );
\in[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(11),
      I1 => Q(0),
      I2 => Q(12),
      I3 => \in_reg[24]_1\(6),
      I4 => Q(11),
      I5 => \in_reg[24]_1\(1),
      O => \in[11]_i_2__0_n_0\
    );
\in[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in_reg[12]_0\,
      I1 => in_n_0,
      I2 => P(12),
      O => D(12)
    );
\in[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in[12]_i_2__0_n_0\,
      I1 => in_n_0,
      I2 => \in_reg[24]_1\(12),
      O => \^in\(12)
    );
\in[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(12),
      I1 => Q(0),
      I2 => Q(12),
      I3 => \in_reg[24]_1\(7),
      I4 => Q(11),
      I5 => \in_reg[24]_1\(2),
      O => \in[12]_i_2__0_n_0\
    );
\in[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in_reg[13]_0\,
      I1 => in_n_0,
      I2 => P(13),
      O => D(13)
    );
\in[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in[13]_i_2__0_n_0\,
      I1 => in_n_0,
      I2 => \in_reg[24]_1\(13),
      O => \^in\(13)
    );
\in[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(13),
      I1 => Q(0),
      I2 => Q(12),
      I3 => \in_reg[24]_1\(8),
      I4 => Q(11),
      I5 => \in_reg[24]_1\(3),
      O => \in[13]_i_2__0_n_0\
    );
\in[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in_reg[14]_0\,
      I1 => in_n_0,
      I2 => P(14),
      O => D(14)
    );
\in[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \in[14]_i_2__0_n_0\,
      I1 => in_n_0,
      I2 => \in_reg[24]_1\(14),
      O => \^in\(14)
    );
\in[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(14),
      I1 => Q(0),
      I2 => Q(12),
      I3 => \in_reg[24]_1\(9),
      I4 => Q(11),
      I5 => \in_reg[24]_1\(4),
      O => \in[14]_i_2__0_n_0\
    );
\in[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFC0"
    )
        port map (
      I0 => Q(0),
      I1 => \in_reg[15]_0\,
      I2 => in_n_0,
      I3 => P(15),
      O => D(15)
    );
\in[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFC0"
    )
        port map (
      I0 => Q(0),
      I1 => \in[15]_i_2__0_n_0\,
      I2 => in_n_0,
      I3 => \in_reg[24]_1\(15),
      O => \^in\(15)
    );
\in[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Q(11),
      I1 => \in_reg[24]_1\(5),
      I2 => Q(10),
      I3 => \in_reg[24]_1\(0),
      I4 => \in_reg[24]_1\(10),
      I5 => Q(12),
      O => \in[15]_i_2__0_n_0\
    );
\in[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFC0"
    )
        port map (
      I0 => Q(0),
      I1 => \in_reg[16]_0\,
      I2 => in_n_0,
      I3 => P(16),
      O => D(16)
    );
\in[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFC0"
    )
        port map (
      I0 => Q(0),
      I1 => \in[16]_i_2__0_n_0\,
      I2 => in_n_0,
      I3 => \in_reg[24]_1\(16),
      O => \^in\(16)
    );
\in[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Q(11),
      I1 => \in_reg[24]_1\(6),
      I2 => Q(10),
      I3 => \in_reg[24]_1\(1),
      I4 => \in_reg[24]_1\(11),
      I5 => Q(12),
      O => \in[16]_i_2__0_n_0\
    );
\in[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFC0"
    )
        port map (
      I0 => Q(0),
      I1 => \in_reg[17]_0\,
      I2 => in_n_0,
      I3 => P(17),
      O => D(17)
    );
\in[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFC0"
    )
        port map (
      I0 => Q(0),
      I1 => \in[17]_i_2__0_n_0\,
      I2 => in_n_0,
      I3 => \in_reg[24]_1\(17),
      O => \^in\(17)
    );
\in[17]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Q(11),
      I1 => \in_reg[24]_1\(7),
      I2 => Q(10),
      I3 => \in_reg[24]_1\(2),
      I4 => \in_reg[24]_1\(12),
      I5 => Q(12),
      O => \in[17]_i_2__0_n_0\
    );
\in[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFC0"
    )
        port map (
      I0 => Q(0),
      I1 => \in_reg[18]_0\,
      I2 => in_n_0,
      I3 => P(18),
      O => D(18)
    );
\in[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFC0"
    )
        port map (
      I0 => Q(0),
      I1 => \in[18]_i_2__0_n_0\,
      I2 => in_n_0,
      I3 => \in_reg[24]_1\(18),
      O => \^in\(18)
    );
\in[18]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Q(11),
      I1 => \in_reg[24]_1\(8),
      I2 => Q(10),
      I3 => \in_reg[24]_1\(3),
      I4 => \in_reg[24]_1\(13),
      I5 => Q(12),
      O => \in[18]_i_2__0_n_0\
    );
\in[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFC0"
    )
        port map (
      I0 => Q(0),
      I1 => \in_reg[19]_0\,
      I2 => in_n_0,
      I3 => P(19),
      O => D(19)
    );
\in[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFC0"
    )
        port map (
      I0 => Q(0),
      I1 => \in[19]_i_2__0_n_0\,
      I2 => in_n_0,
      I3 => \in_reg[24]_1\(19),
      O => \^in\(19)
    );
\in[19]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Q(11),
      I1 => \in_reg[24]_1\(9),
      I2 => Q(10),
      I3 => \in_reg[24]_1\(4),
      I4 => \in_reg[24]_1\(14),
      I5 => Q(12),
      O => \in[19]_i_2__0_n_0\
    );
\in[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => Q(0),
      I1 => in_n_0,
      I2 => P(1),
      O => D(1)
    );
\in[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => Q(0),
      I1 => in_n_0,
      I2 => \in_reg[24]_1\(1),
      O => \^in\(1)
    );
\in[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFC00000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(12),
      I2 => P(15),
      I3 => \in_reg[20]_0\,
      I4 => in_n_0,
      I5 => P(20),
      O => D(20)
    );
\in[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFC00000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(12),
      I2 => \in_reg[24]_1\(15),
      I3 => \in[20]_i_2__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(20),
      O => \^in\(20)
    );
\in[20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(0),
      I1 => Q(9),
      I2 => Q(11),
      I3 => \in_reg[24]_1\(10),
      I4 => Q(10),
      I5 => \in_reg[24]_1\(5),
      O => \in[20]_i_2__0_n_0\
    );
\in[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFC00000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(12),
      I2 => P(16),
      I3 => \in_reg[21]_0\,
      I4 => in_n_0,
      I5 => P(21),
      O => D(21)
    );
\in[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFC00000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(12),
      I2 => \in_reg[24]_1\(16),
      I3 => \in[21]_i_2__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(21),
      O => \^in\(21)
    );
\in[21]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(1),
      I1 => Q(9),
      I2 => Q(11),
      I3 => \in_reg[24]_1\(11),
      I4 => Q(10),
      I5 => \in_reg[24]_1\(6),
      O => \in[21]_i_2__0_n_0\
    );
\in[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFC00000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(12),
      I2 => P(17),
      I3 => \in_reg[22]_0\,
      I4 => in_n_0,
      I5 => P(22),
      O => D(22)
    );
\in[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFC00000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(12),
      I2 => \in_reg[24]_1\(17),
      I3 => \in[22]_i_2__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(22),
      O => \^in\(22)
    );
\in[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(2),
      I1 => Q(9),
      I2 => Q(11),
      I3 => \in_reg[24]_1\(12),
      I4 => Q(10),
      I5 => \in_reg[24]_1\(7),
      O => \in[22]_i_2__0_n_0\
    );
\in[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFC00000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(12),
      I2 => P(18),
      I3 => \in_reg[23]_0\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(23)
    );
\in[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFC00000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(12),
      I2 => \in_reg[24]_1\(18),
      I3 => \in[23]_i_2__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(23)
    );
\in[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(3),
      I1 => Q(9),
      I2 => Q(11),
      I3 => \in_reg[24]_1\(13),
      I4 => Q(10),
      I5 => \in_reg[24]_1\(8),
      O => \in[23]_i_2__0_n_0\
    );
\in[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFC00000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(12),
      I2 => P(19),
      I3 => \in_reg[24]_0\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(24)
    );
\in[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFC00000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(12),
      I2 => \in_reg[24]_1\(19),
      I3 => \in[24]_i_2__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(24)
    );
\in[24]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(4),
      I1 => Q(9),
      I2 => Q(11),
      I3 => \in_reg[24]_1\(14),
      I4 => Q(10),
      I5 => \in_reg[24]_1\(9),
      O => \in[24]_i_2__0_n_0\
    );
\in[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \in_reg[25]_0\,
      I1 => Q(12),
      I2 => P(20),
      I3 => \in_reg[25]_1\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(25)
    );
\in[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \in[25]_i_2__0_n_0\,
      I1 => Q(12),
      I2 => \in_reg[24]_1\(20),
      I3 => \in[25]_i_3__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(25)
    );
\in[25]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => \in_reg[24]_1\(0),
      I3 => Q(8),
      O => \in[25]_i_2__0_n_0\
    );
\in[25]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(5),
      I1 => Q(9),
      I2 => Q(11),
      I3 => \in_reg[24]_1\(15),
      I4 => Q(10),
      I5 => \in_reg[24]_1\(10),
      O => \in[25]_i_3__0_n_0\
    );
\in[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \in_reg[26]_0\,
      I1 => Q(12),
      I2 => P(21),
      I3 => \in_reg[26]_1\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(26)
    );
\in[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \in[26]_i_2__0_n_0\,
      I1 => Q(12),
      I2 => \in_reg[24]_1\(21),
      I3 => \in[26]_i_3__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(26)
    );
\in[26]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => \in_reg[24]_1\(1),
      I3 => Q(8),
      O => \in[26]_i_2__0_n_0\
    );
\in[26]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(6),
      I1 => Q(9),
      I2 => Q(11),
      I3 => \in_reg[24]_1\(16),
      I4 => Q(10),
      I5 => \in_reg[24]_1\(11),
      O => \in[26]_i_3__0_n_0\
    );
\in[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \in_reg[27]_0\,
      I1 => Q(12),
      I2 => P(22),
      I3 => \in_reg[27]_1\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(27)
    );
\in[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \in[27]_i_2__0_n_0\,
      I1 => Q(12),
      I2 => \in_reg[24]_1\(22),
      I3 => \in[27]_i_3__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(27)
    );
\in[27]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => \in_reg[24]_1\(2),
      I3 => Q(8),
      O => \in[27]_i_2__0_n_0\
    );
\in[27]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(7),
      I1 => Q(9),
      I2 => Q(11),
      I3 => \in_reg[24]_1\(17),
      I4 => Q(10),
      I5 => \in_reg[24]_1\(12),
      O => \in[27]_i_3__0_n_0\
    );
\in[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFA00"
    )
        port map (
      I0 => \in_reg[28]_0\,
      I1 => Q(12),
      I2 => \in_reg[28]_1\,
      I3 => in_n_0,
      I4 => P(23),
      O => D(28)
    );
\in[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFA00"
    )
        port map (
      I0 => \in[28]_i_2__0_n_0\,
      I1 => Q(12),
      I2 => \in[28]_i_3__0_n_0\,
      I3 => in_n_0,
      I4 => \in_reg[24]_1\(23),
      O => \^in\(28)
    );
\in[28]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => \in_reg[24]_1\(3),
      I3 => Q(8),
      O => \in[28]_i_2__0_n_0\
    );
\in[28]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(8),
      I1 => Q(9),
      I2 => Q(11),
      I3 => \in_reg[24]_1\(18),
      I4 => Q(10),
      I5 => \in_reg[24]_1\(13),
      O => \in[28]_i_3__0_n_0\
    );
\in[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFA00"
    )
        port map (
      I0 => \in_reg[29]_0\,
      I1 => Q(12),
      I2 => \in_reg[29]_1\,
      I3 => in_n_0,
      I4 => P(23),
      O => D(29)
    );
\in[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFA00"
    )
        port map (
      I0 => \in[29]_i_2__0_n_0\,
      I1 => Q(12),
      I2 => \in[29]_i_3__0_n_0\,
      I3 => in_n_0,
      I4 => \in_reg[24]_1\(23),
      O => \^in\(29)
    );
\in[29]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => \in_reg[24]_1\(4),
      I3 => Q(8),
      O => \in[29]_i_2__0_n_0\
    );
\in[29]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(9),
      I1 => Q(9),
      I2 => Q(11),
      I3 => \in_reg[24]_1\(19),
      I4 => Q(10),
      I5 => \in_reg[24]_1\(14),
      O => \in[29]_i_3__0_n_0\
    );
\in[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => Q(0),
      I1 => in_n_0,
      I2 => P(2),
      O => D(2)
    );
\in[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => Q(0),
      I1 => in_n_0,
      I2 => \in_reg[24]_1\(2),
      O => \^in\(2)
    );
\in[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFA00"
    )
        port map (
      I0 => \in_reg[30]_0\,
      I1 => Q(12),
      I2 => \in_reg[30]_1\,
      I3 => in_n_0,
      I4 => P(23),
      O => D(30)
    );
\in[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFA00"
    )
        port map (
      I0 => \in[30]_i_2__0_n_0\,
      I1 => Q(12),
      I2 => \in[30]_i_3__0_n_0\,
      I3 => in_n_0,
      I4 => \in_reg[24]_1\(23),
      O => \^in\(30)
    );
\in[30]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => Q(8),
      I3 => \in_reg[24]_1\(5),
      I4 => Q(7),
      I5 => \in_reg[24]_1\(0),
      O => \in[30]_i_2__0_n_0\
    );
\in[30]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(10),
      I1 => Q(9),
      I2 => Q(11),
      I3 => \in_reg[24]_1\(20),
      I4 => Q(10),
      I5 => \in_reg[24]_1\(15),
      O => \in[30]_i_3__0_n_0\
    );
\in[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFA00"
    )
        port map (
      I0 => \in_reg[31]_0\,
      I1 => Q(12),
      I2 => \in_reg[31]_1\,
      I3 => in_n_0,
      I4 => P(23),
      O => D(31)
    );
\in[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFA00"
    )
        port map (
      I0 => \in[31]_i_2__0_n_0\,
      I1 => Q(12),
      I2 => \in[31]_i_3__0_n_0\,
      I3 => in_n_0,
      I4 => \in_reg[24]_1\(23),
      O => \^in\(31)
    );
\in[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => Q(8),
      I3 => \in_reg[24]_1\(6),
      I4 => Q(7),
      I5 => \in_reg[24]_1\(1),
      O => \in[31]_i_2__0_n_0\
    );
\in[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(11),
      I1 => Q(9),
      I2 => Q(11),
      I3 => \in_reg[24]_1\(21),
      I4 => Q(10),
      I5 => \in_reg[24]_1\(16),
      O => \in[31]_i_3__0_n_0\
    );
\in[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFA00"
    )
        port map (
      I0 => \in_reg[32]_0\,
      I1 => Q(12),
      I2 => \in_reg[32]_1\,
      I3 => in_n_0,
      I4 => P(23),
      O => D(32)
    );
\in[32]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFA00"
    )
        port map (
      I0 => \in[32]_i_2__0_n_0\,
      I1 => Q(12),
      I2 => \in[32]_i_3__0_n_0\,
      I3 => in_n_0,
      I4 => \in_reg[24]_1\(23),
      O => \^in\(32)
    );
\in[32]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => Q(8),
      I3 => \in_reg[24]_1\(7),
      I4 => Q(7),
      I5 => \in_reg[24]_1\(2),
      O => \in[32]_i_2__0_n_0\
    );
\in[32]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(12),
      I1 => Q(9),
      I2 => Q(11),
      I3 => \in_reg[24]_1\(22),
      I4 => Q(10),
      I5 => \in_reg[24]_1\(17),
      O => \in[32]_i_3__0_n_0\
    );
\in[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFA00"
    )
        port map (
      I0 => \in_reg[33]_0\,
      I1 => Q(12),
      I2 => \in_reg[33]_1\,
      I3 => in_n_0,
      I4 => P(23),
      O => D(33)
    );
\in[33]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFA00"
    )
        port map (
      I0 => \in[33]_i_2__0_n_0\,
      I1 => Q(12),
      I2 => \in[33]_i_3__0_n_0\,
      I3 => in_n_0,
      I4 => \in_reg[24]_1\(23),
      O => \^in\(33)
    );
\in[33]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => Q(8),
      I3 => \in_reg[24]_1\(8),
      I4 => Q(7),
      I5 => \in_reg[24]_1\(3),
      O => \in[33]_i_2__0_n_0\
    );
\in[33]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(13),
      I1 => Q(9),
      I2 => Q(11),
      I3 => \in_reg[24]_1\(23),
      I4 => Q(10),
      I5 => \in_reg[24]_1\(18),
      O => \in[33]_i_3__0_n_0\
    );
\in[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFA00"
    )
        port map (
      I0 => \in_reg[34]_0\,
      I1 => Q(12),
      I2 => \in_reg[34]_1\,
      I3 => in_n_0,
      I4 => P(23),
      O => D(34)
    );
\in[34]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFA00"
    )
        port map (
      I0 => \in[34]_i_2__0_n_0\,
      I1 => Q(12),
      I2 => \in[34]_i_3__0_n_0\,
      I3 => in_n_0,
      I4 => \in_reg[24]_1\(23),
      O => \^in\(34)
    );
\in[34]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => Q(8),
      I3 => \in_reg[24]_1\(9),
      I4 => Q(7),
      I5 => \in_reg[24]_1\(4),
      O => \in[34]_i_2__0_n_0\
    );
\in[34]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(14),
      I1 => Q(9),
      I2 => Q(11),
      I3 => \in_reg[24]_1\(23),
      I4 => Q(10),
      I5 => \in_reg[24]_1\(19),
      O => \in[34]_i_3__0_n_0\
    );
\in[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFAA0000"
    )
        port map (
      I0 => \in_reg[35]_0\,
      I1 => Q(0),
      I2 => Q(12),
      I3 => \in_reg[35]_1\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(35)
    );
\in[35]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFAA0000"
    )
        port map (
      I0 => \in[35]_i_2__0_n_0\,
      I1 => Q(0),
      I2 => Q(12),
      I3 => \in[35]_i_3__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(35)
    );
\in[35]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(0),
      I1 => Q(6),
      I2 => Q(8),
      I3 => \in_reg[24]_1\(10),
      I4 => Q(7),
      I5 => \in_reg[24]_1\(5),
      O => \in[35]_i_2__0_n_0\
    );
\in[35]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(15),
      I1 => Q(9),
      I2 => Q(11),
      I3 => \in_reg[24]_1\(23),
      I4 => Q(10),
      I5 => \in_reg[24]_1\(20),
      O => \in[35]_i_3__0_n_0\
    );
\in[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFAA0000"
    )
        port map (
      I0 => \in_reg[36]_0\,
      I1 => Q(0),
      I2 => Q(12),
      I3 => \in_reg[36]_1\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(36)
    );
\in[36]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFAA0000"
    )
        port map (
      I0 => \in[36]_i_2__0_n_0\,
      I1 => Q(0),
      I2 => Q(12),
      I3 => \in[36]_i_3__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(36)
    );
\in[36]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(1),
      I1 => Q(6),
      I2 => Q(8),
      I3 => \in_reg[24]_1\(11),
      I4 => Q(7),
      I5 => \in_reg[24]_1\(6),
      O => \in[36]_i_2__0_n_0\
    );
\in[36]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(16),
      I1 => Q(9),
      I2 => Q(11),
      I3 => \in_reg[24]_1\(23),
      I4 => Q(10),
      I5 => \in_reg[24]_1\(21),
      O => \in[36]_i_3__0_n_0\
    );
\in[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFAA0000"
    )
        port map (
      I0 => \in_reg[37]_0\,
      I1 => Q(0),
      I2 => Q(12),
      I3 => \in_reg[37]_1\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(37)
    );
\in[37]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFAA0000"
    )
        port map (
      I0 => \in[37]_i_2__0_n_0\,
      I1 => Q(0),
      I2 => Q(12),
      I3 => \in[37]_i_3__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(37)
    );
\in[37]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(2),
      I1 => Q(6),
      I2 => Q(8),
      I3 => \in_reg[24]_1\(12),
      I4 => Q(7),
      I5 => \in_reg[24]_1\(7),
      O => \in[37]_i_2__0_n_0\
    );
\in[37]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(17),
      I1 => Q(9),
      I2 => Q(11),
      I3 => \in_reg[24]_1\(23),
      I4 => Q(10),
      I5 => \in_reg[24]_1\(22),
      O => \in[37]_i_3__0_n_0\
    );
\in[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFA00"
    )
        port map (
      I0 => \in_reg[38]_0\,
      I1 => Q(0),
      I2 => \in_reg[38]_1\,
      I3 => in_n_0,
      I4 => P(23),
      O => D(38)
    );
\in[38]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFA00"
    )
        port map (
      I0 => \in[38]_i_2__0_n_0\,
      I1 => Q(0),
      I2 => \in[38]_i_3__0_n_0\,
      I3 => in_n_0,
      I4 => \in_reg[24]_1\(23),
      O => \^in\(38)
    );
\in[38]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(3),
      I1 => Q(6),
      I2 => Q(8),
      I3 => \in_reg[24]_1\(13),
      I4 => Q(7),
      I5 => \in_reg[24]_1\(8),
      O => \in[38]_i_2__0_n_0\
    );
\in[38]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF000FEEEF000"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => Q(9),
      I3 => \in_reg[24]_1\(18),
      I4 => \in_reg[24]_1\(23),
      I5 => Q(12),
      O => \in[38]_i_3__0_n_0\
    );
\in[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFA00"
    )
        port map (
      I0 => \in_reg[39]_0\,
      I1 => Q(0),
      I2 => \in_reg[39]_1\,
      I3 => in_n_0,
      I4 => P(23),
      O => D(39)
    );
\in[39]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFA00"
    )
        port map (
      I0 => \in[39]_i_2__0_n_0\,
      I1 => Q(0),
      I2 => \in[39]_i_3__0_n_0\,
      I3 => in_n_0,
      I4 => \in_reg[24]_1\(23),
      O => \^in\(39)
    );
\in[39]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(4),
      I1 => Q(6),
      I2 => Q(8),
      I3 => \in_reg[24]_1\(14),
      I4 => Q(7),
      I5 => \in_reg[24]_1\(9),
      O => \in[39]_i_2__0_n_0\
    );
\in[39]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF000FEEEF000"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => Q(9),
      I3 => \in_reg[24]_1\(19),
      I4 => \in_reg[24]_1\(23),
      I5 => Q(12),
      O => \in[39]_i_3__0_n_0\
    );
\in[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => Q(0),
      I1 => in_n_0,
      I2 => P(3),
      O => D(3)
    );
\in[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => Q(0),
      I1 => in_n_0,
      I2 => \in_reg[24]_1\(3),
      O => \^in\(3)
    );
\in[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFC0000"
    )
        port map (
      I0 => Q(0),
      I1 => \in_reg[40]_0\,
      I2 => \in_reg[40]_1\,
      I3 => \in_reg[40]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(40)
    );
\in[40]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFC0000"
    )
        port map (
      I0 => Q(0),
      I1 => \in[40]_i_2__0_n_0\,
      I2 => \in[40]_i_3__0_n_0\,
      I3 => \in[40]_i_4__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(40)
    );
\in[40]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF000FEEEF000"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => Q(9),
      I3 => \in_reg[24]_1\(20),
      I4 => \in_reg[24]_1\(23),
      I5 => Q(12),
      O => \in[40]_i_2__0_n_0\
    );
\in[40]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(5),
      I1 => \in_reg[24]_1\(0),
      O => \in[40]_i_3__0_n_0\
    );
\in[40]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(5),
      I1 => Q(6),
      I2 => Q(8),
      I3 => \in_reg[24]_1\(15),
      I4 => Q(7),
      I5 => \in_reg[24]_1\(10),
      O => \in[40]_i_4__0_n_0\
    );
\in[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFC0000"
    )
        port map (
      I0 => Q(0),
      I1 => \in_reg[41]_0\,
      I2 => \in_reg[41]_1\,
      I3 => \in_reg[41]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(41)
    );
\in[41]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFC0000"
    )
        port map (
      I0 => Q(0),
      I1 => \in[41]_i_2__0_n_0\,
      I2 => \in[41]_i_3__0_n_0\,
      I3 => \in[41]_i_4__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(41)
    );
\in[41]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF000FEEEF000"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => Q(9),
      I3 => \in_reg[24]_1\(21),
      I4 => \in_reg[24]_1\(23),
      I5 => Q(12),
      O => \in[41]_i_2__0_n_0\
    );
\in[41]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(5),
      I1 => \in_reg[24]_1\(1),
      O => \in[41]_i_3__0_n_0\
    );
\in[41]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(6),
      I1 => Q(6),
      I2 => Q(8),
      I3 => \in_reg[24]_1\(16),
      I4 => Q(7),
      I5 => \in_reg[24]_1\(11),
      O => \in[41]_i_4__0_n_0\
    );
\in[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFC0000"
    )
        port map (
      I0 => Q(0),
      I1 => \in_reg[42]_0\,
      I2 => \in_reg[42]_1\,
      I3 => \in_reg[42]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(42)
    );
\in[42]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFC0000"
    )
        port map (
      I0 => Q(0),
      I1 => \in[42]_i_2__0_n_0\,
      I2 => \in[42]_i_3__0_n_0\,
      I3 => \in[42]_i_4__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(42)
    );
\in[42]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF000FEEEF000"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => Q(9),
      I3 => \in_reg[24]_1\(22),
      I4 => \in_reg[24]_1\(23),
      I5 => Q(12),
      O => \in[42]_i_2__0_n_0\
    );
\in[42]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(5),
      I1 => \in_reg[24]_1\(2),
      O => \in[42]_i_3__0_n_0\
    );
\in[42]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(7),
      I1 => Q(6),
      I2 => Q(8),
      I3 => \in_reg[24]_1\(17),
      I4 => Q(7),
      I5 => \in_reg[24]_1\(12),
      O => \in[42]_i_4__0_n_0\
    );
\in[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFC0000"
    )
        port map (
      I0 => Q(0),
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[43]_1\,
      I3 => \in_reg[43]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(43)
    );
\in[43]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFC0000"
    )
        port map (
      I0 => Q(0),
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[43]_i_2__0_n_0\,
      I3 => \in[43]_i_3__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(43)
    );
\in[43]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(5),
      I1 => \in_reg[24]_1\(3),
      O => \in[43]_i_2__0_n_0\
    );
\in[43]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(8),
      I1 => Q(6),
      I2 => Q(8),
      I3 => \in_reg[24]_1\(18),
      I4 => Q(7),
      I5 => \in_reg[24]_1\(13),
      O => \in[43]_i_3__0_n_0\
    );
\in[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFC0000"
    )
        port map (
      I0 => Q(0),
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[44]_0\,
      I3 => \in_reg[44]_1\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(44)
    );
\in[44]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFC0000"
    )
        port map (
      I0 => Q(0),
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[44]_i_2__0_n_0\,
      I3 => \in[44]_i_3__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(44)
    );
\in[44]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(5),
      I1 => \in_reg[24]_1\(4),
      O => \in[44]_i_2__0_n_0\
    );
\in[44]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(9),
      I1 => Q(6),
      I2 => Q(8),
      I3 => \in_reg[24]_1\(19),
      I4 => Q(7),
      I5 => \in_reg[24]_1\(14),
      O => \in[44]_i_3__0_n_0\
    );
\in[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFC0000"
    )
        port map (
      I0 => Q(0),
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[45]_0\,
      I3 => \in_reg[45]_1\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(45)
    );
\in[45]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFC0000"
    )
        port map (
      I0 => Q(0),
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[45]_i_2__0_n_0\,
      I3 => \in[45]_i_3__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(45)
    );
\in[45]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \in_reg[24]_1\(0),
      I1 => Q(4),
      I2 => \in_reg[24]_1\(5),
      I3 => Q(5),
      O => \in[45]_i_2__0_n_0\
    );
\in[45]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(10),
      I1 => Q(6),
      I2 => Q(8),
      I3 => \in_reg[24]_1\(20),
      I4 => Q(7),
      I5 => \in_reg[24]_1\(15),
      O => \in[45]_i_3__0_n_0\
    );
\in[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFC0000"
    )
        port map (
      I0 => Q(0),
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[46]_0\,
      I3 => \in_reg[46]_1\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(46)
    );
\in[46]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFC0000"
    )
        port map (
      I0 => Q(0),
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[46]_i_2__0_n_0\,
      I3 => \in[46]_i_3__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(46)
    );
\in[46]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \in_reg[24]_1\(1),
      I1 => Q(4),
      I2 => \in_reg[24]_1\(6),
      I3 => Q(5),
      O => \in[46]_i_2__0_n_0\
    );
\in[46]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(11),
      I1 => Q(6),
      I2 => Q(8),
      I3 => \in_reg[24]_1\(21),
      I4 => Q(7),
      I5 => \in_reg[24]_1\(16),
      O => \in[46]_i_3__0_n_0\
    );
\in[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFC0000"
    )
        port map (
      I0 => Q(0),
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[47]_0\,
      I3 => \in_reg[47]_1\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(47)
    );
\in[47]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFC0000"
    )
        port map (
      I0 => Q(0),
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[47]_i_2__0_n_0\,
      I3 => \in[47]_i_3__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(47)
    );
\in[47]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \in_reg[24]_1\(2),
      I1 => Q(4),
      I2 => \in_reg[24]_1\(7),
      I3 => Q(5),
      O => \in[47]_i_2__0_n_0\
    );
\in[47]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(12),
      I1 => Q(6),
      I2 => Q(8),
      I3 => \in_reg[24]_1\(22),
      I4 => Q(7),
      I5 => \in_reg[24]_1\(17),
      O => \in[47]_i_3__0_n_0\
    );
\in[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFC0000"
    )
        port map (
      I0 => Q(0),
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[48]_0\,
      I3 => \in_reg[48]_1\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(48)
    );
\in[48]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFC0000"
    )
        port map (
      I0 => Q(0),
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[48]_i_2__0_n_0\,
      I3 => \in[48]_i_3__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(48)
    );
\in[48]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \in_reg[24]_1\(3),
      I1 => Q(4),
      I2 => \in_reg[24]_1\(8),
      I3 => Q(5),
      O => \in[48]_i_2__0_n_0\
    );
\in[48]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(13),
      I1 => Q(6),
      I2 => Q(8),
      I3 => \in_reg[24]_1\(23),
      I4 => Q(7),
      I5 => \in_reg[24]_1\(18),
      O => \in[48]_i_3__0_n_0\
    );
\in[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFC0000"
    )
        port map (
      I0 => Q(0),
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[49]_0\,
      I3 => \in_reg[49]_1\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(49)
    );
\in[49]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFC0000"
    )
        port map (
      I0 => Q(0),
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[49]_i_2__0_n_0\,
      I3 => \in[49]_i_3__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(49)
    );
\in[49]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \in_reg[24]_1\(4),
      I1 => Q(4),
      I2 => \in_reg[24]_1\(9),
      I3 => Q(5),
      O => \in[49]_i_2__0_n_0\
    );
\in[49]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(14),
      I1 => Q(6),
      I2 => Q(8),
      I3 => \in_reg[24]_1\(23),
      I4 => Q(7),
      I5 => \in_reg[24]_1\(19),
      O => \in[49]_i_3__0_n_0\
    );
\in[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => Q(0),
      I1 => in_n_0,
      I2 => P(4),
      O => D(4)
    );
\in[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => Q(0),
      I1 => in_n_0,
      I2 => \in_reg[24]_1\(4),
      O => \^in\(4)
    );
\in[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFC0000"
    )
        port map (
      I0 => Q(0),
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[50]_0\,
      I3 => \in_reg[50]_1\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(50)
    );
\in[50]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFC0000"
    )
        port map (
      I0 => Q(0),
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[50]_i_2__0_n_0\,
      I3 => \in[50]_i_3__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(50)
    );
\in[50]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(0),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \in_reg[24]_1\(10),
      I4 => Q(4),
      I5 => \in_reg[24]_1\(5),
      O => \in[50]_i_2__0_n_0\
    );
\in[50]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(15),
      I1 => Q(6),
      I2 => Q(8),
      I3 => \in_reg[24]_1\(23),
      I4 => Q(7),
      I5 => \in_reg[24]_1\(20),
      O => \in[50]_i_3__0_n_0\
    );
\in[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFC0000"
    )
        port map (
      I0 => Q(0),
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[51]_0\,
      I3 => \in_reg[51]_1\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(51)
    );
\in[51]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFC0000"
    )
        port map (
      I0 => Q(0),
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[51]_i_2__0_n_0\,
      I3 => \in[51]_i_3__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(51)
    );
\in[51]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(1),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \in_reg[24]_1\(11),
      I4 => Q(4),
      I5 => \in_reg[24]_1\(6),
      O => \in[51]_i_2__0_n_0\
    );
\in[51]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(16),
      I1 => Q(6),
      I2 => Q(8),
      I3 => \in_reg[24]_1\(23),
      I4 => Q(7),
      I5 => \in_reg[24]_1\(21),
      O => \in[51]_i_3__0_n_0\
    );
\in[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFC0000"
    )
        port map (
      I0 => Q(0),
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[52]_0\,
      I3 => \in_reg[52]_1\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(52)
    );
\in[52]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFC0000"
    )
        port map (
      I0 => Q(0),
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[52]_i_2__0_n_0\,
      I3 => \in[52]_i_3__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(52)
    );
\in[52]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(2),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \in_reg[24]_1\(12),
      I4 => Q(4),
      I5 => \in_reg[24]_1\(7),
      O => \in[52]_i_2__0_n_0\
    );
\in[52]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(17),
      I1 => Q(6),
      I2 => Q(8),
      I3 => \in_reg[24]_1\(23),
      I4 => Q(7),
      I5 => \in_reg[24]_1\(22),
      O => \in[52]_i_3__0_n_0\
    );
\in[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFC0000"
    )
        port map (
      I0 => Q(0),
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[53]_0\,
      I3 => \in_reg[53]_1\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(53)
    );
\in[53]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFC0000"
    )
        port map (
      I0 => Q(0),
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[53]_i_2__0_n_0\,
      I3 => \in[53]_i_3__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(53)
    );
\in[53]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(3),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \in_reg[24]_1\(13),
      I4 => Q(4),
      I5 => \in_reg[24]_1\(8),
      O => \in[53]_i_2__0_n_0\
    );
\in[53]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF88F888"
    )
        port map (
      I0 => \in_reg[24]_1\(18),
      I1 => Q(6),
      I2 => Q(8),
      I3 => \in_reg[24]_1\(23),
      I4 => Q(7),
      O => \in[53]_i_3__0_n_0\
    );
\in[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFC0000"
    )
        port map (
      I0 => Q(0),
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[54]_0\,
      I3 => \in_reg[54]_1\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(54)
    );
\in[54]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFC0000"
    )
        port map (
      I0 => Q(0),
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[54]_i_2__0_n_0\,
      I3 => \in[54]_i_3__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(54)
    );
\in[54]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(4),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \in_reg[24]_1\(14),
      I4 => Q(4),
      I5 => \in_reg[24]_1\(9),
      O => \in[54]_i_2__0_n_0\
    );
\in[54]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF88F888"
    )
        port map (
      I0 => \in_reg[24]_1\(19),
      I1 => Q(6),
      I2 => Q(8),
      I3 => \in_reg[24]_1\(23),
      I4 => Q(7),
      O => \in[54]_i_3__0_n_0\
    );
\in[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in_reg[55]_0\,
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[55]_1\,
      I3 => \in_reg[55]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(55)
    );
\in[55]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in[55]_i_2__0_n_0\,
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[55]_i_3__0_n_0\,
      I3 => \in[55]_i_4__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(55)
    );
\in[55]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => \in_reg[24]_1\(0),
      I3 => Q(2),
      O => \in[55]_i_2__0_n_0\
    );
\in[55]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(5),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \in_reg[24]_1\(15),
      I4 => Q(4),
      I5 => \in_reg[24]_1\(10),
      O => \in[55]_i_3__0_n_0\
    );
\in[55]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF88F888"
    )
        port map (
      I0 => \in_reg[24]_1\(20),
      I1 => Q(6),
      I2 => Q(8),
      I3 => \in_reg[24]_1\(23),
      I4 => Q(7),
      O => \in[55]_i_4__0_n_0\
    );
\in[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in_reg[56]_0\,
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[56]_1\,
      I3 => \in_reg[56]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(56)
    );
\in[56]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in[56]_i_2__0_n_0\,
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[56]_i_3__0_n_0\,
      I3 => \in[56]_i_4__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(56)
    );
\in[56]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => \in_reg[24]_1\(1),
      I3 => Q(2),
      O => \in[56]_i_2__0_n_0\
    );
\in[56]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(6),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \in_reg[24]_1\(16),
      I4 => Q(4),
      I5 => \in_reg[24]_1\(11),
      O => \in[56]_i_3__0_n_0\
    );
\in[56]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF88F888"
    )
        port map (
      I0 => \in_reg[24]_1\(21),
      I1 => Q(6),
      I2 => Q(8),
      I3 => \in_reg[24]_1\(23),
      I4 => Q(7),
      O => \in[56]_i_4__0_n_0\
    );
\in[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in_reg[57]_0\,
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[57]_1\,
      I3 => \in_reg[57]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(57)
    );
\in[57]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in[57]_i_2__0_n_0\,
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[57]_i_3__0_n_0\,
      I3 => \in[57]_i_4__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(57)
    );
\in[57]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => \in_reg[24]_1\(2),
      I3 => Q(2),
      O => \in[57]_i_2__0_n_0\
    );
\in[57]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(7),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \in_reg[24]_1\(17),
      I4 => Q(4),
      I5 => \in_reg[24]_1\(12),
      O => \in[57]_i_3__0_n_0\
    );
\in[57]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF88F888"
    )
        port map (
      I0 => \in_reg[24]_1\(22),
      I1 => Q(6),
      I2 => Q(8),
      I3 => \in_reg[24]_1\(23),
      I4 => Q(7),
      O => \in[57]_i_4__0_n_0\
    );
\in[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in_reg[58]_0\,
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[58]_1\,
      I3 => \in_reg[58]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(58)
    );
\in[58]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in[58]_i_2__0_n_0\,
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[58]_i_3__0_n_0\,
      I3 => \in[83]_i_5__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(58)
    );
\in[58]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => \in_reg[24]_1\(3),
      I3 => Q(2),
      O => \in[58]_i_2__0_n_0\
    );
\in[58]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(8),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \in_reg[24]_1\(18),
      I4 => Q(4),
      I5 => \in_reg[24]_1\(13),
      O => \in[58]_i_3__0_n_0\
    );
\in[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in_reg[59]_0\,
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[59]_1\,
      I3 => \in_reg[58]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(59)
    );
\in[59]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in[59]_i_2__0_n_0\,
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[59]_i_3__0_n_0\,
      I3 => \in[83]_i_5__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(59)
    );
\in[59]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => \in_reg[24]_1\(4),
      I3 => Q(2),
      O => \in[59]_i_2__0_n_0\
    );
\in[59]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(9),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \in_reg[24]_1\(19),
      I4 => Q(4),
      I5 => \in_reg[24]_1\(14),
      O => \in[59]_i_3__0_n_0\
    );
\in[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFC000"
    )
        port map (
      I0 => Q(0),
      I1 => P(0),
      I2 => Q(12),
      I3 => in_n_0,
      I4 => P(5),
      O => D(5)
    );
\in[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFC000"
    )
        port map (
      I0 => Q(0),
      I1 => \in_reg[24]_1\(0),
      I2 => Q(12),
      I3 => in_n_0,
      I4 => \in_reg[24]_1\(5),
      O => \^in\(5)
    );
\in[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in_reg[60]_0\,
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[60]_1\,
      I3 => \in_reg[58]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(60)
    );
\in[60]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in[60]_i_2__0_n_0\,
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[60]_i_3__0_n_0\,
      I3 => \in[83]_i_5__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(60)
    );
\in[60]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \in_reg[24]_1\(5),
      I4 => Q(1),
      I5 => \in_reg[24]_1\(0),
      O => \in[60]_i_2__0_n_0\
    );
\in[60]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(10),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \in_reg[24]_1\(20),
      I4 => Q(4),
      I5 => \in_reg[24]_1\(15),
      O => \in[60]_i_3__0_n_0\
    );
\in[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in_reg[61]_0\,
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[61]_1\,
      I3 => \in_reg[58]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(61)
    );
\in[61]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in[61]_i_2__0_n_0\,
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[61]_i_3__0_n_0\,
      I3 => \in[83]_i_5__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(61)
    );
\in[61]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \in_reg[24]_1\(6),
      I4 => Q(1),
      I5 => \in_reg[24]_1\(1),
      O => \in[61]_i_2__0_n_0\
    );
\in[61]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(11),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \in_reg[24]_1\(21),
      I4 => Q(4),
      I5 => \in_reg[24]_1\(16),
      O => \in[61]_i_3__0_n_0\
    );
\in[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in_reg[62]_0\,
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[62]_1\,
      I3 => \in_reg[58]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(62)
    );
\in[62]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in[62]_i_2__0_n_0\,
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[62]_i_3__0_n_0\,
      I3 => \in[83]_i_5__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(62)
    );
\in[62]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \in_reg[24]_1\(7),
      I4 => Q(1),
      I5 => \in_reg[24]_1\(2),
      O => \in[62]_i_2__0_n_0\
    );
\in[62]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(12),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \in_reg[24]_1\(22),
      I4 => Q(4),
      I5 => \in_reg[24]_1\(17),
      O => \in[62]_i_3__0_n_0\
    );
\in[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in_reg[63]_0\,
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[63]_1\,
      I3 => \in_reg[58]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(63)
    );
\in[63]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in[63]_i_2__0_n_0\,
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[63]_i_3__0_n_0\,
      I3 => \in[83]_i_5__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(63)
    );
\in[63]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \in_reg[24]_1\(8),
      I4 => Q(1),
      I5 => \in_reg[24]_1\(3),
      O => \in[63]_i_2__0_n_0\
    );
\in[63]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(13),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \in_reg[24]_1\(23),
      I4 => Q(4),
      I5 => \in_reg[24]_1\(18),
      O => \in[63]_i_3__0_n_0\
    );
\in[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in_reg[64]_0\,
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[64]_1\,
      I3 => \in_reg[58]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(64)
    );
\in[64]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in[64]_i_2__0_n_0\,
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[64]_i_3__0_n_0\,
      I3 => \in[83]_i_5__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(64)
    );
\in[64]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \in_reg[24]_1\(9),
      I4 => Q(1),
      I5 => \in_reg[24]_1\(4),
      O => \in[64]_i_2__0_n_0\
    );
\in[64]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(14),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \in_reg[24]_1\(23),
      I4 => Q(4),
      I5 => \in_reg[24]_1\(19),
      O => \in[64]_i_3__0_n_0\
    );
\in[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in_reg[65]_0\,
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[65]_1\,
      I3 => \in_reg[58]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(65)
    );
\in[65]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in[65]_i_2__0_n_0\,
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[65]_i_3__0_n_0\,
      I3 => \in[83]_i_5__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(65)
    );
\in[65]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \in_reg[24]_1\(10),
      I4 => Q(1),
      I5 => \in_reg[24]_1\(5),
      O => \in[65]_i_2__0_n_0\
    );
\in[65]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(15),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \in_reg[24]_1\(23),
      I4 => Q(4),
      I5 => \in_reg[24]_1\(20),
      O => \in[65]_i_3__0_n_0\
    );
\in[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in_reg[66]_0\,
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[66]_1\,
      I3 => \in_reg[58]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(66)
    );
\in[66]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in[66]_i_2__0_n_0\,
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[66]_i_3__0_n_0\,
      I3 => \in[83]_i_5__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(66)
    );
\in[66]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \in_reg[24]_1\(11),
      I4 => Q(1),
      I5 => \in_reg[24]_1\(6),
      O => \in[66]_i_2__0_n_0\
    );
\in[66]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(16),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \in_reg[24]_1\(23),
      I4 => Q(4),
      I5 => \in_reg[24]_1\(21),
      O => \in[66]_i_3__0_n_0\
    );
\in[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in_reg[67]_0\,
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[67]_1\,
      I3 => \in_reg[58]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(67)
    );
\in[67]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in[67]_i_2__0_n_0\,
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[67]_i_3__0_n_0\,
      I3 => \in[83]_i_5__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(67)
    );
\in[67]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \in_reg[24]_1\(12),
      I4 => Q(1),
      I5 => \in_reg[24]_1\(7),
      O => \in[67]_i_2__0_n_0\
    );
\in[67]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(17),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \in_reg[24]_1\(23),
      I4 => Q(4),
      I5 => \in_reg[24]_1\(22),
      O => \in[67]_i_3__0_n_0\
    );
\in[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in_reg[68]_0\,
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[68]_1\,
      I3 => \in_reg[58]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(68)
    );
\in[68]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in[68]_i_2__0_n_0\,
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[68]_i_3__0_n_0\,
      I3 => \in[83]_i_5__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(68)
    );
\in[68]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \in_reg[24]_1\(13),
      I4 => Q(1),
      I5 => \in_reg[24]_1\(8),
      O => \in[68]_i_2__0_n_0\
    );
\in[68]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF88F888"
    )
        port map (
      I0 => \in_reg[24]_1\(18),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \in_reg[24]_1\(23),
      I4 => Q(4),
      O => \in[68]_i_3__0_n_0\
    );
\in[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in_reg[69]_0\,
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[69]_1\,
      I3 => \in_reg[58]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(69)
    );
\in[69]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in[69]_i_2__0_n_0\,
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[69]_i_3__0_n_0\,
      I3 => \in[83]_i_5__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(69)
    );
\in[69]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \in_reg[24]_1\(14),
      I4 => Q(1),
      I5 => \in_reg[24]_1\(9),
      O => \in[69]_i_2__0_n_0\
    );
\in[69]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF88F888"
    )
        port map (
      I0 => \in_reg[24]_1\(19),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \in_reg[24]_1\(23),
      I4 => Q(4),
      O => \in[69]_i_3__0_n_0\
    );
\in[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFC000"
    )
        port map (
      I0 => Q(0),
      I1 => P(1),
      I2 => Q(12),
      I3 => in_n_0,
      I4 => P(6),
      O => D(6)
    );
\in[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFC000"
    )
        port map (
      I0 => Q(0),
      I1 => \in_reg[24]_1\(1),
      I2 => Q(12),
      I3 => in_n_0,
      I4 => \in_reg[24]_1\(6),
      O => \^in\(6)
    );
\in[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in_reg[70]_0\,
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[70]_1\,
      I3 => \in_reg[58]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(70)
    );
\in[70]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in[70]_i_2__0_n_0\,
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[70]_i_3__0_n_0\,
      I3 => \in[83]_i_5__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(70)
    );
\in[70]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \in_reg[24]_1\(15),
      I4 => Q(1),
      I5 => \in_reg[24]_1\(10),
      O => \in[70]_i_2__0_n_0\
    );
\in[70]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF88F888"
    )
        port map (
      I0 => \in_reg[24]_1\(20),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \in_reg[24]_1\(23),
      I4 => Q(4),
      O => \in[70]_i_3__0_n_0\
    );
\in[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in_reg[71]_0\,
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[71]_1\,
      I3 => \in_reg[58]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(71)
    );
\in[71]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in[71]_i_2__0_n_0\,
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[71]_i_3__0_n_0\,
      I3 => \in[83]_i_5__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(71)
    );
\in[71]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \in_reg[24]_1\(16),
      I4 => Q(1),
      I5 => \in_reg[24]_1\(11),
      O => \in[71]_i_2__0_n_0\
    );
\in[71]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF88F888"
    )
        port map (
      I0 => \in_reg[24]_1\(21),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \in_reg[24]_1\(23),
      I4 => Q(4),
      O => \in[71]_i_3__0_n_0\
    );
\in[72]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in_reg[72]_0\,
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[72]_1\,
      I3 => \in_reg[58]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(72)
    );
\in[72]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in[72]_i_2__0_n_0\,
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[72]_i_3__0_n_0\,
      I3 => \in[83]_i_5__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(72)
    );
\in[72]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \in_reg[24]_1\(17),
      I4 => Q(1),
      I5 => \in_reg[24]_1\(12),
      O => \in[72]_i_2__0_n_0\
    );
\in[72]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF88F888"
    )
        port map (
      I0 => \in_reg[24]_1\(22),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \in_reg[24]_1\(23),
      I4 => Q(4),
      O => \in[72]_i_3__0_n_0\
    );
\in[73]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in_reg[73]_0\,
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[73]_1\,
      I3 => \in_reg[58]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(73)
    );
\in[73]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in[73]_i_2__0_n_0\,
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[83]_i_4__0_n_0\,
      I3 => \in[83]_i_5__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(73)
    );
\in[73]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \in_reg[24]_1\(18),
      I4 => Q(1),
      I5 => \in_reg[24]_1\(13),
      O => \in[73]_i_2__0_n_0\
    );
\in[74]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in_reg[74]_0\,
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[73]_1\,
      I3 => \in_reg[58]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(74)
    );
\in[74]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in[74]_i_2__0_n_0\,
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[83]_i_4__0_n_0\,
      I3 => \in[83]_i_5__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(74)
    );
\in[74]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \in_reg[24]_1\(19),
      I4 => Q(1),
      I5 => \in_reg[24]_1\(14),
      O => \in[74]_i_2__0_n_0\
    );
\in[75]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in_reg[75]_0\,
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[73]_1\,
      I3 => \in_reg[58]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(75)
    );
\in[75]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in[75]_i_2__0_n_0\,
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[83]_i_4__0_n_0\,
      I3 => \in[83]_i_5__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(75)
    );
\in[75]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \in_reg[24]_1\(20),
      I4 => Q(1),
      I5 => \in_reg[24]_1\(15),
      O => \in[75]_i_2__0_n_0\
    );
\in[76]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in_reg[76]_0\,
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[73]_1\,
      I3 => \in_reg[58]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(76)
    );
\in[76]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in[76]_i_2__0_n_0\,
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[83]_i_4__0_n_0\,
      I3 => \in[83]_i_5__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(76)
    );
\in[76]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \in_reg[24]_1\(21),
      I4 => Q(1),
      I5 => \in_reg[24]_1\(16),
      O => \in[76]_i_2__0_n_0\
    );
\in[77]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in_reg[77]_0\,
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[73]_1\,
      I3 => \in_reg[58]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(77)
    );
\in[77]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in[77]_i_2__0_n_0\,
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[83]_i_4__0_n_0\,
      I3 => \in[83]_i_5__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(77)
    );
\in[77]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \in_reg[24]_1\(23),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \in_reg[24]_1\(22),
      I4 => Q(1),
      I5 => \in_reg[24]_1\(17),
      O => \in[77]_i_2__0_n_0\
    );
\in[78]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in_reg[78]_0\,
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[73]_1\,
      I3 => \in_reg[58]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(78)
    );
\in[78]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in[78]_i_2__0_n_0\,
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[83]_i_4__0_n_0\,
      I3 => \in[83]_i_5__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(78)
    );
\in[78]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => \in_reg[24]_1\(23),
      I3 => Q(1),
      I4 => \in_reg[24]_1\(18),
      O => \in[78]_i_2__0_n_0\
    );
\in[79]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in_reg[79]_0\,
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[73]_1\,
      I3 => \in_reg[58]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(79)
    );
\in[79]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in[79]_i_2__0_n_0\,
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[83]_i_4__0_n_0\,
      I3 => \in[83]_i_5__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(79)
    );
\in[79]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => \in_reg[24]_1\(23),
      I3 => Q(1),
      I4 => \in_reg[24]_1\(19),
      O => \in[79]_i_2__0_n_0\
    );
\in[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFC000"
    )
        port map (
      I0 => Q(0),
      I1 => P(2),
      I2 => Q(12),
      I3 => in_n_0,
      I4 => P(7),
      O => D(7)
    );
\in[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFC000"
    )
        port map (
      I0 => Q(0),
      I1 => \in_reg[24]_1\(2),
      I2 => Q(12),
      I3 => in_n_0,
      I4 => \in_reg[24]_1\(7),
      O => \^in\(7)
    );
\in[80]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in_reg[80]_0\,
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[73]_1\,
      I3 => \in_reg[58]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(80)
    );
\in[80]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in[80]_i_2__0_n_0\,
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[83]_i_4__0_n_0\,
      I3 => \in[83]_i_5__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(80)
    );
\in[80]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => \in_reg[24]_1\(23),
      I3 => Q(1),
      I4 => \in_reg[24]_1\(20),
      O => \in[80]_i_2__0_n_0\
    );
\in[81]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in_reg[81]_0\,
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[73]_1\,
      I3 => \in_reg[58]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(81)
    );
\in[81]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in[81]_i_2__0_n_0\,
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[83]_i_4__0_n_0\,
      I3 => \in[83]_i_5__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(81)
    );
\in[81]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => \in_reg[24]_1\(23),
      I3 => Q(1),
      I4 => \in_reg[24]_1\(21),
      O => \in[81]_i_2__0_n_0\
    );
\in[82]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in_reg[82]_0\,
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[73]_1\,
      I3 => \in_reg[58]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(82)
    );
\in[82]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in[82]_i_2__0_n_0\,
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[83]_i_4__0_n_0\,
      I3 => \in[83]_i_5__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(82)
    );
\in[82]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => \in_reg[24]_1\(23),
      I3 => Q(1),
      I4 => \in_reg[24]_1\(22),
      O => \in[82]_i_2__0_n_0\
    );
\in[83]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in_reg[83]_0\,
      I1 => \in_reg[43]_0\,
      I2 => \in_reg[73]_1\,
      I3 => \in_reg[58]_2\,
      I4 => in_n_0,
      I5 => P(23),
      O => D(83)
    );
\in[83]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \in[83]_i_2__0_n_0\,
      I1 => \in[83]_i_3__0_n_0\,
      I2 => \in[83]_i_4__0_n_0\,
      I3 => \in[83]_i_5__0_n_0\,
      I4 => in_n_0,
      I5 => \in_reg[24]_1\(23),
      O => \^in\(83)
    );
\in[83]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E0"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => \in_reg[24]_1\(23),
      I3 => Q(1),
      O => \in[83]_i_2__0_n_0\
    );
\in[83]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => Q(9),
      I3 => \in_reg[24]_1\(23),
      I4 => Q(12),
      O => \in[83]_i_3__0_n_0\
    );
\in[83]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => \in_reg[24]_1\(23),
      I3 => Q(4),
      O => \in[83]_i_4__0_n_0\
    );
\in[83]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E0"
    )
        port map (
      I0 => Q(6),
      I1 => Q(8),
      I2 => \in_reg[24]_1\(23),
      I3 => Q(7),
      O => \in[83]_i_5__0_n_0\
    );
\in[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFC000"
    )
        port map (
      I0 => Q(0),
      I1 => P(3),
      I2 => Q(12),
      I3 => in_n_0,
      I4 => P(8),
      O => D(8)
    );
\in[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFC000"
    )
        port map (
      I0 => Q(0),
      I1 => \in_reg[24]_1\(3),
      I2 => Q(12),
      I3 => in_n_0,
      I4 => \in_reg[24]_1\(8),
      O => \^in\(8)
    );
\in[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFC000"
    )
        port map (
      I0 => Q(0),
      I1 => P(4),
      I2 => Q(12),
      I3 => in_n_0,
      I4 => P(9),
      O => D(9)
    );
\in[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFC000"
    )
        port map (
      I0 => Q(0),
      I1 => \in_reg[24]_1\(4),
      I2 => Q(12),
      I3 => in_n_0,
      I4 => \in_reg[24]_1\(9),
      O => \^in\(9)
    );
in_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      O => in_i_1_n_0
    );
in_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      O => in_i_2_n_0
    );
in_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      O => in_i_3_n_0
    );
in_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      O => in_i_4_n_0
    );
in_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      I2 => Q(10),
      I3 => Q(11),
      I4 => Q(12),
      O => in_i_5_n_0
    );
in_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      I2 => Q(10),
      I3 => Q(11),
      I4 => Q(12),
      O => in_i_6_n_0
    );
\in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(0),
      Q => \in_reg_n_0_[0]\,
      R => \^cic_reset\
    );
\in_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(10),
      Q => \in_reg_n_0_[10]\,
      R => \^cic_reset\
    );
\in_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(11),
      Q => \in_reg_n_0_[11]\,
      R => \^cic_reset\
    );
\in_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(12),
      Q => \in_reg_n_0_[12]\,
      R => \^cic_reset\
    );
\in_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(13),
      Q => \in_reg_n_0_[13]\,
      R => \^cic_reset\
    );
\in_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(14),
      Q => \in_reg_n_0_[14]\,
      R => \^cic_reset\
    );
\in_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(15),
      Q => \in_reg_n_0_[15]\,
      R => \^cic_reset\
    );
\in_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(16),
      Q => \in_reg_n_0_[16]\,
      R => \^cic_reset\
    );
\in_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(17),
      Q => \in_reg_n_0_[17]\,
      R => \^cic_reset\
    );
\in_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(18),
      Q => \in_reg_n_0_[18]\,
      R => \^cic_reset\
    );
\in_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(19),
      Q => \in_reg_n_0_[19]\,
      R => \^cic_reset\
    );
\in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(1),
      Q => \in_reg_n_0_[1]\,
      R => \^cic_reset\
    );
\in_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(20),
      Q => \in_reg_n_0_[20]\,
      R => \^cic_reset\
    );
\in_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(21),
      Q => \in_reg_n_0_[21]\,
      R => \^cic_reset\
    );
\in_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(22),
      Q => \in_reg_n_0_[22]\,
      R => \^cic_reset\
    );
\in_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(23),
      Q => \in_reg_n_0_[23]\,
      R => \^cic_reset\
    );
\in_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(24),
      Q => \in_reg_n_0_[24]\,
      R => \^cic_reset\
    );
\in_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(25),
      Q => \in_reg_n_0_[25]\,
      R => \^cic_reset\
    );
\in_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(26),
      Q => \in_reg_n_0_[26]\,
      R => \^cic_reset\
    );
\in_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(27),
      Q => \in_reg_n_0_[27]\,
      R => \^cic_reset\
    );
\in_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(28),
      Q => \in_reg_n_0_[28]\,
      R => \^cic_reset\
    );
\in_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(29),
      Q => \in_reg_n_0_[29]\,
      R => \^cic_reset\
    );
\in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(2),
      Q => \in_reg_n_0_[2]\,
      R => \^cic_reset\
    );
\in_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(30),
      Q => \in_reg_n_0_[30]\,
      R => \^cic_reset\
    );
\in_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(31),
      Q => \in_reg_n_0_[31]\,
      R => \^cic_reset\
    );
\in_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(32),
      Q => \in_reg_n_0_[32]\,
      R => \^cic_reset\
    );
\in_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(33),
      Q => \in_reg_n_0_[33]\,
      R => \^cic_reset\
    );
\in_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(34),
      Q => \in_reg_n_0_[34]\,
      R => \^cic_reset\
    );
\in_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(35),
      Q => \in_reg_n_0_[35]\,
      R => \^cic_reset\
    );
\in_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(36),
      Q => \in_reg_n_0_[36]\,
      R => \^cic_reset\
    );
\in_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(37),
      Q => \in_reg_n_0_[37]\,
      R => \^cic_reset\
    );
\in_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(38),
      Q => \in_reg_n_0_[38]\,
      R => \^cic_reset\
    );
\in_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(39),
      Q => \in_reg_n_0_[39]\,
      R => \^cic_reset\
    );
\in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(3),
      Q => \in_reg_n_0_[3]\,
      R => \^cic_reset\
    );
\in_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(40),
      Q => \in_reg_n_0_[40]\,
      R => \^cic_reset\
    );
\in_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(41),
      Q => \in_reg_n_0_[41]\,
      R => \^cic_reset\
    );
\in_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(42),
      Q => \in_reg_n_0_[42]\,
      R => \^cic_reset\
    );
\in_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(43),
      Q => \in_reg_n_0_[43]\,
      R => \^cic_reset\
    );
\in_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(44),
      Q => \in_reg_n_0_[44]\,
      R => \^cic_reset\
    );
\in_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(45),
      Q => \in_reg_n_0_[45]\,
      R => \^cic_reset\
    );
\in_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(46),
      Q => \in_reg_n_0_[46]\,
      R => \^cic_reset\
    );
\in_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(47),
      Q => \in_reg_n_0_[47]\,
      R => \^cic_reset\
    );
\in_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(48),
      Q => \in_reg_n_0_[48]\,
      R => \^cic_reset\
    );
\in_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(49),
      Q => \in_reg_n_0_[49]\,
      R => \^cic_reset\
    );
\in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(4),
      Q => \in_reg_n_0_[4]\,
      R => \^cic_reset\
    );
\in_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(50),
      Q => \in_reg_n_0_[50]\,
      R => \^cic_reset\
    );
\in_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(51),
      Q => \in_reg_n_0_[51]\,
      R => \^cic_reset\
    );
\in_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(52),
      Q => \in_reg_n_0_[52]\,
      R => \^cic_reset\
    );
\in_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(53),
      Q => \in_reg_n_0_[53]\,
      R => \^cic_reset\
    );
\in_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(54),
      Q => \in_reg_n_0_[54]\,
      R => \^cic_reset\
    );
\in_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(55),
      Q => \in_reg_n_0_[55]\,
      R => \^cic_reset\
    );
\in_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(56),
      Q => \in_reg_n_0_[56]\,
      R => \^cic_reset\
    );
\in_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(57),
      Q => \in_reg_n_0_[57]\,
      R => \^cic_reset\
    );
\in_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(58),
      Q => \in_reg_n_0_[58]\,
      R => \^cic_reset\
    );
\in_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(59),
      Q => \in_reg_n_0_[59]\,
      R => \^cic_reset\
    );
\in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(5),
      Q => \in_reg_n_0_[5]\,
      R => \^cic_reset\
    );
\in_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(60),
      Q => \in_reg_n_0_[60]\,
      R => \^cic_reset\
    );
\in_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(61),
      Q => \in_reg_n_0_[61]\,
      R => \^cic_reset\
    );
\in_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(62),
      Q => \in_reg_n_0_[62]\,
      R => \^cic_reset\
    );
\in_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(63),
      Q => \in_reg_n_0_[63]\,
      R => \^cic_reset\
    );
\in_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(64),
      Q => \in_reg_n_0_[64]\,
      R => \^cic_reset\
    );
\in_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(65),
      Q => \in_reg_n_0_[65]\,
      R => \^cic_reset\
    );
\in_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(66),
      Q => \in_reg_n_0_[66]\,
      R => \^cic_reset\
    );
\in_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(67),
      Q => \in_reg_n_0_[67]\,
      R => \^cic_reset\
    );
\in_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(68),
      Q => \in_reg_n_0_[68]\,
      R => \^cic_reset\
    );
\in_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(69),
      Q => \in_reg_n_0_[69]\,
      R => \^cic_reset\
    );
\in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(6),
      Q => \in_reg_n_0_[6]\,
      R => \^cic_reset\
    );
\in_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(70),
      Q => \in_reg_n_0_[70]\,
      R => \^cic_reset\
    );
\in_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(71),
      Q => \in_reg_n_0_[71]\,
      R => \^cic_reset\
    );
\in_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(72),
      Q => \in_reg_n_0_[72]\,
      R => \^cic_reset\
    );
\in_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(73),
      Q => \in_reg_n_0_[73]\,
      R => \^cic_reset\
    );
\in_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(74),
      Q => \in_reg_n_0_[74]\,
      R => \^cic_reset\
    );
\in_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(75),
      Q => \in_reg_n_0_[75]\,
      R => \^cic_reset\
    );
\in_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(76),
      Q => \in_reg_n_0_[76]\,
      R => \^cic_reset\
    );
\in_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(77),
      Q => \in_reg_n_0_[77]\,
      R => \^cic_reset\
    );
\in_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(78),
      Q => \in_reg_n_0_[78]\,
      R => \^cic_reset\
    );
\in_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(79),
      Q => \in_reg_n_0_[79]\,
      R => \^cic_reset\
    );
\in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(7),
      Q => \in_reg_n_0_[7]\,
      R => \^cic_reset\
    );
\in_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(80),
      Q => \in_reg_n_0_[80]\,
      R => \^cic_reset\
    );
\in_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(81),
      Q => \in_reg_n_0_[81]\,
      R => \^cic_reset\
    );
\in_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(82),
      Q => \in_reg_n_0_[82]\,
      R => \^cic_reset\
    );
\in_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(83),
      Q => \in_reg_n_0_[83]\,
      R => \^cic_reset\
    );
\in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(8),
      Q => \in_reg_n_0_[8]\,
      R => \^cic_reset\
    );
\in_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \^in\(9),
      Q => \in_reg_n_0_[9]\,
      R => \^cic_reset\
    );
\out_data[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \out_data[15]_i_4_n_0\,
      I1 => \out_data[15]_i_5_n_0\,
      I2 => Q(6),
      I3 => Q(5),
      I4 => Q(8),
      I5 => Q(7),
      O => \^cic_decim_reg[6]\
    );
\out_data[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(1),
      I4 => Q(2),
      O => \out_data[15]_i_4_n_0\
    );
\out_data[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(10),
      I1 => Q(9),
      I2 => Q(12),
      I3 => Q(11),
      O => \out_data[15]_i_5_n_0\
    );
\out_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => out_strobe_reg_n_0,
      D => \wf1.cic_comb5_inst_n_15\,
      Q => wf_axis_tdata(0),
      R => '0'
    );
\out_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => out_strobe_reg_n_0,
      D => \wf1.cic_comb5_inst_n_5\,
      Q => wf_axis_tdata(10),
      R => '0'
    );
\out_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => out_strobe_reg_n_0,
      D => \wf1.cic_comb5_inst_n_4\,
      Q => wf_axis_tdata(11),
      R => '0'
    );
\out_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => out_strobe_reg_n_0,
      D => \wf1.cic_comb5_inst_n_3\,
      Q => wf_axis_tdata(12),
      R => '0'
    );
\out_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => out_strobe_reg_n_0,
      D => \wf1.cic_comb5_inst_n_2\,
      Q => wf_axis_tdata(13),
      R => '0'
    );
\out_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => out_strobe_reg_n_0,
      D => \wf1.cic_comb5_inst_n_1\,
      Q => wf_axis_tdata(14),
      R => '0'
    );
\out_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => out_strobe_reg_n_0,
      D => \wf1.cic_comb5_inst_n_0\,
      Q => wf_axis_tdata(15),
      R => '0'
    );
\out_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => out_strobe_reg_n_0,
      D => \wf1.cic_comb5_inst_n_14\,
      Q => wf_axis_tdata(1),
      R => '0'
    );
\out_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => out_strobe_reg_n_0,
      D => \wf1.cic_comb5_inst_n_13\,
      Q => wf_axis_tdata(2),
      R => '0'
    );
\out_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => out_strobe_reg_n_0,
      D => \wf1.cic_comb5_inst_n_12\,
      Q => wf_axis_tdata(3),
      R => '0'
    );
\out_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => out_strobe_reg_n_0,
      D => \wf1.cic_comb5_inst_n_11\,
      Q => wf_axis_tdata(4),
      R => '0'
    );
\out_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => out_strobe_reg_n_0,
      D => \wf1.cic_comb5_inst_n_10\,
      Q => wf_axis_tdata(5),
      R => '0'
    );
\out_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => out_strobe_reg_n_0,
      D => \wf1.cic_comb5_inst_n_9\,
      Q => wf_axis_tdata(6),
      R => '0'
    );
\out_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => out_strobe_reg_n_0,
      D => \wf1.cic_comb5_inst_n_8\,
      Q => wf_axis_tdata(7),
      R => '0'
    );
\out_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => out_strobe_reg_n_0,
      D => \wf1.cic_comb5_inst_n_7\,
      Q => wf_axis_tdata(8),
      R => '0'
    );
\out_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => out_strobe_reg_n_0,
      D => \wf1.cic_comb5_inst_n_6\,
      Q => wf_axis_tdata(9),
      R => '0'
    );
out_strobe_reg: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => \sample_no0_carry__2_n_0\,
      Q => out_strobe_reg_n_0,
      R => '0'
    );
sample_no0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sample_no0_carry_n_0,
      CO(2) => sample_no0_carry_n_1,
      CO(1) => sample_no0_carry_n_2,
      CO(0) => sample_no0_carry_n_3,
      CYINIT => '1',
      DI(3) => \sample_no0_carry_i_1__0_n_0\,
      DI(2) => \sample_no0_carry_i_2__0_n_0\,
      DI(1) => \sample_no0_carry_i_3__0_n_0\,
      DI(0) => \sample_no0_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_sample_no0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \sample_no0_carry_i_5__0_n_0\,
      S(2) => \sample_no0_carry_i_6__0_n_0\,
      S(1) => \sample_no0_carry_i_7__0_n_0\,
      S(0) => \sample_no0_carry_i_8__0_n_0\
    );
\sample_no0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sample_no0_carry_n_0,
      CO(3) => \sample_no0_carry__0_n_0\,
      CO(2) => \sample_no0_carry__0_n_1\,
      CO(1) => \sample_no0_carry__0_n_2\,
      CO(0) => \sample_no0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sample_no0_carry__0_i_1__0_n_0\,
      DI(1) => \sample_no0_carry__0_i_2__0_n_0\,
      DI(0) => \sample_no0_carry__0_i_3__0_n_0\,
      O(3 downto 0) => \NLW_sample_no0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \sample_no0_carry__0_i_4__0_n_3\,
      S(2) => \sample_no0_carry__0_i_5__0_n_0\,
      S(1) => \sample_no0_carry__0_i_6__0_n_0\,
      S(0) => \sample_no0_carry__0_i_7__0_n_0\
    );
\sample_no0_carry__0_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(11),
      O => \sample_no0_carry__0_i_10_n_0\
    );
\sample_no0_carry__0_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      O => \sample_no0_carry__0_i_11_n_0\
    );
\sample_no0_carry__0_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(9),
      O => \sample_no0_carry__0_i_12_n_0\
    );
\sample_no0_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sample_no1(12),
      I1 => sample_no_reg(12),
      I2 => \sample_no0_carry__0_i_4__0_n_3\,
      O => \sample_no0_carry__0_i_1__0_n_0\
    );
\sample_no0_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sample_no_reg(10),
      I1 => sample_no1(10),
      I2 => sample_no1(11),
      I3 => sample_no_reg(11),
      O => \sample_no0_carry__0_i_2__0_n_0\
    );
\sample_no0_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sample_no_reg(8),
      I1 => sample_no1(8),
      I2 => sample_no1(9),
      I3 => sample_no_reg(9),
      O => \sample_no0_carry__0_i_3__0_n_0\
    );
\sample_no0_carry__0_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_no0_carry__0_i_8_n_0\,
      CO(3 downto 1) => \NLW_sample_no0_carry__0_i_4__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sample_no0_carry__0_i_4__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sample_no0_carry__0_i_4__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sample_no0_carry__0_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => sample_no_reg(12),
      I1 => sample_no1(12),
      I2 => \sample_no0_carry__0_i_4__0_n_3\,
      O => \sample_no0_carry__0_i_5__0_n_0\
    );
\sample_no0_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sample_no_reg(10),
      I1 => sample_no1(10),
      I2 => sample_no_reg(11),
      I3 => sample_no1(11),
      O => \sample_no0_carry__0_i_6__0_n_0\
    );
\sample_no0_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sample_no_reg(8),
      I1 => sample_no1(8),
      I2 => sample_no_reg(9),
      I3 => sample_no1(9),
      O => \sample_no0_carry__0_i_7__0_n_0\
    );
\sample_no0_carry__0_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => sample_no0_carry_i_9_n_0,
      CO(3) => \sample_no0_carry__0_i_8_n_0\,
      CO(2) => \sample_no0_carry__0_i_8_n_1\,
      CO(1) => \sample_no0_carry__0_i_8_n_2\,
      CO(0) => \sample_no0_carry__0_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(12 downto 9),
      O(3 downto 0) => sample_no1(12 downto 9),
      S(3) => \sample_no0_carry__0_i_9_n_0\,
      S(2) => \sample_no0_carry__0_i_10_n_0\,
      S(1) => \sample_no0_carry__0_i_11_n_0\,
      S(0) => \sample_no0_carry__0_i_12_n_0\
    );
\sample_no0_carry__0_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      O => \sample_no0_carry__0_i_9_n_0\
    );
\sample_no0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_no0_carry__0_n_0\,
      CO(3) => \sample_no0_carry__1_n_0\,
      CO(2) => \sample_no0_carry__1_n_1\,
      CO(1) => \sample_no0_carry__1_n_2\,
      CO(0) => \sample_no0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sample_no0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \sample_no0_carry__0_i_4__0_n_3\,
      S(2) => \sample_no0_carry__0_i_4__0_n_3\,
      S(1) => \sample_no0_carry__0_i_4__0_n_3\,
      S(0) => \sample_no0_carry__0_i_4__0_n_3\
    );
\sample_no0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_no0_carry__1_n_0\,
      CO(3) => \sample_no0_carry__2_n_0\,
      CO(2) => \sample_no0_carry__2_n_1\,
      CO(1) => \sample_no0_carry__2_n_2\,
      CO(0) => \sample_no0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sample_no0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \sample_no0_carry__0_i_4__0_n_3\,
      S(2) => \sample_no0_carry__0_i_4__0_n_3\,
      S(1) => \sample_no0_carry__0_i_4__0_n_3\,
      S(0) => \sample_no0_carry__0_i_4__0_n_3\
    );
sample_no0_carry_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sample_no0_carry_i_10_n_0,
      CO(2) => sample_no0_carry_i_10_n_1,
      CO(1) => sample_no0_carry_i_10_n_2,
      CO(0) => sample_no0_carry_i_10_n_3,
      CYINIT => Q(0),
      DI(3 downto 0) => Q(4 downto 1),
      O(3 downto 1) => sample_no1(4 downto 2),
      O(0) => NLW_sample_no0_carry_i_10_O_UNCONNECTED(0),
      S(3) => sample_no0_carry_i_15_n_0,
      S(2) => sample_no0_carry_i_16_n_0,
      S(1) => sample_no0_carry_i_17_n_0,
      S(0) => sample_no0_carry_i_18_n_0
    );
sample_no0_carry_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      O => sample_no0_carry_i_11_n_0
    );
sample_no0_carry_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      O => sample_no0_carry_i_12_n_0
    );
sample_no0_carry_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => sample_no0_carry_i_13_n_0
    );
sample_no0_carry_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => sample_no0_carry_i_14_n_0
    );
sample_no0_carry_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => sample_no0_carry_i_15_n_0
    );
sample_no0_carry_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      O => sample_no0_carry_i_16_n_0
    );
sample_no0_carry_i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      O => sample_no0_carry_i_17_n_0
    );
sample_no0_carry_i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => sample_no0_carry_i_18_n_0
    );
\sample_no0_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sample_no_reg(6),
      I1 => sample_no1(6),
      I2 => sample_no1(7),
      I3 => sample_no_reg(7),
      O => \sample_no0_carry_i_1__0_n_0\
    );
\sample_no0_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sample_no_reg(4),
      I1 => sample_no1(4),
      I2 => sample_no1(5),
      I3 => sample_no_reg(5),
      O => \sample_no0_carry_i_2__0_n_0\
    );
\sample_no0_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sample_no_reg(2),
      I1 => sample_no1(2),
      I2 => sample_no1(3),
      I3 => sample_no_reg(3),
      O => \sample_no0_carry_i_3__0_n_0\
    );
\sample_no0_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => Q(0),
      I1 => sample_no_reg(0),
      I2 => O(0),
      I3 => sample_no_reg(1),
      O => \sample_no0_carry_i_4__0_n_0\
    );
\sample_no0_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sample_no_reg(6),
      I1 => sample_no1(6),
      I2 => sample_no_reg(7),
      I3 => sample_no1(7),
      O => \sample_no0_carry_i_5__0_n_0\
    );
\sample_no0_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sample_no_reg(4),
      I1 => sample_no1(4),
      I2 => sample_no_reg(5),
      I3 => sample_no1(5),
      O => \sample_no0_carry_i_6__0_n_0\
    );
\sample_no0_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sample_no_reg(2),
      I1 => sample_no1(2),
      I2 => sample_no_reg(3),
      I3 => sample_no1(3),
      O => \sample_no0_carry_i_7__0_n_0\
    );
\sample_no0_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => sample_no_reg(0),
      I1 => Q(0),
      I2 => sample_no_reg(1),
      I3 => O(0),
      O => \sample_no0_carry_i_8__0_n_0\
    );
sample_no0_carry_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => sample_no0_carry_i_10_n_0,
      CO(3) => sample_no0_carry_i_9_n_0,
      CO(2) => sample_no0_carry_i_9_n_1,
      CO(1) => sample_no0_carry_i_9_n_2,
      CO(0) => sample_no0_carry_i_9_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(8 downto 5),
      O(3 downto 0) => sample_no1(8 downto 5),
      S(3) => sample_no0_carry_i_11_n_0,
      S(2) => sample_no0_carry_i_12_n_0,
      S(1) => sample_no0_carry_i_13_n_0,
      S(0) => sample_no0_carry_i_14_n_0
    );
\sample_no[0]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sample_no_reg(0),
      O => \sample_no[0]_i_2__0_n_0\
    );
\sample_no_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => '1',
      D => \sample_no_reg[0]_i_1__0_n_7\,
      Q => sample_no_reg(0),
      R => \sample_no0_carry__2_n_0\
    );
\sample_no_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sample_no_reg[0]_i_1__0_n_0\,
      CO(2) => \sample_no_reg[0]_i_1__0_n_1\,
      CO(1) => \sample_no_reg[0]_i_1__0_n_2\,
      CO(0) => \sample_no_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \sample_no_reg[0]_i_1__0_n_4\,
      O(2) => \sample_no_reg[0]_i_1__0_n_5\,
      O(1) => \sample_no_reg[0]_i_1__0_n_6\,
      O(0) => \sample_no_reg[0]_i_1__0_n_7\,
      S(3 downto 1) => sample_no_reg(3 downto 1),
      S(0) => \sample_no[0]_i_2__0_n_0\
    );
\sample_no_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => '1',
      D => \sample_no_reg[8]_i_1__0_n_5\,
      Q => sample_no_reg(10),
      R => \sample_no0_carry__2_n_0\
    );
\sample_no_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => '1',
      D => \sample_no_reg[8]_i_1__0_n_4\,
      Q => sample_no_reg(11),
      R => \sample_no0_carry__2_n_0\
    );
\sample_no_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => '1',
      D => \sample_no_reg[12]_i_1__0_n_7\,
      Q => sample_no_reg(12),
      R => \sample_no0_carry__2_n_0\
    );
\sample_no_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_no_reg[8]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_sample_no_reg[12]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sample_no_reg[12]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \sample_no_reg[12]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => sample_no_reg(12)
    );
\sample_no_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => '1',
      D => \sample_no_reg[0]_i_1__0_n_6\,
      Q => sample_no_reg(1),
      R => \sample_no0_carry__2_n_0\
    );
\sample_no_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => '1',
      D => \sample_no_reg[0]_i_1__0_n_5\,
      Q => sample_no_reg(2),
      R => \sample_no0_carry__2_n_0\
    );
\sample_no_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => '1',
      D => \sample_no_reg[0]_i_1__0_n_4\,
      Q => sample_no_reg(3),
      R => \sample_no0_carry__2_n_0\
    );
\sample_no_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => '1',
      D => \sample_no_reg[4]_i_1__0_n_7\,
      Q => sample_no_reg(4),
      R => \sample_no0_carry__2_n_0\
    );
\sample_no_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_no_reg[0]_i_1__0_n_0\,
      CO(3) => \sample_no_reg[4]_i_1__0_n_0\,
      CO(2) => \sample_no_reg[4]_i_1__0_n_1\,
      CO(1) => \sample_no_reg[4]_i_1__0_n_2\,
      CO(0) => \sample_no_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sample_no_reg[4]_i_1__0_n_4\,
      O(2) => \sample_no_reg[4]_i_1__0_n_5\,
      O(1) => \sample_no_reg[4]_i_1__0_n_6\,
      O(0) => \sample_no_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => sample_no_reg(7 downto 4)
    );
\sample_no_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => '1',
      D => \sample_no_reg[4]_i_1__0_n_6\,
      Q => sample_no_reg(5),
      R => \sample_no0_carry__2_n_0\
    );
\sample_no_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => '1',
      D => \sample_no_reg[4]_i_1__0_n_5\,
      Q => sample_no_reg(6),
      R => \sample_no0_carry__2_n_0\
    );
\sample_no_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => '1',
      D => \sample_no_reg[4]_i_1__0_n_4\,
      Q => sample_no_reg(7),
      R => \sample_no0_carry__2_n_0\
    );
\sample_no_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => '1',
      D => \sample_no_reg[8]_i_1__0_n_7\,
      Q => sample_no_reg(8),
      R => \sample_no0_carry__2_n_0\
    );
\sample_no_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sample_no_reg[4]_i_1__0_n_0\,
      CO(3) => \sample_no_reg[8]_i_1__0_n_0\,
      CO(2) => \sample_no_reg[8]_i_1__0_n_1\,
      CO(1) => \sample_no_reg[8]_i_1__0_n_2\,
      CO(0) => \sample_no_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sample_no_reg[8]_i_1__0_n_4\,
      O(2) => \sample_no_reg[8]_i_1__0_n_5\,
      O(1) => \sample_no_reg[8]_i_1__0_n_6\,
      O(0) => \sample_no_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => sample_no_reg(11 downto 8)
    );
\sample_no_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => in_aclk,
      CE => '1',
      D => \sample_no_reg[8]_i_1__0_n_6\,
      Q => sample_no_reg(9),
      R => \sample_no0_carry__2_n_0\
    );
\wf1.cic_comb1_inst\: entity work.design_1_wf_proc_0_1_cic_comb
     port map (
      E(0) => out_strobe_reg_n_0,
      Q(21 downto 0) => \wf1.comb1_data\(22 downto 1),
      S(3) => \wf1.cic_integrator5_inst_n_28\,
      S(2) => \wf1.cic_integrator5_inst_n_29\,
      S(1) => \wf1.cic_integrator5_inst_n_30\,
      S(0) => \wf1.cic_integrator5_inst_n_31\,
      SR(0) => \^cic_reset\,
      in_aclk => in_aclk,
      \out_data_reg[11]_0\(3) => \wf1.cic_integrator5_inst_n_36\,
      \out_data_reg[11]_0\(2) => \wf1.cic_integrator5_inst_n_37\,
      \out_data_reg[11]_0\(1) => \wf1.cic_integrator5_inst_n_38\,
      \out_data_reg[11]_0\(0) => \wf1.cic_integrator5_inst_n_39\,
      \out_data_reg[12]_0\(3) => \wf1.cic_comb1_inst_n_30\,
      \out_data_reg[12]_0\(2) => \wf1.cic_comb1_inst_n_31\,
      \out_data_reg[12]_0\(1) => \wf1.cic_comb1_inst_n_32\,
      \out_data_reg[12]_0\(0) => \wf1.cic_comb1_inst_n_33\,
      \out_data_reg[15]_0\(3) => \wf1.cic_integrator5_inst_n_40\,
      \out_data_reg[15]_0\(2) => \wf1.cic_integrator5_inst_n_41\,
      \out_data_reg[15]_0\(1) => \wf1.cic_integrator5_inst_n_42\,
      \out_data_reg[15]_0\(0) => \wf1.cic_integrator5_inst_n_43\,
      \out_data_reg[16]_0\(3) => \wf1.cic_comb1_inst_n_34\,
      \out_data_reg[16]_0\(2) => \wf1.cic_comb1_inst_n_35\,
      \out_data_reg[16]_0\(1) => \wf1.cic_comb1_inst_n_36\,
      \out_data_reg[16]_0\(0) => \wf1.cic_comb1_inst_n_37\,
      \out_data_reg[19]_0\(3) => \wf1.cic_integrator5_inst_n_44\,
      \out_data_reg[19]_0\(2) => \wf1.cic_integrator5_inst_n_45\,
      \out_data_reg[19]_0\(1) => \wf1.cic_integrator5_inst_n_46\,
      \out_data_reg[19]_0\(0) => \wf1.cic_integrator5_inst_n_47\,
      \out_data_reg[20]_0\(3) => \wf1.cic_comb1_inst_n_38\,
      \out_data_reg[20]_0\(2) => \wf1.cic_comb1_inst_n_39\,
      \out_data_reg[20]_0\(1) => \wf1.cic_comb1_inst_n_40\,
      \out_data_reg[20]_0\(0) => \wf1.cic_comb1_inst_n_41\,
      \out_data_reg[21]_0\(21 downto 0) => prev_data_0(21 downto 0),
      \out_data_reg[22]_0\(1) => \wf1.cic_comb1_inst_n_42\,
      \out_data_reg[22]_0\(0) => \wf1.cic_comb1_inst_n_43\,
      \out_data_reg[22]_1\(2) => \wf1.cic_integrator5_inst_n_48\,
      \out_data_reg[22]_1\(1) => \wf1.cic_integrator5_inst_n_49\,
      \out_data_reg[22]_1\(0) => \wf1.cic_integrator5_inst_n_50\,
      \out_data_reg[4]_0\(3) => \wf1.cic_comb1_inst_n_0\,
      \out_data_reg[4]_0\(2) => \wf1.cic_comb1_inst_n_1\,
      \out_data_reg[4]_0\(1) => \wf1.cic_comb1_inst_n_2\,
      \out_data_reg[4]_0\(0) => \wf1.cic_comb1_inst_n_3\,
      \out_data_reg[7]_0\(3) => \wf1.cic_integrator5_inst_n_32\,
      \out_data_reg[7]_0\(2) => \wf1.cic_integrator5_inst_n_33\,
      \out_data_reg[7]_0\(1) => \wf1.cic_integrator5_inst_n_34\,
      \out_data_reg[7]_0\(0) => \wf1.cic_integrator5_inst_n_35\,
      \out_data_reg[8]_0\(3) => \wf1.cic_comb1_inst_n_26\,
      \out_data_reg[8]_0\(2) => \wf1.cic_comb1_inst_n_27\,
      \out_data_reg[8]_0\(1) => \wf1.cic_comb1_inst_n_28\,
      \out_data_reg[8]_0\(0) => \wf1.cic_comb1_inst_n_29\,
      \prev_data_reg[22]_0\(22 downto 0) => prev_data(22 downto 0),
      \wf1.integrator5_data\(22 downto 0) => \wf1.integrator5_data\(27 downto 5)
    );
\wf1.cic_comb2_inst\: entity work.\design_1_wf_proc_0_1_cic_comb__parameterized0\
     port map (
      D(21 downto 0) => \wf1.comb1_data\(22 downto 1),
      E(0) => out_strobe_reg_n_0,
      Q(20 downto 0) => prev_data_1(20 downto 0),
      S(3) => \wf1.cic_comb2_inst_n_0\,
      S(2) => \wf1.cic_comb2_inst_n_1\,
      S(1) => \wf1.cic_comb2_inst_n_2\,
      S(0) => \wf1.cic_comb2_inst_n_3\,
      SR(0) => \^cic_reset\,
      in_aclk => in_aclk,
      out_data(20 downto 0) => \wf1.comb2_data\(21 downto 1),
      \out_data_reg[11]_0\(3) => \wf1.cic_comb1_inst_n_30\,
      \out_data_reg[11]_0\(2) => \wf1.cic_comb1_inst_n_31\,
      \out_data_reg[11]_0\(1) => \wf1.cic_comb1_inst_n_32\,
      \out_data_reg[11]_0\(0) => \wf1.cic_comb1_inst_n_33\,
      \out_data_reg[12]_0\(3) => \wf1.cic_comb2_inst_n_29\,
      \out_data_reg[12]_0\(2) => \wf1.cic_comb2_inst_n_30\,
      \out_data_reg[12]_0\(1) => \wf1.cic_comb2_inst_n_31\,
      \out_data_reg[12]_0\(0) => \wf1.cic_comb2_inst_n_32\,
      \out_data_reg[15]_0\(3) => \wf1.cic_comb1_inst_n_34\,
      \out_data_reg[15]_0\(2) => \wf1.cic_comb1_inst_n_35\,
      \out_data_reg[15]_0\(1) => \wf1.cic_comb1_inst_n_36\,
      \out_data_reg[15]_0\(0) => \wf1.cic_comb1_inst_n_37\,
      \out_data_reg[16]_0\(3) => \wf1.cic_comb2_inst_n_33\,
      \out_data_reg[16]_0\(2) => \wf1.cic_comb2_inst_n_34\,
      \out_data_reg[16]_0\(1) => \wf1.cic_comb2_inst_n_35\,
      \out_data_reg[16]_0\(0) => \wf1.cic_comb2_inst_n_36\,
      \out_data_reg[19]_0\(3) => \wf1.cic_comb1_inst_n_38\,
      \out_data_reg[19]_0\(2) => \wf1.cic_comb1_inst_n_39\,
      \out_data_reg[19]_0\(1) => \wf1.cic_comb1_inst_n_40\,
      \out_data_reg[19]_0\(0) => \wf1.cic_comb1_inst_n_41\,
      \out_data_reg[20]_0\(3) => \wf1.cic_comb2_inst_n_37\,
      \out_data_reg[20]_0\(2) => \wf1.cic_comb2_inst_n_38\,
      \out_data_reg[20]_0\(1) => \wf1.cic_comb2_inst_n_39\,
      \out_data_reg[20]_0\(0) => \wf1.cic_comb2_inst_n_40\,
      \out_data_reg[21]_0\(0) => \wf1.cic_comb2_inst_n_41\,
      \out_data_reg[21]_1\(1) => \wf1.cic_comb1_inst_n_42\,
      \out_data_reg[21]_1\(0) => \wf1.cic_comb1_inst_n_43\,
      \out_data_reg[3]_0\(3) => \wf1.cic_comb1_inst_n_0\,
      \out_data_reg[3]_0\(2) => \wf1.cic_comb1_inst_n_1\,
      \out_data_reg[3]_0\(1) => \wf1.cic_comb1_inst_n_2\,
      \out_data_reg[3]_0\(0) => \wf1.cic_comb1_inst_n_3\,
      \out_data_reg[7]_0\(3) => \wf1.cic_comb1_inst_n_26\,
      \out_data_reg[7]_0\(2) => \wf1.cic_comb1_inst_n_27\,
      \out_data_reg[7]_0\(1) => \wf1.cic_comb1_inst_n_28\,
      \out_data_reg[7]_0\(0) => \wf1.cic_comb1_inst_n_29\,
      \out_data_reg[8]_0\(3) => \wf1.cic_comb2_inst_n_25\,
      \out_data_reg[8]_0\(2) => \wf1.cic_comb2_inst_n_26\,
      \out_data_reg[8]_0\(1) => \wf1.cic_comb2_inst_n_27\,
      \out_data_reg[8]_0\(0) => \wf1.cic_comb2_inst_n_28\,
      \prev_data_reg[21]_0\(21 downto 0) => prev_data_0(21 downto 0)
    );
\wf1.cic_comb3_inst\: entity work.\design_1_wf_proc_0_1_cic_comb__parameterized1\
     port map (
      D(20 downto 0) => \wf1.comb2_data\(21 downto 1),
      E(0) => out_strobe_reg_n_0,
      Q(19 downto 0) => prev_data_2(19 downto 0),
      S(3) => \wf1.cic_comb3_inst_n_0\,
      S(2) => \wf1.cic_comb3_inst_n_1\,
      S(1) => \wf1.cic_comb3_inst_n_2\,
      S(0) => \wf1.cic_comb3_inst_n_3\,
      SR(0) => \^cic_reset\,
      in_aclk => in_aclk,
      out_data(19 downto 0) => \wf1.comb3_data\(20 downto 1),
      \out_data_reg[11]_0\(3) => \wf1.cic_comb2_inst_n_29\,
      \out_data_reg[11]_0\(2) => \wf1.cic_comb2_inst_n_30\,
      \out_data_reg[11]_0\(1) => \wf1.cic_comb2_inst_n_31\,
      \out_data_reg[11]_0\(0) => \wf1.cic_comb2_inst_n_32\,
      \out_data_reg[12]_0\(3) => \wf1.cic_comb3_inst_n_28\,
      \out_data_reg[12]_0\(2) => \wf1.cic_comb3_inst_n_29\,
      \out_data_reg[12]_0\(1) => \wf1.cic_comb3_inst_n_30\,
      \out_data_reg[12]_0\(0) => \wf1.cic_comb3_inst_n_31\,
      \out_data_reg[15]_0\(3) => \wf1.cic_comb2_inst_n_33\,
      \out_data_reg[15]_0\(2) => \wf1.cic_comb2_inst_n_34\,
      \out_data_reg[15]_0\(1) => \wf1.cic_comb2_inst_n_35\,
      \out_data_reg[15]_0\(0) => \wf1.cic_comb2_inst_n_36\,
      \out_data_reg[16]_0\(3) => \wf1.cic_comb3_inst_n_32\,
      \out_data_reg[16]_0\(2) => \wf1.cic_comb3_inst_n_33\,
      \out_data_reg[16]_0\(1) => \wf1.cic_comb3_inst_n_34\,
      \out_data_reg[16]_0\(0) => \wf1.cic_comb3_inst_n_35\,
      \out_data_reg[19]_0\(3) => \wf1.cic_comb2_inst_n_37\,
      \out_data_reg[19]_0\(2) => \wf1.cic_comb2_inst_n_38\,
      \out_data_reg[19]_0\(1) => \wf1.cic_comb2_inst_n_39\,
      \out_data_reg[19]_0\(0) => \wf1.cic_comb2_inst_n_40\,
      \out_data_reg[20]_0\(3) => \wf1.cic_comb3_inst_n_36\,
      \out_data_reg[20]_0\(2) => \wf1.cic_comb3_inst_n_37\,
      \out_data_reg[20]_0\(1) => \wf1.cic_comb3_inst_n_38\,
      \out_data_reg[20]_0\(0) => \wf1.cic_comb3_inst_n_39\,
      \out_data_reg[20]_1\(0) => \wf1.cic_comb2_inst_n_41\,
      \out_data_reg[3]_0\(3) => \wf1.cic_comb2_inst_n_0\,
      \out_data_reg[3]_0\(2) => \wf1.cic_comb2_inst_n_1\,
      \out_data_reg[3]_0\(1) => \wf1.cic_comb2_inst_n_2\,
      \out_data_reg[3]_0\(0) => \wf1.cic_comb2_inst_n_3\,
      \out_data_reg[7]_0\(3) => \wf1.cic_comb2_inst_n_25\,
      \out_data_reg[7]_0\(2) => \wf1.cic_comb2_inst_n_26\,
      \out_data_reg[7]_0\(1) => \wf1.cic_comb2_inst_n_27\,
      \out_data_reg[7]_0\(0) => \wf1.cic_comb2_inst_n_28\,
      \out_data_reg[8]_0\(3) => \wf1.cic_comb3_inst_n_24\,
      \out_data_reg[8]_0\(2) => \wf1.cic_comb3_inst_n_25\,
      \out_data_reg[8]_0\(1) => \wf1.cic_comb3_inst_n_26\,
      \out_data_reg[8]_0\(0) => \wf1.cic_comb3_inst_n_27\,
      \prev_data_reg[20]_0\(20 downto 0) => prev_data_1(20 downto 0)
    );
\wf1.cic_comb4_inst\: entity work.\design_1_wf_proc_0_1_cic_comb__parameterized2\
     port map (
      D(19 downto 0) => \wf1.comb3_data\(20 downto 1),
      E(0) => out_strobe_reg_n_0,
      Q(19 downto 0) => prev_data_3(19 downto 0),
      S(3) => \wf1.cic_comb4_inst_n_0\,
      S(2) => \wf1.cic_comb4_inst_n_1\,
      S(1) => \wf1.cic_comb4_inst_n_2\,
      S(0) => \wf1.cic_comb4_inst_n_3\,
      SR(0) => \^cic_reset\,
      in_aclk => in_aclk,
      out_data(19 downto 0) => \wf1.comb4_data\(19 downto 0),
      \out_data_reg[11]_0\(3) => \wf1.cic_comb4_inst_n_28\,
      \out_data_reg[11]_0\(2) => \wf1.cic_comb4_inst_n_29\,
      \out_data_reg[11]_0\(1) => \wf1.cic_comb4_inst_n_30\,
      \out_data_reg[11]_0\(0) => \wf1.cic_comb4_inst_n_31\,
      \out_data_reg[11]_1\(3) => \wf1.cic_comb3_inst_n_28\,
      \out_data_reg[11]_1\(2) => \wf1.cic_comb3_inst_n_29\,
      \out_data_reg[11]_1\(1) => \wf1.cic_comb3_inst_n_30\,
      \out_data_reg[11]_1\(0) => \wf1.cic_comb3_inst_n_31\,
      \out_data_reg[15]_0\(3) => \wf1.cic_comb4_inst_n_32\,
      \out_data_reg[15]_0\(2) => \wf1.cic_comb4_inst_n_33\,
      \out_data_reg[15]_0\(1) => \wf1.cic_comb4_inst_n_34\,
      \out_data_reg[15]_0\(0) => \wf1.cic_comb4_inst_n_35\,
      \out_data_reg[15]_1\(3) => \wf1.cic_comb3_inst_n_32\,
      \out_data_reg[15]_1\(2) => \wf1.cic_comb3_inst_n_33\,
      \out_data_reg[15]_1\(1) => \wf1.cic_comb3_inst_n_34\,
      \out_data_reg[15]_1\(0) => \wf1.cic_comb3_inst_n_35\,
      \out_data_reg[19]_0\(3) => \wf1.cic_comb4_inst_n_36\,
      \out_data_reg[19]_0\(2) => \wf1.cic_comb4_inst_n_37\,
      \out_data_reg[19]_0\(1) => \wf1.cic_comb4_inst_n_38\,
      \out_data_reg[19]_0\(0) => \wf1.cic_comb4_inst_n_39\,
      \out_data_reg[19]_1\(3) => \wf1.cic_comb3_inst_n_36\,
      \out_data_reg[19]_1\(2) => \wf1.cic_comb3_inst_n_37\,
      \out_data_reg[19]_1\(1) => \wf1.cic_comb3_inst_n_38\,
      \out_data_reg[19]_1\(0) => \wf1.cic_comb3_inst_n_39\,
      \out_data_reg[3]_0\(3) => \wf1.cic_comb3_inst_n_0\,
      \out_data_reg[3]_0\(2) => \wf1.cic_comb3_inst_n_1\,
      \out_data_reg[3]_0\(1) => \wf1.cic_comb3_inst_n_2\,
      \out_data_reg[3]_0\(0) => \wf1.cic_comb3_inst_n_3\,
      \out_data_reg[7]_0\(3) => \wf1.cic_comb4_inst_n_24\,
      \out_data_reg[7]_0\(2) => \wf1.cic_comb4_inst_n_25\,
      \out_data_reg[7]_0\(1) => \wf1.cic_comb4_inst_n_26\,
      \out_data_reg[7]_0\(0) => \wf1.cic_comb4_inst_n_27\,
      \out_data_reg[7]_1\(3) => \wf1.cic_comb3_inst_n_24\,
      \out_data_reg[7]_1\(2) => \wf1.cic_comb3_inst_n_25\,
      \out_data_reg[7]_1\(1) => \wf1.cic_comb3_inst_n_26\,
      \out_data_reg[7]_1\(0) => \wf1.cic_comb3_inst_n_27\,
      \prev_data_reg[19]_0\(19 downto 0) => prev_data_2(19 downto 0)
    );
\wf1.cic_comb5_inst\: entity work.\design_1_wf_proc_0_1_cic_comb__parameterized2_1\
     port map (
      D(15) => \wf1.cic_comb5_inst_n_0\,
      D(14) => \wf1.cic_comb5_inst_n_1\,
      D(13) => \wf1.cic_comb5_inst_n_2\,
      D(12) => \wf1.cic_comb5_inst_n_3\,
      D(11) => \wf1.cic_comb5_inst_n_4\,
      D(10) => \wf1.cic_comb5_inst_n_5\,
      D(9) => \wf1.cic_comb5_inst_n_6\,
      D(8) => \wf1.cic_comb5_inst_n_7\,
      D(7) => \wf1.cic_comb5_inst_n_8\,
      D(6) => \wf1.cic_comb5_inst_n_9\,
      D(5) => \wf1.cic_comb5_inst_n_10\,
      D(4) => \wf1.cic_comb5_inst_n_11\,
      D(3) => \wf1.cic_comb5_inst_n_12\,
      D(2) => \wf1.cic_comb5_inst_n_13\,
      D(1) => \wf1.cic_comb5_inst_n_14\,
      D(0) => \wf1.cic_comb5_inst_n_15\,
      E(0) => out_strobe_reg_n_0,
      Q(15) => \in_reg_n_0_[23]\,
      Q(14) => \in_reg_n_0_[22]\,
      Q(13) => \in_reg_n_0_[21]\,
      Q(12) => \in_reg_n_0_[20]\,
      Q(11) => \in_reg_n_0_[19]\,
      Q(10) => \in_reg_n_0_[18]\,
      Q(9) => \in_reg_n_0_[17]\,
      Q(8) => \in_reg_n_0_[16]\,
      Q(7) => \in_reg_n_0_[15]\,
      Q(6) => \in_reg_n_0_[14]\,
      Q(5) => \in_reg_n_0_[13]\,
      Q(4) => \in_reg_n_0_[12]\,
      Q(3) => \in_reg_n_0_[11]\,
      Q(2) => \in_reg_n_0_[10]\,
      Q(1) => \in_reg_n_0_[9]\,
      Q(0) => \in_reg_n_0_[8]\,
      S(3) => \wf1.cic_comb4_inst_n_0\,
      S(2) => \wf1.cic_comb4_inst_n_1\,
      S(1) => \wf1.cic_comb4_inst_n_2\,
      S(0) => \wf1.cic_comb4_inst_n_3\,
      SR(0) => \^cic_reset\,
      in_aclk => in_aclk,
      \out_data_reg[0]\ => \^cic_decim_reg[6]\,
      \out_data_reg[11]_0\(3) => \wf1.cic_comb4_inst_n_28\,
      \out_data_reg[11]_0\(2) => \wf1.cic_comb4_inst_n_29\,
      \out_data_reg[11]_0\(1) => \wf1.cic_comb4_inst_n_30\,
      \out_data_reg[11]_0\(0) => \wf1.cic_comb4_inst_n_31\,
      \out_data_reg[15]_0\(3) => \wf1.cic_comb4_inst_n_32\,
      \out_data_reg[15]_0\(2) => \wf1.cic_comb4_inst_n_33\,
      \out_data_reg[15]_0\(1) => \wf1.cic_comb4_inst_n_34\,
      \out_data_reg[15]_0\(0) => \wf1.cic_comb4_inst_n_35\,
      \out_data_reg[19]_0\(3) => \wf1.cic_comb4_inst_n_36\,
      \out_data_reg[19]_0\(2) => \wf1.cic_comb4_inst_n_37\,
      \out_data_reg[19]_0\(1) => \wf1.cic_comb4_inst_n_38\,
      \out_data_reg[19]_0\(0) => \wf1.cic_comb4_inst_n_39\,
      \out_data_reg[7]_0\(3) => \wf1.cic_comb4_inst_n_24\,
      \out_data_reg[7]_0\(2) => \wf1.cic_comb4_inst_n_25\,
      \out_data_reg[7]_0\(1) => \wf1.cic_comb4_inst_n_26\,
      \out_data_reg[7]_0\(0) => \wf1.cic_comb4_inst_n_27\,
      \prev_data_reg[19]_0\(19 downto 0) => prev_data_3(19 downto 0),
      \prev_data_reg[19]_1\(19 downto 0) => \wf1.comb4_data\(19 downto 0)
    );
\wf1.cic_integrator1_inst\: entity work.design_1_wf_proc_0_1_cic_integrator
     port map (
      O(3) => \wf1.cic_integrator1_inst_n_0\,
      O(2) => \wf1.cic_integrator1_inst_n_1\,
      O(1) => \wf1.cic_integrator1_inst_n_2\,
      O(0) => \wf1.cic_integrator1_inst_n_3\,
      Q(83) => \in_reg_n_0_[83]\,
      Q(82) => \in_reg_n_0_[82]\,
      Q(81) => \in_reg_n_0_[81]\,
      Q(80) => \in_reg_n_0_[80]\,
      Q(79) => \in_reg_n_0_[79]\,
      Q(78) => \in_reg_n_0_[78]\,
      Q(77) => \in_reg_n_0_[77]\,
      Q(76) => \in_reg_n_0_[76]\,
      Q(75) => \in_reg_n_0_[75]\,
      Q(74) => \in_reg_n_0_[74]\,
      Q(73) => \in_reg_n_0_[73]\,
      Q(72) => \in_reg_n_0_[72]\,
      Q(71) => \in_reg_n_0_[71]\,
      Q(70) => \in_reg_n_0_[70]\,
      Q(69) => \in_reg_n_0_[69]\,
      Q(68) => \in_reg_n_0_[68]\,
      Q(67) => \in_reg_n_0_[67]\,
      Q(66) => \in_reg_n_0_[66]\,
      Q(65) => \in_reg_n_0_[65]\,
      Q(64) => \in_reg_n_0_[64]\,
      Q(63) => \in_reg_n_0_[63]\,
      Q(62) => \in_reg_n_0_[62]\,
      Q(61) => \in_reg_n_0_[61]\,
      Q(60) => \in_reg_n_0_[60]\,
      Q(59) => \in_reg_n_0_[59]\,
      Q(58) => \in_reg_n_0_[58]\,
      Q(57) => \in_reg_n_0_[57]\,
      Q(56) => \in_reg_n_0_[56]\,
      Q(55) => \in_reg_n_0_[55]\,
      Q(54) => \in_reg_n_0_[54]\,
      Q(53) => \in_reg_n_0_[53]\,
      Q(52) => \in_reg_n_0_[52]\,
      Q(51) => \in_reg_n_0_[51]\,
      Q(50) => \in_reg_n_0_[50]\,
      Q(49) => \in_reg_n_0_[49]\,
      Q(48) => \in_reg_n_0_[48]\,
      Q(47) => \in_reg_n_0_[47]\,
      Q(46) => \in_reg_n_0_[46]\,
      Q(45) => \in_reg_n_0_[45]\,
      Q(44) => \in_reg_n_0_[44]\,
      Q(43) => \in_reg_n_0_[43]\,
      Q(42) => \in_reg_n_0_[42]\,
      Q(41) => \in_reg_n_0_[41]\,
      Q(40) => \in_reg_n_0_[40]\,
      Q(39) => \in_reg_n_0_[39]\,
      Q(38) => \in_reg_n_0_[38]\,
      Q(37) => \in_reg_n_0_[37]\,
      Q(36) => \in_reg_n_0_[36]\,
      Q(35) => \in_reg_n_0_[35]\,
      Q(34) => \in_reg_n_0_[34]\,
      Q(33) => \in_reg_n_0_[33]\,
      Q(32) => \in_reg_n_0_[32]\,
      Q(31) => \in_reg_n_0_[31]\,
      Q(30) => \in_reg_n_0_[30]\,
      Q(29) => \in_reg_n_0_[29]\,
      Q(28) => \in_reg_n_0_[28]\,
      Q(27) => \in_reg_n_0_[27]\,
      Q(26) => \in_reg_n_0_[26]\,
      Q(25) => \in_reg_n_0_[25]\,
      Q(24) => \in_reg_n_0_[24]\,
      Q(23) => \in_reg_n_0_[23]\,
      Q(22) => \in_reg_n_0_[22]\,
      Q(21) => \in_reg_n_0_[21]\,
      Q(20) => \in_reg_n_0_[20]\,
      Q(19) => \in_reg_n_0_[19]\,
      Q(18) => \in_reg_n_0_[18]\,
      Q(17) => \in_reg_n_0_[17]\,
      Q(16) => \in_reg_n_0_[16]\,
      Q(15) => \in_reg_n_0_[15]\,
      Q(14) => \in_reg_n_0_[14]\,
      Q(13) => \in_reg_n_0_[13]\,
      Q(12) => \in_reg_n_0_[12]\,
      Q(11) => \in_reg_n_0_[11]\,
      Q(10) => \in_reg_n_0_[10]\,
      Q(9) => \in_reg_n_0_[9]\,
      Q(8) => \in_reg_n_0_[8]\,
      Q(7) => \in_reg_n_0_[7]\,
      Q(6) => \in_reg_n_0_[6]\,
      Q(5) => \in_reg_n_0_[5]\,
      Q(4) => \in_reg_n_0_[4]\,
      Q(3) => \in_reg_n_0_[3]\,
      Q(2) => \in_reg_n_0_[2]\,
      Q(1) => \in_reg_n_0_[1]\,
      Q(0) => \in_reg_n_0_[0]\,
      SR(0) => \^cic_reset\,
      in_aclk => in_aclk,
      \out_data_reg[11]_0\(3) => \wf1.cic_integrator1_inst_n_8\,
      \out_data_reg[11]_0\(2) => \wf1.cic_integrator1_inst_n_9\,
      \out_data_reg[11]_0\(1) => \wf1.cic_integrator1_inst_n_10\,
      \out_data_reg[11]_0\(0) => \wf1.cic_integrator1_inst_n_11\,
      \out_data_reg[15]_0\(3) => \wf1.cic_integrator1_inst_n_12\,
      \out_data_reg[15]_0\(2) => \wf1.cic_integrator1_inst_n_13\,
      \out_data_reg[15]_0\(1) => \wf1.cic_integrator1_inst_n_14\,
      \out_data_reg[15]_0\(0) => \wf1.cic_integrator1_inst_n_15\,
      \out_data_reg[19]_0\(3) => \wf1.cic_integrator1_inst_n_16\,
      \out_data_reg[19]_0\(2) => \wf1.cic_integrator1_inst_n_17\,
      \out_data_reg[19]_0\(1) => \wf1.cic_integrator1_inst_n_18\,
      \out_data_reg[19]_0\(0) => \wf1.cic_integrator1_inst_n_19\,
      \out_data_reg[23]_0\(3) => \wf1.cic_integrator1_inst_n_20\,
      \out_data_reg[23]_0\(2) => \wf1.cic_integrator1_inst_n_21\,
      \out_data_reg[23]_0\(1) => \wf1.cic_integrator1_inst_n_22\,
      \out_data_reg[23]_0\(0) => \wf1.cic_integrator1_inst_n_23\,
      \out_data_reg[27]_0\(3) => \wf1.cic_integrator1_inst_n_24\,
      \out_data_reg[27]_0\(2) => \wf1.cic_integrator1_inst_n_25\,
      \out_data_reg[27]_0\(1) => \wf1.cic_integrator1_inst_n_26\,
      \out_data_reg[27]_0\(0) => \wf1.cic_integrator1_inst_n_27\,
      \out_data_reg[31]_0\(3) => \wf1.cic_integrator1_inst_n_28\,
      \out_data_reg[31]_0\(2) => \wf1.cic_integrator1_inst_n_29\,
      \out_data_reg[31]_0\(1) => \wf1.cic_integrator1_inst_n_30\,
      \out_data_reg[31]_0\(0) => \wf1.cic_integrator1_inst_n_31\,
      \out_data_reg[35]_0\(3) => \wf1.cic_integrator1_inst_n_32\,
      \out_data_reg[35]_0\(2) => \wf1.cic_integrator1_inst_n_33\,
      \out_data_reg[35]_0\(1) => \wf1.cic_integrator1_inst_n_34\,
      \out_data_reg[35]_0\(0) => \wf1.cic_integrator1_inst_n_35\,
      \out_data_reg[39]_0\(3) => \wf1.cic_integrator1_inst_n_36\,
      \out_data_reg[39]_0\(2) => \wf1.cic_integrator1_inst_n_37\,
      \out_data_reg[39]_0\(1) => \wf1.cic_integrator1_inst_n_38\,
      \out_data_reg[39]_0\(0) => \wf1.cic_integrator1_inst_n_39\,
      \out_data_reg[43]_0\(3) => \wf1.cic_integrator1_inst_n_40\,
      \out_data_reg[43]_0\(2) => \wf1.cic_integrator1_inst_n_41\,
      \out_data_reg[43]_0\(1) => \wf1.cic_integrator1_inst_n_42\,
      \out_data_reg[43]_0\(0) => \wf1.cic_integrator1_inst_n_43\,
      \out_data_reg[47]_0\(3) => \wf1.cic_integrator1_inst_n_44\,
      \out_data_reg[47]_0\(2) => \wf1.cic_integrator1_inst_n_45\,
      \out_data_reg[47]_0\(1) => \wf1.cic_integrator1_inst_n_46\,
      \out_data_reg[47]_0\(0) => \wf1.cic_integrator1_inst_n_47\,
      \out_data_reg[51]_0\(3) => \wf1.cic_integrator1_inst_n_48\,
      \out_data_reg[51]_0\(2) => \wf1.cic_integrator1_inst_n_49\,
      \out_data_reg[51]_0\(1) => \wf1.cic_integrator1_inst_n_50\,
      \out_data_reg[51]_0\(0) => \wf1.cic_integrator1_inst_n_51\,
      \out_data_reg[55]_0\(3) => \wf1.cic_integrator1_inst_n_52\,
      \out_data_reg[55]_0\(2) => \wf1.cic_integrator1_inst_n_53\,
      \out_data_reg[55]_0\(1) => \wf1.cic_integrator1_inst_n_54\,
      \out_data_reg[55]_0\(0) => \wf1.cic_integrator1_inst_n_55\,
      \out_data_reg[59]_0\(3) => \wf1.cic_integrator1_inst_n_56\,
      \out_data_reg[59]_0\(2) => \wf1.cic_integrator1_inst_n_57\,
      \out_data_reg[59]_0\(1) => \wf1.cic_integrator1_inst_n_58\,
      \out_data_reg[59]_0\(0) => \wf1.cic_integrator1_inst_n_59\,
      \out_data_reg[63]_0\(3) => \wf1.cic_integrator1_inst_n_60\,
      \out_data_reg[63]_0\(2) => \wf1.cic_integrator1_inst_n_61\,
      \out_data_reg[63]_0\(1) => \wf1.cic_integrator1_inst_n_62\,
      \out_data_reg[63]_0\(0) => \wf1.cic_integrator1_inst_n_63\,
      \out_data_reg[67]_0\(3) => \wf1.cic_integrator1_inst_n_64\,
      \out_data_reg[67]_0\(2) => \wf1.cic_integrator1_inst_n_65\,
      \out_data_reg[67]_0\(1) => \wf1.cic_integrator1_inst_n_66\,
      \out_data_reg[67]_0\(0) => \wf1.cic_integrator1_inst_n_67\,
      \out_data_reg[71]_0\(3) => \wf1.cic_integrator1_inst_n_68\,
      \out_data_reg[71]_0\(2) => \wf1.cic_integrator1_inst_n_69\,
      \out_data_reg[71]_0\(1) => \wf1.cic_integrator1_inst_n_70\,
      \out_data_reg[71]_0\(0) => \wf1.cic_integrator1_inst_n_71\,
      \out_data_reg[75]_0\(3) => \wf1.cic_integrator1_inst_n_72\,
      \out_data_reg[75]_0\(2) => \wf1.cic_integrator1_inst_n_73\,
      \out_data_reg[75]_0\(1) => \wf1.cic_integrator1_inst_n_74\,
      \out_data_reg[75]_0\(0) => \wf1.cic_integrator1_inst_n_75\,
      \out_data_reg[79]_0\(3) => \wf1.cic_integrator1_inst_n_76\,
      \out_data_reg[79]_0\(2) => \wf1.cic_integrator1_inst_n_77\,
      \out_data_reg[79]_0\(1) => \wf1.cic_integrator1_inst_n_78\,
      \out_data_reg[79]_0\(0) => \wf1.cic_integrator1_inst_n_79\,
      \out_data_reg[7]_0\(3) => \wf1.cic_integrator1_inst_n_4\,
      \out_data_reg[7]_0\(2) => \wf1.cic_integrator1_inst_n_5\,
      \out_data_reg[7]_0\(1) => \wf1.cic_integrator1_inst_n_6\,
      \out_data_reg[7]_0\(0) => \wf1.cic_integrator1_inst_n_7\,
      \out_data_reg[83]_0\(3) => \wf1.cic_integrator1_inst_n_80\,
      \out_data_reg[83]_0\(2) => \wf1.cic_integrator1_inst_n_81\,
      \out_data_reg[83]_0\(1) => \wf1.cic_integrator1_inst_n_82\,
      \out_data_reg[83]_0\(0) => \wf1.cic_integrator1_inst_n_83\,
      \out_data_reg[87]_0\(3) => \wf1.cic_integrator1_inst_n_84\,
      \out_data_reg[87]_0\(2) => \wf1.cic_integrator1_inst_n_85\,
      \out_data_reg[87]_0\(1) => \wf1.cic_integrator1_inst_n_86\,
      \out_data_reg[87]_0\(0) => \wf1.cic_integrator1_inst_n_87\,
      \out_data_reg[87]_1\(0) => \wf1.cic_integrator1_inst_n_88\,
      \wf1.integrator2_data\(88 downto 0) => \wf1.integrator2_data\(88 downto 0)
    );
\wf1.cic_integrator2_inst\: entity work.design_1_wf_proc_0_1_cic_integrator_2
     port map (
      O(3) => \wf1.cic_integrator1_inst_n_0\,
      O(2) => \wf1.cic_integrator1_inst_n_1\,
      O(1) => \wf1.cic_integrator1_inst_n_2\,
      O(0) => \wf1.cic_integrator1_inst_n_3\,
      SR(0) => \^cic_reset\,
      in_aclk => in_aclk,
      \out_data_reg[11]_0\(3) => \wf1.cic_integrator2_inst_n_97\,
      \out_data_reg[11]_0\(2) => \wf1.cic_integrator2_inst_n_98\,
      \out_data_reg[11]_0\(1) => \wf1.cic_integrator2_inst_n_99\,
      \out_data_reg[11]_0\(0) => \wf1.cic_integrator2_inst_n_100\,
      \out_data_reg[11]_1\(3) => \wf1.cic_integrator1_inst_n_8\,
      \out_data_reg[11]_1\(2) => \wf1.cic_integrator1_inst_n_9\,
      \out_data_reg[11]_1\(1) => \wf1.cic_integrator1_inst_n_10\,
      \out_data_reg[11]_1\(0) => \wf1.cic_integrator1_inst_n_11\,
      \out_data_reg[15]_0\(3) => \wf1.cic_integrator2_inst_n_101\,
      \out_data_reg[15]_0\(2) => \wf1.cic_integrator2_inst_n_102\,
      \out_data_reg[15]_0\(1) => \wf1.cic_integrator2_inst_n_103\,
      \out_data_reg[15]_0\(0) => \wf1.cic_integrator2_inst_n_104\,
      \out_data_reg[15]_1\(3) => \wf1.cic_integrator1_inst_n_12\,
      \out_data_reg[15]_1\(2) => \wf1.cic_integrator1_inst_n_13\,
      \out_data_reg[15]_1\(1) => \wf1.cic_integrator1_inst_n_14\,
      \out_data_reg[15]_1\(0) => \wf1.cic_integrator1_inst_n_15\,
      \out_data_reg[19]_0\(3) => \wf1.cic_integrator2_inst_n_105\,
      \out_data_reg[19]_0\(2) => \wf1.cic_integrator2_inst_n_106\,
      \out_data_reg[19]_0\(1) => \wf1.cic_integrator2_inst_n_107\,
      \out_data_reg[19]_0\(0) => \wf1.cic_integrator2_inst_n_108\,
      \out_data_reg[19]_1\(3) => \wf1.cic_integrator1_inst_n_16\,
      \out_data_reg[19]_1\(2) => \wf1.cic_integrator1_inst_n_17\,
      \out_data_reg[19]_1\(1) => \wf1.cic_integrator1_inst_n_18\,
      \out_data_reg[19]_1\(0) => \wf1.cic_integrator1_inst_n_19\,
      \out_data_reg[23]_0\(3) => \wf1.cic_integrator2_inst_n_109\,
      \out_data_reg[23]_0\(2) => \wf1.cic_integrator2_inst_n_110\,
      \out_data_reg[23]_0\(1) => \wf1.cic_integrator2_inst_n_111\,
      \out_data_reg[23]_0\(0) => \wf1.cic_integrator2_inst_n_112\,
      \out_data_reg[23]_1\(3) => \wf1.cic_integrator1_inst_n_20\,
      \out_data_reg[23]_1\(2) => \wf1.cic_integrator1_inst_n_21\,
      \out_data_reg[23]_1\(1) => \wf1.cic_integrator1_inst_n_22\,
      \out_data_reg[23]_1\(0) => \wf1.cic_integrator1_inst_n_23\,
      \out_data_reg[27]_0\(3) => \wf1.cic_integrator2_inst_n_113\,
      \out_data_reg[27]_0\(2) => \wf1.cic_integrator2_inst_n_114\,
      \out_data_reg[27]_0\(1) => \wf1.cic_integrator2_inst_n_115\,
      \out_data_reg[27]_0\(0) => \wf1.cic_integrator2_inst_n_116\,
      \out_data_reg[27]_1\(3) => \wf1.cic_integrator1_inst_n_24\,
      \out_data_reg[27]_1\(2) => \wf1.cic_integrator1_inst_n_25\,
      \out_data_reg[27]_1\(1) => \wf1.cic_integrator1_inst_n_26\,
      \out_data_reg[27]_1\(0) => \wf1.cic_integrator1_inst_n_27\,
      \out_data_reg[31]_0\(3) => \wf1.cic_integrator2_inst_n_117\,
      \out_data_reg[31]_0\(2) => \wf1.cic_integrator2_inst_n_118\,
      \out_data_reg[31]_0\(1) => \wf1.cic_integrator2_inst_n_119\,
      \out_data_reg[31]_0\(0) => \wf1.cic_integrator2_inst_n_120\,
      \out_data_reg[31]_1\(3) => \wf1.cic_integrator1_inst_n_28\,
      \out_data_reg[31]_1\(2) => \wf1.cic_integrator1_inst_n_29\,
      \out_data_reg[31]_1\(1) => \wf1.cic_integrator1_inst_n_30\,
      \out_data_reg[31]_1\(0) => \wf1.cic_integrator1_inst_n_31\,
      \out_data_reg[35]_0\(3) => \wf1.cic_integrator2_inst_n_121\,
      \out_data_reg[35]_0\(2) => \wf1.cic_integrator2_inst_n_122\,
      \out_data_reg[35]_0\(1) => \wf1.cic_integrator2_inst_n_123\,
      \out_data_reg[35]_0\(0) => \wf1.cic_integrator2_inst_n_124\,
      \out_data_reg[35]_1\(3) => \wf1.cic_integrator1_inst_n_32\,
      \out_data_reg[35]_1\(2) => \wf1.cic_integrator1_inst_n_33\,
      \out_data_reg[35]_1\(1) => \wf1.cic_integrator1_inst_n_34\,
      \out_data_reg[35]_1\(0) => \wf1.cic_integrator1_inst_n_35\,
      \out_data_reg[39]_0\(3) => \wf1.cic_integrator2_inst_n_125\,
      \out_data_reg[39]_0\(2) => \wf1.cic_integrator2_inst_n_126\,
      \out_data_reg[39]_0\(1) => \wf1.cic_integrator2_inst_n_127\,
      \out_data_reg[39]_0\(0) => \wf1.cic_integrator2_inst_n_128\,
      \out_data_reg[39]_1\(3) => \wf1.cic_integrator1_inst_n_36\,
      \out_data_reg[39]_1\(2) => \wf1.cic_integrator1_inst_n_37\,
      \out_data_reg[39]_1\(1) => \wf1.cic_integrator1_inst_n_38\,
      \out_data_reg[39]_1\(0) => \wf1.cic_integrator1_inst_n_39\,
      \out_data_reg[3]_0\(3) => \wf1.cic_integrator2_inst_n_89\,
      \out_data_reg[3]_0\(2) => \wf1.cic_integrator2_inst_n_90\,
      \out_data_reg[3]_0\(1) => \wf1.cic_integrator2_inst_n_91\,
      \out_data_reg[3]_0\(0) => \wf1.cic_integrator2_inst_n_92\,
      \out_data_reg[43]_0\(3) => \wf1.cic_integrator2_inst_n_129\,
      \out_data_reg[43]_0\(2) => \wf1.cic_integrator2_inst_n_130\,
      \out_data_reg[43]_0\(1) => \wf1.cic_integrator2_inst_n_131\,
      \out_data_reg[43]_0\(0) => \wf1.cic_integrator2_inst_n_132\,
      \out_data_reg[43]_1\(3) => \wf1.cic_integrator1_inst_n_40\,
      \out_data_reg[43]_1\(2) => \wf1.cic_integrator1_inst_n_41\,
      \out_data_reg[43]_1\(1) => \wf1.cic_integrator1_inst_n_42\,
      \out_data_reg[43]_1\(0) => \wf1.cic_integrator1_inst_n_43\,
      \out_data_reg[47]_0\(3) => \wf1.cic_integrator2_inst_n_133\,
      \out_data_reg[47]_0\(2) => \wf1.cic_integrator2_inst_n_134\,
      \out_data_reg[47]_0\(1) => \wf1.cic_integrator2_inst_n_135\,
      \out_data_reg[47]_0\(0) => \wf1.cic_integrator2_inst_n_136\,
      \out_data_reg[47]_1\(3) => \wf1.cic_integrator1_inst_n_44\,
      \out_data_reg[47]_1\(2) => \wf1.cic_integrator1_inst_n_45\,
      \out_data_reg[47]_1\(1) => \wf1.cic_integrator1_inst_n_46\,
      \out_data_reg[47]_1\(0) => \wf1.cic_integrator1_inst_n_47\,
      \out_data_reg[51]_0\(3) => \wf1.cic_integrator2_inst_n_137\,
      \out_data_reg[51]_0\(2) => \wf1.cic_integrator2_inst_n_138\,
      \out_data_reg[51]_0\(1) => \wf1.cic_integrator2_inst_n_139\,
      \out_data_reg[51]_0\(0) => \wf1.cic_integrator2_inst_n_140\,
      \out_data_reg[51]_1\(3) => \wf1.cic_integrator1_inst_n_48\,
      \out_data_reg[51]_1\(2) => \wf1.cic_integrator1_inst_n_49\,
      \out_data_reg[51]_1\(1) => \wf1.cic_integrator1_inst_n_50\,
      \out_data_reg[51]_1\(0) => \wf1.cic_integrator1_inst_n_51\,
      \out_data_reg[55]_0\(3) => \wf1.cic_integrator2_inst_n_141\,
      \out_data_reg[55]_0\(2) => \wf1.cic_integrator2_inst_n_142\,
      \out_data_reg[55]_0\(1) => \wf1.cic_integrator2_inst_n_143\,
      \out_data_reg[55]_0\(0) => \wf1.cic_integrator2_inst_n_144\,
      \out_data_reg[55]_1\(3) => \wf1.cic_integrator1_inst_n_52\,
      \out_data_reg[55]_1\(2) => \wf1.cic_integrator1_inst_n_53\,
      \out_data_reg[55]_1\(1) => \wf1.cic_integrator1_inst_n_54\,
      \out_data_reg[55]_1\(0) => \wf1.cic_integrator1_inst_n_55\,
      \out_data_reg[59]_0\(3) => \wf1.cic_integrator2_inst_n_145\,
      \out_data_reg[59]_0\(2) => \wf1.cic_integrator2_inst_n_146\,
      \out_data_reg[59]_0\(1) => \wf1.cic_integrator2_inst_n_147\,
      \out_data_reg[59]_0\(0) => \wf1.cic_integrator2_inst_n_148\,
      \out_data_reg[59]_1\(3) => \wf1.cic_integrator1_inst_n_56\,
      \out_data_reg[59]_1\(2) => \wf1.cic_integrator1_inst_n_57\,
      \out_data_reg[59]_1\(1) => \wf1.cic_integrator1_inst_n_58\,
      \out_data_reg[59]_1\(0) => \wf1.cic_integrator1_inst_n_59\,
      \out_data_reg[63]_0\(3) => \wf1.cic_integrator2_inst_n_149\,
      \out_data_reg[63]_0\(2) => \wf1.cic_integrator2_inst_n_150\,
      \out_data_reg[63]_0\(1) => \wf1.cic_integrator2_inst_n_151\,
      \out_data_reg[63]_0\(0) => \wf1.cic_integrator2_inst_n_152\,
      \out_data_reg[63]_1\(3) => \wf1.cic_integrator1_inst_n_60\,
      \out_data_reg[63]_1\(2) => \wf1.cic_integrator1_inst_n_61\,
      \out_data_reg[63]_1\(1) => \wf1.cic_integrator1_inst_n_62\,
      \out_data_reg[63]_1\(0) => \wf1.cic_integrator1_inst_n_63\,
      \out_data_reg[67]_0\(3) => \wf1.cic_integrator2_inst_n_153\,
      \out_data_reg[67]_0\(2) => \wf1.cic_integrator2_inst_n_154\,
      \out_data_reg[67]_0\(1) => \wf1.cic_integrator2_inst_n_155\,
      \out_data_reg[67]_0\(0) => \wf1.cic_integrator2_inst_n_156\,
      \out_data_reg[67]_1\(3) => \wf1.cic_integrator1_inst_n_64\,
      \out_data_reg[67]_1\(2) => \wf1.cic_integrator1_inst_n_65\,
      \out_data_reg[67]_1\(1) => \wf1.cic_integrator1_inst_n_66\,
      \out_data_reg[67]_1\(0) => \wf1.cic_integrator1_inst_n_67\,
      \out_data_reg[71]_0\(3) => \wf1.cic_integrator2_inst_n_157\,
      \out_data_reg[71]_0\(2) => \wf1.cic_integrator2_inst_n_158\,
      \out_data_reg[71]_0\(1) => \wf1.cic_integrator2_inst_n_159\,
      \out_data_reg[71]_0\(0) => \wf1.cic_integrator2_inst_n_160\,
      \out_data_reg[71]_1\(3) => \wf1.cic_integrator1_inst_n_68\,
      \out_data_reg[71]_1\(2) => \wf1.cic_integrator1_inst_n_69\,
      \out_data_reg[71]_1\(1) => \wf1.cic_integrator1_inst_n_70\,
      \out_data_reg[71]_1\(0) => \wf1.cic_integrator1_inst_n_71\,
      \out_data_reg[75]_0\(3) => \wf1.cic_integrator2_inst_n_161\,
      \out_data_reg[75]_0\(2) => \wf1.cic_integrator2_inst_n_162\,
      \out_data_reg[75]_0\(1) => \wf1.cic_integrator2_inst_n_163\,
      \out_data_reg[75]_0\(0) => \wf1.cic_integrator2_inst_n_164\,
      \out_data_reg[75]_1\(3) => \wf1.cic_integrator1_inst_n_72\,
      \out_data_reg[75]_1\(2) => \wf1.cic_integrator1_inst_n_73\,
      \out_data_reg[75]_1\(1) => \wf1.cic_integrator1_inst_n_74\,
      \out_data_reg[75]_1\(0) => \wf1.cic_integrator1_inst_n_75\,
      \out_data_reg[79]_0\(3) => \wf1.cic_integrator2_inst_n_165\,
      \out_data_reg[79]_0\(2) => \wf1.cic_integrator2_inst_n_166\,
      \out_data_reg[79]_0\(1) => \wf1.cic_integrator2_inst_n_167\,
      \out_data_reg[79]_0\(0) => \wf1.cic_integrator2_inst_n_168\,
      \out_data_reg[79]_1\(3) => \wf1.cic_integrator1_inst_n_76\,
      \out_data_reg[79]_1\(2) => \wf1.cic_integrator1_inst_n_77\,
      \out_data_reg[79]_1\(1) => \wf1.cic_integrator1_inst_n_78\,
      \out_data_reg[79]_1\(0) => \wf1.cic_integrator1_inst_n_79\,
      \out_data_reg[7]_0\(3) => \wf1.cic_integrator2_inst_n_93\,
      \out_data_reg[7]_0\(2) => \wf1.cic_integrator2_inst_n_94\,
      \out_data_reg[7]_0\(1) => \wf1.cic_integrator2_inst_n_95\,
      \out_data_reg[7]_0\(0) => \wf1.cic_integrator2_inst_n_96\,
      \out_data_reg[7]_1\(3) => \wf1.cic_integrator1_inst_n_4\,
      \out_data_reg[7]_1\(2) => \wf1.cic_integrator1_inst_n_5\,
      \out_data_reg[7]_1\(1) => \wf1.cic_integrator1_inst_n_6\,
      \out_data_reg[7]_1\(0) => \wf1.cic_integrator1_inst_n_7\,
      \out_data_reg[83]_0\(3) => \wf1.cic_integrator2_inst_n_169\,
      \out_data_reg[83]_0\(2) => \wf1.cic_integrator2_inst_n_170\,
      \out_data_reg[83]_0\(1) => \wf1.cic_integrator2_inst_n_171\,
      \out_data_reg[83]_0\(0) => \wf1.cic_integrator2_inst_n_172\,
      \out_data_reg[83]_1\(3) => \wf1.cic_integrator1_inst_n_80\,
      \out_data_reg[83]_1\(2) => \wf1.cic_integrator1_inst_n_81\,
      \out_data_reg[83]_1\(1) => \wf1.cic_integrator1_inst_n_82\,
      \out_data_reg[83]_1\(0) => \wf1.cic_integrator1_inst_n_83\,
      \out_data_reg[87]_0\(3) => \wf1.cic_integrator2_inst_n_173\,
      \out_data_reg[87]_0\(2) => \wf1.cic_integrator2_inst_n_174\,
      \out_data_reg[87]_0\(1) => \wf1.cic_integrator2_inst_n_175\,
      \out_data_reg[87]_0\(0) => \wf1.cic_integrator2_inst_n_176\,
      \out_data_reg[87]_1\(0) => \wf1.cic_integrator2_inst_n_177\,
      \out_data_reg[87]_2\(3) => \wf1.cic_integrator1_inst_n_84\,
      \out_data_reg[87]_2\(2) => \wf1.cic_integrator1_inst_n_85\,
      \out_data_reg[87]_2\(1) => \wf1.cic_integrator1_inst_n_86\,
      \out_data_reg[87]_2\(0) => \wf1.cic_integrator1_inst_n_87\,
      \out_data_reg[88]_0\(0) => \wf1.cic_integrator1_inst_n_88\,
      \wf1.integrator2_data\(88 downto 0) => \wf1.integrator2_data\(88 downto 0),
      \wf1.integrator3_data\(88 downto 0) => \wf1.integrator3_data\(88 downto 0)
    );
\wf1.cic_integrator3_inst\: entity work.design_1_wf_proc_0_1_cic_integrator_3
     port map (
      O(3) => \wf1.cic_integrator3_inst_n_89\,
      O(2) => \wf1.cic_integrator3_inst_n_90\,
      O(1) => \wf1.cic_integrator3_inst_n_91\,
      O(0) => \wf1.cic_integrator3_inst_n_92\,
      SR(0) => \^cic_reset\,
      in_aclk => in_aclk,
      \out_data_reg[11]_0\(3) => \wf1.cic_integrator3_inst_n_97\,
      \out_data_reg[11]_0\(2) => \wf1.cic_integrator3_inst_n_98\,
      \out_data_reg[11]_0\(1) => \wf1.cic_integrator3_inst_n_99\,
      \out_data_reg[11]_0\(0) => \wf1.cic_integrator3_inst_n_100\,
      \out_data_reg[11]_1\(3) => \wf1.cic_integrator2_inst_n_97\,
      \out_data_reg[11]_1\(2) => \wf1.cic_integrator2_inst_n_98\,
      \out_data_reg[11]_1\(1) => \wf1.cic_integrator2_inst_n_99\,
      \out_data_reg[11]_1\(0) => \wf1.cic_integrator2_inst_n_100\,
      \out_data_reg[11]_2\ => \wf1.cic_integrator4_inst_n_9\,
      \out_data_reg[11]_3\ => \wf1.cic_integrator4_inst_n_10\,
      \out_data_reg[11]_4\ => \wf1.cic_integrator4_inst_n_11\,
      \out_data_reg[11]_5\ => \wf1.cic_integrator4_inst_n_12\,
      \out_data_reg[15]_0\(3) => \wf1.cic_integrator3_inst_n_101\,
      \out_data_reg[15]_0\(2) => \wf1.cic_integrator3_inst_n_102\,
      \out_data_reg[15]_0\(1) => \wf1.cic_integrator3_inst_n_103\,
      \out_data_reg[15]_0\(0) => \wf1.cic_integrator3_inst_n_104\,
      \out_data_reg[15]_1\(3) => \wf1.cic_integrator2_inst_n_101\,
      \out_data_reg[15]_1\(2) => \wf1.cic_integrator2_inst_n_102\,
      \out_data_reg[15]_1\(1) => \wf1.cic_integrator2_inst_n_103\,
      \out_data_reg[15]_1\(0) => \wf1.cic_integrator2_inst_n_104\,
      \out_data_reg[15]_2\ => \wf1.cic_integrator4_inst_n_13\,
      \out_data_reg[15]_3\ => \wf1.cic_integrator4_inst_n_14\,
      \out_data_reg[15]_4\ => \wf1.cic_integrator4_inst_n_15\,
      \out_data_reg[15]_5\ => \wf1.cic_integrator4_inst_n_16\,
      \out_data_reg[19]_0\(3) => \wf1.cic_integrator3_inst_n_105\,
      \out_data_reg[19]_0\(2) => \wf1.cic_integrator3_inst_n_106\,
      \out_data_reg[19]_0\(1) => \wf1.cic_integrator3_inst_n_107\,
      \out_data_reg[19]_0\(0) => \wf1.cic_integrator3_inst_n_108\,
      \out_data_reg[19]_1\(3) => \wf1.cic_integrator2_inst_n_105\,
      \out_data_reg[19]_1\(2) => \wf1.cic_integrator2_inst_n_106\,
      \out_data_reg[19]_1\(1) => \wf1.cic_integrator2_inst_n_107\,
      \out_data_reg[19]_1\(0) => \wf1.cic_integrator2_inst_n_108\,
      \out_data_reg[19]_2\ => \wf1.cic_integrator4_inst_n_17\,
      \out_data_reg[19]_3\ => \wf1.cic_integrator4_inst_n_18\,
      \out_data_reg[19]_4\ => \wf1.cic_integrator4_inst_n_19\,
      \out_data_reg[19]_5\ => \wf1.cic_integrator4_inst_n_20\,
      \out_data_reg[23]_0\(3) => \wf1.cic_integrator3_inst_n_109\,
      \out_data_reg[23]_0\(2) => \wf1.cic_integrator3_inst_n_110\,
      \out_data_reg[23]_0\(1) => \wf1.cic_integrator3_inst_n_111\,
      \out_data_reg[23]_0\(0) => \wf1.cic_integrator3_inst_n_112\,
      \out_data_reg[23]_1\(3) => \wf1.cic_integrator2_inst_n_109\,
      \out_data_reg[23]_1\(2) => \wf1.cic_integrator2_inst_n_110\,
      \out_data_reg[23]_1\(1) => \wf1.cic_integrator2_inst_n_111\,
      \out_data_reg[23]_1\(0) => \wf1.cic_integrator2_inst_n_112\,
      \out_data_reg[23]_2\ => \wf1.cic_integrator4_inst_n_21\,
      \out_data_reg[23]_3\ => \wf1.cic_integrator4_inst_n_22\,
      \out_data_reg[23]_4\ => \wf1.cic_integrator4_inst_n_23\,
      \out_data_reg[23]_5\ => \wf1.cic_integrator4_inst_n_24\,
      \out_data_reg[27]_0\(3) => \wf1.cic_integrator3_inst_n_113\,
      \out_data_reg[27]_0\(2) => \wf1.cic_integrator3_inst_n_114\,
      \out_data_reg[27]_0\(1) => \wf1.cic_integrator3_inst_n_115\,
      \out_data_reg[27]_0\(0) => \wf1.cic_integrator3_inst_n_116\,
      \out_data_reg[27]_1\(3) => \wf1.cic_integrator2_inst_n_113\,
      \out_data_reg[27]_1\(2) => \wf1.cic_integrator2_inst_n_114\,
      \out_data_reg[27]_1\(1) => \wf1.cic_integrator2_inst_n_115\,
      \out_data_reg[27]_1\(0) => \wf1.cic_integrator2_inst_n_116\,
      \out_data_reg[27]_2\ => \wf1.cic_integrator4_inst_n_25\,
      \out_data_reg[27]_3\ => \wf1.cic_integrator4_inst_n_26\,
      \out_data_reg[27]_4\ => \wf1.cic_integrator4_inst_n_27\,
      \out_data_reg[27]_5\ => \wf1.cic_integrator4_inst_n_28\,
      \out_data_reg[31]_0\(3) => \wf1.cic_integrator3_inst_n_117\,
      \out_data_reg[31]_0\(2) => \wf1.cic_integrator3_inst_n_118\,
      \out_data_reg[31]_0\(1) => \wf1.cic_integrator3_inst_n_119\,
      \out_data_reg[31]_0\(0) => \wf1.cic_integrator3_inst_n_120\,
      \out_data_reg[31]_1\(3) => \wf1.cic_integrator2_inst_n_117\,
      \out_data_reg[31]_1\(2) => \wf1.cic_integrator2_inst_n_118\,
      \out_data_reg[31]_1\(1) => \wf1.cic_integrator2_inst_n_119\,
      \out_data_reg[31]_1\(0) => \wf1.cic_integrator2_inst_n_120\,
      \out_data_reg[31]_2\ => \wf1.cic_integrator4_inst_n_29\,
      \out_data_reg[31]_3\ => \wf1.cic_integrator4_inst_n_30\,
      \out_data_reg[31]_4\ => \wf1.cic_integrator4_inst_n_31\,
      \out_data_reg[31]_5\ => \wf1.cic_integrator4_inst_n_32\,
      \out_data_reg[35]_0\(3) => \wf1.cic_integrator3_inst_n_121\,
      \out_data_reg[35]_0\(2) => \wf1.cic_integrator3_inst_n_122\,
      \out_data_reg[35]_0\(1) => \wf1.cic_integrator3_inst_n_123\,
      \out_data_reg[35]_0\(0) => \wf1.cic_integrator3_inst_n_124\,
      \out_data_reg[35]_1\(3) => \wf1.cic_integrator2_inst_n_121\,
      \out_data_reg[35]_1\(2) => \wf1.cic_integrator2_inst_n_122\,
      \out_data_reg[35]_1\(1) => \wf1.cic_integrator2_inst_n_123\,
      \out_data_reg[35]_1\(0) => \wf1.cic_integrator2_inst_n_124\,
      \out_data_reg[35]_2\ => \wf1.cic_integrator4_inst_n_33\,
      \out_data_reg[35]_3\ => \wf1.cic_integrator4_inst_n_34\,
      \out_data_reg[35]_4\ => \wf1.cic_integrator4_inst_n_35\,
      \out_data_reg[35]_5\ => \wf1.cic_integrator4_inst_n_36\,
      \out_data_reg[39]_0\(3) => \wf1.cic_integrator3_inst_n_125\,
      \out_data_reg[39]_0\(2) => \wf1.cic_integrator3_inst_n_126\,
      \out_data_reg[39]_0\(1) => \wf1.cic_integrator3_inst_n_127\,
      \out_data_reg[39]_0\(0) => \wf1.cic_integrator3_inst_n_128\,
      \out_data_reg[39]_1\(3) => \wf1.cic_integrator2_inst_n_125\,
      \out_data_reg[39]_1\(2) => \wf1.cic_integrator2_inst_n_126\,
      \out_data_reg[39]_1\(1) => \wf1.cic_integrator2_inst_n_127\,
      \out_data_reg[39]_1\(0) => \wf1.cic_integrator2_inst_n_128\,
      \out_data_reg[39]_2\ => \wf1.cic_integrator4_inst_n_37\,
      \out_data_reg[39]_3\ => \wf1.cic_integrator4_inst_n_38\,
      \out_data_reg[39]_4\ => \wf1.cic_integrator4_inst_n_39\,
      \out_data_reg[39]_5\ => \wf1.cic_integrator4_inst_n_40\,
      \out_data_reg[3]_0\(3) => \wf1.cic_integrator2_inst_n_89\,
      \out_data_reg[3]_0\(2) => \wf1.cic_integrator2_inst_n_90\,
      \out_data_reg[3]_0\(1) => \wf1.cic_integrator2_inst_n_91\,
      \out_data_reg[3]_0\(0) => \wf1.cic_integrator2_inst_n_92\,
      \out_data_reg[3]_1\ => \wf1.cic_integrator4_inst_n_0\,
      \out_data_reg[3]_2\ => \wf1.cic_integrator4_inst_n_2\,
      \out_data_reg[3]_3\ => \wf1.cic_integrator4_inst_n_3\,
      \out_data_reg[3]_4\ => \wf1.cic_integrator4_inst_n_4\,
      \out_data_reg[43]_0\(3) => \wf1.cic_integrator3_inst_n_129\,
      \out_data_reg[43]_0\(2) => \wf1.cic_integrator3_inst_n_130\,
      \out_data_reg[43]_0\(1) => \wf1.cic_integrator3_inst_n_131\,
      \out_data_reg[43]_0\(0) => \wf1.cic_integrator3_inst_n_132\,
      \out_data_reg[43]_1\(3) => \wf1.cic_integrator2_inst_n_129\,
      \out_data_reg[43]_1\(2) => \wf1.cic_integrator2_inst_n_130\,
      \out_data_reg[43]_1\(1) => \wf1.cic_integrator2_inst_n_131\,
      \out_data_reg[43]_1\(0) => \wf1.cic_integrator2_inst_n_132\,
      \out_data_reg[43]_2\ => \wf1.cic_integrator4_inst_n_41\,
      \out_data_reg[43]_3\ => \wf1.cic_integrator4_inst_n_42\,
      \out_data_reg[43]_4\ => \wf1.cic_integrator4_inst_n_43\,
      \out_data_reg[43]_5\ => \wf1.cic_integrator4_inst_n_44\,
      \out_data_reg[47]_0\(3) => \wf1.cic_integrator3_inst_n_133\,
      \out_data_reg[47]_0\(2) => \wf1.cic_integrator3_inst_n_134\,
      \out_data_reg[47]_0\(1) => \wf1.cic_integrator3_inst_n_135\,
      \out_data_reg[47]_0\(0) => \wf1.cic_integrator3_inst_n_136\,
      \out_data_reg[47]_1\(3) => \wf1.cic_integrator2_inst_n_133\,
      \out_data_reg[47]_1\(2) => \wf1.cic_integrator2_inst_n_134\,
      \out_data_reg[47]_1\(1) => \wf1.cic_integrator2_inst_n_135\,
      \out_data_reg[47]_1\(0) => \wf1.cic_integrator2_inst_n_136\,
      \out_data_reg[47]_2\ => \wf1.cic_integrator4_inst_n_45\,
      \out_data_reg[47]_3\ => \wf1.cic_integrator4_inst_n_46\,
      \out_data_reg[47]_4\ => \wf1.cic_integrator4_inst_n_47\,
      \out_data_reg[47]_5\ => \wf1.cic_integrator4_inst_n_48\,
      \out_data_reg[51]_0\(3) => \wf1.cic_integrator3_inst_n_137\,
      \out_data_reg[51]_0\(2) => \wf1.cic_integrator3_inst_n_138\,
      \out_data_reg[51]_0\(1) => \wf1.cic_integrator3_inst_n_139\,
      \out_data_reg[51]_0\(0) => \wf1.cic_integrator3_inst_n_140\,
      \out_data_reg[51]_1\(3) => \wf1.cic_integrator2_inst_n_137\,
      \out_data_reg[51]_1\(2) => \wf1.cic_integrator2_inst_n_138\,
      \out_data_reg[51]_1\(1) => \wf1.cic_integrator2_inst_n_139\,
      \out_data_reg[51]_1\(0) => \wf1.cic_integrator2_inst_n_140\,
      \out_data_reg[51]_2\ => \wf1.cic_integrator4_inst_n_49\,
      \out_data_reg[51]_3\ => \wf1.cic_integrator4_inst_n_50\,
      \out_data_reg[51]_4\ => \wf1.cic_integrator4_inst_n_51\,
      \out_data_reg[51]_5\ => \wf1.cic_integrator4_inst_n_52\,
      \out_data_reg[55]_0\(3) => \wf1.cic_integrator3_inst_n_141\,
      \out_data_reg[55]_0\(2) => \wf1.cic_integrator3_inst_n_142\,
      \out_data_reg[55]_0\(1) => \wf1.cic_integrator3_inst_n_143\,
      \out_data_reg[55]_0\(0) => \wf1.cic_integrator3_inst_n_144\,
      \out_data_reg[55]_1\(3) => \wf1.cic_integrator2_inst_n_141\,
      \out_data_reg[55]_1\(2) => \wf1.cic_integrator2_inst_n_142\,
      \out_data_reg[55]_1\(1) => \wf1.cic_integrator2_inst_n_143\,
      \out_data_reg[55]_1\(0) => \wf1.cic_integrator2_inst_n_144\,
      \out_data_reg[55]_2\ => \wf1.cic_integrator4_inst_n_53\,
      \out_data_reg[55]_3\ => \wf1.cic_integrator4_inst_n_54\,
      \out_data_reg[55]_4\ => \wf1.cic_integrator4_inst_n_55\,
      \out_data_reg[55]_5\ => \wf1.cic_integrator4_inst_n_56\,
      \out_data_reg[59]_0\(3) => \wf1.cic_integrator3_inst_n_145\,
      \out_data_reg[59]_0\(2) => \wf1.cic_integrator3_inst_n_146\,
      \out_data_reg[59]_0\(1) => \wf1.cic_integrator3_inst_n_147\,
      \out_data_reg[59]_0\(0) => \wf1.cic_integrator3_inst_n_148\,
      \out_data_reg[59]_1\(3) => \wf1.cic_integrator2_inst_n_145\,
      \out_data_reg[59]_1\(2) => \wf1.cic_integrator2_inst_n_146\,
      \out_data_reg[59]_1\(1) => \wf1.cic_integrator2_inst_n_147\,
      \out_data_reg[59]_1\(0) => \wf1.cic_integrator2_inst_n_148\,
      \out_data_reg[59]_2\ => \wf1.cic_integrator4_inst_n_57\,
      \out_data_reg[59]_3\ => \wf1.cic_integrator4_inst_n_58\,
      \out_data_reg[59]_4\ => \wf1.cic_integrator4_inst_n_59\,
      \out_data_reg[59]_5\ => \wf1.cic_integrator4_inst_n_60\,
      \out_data_reg[63]_0\(3) => \wf1.cic_integrator3_inst_n_149\,
      \out_data_reg[63]_0\(2) => \wf1.cic_integrator3_inst_n_150\,
      \out_data_reg[63]_0\(1) => \wf1.cic_integrator3_inst_n_151\,
      \out_data_reg[63]_0\(0) => \wf1.cic_integrator3_inst_n_152\,
      \out_data_reg[63]_1\(3) => \wf1.cic_integrator2_inst_n_149\,
      \out_data_reg[63]_1\(2) => \wf1.cic_integrator2_inst_n_150\,
      \out_data_reg[63]_1\(1) => \wf1.cic_integrator2_inst_n_151\,
      \out_data_reg[63]_1\(0) => \wf1.cic_integrator2_inst_n_152\,
      \out_data_reg[63]_2\ => \wf1.cic_integrator4_inst_n_61\,
      \out_data_reg[67]_0\(3) => \wf1.cic_integrator3_inst_n_153\,
      \out_data_reg[67]_0\(2) => \wf1.cic_integrator3_inst_n_154\,
      \out_data_reg[67]_0\(1) => \wf1.cic_integrator3_inst_n_155\,
      \out_data_reg[67]_0\(0) => \wf1.cic_integrator3_inst_n_156\,
      \out_data_reg[67]_1\(3) => \wf1.cic_integrator2_inst_n_153\,
      \out_data_reg[67]_1\(2) => \wf1.cic_integrator2_inst_n_154\,
      \out_data_reg[67]_1\(1) => \wf1.cic_integrator2_inst_n_155\,
      \out_data_reg[67]_1\(0) => \wf1.cic_integrator2_inst_n_156\,
      \out_data_reg[71]_0\(3) => \wf1.cic_integrator3_inst_n_157\,
      \out_data_reg[71]_0\(2) => \wf1.cic_integrator3_inst_n_158\,
      \out_data_reg[71]_0\(1) => \wf1.cic_integrator3_inst_n_159\,
      \out_data_reg[71]_0\(0) => \wf1.cic_integrator3_inst_n_160\,
      \out_data_reg[71]_1\(3) => \wf1.cic_integrator2_inst_n_157\,
      \out_data_reg[71]_1\(2) => \wf1.cic_integrator2_inst_n_158\,
      \out_data_reg[71]_1\(1) => \wf1.cic_integrator2_inst_n_159\,
      \out_data_reg[71]_1\(0) => \wf1.cic_integrator2_inst_n_160\,
      \out_data_reg[75]_0\(3) => \wf1.cic_integrator3_inst_n_161\,
      \out_data_reg[75]_0\(2) => \wf1.cic_integrator3_inst_n_162\,
      \out_data_reg[75]_0\(1) => \wf1.cic_integrator3_inst_n_163\,
      \out_data_reg[75]_0\(0) => \wf1.cic_integrator3_inst_n_164\,
      \out_data_reg[75]_1\(3) => \wf1.cic_integrator2_inst_n_161\,
      \out_data_reg[75]_1\(2) => \wf1.cic_integrator2_inst_n_162\,
      \out_data_reg[75]_1\(1) => \wf1.cic_integrator2_inst_n_163\,
      \out_data_reg[75]_1\(0) => \wf1.cic_integrator2_inst_n_164\,
      \out_data_reg[79]_0\(3) => \wf1.cic_integrator3_inst_n_165\,
      \out_data_reg[79]_0\(2) => \wf1.cic_integrator3_inst_n_166\,
      \out_data_reg[79]_0\(1) => \wf1.cic_integrator3_inst_n_167\,
      \out_data_reg[79]_0\(0) => \wf1.cic_integrator3_inst_n_168\,
      \out_data_reg[79]_1\(3) => \wf1.cic_integrator2_inst_n_165\,
      \out_data_reg[79]_1\(2) => \wf1.cic_integrator2_inst_n_166\,
      \out_data_reg[79]_1\(1) => \wf1.cic_integrator2_inst_n_167\,
      \out_data_reg[79]_1\(0) => \wf1.cic_integrator2_inst_n_168\,
      \out_data_reg[7]_0\(3) => \wf1.cic_integrator3_inst_n_93\,
      \out_data_reg[7]_0\(2) => \wf1.cic_integrator3_inst_n_94\,
      \out_data_reg[7]_0\(1) => \wf1.cic_integrator3_inst_n_95\,
      \out_data_reg[7]_0\(0) => \wf1.cic_integrator3_inst_n_96\,
      \out_data_reg[7]_1\(3) => \wf1.cic_integrator2_inst_n_93\,
      \out_data_reg[7]_1\(2) => \wf1.cic_integrator2_inst_n_94\,
      \out_data_reg[7]_1\(1) => \wf1.cic_integrator2_inst_n_95\,
      \out_data_reg[7]_1\(0) => \wf1.cic_integrator2_inst_n_96\,
      \out_data_reg[7]_2\ => \wf1.cic_integrator4_inst_n_5\,
      \out_data_reg[7]_3\ => \wf1.cic_integrator4_inst_n_6\,
      \out_data_reg[7]_4\ => \wf1.cic_integrator4_inst_n_7\,
      \out_data_reg[7]_5\ => \wf1.cic_integrator4_inst_n_8\,
      \out_data_reg[83]_0\(3) => \wf1.cic_integrator3_inst_n_169\,
      \out_data_reg[83]_0\(2) => \wf1.cic_integrator3_inst_n_170\,
      \out_data_reg[83]_0\(1) => \wf1.cic_integrator3_inst_n_171\,
      \out_data_reg[83]_0\(0) => \wf1.cic_integrator3_inst_n_172\,
      \out_data_reg[83]_1\(3) => \wf1.cic_integrator2_inst_n_169\,
      \out_data_reg[83]_1\(2) => \wf1.cic_integrator2_inst_n_170\,
      \out_data_reg[83]_1\(1) => \wf1.cic_integrator2_inst_n_171\,
      \out_data_reg[83]_1\(0) => \wf1.cic_integrator2_inst_n_172\,
      \out_data_reg[87]_0\(3) => \wf1.cic_integrator3_inst_n_173\,
      \out_data_reg[87]_0\(2) => \wf1.cic_integrator3_inst_n_174\,
      \out_data_reg[87]_0\(1) => \wf1.cic_integrator3_inst_n_175\,
      \out_data_reg[87]_0\(0) => \wf1.cic_integrator3_inst_n_176\,
      \out_data_reg[87]_1\(0) => \wf1.cic_integrator3_inst_n_177\,
      \out_data_reg[87]_2\(3) => \wf1.cic_integrator2_inst_n_173\,
      \out_data_reg[87]_2\(2) => \wf1.cic_integrator2_inst_n_174\,
      \out_data_reg[87]_2\(1) => \wf1.cic_integrator2_inst_n_175\,
      \out_data_reg[87]_2\(0) => \wf1.cic_integrator2_inst_n_176\,
      \out_data_reg[88]_0\(0) => \wf1.cic_integrator2_inst_n_177\,
      \wf1.integrator3_data\(88 downto 0) => \wf1.integrator3_data\(88 downto 0),
      \wf1.integrator4_data\(27 downto 0) => \wf1.integrator4_data\(88 downto 61)
    );
\wf1.cic_integrator4_inst\: entity work.design_1_wf_proc_0_1_cic_integrator_4
     port map (
      O(3) => \wf1.cic_integrator3_inst_n_89\,
      O(2) => \wf1.cic_integrator3_inst_n_90\,
      O(1) => \wf1.cic_integrator3_inst_n_91\,
      O(0) => \wf1.cic_integrator3_inst_n_92\,
      SR(0) => \^cic_reset\,
      in_aclk => in_aclk,
      \out_data_reg[0]_0\ => \wf1.cic_integrator4_inst_n_0\,
      \out_data_reg[10]_0\ => \wf1.cic_integrator4_inst_n_11\,
      \out_data_reg[11]_0\ => \wf1.cic_integrator4_inst_n_12\,
      \out_data_reg[11]_1\(3) => \wf1.cic_integrator3_inst_n_97\,
      \out_data_reg[11]_1\(2) => \wf1.cic_integrator3_inst_n_98\,
      \out_data_reg[11]_1\(1) => \wf1.cic_integrator3_inst_n_99\,
      \out_data_reg[11]_1\(0) => \wf1.cic_integrator3_inst_n_100\,
      \out_data_reg[12]_0\ => \wf1.cic_integrator4_inst_n_13\,
      \out_data_reg[13]_0\ => \wf1.cic_integrator4_inst_n_14\,
      \out_data_reg[14]_0\ => \wf1.cic_integrator4_inst_n_15\,
      \out_data_reg[15]_0\ => \wf1.cic_integrator4_inst_n_16\,
      \out_data_reg[15]_1\(3) => \wf1.cic_integrator3_inst_n_101\,
      \out_data_reg[15]_1\(2) => \wf1.cic_integrator3_inst_n_102\,
      \out_data_reg[15]_1\(1) => \wf1.cic_integrator3_inst_n_103\,
      \out_data_reg[15]_1\(0) => \wf1.cic_integrator3_inst_n_104\,
      \out_data_reg[16]_0\ => \wf1.cic_integrator4_inst_n_17\,
      \out_data_reg[17]_0\ => \wf1.cic_integrator4_inst_n_18\,
      \out_data_reg[18]_0\ => \wf1.cic_integrator4_inst_n_19\,
      \out_data_reg[19]_0\ => \wf1.cic_integrator4_inst_n_20\,
      \out_data_reg[19]_1\(3) => \wf1.cic_integrator3_inst_n_105\,
      \out_data_reg[19]_1\(2) => \wf1.cic_integrator3_inst_n_106\,
      \out_data_reg[19]_1\(1) => \wf1.cic_integrator3_inst_n_107\,
      \out_data_reg[19]_1\(0) => \wf1.cic_integrator3_inst_n_108\,
      \out_data_reg[1]_0\ => \wf1.cic_integrator4_inst_n_2\,
      \out_data_reg[20]_0\ => \wf1.cic_integrator4_inst_n_21\,
      \out_data_reg[21]_0\ => \wf1.cic_integrator4_inst_n_22\,
      \out_data_reg[22]_0\ => \wf1.cic_integrator4_inst_n_23\,
      \out_data_reg[23]_0\ => \wf1.cic_integrator4_inst_n_24\,
      \out_data_reg[23]_1\(3) => \wf1.cic_integrator3_inst_n_109\,
      \out_data_reg[23]_1\(2) => \wf1.cic_integrator3_inst_n_110\,
      \out_data_reg[23]_1\(1) => \wf1.cic_integrator3_inst_n_111\,
      \out_data_reg[23]_1\(0) => \wf1.cic_integrator3_inst_n_112\,
      \out_data_reg[24]_0\ => \wf1.cic_integrator4_inst_n_25\,
      \out_data_reg[25]_0\ => \wf1.cic_integrator4_inst_n_26\,
      \out_data_reg[26]_0\ => \wf1.cic_integrator4_inst_n_27\,
      \out_data_reg[27]_0\ => \wf1.cic_integrator4_inst_n_28\,
      \out_data_reg[27]_1\(3) => \wf1.cic_integrator3_inst_n_113\,
      \out_data_reg[27]_1\(2) => \wf1.cic_integrator3_inst_n_114\,
      \out_data_reg[27]_1\(1) => \wf1.cic_integrator3_inst_n_115\,
      \out_data_reg[27]_1\(0) => \wf1.cic_integrator3_inst_n_116\,
      \out_data_reg[28]_0\ => \wf1.cic_integrator4_inst_n_29\,
      \out_data_reg[29]_0\ => \wf1.cic_integrator4_inst_n_30\,
      \out_data_reg[2]_0\ => \wf1.cic_integrator4_inst_n_3\,
      \out_data_reg[30]_0\ => \wf1.cic_integrator4_inst_n_31\,
      \out_data_reg[31]_0\ => \wf1.cic_integrator4_inst_n_32\,
      \out_data_reg[31]_1\(3) => \wf1.cic_integrator3_inst_n_117\,
      \out_data_reg[31]_1\(2) => \wf1.cic_integrator3_inst_n_118\,
      \out_data_reg[31]_1\(1) => \wf1.cic_integrator3_inst_n_119\,
      \out_data_reg[31]_1\(0) => \wf1.cic_integrator3_inst_n_120\,
      \out_data_reg[32]_0\ => \wf1.cic_integrator4_inst_n_33\,
      \out_data_reg[33]_0\ => \wf1.cic_integrator4_inst_n_34\,
      \out_data_reg[34]_0\ => \wf1.cic_integrator4_inst_n_35\,
      \out_data_reg[35]_0\ => \wf1.cic_integrator4_inst_n_36\,
      \out_data_reg[35]_1\(3) => \wf1.cic_integrator3_inst_n_121\,
      \out_data_reg[35]_1\(2) => \wf1.cic_integrator3_inst_n_122\,
      \out_data_reg[35]_1\(1) => \wf1.cic_integrator3_inst_n_123\,
      \out_data_reg[35]_1\(0) => \wf1.cic_integrator3_inst_n_124\,
      \out_data_reg[36]_0\ => \wf1.cic_integrator4_inst_n_37\,
      \out_data_reg[37]_0\ => \wf1.cic_integrator4_inst_n_38\,
      \out_data_reg[38]_0\ => \wf1.cic_integrator4_inst_n_39\,
      \out_data_reg[39]_0\ => \wf1.cic_integrator4_inst_n_40\,
      \out_data_reg[39]_1\(3) => \wf1.cic_integrator3_inst_n_125\,
      \out_data_reg[39]_1\(2) => \wf1.cic_integrator3_inst_n_126\,
      \out_data_reg[39]_1\(1) => \wf1.cic_integrator3_inst_n_127\,
      \out_data_reg[39]_1\(0) => \wf1.cic_integrator3_inst_n_128\,
      \out_data_reg[3]_0\ => \wf1.cic_integrator4_inst_n_4\,
      \out_data_reg[3]_1\ => \wf1.cic_integrator5_inst_n_0\,
      \out_data_reg[3]_2\ => \wf1.cic_integrator5_inst_n_1\,
      \out_data_reg[3]_3\ => \wf1.cic_integrator5_inst_n_2\,
      \out_data_reg[3]_4\ => \wf1.cic_integrator5_inst_n_3\,
      \out_data_reg[40]_0\ => \wf1.cic_integrator4_inst_n_41\,
      \out_data_reg[41]_0\ => \wf1.cic_integrator4_inst_n_42\,
      \out_data_reg[42]_0\ => \wf1.cic_integrator4_inst_n_43\,
      \out_data_reg[43]_0\ => \wf1.cic_integrator4_inst_n_44\,
      \out_data_reg[43]_1\(3) => \wf1.cic_integrator3_inst_n_129\,
      \out_data_reg[43]_1\(2) => \wf1.cic_integrator3_inst_n_130\,
      \out_data_reg[43]_1\(1) => \wf1.cic_integrator3_inst_n_131\,
      \out_data_reg[43]_1\(0) => \wf1.cic_integrator3_inst_n_132\,
      \out_data_reg[44]_0\ => \wf1.cic_integrator4_inst_n_45\,
      \out_data_reg[45]_0\ => \wf1.cic_integrator4_inst_n_46\,
      \out_data_reg[46]_0\ => \wf1.cic_integrator4_inst_n_47\,
      \out_data_reg[47]_0\ => \wf1.cic_integrator4_inst_n_48\,
      \out_data_reg[47]_1\(3) => \wf1.cic_integrator3_inst_n_133\,
      \out_data_reg[47]_1\(2) => \wf1.cic_integrator3_inst_n_134\,
      \out_data_reg[47]_1\(1) => \wf1.cic_integrator3_inst_n_135\,
      \out_data_reg[47]_1\(0) => \wf1.cic_integrator3_inst_n_136\,
      \out_data_reg[48]_0\ => \wf1.cic_integrator4_inst_n_49\,
      \out_data_reg[49]_0\ => \wf1.cic_integrator4_inst_n_50\,
      \out_data_reg[4]_0\ => \wf1.cic_integrator4_inst_n_5\,
      \out_data_reg[50]_0\ => \wf1.cic_integrator4_inst_n_51\,
      \out_data_reg[51]_0\ => \wf1.cic_integrator4_inst_n_52\,
      \out_data_reg[51]_1\(3) => \wf1.cic_integrator3_inst_n_137\,
      \out_data_reg[51]_1\(2) => \wf1.cic_integrator3_inst_n_138\,
      \out_data_reg[51]_1\(1) => \wf1.cic_integrator3_inst_n_139\,
      \out_data_reg[51]_1\(0) => \wf1.cic_integrator3_inst_n_140\,
      \out_data_reg[52]_0\ => \wf1.cic_integrator4_inst_n_53\,
      \out_data_reg[53]_0\ => \wf1.cic_integrator4_inst_n_54\,
      \out_data_reg[54]_0\ => \wf1.cic_integrator4_inst_n_55\,
      \out_data_reg[55]_0\ => \wf1.cic_integrator4_inst_n_56\,
      \out_data_reg[55]_1\(3) => \wf1.cic_integrator3_inst_n_141\,
      \out_data_reg[55]_1\(2) => \wf1.cic_integrator3_inst_n_142\,
      \out_data_reg[55]_1\(1) => \wf1.cic_integrator3_inst_n_143\,
      \out_data_reg[55]_1\(0) => \wf1.cic_integrator3_inst_n_144\,
      \out_data_reg[56]_0\ => \wf1.cic_integrator4_inst_n_57\,
      \out_data_reg[57]_0\ => \wf1.cic_integrator4_inst_n_58\,
      \out_data_reg[58]_0\ => \wf1.cic_integrator4_inst_n_59\,
      \out_data_reg[59]_0\ => \wf1.cic_integrator4_inst_n_60\,
      \out_data_reg[59]_1\(3) => \wf1.cic_integrator3_inst_n_145\,
      \out_data_reg[59]_1\(2) => \wf1.cic_integrator3_inst_n_146\,
      \out_data_reg[59]_1\(1) => \wf1.cic_integrator3_inst_n_147\,
      \out_data_reg[59]_1\(0) => \wf1.cic_integrator3_inst_n_148\,
      \out_data_reg[5]_0\ => \wf1.cic_integrator4_inst_n_6\,
      \out_data_reg[60]_0\ => \wf1.cic_integrator4_inst_n_61\,
      \out_data_reg[63]_0\(3) => \wf1.cic_integrator3_inst_n_149\,
      \out_data_reg[63]_0\(2) => \wf1.cic_integrator3_inst_n_150\,
      \out_data_reg[63]_0\(1) => \wf1.cic_integrator3_inst_n_151\,
      \out_data_reg[63]_0\(0) => \wf1.cic_integrator3_inst_n_152\,
      \out_data_reg[64]_0\(3) => \wf1.cic_integrator4_inst_n_90\,
      \out_data_reg[64]_0\(2) => \wf1.cic_integrator4_inst_n_91\,
      \out_data_reg[64]_0\(1) => \wf1.cic_integrator4_inst_n_92\,
      \out_data_reg[64]_0\(0) => \wf1.cic_integrator4_inst_n_93\,
      \out_data_reg[67]_0\(3) => \wf1.cic_integrator3_inst_n_153\,
      \out_data_reg[67]_0\(2) => \wf1.cic_integrator3_inst_n_154\,
      \out_data_reg[67]_0\(1) => \wf1.cic_integrator3_inst_n_155\,
      \out_data_reg[67]_0\(0) => \wf1.cic_integrator3_inst_n_156\,
      \out_data_reg[68]_0\(3) => \wf1.cic_integrator4_inst_n_94\,
      \out_data_reg[68]_0\(2) => \wf1.cic_integrator4_inst_n_95\,
      \out_data_reg[68]_0\(1) => \wf1.cic_integrator4_inst_n_96\,
      \out_data_reg[68]_0\(0) => \wf1.cic_integrator4_inst_n_97\,
      \out_data_reg[6]_0\ => \wf1.cic_integrator4_inst_n_7\,
      \out_data_reg[71]_0\(3) => \wf1.cic_integrator3_inst_n_157\,
      \out_data_reg[71]_0\(2) => \wf1.cic_integrator3_inst_n_158\,
      \out_data_reg[71]_0\(1) => \wf1.cic_integrator3_inst_n_159\,
      \out_data_reg[71]_0\(0) => \wf1.cic_integrator3_inst_n_160\,
      \out_data_reg[72]_0\(3) => \wf1.cic_integrator4_inst_n_98\,
      \out_data_reg[72]_0\(2) => \wf1.cic_integrator4_inst_n_99\,
      \out_data_reg[72]_0\(1) => \wf1.cic_integrator4_inst_n_100\,
      \out_data_reg[72]_0\(0) => \wf1.cic_integrator4_inst_n_101\,
      \out_data_reg[75]_0\(3) => \wf1.cic_integrator3_inst_n_161\,
      \out_data_reg[75]_0\(2) => \wf1.cic_integrator3_inst_n_162\,
      \out_data_reg[75]_0\(1) => \wf1.cic_integrator3_inst_n_163\,
      \out_data_reg[75]_0\(0) => \wf1.cic_integrator3_inst_n_164\,
      \out_data_reg[76]_0\(3) => \wf1.cic_integrator4_inst_n_102\,
      \out_data_reg[76]_0\(2) => \wf1.cic_integrator4_inst_n_103\,
      \out_data_reg[76]_0\(1) => \wf1.cic_integrator4_inst_n_104\,
      \out_data_reg[76]_0\(0) => \wf1.cic_integrator4_inst_n_105\,
      \out_data_reg[79]_0\(3) => \wf1.cic_integrator3_inst_n_165\,
      \out_data_reg[79]_0\(2) => \wf1.cic_integrator3_inst_n_166\,
      \out_data_reg[79]_0\(1) => \wf1.cic_integrator3_inst_n_167\,
      \out_data_reg[79]_0\(0) => \wf1.cic_integrator3_inst_n_168\,
      \out_data_reg[7]_0\ => \wf1.cic_integrator4_inst_n_8\,
      \out_data_reg[7]_1\(3) => \wf1.cic_integrator3_inst_n_93\,
      \out_data_reg[7]_1\(2) => \wf1.cic_integrator3_inst_n_94\,
      \out_data_reg[7]_1\(1) => \wf1.cic_integrator3_inst_n_95\,
      \out_data_reg[7]_1\(0) => \wf1.cic_integrator3_inst_n_96\,
      \out_data_reg[7]_2\ => \wf1.cic_integrator5_inst_n_4\,
      \out_data_reg[80]_0\(3) => \wf1.cic_integrator4_inst_n_106\,
      \out_data_reg[80]_0\(2) => \wf1.cic_integrator4_inst_n_107\,
      \out_data_reg[80]_0\(1) => \wf1.cic_integrator4_inst_n_108\,
      \out_data_reg[80]_0\(0) => \wf1.cic_integrator4_inst_n_109\,
      \out_data_reg[83]_0\(3) => \wf1.cic_integrator3_inst_n_169\,
      \out_data_reg[83]_0\(2) => \wf1.cic_integrator3_inst_n_170\,
      \out_data_reg[83]_0\(1) => \wf1.cic_integrator3_inst_n_171\,
      \out_data_reg[83]_0\(0) => \wf1.cic_integrator3_inst_n_172\,
      \out_data_reg[84]_0\(3) => \wf1.cic_integrator4_inst_n_110\,
      \out_data_reg[84]_0\(2) => \wf1.cic_integrator4_inst_n_111\,
      \out_data_reg[84]_0\(1) => \wf1.cic_integrator4_inst_n_112\,
      \out_data_reg[84]_0\(0) => \wf1.cic_integrator4_inst_n_113\,
      \out_data_reg[87]_0\(3) => \wf1.cic_integrator4_inst_n_114\,
      \out_data_reg[87]_0\(2) => \wf1.cic_integrator4_inst_n_115\,
      \out_data_reg[87]_0\(1) => \wf1.cic_integrator4_inst_n_116\,
      \out_data_reg[87]_0\(0) => \wf1.cic_integrator4_inst_n_117\,
      \out_data_reg[87]_1\(3) => \wf1.cic_integrator3_inst_n_173\,
      \out_data_reg[87]_1\(2) => \wf1.cic_integrator3_inst_n_174\,
      \out_data_reg[87]_1\(1) => \wf1.cic_integrator3_inst_n_175\,
      \out_data_reg[87]_1\(0) => \wf1.cic_integrator3_inst_n_176\,
      \out_data_reg[88]_0\(0) => \wf1.cic_integrator3_inst_n_177\,
      \out_data_reg[8]_0\ => \wf1.cic_integrator4_inst_n_9\,
      \out_data_reg[9]_0\ => \wf1.cic_integrator4_inst_n_10\,
      resn_i => resn_i,
      \wf1.integrator4_data\(27 downto 0) => \wf1.integrator4_data\(88 downto 61),
      \wf1.integrator5_data\(22 downto 0) => \wf1.integrator5_data\(27 downto 5)
    );
\wf1.cic_integrator5_inst\: entity work.\design_1_wf_proc_0_1_cic_integrator__parameterized0\
     port map (
      S(3) => \wf1.cic_integrator5_inst_n_28\,
      S(2) => \wf1.cic_integrator5_inst_n_29\,
      S(1) => \wf1.cic_integrator5_inst_n_30\,
      S(0) => \wf1.cic_integrator5_inst_n_31\,
      SR(0) => \^cic_reset\,
      in_aclk => in_aclk,
      \out_data_reg[0]_0\ => \wf1.cic_integrator5_inst_n_0\,
      \out_data_reg[11]_0\(3) => \wf1.cic_integrator4_inst_n_98\,
      \out_data_reg[11]_0\(2) => \wf1.cic_integrator4_inst_n_99\,
      \out_data_reg[11]_0\(1) => \wf1.cic_integrator4_inst_n_100\,
      \out_data_reg[11]_0\(0) => \wf1.cic_integrator4_inst_n_101\,
      \out_data_reg[12]_0\(3) => \wf1.cic_integrator5_inst_n_32\,
      \out_data_reg[12]_0\(2) => \wf1.cic_integrator5_inst_n_33\,
      \out_data_reg[12]_0\(1) => \wf1.cic_integrator5_inst_n_34\,
      \out_data_reg[12]_0\(0) => \wf1.cic_integrator5_inst_n_35\,
      \out_data_reg[15]_0\(3) => \wf1.cic_integrator4_inst_n_102\,
      \out_data_reg[15]_0\(2) => \wf1.cic_integrator4_inst_n_103\,
      \out_data_reg[15]_0\(1) => \wf1.cic_integrator4_inst_n_104\,
      \out_data_reg[15]_0\(0) => \wf1.cic_integrator4_inst_n_105\,
      \out_data_reg[16]_0\(3) => \wf1.cic_integrator5_inst_n_36\,
      \out_data_reg[16]_0\(2) => \wf1.cic_integrator5_inst_n_37\,
      \out_data_reg[16]_0\(1) => \wf1.cic_integrator5_inst_n_38\,
      \out_data_reg[16]_0\(0) => \wf1.cic_integrator5_inst_n_39\,
      \out_data_reg[19]_0\(3) => \wf1.cic_integrator4_inst_n_106\,
      \out_data_reg[19]_0\(2) => \wf1.cic_integrator4_inst_n_107\,
      \out_data_reg[19]_0\(1) => \wf1.cic_integrator4_inst_n_108\,
      \out_data_reg[19]_0\(0) => \wf1.cic_integrator4_inst_n_109\,
      \out_data_reg[1]_0\ => \wf1.cic_integrator5_inst_n_1\,
      \out_data_reg[20]_0\(3) => \wf1.cic_integrator5_inst_n_40\,
      \out_data_reg[20]_0\(2) => \wf1.cic_integrator5_inst_n_41\,
      \out_data_reg[20]_0\(1) => \wf1.cic_integrator5_inst_n_42\,
      \out_data_reg[20]_0\(0) => \wf1.cic_integrator5_inst_n_43\,
      \out_data_reg[22]_0\(22 downto 0) => prev_data(22 downto 0),
      \out_data_reg[23]_0\(3) => \wf1.cic_integrator4_inst_n_110\,
      \out_data_reg[23]_0\(2) => \wf1.cic_integrator4_inst_n_111\,
      \out_data_reg[23]_0\(1) => \wf1.cic_integrator4_inst_n_112\,
      \out_data_reg[23]_0\(0) => \wf1.cic_integrator4_inst_n_113\,
      \out_data_reg[24]_0\(3) => \wf1.cic_integrator5_inst_n_44\,
      \out_data_reg[24]_0\(2) => \wf1.cic_integrator5_inst_n_45\,
      \out_data_reg[24]_0\(1) => \wf1.cic_integrator5_inst_n_46\,
      \out_data_reg[24]_0\(0) => \wf1.cic_integrator5_inst_n_47\,
      \out_data_reg[27]_0\(2) => \wf1.cic_integrator5_inst_n_48\,
      \out_data_reg[27]_0\(1) => \wf1.cic_integrator5_inst_n_49\,
      \out_data_reg[27]_0\(0) => \wf1.cic_integrator5_inst_n_50\,
      \out_data_reg[27]_1\(3) => \wf1.cic_integrator4_inst_n_114\,
      \out_data_reg[27]_1\(2) => \wf1.cic_integrator4_inst_n_115\,
      \out_data_reg[27]_1\(1) => \wf1.cic_integrator4_inst_n_116\,
      \out_data_reg[27]_1\(0) => \wf1.cic_integrator4_inst_n_117\,
      \out_data_reg[2]_0\ => \wf1.cic_integrator5_inst_n_2\,
      \out_data_reg[3]_0\ => \wf1.cic_integrator5_inst_n_3\,
      \out_data_reg[3]_1\(3) => \wf1.cic_integrator4_inst_n_90\,
      \out_data_reg[3]_1\(2) => \wf1.cic_integrator4_inst_n_91\,
      \out_data_reg[3]_1\(1) => \wf1.cic_integrator4_inst_n_92\,
      \out_data_reg[3]_1\(0) => \wf1.cic_integrator4_inst_n_93\,
      \out_data_reg[4]_0\ => \wf1.cic_integrator5_inst_n_4\,
      \out_data_reg[7]_0\(3) => \wf1.cic_integrator4_inst_n_94\,
      \out_data_reg[7]_0\(2) => \wf1.cic_integrator4_inst_n_95\,
      \out_data_reg[7]_0\(1) => \wf1.cic_integrator4_inst_n_96\,
      \out_data_reg[7]_0\(0) => \wf1.cic_integrator4_inst_n_97\,
      \wf1.integrator5_data\(22 downto 0) => \wf1.integrator5_data\(27 downto 5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_wf_proc_0_1_wf_proc is
  port (
    adc_data : in STD_LOGIC_VECTOR ( 11 downto 0 );
    resn_i : in STD_LOGIC;
    in_aclk : in STD_LOGIC;
    data_ready_i : in STD_LOGIC;
    command_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    data_i : in STD_LOGIC_VECTOR ( 35 downto 0 );
    start_out : out STD_LOGIC;
    wf_axis_tvalid : out STD_LOGIC;
    wf_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CIC_INIT_DECIMATION : integer;
  attribute CIC_INIT_DECIMATION of design_1_wf_proc_0_1_wf_proc : entity is 32;
  attribute DDS_OUT_WIDTH : integer;
  attribute DDS_OUT_WIDTH of design_1_wf_proc_0_1_wf_proc : entity is 14;
  attribute DDS_PHASE_WIDTH : integer;
  attribute DDS_PHASE_WIDTH of design_1_wf_proc_0_1_wf_proc : entity is 32;
  attribute IN_WIDTH : integer;
  attribute IN_WIDTH of design_1_wf_proc_0_1_wf_proc : entity is 12;
  attribute MULT_RESULT_WIDTH : integer;
  attribute MULT_RESULT_WIDTH of design_1_wf_proc_0_1_wf_proc : entity is 25;
  attribute MULT_SHIFT : integer;
  attribute MULT_SHIFT of design_1_wf_proc_0_1_wf_proc : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_wf_proc_0_1_wf_proc : entity is "wf_proc";
  attribute SPI_CMD_SET_WF_DECIM : string;
  attribute SPI_CMD_SET_WF_DECIM of design_1_wf_proc_0_1_wf_proc : entity is "4'b0011";
  attribute SPI_CMD_SET_WF_FREQ : string;
  attribute SPI_CMD_SET_WF_FREQ of design_1_wf_proc_0_1_wf_proc : entity is "4'b0010";
  attribute SPI_CMD_START_WF : string;
  attribute SPI_CMD_START_WF of design_1_wf_proc_0_1_wf_proc : entity is "4'b0100";
  attribute WF1_BITS : integer;
  attribute WF1_BITS of design_1_wf_proc_0_1_wf_proc : entity is 24;
  attribute WF1_GROWTH : integer;
  attribute WF1_GROWTH of design_1_wf_proc_0_1_wf_proc : entity is 65;
  attribute WF1_STAGES : integer;
  attribute WF1_STAGES of design_1_wf_proc_0_1_wf_proc : entity is 5;
  attribute WFO_BITS : integer;
  attribute WFO_BITS of design_1_wf_proc_0_1_wf_proc : entity is 16;
  attribute WF_1CIC_MAXD : integer;
  attribute WF_1CIC_MAXD of design_1_wf_proc_0_1_wf_proc : entity is 8192;
  attribute WF_INDEX : integer;
  attribute WF_INDEX of design_1_wf_proc_0_1_wf_proc : entity is 2;
  attribute WF_MD : integer;
  attribute WF_MD of design_1_wf_proc_0_1_wf_proc : entity is 13;
end design_1_wf_proc_0_1_wf_proc;

architecture STRUCTURE of design_1_wf_proc_0_1_wf_proc is
  component design_1_wf_proc_0_1_dds_sound is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_config_tvalid : in STD_LOGIC;
    s_axis_config_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_data_tvalid : out STD_LOGIC;
    m_axis_data_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_phase_tvalid : out STD_LOGIC;
    m_axis_phase_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_wf_proc_0_1_dds_sound;
  signal cic_decim : STD_LOGIC;
  signal \cic_decim[12]_i_2_n_0\ : STD_LOGIC;
  signal \cic_decim_reg_n_0_[0]\ : STD_LOGIC;
  signal \cic_decim_reg_n_0_[10]\ : STD_LOGIC;
  signal \cic_decim_reg_n_0_[11]\ : STD_LOGIC;
  signal \cic_decim_reg_n_0_[12]\ : STD_LOGIC;
  signal \cic_decim_reg_n_0_[1]\ : STD_LOGIC;
  signal \cic_decim_reg_n_0_[2]\ : STD_LOGIC;
  signal \cic_decim_reg_n_0_[3]\ : STD_LOGIC;
  signal \cic_decim_reg_n_0_[4]\ : STD_LOGIC;
  signal \cic_decim_reg_n_0_[5]\ : STD_LOGIC;
  signal \cic_decim_reg_n_0_[6]\ : STD_LOGIC;
  signal \cic_decim_reg_n_0_[7]\ : STD_LOGIC;
  signal \cic_decim_reg_n_0_[8]\ : STD_LOGIC;
  signal \cic_decim_reg_n_0_[9]\ : STD_LOGIC;
  signal cic_reset : STD_LOGIC;
  signal dds_phase_inc_value : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[0]\ : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[10]\ : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[11]\ : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[12]\ : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[13]\ : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[14]\ : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[15]\ : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[16]\ : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[17]\ : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[18]\ : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[19]\ : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[1]\ : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[20]\ : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[21]\ : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[22]\ : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[23]\ : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[24]\ : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[25]\ : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[26]\ : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[27]\ : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[28]\ : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[29]\ : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[2]\ : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[30]\ : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[31]\ : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[3]\ : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[4]\ : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[5]\ : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[6]\ : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[7]\ : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[8]\ : STD_LOGIC;
  signal \dds_phase_inc_value_reg_n_0_[9]\ : STD_LOGIC;
  signal \in\ : STD_LOGIC_VECTOR ( 83 downto 0 );
  signal mult_prod_i_reg_n_105 : STD_LOGIC;
  signal mult_prod_q_reg_n_105 : STD_LOGIC;
  signal prod_i : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal prod_q : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal sample_no1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal start_counter : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \start_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \start_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \start_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal start_wf_pulse : STD_LOGIC;
  signal start_wf_pulse_i_1_n_0 : STD_LOGIC;
  signal start_wf_pulse_i_2_n_0 : STD_LOGIC;
  signal tdata_dds : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal wf_cic_i_n_10 : STD_LOGIC;
  signal wf_cic_i_n_100 : STD_LOGIC;
  signal wf_cic_i_n_101 : STD_LOGIC;
  signal wf_cic_i_n_102 : STD_LOGIC;
  signal wf_cic_i_n_103 : STD_LOGIC;
  signal wf_cic_i_n_104 : STD_LOGIC;
  signal wf_cic_i_n_105 : STD_LOGIC;
  signal wf_cic_i_n_106 : STD_LOGIC;
  signal wf_cic_i_n_107 : STD_LOGIC;
  signal wf_cic_i_n_108 : STD_LOGIC;
  signal wf_cic_i_n_109 : STD_LOGIC;
  signal wf_cic_i_n_11 : STD_LOGIC;
  signal wf_cic_i_n_110 : STD_LOGIC;
  signal wf_cic_i_n_111 : STD_LOGIC;
  signal wf_cic_i_n_112 : STD_LOGIC;
  signal wf_cic_i_n_113 : STD_LOGIC;
  signal wf_cic_i_n_114 : STD_LOGIC;
  signal wf_cic_i_n_115 : STD_LOGIC;
  signal wf_cic_i_n_116 : STD_LOGIC;
  signal wf_cic_i_n_117 : STD_LOGIC;
  signal wf_cic_i_n_118 : STD_LOGIC;
  signal wf_cic_i_n_119 : STD_LOGIC;
  signal wf_cic_i_n_12 : STD_LOGIC;
  signal wf_cic_i_n_120 : STD_LOGIC;
  signal wf_cic_i_n_121 : STD_LOGIC;
  signal wf_cic_i_n_122 : STD_LOGIC;
  signal wf_cic_i_n_123 : STD_LOGIC;
  signal wf_cic_i_n_124 : STD_LOGIC;
  signal wf_cic_i_n_125 : STD_LOGIC;
  signal wf_cic_i_n_126 : STD_LOGIC;
  signal wf_cic_i_n_127 : STD_LOGIC;
  signal wf_cic_i_n_128 : STD_LOGIC;
  signal wf_cic_i_n_129 : STD_LOGIC;
  signal wf_cic_i_n_13 : STD_LOGIC;
  signal wf_cic_i_n_130 : STD_LOGIC;
  signal wf_cic_i_n_131 : STD_LOGIC;
  signal wf_cic_i_n_132 : STD_LOGIC;
  signal wf_cic_i_n_14 : STD_LOGIC;
  signal wf_cic_i_n_15 : STD_LOGIC;
  signal wf_cic_i_n_16 : STD_LOGIC;
  signal wf_cic_i_n_17 : STD_LOGIC;
  signal wf_cic_i_n_18 : STD_LOGIC;
  signal wf_cic_i_n_19 : STD_LOGIC;
  signal wf_cic_i_n_2 : STD_LOGIC;
  signal wf_cic_i_n_20 : STD_LOGIC;
  signal wf_cic_i_n_21 : STD_LOGIC;
  signal wf_cic_i_n_22 : STD_LOGIC;
  signal wf_cic_i_n_23 : STD_LOGIC;
  signal wf_cic_i_n_24 : STD_LOGIC;
  signal wf_cic_i_n_25 : STD_LOGIC;
  signal wf_cic_i_n_26 : STD_LOGIC;
  signal wf_cic_i_n_27 : STD_LOGIC;
  signal wf_cic_i_n_28 : STD_LOGIC;
  signal wf_cic_i_n_29 : STD_LOGIC;
  signal wf_cic_i_n_3 : STD_LOGIC;
  signal wf_cic_i_n_30 : STD_LOGIC;
  signal wf_cic_i_n_31 : STD_LOGIC;
  signal wf_cic_i_n_32 : STD_LOGIC;
  signal wf_cic_i_n_33 : STD_LOGIC;
  signal wf_cic_i_n_34 : STD_LOGIC;
  signal wf_cic_i_n_35 : STD_LOGIC;
  signal wf_cic_i_n_36 : STD_LOGIC;
  signal wf_cic_i_n_37 : STD_LOGIC;
  signal wf_cic_i_n_38 : STD_LOGIC;
  signal wf_cic_i_n_39 : STD_LOGIC;
  signal wf_cic_i_n_4 : STD_LOGIC;
  signal wf_cic_i_n_40 : STD_LOGIC;
  signal wf_cic_i_n_41 : STD_LOGIC;
  signal wf_cic_i_n_42 : STD_LOGIC;
  signal wf_cic_i_n_43 : STD_LOGIC;
  signal wf_cic_i_n_44 : STD_LOGIC;
  signal wf_cic_i_n_45 : STD_LOGIC;
  signal wf_cic_i_n_46 : STD_LOGIC;
  signal wf_cic_i_n_47 : STD_LOGIC;
  signal wf_cic_i_n_48 : STD_LOGIC;
  signal wf_cic_i_n_49 : STD_LOGIC;
  signal wf_cic_i_n_5 : STD_LOGIC;
  signal wf_cic_i_n_50 : STD_LOGIC;
  signal wf_cic_i_n_51 : STD_LOGIC;
  signal wf_cic_i_n_52 : STD_LOGIC;
  signal wf_cic_i_n_53 : STD_LOGIC;
  signal wf_cic_i_n_54 : STD_LOGIC;
  signal wf_cic_i_n_55 : STD_LOGIC;
  signal wf_cic_i_n_56 : STD_LOGIC;
  signal wf_cic_i_n_57 : STD_LOGIC;
  signal wf_cic_i_n_58 : STD_LOGIC;
  signal wf_cic_i_n_59 : STD_LOGIC;
  signal wf_cic_i_n_6 : STD_LOGIC;
  signal wf_cic_i_n_60 : STD_LOGIC;
  signal wf_cic_i_n_61 : STD_LOGIC;
  signal wf_cic_i_n_62 : STD_LOGIC;
  signal wf_cic_i_n_63 : STD_LOGIC;
  signal wf_cic_i_n_64 : STD_LOGIC;
  signal wf_cic_i_n_65 : STD_LOGIC;
  signal wf_cic_i_n_66 : STD_LOGIC;
  signal wf_cic_i_n_67 : STD_LOGIC;
  signal wf_cic_i_n_68 : STD_LOGIC;
  signal wf_cic_i_n_69 : STD_LOGIC;
  signal wf_cic_i_n_7 : STD_LOGIC;
  signal wf_cic_i_n_70 : STD_LOGIC;
  signal wf_cic_i_n_71 : STD_LOGIC;
  signal wf_cic_i_n_72 : STD_LOGIC;
  signal wf_cic_i_n_73 : STD_LOGIC;
  signal wf_cic_i_n_74 : STD_LOGIC;
  signal wf_cic_i_n_75 : STD_LOGIC;
  signal wf_cic_i_n_76 : STD_LOGIC;
  signal wf_cic_i_n_77 : STD_LOGIC;
  signal wf_cic_i_n_78 : STD_LOGIC;
  signal wf_cic_i_n_79 : STD_LOGIC;
  signal wf_cic_i_n_8 : STD_LOGIC;
  signal wf_cic_i_n_80 : STD_LOGIC;
  signal wf_cic_i_n_81 : STD_LOGIC;
  signal wf_cic_i_n_82 : STD_LOGIC;
  signal wf_cic_i_n_83 : STD_LOGIC;
  signal wf_cic_i_n_84 : STD_LOGIC;
  signal wf_cic_i_n_85 : STD_LOGIC;
  signal wf_cic_i_n_86 : STD_LOGIC;
  signal wf_cic_i_n_87 : STD_LOGIC;
  signal wf_cic_i_n_88 : STD_LOGIC;
  signal wf_cic_i_n_89 : STD_LOGIC;
  signal wf_cic_i_n_9 : STD_LOGIC;
  signal wf_cic_i_n_90 : STD_LOGIC;
  signal wf_cic_i_n_91 : STD_LOGIC;
  signal wf_cic_i_n_92 : STD_LOGIC;
  signal wf_cic_i_n_93 : STD_LOGIC;
  signal wf_cic_i_n_94 : STD_LOGIC;
  signal wf_cic_i_n_95 : STD_LOGIC;
  signal wf_cic_i_n_96 : STD_LOGIC;
  signal wf_cic_i_n_97 : STD_LOGIC;
  signal wf_cic_i_n_98 : STD_LOGIC;
  signal wf_cic_i_n_99 : STD_LOGIC;
  signal wf_cic_q_n_85 : STD_LOGIC;
  signal NLW_local_dds_m_axis_data_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_local_dds_m_axis_phase_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_local_dds_m_axis_data_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 14 );
  signal NLW_local_dds_m_axis_phase_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mult_prod_i_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mult_prod_i_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mult_prod_i_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mult_prod_i_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mult_prod_i_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mult_prod_i_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mult_prod_i_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mult_prod_i_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mult_prod_i_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mult_prod_i_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_mult_prod_i_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mult_prod_q_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mult_prod_q_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mult_prod_q_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mult_prod_q_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mult_prod_q_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mult_prod_q_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mult_prod_q_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mult_prod_q_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mult_prod_q_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mult_prod_q_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_mult_prod_q_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute x_core_info : string;
  attribute x_core_info of local_dds : label is "dds_compiler_v6_0_23,Vivado 2023.2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mult_prod_i_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of mult_prod_q_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \start_counter[0]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \start_counter[1]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \start_counter[2]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of start_out_INST_0 : label is "soft_lutpair61";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of in_aclk : signal is "xilinx.com:signal:clock:1.0 in_aclk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of in_aclk : signal is "XIL_INTERFACENAME in_aclk, ASSOCIATED_RESET resn_i, FREQ_HZ 62500000, ASSOCIATED_BUSIF wf_axis";
  attribute X_INTERFACE_INFO of wf_axis_tvalid : signal is "xilinx.com:interface:axis_rtl:1.0 wf_axis TVALID";
  attribute X_INTERFACE_INFO of wf_axis_tdata : signal is "xilinx.com:interface:axis_rtl:1.0 wf_axis TDATA";
begin
\cic_decim[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \cic_decim[12]_i_2_n_0\,
      I1 => command_i(3),
      I2 => command_i(2),
      I3 => command_i(0),
      I4 => command_i(1),
      O => cic_decim
    );
\cic_decim[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => data_ready_i,
      I1 => data_i(32),
      I2 => data_i(33),
      I3 => data_i(34),
      I4 => data_i(35),
      O => \cic_decim[12]_i_2_n_0\
    );
\cic_decim_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => cic_decim,
      D => data_i(0),
      Q => \cic_decim_reg_n_0_[0]\,
      R => cic_reset
    );
\cic_decim_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => cic_decim,
      D => data_i(10),
      Q => \cic_decim_reg_n_0_[10]\,
      R => cic_reset
    );
\cic_decim_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => cic_decim,
      D => data_i(11),
      Q => \cic_decim_reg_n_0_[11]\,
      R => cic_reset
    );
\cic_decim_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => cic_decim,
      D => data_i(12),
      Q => \cic_decim_reg_n_0_[12]\,
      R => cic_reset
    );
\cic_decim_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => cic_decim,
      D => data_i(1),
      Q => \cic_decim_reg_n_0_[1]\,
      R => cic_reset
    );
\cic_decim_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => cic_decim,
      D => data_i(2),
      Q => \cic_decim_reg_n_0_[2]\,
      R => cic_reset
    );
\cic_decim_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => cic_decim,
      D => data_i(3),
      Q => \cic_decim_reg_n_0_[3]\,
      R => cic_reset
    );
\cic_decim_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => cic_decim,
      D => data_i(4),
      Q => \cic_decim_reg_n_0_[4]\,
      R => cic_reset
    );
\cic_decim_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => in_aclk,
      CE => cic_decim,
      D => data_i(5),
      Q => \cic_decim_reg_n_0_[5]\,
      S => cic_reset
    );
\cic_decim_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => cic_decim,
      D => data_i(6),
      Q => \cic_decim_reg_n_0_[6]\,
      R => cic_reset
    );
\cic_decim_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => cic_decim,
      D => data_i(7),
      Q => \cic_decim_reg_n_0_[7]\,
      R => cic_reset
    );
\cic_decim_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => cic_decim,
      D => data_i(8),
      Q => \cic_decim_reg_n_0_[8]\,
      R => cic_reset
    );
\cic_decim_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => cic_decim,
      D => data_i(9),
      Q => \cic_decim_reg_n_0_[9]\,
      R => cic_reset
    );
\dds_phase_inc_value[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \cic_decim[12]_i_2_n_0\,
      I1 => command_i(3),
      I2 => command_i(1),
      I3 => command_i(2),
      I4 => command_i(0),
      O => dds_phase_inc_value
    );
\dds_phase_inc_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(0),
      Q => \dds_phase_inc_value_reg_n_0_[0]\,
      R => cic_reset
    );
\dds_phase_inc_value_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(10),
      Q => \dds_phase_inc_value_reg_n_0_[10]\,
      R => cic_reset
    );
\dds_phase_inc_value_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(11),
      Q => \dds_phase_inc_value_reg_n_0_[11]\,
      R => cic_reset
    );
\dds_phase_inc_value_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(12),
      Q => \dds_phase_inc_value_reg_n_0_[12]\,
      R => cic_reset
    );
\dds_phase_inc_value_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(13),
      Q => \dds_phase_inc_value_reg_n_0_[13]\,
      R => cic_reset
    );
\dds_phase_inc_value_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(14),
      Q => \dds_phase_inc_value_reg_n_0_[14]\,
      S => cic_reset
    );
\dds_phase_inc_value_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(15),
      Q => \dds_phase_inc_value_reg_n_0_[15]\,
      R => cic_reset
    );
\dds_phase_inc_value_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(16),
      Q => \dds_phase_inc_value_reg_n_0_[16]\,
      S => cic_reset
    );
\dds_phase_inc_value_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(17),
      Q => \dds_phase_inc_value_reg_n_0_[17]\,
      S => cic_reset
    );
\dds_phase_inc_value_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(18),
      Q => \dds_phase_inc_value_reg_n_0_[18]\,
      S => cic_reset
    );
\dds_phase_inc_value_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(19),
      Q => \dds_phase_inc_value_reg_n_0_[19]\,
      S => cic_reset
    );
\dds_phase_inc_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(1),
      Q => \dds_phase_inc_value_reg_n_0_[1]\,
      R => cic_reset
    );
\dds_phase_inc_value_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(20),
      Q => \dds_phase_inc_value_reg_n_0_[20]\,
      R => cic_reset
    );
\dds_phase_inc_value_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(21),
      Q => \dds_phase_inc_value_reg_n_0_[21]\,
      R => cic_reset
    );
\dds_phase_inc_value_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(22),
      Q => \dds_phase_inc_value_reg_n_0_[22]\,
      R => cic_reset
    );
\dds_phase_inc_value_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(23),
      Q => \dds_phase_inc_value_reg_n_0_[23]\,
      R => cic_reset
    );
\dds_phase_inc_value_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(24),
      Q => \dds_phase_inc_value_reg_n_0_[24]\,
      R => cic_reset
    );
\dds_phase_inc_value_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(25),
      Q => \dds_phase_inc_value_reg_n_0_[25]\,
      R => cic_reset
    );
\dds_phase_inc_value_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(26),
      Q => \dds_phase_inc_value_reg_n_0_[26]\,
      R => cic_reset
    );
\dds_phase_inc_value_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(27),
      Q => \dds_phase_inc_value_reg_n_0_[27]\,
      R => cic_reset
    );
\dds_phase_inc_value_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(28),
      Q => \dds_phase_inc_value_reg_n_0_[28]\,
      R => cic_reset
    );
\dds_phase_inc_value_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(29),
      Q => \dds_phase_inc_value_reg_n_0_[29]\,
      R => cic_reset
    );
\dds_phase_inc_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(2),
      Q => \dds_phase_inc_value_reg_n_0_[2]\,
      R => cic_reset
    );
\dds_phase_inc_value_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(30),
      Q => \dds_phase_inc_value_reg_n_0_[30]\,
      R => cic_reset
    );
\dds_phase_inc_value_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(31),
      Q => \dds_phase_inc_value_reg_n_0_[31]\,
      R => cic_reset
    );
\dds_phase_inc_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(3),
      Q => \dds_phase_inc_value_reg_n_0_[3]\,
      R => cic_reset
    );
\dds_phase_inc_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(4),
      Q => \dds_phase_inc_value_reg_n_0_[4]\,
      R => cic_reset
    );
\dds_phase_inc_value_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(5),
      Q => \dds_phase_inc_value_reg_n_0_[5]\,
      R => cic_reset
    );
\dds_phase_inc_value_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(6),
      Q => \dds_phase_inc_value_reg_n_0_[6]\,
      S => cic_reset
    );
\dds_phase_inc_value_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(7),
      Q => \dds_phase_inc_value_reg_n_0_[7]\,
      R => cic_reset
    );
\dds_phase_inc_value_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(8),
      Q => \dds_phase_inc_value_reg_n_0_[8]\,
      R => cic_reset
    );
\dds_phase_inc_value_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => in_aclk,
      CE => dds_phase_inc_value,
      D => data_i(9),
      Q => \dds_phase_inc_value_reg_n_0_[9]\,
      S => cic_reset
    );
local_dds: component design_1_wf_proc_0_1_dds_sound
     port map (
      aclk => in_aclk,
      aresetn => resn_i,
      m_axis_data_tdata(31 downto 30) => NLW_local_dds_m_axis_data_tdata_UNCONNECTED(31 downto 30),
      m_axis_data_tdata(29 downto 16) => tdata_dds(29 downto 16),
      m_axis_data_tdata(15 downto 14) => NLW_local_dds_m_axis_data_tdata_UNCONNECTED(15 downto 14),
      m_axis_data_tdata(13 downto 0) => tdata_dds(13 downto 0),
      m_axis_data_tvalid => NLW_local_dds_m_axis_data_tvalid_UNCONNECTED,
      m_axis_phase_tdata(31 downto 0) => NLW_local_dds_m_axis_phase_tdata_UNCONNECTED(31 downto 0),
      m_axis_phase_tvalid => NLW_local_dds_m_axis_phase_tvalid_UNCONNECTED,
      s_axis_config_tdata(31) => \dds_phase_inc_value_reg_n_0_[31]\,
      s_axis_config_tdata(30) => \dds_phase_inc_value_reg_n_0_[30]\,
      s_axis_config_tdata(29) => \dds_phase_inc_value_reg_n_0_[29]\,
      s_axis_config_tdata(28) => \dds_phase_inc_value_reg_n_0_[28]\,
      s_axis_config_tdata(27) => \dds_phase_inc_value_reg_n_0_[27]\,
      s_axis_config_tdata(26) => \dds_phase_inc_value_reg_n_0_[26]\,
      s_axis_config_tdata(25) => \dds_phase_inc_value_reg_n_0_[25]\,
      s_axis_config_tdata(24) => \dds_phase_inc_value_reg_n_0_[24]\,
      s_axis_config_tdata(23) => \dds_phase_inc_value_reg_n_0_[23]\,
      s_axis_config_tdata(22) => \dds_phase_inc_value_reg_n_0_[22]\,
      s_axis_config_tdata(21) => \dds_phase_inc_value_reg_n_0_[21]\,
      s_axis_config_tdata(20) => \dds_phase_inc_value_reg_n_0_[20]\,
      s_axis_config_tdata(19) => \dds_phase_inc_value_reg_n_0_[19]\,
      s_axis_config_tdata(18) => \dds_phase_inc_value_reg_n_0_[18]\,
      s_axis_config_tdata(17) => \dds_phase_inc_value_reg_n_0_[17]\,
      s_axis_config_tdata(16) => \dds_phase_inc_value_reg_n_0_[16]\,
      s_axis_config_tdata(15) => \dds_phase_inc_value_reg_n_0_[15]\,
      s_axis_config_tdata(14) => \dds_phase_inc_value_reg_n_0_[14]\,
      s_axis_config_tdata(13) => \dds_phase_inc_value_reg_n_0_[13]\,
      s_axis_config_tdata(12) => \dds_phase_inc_value_reg_n_0_[12]\,
      s_axis_config_tdata(11) => \dds_phase_inc_value_reg_n_0_[11]\,
      s_axis_config_tdata(10) => \dds_phase_inc_value_reg_n_0_[10]\,
      s_axis_config_tdata(9) => \dds_phase_inc_value_reg_n_0_[9]\,
      s_axis_config_tdata(8) => \dds_phase_inc_value_reg_n_0_[8]\,
      s_axis_config_tdata(7) => \dds_phase_inc_value_reg_n_0_[7]\,
      s_axis_config_tdata(6) => \dds_phase_inc_value_reg_n_0_[6]\,
      s_axis_config_tdata(5) => \dds_phase_inc_value_reg_n_0_[5]\,
      s_axis_config_tdata(4) => \dds_phase_inc_value_reg_n_0_[4]\,
      s_axis_config_tdata(3) => \dds_phase_inc_value_reg_n_0_[3]\,
      s_axis_config_tdata(2) => \dds_phase_inc_value_reg_n_0_[2]\,
      s_axis_config_tdata(1) => \dds_phase_inc_value_reg_n_0_[1]\,
      s_axis_config_tdata(0) => \dds_phase_inc_value_reg_n_0_[0]\,
      s_axis_config_tvalid => '1'
    );
mult_prod_i_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tdata_dds(13),
      A(28) => tdata_dds(13),
      A(27) => tdata_dds(13),
      A(26) => tdata_dds(13),
      A(25) => tdata_dds(13),
      A(24) => tdata_dds(13),
      A(23) => tdata_dds(13),
      A(22) => tdata_dds(13),
      A(21) => tdata_dds(13),
      A(20) => tdata_dds(13),
      A(19) => tdata_dds(13),
      A(18) => tdata_dds(13),
      A(17) => tdata_dds(13),
      A(16) => tdata_dds(13),
      A(15) => tdata_dds(13),
      A(14) => tdata_dds(13),
      A(13 downto 0) => tdata_dds(13 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mult_prod_i_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => adc_data(11),
      B(16) => adc_data(11),
      B(15) => adc_data(11),
      B(14) => adc_data(11),
      B(13) => adc_data(11),
      B(12) => adc_data(11),
      B(11 downto 0) => adc_data(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mult_prod_i_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mult_prod_i_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mult_prod_i_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => in_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mult_prod_i_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mult_prod_i_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_mult_prod_i_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 1) => prod_i(23 downto 0),
      P(0) => mult_prod_i_reg_n_105,
      PATTERNBDETECT => NLW_mult_prod_i_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mult_prod_i_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mult_prod_i_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mult_prod_i_reg_UNDERFLOW_UNCONNECTED
    );
mult_prod_q_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 0,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => tdata_dds(29),
      A(28) => tdata_dds(29),
      A(27) => tdata_dds(29),
      A(26) => tdata_dds(29),
      A(25) => tdata_dds(29),
      A(24) => tdata_dds(29),
      A(23) => tdata_dds(29),
      A(22) => tdata_dds(29),
      A(21) => tdata_dds(29),
      A(20) => tdata_dds(29),
      A(19) => tdata_dds(29),
      A(18) => tdata_dds(29),
      A(17) => tdata_dds(29),
      A(16) => tdata_dds(29),
      A(15) => tdata_dds(29),
      A(14) => tdata_dds(29),
      A(13 downto 0) => tdata_dds(29 downto 16),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mult_prod_q_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => adc_data(11),
      B(16) => adc_data(11),
      B(15) => adc_data(11),
      B(14) => adc_data(11),
      B(13) => adc_data(11),
      B(12) => adc_data(11),
      B(11 downto 0) => adc_data(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mult_prod_q_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mult_prod_q_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mult_prod_q_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => in_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"01000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mult_prod_q_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mult_prod_q_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_mult_prod_q_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 1) => prod_q(23 downto 0),
      P(0) => mult_prod_q_reg_n_105,
      PATTERNBDETECT => NLW_mult_prod_q_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mult_prod_q_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mult_prod_q_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mult_prod_q_reg_UNDERFLOW_UNCONNECTED
    );
\start_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E5"
    )
        port map (
      I0 => start_counter(2),
      I1 => start_counter(1),
      I2 => start_counter(0),
      I3 => start_wf_pulse,
      O => \start_counter[0]_i_1_n_0\
    );
\start_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DC"
    )
        port map (
      I0 => start_counter(2),
      I1 => start_counter(1),
      I2 => start_counter(0),
      I3 => start_wf_pulse,
      O => \start_counter[1]_i_1_n_0\
    );
\start_counter[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => start_wf_pulse,
      I1 => start_counter(2),
      O => \start_counter[2]_i_1_n_0\
    );
\start_counter_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => in_aclk,
      CE => '1',
      D => \start_counter[0]_i_1_n_0\,
      Q => start_counter(0),
      S => cic_reset
    );
\start_counter_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => in_aclk,
      CE => '1',
      D => \start_counter[1]_i_1_n_0\,
      Q => start_counter(1),
      S => cic_reset
    );
\start_counter_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => in_aclk,
      CE => '1',
      D => \start_counter[2]_i_1_n_0\,
      Q => start_counter(2),
      S => cic_reset
    );
start_out_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => start_counter(0),
      I1 => start_counter(1),
      I2 => start_counter(2),
      O => start_out
    );
start_wf_pulse_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => start_wf_pulse,
      I1 => start_wf_pulse_i_2_n_0,
      I2 => \cic_decim[12]_i_2_n_0\,
      I3 => resn_i,
      O => start_wf_pulse_i_1_n_0
    );
start_wf_pulse_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => command_i(1),
      I1 => command_i(0),
      I2 => command_i(2),
      I3 => command_i(3),
      O => start_wf_pulse_i_2_n_0
    );
start_wf_pulse_reg: unisim.vcomponents.FDRE
     port map (
      C => in_aclk,
      CE => '1',
      D => start_wf_pulse_i_1_n_0,
      Q => start_wf_pulse,
      R => '0'
    );
wf_cic_i: entity work.design_1_wf_proc_0_1_cic_prune_var
     port map (
      D(83 downto 0) => \in\(83 downto 0),
      E(0) => wf_axis_tvalid,
      O(0) => sample_no1(1),
      P(23 downto 0) => prod_i(23 downto 0),
      Q(12) => \cic_decim_reg_n_0_[12]\,
      Q(11) => \cic_decim_reg_n_0_[11]\,
      Q(10) => \cic_decim_reg_n_0_[10]\,
      Q(9) => \cic_decim_reg_n_0_[9]\,
      Q(8) => \cic_decim_reg_n_0_[8]\,
      Q(7) => \cic_decim_reg_n_0_[7]\,
      Q(6) => \cic_decim_reg_n_0_[6]\,
      Q(5) => \cic_decim_reg_n_0_[5]\,
      Q(4) => \cic_decim_reg_n_0_[4]\,
      Q(3) => \cic_decim_reg_n_0_[3]\,
      Q(2) => \cic_decim_reg_n_0_[2]\,
      Q(1) => \cic_decim_reg_n_0_[1]\,
      Q(0) => \cic_decim_reg_n_0_[0]\,
      \cic_decim_reg[0]\ => wf_cic_i_n_48,
      \cic_decim_reg[0]_0\ => wf_cic_i_n_49,
      \cic_decim_reg[0]_1\ => wf_cic_i_n_50,
      \cic_decim_reg[0]_2\ => wf_cic_i_n_51,
      \cic_decim_reg[0]_3\ => wf_cic_i_n_52,
      \cic_decim_reg[0]_4\ => wf_cic_i_n_53,
      \cic_decim_reg[10]\ => wf_cic_i_n_73,
      \cic_decim_reg[10]_0\ => wf_cic_i_n_75,
      \cic_decim_reg[10]_1\ => wf_cic_i_n_78,
      \cic_decim_reg[10]_2\ => wf_cic_i_n_81,
      \cic_decim_reg[10]_3\ => wf_cic_i_n_84,
      \cic_decim_reg[10]_4\ => wf_cic_i_n_121,
      \cic_decim_reg[11]\ => wf_cic_i_n_7,
      \cic_decim_reg[11]_0\ => wf_cic_i_n_8,
      \cic_decim_reg[11]_1\ => wf_cic_i_n_9,
      \cic_decim_reg[11]_2\ => wf_cic_i_n_10,
      \cic_decim_reg[11]_3\ => wf_cic_i_n_11,
      \cic_decim_reg[3]\ => wf_cic_i_n_127,
      \cic_decim_reg[5]\ => wf_cic_i_n_76,
      \cic_decim_reg[5]_0\ => wf_cic_i_n_79,
      \cic_decim_reg[5]_1\ => wf_cic_i_n_82,
      \cic_decim_reg[5]_2\ => wf_cic_i_n_85,
      \cic_decim_reg[5]_3\ => wf_cic_i_n_87,
      \cic_decim_reg[6]\ => wf_cic_i_n_120,
      cic_reset => cic_reset,
      in_aclk => in_aclk,
      mult_prod_i_reg => wf_cic_i_n_2,
      mult_prod_i_reg_0 => wf_cic_i_n_3,
      mult_prod_i_reg_1 => wf_cic_i_n_4,
      mult_prod_i_reg_10 => wf_cic_i_n_18,
      mult_prod_i_reg_100 => wf_cic_i_n_126,
      mult_prod_i_reg_101 => wf_cic_i_n_128,
      mult_prod_i_reg_102 => wf_cic_i_n_129,
      mult_prod_i_reg_103 => wf_cic_i_n_130,
      mult_prod_i_reg_104 => wf_cic_i_n_131,
      mult_prod_i_reg_105 => wf_cic_i_n_132,
      mult_prod_i_reg_11 => wf_cic_i_n_19,
      mult_prod_i_reg_12 => wf_cic_i_n_20,
      mult_prod_i_reg_13 => wf_cic_i_n_21,
      mult_prod_i_reg_14 => wf_cic_i_n_22,
      mult_prod_i_reg_15 => wf_cic_i_n_23,
      mult_prod_i_reg_16 => wf_cic_i_n_24,
      mult_prod_i_reg_17 => wf_cic_i_n_25,
      mult_prod_i_reg_18 => wf_cic_i_n_26,
      mult_prod_i_reg_19 => wf_cic_i_n_27,
      mult_prod_i_reg_2 => wf_cic_i_n_5,
      mult_prod_i_reg_20 => wf_cic_i_n_28,
      mult_prod_i_reg_21 => wf_cic_i_n_29,
      mult_prod_i_reg_22 => wf_cic_i_n_30,
      mult_prod_i_reg_23 => wf_cic_i_n_31,
      mult_prod_i_reg_24 => wf_cic_i_n_32,
      mult_prod_i_reg_25 => wf_cic_i_n_33,
      mult_prod_i_reg_26 => wf_cic_i_n_34,
      mult_prod_i_reg_27 => wf_cic_i_n_35,
      mult_prod_i_reg_28 => wf_cic_i_n_36,
      mult_prod_i_reg_29 => wf_cic_i_n_37,
      mult_prod_i_reg_3 => wf_cic_i_n_6,
      mult_prod_i_reg_30 => wf_cic_i_n_38,
      mult_prod_i_reg_31 => wf_cic_i_n_39,
      mult_prod_i_reg_32 => wf_cic_i_n_40,
      mult_prod_i_reg_33 => wf_cic_i_n_41,
      mult_prod_i_reg_34 => wf_cic_i_n_42,
      mult_prod_i_reg_35 => wf_cic_i_n_43,
      mult_prod_i_reg_36 => wf_cic_i_n_44,
      mult_prod_i_reg_37 => wf_cic_i_n_45,
      mult_prod_i_reg_38 => wf_cic_i_n_46,
      mult_prod_i_reg_39 => wf_cic_i_n_47,
      mult_prod_i_reg_4 => wf_cic_i_n_12,
      mult_prod_i_reg_40 => wf_cic_i_n_54,
      mult_prod_i_reg_41 => wf_cic_i_n_55,
      mult_prod_i_reg_42 => wf_cic_i_n_56,
      mult_prod_i_reg_43 => wf_cic_i_n_57,
      mult_prod_i_reg_44 => wf_cic_i_n_58,
      mult_prod_i_reg_45 => wf_cic_i_n_59,
      mult_prod_i_reg_46 => wf_cic_i_n_60,
      mult_prod_i_reg_47 => wf_cic_i_n_61,
      mult_prod_i_reg_48 => wf_cic_i_n_62,
      mult_prod_i_reg_49 => wf_cic_i_n_63,
      mult_prod_i_reg_5 => wf_cic_i_n_13,
      mult_prod_i_reg_50 => wf_cic_i_n_64,
      mult_prod_i_reg_51 => wf_cic_i_n_65,
      mult_prod_i_reg_52 => wf_cic_i_n_66,
      mult_prod_i_reg_53 => wf_cic_i_n_67,
      mult_prod_i_reg_54 => wf_cic_i_n_68,
      mult_prod_i_reg_55 => wf_cic_i_n_69,
      mult_prod_i_reg_56 => wf_cic_i_n_70,
      mult_prod_i_reg_57 => wf_cic_i_n_71,
      mult_prod_i_reg_58 => wf_cic_i_n_72,
      mult_prod_i_reg_59 => wf_cic_i_n_74,
      mult_prod_i_reg_6 => wf_cic_i_n_14,
      mult_prod_i_reg_60 => wf_cic_i_n_77,
      mult_prod_i_reg_61 => wf_cic_i_n_80,
      mult_prod_i_reg_62 => wf_cic_i_n_83,
      mult_prod_i_reg_63 => wf_cic_i_n_86,
      mult_prod_i_reg_64 => wf_cic_i_n_88,
      mult_prod_i_reg_65 => wf_cic_i_n_89,
      mult_prod_i_reg_66 => wf_cic_i_n_90,
      mult_prod_i_reg_67 => wf_cic_i_n_91,
      mult_prod_i_reg_68 => wf_cic_i_n_92,
      mult_prod_i_reg_69 => wf_cic_i_n_93,
      mult_prod_i_reg_7 => wf_cic_i_n_15,
      mult_prod_i_reg_70 => wf_cic_i_n_94,
      mult_prod_i_reg_71 => wf_cic_i_n_95,
      mult_prod_i_reg_72 => wf_cic_i_n_96,
      mult_prod_i_reg_73 => wf_cic_i_n_97,
      mult_prod_i_reg_74 => wf_cic_i_n_98,
      mult_prod_i_reg_75 => wf_cic_i_n_99,
      mult_prod_i_reg_76 => wf_cic_i_n_100,
      mult_prod_i_reg_77 => wf_cic_i_n_101,
      mult_prod_i_reg_78 => wf_cic_i_n_102,
      mult_prod_i_reg_79 => wf_cic_i_n_103,
      mult_prod_i_reg_8 => wf_cic_i_n_16,
      mult_prod_i_reg_80 => wf_cic_i_n_104,
      mult_prod_i_reg_81 => wf_cic_i_n_105,
      mult_prod_i_reg_82 => wf_cic_i_n_106,
      mult_prod_i_reg_83 => wf_cic_i_n_107,
      mult_prod_i_reg_84 => wf_cic_i_n_108,
      mult_prod_i_reg_85 => wf_cic_i_n_109,
      mult_prod_i_reg_86 => wf_cic_i_n_110,
      mult_prod_i_reg_87 => wf_cic_i_n_111,
      mult_prod_i_reg_88 => wf_cic_i_n_112,
      mult_prod_i_reg_89 => wf_cic_i_n_113,
      mult_prod_i_reg_9 => wf_cic_i_n_17,
      mult_prod_i_reg_90 => wf_cic_i_n_114,
      mult_prod_i_reg_91 => wf_cic_i_n_115,
      mult_prod_i_reg_92 => wf_cic_i_n_116,
      mult_prod_i_reg_93 => wf_cic_i_n_117,
      mult_prod_i_reg_94 => wf_cic_i_n_118,
      mult_prod_i_reg_95 => wf_cic_i_n_119,
      mult_prod_i_reg_96 => wf_cic_i_n_122,
      mult_prod_i_reg_97 => wf_cic_i_n_123,
      mult_prod_i_reg_98 => wf_cic_i_n_124,
      mult_prod_i_reg_99 => wf_cic_i_n_125,
      \out_data_reg[15]_0\ => wf_cic_q_n_85,
      wf_axis_tdata(15 downto 0) => wf_axis_tdata(15 downto 0)
    );
wf_cic_q: entity work.design_1_wf_proc_0_1_cic_prune_var_0
     port map (
      D(83 downto 0) => \in\(83 downto 0),
      O(0) => sample_no1(1),
      P(23 downto 0) => prod_i(23 downto 0),
      Q(12) => \cic_decim_reg_n_0_[12]\,
      Q(11) => \cic_decim_reg_n_0_[11]\,
      Q(10) => \cic_decim_reg_n_0_[10]\,
      Q(9) => \cic_decim_reg_n_0_[9]\,
      Q(8) => \cic_decim_reg_n_0_[8]\,
      Q(7) => \cic_decim_reg_n_0_[7]\,
      Q(6) => \cic_decim_reg_n_0_[6]\,
      Q(5) => \cic_decim_reg_n_0_[5]\,
      Q(4) => \cic_decim_reg_n_0_[4]\,
      Q(3) => \cic_decim_reg_n_0_[3]\,
      Q(2) => \cic_decim_reg_n_0_[2]\,
      Q(1) => \cic_decim_reg_n_0_[1]\,
      Q(0) => \cic_decim_reg_n_0_[0]\,
      \cic_decim_reg[6]\ => wf_cic_q_n_85,
      cic_reset => cic_reset,
      in_aclk => in_aclk,
      \in_reg[10]_0\ => wf_cic_i_n_2,
      \in_reg[11]_0\ => wf_cic_i_n_3,
      \in_reg[12]_0\ => wf_cic_i_n_4,
      \in_reg[13]_0\ => wf_cic_i_n_5,
      \in_reg[14]_0\ => wf_cic_i_n_6,
      \in_reg[15]_0\ => wf_cic_i_n_7,
      \in_reg[16]_0\ => wf_cic_i_n_8,
      \in_reg[17]_0\ => wf_cic_i_n_9,
      \in_reg[18]_0\ => wf_cic_i_n_10,
      \in_reg[19]_0\ => wf_cic_i_n_11,
      \in_reg[20]_0\ => wf_cic_i_n_12,
      \in_reg[21]_0\ => wf_cic_i_n_13,
      \in_reg[22]_0\ => wf_cic_i_n_14,
      \in_reg[23]_0\ => wf_cic_i_n_54,
      \in_reg[24]_0\ => wf_cic_i_n_55,
      \in_reg[24]_1\(23 downto 0) => prod_q(23 downto 0),
      \in_reg[25]_0\ => wf_cic_i_n_15,
      \in_reg[25]_1\ => wf_cic_i_n_56,
      \in_reg[26]_0\ => wf_cic_i_n_16,
      \in_reg[26]_1\ => wf_cic_i_n_57,
      \in_reg[27]_0\ => wf_cic_i_n_17,
      \in_reg[27]_1\ => wf_cic_i_n_58,
      \in_reg[28]_0\ => wf_cic_i_n_18,
      \in_reg[28]_1\ => wf_cic_i_n_59,
      \in_reg[29]_0\ => wf_cic_i_n_19,
      \in_reg[29]_1\ => wf_cic_i_n_60,
      \in_reg[30]_0\ => wf_cic_i_n_20,
      \in_reg[30]_1\ => wf_cic_i_n_61,
      \in_reg[31]_0\ => wf_cic_i_n_21,
      \in_reg[31]_1\ => wf_cic_i_n_62,
      \in_reg[32]_0\ => wf_cic_i_n_22,
      \in_reg[32]_1\ => wf_cic_i_n_63,
      \in_reg[33]_0\ => wf_cic_i_n_23,
      \in_reg[33]_1\ => wf_cic_i_n_64,
      \in_reg[34]_0\ => wf_cic_i_n_24,
      \in_reg[34]_1\ => wf_cic_i_n_65,
      \in_reg[35]_0\ => wf_cic_i_n_66,
      \in_reg[35]_1\ => wf_cic_i_n_67,
      \in_reg[36]_0\ => wf_cic_i_n_68,
      \in_reg[36]_1\ => wf_cic_i_n_69,
      \in_reg[37]_0\ => wf_cic_i_n_70,
      \in_reg[37]_1\ => wf_cic_i_n_71,
      \in_reg[38]_0\ => wf_cic_i_n_72,
      \in_reg[38]_1\ => wf_cic_i_n_73,
      \in_reg[39]_0\ => wf_cic_i_n_74,
      \in_reg[39]_1\ => wf_cic_i_n_75,
      \in_reg[40]_0\ => wf_cic_i_n_78,
      \in_reg[40]_1\ => wf_cic_i_n_76,
      \in_reg[40]_2\ => wf_cic_i_n_77,
      \in_reg[41]_0\ => wf_cic_i_n_81,
      \in_reg[41]_1\ => wf_cic_i_n_79,
      \in_reg[41]_2\ => wf_cic_i_n_80,
      \in_reg[42]_0\ => wf_cic_i_n_84,
      \in_reg[42]_1\ => wf_cic_i_n_82,
      \in_reg[42]_2\ => wf_cic_i_n_83,
      \in_reg[43]_0\ => wf_cic_i_n_121,
      \in_reg[43]_1\ => wf_cic_i_n_85,
      \in_reg[43]_2\ => wf_cic_i_n_86,
      \in_reg[44]_0\ => wf_cic_i_n_87,
      \in_reg[44]_1\ => wf_cic_i_n_88,
      \in_reg[45]_0\ => wf_cic_i_n_89,
      \in_reg[45]_1\ => wf_cic_i_n_90,
      \in_reg[46]_0\ => wf_cic_i_n_91,
      \in_reg[46]_1\ => wf_cic_i_n_92,
      \in_reg[47]_0\ => wf_cic_i_n_93,
      \in_reg[47]_1\ => wf_cic_i_n_94,
      \in_reg[48]_0\ => wf_cic_i_n_95,
      \in_reg[48]_1\ => wf_cic_i_n_96,
      \in_reg[49]_0\ => wf_cic_i_n_97,
      \in_reg[49]_1\ => wf_cic_i_n_98,
      \in_reg[50]_0\ => wf_cic_i_n_99,
      \in_reg[50]_1\ => wf_cic_i_n_100,
      \in_reg[51]_0\ => wf_cic_i_n_101,
      \in_reg[51]_1\ => wf_cic_i_n_102,
      \in_reg[52]_0\ => wf_cic_i_n_103,
      \in_reg[52]_1\ => wf_cic_i_n_104,
      \in_reg[53]_0\ => wf_cic_i_n_105,
      \in_reg[53]_1\ => wf_cic_i_n_106,
      \in_reg[54]_0\ => wf_cic_i_n_107,
      \in_reg[54]_1\ => wf_cic_i_n_108,
      \in_reg[55]_0\ => wf_cic_i_n_25,
      \in_reg[55]_1\ => wf_cic_i_n_109,
      \in_reg[55]_2\ => wf_cic_i_n_110,
      \in_reg[56]_0\ => wf_cic_i_n_26,
      \in_reg[56]_1\ => wf_cic_i_n_111,
      \in_reg[56]_2\ => wf_cic_i_n_112,
      \in_reg[57]_0\ => wf_cic_i_n_27,
      \in_reg[57]_1\ => wf_cic_i_n_113,
      \in_reg[57]_2\ => wf_cic_i_n_114,
      \in_reg[58]_0\ => wf_cic_i_n_28,
      \in_reg[58]_1\ => wf_cic_i_n_115,
      \in_reg[58]_2\ => wf_cic_i_n_120,
      \in_reg[59]_0\ => wf_cic_i_n_29,
      \in_reg[59]_1\ => wf_cic_i_n_116,
      \in_reg[60]_0\ => wf_cic_i_n_30,
      \in_reg[60]_1\ => wf_cic_i_n_117,
      \in_reg[61]_0\ => wf_cic_i_n_31,
      \in_reg[61]_1\ => wf_cic_i_n_118,
      \in_reg[62]_0\ => wf_cic_i_n_32,
      \in_reg[62]_1\ => wf_cic_i_n_119,
      \in_reg[63]_0\ => wf_cic_i_n_33,
      \in_reg[63]_1\ => wf_cic_i_n_122,
      \in_reg[64]_0\ => wf_cic_i_n_34,
      \in_reg[64]_1\ => wf_cic_i_n_123,
      \in_reg[65]_0\ => wf_cic_i_n_35,
      \in_reg[65]_1\ => wf_cic_i_n_124,
      \in_reg[66]_0\ => wf_cic_i_n_36,
      \in_reg[66]_1\ => wf_cic_i_n_125,
      \in_reg[67]_0\ => wf_cic_i_n_37,
      \in_reg[67]_1\ => wf_cic_i_n_126,
      \in_reg[68]_0\ => wf_cic_i_n_38,
      \in_reg[68]_1\ => wf_cic_i_n_132,
      \in_reg[69]_0\ => wf_cic_i_n_39,
      \in_reg[69]_1\ => wf_cic_i_n_131,
      \in_reg[70]_0\ => wf_cic_i_n_40,
      \in_reg[70]_1\ => wf_cic_i_n_130,
      \in_reg[71]_0\ => wf_cic_i_n_41,
      \in_reg[71]_1\ => wf_cic_i_n_129,
      \in_reg[72]_0\ => wf_cic_i_n_42,
      \in_reg[72]_1\ => wf_cic_i_n_128,
      \in_reg[73]_0\ => wf_cic_i_n_43,
      \in_reg[73]_1\ => wf_cic_i_n_127,
      \in_reg[74]_0\ => wf_cic_i_n_44,
      \in_reg[75]_0\ => wf_cic_i_n_45,
      \in_reg[76]_0\ => wf_cic_i_n_46,
      \in_reg[77]_0\ => wf_cic_i_n_47,
      \in_reg[78]_0\ => wf_cic_i_n_48,
      \in_reg[79]_0\ => wf_cic_i_n_49,
      \in_reg[80]_0\ => wf_cic_i_n_50,
      \in_reg[81]_0\ => wf_cic_i_n_51,
      \in_reg[82]_0\ => wf_cic_i_n_52,
      \in_reg[83]_0\ => wf_cic_i_n_53,
      resn_i => resn_i,
      wf_axis_tdata(15 downto 0) => wf_axis_tdata(31 downto 16)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_wf_proc_0_1 is
  port (
    adc_data : in STD_LOGIC_VECTOR ( 11 downto 0 );
    resn_i : in STD_LOGIC;
    in_aclk : in STD_LOGIC;
    data_ready_i : in STD_LOGIC;
    command_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    data_i : in STD_LOGIC_VECTOR ( 35 downto 0 );
    start_out : out STD_LOGIC;
    wf_axis_tvalid : out STD_LOGIC;
    wf_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_wf_proc_0_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_wf_proc_0_1 : entity is "design_1_wf_proc_0_1,wf_proc,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_wf_proc_0_1 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_wf_proc_0_1 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_wf_proc_0_1 : entity is "wf_proc,Vivado 2023.2";
end design_1_wf_proc_0_1;

architecture STRUCTURE of design_1_wf_proc_0_1 is
  attribute CIC_INIT_DECIMATION : integer;
  attribute CIC_INIT_DECIMATION of inst : label is 32;
  attribute DDS_OUT_WIDTH : integer;
  attribute DDS_OUT_WIDTH of inst : label is 14;
  attribute DDS_PHASE_WIDTH : integer;
  attribute DDS_PHASE_WIDTH of inst : label is 32;
  attribute IN_WIDTH : integer;
  attribute IN_WIDTH of inst : label is 12;
  attribute MULT_RESULT_WIDTH : integer;
  attribute MULT_RESULT_WIDTH of inst : label is 25;
  attribute MULT_SHIFT : integer;
  attribute MULT_SHIFT of inst : label is 1;
  attribute SPI_CMD_SET_WF_DECIM : string;
  attribute SPI_CMD_SET_WF_DECIM of inst : label is "4'b0011";
  attribute SPI_CMD_SET_WF_FREQ : string;
  attribute SPI_CMD_SET_WF_FREQ of inst : label is "4'b0010";
  attribute SPI_CMD_START_WF : string;
  attribute SPI_CMD_START_WF of inst : label is "4'b0100";
  attribute WF1_BITS : integer;
  attribute WF1_BITS of inst : label is 24;
  attribute WF1_GROWTH : integer;
  attribute WF1_GROWTH of inst : label is 65;
  attribute WF1_STAGES : integer;
  attribute WF1_STAGES of inst : label is 5;
  attribute WFO_BITS : integer;
  attribute WFO_BITS of inst : label is 16;
  attribute WF_1CIC_MAXD : integer;
  attribute WF_1CIC_MAXD of inst : label is 8192;
  attribute WF_INDEX : integer;
  attribute WF_INDEX of inst : label is 2;
  attribute WF_MD : integer;
  attribute WF_MD of inst : label is 13;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of in_aclk : signal is "xilinx.com:signal:clock:1.0 in_aclk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of in_aclk : signal is "XIL_INTERFACENAME in_aclk, ASSOCIATED_RESET resn_i, FREQ_HZ 62500000, ASSOCIATED_BUSIF wf_axis, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of wf_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 wf_axis TVALID";
  attribute X_INTERFACE_INFO of wf_axis_tdata : signal is "xilinx.com:interface:axis:1.0 wf_axis TDATA";
  attribute X_INTERFACE_PARAMETER of wf_axis_tdata : signal is "XIL_INTERFACENAME wf_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 0, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 62500000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
begin
inst: entity work.design_1_wf_proc_0_1_wf_proc
     port map (
      adc_data(11 downto 0) => adc_data(11 downto 0),
      command_i(3 downto 0) => command_i(3 downto 0),
      data_i(35 downto 0) => data_i(35 downto 0),
      data_ready_i => data_ready_i,
      in_aclk => in_aclk,
      resn_i => resn_i,
      start_out => start_out,
      wf_axis_tdata(31 downto 0) => wf_axis_tdata(31 downto 0),
      wf_axis_tvalid => wf_axis_tvalid
    );
end STRUCTURE;
