name=> leds_OBUF[0]_inst loc=>  IOB_X0Y40 bel=>  HPIOB.OUTBUF
name=> leds_OBUF[1]_inst loc=>  IOB_X0Y38 bel=>  HPIOB.OUTBUF
name=> leds_OBUF[2]_inst loc=>  IOB_X0Y25 bel=>  HPIOB.OUTBUF
name=> leds_OBUF[3]_inst loc=>  IOB_X0Y14 bel=>  HPIOB.OUTBUF
name=> leds_OBUF[4]_inst loc=>  IOB_X0Y1 bel=>  HPIOB.OUTBUF
name=> leds_OBUF[5]_inst loc=>  IOB_X0Y155 bel=>  HPIOB.OUTBUF
name=> leds_OBUF[6]_inst loc=>  IOB_X0Y144 bel=>  HPIOB.OUTBUF
name=> leds_OBUF[7]_inst loc=>  IOB_X0Y131 bel=>  HPIOB.OUTBUF
name=> sd_cd_IBUF_inst loc=>  IOB_X1Y170 bel=>  HPIOB.INBUF
name=> sd_clk_out_OBUF_inst loc=>  IOB_X1Y173 bel=>  HPIOB.OUTBUF
name=> sd_cmd_IOBUF_inst loc=>  IOB_X1Y175 bel=>  HPIOB.INBUF
name=> sd_dat_IOBUF[0]_inst loc=>  IOB_X1Y174 bel=>  HPIOB.INBUF
name=> sd_dat_IOBUF[1]_inst loc=>  IOB_X1Y172 bel=>  HPIOB.INBUF
name=> sd_dat_IOBUF[2]_inst loc=>  IOB_X1Y171 bel=>  HPIOB.INBUF
name=> sd_dat_IOBUF[3]_inst loc=>  IOB_X1Y176 bel=>  HPIOB.INBUF
name=> sw_IBUF[0]_inst loc=>  IOB_X1Y404 bel=>  HPIOB.INBUF
name=> sys_rst_n_IBUF_inst loc=>  IOB_X1Y389 bel=>  HPIOB.INBUF
name=> uart_rts_OBUF_inst loc=>  IOB_X1Y15 bel=>  HRIO.OUTBUF
name=> uart_rx_IBUF_inst loc=>  IOB_X1Y17 bel=>  HRIO.INBUF
name=> uart_tx_OBUF_inst loc=>  IOB_X1Y16 bel=>  HRIO.OUTBUF
name=> chipset/sd_clk_oddr loc=>  BITSLICE_RX_TX_X1Y173 bel=>  BITSLICE_COMPONENT_RX_TX.OSERDES
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst loc=>  MMCME3_ADV_X1Y6 bel=>  MMCME3_ADV.MMCME3_ADV
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/OBUF_reset_n loc=>  IOB_X1Y313 bel=>  HPIOB.OUTBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y260 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y262 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y263 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y264 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y265 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y266 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y268 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y269 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y270 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y271 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y390 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y392 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y393 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y394 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y395 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y396 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y398 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y399 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y400 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y401 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y403 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y405 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y406 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y407 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y408 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y409 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y411 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y412 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y413 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y414 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y274 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y285 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y288 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y289 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y290 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y291 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y292 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y294 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y295 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y296 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y297 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y298 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y299 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y300 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y301 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y302 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y303 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y304 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y305 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y306 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y307 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y308 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y309 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y310 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y311 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y312 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y314 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y315 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y316 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y317 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y318 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y320 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y321 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y322 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y323 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y325 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y327 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y328 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y329 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y330 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y331 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y333 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y334 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y335 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y336 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y338 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y340 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y341 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y342 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y343 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y344 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y346 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y347 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y348 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y349 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y364 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y366 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y367 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y368 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y369 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y370 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y372 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y373 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y374 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y375 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y377 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y379 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y380 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y381 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y382 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y383 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y385 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y386 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y387 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice loc=>  BITSLICE_RX_TX_X1Y388 bel=>  BITSLICE_RX_TX.RXTX_BITSLICE
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk loc=>  HPIOBDIFFINBUF_X1Y132 bel=>  HPIOBDIFFINBUF.DIFFINBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[0].u_ddr_iob_byte/genBuf[0].genblk1_1.IOBUF loc=>  IOB_X1Y260 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[0].u_ddr_iob_byte/genBuf[10].genblk1_1.IOBUF loc=>  IOB_X1Y270 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[0].u_ddr_iob_byte/genBuf[11].genblk1_1.IOBUF loc=>  IOB_X1Y271 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[0].u_ddr_iob_byte/genBuf[2].genblk1_1.IOBUF loc=>  IOB_X1Y262 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[0].u_ddr_iob_byte/genBuf[3].genblk1_1.IOBUF loc=>  IOB_X1Y263 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[0].u_ddr_iob_byte/genBuf[4].genblk1_1.IOBUF loc=>  IOB_X1Y264 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[0].u_ddr_iob_byte/genBuf[5].genblk1_1.IOBUF loc=>  IOB_X1Y265 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[0].u_ddr_iob_byte/genBuf[6].genBuf.IO_BUFDS loc=>  HPIOBDIFFINBUF_X1Y123 bel=>  HPIOBDIFFINBUF.DIFFINBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[0].u_ddr_iob_byte/genBuf[8].genblk1_1.IOBUF loc=>  IOB_X1Y268 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[0].u_ddr_iob_byte/genBuf[9].genblk1_1.IOBUF loc=>  IOB_X1Y269 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[10].u_ddr_iob_byte/genBuf[0].genblk1_1.IOBUF loc=>  IOB_X1Y390 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[10].u_ddr_iob_byte/genBuf[10].genblk1_1.IOBUF loc=>  IOB_X1Y400 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[10].u_ddr_iob_byte/genBuf[11].genblk1_1.IOBUF loc=>  IOB_X1Y401 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[10].u_ddr_iob_byte/genBuf[2].genblk1_1.IOBUF loc=>  IOB_X1Y392 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[10].u_ddr_iob_byte/genBuf[3].genblk1_1.IOBUF loc=>  IOB_X1Y393 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[10].u_ddr_iob_byte/genBuf[4].genblk1_1.IOBUF loc=>  IOB_X1Y394 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[10].u_ddr_iob_byte/genBuf[5].genblk1_1.IOBUF loc=>  IOB_X1Y395 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[10].u_ddr_iob_byte/genBuf[6].genBuf.IO_BUFDS loc=>  HPIOBDIFFINBUF_X1Y183 bel=>  HPIOBDIFFINBUF.DIFFINBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[10].u_ddr_iob_byte/genBuf[8].genblk1_1.IOBUF loc=>  IOB_X1Y398 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[10].u_ddr_iob_byte/genBuf[9].genblk1_1.IOBUF loc=>  IOB_X1Y399 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[11].u_ddr_iob_byte/genBuf[0].genblk1_1.IOBUF loc=>  IOB_X1Y403 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[11].u_ddr_iob_byte/genBuf[10].genblk1_1.IOBUF loc=>  IOB_X1Y413 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[11].u_ddr_iob_byte/genBuf[11].genblk1_1.IOBUF loc=>  IOB_X1Y414 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[11].u_ddr_iob_byte/genBuf[2].genblk1_1.IOBUF loc=>  IOB_X1Y405 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[11].u_ddr_iob_byte/genBuf[3].genblk1_1.IOBUF loc=>  IOB_X1Y406 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[11].u_ddr_iob_byte/genBuf[4].genblk1_1.IOBUF loc=>  IOB_X1Y407 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[11].u_ddr_iob_byte/genBuf[5].genblk1_1.IOBUF loc=>  IOB_X1Y408 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[11].u_ddr_iob_byte/genBuf[6].genBuf.IO_BUFDS loc=>  HPIOBDIFFINBUF_X1Y189 bel=>  HPIOBDIFFINBUF.DIFFINBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[11].u_ddr_iob_byte/genBuf[8].genblk1_1.IOBUF loc=>  IOB_X1Y411 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[11].u_ddr_iob_byte/genBuf[9].genblk1_1.IOBUF loc=>  IOB_X1Y412 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[1].u_ddr_iob_byte/genBuf[12].genblk1.OBUF loc=>  IOB_X1Y285 bel=>  HPIOB.OUTBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[1].u_ddr_iob_byte/genBuf[1].genblk1.OBUF loc=>  IOB_X1Y274 bel=>  HPIOB.OUTBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[2].u_ddr_iob_byte/genBuf[10].genblk1.OBUF loc=>  IOB_X1Y296 bel=>  HPIOB.OUTBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[2].u_ddr_iob_byte/genBuf[11].genblk1.OBUF loc=>  IOB_X1Y297 bel=>  HPIOB.OUTBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[2].u_ddr_iob_byte/genBuf[12].genblk1.OBUF loc=>  IOB_X1Y298 bel=>  HPIOB.OUTBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[2].u_ddr_iob_byte/genBuf[2].genblk1.OBUF loc=>  IOB_X1Y288 bel=>  HPIOB.OUTBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[2].u_ddr_iob_byte/genBuf[3].genblk1.OBUF loc=>  IOB_X1Y289 bel=>  HPIOB.OUTBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[2].u_ddr_iob_byte/genBuf[4].genblk1.OBUF loc=>  IOB_X1Y290 bel=>  HPIOB.OUTBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[2].u_ddr_iob_byte/genBuf[5].genblk1.OBUF loc=>  IOB_X1Y291 bel=>  HPIOB.OUTBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[2].u_ddr_iob_byte/genBuf[6].genBuf.OBUFDS loc=>  IOB_X1Y292 bel=>  HPIOB.OUTINV
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[2].u_ddr_iob_byte/genBuf[8].genblk1.OBUF loc=>  IOB_X1Y294 bel=>  HPIOB.OUTBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[2].u_ddr_iob_byte/genBuf[9].genblk1.OBUF loc=>  IOB_X1Y295 bel=>  HPIOB.OUTBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[3].u_ddr_iob_byte/genBuf[0].genblk1.OBUF loc=>  IOB_X1Y299 bel=>  HPIOB.OUTBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[3].u_ddr_iob_byte/genBuf[10].genblk1.OBUF loc=>  IOB_X1Y309 bel=>  HPIOB.OUTBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[3].u_ddr_iob_byte/genBuf[11].genblk1.OBUF loc=>  IOB_X1Y310 bel=>  HPIOB.OUTBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[3].u_ddr_iob_byte/genBuf[12].genblk1.OBUF loc=>  IOB_X1Y311 bel=>  HPIOB.OUTBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[3].u_ddr_iob_byte/genBuf[1].genblk1.OBUF loc=>  IOB_X1Y300 bel=>  HPIOB.OUTBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[3].u_ddr_iob_byte/genBuf[2].genblk1.OBUF loc=>  IOB_X1Y301 bel=>  HPIOB.OUTBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[3].u_ddr_iob_byte/genBuf[3].genblk1.OBUF loc=>  IOB_X1Y302 bel=>  HPIOB.OUTBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[3].u_ddr_iob_byte/genBuf[4].genblk1.OBUF loc=>  IOB_X1Y303 bel=>  HPIOB.OUTBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[3].u_ddr_iob_byte/genBuf[5].genblk1.OBUF loc=>  IOB_X1Y304 bel=>  HPIOB.OUTBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[3].u_ddr_iob_byte/genBuf[6].genblk1.OBUF loc=>  IOB_X1Y305 bel=>  HPIOB.OUTBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[3].u_ddr_iob_byte/genBuf[7].genblk1.OBUF loc=>  IOB_X1Y306 bel=>  HPIOB.OUTBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[3].u_ddr_iob_byte/genBuf[8].genblk1.OBUF loc=>  IOB_X1Y307 bel=>  HPIOB.OUTBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[3].u_ddr_iob_byte/genBuf[9].genblk1.OBUF loc=>  IOB_X1Y308 bel=>  HPIOB.OUTBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[4].u_ddr_iob_byte/genBuf[0].genblk1_1.IOBUF loc=>  IOB_X1Y312 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[4].u_ddr_iob_byte/genBuf[10].genblk1_1.IOBUF loc=>  IOB_X1Y322 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[4].u_ddr_iob_byte/genBuf[11].genblk1_1.IOBUF loc=>  IOB_X1Y323 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[4].u_ddr_iob_byte/genBuf[2].genblk1_1.IOBUF loc=>  IOB_X1Y314 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[4].u_ddr_iob_byte/genBuf[3].genblk1_1.IOBUF loc=>  IOB_X1Y315 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[4].u_ddr_iob_byte/genBuf[4].genblk1_1.IOBUF loc=>  IOB_X1Y316 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[4].u_ddr_iob_byte/genBuf[5].genblk1_1.IOBUF loc=>  IOB_X1Y317 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[4].u_ddr_iob_byte/genBuf[6].genBuf.IO_BUFDS loc=>  HPIOBDIFFINBUF_X1Y147 bel=>  HPIOBDIFFINBUF.DIFFINBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[4].u_ddr_iob_byte/genBuf[8].genblk1_1.IOBUF loc=>  IOB_X1Y320 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[4].u_ddr_iob_byte/genBuf[9].genblk1_1.IOBUF loc=>  IOB_X1Y321 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[5].u_ddr_iob_byte/genBuf[0].genblk1_1.IOBUF loc=>  IOB_X1Y325 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[5].u_ddr_iob_byte/genBuf[10].genblk1_1.IOBUF loc=>  IOB_X1Y335 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[5].u_ddr_iob_byte/genBuf[11].genblk1_1.IOBUF loc=>  IOB_X1Y336 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[5].u_ddr_iob_byte/genBuf[2].genblk1_1.IOBUF loc=>  IOB_X1Y327 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[5].u_ddr_iob_byte/genBuf[3].genblk1_1.IOBUF loc=>  IOB_X1Y328 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[5].u_ddr_iob_byte/genBuf[4].genblk1_1.IOBUF loc=>  IOB_X1Y329 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[5].u_ddr_iob_byte/genBuf[5].genblk1_1.IOBUF loc=>  IOB_X1Y330 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[5].u_ddr_iob_byte/genBuf[6].genBuf.IO_BUFDS loc=>  HPIOBDIFFINBUF_X1Y153 bel=>  HPIOBDIFFINBUF.DIFFINBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[5].u_ddr_iob_byte/genBuf[8].genblk1_1.IOBUF loc=>  IOB_X1Y333 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[5].u_ddr_iob_byte/genBuf[9].genblk1_1.IOBUF loc=>  IOB_X1Y334 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[6].u_ddr_iob_byte/genBuf[0].genblk1_1.IOBUF loc=>  IOB_X1Y338 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[6].u_ddr_iob_byte/genBuf[10].genblk1_1.IOBUF loc=>  IOB_X1Y348 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[6].u_ddr_iob_byte/genBuf[11].genblk1_1.IOBUF loc=>  IOB_X1Y349 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[6].u_ddr_iob_byte/genBuf[2].genblk1_1.IOBUF loc=>  IOB_X1Y340 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[6].u_ddr_iob_byte/genBuf[3].genblk1_1.IOBUF loc=>  IOB_X1Y341 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[6].u_ddr_iob_byte/genBuf[4].genblk1_1.IOBUF loc=>  IOB_X1Y342 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[6].u_ddr_iob_byte/genBuf[5].genblk1_1.IOBUF loc=>  IOB_X1Y343 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[6].u_ddr_iob_byte/genBuf[6].genBuf.IO_BUFDS loc=>  HPIOBDIFFINBUF_X1Y159 bel=>  HPIOBDIFFINBUF.DIFFINBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[6].u_ddr_iob_byte/genBuf[8].genblk1_1.IOBUF loc=>  IOB_X1Y346 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[6].u_ddr_iob_byte/genBuf[9].genblk1_1.IOBUF loc=>  IOB_X1Y347 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[8].u_ddr_iob_byte/genBuf[0].genblk1_1.IOBUF loc=>  IOB_X1Y364 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[8].u_ddr_iob_byte/genBuf[10].genblk1_1.IOBUF loc=>  IOB_X1Y374 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[8].u_ddr_iob_byte/genBuf[11].genblk1_1.IOBUF loc=>  IOB_X1Y375 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[8].u_ddr_iob_byte/genBuf[2].genblk1_1.IOBUF loc=>  IOB_X1Y366 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[8].u_ddr_iob_byte/genBuf[3].genblk1_1.IOBUF loc=>  IOB_X1Y367 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[8].u_ddr_iob_byte/genBuf[4].genblk1_1.IOBUF loc=>  IOB_X1Y368 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[8].u_ddr_iob_byte/genBuf[5].genblk1_1.IOBUF loc=>  IOB_X1Y369 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[8].u_ddr_iob_byte/genBuf[6].genBuf.IO_BUFDS loc=>  HPIOBDIFFINBUF_X1Y171 bel=>  HPIOBDIFFINBUF.DIFFINBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[8].u_ddr_iob_byte/genBuf[8].genblk1_1.IOBUF loc=>  IOB_X1Y372 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[8].u_ddr_iob_byte/genBuf[9].genblk1_1.IOBUF loc=>  IOB_X1Y373 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[9].u_ddr_iob_byte/genBuf[0].genblk1_1.IOBUF loc=>  IOB_X1Y377 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[9].u_ddr_iob_byte/genBuf[10].genblk1_1.IOBUF loc=>  IOB_X1Y387 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[9].u_ddr_iob_byte/genBuf[11].genblk1_1.IOBUF loc=>  IOB_X1Y388 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[9].u_ddr_iob_byte/genBuf[2].genblk1_1.IOBUF loc=>  IOB_X1Y379 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[9].u_ddr_iob_byte/genBuf[3].genblk1_1.IOBUF loc=>  IOB_X1Y380 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[9].u_ddr_iob_byte/genBuf[4].genblk1_1.IOBUF loc=>  IOB_X1Y381 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[9].u_ddr_iob_byte/genBuf[5].genblk1_1.IOBUF loc=>  IOB_X1Y382 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[9].u_ddr_iob_byte/genBuf[6].genBuf.IO_BUFDS loc=>  HPIOBDIFFINBUF_X1Y177 bel=>  HPIOBDIFFINBUF.DIFFINBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[9].u_ddr_iob_byte/genBuf[8].genblk1_1.IOBUF loc=>  IOB_X1Y385 bel=>  HPIOB.INBUF
name=> chipset/chipset_impl/mc_top/i_ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr_iob/genByte[9].u_ddr_iob_byte/genBuf[9].genblk1_1.IOBUF loc=>  IOB_X1Y386 bel=>  HPIOB.INBUF
name=> chipset/clk_mmcm/inst/clkin1_ibufds loc=>  HPIOBDIFFINBUF_X0Y156 bel=>  HPIOBDIFFINBUF.DIFFINBUF
