vlog work
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:21:10 on Nov 05,2023
# vlog -reportprogress 300 work 
# ** Error: (vlog-2054) File "work" is a directory.
# End time: 16:21:10 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
ls
# PAM_4.sv
# channel_model.sv
# channel_model_tb.v
# grey_code.v
# pam_4_tb.v
# prbs.v
# prbs_tb.v
# transcript
# work
vlob *.sv
# invalid command name "vlob"
blog *.sv
# invalid command name "blog"
vlog *.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:21:27 on Nov 05,2023
# vlog -reportprogress 300 PAM_4.sv channel_model.sv 
# -- Compiling module pam_4_encode
# -- Compiling module pam_4_decode
# -- Compiling module ISI_channel
# ** Error: (vlog-13069) channel_model.sv(47): near "shift_reg": syntax error, unexpected IDENTIFIER, expecting ';'.
# End time: 16:21:27 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
vlog *.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:24:23 on Nov 05,2023
# vlog -reportprogress 300 PAM_4.sv channel_model.sv 
# -- Compiling module pam_4_encode
# -- Compiling module pam_4_decode
# -- Compiling module ISI_channel
# ** Error: (vlog-13069) channel_model.sv(47): near "shift_reg": syntax error, unexpected IDENTIFIER, expecting ';'.
# End time: 16:24:23 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
vlog *.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:24:48 on Nov 05,2023
# vlog -reportprogress 300 PAM_4.sv channel_model.sv 
# -- Compiling module pam_4_encode
# -- Compiling module pam_4_decode
# -- Compiling module ISI_channel
# ** Error: (vlog-13069) channel_model.sv(47): near "shift_reg": syntax error, unexpected IDENTIFIER, expecting ';'.
# End time: 16:24:48 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
vlog *.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:25:00 on Nov 05,2023
# vlog -reportprogress 300 PAM_4.sv channel_model.sv 
# -- Compiling module pam_4_encode
# -- Compiling module pam_4_decode
# -- Compiling module ISI_channel
# ** Error: (vlog-13069) channel_model.sv(47): near "shift_reg": syntax error, unexpected IDENTIFIER, expecting ';'.
# End time: 16:25:00 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
vlog *.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:25:13 on Nov 05,2023
# vlog -reportprogress 300 PAM_4.sv channel_model.sv 
# -- Compiling module pam_4_encode
# -- Compiling module pam_4_decode
# -- Compiling module ISI_channel
# 
# Top level modules:
# 	pam_4_encode
# 	pam_4_decode
# 	ISI_channel
# End time: 16:25:13 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim channel_model_tb
# vsim channel_model_tb 
# Start time: 16:25:33 on Nov 05,2023
# ** Error: (vsim-3170) Could not find 'channel_model_tb'.
#         Searched libraries:
#             C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/Verilog_sim/channel_sim/work
# Error loading design
# End time: 16:25:33 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog *.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:25:41 on Nov 05,2023
# vlog -reportprogress 300 channel_model_tb.v grey_code.v pam_4_tb.v prbs.v prbs_tb.v 
# -- Compiling module channel_model_tb
# ** Error: (vlog-13069) channel_model_tb.v(43): near ".": syntax error, unexpected '.', expecting ')' or ','.
# -- Compiling module grey_encode
# -- Compiling module grey_decode
# -- Compiling module prbs_pam_4_tb
# -- Compiling module prbs31
# -- Compiling module prbs31_checker
# -- Compiling module prbs_grey_code_tb
# End time: 16:25:41 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
vlog *.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:08 on Nov 05,2023
# vlog -reportprogress 300 channel_model_tb.v grey_code.v pam_4_tb.v prbs.v prbs_tb.v 
# -- Compiling module channel_model_tb
# ** Error: channel_model_tb.v(49): (vlog-13282) 'pe' already declared in this scope.
# -- Compiling module grey_encode
# -- Compiling module grey_decode
# -- Compiling module prbs_pam_4_tb
# -- Compiling module prbs31
# -- Compiling module prbs31_checker
# -- Compiling module prbs_grey_code_tb
# End time: 16:26:08 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
vlog *.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:08 on Nov 05,2023
# vlog -reportprogress 300 channel_model_tb.v grey_code.v pam_4_tb.v prbs.v prbs_tb.v 
# -- Compiling module channel_model_tb
# -- Compiling module grey_encode
# -- Compiling module grey_decode
# -- Compiling module prbs_pam_4_tb
# -- Compiling module prbs31
# -- Compiling module prbs31_checker
# -- Compiling module prbs_grey_code_tb
# 
# Top level modules:
# 	channel_model_tb
# 	prbs_pam_4_tb
# 	prbs_grey_code_tb
# End time: 16:27:08 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim channel_model_tb
# vsim channel_model_tb 
# Start time: 16:27:11 on Nov 05,2023
# Loading work.channel_model_tb
# Loading work.prbs31
# Loading work.grey_encode
# Loading sv_std.std
# Loading work.pam_4_encode
# ** Error: (vsim-3033) Instantiation of 'channel_model' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /channel_model_tb File: channel_model_tb.v Line: 43
#         Searched libraries:
#             C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/Verilog_sim/channel_sim/work
# Error loading design
# End time: 16:27:11 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog *.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:31 on Nov 05,2023
# vlog -reportprogress 300 channel_model_tb.v grey_code.v pam_4_tb.v prbs.v prbs_tb.v 
# -- Compiling module channel_model_tb
# -- Compiling module grey_encode
# -- Compiling module grey_decode
# -- Compiling module prbs_pam_4_tb
# -- Compiling module prbs31
# -- Compiling module prbs31_checker
# -- Compiling module prbs_grey_code_tb
# 
# Top level modules:
# 	channel_model_tb
# 	prbs_pam_4_tb
# 	prbs_grey_code_tb
# End time: 16:27:32 on Nov 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim channel_model_tb
# vsim channel_model_tb 
# Start time: 16:27:33 on Nov 05,2023
# Loading work.channel_model_tb
# Loading work.prbs31
# Loading work.grey_encode
# Loading sv_std.std
# Loading work.pam_4_encode
# Loading work.ISI_channel
add wave -position insertpoint  \
sim:/channel_model_tb/clk \
sim:/channel_model_tb/en \
sim:/channel_model_tb/rstn \
sim:/channel_model_tb/binary_data \
sim:/channel_model_tb/binary_data_valid \
sim:/channel_model_tb/symbol \
sim:/channel_model_tb/symbol_valid \
sim:/channel_model_tb/voltage_level \
sim:/channel_model_tb/voltage_level_valid \
sim:/channel_model_tb/voltage_level_isi \
sim:/channel_model_tb/signal_valid
run -all
vlog *.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:13 on Nov 05,2023
# vlog -reportprogress 300 channel_model_tb.v grey_code.v pam_4_tb.v prbs.v prbs_tb.v 
# -- Compiling module channel_model_tb
# -- Compiling module grey_encode
# -- Compiling module grey_decode
# -- Compiling module prbs_pam_4_tb
# -- Compiling module prbs31
# -- Compiling module prbs31_checker
# -- Compiling module prbs_grey_code_tb
# 
# Top level modules:
# 	channel_model_tb
# 	prbs_pam_4_tb
# 	prbs_grey_code_tb
# End time: 16:32:13 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim channel_model_tb
# End time: 16:32:18 on Nov 05,2023, Elapsed time: 0:04:45
# Errors: 0, Warnings: 0
# vsim channel_model_tb 
# Start time: 16:32:18 on Nov 05,2023
# Loading work.channel_model_tb
# Loading work.prbs31
# Loading work.grey_encode
# Loading sv_std.std
# Loading work.pam_4_encode
# Loading work.ISI_channel
# ** Error: (vsim-3043) Unresolved reference to 'total_bit_errors'.
#    Time: 0 ps  Iteration: 0  Instance: /channel_model_tb File: channel_model_tb.v Line: 60
# ** Error: (vsim-3043) Unresolved reference to 'total_bits'.
#    Time: 0 ps  Iteration: 0  Instance: /channel_model_tb File: channel_model_tb.v Line: 59
# Error loading design
# End time: 16:32:18 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog *.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:31 on Nov 05,2023
# vlog -reportprogress 300 channel_model_tb.v grey_code.v pam_4_tb.v prbs.v prbs_tb.v 
# -- Compiling module channel_model_tb
# -- Compiling module grey_encode
# -- Compiling module grey_decode
# -- Compiling module prbs_pam_4_tb
# -- Compiling module prbs31
# -- Compiling module prbs31_checker
# -- Compiling module prbs_grey_code_tb
# 
# Top level modules:
# 	channel_model_tb
# 	prbs_pam_4_tb
# 	prbs_grey_code_tb
# End time: 16:32:32 on Nov 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim channel_model_tb
# vsim channel_model_tb 
# Start time: 16:32:34 on Nov 05,2023
# Loading work.channel_model_tb
# Loading work.prbs31
# Loading work.grey_encode
# Loading sv_std.std
# Loading work.pam_4_encode
# Loading work.ISI_channel
add wave -position insertpoint  \
sim:/channel_model_tb/clk \
sim:/channel_model_tb/en \
sim:/channel_model_tb/rstn \
sim:/channel_model_tb/binary_data \
sim:/channel_model_tb/binary_data_valid \
sim:/channel_model_tb/symbol \
sim:/channel_model_tb/symbol_valid \
sim:/channel_model_tb/voltage_level \
sim:/channel_model_tb/voltage_level_valid \
sim:/channel_model_tb/voltage_level_isi \
sim:/channel_model_tb/signal_valid
run -all
# ** Note: $finish    : channel_model_tb.v(60)
#    Time: 2170 ns  Iteration: 0  Instance: /channel_model_tb
# 1
# Break in Module channel_model_tb at channel_model_tb.v line 60
