# Reading pref.tcl
# do Sumador4Bits_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Quartus_proyectos/sumador/Sumador4Bits.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:27:10 on Mar 04,2023
# vcom -reportprogress 300 -93 -work work D:/Quartus_proyectos/sumador/Sumador4Bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Sumador4Bits
# -- Compiling architecture arch_Sumador4Bits of Sumador4Bits
# ** Warning: D:/Quartus_proyectos/sumador/Sumador4Bits.vhd(43): Cannot associate port "sum" of mode OUT with port "sVect" of mode BUFFER.
# ** Warning: D:/Quartus_proyectos/sumador/Sumador4Bits.vhd(51): Cannot associate port "sum" of mode OUT with port "sVect" of mode BUFFER.
# ** Warning: D:/Quartus_proyectos/sumador/Sumador4Bits.vhd(59): Cannot associate port "sum" of mode OUT with port "sVect" of mode BUFFER.
# ** Warning: D:/Quartus_proyectos/sumador/Sumador4Bits.vhd(67): Cannot associate port "sum" of mode OUT with port "sVect" of mode BUFFER.
# End time: 20:27:10 on Mar 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vcom -93 -work work {D:/Quartus_proyectos/sumador/Sumador1Bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:27:10 on Mar 04,2023
# vcom -reportprogress 300 -93 -work work D:/Quartus_proyectos/sumador/Sumador1Bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Sumador1Bit
# -- Compiling architecture arch of Sumador1Bit
# End time: 20:27:10 on Mar 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Quartus_proyectos/sumador/Conversor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:27:10 on Mar 04,2023
# vcom -reportprogress 300 -93 -work work D:/Quartus_proyectos/sumador/Conversor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Conversor
# -- Compiling architecture conversor_arch of Conversor
# End time: 20:27:10 on Mar 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Quartus_proyectos/sumador/Sumador4Bits_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:27:10 on Mar 04,2023
# vcom -reportprogress 300 -93 -work work D:/Quartus_proyectos/sumador/Sumador4Bits_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Sumador4Bits_tb
# -- Compiling architecture arch of Sumador4Bits_tb
# End time: 20:27:11 on Mar 04,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  Sumador4Bits_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" Sumador4Bits_tb 
# Start time: 20:27:11 on Mar 04,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.sumador4bits_tb(arch)
# Loading work.sumador4bits(arch_sumador4bits)
# Loading work.sumador1bit(arch)
# Loading work.conversor(conversor_arch)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 20:30:26 on Mar 04,2023, Elapsed time: 0:03:15
# Errors: 0, Warnings: 0
