<stg><name>acc1024_1024_mau</name>


<trans_list>

<trans id="40" from="1" to="2">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="2" to="3">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="3" to="4">
<condition id="22">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="4" to="2">
<condition id="28">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
:0  %r = alloca i32

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_1_size), !map !39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_1_addr), !map !43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_1_free_target), !map !47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %alloc_1_cmd), !map !51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @acc1024_1024_mau_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i32* %alloc_1_size, i32* %alloc_1_addr, i32* %alloc_1_free_target, i8* %alloc_1_cmd, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:0  %i = phi i32 [ 0, %0 ], [ %i_1, %._crit_edge.backedge ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:1  %tmp = sext i32 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:2  %req_cmd_addr = getelementptr [1280 x i2]* @req_cmd, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="req_cmd_addr"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge:3  %cmd = load i2* %req_cmd_addr, align 1

]]></Node>
<StgValue><ssdm name="cmd"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:4  %req_list_addr = getelementptr [1280 x i10]* @req_list, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="req_list_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="11">
<![CDATA[
._crit_edge:5  %size = load i10* %req_list_addr, align 2

]]></Node>
<StgValue><ssdm name="size"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  %i_1 = add nsw i32 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge:3  %cmd = load i2* %req_cmd_addr, align 1

]]></Node>
<StgValue><ssdm name="cmd"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="11">
<![CDATA[
._crit_edge:5  %size = load i10* %req_list_addr, align 2

]]></Node>
<StgValue><ssdm name="size"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge:6  %tmp_1 = icmp eq i2 %cmd, -2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:8  br i1 %tmp_1, label %1, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %tmp_3 = icmp eq i2 %cmd, -1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_3, label %3, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %tmp_4 = icmp eq i2 %cmd, 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_4, label %5, label %._crit_edge.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
:0  %r_load = load i32* %r

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32">
<![CDATA[
:1  ret i32 %r_load

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
:0  call fastcc void @"HLS_free<1>"(i10 %size, i32* %alloc_1_size, i32* %alloc_1_free_target, i8* %alloc_1_cmd)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 1, i32* %r

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="10" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:0  %r_1 = call fastcc i32 @"HLS_malloc<1>"(i10 %size, i32* %alloc_1_size, i32* %alloc_1_addr, i32* %alloc_1_free_target, i8* %alloc_1_cmd)

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="34" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
:0  call fastcc void @"HLS_free<1>"(i10 %size, i32* %alloc_1_size, i32* %alloc_1_free_target, i8* %alloc_1_cmd)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="10" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:0  %r_1 = call fastcc i32 @"HLS_malloc<1>"(i10 %size, i32* %alloc_1_size, i32* %alloc_1_addr, i32* %alloc_1_free_target, i8* %alloc_1_cmd)

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 %r_1, i32* %r

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.backedge:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="48" name="alloc_1_size" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="alloc_1_size"/></StgValue>
</port>
<port id="49" name="alloc_1_addr" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="alloc_1_addr"/></StgValue>
</port>
<port id="50" name="alloc_1_free_target" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="alloc_1_free_target"/></StgValue>
</port>
<port id="51" name="alloc_1_cmd" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="alloc_1_cmd"/></StgValue>
</port>
<port id="52" name="req_cmd" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="req_cmd"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="53" name="req_list" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="req_list"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="55" from="StgValue_54" to="r" fromId="54" toId="5">
</dataflow>
<dataflow id="57" from="_ssdm_op_SpecBitsMap" to="StgValue_6" fromId="56" toId="6">
</dataflow>
<dataflow id="58" from="alloc_1_size" to="StgValue_6" fromId="48" toId="6">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecBitsMap" to="StgValue_7" fromId="56" toId="7">
</dataflow>
<dataflow id="60" from="alloc_1_addr" to="StgValue_7" fromId="49" toId="7">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecBitsMap" to="StgValue_8" fromId="56" toId="8">
</dataflow>
<dataflow id="62" from="alloc_1_free_target" to="StgValue_8" fromId="50" toId="8">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecBitsMap" to="StgValue_9" fromId="56" toId="9">
</dataflow>
<dataflow id="64" from="alloc_1_cmd" to="StgValue_9" fromId="51" toId="9">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecBitsMap" to="StgValue_10" fromId="56" toId="10">
</dataflow>
<dataflow id="67" from="StgValue_66" to="StgValue_10" fromId="66" toId="10">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecTopModule" to="StgValue_11" fromId="68" toId="11">
</dataflow>
<dataflow id="71" from="acc1024_1024_mau_str" to="StgValue_11" fromId="70" toId="11">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecInterface" to="StgValue_12" fromId="72" toId="12">
</dataflow>
<dataflow id="74" from="alloc_1_size" to="StgValue_12" fromId="48" toId="12">
</dataflow>
<dataflow id="75" from="alloc_1_addr" to="StgValue_12" fromId="49" toId="12">
</dataflow>
<dataflow id="76" from="alloc_1_free_target" to="StgValue_12" fromId="50" toId="12">
</dataflow>
<dataflow id="77" from="alloc_1_cmd" to="StgValue_12" fromId="51" toId="12">
</dataflow>
<dataflow id="79" from="p_str" to="StgValue_12" fromId="78" toId="12">
</dataflow>
<dataflow id="80" from="StgValue_66" to="StgValue_12" fromId="66" toId="12">
</dataflow>
<dataflow id="81" from="StgValue_66" to="StgValue_12" fromId="66" toId="12">
</dataflow>
<dataflow id="83" from="p_str1" to="StgValue_12" fromId="82" toId="12">
</dataflow>
<dataflow id="84" from="StgValue_66" to="StgValue_12" fromId="66" toId="12">
</dataflow>
<dataflow id="85" from="StgValue_66" to="StgValue_12" fromId="66" toId="12">
</dataflow>
<dataflow id="86" from="p_str1" to="StgValue_12" fromId="82" toId="12">
</dataflow>
<dataflow id="87" from="p_str1" to="StgValue_12" fromId="82" toId="12">
</dataflow>
<dataflow id="88" from="p_str1" to="StgValue_12" fromId="82" toId="12">
</dataflow>
<dataflow id="89" from="StgValue_66" to="StgValue_12" fromId="66" toId="12">
</dataflow>
<dataflow id="90" from="StgValue_66" to="StgValue_12" fromId="66" toId="12">
</dataflow>
<dataflow id="91" from="StgValue_66" to="StgValue_12" fromId="66" toId="12">
</dataflow>
<dataflow id="92" from="StgValue_66" to="StgValue_12" fromId="66" toId="12">
</dataflow>
<dataflow id="93" from="p_str1" to="StgValue_12" fromId="82" toId="12">
</dataflow>
<dataflow id="94" from="p_str1" to="StgValue_12" fromId="82" toId="12">
</dataflow>
<dataflow id="95" from="StgValue_66" to="i" fromId="66" toId="14">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="96" from="StgValue_13" to="i" fromId="13" toId="14">
</dataflow>
<dataflow id="97" from="i_1" to="i" fromId="20" toId="14">
<BackEdge/>
<condition id="35">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="98" from="StgValue_39" to="i" fromId="39" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="99" from="i" to="tmp" fromId="14" toId="15">
</dataflow>
<dataflow id="100" from="req_cmd" to="req_cmd_addr" fromId="52" toId="16">
</dataflow>
<dataflow id="102" from="StgValue_101" to="req_cmd_addr" fromId="101" toId="16">
</dataflow>
<dataflow id="103" from="tmp" to="req_cmd_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="104" from="req_cmd_addr" to="cmd" fromId="16" toId="17">
</dataflow>
<dataflow id="105" from="req_list" to="req_list_addr" fromId="53" toId="18">
</dataflow>
<dataflow id="106" from="StgValue_101" to="req_list_addr" fromId="101" toId="18">
</dataflow>
<dataflow id="107" from="tmp" to="req_list_addr" fromId="15" toId="18">
</dataflow>
<dataflow id="108" from="req_list_addr" to="size" fromId="18" toId="19">
</dataflow>
<dataflow id="109" from="i" to="i_1" fromId="14" toId="20">
</dataflow>
<dataflow id="110" from="StgValue_54" to="i_1" fromId="54" toId="20">
</dataflow>
<dataflow id="111" from="req_cmd_addr" to="cmd" fromId="16" toId="21">
</dataflow>
<dataflow id="112" from="req_list_addr" to="size" fromId="18" toId="22">
</dataflow>
<dataflow id="113" from="cmd" to="tmp_1" fromId="21" toId="23">
</dataflow>
<dataflow id="115" from="StgValue_114" to="tmp_1" fromId="114" toId="23">
</dataflow>
<dataflow id="116" from="tmp_1" to="StgValue_24" fromId="23" toId="24">
</dataflow>
<dataflow id="117" from="cmd" to="tmp_3" fromId="21" toId="25">
</dataflow>
<dataflow id="119" from="StgValue_118" to="tmp_3" fromId="118" toId="25">
</dataflow>
<dataflow id="120" from="tmp_3" to="StgValue_26" fromId="25" toId="26">
</dataflow>
<dataflow id="121" from="cmd" to="tmp_4" fromId="21" toId="27">
</dataflow>
<dataflow id="123" from="StgValue_122" to="tmp_4" fromId="122" toId="27">
</dataflow>
<dataflow id="124" from="tmp_4" to="StgValue_28" fromId="27" toId="28">
</dataflow>
<dataflow id="125" from="r" to="r_load" fromId="5" toId="29">
</dataflow>
<dataflow id="126" from="r_load" to="StgValue_30" fromId="29" toId="30">
</dataflow>
<dataflow id="128" from="HLS_free<1>" to="StgValue_31" fromId="127" toId="31">
</dataflow>
<dataflow id="129" from="size" to="StgValue_31" fromId="22" toId="31">
</dataflow>
<dataflow id="130" from="alloc_1_size" to="StgValue_31" fromId="48" toId="31">
</dataflow>
<dataflow id="131" from="alloc_1_free_target" to="StgValue_31" fromId="50" toId="31">
</dataflow>
<dataflow id="132" from="alloc_1_cmd" to="StgValue_31" fromId="51" toId="31">
</dataflow>
<dataflow id="133" from="StgValue_54" to="StgValue_32" fromId="54" toId="32">
</dataflow>
<dataflow id="134" from="r" to="StgValue_32" fromId="5" toId="32">
</dataflow>
<dataflow id="136" from="HLS_malloc<1>" to="r_1" fromId="135" toId="33">
</dataflow>
<dataflow id="137" from="size" to="r_1" fromId="22" toId="33">
</dataflow>
<dataflow id="138" from="alloc_1_size" to="r_1" fromId="48" toId="33">
</dataflow>
<dataflow id="139" from="alloc_1_addr" to="r_1" fromId="49" toId="33">
</dataflow>
<dataflow id="140" from="alloc_1_free_target" to="r_1" fromId="50" toId="33">
</dataflow>
<dataflow id="141" from="alloc_1_cmd" to="r_1" fromId="51" toId="33">
</dataflow>
<dataflow id="142" from="HLS_free<1>" to="StgValue_34" fromId="127" toId="34">
</dataflow>
<dataflow id="143" from="size" to="StgValue_34" fromId="22" toId="34">
</dataflow>
<dataflow id="144" from="alloc_1_size" to="StgValue_34" fromId="48" toId="34">
</dataflow>
<dataflow id="145" from="alloc_1_free_target" to="StgValue_34" fromId="50" toId="34">
</dataflow>
<dataflow id="146" from="alloc_1_cmd" to="StgValue_34" fromId="51" toId="34">
</dataflow>
<dataflow id="147" from="HLS_malloc<1>" to="r_1" fromId="135" toId="36">
</dataflow>
<dataflow id="148" from="size" to="r_1" fromId="22" toId="36">
</dataflow>
<dataflow id="149" from="alloc_1_size" to="r_1" fromId="48" toId="36">
</dataflow>
<dataflow id="150" from="alloc_1_addr" to="r_1" fromId="49" toId="36">
</dataflow>
<dataflow id="151" from="alloc_1_free_target" to="r_1" fromId="50" toId="36">
</dataflow>
<dataflow id="152" from="alloc_1_cmd" to="r_1" fromId="51" toId="36">
</dataflow>
<dataflow id="153" from="r_1" to="StgValue_37" fromId="36" toId="37">
</dataflow>
<dataflow id="154" from="r" to="StgValue_37" fromId="5" toId="37">
</dataflow>
<dataflow id="155" from="tmp_1" to="StgValue_3" fromId="23" toId="3">
</dataflow>
<dataflow id="156" from="tmp_3" to="StgValue_3" fromId="25" toId="3">
</dataflow>
<dataflow id="157" from="tmp_4" to="StgValue_3" fromId="27" toId="3">
</dataflow>
<dataflow id="158" from="tmp_1" to="StgValue_4" fromId="23" toId="4">
</dataflow>
<dataflow id="159" from="tmp_3" to="StgValue_4" fromId="25" toId="4">
</dataflow>
<dataflow id="160" from="tmp_4" to="StgValue_4" fromId="27" toId="4">
</dataflow>
</dataflows>


</stg>
