

================================================================
== Vivado HLS Report for 'pynq_dsp_hls'
================================================================
* Date:           Sun Mar 15 02:30:36 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        pynq_dsp_hls
* Solution:       pynq_dsp_hls
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     7.000|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   11|  932|   11|  932|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 208
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 208 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 49 51 53 
46 --> 47 
47 --> 48 
48 --> 54 
49 --> 50 
50 --> 48 
51 --> 52 
52 --> 48 
53 --> 48 
54 --> 55 
55 --> 56 59 61 63 
56 --> 57 
57 --> 58 
58 --> 64 
59 --> 60 
60 --> 58 
61 --> 62 
62 --> 58 
63 --> 58 
64 --> 65 
65 --> 66 69 71 73 
66 --> 67 
67 --> 68 
68 --> 74 
69 --> 70 
70 --> 68 
71 --> 72 
72 --> 68 
73 --> 68 
74 --> 75 
75 --> 76 79 81 83 
76 --> 77 
77 --> 78 
78 --> 84 
79 --> 80 
80 --> 78 
81 --> 82 
82 --> 78 
83 --> 78 
84 --> 85 
85 --> 86 89 91 93 
86 --> 87 
87 --> 88 
88 --> 94 
89 --> 90 
90 --> 88 
91 --> 92 
92 --> 88 
93 --> 88 
94 --> 95 
95 --> 96 99 101 103 
96 --> 97 
97 --> 98 
98 --> 104 
99 --> 100 
100 --> 98 
101 --> 102 
102 --> 98 
103 --> 98 
104 --> 105 
105 --> 106 109 111 113 
106 --> 107 
107 --> 108 
108 --> 114 
109 --> 110 
110 --> 108 
111 --> 112 
112 --> 108 
113 --> 108 
114 --> 115 
115 --> 116 119 121 123 
116 --> 117 
117 --> 118 
118 --> 124 
119 --> 120 
120 --> 118 
121 --> 122 
122 --> 118 
123 --> 118 
124 --> 125 
125 --> 126 129 131 133 
126 --> 127 
127 --> 128 
128 --> 134 
129 --> 130 
130 --> 128 
131 --> 132 
132 --> 128 
133 --> 128 
134 --> 135 
135 --> 136 139 141 143 
136 --> 137 
137 --> 138 
138 --> 144 
139 --> 140 
140 --> 138 
141 --> 142 
142 --> 138 
143 --> 138 
144 --> 145 
145 --> 146 149 151 153 
146 --> 147 
147 --> 148 
148 --> 154 
149 --> 150 
150 --> 148 
151 --> 152 
152 --> 148 
153 --> 148 
154 --> 155 
155 --> 156 159 161 163 
156 --> 157 
157 --> 158 
158 --> 164 
159 --> 160 
160 --> 158 
161 --> 162 
162 --> 158 
163 --> 158 
164 --> 165 
165 --> 166 169 171 173 
166 --> 167 
167 --> 168 
168 --> 174 
169 --> 170 
170 --> 168 
171 --> 172 
172 --> 168 
173 --> 168 
174 --> 175 
175 --> 176 179 181 183 
176 --> 177 
177 --> 178 
178 --> 184 
179 --> 180 
180 --> 178 
181 --> 182 
182 --> 178 
183 --> 178 
184 --> 185 
185 --> 186 189 191 193 
186 --> 187 
187 --> 188 
188 --> 194 
189 --> 190 
190 --> 188 
191 --> 192 
192 --> 188 
193 --> 188 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 209 [2/2] (1.00ns)   --->   "%basePhysAddr_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %basePhysAddr_V)" [pynq_dsp_hls.cpp:226]   --->   Operation 209 'read' 'basePhysAddr_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 210 [2/2] (0.00ns)   --->   "%lrclk_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %lrclk)" [pynq_dsp_hls.cpp:226]   --->   Operation 210 'read' 'lrclk_read' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.49>
ST_2 : Operation 211 [1/2] (1.00ns)   --->   "%basePhysAddr_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %basePhysAddr_V)" [pynq_dsp_hls.cpp:226]   --->   Operation 211 'read' 'basePhysAddr_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 212 [1/2] (0.00ns)   --->   "%lrclk_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %lrclk)" [pynq_dsp_hls.cpp:226]   --->   Operation 212 'read' 'lrclk_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%r_V = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %basePhysAddr_V_read, i32 2, i32 31)" [pynq_dsp_hls.cpp:184]   --->   Operation 213 'partselect' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i30 %r_V to i31" [pynq_dsp_hls.cpp:185]   --->   Operation 214 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (2.49ns)   --->   "%ret_V = add i31 %zext_ln215, 4" [pynq_dsp_hls.cpp:185]   --->   Operation 215 'add' 'ret_V' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i31 %ret_V to i64" [pynq_dsp_hls.cpp:185]   --->   Operation 216 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%physMemPtr_V_addr = getelementptr i32* %physMemPtr_V, i64 %zext_ln544" [pynq_dsp_hls.cpp:185]   --->   Operation 217 'getelementptr' 'physMemPtr_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [7/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:185]   --->   Operation 218 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.00>
ST_4 : Operation 219 [6/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:185]   --->   Operation 219 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.00>
ST_5 : Operation 220 [5/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:185]   --->   Operation 220 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.00>
ST_6 : Operation 221 [4/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:185]   --->   Operation 221 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.00>
ST_7 : Operation 222 [3/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:185]   --->   Operation 222 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.00>
ST_8 : Operation 223 [2/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:185]   --->   Operation 223 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.00>
ST_9 : Operation 224 [1/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:185]   --->   Operation 224 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.00>
ST_10 : Operation 225 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %numOfStage, i32 16)" [pynq_dsp_hls.cpp:180]   --->   Operation 225 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 226 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %configSizePerStage, i32 16)" [pynq_dsp_hls.cpp:181]   --->   Operation 226 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 227 [1/1] (7.00ns)   --->   "%status_V = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %physMemPtr_V_addr)" [pynq_dsp_hls.cpp:185]   --->   Operation 227 'read' 'status_V' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.00>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%configReg_addr = getelementptr [256 x i32]* %configReg, i64 0, i64 0" [pynq_dsp_hls.cpp:226]   --->   Operation 228 'getelementptr' 'configReg_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "%configReg_addr_1 = getelementptr [256 x i32]* %configReg, i64 0, i64 16" [pynq_dsp_hls.cpp:226]   --->   Operation 229 'getelementptr' 'configReg_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 230 [1/1] (0.00ns)   --->   "%configReg_addr_2 = getelementptr [256 x i32]* %configReg, i64 0, i64 32" [pynq_dsp_hls.cpp:226]   --->   Operation 230 'getelementptr' 'configReg_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "%configReg_addr_3 = getelementptr [256 x i32]* %configReg, i64 0, i64 48" [pynq_dsp_hls.cpp:226]   --->   Operation 231 'getelementptr' 'configReg_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "%configReg_addr_4 = getelementptr [256 x i32]* %configReg, i64 0, i64 64" [pynq_dsp_hls.cpp:226]   --->   Operation 232 'getelementptr' 'configReg_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%configReg_addr_5 = getelementptr [256 x i32]* %configReg, i64 0, i64 80" [pynq_dsp_hls.cpp:226]   --->   Operation 233 'getelementptr' 'configReg_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 234 [1/1] (0.00ns)   --->   "%configReg_addr_6 = getelementptr [256 x i32]* %configReg, i64 0, i64 96" [pynq_dsp_hls.cpp:226]   --->   Operation 234 'getelementptr' 'configReg_addr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 235 [1/1] (0.00ns)   --->   "%configReg_addr_7 = getelementptr [256 x i32]* %configReg, i64 0, i64 112" [pynq_dsp_hls.cpp:226]   --->   Operation 235 'getelementptr' 'configReg_addr_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "%configReg_addr_8 = getelementptr [256 x i32]* %configReg, i64 0, i64 128" [pynq_dsp_hls.cpp:226]   --->   Operation 236 'getelementptr' 'configReg_addr_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (0.00ns)   --->   "%configReg_addr_9 = getelementptr [256 x i32]* %configReg, i64 0, i64 144" [pynq_dsp_hls.cpp:226]   --->   Operation 237 'getelementptr' 'configReg_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%configReg_addr_10 = getelementptr [256 x i32]* %configReg, i64 0, i64 160" [pynq_dsp_hls.cpp:226]   --->   Operation 238 'getelementptr' 'configReg_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (0.00ns)   --->   "%configReg_addr_11 = getelementptr [256 x i32]* %configReg, i64 0, i64 176" [pynq_dsp_hls.cpp:226]   --->   Operation 239 'getelementptr' 'configReg_addr_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 240 [1/1] (0.00ns)   --->   "%configReg_addr_12 = getelementptr [256 x i32]* %configReg, i64 0, i64 192" [pynq_dsp_hls.cpp:226]   --->   Operation 240 'getelementptr' 'configReg_addr_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 241 [1/1] (0.00ns)   --->   "%configReg_addr_13 = getelementptr [256 x i32]* %configReg, i64 0, i64 208" [pynq_dsp_hls.cpp:226]   --->   Operation 241 'getelementptr' 'configReg_addr_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 242 [1/1] (0.00ns)   --->   "%configReg_addr_14 = getelementptr [256 x i32]* %configReg, i64 0, i64 224" [pynq_dsp_hls.cpp:226]   --->   Operation 242 'getelementptr' 'configReg_addr_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 243 [1/1] (0.00ns)   --->   "%configReg_addr_15 = getelementptr [256 x i32]* %configReg, i64 0, i64 240" [pynq_dsp_hls.cpp:226]   --->   Operation 243 'getelementptr' 'configReg_addr_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %lrclk), !map !129"   --->   Operation 244 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %physMemPtr_V), !map !135"   --->   Operation 245 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %extMemPtr_V), !map !141"   --->   Operation 246 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %basePhysAddr_V), !map !145"   --->   Operation 247 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %monitorSrcL), !map !149"   --->   Operation 248 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 249 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %monitorSrcR), !map !153"   --->   Operation 249 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 250 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %monitorDstL), !map !157"   --->   Operation 250 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 251 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %monitorDstR), !map !161"   --->   Operation 251 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 252 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %counter), !map !165"   --->   Operation 252 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 253 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %numOfStage), !map !169"   --->   Operation 253 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 254 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %configSizePerStage), !map !173"   --->   Operation 254 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 255 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %configReg), !map !177"   --->   Operation 255 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 256 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @pynq_dsp_hls_str) nounwind"   --->   Operation 256 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 257 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:165]   --->   Operation 257 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 258 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %lrclk, [8 x i8]* @p_str6, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:166]   --->   Operation 258 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %physMemPtr_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 32, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:167]   --->   Operation 259 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 260 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %extMemPtr_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 32, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:168]   --->   Operation 260 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %basePhysAddr_V, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:169]   --->   Operation 261 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %monitorSrcL, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:170]   --->   Operation 262 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 263 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %monitorSrcR, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:171]   --->   Operation 263 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %monitorDstL, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:172]   --->   Operation 264 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %monitorDstR, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:173]   --->   Operation 265 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %counter, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:174]   --->   Operation 266 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numOfStage, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:175]   --->   Operation 267 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %configSizePerStage, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:176]   --->   Operation 268 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 269 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i32]* %configReg, [1 x i8]* @p_str8, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str8, i32 -1, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)" [pynq_dsp_hls.cpp:177]   --->   Operation 269 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([256 x i32]* %configReg, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5)" [pynq_dsp_hls.cpp:177]   --->   Operation 270 'specinterface' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 271 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %numOfStage, i32 16)" [pynq_dsp_hls.cpp:180]   --->   Operation 271 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 272 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %configSizePerStage, i32 16)" [pynq_dsp_hls.cpp:181]   --->   Operation 272 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 273 [1/1] (2.47ns)   --->   "%icmp_ln761 = icmp eq i32 %status_V, 0" [pynq_dsp_hls.cpp:186]   --->   Operation 273 'icmp' 'icmp_ln761' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 274 [1/1] (1.81ns)   --->   "br i1 %icmp_ln761, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge, label %0" [pynq_dsp_hls.cpp:186]   --->   Operation 274 'br' <Predicate = true> <Delay = 1.81>
ST_11 : Operation 275 [1/1] (0.00ns)   --->   "%readyRch_load = load i1* @readyRch, align 1" [pynq_dsp_hls.cpp:198]   --->   Operation 275 'load' 'readyRch_load' <Predicate = (!icmp_ln761)> <Delay = 0.00>
ST_11 : Operation 276 [1/1] (0.00ns)   --->   "%readyLch_load = load i1* @readyLch, align 1" [pynq_dsp_hls.cpp:198]   --->   Operation 276 'load' 'readyLch_load' <Predicate = (!icmp_ln761)> <Delay = 0.00>
ST_11 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node or_ln198)   --->   "%or_ln193 = or i1 %readyRch_load, %lrclk_read" [pynq_dsp_hls.cpp:193]   --->   Operation 277 'or' 'or_ln193' <Predicate = (!icmp_ln761)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 278 [1/1] (0.97ns)   --->   "%xor_ln193 = xor i1 %lrclk_read, true" [pynq_dsp_hls.cpp:193]   --->   Operation 278 'xor' 'xor_ln193' <Predicate = (!icmp_ln761)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node or_ln198)   --->   "%xor_ln198 = xor i1 %readyLch_load, true" [pynq_dsp_hls.cpp:198]   --->   Operation 279 'xor' 'xor_ln198' <Predicate = (!icmp_ln761)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node or_ln198)   --->   "%and_ln198 = and i1 %lrclk_read, %xor_ln198" [pynq_dsp_hls.cpp:198]   --->   Operation 280 'and' 'and_ln198' <Predicate = (!icmp_ln761)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node or_ln198)   --->   "%xor_ln198_1 = xor i1 %or_ln193, true" [pynq_dsp_hls.cpp:198]   --->   Operation 281 'xor' 'xor_ln198_1' <Predicate = (!icmp_ln761)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 282 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln198 = or i1 %and_ln198, %xor_ln198_1" [pynq_dsp_hls.cpp:198]   --->   Operation 282 'or' 'or_ln198' <Predicate = (!icmp_ln761)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 283 [1/1] (1.81ns)   --->   "br i1 %or_ln198, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge, label %._crit_edge508" [pynq_dsp_hls.cpp:198]   --->   Operation 283 'br' <Predicate = (!icmp_ln761)> <Delay = 1.81>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i30 %r_V to i64" [pynq_dsp_hls.cpp:210]   --->   Operation 284 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln761 & !or_ln198)> <Delay = 0.00>
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%physMemPtr_V_addr_1 = getelementptr i32* %physMemPtr_V, i64 %zext_ln544_1" [pynq_dsp_hls.cpp:210]   --->   Operation 285 'getelementptr' 'physMemPtr_V_addr_1' <Predicate = (!icmp_ln761 & !or_ln198)> <Delay = 0.00>
ST_11 : Operation 286 [7/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:210]   --->   Operation 286 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = (!icmp_ln761 & !or_ln198)> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 287 [2/2] (2.26ns)   --->   "%configReg_load = load i32* %configReg_addr, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 287 'load' 'configReg_load' <Predicate = (!icmp_ln761 & !or_ln198)> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

State 12 <SV = 11> <Delay = 7.00>
ST_12 : Operation 288 [6/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:210]   --->   Operation 288 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 289 [1/2] (2.26ns)   --->   "%configReg_load = load i32* %configReg_addr, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 289 'load' 'configReg_load' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln226 = trunc i32 %configReg_load to i3" [pynq_dsp_hls.cpp:226]   --->   Operation 290 'trunc' 'trunc_ln226' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.00>
ST_13 : Operation 291 [5/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:210]   --->   Operation 291 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.00>
ST_14 : Operation 292 [4/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:210]   --->   Operation 292 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.00>
ST_15 : Operation 293 [3/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:210]   --->   Operation 293 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.00>
ST_16 : Operation 294 [2/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:210]   --->   Operation 294 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.00>
ST_17 : Operation 295 [1/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:210]   --->   Operation 295 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.00>
ST_18 : Operation 296 [2/2] (1.00ns)   --->   "%counter_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %counter)" [pynq_dsp_hls.cpp:207]   --->   Operation 296 'read' 'counter_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_18 : Operation 297 [1/1] (7.00ns)   --->   "%rawL_V = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %physMemPtr_V_addr_1)" [pynq_dsp_hls.cpp:210]   --->   Operation 297 'read' 'rawL_V' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 298 [1/1] (0.00ns)   --->   "%srcL_V = trunc i32 %rawL_V to i24" [pynq_dsp_hls.cpp:212]   --->   Operation 298 'trunc' 'srcL_V' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.00>
ST_19 : Operation 299 [1/2] (1.00ns)   --->   "%counter_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %counter)" [pynq_dsp_hls.cpp:207]   --->   Operation 299 'read' 'counter_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_19 : Operation 300 [1/1] (2.47ns)   --->   "%icmp_ln207 = icmp ult i32 %counter_read, -2" [pynq_dsp_hls.cpp:207]   --->   Operation 300 'icmp' 'icmp_ln207' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 301 [1/1] (2.55ns)   --->   "%add_ln207 = add i32 1, %counter_read" [pynq_dsp_hls.cpp:207]   --->   Operation 301 'add' 'add_ln207' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 302 [1/1] (0.69ns)   --->   "%select_ln207 = select i1 %icmp_ln207, i32 %add_ln207, i32 0" [pynq_dsp_hls.cpp:207]   --->   Operation 302 'select' 'select_ln207' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 303 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %counter, i32 %select_ln207)" [pynq_dsp_hls.cpp:207]   --->   Operation 303 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_19 : Operation 304 [1/1] (7.00ns)   --->   "%rawR_V = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %physMemPtr_V_addr_1)" [pynq_dsp_hls.cpp:211]   --->   Operation 304 'read' 'rawR_V' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 305 [1/1] (0.00ns)   --->   "%srcR_V = trunc i32 %rawR_V to i24" [pynq_dsp_hls.cpp:213]   --->   Operation 305 'trunc' 'srcR_V' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 6.41>
ST_20 : Operation 306 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %counter, i32 %select_ln207)" [pynq_dsp_hls.cpp:207]   --->   Operation 306 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_20 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln561 = sext i24 %srcL_V to i32" [pynq_dsp_hls.cpp:214]   --->   Operation 307 'sext' 'sext_ln561' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 308 [6/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln561 to float" [pynq_dsp_hls.cpp:214]   --->   Operation 308 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln561_1 = sext i24 %srcR_V to i32" [pynq_dsp_hls.cpp:215]   --->   Operation 309 'sext' 'sext_ln561_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 310 [6/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln561_1 to float" [pynq_dsp_hls.cpp:215]   --->   Operation 310 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.41>
ST_21 : Operation 311 [5/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln561 to float" [pynq_dsp_hls.cpp:214]   --->   Operation 311 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 312 [5/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln561_1 to float" [pynq_dsp_hls.cpp:215]   --->   Operation 312 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.41>
ST_22 : Operation 313 [4/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln561 to float" [pynq_dsp_hls.cpp:214]   --->   Operation 313 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 314 [4/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln561_1 to float" [pynq_dsp_hls.cpp:215]   --->   Operation 314 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.41>
ST_23 : Operation 315 [3/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln561 to float" [pynq_dsp_hls.cpp:214]   --->   Operation 315 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 316 [3/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln561_1 to float" [pynq_dsp_hls.cpp:215]   --->   Operation 316 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.41>
ST_24 : Operation 317 [2/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln561 to float" [pynq_dsp_hls.cpp:214]   --->   Operation 317 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 318 [2/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln561_1 to float" [pynq_dsp_hls.cpp:215]   --->   Operation 318 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.41>
ST_25 : Operation 319 [1/6] (6.41ns)   --->   "%tmp = sitofp i32 %sext_ln561 to float" [pynq_dsp_hls.cpp:214]   --->   Operation 319 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 320 [1/6] (6.41ns)   --->   "%tmp_1 = sitofp i32 %sext_ln561_1 to float" [pynq_dsp_hls.cpp:215]   --->   Operation 320 'sitofp' 'tmp_1' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.07>
ST_26 : Operation 321 [16/16] (6.07ns)   --->   "%dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 321 'fdiv' 'dstDatas_0_l_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 322 [16/16] (6.07ns)   --->   "%dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 322 'fdiv' 'dstDatas_0_r_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.07>
ST_27 : Operation 323 [15/16] (6.07ns)   --->   "%dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 323 'fdiv' 'dstDatas_0_l_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 324 [15/16] (6.07ns)   --->   "%dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 324 'fdiv' 'dstDatas_0_r_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.07>
ST_28 : Operation 325 [14/16] (6.07ns)   --->   "%dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 325 'fdiv' 'dstDatas_0_l_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 326 [14/16] (6.07ns)   --->   "%dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 326 'fdiv' 'dstDatas_0_r_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.07>
ST_29 : Operation 327 [13/16] (6.07ns)   --->   "%dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 327 'fdiv' 'dstDatas_0_l_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 328 [13/16] (6.07ns)   --->   "%dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 328 'fdiv' 'dstDatas_0_r_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.07>
ST_30 : Operation 329 [12/16] (6.07ns)   --->   "%dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 329 'fdiv' 'dstDatas_0_l_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 330 [12/16] (6.07ns)   --->   "%dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 330 'fdiv' 'dstDatas_0_r_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.07>
ST_31 : Operation 331 [11/16] (6.07ns)   --->   "%dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 331 'fdiv' 'dstDatas_0_l_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 332 [11/16] (6.07ns)   --->   "%dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 332 'fdiv' 'dstDatas_0_r_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.07>
ST_32 : Operation 333 [10/16] (6.07ns)   --->   "%dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 333 'fdiv' 'dstDatas_0_l_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 334 [10/16] (6.07ns)   --->   "%dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 334 'fdiv' 'dstDatas_0_r_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.07>
ST_33 : Operation 335 [9/16] (6.07ns)   --->   "%dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 335 'fdiv' 'dstDatas_0_l_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 336 [9/16] (6.07ns)   --->   "%dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 336 'fdiv' 'dstDatas_0_r_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.07>
ST_34 : Operation 337 [8/16] (6.07ns)   --->   "%dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 337 'fdiv' 'dstDatas_0_l_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 338 [8/16] (6.07ns)   --->   "%dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 338 'fdiv' 'dstDatas_0_r_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.07>
ST_35 : Operation 339 [7/16] (6.07ns)   --->   "%dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 339 'fdiv' 'dstDatas_0_l_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 340 [7/16] (6.07ns)   --->   "%dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 340 'fdiv' 'dstDatas_0_r_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.07>
ST_36 : Operation 341 [6/16] (6.07ns)   --->   "%dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 341 'fdiv' 'dstDatas_0_l_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 342 [6/16] (6.07ns)   --->   "%dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 342 'fdiv' 'dstDatas_0_r_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.07>
ST_37 : Operation 343 [5/16] (6.07ns)   --->   "%dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 343 'fdiv' 'dstDatas_0_l_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 344 [5/16] (6.07ns)   --->   "%dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 344 'fdiv' 'dstDatas_0_r_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.07>
ST_38 : Operation 345 [4/16] (6.07ns)   --->   "%dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 345 'fdiv' 'dstDatas_0_l_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 346 [4/16] (6.07ns)   --->   "%dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 346 'fdiv' 'dstDatas_0_r_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.07>
ST_39 : Operation 347 [3/16] (6.07ns)   --->   "%dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 347 'fdiv' 'dstDatas_0_l_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 348 [3/16] (6.07ns)   --->   "%dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 348 'fdiv' 'dstDatas_0_r_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.07>
ST_40 : Operation 349 [2/16] (6.07ns)   --->   "%dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 349 'fdiv' 'dstDatas_0_l_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 350 [2/16] (6.07ns)   --->   "%dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 350 'fdiv' 'dstDatas_0_r_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.07>
ST_41 : Operation 351 [1/16] (6.07ns)   --->   "%dstDatas_0_l_5 = fdiv float %tmp, 8.388607e+06" [pynq_dsp_hls.cpp:214]   --->   Operation 351 'fdiv' 'dstDatas_0_l_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 352 [1/16] (6.07ns)   --->   "%dstDatas_0_r_5 = fdiv float %tmp_1, 8.388607e+06" [pynq_dsp_hls.cpp:215]   --->   Operation 352 'fdiv' 'dstDatas_0_r_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.00>
ST_42 : Operation 353 [1/1] (2.32ns)   --->   "store float %dstDatas_0_l_5, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 0), align 16" [pynq_dsp_hls.cpp:220]   --->   Operation 353 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 354 [1/1] (2.32ns)   --->   "store float %dstDatas_0_r_5, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 0), align 16" [pynq_dsp_hls.cpp:221]   --->   Operation 354 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 355 [1/1] (1.90ns)   --->   "switch i3 %trunc_ln226, label %1 [
    i3 1, label %2
    i3 2, label %3
    i3 3, label %4
    i3 -4, label %5
  ]" [pynq_dsp_hls.cpp:227]   --->   Operation 355 'switch' <Predicate = true> <Delay = 1.90>
ST_42 : Operation 356 [2/2] (7.00ns)   --->   "%tmp_5 = call fastcc { float, float } @effect_iir(float %dstDatas_0_l_5, float %dstDatas_0_r_5, [256 x i32]* %configReg, i5 0)" [pynq_dsp_hls.cpp:238]   --->   Operation 356 'call' 'tmp_5' <Predicate = (trunc_ln226 == 4)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 357 [2/2] (4.46ns)   --->   "%tmp_4 = call fastcc { float, float } @effect_delay(float %dstDatas_0_l_5, float %dstDatas_0_r_5, [256 x i32]* %configReg, i5 0, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 357 'call' 'tmp_4' <Predicate = (trunc_ln226 == 3)> <Delay = 4.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 358 [2/2] (7.00ns)   --->   "%tmp_3 = call fastcc { float, float } @effect_compressor(float %dstDatas_0_l_5, float %dstDatas_0_r_5, [256 x i32]* %configReg, i5 0)" [pynq_dsp_hls.cpp:232]   --->   Operation 358 'call' 'tmp_3' <Predicate = (trunc_ln226 == 2)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 359 [2/2] (7.00ns)   --->   "%tmp_s = call fastcc { float, float } @effect_distortion(float %dstDatas_0_l_5, float %dstDatas_0_r_5, [256 x i32]* %configReg, i5 0)" [pynq_dsp_hls.cpp:229]   --->   Operation 359 'call' 'tmp_s' <Predicate = (trunc_ln226 == 1)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 1.90>
ST_43 : Operation 360 [1/2] (0.00ns)   --->   "%tmp_5 = call fastcc { float, float } @effect_iir(float %dstDatas_0_l_5, float %dstDatas_0_r_5, [256 x i32]* %configReg, i5 0)" [pynq_dsp_hls.cpp:238]   --->   Operation 360 'call' 'tmp_5' <Predicate = (trunc_ln226 == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 361 [1/1] (0.00ns)   --->   "%dstDatas_0_l_3 = extractvalue { float, float } %tmp_5, 0" [pynq_dsp_hls.cpp:238]   --->   Operation 361 'extractvalue' 'dstDatas_0_l_3' <Predicate = (trunc_ln226 == 4)> <Delay = 0.00>
ST_43 : Operation 362 [1/1] (0.00ns)   --->   "%dstDatas_0_r_3 = extractvalue { float, float } %tmp_5, 1" [pynq_dsp_hls.cpp:238]   --->   Operation 362 'extractvalue' 'dstDatas_0_r_3' <Predicate = (trunc_ln226 == 4)> <Delay = 0.00>
ST_43 : Operation 363 [1/1] (1.90ns)   --->   "br label %1" [pynq_dsp_hls.cpp:239]   --->   Operation 363 'br' <Predicate = (trunc_ln226 == 4)> <Delay = 1.90>
ST_43 : Operation 364 [1/2] (1.76ns)   --->   "%tmp_4 = call fastcc { float, float } @effect_delay(float %dstDatas_0_l_5, float %dstDatas_0_r_5, [256 x i32]* %configReg, i5 0, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 364 'call' 'tmp_4' <Predicate = (trunc_ln226 == 3)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 365 [1/1] (0.00ns)   --->   "%dstDatas_0_l_2 = extractvalue { float, float } %tmp_4, 0" [pynq_dsp_hls.cpp:235]   --->   Operation 365 'extractvalue' 'dstDatas_0_l_2' <Predicate = (trunc_ln226 == 3)> <Delay = 0.00>
ST_43 : Operation 366 [1/1] (0.00ns)   --->   "%dstDatas_0_r_2 = extractvalue { float, float } %tmp_4, 1" [pynq_dsp_hls.cpp:235]   --->   Operation 366 'extractvalue' 'dstDatas_0_r_2' <Predicate = (trunc_ln226 == 3)> <Delay = 0.00>
ST_43 : Operation 367 [1/1] (1.90ns)   --->   "br label %1" [pynq_dsp_hls.cpp:236]   --->   Operation 367 'br' <Predicate = (trunc_ln226 == 3)> <Delay = 1.90>
ST_43 : Operation 368 [1/2] (1.69ns)   --->   "%tmp_3 = call fastcc { float, float } @effect_compressor(float %dstDatas_0_l_5, float %dstDatas_0_r_5, [256 x i32]* %configReg, i5 0)" [pynq_dsp_hls.cpp:232]   --->   Operation 368 'call' 'tmp_3' <Predicate = (trunc_ln226 == 2)> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 369 [1/1] (0.00ns)   --->   "%dstDatas_0_l_1 = extractvalue { float, float } %tmp_3, 0" [pynq_dsp_hls.cpp:232]   --->   Operation 369 'extractvalue' 'dstDatas_0_l_1' <Predicate = (trunc_ln226 == 2)> <Delay = 0.00>
ST_43 : Operation 370 [1/1] (0.00ns)   --->   "%dstDatas_0_r_1 = extractvalue { float, float } %tmp_3, 1" [pynq_dsp_hls.cpp:232]   --->   Operation 370 'extractvalue' 'dstDatas_0_r_1' <Predicate = (trunc_ln226 == 2)> <Delay = 0.00>
ST_43 : Operation 371 [1/1] (1.90ns)   --->   "br label %1" [pynq_dsp_hls.cpp:233]   --->   Operation 371 'br' <Predicate = (trunc_ln226 == 2)> <Delay = 1.90>
ST_43 : Operation 372 [1/2] (0.99ns)   --->   "%tmp_s = call fastcc { float, float } @effect_distortion(float %dstDatas_0_l_5, float %dstDatas_0_r_5, [256 x i32]* %configReg, i5 0)" [pynq_dsp_hls.cpp:229]   --->   Operation 372 'call' 'tmp_s' <Predicate = (trunc_ln226 == 1)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 373 [1/1] (0.00ns)   --->   "%dstDatas_0_l = extractvalue { float, float } %tmp_s, 0" [pynq_dsp_hls.cpp:229]   --->   Operation 373 'extractvalue' 'dstDatas_0_l' <Predicate = (trunc_ln226 == 1)> <Delay = 0.00>
ST_43 : Operation 374 [1/1] (0.00ns)   --->   "%dstDatas_0_r = extractvalue { float, float } %tmp_s, 1" [pynq_dsp_hls.cpp:229]   --->   Operation 374 'extractvalue' 'dstDatas_0_r' <Predicate = (trunc_ln226 == 1)> <Delay = 0.00>
ST_43 : Operation 375 [1/1] (1.90ns)   --->   "br label %1" [pynq_dsp_hls.cpp:230]   --->   Operation 375 'br' <Predicate = (trunc_ln226 == 1)> <Delay = 1.90>

State 44 <SV = 43> <Delay = 2.26>
ST_44 : Operation 376 [1/1] (0.00ns)   --->   "%dstDatas_r_0_0 = phi float [ %dstDatas_0_r_3, %5 ], [ %dstDatas_0_r_2, %4 ], [ %dstDatas_0_r_1, %3 ], [ %dstDatas_0_r, %2 ], [ %dstDatas_0_r_5, %._crit_edge508 ]"   --->   Operation 376 'phi' 'dstDatas_r_0_0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 377 [1/1] (0.00ns)   --->   "%dstDatas_l_0_0 = phi float [ %dstDatas_0_l_3, %5 ], [ %dstDatas_0_l_2, %4 ], [ %dstDatas_0_l_1, %3 ], [ %dstDatas_0_l, %2 ], [ %dstDatas_0_l_5, %._crit_edge508 ]"   --->   Operation 377 'phi' 'dstDatas_l_0_0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 378 [2/2] (2.26ns)   --->   "%configReg_load_1 = load i32* %configReg_addr_1, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 378 'load' 'configReg_load_1' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

State 45 <SV = 44> <Delay = 3.56>
ST_45 : Operation 379 [1/2] (2.26ns)   --->   "%configReg_load_1 = load i32* %configReg_addr_1, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 379 'load' 'configReg_load_1' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_45 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln226_1 = trunc i32 %configReg_load_1 to i3" [pynq_dsp_hls.cpp:226]   --->   Operation 380 'trunc' 'trunc_ln226_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 381 [1/1] (1.30ns)   --->   "switch i3 %trunc_ln226_1, label %11 [
    i3 1, label %7
    i3 2, label %8
    i3 3, label %9
    i3 -4, label %10
  ]" [pynq_dsp_hls.cpp:227]   --->   Operation 381 'switch' <Predicate = true> <Delay = 1.30>
ST_45 : Operation 382 [2/2] (2.32ns)   --->   "%srcDatas_l_load_4 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 1), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 382 'load' 'srcDatas_l_load_4' <Predicate = (trunc_ln226_1 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_45 : Operation 383 [2/2] (2.32ns)   --->   "%srcDatas_r_load_4 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 1), align 4" [pynq_dsp_hls.cpp:238]   --->   Operation 383 'load' 'srcDatas_r_load_4' <Predicate = (trunc_ln226_1 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_45 : Operation 384 [2/2] (2.32ns)   --->   "%srcDatas_l_load_3 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 1), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 384 'load' 'srcDatas_l_load_3' <Predicate = (trunc_ln226_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_45 : Operation 385 [2/2] (2.32ns)   --->   "%srcDatas_r_load_3 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 1), align 4" [pynq_dsp_hls.cpp:235]   --->   Operation 385 'load' 'srcDatas_r_load_3' <Predicate = (trunc_ln226_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_45 : Operation 386 [2/2] (2.32ns)   --->   "%srcDatas_l_load_1 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 1), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 386 'load' 'srcDatas_l_load_1' <Predicate = (trunc_ln226_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_45 : Operation 387 [2/2] (2.32ns)   --->   "%srcDatas_r_load_1 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 1), align 4" [pynq_dsp_hls.cpp:232]   --->   Operation 387 'load' 'srcDatas_r_load_1' <Predicate = (trunc_ln226_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_45 : Operation 388 [2/2] (2.32ns)   --->   "%srcDatas_l_load = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 1), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 388 'load' 'srcDatas_l_load' <Predicate = (trunc_ln226_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_45 : Operation 389 [2/2] (2.32ns)   --->   "%srcDatas_r_load = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 1), align 4" [pynq_dsp_hls.cpp:229]   --->   Operation 389 'load' 'srcDatas_r_load' <Predicate = (trunc_ln226_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_45 : Operation 390 [2/2] (2.32ns)   --->   "%dstDatas_1_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 1), align 8" [pynq_dsp_hls.cpp:242]   --->   Operation 390 'load' 'dstDatas_1_l' <Predicate = (trunc_ln226_1 != 1 & trunc_ln226_1 != 2 & trunc_ln226_1 != 3 & trunc_ln226_1 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_45 : Operation 391 [2/2] (2.32ns)   --->   "%dstDatas_1_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 1), align 4" [pynq_dsp_hls.cpp:243]   --->   Operation 391 'load' 'dstDatas_1_r' <Predicate = (trunc_ln226_1 != 1 & trunc_ln226_1 != 2 & trunc_ln226_1 != 3 & trunc_ln226_1 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 46 <SV = 45> <Delay = 2.32>
ST_46 : Operation 392 [1/2] (2.32ns)   --->   "%srcDatas_l_load_4 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 1), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 392 'load' 'srcDatas_l_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_46 : Operation 393 [1/2] (2.32ns)   --->   "%srcDatas_r_load_4 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 1), align 4" [pynq_dsp_hls.cpp:238]   --->   Operation 393 'load' 'srcDatas_r_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 47 <SV = 46> <Delay = 7.00>
ST_47 : Operation 394 [2/2] (7.00ns)   --->   "%tmp_9 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_4, float %srcDatas_r_load_4, [256 x i32]* %configReg, i5 1)" [pynq_dsp_hls.cpp:238]   --->   Operation 394 'call' 'tmp_9' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 1.90>
ST_48 : Operation 395 [1/2] (0.00ns)   --->   "%tmp_9 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_4, float %srcDatas_r_load_4, [256 x i32]* %configReg, i5 1)" [pynq_dsp_hls.cpp:238]   --->   Operation 395 'call' 'tmp_9' <Predicate = (trunc_ln226_1 == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 396 [1/1] (0.00ns)   --->   "%dstDatas_1_l_4 = extractvalue { float, float } %tmp_9, 0" [pynq_dsp_hls.cpp:238]   --->   Operation 396 'extractvalue' 'dstDatas_1_l_4' <Predicate = (trunc_ln226_1 == 4)> <Delay = 0.00>
ST_48 : Operation 397 [1/1] (0.00ns)   --->   "%dstDatas_1_r_4 = extractvalue { float, float } %tmp_9, 1" [pynq_dsp_hls.cpp:238]   --->   Operation 397 'extractvalue' 'dstDatas_1_r_4' <Predicate = (trunc_ln226_1 == 4)> <Delay = 0.00>
ST_48 : Operation 398 [1/1] (1.90ns)   --->   "br label %6" [pynq_dsp_hls.cpp:239]   --->   Operation 398 'br' <Predicate = (trunc_ln226_1 == 4)> <Delay = 1.90>
ST_48 : Operation 399 [1/2] (1.69ns)   --->   "%tmp_7 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_1, float %srcDatas_r_load_1, [256 x i32]* %configReg, i5 1)" [pynq_dsp_hls.cpp:232]   --->   Operation 399 'call' 'tmp_7' <Predicate = (trunc_ln226_1 == 2)> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 400 [1/1] (0.00ns)   --->   "%dstDatas_1_l_2 = extractvalue { float, float } %tmp_7, 0" [pynq_dsp_hls.cpp:232]   --->   Operation 400 'extractvalue' 'dstDatas_1_l_2' <Predicate = (trunc_ln226_1 == 2)> <Delay = 0.00>
ST_48 : Operation 401 [1/1] (0.00ns)   --->   "%dstDatas_1_r_2 = extractvalue { float, float } %tmp_7, 1" [pynq_dsp_hls.cpp:232]   --->   Operation 401 'extractvalue' 'dstDatas_1_r_2' <Predicate = (trunc_ln226_1 == 2)> <Delay = 0.00>
ST_48 : Operation 402 [1/1] (1.90ns)   --->   "br label %6" [pynq_dsp_hls.cpp:233]   --->   Operation 402 'br' <Predicate = (trunc_ln226_1 == 2)> <Delay = 1.90>
ST_48 : Operation 403 [1/2] (0.99ns)   --->   "%tmp_6 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load, float %srcDatas_r_load, [256 x i32]* %configReg, i5 1)" [pynq_dsp_hls.cpp:229]   --->   Operation 403 'call' 'tmp_6' <Predicate = (trunc_ln226_1 == 1)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 404 [1/1] (0.00ns)   --->   "%dstDatas_1_l_1 = extractvalue { float, float } %tmp_6, 0" [pynq_dsp_hls.cpp:229]   --->   Operation 404 'extractvalue' 'dstDatas_1_l_1' <Predicate = (trunc_ln226_1 == 1)> <Delay = 0.00>
ST_48 : Operation 405 [1/1] (0.00ns)   --->   "%dstDatas_1_r_1 = extractvalue { float, float } %tmp_6, 1" [pynq_dsp_hls.cpp:229]   --->   Operation 405 'extractvalue' 'dstDatas_1_r_1' <Predicate = (trunc_ln226_1 == 1)> <Delay = 0.00>
ST_48 : Operation 406 [1/1] (1.90ns)   --->   "br label %6" [pynq_dsp_hls.cpp:230]   --->   Operation 406 'br' <Predicate = (trunc_ln226_1 == 1)> <Delay = 1.90>

State 49 <SV = 45> <Delay = 6.78>
ST_49 : Operation 407 [1/2] (2.32ns)   --->   "%srcDatas_l_load_3 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 1), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 407 'load' 'srcDatas_l_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_49 : Operation 408 [1/2] (2.32ns)   --->   "%srcDatas_r_load_3 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 1), align 4" [pynq_dsp_hls.cpp:235]   --->   Operation 408 'load' 'srcDatas_r_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_49 : Operation 409 [2/2] (4.46ns)   --->   "%tmp_8 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_3, float %srcDatas_r_load_3, [256 x i32]* %configReg, i5 1, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 409 'call' 'tmp_8' <Predicate = true> <Delay = 4.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 46> <Delay = 1.90>
ST_50 : Operation 410 [1/2] (1.76ns)   --->   "%tmp_8 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_3, float %srcDatas_r_load_3, [256 x i32]* %configReg, i5 1, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 410 'call' 'tmp_8' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 411 [1/1] (0.00ns)   --->   "%dstDatas_1_l_3 = extractvalue { float, float } %tmp_8, 0" [pynq_dsp_hls.cpp:235]   --->   Operation 411 'extractvalue' 'dstDatas_1_l_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 412 [1/1] (0.00ns)   --->   "%dstDatas_1_r_3 = extractvalue { float, float } %tmp_8, 1" [pynq_dsp_hls.cpp:235]   --->   Operation 412 'extractvalue' 'dstDatas_1_r_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 413 [1/1] (1.90ns)   --->   "br label %6" [pynq_dsp_hls.cpp:236]   --->   Operation 413 'br' <Predicate = true> <Delay = 1.90>

State 51 <SV = 45> <Delay = 2.32>
ST_51 : Operation 414 [1/2] (2.32ns)   --->   "%srcDatas_l_load_1 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 1), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 414 'load' 'srcDatas_l_load_1' <Predicate = (trunc_ln226_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_51 : Operation 415 [1/2] (2.32ns)   --->   "%srcDatas_r_load_1 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 1), align 4" [pynq_dsp_hls.cpp:232]   --->   Operation 415 'load' 'srcDatas_r_load_1' <Predicate = (trunc_ln226_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_51 : Operation 416 [1/2] (2.32ns)   --->   "%srcDatas_l_load = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 1), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 416 'load' 'srcDatas_l_load' <Predicate = (trunc_ln226_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_51 : Operation 417 [1/2] (2.32ns)   --->   "%srcDatas_r_load = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 1), align 4" [pynq_dsp_hls.cpp:229]   --->   Operation 417 'load' 'srcDatas_r_load' <Predicate = (trunc_ln226_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 52 <SV = 46> <Delay = 7.00>
ST_52 : Operation 418 [2/2] (7.00ns)   --->   "%tmp_7 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_1, float %srcDatas_r_load_1, [256 x i32]* %configReg, i5 1)" [pynq_dsp_hls.cpp:232]   --->   Operation 418 'call' 'tmp_7' <Predicate = (trunc_ln226_1 == 2)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 419 [2/2] (7.00ns)   --->   "%tmp_6 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load, float %srcDatas_r_load, [256 x i32]* %configReg, i5 1)" [pynq_dsp_hls.cpp:229]   --->   Operation 419 'call' 'tmp_6' <Predicate = (trunc_ln226_1 == 1)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 45> <Delay = 2.32>
ST_53 : Operation 420 [1/2] (2.32ns)   --->   "%dstDatas_1_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 1), align 8" [pynq_dsp_hls.cpp:242]   --->   Operation 420 'load' 'dstDatas_1_l' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_53 : Operation 421 [1/2] (2.32ns)   --->   "%dstDatas_1_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 1), align 4" [pynq_dsp_hls.cpp:243]   --->   Operation 421 'load' 'dstDatas_1_r' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_53 : Operation 422 [1/1] (1.90ns)   --->   "br label %6" [pynq_dsp_hls.cpp:244]   --->   Operation 422 'br' <Predicate = true> <Delay = 1.90>

State 54 <SV = 48> <Delay = 2.26>
ST_54 : Operation 423 [1/1] (0.00ns)   --->   "%dstDatas_r_1_0 = phi float [ %dstDatas_1_r, %11 ], [ %dstDatas_1_r_4, %10 ], [ %dstDatas_1_r_3, %9 ], [ %dstDatas_1_r_2, %8 ], [ %dstDatas_1_r_1, %7 ]"   --->   Operation 423 'phi' 'dstDatas_r_1_0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 424 [1/1] (0.00ns)   --->   "%dstDatas_l_1_0 = phi float [ %dstDatas_1_l, %11 ], [ %dstDatas_1_l_4, %10 ], [ %dstDatas_1_l_3, %9 ], [ %dstDatas_1_l_2, %8 ], [ %dstDatas_1_l_1, %7 ]"   --->   Operation 424 'phi' 'dstDatas_l_1_0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 425 [2/2] (2.26ns)   --->   "%configReg_load_2 = load i32* %configReg_addr_2, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 425 'load' 'configReg_load_2' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

State 55 <SV = 49> <Delay = 3.56>
ST_55 : Operation 426 [1/2] (2.26ns)   --->   "%configReg_load_2 = load i32* %configReg_addr_2, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 426 'load' 'configReg_load_2' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_55 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln226_2 = trunc i32 %configReg_load_2 to i3" [pynq_dsp_hls.cpp:226]   --->   Operation 427 'trunc' 'trunc_ln226_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 428 [1/1] (1.30ns)   --->   "switch i3 %trunc_ln226_2, label %17 [
    i3 1, label %13
    i3 2, label %14
    i3 3, label %15
    i3 -4, label %16
  ]" [pynq_dsp_hls.cpp:227]   --->   Operation 428 'switch' <Predicate = true> <Delay = 1.30>
ST_55 : Operation 429 [2/2] (2.32ns)   --->   "%srcDatas_l_load_9 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 2), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 429 'load' 'srcDatas_l_load_9' <Predicate = (trunc_ln226_2 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_55 : Operation 430 [2/2] (2.32ns)   --->   "%srcDatas_r_load_9 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 2), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 430 'load' 'srcDatas_r_load_9' <Predicate = (trunc_ln226_2 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_55 : Operation 431 [2/2] (2.32ns)   --->   "%srcDatas_l_load_8 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 2), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 431 'load' 'srcDatas_l_load_8' <Predicate = (trunc_ln226_2 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_55 : Operation 432 [2/2] (2.32ns)   --->   "%srcDatas_r_load_8 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 2), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 432 'load' 'srcDatas_r_load_8' <Predicate = (trunc_ln226_2 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_55 : Operation 433 [2/2] (2.32ns)   --->   "%srcDatas_l_load_7 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 2), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 433 'load' 'srcDatas_l_load_7' <Predicate = (trunc_ln226_2 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_55 : Operation 434 [2/2] (2.32ns)   --->   "%srcDatas_r_load_7 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 2), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 434 'load' 'srcDatas_r_load_7' <Predicate = (trunc_ln226_2 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_55 : Operation 435 [2/2] (2.32ns)   --->   "%srcDatas_l_load_6 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 2), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 435 'load' 'srcDatas_l_load_6' <Predicate = (trunc_ln226_2 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_55 : Operation 436 [2/2] (2.32ns)   --->   "%srcDatas_r_load_6 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 2), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 436 'load' 'srcDatas_r_load_6' <Predicate = (trunc_ln226_2 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_55 : Operation 437 [2/2] (2.32ns)   --->   "%dstDatas_2_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 2), align 8" [pynq_dsp_hls.cpp:242]   --->   Operation 437 'load' 'dstDatas_2_l' <Predicate = (trunc_ln226_2 != 1 & trunc_ln226_2 != 2 & trunc_ln226_2 != 3 & trunc_ln226_2 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_55 : Operation 438 [2/2] (2.32ns)   --->   "%dstDatas_2_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 2), align 8" [pynq_dsp_hls.cpp:243]   --->   Operation 438 'load' 'dstDatas_2_r' <Predicate = (trunc_ln226_2 != 1 & trunc_ln226_2 != 2 & trunc_ln226_2 != 3 & trunc_ln226_2 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 56 <SV = 50> <Delay = 2.32>
ST_56 : Operation 439 [1/2] (2.32ns)   --->   "%srcDatas_l_load_9 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 2), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 439 'load' 'srcDatas_l_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_56 : Operation 440 [1/2] (2.32ns)   --->   "%srcDatas_r_load_9 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 2), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 440 'load' 'srcDatas_r_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 57 <SV = 51> <Delay = 7.00>
ST_57 : Operation 441 [2/2] (7.00ns)   --->   "%tmp_12 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_9, float %srcDatas_r_load_9, [256 x i32]* %configReg, i5 2)" [pynq_dsp_hls.cpp:238]   --->   Operation 441 'call' 'tmp_12' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 52> <Delay = 1.90>
ST_58 : Operation 442 [1/2] (0.00ns)   --->   "%tmp_12 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_9, float %srcDatas_r_load_9, [256 x i32]* %configReg, i5 2)" [pynq_dsp_hls.cpp:238]   --->   Operation 442 'call' 'tmp_12' <Predicate = (trunc_ln226_2 == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 443 [1/1] (0.00ns)   --->   "%dstDatas_2_l_4 = extractvalue { float, float } %tmp_12, 0" [pynq_dsp_hls.cpp:238]   --->   Operation 443 'extractvalue' 'dstDatas_2_l_4' <Predicate = (trunc_ln226_2 == 4)> <Delay = 0.00>
ST_58 : Operation 444 [1/1] (0.00ns)   --->   "%dstDatas_2_r_4 = extractvalue { float, float } %tmp_12, 1" [pynq_dsp_hls.cpp:238]   --->   Operation 444 'extractvalue' 'dstDatas_2_r_4' <Predicate = (trunc_ln226_2 == 4)> <Delay = 0.00>
ST_58 : Operation 445 [1/1] (1.90ns)   --->   "br label %12" [pynq_dsp_hls.cpp:239]   --->   Operation 445 'br' <Predicate = (trunc_ln226_2 == 4)> <Delay = 1.90>
ST_58 : Operation 446 [1/2] (1.69ns)   --->   "%tmp_10 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_7, float %srcDatas_r_load_7, [256 x i32]* %configReg, i5 2)" [pynq_dsp_hls.cpp:232]   --->   Operation 446 'call' 'tmp_10' <Predicate = (trunc_ln226_2 == 2)> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 447 [1/1] (0.00ns)   --->   "%dstDatas_2_l_2 = extractvalue { float, float } %tmp_10, 0" [pynq_dsp_hls.cpp:232]   --->   Operation 447 'extractvalue' 'dstDatas_2_l_2' <Predicate = (trunc_ln226_2 == 2)> <Delay = 0.00>
ST_58 : Operation 448 [1/1] (0.00ns)   --->   "%dstDatas_2_r_2 = extractvalue { float, float } %tmp_10, 1" [pynq_dsp_hls.cpp:232]   --->   Operation 448 'extractvalue' 'dstDatas_2_r_2' <Predicate = (trunc_ln226_2 == 2)> <Delay = 0.00>
ST_58 : Operation 449 [1/1] (1.90ns)   --->   "br label %12" [pynq_dsp_hls.cpp:233]   --->   Operation 449 'br' <Predicate = (trunc_ln226_2 == 2)> <Delay = 1.90>
ST_58 : Operation 450 [1/2] (0.99ns)   --->   "%tmp_2 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_6, float %srcDatas_r_load_6, [256 x i32]* %configReg, i5 2)" [pynq_dsp_hls.cpp:229]   --->   Operation 450 'call' 'tmp_2' <Predicate = (trunc_ln226_2 == 1)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 451 [1/1] (0.00ns)   --->   "%dstDatas_2_l_1 = extractvalue { float, float } %tmp_2, 0" [pynq_dsp_hls.cpp:229]   --->   Operation 451 'extractvalue' 'dstDatas_2_l_1' <Predicate = (trunc_ln226_2 == 1)> <Delay = 0.00>
ST_58 : Operation 452 [1/1] (0.00ns)   --->   "%dstDatas_2_r_1 = extractvalue { float, float } %tmp_2, 1" [pynq_dsp_hls.cpp:229]   --->   Operation 452 'extractvalue' 'dstDatas_2_r_1' <Predicate = (trunc_ln226_2 == 1)> <Delay = 0.00>
ST_58 : Operation 453 [1/1] (1.90ns)   --->   "br label %12" [pynq_dsp_hls.cpp:230]   --->   Operation 453 'br' <Predicate = (trunc_ln226_2 == 1)> <Delay = 1.90>

State 59 <SV = 50> <Delay = 6.78>
ST_59 : Operation 454 [1/2] (2.32ns)   --->   "%srcDatas_l_load_8 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 2), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 454 'load' 'srcDatas_l_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 455 [1/2] (2.32ns)   --->   "%srcDatas_r_load_8 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 2), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 455 'load' 'srcDatas_r_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 456 [2/2] (4.46ns)   --->   "%tmp_11 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_8, float %srcDatas_r_load_8, [256 x i32]* %configReg, i5 2, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 456 'call' 'tmp_11' <Predicate = true> <Delay = 4.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 51> <Delay = 1.90>
ST_60 : Operation 457 [1/2] (1.76ns)   --->   "%tmp_11 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_8, float %srcDatas_r_load_8, [256 x i32]* %configReg, i5 2, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 457 'call' 'tmp_11' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 458 [1/1] (0.00ns)   --->   "%dstDatas_2_l_3 = extractvalue { float, float } %tmp_11, 0" [pynq_dsp_hls.cpp:235]   --->   Operation 458 'extractvalue' 'dstDatas_2_l_3' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 459 [1/1] (0.00ns)   --->   "%dstDatas_2_r_3 = extractvalue { float, float } %tmp_11, 1" [pynq_dsp_hls.cpp:235]   --->   Operation 459 'extractvalue' 'dstDatas_2_r_3' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 460 [1/1] (1.90ns)   --->   "br label %12" [pynq_dsp_hls.cpp:236]   --->   Operation 460 'br' <Predicate = true> <Delay = 1.90>

State 61 <SV = 50> <Delay = 2.32>
ST_61 : Operation 461 [1/2] (2.32ns)   --->   "%srcDatas_l_load_7 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 2), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 461 'load' 'srcDatas_l_load_7' <Predicate = (trunc_ln226_2 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_61 : Operation 462 [1/2] (2.32ns)   --->   "%srcDatas_r_load_7 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 2), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 462 'load' 'srcDatas_r_load_7' <Predicate = (trunc_ln226_2 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_61 : Operation 463 [1/2] (2.32ns)   --->   "%srcDatas_l_load_6 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 2), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 463 'load' 'srcDatas_l_load_6' <Predicate = (trunc_ln226_2 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_61 : Operation 464 [1/2] (2.32ns)   --->   "%srcDatas_r_load_6 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 2), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 464 'load' 'srcDatas_r_load_6' <Predicate = (trunc_ln226_2 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 62 <SV = 51> <Delay = 7.00>
ST_62 : Operation 465 [2/2] (7.00ns)   --->   "%tmp_10 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_7, float %srcDatas_r_load_7, [256 x i32]* %configReg, i5 2)" [pynq_dsp_hls.cpp:232]   --->   Operation 465 'call' 'tmp_10' <Predicate = (trunc_ln226_2 == 2)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 466 [2/2] (7.00ns)   --->   "%tmp_2 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_6, float %srcDatas_r_load_6, [256 x i32]* %configReg, i5 2)" [pynq_dsp_hls.cpp:229]   --->   Operation 466 'call' 'tmp_2' <Predicate = (trunc_ln226_2 == 1)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 50> <Delay = 2.32>
ST_63 : Operation 467 [1/2] (2.32ns)   --->   "%dstDatas_2_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 2), align 8" [pynq_dsp_hls.cpp:242]   --->   Operation 467 'load' 'dstDatas_2_l' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_63 : Operation 468 [1/2] (2.32ns)   --->   "%dstDatas_2_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 2), align 8" [pynq_dsp_hls.cpp:243]   --->   Operation 468 'load' 'dstDatas_2_r' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_63 : Operation 469 [1/1] (1.90ns)   --->   "br label %12" [pynq_dsp_hls.cpp:244]   --->   Operation 469 'br' <Predicate = true> <Delay = 1.90>

State 64 <SV = 53> <Delay = 2.26>
ST_64 : Operation 470 [1/1] (0.00ns)   --->   "%dstDatas_r_2_0 = phi float [ %dstDatas_2_r, %17 ], [ %dstDatas_2_r_4, %16 ], [ %dstDatas_2_r_3, %15 ], [ %dstDatas_2_r_2, %14 ], [ %dstDatas_2_r_1, %13 ]"   --->   Operation 470 'phi' 'dstDatas_r_2_0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 471 [1/1] (0.00ns)   --->   "%dstDatas_l_2_0 = phi float [ %dstDatas_2_l, %17 ], [ %dstDatas_2_l_4, %16 ], [ %dstDatas_2_l_3, %15 ], [ %dstDatas_2_l_2, %14 ], [ %dstDatas_2_l_1, %13 ]"   --->   Operation 471 'phi' 'dstDatas_l_2_0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 472 [2/2] (2.26ns)   --->   "%configReg_load_3 = load i32* %configReg_addr_3, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 472 'load' 'configReg_load_3' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

State 65 <SV = 54> <Delay = 3.56>
ST_65 : Operation 473 [1/2] (2.26ns)   --->   "%configReg_load_3 = load i32* %configReg_addr_3, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 473 'load' 'configReg_load_3' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_65 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln226_3 = trunc i32 %configReg_load_3 to i3" [pynq_dsp_hls.cpp:226]   --->   Operation 474 'trunc' 'trunc_ln226_3' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 475 [1/1] (1.30ns)   --->   "switch i3 %trunc_ln226_3, label %23 [
    i3 1, label %19
    i3 2, label %20
    i3 3, label %21
    i3 -4, label %22
  ]" [pynq_dsp_hls.cpp:227]   --->   Operation 475 'switch' <Predicate = true> <Delay = 1.30>
ST_65 : Operation 476 [2/2] (2.32ns)   --->   "%srcDatas_l_load_14 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 3), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 476 'load' 'srcDatas_l_load_14' <Predicate = (trunc_ln226_3 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_65 : Operation 477 [2/2] (2.32ns)   --->   "%srcDatas_r_load_14 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 3), align 4" [pynq_dsp_hls.cpp:238]   --->   Operation 477 'load' 'srcDatas_r_load_14' <Predicate = (trunc_ln226_3 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_65 : Operation 478 [2/2] (2.32ns)   --->   "%srcDatas_l_load_13 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 3), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 478 'load' 'srcDatas_l_load_13' <Predicate = (trunc_ln226_3 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_65 : Operation 479 [2/2] (2.32ns)   --->   "%srcDatas_r_load_13 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 3), align 4" [pynq_dsp_hls.cpp:235]   --->   Operation 479 'load' 'srcDatas_r_load_13' <Predicate = (trunc_ln226_3 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_65 : Operation 480 [2/2] (2.32ns)   --->   "%srcDatas_l_load_12 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 3), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 480 'load' 'srcDatas_l_load_12' <Predicate = (trunc_ln226_3 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_65 : Operation 481 [2/2] (2.32ns)   --->   "%srcDatas_r_load_12 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 3), align 4" [pynq_dsp_hls.cpp:232]   --->   Operation 481 'load' 'srcDatas_r_load_12' <Predicate = (trunc_ln226_3 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_65 : Operation 482 [2/2] (2.32ns)   --->   "%srcDatas_l_load_11 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 3), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 482 'load' 'srcDatas_l_load_11' <Predicate = (trunc_ln226_3 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_65 : Operation 483 [2/2] (2.32ns)   --->   "%srcDatas_r_load_11 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 3), align 4" [pynq_dsp_hls.cpp:229]   --->   Operation 483 'load' 'srcDatas_r_load_11' <Predicate = (trunc_ln226_3 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_65 : Operation 484 [2/2] (2.32ns)   --->   "%dstDatas_3_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 3), align 8" [pynq_dsp_hls.cpp:242]   --->   Operation 484 'load' 'dstDatas_3_l' <Predicate = (trunc_ln226_3 != 1 & trunc_ln226_3 != 2 & trunc_ln226_3 != 3 & trunc_ln226_3 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_65 : Operation 485 [2/2] (2.32ns)   --->   "%dstDatas_3_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 3), align 4" [pynq_dsp_hls.cpp:243]   --->   Operation 485 'load' 'dstDatas_3_r' <Predicate = (trunc_ln226_3 != 1 & trunc_ln226_3 != 2 & trunc_ln226_3 != 3 & trunc_ln226_3 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 66 <SV = 55> <Delay = 2.32>
ST_66 : Operation 486 [1/2] (2.32ns)   --->   "%srcDatas_l_load_14 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 3), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 486 'load' 'srcDatas_l_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_66 : Operation 487 [1/2] (2.32ns)   --->   "%srcDatas_r_load_14 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 3), align 4" [pynq_dsp_hls.cpp:238]   --->   Operation 487 'load' 'srcDatas_r_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 67 <SV = 56> <Delay = 7.00>
ST_67 : Operation 488 [2/2] (7.00ns)   --->   "%tmp_16 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_14, float %srcDatas_r_load_14, [256 x i32]* %configReg, i5 3)" [pynq_dsp_hls.cpp:238]   --->   Operation 488 'call' 'tmp_16' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 57> <Delay = 1.90>
ST_68 : Operation 489 [1/2] (0.00ns)   --->   "%tmp_16 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_14, float %srcDatas_r_load_14, [256 x i32]* %configReg, i5 3)" [pynq_dsp_hls.cpp:238]   --->   Operation 489 'call' 'tmp_16' <Predicate = (trunc_ln226_3 == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 490 [1/1] (0.00ns)   --->   "%dstDatas_3_l_4 = extractvalue { float, float } %tmp_16, 0" [pynq_dsp_hls.cpp:238]   --->   Operation 490 'extractvalue' 'dstDatas_3_l_4' <Predicate = (trunc_ln226_3 == 4)> <Delay = 0.00>
ST_68 : Operation 491 [1/1] (0.00ns)   --->   "%dstDatas_3_r_4 = extractvalue { float, float } %tmp_16, 1" [pynq_dsp_hls.cpp:238]   --->   Operation 491 'extractvalue' 'dstDatas_3_r_4' <Predicate = (trunc_ln226_3 == 4)> <Delay = 0.00>
ST_68 : Operation 492 [1/1] (1.90ns)   --->   "br label %18" [pynq_dsp_hls.cpp:239]   --->   Operation 492 'br' <Predicate = (trunc_ln226_3 == 4)> <Delay = 1.90>
ST_68 : Operation 493 [1/2] (1.69ns)   --->   "%tmp_14 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_12, float %srcDatas_r_load_12, [256 x i32]* %configReg, i5 3)" [pynq_dsp_hls.cpp:232]   --->   Operation 493 'call' 'tmp_14' <Predicate = (trunc_ln226_3 == 2)> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 494 [1/1] (0.00ns)   --->   "%dstDatas_3_l_2 = extractvalue { float, float } %tmp_14, 0" [pynq_dsp_hls.cpp:232]   --->   Operation 494 'extractvalue' 'dstDatas_3_l_2' <Predicate = (trunc_ln226_3 == 2)> <Delay = 0.00>
ST_68 : Operation 495 [1/1] (0.00ns)   --->   "%dstDatas_3_r_2 = extractvalue { float, float } %tmp_14, 1" [pynq_dsp_hls.cpp:232]   --->   Operation 495 'extractvalue' 'dstDatas_3_r_2' <Predicate = (trunc_ln226_3 == 2)> <Delay = 0.00>
ST_68 : Operation 496 [1/1] (1.90ns)   --->   "br label %18" [pynq_dsp_hls.cpp:233]   --->   Operation 496 'br' <Predicate = (trunc_ln226_3 == 2)> <Delay = 1.90>
ST_68 : Operation 497 [1/2] (0.99ns)   --->   "%tmp_13 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_11, float %srcDatas_r_load_11, [256 x i32]* %configReg, i5 3)" [pynq_dsp_hls.cpp:229]   --->   Operation 497 'call' 'tmp_13' <Predicate = (trunc_ln226_3 == 1)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 498 [1/1] (0.00ns)   --->   "%dstDatas_3_l_1 = extractvalue { float, float } %tmp_13, 0" [pynq_dsp_hls.cpp:229]   --->   Operation 498 'extractvalue' 'dstDatas_3_l_1' <Predicate = (trunc_ln226_3 == 1)> <Delay = 0.00>
ST_68 : Operation 499 [1/1] (0.00ns)   --->   "%dstDatas_3_r_1 = extractvalue { float, float } %tmp_13, 1" [pynq_dsp_hls.cpp:229]   --->   Operation 499 'extractvalue' 'dstDatas_3_r_1' <Predicate = (trunc_ln226_3 == 1)> <Delay = 0.00>
ST_68 : Operation 500 [1/1] (1.90ns)   --->   "br label %18" [pynq_dsp_hls.cpp:230]   --->   Operation 500 'br' <Predicate = (trunc_ln226_3 == 1)> <Delay = 1.90>

State 69 <SV = 55> <Delay = 6.78>
ST_69 : Operation 501 [1/2] (2.32ns)   --->   "%srcDatas_l_load_13 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 3), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 501 'load' 'srcDatas_l_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_69 : Operation 502 [1/2] (2.32ns)   --->   "%srcDatas_r_load_13 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 3), align 4" [pynq_dsp_hls.cpp:235]   --->   Operation 502 'load' 'srcDatas_r_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_69 : Operation 503 [2/2] (4.46ns)   --->   "%tmp_15 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_13, float %srcDatas_r_load_13, [256 x i32]* %configReg, i5 3, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 503 'call' 'tmp_15' <Predicate = true> <Delay = 4.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 56> <Delay = 1.90>
ST_70 : Operation 504 [1/2] (1.76ns)   --->   "%tmp_15 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_13, float %srcDatas_r_load_13, [256 x i32]* %configReg, i5 3, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 504 'call' 'tmp_15' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_70 : Operation 505 [1/1] (0.00ns)   --->   "%dstDatas_3_l_3 = extractvalue { float, float } %tmp_15, 0" [pynq_dsp_hls.cpp:235]   --->   Operation 505 'extractvalue' 'dstDatas_3_l_3' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 506 [1/1] (0.00ns)   --->   "%dstDatas_3_r_3 = extractvalue { float, float } %tmp_15, 1" [pynq_dsp_hls.cpp:235]   --->   Operation 506 'extractvalue' 'dstDatas_3_r_3' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 507 [1/1] (1.90ns)   --->   "br label %18" [pynq_dsp_hls.cpp:236]   --->   Operation 507 'br' <Predicate = true> <Delay = 1.90>

State 71 <SV = 55> <Delay = 2.32>
ST_71 : Operation 508 [1/2] (2.32ns)   --->   "%srcDatas_l_load_12 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 3), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 508 'load' 'srcDatas_l_load_12' <Predicate = (trunc_ln226_3 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_71 : Operation 509 [1/2] (2.32ns)   --->   "%srcDatas_r_load_12 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 3), align 4" [pynq_dsp_hls.cpp:232]   --->   Operation 509 'load' 'srcDatas_r_load_12' <Predicate = (trunc_ln226_3 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_71 : Operation 510 [1/2] (2.32ns)   --->   "%srcDatas_l_load_11 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 3), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 510 'load' 'srcDatas_l_load_11' <Predicate = (trunc_ln226_3 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_71 : Operation 511 [1/2] (2.32ns)   --->   "%srcDatas_r_load_11 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 3), align 4" [pynq_dsp_hls.cpp:229]   --->   Operation 511 'load' 'srcDatas_r_load_11' <Predicate = (trunc_ln226_3 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 72 <SV = 56> <Delay = 7.00>
ST_72 : Operation 512 [2/2] (7.00ns)   --->   "%tmp_14 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_12, float %srcDatas_r_load_12, [256 x i32]* %configReg, i5 3)" [pynq_dsp_hls.cpp:232]   --->   Operation 512 'call' 'tmp_14' <Predicate = (trunc_ln226_3 == 2)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_72 : Operation 513 [2/2] (7.00ns)   --->   "%tmp_13 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_11, float %srcDatas_r_load_11, [256 x i32]* %configReg, i5 3)" [pynq_dsp_hls.cpp:229]   --->   Operation 513 'call' 'tmp_13' <Predicate = (trunc_ln226_3 == 1)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 55> <Delay = 2.32>
ST_73 : Operation 514 [1/2] (2.32ns)   --->   "%dstDatas_3_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 3), align 8" [pynq_dsp_hls.cpp:242]   --->   Operation 514 'load' 'dstDatas_3_l' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_73 : Operation 515 [1/2] (2.32ns)   --->   "%dstDatas_3_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 3), align 4" [pynq_dsp_hls.cpp:243]   --->   Operation 515 'load' 'dstDatas_3_r' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_73 : Operation 516 [1/1] (1.90ns)   --->   "br label %18" [pynq_dsp_hls.cpp:244]   --->   Operation 516 'br' <Predicate = true> <Delay = 1.90>

State 74 <SV = 58> <Delay = 2.26>
ST_74 : Operation 517 [1/1] (0.00ns)   --->   "%dstDatas_r_3_0 = phi float [ %dstDatas_3_r, %23 ], [ %dstDatas_3_r_4, %22 ], [ %dstDatas_3_r_3, %21 ], [ %dstDatas_3_r_2, %20 ], [ %dstDatas_3_r_1, %19 ]"   --->   Operation 517 'phi' 'dstDatas_r_3_0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 518 [1/1] (0.00ns)   --->   "%dstDatas_l_3_0 = phi float [ %dstDatas_3_l, %23 ], [ %dstDatas_3_l_4, %22 ], [ %dstDatas_3_l_3, %21 ], [ %dstDatas_3_l_2, %20 ], [ %dstDatas_3_l_1, %19 ]"   --->   Operation 518 'phi' 'dstDatas_l_3_0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 519 [2/2] (2.26ns)   --->   "%configReg_load_4 = load i32* %configReg_addr_4, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 519 'load' 'configReg_load_4' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

State 75 <SV = 59> <Delay = 3.56>
ST_75 : Operation 520 [1/2] (2.26ns)   --->   "%configReg_load_4 = load i32* %configReg_addr_4, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 520 'load' 'configReg_load_4' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_75 : Operation 521 [1/1] (0.00ns)   --->   "%trunc_ln226_4 = trunc i32 %configReg_load_4 to i3" [pynq_dsp_hls.cpp:226]   --->   Operation 521 'trunc' 'trunc_ln226_4' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 522 [1/1] (1.30ns)   --->   "switch i3 %trunc_ln226_4, label %29 [
    i3 1, label %25
    i3 2, label %26
    i3 3, label %27
    i3 -4, label %28
  ]" [pynq_dsp_hls.cpp:227]   --->   Operation 522 'switch' <Predicate = true> <Delay = 1.30>
ST_75 : Operation 523 [2/2] (2.32ns)   --->   "%srcDatas_l_load_20 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 4), align 16" [pynq_dsp_hls.cpp:238]   --->   Operation 523 'load' 'srcDatas_l_load_20' <Predicate = (trunc_ln226_4 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_75 : Operation 524 [2/2] (2.32ns)   --->   "%srcDatas_r_load_20 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 4), align 16" [pynq_dsp_hls.cpp:238]   --->   Operation 524 'load' 'srcDatas_r_load_20' <Predicate = (trunc_ln226_4 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_75 : Operation 525 [2/2] (2.32ns)   --->   "%srcDatas_l_load_19 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 4), align 16" [pynq_dsp_hls.cpp:235]   --->   Operation 525 'load' 'srcDatas_l_load_19' <Predicate = (trunc_ln226_4 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_75 : Operation 526 [2/2] (2.32ns)   --->   "%srcDatas_r_load_19 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 4), align 16" [pynq_dsp_hls.cpp:235]   --->   Operation 526 'load' 'srcDatas_r_load_19' <Predicate = (trunc_ln226_4 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_75 : Operation 527 [2/2] (2.32ns)   --->   "%srcDatas_l_load_18 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 4), align 16" [pynq_dsp_hls.cpp:232]   --->   Operation 527 'load' 'srcDatas_l_load_18' <Predicate = (trunc_ln226_4 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_75 : Operation 528 [2/2] (2.32ns)   --->   "%srcDatas_r_load_18 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 4), align 16" [pynq_dsp_hls.cpp:232]   --->   Operation 528 'load' 'srcDatas_r_load_18' <Predicate = (trunc_ln226_4 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_75 : Operation 529 [2/2] (2.32ns)   --->   "%srcDatas_l_load_17 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 4), align 16" [pynq_dsp_hls.cpp:229]   --->   Operation 529 'load' 'srcDatas_l_load_17' <Predicate = (trunc_ln226_4 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_75 : Operation 530 [2/2] (2.32ns)   --->   "%srcDatas_r_load_17 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 4), align 16" [pynq_dsp_hls.cpp:229]   --->   Operation 530 'load' 'srcDatas_r_load_17' <Predicate = (trunc_ln226_4 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_75 : Operation 531 [2/2] (2.32ns)   --->   "%dstDatas_4_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 4), align 16" [pynq_dsp_hls.cpp:242]   --->   Operation 531 'load' 'dstDatas_4_l' <Predicate = (trunc_ln226_4 != 1 & trunc_ln226_4 != 2 & trunc_ln226_4 != 3 & trunc_ln226_4 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_75 : Operation 532 [2/2] (2.32ns)   --->   "%dstDatas_4_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 4), align 16" [pynq_dsp_hls.cpp:243]   --->   Operation 532 'load' 'dstDatas_4_r' <Predicate = (trunc_ln226_4 != 1 & trunc_ln226_4 != 2 & trunc_ln226_4 != 3 & trunc_ln226_4 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 76 <SV = 60> <Delay = 2.32>
ST_76 : Operation 533 [1/2] (2.32ns)   --->   "%srcDatas_l_load_20 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 4), align 16" [pynq_dsp_hls.cpp:238]   --->   Operation 533 'load' 'srcDatas_l_load_20' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_76 : Operation 534 [1/2] (2.32ns)   --->   "%srcDatas_r_load_20 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 4), align 16" [pynq_dsp_hls.cpp:238]   --->   Operation 534 'load' 'srcDatas_r_load_20' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 77 <SV = 61> <Delay = 7.00>
ST_77 : Operation 535 [2/2] (7.00ns)   --->   "%tmp_20 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_20, float %srcDatas_r_load_20, [256 x i32]* %configReg, i5 4)" [pynq_dsp_hls.cpp:238]   --->   Operation 535 'call' 'tmp_20' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 62> <Delay = 1.90>
ST_78 : Operation 536 [1/2] (0.00ns)   --->   "%tmp_20 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_20, float %srcDatas_r_load_20, [256 x i32]* %configReg, i5 4)" [pynq_dsp_hls.cpp:238]   --->   Operation 536 'call' 'tmp_20' <Predicate = (trunc_ln226_4 == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_78 : Operation 537 [1/1] (0.00ns)   --->   "%dstDatas_4_l_4 = extractvalue { float, float } %tmp_20, 0" [pynq_dsp_hls.cpp:238]   --->   Operation 537 'extractvalue' 'dstDatas_4_l_4' <Predicate = (trunc_ln226_4 == 4)> <Delay = 0.00>
ST_78 : Operation 538 [1/1] (0.00ns)   --->   "%dstDatas_4_r_4 = extractvalue { float, float } %tmp_20, 1" [pynq_dsp_hls.cpp:238]   --->   Operation 538 'extractvalue' 'dstDatas_4_r_4' <Predicate = (trunc_ln226_4 == 4)> <Delay = 0.00>
ST_78 : Operation 539 [1/1] (1.90ns)   --->   "br label %24" [pynq_dsp_hls.cpp:239]   --->   Operation 539 'br' <Predicate = (trunc_ln226_4 == 4)> <Delay = 1.90>
ST_78 : Operation 540 [1/2] (1.69ns)   --->   "%tmp_18 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_18, float %srcDatas_r_load_18, [256 x i32]* %configReg, i5 4)" [pynq_dsp_hls.cpp:232]   --->   Operation 540 'call' 'tmp_18' <Predicate = (trunc_ln226_4 == 2)> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_78 : Operation 541 [1/1] (0.00ns)   --->   "%dstDatas_4_l_2 = extractvalue { float, float } %tmp_18, 0" [pynq_dsp_hls.cpp:232]   --->   Operation 541 'extractvalue' 'dstDatas_4_l_2' <Predicate = (trunc_ln226_4 == 2)> <Delay = 0.00>
ST_78 : Operation 542 [1/1] (0.00ns)   --->   "%dstDatas_4_r_2 = extractvalue { float, float } %tmp_18, 1" [pynq_dsp_hls.cpp:232]   --->   Operation 542 'extractvalue' 'dstDatas_4_r_2' <Predicate = (trunc_ln226_4 == 2)> <Delay = 0.00>
ST_78 : Operation 543 [1/1] (1.90ns)   --->   "br label %24" [pynq_dsp_hls.cpp:233]   --->   Operation 543 'br' <Predicate = (trunc_ln226_4 == 2)> <Delay = 1.90>
ST_78 : Operation 544 [1/2] (0.99ns)   --->   "%tmp_17 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_17, float %srcDatas_r_load_17, [256 x i32]* %configReg, i5 4)" [pynq_dsp_hls.cpp:229]   --->   Operation 544 'call' 'tmp_17' <Predicate = (trunc_ln226_4 == 1)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_78 : Operation 545 [1/1] (0.00ns)   --->   "%dstDatas_4_l_1 = extractvalue { float, float } %tmp_17, 0" [pynq_dsp_hls.cpp:229]   --->   Operation 545 'extractvalue' 'dstDatas_4_l_1' <Predicate = (trunc_ln226_4 == 1)> <Delay = 0.00>
ST_78 : Operation 546 [1/1] (0.00ns)   --->   "%dstDatas_4_r_1 = extractvalue { float, float } %tmp_17, 1" [pynq_dsp_hls.cpp:229]   --->   Operation 546 'extractvalue' 'dstDatas_4_r_1' <Predicate = (trunc_ln226_4 == 1)> <Delay = 0.00>
ST_78 : Operation 547 [1/1] (1.90ns)   --->   "br label %24" [pynq_dsp_hls.cpp:230]   --->   Operation 547 'br' <Predicate = (trunc_ln226_4 == 1)> <Delay = 1.90>

State 79 <SV = 60> <Delay = 6.78>
ST_79 : Operation 548 [1/2] (2.32ns)   --->   "%srcDatas_l_load_19 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 4), align 16" [pynq_dsp_hls.cpp:235]   --->   Operation 548 'load' 'srcDatas_l_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_79 : Operation 549 [1/2] (2.32ns)   --->   "%srcDatas_r_load_19 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 4), align 16" [pynq_dsp_hls.cpp:235]   --->   Operation 549 'load' 'srcDatas_r_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_79 : Operation 550 [2/2] (4.46ns)   --->   "%tmp_19 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_19, float %srcDatas_r_load_19, [256 x i32]* %configReg, i5 4, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 550 'call' 'tmp_19' <Predicate = true> <Delay = 4.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 61> <Delay = 1.90>
ST_80 : Operation 551 [1/2] (1.76ns)   --->   "%tmp_19 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_19, float %srcDatas_r_load_19, [256 x i32]* %configReg, i5 4, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 551 'call' 'tmp_19' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 552 [1/1] (0.00ns)   --->   "%dstDatas_4_l_3 = extractvalue { float, float } %tmp_19, 0" [pynq_dsp_hls.cpp:235]   --->   Operation 552 'extractvalue' 'dstDatas_4_l_3' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 553 [1/1] (0.00ns)   --->   "%dstDatas_4_r_3 = extractvalue { float, float } %tmp_19, 1" [pynq_dsp_hls.cpp:235]   --->   Operation 553 'extractvalue' 'dstDatas_4_r_3' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 554 [1/1] (1.90ns)   --->   "br label %24" [pynq_dsp_hls.cpp:236]   --->   Operation 554 'br' <Predicate = true> <Delay = 1.90>

State 81 <SV = 60> <Delay = 2.32>
ST_81 : Operation 555 [1/2] (2.32ns)   --->   "%srcDatas_l_load_18 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 4), align 16" [pynq_dsp_hls.cpp:232]   --->   Operation 555 'load' 'srcDatas_l_load_18' <Predicate = (trunc_ln226_4 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_81 : Operation 556 [1/2] (2.32ns)   --->   "%srcDatas_r_load_18 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 4), align 16" [pynq_dsp_hls.cpp:232]   --->   Operation 556 'load' 'srcDatas_r_load_18' <Predicate = (trunc_ln226_4 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_81 : Operation 557 [1/2] (2.32ns)   --->   "%srcDatas_l_load_17 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 4), align 16" [pynq_dsp_hls.cpp:229]   --->   Operation 557 'load' 'srcDatas_l_load_17' <Predicate = (trunc_ln226_4 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_81 : Operation 558 [1/2] (2.32ns)   --->   "%srcDatas_r_load_17 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 4), align 16" [pynq_dsp_hls.cpp:229]   --->   Operation 558 'load' 'srcDatas_r_load_17' <Predicate = (trunc_ln226_4 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 82 <SV = 61> <Delay = 7.00>
ST_82 : Operation 559 [2/2] (7.00ns)   --->   "%tmp_18 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_18, float %srcDatas_r_load_18, [256 x i32]* %configReg, i5 4)" [pynq_dsp_hls.cpp:232]   --->   Operation 559 'call' 'tmp_18' <Predicate = (trunc_ln226_4 == 2)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 560 [2/2] (7.00ns)   --->   "%tmp_17 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_17, float %srcDatas_r_load_17, [256 x i32]* %configReg, i5 4)" [pynq_dsp_hls.cpp:229]   --->   Operation 560 'call' 'tmp_17' <Predicate = (trunc_ln226_4 == 1)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 60> <Delay = 2.32>
ST_83 : Operation 561 [1/2] (2.32ns)   --->   "%dstDatas_4_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 4), align 16" [pynq_dsp_hls.cpp:242]   --->   Operation 561 'load' 'dstDatas_4_l' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_83 : Operation 562 [1/2] (2.32ns)   --->   "%dstDatas_4_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 4), align 16" [pynq_dsp_hls.cpp:243]   --->   Operation 562 'load' 'dstDatas_4_r' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_83 : Operation 563 [1/1] (1.90ns)   --->   "br label %24" [pynq_dsp_hls.cpp:244]   --->   Operation 563 'br' <Predicate = true> <Delay = 1.90>

State 84 <SV = 63> <Delay = 2.26>
ST_84 : Operation 564 [1/1] (0.00ns)   --->   "%dstDatas_r_4_0 = phi float [ %dstDatas_4_r, %29 ], [ %dstDatas_4_r_4, %28 ], [ %dstDatas_4_r_3, %27 ], [ %dstDatas_4_r_2, %26 ], [ %dstDatas_4_r_1, %25 ]"   --->   Operation 564 'phi' 'dstDatas_r_4_0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 565 [1/1] (0.00ns)   --->   "%dstDatas_l_4_0 = phi float [ %dstDatas_4_l, %29 ], [ %dstDatas_4_l_4, %28 ], [ %dstDatas_4_l_3, %27 ], [ %dstDatas_4_l_2, %26 ], [ %dstDatas_4_l_1, %25 ]"   --->   Operation 565 'phi' 'dstDatas_l_4_0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 566 [2/2] (2.26ns)   --->   "%configReg_load_5 = load i32* %configReg_addr_5, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 566 'load' 'configReg_load_5' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

State 85 <SV = 64> <Delay = 3.56>
ST_85 : Operation 567 [1/2] (2.26ns)   --->   "%configReg_load_5 = load i32* %configReg_addr_5, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 567 'load' 'configReg_load_5' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_85 : Operation 568 [1/1] (0.00ns)   --->   "%trunc_ln226_5 = trunc i32 %configReg_load_5 to i3" [pynq_dsp_hls.cpp:226]   --->   Operation 568 'trunc' 'trunc_ln226_5' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 569 [1/1] (1.30ns)   --->   "switch i3 %trunc_ln226_5, label %35 [
    i3 1, label %31
    i3 2, label %32
    i3 3, label %33
    i3 -4, label %34
  ]" [pynq_dsp_hls.cpp:227]   --->   Operation 569 'switch' <Predicate = true> <Delay = 1.30>
ST_85 : Operation 570 [2/2] (2.32ns)   --->   "%srcDatas_l_load_25 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 5), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 570 'load' 'srcDatas_l_load_25' <Predicate = (trunc_ln226_5 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_85 : Operation 571 [2/2] (2.32ns)   --->   "%srcDatas_r_load_25 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 5), align 4" [pynq_dsp_hls.cpp:238]   --->   Operation 571 'load' 'srcDatas_r_load_25' <Predicate = (trunc_ln226_5 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_85 : Operation 572 [2/2] (2.32ns)   --->   "%srcDatas_l_load_24 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 5), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 572 'load' 'srcDatas_l_load_24' <Predicate = (trunc_ln226_5 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_85 : Operation 573 [2/2] (2.32ns)   --->   "%srcDatas_r_load_24 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 5), align 4" [pynq_dsp_hls.cpp:235]   --->   Operation 573 'load' 'srcDatas_r_load_24' <Predicate = (trunc_ln226_5 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_85 : Operation 574 [2/2] (2.32ns)   --->   "%srcDatas_l_load_23 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 5), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 574 'load' 'srcDatas_l_load_23' <Predicate = (trunc_ln226_5 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_85 : Operation 575 [2/2] (2.32ns)   --->   "%srcDatas_r_load_23 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 5), align 4" [pynq_dsp_hls.cpp:232]   --->   Operation 575 'load' 'srcDatas_r_load_23' <Predicate = (trunc_ln226_5 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_85 : Operation 576 [2/2] (2.32ns)   --->   "%srcDatas_l_load_22 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 5), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 576 'load' 'srcDatas_l_load_22' <Predicate = (trunc_ln226_5 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_85 : Operation 577 [2/2] (2.32ns)   --->   "%srcDatas_r_load_22 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 5), align 4" [pynq_dsp_hls.cpp:229]   --->   Operation 577 'load' 'srcDatas_r_load_22' <Predicate = (trunc_ln226_5 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_85 : Operation 578 [2/2] (2.32ns)   --->   "%dstDatas_5_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 5), align 8" [pynq_dsp_hls.cpp:242]   --->   Operation 578 'load' 'dstDatas_5_l' <Predicate = (trunc_ln226_5 != 1 & trunc_ln226_5 != 2 & trunc_ln226_5 != 3 & trunc_ln226_5 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_85 : Operation 579 [2/2] (2.32ns)   --->   "%dstDatas_5_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 5), align 4" [pynq_dsp_hls.cpp:243]   --->   Operation 579 'load' 'dstDatas_5_r' <Predicate = (trunc_ln226_5 != 1 & trunc_ln226_5 != 2 & trunc_ln226_5 != 3 & trunc_ln226_5 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 86 <SV = 65> <Delay = 2.32>
ST_86 : Operation 580 [1/2] (2.32ns)   --->   "%srcDatas_l_load_25 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 5), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 580 'load' 'srcDatas_l_load_25' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_86 : Operation 581 [1/2] (2.32ns)   --->   "%srcDatas_r_load_25 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 5), align 4" [pynq_dsp_hls.cpp:238]   --->   Operation 581 'load' 'srcDatas_r_load_25' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 87 <SV = 66> <Delay = 7.00>
ST_87 : Operation 582 [2/2] (7.00ns)   --->   "%tmp_24 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_25, float %srcDatas_r_load_25, [256 x i32]* %configReg, i5 5)" [pynq_dsp_hls.cpp:238]   --->   Operation 582 'call' 'tmp_24' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 88 <SV = 67> <Delay = 1.90>
ST_88 : Operation 583 [1/2] (0.00ns)   --->   "%tmp_24 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_25, float %srcDatas_r_load_25, [256 x i32]* %configReg, i5 5)" [pynq_dsp_hls.cpp:238]   --->   Operation 583 'call' 'tmp_24' <Predicate = (trunc_ln226_5 == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 584 [1/1] (0.00ns)   --->   "%dstDatas_5_l_4 = extractvalue { float, float } %tmp_24, 0" [pynq_dsp_hls.cpp:238]   --->   Operation 584 'extractvalue' 'dstDatas_5_l_4' <Predicate = (trunc_ln226_5 == 4)> <Delay = 0.00>
ST_88 : Operation 585 [1/1] (0.00ns)   --->   "%dstDatas_5_r_4 = extractvalue { float, float } %tmp_24, 1" [pynq_dsp_hls.cpp:238]   --->   Operation 585 'extractvalue' 'dstDatas_5_r_4' <Predicate = (trunc_ln226_5 == 4)> <Delay = 0.00>
ST_88 : Operation 586 [1/1] (1.90ns)   --->   "br label %30" [pynq_dsp_hls.cpp:239]   --->   Operation 586 'br' <Predicate = (trunc_ln226_5 == 4)> <Delay = 1.90>
ST_88 : Operation 587 [1/2] (1.69ns)   --->   "%tmp_22 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_23, float %srcDatas_r_load_23, [256 x i32]* %configReg, i5 5)" [pynq_dsp_hls.cpp:232]   --->   Operation 587 'call' 'tmp_22' <Predicate = (trunc_ln226_5 == 2)> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 588 [1/1] (0.00ns)   --->   "%dstDatas_5_l_2 = extractvalue { float, float } %tmp_22, 0" [pynq_dsp_hls.cpp:232]   --->   Operation 588 'extractvalue' 'dstDatas_5_l_2' <Predicate = (trunc_ln226_5 == 2)> <Delay = 0.00>
ST_88 : Operation 589 [1/1] (0.00ns)   --->   "%dstDatas_5_r_2 = extractvalue { float, float } %tmp_22, 1" [pynq_dsp_hls.cpp:232]   --->   Operation 589 'extractvalue' 'dstDatas_5_r_2' <Predicate = (trunc_ln226_5 == 2)> <Delay = 0.00>
ST_88 : Operation 590 [1/1] (1.90ns)   --->   "br label %30" [pynq_dsp_hls.cpp:233]   --->   Operation 590 'br' <Predicate = (trunc_ln226_5 == 2)> <Delay = 1.90>
ST_88 : Operation 591 [1/2] (0.99ns)   --->   "%tmp_21 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_22, float %srcDatas_r_load_22, [256 x i32]* %configReg, i5 5)" [pynq_dsp_hls.cpp:229]   --->   Operation 591 'call' 'tmp_21' <Predicate = (trunc_ln226_5 == 1)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 592 [1/1] (0.00ns)   --->   "%dstDatas_5_l_1 = extractvalue { float, float } %tmp_21, 0" [pynq_dsp_hls.cpp:229]   --->   Operation 592 'extractvalue' 'dstDatas_5_l_1' <Predicate = (trunc_ln226_5 == 1)> <Delay = 0.00>
ST_88 : Operation 593 [1/1] (0.00ns)   --->   "%dstDatas_5_r_1 = extractvalue { float, float } %tmp_21, 1" [pynq_dsp_hls.cpp:229]   --->   Operation 593 'extractvalue' 'dstDatas_5_r_1' <Predicate = (trunc_ln226_5 == 1)> <Delay = 0.00>
ST_88 : Operation 594 [1/1] (1.90ns)   --->   "br label %30" [pynq_dsp_hls.cpp:230]   --->   Operation 594 'br' <Predicate = (trunc_ln226_5 == 1)> <Delay = 1.90>

State 89 <SV = 65> <Delay = 6.78>
ST_89 : Operation 595 [1/2] (2.32ns)   --->   "%srcDatas_l_load_24 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 5), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 595 'load' 'srcDatas_l_load_24' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_89 : Operation 596 [1/2] (2.32ns)   --->   "%srcDatas_r_load_24 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 5), align 4" [pynq_dsp_hls.cpp:235]   --->   Operation 596 'load' 'srcDatas_r_load_24' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_89 : Operation 597 [2/2] (4.46ns)   --->   "%tmp_23 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_24, float %srcDatas_r_load_24, [256 x i32]* %configReg, i5 5, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 597 'call' 'tmp_23' <Predicate = true> <Delay = 4.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 66> <Delay = 1.90>
ST_90 : Operation 598 [1/2] (1.76ns)   --->   "%tmp_23 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_24, float %srcDatas_r_load_24, [256 x i32]* %configReg, i5 5, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 598 'call' 'tmp_23' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 599 [1/1] (0.00ns)   --->   "%dstDatas_5_l_3 = extractvalue { float, float } %tmp_23, 0" [pynq_dsp_hls.cpp:235]   --->   Operation 599 'extractvalue' 'dstDatas_5_l_3' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 600 [1/1] (0.00ns)   --->   "%dstDatas_5_r_3 = extractvalue { float, float } %tmp_23, 1" [pynq_dsp_hls.cpp:235]   --->   Operation 600 'extractvalue' 'dstDatas_5_r_3' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 601 [1/1] (1.90ns)   --->   "br label %30" [pynq_dsp_hls.cpp:236]   --->   Operation 601 'br' <Predicate = true> <Delay = 1.90>

State 91 <SV = 65> <Delay = 2.32>
ST_91 : Operation 602 [1/2] (2.32ns)   --->   "%srcDatas_l_load_23 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 5), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 602 'load' 'srcDatas_l_load_23' <Predicate = (trunc_ln226_5 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_91 : Operation 603 [1/2] (2.32ns)   --->   "%srcDatas_r_load_23 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 5), align 4" [pynq_dsp_hls.cpp:232]   --->   Operation 603 'load' 'srcDatas_r_load_23' <Predicate = (trunc_ln226_5 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_91 : Operation 604 [1/2] (2.32ns)   --->   "%srcDatas_l_load_22 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 5), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 604 'load' 'srcDatas_l_load_22' <Predicate = (trunc_ln226_5 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_91 : Operation 605 [1/2] (2.32ns)   --->   "%srcDatas_r_load_22 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 5), align 4" [pynq_dsp_hls.cpp:229]   --->   Operation 605 'load' 'srcDatas_r_load_22' <Predicate = (trunc_ln226_5 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 92 <SV = 66> <Delay = 7.00>
ST_92 : Operation 606 [2/2] (7.00ns)   --->   "%tmp_22 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_23, float %srcDatas_r_load_23, [256 x i32]* %configReg, i5 5)" [pynq_dsp_hls.cpp:232]   --->   Operation 606 'call' 'tmp_22' <Predicate = (trunc_ln226_5 == 2)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_92 : Operation 607 [2/2] (7.00ns)   --->   "%tmp_21 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_22, float %srcDatas_r_load_22, [256 x i32]* %configReg, i5 5)" [pynq_dsp_hls.cpp:229]   --->   Operation 607 'call' 'tmp_21' <Predicate = (trunc_ln226_5 == 1)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 93 <SV = 65> <Delay = 2.32>
ST_93 : Operation 608 [1/2] (2.32ns)   --->   "%dstDatas_5_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 5), align 8" [pynq_dsp_hls.cpp:242]   --->   Operation 608 'load' 'dstDatas_5_l' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_93 : Operation 609 [1/2] (2.32ns)   --->   "%dstDatas_5_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 5), align 4" [pynq_dsp_hls.cpp:243]   --->   Operation 609 'load' 'dstDatas_5_r' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_93 : Operation 610 [1/1] (1.90ns)   --->   "br label %30" [pynq_dsp_hls.cpp:244]   --->   Operation 610 'br' <Predicate = true> <Delay = 1.90>

State 94 <SV = 68> <Delay = 2.26>
ST_94 : Operation 611 [1/1] (0.00ns)   --->   "%dstDatas_r_5_0 = phi float [ %dstDatas_5_r, %35 ], [ %dstDatas_5_r_4, %34 ], [ %dstDatas_5_r_3, %33 ], [ %dstDatas_5_r_2, %32 ], [ %dstDatas_5_r_1, %31 ]"   --->   Operation 611 'phi' 'dstDatas_r_5_0' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 612 [1/1] (0.00ns)   --->   "%dstDatas_l_5_0 = phi float [ %dstDatas_5_l, %35 ], [ %dstDatas_5_l_4, %34 ], [ %dstDatas_5_l_3, %33 ], [ %dstDatas_5_l_2, %32 ], [ %dstDatas_5_l_1, %31 ]"   --->   Operation 612 'phi' 'dstDatas_l_5_0' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 613 [2/2] (2.26ns)   --->   "%configReg_load_6 = load i32* %configReg_addr_6, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 613 'load' 'configReg_load_6' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

State 95 <SV = 69> <Delay = 3.56>
ST_95 : Operation 614 [1/2] (2.26ns)   --->   "%configReg_load_6 = load i32* %configReg_addr_6, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 614 'load' 'configReg_load_6' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_95 : Operation 615 [1/1] (0.00ns)   --->   "%trunc_ln226_6 = trunc i32 %configReg_load_6 to i3" [pynq_dsp_hls.cpp:226]   --->   Operation 615 'trunc' 'trunc_ln226_6' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 616 [1/1] (1.30ns)   --->   "switch i3 %trunc_ln226_6, label %41 [
    i3 1, label %37
    i3 2, label %38
    i3 3, label %39
    i3 -4, label %40
  ]" [pynq_dsp_hls.cpp:227]   --->   Operation 616 'switch' <Predicate = true> <Delay = 1.30>
ST_95 : Operation 617 [2/2] (2.32ns)   --->   "%srcDatas_l_load_30 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 6), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 617 'load' 'srcDatas_l_load_30' <Predicate = (trunc_ln226_6 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_95 : Operation 618 [2/2] (2.32ns)   --->   "%srcDatas_r_load_30 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 6), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 618 'load' 'srcDatas_r_load_30' <Predicate = (trunc_ln226_6 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_95 : Operation 619 [2/2] (2.32ns)   --->   "%srcDatas_l_load_29 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 6), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 619 'load' 'srcDatas_l_load_29' <Predicate = (trunc_ln226_6 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_95 : Operation 620 [2/2] (2.32ns)   --->   "%srcDatas_r_load_29 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 6), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 620 'load' 'srcDatas_r_load_29' <Predicate = (trunc_ln226_6 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_95 : Operation 621 [2/2] (2.32ns)   --->   "%srcDatas_l_load_28 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 6), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 621 'load' 'srcDatas_l_load_28' <Predicate = (trunc_ln226_6 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_95 : Operation 622 [2/2] (2.32ns)   --->   "%srcDatas_r_load_28 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 6), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 622 'load' 'srcDatas_r_load_28' <Predicate = (trunc_ln226_6 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_95 : Operation 623 [2/2] (2.32ns)   --->   "%srcDatas_l_load_27 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 6), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 623 'load' 'srcDatas_l_load_27' <Predicate = (trunc_ln226_6 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_95 : Operation 624 [2/2] (2.32ns)   --->   "%srcDatas_r_load_27 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 6), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 624 'load' 'srcDatas_r_load_27' <Predicate = (trunc_ln226_6 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_95 : Operation 625 [2/2] (2.32ns)   --->   "%dstDatas_6_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 6), align 8" [pynq_dsp_hls.cpp:242]   --->   Operation 625 'load' 'dstDatas_6_l' <Predicate = (trunc_ln226_6 != 1 & trunc_ln226_6 != 2 & trunc_ln226_6 != 3 & trunc_ln226_6 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_95 : Operation 626 [2/2] (2.32ns)   --->   "%dstDatas_6_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 6), align 8" [pynq_dsp_hls.cpp:243]   --->   Operation 626 'load' 'dstDatas_6_r' <Predicate = (trunc_ln226_6 != 1 & trunc_ln226_6 != 2 & trunc_ln226_6 != 3 & trunc_ln226_6 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 96 <SV = 70> <Delay = 2.32>
ST_96 : Operation 627 [1/2] (2.32ns)   --->   "%srcDatas_l_load_30 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 6), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 627 'load' 'srcDatas_l_load_30' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_96 : Operation 628 [1/2] (2.32ns)   --->   "%srcDatas_r_load_30 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 6), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 628 'load' 'srcDatas_r_load_30' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 97 <SV = 71> <Delay = 7.00>
ST_97 : Operation 629 [2/2] (7.00ns)   --->   "%tmp_28 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_30, float %srcDatas_r_load_30, [256 x i32]* %configReg, i5 6)" [pynq_dsp_hls.cpp:238]   --->   Operation 629 'call' 'tmp_28' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 98 <SV = 72> <Delay = 1.90>
ST_98 : Operation 630 [1/2] (0.00ns)   --->   "%tmp_28 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_30, float %srcDatas_r_load_30, [256 x i32]* %configReg, i5 6)" [pynq_dsp_hls.cpp:238]   --->   Operation 630 'call' 'tmp_28' <Predicate = (trunc_ln226_6 == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_98 : Operation 631 [1/1] (0.00ns)   --->   "%dstDatas_6_l_4 = extractvalue { float, float } %tmp_28, 0" [pynq_dsp_hls.cpp:238]   --->   Operation 631 'extractvalue' 'dstDatas_6_l_4' <Predicate = (trunc_ln226_6 == 4)> <Delay = 0.00>
ST_98 : Operation 632 [1/1] (0.00ns)   --->   "%dstDatas_6_r_4 = extractvalue { float, float } %tmp_28, 1" [pynq_dsp_hls.cpp:238]   --->   Operation 632 'extractvalue' 'dstDatas_6_r_4' <Predicate = (trunc_ln226_6 == 4)> <Delay = 0.00>
ST_98 : Operation 633 [1/1] (1.90ns)   --->   "br label %36" [pynq_dsp_hls.cpp:239]   --->   Operation 633 'br' <Predicate = (trunc_ln226_6 == 4)> <Delay = 1.90>
ST_98 : Operation 634 [1/2] (1.69ns)   --->   "%tmp_26 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_28, float %srcDatas_r_load_28, [256 x i32]* %configReg, i5 6)" [pynq_dsp_hls.cpp:232]   --->   Operation 634 'call' 'tmp_26' <Predicate = (trunc_ln226_6 == 2)> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_98 : Operation 635 [1/1] (0.00ns)   --->   "%dstDatas_6_l_2 = extractvalue { float, float } %tmp_26, 0" [pynq_dsp_hls.cpp:232]   --->   Operation 635 'extractvalue' 'dstDatas_6_l_2' <Predicate = (trunc_ln226_6 == 2)> <Delay = 0.00>
ST_98 : Operation 636 [1/1] (0.00ns)   --->   "%dstDatas_6_r_2 = extractvalue { float, float } %tmp_26, 1" [pynq_dsp_hls.cpp:232]   --->   Operation 636 'extractvalue' 'dstDatas_6_r_2' <Predicate = (trunc_ln226_6 == 2)> <Delay = 0.00>
ST_98 : Operation 637 [1/1] (1.90ns)   --->   "br label %36" [pynq_dsp_hls.cpp:233]   --->   Operation 637 'br' <Predicate = (trunc_ln226_6 == 2)> <Delay = 1.90>
ST_98 : Operation 638 [1/2] (0.99ns)   --->   "%tmp_25 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_27, float %srcDatas_r_load_27, [256 x i32]* %configReg, i5 6)" [pynq_dsp_hls.cpp:229]   --->   Operation 638 'call' 'tmp_25' <Predicate = (trunc_ln226_6 == 1)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_98 : Operation 639 [1/1] (0.00ns)   --->   "%dstDatas_6_l_1 = extractvalue { float, float } %tmp_25, 0" [pynq_dsp_hls.cpp:229]   --->   Operation 639 'extractvalue' 'dstDatas_6_l_1' <Predicate = (trunc_ln226_6 == 1)> <Delay = 0.00>
ST_98 : Operation 640 [1/1] (0.00ns)   --->   "%dstDatas_6_r_1 = extractvalue { float, float } %tmp_25, 1" [pynq_dsp_hls.cpp:229]   --->   Operation 640 'extractvalue' 'dstDatas_6_r_1' <Predicate = (trunc_ln226_6 == 1)> <Delay = 0.00>
ST_98 : Operation 641 [1/1] (1.90ns)   --->   "br label %36" [pynq_dsp_hls.cpp:230]   --->   Operation 641 'br' <Predicate = (trunc_ln226_6 == 1)> <Delay = 1.90>

State 99 <SV = 70> <Delay = 6.78>
ST_99 : Operation 642 [1/2] (2.32ns)   --->   "%srcDatas_l_load_29 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 6), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 642 'load' 'srcDatas_l_load_29' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_99 : Operation 643 [1/2] (2.32ns)   --->   "%srcDatas_r_load_29 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 6), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 643 'load' 'srcDatas_r_load_29' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_99 : Operation 644 [2/2] (4.46ns)   --->   "%tmp_27 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_29, float %srcDatas_r_load_29, [256 x i32]* %configReg, i5 6, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 644 'call' 'tmp_27' <Predicate = true> <Delay = 4.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 100 <SV = 71> <Delay = 1.90>
ST_100 : Operation 645 [1/2] (1.76ns)   --->   "%tmp_27 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_29, float %srcDatas_r_load_29, [256 x i32]* %configReg, i5 6, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 645 'call' 'tmp_27' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_100 : Operation 646 [1/1] (0.00ns)   --->   "%dstDatas_6_l_3 = extractvalue { float, float } %tmp_27, 0" [pynq_dsp_hls.cpp:235]   --->   Operation 646 'extractvalue' 'dstDatas_6_l_3' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 647 [1/1] (0.00ns)   --->   "%dstDatas_6_r_3 = extractvalue { float, float } %tmp_27, 1" [pynq_dsp_hls.cpp:235]   --->   Operation 647 'extractvalue' 'dstDatas_6_r_3' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 648 [1/1] (1.90ns)   --->   "br label %36" [pynq_dsp_hls.cpp:236]   --->   Operation 648 'br' <Predicate = true> <Delay = 1.90>

State 101 <SV = 70> <Delay = 2.32>
ST_101 : Operation 649 [1/2] (2.32ns)   --->   "%srcDatas_l_load_28 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 6), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 649 'load' 'srcDatas_l_load_28' <Predicate = (trunc_ln226_6 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_101 : Operation 650 [1/2] (2.32ns)   --->   "%srcDatas_r_load_28 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 6), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 650 'load' 'srcDatas_r_load_28' <Predicate = (trunc_ln226_6 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_101 : Operation 651 [1/2] (2.32ns)   --->   "%srcDatas_l_load_27 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 6), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 651 'load' 'srcDatas_l_load_27' <Predicate = (trunc_ln226_6 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_101 : Operation 652 [1/2] (2.32ns)   --->   "%srcDatas_r_load_27 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 6), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 652 'load' 'srcDatas_r_load_27' <Predicate = (trunc_ln226_6 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 102 <SV = 71> <Delay = 7.00>
ST_102 : Operation 653 [2/2] (7.00ns)   --->   "%tmp_26 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_28, float %srcDatas_r_load_28, [256 x i32]* %configReg, i5 6)" [pynq_dsp_hls.cpp:232]   --->   Operation 653 'call' 'tmp_26' <Predicate = (trunc_ln226_6 == 2)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_102 : Operation 654 [2/2] (7.00ns)   --->   "%tmp_25 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_27, float %srcDatas_r_load_27, [256 x i32]* %configReg, i5 6)" [pynq_dsp_hls.cpp:229]   --->   Operation 654 'call' 'tmp_25' <Predicate = (trunc_ln226_6 == 1)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 103 <SV = 70> <Delay = 2.32>
ST_103 : Operation 655 [1/2] (2.32ns)   --->   "%dstDatas_6_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 6), align 8" [pynq_dsp_hls.cpp:242]   --->   Operation 655 'load' 'dstDatas_6_l' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_103 : Operation 656 [1/2] (2.32ns)   --->   "%dstDatas_6_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 6), align 8" [pynq_dsp_hls.cpp:243]   --->   Operation 656 'load' 'dstDatas_6_r' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_103 : Operation 657 [1/1] (1.90ns)   --->   "br label %36" [pynq_dsp_hls.cpp:244]   --->   Operation 657 'br' <Predicate = true> <Delay = 1.90>

State 104 <SV = 73> <Delay = 2.26>
ST_104 : Operation 658 [1/1] (0.00ns)   --->   "%dstDatas_r_6_0 = phi float [ %dstDatas_6_r, %41 ], [ %dstDatas_6_r_4, %40 ], [ %dstDatas_6_r_3, %39 ], [ %dstDatas_6_r_2, %38 ], [ %dstDatas_6_r_1, %37 ]"   --->   Operation 658 'phi' 'dstDatas_r_6_0' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 659 [1/1] (0.00ns)   --->   "%dstDatas_l_6_0 = phi float [ %dstDatas_6_l, %41 ], [ %dstDatas_6_l_4, %40 ], [ %dstDatas_6_l_3, %39 ], [ %dstDatas_6_l_2, %38 ], [ %dstDatas_6_l_1, %37 ]"   --->   Operation 659 'phi' 'dstDatas_l_6_0' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 660 [2/2] (2.26ns)   --->   "%configReg_load_7 = load i32* %configReg_addr_7, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 660 'load' 'configReg_load_7' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

State 105 <SV = 74> <Delay = 3.56>
ST_105 : Operation 661 [1/2] (2.26ns)   --->   "%configReg_load_7 = load i32* %configReg_addr_7, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 661 'load' 'configReg_load_7' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_105 : Operation 662 [1/1] (0.00ns)   --->   "%trunc_ln226_7 = trunc i32 %configReg_load_7 to i3" [pynq_dsp_hls.cpp:226]   --->   Operation 662 'trunc' 'trunc_ln226_7' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 663 [1/1] (1.30ns)   --->   "switch i3 %trunc_ln226_7, label %47 [
    i3 1, label %43
    i3 2, label %44
    i3 3, label %45
    i3 -4, label %46
  ]" [pynq_dsp_hls.cpp:227]   --->   Operation 663 'switch' <Predicate = true> <Delay = 1.30>
ST_105 : Operation 664 [2/2] (2.32ns)   --->   "%srcDatas_l_load_35 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 7), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 664 'load' 'srcDatas_l_load_35' <Predicate = (trunc_ln226_7 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_105 : Operation 665 [2/2] (2.32ns)   --->   "%srcDatas_r_load_35 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 7), align 4" [pynq_dsp_hls.cpp:238]   --->   Operation 665 'load' 'srcDatas_r_load_35' <Predicate = (trunc_ln226_7 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_105 : Operation 666 [2/2] (2.32ns)   --->   "%srcDatas_l_load_34 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 7), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 666 'load' 'srcDatas_l_load_34' <Predicate = (trunc_ln226_7 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_105 : Operation 667 [2/2] (2.32ns)   --->   "%srcDatas_r_load_34 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 7), align 4" [pynq_dsp_hls.cpp:235]   --->   Operation 667 'load' 'srcDatas_r_load_34' <Predicate = (trunc_ln226_7 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_105 : Operation 668 [2/2] (2.32ns)   --->   "%srcDatas_l_load_33 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 7), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 668 'load' 'srcDatas_l_load_33' <Predicate = (trunc_ln226_7 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_105 : Operation 669 [2/2] (2.32ns)   --->   "%srcDatas_r_load_33 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 7), align 4" [pynq_dsp_hls.cpp:232]   --->   Operation 669 'load' 'srcDatas_r_load_33' <Predicate = (trunc_ln226_7 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_105 : Operation 670 [2/2] (2.32ns)   --->   "%srcDatas_l_load_32 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 7), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 670 'load' 'srcDatas_l_load_32' <Predicate = (trunc_ln226_7 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_105 : Operation 671 [2/2] (2.32ns)   --->   "%srcDatas_r_load_32 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 7), align 4" [pynq_dsp_hls.cpp:229]   --->   Operation 671 'load' 'srcDatas_r_load_32' <Predicate = (trunc_ln226_7 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_105 : Operation 672 [2/2] (2.32ns)   --->   "%dstDatas_7_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 7), align 8" [pynq_dsp_hls.cpp:242]   --->   Operation 672 'load' 'dstDatas_7_l' <Predicate = (trunc_ln226_7 != 1 & trunc_ln226_7 != 2 & trunc_ln226_7 != 3 & trunc_ln226_7 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_105 : Operation 673 [2/2] (2.32ns)   --->   "%dstDatas_7_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 7), align 4" [pynq_dsp_hls.cpp:243]   --->   Operation 673 'load' 'dstDatas_7_r' <Predicate = (trunc_ln226_7 != 1 & trunc_ln226_7 != 2 & trunc_ln226_7 != 3 & trunc_ln226_7 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 106 <SV = 75> <Delay = 2.32>
ST_106 : Operation 674 [1/2] (2.32ns)   --->   "%srcDatas_l_load_35 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 7), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 674 'load' 'srcDatas_l_load_35' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_106 : Operation 675 [1/2] (2.32ns)   --->   "%srcDatas_r_load_35 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 7), align 4" [pynq_dsp_hls.cpp:238]   --->   Operation 675 'load' 'srcDatas_r_load_35' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 107 <SV = 76> <Delay = 7.00>
ST_107 : Operation 676 [2/2] (7.00ns)   --->   "%tmp_32 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_35, float %srcDatas_r_load_35, [256 x i32]* %configReg, i5 7)" [pynq_dsp_hls.cpp:238]   --->   Operation 676 'call' 'tmp_32' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 108 <SV = 77> <Delay = 1.90>
ST_108 : Operation 677 [1/2] (0.00ns)   --->   "%tmp_32 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_35, float %srcDatas_r_load_35, [256 x i32]* %configReg, i5 7)" [pynq_dsp_hls.cpp:238]   --->   Operation 677 'call' 'tmp_32' <Predicate = (trunc_ln226_7 == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_108 : Operation 678 [1/1] (0.00ns)   --->   "%dstDatas_7_l_4 = extractvalue { float, float } %tmp_32, 0" [pynq_dsp_hls.cpp:238]   --->   Operation 678 'extractvalue' 'dstDatas_7_l_4' <Predicate = (trunc_ln226_7 == 4)> <Delay = 0.00>
ST_108 : Operation 679 [1/1] (0.00ns)   --->   "%dstDatas_7_r_4 = extractvalue { float, float } %tmp_32, 1" [pynq_dsp_hls.cpp:238]   --->   Operation 679 'extractvalue' 'dstDatas_7_r_4' <Predicate = (trunc_ln226_7 == 4)> <Delay = 0.00>
ST_108 : Operation 680 [1/1] (1.90ns)   --->   "br label %42" [pynq_dsp_hls.cpp:239]   --->   Operation 680 'br' <Predicate = (trunc_ln226_7 == 4)> <Delay = 1.90>
ST_108 : Operation 681 [1/2] (1.69ns)   --->   "%tmp_30 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_33, float %srcDatas_r_load_33, [256 x i32]* %configReg, i5 7)" [pynq_dsp_hls.cpp:232]   --->   Operation 681 'call' 'tmp_30' <Predicate = (trunc_ln226_7 == 2)> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_108 : Operation 682 [1/1] (0.00ns)   --->   "%dstDatas_7_l_2 = extractvalue { float, float } %tmp_30, 0" [pynq_dsp_hls.cpp:232]   --->   Operation 682 'extractvalue' 'dstDatas_7_l_2' <Predicate = (trunc_ln226_7 == 2)> <Delay = 0.00>
ST_108 : Operation 683 [1/1] (0.00ns)   --->   "%dstDatas_7_r_2 = extractvalue { float, float } %tmp_30, 1" [pynq_dsp_hls.cpp:232]   --->   Operation 683 'extractvalue' 'dstDatas_7_r_2' <Predicate = (trunc_ln226_7 == 2)> <Delay = 0.00>
ST_108 : Operation 684 [1/1] (1.90ns)   --->   "br label %42" [pynq_dsp_hls.cpp:233]   --->   Operation 684 'br' <Predicate = (trunc_ln226_7 == 2)> <Delay = 1.90>
ST_108 : Operation 685 [1/2] (0.99ns)   --->   "%tmp_29 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_32, float %srcDatas_r_load_32, [256 x i32]* %configReg, i5 7)" [pynq_dsp_hls.cpp:229]   --->   Operation 685 'call' 'tmp_29' <Predicate = (trunc_ln226_7 == 1)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_108 : Operation 686 [1/1] (0.00ns)   --->   "%dstDatas_7_l_1 = extractvalue { float, float } %tmp_29, 0" [pynq_dsp_hls.cpp:229]   --->   Operation 686 'extractvalue' 'dstDatas_7_l_1' <Predicate = (trunc_ln226_7 == 1)> <Delay = 0.00>
ST_108 : Operation 687 [1/1] (0.00ns)   --->   "%dstDatas_7_r_1 = extractvalue { float, float } %tmp_29, 1" [pynq_dsp_hls.cpp:229]   --->   Operation 687 'extractvalue' 'dstDatas_7_r_1' <Predicate = (trunc_ln226_7 == 1)> <Delay = 0.00>
ST_108 : Operation 688 [1/1] (1.90ns)   --->   "br label %42" [pynq_dsp_hls.cpp:230]   --->   Operation 688 'br' <Predicate = (trunc_ln226_7 == 1)> <Delay = 1.90>

State 109 <SV = 75> <Delay = 6.78>
ST_109 : Operation 689 [1/2] (2.32ns)   --->   "%srcDatas_l_load_34 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 7), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 689 'load' 'srcDatas_l_load_34' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_109 : Operation 690 [1/2] (2.32ns)   --->   "%srcDatas_r_load_34 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 7), align 4" [pynq_dsp_hls.cpp:235]   --->   Operation 690 'load' 'srcDatas_r_load_34' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_109 : Operation 691 [2/2] (4.46ns)   --->   "%tmp_31 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_34, float %srcDatas_r_load_34, [256 x i32]* %configReg, i5 7, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 691 'call' 'tmp_31' <Predicate = true> <Delay = 4.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 110 <SV = 76> <Delay = 1.90>
ST_110 : Operation 692 [1/2] (1.76ns)   --->   "%tmp_31 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_34, float %srcDatas_r_load_34, [256 x i32]* %configReg, i5 7, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 692 'call' 'tmp_31' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_110 : Operation 693 [1/1] (0.00ns)   --->   "%dstDatas_7_l_3 = extractvalue { float, float } %tmp_31, 0" [pynq_dsp_hls.cpp:235]   --->   Operation 693 'extractvalue' 'dstDatas_7_l_3' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 694 [1/1] (0.00ns)   --->   "%dstDatas_7_r_3 = extractvalue { float, float } %tmp_31, 1" [pynq_dsp_hls.cpp:235]   --->   Operation 694 'extractvalue' 'dstDatas_7_r_3' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 695 [1/1] (1.90ns)   --->   "br label %42" [pynq_dsp_hls.cpp:236]   --->   Operation 695 'br' <Predicate = true> <Delay = 1.90>

State 111 <SV = 75> <Delay = 2.32>
ST_111 : Operation 696 [1/2] (2.32ns)   --->   "%srcDatas_l_load_33 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 7), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 696 'load' 'srcDatas_l_load_33' <Predicate = (trunc_ln226_7 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_111 : Operation 697 [1/2] (2.32ns)   --->   "%srcDatas_r_load_33 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 7), align 4" [pynq_dsp_hls.cpp:232]   --->   Operation 697 'load' 'srcDatas_r_load_33' <Predicate = (trunc_ln226_7 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_111 : Operation 698 [1/2] (2.32ns)   --->   "%srcDatas_l_load_32 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 7), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 698 'load' 'srcDatas_l_load_32' <Predicate = (trunc_ln226_7 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_111 : Operation 699 [1/2] (2.32ns)   --->   "%srcDatas_r_load_32 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 7), align 4" [pynq_dsp_hls.cpp:229]   --->   Operation 699 'load' 'srcDatas_r_load_32' <Predicate = (trunc_ln226_7 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 112 <SV = 76> <Delay = 7.00>
ST_112 : Operation 700 [2/2] (7.00ns)   --->   "%tmp_30 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_33, float %srcDatas_r_load_33, [256 x i32]* %configReg, i5 7)" [pynq_dsp_hls.cpp:232]   --->   Operation 700 'call' 'tmp_30' <Predicate = (trunc_ln226_7 == 2)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_112 : Operation 701 [2/2] (7.00ns)   --->   "%tmp_29 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_32, float %srcDatas_r_load_32, [256 x i32]* %configReg, i5 7)" [pynq_dsp_hls.cpp:229]   --->   Operation 701 'call' 'tmp_29' <Predicate = (trunc_ln226_7 == 1)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 113 <SV = 75> <Delay = 2.32>
ST_113 : Operation 702 [1/2] (2.32ns)   --->   "%dstDatas_7_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 7), align 8" [pynq_dsp_hls.cpp:242]   --->   Operation 702 'load' 'dstDatas_7_l' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_113 : Operation 703 [1/2] (2.32ns)   --->   "%dstDatas_7_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 7), align 4" [pynq_dsp_hls.cpp:243]   --->   Operation 703 'load' 'dstDatas_7_r' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_113 : Operation 704 [1/1] (1.90ns)   --->   "br label %42" [pynq_dsp_hls.cpp:244]   --->   Operation 704 'br' <Predicate = true> <Delay = 1.90>

State 114 <SV = 78> <Delay = 2.26>
ST_114 : Operation 705 [1/1] (0.00ns)   --->   "%dstDatas_r_7_0 = phi float [ %dstDatas_7_r, %47 ], [ %dstDatas_7_r_4, %46 ], [ %dstDatas_7_r_3, %45 ], [ %dstDatas_7_r_2, %44 ], [ %dstDatas_7_r_1, %43 ]"   --->   Operation 705 'phi' 'dstDatas_r_7_0' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 706 [1/1] (0.00ns)   --->   "%dstDatas_l_7_0 = phi float [ %dstDatas_7_l, %47 ], [ %dstDatas_7_l_4, %46 ], [ %dstDatas_7_l_3, %45 ], [ %dstDatas_7_l_2, %44 ], [ %dstDatas_7_l_1, %43 ]"   --->   Operation 706 'phi' 'dstDatas_l_7_0' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 707 [2/2] (2.26ns)   --->   "%configReg_load_8 = load i32* %configReg_addr_8, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 707 'load' 'configReg_load_8' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

State 115 <SV = 79> <Delay = 3.56>
ST_115 : Operation 708 [1/2] (2.26ns)   --->   "%configReg_load_8 = load i32* %configReg_addr_8, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 708 'load' 'configReg_load_8' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_115 : Operation 709 [1/1] (0.00ns)   --->   "%trunc_ln226_8 = trunc i32 %configReg_load_8 to i3" [pynq_dsp_hls.cpp:226]   --->   Operation 709 'trunc' 'trunc_ln226_8' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 710 [1/1] (1.30ns)   --->   "switch i3 %trunc_ln226_8, label %53 [
    i3 1, label %49
    i3 2, label %50
    i3 3, label %51
    i3 -4, label %52
  ]" [pynq_dsp_hls.cpp:227]   --->   Operation 710 'switch' <Predicate = true> <Delay = 1.30>
ST_115 : Operation 711 [2/2] (2.32ns)   --->   "%srcDatas_l_load_40 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 8), align 16" [pynq_dsp_hls.cpp:238]   --->   Operation 711 'load' 'srcDatas_l_load_40' <Predicate = (trunc_ln226_8 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_115 : Operation 712 [2/2] (2.32ns)   --->   "%srcDatas_r_load_40 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 8), align 16" [pynq_dsp_hls.cpp:238]   --->   Operation 712 'load' 'srcDatas_r_load_40' <Predicate = (trunc_ln226_8 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_115 : Operation 713 [2/2] (2.32ns)   --->   "%srcDatas_l_load_39 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 8), align 16" [pynq_dsp_hls.cpp:235]   --->   Operation 713 'load' 'srcDatas_l_load_39' <Predicate = (trunc_ln226_8 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_115 : Operation 714 [2/2] (2.32ns)   --->   "%srcDatas_r_load_39 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 8), align 16" [pynq_dsp_hls.cpp:235]   --->   Operation 714 'load' 'srcDatas_r_load_39' <Predicate = (trunc_ln226_8 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_115 : Operation 715 [2/2] (2.32ns)   --->   "%srcDatas_l_load_38 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 8), align 16" [pynq_dsp_hls.cpp:232]   --->   Operation 715 'load' 'srcDatas_l_load_38' <Predicate = (trunc_ln226_8 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_115 : Operation 716 [2/2] (2.32ns)   --->   "%srcDatas_r_load_38 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 8), align 16" [pynq_dsp_hls.cpp:232]   --->   Operation 716 'load' 'srcDatas_r_load_38' <Predicate = (trunc_ln226_8 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_115 : Operation 717 [2/2] (2.32ns)   --->   "%srcDatas_l_load_37 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 8), align 16" [pynq_dsp_hls.cpp:229]   --->   Operation 717 'load' 'srcDatas_l_load_37' <Predicate = (trunc_ln226_8 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_115 : Operation 718 [2/2] (2.32ns)   --->   "%srcDatas_r_load_37 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 8), align 16" [pynq_dsp_hls.cpp:229]   --->   Operation 718 'load' 'srcDatas_r_load_37' <Predicate = (trunc_ln226_8 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_115 : Operation 719 [2/2] (2.32ns)   --->   "%dstDatas_8_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 8), align 16" [pynq_dsp_hls.cpp:242]   --->   Operation 719 'load' 'dstDatas_8_l' <Predicate = (trunc_ln226_8 != 1 & trunc_ln226_8 != 2 & trunc_ln226_8 != 3 & trunc_ln226_8 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_115 : Operation 720 [2/2] (2.32ns)   --->   "%dstDatas_8_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 8), align 16" [pynq_dsp_hls.cpp:243]   --->   Operation 720 'load' 'dstDatas_8_r' <Predicate = (trunc_ln226_8 != 1 & trunc_ln226_8 != 2 & trunc_ln226_8 != 3 & trunc_ln226_8 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 116 <SV = 80> <Delay = 2.32>
ST_116 : Operation 721 [1/2] (2.32ns)   --->   "%srcDatas_l_load_40 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 8), align 16" [pynq_dsp_hls.cpp:238]   --->   Operation 721 'load' 'srcDatas_l_load_40' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_116 : Operation 722 [1/2] (2.32ns)   --->   "%srcDatas_r_load_40 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 8), align 16" [pynq_dsp_hls.cpp:238]   --->   Operation 722 'load' 'srcDatas_r_load_40' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 117 <SV = 81> <Delay = 7.00>
ST_117 : Operation 723 [2/2] (7.00ns)   --->   "%tmp_36 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_40, float %srcDatas_r_load_40, [256 x i32]* %configReg, i5 8)" [pynq_dsp_hls.cpp:238]   --->   Operation 723 'call' 'tmp_36' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 118 <SV = 82> <Delay = 1.90>
ST_118 : Operation 724 [1/2] (0.00ns)   --->   "%tmp_36 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_40, float %srcDatas_r_load_40, [256 x i32]* %configReg, i5 8)" [pynq_dsp_hls.cpp:238]   --->   Operation 724 'call' 'tmp_36' <Predicate = (trunc_ln226_8 == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_118 : Operation 725 [1/1] (0.00ns)   --->   "%dstDatas_8_l_4 = extractvalue { float, float } %tmp_36, 0" [pynq_dsp_hls.cpp:238]   --->   Operation 725 'extractvalue' 'dstDatas_8_l_4' <Predicate = (trunc_ln226_8 == 4)> <Delay = 0.00>
ST_118 : Operation 726 [1/1] (0.00ns)   --->   "%dstDatas_8_r_4 = extractvalue { float, float } %tmp_36, 1" [pynq_dsp_hls.cpp:238]   --->   Operation 726 'extractvalue' 'dstDatas_8_r_4' <Predicate = (trunc_ln226_8 == 4)> <Delay = 0.00>
ST_118 : Operation 727 [1/1] (1.90ns)   --->   "br label %48" [pynq_dsp_hls.cpp:239]   --->   Operation 727 'br' <Predicate = (trunc_ln226_8 == 4)> <Delay = 1.90>
ST_118 : Operation 728 [1/2] (1.69ns)   --->   "%tmp_34 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_38, float %srcDatas_r_load_38, [256 x i32]* %configReg, i5 8)" [pynq_dsp_hls.cpp:232]   --->   Operation 728 'call' 'tmp_34' <Predicate = (trunc_ln226_8 == 2)> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_118 : Operation 729 [1/1] (0.00ns)   --->   "%dstDatas_8_l_2 = extractvalue { float, float } %tmp_34, 0" [pynq_dsp_hls.cpp:232]   --->   Operation 729 'extractvalue' 'dstDatas_8_l_2' <Predicate = (trunc_ln226_8 == 2)> <Delay = 0.00>
ST_118 : Operation 730 [1/1] (0.00ns)   --->   "%dstDatas_8_r_2 = extractvalue { float, float } %tmp_34, 1" [pynq_dsp_hls.cpp:232]   --->   Operation 730 'extractvalue' 'dstDatas_8_r_2' <Predicate = (trunc_ln226_8 == 2)> <Delay = 0.00>
ST_118 : Operation 731 [1/1] (1.90ns)   --->   "br label %48" [pynq_dsp_hls.cpp:233]   --->   Operation 731 'br' <Predicate = (trunc_ln226_8 == 2)> <Delay = 1.90>
ST_118 : Operation 732 [1/2] (0.99ns)   --->   "%tmp_33 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_37, float %srcDatas_r_load_37, [256 x i32]* %configReg, i5 8)" [pynq_dsp_hls.cpp:229]   --->   Operation 732 'call' 'tmp_33' <Predicate = (trunc_ln226_8 == 1)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_118 : Operation 733 [1/1] (0.00ns)   --->   "%dstDatas_8_l_1 = extractvalue { float, float } %tmp_33, 0" [pynq_dsp_hls.cpp:229]   --->   Operation 733 'extractvalue' 'dstDatas_8_l_1' <Predicate = (trunc_ln226_8 == 1)> <Delay = 0.00>
ST_118 : Operation 734 [1/1] (0.00ns)   --->   "%dstDatas_8_r_1 = extractvalue { float, float } %tmp_33, 1" [pynq_dsp_hls.cpp:229]   --->   Operation 734 'extractvalue' 'dstDatas_8_r_1' <Predicate = (trunc_ln226_8 == 1)> <Delay = 0.00>
ST_118 : Operation 735 [1/1] (1.90ns)   --->   "br label %48" [pynq_dsp_hls.cpp:230]   --->   Operation 735 'br' <Predicate = (trunc_ln226_8 == 1)> <Delay = 1.90>

State 119 <SV = 80> <Delay = 6.78>
ST_119 : Operation 736 [1/2] (2.32ns)   --->   "%srcDatas_l_load_39 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 8), align 16" [pynq_dsp_hls.cpp:235]   --->   Operation 736 'load' 'srcDatas_l_load_39' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_119 : Operation 737 [1/2] (2.32ns)   --->   "%srcDatas_r_load_39 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 8), align 16" [pynq_dsp_hls.cpp:235]   --->   Operation 737 'load' 'srcDatas_r_load_39' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_119 : Operation 738 [2/2] (4.46ns)   --->   "%tmp_35 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_39, float %srcDatas_r_load_39, [256 x i32]* %configReg, i5 8, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 738 'call' 'tmp_35' <Predicate = true> <Delay = 4.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 120 <SV = 81> <Delay = 1.90>
ST_120 : Operation 739 [1/2] (1.76ns)   --->   "%tmp_35 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_39, float %srcDatas_r_load_39, [256 x i32]* %configReg, i5 8, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 739 'call' 'tmp_35' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_120 : Operation 740 [1/1] (0.00ns)   --->   "%dstDatas_8_l_3 = extractvalue { float, float } %tmp_35, 0" [pynq_dsp_hls.cpp:235]   --->   Operation 740 'extractvalue' 'dstDatas_8_l_3' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 741 [1/1] (0.00ns)   --->   "%dstDatas_8_r_3 = extractvalue { float, float } %tmp_35, 1" [pynq_dsp_hls.cpp:235]   --->   Operation 741 'extractvalue' 'dstDatas_8_r_3' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 742 [1/1] (1.90ns)   --->   "br label %48" [pynq_dsp_hls.cpp:236]   --->   Operation 742 'br' <Predicate = true> <Delay = 1.90>

State 121 <SV = 80> <Delay = 2.32>
ST_121 : Operation 743 [1/2] (2.32ns)   --->   "%srcDatas_l_load_38 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 8), align 16" [pynq_dsp_hls.cpp:232]   --->   Operation 743 'load' 'srcDatas_l_load_38' <Predicate = (trunc_ln226_8 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_121 : Operation 744 [1/2] (2.32ns)   --->   "%srcDatas_r_load_38 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 8), align 16" [pynq_dsp_hls.cpp:232]   --->   Operation 744 'load' 'srcDatas_r_load_38' <Predicate = (trunc_ln226_8 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_121 : Operation 745 [1/2] (2.32ns)   --->   "%srcDatas_l_load_37 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 8), align 16" [pynq_dsp_hls.cpp:229]   --->   Operation 745 'load' 'srcDatas_l_load_37' <Predicate = (trunc_ln226_8 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_121 : Operation 746 [1/2] (2.32ns)   --->   "%srcDatas_r_load_37 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 8), align 16" [pynq_dsp_hls.cpp:229]   --->   Operation 746 'load' 'srcDatas_r_load_37' <Predicate = (trunc_ln226_8 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 122 <SV = 81> <Delay = 7.00>
ST_122 : Operation 747 [2/2] (7.00ns)   --->   "%tmp_34 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_38, float %srcDatas_r_load_38, [256 x i32]* %configReg, i5 8)" [pynq_dsp_hls.cpp:232]   --->   Operation 747 'call' 'tmp_34' <Predicate = (trunc_ln226_8 == 2)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_122 : Operation 748 [2/2] (7.00ns)   --->   "%tmp_33 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_37, float %srcDatas_r_load_37, [256 x i32]* %configReg, i5 8)" [pynq_dsp_hls.cpp:229]   --->   Operation 748 'call' 'tmp_33' <Predicate = (trunc_ln226_8 == 1)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 123 <SV = 80> <Delay = 2.32>
ST_123 : Operation 749 [1/2] (2.32ns)   --->   "%dstDatas_8_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 8), align 16" [pynq_dsp_hls.cpp:242]   --->   Operation 749 'load' 'dstDatas_8_l' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_123 : Operation 750 [1/2] (2.32ns)   --->   "%dstDatas_8_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 8), align 16" [pynq_dsp_hls.cpp:243]   --->   Operation 750 'load' 'dstDatas_8_r' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_123 : Operation 751 [1/1] (1.90ns)   --->   "br label %48" [pynq_dsp_hls.cpp:244]   --->   Operation 751 'br' <Predicate = true> <Delay = 1.90>

State 124 <SV = 83> <Delay = 2.26>
ST_124 : Operation 752 [1/1] (0.00ns)   --->   "%dstDatas_r_8_0 = phi float [ %dstDatas_8_r, %53 ], [ %dstDatas_8_r_4, %52 ], [ %dstDatas_8_r_3, %51 ], [ %dstDatas_8_r_2, %50 ], [ %dstDatas_8_r_1, %49 ]"   --->   Operation 752 'phi' 'dstDatas_r_8_0' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 753 [1/1] (0.00ns)   --->   "%dstDatas_l_8_0 = phi float [ %dstDatas_8_l, %53 ], [ %dstDatas_8_l_4, %52 ], [ %dstDatas_8_l_3, %51 ], [ %dstDatas_8_l_2, %50 ], [ %dstDatas_8_l_1, %49 ]"   --->   Operation 753 'phi' 'dstDatas_l_8_0' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 754 [2/2] (2.26ns)   --->   "%configReg_load_9 = load i32* %configReg_addr_9, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 754 'load' 'configReg_load_9' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

State 125 <SV = 84> <Delay = 3.56>
ST_125 : Operation 755 [1/2] (2.26ns)   --->   "%configReg_load_9 = load i32* %configReg_addr_9, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 755 'load' 'configReg_load_9' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_125 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln226_9 = trunc i32 %configReg_load_9 to i3" [pynq_dsp_hls.cpp:226]   --->   Operation 756 'trunc' 'trunc_ln226_9' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 757 [1/1] (1.30ns)   --->   "switch i3 %trunc_ln226_9, label %59 [
    i3 1, label %55
    i3 2, label %56
    i3 3, label %57
    i3 -4, label %58
  ]" [pynq_dsp_hls.cpp:227]   --->   Operation 757 'switch' <Predicate = true> <Delay = 1.30>
ST_125 : Operation 758 [2/2] (2.32ns)   --->   "%srcDatas_l_load_45 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 9), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 758 'load' 'srcDatas_l_load_45' <Predicate = (trunc_ln226_9 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_125 : Operation 759 [2/2] (2.32ns)   --->   "%srcDatas_r_load_45 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 9), align 4" [pynq_dsp_hls.cpp:238]   --->   Operation 759 'load' 'srcDatas_r_load_45' <Predicate = (trunc_ln226_9 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_125 : Operation 760 [2/2] (2.32ns)   --->   "%srcDatas_l_load_44 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 9), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 760 'load' 'srcDatas_l_load_44' <Predicate = (trunc_ln226_9 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_125 : Operation 761 [2/2] (2.32ns)   --->   "%srcDatas_r_load_44 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 9), align 4" [pynq_dsp_hls.cpp:235]   --->   Operation 761 'load' 'srcDatas_r_load_44' <Predicate = (trunc_ln226_9 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_125 : Operation 762 [2/2] (2.32ns)   --->   "%srcDatas_l_load_43 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 9), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 762 'load' 'srcDatas_l_load_43' <Predicate = (trunc_ln226_9 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_125 : Operation 763 [2/2] (2.32ns)   --->   "%srcDatas_r_load_43 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 9), align 4" [pynq_dsp_hls.cpp:232]   --->   Operation 763 'load' 'srcDatas_r_load_43' <Predicate = (trunc_ln226_9 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_125 : Operation 764 [2/2] (2.32ns)   --->   "%srcDatas_l_load_42 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 9), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 764 'load' 'srcDatas_l_load_42' <Predicate = (trunc_ln226_9 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_125 : Operation 765 [2/2] (2.32ns)   --->   "%srcDatas_r_load_42 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 9), align 4" [pynq_dsp_hls.cpp:229]   --->   Operation 765 'load' 'srcDatas_r_load_42' <Predicate = (trunc_ln226_9 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_125 : Operation 766 [2/2] (2.32ns)   --->   "%dstDatas_9_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 9), align 8" [pynq_dsp_hls.cpp:242]   --->   Operation 766 'load' 'dstDatas_9_l' <Predicate = (trunc_ln226_9 != 1 & trunc_ln226_9 != 2 & trunc_ln226_9 != 3 & trunc_ln226_9 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_125 : Operation 767 [2/2] (2.32ns)   --->   "%dstDatas_9_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 9), align 4" [pynq_dsp_hls.cpp:243]   --->   Operation 767 'load' 'dstDatas_9_r' <Predicate = (trunc_ln226_9 != 1 & trunc_ln226_9 != 2 & trunc_ln226_9 != 3 & trunc_ln226_9 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 126 <SV = 85> <Delay = 2.32>
ST_126 : Operation 768 [1/2] (2.32ns)   --->   "%srcDatas_l_load_45 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 9), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 768 'load' 'srcDatas_l_load_45' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_126 : Operation 769 [1/2] (2.32ns)   --->   "%srcDatas_r_load_45 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 9), align 4" [pynq_dsp_hls.cpp:238]   --->   Operation 769 'load' 'srcDatas_r_load_45' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 127 <SV = 86> <Delay = 7.00>
ST_127 : Operation 770 [2/2] (7.00ns)   --->   "%tmp_40 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_45, float %srcDatas_r_load_45, [256 x i32]* %configReg, i5 9)" [pynq_dsp_hls.cpp:238]   --->   Operation 770 'call' 'tmp_40' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 128 <SV = 87> <Delay = 1.90>
ST_128 : Operation 771 [1/2] (0.00ns)   --->   "%tmp_40 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_45, float %srcDatas_r_load_45, [256 x i32]* %configReg, i5 9)" [pynq_dsp_hls.cpp:238]   --->   Operation 771 'call' 'tmp_40' <Predicate = (trunc_ln226_9 == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_128 : Operation 772 [1/1] (0.00ns)   --->   "%dstDatas_9_l_4 = extractvalue { float, float } %tmp_40, 0" [pynq_dsp_hls.cpp:238]   --->   Operation 772 'extractvalue' 'dstDatas_9_l_4' <Predicate = (trunc_ln226_9 == 4)> <Delay = 0.00>
ST_128 : Operation 773 [1/1] (0.00ns)   --->   "%dstDatas_9_r_4 = extractvalue { float, float } %tmp_40, 1" [pynq_dsp_hls.cpp:238]   --->   Operation 773 'extractvalue' 'dstDatas_9_r_4' <Predicate = (trunc_ln226_9 == 4)> <Delay = 0.00>
ST_128 : Operation 774 [1/1] (1.90ns)   --->   "br label %54" [pynq_dsp_hls.cpp:239]   --->   Operation 774 'br' <Predicate = (trunc_ln226_9 == 4)> <Delay = 1.90>
ST_128 : Operation 775 [1/2] (1.69ns)   --->   "%tmp_38 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_43, float %srcDatas_r_load_43, [256 x i32]* %configReg, i5 9)" [pynq_dsp_hls.cpp:232]   --->   Operation 775 'call' 'tmp_38' <Predicate = (trunc_ln226_9 == 2)> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_128 : Operation 776 [1/1] (0.00ns)   --->   "%dstDatas_9_l_2 = extractvalue { float, float } %tmp_38, 0" [pynq_dsp_hls.cpp:232]   --->   Operation 776 'extractvalue' 'dstDatas_9_l_2' <Predicate = (trunc_ln226_9 == 2)> <Delay = 0.00>
ST_128 : Operation 777 [1/1] (0.00ns)   --->   "%dstDatas_9_r_2 = extractvalue { float, float } %tmp_38, 1" [pynq_dsp_hls.cpp:232]   --->   Operation 777 'extractvalue' 'dstDatas_9_r_2' <Predicate = (trunc_ln226_9 == 2)> <Delay = 0.00>
ST_128 : Operation 778 [1/1] (1.90ns)   --->   "br label %54" [pynq_dsp_hls.cpp:233]   --->   Operation 778 'br' <Predicate = (trunc_ln226_9 == 2)> <Delay = 1.90>
ST_128 : Operation 779 [1/2] (0.99ns)   --->   "%tmp_37 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_42, float %srcDatas_r_load_42, [256 x i32]* %configReg, i5 9)" [pynq_dsp_hls.cpp:229]   --->   Operation 779 'call' 'tmp_37' <Predicate = (trunc_ln226_9 == 1)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_128 : Operation 780 [1/1] (0.00ns)   --->   "%dstDatas_9_l_1 = extractvalue { float, float } %tmp_37, 0" [pynq_dsp_hls.cpp:229]   --->   Operation 780 'extractvalue' 'dstDatas_9_l_1' <Predicate = (trunc_ln226_9 == 1)> <Delay = 0.00>
ST_128 : Operation 781 [1/1] (0.00ns)   --->   "%dstDatas_9_r_1 = extractvalue { float, float } %tmp_37, 1" [pynq_dsp_hls.cpp:229]   --->   Operation 781 'extractvalue' 'dstDatas_9_r_1' <Predicate = (trunc_ln226_9 == 1)> <Delay = 0.00>
ST_128 : Operation 782 [1/1] (1.90ns)   --->   "br label %54" [pynq_dsp_hls.cpp:230]   --->   Operation 782 'br' <Predicate = (trunc_ln226_9 == 1)> <Delay = 1.90>

State 129 <SV = 85> <Delay = 6.78>
ST_129 : Operation 783 [1/2] (2.32ns)   --->   "%srcDatas_l_load_44 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 9), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 783 'load' 'srcDatas_l_load_44' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_129 : Operation 784 [1/2] (2.32ns)   --->   "%srcDatas_r_load_44 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 9), align 4" [pynq_dsp_hls.cpp:235]   --->   Operation 784 'load' 'srcDatas_r_load_44' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_129 : Operation 785 [2/2] (4.46ns)   --->   "%tmp_39 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_44, float %srcDatas_r_load_44, [256 x i32]* %configReg, i5 9, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 785 'call' 'tmp_39' <Predicate = true> <Delay = 4.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 130 <SV = 86> <Delay = 1.90>
ST_130 : Operation 786 [1/2] (1.76ns)   --->   "%tmp_39 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_44, float %srcDatas_r_load_44, [256 x i32]* %configReg, i5 9, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 786 'call' 'tmp_39' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_130 : Operation 787 [1/1] (0.00ns)   --->   "%dstDatas_9_l_3 = extractvalue { float, float } %tmp_39, 0" [pynq_dsp_hls.cpp:235]   --->   Operation 787 'extractvalue' 'dstDatas_9_l_3' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 788 [1/1] (0.00ns)   --->   "%dstDatas_9_r_3 = extractvalue { float, float } %tmp_39, 1" [pynq_dsp_hls.cpp:235]   --->   Operation 788 'extractvalue' 'dstDatas_9_r_3' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 789 [1/1] (1.90ns)   --->   "br label %54" [pynq_dsp_hls.cpp:236]   --->   Operation 789 'br' <Predicate = true> <Delay = 1.90>

State 131 <SV = 85> <Delay = 2.32>
ST_131 : Operation 790 [1/2] (2.32ns)   --->   "%srcDatas_l_load_43 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 9), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 790 'load' 'srcDatas_l_load_43' <Predicate = (trunc_ln226_9 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_131 : Operation 791 [1/2] (2.32ns)   --->   "%srcDatas_r_load_43 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 9), align 4" [pynq_dsp_hls.cpp:232]   --->   Operation 791 'load' 'srcDatas_r_load_43' <Predicate = (trunc_ln226_9 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_131 : Operation 792 [1/2] (2.32ns)   --->   "%srcDatas_l_load_42 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 9), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 792 'load' 'srcDatas_l_load_42' <Predicate = (trunc_ln226_9 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_131 : Operation 793 [1/2] (2.32ns)   --->   "%srcDatas_r_load_42 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 9), align 4" [pynq_dsp_hls.cpp:229]   --->   Operation 793 'load' 'srcDatas_r_load_42' <Predicate = (trunc_ln226_9 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 132 <SV = 86> <Delay = 7.00>
ST_132 : Operation 794 [2/2] (7.00ns)   --->   "%tmp_38 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_43, float %srcDatas_r_load_43, [256 x i32]* %configReg, i5 9)" [pynq_dsp_hls.cpp:232]   --->   Operation 794 'call' 'tmp_38' <Predicate = (trunc_ln226_9 == 2)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_132 : Operation 795 [2/2] (7.00ns)   --->   "%tmp_37 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_42, float %srcDatas_r_load_42, [256 x i32]* %configReg, i5 9)" [pynq_dsp_hls.cpp:229]   --->   Operation 795 'call' 'tmp_37' <Predicate = (trunc_ln226_9 == 1)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 133 <SV = 85> <Delay = 2.32>
ST_133 : Operation 796 [1/2] (2.32ns)   --->   "%dstDatas_9_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 9), align 8" [pynq_dsp_hls.cpp:242]   --->   Operation 796 'load' 'dstDatas_9_l' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_133 : Operation 797 [1/2] (2.32ns)   --->   "%dstDatas_9_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 9), align 4" [pynq_dsp_hls.cpp:243]   --->   Operation 797 'load' 'dstDatas_9_r' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_133 : Operation 798 [1/1] (1.90ns)   --->   "br label %54" [pynq_dsp_hls.cpp:244]   --->   Operation 798 'br' <Predicate = true> <Delay = 1.90>

State 134 <SV = 88> <Delay = 2.26>
ST_134 : Operation 799 [1/1] (0.00ns)   --->   "%dstDatas_r_9_0 = phi float [ %dstDatas_9_r, %59 ], [ %dstDatas_9_r_4, %58 ], [ %dstDatas_9_r_3, %57 ], [ %dstDatas_9_r_2, %56 ], [ %dstDatas_9_r_1, %55 ]"   --->   Operation 799 'phi' 'dstDatas_r_9_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 800 [1/1] (0.00ns)   --->   "%dstDatas_l_9_0 = phi float [ %dstDatas_9_l, %59 ], [ %dstDatas_9_l_4, %58 ], [ %dstDatas_9_l_3, %57 ], [ %dstDatas_9_l_2, %56 ], [ %dstDatas_9_l_1, %55 ]"   --->   Operation 800 'phi' 'dstDatas_l_9_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 801 [2/2] (2.26ns)   --->   "%configReg_load_10 = load i32* %configReg_addr_10, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 801 'load' 'configReg_load_10' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

State 135 <SV = 89> <Delay = 3.56>
ST_135 : Operation 802 [1/2] (2.26ns)   --->   "%configReg_load_10 = load i32* %configReg_addr_10, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 802 'load' 'configReg_load_10' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_135 : Operation 803 [1/1] (0.00ns)   --->   "%trunc_ln226_10 = trunc i32 %configReg_load_10 to i3" [pynq_dsp_hls.cpp:226]   --->   Operation 803 'trunc' 'trunc_ln226_10' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 804 [1/1] (1.30ns)   --->   "switch i3 %trunc_ln226_10, label %65 [
    i3 1, label %61
    i3 2, label %62
    i3 3, label %63
    i3 -4, label %64
  ]" [pynq_dsp_hls.cpp:227]   --->   Operation 804 'switch' <Predicate = true> <Delay = 1.30>
ST_135 : Operation 805 [2/2] (2.32ns)   --->   "%srcDatas_l_load_50 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 10), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 805 'load' 'srcDatas_l_load_50' <Predicate = (trunc_ln226_10 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_135 : Operation 806 [2/2] (2.32ns)   --->   "%srcDatas_r_load_50 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 10), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 806 'load' 'srcDatas_r_load_50' <Predicate = (trunc_ln226_10 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_135 : Operation 807 [2/2] (2.32ns)   --->   "%srcDatas_l_load_49 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 10), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 807 'load' 'srcDatas_l_load_49' <Predicate = (trunc_ln226_10 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_135 : Operation 808 [2/2] (2.32ns)   --->   "%srcDatas_r_load_49 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 10), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 808 'load' 'srcDatas_r_load_49' <Predicate = (trunc_ln226_10 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_135 : Operation 809 [2/2] (2.32ns)   --->   "%srcDatas_l_load_48 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 10), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 809 'load' 'srcDatas_l_load_48' <Predicate = (trunc_ln226_10 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_135 : Operation 810 [2/2] (2.32ns)   --->   "%srcDatas_r_load_48 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 10), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 810 'load' 'srcDatas_r_load_48' <Predicate = (trunc_ln226_10 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_135 : Operation 811 [2/2] (2.32ns)   --->   "%srcDatas_l_load_47 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 10), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 811 'load' 'srcDatas_l_load_47' <Predicate = (trunc_ln226_10 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_135 : Operation 812 [2/2] (2.32ns)   --->   "%srcDatas_r_load_47 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 10), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 812 'load' 'srcDatas_r_load_47' <Predicate = (trunc_ln226_10 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_135 : Operation 813 [2/2] (2.32ns)   --->   "%dstDatas_10_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 10), align 8" [pynq_dsp_hls.cpp:242]   --->   Operation 813 'load' 'dstDatas_10_l' <Predicate = (trunc_ln226_10 != 1 & trunc_ln226_10 != 2 & trunc_ln226_10 != 3 & trunc_ln226_10 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_135 : Operation 814 [2/2] (2.32ns)   --->   "%dstDatas_10_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 10), align 8" [pynq_dsp_hls.cpp:243]   --->   Operation 814 'load' 'dstDatas_10_r' <Predicate = (trunc_ln226_10 != 1 & trunc_ln226_10 != 2 & trunc_ln226_10 != 3 & trunc_ln226_10 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 136 <SV = 90> <Delay = 2.32>
ST_136 : Operation 815 [1/2] (2.32ns)   --->   "%srcDatas_l_load_50 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 10), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 815 'load' 'srcDatas_l_load_50' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_136 : Operation 816 [1/2] (2.32ns)   --->   "%srcDatas_r_load_50 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 10), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 816 'load' 'srcDatas_r_load_50' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 137 <SV = 91> <Delay = 7.00>
ST_137 : Operation 817 [2/2] (7.00ns)   --->   "%tmp_44 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_50, float %srcDatas_r_load_50, [256 x i32]* %configReg, i5 10)" [pynq_dsp_hls.cpp:238]   --->   Operation 817 'call' 'tmp_44' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 138 <SV = 92> <Delay = 1.90>
ST_138 : Operation 818 [1/2] (0.00ns)   --->   "%tmp_44 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_50, float %srcDatas_r_load_50, [256 x i32]* %configReg, i5 10)" [pynq_dsp_hls.cpp:238]   --->   Operation 818 'call' 'tmp_44' <Predicate = (trunc_ln226_10 == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_138 : Operation 819 [1/1] (0.00ns)   --->   "%dstDatas_10_l_4 = extractvalue { float, float } %tmp_44, 0" [pynq_dsp_hls.cpp:238]   --->   Operation 819 'extractvalue' 'dstDatas_10_l_4' <Predicate = (trunc_ln226_10 == 4)> <Delay = 0.00>
ST_138 : Operation 820 [1/1] (0.00ns)   --->   "%dstDatas_10_r_4 = extractvalue { float, float } %tmp_44, 1" [pynq_dsp_hls.cpp:238]   --->   Operation 820 'extractvalue' 'dstDatas_10_r_4' <Predicate = (trunc_ln226_10 == 4)> <Delay = 0.00>
ST_138 : Operation 821 [1/1] (1.90ns)   --->   "br label %60" [pynq_dsp_hls.cpp:239]   --->   Operation 821 'br' <Predicate = (trunc_ln226_10 == 4)> <Delay = 1.90>
ST_138 : Operation 822 [1/2] (1.69ns)   --->   "%tmp_42 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_48, float %srcDatas_r_load_48, [256 x i32]* %configReg, i5 10)" [pynq_dsp_hls.cpp:232]   --->   Operation 822 'call' 'tmp_42' <Predicate = (trunc_ln226_10 == 2)> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_138 : Operation 823 [1/1] (0.00ns)   --->   "%dstDatas_10_l_2 = extractvalue { float, float } %tmp_42, 0" [pynq_dsp_hls.cpp:232]   --->   Operation 823 'extractvalue' 'dstDatas_10_l_2' <Predicate = (trunc_ln226_10 == 2)> <Delay = 0.00>
ST_138 : Operation 824 [1/1] (0.00ns)   --->   "%dstDatas_10_r_2 = extractvalue { float, float } %tmp_42, 1" [pynq_dsp_hls.cpp:232]   --->   Operation 824 'extractvalue' 'dstDatas_10_r_2' <Predicate = (trunc_ln226_10 == 2)> <Delay = 0.00>
ST_138 : Operation 825 [1/1] (1.90ns)   --->   "br label %60" [pynq_dsp_hls.cpp:233]   --->   Operation 825 'br' <Predicate = (trunc_ln226_10 == 2)> <Delay = 1.90>
ST_138 : Operation 826 [1/2] (0.99ns)   --->   "%tmp_41 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_47, float %srcDatas_r_load_47, [256 x i32]* %configReg, i5 10)" [pynq_dsp_hls.cpp:229]   --->   Operation 826 'call' 'tmp_41' <Predicate = (trunc_ln226_10 == 1)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_138 : Operation 827 [1/1] (0.00ns)   --->   "%dstDatas_10_l_1 = extractvalue { float, float } %tmp_41, 0" [pynq_dsp_hls.cpp:229]   --->   Operation 827 'extractvalue' 'dstDatas_10_l_1' <Predicate = (trunc_ln226_10 == 1)> <Delay = 0.00>
ST_138 : Operation 828 [1/1] (0.00ns)   --->   "%dstDatas_10_r_1 = extractvalue { float, float } %tmp_41, 1" [pynq_dsp_hls.cpp:229]   --->   Operation 828 'extractvalue' 'dstDatas_10_r_1' <Predicate = (trunc_ln226_10 == 1)> <Delay = 0.00>
ST_138 : Operation 829 [1/1] (1.90ns)   --->   "br label %60" [pynq_dsp_hls.cpp:230]   --->   Operation 829 'br' <Predicate = (trunc_ln226_10 == 1)> <Delay = 1.90>

State 139 <SV = 90> <Delay = 6.78>
ST_139 : Operation 830 [1/2] (2.32ns)   --->   "%srcDatas_l_load_49 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 10), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 830 'load' 'srcDatas_l_load_49' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_139 : Operation 831 [1/2] (2.32ns)   --->   "%srcDatas_r_load_49 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 10), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 831 'load' 'srcDatas_r_load_49' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_139 : Operation 832 [2/2] (4.46ns)   --->   "%tmp_43 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_49, float %srcDatas_r_load_49, [256 x i32]* %configReg, i5 10, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 832 'call' 'tmp_43' <Predicate = true> <Delay = 4.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 140 <SV = 91> <Delay = 1.90>
ST_140 : Operation 833 [1/2] (1.76ns)   --->   "%tmp_43 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_49, float %srcDatas_r_load_49, [256 x i32]* %configReg, i5 10, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 833 'call' 'tmp_43' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_140 : Operation 834 [1/1] (0.00ns)   --->   "%dstDatas_10_l_3 = extractvalue { float, float } %tmp_43, 0" [pynq_dsp_hls.cpp:235]   --->   Operation 834 'extractvalue' 'dstDatas_10_l_3' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 835 [1/1] (0.00ns)   --->   "%dstDatas_10_r_3 = extractvalue { float, float } %tmp_43, 1" [pynq_dsp_hls.cpp:235]   --->   Operation 835 'extractvalue' 'dstDatas_10_r_3' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 836 [1/1] (1.90ns)   --->   "br label %60" [pynq_dsp_hls.cpp:236]   --->   Operation 836 'br' <Predicate = true> <Delay = 1.90>

State 141 <SV = 90> <Delay = 2.32>
ST_141 : Operation 837 [1/2] (2.32ns)   --->   "%srcDatas_l_load_48 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 10), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 837 'load' 'srcDatas_l_load_48' <Predicate = (trunc_ln226_10 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_141 : Operation 838 [1/2] (2.32ns)   --->   "%srcDatas_r_load_48 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 10), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 838 'load' 'srcDatas_r_load_48' <Predicate = (trunc_ln226_10 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_141 : Operation 839 [1/2] (2.32ns)   --->   "%srcDatas_l_load_47 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 10), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 839 'load' 'srcDatas_l_load_47' <Predicate = (trunc_ln226_10 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_141 : Operation 840 [1/2] (2.32ns)   --->   "%srcDatas_r_load_47 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 10), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 840 'load' 'srcDatas_r_load_47' <Predicate = (trunc_ln226_10 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 142 <SV = 91> <Delay = 7.00>
ST_142 : Operation 841 [2/2] (7.00ns)   --->   "%tmp_42 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_48, float %srcDatas_r_load_48, [256 x i32]* %configReg, i5 10)" [pynq_dsp_hls.cpp:232]   --->   Operation 841 'call' 'tmp_42' <Predicate = (trunc_ln226_10 == 2)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_142 : Operation 842 [2/2] (7.00ns)   --->   "%tmp_41 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_47, float %srcDatas_r_load_47, [256 x i32]* %configReg, i5 10)" [pynq_dsp_hls.cpp:229]   --->   Operation 842 'call' 'tmp_41' <Predicate = (trunc_ln226_10 == 1)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 143 <SV = 90> <Delay = 2.32>
ST_143 : Operation 843 [1/2] (2.32ns)   --->   "%dstDatas_10_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 10), align 8" [pynq_dsp_hls.cpp:242]   --->   Operation 843 'load' 'dstDatas_10_l' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_143 : Operation 844 [1/2] (2.32ns)   --->   "%dstDatas_10_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 10), align 8" [pynq_dsp_hls.cpp:243]   --->   Operation 844 'load' 'dstDatas_10_r' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_143 : Operation 845 [1/1] (1.90ns)   --->   "br label %60" [pynq_dsp_hls.cpp:244]   --->   Operation 845 'br' <Predicate = true> <Delay = 1.90>

State 144 <SV = 93> <Delay = 2.26>
ST_144 : Operation 846 [1/1] (0.00ns)   --->   "%dstDatas_r_10_0 = phi float [ %dstDatas_10_r, %65 ], [ %dstDatas_10_r_4, %64 ], [ %dstDatas_10_r_3, %63 ], [ %dstDatas_10_r_2, %62 ], [ %dstDatas_10_r_1, %61 ]"   --->   Operation 846 'phi' 'dstDatas_r_10_0' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 847 [1/1] (0.00ns)   --->   "%dstDatas_l_10_0 = phi float [ %dstDatas_10_l, %65 ], [ %dstDatas_10_l_4, %64 ], [ %dstDatas_10_l_3, %63 ], [ %dstDatas_10_l_2, %62 ], [ %dstDatas_10_l_1, %61 ]"   --->   Operation 847 'phi' 'dstDatas_l_10_0' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 848 [2/2] (2.26ns)   --->   "%configReg_load_11 = load i32* %configReg_addr_11, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 848 'load' 'configReg_load_11' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

State 145 <SV = 94> <Delay = 3.56>
ST_145 : Operation 849 [1/2] (2.26ns)   --->   "%configReg_load_11 = load i32* %configReg_addr_11, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 849 'load' 'configReg_load_11' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_145 : Operation 850 [1/1] (0.00ns)   --->   "%trunc_ln226_11 = trunc i32 %configReg_load_11 to i3" [pynq_dsp_hls.cpp:226]   --->   Operation 850 'trunc' 'trunc_ln226_11' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 851 [1/1] (1.30ns)   --->   "switch i3 %trunc_ln226_11, label %71 [
    i3 1, label %67
    i3 2, label %68
    i3 3, label %69
    i3 -4, label %70
  ]" [pynq_dsp_hls.cpp:227]   --->   Operation 851 'switch' <Predicate = true> <Delay = 1.30>
ST_145 : Operation 852 [2/2] (2.32ns)   --->   "%srcDatas_l_load_55 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 11), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 852 'load' 'srcDatas_l_load_55' <Predicate = (trunc_ln226_11 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_145 : Operation 853 [2/2] (2.32ns)   --->   "%srcDatas_r_load_55 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 11), align 4" [pynq_dsp_hls.cpp:238]   --->   Operation 853 'load' 'srcDatas_r_load_55' <Predicate = (trunc_ln226_11 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_145 : Operation 854 [2/2] (2.32ns)   --->   "%srcDatas_l_load_54 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 11), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 854 'load' 'srcDatas_l_load_54' <Predicate = (trunc_ln226_11 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_145 : Operation 855 [2/2] (2.32ns)   --->   "%srcDatas_r_load_54 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 11), align 4" [pynq_dsp_hls.cpp:235]   --->   Operation 855 'load' 'srcDatas_r_load_54' <Predicate = (trunc_ln226_11 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_145 : Operation 856 [2/2] (2.32ns)   --->   "%srcDatas_l_load_53 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 11), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 856 'load' 'srcDatas_l_load_53' <Predicate = (trunc_ln226_11 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_145 : Operation 857 [2/2] (2.32ns)   --->   "%srcDatas_r_load_53 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 11), align 4" [pynq_dsp_hls.cpp:232]   --->   Operation 857 'load' 'srcDatas_r_load_53' <Predicate = (trunc_ln226_11 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_145 : Operation 858 [2/2] (2.32ns)   --->   "%srcDatas_l_load_52 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 11), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 858 'load' 'srcDatas_l_load_52' <Predicate = (trunc_ln226_11 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_145 : Operation 859 [2/2] (2.32ns)   --->   "%srcDatas_r_load_52 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 11), align 4" [pynq_dsp_hls.cpp:229]   --->   Operation 859 'load' 'srcDatas_r_load_52' <Predicate = (trunc_ln226_11 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_145 : Operation 860 [2/2] (2.32ns)   --->   "%dstDatas_11_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 11), align 8" [pynq_dsp_hls.cpp:242]   --->   Operation 860 'load' 'dstDatas_11_l' <Predicate = (trunc_ln226_11 != 1 & trunc_ln226_11 != 2 & trunc_ln226_11 != 3 & trunc_ln226_11 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_145 : Operation 861 [2/2] (2.32ns)   --->   "%dstDatas_11_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 11), align 4" [pynq_dsp_hls.cpp:243]   --->   Operation 861 'load' 'dstDatas_11_r' <Predicate = (trunc_ln226_11 != 1 & trunc_ln226_11 != 2 & trunc_ln226_11 != 3 & trunc_ln226_11 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 146 <SV = 95> <Delay = 2.32>
ST_146 : Operation 862 [1/2] (2.32ns)   --->   "%srcDatas_l_load_55 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 11), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 862 'load' 'srcDatas_l_load_55' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_146 : Operation 863 [1/2] (2.32ns)   --->   "%srcDatas_r_load_55 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 11), align 4" [pynq_dsp_hls.cpp:238]   --->   Operation 863 'load' 'srcDatas_r_load_55' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 147 <SV = 96> <Delay = 7.00>
ST_147 : Operation 864 [2/2] (7.00ns)   --->   "%tmp_48 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_55, float %srcDatas_r_load_55, [256 x i32]* %configReg, i5 11)" [pynq_dsp_hls.cpp:238]   --->   Operation 864 'call' 'tmp_48' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 148 <SV = 97> <Delay = 1.90>
ST_148 : Operation 865 [1/2] (0.00ns)   --->   "%tmp_48 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_55, float %srcDatas_r_load_55, [256 x i32]* %configReg, i5 11)" [pynq_dsp_hls.cpp:238]   --->   Operation 865 'call' 'tmp_48' <Predicate = (trunc_ln226_11 == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_148 : Operation 866 [1/1] (0.00ns)   --->   "%dstDatas_11_l_4 = extractvalue { float, float } %tmp_48, 0" [pynq_dsp_hls.cpp:238]   --->   Operation 866 'extractvalue' 'dstDatas_11_l_4' <Predicate = (trunc_ln226_11 == 4)> <Delay = 0.00>
ST_148 : Operation 867 [1/1] (0.00ns)   --->   "%dstDatas_11_r_4 = extractvalue { float, float } %tmp_48, 1" [pynq_dsp_hls.cpp:238]   --->   Operation 867 'extractvalue' 'dstDatas_11_r_4' <Predicate = (trunc_ln226_11 == 4)> <Delay = 0.00>
ST_148 : Operation 868 [1/1] (1.90ns)   --->   "br label %66" [pynq_dsp_hls.cpp:239]   --->   Operation 868 'br' <Predicate = (trunc_ln226_11 == 4)> <Delay = 1.90>
ST_148 : Operation 869 [1/2] (1.69ns)   --->   "%tmp_46 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_53, float %srcDatas_r_load_53, [256 x i32]* %configReg, i5 11)" [pynq_dsp_hls.cpp:232]   --->   Operation 869 'call' 'tmp_46' <Predicate = (trunc_ln226_11 == 2)> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_148 : Operation 870 [1/1] (0.00ns)   --->   "%dstDatas_11_l_2 = extractvalue { float, float } %tmp_46, 0" [pynq_dsp_hls.cpp:232]   --->   Operation 870 'extractvalue' 'dstDatas_11_l_2' <Predicate = (trunc_ln226_11 == 2)> <Delay = 0.00>
ST_148 : Operation 871 [1/1] (0.00ns)   --->   "%dstDatas_11_r_2 = extractvalue { float, float } %tmp_46, 1" [pynq_dsp_hls.cpp:232]   --->   Operation 871 'extractvalue' 'dstDatas_11_r_2' <Predicate = (trunc_ln226_11 == 2)> <Delay = 0.00>
ST_148 : Operation 872 [1/1] (1.90ns)   --->   "br label %66" [pynq_dsp_hls.cpp:233]   --->   Operation 872 'br' <Predicate = (trunc_ln226_11 == 2)> <Delay = 1.90>
ST_148 : Operation 873 [1/2] (0.99ns)   --->   "%tmp_45 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_52, float %srcDatas_r_load_52, [256 x i32]* %configReg, i5 11)" [pynq_dsp_hls.cpp:229]   --->   Operation 873 'call' 'tmp_45' <Predicate = (trunc_ln226_11 == 1)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_148 : Operation 874 [1/1] (0.00ns)   --->   "%dstDatas_11_l_1 = extractvalue { float, float } %tmp_45, 0" [pynq_dsp_hls.cpp:229]   --->   Operation 874 'extractvalue' 'dstDatas_11_l_1' <Predicate = (trunc_ln226_11 == 1)> <Delay = 0.00>
ST_148 : Operation 875 [1/1] (0.00ns)   --->   "%dstDatas_11_r_1 = extractvalue { float, float } %tmp_45, 1" [pynq_dsp_hls.cpp:229]   --->   Operation 875 'extractvalue' 'dstDatas_11_r_1' <Predicate = (trunc_ln226_11 == 1)> <Delay = 0.00>
ST_148 : Operation 876 [1/1] (1.90ns)   --->   "br label %66" [pynq_dsp_hls.cpp:230]   --->   Operation 876 'br' <Predicate = (trunc_ln226_11 == 1)> <Delay = 1.90>

State 149 <SV = 95> <Delay = 6.78>
ST_149 : Operation 877 [1/2] (2.32ns)   --->   "%srcDatas_l_load_54 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 11), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 877 'load' 'srcDatas_l_load_54' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_149 : Operation 878 [1/2] (2.32ns)   --->   "%srcDatas_r_load_54 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 11), align 4" [pynq_dsp_hls.cpp:235]   --->   Operation 878 'load' 'srcDatas_r_load_54' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_149 : Operation 879 [2/2] (4.46ns)   --->   "%tmp_47 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_54, float %srcDatas_r_load_54, [256 x i32]* %configReg, i5 11, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 879 'call' 'tmp_47' <Predicate = true> <Delay = 4.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 150 <SV = 96> <Delay = 1.90>
ST_150 : Operation 880 [1/2] (1.76ns)   --->   "%tmp_47 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_54, float %srcDatas_r_load_54, [256 x i32]* %configReg, i5 11, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 880 'call' 'tmp_47' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_150 : Operation 881 [1/1] (0.00ns)   --->   "%dstDatas_11_l_3 = extractvalue { float, float } %tmp_47, 0" [pynq_dsp_hls.cpp:235]   --->   Operation 881 'extractvalue' 'dstDatas_11_l_3' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 882 [1/1] (0.00ns)   --->   "%dstDatas_11_r_3 = extractvalue { float, float } %tmp_47, 1" [pynq_dsp_hls.cpp:235]   --->   Operation 882 'extractvalue' 'dstDatas_11_r_3' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 883 [1/1] (1.90ns)   --->   "br label %66" [pynq_dsp_hls.cpp:236]   --->   Operation 883 'br' <Predicate = true> <Delay = 1.90>

State 151 <SV = 95> <Delay = 2.32>
ST_151 : Operation 884 [1/2] (2.32ns)   --->   "%srcDatas_l_load_53 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 11), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 884 'load' 'srcDatas_l_load_53' <Predicate = (trunc_ln226_11 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_151 : Operation 885 [1/2] (2.32ns)   --->   "%srcDatas_r_load_53 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 11), align 4" [pynq_dsp_hls.cpp:232]   --->   Operation 885 'load' 'srcDatas_r_load_53' <Predicate = (trunc_ln226_11 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_151 : Operation 886 [1/2] (2.32ns)   --->   "%srcDatas_l_load_52 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 11), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 886 'load' 'srcDatas_l_load_52' <Predicate = (trunc_ln226_11 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_151 : Operation 887 [1/2] (2.32ns)   --->   "%srcDatas_r_load_52 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 11), align 4" [pynq_dsp_hls.cpp:229]   --->   Operation 887 'load' 'srcDatas_r_load_52' <Predicate = (trunc_ln226_11 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 152 <SV = 96> <Delay = 7.00>
ST_152 : Operation 888 [2/2] (7.00ns)   --->   "%tmp_46 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_53, float %srcDatas_r_load_53, [256 x i32]* %configReg, i5 11)" [pynq_dsp_hls.cpp:232]   --->   Operation 888 'call' 'tmp_46' <Predicate = (trunc_ln226_11 == 2)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_152 : Operation 889 [2/2] (7.00ns)   --->   "%tmp_45 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_52, float %srcDatas_r_load_52, [256 x i32]* %configReg, i5 11)" [pynq_dsp_hls.cpp:229]   --->   Operation 889 'call' 'tmp_45' <Predicate = (trunc_ln226_11 == 1)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 153 <SV = 95> <Delay = 2.32>
ST_153 : Operation 890 [1/2] (2.32ns)   --->   "%dstDatas_11_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 11), align 8" [pynq_dsp_hls.cpp:242]   --->   Operation 890 'load' 'dstDatas_11_l' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_153 : Operation 891 [1/2] (2.32ns)   --->   "%dstDatas_11_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 11), align 4" [pynq_dsp_hls.cpp:243]   --->   Operation 891 'load' 'dstDatas_11_r' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_153 : Operation 892 [1/1] (1.90ns)   --->   "br label %66" [pynq_dsp_hls.cpp:244]   --->   Operation 892 'br' <Predicate = true> <Delay = 1.90>

State 154 <SV = 98> <Delay = 2.26>
ST_154 : Operation 893 [1/1] (0.00ns)   --->   "%dstDatas_r_11_0 = phi float [ %dstDatas_11_r, %71 ], [ %dstDatas_11_r_4, %70 ], [ %dstDatas_11_r_3, %69 ], [ %dstDatas_11_r_2, %68 ], [ %dstDatas_11_r_1, %67 ]"   --->   Operation 893 'phi' 'dstDatas_r_11_0' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 894 [1/1] (0.00ns)   --->   "%dstDatas_l_11_0 = phi float [ %dstDatas_11_l, %71 ], [ %dstDatas_11_l_4, %70 ], [ %dstDatas_11_l_3, %69 ], [ %dstDatas_11_l_2, %68 ], [ %dstDatas_11_l_1, %67 ]"   --->   Operation 894 'phi' 'dstDatas_l_11_0' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 895 [2/2] (2.26ns)   --->   "%configReg_load_12 = load i32* %configReg_addr_12, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 895 'load' 'configReg_load_12' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

State 155 <SV = 99> <Delay = 3.56>
ST_155 : Operation 896 [1/2] (2.26ns)   --->   "%configReg_load_12 = load i32* %configReg_addr_12, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 896 'load' 'configReg_load_12' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_155 : Operation 897 [1/1] (0.00ns)   --->   "%trunc_ln226_12 = trunc i32 %configReg_load_12 to i3" [pynq_dsp_hls.cpp:226]   --->   Operation 897 'trunc' 'trunc_ln226_12' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 898 [1/1] (1.30ns)   --->   "switch i3 %trunc_ln226_12, label %77 [
    i3 1, label %73
    i3 2, label %74
    i3 3, label %75
    i3 -4, label %76
  ]" [pynq_dsp_hls.cpp:227]   --->   Operation 898 'switch' <Predicate = true> <Delay = 1.30>
ST_155 : Operation 899 [2/2] (2.32ns)   --->   "%srcDatas_l_load_60 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 12), align 16" [pynq_dsp_hls.cpp:238]   --->   Operation 899 'load' 'srcDatas_l_load_60' <Predicate = (trunc_ln226_12 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_155 : Operation 900 [2/2] (2.32ns)   --->   "%srcDatas_r_load_60 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 12), align 16" [pynq_dsp_hls.cpp:238]   --->   Operation 900 'load' 'srcDatas_r_load_60' <Predicate = (trunc_ln226_12 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_155 : Operation 901 [2/2] (2.32ns)   --->   "%srcDatas_l_load_59 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 12), align 16" [pynq_dsp_hls.cpp:235]   --->   Operation 901 'load' 'srcDatas_l_load_59' <Predicate = (trunc_ln226_12 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_155 : Operation 902 [2/2] (2.32ns)   --->   "%srcDatas_r_load_59 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 12), align 16" [pynq_dsp_hls.cpp:235]   --->   Operation 902 'load' 'srcDatas_r_load_59' <Predicate = (trunc_ln226_12 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_155 : Operation 903 [2/2] (2.32ns)   --->   "%srcDatas_l_load_58 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 12), align 16" [pynq_dsp_hls.cpp:232]   --->   Operation 903 'load' 'srcDatas_l_load_58' <Predicate = (trunc_ln226_12 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_155 : Operation 904 [2/2] (2.32ns)   --->   "%srcDatas_r_load_58 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 12), align 16" [pynq_dsp_hls.cpp:232]   --->   Operation 904 'load' 'srcDatas_r_load_58' <Predicate = (trunc_ln226_12 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_155 : Operation 905 [2/2] (2.32ns)   --->   "%srcDatas_l_load_57 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 12), align 16" [pynq_dsp_hls.cpp:229]   --->   Operation 905 'load' 'srcDatas_l_load_57' <Predicate = (trunc_ln226_12 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_155 : Operation 906 [2/2] (2.32ns)   --->   "%srcDatas_r_load_57 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 12), align 16" [pynq_dsp_hls.cpp:229]   --->   Operation 906 'load' 'srcDatas_r_load_57' <Predicate = (trunc_ln226_12 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_155 : Operation 907 [2/2] (2.32ns)   --->   "%dstDatas_12_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 12), align 16" [pynq_dsp_hls.cpp:242]   --->   Operation 907 'load' 'dstDatas_12_l' <Predicate = (trunc_ln226_12 != 1 & trunc_ln226_12 != 2 & trunc_ln226_12 != 3 & trunc_ln226_12 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_155 : Operation 908 [2/2] (2.32ns)   --->   "%dstDatas_12_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 12), align 16" [pynq_dsp_hls.cpp:243]   --->   Operation 908 'load' 'dstDatas_12_r' <Predicate = (trunc_ln226_12 != 1 & trunc_ln226_12 != 2 & trunc_ln226_12 != 3 & trunc_ln226_12 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 156 <SV = 100> <Delay = 2.32>
ST_156 : Operation 909 [1/2] (2.32ns)   --->   "%srcDatas_l_load_60 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 12), align 16" [pynq_dsp_hls.cpp:238]   --->   Operation 909 'load' 'srcDatas_l_load_60' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_156 : Operation 910 [1/2] (2.32ns)   --->   "%srcDatas_r_load_60 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 12), align 16" [pynq_dsp_hls.cpp:238]   --->   Operation 910 'load' 'srcDatas_r_load_60' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 157 <SV = 101> <Delay = 7.00>
ST_157 : Operation 911 [2/2] (7.00ns)   --->   "%tmp_52 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_60, float %srcDatas_r_load_60, [256 x i32]* %configReg, i5 12)" [pynq_dsp_hls.cpp:238]   --->   Operation 911 'call' 'tmp_52' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 158 <SV = 102> <Delay = 1.90>
ST_158 : Operation 912 [1/2] (0.00ns)   --->   "%tmp_52 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_60, float %srcDatas_r_load_60, [256 x i32]* %configReg, i5 12)" [pynq_dsp_hls.cpp:238]   --->   Operation 912 'call' 'tmp_52' <Predicate = (trunc_ln226_12 == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_158 : Operation 913 [1/1] (0.00ns)   --->   "%dstDatas_12_l_4 = extractvalue { float, float } %tmp_52, 0" [pynq_dsp_hls.cpp:238]   --->   Operation 913 'extractvalue' 'dstDatas_12_l_4' <Predicate = (trunc_ln226_12 == 4)> <Delay = 0.00>
ST_158 : Operation 914 [1/1] (0.00ns)   --->   "%dstDatas_12_r_4 = extractvalue { float, float } %tmp_52, 1" [pynq_dsp_hls.cpp:238]   --->   Operation 914 'extractvalue' 'dstDatas_12_r_4' <Predicate = (trunc_ln226_12 == 4)> <Delay = 0.00>
ST_158 : Operation 915 [1/1] (1.90ns)   --->   "br label %72" [pynq_dsp_hls.cpp:239]   --->   Operation 915 'br' <Predicate = (trunc_ln226_12 == 4)> <Delay = 1.90>
ST_158 : Operation 916 [1/2] (1.69ns)   --->   "%tmp_50 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_58, float %srcDatas_r_load_58, [256 x i32]* %configReg, i5 12)" [pynq_dsp_hls.cpp:232]   --->   Operation 916 'call' 'tmp_50' <Predicate = (trunc_ln226_12 == 2)> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_158 : Operation 917 [1/1] (0.00ns)   --->   "%dstDatas_12_l_2 = extractvalue { float, float } %tmp_50, 0" [pynq_dsp_hls.cpp:232]   --->   Operation 917 'extractvalue' 'dstDatas_12_l_2' <Predicate = (trunc_ln226_12 == 2)> <Delay = 0.00>
ST_158 : Operation 918 [1/1] (0.00ns)   --->   "%dstDatas_12_r_2 = extractvalue { float, float } %tmp_50, 1" [pynq_dsp_hls.cpp:232]   --->   Operation 918 'extractvalue' 'dstDatas_12_r_2' <Predicate = (trunc_ln226_12 == 2)> <Delay = 0.00>
ST_158 : Operation 919 [1/1] (1.90ns)   --->   "br label %72" [pynq_dsp_hls.cpp:233]   --->   Operation 919 'br' <Predicate = (trunc_ln226_12 == 2)> <Delay = 1.90>
ST_158 : Operation 920 [1/2] (0.99ns)   --->   "%tmp_49 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_57, float %srcDatas_r_load_57, [256 x i32]* %configReg, i5 12)" [pynq_dsp_hls.cpp:229]   --->   Operation 920 'call' 'tmp_49' <Predicate = (trunc_ln226_12 == 1)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_158 : Operation 921 [1/1] (0.00ns)   --->   "%dstDatas_12_l_1 = extractvalue { float, float } %tmp_49, 0" [pynq_dsp_hls.cpp:229]   --->   Operation 921 'extractvalue' 'dstDatas_12_l_1' <Predicate = (trunc_ln226_12 == 1)> <Delay = 0.00>
ST_158 : Operation 922 [1/1] (0.00ns)   --->   "%dstDatas_12_r_1 = extractvalue { float, float } %tmp_49, 1" [pynq_dsp_hls.cpp:229]   --->   Operation 922 'extractvalue' 'dstDatas_12_r_1' <Predicate = (trunc_ln226_12 == 1)> <Delay = 0.00>
ST_158 : Operation 923 [1/1] (1.90ns)   --->   "br label %72" [pynq_dsp_hls.cpp:230]   --->   Operation 923 'br' <Predicate = (trunc_ln226_12 == 1)> <Delay = 1.90>

State 159 <SV = 100> <Delay = 6.78>
ST_159 : Operation 924 [1/2] (2.32ns)   --->   "%srcDatas_l_load_59 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 12), align 16" [pynq_dsp_hls.cpp:235]   --->   Operation 924 'load' 'srcDatas_l_load_59' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_159 : Operation 925 [1/2] (2.32ns)   --->   "%srcDatas_r_load_59 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 12), align 16" [pynq_dsp_hls.cpp:235]   --->   Operation 925 'load' 'srcDatas_r_load_59' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_159 : Operation 926 [2/2] (4.46ns)   --->   "%tmp_51 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_59, float %srcDatas_r_load_59, [256 x i32]* %configReg, i5 12, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 926 'call' 'tmp_51' <Predicate = true> <Delay = 4.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 160 <SV = 101> <Delay = 1.90>
ST_160 : Operation 927 [1/2] (1.76ns)   --->   "%tmp_51 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_59, float %srcDatas_r_load_59, [256 x i32]* %configReg, i5 12, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 927 'call' 'tmp_51' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_160 : Operation 928 [1/1] (0.00ns)   --->   "%dstDatas_12_l_3 = extractvalue { float, float } %tmp_51, 0" [pynq_dsp_hls.cpp:235]   --->   Operation 928 'extractvalue' 'dstDatas_12_l_3' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 929 [1/1] (0.00ns)   --->   "%dstDatas_12_r_3 = extractvalue { float, float } %tmp_51, 1" [pynq_dsp_hls.cpp:235]   --->   Operation 929 'extractvalue' 'dstDatas_12_r_3' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 930 [1/1] (1.90ns)   --->   "br label %72" [pynq_dsp_hls.cpp:236]   --->   Operation 930 'br' <Predicate = true> <Delay = 1.90>

State 161 <SV = 100> <Delay = 2.32>
ST_161 : Operation 931 [1/2] (2.32ns)   --->   "%srcDatas_l_load_58 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 12), align 16" [pynq_dsp_hls.cpp:232]   --->   Operation 931 'load' 'srcDatas_l_load_58' <Predicate = (trunc_ln226_12 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_161 : Operation 932 [1/2] (2.32ns)   --->   "%srcDatas_r_load_58 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 12), align 16" [pynq_dsp_hls.cpp:232]   --->   Operation 932 'load' 'srcDatas_r_load_58' <Predicate = (trunc_ln226_12 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_161 : Operation 933 [1/2] (2.32ns)   --->   "%srcDatas_l_load_57 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 12), align 16" [pynq_dsp_hls.cpp:229]   --->   Operation 933 'load' 'srcDatas_l_load_57' <Predicate = (trunc_ln226_12 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_161 : Operation 934 [1/2] (2.32ns)   --->   "%srcDatas_r_load_57 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 12), align 16" [pynq_dsp_hls.cpp:229]   --->   Operation 934 'load' 'srcDatas_r_load_57' <Predicate = (trunc_ln226_12 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 162 <SV = 101> <Delay = 7.00>
ST_162 : Operation 935 [2/2] (7.00ns)   --->   "%tmp_50 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_58, float %srcDatas_r_load_58, [256 x i32]* %configReg, i5 12)" [pynq_dsp_hls.cpp:232]   --->   Operation 935 'call' 'tmp_50' <Predicate = (trunc_ln226_12 == 2)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_162 : Operation 936 [2/2] (7.00ns)   --->   "%tmp_49 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_57, float %srcDatas_r_load_57, [256 x i32]* %configReg, i5 12)" [pynq_dsp_hls.cpp:229]   --->   Operation 936 'call' 'tmp_49' <Predicate = (trunc_ln226_12 == 1)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 163 <SV = 100> <Delay = 2.32>
ST_163 : Operation 937 [1/2] (2.32ns)   --->   "%dstDatas_12_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 12), align 16" [pynq_dsp_hls.cpp:242]   --->   Operation 937 'load' 'dstDatas_12_l' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_163 : Operation 938 [1/2] (2.32ns)   --->   "%dstDatas_12_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 12), align 16" [pynq_dsp_hls.cpp:243]   --->   Operation 938 'load' 'dstDatas_12_r' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_163 : Operation 939 [1/1] (1.90ns)   --->   "br label %72" [pynq_dsp_hls.cpp:244]   --->   Operation 939 'br' <Predicate = true> <Delay = 1.90>

State 164 <SV = 103> <Delay = 2.26>
ST_164 : Operation 940 [1/1] (0.00ns)   --->   "%dstDatas_r_12_0 = phi float [ %dstDatas_12_r, %77 ], [ %dstDatas_12_r_4, %76 ], [ %dstDatas_12_r_3, %75 ], [ %dstDatas_12_r_2, %74 ], [ %dstDatas_12_r_1, %73 ]"   --->   Operation 940 'phi' 'dstDatas_r_12_0' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 941 [1/1] (0.00ns)   --->   "%dstDatas_l_12_0 = phi float [ %dstDatas_12_l, %77 ], [ %dstDatas_12_l_4, %76 ], [ %dstDatas_12_l_3, %75 ], [ %dstDatas_12_l_2, %74 ], [ %dstDatas_12_l_1, %73 ]"   --->   Operation 941 'phi' 'dstDatas_l_12_0' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 942 [2/2] (2.26ns)   --->   "%configReg_load_13 = load i32* %configReg_addr_13, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 942 'load' 'configReg_load_13' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

State 165 <SV = 104> <Delay = 3.56>
ST_165 : Operation 943 [1/2] (2.26ns)   --->   "%configReg_load_13 = load i32* %configReg_addr_13, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 943 'load' 'configReg_load_13' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_165 : Operation 944 [1/1] (0.00ns)   --->   "%trunc_ln226_13 = trunc i32 %configReg_load_13 to i3" [pynq_dsp_hls.cpp:226]   --->   Operation 944 'trunc' 'trunc_ln226_13' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 945 [1/1] (1.30ns)   --->   "switch i3 %trunc_ln226_13, label %83 [
    i3 1, label %79
    i3 2, label %80
    i3 3, label %81
    i3 -4, label %82
  ]" [pynq_dsp_hls.cpp:227]   --->   Operation 945 'switch' <Predicate = true> <Delay = 1.30>
ST_165 : Operation 946 [2/2] (2.32ns)   --->   "%srcDatas_l_load_65 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 13), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 946 'load' 'srcDatas_l_load_65' <Predicate = (trunc_ln226_13 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_165 : Operation 947 [2/2] (2.32ns)   --->   "%srcDatas_r_load_65 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 13), align 4" [pynq_dsp_hls.cpp:238]   --->   Operation 947 'load' 'srcDatas_r_load_65' <Predicate = (trunc_ln226_13 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_165 : Operation 948 [2/2] (2.32ns)   --->   "%srcDatas_l_load_64 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 13), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 948 'load' 'srcDatas_l_load_64' <Predicate = (trunc_ln226_13 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_165 : Operation 949 [2/2] (2.32ns)   --->   "%srcDatas_r_load_64 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 13), align 4" [pynq_dsp_hls.cpp:235]   --->   Operation 949 'load' 'srcDatas_r_load_64' <Predicate = (trunc_ln226_13 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_165 : Operation 950 [2/2] (2.32ns)   --->   "%srcDatas_l_load_63 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 13), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 950 'load' 'srcDatas_l_load_63' <Predicate = (trunc_ln226_13 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_165 : Operation 951 [2/2] (2.32ns)   --->   "%srcDatas_r_load_63 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 13), align 4" [pynq_dsp_hls.cpp:232]   --->   Operation 951 'load' 'srcDatas_r_load_63' <Predicate = (trunc_ln226_13 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_165 : Operation 952 [2/2] (2.32ns)   --->   "%srcDatas_l_load_62 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 13), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 952 'load' 'srcDatas_l_load_62' <Predicate = (trunc_ln226_13 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_165 : Operation 953 [2/2] (2.32ns)   --->   "%srcDatas_r_load_62 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 13), align 4" [pynq_dsp_hls.cpp:229]   --->   Operation 953 'load' 'srcDatas_r_load_62' <Predicate = (trunc_ln226_13 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_165 : Operation 954 [2/2] (2.32ns)   --->   "%dstDatas_13_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 13), align 8" [pynq_dsp_hls.cpp:242]   --->   Operation 954 'load' 'dstDatas_13_l' <Predicate = (trunc_ln226_13 != 1 & trunc_ln226_13 != 2 & trunc_ln226_13 != 3 & trunc_ln226_13 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_165 : Operation 955 [2/2] (2.32ns)   --->   "%dstDatas_13_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 13), align 4" [pynq_dsp_hls.cpp:243]   --->   Operation 955 'load' 'dstDatas_13_r' <Predicate = (trunc_ln226_13 != 1 & trunc_ln226_13 != 2 & trunc_ln226_13 != 3 & trunc_ln226_13 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 166 <SV = 105> <Delay = 2.32>
ST_166 : Operation 956 [1/2] (2.32ns)   --->   "%srcDatas_l_load_65 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 13), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 956 'load' 'srcDatas_l_load_65' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_166 : Operation 957 [1/2] (2.32ns)   --->   "%srcDatas_r_load_65 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 13), align 4" [pynq_dsp_hls.cpp:238]   --->   Operation 957 'load' 'srcDatas_r_load_65' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 167 <SV = 106> <Delay = 7.00>
ST_167 : Operation 958 [2/2] (7.00ns)   --->   "%tmp_56 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_65, float %srcDatas_r_load_65, [256 x i32]* %configReg, i5 13)" [pynq_dsp_hls.cpp:238]   --->   Operation 958 'call' 'tmp_56' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 168 <SV = 107> <Delay = 1.90>
ST_168 : Operation 959 [1/2] (0.00ns)   --->   "%tmp_56 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_65, float %srcDatas_r_load_65, [256 x i32]* %configReg, i5 13)" [pynq_dsp_hls.cpp:238]   --->   Operation 959 'call' 'tmp_56' <Predicate = (trunc_ln226_13 == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_168 : Operation 960 [1/1] (0.00ns)   --->   "%dstDatas_13_l_4 = extractvalue { float, float } %tmp_56, 0" [pynq_dsp_hls.cpp:238]   --->   Operation 960 'extractvalue' 'dstDatas_13_l_4' <Predicate = (trunc_ln226_13 == 4)> <Delay = 0.00>
ST_168 : Operation 961 [1/1] (0.00ns)   --->   "%dstDatas_13_r_4 = extractvalue { float, float } %tmp_56, 1" [pynq_dsp_hls.cpp:238]   --->   Operation 961 'extractvalue' 'dstDatas_13_r_4' <Predicate = (trunc_ln226_13 == 4)> <Delay = 0.00>
ST_168 : Operation 962 [1/1] (1.90ns)   --->   "br label %78" [pynq_dsp_hls.cpp:239]   --->   Operation 962 'br' <Predicate = (trunc_ln226_13 == 4)> <Delay = 1.90>
ST_168 : Operation 963 [1/2] (1.69ns)   --->   "%tmp_54 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_63, float %srcDatas_r_load_63, [256 x i32]* %configReg, i5 13)" [pynq_dsp_hls.cpp:232]   --->   Operation 963 'call' 'tmp_54' <Predicate = (trunc_ln226_13 == 2)> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_168 : Operation 964 [1/1] (0.00ns)   --->   "%dstDatas_13_l_2 = extractvalue { float, float } %tmp_54, 0" [pynq_dsp_hls.cpp:232]   --->   Operation 964 'extractvalue' 'dstDatas_13_l_2' <Predicate = (trunc_ln226_13 == 2)> <Delay = 0.00>
ST_168 : Operation 965 [1/1] (0.00ns)   --->   "%dstDatas_13_r_2 = extractvalue { float, float } %tmp_54, 1" [pynq_dsp_hls.cpp:232]   --->   Operation 965 'extractvalue' 'dstDatas_13_r_2' <Predicate = (trunc_ln226_13 == 2)> <Delay = 0.00>
ST_168 : Operation 966 [1/1] (1.90ns)   --->   "br label %78" [pynq_dsp_hls.cpp:233]   --->   Operation 966 'br' <Predicate = (trunc_ln226_13 == 2)> <Delay = 1.90>
ST_168 : Operation 967 [1/2] (0.99ns)   --->   "%tmp_53 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_62, float %srcDatas_r_load_62, [256 x i32]* %configReg, i5 13)" [pynq_dsp_hls.cpp:229]   --->   Operation 967 'call' 'tmp_53' <Predicate = (trunc_ln226_13 == 1)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_168 : Operation 968 [1/1] (0.00ns)   --->   "%dstDatas_13_l_1 = extractvalue { float, float } %tmp_53, 0" [pynq_dsp_hls.cpp:229]   --->   Operation 968 'extractvalue' 'dstDatas_13_l_1' <Predicate = (trunc_ln226_13 == 1)> <Delay = 0.00>
ST_168 : Operation 969 [1/1] (0.00ns)   --->   "%dstDatas_13_r_1 = extractvalue { float, float } %tmp_53, 1" [pynq_dsp_hls.cpp:229]   --->   Operation 969 'extractvalue' 'dstDatas_13_r_1' <Predicate = (trunc_ln226_13 == 1)> <Delay = 0.00>
ST_168 : Operation 970 [1/1] (1.90ns)   --->   "br label %78" [pynq_dsp_hls.cpp:230]   --->   Operation 970 'br' <Predicate = (trunc_ln226_13 == 1)> <Delay = 1.90>

State 169 <SV = 105> <Delay = 6.78>
ST_169 : Operation 971 [1/2] (2.32ns)   --->   "%srcDatas_l_load_64 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 13), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 971 'load' 'srcDatas_l_load_64' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_169 : Operation 972 [1/2] (2.32ns)   --->   "%srcDatas_r_load_64 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 13), align 4" [pynq_dsp_hls.cpp:235]   --->   Operation 972 'load' 'srcDatas_r_load_64' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_169 : Operation 973 [2/2] (4.46ns)   --->   "%tmp_55 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_64, float %srcDatas_r_load_64, [256 x i32]* %configReg, i5 13, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 973 'call' 'tmp_55' <Predicate = true> <Delay = 4.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 170 <SV = 106> <Delay = 1.90>
ST_170 : Operation 974 [1/2] (1.76ns)   --->   "%tmp_55 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_64, float %srcDatas_r_load_64, [256 x i32]* %configReg, i5 13, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 974 'call' 'tmp_55' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_170 : Operation 975 [1/1] (0.00ns)   --->   "%dstDatas_13_l_3 = extractvalue { float, float } %tmp_55, 0" [pynq_dsp_hls.cpp:235]   --->   Operation 975 'extractvalue' 'dstDatas_13_l_3' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 976 [1/1] (0.00ns)   --->   "%dstDatas_13_r_3 = extractvalue { float, float } %tmp_55, 1" [pynq_dsp_hls.cpp:235]   --->   Operation 976 'extractvalue' 'dstDatas_13_r_3' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 977 [1/1] (1.90ns)   --->   "br label %78" [pynq_dsp_hls.cpp:236]   --->   Operation 977 'br' <Predicate = true> <Delay = 1.90>

State 171 <SV = 105> <Delay = 2.32>
ST_171 : Operation 978 [1/2] (2.32ns)   --->   "%srcDatas_l_load_63 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 13), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 978 'load' 'srcDatas_l_load_63' <Predicate = (trunc_ln226_13 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_171 : Operation 979 [1/2] (2.32ns)   --->   "%srcDatas_r_load_63 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 13), align 4" [pynq_dsp_hls.cpp:232]   --->   Operation 979 'load' 'srcDatas_r_load_63' <Predicate = (trunc_ln226_13 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_171 : Operation 980 [1/2] (2.32ns)   --->   "%srcDatas_l_load_62 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 13), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 980 'load' 'srcDatas_l_load_62' <Predicate = (trunc_ln226_13 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_171 : Operation 981 [1/2] (2.32ns)   --->   "%srcDatas_r_load_62 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 13), align 4" [pynq_dsp_hls.cpp:229]   --->   Operation 981 'load' 'srcDatas_r_load_62' <Predicate = (trunc_ln226_13 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 172 <SV = 106> <Delay = 7.00>
ST_172 : Operation 982 [2/2] (7.00ns)   --->   "%tmp_54 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_63, float %srcDatas_r_load_63, [256 x i32]* %configReg, i5 13)" [pynq_dsp_hls.cpp:232]   --->   Operation 982 'call' 'tmp_54' <Predicate = (trunc_ln226_13 == 2)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_172 : Operation 983 [2/2] (7.00ns)   --->   "%tmp_53 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_62, float %srcDatas_r_load_62, [256 x i32]* %configReg, i5 13)" [pynq_dsp_hls.cpp:229]   --->   Operation 983 'call' 'tmp_53' <Predicate = (trunc_ln226_13 == 1)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 173 <SV = 105> <Delay = 2.32>
ST_173 : Operation 984 [1/2] (2.32ns)   --->   "%dstDatas_13_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 13), align 8" [pynq_dsp_hls.cpp:242]   --->   Operation 984 'load' 'dstDatas_13_l' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_173 : Operation 985 [1/2] (2.32ns)   --->   "%dstDatas_13_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 13), align 4" [pynq_dsp_hls.cpp:243]   --->   Operation 985 'load' 'dstDatas_13_r' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_173 : Operation 986 [1/1] (1.90ns)   --->   "br label %78" [pynq_dsp_hls.cpp:244]   --->   Operation 986 'br' <Predicate = true> <Delay = 1.90>

State 174 <SV = 108> <Delay = 2.26>
ST_174 : Operation 987 [1/1] (0.00ns)   --->   "%dstDatas_r_13_0 = phi float [ %dstDatas_13_r, %83 ], [ %dstDatas_13_r_4, %82 ], [ %dstDatas_13_r_3, %81 ], [ %dstDatas_13_r_2, %80 ], [ %dstDatas_13_r_1, %79 ]"   --->   Operation 987 'phi' 'dstDatas_r_13_0' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 988 [1/1] (0.00ns)   --->   "%dstDatas_l_13_0 = phi float [ %dstDatas_13_l, %83 ], [ %dstDatas_13_l_4, %82 ], [ %dstDatas_13_l_3, %81 ], [ %dstDatas_13_l_2, %80 ], [ %dstDatas_13_l_1, %79 ]"   --->   Operation 988 'phi' 'dstDatas_l_13_0' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 989 [2/2] (2.26ns)   --->   "%configReg_load_14 = load i32* %configReg_addr_14, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 989 'load' 'configReg_load_14' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

State 175 <SV = 109> <Delay = 3.56>
ST_175 : Operation 990 [1/2] (2.26ns)   --->   "%configReg_load_14 = load i32* %configReg_addr_14, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 990 'load' 'configReg_load_14' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_175 : Operation 991 [1/1] (0.00ns)   --->   "%trunc_ln226_14 = trunc i32 %configReg_load_14 to i3" [pynq_dsp_hls.cpp:226]   --->   Operation 991 'trunc' 'trunc_ln226_14' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 992 [1/1] (1.30ns)   --->   "switch i3 %trunc_ln226_14, label %89 [
    i3 1, label %85
    i3 2, label %86
    i3 3, label %87
    i3 -4, label %88
  ]" [pynq_dsp_hls.cpp:227]   --->   Operation 992 'switch' <Predicate = true> <Delay = 1.30>
ST_175 : Operation 993 [2/2] (2.32ns)   --->   "%srcDatas_l_load_69 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 14), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 993 'load' 'srcDatas_l_load_69' <Predicate = (trunc_ln226_14 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_175 : Operation 994 [2/2] (2.32ns)   --->   "%srcDatas_r_load_69 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 14), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 994 'load' 'srcDatas_r_load_69' <Predicate = (trunc_ln226_14 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_175 : Operation 995 [2/2] (2.32ns)   --->   "%srcDatas_l_load_68 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 14), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 995 'load' 'srcDatas_l_load_68' <Predicate = (trunc_ln226_14 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_175 : Operation 996 [2/2] (2.32ns)   --->   "%srcDatas_r_load_68 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 14), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 996 'load' 'srcDatas_r_load_68' <Predicate = (trunc_ln226_14 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_175 : Operation 997 [2/2] (2.32ns)   --->   "%srcDatas_l_load_67 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 14), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 997 'load' 'srcDatas_l_load_67' <Predicate = (trunc_ln226_14 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_175 : Operation 998 [2/2] (2.32ns)   --->   "%srcDatas_r_load_67 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 14), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 998 'load' 'srcDatas_r_load_67' <Predicate = (trunc_ln226_14 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_175 : Operation 999 [2/2] (2.32ns)   --->   "%srcDatas_l_load_66 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 14), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 999 'load' 'srcDatas_l_load_66' <Predicate = (trunc_ln226_14 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_175 : Operation 1000 [2/2] (2.32ns)   --->   "%srcDatas_r_load_66 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 14), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 1000 'load' 'srcDatas_r_load_66' <Predicate = (trunc_ln226_14 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_175 : Operation 1001 [2/2] (2.32ns)   --->   "%dstDatas_14_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 14), align 8" [pynq_dsp_hls.cpp:242]   --->   Operation 1001 'load' 'dstDatas_14_l' <Predicate = (trunc_ln226_14 != 1 & trunc_ln226_14 != 2 & trunc_ln226_14 != 3 & trunc_ln226_14 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_175 : Operation 1002 [2/2] (2.32ns)   --->   "%dstDatas_14_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 14), align 8" [pynq_dsp_hls.cpp:243]   --->   Operation 1002 'load' 'dstDatas_14_r' <Predicate = (trunc_ln226_14 != 1 & trunc_ln226_14 != 2 & trunc_ln226_14 != 3 & trunc_ln226_14 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 176 <SV = 110> <Delay = 2.32>
ST_176 : Operation 1003 [1/2] (2.32ns)   --->   "%srcDatas_l_load_69 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 14), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 1003 'load' 'srcDatas_l_load_69' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_176 : Operation 1004 [1/2] (2.32ns)   --->   "%srcDatas_r_load_69 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 14), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 1004 'load' 'srcDatas_r_load_69' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 177 <SV = 111> <Delay = 7.00>
ST_177 : Operation 1005 [2/2] (7.00ns)   --->   "%tmp_60 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_69, float %srcDatas_r_load_69, [256 x i32]* %configReg, i5 14)" [pynq_dsp_hls.cpp:238]   --->   Operation 1005 'call' 'tmp_60' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 178 <SV = 112> <Delay = 1.90>
ST_178 : Operation 1006 [1/2] (0.00ns)   --->   "%tmp_60 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_69, float %srcDatas_r_load_69, [256 x i32]* %configReg, i5 14)" [pynq_dsp_hls.cpp:238]   --->   Operation 1006 'call' 'tmp_60' <Predicate = (trunc_ln226_14 == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_178 : Operation 1007 [1/1] (0.00ns)   --->   "%dstDatas_14_l_4 = extractvalue { float, float } %tmp_60, 0" [pynq_dsp_hls.cpp:238]   --->   Operation 1007 'extractvalue' 'dstDatas_14_l_4' <Predicate = (trunc_ln226_14 == 4)> <Delay = 0.00>
ST_178 : Operation 1008 [1/1] (0.00ns)   --->   "%dstDatas_14_r_4 = extractvalue { float, float } %tmp_60, 1" [pynq_dsp_hls.cpp:238]   --->   Operation 1008 'extractvalue' 'dstDatas_14_r_4' <Predicate = (trunc_ln226_14 == 4)> <Delay = 0.00>
ST_178 : Operation 1009 [1/1] (1.90ns)   --->   "br label %84" [pynq_dsp_hls.cpp:239]   --->   Operation 1009 'br' <Predicate = (trunc_ln226_14 == 4)> <Delay = 1.90>
ST_178 : Operation 1010 [1/2] (1.69ns)   --->   "%tmp_58 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_67, float %srcDatas_r_load_67, [256 x i32]* %configReg, i5 14)" [pynq_dsp_hls.cpp:232]   --->   Operation 1010 'call' 'tmp_58' <Predicate = (trunc_ln226_14 == 2)> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_178 : Operation 1011 [1/1] (0.00ns)   --->   "%dstDatas_14_l_2 = extractvalue { float, float } %tmp_58, 0" [pynq_dsp_hls.cpp:232]   --->   Operation 1011 'extractvalue' 'dstDatas_14_l_2' <Predicate = (trunc_ln226_14 == 2)> <Delay = 0.00>
ST_178 : Operation 1012 [1/1] (0.00ns)   --->   "%dstDatas_14_r_2 = extractvalue { float, float } %tmp_58, 1" [pynq_dsp_hls.cpp:232]   --->   Operation 1012 'extractvalue' 'dstDatas_14_r_2' <Predicate = (trunc_ln226_14 == 2)> <Delay = 0.00>
ST_178 : Operation 1013 [1/1] (1.90ns)   --->   "br label %84" [pynq_dsp_hls.cpp:233]   --->   Operation 1013 'br' <Predicate = (trunc_ln226_14 == 2)> <Delay = 1.90>
ST_178 : Operation 1014 [1/2] (0.99ns)   --->   "%tmp_57 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_66, float %srcDatas_r_load_66, [256 x i32]* %configReg, i5 14)" [pynq_dsp_hls.cpp:229]   --->   Operation 1014 'call' 'tmp_57' <Predicate = (trunc_ln226_14 == 1)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_178 : Operation 1015 [1/1] (0.00ns)   --->   "%dstDatas_14_l_1 = extractvalue { float, float } %tmp_57, 0" [pynq_dsp_hls.cpp:229]   --->   Operation 1015 'extractvalue' 'dstDatas_14_l_1' <Predicate = (trunc_ln226_14 == 1)> <Delay = 0.00>
ST_178 : Operation 1016 [1/1] (0.00ns)   --->   "%dstDatas_14_r_1 = extractvalue { float, float } %tmp_57, 1" [pynq_dsp_hls.cpp:229]   --->   Operation 1016 'extractvalue' 'dstDatas_14_r_1' <Predicate = (trunc_ln226_14 == 1)> <Delay = 0.00>
ST_178 : Operation 1017 [1/1] (1.90ns)   --->   "br label %84" [pynq_dsp_hls.cpp:230]   --->   Operation 1017 'br' <Predicate = (trunc_ln226_14 == 1)> <Delay = 1.90>

State 179 <SV = 110> <Delay = 6.78>
ST_179 : Operation 1018 [1/2] (2.32ns)   --->   "%srcDatas_l_load_68 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 14), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 1018 'load' 'srcDatas_l_load_68' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_179 : Operation 1019 [1/2] (2.32ns)   --->   "%srcDatas_r_load_68 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 14), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 1019 'load' 'srcDatas_r_load_68' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_179 : Operation 1020 [2/2] (4.46ns)   --->   "%tmp_59 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_68, float %srcDatas_r_load_68, [256 x i32]* %configReg, i5 14, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 1020 'call' 'tmp_59' <Predicate = true> <Delay = 4.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 180 <SV = 111> <Delay = 1.90>
ST_180 : Operation 1021 [1/2] (1.76ns)   --->   "%tmp_59 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_68, float %srcDatas_r_load_68, [256 x i32]* %configReg, i5 14, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 1021 'call' 'tmp_59' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_180 : Operation 1022 [1/1] (0.00ns)   --->   "%dstDatas_14_l_3 = extractvalue { float, float } %tmp_59, 0" [pynq_dsp_hls.cpp:235]   --->   Operation 1022 'extractvalue' 'dstDatas_14_l_3' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 1023 [1/1] (0.00ns)   --->   "%dstDatas_14_r_3 = extractvalue { float, float } %tmp_59, 1" [pynq_dsp_hls.cpp:235]   --->   Operation 1023 'extractvalue' 'dstDatas_14_r_3' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 1024 [1/1] (1.90ns)   --->   "br label %84" [pynq_dsp_hls.cpp:236]   --->   Operation 1024 'br' <Predicate = true> <Delay = 1.90>

State 181 <SV = 110> <Delay = 2.32>
ST_181 : Operation 1025 [1/2] (2.32ns)   --->   "%srcDatas_l_load_67 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 14), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 1025 'load' 'srcDatas_l_load_67' <Predicate = (trunc_ln226_14 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_181 : Operation 1026 [1/2] (2.32ns)   --->   "%srcDatas_r_load_67 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 14), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 1026 'load' 'srcDatas_r_load_67' <Predicate = (trunc_ln226_14 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_181 : Operation 1027 [1/2] (2.32ns)   --->   "%srcDatas_l_load_66 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 14), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 1027 'load' 'srcDatas_l_load_66' <Predicate = (trunc_ln226_14 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_181 : Operation 1028 [1/2] (2.32ns)   --->   "%srcDatas_r_load_66 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 14), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 1028 'load' 'srcDatas_r_load_66' <Predicate = (trunc_ln226_14 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 182 <SV = 111> <Delay = 7.00>
ST_182 : Operation 1029 [2/2] (7.00ns)   --->   "%tmp_58 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_67, float %srcDatas_r_load_67, [256 x i32]* %configReg, i5 14)" [pynq_dsp_hls.cpp:232]   --->   Operation 1029 'call' 'tmp_58' <Predicate = (trunc_ln226_14 == 2)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_182 : Operation 1030 [2/2] (7.00ns)   --->   "%tmp_57 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_66, float %srcDatas_r_load_66, [256 x i32]* %configReg, i5 14)" [pynq_dsp_hls.cpp:229]   --->   Operation 1030 'call' 'tmp_57' <Predicate = (trunc_ln226_14 == 1)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 183 <SV = 110> <Delay = 2.32>
ST_183 : Operation 1031 [1/2] (2.32ns)   --->   "%dstDatas_14_l = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 14), align 8" [pynq_dsp_hls.cpp:242]   --->   Operation 1031 'load' 'dstDatas_14_l' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_183 : Operation 1032 [1/2] (2.32ns)   --->   "%dstDatas_14_r = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 14), align 8" [pynq_dsp_hls.cpp:243]   --->   Operation 1032 'load' 'dstDatas_14_r' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_183 : Operation 1033 [1/1] (1.90ns)   --->   "br label %84" [pynq_dsp_hls.cpp:244]   --->   Operation 1033 'br' <Predicate = true> <Delay = 1.90>

State 184 <SV = 113> <Delay = 2.26>
ST_184 : Operation 1034 [1/1] (0.00ns)   --->   "%dstDatas_r_14_0 = phi float [ %dstDatas_14_r, %89 ], [ %dstDatas_14_r_4, %88 ], [ %dstDatas_14_r_3, %87 ], [ %dstDatas_14_r_2, %86 ], [ %dstDatas_14_r_1, %85 ]"   --->   Operation 1034 'phi' 'dstDatas_r_14_0' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1035 [1/1] (0.00ns)   --->   "%dstDatas_l_14_0 = phi float [ %dstDatas_14_l, %89 ], [ %dstDatas_14_l_4, %88 ], [ %dstDatas_14_l_3, %87 ], [ %dstDatas_14_l_2, %86 ], [ %dstDatas_14_l_1, %85 ]"   --->   Operation 1035 'phi' 'dstDatas_l_14_0' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 1036 [2/2] (2.26ns)   --->   "%configReg_load_15 = load i32* %configReg_addr_15, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 1036 'load' 'configReg_load_15' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

State 185 <SV = 114> <Delay = 3.56>
ST_185 : Operation 1037 [1/2] (2.26ns)   --->   "%configReg_load_15 = load i32* %configReg_addr_15, align 4" [pynq_dsp_hls.cpp:226]   --->   Operation 1037 'load' 'configReg_load_15' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_185 : Operation 1038 [1/1] (0.00ns)   --->   "%trunc_ln226_15 = trunc i32 %configReg_load_15 to i3" [pynq_dsp_hls.cpp:226]   --->   Operation 1038 'trunc' 'trunc_ln226_15' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1039 [1/1] (1.30ns)   --->   "switch i3 %trunc_ln226_15, label %94 [
    i3 1, label %90
    i3 2, label %91
    i3 3, label %92
    i3 -4, label %93
  ]" [pynq_dsp_hls.cpp:227]   --->   Operation 1039 'switch' <Predicate = true> <Delay = 1.30>
ST_185 : Operation 1040 [2/2] (2.32ns)   --->   "%srcDatas_l_load_73 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 15), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 1040 'load' 'srcDatas_l_load_73' <Predicate = (trunc_ln226_15 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_185 : Operation 1041 [2/2] (2.32ns)   --->   "%srcDatas_r_load_73 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 15), align 4" [pynq_dsp_hls.cpp:238]   --->   Operation 1041 'load' 'srcDatas_r_load_73' <Predicate = (trunc_ln226_15 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_185 : Operation 1042 [2/2] (2.32ns)   --->   "%srcDatas_l_load_72 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 15), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 1042 'load' 'srcDatas_l_load_72' <Predicate = (trunc_ln226_15 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_185 : Operation 1043 [2/2] (2.32ns)   --->   "%srcDatas_r_load_72 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 15), align 4" [pynq_dsp_hls.cpp:235]   --->   Operation 1043 'load' 'srcDatas_r_load_72' <Predicate = (trunc_ln226_15 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_185 : Operation 1044 [2/2] (2.32ns)   --->   "%srcDatas_l_load_71 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 15), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 1044 'load' 'srcDatas_l_load_71' <Predicate = (trunc_ln226_15 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_185 : Operation 1045 [2/2] (2.32ns)   --->   "%srcDatas_r_load_71 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 15), align 4" [pynq_dsp_hls.cpp:232]   --->   Operation 1045 'load' 'srcDatas_r_load_71' <Predicate = (trunc_ln226_15 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_185 : Operation 1046 [2/2] (2.32ns)   --->   "%srcDatas_l_load_70 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 15), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 1046 'load' 'srcDatas_l_load_70' <Predicate = (trunc_ln226_15 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_185 : Operation 1047 [2/2] (2.32ns)   --->   "%srcDatas_r_load_70 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 15), align 4" [pynq_dsp_hls.cpp:229]   --->   Operation 1047 'load' 'srcDatas_r_load_70' <Predicate = (trunc_ln226_15 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_185 : Operation 1048 [2/2] (2.32ns)   --->   "%srcDatas_l_load_15 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 15), align 8" [pynq_dsp_hls.cpp:242]   --->   Operation 1048 'load' 'srcDatas_l_load_15' <Predicate = (trunc_ln226_15 != 1 & trunc_ln226_15 != 2 & trunc_ln226_15 != 3 & trunc_ln226_15 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_185 : Operation 1049 [2/2] (2.32ns)   --->   "%srcDatas_r_load_15 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 15), align 4" [pynq_dsp_hls.cpp:243]   --->   Operation 1049 'load' 'srcDatas_r_load_15' <Predicate = (trunc_ln226_15 != 1 & trunc_ln226_15 != 2 & trunc_ln226_15 != 3 & trunc_ln226_15 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 186 <SV = 115> <Delay = 2.32>
ST_186 : Operation 1050 [1/2] (2.32ns)   --->   "%srcDatas_l_load_73 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 15), align 8" [pynq_dsp_hls.cpp:238]   --->   Operation 1050 'load' 'srcDatas_l_load_73' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_186 : Operation 1051 [1/2] (2.32ns)   --->   "%srcDatas_r_load_73 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 15), align 4" [pynq_dsp_hls.cpp:238]   --->   Operation 1051 'load' 'srcDatas_r_load_73' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 187 <SV = 116> <Delay = 7.00>
ST_187 : Operation 1052 [2/2] (7.00ns)   --->   "%tmp_64 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_73, float %srcDatas_r_load_73, [256 x i32]* %configReg, i5 15)" [pynq_dsp_hls.cpp:238]   --->   Operation 1052 'call' 'tmp_64' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 188 <SV = 117> <Delay = 2.32>
ST_188 : Operation 1053 [1/2] (0.00ns)   --->   "%tmp_64 = call fastcc { float, float } @effect_iir(float %srcDatas_l_load_73, float %srcDatas_r_load_73, [256 x i32]* %configReg, i5 15)" [pynq_dsp_hls.cpp:238]   --->   Operation 1053 'call' 'tmp_64' <Predicate = (trunc_ln226_15 == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_188 : Operation 1054 [1/1] (0.00ns)   --->   "%p_011_0_s = extractvalue { float, float } %tmp_64, 0" [pynq_dsp_hls.cpp:238]   --->   Operation 1054 'extractvalue' 'p_011_0_s' <Predicate = (trunc_ln226_15 == 4)> <Delay = 0.00>
ST_188 : Operation 1055 [1/1] (0.00ns)   --->   "%p_112_0_s = extractvalue { float, float } %tmp_64, 1" [pynq_dsp_hls.cpp:238]   --->   Operation 1055 'extractvalue' 'p_112_0_s' <Predicate = (trunc_ln226_15 == 4)> <Delay = 0.00>
ST_188 : Operation 1056 [1/1] (1.90ns)   --->   "br label %_ifconv" [pynq_dsp_hls.cpp:239]   --->   Operation 1056 'br' <Predicate = (trunc_ln226_15 == 4)> <Delay = 1.90>
ST_188 : Operation 1057 [1/2] (1.69ns)   --->   "%tmp_62 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_71, float %srcDatas_r_load_71, [256 x i32]* %configReg, i5 15)" [pynq_dsp_hls.cpp:232]   --->   Operation 1057 'call' 'tmp_62' <Predicate = (trunc_ln226_15 == 2)> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_188 : Operation 1058 [1/1] (0.00ns)   --->   "%p_03_0_s = extractvalue { float, float } %tmp_62, 0" [pynq_dsp_hls.cpp:232]   --->   Operation 1058 'extractvalue' 'p_03_0_s' <Predicate = (trunc_ln226_15 == 2)> <Delay = 0.00>
ST_188 : Operation 1059 [1/1] (0.00ns)   --->   "%p_14_0_s = extractvalue { float, float } %tmp_62, 1" [pynq_dsp_hls.cpp:232]   --->   Operation 1059 'extractvalue' 'p_14_0_s' <Predicate = (trunc_ln226_15 == 2)> <Delay = 0.00>
ST_188 : Operation 1060 [1/1] (1.90ns)   --->   "br label %_ifconv" [pynq_dsp_hls.cpp:233]   --->   Operation 1060 'br' <Predicate = (trunc_ln226_15 == 2)> <Delay = 1.90>
ST_188 : Operation 1061 [1/2] (0.99ns)   --->   "%tmp_61 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_70, float %srcDatas_r_load_70, [256 x i32]* %configReg, i5 15)" [pynq_dsp_hls.cpp:229]   --->   Operation 1061 'call' 'tmp_61' <Predicate = (trunc_ln226_15 == 1)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_188 : Operation 1062 [1/1] (0.00ns)   --->   "%p_0_0_s = extractvalue { float, float } %tmp_61, 0" [pynq_dsp_hls.cpp:229]   --->   Operation 1062 'extractvalue' 'p_0_0_s' <Predicate = (trunc_ln226_15 == 1)> <Delay = 0.00>
ST_188 : Operation 1063 [1/1] (0.00ns)   --->   "%p_1_0_s = extractvalue { float, float } %tmp_61, 1" [pynq_dsp_hls.cpp:229]   --->   Operation 1063 'extractvalue' 'p_1_0_s' <Predicate = (trunc_ln226_15 == 1)> <Delay = 0.00>
ST_188 : Operation 1064 [1/1] (1.90ns)   --->   "br label %_ifconv" [pynq_dsp_hls.cpp:230]   --->   Operation 1064 'br' <Predicate = (trunc_ln226_15 == 1)> <Delay = 1.90>
ST_188 : Operation 1065 [1/1] (2.32ns)   --->   "store float %dstDatas_l_0_0, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 1), align 8" [pynq_dsp_hls.cpp:259]   --->   Operation 1065 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_188 : Operation 1066 [1/1] (2.32ns)   --->   "store float %dstDatas_r_0_0, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 1), align 4" [pynq_dsp_hls.cpp:260]   --->   Operation 1066 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_188 : Operation 1067 [1/1] (2.32ns)   --->   "store float %dstDatas_l_1_0, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 2), align 8" [pynq_dsp_hls.cpp:259]   --->   Operation 1067 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_188 : Operation 1068 [1/1] (2.32ns)   --->   "store float %dstDatas_r_1_0, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 2), align 8" [pynq_dsp_hls.cpp:260]   --->   Operation 1068 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 189 <SV = 115> <Delay = 6.78>
ST_189 : Operation 1069 [1/2] (2.32ns)   --->   "%srcDatas_l_load_72 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 15), align 8" [pynq_dsp_hls.cpp:235]   --->   Operation 1069 'load' 'srcDatas_l_load_72' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_189 : Operation 1070 [1/2] (2.32ns)   --->   "%srcDatas_r_load_72 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 15), align 4" [pynq_dsp_hls.cpp:235]   --->   Operation 1070 'load' 'srcDatas_r_load_72' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_189 : Operation 1071 [2/2] (4.46ns)   --->   "%tmp_63 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_72, float %srcDatas_r_load_72, [256 x i32]* %configReg, i5 15, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 1071 'call' 'tmp_63' <Predicate = true> <Delay = 4.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 190 <SV = 116> <Delay = 1.90>
ST_190 : Operation 1072 [1/2] (1.76ns)   --->   "%tmp_63 = call fastcc { float, float } @effect_delay(float %srcDatas_l_load_72, float %srcDatas_r_load_72, [256 x i32]* %configReg, i5 15, i32* %extMemPtr_V)" [pynq_dsp_hls.cpp:235]   --->   Operation 1072 'call' 'tmp_63' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_190 : Operation 1073 [1/1] (0.00ns)   --->   "%p_07_0_s = extractvalue { float, float } %tmp_63, 0" [pynq_dsp_hls.cpp:235]   --->   Operation 1073 'extractvalue' 'p_07_0_s' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 1074 [1/1] (0.00ns)   --->   "%p_18_0_s = extractvalue { float, float } %tmp_63, 1" [pynq_dsp_hls.cpp:235]   --->   Operation 1074 'extractvalue' 'p_18_0_s' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 1075 [1/1] (1.90ns)   --->   "br label %_ifconv" [pynq_dsp_hls.cpp:236]   --->   Operation 1075 'br' <Predicate = true> <Delay = 1.90>

State 191 <SV = 115> <Delay = 2.32>
ST_191 : Operation 1076 [1/2] (2.32ns)   --->   "%srcDatas_l_load_71 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 15), align 8" [pynq_dsp_hls.cpp:232]   --->   Operation 1076 'load' 'srcDatas_l_load_71' <Predicate = (trunc_ln226_15 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_191 : Operation 1077 [1/2] (2.32ns)   --->   "%srcDatas_r_load_71 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 15), align 4" [pynq_dsp_hls.cpp:232]   --->   Operation 1077 'load' 'srcDatas_r_load_71' <Predicate = (trunc_ln226_15 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_191 : Operation 1078 [1/2] (2.32ns)   --->   "%srcDatas_l_load_70 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 15), align 8" [pynq_dsp_hls.cpp:229]   --->   Operation 1078 'load' 'srcDatas_l_load_70' <Predicate = (trunc_ln226_15 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_191 : Operation 1079 [1/2] (2.32ns)   --->   "%srcDatas_r_load_70 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 15), align 4" [pynq_dsp_hls.cpp:229]   --->   Operation 1079 'load' 'srcDatas_r_load_70' <Predicate = (trunc_ln226_15 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 192 <SV = 116> <Delay = 7.00>
ST_192 : Operation 1080 [2/2] (7.00ns)   --->   "%tmp_62 = call fastcc { float, float } @effect_compressor(float %srcDatas_l_load_71, float %srcDatas_r_load_71, [256 x i32]* %configReg, i5 15)" [pynq_dsp_hls.cpp:232]   --->   Operation 1080 'call' 'tmp_62' <Predicate = (trunc_ln226_15 == 2)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_192 : Operation 1081 [2/2] (7.00ns)   --->   "%tmp_61 = call fastcc { float, float } @effect_distortion(float %srcDatas_l_load_70, float %srcDatas_r_load_70, [256 x i32]* %configReg, i5 15)" [pynq_dsp_hls.cpp:229]   --->   Operation 1081 'call' 'tmp_61' <Predicate = (trunc_ln226_15 == 1)> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 193 <SV = 115> <Delay = 2.32>
ST_193 : Operation 1082 [1/2] (2.32ns)   --->   "%srcDatas_l_load_15 = load float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 15), align 8" [pynq_dsp_hls.cpp:242]   --->   Operation 1082 'load' 'srcDatas_l_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_193 : Operation 1083 [1/2] (2.32ns)   --->   "%srcDatas_r_load_15 = load float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 15), align 4" [pynq_dsp_hls.cpp:243]   --->   Operation 1083 'load' 'srcDatas_r_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_193 : Operation 1084 [1/1] (1.90ns)   --->   "br label %_ifconv" [pynq_dsp_hls.cpp:244]   --->   Operation 1084 'br' <Predicate = true> <Delay = 1.90>

State 194 <SV = 118> <Delay = 5.70>
ST_194 : Operation 1085 [1/1] (0.00ns)   --->   "%dstDatas_r_load = phi float [ %srcDatas_r_load_15, %94 ], [ %p_112_0_s, %93 ], [ %p_18_0_s, %92 ], [ %p_14_0_s, %91 ], [ %p_1_0_s, %90 ]" [pynq_dsp_hls.cpp:243]   --->   Operation 1085 'phi' 'dstDatas_r_load' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 1086 [1/1] (0.00ns)   --->   "%dstDatas_l_load = phi float [ %srcDatas_l_load_15, %94 ], [ %p_011_0_s, %93 ], [ %p_07_0_s, %92 ], [ %p_03_0_s, %91 ], [ %p_0_0_s, %90 ]" [pynq_dsp_hls.cpp:242]   --->   Operation 1086 'phi' 'dstDatas_l_load' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 1087 [4/4] (5.70ns)   --->   "%floatDstL = fmul float %dstDatas_l_load, 8.388607e+06" [pynq_dsp_hls.cpp:249]   --->   Operation 1087 'fmul' 'floatDstL' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1088 [1/1] (2.32ns)   --->   "store float %dstDatas_l_2_0, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 3), align 8" [pynq_dsp_hls.cpp:259]   --->   Operation 1088 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_194 : Operation 1089 [1/1] (2.32ns)   --->   "store float %dstDatas_r_2_0, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 3), align 4" [pynq_dsp_hls.cpp:260]   --->   Operation 1089 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_194 : Operation 1090 [1/1] (2.32ns)   --->   "store float %dstDatas_l_3_0, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 4), align 16" [pynq_dsp_hls.cpp:259]   --->   Operation 1090 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_194 : Operation 1091 [1/1] (2.32ns)   --->   "store float %dstDatas_r_3_0, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 4), align 16" [pynq_dsp_hls.cpp:260]   --->   Operation 1091 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 195 <SV = 119> <Delay = 5.70>
ST_195 : Operation 1092 [3/4] (5.70ns)   --->   "%floatDstL = fmul float %dstDatas_l_load, 8.388607e+06" [pynq_dsp_hls.cpp:249]   --->   Operation 1092 'fmul' 'floatDstL' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1093 [4/4] (5.70ns)   --->   "%floatDstR = fmul float %dstDatas_r_load, 8.388607e+06" [pynq_dsp_hls.cpp:250]   --->   Operation 1093 'fmul' 'floatDstR' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1094 [1/1] (2.32ns)   --->   "store float %dstDatas_l_4_0, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 5), align 8" [pynq_dsp_hls.cpp:259]   --->   Operation 1094 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_195 : Operation 1095 [1/1] (2.32ns)   --->   "store float %dstDatas_r_4_0, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 5), align 4" [pynq_dsp_hls.cpp:260]   --->   Operation 1095 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_195 : Operation 1096 [1/1] (2.32ns)   --->   "store float %dstDatas_l_5_0, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 6), align 8" [pynq_dsp_hls.cpp:259]   --->   Operation 1096 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_195 : Operation 1097 [1/1] (2.32ns)   --->   "store float %dstDatas_r_5_0, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 6), align 8" [pynq_dsp_hls.cpp:260]   --->   Operation 1097 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 196 <SV = 120> <Delay = 5.70>
ST_196 : Operation 1098 [2/4] (5.70ns)   --->   "%floatDstL = fmul float %dstDatas_l_load, 8.388607e+06" [pynq_dsp_hls.cpp:249]   --->   Operation 1098 'fmul' 'floatDstL' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1099 [3/4] (5.70ns)   --->   "%floatDstR = fmul float %dstDatas_r_load, 8.388607e+06" [pynq_dsp_hls.cpp:250]   --->   Operation 1099 'fmul' 'floatDstR' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1100 [1/1] (2.32ns)   --->   "store float %dstDatas_l_6_0, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 7), align 8" [pynq_dsp_hls.cpp:259]   --->   Operation 1100 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_196 : Operation 1101 [1/1] (2.32ns)   --->   "store float %dstDatas_r_6_0, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 7), align 4" [pynq_dsp_hls.cpp:260]   --->   Operation 1101 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_196 : Operation 1102 [1/1] (2.32ns)   --->   "store float %dstDatas_l_7_0, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 8), align 16" [pynq_dsp_hls.cpp:259]   --->   Operation 1102 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_196 : Operation 1103 [1/1] (2.32ns)   --->   "store float %dstDatas_r_7_0, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 8), align 16" [pynq_dsp_hls.cpp:260]   --->   Operation 1103 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 197 <SV = 121> <Delay = 5.70>
ST_197 : Operation 1104 [1/4] (5.70ns)   --->   "%floatDstL = fmul float %dstDatas_l_load, 8.388607e+06" [pynq_dsp_hls.cpp:249]   --->   Operation 1104 'fmul' 'floatDstL' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1105 [2/4] (5.70ns)   --->   "%floatDstR = fmul float %dstDatas_r_load, 8.388607e+06" [pynq_dsp_hls.cpp:250]   --->   Operation 1105 'fmul' 'floatDstR' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1106 [1/1] (2.32ns)   --->   "store float %dstDatas_l_8_0, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 9), align 8" [pynq_dsp_hls.cpp:259]   --->   Operation 1106 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_197 : Operation 1107 [1/1] (2.32ns)   --->   "store float %dstDatas_r_8_0, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 9), align 4" [pynq_dsp_hls.cpp:260]   --->   Operation 1107 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_197 : Operation 1108 [1/1] (2.32ns)   --->   "store float %dstDatas_l_9_0, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 10), align 8" [pynq_dsp_hls.cpp:259]   --->   Operation 1108 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_197 : Operation 1109 [1/1] (2.32ns)   --->   "store float %dstDatas_r_9_0, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 10), align 8" [pynq_dsp_hls.cpp:260]   --->   Operation 1109 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 198 <SV = 122> <Delay = 5.70>
ST_198 : Operation 1110 [1/4] (5.70ns)   --->   "%floatDstR = fmul float %dstDatas_r_load, 8.388607e+06" [pynq_dsp_hls.cpp:250]   --->   Operation 1110 'fmul' 'floatDstR' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1111 [1/1] (0.00ns)   --->   "%reg_V = bitcast float %floatDstL to i32" [pynq_dsp_hls.cpp:251]   --->   Operation 1111 'bitcast' 'reg_V' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 1112 [1/1] (0.00ns)   --->   "%trunc_ln262 = trunc i32 %reg_V to i31" [pynq_dsp_hls.cpp:251]   --->   Operation 1112 'trunc' 'trunc_ln262' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 1113 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)" [pynq_dsp_hls.cpp:251]   --->   Operation 1113 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 1114 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V, i32 23, i32 30)" [pynq_dsp_hls.cpp:251]   --->   Operation 1114 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 1115 [1/1] (0.00ns)   --->   "%exp_V = zext i8 %p_Result_s to i9" [pynq_dsp_hls.cpp:251]   --->   Operation 1115 'zext' 'exp_V' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 1116 [1/1] (0.00ns)   --->   "%trunc_ln270 = trunc i32 %reg_V to i23" [pynq_dsp_hls.cpp:251]   --->   Operation 1116 'trunc' 'trunc_ln270' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 1117 [1/1] (2.47ns)   --->   "%icmp_ln278 = icmp eq i31 %trunc_ln262, 0" [pynq_dsp_hls.cpp:251]   --->   Operation 1117 'icmp' 'icmp_ln278' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1118 [1/1] (1.82ns)   --->   "%sh_amt = sub i9 150, %exp_V" [pynq_dsp_hls.cpp:251]   --->   Operation 1118 'sub' 'sh_amt' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1119 [1/1] (1.55ns)   --->   "%icmp_ln282 = icmp eq i8 %p_Result_s, -106" [pynq_dsp_hls.cpp:251]   --->   Operation 1119 'icmp' 'icmp_ln282' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1120 [1/1] (2.32ns)   --->   "store float %dstDatas_l_10_0, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 11), align 8" [pynq_dsp_hls.cpp:259]   --->   Operation 1120 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_198 : Operation 1121 [1/1] (2.32ns)   --->   "store float %dstDatas_r_10_0, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 11), align 4" [pynq_dsp_hls.cpp:260]   --->   Operation 1121 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_198 : Operation 1122 [1/1] (2.32ns)   --->   "store float %dstDatas_l_11_0, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 12), align 16" [pynq_dsp_hls.cpp:259]   --->   Operation 1122 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_198 : Operation 1123 [1/1] (2.32ns)   --->   "store float %dstDatas_r_11_0, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 12), align 16" [pynq_dsp_hls.cpp:260]   --->   Operation 1123 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 199 <SV = 123> <Delay = 6.84>
ST_199 : Operation 1124 [1/1] (0.00ns)   --->   "%tmp_65 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270)" [pynq_dsp_hls.cpp:251]   --->   Operation 1124 'bitconcatenate' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%sext_ln281 = sext i9 %sh_amt to i24" [pynq_dsp_hls.cpp:251]   --->   Operation 1125 'sext' 'sext_ln281' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_199 : Operation 1126 [1/1] (1.66ns)   --->   "%icmp_ln284 = icmp sgt i9 %sh_amt, 0" [pynq_dsp_hls.cpp:251]   --->   Operation 1126 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1127 [1/1] (1.66ns)   --->   "%icmp_ln285 = icmp slt i9 %sh_amt, 25" [pynq_dsp_hls.cpp:251]   --->   Operation 1127 'icmp' 'icmp_ln285' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1128 [1/1] (1.82ns)   --->   "%sh_amt_1 = sub i9 0, %sh_amt" [pynq_dsp_hls.cpp:251]   --->   Operation 1128 'sub' 'sh_amt_1' <Predicate = (!icmp_ln278)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1129 [1/1] (1.66ns)   --->   "%icmp_ln295 = icmp slt i9 %sh_amt_1, 24" [pynq_dsp_hls.cpp:251]   --->   Operation 1129 'icmp' 'icmp_ln295' <Predicate = (!icmp_ln278)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%lshr_ln286 = lshr i24 %tmp_65, %sext_ln281" [pynq_dsp_hls.cpp:251]   --->   Operation 1130 'lshr' 'lshr_ln286' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1131 [1/1] (0.97ns)   --->   "%or_ln282 = or i1 %icmp_ln278, %icmp_ln282" [pynq_dsp_hls.cpp:251]   --->   Operation 1131 'or' 'or_ln282' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node and_ln284)   --->   "%xor_ln282 = xor i1 %or_ln282, true" [pynq_dsp_hls.cpp:251]   --->   Operation 1132 'xor' 'xor_ln282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1133 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284 = and i1 %icmp_ln284, %xor_ln282" [pynq_dsp_hls.cpp:251]   --->   Operation 1133 'and' 'and_ln284' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%and_ln285 = and i1 %and_ln284, %icmp_ln285" [pynq_dsp_hls.cpp:251]   --->   Operation 1134 'and' 'and_ln285' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1135 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln285 = select i1 %and_ln285, i24 %lshr_ln286, i24 0" [pynq_dsp_hls.cpp:251]   --->   Operation 1135 'select' 'select_ln285' <Predicate = (!icmp_ln278)> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_199 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node and_ln295)   --->   "%or_ln284 = or i1 %or_ln282, %icmp_ln284" [pynq_dsp_hls.cpp:251]   --->   Operation 1136 'or' 'or_ln284' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node and_ln295)   --->   "%xor_ln284 = xor i1 %or_ln284, true" [pynq_dsp_hls.cpp:251]   --->   Operation 1137 'xor' 'xor_ln284' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1138 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln295 = and i1 %icmp_ln295, %xor_ln284" [pynq_dsp_hls.cpp:251]   --->   Operation 1138 'and' 'and_ln295' <Predicate = (!icmp_ln278)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1139 [1/1] (0.00ns)   --->   "%reg_V_1 = bitcast float %floatDstR to i32" [pynq_dsp_hls.cpp:252]   --->   Operation 1139 'bitcast' 'reg_V_1' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1140 [1/1] (0.00ns)   --->   "%trunc_ln262_1 = trunc i32 %reg_V_1 to i31" [pynq_dsp_hls.cpp:252]   --->   Operation 1140 'trunc' 'trunc_ln262_1' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1141 [1/1] (0.00ns)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_1, i32 31)" [pynq_dsp_hls.cpp:252]   --->   Operation 1141 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1142 [1/1] (0.00ns)   --->   "%p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V_1, i32 23, i32 30)" [pynq_dsp_hls.cpp:252]   --->   Operation 1142 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1143 [1/1] (0.00ns)   --->   "%exp_V_1 = zext i8 %p_Result_4 to i9" [pynq_dsp_hls.cpp:252]   --->   Operation 1143 'zext' 'exp_V_1' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1144 [1/1] (0.00ns)   --->   "%trunc_ln270_1 = trunc i32 %reg_V_1 to i23" [pynq_dsp_hls.cpp:252]   --->   Operation 1144 'trunc' 'trunc_ln270_1' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1145 [1/1] (2.47ns)   --->   "%icmp_ln278_1 = icmp eq i31 %trunc_ln262_1, 0" [pynq_dsp_hls.cpp:252]   --->   Operation 1145 'icmp' 'icmp_ln278_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1146 [1/1] (1.82ns)   --->   "%sh_amt_2 = sub i9 150, %exp_V_1" [pynq_dsp_hls.cpp:252]   --->   Operation 1146 'sub' 'sh_amt_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1147 [1/1] (1.55ns)   --->   "%icmp_ln282_1 = icmp eq i8 %p_Result_4, -106" [pynq_dsp_hls.cpp:252]   --->   Operation 1147 'icmp' 'icmp_ln282_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1148 [1/1] (2.32ns)   --->   "store float %dstDatas_l_12_0, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 13), align 8" [pynq_dsp_hls.cpp:259]   --->   Operation 1148 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_199 : Operation 1149 [1/1] (2.32ns)   --->   "store float %dstDatas_r_12_0, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 13), align 4" [pynq_dsp_hls.cpp:260]   --->   Operation 1149 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_199 : Operation 1150 [1/1] (2.32ns)   --->   "store float %dstDatas_l_13_0, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 14), align 8" [pynq_dsp_hls.cpp:259]   --->   Operation 1150 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_199 : Operation 1151 [1/1] (2.32ns)   --->   "store float %dstDatas_r_13_0, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 14), align 8" [pynq_dsp_hls.cpp:260]   --->   Operation 1151 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 200 <SV = 124> <Delay = 6.84>
ST_200 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%sext_ln294 = sext i9 %sh_amt_1 to i32" [pynq_dsp_hls.cpp:251]   --->   Operation 1152 'sext' 'sext_ln294' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00>
ST_200 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)" [pynq_dsp_hls.cpp:251]   --->   Operation 1153 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%select_ln288 = select i1 %tmp_68, i24 -1, i24 0" [pynq_dsp_hls.cpp:251]   --->   Operation 1154 'select' 'select_ln288' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_200 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%sext_ln294cast = trunc i32 %sext_ln294 to i24" [pynq_dsp_hls.cpp:251]   --->   Operation 1155 'trunc' 'sext_ln294cast' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00>
ST_200 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%shl_ln297 = shl i24 %tmp_65, %sext_ln294cast" [pynq_dsp_hls.cpp:251]   --->   Operation 1156 'shl' 'shl_ln297' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%select_ln295 = select i1 %and_ln295, i24 %shl_ln297, i24 %select_ln285" [pynq_dsp_hls.cpp:251]   --->   Operation 1157 'select' 'select_ln295' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_200 : Operation 1158 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln278 = select i1 %icmp_ln278, i24 0, i24 %select_ln295" [pynq_dsp_hls.cpp:251]   --->   Operation 1158 'select' 'select_ln278' <Predicate = true> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_200 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%xor_ln285 = xor i1 %icmp_ln285, true" [pynq_dsp_hls.cpp:251]   --->   Operation 1159 'xor' 'xor_ln285' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%and_ln285_1 = and i1 %and_ln284, %xor_ln285" [pynq_dsp_hls.cpp:251]   --->   Operation 1160 'and' 'and_ln285_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1161 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln285_1 = select i1 %and_ln285_1, i24 %select_ln288, i24 %select_ln278" [pynq_dsp_hls.cpp:251]   --->   Operation 1161 'select' 'select_ln285_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_200 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node select_ln282)   --->   "%xor_ln278 = xor i1 %icmp_ln278, true" [pynq_dsp_hls.cpp:251]   --->   Operation 1162 'xor' 'xor_ln278' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node select_ln282)   --->   "%and_ln282 = and i1 %icmp_ln282, %xor_ln278" [pynq_dsp_hls.cpp:251]   --->   Operation 1163 'and' 'and_ln282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1164 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln282 = select i1 %and_ln282, i24 %tmp_65, i24 %select_ln285_1" [pynq_dsp_hls.cpp:251]   --->   Operation 1164 'select' 'select_ln282' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_200 : Operation 1165 [1/1] (0.00ns)   --->   "%tmp_66 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270_1)" [pynq_dsp_hls.cpp:252]   --->   Operation 1165 'bitconcatenate' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_2)   --->   "%sext_ln281_1 = sext i9 %sh_amt_2 to i24" [pynq_dsp_hls.cpp:252]   --->   Operation 1166 'sext' 'sext_ln281_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00>
ST_200 : Operation 1167 [1/1] (1.66ns)   --->   "%icmp_ln284_1 = icmp sgt i9 %sh_amt_2, 0" [pynq_dsp_hls.cpp:252]   --->   Operation 1167 'icmp' 'icmp_ln284_1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1168 [1/1] (1.66ns)   --->   "%icmp_ln285_1 = icmp slt i9 %sh_amt_2, 25" [pynq_dsp_hls.cpp:252]   --->   Operation 1168 'icmp' 'icmp_ln285_1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1169 [1/1] (1.82ns)   --->   "%sh_amt_3 = sub i9 0, %sh_amt_2" [pynq_dsp_hls.cpp:252]   --->   Operation 1169 'sub' 'sh_amt_3' <Predicate = (!icmp_ln278_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1170 [1/1] (1.66ns)   --->   "%icmp_ln295_1 = icmp slt i9 %sh_amt_3, 24" [pynq_dsp_hls.cpp:252]   --->   Operation 1170 'icmp' 'icmp_ln295_1' <Predicate = (!icmp_ln278_1)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_2)   --->   "%lshr_ln286_1 = lshr i24 %tmp_66, %sext_ln281_1" [pynq_dsp_hls.cpp:252]   --->   Operation 1171 'lshr' 'lshr_ln286_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1172 [1/1] (0.97ns)   --->   "%or_ln282_1 = or i1 %icmp_ln278_1, %icmp_ln282_1" [pynq_dsp_hls.cpp:252]   --->   Operation 1172 'or' 'or_ln282_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_1)   --->   "%xor_ln282_1 = xor i1 %or_ln282_1, true" [pynq_dsp_hls.cpp:252]   --->   Operation 1173 'xor' 'xor_ln282_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1174 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_1 = and i1 %icmp_ln284_1, %xor_ln282_1" [pynq_dsp_hls.cpp:252]   --->   Operation 1174 'and' 'and_ln284_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_2)   --->   "%and_ln285_2 = and i1 %and_ln284_1, %icmp_ln285_1" [pynq_dsp_hls.cpp:252]   --->   Operation 1175 'and' 'and_ln285_2' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1176 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln285_2 = select i1 %and_ln285_2, i24 %lshr_ln286_1, i24 0" [pynq_dsp_hls.cpp:252]   --->   Operation 1176 'select' 'select_ln285_2' <Predicate = (!icmp_ln278_1)> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_200 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node and_ln295_1)   --->   "%or_ln284_1 = or i1 %or_ln282_1, %icmp_ln284_1" [pynq_dsp_hls.cpp:252]   --->   Operation 1177 'or' 'or_ln284_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node and_ln295_1)   --->   "%xor_ln284_1 = xor i1 %or_ln284_1, true" [pynq_dsp_hls.cpp:252]   --->   Operation 1178 'xor' 'xor_ln284_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1179 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln295_1 = and i1 %icmp_ln295_1, %xor_ln284_1" [pynq_dsp_hls.cpp:252]   --->   Operation 1179 'and' 'and_ln295_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1180 [1/1] (2.49ns)   --->   "%ret_V_1 = add i31 2, %zext_ln215" [pynq_dsp_hls.cpp:253]   --->   Operation 1180 'add' 'ret_V_1' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1181 [1/1] (2.32ns)   --->   "store float %dstDatas_l_14_0, float* getelementptr inbounds ([16 x float]* @srcDatas_l, i64 0, i64 15), align 8" [pynq_dsp_hls.cpp:259]   --->   Operation 1181 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_200 : Operation 1182 [1/1] (2.32ns)   --->   "store float %dstDatas_r_14_0, float* getelementptr inbounds ([16 x float]* @srcDatas_r, i64 0, i64 15), align 4" [pynq_dsp_hls.cpp:260]   --->   Operation 1182 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 201 <SV = 125> <Delay = 7.00>
ST_201 : Operation 1183 [1/1] (2.31ns)   --->   "%sub_ln461 = sub i24 0, %select_ln282" [pynq_dsp_hls.cpp:251]   --->   Operation 1183 'sub' 'sub_ln461' <Predicate = (p_Result_3)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1184 [1/1] (0.69ns)   --->   "%select_ln303 = select i1 %p_Result_3, i24 %sub_ln461, i24 %select_ln282" [pynq_dsp_hls.cpp:251]   --->   Operation 1184 'select' 'select_ln303' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_201 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%sext_ln294_1 = sext i9 %sh_amt_3 to i32" [pynq_dsp_hls.cpp:252]   --->   Operation 1185 'sext' 'sext_ln294_1' <Predicate = (and_ln295_1 & !icmp_ln278_1)> <Delay = 0.00>
ST_201 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_3)   --->   "%tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_1, i32 31)" [pynq_dsp_hls.cpp:252]   --->   Operation 1186 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_3)   --->   "%select_ln288_1 = select i1 %tmp_70, i24 -1, i24 0" [pynq_dsp_hls.cpp:252]   --->   Operation 1187 'select' 'select_ln288_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_201 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%sext_ln294_1cast = trunc i32 %sext_ln294_1 to i24" [pynq_dsp_hls.cpp:252]   --->   Operation 1188 'trunc' 'sext_ln294_1cast' <Predicate = (and_ln295_1 & !icmp_ln278_1)> <Delay = 0.00>
ST_201 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%shl_ln297_1 = shl i24 %tmp_66, %sext_ln294_1cast" [pynq_dsp_hls.cpp:252]   --->   Operation 1189 'shl' 'shl_ln297_1' <Predicate = (and_ln295_1 & !icmp_ln278_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%select_ln295_1 = select i1 %and_ln295_1, i24 %shl_ln297_1, i24 %select_ln285_2" [pynq_dsp_hls.cpp:252]   --->   Operation 1190 'select' 'select_ln295_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_201 : Operation 1191 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln278_1 = select i1 %icmp_ln278_1, i24 0, i24 %select_ln295_1" [pynq_dsp_hls.cpp:252]   --->   Operation 1191 'select' 'select_ln278_1' <Predicate = true> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_201 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_3)   --->   "%xor_ln285_1 = xor i1 %icmp_ln285_1, true" [pynq_dsp_hls.cpp:252]   --->   Operation 1192 'xor' 'xor_ln285_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_3)   --->   "%and_ln285_3 = and i1 %and_ln284_1, %xor_ln285_1" [pynq_dsp_hls.cpp:252]   --->   Operation 1193 'and' 'and_ln285_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1194 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln285_3 = select i1 %and_ln285_3, i24 %select_ln288_1, i24 %select_ln278_1" [pynq_dsp_hls.cpp:252]   --->   Operation 1194 'select' 'select_ln285_3' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_201 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_1)   --->   "%xor_ln278_1 = xor i1 %icmp_ln278_1, true" [pynq_dsp_hls.cpp:252]   --->   Operation 1195 'xor' 'xor_ln278_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_1)   --->   "%and_ln282_1 = and i1 %icmp_ln282_1, %xor_ln278_1" [pynq_dsp_hls.cpp:252]   --->   Operation 1196 'and' 'and_ln282_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1197 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln282_1 = select i1 %and_ln282_1, i24 %tmp_66, i24 %select_ln285_3" [pynq_dsp_hls.cpp:252]   --->   Operation 1197 'select' 'select_ln282_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_201 : Operation 1198 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i31 %ret_V_1 to i64" [pynq_dsp_hls.cpp:253]   --->   Operation 1198 'zext' 'zext_ln544_2' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1199 [1/1] (0.00ns)   --->   "%physMemPtr_V_addr_2 = getelementptr i32* %physMemPtr_V, i64 %zext_ln544_2" [pynq_dsp_hls.cpp:253]   --->   Operation 1199 'getelementptr' 'physMemPtr_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1200 [1/1] (7.00ns)   --->   "%physMemPtr_V_addr_3_s = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 2)" [pynq_dsp_hls.cpp:253]   --->   Operation 1200 'writereq' 'physMemPtr_V_addr_3_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 202 <SV = 126> <Delay = 7.00>
ST_202 : Operation 1201 [1/1] (2.31ns)   --->   "%sub_ln461_1 = sub i24 0, %select_ln282_1" [pynq_dsp_hls.cpp:252]   --->   Operation 1201 'sub' 'sub_ln461_1' <Predicate = (p_Result_5)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1202 [1/1] (0.69ns)   --->   "%select_ln303_1 = select i1 %p_Result_5, i24 %sub_ln461_1, i24 %select_ln282_1" [pynq_dsp_hls.cpp:252]   --->   Operation 1202 'select' 'select_ln303_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_202 : Operation 1203 [1/1] (0.00ns)   --->   "%sext_ln214 = sext i24 %select_ln303 to i32" [pynq_dsp_hls.cpp:253]   --->   Operation 1203 'sext' 'sext_ln214' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 1204 [1/1] (7.00ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 %sext_ln214, i4 -1)" [pynq_dsp_hls.cpp:253]   --->   Operation 1204 'write' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_202 : Operation 1205 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorSrcL, float %dstDatas_0_l_5)" [pynq_dsp_hls.cpp:264]   --->   Operation 1205 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_202 : Operation 1206 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorSrcR, float %dstDatas_0_r_5)" [pynq_dsp_hls.cpp:265]   --->   Operation 1206 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_202 : Operation 1207 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorDstL, float %floatDstL)" [pynq_dsp_hls.cpp:266]   --->   Operation 1207 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_202 : Operation 1208 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorDstR, float %floatDstR)" [pynq_dsp_hls.cpp:267]   --->   Operation 1208 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 203 <SV = 127> <Delay = 7.00>
ST_203 : Operation 1209 [1/1] (0.00ns)   --->   "%sext_ln214_1 = sext i24 %select_ln303_1 to i32" [pynq_dsp_hls.cpp:254]   --->   Operation 1209 'sext' 'sext_ln214_1' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 1210 [1/1] (7.00ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 %sext_ln214_1, i4 -1)" [pynq_dsp_hls.cpp:254]   --->   Operation 1210 'write' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_203 : Operation 1211 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorSrcL, float %dstDatas_0_l_5)" [pynq_dsp_hls.cpp:264]   --->   Operation 1211 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_203 : Operation 1212 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorSrcR, float %dstDatas_0_r_5)" [pynq_dsp_hls.cpp:265]   --->   Operation 1212 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_203 : Operation 1213 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorDstL, float %floatDstL)" [pynq_dsp_hls.cpp:266]   --->   Operation 1213 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_203 : Operation 1214 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.floatP(float* %monitorDstR, float %floatDstR)" [pynq_dsp_hls.cpp:267]   --->   Operation 1214 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 204 <SV = 128> <Delay = 7.00>
ST_204 : Operation 1215 [5/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:254]   --->   Operation 1215 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 205 <SV = 129> <Delay = 7.00>
ST_205 : Operation 1216 [4/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:254]   --->   Operation 1216 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 206 <SV = 130> <Delay = 7.00>
ST_206 : Operation 1217 [3/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:254]   --->   Operation 1217 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 207 <SV = 131> <Delay = 7.00>
ST_207 : Operation 1218 [2/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:254]   --->   Operation 1218 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 208 <SV = 132> <Delay = 7.00>
ST_208 : Operation 1219 [1/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:254]   --->   Operation 1219 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = (!icmp_ln761 & !or_ln198)> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_208 : Operation 1220 [1/1] (1.81ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge" [pynq_dsp_hls.cpp:268]   --->   Operation 1220 'br' <Predicate = (!icmp_ln761 & !or_ln198)> <Delay = 1.81>
ST_208 : Operation 1221 [1/1] (0.00ns)   --->   "%readyRch_flag_1 = phi i1 [ false, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ true, %_ifconv ], [ %lrclk_read, %0 ]" [pynq_dsp_hls.cpp:226]   --->   Operation 1221 'phi' 'readyRch_flag_1' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 1222 [1/1] (0.00ns)   --->   "%readyRch_new_1 = phi i1 [ undef, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ false, %_ifconv ], [ true, %0 ]"   --->   Operation 1222 'phi' 'readyRch_new_1' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 1223 [1/1] (0.00ns)   --->   "%readyLch_flag_1 = phi i1 [ false, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ true, %_ifconv ], [ %xor_ln193, %0 ]" [pynq_dsp_hls.cpp:193]   --->   Operation 1223 'phi' 'readyLch_flag_1' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 1224 [1/1] (0.00ns)   --->   "br i1 %readyLch_flag_1, label %mergeST226, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new227" [pynq_dsp_hls.cpp:193]   --->   Operation 1224 'br' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 1225 [1/1] (0.00ns)   --->   "store i1 %readyRch_new_1, i1* @readyLch, align 1" [pynq_dsp_hls.cpp:196]   --->   Operation 1225 'store' <Predicate = (readyLch_flag_1)> <Delay = 0.00>
ST_208 : Operation 1226 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new227"   --->   Operation 1226 'br' <Predicate = (readyLch_flag_1)> <Delay = 0.00>
ST_208 : Operation 1227 [1/1] (0.00ns)   --->   "br i1 %readyRch_flag_1, label %mergeST, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new" [pynq_dsp_hls.cpp:226]   --->   Operation 1227 'br' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 1228 [1/1] (0.00ns)   --->   "store i1 %readyRch_new_1, i1* @readyRch, align 1" [pynq_dsp_hls.cpp:194]   --->   Operation 1228 'store' <Predicate = (readyRch_flag_1)> <Delay = 0.00>
ST_208 : Operation 1229 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new"   --->   Operation 1229 'br' <Predicate = (readyRch_flag_1)> <Delay = 0.00>
ST_208 : Operation 1230 [1/1] (0.00ns)   --->   "ret void" [pynq_dsp_hls.cpp:268]   --->   Operation 1230 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'basePhysAddr_V' (pynq_dsp_hls.cpp:226) [15]  (1 ns)

 <State 2>: 3.49ns
The critical path consists of the following:
	s_axi read on port 'basePhysAddr_V' (pynq_dsp_hls.cpp:226) [15]  (1 ns)
	'add' operation ('ret.V', pynq_dsp_hls.cpp:185) [64]  (2.49 ns)

 <State 3>: 7ns
The critical path consists of the following:
	'getelementptr' operation ('physMemPtr_V_addr', pynq_dsp_hls.cpp:185) [66]  (0 ns)
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:185) [67]  (7 ns)

 <State 4>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:185) [67]  (7 ns)

 <State 5>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:185) [67]  (7 ns)

 <State 6>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:185) [67]  (7 ns)

 <State 7>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:185) [67]  (7 ns)

 <State 8>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:185) [67]  (7 ns)

 <State 9>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:185) [67]  (7 ns)

 <State 10>: 7ns
The critical path consists of the following:
	bus read on port 'physMemPtr_V' (pynq_dsp_hls.cpp:185) [68]  (7 ns)

 <State 11>: 7ns
The critical path consists of the following:
	'getelementptr' operation ('physMemPtr_V_addr_1', pynq_dsp_hls.cpp:210) [88]  (0 ns)
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:210) [89]  (7 ns)

 <State 12>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:210) [89]  (7 ns)

 <State 13>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:210) [89]  (7 ns)

 <State 14>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:210) [89]  (7 ns)

 <State 15>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:210) [89]  (7 ns)

 <State 16>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:210) [89]  (7 ns)

 <State 17>: 7ns
The critical path consists of the following:
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:210) [89]  (7 ns)

 <State 18>: 7ns
The critical path consists of the following:
	bus read on port 'physMemPtr_V' (pynq_dsp_hls.cpp:210) [90]  (7 ns)

 <State 19>: 7ns
The critical path consists of the following:
	bus read on port 'physMemPtr_V' (pynq_dsp_hls.cpp:211) [91]  (7 ns)

 <State 20>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', pynq_dsp_hls.cpp:214) [95]  (6.41 ns)

 <State 21>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', pynq_dsp_hls.cpp:214) [95]  (6.41 ns)

 <State 22>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', pynq_dsp_hls.cpp:214) [95]  (6.41 ns)

 <State 23>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', pynq_dsp_hls.cpp:214) [95]  (6.41 ns)

 <State 24>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', pynq_dsp_hls.cpp:214) [95]  (6.41 ns)

 <State 25>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp', pynq_dsp_hls.cpp:214) [95]  (6.41 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('dstDatas[0].l', pynq_dsp_hls.cpp:214) [96]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('dstDatas[0].l', pynq_dsp_hls.cpp:214) [96]  (6.08 ns)

 <State 28>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('dstDatas[0].l', pynq_dsp_hls.cpp:214) [96]  (6.08 ns)

 <State 29>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('dstDatas[0].l', pynq_dsp_hls.cpp:214) [96]  (6.08 ns)

 <State 30>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('dstDatas[0].l', pynq_dsp_hls.cpp:214) [96]  (6.08 ns)

 <State 31>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('dstDatas[0].l', pynq_dsp_hls.cpp:214) [96]  (6.08 ns)

 <State 32>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('dstDatas[0].l', pynq_dsp_hls.cpp:214) [96]  (6.08 ns)

 <State 33>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('dstDatas[0].l', pynq_dsp_hls.cpp:214) [96]  (6.08 ns)

 <State 34>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('dstDatas[0].l', pynq_dsp_hls.cpp:214) [96]  (6.08 ns)

 <State 35>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('dstDatas[0].l', pynq_dsp_hls.cpp:214) [96]  (6.08 ns)

 <State 36>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('dstDatas[0].l', pynq_dsp_hls.cpp:214) [96]  (6.08 ns)

 <State 37>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('dstDatas[0].l', pynq_dsp_hls.cpp:214) [96]  (6.08 ns)

 <State 38>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('dstDatas[0].l', pynq_dsp_hls.cpp:214) [96]  (6.08 ns)

 <State 39>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('dstDatas[0].l', pynq_dsp_hls.cpp:214) [96]  (6.08 ns)

 <State 40>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('dstDatas[0].l', pynq_dsp_hls.cpp:214) [96]  (6.08 ns)

 <State 41>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('dstDatas[0].l', pynq_dsp_hls.cpp:214) [96]  (6.08 ns)

 <State 42>: 7ns
The critical path consists of the following:
	'call' operation ('tmp_5', pynq_dsp_hls.cpp:238) to 'effect_iir' [106]  (7 ns)

 <State 43>: 1.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[0].r') with incoming values : ('dstDatas[0].r', pynq_dsp_hls.cpp:215) ('dstDatas[0].r', pynq_dsp_hls.cpp:238) ('dstDatas[0].r', pynq_dsp_hls.cpp:235) ('dstDatas[0].r', pynq_dsp_hls.cpp:232) ('dstDatas[0].r', pynq_dsp_hls.cpp:229) [126]  (1.91 ns)

 <State 44>: 2.27ns
The critical path consists of the following:
	'load' operation ('configReg_load_1', pynq_dsp_hls.cpp:226) on array 'configReg' [128]  (2.27 ns)

 <State 45>: 3.57ns
The critical path consists of the following:
	'load' operation ('configReg_load_1', pynq_dsp_hls.cpp:226) on array 'configReg' [128]  (2.27 ns)
	blocking operation 1.3 ns on control path)

 <State 46>: 2.32ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_4', pynq_dsp_hls.cpp:238) on array 'srcDatas_l' [132]  (2.32 ns)

 <State 47>: 7ns
The critical path consists of the following:
	'call' operation ('tmp_9', pynq_dsp_hls.cpp:238) to 'effect_iir' [134]  (7 ns)

 <State 48>: 1.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[1].r') with incoming values : ('dstDatas[1].r', pynq_dsp_hls.cpp:238) ('dstDatas[1].r', pynq_dsp_hls.cpp:235) ('dstDatas[1].r', pynq_dsp_hls.cpp:232) ('dstDatas[1].r', pynq_dsp_hls.cpp:229) ('dstDatas[1].r', pynq_dsp_hls.cpp:243) [164]  (1.91 ns)

 <State 49>: 6.79ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_3', pynq_dsp_hls.cpp:235) on array 'srcDatas_l' [139]  (2.32 ns)
	'call' operation ('tmp_8', pynq_dsp_hls.cpp:235) to 'effect_delay' [141]  (4.47 ns)

 <State 50>: 1.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[1].r') with incoming values : ('dstDatas[1].r', pynq_dsp_hls.cpp:238) ('dstDatas[1].r', pynq_dsp_hls.cpp:235) ('dstDatas[1].r', pynq_dsp_hls.cpp:232) ('dstDatas[1].r', pynq_dsp_hls.cpp:229) ('dstDatas[1].r', pynq_dsp_hls.cpp:243) [164]  (1.91 ns)

 <State 51>: 2.32ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_1', pynq_dsp_hls.cpp:232) on array 'srcDatas_l' [146]  (2.32 ns)

 <State 52>: 7ns
The critical path consists of the following:
	'call' operation ('tmp_7', pynq_dsp_hls.cpp:232) to 'effect_compressor' [148]  (7 ns)

 <State 53>: 2.32ns
The critical path consists of the following:
	'load' operation ('dstDatas[1].l', pynq_dsp_hls.cpp:242) on array 'srcDatas_l' [160]  (2.32 ns)

 <State 54>: 2.27ns
The critical path consists of the following:
	'load' operation ('configReg_load_2', pynq_dsp_hls.cpp:226) on array 'configReg' [166]  (2.27 ns)

 <State 55>: 3.57ns
The critical path consists of the following:
	'load' operation ('configReg_load_2', pynq_dsp_hls.cpp:226) on array 'configReg' [166]  (2.27 ns)
	blocking operation 1.3 ns on control path)

 <State 56>: 2.32ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_9', pynq_dsp_hls.cpp:238) on array 'srcDatas_l' [170]  (2.32 ns)

 <State 57>: 7ns
The critical path consists of the following:
	'call' operation ('tmp_12', pynq_dsp_hls.cpp:238) to 'effect_iir' [172]  (7 ns)

 <State 58>: 1.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[2].r') with incoming values : ('dstDatas[2].r', pynq_dsp_hls.cpp:238) ('dstDatas[2].r', pynq_dsp_hls.cpp:235) ('dstDatas[2].r', pynq_dsp_hls.cpp:232) ('dstDatas[2].r', pynq_dsp_hls.cpp:229) ('dstDatas[2].r', pynq_dsp_hls.cpp:243) [202]  (1.91 ns)

 <State 59>: 6.79ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_8', pynq_dsp_hls.cpp:235) on array 'srcDatas_l' [177]  (2.32 ns)
	'call' operation ('tmp_11', pynq_dsp_hls.cpp:235) to 'effect_delay' [179]  (4.47 ns)

 <State 60>: 1.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[2].r') with incoming values : ('dstDatas[2].r', pynq_dsp_hls.cpp:238) ('dstDatas[2].r', pynq_dsp_hls.cpp:235) ('dstDatas[2].r', pynq_dsp_hls.cpp:232) ('dstDatas[2].r', pynq_dsp_hls.cpp:229) ('dstDatas[2].r', pynq_dsp_hls.cpp:243) [202]  (1.91 ns)

 <State 61>: 2.32ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_7', pynq_dsp_hls.cpp:232) on array 'srcDatas_l' [184]  (2.32 ns)

 <State 62>: 7ns
The critical path consists of the following:
	'call' operation ('tmp_10', pynq_dsp_hls.cpp:232) to 'effect_compressor' [186]  (7 ns)

 <State 63>: 2.32ns
The critical path consists of the following:
	'load' operation ('dstDatas[2].l', pynq_dsp_hls.cpp:242) on array 'srcDatas_l' [198]  (2.32 ns)

 <State 64>: 2.27ns
The critical path consists of the following:
	'load' operation ('configReg_load_3', pynq_dsp_hls.cpp:226) on array 'configReg' [204]  (2.27 ns)

 <State 65>: 3.57ns
The critical path consists of the following:
	'load' operation ('configReg_load_3', pynq_dsp_hls.cpp:226) on array 'configReg' [204]  (2.27 ns)
	blocking operation 1.3 ns on control path)

 <State 66>: 2.32ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_14', pynq_dsp_hls.cpp:238) on array 'srcDatas_l' [208]  (2.32 ns)

 <State 67>: 7ns
The critical path consists of the following:
	'call' operation ('tmp_16', pynq_dsp_hls.cpp:238) to 'effect_iir' [210]  (7 ns)

 <State 68>: 1.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[3].r') with incoming values : ('dstDatas[3].r', pynq_dsp_hls.cpp:238) ('dstDatas[3].r', pynq_dsp_hls.cpp:235) ('dstDatas[3].r', pynq_dsp_hls.cpp:232) ('dstDatas[3].r', pynq_dsp_hls.cpp:229) ('dstDatas[3].r', pynq_dsp_hls.cpp:243) [240]  (1.91 ns)

 <State 69>: 6.79ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_13', pynq_dsp_hls.cpp:235) on array 'srcDatas_l' [215]  (2.32 ns)
	'call' operation ('tmp_15', pynq_dsp_hls.cpp:235) to 'effect_delay' [217]  (4.47 ns)

 <State 70>: 1.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[3].r') with incoming values : ('dstDatas[3].r', pynq_dsp_hls.cpp:238) ('dstDatas[3].r', pynq_dsp_hls.cpp:235) ('dstDatas[3].r', pynq_dsp_hls.cpp:232) ('dstDatas[3].r', pynq_dsp_hls.cpp:229) ('dstDatas[3].r', pynq_dsp_hls.cpp:243) [240]  (1.91 ns)

 <State 71>: 2.32ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_12', pynq_dsp_hls.cpp:232) on array 'srcDatas_l' [222]  (2.32 ns)

 <State 72>: 7ns
The critical path consists of the following:
	'call' operation ('tmp_14', pynq_dsp_hls.cpp:232) to 'effect_compressor' [224]  (7 ns)

 <State 73>: 2.32ns
The critical path consists of the following:
	'load' operation ('dstDatas[3].l', pynq_dsp_hls.cpp:242) on array 'srcDatas_l' [236]  (2.32 ns)

 <State 74>: 2.27ns
The critical path consists of the following:
	'load' operation ('configReg_load_4', pynq_dsp_hls.cpp:226) on array 'configReg' [242]  (2.27 ns)

 <State 75>: 3.57ns
The critical path consists of the following:
	'load' operation ('configReg_load_4', pynq_dsp_hls.cpp:226) on array 'configReg' [242]  (2.27 ns)
	blocking operation 1.3 ns on control path)

 <State 76>: 2.32ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_20', pynq_dsp_hls.cpp:238) on array 'srcDatas_l' [246]  (2.32 ns)

 <State 77>: 7ns
The critical path consists of the following:
	'call' operation ('tmp_20', pynq_dsp_hls.cpp:238) to 'effect_iir' [248]  (7 ns)

 <State 78>: 1.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[4].r') with incoming values : ('dstDatas[4].r', pynq_dsp_hls.cpp:238) ('dstDatas[4].r', pynq_dsp_hls.cpp:235) ('dstDatas[4].r', pynq_dsp_hls.cpp:232) ('dstDatas[4].r', pynq_dsp_hls.cpp:229) ('dstDatas[4].r', pynq_dsp_hls.cpp:243) [278]  (1.91 ns)

 <State 79>: 6.79ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_19', pynq_dsp_hls.cpp:235) on array 'srcDatas_l' [253]  (2.32 ns)
	'call' operation ('tmp_19', pynq_dsp_hls.cpp:235) to 'effect_delay' [255]  (4.47 ns)

 <State 80>: 1.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[4].r') with incoming values : ('dstDatas[4].r', pynq_dsp_hls.cpp:238) ('dstDatas[4].r', pynq_dsp_hls.cpp:235) ('dstDatas[4].r', pynq_dsp_hls.cpp:232) ('dstDatas[4].r', pynq_dsp_hls.cpp:229) ('dstDatas[4].r', pynq_dsp_hls.cpp:243) [278]  (1.91 ns)

 <State 81>: 2.32ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_18', pynq_dsp_hls.cpp:232) on array 'srcDatas_l' [260]  (2.32 ns)

 <State 82>: 7ns
The critical path consists of the following:
	'call' operation ('tmp_18', pynq_dsp_hls.cpp:232) to 'effect_compressor' [262]  (7 ns)

 <State 83>: 2.32ns
The critical path consists of the following:
	'load' operation ('dstDatas[4].l', pynq_dsp_hls.cpp:242) on array 'srcDatas_l' [274]  (2.32 ns)

 <State 84>: 2.27ns
The critical path consists of the following:
	'load' operation ('configReg_load_5', pynq_dsp_hls.cpp:226) on array 'configReg' [280]  (2.27 ns)

 <State 85>: 3.57ns
The critical path consists of the following:
	'load' operation ('configReg_load_5', pynq_dsp_hls.cpp:226) on array 'configReg' [280]  (2.27 ns)
	blocking operation 1.3 ns on control path)

 <State 86>: 2.32ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_25', pynq_dsp_hls.cpp:238) on array 'srcDatas_l' [284]  (2.32 ns)

 <State 87>: 7ns
The critical path consists of the following:
	'call' operation ('tmp_24', pynq_dsp_hls.cpp:238) to 'effect_iir' [286]  (7 ns)

 <State 88>: 1.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[5].r') with incoming values : ('dstDatas[5].r', pynq_dsp_hls.cpp:238) ('dstDatas[5].r', pynq_dsp_hls.cpp:235) ('dstDatas[5].r', pynq_dsp_hls.cpp:232) ('dstDatas[5].r', pynq_dsp_hls.cpp:229) ('dstDatas[5].r', pynq_dsp_hls.cpp:243) [316]  (1.91 ns)

 <State 89>: 6.79ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_24', pynq_dsp_hls.cpp:235) on array 'srcDatas_l' [291]  (2.32 ns)
	'call' operation ('tmp_23', pynq_dsp_hls.cpp:235) to 'effect_delay' [293]  (4.47 ns)

 <State 90>: 1.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[5].r') with incoming values : ('dstDatas[5].r', pynq_dsp_hls.cpp:238) ('dstDatas[5].r', pynq_dsp_hls.cpp:235) ('dstDatas[5].r', pynq_dsp_hls.cpp:232) ('dstDatas[5].r', pynq_dsp_hls.cpp:229) ('dstDatas[5].r', pynq_dsp_hls.cpp:243) [316]  (1.91 ns)

 <State 91>: 2.32ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_23', pynq_dsp_hls.cpp:232) on array 'srcDatas_l' [298]  (2.32 ns)

 <State 92>: 7ns
The critical path consists of the following:
	'call' operation ('tmp_22', pynq_dsp_hls.cpp:232) to 'effect_compressor' [300]  (7 ns)

 <State 93>: 2.32ns
The critical path consists of the following:
	'load' operation ('dstDatas[5].l', pynq_dsp_hls.cpp:242) on array 'srcDatas_l' [312]  (2.32 ns)

 <State 94>: 2.27ns
The critical path consists of the following:
	'load' operation ('configReg_load_6', pynq_dsp_hls.cpp:226) on array 'configReg' [318]  (2.27 ns)

 <State 95>: 3.57ns
The critical path consists of the following:
	'load' operation ('configReg_load_6', pynq_dsp_hls.cpp:226) on array 'configReg' [318]  (2.27 ns)
	blocking operation 1.3 ns on control path)

 <State 96>: 2.32ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_30', pynq_dsp_hls.cpp:238) on array 'srcDatas_l' [322]  (2.32 ns)

 <State 97>: 7ns
The critical path consists of the following:
	'call' operation ('tmp_28', pynq_dsp_hls.cpp:238) to 'effect_iir' [324]  (7 ns)

 <State 98>: 1.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[6].r') with incoming values : ('dstDatas[6].r', pynq_dsp_hls.cpp:238) ('dstDatas[6].r', pynq_dsp_hls.cpp:235) ('dstDatas[6].r', pynq_dsp_hls.cpp:232) ('dstDatas[6].r', pynq_dsp_hls.cpp:229) ('dstDatas[6].r', pynq_dsp_hls.cpp:243) [354]  (1.91 ns)

 <State 99>: 6.79ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_29', pynq_dsp_hls.cpp:235) on array 'srcDatas_l' [329]  (2.32 ns)
	'call' operation ('tmp_27', pynq_dsp_hls.cpp:235) to 'effect_delay' [331]  (4.47 ns)

 <State 100>: 1.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[6].r') with incoming values : ('dstDatas[6].r', pynq_dsp_hls.cpp:238) ('dstDatas[6].r', pynq_dsp_hls.cpp:235) ('dstDatas[6].r', pynq_dsp_hls.cpp:232) ('dstDatas[6].r', pynq_dsp_hls.cpp:229) ('dstDatas[6].r', pynq_dsp_hls.cpp:243) [354]  (1.91 ns)

 <State 101>: 2.32ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_28', pynq_dsp_hls.cpp:232) on array 'srcDatas_l' [336]  (2.32 ns)

 <State 102>: 7ns
The critical path consists of the following:
	'call' operation ('tmp_26', pynq_dsp_hls.cpp:232) to 'effect_compressor' [338]  (7 ns)

 <State 103>: 2.32ns
The critical path consists of the following:
	'load' operation ('dstDatas[6].l', pynq_dsp_hls.cpp:242) on array 'srcDatas_l' [350]  (2.32 ns)

 <State 104>: 2.27ns
The critical path consists of the following:
	'load' operation ('configReg_load_7', pynq_dsp_hls.cpp:226) on array 'configReg' [356]  (2.27 ns)

 <State 105>: 3.57ns
The critical path consists of the following:
	'load' operation ('configReg_load_7', pynq_dsp_hls.cpp:226) on array 'configReg' [356]  (2.27 ns)
	blocking operation 1.3 ns on control path)

 <State 106>: 2.32ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_35', pynq_dsp_hls.cpp:238) on array 'srcDatas_l' [360]  (2.32 ns)

 <State 107>: 7ns
The critical path consists of the following:
	'call' operation ('tmp_32', pynq_dsp_hls.cpp:238) to 'effect_iir' [362]  (7 ns)

 <State 108>: 1.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[7].r') with incoming values : ('dstDatas[7].r', pynq_dsp_hls.cpp:238) ('dstDatas[7].r', pynq_dsp_hls.cpp:235) ('dstDatas[7].r', pynq_dsp_hls.cpp:232) ('dstDatas[7].r', pynq_dsp_hls.cpp:229) ('dstDatas[7].r', pynq_dsp_hls.cpp:243) [392]  (1.91 ns)

 <State 109>: 6.79ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_34', pynq_dsp_hls.cpp:235) on array 'srcDatas_l' [367]  (2.32 ns)
	'call' operation ('tmp_31', pynq_dsp_hls.cpp:235) to 'effect_delay' [369]  (4.47 ns)

 <State 110>: 1.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[7].r') with incoming values : ('dstDatas[7].r', pynq_dsp_hls.cpp:238) ('dstDatas[7].r', pynq_dsp_hls.cpp:235) ('dstDatas[7].r', pynq_dsp_hls.cpp:232) ('dstDatas[7].r', pynq_dsp_hls.cpp:229) ('dstDatas[7].r', pynq_dsp_hls.cpp:243) [392]  (1.91 ns)

 <State 111>: 2.32ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_33', pynq_dsp_hls.cpp:232) on array 'srcDatas_l' [374]  (2.32 ns)

 <State 112>: 7ns
The critical path consists of the following:
	'call' operation ('tmp_30', pynq_dsp_hls.cpp:232) to 'effect_compressor' [376]  (7 ns)

 <State 113>: 2.32ns
The critical path consists of the following:
	'load' operation ('dstDatas[7].l', pynq_dsp_hls.cpp:242) on array 'srcDatas_l' [388]  (2.32 ns)

 <State 114>: 2.27ns
The critical path consists of the following:
	'load' operation ('configReg_load_8', pynq_dsp_hls.cpp:226) on array 'configReg' [394]  (2.27 ns)

 <State 115>: 3.57ns
The critical path consists of the following:
	'load' operation ('configReg_load_8', pynq_dsp_hls.cpp:226) on array 'configReg' [394]  (2.27 ns)
	blocking operation 1.3 ns on control path)

 <State 116>: 2.32ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_40', pynq_dsp_hls.cpp:238) on array 'srcDatas_l' [398]  (2.32 ns)

 <State 117>: 7ns
The critical path consists of the following:
	'call' operation ('tmp_36', pynq_dsp_hls.cpp:238) to 'effect_iir' [400]  (7 ns)

 <State 118>: 1.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[8].r') with incoming values : ('dstDatas[8].r', pynq_dsp_hls.cpp:238) ('dstDatas[8].r', pynq_dsp_hls.cpp:235) ('dstDatas[8].r', pynq_dsp_hls.cpp:232) ('dstDatas[8].r', pynq_dsp_hls.cpp:229) ('dstDatas[8].r', pynq_dsp_hls.cpp:243) [430]  (1.91 ns)

 <State 119>: 6.79ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_39', pynq_dsp_hls.cpp:235) on array 'srcDatas_l' [405]  (2.32 ns)
	'call' operation ('tmp_35', pynq_dsp_hls.cpp:235) to 'effect_delay' [407]  (4.47 ns)

 <State 120>: 1.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[8].r') with incoming values : ('dstDatas[8].r', pynq_dsp_hls.cpp:238) ('dstDatas[8].r', pynq_dsp_hls.cpp:235) ('dstDatas[8].r', pynq_dsp_hls.cpp:232) ('dstDatas[8].r', pynq_dsp_hls.cpp:229) ('dstDatas[8].r', pynq_dsp_hls.cpp:243) [430]  (1.91 ns)

 <State 121>: 2.32ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_38', pynq_dsp_hls.cpp:232) on array 'srcDatas_l' [412]  (2.32 ns)

 <State 122>: 7ns
The critical path consists of the following:
	'call' operation ('tmp_34', pynq_dsp_hls.cpp:232) to 'effect_compressor' [414]  (7 ns)

 <State 123>: 2.32ns
The critical path consists of the following:
	'load' operation ('dstDatas[8].l', pynq_dsp_hls.cpp:242) on array 'srcDatas_l' [426]  (2.32 ns)

 <State 124>: 2.27ns
The critical path consists of the following:
	'load' operation ('configReg_load_9', pynq_dsp_hls.cpp:226) on array 'configReg' [432]  (2.27 ns)

 <State 125>: 3.57ns
The critical path consists of the following:
	'load' operation ('configReg_load_9', pynq_dsp_hls.cpp:226) on array 'configReg' [432]  (2.27 ns)
	blocking operation 1.3 ns on control path)

 <State 126>: 2.32ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_45', pynq_dsp_hls.cpp:238) on array 'srcDatas_l' [436]  (2.32 ns)

 <State 127>: 7ns
The critical path consists of the following:
	'call' operation ('tmp_40', pynq_dsp_hls.cpp:238) to 'effect_iir' [438]  (7 ns)

 <State 128>: 1.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[9].r') with incoming values : ('dstDatas[9].r', pynq_dsp_hls.cpp:238) ('dstDatas[9].r', pynq_dsp_hls.cpp:235) ('dstDatas[9].r', pynq_dsp_hls.cpp:232) ('dstDatas[9].r', pynq_dsp_hls.cpp:229) ('dstDatas[9].r', pynq_dsp_hls.cpp:243) [468]  (1.91 ns)

 <State 129>: 6.79ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_44', pynq_dsp_hls.cpp:235) on array 'srcDatas_l' [443]  (2.32 ns)
	'call' operation ('tmp_39', pynq_dsp_hls.cpp:235) to 'effect_delay' [445]  (4.47 ns)

 <State 130>: 1.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[9].r') with incoming values : ('dstDatas[9].r', pynq_dsp_hls.cpp:238) ('dstDatas[9].r', pynq_dsp_hls.cpp:235) ('dstDatas[9].r', pynq_dsp_hls.cpp:232) ('dstDatas[9].r', pynq_dsp_hls.cpp:229) ('dstDatas[9].r', pynq_dsp_hls.cpp:243) [468]  (1.91 ns)

 <State 131>: 2.32ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_43', pynq_dsp_hls.cpp:232) on array 'srcDatas_l' [450]  (2.32 ns)

 <State 132>: 7ns
The critical path consists of the following:
	'call' operation ('tmp_38', pynq_dsp_hls.cpp:232) to 'effect_compressor' [452]  (7 ns)

 <State 133>: 2.32ns
The critical path consists of the following:
	'load' operation ('dstDatas[9].l', pynq_dsp_hls.cpp:242) on array 'srcDatas_l' [464]  (2.32 ns)

 <State 134>: 2.27ns
The critical path consists of the following:
	'load' operation ('configReg_load_10', pynq_dsp_hls.cpp:226) on array 'configReg' [470]  (2.27 ns)

 <State 135>: 3.57ns
The critical path consists of the following:
	'load' operation ('configReg_load_10', pynq_dsp_hls.cpp:226) on array 'configReg' [470]  (2.27 ns)
	blocking operation 1.3 ns on control path)

 <State 136>: 2.32ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_50', pynq_dsp_hls.cpp:238) on array 'srcDatas_l' [474]  (2.32 ns)

 <State 137>: 7ns
The critical path consists of the following:
	'call' operation ('tmp_44', pynq_dsp_hls.cpp:238) to 'effect_iir' [476]  (7 ns)

 <State 138>: 1.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[10].r') with incoming values : ('dstDatas[10].r', pynq_dsp_hls.cpp:238) ('dstDatas[10].r', pynq_dsp_hls.cpp:235) ('dstDatas[10].r', pynq_dsp_hls.cpp:232) ('dstDatas[10].r', pynq_dsp_hls.cpp:229) ('dstDatas[10].r', pynq_dsp_hls.cpp:243) [506]  (1.91 ns)

 <State 139>: 6.79ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_49', pynq_dsp_hls.cpp:235) on array 'srcDatas_l' [481]  (2.32 ns)
	'call' operation ('tmp_43', pynq_dsp_hls.cpp:235) to 'effect_delay' [483]  (4.47 ns)

 <State 140>: 1.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[10].r') with incoming values : ('dstDatas[10].r', pynq_dsp_hls.cpp:238) ('dstDatas[10].r', pynq_dsp_hls.cpp:235) ('dstDatas[10].r', pynq_dsp_hls.cpp:232) ('dstDatas[10].r', pynq_dsp_hls.cpp:229) ('dstDatas[10].r', pynq_dsp_hls.cpp:243) [506]  (1.91 ns)

 <State 141>: 2.32ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_48', pynq_dsp_hls.cpp:232) on array 'srcDatas_l' [488]  (2.32 ns)

 <State 142>: 7ns
The critical path consists of the following:
	'call' operation ('tmp_42', pynq_dsp_hls.cpp:232) to 'effect_compressor' [490]  (7 ns)

 <State 143>: 2.32ns
The critical path consists of the following:
	'load' operation ('dstDatas[10].l', pynq_dsp_hls.cpp:242) on array 'srcDatas_l' [502]  (2.32 ns)

 <State 144>: 2.27ns
The critical path consists of the following:
	'load' operation ('configReg_load_11', pynq_dsp_hls.cpp:226) on array 'configReg' [508]  (2.27 ns)

 <State 145>: 3.57ns
The critical path consists of the following:
	'load' operation ('configReg_load_11', pynq_dsp_hls.cpp:226) on array 'configReg' [508]  (2.27 ns)
	blocking operation 1.3 ns on control path)

 <State 146>: 2.32ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_55', pynq_dsp_hls.cpp:238) on array 'srcDatas_l' [512]  (2.32 ns)

 <State 147>: 7ns
The critical path consists of the following:
	'call' operation ('tmp_48', pynq_dsp_hls.cpp:238) to 'effect_iir' [514]  (7 ns)

 <State 148>: 1.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[11].r') with incoming values : ('dstDatas[11].r', pynq_dsp_hls.cpp:238) ('dstDatas[11].r', pynq_dsp_hls.cpp:235) ('dstDatas[11].r', pynq_dsp_hls.cpp:232) ('dstDatas[11].r', pynq_dsp_hls.cpp:229) ('dstDatas[11].r', pynq_dsp_hls.cpp:243) [544]  (1.91 ns)

 <State 149>: 6.79ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_54', pynq_dsp_hls.cpp:235) on array 'srcDatas_l' [519]  (2.32 ns)
	'call' operation ('tmp_47', pynq_dsp_hls.cpp:235) to 'effect_delay' [521]  (4.47 ns)

 <State 150>: 1.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[11].r') with incoming values : ('dstDatas[11].r', pynq_dsp_hls.cpp:238) ('dstDatas[11].r', pynq_dsp_hls.cpp:235) ('dstDatas[11].r', pynq_dsp_hls.cpp:232) ('dstDatas[11].r', pynq_dsp_hls.cpp:229) ('dstDatas[11].r', pynq_dsp_hls.cpp:243) [544]  (1.91 ns)

 <State 151>: 2.32ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_53', pynq_dsp_hls.cpp:232) on array 'srcDatas_l' [526]  (2.32 ns)

 <State 152>: 7ns
The critical path consists of the following:
	'call' operation ('tmp_46', pynq_dsp_hls.cpp:232) to 'effect_compressor' [528]  (7 ns)

 <State 153>: 2.32ns
The critical path consists of the following:
	'load' operation ('dstDatas[11].l', pynq_dsp_hls.cpp:242) on array 'srcDatas_l' [540]  (2.32 ns)

 <State 154>: 2.27ns
The critical path consists of the following:
	'load' operation ('configReg_load_12', pynq_dsp_hls.cpp:226) on array 'configReg' [546]  (2.27 ns)

 <State 155>: 3.57ns
The critical path consists of the following:
	'load' operation ('configReg_load_12', pynq_dsp_hls.cpp:226) on array 'configReg' [546]  (2.27 ns)
	blocking operation 1.3 ns on control path)

 <State 156>: 2.32ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_60', pynq_dsp_hls.cpp:238) on array 'srcDatas_l' [550]  (2.32 ns)

 <State 157>: 7ns
The critical path consists of the following:
	'call' operation ('tmp_52', pynq_dsp_hls.cpp:238) to 'effect_iir' [552]  (7 ns)

 <State 158>: 1.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[12].r') with incoming values : ('dstDatas[12].r', pynq_dsp_hls.cpp:238) ('dstDatas[12].r', pynq_dsp_hls.cpp:235) ('dstDatas[12].r', pynq_dsp_hls.cpp:232) ('dstDatas[12].r', pynq_dsp_hls.cpp:229) ('dstDatas[12].r', pynq_dsp_hls.cpp:243) [582]  (1.91 ns)

 <State 159>: 6.79ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_59', pynq_dsp_hls.cpp:235) on array 'srcDatas_l' [557]  (2.32 ns)
	'call' operation ('tmp_51', pynq_dsp_hls.cpp:235) to 'effect_delay' [559]  (4.47 ns)

 <State 160>: 1.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[12].r') with incoming values : ('dstDatas[12].r', pynq_dsp_hls.cpp:238) ('dstDatas[12].r', pynq_dsp_hls.cpp:235) ('dstDatas[12].r', pynq_dsp_hls.cpp:232) ('dstDatas[12].r', pynq_dsp_hls.cpp:229) ('dstDatas[12].r', pynq_dsp_hls.cpp:243) [582]  (1.91 ns)

 <State 161>: 2.32ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_58', pynq_dsp_hls.cpp:232) on array 'srcDatas_l' [564]  (2.32 ns)

 <State 162>: 7ns
The critical path consists of the following:
	'call' operation ('tmp_50', pynq_dsp_hls.cpp:232) to 'effect_compressor' [566]  (7 ns)

 <State 163>: 2.32ns
The critical path consists of the following:
	'load' operation ('dstDatas[12].l', pynq_dsp_hls.cpp:242) on array 'srcDatas_l' [578]  (2.32 ns)

 <State 164>: 2.27ns
The critical path consists of the following:
	'load' operation ('configReg_load_13', pynq_dsp_hls.cpp:226) on array 'configReg' [584]  (2.27 ns)

 <State 165>: 3.57ns
The critical path consists of the following:
	'load' operation ('configReg_load_13', pynq_dsp_hls.cpp:226) on array 'configReg' [584]  (2.27 ns)
	blocking operation 1.3 ns on control path)

 <State 166>: 2.32ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_65', pynq_dsp_hls.cpp:238) on array 'srcDatas_l' [588]  (2.32 ns)

 <State 167>: 7ns
The critical path consists of the following:
	'call' operation ('tmp_56', pynq_dsp_hls.cpp:238) to 'effect_iir' [590]  (7 ns)

 <State 168>: 1.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[13].r') with incoming values : ('dstDatas[13].r', pynq_dsp_hls.cpp:238) ('dstDatas[13].r', pynq_dsp_hls.cpp:235) ('dstDatas[13].r', pynq_dsp_hls.cpp:232) ('dstDatas[13].r', pynq_dsp_hls.cpp:229) ('dstDatas[13].r', pynq_dsp_hls.cpp:243) [620]  (1.91 ns)

 <State 169>: 6.79ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_64', pynq_dsp_hls.cpp:235) on array 'srcDatas_l' [595]  (2.32 ns)
	'call' operation ('tmp_55', pynq_dsp_hls.cpp:235) to 'effect_delay' [597]  (4.47 ns)

 <State 170>: 1.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[13].r') with incoming values : ('dstDatas[13].r', pynq_dsp_hls.cpp:238) ('dstDatas[13].r', pynq_dsp_hls.cpp:235) ('dstDatas[13].r', pynq_dsp_hls.cpp:232) ('dstDatas[13].r', pynq_dsp_hls.cpp:229) ('dstDatas[13].r', pynq_dsp_hls.cpp:243) [620]  (1.91 ns)

 <State 171>: 2.32ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_63', pynq_dsp_hls.cpp:232) on array 'srcDatas_l' [602]  (2.32 ns)

 <State 172>: 7ns
The critical path consists of the following:
	'call' operation ('tmp_54', pynq_dsp_hls.cpp:232) to 'effect_compressor' [604]  (7 ns)

 <State 173>: 2.32ns
The critical path consists of the following:
	'load' operation ('dstDatas[13].l', pynq_dsp_hls.cpp:242) on array 'srcDatas_l' [616]  (2.32 ns)

 <State 174>: 2.27ns
The critical path consists of the following:
	'load' operation ('configReg_load_14', pynq_dsp_hls.cpp:226) on array 'configReg' [622]  (2.27 ns)

 <State 175>: 3.57ns
The critical path consists of the following:
	'load' operation ('configReg_load_14', pynq_dsp_hls.cpp:226) on array 'configReg' [622]  (2.27 ns)
	blocking operation 1.3 ns on control path)

 <State 176>: 2.32ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_69', pynq_dsp_hls.cpp:238) on array 'srcDatas_l' [626]  (2.32 ns)

 <State 177>: 7ns
The critical path consists of the following:
	'call' operation ('tmp_60', pynq_dsp_hls.cpp:238) to 'effect_iir' [628]  (7 ns)

 <State 178>: 1.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[14].r') with incoming values : ('dstDatas[14].r', pynq_dsp_hls.cpp:238) ('dstDatas[14].r', pynq_dsp_hls.cpp:235) ('dstDatas[14].r', pynq_dsp_hls.cpp:232) ('dstDatas[14].r', pynq_dsp_hls.cpp:229) ('dstDatas[14].r', pynq_dsp_hls.cpp:243) [658]  (1.91 ns)

 <State 179>: 6.79ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_68', pynq_dsp_hls.cpp:235) on array 'srcDatas_l' [633]  (2.32 ns)
	'call' operation ('tmp_59', pynq_dsp_hls.cpp:235) to 'effect_delay' [635]  (4.47 ns)

 <State 180>: 1.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas[14].r') with incoming values : ('dstDatas[14].r', pynq_dsp_hls.cpp:238) ('dstDatas[14].r', pynq_dsp_hls.cpp:235) ('dstDatas[14].r', pynq_dsp_hls.cpp:232) ('dstDatas[14].r', pynq_dsp_hls.cpp:229) ('dstDatas[14].r', pynq_dsp_hls.cpp:243) [658]  (1.91 ns)

 <State 181>: 2.32ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_67', pynq_dsp_hls.cpp:232) on array 'srcDatas_l' [640]  (2.32 ns)

 <State 182>: 7ns
The critical path consists of the following:
	'call' operation ('tmp_58', pynq_dsp_hls.cpp:232) to 'effect_compressor' [642]  (7 ns)

 <State 183>: 2.32ns
The critical path consists of the following:
	'load' operation ('dstDatas[14].l', pynq_dsp_hls.cpp:242) on array 'srcDatas_l' [654]  (2.32 ns)

 <State 184>: 2.27ns
The critical path consists of the following:
	'load' operation ('configReg_load_15', pynq_dsp_hls.cpp:226) on array 'configReg' [660]  (2.27 ns)

 <State 185>: 3.57ns
The critical path consists of the following:
	'load' operation ('configReg_load_15', pynq_dsp_hls.cpp:226) on array 'configReg' [660]  (2.27 ns)
	blocking operation 1.3 ns on control path)

 <State 186>: 2.32ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_73', pynq_dsp_hls.cpp:238) on array 'srcDatas_l' [664]  (2.32 ns)

 <State 187>: 7ns
The critical path consists of the following:
	'call' operation ('tmp_64', pynq_dsp_hls.cpp:238) to 'effect_iir' [666]  (7 ns)

 <State 188>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln259', pynq_dsp_hls.cpp:259) of variable 'dstDatas[0].l' on array 'srcDatas_l' [787]  (2.32 ns)

 <State 189>: 6.79ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_72', pynq_dsp_hls.cpp:235) on array 'srcDatas_l' [671]  (2.32 ns)
	'call' operation ('tmp_63', pynq_dsp_hls.cpp:235) to 'effect_delay' [673]  (4.47 ns)

 <State 190>: 1.91ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('dstDatas_r_load', pynq_dsp_hls.cpp:243) with incoming values : ('p_112_0_s', pynq_dsp_hls.cpp:238) ('p_18_0_s', pynq_dsp_hls.cpp:235) ('p_14_0_s', pynq_dsp_hls.cpp:232) ('p_1_0_s', pynq_dsp_hls.cpp:229) ('srcDatas_r_load_15', pynq_dsp_hls.cpp:243) [696]  (1.91 ns)

 <State 191>: 2.32ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_71', pynq_dsp_hls.cpp:232) on array 'srcDatas_l' [678]  (2.32 ns)

 <State 192>: 7ns
The critical path consists of the following:
	'call' operation ('tmp_62', pynq_dsp_hls.cpp:232) to 'effect_compressor' [680]  (7 ns)

 <State 193>: 2.32ns
The critical path consists of the following:
	'load' operation ('srcDatas_l_load_15', pynq_dsp_hls.cpp:242) on array 'srcDatas_l' [692]  (2.32 ns)

 <State 194>: 5.7ns
The critical path consists of the following:
	'phi' operation ('dstDatas_l_load', pynq_dsp_hls.cpp:242) with incoming values : ('p_011_0_s', pynq_dsp_hls.cpp:238) ('p_07_0_s', pynq_dsp_hls.cpp:235) ('p_03_0_s', pynq_dsp_hls.cpp:232) ('p_0_0_s', pynq_dsp_hls.cpp:229) ('srcDatas_l_load_15', pynq_dsp_hls.cpp:242) [697]  (0 ns)
	'fmul' operation ('floatDstL', pynq_dsp_hls.cpp:249) [698]  (5.7 ns)

 <State 195>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('floatDstL', pynq_dsp_hls.cpp:249) [698]  (5.7 ns)

 <State 196>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('floatDstL', pynq_dsp_hls.cpp:249) [698]  (5.7 ns)

 <State 197>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('floatDstL', pynq_dsp_hls.cpp:249) [698]  (5.7 ns)

 <State 198>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('floatDstR', pynq_dsp_hls.cpp:250) [699]  (5.7 ns)

 <State 199>: 6.84ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln284', pynq_dsp_hls.cpp:251) [711]  (1.66 ns)
	'and' operation ('and_ln284', pynq_dsp_hls.cpp:251) [723]  (0.978 ns)
	'and' operation ('and_ln285', pynq_dsp_hls.cpp:251) [724]  (0 ns)
	'select' operation ('select_ln285', pynq_dsp_hls.cpp:251) [725]  (4.2 ns)

 <State 200>: 6.84ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln284_1', pynq_dsp_hls.cpp:252) [750]  (1.66 ns)
	'and' operation ('and_ln284_1', pynq_dsp_hls.cpp:252) [762]  (0.978 ns)
	'and' operation ('and_ln285_2', pynq_dsp_hls.cpp:252) [763]  (0 ns)
	'select' operation ('select_ln285_2', pynq_dsp_hls.cpp:252) [764]  (4.2 ns)

 <State 201>: 7ns
The critical path consists of the following:
	'getelementptr' operation ('physMemPtr_V_addr_2', pynq_dsp_hls.cpp:253) [781]  (0 ns)
	bus request on port 'physMemPtr_V' (pynq_dsp_hls.cpp:253) [782]  (7 ns)

 <State 202>: 7ns
The critical path consists of the following:
	bus write on port 'physMemPtr_V' (pynq_dsp_hls.cpp:253) [783]  (7 ns)

 <State 203>: 7ns
The critical path consists of the following:
	bus write on port 'physMemPtr_V' (pynq_dsp_hls.cpp:254) [785]  (7 ns)

 <State 204>: 7ns
The critical path consists of the following:
	bus access on port 'physMemPtr_V' (pynq_dsp_hls.cpp:254) [786]  (7 ns)

 <State 205>: 7ns
The critical path consists of the following:
	bus access on port 'physMemPtr_V' (pynq_dsp_hls.cpp:254) [786]  (7 ns)

 <State 206>: 7ns
The critical path consists of the following:
	bus access on port 'physMemPtr_V' (pynq_dsp_hls.cpp:254) [786]  (7 ns)

 <State 207>: 7ns
The critical path consists of the following:
	bus access on port 'physMemPtr_V' (pynq_dsp_hls.cpp:254) [786]  (7 ns)

 <State 208>: 7ns
The critical path consists of the following:
	bus access on port 'physMemPtr_V' (pynq_dsp_hls.cpp:254) [786]  (7 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
