============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Apr 01 2025  06:13:35 pm
  Module:                 counter_top
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (9058 ps) Setup Check with Pin count_reg[7]/CK->D
          Group: clk
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) count_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      64                  
       Uncertainty:-     400                  
     Required Time:=    9536                  
      Launch Clock:-       0                  
         Data Path:-     478                  
             Slack:=    9058                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  count_reg[0]/CK -       -      R     (arrival)      8    -   400     0       0    (-,-) 
  count_reg[0]/Q  -       CK->Q  R     DFFR_X1        3  3.7    14   128     128    (-,-) 
  g256__7098/ZN   -       A2->ZN F     NAND2_X1       3  5.6    14    39     166    (-,-) 
  g252/ZN         -       A->ZN  R     INV_X1         1  1.9     8    31     197    (-,-) 
  g251__2802/ZN   -       A1->ZN F     NAND2_X1       2  3.5    10    27     225    (-,-) 
  g248__1617/ZN   -       A1->ZN R     NOR2_X1        3  6.5    38    62     287    (-,-) 
  g243__6783/ZN   -       A1->ZN F     NAND2_X1       2  3.5    16    40     326    (-,-) 
  g240__8428/ZN   -       A1->ZN R     NOR2_X1        3  6.5    38    64     391    (-,-) 
  g235__5107/ZN   -       A1->ZN F     NAND2_X1       1  2.4    14    36     427    (-,-) 
  g231__2398/ZN   -       A->ZN  R     XNOR2_X1       1  1.4    17    42     469    (-,-) 
  count_reg[7]/D  <<<     -      R     DFFR_X1        1    -     -     9     478    (-,-) 
#-----------------------------------------------------------------------------------------

