
Riego.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000066fc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c0  08006890  08006890  00016890  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006b50  08006b50  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08006b50  08006b50  00016b50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006b58  08006b58  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006b58  08006b58  00016b58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006b5c  08006b5c  00016b5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08006b60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000170  200001dc  08006d3c  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000034c  08006d3c  0002034c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ce96  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001a71  00000000  00000000  0002d0a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d98  00000000  00000000  0002eb18  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ce8  00000000  00000000  0002f8b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021672  00000000  00000000  00030598  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ab9a  00000000  00000000  00051c0a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ce688  00000000  00000000  0005c7a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0012ae2c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004400  00000000  00000000  0012aea8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006874 	.word	0x08006874

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08006874 	.word	0x08006874

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b972 	b.w	8000ea4 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	4688      	mov	r8, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14b      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4615      	mov	r5, r2
 8000bea:	d967      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0720 	rsb	r7, r2, #32
 8000bf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bfa:	fa20 f707 	lsr.w	r7, r0, r7
 8000bfe:	4095      	lsls	r5, r2
 8000c00:	ea47 0803 	orr.w	r8, r7, r3
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c10:	fa1f fc85 	uxth.w	ip, r5
 8000c14:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18eb      	adds	r3, r5, r3
 8000c26:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c2a:	f080 811b 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8118 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c34:	3f02      	subs	r7, #2
 8000c36:	442b      	add	r3, r5
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4c:	45a4      	cmp	ip, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	192c      	adds	r4, r5, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8107 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c5a:	45a4      	cmp	ip, r4
 8000c5c:	f240 8104 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c60:	3802      	subs	r0, #2
 8000c62:	442c      	add	r4, r5
 8000c64:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c68:	eba4 040c 	sub.w	r4, r4, ip
 8000c6c:	2700      	movs	r7, #0
 8000c6e:	b11e      	cbz	r6, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c6 4300 	strd	r4, r3, [r6]
 8000c78:	4639      	mov	r1, r7
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0xbe>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80eb 	beq.w	8000e5e <__udivmoddi4+0x286>
 8000c88:	2700      	movs	r7, #0
 8000c8a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c8e:	4638      	mov	r0, r7
 8000c90:	4639      	mov	r1, r7
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	fab3 f783 	clz	r7, r3
 8000c9a:	2f00      	cmp	r7, #0
 8000c9c:	d147      	bne.n	8000d2e <__udivmoddi4+0x156>
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d302      	bcc.n	8000ca8 <__udivmoddi4+0xd0>
 8000ca2:	4282      	cmp	r2, r0
 8000ca4:	f200 80fa 	bhi.w	8000e9c <__udivmoddi4+0x2c4>
 8000ca8:	1a84      	subs	r4, r0, r2
 8000caa:	eb61 0303 	sbc.w	r3, r1, r3
 8000cae:	2001      	movs	r0, #1
 8000cb0:	4698      	mov	r8, r3
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	d0e0      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000cb6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cba:	e7dd      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000cbc:	b902      	cbnz	r2, 8000cc0 <__udivmoddi4+0xe8>
 8000cbe:	deff      	udf	#255	; 0xff
 8000cc0:	fab2 f282 	clz	r2, r2
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f040 808f 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cca:	1b49      	subs	r1, r1, r5
 8000ccc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cd0:	fa1f f885 	uxth.w	r8, r5
 8000cd4:	2701      	movs	r7, #1
 8000cd6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ce0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ce4:	fb08 f10c 	mul.w	r1, r8, ip
 8000ce8:	4299      	cmp	r1, r3
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cec:	18eb      	adds	r3, r5, r3
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4299      	cmp	r1, r3
 8000cf6:	f200 80cd 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1a59      	subs	r1, r3, r1
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x14c>
 8000d14:	192c      	adds	r4, r5, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x14a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80b6 	bhi.w	8000e8e <__udivmoddi4+0x2b6>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e79f      	b.n	8000c6e <__udivmoddi4+0x96>
 8000d2e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d32:	40bb      	lsls	r3, r7
 8000d34:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d38:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d3c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d40:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d44:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d48:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d4c:	4325      	orrs	r5, r4
 8000d4e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d52:	0c2c      	lsrs	r4, r5, #16
 8000d54:	fb08 3319 	mls	r3, r8, r9, r3
 8000d58:	fa1f fa8e 	uxth.w	sl, lr
 8000d5c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d60:	fb09 f40a 	mul.w	r4, r9, sl
 8000d64:	429c      	cmp	r4, r3
 8000d66:	fa02 f207 	lsl.w	r2, r2, r7
 8000d6a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1e 0303 	adds.w	r3, lr, r3
 8000d74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d78:	f080 8087 	bcs.w	8000e8a <__udivmoddi4+0x2b2>
 8000d7c:	429c      	cmp	r4, r3
 8000d7e:	f240 8084 	bls.w	8000e8a <__udivmoddi4+0x2b2>
 8000d82:	f1a9 0902 	sub.w	r9, r9, #2
 8000d86:	4473      	add	r3, lr
 8000d88:	1b1b      	subs	r3, r3, r4
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d98:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d9c:	45a2      	cmp	sl, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1e 0404 	adds.w	r4, lr, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	d26b      	bcs.n	8000e82 <__udivmoddi4+0x2aa>
 8000daa:	45a2      	cmp	sl, r4
 8000dac:	d969      	bls.n	8000e82 <__udivmoddi4+0x2aa>
 8000dae:	3802      	subs	r0, #2
 8000db0:	4474      	add	r4, lr
 8000db2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000db6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dba:	eba4 040a 	sub.w	r4, r4, sl
 8000dbe:	454c      	cmp	r4, r9
 8000dc0:	46c2      	mov	sl, r8
 8000dc2:	464b      	mov	r3, r9
 8000dc4:	d354      	bcc.n	8000e70 <__udivmoddi4+0x298>
 8000dc6:	d051      	beq.n	8000e6c <__udivmoddi4+0x294>
 8000dc8:	2e00      	cmp	r6, #0
 8000dca:	d069      	beq.n	8000ea0 <__udivmoddi4+0x2c8>
 8000dcc:	ebb1 050a 	subs.w	r5, r1, sl
 8000dd0:	eb64 0403 	sbc.w	r4, r4, r3
 8000dd4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	40fc      	lsrs	r4, r7
 8000ddc:	ea4c 0505 	orr.w	r5, ip, r5
 8000de0:	e9c6 5400 	strd	r5, r4, [r6]
 8000de4:	2700      	movs	r7, #0
 8000de6:	e747      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000de8:	f1c2 0320 	rsb	r3, r2, #32
 8000dec:	fa20 f703 	lsr.w	r7, r0, r3
 8000df0:	4095      	lsls	r5, r2
 8000df2:	fa01 f002 	lsl.w	r0, r1, r2
 8000df6:	fa21 f303 	lsr.w	r3, r1, r3
 8000dfa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dfe:	4338      	orrs	r0, r7
 8000e00:	0c01      	lsrs	r1, r0, #16
 8000e02:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e06:	fa1f f885 	uxth.w	r8, r5
 8000e0a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e12:	fb07 f308 	mul.w	r3, r7, r8
 8000e16:	428b      	cmp	r3, r1
 8000e18:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1c:	d907      	bls.n	8000e2e <__udivmoddi4+0x256>
 8000e1e:	1869      	adds	r1, r5, r1
 8000e20:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e24:	d22f      	bcs.n	8000e86 <__udivmoddi4+0x2ae>
 8000e26:	428b      	cmp	r3, r1
 8000e28:	d92d      	bls.n	8000e86 <__udivmoddi4+0x2ae>
 8000e2a:	3f02      	subs	r7, #2
 8000e2c:	4429      	add	r1, r5
 8000e2e:	1acb      	subs	r3, r1, r3
 8000e30:	b281      	uxth	r1, r0
 8000e32:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e36:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e3e:	fb00 f308 	mul.w	r3, r0, r8
 8000e42:	428b      	cmp	r3, r1
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x27e>
 8000e46:	1869      	adds	r1, r5, r1
 8000e48:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e4c:	d217      	bcs.n	8000e7e <__udivmoddi4+0x2a6>
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d915      	bls.n	8000e7e <__udivmoddi4+0x2a6>
 8000e52:	3802      	subs	r0, #2
 8000e54:	4429      	add	r1, r5
 8000e56:	1ac9      	subs	r1, r1, r3
 8000e58:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e5c:	e73b      	b.n	8000cd6 <__udivmoddi4+0xfe>
 8000e5e:	4637      	mov	r7, r6
 8000e60:	4630      	mov	r0, r6
 8000e62:	e709      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e64:	4607      	mov	r7, r0
 8000e66:	e6e7      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e68:	4618      	mov	r0, r3
 8000e6a:	e6fb      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e6c:	4541      	cmp	r1, r8
 8000e6e:	d2ab      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e70:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e74:	eb69 020e 	sbc.w	r2, r9, lr
 8000e78:	3801      	subs	r0, #1
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	e7a4      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e7e:	4660      	mov	r0, ip
 8000e80:	e7e9      	b.n	8000e56 <__udivmoddi4+0x27e>
 8000e82:	4618      	mov	r0, r3
 8000e84:	e795      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e86:	4667      	mov	r7, ip
 8000e88:	e7d1      	b.n	8000e2e <__udivmoddi4+0x256>
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	e77c      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	442c      	add	r4, r5
 8000e92:	e747      	b.n	8000d24 <__udivmoddi4+0x14c>
 8000e94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e98:	442b      	add	r3, r5
 8000e9a:	e72f      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	e708      	b.n	8000cb2 <__udivmoddi4+0xda>
 8000ea0:	4637      	mov	r7, r6
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0xa0>

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to your setup

void lcd_send_cmd (char cmd)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b086      	sub	sp, #24
 8000eac:	af02      	add	r7, sp, #8
 8000eae:	4603      	mov	r3, r0
 8000eb0:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000eb2:	79fb      	ldrb	r3, [r7, #7]
 8000eb4:	f023 030f 	bic.w	r3, r3, #15
 8000eb8:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000eba:	79fb      	ldrb	r3, [r7, #7]
 8000ebc:	011b      	lsls	r3, r3, #4
 8000ebe:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000ec0:	7bfb      	ldrb	r3, [r7, #15]
 8000ec2:	f043 030c 	orr.w	r3, r3, #12
 8000ec6:	b2db      	uxtb	r3, r3
 8000ec8:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8000eca:	7bfb      	ldrb	r3, [r7, #15]
 8000ecc:	f043 0308 	orr.w	r3, r3, #8
 8000ed0:	b2db      	uxtb	r3, r3
 8000ed2:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000ed4:	7bbb      	ldrb	r3, [r7, #14]
 8000ed6:	f043 030c 	orr.w	r3, r3, #12
 8000eda:	b2db      	uxtb	r3, r3
 8000edc:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000ede:	7bbb      	ldrb	r3, [r7, #14]
 8000ee0:	f043 0308 	orr.w	r3, r3, #8
 8000ee4:	b2db      	uxtb	r3, r3
 8000ee6:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000ee8:	f107 0208 	add.w	r2, r7, #8
 8000eec:	2364      	movs	r3, #100	; 0x64
 8000eee:	9300      	str	r3, [sp, #0]
 8000ef0:	2304      	movs	r3, #4
 8000ef2:	214e      	movs	r1, #78	; 0x4e
 8000ef4:	4803      	ldr	r0, [pc, #12]	; (8000f04 <lcd_send_cmd+0x5c>)
 8000ef6:	f002 f87f 	bl	8002ff8 <HAL_I2C_Master_Transmit>
}
 8000efa:	bf00      	nop
 8000efc:	3710      	adds	r7, #16
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	20000218 	.word	0x20000218

08000f08 <lcd_send_data>:

void lcd_send_data (char data)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b086      	sub	sp, #24
 8000f0c:	af02      	add	r7, sp, #8
 8000f0e:	4603      	mov	r3, r0
 8000f10:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000f12:	79fb      	ldrb	r3, [r7, #7]
 8000f14:	f023 030f 	bic.w	r3, r3, #15
 8000f18:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8000f1a:	79fb      	ldrb	r3, [r7, #7]
 8000f1c:	011b      	lsls	r3, r3, #4
 8000f1e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000f20:	7bfb      	ldrb	r3, [r7, #15]
 8000f22:	f043 030d 	orr.w	r3, r3, #13
 8000f26:	b2db      	uxtb	r3, r3
 8000f28:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8000f2a:	7bfb      	ldrb	r3, [r7, #15]
 8000f2c:	f043 0309 	orr.w	r3, r3, #9
 8000f30:	b2db      	uxtb	r3, r3
 8000f32:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8000f34:	7bbb      	ldrb	r3, [r7, #14]
 8000f36:	f043 030d 	orr.w	r3, r3, #13
 8000f3a:	b2db      	uxtb	r3, r3
 8000f3c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8000f3e:	7bbb      	ldrb	r3, [r7, #14]
 8000f40:	f043 0309 	orr.w	r3, r3, #9
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000f48:	f107 0208 	add.w	r2, r7, #8
 8000f4c:	2364      	movs	r3, #100	; 0x64
 8000f4e:	9300      	str	r3, [sp, #0]
 8000f50:	2304      	movs	r3, #4
 8000f52:	214e      	movs	r1, #78	; 0x4e
 8000f54:	4803      	ldr	r0, [pc, #12]	; (8000f64 <lcd_send_data+0x5c>)
 8000f56:	f002 f84f 	bl	8002ff8 <HAL_I2C_Master_Transmit>
}
 8000f5a:	bf00      	nop
 8000f5c:	3710      	adds	r7, #16
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	20000218 	.word	0x20000218

08000f68 <lcd_clear>:

void lcd_clear (void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x01);
 8000f6c:	2001      	movs	r0, #1
 8000f6e:	f7ff ff9b 	bl	8000ea8 <lcd_send_cmd>
	HAL_Delay(10);
 8000f72:	200a      	movs	r0, #10
 8000f74:	f001 f836 	bl	8001fe4 <HAL_Delay>
}
 8000f78:	bf00      	nop
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
 8000f84:	6039      	str	r1, [r7, #0]
    switch (row)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d002      	beq.n	8000f92 <lcd_put_cur+0x16>
 8000f8c:	2b01      	cmp	r3, #1
 8000f8e:	d005      	beq.n	8000f9c <lcd_put_cur+0x20>
 8000f90:	e009      	b.n	8000fa6 <lcd_put_cur+0x2a>
    {
        case 0:
            col |= 0x80;
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f98:	603b      	str	r3, [r7, #0]
            break;
 8000f9a:	e004      	b.n	8000fa6 <lcd_put_cur+0x2a>
        case 1:
            col |= 0xC0;
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000fa2:	603b      	str	r3, [r7, #0]
            break;
 8000fa4:	bf00      	nop
    }

    lcd_send_cmd (col);
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	4618      	mov	r0, r3
 8000fac:	f7ff ff7c 	bl	8000ea8 <lcd_send_cmd>
}
 8000fb0:	bf00      	nop
 8000fb2:	3708      	adds	r7, #8
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <lcd_init>:


void lcd_init (void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8000fbc:	2032      	movs	r0, #50	; 0x32
 8000fbe:	f001 f811 	bl	8001fe4 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000fc2:	2030      	movs	r0, #48	; 0x30
 8000fc4:	f7ff ff70 	bl	8000ea8 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8000fc8:	2005      	movs	r0, #5
 8000fca:	f001 f80b 	bl	8001fe4 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000fce:	2030      	movs	r0, #48	; 0x30
 8000fd0:	f7ff ff6a 	bl	8000ea8 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8000fd4:	2001      	movs	r0, #1
 8000fd6:	f001 f805 	bl	8001fe4 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000fda:	2030      	movs	r0, #48	; 0x30
 8000fdc:	f7ff ff64 	bl	8000ea8 <lcd_send_cmd>
	HAL_Delay(10);
 8000fe0:	200a      	movs	r0, #10
 8000fe2:	f000 ffff 	bl	8001fe4 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8000fe6:	2020      	movs	r0, #32
 8000fe8:	f7ff ff5e 	bl	8000ea8 <lcd_send_cmd>
	HAL_Delay(10);
 8000fec:	200a      	movs	r0, #10
 8000fee:	f000 fff9 	bl	8001fe4 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8000ff2:	2028      	movs	r0, #40	; 0x28
 8000ff4:	f7ff ff58 	bl	8000ea8 <lcd_send_cmd>
	HAL_Delay(1);
 8000ff8:	2001      	movs	r0, #1
 8000ffa:	f000 fff3 	bl	8001fe4 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8000ffe:	2008      	movs	r0, #8
 8001000:	f7ff ff52 	bl	8000ea8 <lcd_send_cmd>
	HAL_Delay(1);
 8001004:	2001      	movs	r0, #1
 8001006:	f000 ffed 	bl	8001fe4 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 800100a:	2001      	movs	r0, #1
 800100c:	f7ff ff4c 	bl	8000ea8 <lcd_send_cmd>
	HAL_Delay(1);
 8001010:	2001      	movs	r0, #1
 8001012:	f000 ffe7 	bl	8001fe4 <HAL_Delay>
	HAL_Delay(1);
 8001016:	2001      	movs	r0, #1
 8001018:	f000 ffe4 	bl	8001fe4 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 800101c:	2006      	movs	r0, #6
 800101e:	f7ff ff43 	bl	8000ea8 <lcd_send_cmd>
	HAL_Delay(1);
 8001022:	2001      	movs	r0, #1
 8001024:	f000 ffde 	bl	8001fe4 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8001028:	200c      	movs	r0, #12
 800102a:	f7ff ff3d 	bl	8000ea8 <lcd_send_cmd>
}
 800102e:	bf00      	nop
 8001030:	bd80      	pop	{r7, pc}

08001032 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8001032:	b580      	push	{r7, lr}
 8001034:	b082      	sub	sp, #8
 8001036:	af00      	add	r7, sp, #0
 8001038:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 800103a:	e006      	b.n	800104a <lcd_send_string+0x18>
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	1c5a      	adds	r2, r3, #1
 8001040:	607a      	str	r2, [r7, #4]
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	4618      	mov	r0, r3
 8001046:	f7ff ff5f 	bl	8000f08 <lcd_send_data>
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d1f4      	bne.n	800103c <lcd_send_string+0xa>
}
 8001052:	bf00      	nop
 8001054:	3708      	adds	r7, #8
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
	...

0800105c <delay>:
/*************************************************** FUNCIONES ******************************************/

/****************** DELAY CON TIM6 Y CLOCK INTERNO ******************/

void delay (uint16_t time)
{
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0
 8001062:	4603      	mov	r3, r0
 8001064:	80fb      	strh	r3, [r7, #6]
	/* change your code here for the delay in microseconds */
	__HAL_TIM_SET_COUNTER(&htim6, 0);
 8001066:	4b08      	ldr	r3, [pc, #32]	; (8001088 <delay+0x2c>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	2200      	movs	r2, #0
 800106c:	625a      	str	r2, [r3, #36]	; 0x24
	while ((__HAL_TIM_GET_COUNTER(&htim6))<time);
 800106e:	bf00      	nop
 8001070:	4b05      	ldr	r3, [pc, #20]	; (8001088 <delay+0x2c>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001076:	88fb      	ldrh	r3, [r7, #6]
 8001078:	429a      	cmp	r2, r3
 800107a:	d3f9      	bcc.n	8001070 <delay+0x14>
}
 800107c:	bf00      	nop
 800107e:	370c      	adds	r7, #12
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr
 8001088:	200002c0 	.word	0x200002c0

0800108c <Set_Pin_Output>:

/********************** SET PIN (INPUT Y OUTPUT)************************/

void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b088      	sub	sp, #32
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	460b      	mov	r3, r1
 8001096:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001098:	f107 030c 	add.w	r3, r7, #12
 800109c:	2200      	movs	r2, #0
 800109e:	601a      	str	r2, [r3, #0]
 80010a0:	605a      	str	r2, [r3, #4]
 80010a2:	609a      	str	r2, [r3, #8]
 80010a4:	60da      	str	r2, [r3, #12]
 80010a6:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 80010a8:	887b      	ldrh	r3, [r7, #2]
 80010aa:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ac:	2301      	movs	r3, #1
 80010ae:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b0:	2300      	movs	r3, #0
 80010b2:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 80010b4:	f107 030c 	add.w	r3, r7, #12
 80010b8:	4619      	mov	r1, r3
 80010ba:	6878      	ldr	r0, [r7, #4]
 80010bc:	f001 fc80 	bl	80029c0 <HAL_GPIO_Init>
}
 80010c0:	bf00      	nop
 80010c2:	3720      	adds	r7, #32
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}

080010c8 <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b088      	sub	sp, #32
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
 80010d0:	460b      	mov	r3, r1
 80010d2:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d4:	f107 030c 	add.w	r3, r7, #12
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	605a      	str	r2, [r3, #4]
 80010de:	609a      	str	r2, [r3, #8]
 80010e0:	60da      	str	r2, [r3, #12]
 80010e2:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 80010e4:	887b      	ldrh	r3, [r7, #2]
 80010e6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010e8:	2300      	movs	r3, #0
 80010ea:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ec:	2300      	movs	r3, #0
 80010ee:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 80010f0:	f107 030c 	add.w	r3, r7, #12
 80010f4:	4619      	mov	r1, r3
 80010f6:	6878      	ldr	r0, [r7, #4]
 80010f8:	f001 fc62 	bl	80029c0 <HAL_GPIO_Init>
}
 80010fc:	bf00      	nop
 80010fe:	3720      	adds	r7, #32
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}

08001104 <Display_ModoAutom>:

/******************** FUNCIONES DISPLAY LCD ********************/

void Display_ModoAutom ()
{
 8001104:	b590      	push	{r4, r7, lr}
 8001106:	b087      	sub	sp, #28
 8001108:	af00      	add	r7, sp, #0
	char str[20] = {0};
 800110a:	1d3b      	adds	r3, r7, #4
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]
 8001110:	605a      	str	r2, [r3, #4]
 8001112:	609a      	str	r2, [r3, #8]
 8001114:	60da      	str	r2, [r3, #12]
 8001116:	611a      	str	r2, [r3, #16]
	lcd_put_cur(0, 2);
 8001118:	2102      	movs	r1, #2
 800111a:	2000      	movs	r0, #0
 800111c:	f7ff ff2e 	bl	8000f7c <lcd_put_cur>

	sprintf (str, " MODO AUTOM. ");
 8001120:	1d3b      	adds	r3, r7, #4
 8001122:	4a07      	ldr	r2, [pc, #28]	; (8001140 <Display_ModoAutom+0x3c>)
 8001124:	461c      	mov	r4, r3
 8001126:	4613      	mov	r3, r2
 8001128:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800112a:	c407      	stmia	r4!, {r0, r1, r2}
 800112c:	8023      	strh	r3, [r4, #0]
	lcd_send_string(str);
 800112e:	1d3b      	adds	r3, r7, #4
 8001130:	4618      	mov	r0, r3
 8001132:	f7ff ff7e 	bl	8001032 <lcd_send_string>
}
 8001136:	bf00      	nop
 8001138:	371c      	adds	r7, #28
 800113a:	46bd      	mov	sp, r7
 800113c:	bd90      	pop	{r4, r7, pc}
 800113e:	bf00      	nop
 8001140:	08006890 	.word	0x08006890

08001144 <Display_ModoManual>:

void Display_ModoManual ()
{
 8001144:	b590      	push	{r4, r7, lr}
 8001146:	b087      	sub	sp, #28
 8001148:	af00      	add	r7, sp, #0
	char str[20] = {0};
 800114a:	1d3b      	adds	r3, r7, #4
 800114c:	2200      	movs	r2, #0
 800114e:	601a      	str	r2, [r3, #0]
 8001150:	605a      	str	r2, [r3, #4]
 8001152:	609a      	str	r2, [r3, #8]
 8001154:	60da      	str	r2, [r3, #12]
 8001156:	611a      	str	r2, [r3, #16]
	lcd_put_cur(0, 2);
 8001158:	2102      	movs	r1, #2
 800115a:	2000      	movs	r0, #0
 800115c:	f7ff ff0e 	bl	8000f7c <lcd_put_cur>

	sprintf (str, " MODO MANUAL ");
 8001160:	1d3b      	adds	r3, r7, #4
 8001162:	4a07      	ldr	r2, [pc, #28]	; (8001180 <Display_ModoManual+0x3c>)
 8001164:	461c      	mov	r4, r3
 8001166:	4613      	mov	r3, r2
 8001168:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800116a:	c407      	stmia	r4!, {r0, r1, r2}
 800116c:	8023      	strh	r3, [r4, #0]
	lcd_send_string(str);
 800116e:	1d3b      	adds	r3, r7, #4
 8001170:	4618      	mov	r0, r3
 8001172:	f7ff ff5e 	bl	8001032 <lcd_send_string>
}
 8001176:	bf00      	nop
 8001178:	371c      	adds	r7, #28
 800117a:	46bd      	mov	sp, r7
 800117c:	bd90      	pop	{r4, r7, pc}
 800117e:	bf00      	nop
 8001180:	080068a0 	.word	0x080068a0

08001184 <Display_Temp>:

void Display_Temp (float Temp)
{
 8001184:	b590      	push	{r4, r7, lr}
 8001186:	b089      	sub	sp, #36	; 0x24
 8001188:	af00      	add	r7, sp, #0
 800118a:	ed87 0a01 	vstr	s0, [r7, #4]
	char str[20] = {0};
 800118e:	f107 030c 	add.w	r3, r7, #12
 8001192:	2200      	movs	r2, #0
 8001194:	601a      	str	r2, [r3, #0]
 8001196:	605a      	str	r2, [r3, #4]
 8001198:	609a      	str	r2, [r3, #8]
 800119a:	60da      	str	r2, [r3, #12]
 800119c:	611a      	str	r2, [r3, #16]
	lcd_put_cur(1, 1);
 800119e:	2101      	movs	r1, #1
 80011a0:	2001      	movs	r0, #1
 80011a2:	f7ff feeb 	bl	8000f7c <lcd_put_cur>

	sprintf (str, "TEMP: %.2f ", Temp);
 80011a6:	6878      	ldr	r0, [r7, #4]
 80011a8:	f7ff f9ce 	bl	8000548 <__aeabi_f2d>
 80011ac:	4603      	mov	r3, r0
 80011ae:	460c      	mov	r4, r1
 80011b0:	f107 000c 	add.w	r0, r7, #12
 80011b4:	461a      	mov	r2, r3
 80011b6:	4623      	mov	r3, r4
 80011b8:	4907      	ldr	r1, [pc, #28]	; (80011d8 <Display_Temp+0x54>)
 80011ba:	f003 ff6b 	bl	8005094 <siprintf>
	lcd_send_string(str);
 80011be:	f107 030c 	add.w	r3, r7, #12
 80011c2:	4618      	mov	r0, r3
 80011c4:	f7ff ff35 	bl	8001032 <lcd_send_string>
	lcd_send_data('C');
 80011c8:	2043      	movs	r0, #67	; 0x43
 80011ca:	f7ff fe9d 	bl	8000f08 <lcd_send_data>
}
 80011ce:	bf00      	nop
 80011d0:	3724      	adds	r7, #36	; 0x24
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd90      	pop	{r4, r7, pc}
 80011d6:	bf00      	nop
 80011d8:	080068b0 	.word	0x080068b0

080011dc <Display_Pot>:

void Display_Pot (uint32_t Pot)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b088      	sub	sp, #32
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
	char str[20] = {0};
 80011e4:	f107 030c 	add.w	r3, r7, #12
 80011e8:	2200      	movs	r2, #0
 80011ea:	601a      	str	r2, [r3, #0]
 80011ec:	605a      	str	r2, [r3, #4]
 80011ee:	609a      	str	r2, [r3, #8]
 80011f0:	60da      	str	r2, [r3, #12]
 80011f2:	611a      	str	r2, [r3, #16]
	lcd_put_cur(1, 4);
 80011f4:	2104      	movs	r1, #4
 80011f6:	2001      	movs	r0, #1
 80011f8:	f7ff fec0 	bl	8000f7c <lcd_put_cur>

	sprintf (str, "POT: %d ", Pot);
 80011fc:	f107 030c 	add.w	r3, r7, #12
 8001200:	687a      	ldr	r2, [r7, #4]
 8001202:	4908      	ldr	r1, [pc, #32]	; (8001224 <Display_Pot+0x48>)
 8001204:	4618      	mov	r0, r3
 8001206:	f003 ff45 	bl	8005094 <siprintf>
	lcd_send_string(str);
 800120a:	f107 030c 	add.w	r3, r7, #12
 800120e:	4618      	mov	r0, r3
 8001210:	f7ff ff0f 	bl	8001032 <lcd_send_string>
	lcd_send_data('%');
 8001214:	2025      	movs	r0, #37	; 0x25
 8001216:	f7ff fe77 	bl	8000f08 <lcd_send_data>
}
 800121a:	bf00      	nop
 800121c:	3720      	adds	r7, #32
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	080068bc 	.word	0x080068bc

08001228 <DS18B20_Start>:


/************************ FUNCIONES DS18B20 *******************************/

uint8_t DS18B20_Start (void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 800122e:	2300      	movs	r3, #0
 8001230:	71fb      	strb	r3, [r7, #7]
	Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);   // set the pin as output
 8001232:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001236:	4815      	ldr	r0, [pc, #84]	; (800128c <DS18B20_Start+0x64>)
 8001238:	f7ff ff28 	bl	800108c <Set_Pin_Output>
	HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin low
 800123c:	2200      	movs	r2, #0
 800123e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001242:	4812      	ldr	r0, [pc, #72]	; (800128c <DS18B20_Start+0x64>)
 8001244:	f001 fd6e 	bl	8002d24 <HAL_GPIO_WritePin>
	delay (480);   // delay according to datasheet
 8001248:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 800124c:	f7ff ff06 	bl	800105c <delay>

	Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);    // set the pin as input
 8001250:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001254:	480d      	ldr	r0, [pc, #52]	; (800128c <DS18B20_Start+0x64>)
 8001256:	f7ff ff37 	bl	80010c8 <Set_Pin_Input>
	delay (80);    // delay according to datasheet
 800125a:	2050      	movs	r0, #80	; 0x50
 800125c:	f7ff fefe 	bl	800105c <delay>

	if (!(HAL_GPIO_ReadPin (DS18B20_PORT, DS18B20_PIN))) Response = 1;    // if the pin is low i.e the presence pulse is detected
 8001260:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001264:	4809      	ldr	r0, [pc, #36]	; (800128c <DS18B20_Start+0x64>)
 8001266:	f001 fd45 	bl	8002cf4 <HAL_GPIO_ReadPin>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d102      	bne.n	8001276 <DS18B20_Start+0x4e>
 8001270:	2301      	movs	r3, #1
 8001272:	71fb      	strb	r3, [r7, #7]
 8001274:	e001      	b.n	800127a <DS18B20_Start+0x52>
	else Response = -1;
 8001276:	23ff      	movs	r3, #255	; 0xff
 8001278:	71fb      	strb	r3, [r7, #7]

	delay (400); // 480 us delay totally.
 800127a:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800127e:	f7ff feed 	bl	800105c <delay>

	return Response;
 8001282:	79fb      	ldrb	r3, [r7, #7]
}
 8001284:	4618      	mov	r0, r3
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	40020400 	.word	0x40020400

08001290 <DS18B20_Write>:

void DS18B20_Write (uint8_t data)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b084      	sub	sp, #16
 8001294:	af00      	add	r7, sp, #0
 8001296:	4603      	mov	r3, r0
 8001298:	71fb      	strb	r3, [r7, #7]
	Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);  // set as output
 800129a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800129e:	4821      	ldr	r0, [pc, #132]	; (8001324 <DS18B20_Write+0x94>)
 80012a0:	f7ff fef4 	bl	800108c <Set_Pin_Output>

	for (int i=0; i<8; i++)
 80012a4:	2300      	movs	r3, #0
 80012a6:	60fb      	str	r3, [r7, #12]
 80012a8:	e034      	b.n	8001314 <DS18B20_Write+0x84>
	{

		if ((data & (1<<i))!=0)  // if the bit is high
 80012aa:	79fa      	ldrb	r2, [r7, #7]
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	fa42 f303 	asr.w	r3, r2, r3
 80012b2:	f003 0301 	and.w	r3, r3, #1
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d016      	beq.n	80012e8 <DS18B20_Write+0x58>
		{
			// write 1

			Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);  // set as output
 80012ba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012be:	4819      	ldr	r0, [pc, #100]	; (8001324 <DS18B20_Write+0x94>)
 80012c0:	f7ff fee4 	bl	800108c <Set_Pin_Output>
			HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin LOW
 80012c4:	2200      	movs	r2, #0
 80012c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012ca:	4816      	ldr	r0, [pc, #88]	; (8001324 <DS18B20_Write+0x94>)
 80012cc:	f001 fd2a 	bl	8002d24 <HAL_GPIO_WritePin>
			delay (1);  // wait for 1 us
 80012d0:	2001      	movs	r0, #1
 80012d2:	f7ff fec3 	bl	800105c <delay>

			Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);  // set as input
 80012d6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012da:	4812      	ldr	r0, [pc, #72]	; (8001324 <DS18B20_Write+0x94>)
 80012dc:	f7ff fef4 	bl	80010c8 <Set_Pin_Input>
			delay (50);  // wait for 60 us
 80012e0:	2032      	movs	r0, #50	; 0x32
 80012e2:	f7ff febb 	bl	800105c <delay>
 80012e6:	e012      	b.n	800130e <DS18B20_Write+0x7e>

		else  // if the bit is low
		{
			// write 0

			Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);
 80012e8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012ec:	480d      	ldr	r0, [pc, #52]	; (8001324 <DS18B20_Write+0x94>)
 80012ee:	f7ff fecd 	bl	800108c <Set_Pin_Output>
			HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin LOW
 80012f2:	2200      	movs	r2, #0
 80012f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012f8:	480a      	ldr	r0, [pc, #40]	; (8001324 <DS18B20_Write+0x94>)
 80012fa:	f001 fd13 	bl	8002d24 <HAL_GPIO_WritePin>
			delay (50);  // wait for 60 us
 80012fe:	2032      	movs	r0, #50	; 0x32
 8001300:	f7ff feac 	bl	800105c <delay>

			Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);
 8001304:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001308:	4806      	ldr	r0, [pc, #24]	; (8001324 <DS18B20_Write+0x94>)
 800130a:	f7ff fedd 	bl	80010c8 <Set_Pin_Input>
	for (int i=0; i<8; i++)
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	3301      	adds	r3, #1
 8001312:	60fb      	str	r3, [r7, #12]
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	2b07      	cmp	r3, #7
 8001318:	ddc7      	ble.n	80012aa <DS18B20_Write+0x1a>
		}
	}
}
 800131a:	bf00      	nop
 800131c:	3710      	adds	r7, #16
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	40020400 	.word	0x40020400

08001328 <DS18B20_Read>:

uint8_t DS18B20_Read (void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
	uint8_t value=0;
 800132e:	2300      	movs	r3, #0
 8001330:	71fb      	strb	r3, [r7, #7]

	Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);
 8001332:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001336:	481c      	ldr	r0, [pc, #112]	; (80013a8 <DS18B20_Read+0x80>)
 8001338:	f7ff fec6 	bl	80010c8 <Set_Pin_Input>

	for (int i=0;i<8;i++)
 800133c:	2300      	movs	r3, #0
 800133e:	603b      	str	r3, [r7, #0]
 8001340:	e02a      	b.n	8001398 <DS18B20_Read+0x70>
	{
		Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);   // set as output
 8001342:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001346:	4818      	ldr	r0, [pc, #96]	; (80013a8 <DS18B20_Read+0x80>)
 8001348:	f7ff fea0 	bl	800108c <Set_Pin_Output>

		HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the data pin LOW
 800134c:	2200      	movs	r2, #0
 800134e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001352:	4815      	ldr	r0, [pc, #84]	; (80013a8 <DS18B20_Read+0x80>)
 8001354:	f001 fce6 	bl	8002d24 <HAL_GPIO_WritePin>
		delay (1);  // wait for > 1us
 8001358:	2001      	movs	r0, #1
 800135a:	f7ff fe7f 	bl	800105c <delay>

		Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);  // set as input
 800135e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001362:	4811      	ldr	r0, [pc, #68]	; (80013a8 <DS18B20_Read+0x80>)
 8001364:	f7ff feb0 	bl	80010c8 <Set_Pin_Input>
		if (HAL_GPIO_ReadPin (DS18B20_PORT, DS18B20_PIN))  // if the pin is HIGH
 8001368:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800136c:	480e      	ldr	r0, [pc, #56]	; (80013a8 <DS18B20_Read+0x80>)
 800136e:	f001 fcc1 	bl	8002cf4 <HAL_GPIO_ReadPin>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d009      	beq.n	800138c <DS18B20_Read+0x64>
		{
			value |= 1<<i;  // read = 1
 8001378:	2201      	movs	r2, #1
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	fa02 f303 	lsl.w	r3, r2, r3
 8001380:	b25a      	sxtb	r2, r3
 8001382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001386:	4313      	orrs	r3, r2
 8001388:	b25b      	sxtb	r3, r3
 800138a:	71fb      	strb	r3, [r7, #7]
		}
		delay (50);  // wait for 60 us
 800138c:	2032      	movs	r0, #50	; 0x32
 800138e:	f7ff fe65 	bl	800105c <delay>
	for (int i=0;i<8;i++)
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	3301      	adds	r3, #1
 8001396:	603b      	str	r3, [r7, #0]
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	2b07      	cmp	r3, #7
 800139c:	ddd1      	ble.n	8001342 <DS18B20_Read+0x1a>
	}
	return value;
 800139e:	79fb      	ldrb	r3, [r7, #7]
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	3708      	adds	r7, #8
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	40020400 	.word	0x40020400

080013ac <avanceMotor>:


/*********************** FUNCIONES DE MOTOR ****************************/
void avanceMotor(int s)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
	//TIM9->CCR1=s;
	__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, s);
 80013b4:	4b09      	ldr	r3, [pc, #36]	; (80013dc <avanceMotor+0x30>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	687a      	ldr	r2, [r7, #4]
 80013ba:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_GPIO_WritePin(MOTOR_PORT, INI2_PIN,GPIO_PIN_SET);
 80013bc:	2201      	movs	r2, #1
 80013be:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013c2:	4807      	ldr	r0, [pc, #28]	; (80013e0 <avanceMotor+0x34>)
 80013c4:	f001 fcae 	bl	8002d24 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_PORT, INI1_PIN,GPIO_PIN_RESET);
 80013c8:	2200      	movs	r2, #0
 80013ca:	2180      	movs	r1, #128	; 0x80
 80013cc:	4804      	ldr	r0, [pc, #16]	; (80013e0 <avanceMotor+0x34>)
 80013ce:	f001 fca9 	bl	8002d24 <HAL_GPIO_WritePin>
}
 80013d2:	bf00      	nop
 80013d4:	3708      	adds	r7, #8
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	20000300 	.word	0x20000300
 80013e0:	40020800 	.word	0x40020800

080013e4 <pareMotor>:

void pareMotor()
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0
	//TIM9->CCR1=s;
	__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);
 80013e8:	4b08      	ldr	r3, [pc, #32]	; (800140c <pareMotor+0x28>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	2200      	movs	r2, #0
 80013ee:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_GPIO_WritePin(MOTOR_PORT, INI2_PIN,GPIO_PIN_RESET);
 80013f0:	2200      	movs	r2, #0
 80013f2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013f6:	4806      	ldr	r0, [pc, #24]	; (8001410 <pareMotor+0x2c>)
 80013f8:	f001 fc94 	bl	8002d24 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_PORT, INI1_PIN,GPIO_PIN_RESET);
 80013fc:	2200      	movs	r2, #0
 80013fe:	2180      	movs	r1, #128	; 0x80
 8001400:	4803      	ldr	r0, [pc, #12]	; (8001410 <pareMotor+0x2c>)
 8001402:	f001 fc8f 	bl	8002d24 <HAL_GPIO_WritePin>
}
 8001406:	bf00      	nop
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	20000300 	.word	0x20000300
 8001410:	40020800 	.word	0x40020800

08001414 <porcentajePot>:

/*********************** PORCENTAJE DEL MOTOR *****************************/
int porcentajePot(int valPot)
{
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
	return (((valPot-430)*100)/(4095-430));
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	f5a3 73d7 	sub.w	r3, r3, #430	; 0x1ae
 8001422:	2264      	movs	r2, #100	; 0x64
 8001424:	fb02 f303 	mul.w	r3, r2, r3
 8001428:	4a05      	ldr	r2, [pc, #20]	; (8001440 <porcentajePot+0x2c>)
 800142a:	fb82 1203 	smull	r1, r2, r2, r3
 800142e:	1292      	asrs	r2, r2, #10
 8001430:	17db      	asrs	r3, r3, #31
 8001432:	1ad3      	subs	r3, r2, r3
}
 8001434:	4618      	mov	r0, r3
 8001436:	370c      	adds	r7, #12
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr
 8001440:	4786bd93 	.word	0x4786bd93

08001444 <main>:
  * @retval int
  */


int main(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001448:	f000 fd5a 	bl	8001f00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800144c:	f000 f95e 	bl	800170c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001450:	f000 fac0 	bl	80019d4 <MX_GPIO_Init>
  MX_I2C1_Init(); // PANTALLA LCD
 8001454:	f000 fa14 	bl	8001880 <MX_I2C1_Init>
  MX_TIM6_Init(); // RELOJ EXTERNO
 8001458:	f000 fa40 	bl	80018dc <MX_TIM6_Init>
  MX_TIM9_Init(); // PWM MOTOR
 800145c:	f000 fa74 	bl	8001948 <MX_TIM9_Init>
  MX_ADC1_Init(); // POTENCIOMETRO
 8001460:	f000 f9bc 	bl	80017dc <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  // PWM MOTOR
  HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 8001464:	2104      	movs	r1, #4
 8001466:	489b      	ldr	r0, [pc, #620]	; (80016d4 <main+0x290>)
 8001468:	f002 fd96 	bl	8003f98 <HAL_TIM_PWM_Start>

  // RELOJ INTERNO PARA DELAY
  HAL_TIM_Base_Start(&htim6);
 800146c:	489a      	ldr	r0, [pc, #616]	; (80016d8 <main+0x294>)
 800146e:	f002 fd44 	bl	8003efa <HAL_TIM_Base_Start>

  // INICIO DE LCD
   lcd_init();
 8001472:	f7ff fda1 	bl	8000fb8 <lcd_init>
   lcd_send_string("INICIANDO>>>>");
 8001476:	4899      	ldr	r0, [pc, #612]	; (80016dc <main+0x298>)
 8001478:	f7ff fddb 	bl	8001032 <lcd_send_string>
   HAL_Delay(2000);
 800147c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001480:	f000 fdb0 	bl	8001fe4 <HAL_Delay>
   lcd_clear ();
 8001484:	f7ff fd70 	bl	8000f68 <lcd_clear>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if(modo==0) // MODO AUTOMATICO
 8001488:	4b95      	ldr	r3, [pc, #596]	; (80016e0 <main+0x29c>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	2b00      	cmp	r3, #0
 800148e:	f040 80aa 	bne.w	80015e6 <main+0x1a2>
	  {
		  HAL_GPIO_WritePin(PORT_LED,LED_AUTOM,1); // Enciendo led autom
 8001492:	2201      	movs	r2, #1
 8001494:	2104      	movs	r1, #4
 8001496:	4893      	ldr	r0, [pc, #588]	; (80016e4 <main+0x2a0>)
 8001498:	f001 fc44 	bl	8002d24 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(PORT_LED,LED_MANUAL,0);
 800149c:	2200      	movs	r2, #0
 800149e:	2110      	movs	r1, #16
 80014a0:	4890      	ldr	r0, [pc, #576]	; (80016e4 <main+0x2a0>)
 80014a2:	f001 fc3f 	bl	8002d24 <HAL_GPIO_WritePin>


		  /********* LCD ********/
		  Display_ModoAutom();
 80014a6:	f7ff fe2d 	bl	8001104 <Display_ModoAutom>
		  Display_Temp(Temperature);
 80014aa:	4b8f      	ldr	r3, [pc, #572]	; (80016e8 <main+0x2a4>)
 80014ac:	edd3 7a00 	vldr	s15, [r3]
 80014b0:	eeb0 0a67 	vmov.f32	s0, s15
 80014b4:	f7ff fe66 	bl	8001184 <Display_Temp>


		  /********************** DS18B20 ***********************/

		  Presence = DS18B20_Start ();
 80014b8:	f7ff feb6 	bl	8001228 <DS18B20_Start>
 80014bc:	4603      	mov	r3, r0
 80014be:	461a      	mov	r2, r3
 80014c0:	4b8a      	ldr	r3, [pc, #552]	; (80016ec <main+0x2a8>)
 80014c2:	701a      	strb	r2, [r3, #0]
		  HAL_Delay (1);
 80014c4:	2001      	movs	r0, #1
 80014c6:	f000 fd8d 	bl	8001fe4 <HAL_Delay>
		  DS18B20_Write (0xCC);  // skip ROM
 80014ca:	20cc      	movs	r0, #204	; 0xcc
 80014cc:	f7ff fee0 	bl	8001290 <DS18B20_Write>
		  DS18B20_Write (0x44);  // convert t
 80014d0:	2044      	movs	r0, #68	; 0x44
 80014d2:	f7ff fedd 	bl	8001290 <DS18B20_Write>
		  HAL_Delay (800);
 80014d6:	f44f 7048 	mov.w	r0, #800	; 0x320
 80014da:	f000 fd83 	bl	8001fe4 <HAL_Delay>

		  Presence = DS18B20_Start ();
 80014de:	f7ff fea3 	bl	8001228 <DS18B20_Start>
 80014e2:	4603      	mov	r3, r0
 80014e4:	461a      	mov	r2, r3
 80014e6:	4b81      	ldr	r3, [pc, #516]	; (80016ec <main+0x2a8>)
 80014e8:	701a      	strb	r2, [r3, #0]
		  HAL_Delay(1);
 80014ea:	2001      	movs	r0, #1
 80014ec:	f000 fd7a 	bl	8001fe4 <HAL_Delay>
		  DS18B20_Write (0xCC);  // skip ROM
 80014f0:	20cc      	movs	r0, #204	; 0xcc
 80014f2:	f7ff fecd 	bl	8001290 <DS18B20_Write>
		  DS18B20_Write (0xBE);  // Read Scratch-pad
 80014f6:	20be      	movs	r0, #190	; 0xbe
 80014f8:	f7ff feca 	bl	8001290 <DS18B20_Write>

		  Temp_byte1 = DS18B20_Read();
 80014fc:	f7ff ff14 	bl	8001328 <DS18B20_Read>
 8001500:	4603      	mov	r3, r0
 8001502:	461a      	mov	r2, r3
 8001504:	4b7a      	ldr	r3, [pc, #488]	; (80016f0 <main+0x2ac>)
 8001506:	701a      	strb	r2, [r3, #0]
		  Temp_byte2 = DS18B20_Read();
 8001508:	f7ff ff0e 	bl	8001328 <DS18B20_Read>
 800150c:	4603      	mov	r3, r0
 800150e:	461a      	mov	r2, r3
 8001510:	4b78      	ldr	r3, [pc, #480]	; (80016f4 <main+0x2b0>)
 8001512:	701a      	strb	r2, [r3, #0]
		  TEMP = (Temp_byte2<<8)|Temp_byte1;
 8001514:	4b77      	ldr	r3, [pc, #476]	; (80016f4 <main+0x2b0>)
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	021b      	lsls	r3, r3, #8
 800151a:	b21a      	sxth	r2, r3
 800151c:	4b74      	ldr	r3, [pc, #464]	; (80016f0 <main+0x2ac>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	b21b      	sxth	r3, r3
 8001522:	4313      	orrs	r3, r2
 8001524:	b21b      	sxth	r3, r3
 8001526:	b29a      	uxth	r2, r3
 8001528:	4b73      	ldr	r3, [pc, #460]	; (80016f8 <main+0x2b4>)
 800152a:	801a      	strh	r2, [r3, #0]
		  Temperature = (float)TEMP/16;
 800152c:	4b72      	ldr	r3, [pc, #456]	; (80016f8 <main+0x2b4>)
 800152e:	881b      	ldrh	r3, [r3, #0]
 8001530:	ee07 3a90 	vmov	s15, r3
 8001534:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001538:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 800153c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001540:	4b69      	ldr	r3, [pc, #420]	; (80016e8 <main+0x2a4>)
 8001542:	edc3 7a00 	vstr	s15, [r3]


		  /****** MOTOR ********/
		  if(Temperature<25.0)
 8001546:	4b68      	ldr	r3, [pc, #416]	; (80016e8 <main+0x2a4>)
 8001548:	edd3 7a00 	vldr	s15, [r3]
 800154c:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8001550:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001554:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001558:	d502      	bpl.n	8001560 <main+0x11c>
			  pareMotor();
 800155a:	f7ff ff43 	bl	80013e4 <pareMotor>
 800155e:	e03f      	b.n	80015e0 <main+0x19c>
		  else if((Temperature>=25.0)&&(Temperature<30.0))
 8001560:	4b61      	ldr	r3, [pc, #388]	; (80016e8 <main+0x2a4>)
 8001562:	edd3 7a00 	vldr	s15, [r3]
 8001566:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 800156a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800156e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001572:	db0e      	blt.n	8001592 <main+0x14e>
 8001574:	4b5c      	ldr	r3, [pc, #368]	; (80016e8 <main+0x2a4>)
 8001576:	edd3 7a00 	vldr	s15, [r3]
 800157a:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800157e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001582:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001586:	d504      	bpl.n	8001592 <main+0x14e>
			  avanceMotor(500); // (0-2000)
 8001588:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800158c:	f7ff ff0e 	bl	80013ac <avanceMotor>
 8001590:	e026      	b.n	80015e0 <main+0x19c>
		  else if((Temperature>=30.0)&&(Temperature<35.0))
 8001592:	4b55      	ldr	r3, [pc, #340]	; (80016e8 <main+0x2a4>)
 8001594:	edd3 7a00 	vldr	s15, [r3]
 8001598:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800159c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015a4:	db0e      	blt.n	80015c4 <main+0x180>
 80015a6:	4b50      	ldr	r3, [pc, #320]	; (80016e8 <main+0x2a4>)
 80015a8:	edd3 7a00 	vldr	s15, [r3]
 80015ac:	ed9f 7a53 	vldr	s14, [pc, #332]	; 80016fc <main+0x2b8>
 80015b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015b8:	d504      	bpl.n	80015c4 <main+0x180>
			  avanceMotor(1000); // (0-2000)
 80015ba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80015be:	f7ff fef5 	bl	80013ac <avanceMotor>
 80015c2:	e00d      	b.n	80015e0 <main+0x19c>
		  else if(Temperature>=35.0)
 80015c4:	4b48      	ldr	r3, [pc, #288]	; (80016e8 <main+0x2a4>)
 80015c6:	edd3 7a00 	vldr	s15, [r3]
 80015ca:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 80016fc <main+0x2b8>
 80015ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015d6:	db03      	blt.n	80015e0 <main+0x19c>
			  avanceMotor(1500); // (0-2000)
 80015d8:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80015dc:	f7ff fee6 	bl	80013ac <avanceMotor>


		  lcd_clear (); // REFRESCAMOS LA LCD
 80015e0:	f7ff fcc2 	bl	8000f68 <lcd_clear>
 80015e4:	e750      	b.n	8001488 <main+0x44>
	  }
	  else if(modo==1)
 80015e6:	4b3e      	ldr	r3, [pc, #248]	; (80016e0 <main+0x29c>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	2b01      	cmp	r3, #1
 80015ec:	f47f af4c 	bne.w	8001488 <main+0x44>
	  {
		  HAL_GPIO_WritePin(PORT_LED,LED_MANUAL,1); // Enciendo led manual
 80015f0:	2201      	movs	r2, #1
 80015f2:	2110      	movs	r1, #16
 80015f4:	483b      	ldr	r0, [pc, #236]	; (80016e4 <main+0x2a0>)
 80015f6:	f001 fb95 	bl	8002d24 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(PORT_LED,LED_AUTOM,0);
 80015fa:	2200      	movs	r2, #0
 80015fc:	2104      	movs	r1, #4
 80015fe:	4839      	ldr	r0, [pc, #228]	; (80016e4 <main+0x2a0>)
 8001600:	f001 fb90 	bl	8002d24 <HAL_GPIO_WritePin>

		  /********* LCD ********/
		  Display_ModoManual();
 8001604:	f7ff fd9e 	bl	8001144 <Display_ModoManual>
		  Display_Pot(valPotPorcentaje);
 8001608:	4b3d      	ldr	r3, [pc, #244]	; (8001700 <main+0x2bc>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4618      	mov	r0, r3
 800160e:	f7ff fde5 	bl	80011dc <Display_Pot>
		  HAL_Delay(250);
 8001612:	20fa      	movs	r0, #250	; 0xfa
 8001614:	f000 fce6 	bl	8001fe4 <HAL_Delay>

		  /***** POTENCIOMETRO ******/

		  HAL_ADC_Start(&hadc1);
 8001618:	483a      	ldr	r0, [pc, #232]	; (8001704 <main+0x2c0>)
 800161a:	f000 fd49 	bl	80020b0 <HAL_ADC_Start>
		  if(HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY)==HAL_OK)
 800161e:	f04f 31ff 	mov.w	r1, #4294967295
 8001622:	4838      	ldr	r0, [pc, #224]	; (8001704 <main+0x2c0>)
 8001624:	f000 fe0a 	bl	800223c <HAL_ADC_PollForConversion>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d106      	bne.n	800163c <main+0x1f8>
		  {
			  valPot=HAL_ADC_GetValue(&hadc1);
 800162e:	4835      	ldr	r0, [pc, #212]	; (8001704 <main+0x2c0>)
 8001630:	f000 fe88 	bl	8002344 <HAL_ADC_GetValue>
 8001634:	4603      	mov	r3, r0
 8001636:	461a      	mov	r2, r3
 8001638:	4b33      	ldr	r3, [pc, #204]	; (8001708 <main+0x2c4>)
 800163a:	601a      	str	r2, [r3, #0]
		  }
		  valPotPorcentaje=porcentajePot(valPot);
 800163c:	4b32      	ldr	r3, [pc, #200]	; (8001708 <main+0x2c4>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4618      	mov	r0, r3
 8001642:	f7ff fee7 	bl	8001414 <porcentajePot>
 8001646:	4602      	mov	r2, r0
 8001648:	4b2d      	ldr	r3, [pc, #180]	; (8001700 <main+0x2bc>)
 800164a:	601a      	str	r2, [r3, #0]


		  /****** PWM MOTOR ******/
		  pareMotor();
 800164c:	f7ff feca 	bl	80013e4 <pareMotor>

		  if((valPotPorcentaje>=0)&&(valPotPorcentaje<20))
 8001650:	4b2b      	ldr	r3, [pc, #172]	; (8001700 <main+0x2bc>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	2b00      	cmp	r3, #0
 8001656:	db07      	blt.n	8001668 <main+0x224>
 8001658:	4b29      	ldr	r3, [pc, #164]	; (8001700 <main+0x2bc>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	2b13      	cmp	r3, #19
 800165e:	dc03      	bgt.n	8001668 <main+0x224>
			  avanceMotor(200); // (0-2000)
 8001660:	20c8      	movs	r0, #200	; 0xc8
 8001662:	f7ff fea3 	bl	80013ac <avanceMotor>
 8001666:	e032      	b.n	80016ce <main+0x28a>
		  else if((valPotPorcentaje>=20)&&(valPotPorcentaje<40))
 8001668:	4b25      	ldr	r3, [pc, #148]	; (8001700 <main+0x2bc>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	2b13      	cmp	r3, #19
 800166e:	dd08      	ble.n	8001682 <main+0x23e>
 8001670:	4b23      	ldr	r3, [pc, #140]	; (8001700 <main+0x2bc>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	2b27      	cmp	r3, #39	; 0x27
 8001676:	dc04      	bgt.n	8001682 <main+0x23e>
			  avanceMotor(600); // (0-2000)
 8001678:	f44f 7016 	mov.w	r0, #600	; 0x258
 800167c:	f7ff fe96 	bl	80013ac <avanceMotor>
 8001680:	e025      	b.n	80016ce <main+0x28a>
		  else if((valPotPorcentaje>=40)&&(valPotPorcentaje<60))
 8001682:	4b1f      	ldr	r3, [pc, #124]	; (8001700 <main+0x2bc>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	2b27      	cmp	r3, #39	; 0x27
 8001688:	dd08      	ble.n	800169c <main+0x258>
 800168a:	4b1d      	ldr	r3, [pc, #116]	; (8001700 <main+0x2bc>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	2b3b      	cmp	r3, #59	; 0x3b
 8001690:	dc04      	bgt.n	800169c <main+0x258>
			  avanceMotor(1000); // (0-2000)
 8001692:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001696:	f7ff fe89 	bl	80013ac <avanceMotor>
 800169a:	e018      	b.n	80016ce <main+0x28a>
		  else if((valPotPorcentaje>=60)&&(valPotPorcentaje<80))
 800169c:	4b18      	ldr	r3, [pc, #96]	; (8001700 <main+0x2bc>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	2b3b      	cmp	r3, #59	; 0x3b
 80016a2:	dd08      	ble.n	80016b6 <main+0x272>
 80016a4:	4b16      	ldr	r3, [pc, #88]	; (8001700 <main+0x2bc>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2b4f      	cmp	r3, #79	; 0x4f
 80016aa:	dc04      	bgt.n	80016b6 <main+0x272>
			  avanceMotor(1400); // (0-2000)
 80016ac:	f44f 60af 	mov.w	r0, #1400	; 0x578
 80016b0:	f7ff fe7c 	bl	80013ac <avanceMotor>
 80016b4:	e00b      	b.n	80016ce <main+0x28a>
		  else if((valPotPorcentaje>=80)&&(valPotPorcentaje<=100))
 80016b6:	4b12      	ldr	r3, [pc, #72]	; (8001700 <main+0x2bc>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	2b4f      	cmp	r3, #79	; 0x4f
 80016bc:	dd07      	ble.n	80016ce <main+0x28a>
 80016be:	4b10      	ldr	r3, [pc, #64]	; (8001700 <main+0x2bc>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	2b64      	cmp	r3, #100	; 0x64
 80016c4:	dc03      	bgt.n	80016ce <main+0x28a>
			  avanceMotor(1800); // (0-2000)
 80016c6:	f44f 60e1 	mov.w	r0, #1800	; 0x708
 80016ca:	f7ff fe6f 	bl	80013ac <avanceMotor>


		  lcd_clear (); // REFRESCAMOS LA LCD
 80016ce:	f7ff fc4b 	bl	8000f68 <lcd_clear>
	  if(modo==0) // MODO AUTOMATICO
 80016d2:	e6d9      	b.n	8001488 <main+0x44>
 80016d4:	20000300 	.word	0x20000300
 80016d8:	200002c0 	.word	0x200002c0
 80016dc:	080068c8 	.word	0x080068c8
 80016e0:	200001f8 	.word	0x200001f8
 80016e4:	40021000 	.word	0x40021000
 80016e8:	200001fc 	.word	0x200001fc
 80016ec:	20000200 	.word	0x20000200
 80016f0:	200002bc 	.word	0x200002bc
 80016f4:	20000342 	.word	0x20000342
 80016f8:	20000270 	.word	0x20000270
 80016fc:	420c0000 	.word	0x420c0000
 8001700:	20000210 	.word	0x20000210
 8001704:	20000274 	.word	0x20000274
 8001708:	20000214 	.word	0x20000214

0800170c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b094      	sub	sp, #80	; 0x50
 8001710:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001712:	f107 0320 	add.w	r3, r7, #32
 8001716:	2230      	movs	r2, #48	; 0x30
 8001718:	2100      	movs	r1, #0
 800171a:	4618      	mov	r0, r3
 800171c:	f003 f856 	bl	80047cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001720:	f107 030c 	add.w	r3, r7, #12
 8001724:	2200      	movs	r2, #0
 8001726:	601a      	str	r2, [r3, #0]
 8001728:	605a      	str	r2, [r3, #4]
 800172a:	609a      	str	r2, [r3, #8]
 800172c:	60da      	str	r2, [r3, #12]
 800172e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001730:	2300      	movs	r3, #0
 8001732:	60bb      	str	r3, [r7, #8]
 8001734:	4b27      	ldr	r3, [pc, #156]	; (80017d4 <SystemClock_Config+0xc8>)
 8001736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001738:	4a26      	ldr	r2, [pc, #152]	; (80017d4 <SystemClock_Config+0xc8>)
 800173a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800173e:	6413      	str	r3, [r2, #64]	; 0x40
 8001740:	4b24      	ldr	r3, [pc, #144]	; (80017d4 <SystemClock_Config+0xc8>)
 8001742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001744:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001748:	60bb      	str	r3, [r7, #8]
 800174a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800174c:	2300      	movs	r3, #0
 800174e:	607b      	str	r3, [r7, #4]
 8001750:	4b21      	ldr	r3, [pc, #132]	; (80017d8 <SystemClock_Config+0xcc>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a20      	ldr	r2, [pc, #128]	; (80017d8 <SystemClock_Config+0xcc>)
 8001756:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800175a:	6013      	str	r3, [r2, #0]
 800175c:	4b1e      	ldr	r3, [pc, #120]	; (80017d8 <SystemClock_Config+0xcc>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001764:	607b      	str	r3, [r7, #4]
 8001766:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001768:	2301      	movs	r3, #1
 800176a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800176c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001770:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001772:	2302      	movs	r3, #2
 8001774:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001776:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800177a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800177c:	2304      	movs	r3, #4
 800177e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8001780:	2332      	movs	r3, #50	; 0x32
 8001782:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001784:	2302      	movs	r3, #2
 8001786:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001788:	2304      	movs	r3, #4
 800178a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800178c:	f107 0320 	add.w	r3, r7, #32
 8001790:	4618      	mov	r0, r3
 8001792:	f001 ff39 	bl	8003608 <HAL_RCC_OscConfig>
 8001796:	4603      	mov	r3, r0
 8001798:	2b00      	cmp	r3, #0
 800179a:	d001      	beq.n	80017a0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800179c:	f000 fa08 	bl	8001bb0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017a0:	230f      	movs	r3, #15
 80017a2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017a4:	2302      	movs	r3, #2
 80017a6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017a8:	2300      	movs	r3, #0
 80017aa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017b0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017b2:	2300      	movs	r3, #0
 80017b4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80017b6:	f107 030c 	add.w	r3, r7, #12
 80017ba:	2101      	movs	r1, #1
 80017bc:	4618      	mov	r0, r3
 80017be:	f002 f993 	bl	8003ae8 <HAL_RCC_ClockConfig>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d001      	beq.n	80017cc <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80017c8:	f000 f9f2 	bl	8001bb0 <Error_Handler>
  }
}
 80017cc:	bf00      	nop
 80017ce:	3750      	adds	r7, #80	; 0x50
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	40023800 	.word	0x40023800
 80017d8:	40007000 	.word	0x40007000

080017dc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b084      	sub	sp, #16
 80017e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80017e2:	463b      	mov	r3, r7
 80017e4:	2200      	movs	r2, #0
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	605a      	str	r2, [r3, #4]
 80017ea:	609a      	str	r2, [r3, #8]
 80017ec:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80017ee:	4b21      	ldr	r3, [pc, #132]	; (8001874 <MX_ADC1_Init+0x98>)
 80017f0:	4a21      	ldr	r2, [pc, #132]	; (8001878 <MX_ADC1_Init+0x9c>)
 80017f2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80017f4:	4b1f      	ldr	r3, [pc, #124]	; (8001874 <MX_ADC1_Init+0x98>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80017fa:	4b1e      	ldr	r3, [pc, #120]	; (8001874 <MX_ADC1_Init+0x98>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001800:	4b1c      	ldr	r3, [pc, #112]	; (8001874 <MX_ADC1_Init+0x98>)
 8001802:	2201      	movs	r2, #1
 8001804:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001806:	4b1b      	ldr	r3, [pc, #108]	; (8001874 <MX_ADC1_Init+0x98>)
 8001808:	2201      	movs	r2, #1
 800180a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800180c:	4b19      	ldr	r3, [pc, #100]	; (8001874 <MX_ADC1_Init+0x98>)
 800180e:	2200      	movs	r2, #0
 8001810:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001814:	4b17      	ldr	r3, [pc, #92]	; (8001874 <MX_ADC1_Init+0x98>)
 8001816:	2200      	movs	r2, #0
 8001818:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800181a:	4b16      	ldr	r3, [pc, #88]	; (8001874 <MX_ADC1_Init+0x98>)
 800181c:	4a17      	ldr	r2, [pc, #92]	; (800187c <MX_ADC1_Init+0xa0>)
 800181e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001820:	4b14      	ldr	r3, [pc, #80]	; (8001874 <MX_ADC1_Init+0x98>)
 8001822:	2200      	movs	r2, #0
 8001824:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001826:	4b13      	ldr	r3, [pc, #76]	; (8001874 <MX_ADC1_Init+0x98>)
 8001828:	2201      	movs	r2, #1
 800182a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800182c:	4b11      	ldr	r3, [pc, #68]	; (8001874 <MX_ADC1_Init+0x98>)
 800182e:	2200      	movs	r2, #0
 8001830:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001834:	4b0f      	ldr	r3, [pc, #60]	; (8001874 <MX_ADC1_Init+0x98>)
 8001836:	2201      	movs	r2, #1
 8001838:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800183a:	480e      	ldr	r0, [pc, #56]	; (8001874 <MX_ADC1_Init+0x98>)
 800183c:	f000 fbf4 	bl	8002028 <HAL_ADC_Init>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001846:	f000 f9b3 	bl	8001bb0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800184a:	2301      	movs	r3, #1
 800184c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800184e:	2301      	movs	r3, #1
 8001850:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8001852:	2306      	movs	r3, #6
 8001854:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001856:	463b      	mov	r3, r7
 8001858:	4619      	mov	r1, r3
 800185a:	4806      	ldr	r0, [pc, #24]	; (8001874 <MX_ADC1_Init+0x98>)
 800185c:	f000 fd80 	bl	8002360 <HAL_ADC_ConfigChannel>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001866:	f000 f9a3 	bl	8001bb0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800186a:	bf00      	nop
 800186c:	3710      	adds	r7, #16
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	20000274 	.word	0x20000274
 8001878:	40012000 	.word	0x40012000
 800187c:	0f000001 	.word	0x0f000001

08001880 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001884:	4b12      	ldr	r3, [pc, #72]	; (80018d0 <MX_I2C1_Init+0x50>)
 8001886:	4a13      	ldr	r2, [pc, #76]	; (80018d4 <MX_I2C1_Init+0x54>)
 8001888:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800188a:	4b11      	ldr	r3, [pc, #68]	; (80018d0 <MX_I2C1_Init+0x50>)
 800188c:	4a12      	ldr	r2, [pc, #72]	; (80018d8 <MX_I2C1_Init+0x58>)
 800188e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001890:	4b0f      	ldr	r3, [pc, #60]	; (80018d0 <MX_I2C1_Init+0x50>)
 8001892:	2200      	movs	r2, #0
 8001894:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001896:	4b0e      	ldr	r3, [pc, #56]	; (80018d0 <MX_I2C1_Init+0x50>)
 8001898:	2200      	movs	r2, #0
 800189a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800189c:	4b0c      	ldr	r3, [pc, #48]	; (80018d0 <MX_I2C1_Init+0x50>)
 800189e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80018a2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018a4:	4b0a      	ldr	r3, [pc, #40]	; (80018d0 <MX_I2C1_Init+0x50>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80018aa:	4b09      	ldr	r3, [pc, #36]	; (80018d0 <MX_I2C1_Init+0x50>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018b0:	4b07      	ldr	r3, [pc, #28]	; (80018d0 <MX_I2C1_Init+0x50>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018b6:	4b06      	ldr	r3, [pc, #24]	; (80018d0 <MX_I2C1_Init+0x50>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018bc:	4804      	ldr	r0, [pc, #16]	; (80018d0 <MX_I2C1_Init+0x50>)
 80018be:	f001 fa63 	bl	8002d88 <HAL_I2C_Init>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80018c8:	f000 f972 	bl	8001bb0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80018cc:	bf00      	nop
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	20000218 	.word	0x20000218
 80018d4:	40005400 	.word	0x40005400
 80018d8:	000186a0 	.word	0x000186a0

080018dc <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018e2:	463b      	mov	r3, r7
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]
 80018e8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80018ea:	4b15      	ldr	r3, [pc, #84]	; (8001940 <MX_TIM6_Init+0x64>)
 80018ec:	4a15      	ldr	r2, [pc, #84]	; (8001944 <MX_TIM6_Init+0x68>)
 80018ee:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 50-1;
 80018f0:	4b13      	ldr	r3, [pc, #76]	; (8001940 <MX_TIM6_Init+0x64>)
 80018f2:	2231      	movs	r2, #49	; 0x31
 80018f4:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018f6:	4b12      	ldr	r3, [pc, #72]	; (8001940 <MX_TIM6_Init+0x64>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 0xffff-1;
 80018fc:	4b10      	ldr	r3, [pc, #64]	; (8001940 <MX_TIM6_Init+0x64>)
 80018fe:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001902:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001904:	4b0e      	ldr	r3, [pc, #56]	; (8001940 <MX_TIM6_Init+0x64>)
 8001906:	2200      	movs	r2, #0
 8001908:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800190a:	480d      	ldr	r0, [pc, #52]	; (8001940 <MX_TIM6_Init+0x64>)
 800190c:	f002 faca 	bl	8003ea4 <HAL_TIM_Base_Init>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001916:	f000 f94b 	bl	8001bb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800191a:	2300      	movs	r3, #0
 800191c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800191e:	2300      	movs	r3, #0
 8001920:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001922:	463b      	mov	r3, r7
 8001924:	4619      	mov	r1, r3
 8001926:	4806      	ldr	r0, [pc, #24]	; (8001940 <MX_TIM6_Init+0x64>)
 8001928:	f002 feb0 	bl	800468c <HAL_TIMEx_MasterConfigSynchronization>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001932:	f000 f93d 	bl	8001bb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001936:	bf00      	nop
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	200002c0 	.word	0x200002c0
 8001944:	40001000 	.word	0x40001000

08001948 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b088      	sub	sp, #32
 800194c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800194e:	1d3b      	adds	r3, r7, #4
 8001950:	2200      	movs	r2, #0
 8001952:	601a      	str	r2, [r3, #0]
 8001954:	605a      	str	r2, [r3, #4]
 8001956:	609a      	str	r2, [r3, #8]
 8001958:	60da      	str	r2, [r3, #12]
 800195a:	611a      	str	r2, [r3, #16]
 800195c:	615a      	str	r2, [r3, #20]
 800195e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001960:	4b1a      	ldr	r3, [pc, #104]	; (80019cc <MX_TIM9_Init+0x84>)
 8001962:	4a1b      	ldr	r2, [pc, #108]	; (80019d0 <MX_TIM9_Init+0x88>)
 8001964:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 500-1;
 8001966:	4b19      	ldr	r3, [pc, #100]	; (80019cc <MX_TIM9_Init+0x84>)
 8001968:	f240 12f3 	movw	r2, #499	; 0x1f3
 800196c:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800196e:	4b17      	ldr	r3, [pc, #92]	; (80019cc <MX_TIM9_Init+0x84>)
 8001970:	2200      	movs	r2, #0
 8001972:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 2000-1;
 8001974:	4b15      	ldr	r3, [pc, #84]	; (80019cc <MX_TIM9_Init+0x84>)
 8001976:	f240 72cf 	movw	r2, #1999	; 0x7cf
 800197a:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800197c:	4b13      	ldr	r3, [pc, #76]	; (80019cc <MX_TIM9_Init+0x84>)
 800197e:	2200      	movs	r2, #0
 8001980:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001982:	4b12      	ldr	r3, [pc, #72]	; (80019cc <MX_TIM9_Init+0x84>)
 8001984:	2200      	movs	r2, #0
 8001986:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8001988:	4810      	ldr	r0, [pc, #64]	; (80019cc <MX_TIM9_Init+0x84>)
 800198a:	f002 fada 	bl	8003f42 <HAL_TIM_PWM_Init>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <MX_TIM9_Init+0x50>
  {
    Error_Handler();
 8001994:	f000 f90c 	bl	8001bb0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001998:	2360      	movs	r3, #96	; 0x60
 800199a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800199c:	2300      	movs	r3, #0
 800199e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019a0:	2300      	movs	r3, #0
 80019a2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019a4:	2300      	movs	r3, #0
 80019a6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80019a8:	1d3b      	adds	r3, r7, #4
 80019aa:	2204      	movs	r2, #4
 80019ac:	4619      	mov	r1, r3
 80019ae:	4807      	ldr	r0, [pc, #28]	; (80019cc <MX_TIM9_Init+0x84>)
 80019b0:	f002 fb30 	bl	8004014 <HAL_TIM_PWM_ConfigChannel>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d001      	beq.n	80019be <MX_TIM9_Init+0x76>
  {
    Error_Handler();
 80019ba:	f000 f8f9 	bl	8001bb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 80019be:	4803      	ldr	r0, [pc, #12]	; (80019cc <MX_TIM9_Init+0x84>)
 80019c0:	f000 f9f2 	bl	8001da8 <HAL_TIM_MspPostInit>

}
 80019c4:	bf00      	nop
 80019c6:	3720      	adds	r7, #32
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	20000300 	.word	0x20000300
 80019d0:	40014000 	.word	0x40014000

080019d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b08c      	sub	sp, #48	; 0x30
 80019d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019da:	f107 031c 	add.w	r3, r7, #28
 80019de:	2200      	movs	r2, #0
 80019e0:	601a      	str	r2, [r3, #0]
 80019e2:	605a      	str	r2, [r3, #4]
 80019e4:	609a      	str	r2, [r3, #8]
 80019e6:	60da      	str	r2, [r3, #12]
 80019e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80019ea:	2300      	movs	r3, #0
 80019ec:	61bb      	str	r3, [r7, #24]
 80019ee:	4b53      	ldr	r3, [pc, #332]	; (8001b3c <MX_GPIO_Init+0x168>)
 80019f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f2:	4a52      	ldr	r2, [pc, #328]	; (8001b3c <MX_GPIO_Init+0x168>)
 80019f4:	f043 0310 	orr.w	r3, r3, #16
 80019f8:	6313      	str	r3, [r2, #48]	; 0x30
 80019fa:	4b50      	ldr	r3, [pc, #320]	; (8001b3c <MX_GPIO_Init+0x168>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fe:	f003 0310 	and.w	r3, r3, #16
 8001a02:	61bb      	str	r3, [r7, #24]
 8001a04:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a06:	2300      	movs	r3, #0
 8001a08:	617b      	str	r3, [r7, #20]
 8001a0a:	4b4c      	ldr	r3, [pc, #304]	; (8001b3c <MX_GPIO_Init+0x168>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0e:	4a4b      	ldr	r2, [pc, #300]	; (8001b3c <MX_GPIO_Init+0x168>)
 8001a10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a14:	6313      	str	r3, [r2, #48]	; 0x30
 8001a16:	4b49      	ldr	r3, [pc, #292]	; (8001b3c <MX_GPIO_Init+0x168>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a1e:	617b      	str	r3, [r7, #20]
 8001a20:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a22:	2300      	movs	r3, #0
 8001a24:	613b      	str	r3, [r7, #16]
 8001a26:	4b45      	ldr	r3, [pc, #276]	; (8001b3c <MX_GPIO_Init+0x168>)
 8001a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2a:	4a44      	ldr	r2, [pc, #272]	; (8001b3c <MX_GPIO_Init+0x168>)
 8001a2c:	f043 0301 	orr.w	r3, r3, #1
 8001a30:	6313      	str	r3, [r2, #48]	; 0x30
 8001a32:	4b42      	ldr	r3, [pc, #264]	; (8001b3c <MX_GPIO_Init+0x168>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a36:	f003 0301 	and.w	r3, r3, #1
 8001a3a:	613b      	str	r3, [r7, #16]
 8001a3c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a3e:	2300      	movs	r3, #0
 8001a40:	60fb      	str	r3, [r7, #12]
 8001a42:	4b3e      	ldr	r3, [pc, #248]	; (8001b3c <MX_GPIO_Init+0x168>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a46:	4a3d      	ldr	r2, [pc, #244]	; (8001b3c <MX_GPIO_Init+0x168>)
 8001a48:	f043 0302 	orr.w	r3, r3, #2
 8001a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a4e:	4b3b      	ldr	r3, [pc, #236]	; (8001b3c <MX_GPIO_Init+0x168>)
 8001a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a52:	f003 0302 	and.w	r3, r3, #2
 8001a56:	60fb      	str	r3, [r7, #12]
 8001a58:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	60bb      	str	r3, [r7, #8]
 8001a5e:	4b37      	ldr	r3, [pc, #220]	; (8001b3c <MX_GPIO_Init+0x168>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a62:	4a36      	ldr	r2, [pc, #216]	; (8001b3c <MX_GPIO_Init+0x168>)
 8001a64:	f043 0304 	orr.w	r3, r3, #4
 8001a68:	6313      	str	r3, [r2, #48]	; 0x30
 8001a6a:	4b34      	ldr	r3, [pc, #208]	; (8001b3c <MX_GPIO_Init+0x168>)
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6e:	f003 0304 	and.w	r3, r3, #4
 8001a72:	60bb      	str	r3, [r7, #8]
 8001a74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a76:	2300      	movs	r3, #0
 8001a78:	607b      	str	r3, [r7, #4]
 8001a7a:	4b30      	ldr	r3, [pc, #192]	; (8001b3c <MX_GPIO_Init+0x168>)
 8001a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7e:	4a2f      	ldr	r2, [pc, #188]	; (8001b3c <MX_GPIO_Init+0x168>)
 8001a80:	f043 0308 	orr.w	r3, r3, #8
 8001a84:	6313      	str	r3, [r2, #48]	; 0x30
 8001a86:	4b2d      	ldr	r3, [pc, #180]	; (8001b3c <MX_GPIO_Init+0x168>)
 8001a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8a:	f003 0308 	and.w	r3, r3, #8
 8001a8e:	607b      	str	r3, [r7, #4]
 8001a90:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED_AUTOM_Pin|LED_MANUAL_Pin, GPIO_PIN_RESET);
 8001a92:	2200      	movs	r2, #0
 8001a94:	2114      	movs	r1, #20
 8001a96:	482a      	ldr	r0, [pc, #168]	; (8001b40 <MX_GPIO_Init+0x16c>)
 8001a98:	f001 f944 	bl	8002d24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DATA_DS18B20_GPIO_Port, DATA_DS18B20_Pin, GPIO_PIN_RESET);
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001aa2:	4828      	ldr	r0, [pc, #160]	; (8001b44 <MX_GPIO_Init+0x170>)
 8001aa4:	f001 f93e 	bl	8002d24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MOTOR_INI1_Pin|MOTOR_INI2_Pin, GPIO_PIN_RESET);
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	f44f 7120 	mov.w	r1, #640	; 0x280
 8001aae:	4826      	ldr	r0, [pc, #152]	; (8001b48 <MX_GPIO_Init+0x174>)
 8001ab0:	f001 f938 	bl	8002d24 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_AUTOM_Pin LED_MANUAL_Pin */
  GPIO_InitStruct.Pin = LED_AUTOM_Pin|LED_MANUAL_Pin;
 8001ab4:	2314      	movs	r3, #20
 8001ab6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001abc:	2300      	movs	r3, #0
 8001abe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ac4:	f107 031c 	add.w	r3, r7, #28
 8001ac8:	4619      	mov	r1, r3
 8001aca:	481d      	ldr	r0, [pc, #116]	; (8001b40 <MX_GPIO_Init+0x16c>)
 8001acc:	f000 ff78 	bl	80029c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : DATA_DS18B20_Pin */
  GPIO_InitStruct.Pin = DATA_DS18B20_Pin;
 8001ad0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001ad4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ada:	2300      	movs	r3, #0
 8001adc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(DATA_DS18B20_GPIO_Port, &GPIO_InitStruct);
 8001ae2:	f107 031c 	add.w	r3, r7, #28
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	4816      	ldr	r0, [pc, #88]	; (8001b44 <MX_GPIO_Init+0x170>)
 8001aea:	f000 ff69 	bl	80029c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_INI1_Pin MOTOR_INI2_Pin */
  GPIO_InitStruct.Pin = MOTOR_INI1_Pin|MOTOR_INI2_Pin;
 8001aee:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001af2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001af4:	2301      	movs	r3, #1
 8001af6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af8:	2300      	movs	r3, #0
 8001afa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001afc:	2300      	movs	r3, #0
 8001afe:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b00:	f107 031c 	add.w	r3, r7, #28
 8001b04:	4619      	mov	r1, r3
 8001b06:	4810      	ldr	r0, [pc, #64]	; (8001b48 <MX_GPIO_Init+0x174>)
 8001b08:	f000 ff5a 	bl	80029c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PULSADOR_MODE_Pin */
  GPIO_InitStruct.Pin = PULSADOR_MODE_Pin;
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b10:	4b0e      	ldr	r3, [pc, #56]	; (8001b4c <MX_GPIO_Init+0x178>)
 8001b12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b14:	2300      	movs	r3, #0
 8001b16:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PULSADOR_MODE_GPIO_Port, &GPIO_InitStruct);
 8001b18:	f107 031c 	add.w	r3, r7, #28
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	480c      	ldr	r0, [pc, #48]	; (8001b50 <MX_GPIO_Init+0x17c>)
 8001b20:	f000 ff4e 	bl	80029c0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001b24:	2200      	movs	r2, #0
 8001b26:	2100      	movs	r1, #0
 8001b28:	2007      	movs	r0, #7
 8001b2a:	f000 ff12 	bl	8002952 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001b2e:	2007      	movs	r0, #7
 8001b30:	f000 ff2b 	bl	800298a <HAL_NVIC_EnableIRQ>

}
 8001b34:	bf00      	nop
 8001b36:	3730      	adds	r7, #48	; 0x30
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	40023800 	.word	0x40023800
 8001b40:	40021000 	.word	0x40021000
 8001b44:	40020400 	.word	0x40020400
 8001b48:	40020800 	.word	0x40020800
 8001b4c:	10110000 	.word	0x10110000
 8001b50:	40020c00 	.word	0x40020c00

08001b54 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	80fb      	strh	r3, [r7, #6]
	  if(GPIO_Pin==GPIO_PIN_1)
 8001b5e:	88fb      	ldrh	r3, [r7, #6]
 8001b60:	2b02      	cmp	r3, #2
 8001b62:	d11c      	bne.n	8001b9e <HAL_GPIO_EXTI_Callback+0x4a>
	  	{
		  if(HAL_GPIO_ReadPin(PORT_PUSH,PUSH)&&(modo==0)) 		// Si estoy en modo automatico
 8001b64:	2102      	movs	r1, #2
 8001b66:	4810      	ldr	r0, [pc, #64]	; (8001ba8 <HAL_GPIO_EXTI_Callback+0x54>)
 8001b68:	f001 f8c4 	bl	8002cf4 <HAL_GPIO_ReadPin>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d007      	beq.n	8001b82 <HAL_GPIO_EXTI_Callback+0x2e>
 8001b72:	4b0e      	ldr	r3, [pc, #56]	; (8001bac <HAL_GPIO_EXTI_Callback+0x58>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d103      	bne.n	8001b82 <HAL_GPIO_EXTI_Callback+0x2e>
		  {
			  modo=1; 											// Cambio a modo manual
 8001b7a:	4b0c      	ldr	r3, [pc, #48]	; (8001bac <HAL_GPIO_EXTI_Callback+0x58>)
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	601a      	str	r2, [r3, #0]
		  else if(HAL_GPIO_ReadPin(PORT_PUSH,PUSH)&&(modo==1)) 	// Si estoy en modo manual
		  {
			  modo=0; 											// Cambio a modo automatico
		  }
	  	}
}
 8001b80:	e00d      	b.n	8001b9e <HAL_GPIO_EXTI_Callback+0x4a>
		  else if(HAL_GPIO_ReadPin(PORT_PUSH,PUSH)&&(modo==1)) 	// Si estoy en modo manual
 8001b82:	2102      	movs	r1, #2
 8001b84:	4808      	ldr	r0, [pc, #32]	; (8001ba8 <HAL_GPIO_EXTI_Callback+0x54>)
 8001b86:	f001 f8b5 	bl	8002cf4 <HAL_GPIO_ReadPin>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d006      	beq.n	8001b9e <HAL_GPIO_EXTI_Callback+0x4a>
 8001b90:	4b06      	ldr	r3, [pc, #24]	; (8001bac <HAL_GPIO_EXTI_Callback+0x58>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	2b01      	cmp	r3, #1
 8001b96:	d102      	bne.n	8001b9e <HAL_GPIO_EXTI_Callback+0x4a>
			  modo=0; 											// Cambio a modo automatico
 8001b98:	4b04      	ldr	r3, [pc, #16]	; (8001bac <HAL_GPIO_EXTI_Callback+0x58>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	601a      	str	r2, [r3, #0]
}
 8001b9e:	bf00      	nop
 8001ba0:	3708      	adds	r7, #8
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	40020c00 	.word	0x40020c00
 8001bac:	200001f8 	.word	0x200001f8

08001bb0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bb4:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bb6:	e7fe      	b.n	8001bb6 <Error_Handler+0x6>

08001bb8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b083      	sub	sp, #12
 8001bbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	607b      	str	r3, [r7, #4]
 8001bc2:	4b10      	ldr	r3, [pc, #64]	; (8001c04 <HAL_MspInit+0x4c>)
 8001bc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bc6:	4a0f      	ldr	r2, [pc, #60]	; (8001c04 <HAL_MspInit+0x4c>)
 8001bc8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bcc:	6453      	str	r3, [r2, #68]	; 0x44
 8001bce:	4b0d      	ldr	r3, [pc, #52]	; (8001c04 <HAL_MspInit+0x4c>)
 8001bd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bd2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bd6:	607b      	str	r3, [r7, #4]
 8001bd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bda:	2300      	movs	r3, #0
 8001bdc:	603b      	str	r3, [r7, #0]
 8001bde:	4b09      	ldr	r3, [pc, #36]	; (8001c04 <HAL_MspInit+0x4c>)
 8001be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be2:	4a08      	ldr	r2, [pc, #32]	; (8001c04 <HAL_MspInit+0x4c>)
 8001be4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001be8:	6413      	str	r3, [r2, #64]	; 0x40
 8001bea:	4b06      	ldr	r3, [pc, #24]	; (8001c04 <HAL_MspInit+0x4c>)
 8001bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bf2:	603b      	str	r3, [r7, #0]
 8001bf4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bf6:	bf00      	nop
 8001bf8:	370c      	adds	r7, #12
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
 8001c02:	bf00      	nop
 8001c04:	40023800 	.word	0x40023800

08001c08 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b08a      	sub	sp, #40	; 0x28
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c10:	f107 0314 	add.w	r3, r7, #20
 8001c14:	2200      	movs	r2, #0
 8001c16:	601a      	str	r2, [r3, #0]
 8001c18:	605a      	str	r2, [r3, #4]
 8001c1a:	609a      	str	r2, [r3, #8]
 8001c1c:	60da      	str	r2, [r3, #12]
 8001c1e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a17      	ldr	r2, [pc, #92]	; (8001c84 <HAL_ADC_MspInit+0x7c>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d127      	bne.n	8001c7a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	613b      	str	r3, [r7, #16]
 8001c2e:	4b16      	ldr	r3, [pc, #88]	; (8001c88 <HAL_ADC_MspInit+0x80>)
 8001c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c32:	4a15      	ldr	r2, [pc, #84]	; (8001c88 <HAL_ADC_MspInit+0x80>)
 8001c34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c38:	6453      	str	r3, [r2, #68]	; 0x44
 8001c3a:	4b13      	ldr	r3, [pc, #76]	; (8001c88 <HAL_ADC_MspInit+0x80>)
 8001c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c42:	613b      	str	r3, [r7, #16]
 8001c44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c46:	2300      	movs	r3, #0
 8001c48:	60fb      	str	r3, [r7, #12]
 8001c4a:	4b0f      	ldr	r3, [pc, #60]	; (8001c88 <HAL_ADC_MspInit+0x80>)
 8001c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4e:	4a0e      	ldr	r2, [pc, #56]	; (8001c88 <HAL_ADC_MspInit+0x80>)
 8001c50:	f043 0301 	orr.w	r3, r3, #1
 8001c54:	6313      	str	r3, [r2, #48]	; 0x30
 8001c56:	4b0c      	ldr	r3, [pc, #48]	; (8001c88 <HAL_ADC_MspInit+0x80>)
 8001c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c5a:	f003 0301 	and.w	r3, r3, #1
 8001c5e:	60fb      	str	r3, [r7, #12]
 8001c60:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001c62:	2302      	movs	r3, #2
 8001c64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c66:	2303      	movs	r3, #3
 8001c68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c6e:	f107 0314 	add.w	r3, r7, #20
 8001c72:	4619      	mov	r1, r3
 8001c74:	4805      	ldr	r0, [pc, #20]	; (8001c8c <HAL_ADC_MspInit+0x84>)
 8001c76:	f000 fea3 	bl	80029c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001c7a:	bf00      	nop
 8001c7c:	3728      	adds	r7, #40	; 0x28
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	40012000 	.word	0x40012000
 8001c88:	40023800 	.word	0x40023800
 8001c8c:	40020000 	.word	0x40020000

08001c90 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b08a      	sub	sp, #40	; 0x28
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c98:	f107 0314 	add.w	r3, r7, #20
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	601a      	str	r2, [r3, #0]
 8001ca0:	605a      	str	r2, [r3, #4]
 8001ca2:	609a      	str	r2, [r3, #8]
 8001ca4:	60da      	str	r2, [r3, #12]
 8001ca6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a19      	ldr	r2, [pc, #100]	; (8001d14 <HAL_I2C_MspInit+0x84>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d12b      	bne.n	8001d0a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	613b      	str	r3, [r7, #16]
 8001cb6:	4b18      	ldr	r3, [pc, #96]	; (8001d18 <HAL_I2C_MspInit+0x88>)
 8001cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cba:	4a17      	ldr	r2, [pc, #92]	; (8001d18 <HAL_I2C_MspInit+0x88>)
 8001cbc:	f043 0302 	orr.w	r3, r3, #2
 8001cc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001cc2:	4b15      	ldr	r3, [pc, #84]	; (8001d18 <HAL_I2C_MspInit+0x88>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc6:	f003 0302 	and.w	r3, r3, #2
 8001cca:	613b      	str	r3, [r7, #16]
 8001ccc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001cce:	23c0      	movs	r3, #192	; 0xc0
 8001cd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cd2:	2312      	movs	r3, #18
 8001cd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cda:	2303      	movs	r3, #3
 8001cdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001cde:	2304      	movs	r3, #4
 8001ce0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ce2:	f107 0314 	add.w	r3, r7, #20
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	480c      	ldr	r0, [pc, #48]	; (8001d1c <HAL_I2C_MspInit+0x8c>)
 8001cea:	f000 fe69 	bl	80029c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001cee:	2300      	movs	r3, #0
 8001cf0:	60fb      	str	r3, [r7, #12]
 8001cf2:	4b09      	ldr	r3, [pc, #36]	; (8001d18 <HAL_I2C_MspInit+0x88>)
 8001cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf6:	4a08      	ldr	r2, [pc, #32]	; (8001d18 <HAL_I2C_MspInit+0x88>)
 8001cf8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001cfc:	6413      	str	r3, [r2, #64]	; 0x40
 8001cfe:	4b06      	ldr	r3, [pc, #24]	; (8001d18 <HAL_I2C_MspInit+0x88>)
 8001d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d06:	60fb      	str	r3, [r7, #12]
 8001d08:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001d0a:	bf00      	nop
 8001d0c:	3728      	adds	r7, #40	; 0x28
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	40005400 	.word	0x40005400
 8001d18:	40023800 	.word	0x40023800
 8001d1c:	40020400 	.word	0x40020400

08001d20 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b085      	sub	sp, #20
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a0b      	ldr	r2, [pc, #44]	; (8001d5c <HAL_TIM_Base_MspInit+0x3c>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d10d      	bne.n	8001d4e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001d32:	2300      	movs	r3, #0
 8001d34:	60fb      	str	r3, [r7, #12]
 8001d36:	4b0a      	ldr	r3, [pc, #40]	; (8001d60 <HAL_TIM_Base_MspInit+0x40>)
 8001d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3a:	4a09      	ldr	r2, [pc, #36]	; (8001d60 <HAL_TIM_Base_MspInit+0x40>)
 8001d3c:	f043 0310 	orr.w	r3, r3, #16
 8001d40:	6413      	str	r3, [r2, #64]	; 0x40
 8001d42:	4b07      	ldr	r3, [pc, #28]	; (8001d60 <HAL_TIM_Base_MspInit+0x40>)
 8001d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d46:	f003 0310 	and.w	r3, r3, #16
 8001d4a:	60fb      	str	r3, [r7, #12]
 8001d4c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8001d4e:	bf00      	nop
 8001d50:	3714      	adds	r7, #20
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	40001000 	.word	0x40001000
 8001d60:	40023800 	.word	0x40023800

08001d64 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b085      	sub	sp, #20
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM9)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a0b      	ldr	r2, [pc, #44]	; (8001da0 <HAL_TIM_PWM_MspInit+0x3c>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d10d      	bne.n	8001d92 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001d76:	2300      	movs	r3, #0
 8001d78:	60fb      	str	r3, [r7, #12]
 8001d7a:	4b0a      	ldr	r3, [pc, #40]	; (8001da4 <HAL_TIM_PWM_MspInit+0x40>)
 8001d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d7e:	4a09      	ldr	r2, [pc, #36]	; (8001da4 <HAL_TIM_PWM_MspInit+0x40>)
 8001d80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d84:	6453      	str	r3, [r2, #68]	; 0x44
 8001d86:	4b07      	ldr	r3, [pc, #28]	; (8001da4 <HAL_TIM_PWM_MspInit+0x40>)
 8001d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d8e:	60fb      	str	r3, [r7, #12]
 8001d90:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 8001d92:	bf00      	nop
 8001d94:	3714      	adds	r7, #20
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr
 8001d9e:	bf00      	nop
 8001da0:	40014000 	.word	0x40014000
 8001da4:	40023800 	.word	0x40023800

08001da8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b088      	sub	sp, #32
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db0:	f107 030c 	add.w	r3, r7, #12
 8001db4:	2200      	movs	r2, #0
 8001db6:	601a      	str	r2, [r3, #0]
 8001db8:	605a      	str	r2, [r3, #4]
 8001dba:	609a      	str	r2, [r3, #8]
 8001dbc:	60da      	str	r2, [r3, #12]
 8001dbe:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM9)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a12      	ldr	r2, [pc, #72]	; (8001e10 <HAL_TIM_MspPostInit+0x68>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d11d      	bne.n	8001e06 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM9_MspPostInit 0 */

  /* USER CODE END TIM9_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001dca:	2300      	movs	r3, #0
 8001dcc:	60bb      	str	r3, [r7, #8]
 8001dce:	4b11      	ldr	r3, [pc, #68]	; (8001e14 <HAL_TIM_MspPostInit+0x6c>)
 8001dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd2:	4a10      	ldr	r2, [pc, #64]	; (8001e14 <HAL_TIM_MspPostInit+0x6c>)
 8001dd4:	f043 0310 	orr.w	r3, r3, #16
 8001dd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dda:	4b0e      	ldr	r3, [pc, #56]	; (8001e14 <HAL_TIM_MspPostInit+0x6c>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dde:	f003 0310 	and.w	r3, r3, #16
 8001de2:	60bb      	str	r3, [r7, #8]
 8001de4:	68bb      	ldr	r3, [r7, #8]
    /**TIM9 GPIO Configuration
    PE6     ------> TIM9_CH2
    */
    GPIO_InitStruct.Pin = MOTOR_PWM_Pin;
 8001de6:	2340      	movs	r3, #64	; 0x40
 8001de8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dea:	2302      	movs	r3, #2
 8001dec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dee:	2300      	movs	r3, #0
 8001df0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001df2:	2300      	movs	r3, #0
 8001df4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8001df6:	2303      	movs	r3, #3
 8001df8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(MOTOR_PWM_GPIO_Port, &GPIO_InitStruct);
 8001dfa:	f107 030c 	add.w	r3, r7, #12
 8001dfe:	4619      	mov	r1, r3
 8001e00:	4805      	ldr	r0, [pc, #20]	; (8001e18 <HAL_TIM_MspPostInit+0x70>)
 8001e02:	f000 fddd 	bl	80029c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 8001e06:	bf00      	nop
 8001e08:	3720      	adds	r7, #32
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	40014000 	.word	0x40014000
 8001e14:	40023800 	.word	0x40023800
 8001e18:	40021000 	.word	0x40021000

08001e1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e20:	e7fe      	b.n	8001e20 <NMI_Handler+0x4>

08001e22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e22:	b480      	push	{r7}
 8001e24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e26:	e7fe      	b.n	8001e26 <HardFault_Handler+0x4>

08001e28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e2c:	e7fe      	b.n	8001e2c <MemManage_Handler+0x4>

08001e2e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e2e:	b480      	push	{r7}
 8001e30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e32:	e7fe      	b.n	8001e32 <BusFault_Handler+0x4>

08001e34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e38:	e7fe      	b.n	8001e38 <UsageFault_Handler+0x4>

08001e3a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e3a:	b480      	push	{r7}
 8001e3c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e3e:	bf00      	nop
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr

08001e48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e4c:	bf00      	nop
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr

08001e56 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e56:	b480      	push	{r7}
 8001e58:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e5a:	bf00      	nop
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr

08001e64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e68:	f000 f89c 	bl	8001fa4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e6c:	bf00      	nop
 8001e6e:	bd80      	pop	{r7, pc}

08001e70 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001e74:	2002      	movs	r0, #2
 8001e76:	f000 ff6f 	bl	8002d58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001e7a:	bf00      	nop
 8001e7c:	bd80      	pop	{r7, pc}
	...

08001e80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e84:	4b08      	ldr	r3, [pc, #32]	; (8001ea8 <SystemInit+0x28>)
 8001e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e8a:	4a07      	ldr	r2, [pc, #28]	; (8001ea8 <SystemInit+0x28>)
 8001e8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001e94:	4b04      	ldr	r3, [pc, #16]	; (8001ea8 <SystemInit+0x28>)
 8001e96:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e9a:	609a      	str	r2, [r3, #8]
#endif
}
 8001e9c:	bf00      	nop
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop
 8001ea8:	e000ed00 	.word	0xe000ed00

08001eac <Reset_Handler>:
 8001eac:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ee4 <LoopFillZerobss+0x14>
 8001eb0:	2100      	movs	r1, #0
 8001eb2:	e003      	b.n	8001ebc <LoopCopyDataInit>

08001eb4 <CopyDataInit>:
 8001eb4:	4b0c      	ldr	r3, [pc, #48]	; (8001ee8 <LoopFillZerobss+0x18>)
 8001eb6:	585b      	ldr	r3, [r3, r1]
 8001eb8:	5043      	str	r3, [r0, r1]
 8001eba:	3104      	adds	r1, #4

08001ebc <LoopCopyDataInit>:
 8001ebc:	480b      	ldr	r0, [pc, #44]	; (8001eec <LoopFillZerobss+0x1c>)
 8001ebe:	4b0c      	ldr	r3, [pc, #48]	; (8001ef0 <LoopFillZerobss+0x20>)
 8001ec0:	1842      	adds	r2, r0, r1
 8001ec2:	429a      	cmp	r2, r3
 8001ec4:	d3f6      	bcc.n	8001eb4 <CopyDataInit>
 8001ec6:	4a0b      	ldr	r2, [pc, #44]	; (8001ef4 <LoopFillZerobss+0x24>)
 8001ec8:	e002      	b.n	8001ed0 <LoopFillZerobss>

08001eca <FillZerobss>:
 8001eca:	2300      	movs	r3, #0
 8001ecc:	f842 3b04 	str.w	r3, [r2], #4

08001ed0 <LoopFillZerobss>:
 8001ed0:	4b09      	ldr	r3, [pc, #36]	; (8001ef8 <LoopFillZerobss+0x28>)
 8001ed2:	429a      	cmp	r2, r3
 8001ed4:	d3f9      	bcc.n	8001eca <FillZerobss>
 8001ed6:	f7ff ffd3 	bl	8001e80 <SystemInit>
 8001eda:	f002 fc53 	bl	8004784 <__libc_init_array>
 8001ede:	f7ff fab1 	bl	8001444 <main>
 8001ee2:	4770      	bx	lr
 8001ee4:	20020000 	.word	0x20020000
 8001ee8:	08006b60 	.word	0x08006b60
 8001eec:	20000000 	.word	0x20000000
 8001ef0:	200001dc 	.word	0x200001dc
 8001ef4:	200001dc 	.word	0x200001dc
 8001ef8:	2000034c 	.word	0x2000034c

08001efc <ADC_IRQHandler>:
 8001efc:	e7fe      	b.n	8001efc <ADC_IRQHandler>
	...

08001f00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f04:	4b0e      	ldr	r3, [pc, #56]	; (8001f40 <HAL_Init+0x40>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a0d      	ldr	r2, [pc, #52]	; (8001f40 <HAL_Init+0x40>)
 8001f0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f0e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f10:	4b0b      	ldr	r3, [pc, #44]	; (8001f40 <HAL_Init+0x40>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a0a      	ldr	r2, [pc, #40]	; (8001f40 <HAL_Init+0x40>)
 8001f16:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f1a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f1c:	4b08      	ldr	r3, [pc, #32]	; (8001f40 <HAL_Init+0x40>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a07      	ldr	r2, [pc, #28]	; (8001f40 <HAL_Init+0x40>)
 8001f22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f26:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f28:	2003      	movs	r0, #3
 8001f2a:	f000 fd07 	bl	800293c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f2e:	2000      	movs	r0, #0
 8001f30:	f000 f808 	bl	8001f44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f34:	f7ff fe40 	bl	8001bb8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f38:	2300      	movs	r3, #0
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	40023c00 	.word	0x40023c00

08001f44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b082      	sub	sp, #8
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f4c:	4b12      	ldr	r3, [pc, #72]	; (8001f98 <HAL_InitTick+0x54>)
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	4b12      	ldr	r3, [pc, #72]	; (8001f9c <HAL_InitTick+0x58>)
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	4619      	mov	r1, r3
 8001f56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f62:	4618      	mov	r0, r3
 8001f64:	f000 fd1f 	bl	80029a6 <HAL_SYSTICK_Config>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d001      	beq.n	8001f72 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e00e      	b.n	8001f90 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2b0f      	cmp	r3, #15
 8001f76:	d80a      	bhi.n	8001f8e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f78:	2200      	movs	r2, #0
 8001f7a:	6879      	ldr	r1, [r7, #4]
 8001f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f80:	f000 fce7 	bl	8002952 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f84:	4a06      	ldr	r2, [pc, #24]	; (8001fa0 <HAL_InitTick+0x5c>)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	e000      	b.n	8001f90 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f8e:	2301      	movs	r3, #1
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	3708      	adds	r7, #8
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	20000000 	.word	0x20000000
 8001f9c:	20000008 	.word	0x20000008
 8001fa0:	20000004 	.word	0x20000004

08001fa4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fa8:	4b06      	ldr	r3, [pc, #24]	; (8001fc4 <HAL_IncTick+0x20>)
 8001faa:	781b      	ldrb	r3, [r3, #0]
 8001fac:	461a      	mov	r2, r3
 8001fae:	4b06      	ldr	r3, [pc, #24]	; (8001fc8 <HAL_IncTick+0x24>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4413      	add	r3, r2
 8001fb4:	4a04      	ldr	r2, [pc, #16]	; (8001fc8 <HAL_IncTick+0x24>)
 8001fb6:	6013      	str	r3, [r2, #0]
}
 8001fb8:	bf00      	nop
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr
 8001fc2:	bf00      	nop
 8001fc4:	20000008 	.word	0x20000008
 8001fc8:	20000344 	.word	0x20000344

08001fcc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  return uwTick;
 8001fd0:	4b03      	ldr	r3, [pc, #12]	; (8001fe0 <HAL_GetTick+0x14>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	20000344 	.word	0x20000344

08001fe4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b084      	sub	sp, #16
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fec:	f7ff ffee 	bl	8001fcc <HAL_GetTick>
 8001ff0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ffc:	d005      	beq.n	800200a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ffe:	4b09      	ldr	r3, [pc, #36]	; (8002024 <HAL_Delay+0x40>)
 8002000:	781b      	ldrb	r3, [r3, #0]
 8002002:	461a      	mov	r2, r3
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	4413      	add	r3, r2
 8002008:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800200a:	bf00      	nop
 800200c:	f7ff ffde 	bl	8001fcc <HAL_GetTick>
 8002010:	4602      	mov	r2, r0
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	1ad3      	subs	r3, r2, r3
 8002016:	68fa      	ldr	r2, [r7, #12]
 8002018:	429a      	cmp	r2, r3
 800201a:	d8f7      	bhi.n	800200c <HAL_Delay+0x28>
  {
  }
}
 800201c:	bf00      	nop
 800201e:	3710      	adds	r7, #16
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	20000008 	.word	0x20000008

08002028 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002030:	2300      	movs	r3, #0
 8002032:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d101      	bne.n	800203e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	e033      	b.n	80020a6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002042:	2b00      	cmp	r3, #0
 8002044:	d109      	bne.n	800205a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f7ff fdde 	bl	8001c08 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2200      	movs	r2, #0
 8002050:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2200      	movs	r2, #0
 8002056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205e:	f003 0310 	and.w	r3, r3, #16
 8002062:	2b00      	cmp	r3, #0
 8002064:	d118      	bne.n	8002098 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800206a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800206e:	f023 0302 	bic.w	r3, r3, #2
 8002072:	f043 0202 	orr.w	r2, r3, #2
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	f000 fa92 	bl	80025a4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2200      	movs	r2, #0
 8002084:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800208a:	f023 0303 	bic.w	r3, r3, #3
 800208e:	f043 0201 	orr.w	r2, r3, #1
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	641a      	str	r2, [r3, #64]	; 0x40
 8002096:	e001      	b.n	800209c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002098:	2301      	movs	r3, #1
 800209a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2200      	movs	r2, #0
 80020a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80020a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	3710      	adds	r7, #16
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
	...

080020b0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b085      	sub	sp, #20
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80020b8:	2300      	movs	r3, #0
 80020ba:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d101      	bne.n	80020ca <HAL_ADC_Start+0x1a>
 80020c6:	2302      	movs	r3, #2
 80020c8:	e0a5      	b.n	8002216 <HAL_ADC_Start+0x166>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2201      	movs	r2, #1
 80020ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	f003 0301 	and.w	r3, r3, #1
 80020dc:	2b01      	cmp	r3, #1
 80020de:	d018      	beq.n	8002112 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	689a      	ldr	r2, [r3, #8]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f042 0201 	orr.w	r2, r2, #1
 80020ee:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80020f0:	4b4c      	ldr	r3, [pc, #304]	; (8002224 <HAL_ADC_Start+0x174>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a4c      	ldr	r2, [pc, #304]	; (8002228 <HAL_ADC_Start+0x178>)
 80020f6:	fba2 2303 	umull	r2, r3, r2, r3
 80020fa:	0c9a      	lsrs	r2, r3, #18
 80020fc:	4613      	mov	r3, r2
 80020fe:	005b      	lsls	r3, r3, #1
 8002100:	4413      	add	r3, r2
 8002102:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002104:	e002      	b.n	800210c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	3b01      	subs	r3, #1
 800210a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d1f9      	bne.n	8002106 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	689b      	ldr	r3, [r3, #8]
 8002118:	f003 0301 	and.w	r3, r3, #1
 800211c:	2b01      	cmp	r3, #1
 800211e:	d179      	bne.n	8002214 <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002124:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002128:	f023 0301 	bic.w	r3, r3, #1
 800212c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800213e:	2b00      	cmp	r3, #0
 8002140:	d007      	beq.n	8002152 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002146:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800214a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002156:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800215a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800215e:	d106      	bne.n	800216e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002164:	f023 0206 	bic.w	r2, r3, #6
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	645a      	str	r2, [r3, #68]	; 0x44
 800216c:	e002      	b.n	8002174 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2200      	movs	r2, #0
 8002172:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2200      	movs	r2, #0
 8002178:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800217c:	4b2b      	ldr	r3, [pc, #172]	; (800222c <HAL_ADC_Start+0x17c>)
 800217e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002188:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	f003 031f 	and.w	r3, r3, #31
 8002192:	2b00      	cmp	r3, #0
 8002194:	d12a      	bne.n	80021ec <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4a25      	ldr	r2, [pc, #148]	; (8002230 <HAL_ADC_Start+0x180>)
 800219c:	4293      	cmp	r3, r2
 800219e:	d015      	beq.n	80021cc <HAL_ADC_Start+0x11c>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a23      	ldr	r2, [pc, #140]	; (8002234 <HAL_ADC_Start+0x184>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d105      	bne.n	80021b6 <HAL_ADC_Start+0x106>
 80021aa:	4b20      	ldr	r3, [pc, #128]	; (800222c <HAL_ADC_Start+0x17c>)
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	f003 031f 	and.w	r3, r3, #31
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d00a      	beq.n	80021cc <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a1f      	ldr	r2, [pc, #124]	; (8002238 <HAL_ADC_Start+0x188>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d129      	bne.n	8002214 <HAL_ADC_Start+0x164>
 80021c0:	4b1a      	ldr	r3, [pc, #104]	; (800222c <HAL_ADC_Start+0x17c>)
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	f003 031f 	and.w	r3, r3, #31
 80021c8:	2b0f      	cmp	r3, #15
 80021ca:	d823      	bhi.n	8002214 <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	689b      	ldr	r3, [r3, #8]
 80021d2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d11c      	bne.n	8002214 <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	689a      	ldr	r2, [r3, #8]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80021e8:	609a      	str	r2, [r3, #8]
 80021ea:	e013      	b.n	8002214 <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a0f      	ldr	r2, [pc, #60]	; (8002230 <HAL_ADC_Start+0x180>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d10e      	bne.n	8002214 <HAL_ADC_Start+0x164>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002200:	2b00      	cmp	r3, #0
 8002202:	d107      	bne.n	8002214 <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	689a      	ldr	r2, [r3, #8]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002212:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8002214:	2300      	movs	r3, #0
}
 8002216:	4618      	mov	r0, r3
 8002218:	3714      	adds	r7, #20
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	20000000 	.word	0x20000000
 8002228:	431bde83 	.word	0x431bde83
 800222c:	40012300 	.word	0x40012300
 8002230:	40012000 	.word	0x40012000
 8002234:	40012100 	.word	0x40012100
 8002238:	40012200 	.word	0x40012200

0800223c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b084      	sub	sp, #16
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
 8002244:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002246:	2300      	movs	r3, #0
 8002248:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	689b      	ldr	r3, [r3, #8]
 8002250:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002254:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002258:	d113      	bne.n	8002282 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002264:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002268:	d10b      	bne.n	8002282 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800226e:	f043 0220 	orr.w	r2, r3, #32
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2200      	movs	r2, #0
 800227a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800227e:	2301      	movs	r3, #1
 8002280:	e05c      	b.n	800233c <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002282:	f7ff fea3 	bl	8001fcc <HAL_GetTick>
 8002286:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002288:	e01a      	b.n	80022c0 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002290:	d016      	beq.n	80022c0 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d007      	beq.n	80022a8 <HAL_ADC_PollForConversion+0x6c>
 8002298:	f7ff fe98 	bl	8001fcc <HAL_GetTick>
 800229c:	4602      	mov	r2, r0
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	1ad3      	subs	r3, r2, r3
 80022a2:	683a      	ldr	r2, [r7, #0]
 80022a4:	429a      	cmp	r2, r3
 80022a6:	d20b      	bcs.n	80022c0 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ac:	f043 0204 	orr.w	r2, r3, #4
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2200      	movs	r2, #0
 80022b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 80022bc:	2303      	movs	r3, #3
 80022be:	e03d      	b.n	800233c <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f003 0302 	and.w	r3, r3, #2
 80022ca:	2b02      	cmp	r3, #2
 80022cc:	d1dd      	bne.n	800228a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f06f 0212 	mvn.w	r2, #18
 80022d6:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022dc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d123      	bne.n	800233a <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d11f      	bne.n	800233a <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002300:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002304:	2b00      	cmp	r3, #0
 8002306:	d006      	beq.n	8002316 <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002312:	2b00      	cmp	r3, #0
 8002314:	d111      	bne.n	800233a <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002326:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800232a:	2b00      	cmp	r3, #0
 800232c:	d105      	bne.n	800233a <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002332:	f043 0201 	orr.w	r2, r3, #1
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800233a:	2300      	movs	r3, #0
}
 800233c:	4618      	mov	r0, r3
 800233e:	3710      	adds	r7, #16
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}

08002344 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002352:	4618      	mov	r0, r3
 8002354:	370c      	adds	r7, #12
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr
	...

08002360 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002360:	b480      	push	{r7}
 8002362:	b085      	sub	sp, #20
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
 8002368:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800236a:	2300      	movs	r3, #0
 800236c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002374:	2b01      	cmp	r3, #1
 8002376:	d101      	bne.n	800237c <HAL_ADC_ConfigChannel+0x1c>
 8002378:	2302      	movs	r3, #2
 800237a:	e105      	b.n	8002588 <HAL_ADC_ConfigChannel+0x228>
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2201      	movs	r2, #1
 8002380:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	2b09      	cmp	r3, #9
 800238a:	d925      	bls.n	80023d8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	68d9      	ldr	r1, [r3, #12]
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	b29b      	uxth	r3, r3
 8002398:	461a      	mov	r2, r3
 800239a:	4613      	mov	r3, r2
 800239c:	005b      	lsls	r3, r3, #1
 800239e:	4413      	add	r3, r2
 80023a0:	3b1e      	subs	r3, #30
 80023a2:	2207      	movs	r2, #7
 80023a4:	fa02 f303 	lsl.w	r3, r2, r3
 80023a8:	43da      	mvns	r2, r3
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	400a      	ands	r2, r1
 80023b0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	68d9      	ldr	r1, [r3, #12]
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	689a      	ldr	r2, [r3, #8]
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	b29b      	uxth	r3, r3
 80023c2:	4618      	mov	r0, r3
 80023c4:	4603      	mov	r3, r0
 80023c6:	005b      	lsls	r3, r3, #1
 80023c8:	4403      	add	r3, r0
 80023ca:	3b1e      	subs	r3, #30
 80023cc:	409a      	lsls	r2, r3
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	430a      	orrs	r2, r1
 80023d4:	60da      	str	r2, [r3, #12]
 80023d6:	e022      	b.n	800241e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	6919      	ldr	r1, [r3, #16]
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	b29b      	uxth	r3, r3
 80023e4:	461a      	mov	r2, r3
 80023e6:	4613      	mov	r3, r2
 80023e8:	005b      	lsls	r3, r3, #1
 80023ea:	4413      	add	r3, r2
 80023ec:	2207      	movs	r2, #7
 80023ee:	fa02 f303 	lsl.w	r3, r2, r3
 80023f2:	43da      	mvns	r2, r3
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	400a      	ands	r2, r1
 80023fa:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	6919      	ldr	r1, [r3, #16]
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	689a      	ldr	r2, [r3, #8]
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	b29b      	uxth	r3, r3
 800240c:	4618      	mov	r0, r3
 800240e:	4603      	mov	r3, r0
 8002410:	005b      	lsls	r3, r3, #1
 8002412:	4403      	add	r3, r0
 8002414:	409a      	lsls	r2, r3
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	430a      	orrs	r2, r1
 800241c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	2b06      	cmp	r3, #6
 8002424:	d824      	bhi.n	8002470 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	685a      	ldr	r2, [r3, #4]
 8002430:	4613      	mov	r3, r2
 8002432:	009b      	lsls	r3, r3, #2
 8002434:	4413      	add	r3, r2
 8002436:	3b05      	subs	r3, #5
 8002438:	221f      	movs	r2, #31
 800243a:	fa02 f303 	lsl.w	r3, r2, r3
 800243e:	43da      	mvns	r2, r3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	400a      	ands	r2, r1
 8002446:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	b29b      	uxth	r3, r3
 8002454:	4618      	mov	r0, r3
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	685a      	ldr	r2, [r3, #4]
 800245a:	4613      	mov	r3, r2
 800245c:	009b      	lsls	r3, r3, #2
 800245e:	4413      	add	r3, r2
 8002460:	3b05      	subs	r3, #5
 8002462:	fa00 f203 	lsl.w	r2, r0, r3
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	430a      	orrs	r2, r1
 800246c:	635a      	str	r2, [r3, #52]	; 0x34
 800246e:	e04c      	b.n	800250a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	2b0c      	cmp	r3, #12
 8002476:	d824      	bhi.n	80024c2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	685a      	ldr	r2, [r3, #4]
 8002482:	4613      	mov	r3, r2
 8002484:	009b      	lsls	r3, r3, #2
 8002486:	4413      	add	r3, r2
 8002488:	3b23      	subs	r3, #35	; 0x23
 800248a:	221f      	movs	r2, #31
 800248c:	fa02 f303 	lsl.w	r3, r2, r3
 8002490:	43da      	mvns	r2, r3
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	400a      	ands	r2, r1
 8002498:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	b29b      	uxth	r3, r3
 80024a6:	4618      	mov	r0, r3
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	685a      	ldr	r2, [r3, #4]
 80024ac:	4613      	mov	r3, r2
 80024ae:	009b      	lsls	r3, r3, #2
 80024b0:	4413      	add	r3, r2
 80024b2:	3b23      	subs	r3, #35	; 0x23
 80024b4:	fa00 f203 	lsl.w	r2, r0, r3
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	430a      	orrs	r2, r1
 80024be:	631a      	str	r2, [r3, #48]	; 0x30
 80024c0:	e023      	b.n	800250a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	685a      	ldr	r2, [r3, #4]
 80024cc:	4613      	mov	r3, r2
 80024ce:	009b      	lsls	r3, r3, #2
 80024d0:	4413      	add	r3, r2
 80024d2:	3b41      	subs	r3, #65	; 0x41
 80024d4:	221f      	movs	r2, #31
 80024d6:	fa02 f303 	lsl.w	r3, r2, r3
 80024da:	43da      	mvns	r2, r3
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	400a      	ands	r2, r1
 80024e2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	b29b      	uxth	r3, r3
 80024f0:	4618      	mov	r0, r3
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	685a      	ldr	r2, [r3, #4]
 80024f6:	4613      	mov	r3, r2
 80024f8:	009b      	lsls	r3, r3, #2
 80024fa:	4413      	add	r3, r2
 80024fc:	3b41      	subs	r3, #65	; 0x41
 80024fe:	fa00 f203 	lsl.w	r2, r0, r3
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	430a      	orrs	r2, r1
 8002508:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800250a:	4b22      	ldr	r3, [pc, #136]	; (8002594 <HAL_ADC_ConfigChannel+0x234>)
 800250c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a21      	ldr	r2, [pc, #132]	; (8002598 <HAL_ADC_ConfigChannel+0x238>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d109      	bne.n	800252c <HAL_ADC_ConfigChannel+0x1cc>
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	2b12      	cmp	r3, #18
 800251e:	d105      	bne.n	800252c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a19      	ldr	r2, [pc, #100]	; (8002598 <HAL_ADC_ConfigChannel+0x238>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d123      	bne.n	800257e <HAL_ADC_ConfigChannel+0x21e>
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	2b10      	cmp	r3, #16
 800253c:	d003      	beq.n	8002546 <HAL_ADC_ConfigChannel+0x1e6>
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	2b11      	cmp	r3, #17
 8002544:	d11b      	bne.n	800257e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	2b10      	cmp	r3, #16
 8002558:	d111      	bne.n	800257e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800255a:	4b10      	ldr	r3, [pc, #64]	; (800259c <HAL_ADC_ConfigChannel+0x23c>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a10      	ldr	r2, [pc, #64]	; (80025a0 <HAL_ADC_ConfigChannel+0x240>)
 8002560:	fba2 2303 	umull	r2, r3, r2, r3
 8002564:	0c9a      	lsrs	r2, r3, #18
 8002566:	4613      	mov	r3, r2
 8002568:	009b      	lsls	r3, r3, #2
 800256a:	4413      	add	r3, r2
 800256c:	005b      	lsls	r3, r3, #1
 800256e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002570:	e002      	b.n	8002578 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	3b01      	subs	r3, #1
 8002576:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d1f9      	bne.n	8002572 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2200      	movs	r2, #0
 8002582:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002586:	2300      	movs	r3, #0
}
 8002588:	4618      	mov	r0, r3
 800258a:	3714      	adds	r7, #20
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr
 8002594:	40012300 	.word	0x40012300
 8002598:	40012000 	.word	0x40012000
 800259c:	20000000 	.word	0x20000000
 80025a0:	431bde83 	.word	0x431bde83

080025a4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b085      	sub	sp, #20
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80025ac:	4b79      	ldr	r3, [pc, #484]	; (8002794 <ADC_Init+0x1f0>)
 80025ae:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	685a      	ldr	r2, [r3, #4]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	431a      	orrs	r2, r3
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	685a      	ldr	r2, [r3, #4]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80025d8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	6859      	ldr	r1, [r3, #4]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	691b      	ldr	r3, [r3, #16]
 80025e4:	021a      	lsls	r2, r3, #8
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	430a      	orrs	r2, r1
 80025ec:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	685a      	ldr	r2, [r3, #4]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80025fc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	6859      	ldr	r1, [r3, #4]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	689a      	ldr	r2, [r3, #8]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	430a      	orrs	r2, r1
 800260e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	689a      	ldr	r2, [r3, #8]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800261e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	6899      	ldr	r1, [r3, #8]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	68da      	ldr	r2, [r3, #12]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	430a      	orrs	r2, r1
 8002630:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002636:	4a58      	ldr	r2, [pc, #352]	; (8002798 <ADC_Init+0x1f4>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d022      	beq.n	8002682 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	689a      	ldr	r2, [r3, #8]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800264a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	6899      	ldr	r1, [r3, #8]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	430a      	orrs	r2, r1
 800265c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	689a      	ldr	r2, [r3, #8]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800266c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	6899      	ldr	r1, [r3, #8]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	430a      	orrs	r2, r1
 800267e:	609a      	str	r2, [r3, #8]
 8002680:	e00f      	b.n	80026a2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	689a      	ldr	r2, [r3, #8]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002690:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	689a      	ldr	r2, [r3, #8]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80026a0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	689a      	ldr	r2, [r3, #8]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f022 0202 	bic.w	r2, r2, #2
 80026b0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	6899      	ldr	r1, [r3, #8]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	7e1b      	ldrb	r3, [r3, #24]
 80026bc:	005a      	lsls	r2, r3, #1
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	430a      	orrs	r2, r1
 80026c4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d01b      	beq.n	8002708 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	685a      	ldr	r2, [r3, #4]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80026de:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	685a      	ldr	r2, [r3, #4]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80026ee:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	6859      	ldr	r1, [r3, #4]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026fa:	3b01      	subs	r3, #1
 80026fc:	035a      	lsls	r2, r3, #13
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	430a      	orrs	r2, r1
 8002704:	605a      	str	r2, [r3, #4]
 8002706:	e007      	b.n	8002718 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	685a      	ldr	r2, [r3, #4]
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002716:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002726:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	69db      	ldr	r3, [r3, #28]
 8002732:	3b01      	subs	r3, #1
 8002734:	051a      	lsls	r2, r3, #20
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	430a      	orrs	r2, r1
 800273c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	689a      	ldr	r2, [r3, #8]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800274c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	6899      	ldr	r1, [r3, #8]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800275a:	025a      	lsls	r2, r3, #9
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	430a      	orrs	r2, r1
 8002762:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	689a      	ldr	r2, [r3, #8]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002772:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	6899      	ldr	r1, [r3, #8]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	695b      	ldr	r3, [r3, #20]
 800277e:	029a      	lsls	r2, r3, #10
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	430a      	orrs	r2, r1
 8002786:	609a      	str	r2, [r3, #8]
}
 8002788:	bf00      	nop
 800278a:	3714      	adds	r7, #20
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr
 8002794:	40012300 	.word	0x40012300
 8002798:	0f000001 	.word	0x0f000001

0800279c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800279c:	b480      	push	{r7}
 800279e:	b085      	sub	sp, #20
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	f003 0307 	and.w	r3, r3, #7
 80027aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027ac:	4b0c      	ldr	r3, [pc, #48]	; (80027e0 <__NVIC_SetPriorityGrouping+0x44>)
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027b2:	68ba      	ldr	r2, [r7, #8]
 80027b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80027b8:	4013      	ands	r3, r2
 80027ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80027c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027ce:	4a04      	ldr	r2, [pc, #16]	; (80027e0 <__NVIC_SetPriorityGrouping+0x44>)
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	60d3      	str	r3, [r2, #12]
}
 80027d4:	bf00      	nop
 80027d6:	3714      	adds	r7, #20
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr
 80027e0:	e000ed00 	.word	0xe000ed00

080027e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027e4:	b480      	push	{r7}
 80027e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027e8:	4b04      	ldr	r3, [pc, #16]	; (80027fc <__NVIC_GetPriorityGrouping+0x18>)
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	0a1b      	lsrs	r3, r3, #8
 80027ee:	f003 0307 	and.w	r3, r3, #7
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr
 80027fc:	e000ed00 	.word	0xe000ed00

08002800 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002800:	b480      	push	{r7}
 8002802:	b083      	sub	sp, #12
 8002804:	af00      	add	r7, sp, #0
 8002806:	4603      	mov	r3, r0
 8002808:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800280a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800280e:	2b00      	cmp	r3, #0
 8002810:	db0b      	blt.n	800282a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002812:	79fb      	ldrb	r3, [r7, #7]
 8002814:	f003 021f 	and.w	r2, r3, #31
 8002818:	4907      	ldr	r1, [pc, #28]	; (8002838 <__NVIC_EnableIRQ+0x38>)
 800281a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800281e:	095b      	lsrs	r3, r3, #5
 8002820:	2001      	movs	r0, #1
 8002822:	fa00 f202 	lsl.w	r2, r0, r2
 8002826:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800282a:	bf00      	nop
 800282c:	370c      	adds	r7, #12
 800282e:	46bd      	mov	sp, r7
 8002830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002834:	4770      	bx	lr
 8002836:	bf00      	nop
 8002838:	e000e100 	.word	0xe000e100

0800283c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	4603      	mov	r3, r0
 8002844:	6039      	str	r1, [r7, #0]
 8002846:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002848:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800284c:	2b00      	cmp	r3, #0
 800284e:	db0a      	blt.n	8002866 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	b2da      	uxtb	r2, r3
 8002854:	490c      	ldr	r1, [pc, #48]	; (8002888 <__NVIC_SetPriority+0x4c>)
 8002856:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800285a:	0112      	lsls	r2, r2, #4
 800285c:	b2d2      	uxtb	r2, r2
 800285e:	440b      	add	r3, r1
 8002860:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002864:	e00a      	b.n	800287c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	b2da      	uxtb	r2, r3
 800286a:	4908      	ldr	r1, [pc, #32]	; (800288c <__NVIC_SetPriority+0x50>)
 800286c:	79fb      	ldrb	r3, [r7, #7]
 800286e:	f003 030f 	and.w	r3, r3, #15
 8002872:	3b04      	subs	r3, #4
 8002874:	0112      	lsls	r2, r2, #4
 8002876:	b2d2      	uxtb	r2, r2
 8002878:	440b      	add	r3, r1
 800287a:	761a      	strb	r2, [r3, #24]
}
 800287c:	bf00      	nop
 800287e:	370c      	adds	r7, #12
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr
 8002888:	e000e100 	.word	0xe000e100
 800288c:	e000ed00 	.word	0xe000ed00

08002890 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002890:	b480      	push	{r7}
 8002892:	b089      	sub	sp, #36	; 0x24
 8002894:	af00      	add	r7, sp, #0
 8002896:	60f8      	str	r0, [r7, #12]
 8002898:	60b9      	str	r1, [r7, #8]
 800289a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	f003 0307 	and.w	r3, r3, #7
 80028a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028a4:	69fb      	ldr	r3, [r7, #28]
 80028a6:	f1c3 0307 	rsb	r3, r3, #7
 80028aa:	2b04      	cmp	r3, #4
 80028ac:	bf28      	it	cs
 80028ae:	2304      	movcs	r3, #4
 80028b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028b2:	69fb      	ldr	r3, [r7, #28]
 80028b4:	3304      	adds	r3, #4
 80028b6:	2b06      	cmp	r3, #6
 80028b8:	d902      	bls.n	80028c0 <NVIC_EncodePriority+0x30>
 80028ba:	69fb      	ldr	r3, [r7, #28]
 80028bc:	3b03      	subs	r3, #3
 80028be:	e000      	b.n	80028c2 <NVIC_EncodePriority+0x32>
 80028c0:	2300      	movs	r3, #0
 80028c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028c4:	f04f 32ff 	mov.w	r2, #4294967295
 80028c8:	69bb      	ldr	r3, [r7, #24]
 80028ca:	fa02 f303 	lsl.w	r3, r2, r3
 80028ce:	43da      	mvns	r2, r3
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	401a      	ands	r2, r3
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028d8:	f04f 31ff 	mov.w	r1, #4294967295
 80028dc:	697b      	ldr	r3, [r7, #20]
 80028de:	fa01 f303 	lsl.w	r3, r1, r3
 80028e2:	43d9      	mvns	r1, r3
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028e8:	4313      	orrs	r3, r2
         );
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	3724      	adds	r7, #36	; 0x24
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr
	...

080028f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	3b01      	subs	r3, #1
 8002904:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002908:	d301      	bcc.n	800290e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800290a:	2301      	movs	r3, #1
 800290c:	e00f      	b.n	800292e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800290e:	4a0a      	ldr	r2, [pc, #40]	; (8002938 <SysTick_Config+0x40>)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	3b01      	subs	r3, #1
 8002914:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002916:	210f      	movs	r1, #15
 8002918:	f04f 30ff 	mov.w	r0, #4294967295
 800291c:	f7ff ff8e 	bl	800283c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002920:	4b05      	ldr	r3, [pc, #20]	; (8002938 <SysTick_Config+0x40>)
 8002922:	2200      	movs	r2, #0
 8002924:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002926:	4b04      	ldr	r3, [pc, #16]	; (8002938 <SysTick_Config+0x40>)
 8002928:	2207      	movs	r2, #7
 800292a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800292c:	2300      	movs	r3, #0
}
 800292e:	4618      	mov	r0, r3
 8002930:	3708      	adds	r7, #8
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	e000e010 	.word	0xe000e010

0800293c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b082      	sub	sp, #8
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002944:	6878      	ldr	r0, [r7, #4]
 8002946:	f7ff ff29 	bl	800279c <__NVIC_SetPriorityGrouping>
}
 800294a:	bf00      	nop
 800294c:	3708      	adds	r7, #8
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}

08002952 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002952:	b580      	push	{r7, lr}
 8002954:	b086      	sub	sp, #24
 8002956:	af00      	add	r7, sp, #0
 8002958:	4603      	mov	r3, r0
 800295a:	60b9      	str	r1, [r7, #8]
 800295c:	607a      	str	r2, [r7, #4]
 800295e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002960:	2300      	movs	r3, #0
 8002962:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002964:	f7ff ff3e 	bl	80027e4 <__NVIC_GetPriorityGrouping>
 8002968:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800296a:	687a      	ldr	r2, [r7, #4]
 800296c:	68b9      	ldr	r1, [r7, #8]
 800296e:	6978      	ldr	r0, [r7, #20]
 8002970:	f7ff ff8e 	bl	8002890 <NVIC_EncodePriority>
 8002974:	4602      	mov	r2, r0
 8002976:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800297a:	4611      	mov	r1, r2
 800297c:	4618      	mov	r0, r3
 800297e:	f7ff ff5d 	bl	800283c <__NVIC_SetPriority>
}
 8002982:	bf00      	nop
 8002984:	3718      	adds	r7, #24
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}

0800298a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800298a:	b580      	push	{r7, lr}
 800298c:	b082      	sub	sp, #8
 800298e:	af00      	add	r7, sp, #0
 8002990:	4603      	mov	r3, r0
 8002992:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002994:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002998:	4618      	mov	r0, r3
 800299a:	f7ff ff31 	bl	8002800 <__NVIC_EnableIRQ>
}
 800299e:	bf00      	nop
 80029a0:	3708      	adds	r7, #8
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}

080029a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029a6:	b580      	push	{r7, lr}
 80029a8:	b082      	sub	sp, #8
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	f7ff ffa2 	bl	80028f8 <SysTick_Config>
 80029b4:	4603      	mov	r3, r0
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	3708      	adds	r7, #8
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
	...

080029c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b089      	sub	sp, #36	; 0x24
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
 80029c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80029ca:	2300      	movs	r3, #0
 80029cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80029ce:	2300      	movs	r3, #0
 80029d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80029d2:	2300      	movs	r3, #0
 80029d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029d6:	2300      	movs	r3, #0
 80029d8:	61fb      	str	r3, [r7, #28]
 80029da:	e16b      	b.n	8002cb4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80029dc:	2201      	movs	r2, #1
 80029de:	69fb      	ldr	r3, [r7, #28]
 80029e0:	fa02 f303 	lsl.w	r3, r2, r3
 80029e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	697a      	ldr	r2, [r7, #20]
 80029ec:	4013      	ands	r3, r2
 80029ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80029f0:	693a      	ldr	r2, [r7, #16]
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	429a      	cmp	r2, r3
 80029f6:	f040 815a 	bne.w	8002cae <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	2b01      	cmp	r3, #1
 8002a00:	d00b      	beq.n	8002a1a <HAL_GPIO_Init+0x5a>
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	2b02      	cmp	r3, #2
 8002a08:	d007      	beq.n	8002a1a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002a0e:	2b11      	cmp	r3, #17
 8002a10:	d003      	beq.n	8002a1a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	2b12      	cmp	r3, #18
 8002a18:	d130      	bne.n	8002a7c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a20:	69fb      	ldr	r3, [r7, #28]
 8002a22:	005b      	lsls	r3, r3, #1
 8002a24:	2203      	movs	r2, #3
 8002a26:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2a:	43db      	mvns	r3, r3
 8002a2c:	69ba      	ldr	r2, [r7, #24]
 8002a2e:	4013      	ands	r3, r2
 8002a30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	68da      	ldr	r2, [r3, #12]
 8002a36:	69fb      	ldr	r3, [r7, #28]
 8002a38:	005b      	lsls	r3, r3, #1
 8002a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3e:	69ba      	ldr	r2, [r7, #24]
 8002a40:	4313      	orrs	r3, r2
 8002a42:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	69ba      	ldr	r2, [r7, #24]
 8002a48:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a50:	2201      	movs	r2, #1
 8002a52:	69fb      	ldr	r3, [r7, #28]
 8002a54:	fa02 f303 	lsl.w	r3, r2, r3
 8002a58:	43db      	mvns	r3, r3
 8002a5a:	69ba      	ldr	r2, [r7, #24]
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	091b      	lsrs	r3, r3, #4
 8002a66:	f003 0201 	and.w	r2, r3, #1
 8002a6a:	69fb      	ldr	r3, [r7, #28]
 8002a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a70:	69ba      	ldr	r2, [r7, #24]
 8002a72:	4313      	orrs	r3, r2
 8002a74:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	69ba      	ldr	r2, [r7, #24]
 8002a7a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a82:	69fb      	ldr	r3, [r7, #28]
 8002a84:	005b      	lsls	r3, r3, #1
 8002a86:	2203      	movs	r2, #3
 8002a88:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8c:	43db      	mvns	r3, r3
 8002a8e:	69ba      	ldr	r2, [r7, #24]
 8002a90:	4013      	ands	r3, r2
 8002a92:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	689a      	ldr	r2, [r3, #8]
 8002a98:	69fb      	ldr	r3, [r7, #28]
 8002a9a:	005b      	lsls	r3, r3, #1
 8002a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa0:	69ba      	ldr	r2, [r7, #24]
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	69ba      	ldr	r2, [r7, #24]
 8002aaa:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	2b02      	cmp	r3, #2
 8002ab2:	d003      	beq.n	8002abc <HAL_GPIO_Init+0xfc>
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	2b12      	cmp	r3, #18
 8002aba:	d123      	bne.n	8002b04 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002abc:	69fb      	ldr	r3, [r7, #28]
 8002abe:	08da      	lsrs	r2, r3, #3
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	3208      	adds	r2, #8
 8002ac4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ac8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002aca:	69fb      	ldr	r3, [r7, #28]
 8002acc:	f003 0307 	and.w	r3, r3, #7
 8002ad0:	009b      	lsls	r3, r3, #2
 8002ad2:	220f      	movs	r2, #15
 8002ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad8:	43db      	mvns	r3, r3
 8002ada:	69ba      	ldr	r2, [r7, #24]
 8002adc:	4013      	ands	r3, r2
 8002ade:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	691a      	ldr	r2, [r3, #16]
 8002ae4:	69fb      	ldr	r3, [r7, #28]
 8002ae6:	f003 0307 	and.w	r3, r3, #7
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	fa02 f303 	lsl.w	r3, r2, r3
 8002af0:	69ba      	ldr	r2, [r7, #24]
 8002af2:	4313      	orrs	r3, r2
 8002af4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002af6:	69fb      	ldr	r3, [r7, #28]
 8002af8:	08da      	lsrs	r2, r3, #3
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	3208      	adds	r2, #8
 8002afe:	69b9      	ldr	r1, [r7, #24]
 8002b00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b0a:	69fb      	ldr	r3, [r7, #28]
 8002b0c:	005b      	lsls	r3, r3, #1
 8002b0e:	2203      	movs	r2, #3
 8002b10:	fa02 f303 	lsl.w	r3, r2, r3
 8002b14:	43db      	mvns	r3, r3
 8002b16:	69ba      	ldr	r2, [r7, #24]
 8002b18:	4013      	ands	r3, r2
 8002b1a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	f003 0203 	and.w	r2, r3, #3
 8002b24:	69fb      	ldr	r3, [r7, #28]
 8002b26:	005b      	lsls	r3, r3, #1
 8002b28:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2c:	69ba      	ldr	r2, [r7, #24]
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	69ba      	ldr	r2, [r7, #24]
 8002b36:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	f000 80b4 	beq.w	8002cae <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b46:	2300      	movs	r3, #0
 8002b48:	60fb      	str	r3, [r7, #12]
 8002b4a:	4b5f      	ldr	r3, [pc, #380]	; (8002cc8 <HAL_GPIO_Init+0x308>)
 8002b4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b4e:	4a5e      	ldr	r2, [pc, #376]	; (8002cc8 <HAL_GPIO_Init+0x308>)
 8002b50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b54:	6453      	str	r3, [r2, #68]	; 0x44
 8002b56:	4b5c      	ldr	r3, [pc, #368]	; (8002cc8 <HAL_GPIO_Init+0x308>)
 8002b58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b5e:	60fb      	str	r3, [r7, #12]
 8002b60:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b62:	4a5a      	ldr	r2, [pc, #360]	; (8002ccc <HAL_GPIO_Init+0x30c>)
 8002b64:	69fb      	ldr	r3, [r7, #28]
 8002b66:	089b      	lsrs	r3, r3, #2
 8002b68:	3302      	adds	r3, #2
 8002b6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b70:	69fb      	ldr	r3, [r7, #28]
 8002b72:	f003 0303 	and.w	r3, r3, #3
 8002b76:	009b      	lsls	r3, r3, #2
 8002b78:	220f      	movs	r2, #15
 8002b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7e:	43db      	mvns	r3, r3
 8002b80:	69ba      	ldr	r2, [r7, #24]
 8002b82:	4013      	ands	r3, r2
 8002b84:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	4a51      	ldr	r2, [pc, #324]	; (8002cd0 <HAL_GPIO_Init+0x310>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d02b      	beq.n	8002be6 <HAL_GPIO_Init+0x226>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	4a50      	ldr	r2, [pc, #320]	; (8002cd4 <HAL_GPIO_Init+0x314>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d025      	beq.n	8002be2 <HAL_GPIO_Init+0x222>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	4a4f      	ldr	r2, [pc, #316]	; (8002cd8 <HAL_GPIO_Init+0x318>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d01f      	beq.n	8002bde <HAL_GPIO_Init+0x21e>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	4a4e      	ldr	r2, [pc, #312]	; (8002cdc <HAL_GPIO_Init+0x31c>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d019      	beq.n	8002bda <HAL_GPIO_Init+0x21a>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	4a4d      	ldr	r2, [pc, #308]	; (8002ce0 <HAL_GPIO_Init+0x320>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d013      	beq.n	8002bd6 <HAL_GPIO_Init+0x216>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	4a4c      	ldr	r2, [pc, #304]	; (8002ce4 <HAL_GPIO_Init+0x324>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d00d      	beq.n	8002bd2 <HAL_GPIO_Init+0x212>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	4a4b      	ldr	r2, [pc, #300]	; (8002ce8 <HAL_GPIO_Init+0x328>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d007      	beq.n	8002bce <HAL_GPIO_Init+0x20e>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	4a4a      	ldr	r2, [pc, #296]	; (8002cec <HAL_GPIO_Init+0x32c>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d101      	bne.n	8002bca <HAL_GPIO_Init+0x20a>
 8002bc6:	2307      	movs	r3, #7
 8002bc8:	e00e      	b.n	8002be8 <HAL_GPIO_Init+0x228>
 8002bca:	2308      	movs	r3, #8
 8002bcc:	e00c      	b.n	8002be8 <HAL_GPIO_Init+0x228>
 8002bce:	2306      	movs	r3, #6
 8002bd0:	e00a      	b.n	8002be8 <HAL_GPIO_Init+0x228>
 8002bd2:	2305      	movs	r3, #5
 8002bd4:	e008      	b.n	8002be8 <HAL_GPIO_Init+0x228>
 8002bd6:	2304      	movs	r3, #4
 8002bd8:	e006      	b.n	8002be8 <HAL_GPIO_Init+0x228>
 8002bda:	2303      	movs	r3, #3
 8002bdc:	e004      	b.n	8002be8 <HAL_GPIO_Init+0x228>
 8002bde:	2302      	movs	r3, #2
 8002be0:	e002      	b.n	8002be8 <HAL_GPIO_Init+0x228>
 8002be2:	2301      	movs	r3, #1
 8002be4:	e000      	b.n	8002be8 <HAL_GPIO_Init+0x228>
 8002be6:	2300      	movs	r3, #0
 8002be8:	69fa      	ldr	r2, [r7, #28]
 8002bea:	f002 0203 	and.w	r2, r2, #3
 8002bee:	0092      	lsls	r2, r2, #2
 8002bf0:	4093      	lsls	r3, r2
 8002bf2:	69ba      	ldr	r2, [r7, #24]
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002bf8:	4934      	ldr	r1, [pc, #208]	; (8002ccc <HAL_GPIO_Init+0x30c>)
 8002bfa:	69fb      	ldr	r3, [r7, #28]
 8002bfc:	089b      	lsrs	r3, r3, #2
 8002bfe:	3302      	adds	r3, #2
 8002c00:	69ba      	ldr	r2, [r7, #24]
 8002c02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c06:	4b3a      	ldr	r3, [pc, #232]	; (8002cf0 <HAL_GPIO_Init+0x330>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	43db      	mvns	r3, r3
 8002c10:	69ba      	ldr	r2, [r7, #24]
 8002c12:	4013      	ands	r3, r2
 8002c14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d003      	beq.n	8002c2a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002c22:	69ba      	ldr	r2, [r7, #24]
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	4313      	orrs	r3, r2
 8002c28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002c2a:	4a31      	ldr	r2, [pc, #196]	; (8002cf0 <HAL_GPIO_Init+0x330>)
 8002c2c:	69bb      	ldr	r3, [r7, #24]
 8002c2e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002c30:	4b2f      	ldr	r3, [pc, #188]	; (8002cf0 <HAL_GPIO_Init+0x330>)
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	43db      	mvns	r3, r3
 8002c3a:	69ba      	ldr	r2, [r7, #24]
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d003      	beq.n	8002c54 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002c4c:	69ba      	ldr	r2, [r7, #24]
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	4313      	orrs	r3, r2
 8002c52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002c54:	4a26      	ldr	r2, [pc, #152]	; (8002cf0 <HAL_GPIO_Init+0x330>)
 8002c56:	69bb      	ldr	r3, [r7, #24]
 8002c58:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c5a:	4b25      	ldr	r3, [pc, #148]	; (8002cf0 <HAL_GPIO_Init+0x330>)
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	43db      	mvns	r3, r3
 8002c64:	69ba      	ldr	r2, [r7, #24]
 8002c66:	4013      	ands	r3, r2
 8002c68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d003      	beq.n	8002c7e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002c76:	69ba      	ldr	r2, [r7, #24]
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c7e:	4a1c      	ldr	r2, [pc, #112]	; (8002cf0 <HAL_GPIO_Init+0x330>)
 8002c80:	69bb      	ldr	r3, [r7, #24]
 8002c82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c84:	4b1a      	ldr	r3, [pc, #104]	; (8002cf0 <HAL_GPIO_Init+0x330>)
 8002c86:	68db      	ldr	r3, [r3, #12]
 8002c88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	43db      	mvns	r3, r3
 8002c8e:	69ba      	ldr	r2, [r7, #24]
 8002c90:	4013      	ands	r3, r2
 8002c92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d003      	beq.n	8002ca8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002ca0:	69ba      	ldr	r2, [r7, #24]
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ca8:	4a11      	ldr	r2, [pc, #68]	; (8002cf0 <HAL_GPIO_Init+0x330>)
 8002caa:	69bb      	ldr	r3, [r7, #24]
 8002cac:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	3301      	adds	r3, #1
 8002cb2:	61fb      	str	r3, [r7, #28]
 8002cb4:	69fb      	ldr	r3, [r7, #28]
 8002cb6:	2b0f      	cmp	r3, #15
 8002cb8:	f67f ae90 	bls.w	80029dc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002cbc:	bf00      	nop
 8002cbe:	3724      	adds	r7, #36	; 0x24
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc6:	4770      	bx	lr
 8002cc8:	40023800 	.word	0x40023800
 8002ccc:	40013800 	.word	0x40013800
 8002cd0:	40020000 	.word	0x40020000
 8002cd4:	40020400 	.word	0x40020400
 8002cd8:	40020800 	.word	0x40020800
 8002cdc:	40020c00 	.word	0x40020c00
 8002ce0:	40021000 	.word	0x40021000
 8002ce4:	40021400 	.word	0x40021400
 8002ce8:	40021800 	.word	0x40021800
 8002cec:	40021c00 	.word	0x40021c00
 8002cf0:	40013c00 	.word	0x40013c00

08002cf4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b085      	sub	sp, #20
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
 8002cfc:	460b      	mov	r3, r1
 8002cfe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	691a      	ldr	r2, [r3, #16]
 8002d04:	887b      	ldrh	r3, [r7, #2]
 8002d06:	4013      	ands	r3, r2
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d002      	beq.n	8002d12 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	73fb      	strb	r3, [r7, #15]
 8002d10:	e001      	b.n	8002d16 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002d12:	2300      	movs	r3, #0
 8002d14:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002d16:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	3714      	adds	r7, #20
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d22:	4770      	bx	lr

08002d24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d24:	b480      	push	{r7}
 8002d26:	b083      	sub	sp, #12
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
 8002d2c:	460b      	mov	r3, r1
 8002d2e:	807b      	strh	r3, [r7, #2]
 8002d30:	4613      	mov	r3, r2
 8002d32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d34:	787b      	ldrb	r3, [r7, #1]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d003      	beq.n	8002d42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d3a:	887a      	ldrh	r2, [r7, #2]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d40:	e003      	b.n	8002d4a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d42:	887b      	ldrh	r3, [r7, #2]
 8002d44:	041a      	lsls	r2, r3, #16
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	619a      	str	r2, [r3, #24]
}
 8002d4a:	bf00      	nop
 8002d4c:	370c      	adds	r7, #12
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr
	...

08002d58 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b082      	sub	sp, #8
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	4603      	mov	r3, r0
 8002d60:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002d62:	4b08      	ldr	r3, [pc, #32]	; (8002d84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d64:	695a      	ldr	r2, [r3, #20]
 8002d66:	88fb      	ldrh	r3, [r7, #6]
 8002d68:	4013      	ands	r3, r2
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d006      	beq.n	8002d7c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002d6e:	4a05      	ldr	r2, [pc, #20]	; (8002d84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d70:	88fb      	ldrh	r3, [r7, #6]
 8002d72:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002d74:	88fb      	ldrh	r3, [r7, #6]
 8002d76:	4618      	mov	r0, r3
 8002d78:	f7fe feec 	bl	8001b54 <HAL_GPIO_EXTI_Callback>
  }
}
 8002d7c:	bf00      	nop
 8002d7e:	3708      	adds	r7, #8
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd80      	pop	{r7, pc}
 8002d84:	40013c00 	.word	0x40013c00

08002d88 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b084      	sub	sp, #16
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d101      	bne.n	8002d9a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e11f      	b.n	8002fda <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d106      	bne.n	8002db4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2200      	movs	r2, #0
 8002daa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f7fe ff6e 	bl	8001c90 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2224      	movs	r2, #36	; 0x24
 8002db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f022 0201 	bic.w	r2, r2, #1
 8002dca:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	681a      	ldr	r2, [r3, #0]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002dda:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	681a      	ldr	r2, [r3, #0]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002dea:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002dec:	f001 f846 	bl	8003e7c <HAL_RCC_GetPCLK1Freq>
 8002df0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	4a7b      	ldr	r2, [pc, #492]	; (8002fe4 <HAL_I2C_Init+0x25c>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d807      	bhi.n	8002e0c <HAL_I2C_Init+0x84>
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	4a7a      	ldr	r2, [pc, #488]	; (8002fe8 <HAL_I2C_Init+0x260>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	bf94      	ite	ls
 8002e04:	2301      	movls	r3, #1
 8002e06:	2300      	movhi	r3, #0
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	e006      	b.n	8002e1a <HAL_I2C_Init+0x92>
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	4a77      	ldr	r2, [pc, #476]	; (8002fec <HAL_I2C_Init+0x264>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	bf94      	ite	ls
 8002e14:	2301      	movls	r3, #1
 8002e16:	2300      	movhi	r3, #0
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d001      	beq.n	8002e22 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e0db      	b.n	8002fda <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	4a72      	ldr	r2, [pc, #456]	; (8002ff0 <HAL_I2C_Init+0x268>)
 8002e26:	fba2 2303 	umull	r2, r3, r2, r3
 8002e2a:	0c9b      	lsrs	r3, r3, #18
 8002e2c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	68ba      	ldr	r2, [r7, #8]
 8002e3e:	430a      	orrs	r2, r1
 8002e40:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	6a1b      	ldr	r3, [r3, #32]
 8002e48:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	4a64      	ldr	r2, [pc, #400]	; (8002fe4 <HAL_I2C_Init+0x25c>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d802      	bhi.n	8002e5c <HAL_I2C_Init+0xd4>
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	3301      	adds	r3, #1
 8002e5a:	e009      	b.n	8002e70 <HAL_I2C_Init+0xe8>
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002e62:	fb02 f303 	mul.w	r3, r2, r3
 8002e66:	4a63      	ldr	r2, [pc, #396]	; (8002ff4 <HAL_I2C_Init+0x26c>)
 8002e68:	fba2 2303 	umull	r2, r3, r2, r3
 8002e6c:	099b      	lsrs	r3, r3, #6
 8002e6e:	3301      	adds	r3, #1
 8002e70:	687a      	ldr	r2, [r7, #4]
 8002e72:	6812      	ldr	r2, [r2, #0]
 8002e74:	430b      	orrs	r3, r1
 8002e76:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	69db      	ldr	r3, [r3, #28]
 8002e7e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002e82:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	4956      	ldr	r1, [pc, #344]	; (8002fe4 <HAL_I2C_Init+0x25c>)
 8002e8c:	428b      	cmp	r3, r1
 8002e8e:	d80d      	bhi.n	8002eac <HAL_I2C_Init+0x124>
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	1e59      	subs	r1, r3, #1
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	005b      	lsls	r3, r3, #1
 8002e9a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e9e:	3301      	adds	r3, #1
 8002ea0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ea4:	2b04      	cmp	r3, #4
 8002ea6:	bf38      	it	cc
 8002ea8:	2304      	movcc	r3, #4
 8002eaa:	e04f      	b.n	8002f4c <HAL_I2C_Init+0x1c4>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d111      	bne.n	8002ed8 <HAL_I2C_Init+0x150>
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	1e58      	subs	r0, r3, #1
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6859      	ldr	r1, [r3, #4]
 8002ebc:	460b      	mov	r3, r1
 8002ebe:	005b      	lsls	r3, r3, #1
 8002ec0:	440b      	add	r3, r1
 8002ec2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ec6:	3301      	adds	r3, #1
 8002ec8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	bf0c      	ite	eq
 8002ed0:	2301      	moveq	r3, #1
 8002ed2:	2300      	movne	r3, #0
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	e012      	b.n	8002efe <HAL_I2C_Init+0x176>
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	1e58      	subs	r0, r3, #1
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6859      	ldr	r1, [r3, #4]
 8002ee0:	460b      	mov	r3, r1
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	440b      	add	r3, r1
 8002ee6:	0099      	lsls	r1, r3, #2
 8002ee8:	440b      	add	r3, r1
 8002eea:	fbb0 f3f3 	udiv	r3, r0, r3
 8002eee:	3301      	adds	r3, #1
 8002ef0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	bf0c      	ite	eq
 8002ef8:	2301      	moveq	r3, #1
 8002efa:	2300      	movne	r3, #0
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d001      	beq.n	8002f06 <HAL_I2C_Init+0x17e>
 8002f02:	2301      	movs	r3, #1
 8002f04:	e022      	b.n	8002f4c <HAL_I2C_Init+0x1c4>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	689b      	ldr	r3, [r3, #8]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d10e      	bne.n	8002f2c <HAL_I2C_Init+0x1a4>
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	1e58      	subs	r0, r3, #1
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6859      	ldr	r1, [r3, #4]
 8002f16:	460b      	mov	r3, r1
 8002f18:	005b      	lsls	r3, r3, #1
 8002f1a:	440b      	add	r3, r1
 8002f1c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f20:	3301      	adds	r3, #1
 8002f22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f2a:	e00f      	b.n	8002f4c <HAL_I2C_Init+0x1c4>
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	1e58      	subs	r0, r3, #1
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6859      	ldr	r1, [r3, #4]
 8002f34:	460b      	mov	r3, r1
 8002f36:	009b      	lsls	r3, r3, #2
 8002f38:	440b      	add	r3, r1
 8002f3a:	0099      	lsls	r1, r3, #2
 8002f3c:	440b      	add	r3, r1
 8002f3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f42:	3301      	adds	r3, #1
 8002f44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f48:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002f4c:	6879      	ldr	r1, [r7, #4]
 8002f4e:	6809      	ldr	r1, [r1, #0]
 8002f50:	4313      	orrs	r3, r2
 8002f52:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	69da      	ldr	r2, [r3, #28]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6a1b      	ldr	r3, [r3, #32]
 8002f66:	431a      	orrs	r2, r3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	430a      	orrs	r2, r1
 8002f6e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002f7a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002f7e:	687a      	ldr	r2, [r7, #4]
 8002f80:	6911      	ldr	r1, [r2, #16]
 8002f82:	687a      	ldr	r2, [r7, #4]
 8002f84:	68d2      	ldr	r2, [r2, #12]
 8002f86:	4311      	orrs	r1, r2
 8002f88:	687a      	ldr	r2, [r7, #4]
 8002f8a:	6812      	ldr	r2, [r2, #0]
 8002f8c:	430b      	orrs	r3, r1
 8002f8e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	68db      	ldr	r3, [r3, #12]
 8002f96:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	695a      	ldr	r2, [r3, #20]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	699b      	ldr	r3, [r3, #24]
 8002fa2:	431a      	orrs	r2, r3
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	430a      	orrs	r2, r1
 8002faa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f042 0201 	orr.w	r2, r2, #1
 8002fba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2220      	movs	r2, #32
 8002fc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002fd8:	2300      	movs	r3, #0
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3710      	adds	r7, #16
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	000186a0 	.word	0x000186a0
 8002fe8:	001e847f 	.word	0x001e847f
 8002fec:	003d08ff 	.word	0x003d08ff
 8002ff0:	431bde83 	.word	0x431bde83
 8002ff4:	10624dd3 	.word	0x10624dd3

08002ff8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b088      	sub	sp, #32
 8002ffc:	af02      	add	r7, sp, #8
 8002ffe:	60f8      	str	r0, [r7, #12]
 8003000:	607a      	str	r2, [r7, #4]
 8003002:	461a      	mov	r2, r3
 8003004:	460b      	mov	r3, r1
 8003006:	817b      	strh	r3, [r7, #10]
 8003008:	4613      	mov	r3, r2
 800300a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800300c:	f7fe ffde 	bl	8001fcc <HAL_GetTick>
 8003010:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003018:	b2db      	uxtb	r3, r3
 800301a:	2b20      	cmp	r3, #32
 800301c:	f040 80e0 	bne.w	80031e0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	9300      	str	r3, [sp, #0]
 8003024:	2319      	movs	r3, #25
 8003026:	2201      	movs	r2, #1
 8003028:	4970      	ldr	r1, [pc, #448]	; (80031ec <HAL_I2C_Master_Transmit+0x1f4>)
 800302a:	68f8      	ldr	r0, [r7, #12]
 800302c:	f000 f964 	bl	80032f8 <I2C_WaitOnFlagUntilTimeout>
 8003030:	4603      	mov	r3, r0
 8003032:	2b00      	cmp	r3, #0
 8003034:	d001      	beq.n	800303a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003036:	2302      	movs	r3, #2
 8003038:	e0d3      	b.n	80031e2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003040:	2b01      	cmp	r3, #1
 8003042:	d101      	bne.n	8003048 <HAL_I2C_Master_Transmit+0x50>
 8003044:	2302      	movs	r3, #2
 8003046:	e0cc      	b.n	80031e2 <HAL_I2C_Master_Transmit+0x1ea>
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2201      	movs	r2, #1
 800304c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f003 0301 	and.w	r3, r3, #1
 800305a:	2b01      	cmp	r3, #1
 800305c:	d007      	beq.n	800306e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f042 0201 	orr.w	r2, r2, #1
 800306c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800307c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2221      	movs	r2, #33	; 0x21
 8003082:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	2210      	movs	r2, #16
 800308a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2200      	movs	r2, #0
 8003092:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	687a      	ldr	r2, [r7, #4]
 8003098:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	893a      	ldrh	r2, [r7, #8]
 800309e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030a4:	b29a      	uxth	r2, r3
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	4a50      	ldr	r2, [pc, #320]	; (80031f0 <HAL_I2C_Master_Transmit+0x1f8>)
 80030ae:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80030b0:	8979      	ldrh	r1, [r7, #10]
 80030b2:	697b      	ldr	r3, [r7, #20]
 80030b4:	6a3a      	ldr	r2, [r7, #32]
 80030b6:	68f8      	ldr	r0, [r7, #12]
 80030b8:	f000 f89c 	bl	80031f4 <I2C_MasterRequestWrite>
 80030bc:	4603      	mov	r3, r0
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d001      	beq.n	80030c6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	e08d      	b.n	80031e2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030c6:	2300      	movs	r3, #0
 80030c8:	613b      	str	r3, [r7, #16]
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	695b      	ldr	r3, [r3, #20]
 80030d0:	613b      	str	r3, [r7, #16]
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	699b      	ldr	r3, [r3, #24]
 80030d8:	613b      	str	r3, [r7, #16]
 80030da:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80030dc:	e066      	b.n	80031ac <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030de:	697a      	ldr	r2, [r7, #20]
 80030e0:	6a39      	ldr	r1, [r7, #32]
 80030e2:	68f8      	ldr	r0, [r7, #12]
 80030e4:	f000 f9de 	bl	80034a4 <I2C_WaitOnTXEFlagUntilTimeout>
 80030e8:	4603      	mov	r3, r0
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d00d      	beq.n	800310a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f2:	2b04      	cmp	r3, #4
 80030f4:	d107      	bne.n	8003106 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003104:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003106:	2301      	movs	r3, #1
 8003108:	e06b      	b.n	80031e2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800310e:	781a      	ldrb	r2, [r3, #0]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800311a:	1c5a      	adds	r2, r3, #1
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003124:	b29b      	uxth	r3, r3
 8003126:	3b01      	subs	r3, #1
 8003128:	b29a      	uxth	r2, r3
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003132:	3b01      	subs	r3, #1
 8003134:	b29a      	uxth	r2, r3
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	695b      	ldr	r3, [r3, #20]
 8003140:	f003 0304 	and.w	r3, r3, #4
 8003144:	2b04      	cmp	r3, #4
 8003146:	d11b      	bne.n	8003180 <HAL_I2C_Master_Transmit+0x188>
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800314c:	2b00      	cmp	r3, #0
 800314e:	d017      	beq.n	8003180 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003154:	781a      	ldrb	r2, [r3, #0]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003160:	1c5a      	adds	r2, r3, #1
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800316a:	b29b      	uxth	r3, r3
 800316c:	3b01      	subs	r3, #1
 800316e:	b29a      	uxth	r2, r3
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003178:	3b01      	subs	r3, #1
 800317a:	b29a      	uxth	r2, r3
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003180:	697a      	ldr	r2, [r7, #20]
 8003182:	6a39      	ldr	r1, [r7, #32]
 8003184:	68f8      	ldr	r0, [r7, #12]
 8003186:	f000 f9ce 	bl	8003526 <I2C_WaitOnBTFFlagUntilTimeout>
 800318a:	4603      	mov	r3, r0
 800318c:	2b00      	cmp	r3, #0
 800318e:	d00d      	beq.n	80031ac <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003194:	2b04      	cmp	r3, #4
 8003196:	d107      	bne.n	80031a8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031a6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e01a      	b.n	80031e2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d194      	bne.n	80030de <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2220      	movs	r2, #32
 80031c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2200      	movs	r2, #0
 80031d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	2200      	movs	r2, #0
 80031d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80031dc:	2300      	movs	r3, #0
 80031de:	e000      	b.n	80031e2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80031e0:	2302      	movs	r3, #2
  }
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	3718      	adds	r7, #24
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	bf00      	nop
 80031ec:	00100002 	.word	0x00100002
 80031f0:	ffff0000 	.word	0xffff0000

080031f4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b088      	sub	sp, #32
 80031f8:	af02      	add	r7, sp, #8
 80031fa:	60f8      	str	r0, [r7, #12]
 80031fc:	607a      	str	r2, [r7, #4]
 80031fe:	603b      	str	r3, [r7, #0]
 8003200:	460b      	mov	r3, r1
 8003202:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003208:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	2b08      	cmp	r3, #8
 800320e:	d006      	beq.n	800321e <I2C_MasterRequestWrite+0x2a>
 8003210:	697b      	ldr	r3, [r7, #20]
 8003212:	2b01      	cmp	r3, #1
 8003214:	d003      	beq.n	800321e <I2C_MasterRequestWrite+0x2a>
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800321c:	d108      	bne.n	8003230 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800322c:	601a      	str	r2, [r3, #0]
 800322e:	e00b      	b.n	8003248 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003234:	2b12      	cmp	r3, #18
 8003236:	d107      	bne.n	8003248 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003246:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	9300      	str	r3, [sp, #0]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2200      	movs	r2, #0
 8003250:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003254:	68f8      	ldr	r0, [r7, #12]
 8003256:	f000 f84f 	bl	80032f8 <I2C_WaitOnFlagUntilTimeout>
 800325a:	4603      	mov	r3, r0
 800325c:	2b00      	cmp	r3, #0
 800325e:	d00d      	beq.n	800327c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800326a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800326e:	d103      	bne.n	8003278 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003276:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003278:	2303      	movs	r3, #3
 800327a:	e035      	b.n	80032e8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	691b      	ldr	r3, [r3, #16]
 8003280:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003284:	d108      	bne.n	8003298 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003286:	897b      	ldrh	r3, [r7, #10]
 8003288:	b2db      	uxtb	r3, r3
 800328a:	461a      	mov	r2, r3
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003294:	611a      	str	r2, [r3, #16]
 8003296:	e01b      	b.n	80032d0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003298:	897b      	ldrh	r3, [r7, #10]
 800329a:	11db      	asrs	r3, r3, #7
 800329c:	b2db      	uxtb	r3, r3
 800329e:	f003 0306 	and.w	r3, r3, #6
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	f063 030f 	orn	r3, r3, #15
 80032a8:	b2da      	uxtb	r2, r3
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	687a      	ldr	r2, [r7, #4]
 80032b4:	490e      	ldr	r1, [pc, #56]	; (80032f0 <I2C_MasterRequestWrite+0xfc>)
 80032b6:	68f8      	ldr	r0, [r7, #12]
 80032b8:	f000 f875 	bl	80033a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d001      	beq.n	80032c6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	e010      	b.n	80032e8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80032c6:	897b      	ldrh	r3, [r7, #10]
 80032c8:	b2da      	uxtb	r2, r3
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	687a      	ldr	r2, [r7, #4]
 80032d4:	4907      	ldr	r1, [pc, #28]	; (80032f4 <I2C_MasterRequestWrite+0x100>)
 80032d6:	68f8      	ldr	r0, [r7, #12]
 80032d8:	f000 f865 	bl	80033a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80032dc:	4603      	mov	r3, r0
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d001      	beq.n	80032e6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	e000      	b.n	80032e8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80032e6:	2300      	movs	r3, #0
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	3718      	adds	r7, #24
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	00010008 	.word	0x00010008
 80032f4:	00010002 	.word	0x00010002

080032f8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b084      	sub	sp, #16
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	60f8      	str	r0, [r7, #12]
 8003300:	60b9      	str	r1, [r7, #8]
 8003302:	603b      	str	r3, [r7, #0]
 8003304:	4613      	mov	r3, r2
 8003306:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003308:	e025      	b.n	8003356 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003310:	d021      	beq.n	8003356 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003312:	f7fe fe5b 	bl	8001fcc <HAL_GetTick>
 8003316:	4602      	mov	r2, r0
 8003318:	69bb      	ldr	r3, [r7, #24]
 800331a:	1ad3      	subs	r3, r2, r3
 800331c:	683a      	ldr	r2, [r7, #0]
 800331e:	429a      	cmp	r2, r3
 8003320:	d302      	bcc.n	8003328 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d116      	bne.n	8003356 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2200      	movs	r2, #0
 800332c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	2220      	movs	r2, #32
 8003332:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	2200      	movs	r2, #0
 800333a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003342:	f043 0220 	orr.w	r2, r3, #32
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2200      	movs	r2, #0
 800334e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e023      	b.n	800339e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	0c1b      	lsrs	r3, r3, #16
 800335a:	b2db      	uxtb	r3, r3
 800335c:	2b01      	cmp	r3, #1
 800335e:	d10d      	bne.n	800337c <I2C_WaitOnFlagUntilTimeout+0x84>
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	695b      	ldr	r3, [r3, #20]
 8003366:	43da      	mvns	r2, r3
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	4013      	ands	r3, r2
 800336c:	b29b      	uxth	r3, r3
 800336e:	2b00      	cmp	r3, #0
 8003370:	bf0c      	ite	eq
 8003372:	2301      	moveq	r3, #1
 8003374:	2300      	movne	r3, #0
 8003376:	b2db      	uxtb	r3, r3
 8003378:	461a      	mov	r2, r3
 800337a:	e00c      	b.n	8003396 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	699b      	ldr	r3, [r3, #24]
 8003382:	43da      	mvns	r2, r3
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	4013      	ands	r3, r2
 8003388:	b29b      	uxth	r3, r3
 800338a:	2b00      	cmp	r3, #0
 800338c:	bf0c      	ite	eq
 800338e:	2301      	moveq	r3, #1
 8003390:	2300      	movne	r3, #0
 8003392:	b2db      	uxtb	r3, r3
 8003394:	461a      	mov	r2, r3
 8003396:	79fb      	ldrb	r3, [r7, #7]
 8003398:	429a      	cmp	r2, r3
 800339a:	d0b6      	beq.n	800330a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800339c:	2300      	movs	r3, #0
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3710      	adds	r7, #16
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}

080033a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80033a6:	b580      	push	{r7, lr}
 80033a8:	b084      	sub	sp, #16
 80033aa:	af00      	add	r7, sp, #0
 80033ac:	60f8      	str	r0, [r7, #12]
 80033ae:	60b9      	str	r1, [r7, #8]
 80033b0:	607a      	str	r2, [r7, #4]
 80033b2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80033b4:	e051      	b.n	800345a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	695b      	ldr	r3, [r3, #20]
 80033bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033c4:	d123      	bne.n	800340e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033d4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80033de:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2200      	movs	r2, #0
 80033e4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	2220      	movs	r2, #32
 80033ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2200      	movs	r2, #0
 80033f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033fa:	f043 0204 	orr.w	r2, r3, #4
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	2200      	movs	r2, #0
 8003406:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	e046      	b.n	800349c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003414:	d021      	beq.n	800345a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003416:	f7fe fdd9 	bl	8001fcc <HAL_GetTick>
 800341a:	4602      	mov	r2, r0
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	1ad3      	subs	r3, r2, r3
 8003420:	687a      	ldr	r2, [r7, #4]
 8003422:	429a      	cmp	r2, r3
 8003424:	d302      	bcc.n	800342c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d116      	bne.n	800345a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2200      	movs	r2, #0
 8003430:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2220      	movs	r2, #32
 8003436:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	2200      	movs	r2, #0
 800343e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003446:	f043 0220 	orr.w	r2, r3, #32
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2200      	movs	r2, #0
 8003452:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	e020      	b.n	800349c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	0c1b      	lsrs	r3, r3, #16
 800345e:	b2db      	uxtb	r3, r3
 8003460:	2b01      	cmp	r3, #1
 8003462:	d10c      	bne.n	800347e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	695b      	ldr	r3, [r3, #20]
 800346a:	43da      	mvns	r2, r3
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	4013      	ands	r3, r2
 8003470:	b29b      	uxth	r3, r3
 8003472:	2b00      	cmp	r3, #0
 8003474:	bf14      	ite	ne
 8003476:	2301      	movne	r3, #1
 8003478:	2300      	moveq	r3, #0
 800347a:	b2db      	uxtb	r3, r3
 800347c:	e00b      	b.n	8003496 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	699b      	ldr	r3, [r3, #24]
 8003484:	43da      	mvns	r2, r3
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	4013      	ands	r3, r2
 800348a:	b29b      	uxth	r3, r3
 800348c:	2b00      	cmp	r3, #0
 800348e:	bf14      	ite	ne
 8003490:	2301      	movne	r3, #1
 8003492:	2300      	moveq	r3, #0
 8003494:	b2db      	uxtb	r3, r3
 8003496:	2b00      	cmp	r3, #0
 8003498:	d18d      	bne.n	80033b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800349a:	2300      	movs	r3, #0
}
 800349c:	4618      	mov	r0, r3
 800349e:	3710      	adds	r7, #16
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}

080034a4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b084      	sub	sp, #16
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	60f8      	str	r0, [r7, #12]
 80034ac:	60b9      	str	r1, [r7, #8]
 80034ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80034b0:	e02d      	b.n	800350e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80034b2:	68f8      	ldr	r0, [r7, #12]
 80034b4:	f000 f878 	bl	80035a8 <I2C_IsAcknowledgeFailed>
 80034b8:	4603      	mov	r3, r0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d001      	beq.n	80034c2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e02d      	b.n	800351e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034c8:	d021      	beq.n	800350e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034ca:	f7fe fd7f 	bl	8001fcc <HAL_GetTick>
 80034ce:	4602      	mov	r2, r0
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	1ad3      	subs	r3, r2, r3
 80034d4:	68ba      	ldr	r2, [r7, #8]
 80034d6:	429a      	cmp	r2, r3
 80034d8:	d302      	bcc.n	80034e0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d116      	bne.n	800350e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2200      	movs	r2, #0
 80034e4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2220      	movs	r2, #32
 80034ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	2200      	movs	r2, #0
 80034f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034fa:	f043 0220 	orr.w	r2, r3, #32
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	2200      	movs	r2, #0
 8003506:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	e007      	b.n	800351e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	695b      	ldr	r3, [r3, #20]
 8003514:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003518:	2b80      	cmp	r3, #128	; 0x80
 800351a:	d1ca      	bne.n	80034b2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800351c:	2300      	movs	r3, #0
}
 800351e:	4618      	mov	r0, r3
 8003520:	3710      	adds	r7, #16
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}

08003526 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003526:	b580      	push	{r7, lr}
 8003528:	b084      	sub	sp, #16
 800352a:	af00      	add	r7, sp, #0
 800352c:	60f8      	str	r0, [r7, #12]
 800352e:	60b9      	str	r1, [r7, #8]
 8003530:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003532:	e02d      	b.n	8003590 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003534:	68f8      	ldr	r0, [r7, #12]
 8003536:	f000 f837 	bl	80035a8 <I2C_IsAcknowledgeFailed>
 800353a:	4603      	mov	r3, r0
 800353c:	2b00      	cmp	r3, #0
 800353e:	d001      	beq.n	8003544 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003540:	2301      	movs	r3, #1
 8003542:	e02d      	b.n	80035a0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	f1b3 3fff 	cmp.w	r3, #4294967295
 800354a:	d021      	beq.n	8003590 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800354c:	f7fe fd3e 	bl	8001fcc <HAL_GetTick>
 8003550:	4602      	mov	r2, r0
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	1ad3      	subs	r3, r2, r3
 8003556:	68ba      	ldr	r2, [r7, #8]
 8003558:	429a      	cmp	r2, r3
 800355a:	d302      	bcc.n	8003562 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d116      	bne.n	8003590 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	2200      	movs	r2, #0
 8003566:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	2220      	movs	r2, #32
 800356c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	2200      	movs	r2, #0
 8003574:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800357c:	f043 0220 	orr.w	r2, r3, #32
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2200      	movs	r2, #0
 8003588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e007      	b.n	80035a0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	695b      	ldr	r3, [r3, #20]
 8003596:	f003 0304 	and.w	r3, r3, #4
 800359a:	2b04      	cmp	r3, #4
 800359c:	d1ca      	bne.n	8003534 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800359e:	2300      	movs	r3, #0
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	3710      	adds	r7, #16
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}

080035a8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b083      	sub	sp, #12
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	695b      	ldr	r3, [r3, #20]
 80035b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035be:	d11b      	bne.n	80035f8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80035c8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2200      	movs	r2, #0
 80035ce:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2220      	movs	r2, #32
 80035d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2200      	movs	r2, #0
 80035dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e4:	f043 0204 	orr.w	r2, r3, #4
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2200      	movs	r2, #0
 80035f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	e000      	b.n	80035fa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80035f8:	2300      	movs	r3, #0
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	370c      	adds	r7, #12
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr
	...

08003608 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b086      	sub	sp, #24
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d101      	bne.n	800361a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	e25b      	b.n	8003ad2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 0301 	and.w	r3, r3, #1
 8003622:	2b00      	cmp	r3, #0
 8003624:	d075      	beq.n	8003712 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003626:	4ba3      	ldr	r3, [pc, #652]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	f003 030c 	and.w	r3, r3, #12
 800362e:	2b04      	cmp	r3, #4
 8003630:	d00c      	beq.n	800364c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003632:	4ba0      	ldr	r3, [pc, #640]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800363a:	2b08      	cmp	r3, #8
 800363c:	d112      	bne.n	8003664 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800363e:	4b9d      	ldr	r3, [pc, #628]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003646:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800364a:	d10b      	bne.n	8003664 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800364c:	4b99      	ldr	r3, [pc, #612]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003654:	2b00      	cmp	r3, #0
 8003656:	d05b      	beq.n	8003710 <HAL_RCC_OscConfig+0x108>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d157      	bne.n	8003710 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003660:	2301      	movs	r3, #1
 8003662:	e236      	b.n	8003ad2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800366c:	d106      	bne.n	800367c <HAL_RCC_OscConfig+0x74>
 800366e:	4b91      	ldr	r3, [pc, #580]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4a90      	ldr	r2, [pc, #576]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 8003674:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003678:	6013      	str	r3, [r2, #0]
 800367a:	e01d      	b.n	80036b8 <HAL_RCC_OscConfig+0xb0>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003684:	d10c      	bne.n	80036a0 <HAL_RCC_OscConfig+0x98>
 8003686:	4b8b      	ldr	r3, [pc, #556]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a8a      	ldr	r2, [pc, #552]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 800368c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003690:	6013      	str	r3, [r2, #0]
 8003692:	4b88      	ldr	r3, [pc, #544]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a87      	ldr	r2, [pc, #540]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 8003698:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800369c:	6013      	str	r3, [r2, #0]
 800369e:	e00b      	b.n	80036b8 <HAL_RCC_OscConfig+0xb0>
 80036a0:	4b84      	ldr	r3, [pc, #528]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a83      	ldr	r2, [pc, #524]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 80036a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036aa:	6013      	str	r3, [r2, #0]
 80036ac:	4b81      	ldr	r3, [pc, #516]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a80      	ldr	r2, [pc, #512]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 80036b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80036b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d013      	beq.n	80036e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036c0:	f7fe fc84 	bl	8001fcc <HAL_GetTick>
 80036c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036c6:	e008      	b.n	80036da <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80036c8:	f7fe fc80 	bl	8001fcc <HAL_GetTick>
 80036cc:	4602      	mov	r2, r0
 80036ce:	693b      	ldr	r3, [r7, #16]
 80036d0:	1ad3      	subs	r3, r2, r3
 80036d2:	2b64      	cmp	r3, #100	; 0x64
 80036d4:	d901      	bls.n	80036da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80036d6:	2303      	movs	r3, #3
 80036d8:	e1fb      	b.n	8003ad2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036da:	4b76      	ldr	r3, [pc, #472]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d0f0      	beq.n	80036c8 <HAL_RCC_OscConfig+0xc0>
 80036e6:	e014      	b.n	8003712 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036e8:	f7fe fc70 	bl	8001fcc <HAL_GetTick>
 80036ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036ee:	e008      	b.n	8003702 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80036f0:	f7fe fc6c 	bl	8001fcc <HAL_GetTick>
 80036f4:	4602      	mov	r2, r0
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	1ad3      	subs	r3, r2, r3
 80036fa:	2b64      	cmp	r3, #100	; 0x64
 80036fc:	d901      	bls.n	8003702 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80036fe:	2303      	movs	r3, #3
 8003700:	e1e7      	b.n	8003ad2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003702:	4b6c      	ldr	r3, [pc, #432]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800370a:	2b00      	cmp	r3, #0
 800370c:	d1f0      	bne.n	80036f0 <HAL_RCC_OscConfig+0xe8>
 800370e:	e000      	b.n	8003712 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003710:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f003 0302 	and.w	r3, r3, #2
 800371a:	2b00      	cmp	r3, #0
 800371c:	d063      	beq.n	80037e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800371e:	4b65      	ldr	r3, [pc, #404]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	f003 030c 	and.w	r3, r3, #12
 8003726:	2b00      	cmp	r3, #0
 8003728:	d00b      	beq.n	8003742 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800372a:	4b62      	ldr	r3, [pc, #392]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003732:	2b08      	cmp	r3, #8
 8003734:	d11c      	bne.n	8003770 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003736:	4b5f      	ldr	r3, [pc, #380]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800373e:	2b00      	cmp	r3, #0
 8003740:	d116      	bne.n	8003770 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003742:	4b5c      	ldr	r3, [pc, #368]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f003 0302 	and.w	r3, r3, #2
 800374a:	2b00      	cmp	r3, #0
 800374c:	d005      	beq.n	800375a <HAL_RCC_OscConfig+0x152>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	68db      	ldr	r3, [r3, #12]
 8003752:	2b01      	cmp	r3, #1
 8003754:	d001      	beq.n	800375a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e1bb      	b.n	8003ad2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800375a:	4b56      	ldr	r3, [pc, #344]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	691b      	ldr	r3, [r3, #16]
 8003766:	00db      	lsls	r3, r3, #3
 8003768:	4952      	ldr	r1, [pc, #328]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 800376a:	4313      	orrs	r3, r2
 800376c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800376e:	e03a      	b.n	80037e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	68db      	ldr	r3, [r3, #12]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d020      	beq.n	80037ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003778:	4b4f      	ldr	r3, [pc, #316]	; (80038b8 <HAL_RCC_OscConfig+0x2b0>)
 800377a:	2201      	movs	r2, #1
 800377c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800377e:	f7fe fc25 	bl	8001fcc <HAL_GetTick>
 8003782:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003784:	e008      	b.n	8003798 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003786:	f7fe fc21 	bl	8001fcc <HAL_GetTick>
 800378a:	4602      	mov	r2, r0
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	2b02      	cmp	r3, #2
 8003792:	d901      	bls.n	8003798 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003794:	2303      	movs	r3, #3
 8003796:	e19c      	b.n	8003ad2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003798:	4b46      	ldr	r3, [pc, #280]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f003 0302 	and.w	r3, r3, #2
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d0f0      	beq.n	8003786 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037a4:	4b43      	ldr	r3, [pc, #268]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	691b      	ldr	r3, [r3, #16]
 80037b0:	00db      	lsls	r3, r3, #3
 80037b2:	4940      	ldr	r1, [pc, #256]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 80037b4:	4313      	orrs	r3, r2
 80037b6:	600b      	str	r3, [r1, #0]
 80037b8:	e015      	b.n	80037e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037ba:	4b3f      	ldr	r3, [pc, #252]	; (80038b8 <HAL_RCC_OscConfig+0x2b0>)
 80037bc:	2200      	movs	r2, #0
 80037be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037c0:	f7fe fc04 	bl	8001fcc <HAL_GetTick>
 80037c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037c6:	e008      	b.n	80037da <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80037c8:	f7fe fc00 	bl	8001fcc <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	2b02      	cmp	r3, #2
 80037d4:	d901      	bls.n	80037da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	e17b      	b.n	8003ad2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037da:	4b36      	ldr	r3, [pc, #216]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 0302 	and.w	r3, r3, #2
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d1f0      	bne.n	80037c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 0308 	and.w	r3, r3, #8
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d030      	beq.n	8003854 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	695b      	ldr	r3, [r3, #20]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d016      	beq.n	8003828 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037fa:	4b30      	ldr	r3, [pc, #192]	; (80038bc <HAL_RCC_OscConfig+0x2b4>)
 80037fc:	2201      	movs	r2, #1
 80037fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003800:	f7fe fbe4 	bl	8001fcc <HAL_GetTick>
 8003804:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003806:	e008      	b.n	800381a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003808:	f7fe fbe0 	bl	8001fcc <HAL_GetTick>
 800380c:	4602      	mov	r2, r0
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	2b02      	cmp	r3, #2
 8003814:	d901      	bls.n	800381a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	e15b      	b.n	8003ad2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800381a:	4b26      	ldr	r3, [pc, #152]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 800381c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800381e:	f003 0302 	and.w	r3, r3, #2
 8003822:	2b00      	cmp	r3, #0
 8003824:	d0f0      	beq.n	8003808 <HAL_RCC_OscConfig+0x200>
 8003826:	e015      	b.n	8003854 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003828:	4b24      	ldr	r3, [pc, #144]	; (80038bc <HAL_RCC_OscConfig+0x2b4>)
 800382a:	2200      	movs	r2, #0
 800382c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800382e:	f7fe fbcd 	bl	8001fcc <HAL_GetTick>
 8003832:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003834:	e008      	b.n	8003848 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003836:	f7fe fbc9 	bl	8001fcc <HAL_GetTick>
 800383a:	4602      	mov	r2, r0
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	1ad3      	subs	r3, r2, r3
 8003840:	2b02      	cmp	r3, #2
 8003842:	d901      	bls.n	8003848 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003844:	2303      	movs	r3, #3
 8003846:	e144      	b.n	8003ad2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003848:	4b1a      	ldr	r3, [pc, #104]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 800384a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800384c:	f003 0302 	and.w	r3, r3, #2
 8003850:	2b00      	cmp	r3, #0
 8003852:	d1f0      	bne.n	8003836 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f003 0304 	and.w	r3, r3, #4
 800385c:	2b00      	cmp	r3, #0
 800385e:	f000 80a0 	beq.w	80039a2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003862:	2300      	movs	r3, #0
 8003864:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003866:	4b13      	ldr	r3, [pc, #76]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 8003868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800386a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800386e:	2b00      	cmp	r3, #0
 8003870:	d10f      	bne.n	8003892 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003872:	2300      	movs	r3, #0
 8003874:	60bb      	str	r3, [r7, #8]
 8003876:	4b0f      	ldr	r3, [pc, #60]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 8003878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387a:	4a0e      	ldr	r2, [pc, #56]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 800387c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003880:	6413      	str	r3, [r2, #64]	; 0x40
 8003882:	4b0c      	ldr	r3, [pc, #48]	; (80038b4 <HAL_RCC_OscConfig+0x2ac>)
 8003884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003886:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800388a:	60bb      	str	r3, [r7, #8]
 800388c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800388e:	2301      	movs	r3, #1
 8003890:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003892:	4b0b      	ldr	r3, [pc, #44]	; (80038c0 <HAL_RCC_OscConfig+0x2b8>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800389a:	2b00      	cmp	r3, #0
 800389c:	d121      	bne.n	80038e2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800389e:	4b08      	ldr	r3, [pc, #32]	; (80038c0 <HAL_RCC_OscConfig+0x2b8>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a07      	ldr	r2, [pc, #28]	; (80038c0 <HAL_RCC_OscConfig+0x2b8>)
 80038a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038aa:	f7fe fb8f 	bl	8001fcc <HAL_GetTick>
 80038ae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038b0:	e011      	b.n	80038d6 <HAL_RCC_OscConfig+0x2ce>
 80038b2:	bf00      	nop
 80038b4:	40023800 	.word	0x40023800
 80038b8:	42470000 	.word	0x42470000
 80038bc:	42470e80 	.word	0x42470e80
 80038c0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038c4:	f7fe fb82 	bl	8001fcc <HAL_GetTick>
 80038c8:	4602      	mov	r2, r0
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	1ad3      	subs	r3, r2, r3
 80038ce:	2b02      	cmp	r3, #2
 80038d0:	d901      	bls.n	80038d6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80038d2:	2303      	movs	r3, #3
 80038d4:	e0fd      	b.n	8003ad2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038d6:	4b81      	ldr	r3, [pc, #516]	; (8003adc <HAL_RCC_OscConfig+0x4d4>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d0f0      	beq.n	80038c4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	689b      	ldr	r3, [r3, #8]
 80038e6:	2b01      	cmp	r3, #1
 80038e8:	d106      	bne.n	80038f8 <HAL_RCC_OscConfig+0x2f0>
 80038ea:	4b7d      	ldr	r3, [pc, #500]	; (8003ae0 <HAL_RCC_OscConfig+0x4d8>)
 80038ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038ee:	4a7c      	ldr	r2, [pc, #496]	; (8003ae0 <HAL_RCC_OscConfig+0x4d8>)
 80038f0:	f043 0301 	orr.w	r3, r3, #1
 80038f4:	6713      	str	r3, [r2, #112]	; 0x70
 80038f6:	e01c      	b.n	8003932 <HAL_RCC_OscConfig+0x32a>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	2b05      	cmp	r3, #5
 80038fe:	d10c      	bne.n	800391a <HAL_RCC_OscConfig+0x312>
 8003900:	4b77      	ldr	r3, [pc, #476]	; (8003ae0 <HAL_RCC_OscConfig+0x4d8>)
 8003902:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003904:	4a76      	ldr	r2, [pc, #472]	; (8003ae0 <HAL_RCC_OscConfig+0x4d8>)
 8003906:	f043 0304 	orr.w	r3, r3, #4
 800390a:	6713      	str	r3, [r2, #112]	; 0x70
 800390c:	4b74      	ldr	r3, [pc, #464]	; (8003ae0 <HAL_RCC_OscConfig+0x4d8>)
 800390e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003910:	4a73      	ldr	r2, [pc, #460]	; (8003ae0 <HAL_RCC_OscConfig+0x4d8>)
 8003912:	f043 0301 	orr.w	r3, r3, #1
 8003916:	6713      	str	r3, [r2, #112]	; 0x70
 8003918:	e00b      	b.n	8003932 <HAL_RCC_OscConfig+0x32a>
 800391a:	4b71      	ldr	r3, [pc, #452]	; (8003ae0 <HAL_RCC_OscConfig+0x4d8>)
 800391c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800391e:	4a70      	ldr	r2, [pc, #448]	; (8003ae0 <HAL_RCC_OscConfig+0x4d8>)
 8003920:	f023 0301 	bic.w	r3, r3, #1
 8003924:	6713      	str	r3, [r2, #112]	; 0x70
 8003926:	4b6e      	ldr	r3, [pc, #440]	; (8003ae0 <HAL_RCC_OscConfig+0x4d8>)
 8003928:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800392a:	4a6d      	ldr	r2, [pc, #436]	; (8003ae0 <HAL_RCC_OscConfig+0x4d8>)
 800392c:	f023 0304 	bic.w	r3, r3, #4
 8003930:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d015      	beq.n	8003966 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800393a:	f7fe fb47 	bl	8001fcc <HAL_GetTick>
 800393e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003940:	e00a      	b.n	8003958 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003942:	f7fe fb43 	bl	8001fcc <HAL_GetTick>
 8003946:	4602      	mov	r2, r0
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	1ad3      	subs	r3, r2, r3
 800394c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003950:	4293      	cmp	r3, r2
 8003952:	d901      	bls.n	8003958 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003954:	2303      	movs	r3, #3
 8003956:	e0bc      	b.n	8003ad2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003958:	4b61      	ldr	r3, [pc, #388]	; (8003ae0 <HAL_RCC_OscConfig+0x4d8>)
 800395a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800395c:	f003 0302 	and.w	r3, r3, #2
 8003960:	2b00      	cmp	r3, #0
 8003962:	d0ee      	beq.n	8003942 <HAL_RCC_OscConfig+0x33a>
 8003964:	e014      	b.n	8003990 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003966:	f7fe fb31 	bl	8001fcc <HAL_GetTick>
 800396a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800396c:	e00a      	b.n	8003984 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800396e:	f7fe fb2d 	bl	8001fcc <HAL_GetTick>
 8003972:	4602      	mov	r2, r0
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	1ad3      	subs	r3, r2, r3
 8003978:	f241 3288 	movw	r2, #5000	; 0x1388
 800397c:	4293      	cmp	r3, r2
 800397e:	d901      	bls.n	8003984 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003980:	2303      	movs	r3, #3
 8003982:	e0a6      	b.n	8003ad2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003984:	4b56      	ldr	r3, [pc, #344]	; (8003ae0 <HAL_RCC_OscConfig+0x4d8>)
 8003986:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003988:	f003 0302 	and.w	r3, r3, #2
 800398c:	2b00      	cmp	r3, #0
 800398e:	d1ee      	bne.n	800396e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003990:	7dfb      	ldrb	r3, [r7, #23]
 8003992:	2b01      	cmp	r3, #1
 8003994:	d105      	bne.n	80039a2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003996:	4b52      	ldr	r3, [pc, #328]	; (8003ae0 <HAL_RCC_OscConfig+0x4d8>)
 8003998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800399a:	4a51      	ldr	r2, [pc, #324]	; (8003ae0 <HAL_RCC_OscConfig+0x4d8>)
 800399c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039a0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	699b      	ldr	r3, [r3, #24]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	f000 8092 	beq.w	8003ad0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80039ac:	4b4c      	ldr	r3, [pc, #304]	; (8003ae0 <HAL_RCC_OscConfig+0x4d8>)
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	f003 030c 	and.w	r3, r3, #12
 80039b4:	2b08      	cmp	r3, #8
 80039b6:	d05c      	beq.n	8003a72 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	699b      	ldr	r3, [r3, #24]
 80039bc:	2b02      	cmp	r3, #2
 80039be:	d141      	bne.n	8003a44 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039c0:	4b48      	ldr	r3, [pc, #288]	; (8003ae4 <HAL_RCC_OscConfig+0x4dc>)
 80039c2:	2200      	movs	r2, #0
 80039c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039c6:	f7fe fb01 	bl	8001fcc <HAL_GetTick>
 80039ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039cc:	e008      	b.n	80039e0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039ce:	f7fe fafd 	bl	8001fcc <HAL_GetTick>
 80039d2:	4602      	mov	r2, r0
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	1ad3      	subs	r3, r2, r3
 80039d8:	2b02      	cmp	r3, #2
 80039da:	d901      	bls.n	80039e0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80039dc:	2303      	movs	r3, #3
 80039de:	e078      	b.n	8003ad2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039e0:	4b3f      	ldr	r3, [pc, #252]	; (8003ae0 <HAL_RCC_OscConfig+0x4d8>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d1f0      	bne.n	80039ce <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	69da      	ldr	r2, [r3, #28]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6a1b      	ldr	r3, [r3, #32]
 80039f4:	431a      	orrs	r2, r3
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039fa:	019b      	lsls	r3, r3, #6
 80039fc:	431a      	orrs	r2, r3
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a02:	085b      	lsrs	r3, r3, #1
 8003a04:	3b01      	subs	r3, #1
 8003a06:	041b      	lsls	r3, r3, #16
 8003a08:	431a      	orrs	r2, r3
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a0e:	061b      	lsls	r3, r3, #24
 8003a10:	4933      	ldr	r1, [pc, #204]	; (8003ae0 <HAL_RCC_OscConfig+0x4d8>)
 8003a12:	4313      	orrs	r3, r2
 8003a14:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a16:	4b33      	ldr	r3, [pc, #204]	; (8003ae4 <HAL_RCC_OscConfig+0x4dc>)
 8003a18:	2201      	movs	r2, #1
 8003a1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a1c:	f7fe fad6 	bl	8001fcc <HAL_GetTick>
 8003a20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a22:	e008      	b.n	8003a36 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a24:	f7fe fad2 	bl	8001fcc <HAL_GetTick>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	2b02      	cmp	r3, #2
 8003a30:	d901      	bls.n	8003a36 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003a32:	2303      	movs	r3, #3
 8003a34:	e04d      	b.n	8003ad2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a36:	4b2a      	ldr	r3, [pc, #168]	; (8003ae0 <HAL_RCC_OscConfig+0x4d8>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d0f0      	beq.n	8003a24 <HAL_RCC_OscConfig+0x41c>
 8003a42:	e045      	b.n	8003ad0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a44:	4b27      	ldr	r3, [pc, #156]	; (8003ae4 <HAL_RCC_OscConfig+0x4dc>)
 8003a46:	2200      	movs	r2, #0
 8003a48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a4a:	f7fe fabf 	bl	8001fcc <HAL_GetTick>
 8003a4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a50:	e008      	b.n	8003a64 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a52:	f7fe fabb 	bl	8001fcc <HAL_GetTick>
 8003a56:	4602      	mov	r2, r0
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	1ad3      	subs	r3, r2, r3
 8003a5c:	2b02      	cmp	r3, #2
 8003a5e:	d901      	bls.n	8003a64 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003a60:	2303      	movs	r3, #3
 8003a62:	e036      	b.n	8003ad2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a64:	4b1e      	ldr	r3, [pc, #120]	; (8003ae0 <HAL_RCC_OscConfig+0x4d8>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d1f0      	bne.n	8003a52 <HAL_RCC_OscConfig+0x44a>
 8003a70:	e02e      	b.n	8003ad0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	699b      	ldr	r3, [r3, #24]
 8003a76:	2b01      	cmp	r3, #1
 8003a78:	d101      	bne.n	8003a7e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e029      	b.n	8003ad2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a7e:	4b18      	ldr	r3, [pc, #96]	; (8003ae0 <HAL_RCC_OscConfig+0x4d8>)
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	69db      	ldr	r3, [r3, #28]
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d11c      	bne.n	8003acc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a9c:	429a      	cmp	r2, r3
 8003a9e:	d115      	bne.n	8003acc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003aa0:	68fa      	ldr	r2, [r7, #12]
 8003aa2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	687a      	ldr	r2, [r7, #4]
 8003aaa:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d10d      	bne.n	8003acc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003aba:	429a      	cmp	r2, r3
 8003abc:	d106      	bne.n	8003acc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	d001      	beq.n	8003ad0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	e000      	b.n	8003ad2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8003ad0:	2300      	movs	r3, #0
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	3718      	adds	r7, #24
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}
 8003ada:	bf00      	nop
 8003adc:	40007000 	.word	0x40007000
 8003ae0:	40023800 	.word	0x40023800
 8003ae4:	42470060 	.word	0x42470060

08003ae8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
 8003af0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d101      	bne.n	8003afc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e0cc      	b.n	8003c96 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003afc:	4b68      	ldr	r3, [pc, #416]	; (8003ca0 <HAL_RCC_ClockConfig+0x1b8>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f003 030f 	and.w	r3, r3, #15
 8003b04:	683a      	ldr	r2, [r7, #0]
 8003b06:	429a      	cmp	r2, r3
 8003b08:	d90c      	bls.n	8003b24 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b0a:	4b65      	ldr	r3, [pc, #404]	; (8003ca0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b0c:	683a      	ldr	r2, [r7, #0]
 8003b0e:	b2d2      	uxtb	r2, r2
 8003b10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b12:	4b63      	ldr	r3, [pc, #396]	; (8003ca0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 030f 	and.w	r3, r3, #15
 8003b1a:	683a      	ldr	r2, [r7, #0]
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	d001      	beq.n	8003b24 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	e0b8      	b.n	8003c96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f003 0302 	and.w	r3, r3, #2
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d020      	beq.n	8003b72 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 0304 	and.w	r3, r3, #4
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d005      	beq.n	8003b48 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b3c:	4b59      	ldr	r3, [pc, #356]	; (8003ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	4a58      	ldr	r2, [pc, #352]	; (8003ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b42:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003b46:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 0308 	and.w	r3, r3, #8
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d005      	beq.n	8003b60 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b54:	4b53      	ldr	r3, [pc, #332]	; (8003ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	4a52      	ldr	r2, [pc, #328]	; (8003ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b5a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003b5e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b60:	4b50      	ldr	r3, [pc, #320]	; (8003ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b62:	689b      	ldr	r3, [r3, #8]
 8003b64:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	689b      	ldr	r3, [r3, #8]
 8003b6c:	494d      	ldr	r1, [pc, #308]	; (8003ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f003 0301 	and.w	r3, r3, #1
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d044      	beq.n	8003c08 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	2b01      	cmp	r3, #1
 8003b84:	d107      	bne.n	8003b96 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b86:	4b47      	ldr	r3, [pc, #284]	; (8003ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d119      	bne.n	8003bc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	e07f      	b.n	8003c96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	2b02      	cmp	r3, #2
 8003b9c:	d003      	beq.n	8003ba6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ba2:	2b03      	cmp	r3, #3
 8003ba4:	d107      	bne.n	8003bb6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ba6:	4b3f      	ldr	r3, [pc, #252]	; (8003ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d109      	bne.n	8003bc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e06f      	b.n	8003c96 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bb6:	4b3b      	ldr	r3, [pc, #236]	; (8003ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f003 0302 	and.w	r3, r3, #2
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d101      	bne.n	8003bc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e067      	b.n	8003c96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003bc6:	4b37      	ldr	r3, [pc, #220]	; (8003ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8003bc8:	689b      	ldr	r3, [r3, #8]
 8003bca:	f023 0203 	bic.w	r2, r3, #3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	4934      	ldr	r1, [pc, #208]	; (8003ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003bd8:	f7fe f9f8 	bl	8001fcc <HAL_GetTick>
 8003bdc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bde:	e00a      	b.n	8003bf6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003be0:	f7fe f9f4 	bl	8001fcc <HAL_GetTick>
 8003be4:	4602      	mov	r2, r0
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	1ad3      	subs	r3, r2, r3
 8003bea:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d901      	bls.n	8003bf6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	e04f      	b.n	8003c96 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bf6:	4b2b      	ldr	r3, [pc, #172]	; (8003ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	f003 020c 	and.w	r2, r3, #12
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	009b      	lsls	r3, r3, #2
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d1eb      	bne.n	8003be0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003c08:	4b25      	ldr	r3, [pc, #148]	; (8003ca0 <HAL_RCC_ClockConfig+0x1b8>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f003 030f 	and.w	r3, r3, #15
 8003c10:	683a      	ldr	r2, [r7, #0]
 8003c12:	429a      	cmp	r2, r3
 8003c14:	d20c      	bcs.n	8003c30 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c16:	4b22      	ldr	r3, [pc, #136]	; (8003ca0 <HAL_RCC_ClockConfig+0x1b8>)
 8003c18:	683a      	ldr	r2, [r7, #0]
 8003c1a:	b2d2      	uxtb	r2, r2
 8003c1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c1e:	4b20      	ldr	r3, [pc, #128]	; (8003ca0 <HAL_RCC_ClockConfig+0x1b8>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f003 030f 	and.w	r3, r3, #15
 8003c26:	683a      	ldr	r2, [r7, #0]
 8003c28:	429a      	cmp	r2, r3
 8003c2a:	d001      	beq.n	8003c30 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	e032      	b.n	8003c96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f003 0304 	and.w	r3, r3, #4
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d008      	beq.n	8003c4e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c3c:	4b19      	ldr	r3, [pc, #100]	; (8003ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	68db      	ldr	r3, [r3, #12]
 8003c48:	4916      	ldr	r1, [pc, #88]	; (8003ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 0308 	and.w	r3, r3, #8
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d009      	beq.n	8003c6e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c5a:	4b12      	ldr	r3, [pc, #72]	; (8003ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	691b      	ldr	r3, [r3, #16]
 8003c66:	00db      	lsls	r3, r3, #3
 8003c68:	490e      	ldr	r1, [pc, #56]	; (8003ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003c6e:	f000 f821 	bl	8003cb4 <HAL_RCC_GetSysClockFreq>
 8003c72:	4601      	mov	r1, r0
 8003c74:	4b0b      	ldr	r3, [pc, #44]	; (8003ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	091b      	lsrs	r3, r3, #4
 8003c7a:	f003 030f 	and.w	r3, r3, #15
 8003c7e:	4a0a      	ldr	r2, [pc, #40]	; (8003ca8 <HAL_RCC_ClockConfig+0x1c0>)
 8003c80:	5cd3      	ldrb	r3, [r2, r3]
 8003c82:	fa21 f303 	lsr.w	r3, r1, r3
 8003c86:	4a09      	ldr	r2, [pc, #36]	; (8003cac <HAL_RCC_ClockConfig+0x1c4>)
 8003c88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003c8a:	4b09      	ldr	r3, [pc, #36]	; (8003cb0 <HAL_RCC_ClockConfig+0x1c8>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f7fe f958 	bl	8001f44 <HAL_InitTick>

  return HAL_OK;
 8003c94:	2300      	movs	r3, #0
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	3710      	adds	r7, #16
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}
 8003c9e:	bf00      	nop
 8003ca0:	40023c00 	.word	0x40023c00
 8003ca4:	40023800 	.word	0x40023800
 8003ca8:	080068d8 	.word	0x080068d8
 8003cac:	20000000 	.word	0x20000000
 8003cb0:	20000004 	.word	0x20000004

08003cb4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003cb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003cb6:	b085      	sub	sp, #20
 8003cb8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	607b      	str	r3, [r7, #4]
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	60fb      	str	r3, [r7, #12]
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003cca:	4b63      	ldr	r3, [pc, #396]	; (8003e58 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	f003 030c 	and.w	r3, r3, #12
 8003cd2:	2b04      	cmp	r3, #4
 8003cd4:	d007      	beq.n	8003ce6 <HAL_RCC_GetSysClockFreq+0x32>
 8003cd6:	2b08      	cmp	r3, #8
 8003cd8:	d008      	beq.n	8003cec <HAL_RCC_GetSysClockFreq+0x38>
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	f040 80b4 	bne.w	8003e48 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ce0:	4b5e      	ldr	r3, [pc, #376]	; (8003e5c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003ce2:	60bb      	str	r3, [r7, #8]
       break;
 8003ce4:	e0b3      	b.n	8003e4e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003ce6:	4b5e      	ldr	r3, [pc, #376]	; (8003e60 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8003ce8:	60bb      	str	r3, [r7, #8]
      break;
 8003cea:	e0b0      	b.n	8003e4e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003cec:	4b5a      	ldr	r3, [pc, #360]	; (8003e58 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003cf4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003cf6:	4b58      	ldr	r3, [pc, #352]	; (8003e58 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d04a      	beq.n	8003d98 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d02:	4b55      	ldr	r3, [pc, #340]	; (8003e58 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	099b      	lsrs	r3, r3, #6
 8003d08:	f04f 0400 	mov.w	r4, #0
 8003d0c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003d10:	f04f 0200 	mov.w	r2, #0
 8003d14:	ea03 0501 	and.w	r5, r3, r1
 8003d18:	ea04 0602 	and.w	r6, r4, r2
 8003d1c:	4629      	mov	r1, r5
 8003d1e:	4632      	mov	r2, r6
 8003d20:	f04f 0300 	mov.w	r3, #0
 8003d24:	f04f 0400 	mov.w	r4, #0
 8003d28:	0154      	lsls	r4, r2, #5
 8003d2a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003d2e:	014b      	lsls	r3, r1, #5
 8003d30:	4619      	mov	r1, r3
 8003d32:	4622      	mov	r2, r4
 8003d34:	1b49      	subs	r1, r1, r5
 8003d36:	eb62 0206 	sbc.w	r2, r2, r6
 8003d3a:	f04f 0300 	mov.w	r3, #0
 8003d3e:	f04f 0400 	mov.w	r4, #0
 8003d42:	0194      	lsls	r4, r2, #6
 8003d44:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003d48:	018b      	lsls	r3, r1, #6
 8003d4a:	1a5b      	subs	r3, r3, r1
 8003d4c:	eb64 0402 	sbc.w	r4, r4, r2
 8003d50:	f04f 0100 	mov.w	r1, #0
 8003d54:	f04f 0200 	mov.w	r2, #0
 8003d58:	00e2      	lsls	r2, r4, #3
 8003d5a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003d5e:	00d9      	lsls	r1, r3, #3
 8003d60:	460b      	mov	r3, r1
 8003d62:	4614      	mov	r4, r2
 8003d64:	195b      	adds	r3, r3, r5
 8003d66:	eb44 0406 	adc.w	r4, r4, r6
 8003d6a:	f04f 0100 	mov.w	r1, #0
 8003d6e:	f04f 0200 	mov.w	r2, #0
 8003d72:	0262      	lsls	r2, r4, #9
 8003d74:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003d78:	0259      	lsls	r1, r3, #9
 8003d7a:	460b      	mov	r3, r1
 8003d7c:	4614      	mov	r4, r2
 8003d7e:	4618      	mov	r0, r3
 8003d80:	4621      	mov	r1, r4
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	f04f 0400 	mov.w	r4, #0
 8003d88:	461a      	mov	r2, r3
 8003d8a:	4623      	mov	r3, r4
 8003d8c:	f7fc ff0c 	bl	8000ba8 <__aeabi_uldivmod>
 8003d90:	4603      	mov	r3, r0
 8003d92:	460c      	mov	r4, r1
 8003d94:	60fb      	str	r3, [r7, #12]
 8003d96:	e049      	b.n	8003e2c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d98:	4b2f      	ldr	r3, [pc, #188]	; (8003e58 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	099b      	lsrs	r3, r3, #6
 8003d9e:	f04f 0400 	mov.w	r4, #0
 8003da2:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003da6:	f04f 0200 	mov.w	r2, #0
 8003daa:	ea03 0501 	and.w	r5, r3, r1
 8003dae:	ea04 0602 	and.w	r6, r4, r2
 8003db2:	4629      	mov	r1, r5
 8003db4:	4632      	mov	r2, r6
 8003db6:	f04f 0300 	mov.w	r3, #0
 8003dba:	f04f 0400 	mov.w	r4, #0
 8003dbe:	0154      	lsls	r4, r2, #5
 8003dc0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003dc4:	014b      	lsls	r3, r1, #5
 8003dc6:	4619      	mov	r1, r3
 8003dc8:	4622      	mov	r2, r4
 8003dca:	1b49      	subs	r1, r1, r5
 8003dcc:	eb62 0206 	sbc.w	r2, r2, r6
 8003dd0:	f04f 0300 	mov.w	r3, #0
 8003dd4:	f04f 0400 	mov.w	r4, #0
 8003dd8:	0194      	lsls	r4, r2, #6
 8003dda:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003dde:	018b      	lsls	r3, r1, #6
 8003de0:	1a5b      	subs	r3, r3, r1
 8003de2:	eb64 0402 	sbc.w	r4, r4, r2
 8003de6:	f04f 0100 	mov.w	r1, #0
 8003dea:	f04f 0200 	mov.w	r2, #0
 8003dee:	00e2      	lsls	r2, r4, #3
 8003df0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003df4:	00d9      	lsls	r1, r3, #3
 8003df6:	460b      	mov	r3, r1
 8003df8:	4614      	mov	r4, r2
 8003dfa:	195b      	adds	r3, r3, r5
 8003dfc:	eb44 0406 	adc.w	r4, r4, r6
 8003e00:	f04f 0100 	mov.w	r1, #0
 8003e04:	f04f 0200 	mov.w	r2, #0
 8003e08:	02a2      	lsls	r2, r4, #10
 8003e0a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003e0e:	0299      	lsls	r1, r3, #10
 8003e10:	460b      	mov	r3, r1
 8003e12:	4614      	mov	r4, r2
 8003e14:	4618      	mov	r0, r3
 8003e16:	4621      	mov	r1, r4
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	f04f 0400 	mov.w	r4, #0
 8003e1e:	461a      	mov	r2, r3
 8003e20:	4623      	mov	r3, r4
 8003e22:	f7fc fec1 	bl	8000ba8 <__aeabi_uldivmod>
 8003e26:	4603      	mov	r3, r0
 8003e28:	460c      	mov	r4, r1
 8003e2a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003e2c:	4b0a      	ldr	r3, [pc, #40]	; (8003e58 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	0c1b      	lsrs	r3, r3, #16
 8003e32:	f003 0303 	and.w	r3, r3, #3
 8003e36:	3301      	adds	r3, #1
 8003e38:	005b      	lsls	r3, r3, #1
 8003e3a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003e3c:	68fa      	ldr	r2, [r7, #12]
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e44:	60bb      	str	r3, [r7, #8]
      break;
 8003e46:	e002      	b.n	8003e4e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e48:	4b04      	ldr	r3, [pc, #16]	; (8003e5c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003e4a:	60bb      	str	r3, [r7, #8]
      break;
 8003e4c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e4e:	68bb      	ldr	r3, [r7, #8]
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	3714      	adds	r7, #20
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e58:	40023800 	.word	0x40023800
 8003e5c:	00f42400 	.word	0x00f42400
 8003e60:	007a1200 	.word	0x007a1200

08003e64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e64:	b480      	push	{r7}
 8003e66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e68:	4b03      	ldr	r3, [pc, #12]	; (8003e78 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e74:	4770      	bx	lr
 8003e76:	bf00      	nop
 8003e78:	20000000 	.word	0x20000000

08003e7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003e80:	f7ff fff0 	bl	8003e64 <HAL_RCC_GetHCLKFreq>
 8003e84:	4601      	mov	r1, r0
 8003e86:	4b05      	ldr	r3, [pc, #20]	; (8003e9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	0a9b      	lsrs	r3, r3, #10
 8003e8c:	f003 0307 	and.w	r3, r3, #7
 8003e90:	4a03      	ldr	r2, [pc, #12]	; (8003ea0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e92:	5cd3      	ldrb	r3, [r2, r3]
 8003e94:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	bd80      	pop	{r7, pc}
 8003e9c:	40023800 	.word	0x40023800
 8003ea0:	080068e8 	.word	0x080068e8

08003ea4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b082      	sub	sp, #8
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d101      	bne.n	8003eb6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e01d      	b.n	8003ef2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ebc:	b2db      	uxtb	r3, r3
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d106      	bne.n	8003ed0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f7fd ff28 	bl	8001d20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2202      	movs	r2, #2
 8003ed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	3304      	adds	r3, #4
 8003ee0:	4619      	mov	r1, r3
 8003ee2:	4610      	mov	r0, r2
 8003ee4:	f000 f95c 	bl	80041a0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2201      	movs	r2, #1
 8003eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ef0:	2300      	movs	r3, #0
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3708      	adds	r7, #8
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}

08003efa <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003efa:	b480      	push	{r7}
 8003efc:	b085      	sub	sp, #20
 8003efe:	af00      	add	r7, sp, #0
 8003f00:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2202      	movs	r2, #2
 8003f06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	f003 0307 	and.w	r3, r3, #7
 8003f14:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2b06      	cmp	r3, #6
 8003f1a:	d007      	beq.n	8003f2c <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	681a      	ldr	r2, [r3, #0]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f042 0201 	orr.w	r2, r2, #1
 8003f2a:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2201      	movs	r2, #1
 8003f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003f34:	2300      	movs	r3, #0
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3714      	adds	r7, #20
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f40:	4770      	bx	lr

08003f42 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003f42:	b580      	push	{r7, lr}
 8003f44:	b082      	sub	sp, #8
 8003f46:	af00      	add	r7, sp, #0
 8003f48:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d101      	bne.n	8003f54 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	e01d      	b.n	8003f90 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d106      	bne.n	8003f6e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2200      	movs	r2, #0
 8003f64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003f68:	6878      	ldr	r0, [r7, #4]
 8003f6a:	f7fd fefb 	bl	8001d64 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2202      	movs	r2, #2
 8003f72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	3304      	adds	r3, #4
 8003f7e:	4619      	mov	r1, r3
 8003f80:	4610      	mov	r0, r2
 8003f82:	f000 f90d 	bl	80041a0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2201      	movs	r2, #1
 8003f8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f8e:	2300      	movs	r3, #0
}
 8003f90:	4618      	mov	r0, r3
 8003f92:	3708      	adds	r7, #8
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bd80      	pop	{r7, pc}

08003f98 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b084      	sub	sp, #16
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
 8003fa0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	6839      	ldr	r1, [r7, #0]
 8003faa:	4618      	mov	r0, r3
 8003fac:	f000 fb48 	bl	8004640 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a15      	ldr	r2, [pc, #84]	; (800400c <HAL_TIM_PWM_Start+0x74>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d004      	beq.n	8003fc4 <HAL_TIM_PWM_Start+0x2c>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a14      	ldr	r2, [pc, #80]	; (8004010 <HAL_TIM_PWM_Start+0x78>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d101      	bne.n	8003fc8 <HAL_TIM_PWM_Start+0x30>
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	e000      	b.n	8003fca <HAL_TIM_PWM_Start+0x32>
 8003fc8:	2300      	movs	r3, #0
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d007      	beq.n	8003fde <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003fdc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	f003 0307 	and.w	r3, r3, #7
 8003fe8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2b06      	cmp	r3, #6
 8003fee:	d007      	beq.n	8004000 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	681a      	ldr	r2, [r3, #0]
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f042 0201 	orr.w	r2, r2, #1
 8003ffe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004000:	2300      	movs	r3, #0
}
 8004002:	4618      	mov	r0, r3
 8004004:	3710      	adds	r7, #16
 8004006:	46bd      	mov	sp, r7
 8004008:	bd80      	pop	{r7, pc}
 800400a:	bf00      	nop
 800400c:	40010000 	.word	0x40010000
 8004010:	40010400 	.word	0x40010400

08004014 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b084      	sub	sp, #16
 8004018:	af00      	add	r7, sp, #0
 800401a:	60f8      	str	r0, [r7, #12]
 800401c:	60b9      	str	r1, [r7, #8]
 800401e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004026:	2b01      	cmp	r3, #1
 8004028:	d101      	bne.n	800402e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800402a:	2302      	movs	r3, #2
 800402c:	e0b4      	b.n	8004198 <HAL_TIM_PWM_ConfigChannel+0x184>
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2201      	movs	r2, #1
 8004032:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2202      	movs	r2, #2
 800403a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2b0c      	cmp	r3, #12
 8004042:	f200 809f 	bhi.w	8004184 <HAL_TIM_PWM_ConfigChannel+0x170>
 8004046:	a201      	add	r2, pc, #4	; (adr r2, 800404c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8004048:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800404c:	08004081 	.word	0x08004081
 8004050:	08004185 	.word	0x08004185
 8004054:	08004185 	.word	0x08004185
 8004058:	08004185 	.word	0x08004185
 800405c:	080040c1 	.word	0x080040c1
 8004060:	08004185 	.word	0x08004185
 8004064:	08004185 	.word	0x08004185
 8004068:	08004185 	.word	0x08004185
 800406c:	08004103 	.word	0x08004103
 8004070:	08004185 	.word	0x08004185
 8004074:	08004185 	.word	0x08004185
 8004078:	08004185 	.word	0x08004185
 800407c:	08004143 	.word	0x08004143
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	68b9      	ldr	r1, [r7, #8]
 8004086:	4618      	mov	r0, r3
 8004088:	f000 f92a 	bl	80042e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	699a      	ldr	r2, [r3, #24]
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f042 0208 	orr.w	r2, r2, #8
 800409a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	699a      	ldr	r2, [r3, #24]
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f022 0204 	bic.w	r2, r2, #4
 80040aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	6999      	ldr	r1, [r3, #24]
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	691a      	ldr	r2, [r3, #16]
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	430a      	orrs	r2, r1
 80040bc:	619a      	str	r2, [r3, #24]
      break;
 80040be:	e062      	b.n	8004186 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	68b9      	ldr	r1, [r7, #8]
 80040c6:	4618      	mov	r0, r3
 80040c8:	f000 f97a 	bl	80043c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	699a      	ldr	r2, [r3, #24]
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80040da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	699a      	ldr	r2, [r3, #24]
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	6999      	ldr	r1, [r3, #24]
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	691b      	ldr	r3, [r3, #16]
 80040f6:	021a      	lsls	r2, r3, #8
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	430a      	orrs	r2, r1
 80040fe:	619a      	str	r2, [r3, #24]
      break;
 8004100:	e041      	b.n	8004186 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	68b9      	ldr	r1, [r7, #8]
 8004108:	4618      	mov	r0, r3
 800410a:	f000 f9cf 	bl	80044ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	69da      	ldr	r2, [r3, #28]
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f042 0208 	orr.w	r2, r2, #8
 800411c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	69da      	ldr	r2, [r3, #28]
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f022 0204 	bic.w	r2, r2, #4
 800412c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	69d9      	ldr	r1, [r3, #28]
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	691a      	ldr	r2, [r3, #16]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	430a      	orrs	r2, r1
 800413e:	61da      	str	r2, [r3, #28]
      break;
 8004140:	e021      	b.n	8004186 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	68b9      	ldr	r1, [r7, #8]
 8004148:	4618      	mov	r0, r3
 800414a:	f000 fa23 	bl	8004594 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	69da      	ldr	r2, [r3, #28]
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800415c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	69da      	ldr	r2, [r3, #28]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800416c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	69d9      	ldr	r1, [r3, #28]
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	691b      	ldr	r3, [r3, #16]
 8004178:	021a      	lsls	r2, r3, #8
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	430a      	orrs	r2, r1
 8004180:	61da      	str	r2, [r3, #28]
      break;
 8004182:	e000      	b.n	8004186 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8004184:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2201      	movs	r2, #1
 800418a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	2200      	movs	r2, #0
 8004192:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004196:	2300      	movs	r3, #0
}
 8004198:	4618      	mov	r0, r3
 800419a:	3710      	adds	r7, #16
 800419c:	46bd      	mov	sp, r7
 800419e:	bd80      	pop	{r7, pc}

080041a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80041a0:	b480      	push	{r7}
 80041a2:	b085      	sub	sp, #20
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
 80041a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	4a40      	ldr	r2, [pc, #256]	; (80042b4 <TIM_Base_SetConfig+0x114>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d013      	beq.n	80041e0 <TIM_Base_SetConfig+0x40>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041be:	d00f      	beq.n	80041e0 <TIM_Base_SetConfig+0x40>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	4a3d      	ldr	r2, [pc, #244]	; (80042b8 <TIM_Base_SetConfig+0x118>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d00b      	beq.n	80041e0 <TIM_Base_SetConfig+0x40>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	4a3c      	ldr	r2, [pc, #240]	; (80042bc <TIM_Base_SetConfig+0x11c>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d007      	beq.n	80041e0 <TIM_Base_SetConfig+0x40>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	4a3b      	ldr	r2, [pc, #236]	; (80042c0 <TIM_Base_SetConfig+0x120>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d003      	beq.n	80041e0 <TIM_Base_SetConfig+0x40>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	4a3a      	ldr	r2, [pc, #232]	; (80042c4 <TIM_Base_SetConfig+0x124>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d108      	bne.n	80041f2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	68fa      	ldr	r2, [r7, #12]
 80041ee:	4313      	orrs	r3, r2
 80041f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	4a2f      	ldr	r2, [pc, #188]	; (80042b4 <TIM_Base_SetConfig+0x114>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d02b      	beq.n	8004252 <TIM_Base_SetConfig+0xb2>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004200:	d027      	beq.n	8004252 <TIM_Base_SetConfig+0xb2>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	4a2c      	ldr	r2, [pc, #176]	; (80042b8 <TIM_Base_SetConfig+0x118>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d023      	beq.n	8004252 <TIM_Base_SetConfig+0xb2>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	4a2b      	ldr	r2, [pc, #172]	; (80042bc <TIM_Base_SetConfig+0x11c>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d01f      	beq.n	8004252 <TIM_Base_SetConfig+0xb2>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	4a2a      	ldr	r2, [pc, #168]	; (80042c0 <TIM_Base_SetConfig+0x120>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d01b      	beq.n	8004252 <TIM_Base_SetConfig+0xb2>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	4a29      	ldr	r2, [pc, #164]	; (80042c4 <TIM_Base_SetConfig+0x124>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d017      	beq.n	8004252 <TIM_Base_SetConfig+0xb2>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	4a28      	ldr	r2, [pc, #160]	; (80042c8 <TIM_Base_SetConfig+0x128>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d013      	beq.n	8004252 <TIM_Base_SetConfig+0xb2>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	4a27      	ldr	r2, [pc, #156]	; (80042cc <TIM_Base_SetConfig+0x12c>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d00f      	beq.n	8004252 <TIM_Base_SetConfig+0xb2>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	4a26      	ldr	r2, [pc, #152]	; (80042d0 <TIM_Base_SetConfig+0x130>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d00b      	beq.n	8004252 <TIM_Base_SetConfig+0xb2>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	4a25      	ldr	r2, [pc, #148]	; (80042d4 <TIM_Base_SetConfig+0x134>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d007      	beq.n	8004252 <TIM_Base_SetConfig+0xb2>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	4a24      	ldr	r2, [pc, #144]	; (80042d8 <TIM_Base_SetConfig+0x138>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d003      	beq.n	8004252 <TIM_Base_SetConfig+0xb2>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	4a23      	ldr	r2, [pc, #140]	; (80042dc <TIM_Base_SetConfig+0x13c>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d108      	bne.n	8004264 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004258:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	68db      	ldr	r3, [r3, #12]
 800425e:	68fa      	ldr	r2, [r7, #12]
 8004260:	4313      	orrs	r3, r2
 8004262:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	695b      	ldr	r3, [r3, #20]
 800426e:	4313      	orrs	r3, r2
 8004270:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	68fa      	ldr	r2, [r7, #12]
 8004276:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	689a      	ldr	r2, [r3, #8]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	4a0a      	ldr	r2, [pc, #40]	; (80042b4 <TIM_Base_SetConfig+0x114>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d003      	beq.n	8004298 <TIM_Base_SetConfig+0xf8>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	4a0c      	ldr	r2, [pc, #48]	; (80042c4 <TIM_Base_SetConfig+0x124>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d103      	bne.n	80042a0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	691a      	ldr	r2, [r3, #16]
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2201      	movs	r2, #1
 80042a4:	615a      	str	r2, [r3, #20]
}
 80042a6:	bf00      	nop
 80042a8:	3714      	adds	r7, #20
 80042aa:	46bd      	mov	sp, r7
 80042ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b0:	4770      	bx	lr
 80042b2:	bf00      	nop
 80042b4:	40010000 	.word	0x40010000
 80042b8:	40000400 	.word	0x40000400
 80042bc:	40000800 	.word	0x40000800
 80042c0:	40000c00 	.word	0x40000c00
 80042c4:	40010400 	.word	0x40010400
 80042c8:	40014000 	.word	0x40014000
 80042cc:	40014400 	.word	0x40014400
 80042d0:	40014800 	.word	0x40014800
 80042d4:	40001800 	.word	0x40001800
 80042d8:	40001c00 	.word	0x40001c00
 80042dc:	40002000 	.word	0x40002000

080042e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b087      	sub	sp, #28
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
 80042e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6a1b      	ldr	r3, [r3, #32]
 80042ee:	f023 0201 	bic.w	r2, r3, #1
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6a1b      	ldr	r3, [r3, #32]
 80042fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	699b      	ldr	r3, [r3, #24]
 8004306:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800430e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	f023 0303 	bic.w	r3, r3, #3
 8004316:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	68fa      	ldr	r2, [r7, #12]
 800431e:	4313      	orrs	r3, r2
 8004320:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	f023 0302 	bic.w	r3, r3, #2
 8004328:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	697a      	ldr	r2, [r7, #20]
 8004330:	4313      	orrs	r3, r2
 8004332:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	4a20      	ldr	r2, [pc, #128]	; (80043b8 <TIM_OC1_SetConfig+0xd8>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d003      	beq.n	8004344 <TIM_OC1_SetConfig+0x64>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	4a1f      	ldr	r2, [pc, #124]	; (80043bc <TIM_OC1_SetConfig+0xdc>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d10c      	bne.n	800435e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	f023 0308 	bic.w	r3, r3, #8
 800434a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	68db      	ldr	r3, [r3, #12]
 8004350:	697a      	ldr	r2, [r7, #20]
 8004352:	4313      	orrs	r3, r2
 8004354:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	f023 0304 	bic.w	r3, r3, #4
 800435c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	4a15      	ldr	r2, [pc, #84]	; (80043b8 <TIM_OC1_SetConfig+0xd8>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d003      	beq.n	800436e <TIM_OC1_SetConfig+0x8e>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	4a14      	ldr	r2, [pc, #80]	; (80043bc <TIM_OC1_SetConfig+0xdc>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d111      	bne.n	8004392 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004374:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800437c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	695b      	ldr	r3, [r3, #20]
 8004382:	693a      	ldr	r2, [r7, #16]
 8004384:	4313      	orrs	r3, r2
 8004386:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	699b      	ldr	r3, [r3, #24]
 800438c:	693a      	ldr	r2, [r7, #16]
 800438e:	4313      	orrs	r3, r2
 8004390:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	693a      	ldr	r2, [r7, #16]
 8004396:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	68fa      	ldr	r2, [r7, #12]
 800439c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	685a      	ldr	r2, [r3, #4]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	697a      	ldr	r2, [r7, #20]
 80043aa:	621a      	str	r2, [r3, #32]
}
 80043ac:	bf00      	nop
 80043ae:	371c      	adds	r7, #28
 80043b0:	46bd      	mov	sp, r7
 80043b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b6:	4770      	bx	lr
 80043b8:	40010000 	.word	0x40010000
 80043bc:	40010400 	.word	0x40010400

080043c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80043c0:	b480      	push	{r7}
 80043c2:	b087      	sub	sp, #28
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
 80043c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6a1b      	ldr	r3, [r3, #32]
 80043ce:	f023 0210 	bic.w	r2, r3, #16
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6a1b      	ldr	r3, [r3, #32]
 80043da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	699b      	ldr	r3, [r3, #24]
 80043e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80043ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	021b      	lsls	r3, r3, #8
 80043fe:	68fa      	ldr	r2, [r7, #12]
 8004400:	4313      	orrs	r3, r2
 8004402:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	f023 0320 	bic.w	r3, r3, #32
 800440a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	689b      	ldr	r3, [r3, #8]
 8004410:	011b      	lsls	r3, r3, #4
 8004412:	697a      	ldr	r2, [r7, #20]
 8004414:	4313      	orrs	r3, r2
 8004416:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	4a22      	ldr	r2, [pc, #136]	; (80044a4 <TIM_OC2_SetConfig+0xe4>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d003      	beq.n	8004428 <TIM_OC2_SetConfig+0x68>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	4a21      	ldr	r2, [pc, #132]	; (80044a8 <TIM_OC2_SetConfig+0xe8>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d10d      	bne.n	8004444 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800442e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	68db      	ldr	r3, [r3, #12]
 8004434:	011b      	lsls	r3, r3, #4
 8004436:	697a      	ldr	r2, [r7, #20]
 8004438:	4313      	orrs	r3, r2
 800443a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004442:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	4a17      	ldr	r2, [pc, #92]	; (80044a4 <TIM_OC2_SetConfig+0xe4>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d003      	beq.n	8004454 <TIM_OC2_SetConfig+0x94>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	4a16      	ldr	r2, [pc, #88]	; (80044a8 <TIM_OC2_SetConfig+0xe8>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d113      	bne.n	800447c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800445a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800445c:	693b      	ldr	r3, [r7, #16]
 800445e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004462:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	695b      	ldr	r3, [r3, #20]
 8004468:	009b      	lsls	r3, r3, #2
 800446a:	693a      	ldr	r2, [r7, #16]
 800446c:	4313      	orrs	r3, r2
 800446e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	699b      	ldr	r3, [r3, #24]
 8004474:	009b      	lsls	r3, r3, #2
 8004476:	693a      	ldr	r2, [r7, #16]
 8004478:	4313      	orrs	r3, r2
 800447a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	693a      	ldr	r2, [r7, #16]
 8004480:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	68fa      	ldr	r2, [r7, #12]
 8004486:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	685a      	ldr	r2, [r3, #4]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	697a      	ldr	r2, [r7, #20]
 8004494:	621a      	str	r2, [r3, #32]
}
 8004496:	bf00      	nop
 8004498:	371c      	adds	r7, #28
 800449a:	46bd      	mov	sp, r7
 800449c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a0:	4770      	bx	lr
 80044a2:	bf00      	nop
 80044a4:	40010000 	.word	0x40010000
 80044a8:	40010400 	.word	0x40010400

080044ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b087      	sub	sp, #28
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
 80044b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6a1b      	ldr	r3, [r3, #32]
 80044ba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6a1b      	ldr	r3, [r3, #32]
 80044c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	69db      	ldr	r3, [r3, #28]
 80044d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	f023 0303 	bic.w	r3, r3, #3
 80044e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	68fa      	ldr	r2, [r7, #12]
 80044ea:	4313      	orrs	r3, r2
 80044ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80044f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	021b      	lsls	r3, r3, #8
 80044fc:	697a      	ldr	r2, [r7, #20]
 80044fe:	4313      	orrs	r3, r2
 8004500:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	4a21      	ldr	r2, [pc, #132]	; (800458c <TIM_OC3_SetConfig+0xe0>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d003      	beq.n	8004512 <TIM_OC3_SetConfig+0x66>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	4a20      	ldr	r2, [pc, #128]	; (8004590 <TIM_OC3_SetConfig+0xe4>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d10d      	bne.n	800452e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004518:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	68db      	ldr	r3, [r3, #12]
 800451e:	021b      	lsls	r3, r3, #8
 8004520:	697a      	ldr	r2, [r7, #20]
 8004522:	4313      	orrs	r3, r2
 8004524:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004526:	697b      	ldr	r3, [r7, #20]
 8004528:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800452c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	4a16      	ldr	r2, [pc, #88]	; (800458c <TIM_OC3_SetConfig+0xe0>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d003      	beq.n	800453e <TIM_OC3_SetConfig+0x92>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	4a15      	ldr	r2, [pc, #84]	; (8004590 <TIM_OC3_SetConfig+0xe4>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d113      	bne.n	8004566 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004544:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800454c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	695b      	ldr	r3, [r3, #20]
 8004552:	011b      	lsls	r3, r3, #4
 8004554:	693a      	ldr	r2, [r7, #16]
 8004556:	4313      	orrs	r3, r2
 8004558:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	699b      	ldr	r3, [r3, #24]
 800455e:	011b      	lsls	r3, r3, #4
 8004560:	693a      	ldr	r2, [r7, #16]
 8004562:	4313      	orrs	r3, r2
 8004564:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	693a      	ldr	r2, [r7, #16]
 800456a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	68fa      	ldr	r2, [r7, #12]
 8004570:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	685a      	ldr	r2, [r3, #4]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	697a      	ldr	r2, [r7, #20]
 800457e:	621a      	str	r2, [r3, #32]
}
 8004580:	bf00      	nop
 8004582:	371c      	adds	r7, #28
 8004584:	46bd      	mov	sp, r7
 8004586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458a:	4770      	bx	lr
 800458c:	40010000 	.word	0x40010000
 8004590:	40010400 	.word	0x40010400

08004594 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004594:	b480      	push	{r7}
 8004596:	b087      	sub	sp, #28
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
 800459c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6a1b      	ldr	r3, [r3, #32]
 80045a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6a1b      	ldr	r3, [r3, #32]
 80045ae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	69db      	ldr	r3, [r3, #28]
 80045ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80045c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	021b      	lsls	r3, r3, #8
 80045d2:	68fa      	ldr	r2, [r7, #12]
 80045d4:	4313      	orrs	r3, r2
 80045d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80045de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	031b      	lsls	r3, r3, #12
 80045e6:	693a      	ldr	r2, [r7, #16]
 80045e8:	4313      	orrs	r3, r2
 80045ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	4a12      	ldr	r2, [pc, #72]	; (8004638 <TIM_OC4_SetConfig+0xa4>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d003      	beq.n	80045fc <TIM_OC4_SetConfig+0x68>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	4a11      	ldr	r2, [pc, #68]	; (800463c <TIM_OC4_SetConfig+0xa8>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d109      	bne.n	8004610 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004602:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	695b      	ldr	r3, [r3, #20]
 8004608:	019b      	lsls	r3, r3, #6
 800460a:	697a      	ldr	r2, [r7, #20]
 800460c:	4313      	orrs	r3, r2
 800460e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	697a      	ldr	r2, [r7, #20]
 8004614:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	68fa      	ldr	r2, [r7, #12]
 800461a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	685a      	ldr	r2, [r3, #4]
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	693a      	ldr	r2, [r7, #16]
 8004628:	621a      	str	r2, [r3, #32]
}
 800462a:	bf00      	nop
 800462c:	371c      	adds	r7, #28
 800462e:	46bd      	mov	sp, r7
 8004630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004634:	4770      	bx	lr
 8004636:	bf00      	nop
 8004638:	40010000 	.word	0x40010000
 800463c:	40010400 	.word	0x40010400

08004640 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004640:	b480      	push	{r7}
 8004642:	b087      	sub	sp, #28
 8004644:	af00      	add	r7, sp, #0
 8004646:	60f8      	str	r0, [r7, #12]
 8004648:	60b9      	str	r1, [r7, #8]
 800464a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	f003 031f 	and.w	r3, r3, #31
 8004652:	2201      	movs	r2, #1
 8004654:	fa02 f303 	lsl.w	r3, r2, r3
 8004658:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	6a1a      	ldr	r2, [r3, #32]
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	43db      	mvns	r3, r3
 8004662:	401a      	ands	r2, r3
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	6a1a      	ldr	r2, [r3, #32]
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	f003 031f 	and.w	r3, r3, #31
 8004672:	6879      	ldr	r1, [r7, #4]
 8004674:	fa01 f303 	lsl.w	r3, r1, r3
 8004678:	431a      	orrs	r2, r3
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	621a      	str	r2, [r3, #32]
}
 800467e:	bf00      	nop
 8004680:	371c      	adds	r7, #28
 8004682:	46bd      	mov	sp, r7
 8004684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004688:	4770      	bx	lr
	...

0800468c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800468c:	b480      	push	{r7}
 800468e:	b085      	sub	sp, #20
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
 8004694:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800469c:	2b01      	cmp	r3, #1
 800469e:	d101      	bne.n	80046a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80046a0:	2302      	movs	r3, #2
 80046a2:	e05a      	b.n	800475a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2201      	movs	r2, #1
 80046a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2202      	movs	r2, #2
 80046b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	68fa      	ldr	r2, [r7, #12]
 80046d2:	4313      	orrs	r3, r2
 80046d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	68fa      	ldr	r2, [r7, #12]
 80046dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4a21      	ldr	r2, [pc, #132]	; (8004768 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d022      	beq.n	800472e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046f0:	d01d      	beq.n	800472e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a1d      	ldr	r2, [pc, #116]	; (800476c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d018      	beq.n	800472e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a1b      	ldr	r2, [pc, #108]	; (8004770 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d013      	beq.n	800472e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a1a      	ldr	r2, [pc, #104]	; (8004774 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d00e      	beq.n	800472e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a18      	ldr	r2, [pc, #96]	; (8004778 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d009      	beq.n	800472e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a17      	ldr	r2, [pc, #92]	; (800477c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d004      	beq.n	800472e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a15      	ldr	r2, [pc, #84]	; (8004780 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d10c      	bne.n	8004748 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004734:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	68ba      	ldr	r2, [r7, #8]
 800473c:	4313      	orrs	r3, r2
 800473e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	68ba      	ldr	r2, [r7, #8]
 8004746:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2201      	movs	r2, #1
 800474c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2200      	movs	r2, #0
 8004754:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004758:	2300      	movs	r3, #0
}
 800475a:	4618      	mov	r0, r3
 800475c:	3714      	adds	r7, #20
 800475e:	46bd      	mov	sp, r7
 8004760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004764:	4770      	bx	lr
 8004766:	bf00      	nop
 8004768:	40010000 	.word	0x40010000
 800476c:	40000400 	.word	0x40000400
 8004770:	40000800 	.word	0x40000800
 8004774:	40000c00 	.word	0x40000c00
 8004778:	40010400 	.word	0x40010400
 800477c:	40014000 	.word	0x40014000
 8004780:	40001800 	.word	0x40001800

08004784 <__libc_init_array>:
 8004784:	b570      	push	{r4, r5, r6, lr}
 8004786:	4e0d      	ldr	r6, [pc, #52]	; (80047bc <__libc_init_array+0x38>)
 8004788:	4c0d      	ldr	r4, [pc, #52]	; (80047c0 <__libc_init_array+0x3c>)
 800478a:	1ba4      	subs	r4, r4, r6
 800478c:	10a4      	asrs	r4, r4, #2
 800478e:	2500      	movs	r5, #0
 8004790:	42a5      	cmp	r5, r4
 8004792:	d109      	bne.n	80047a8 <__libc_init_array+0x24>
 8004794:	4e0b      	ldr	r6, [pc, #44]	; (80047c4 <__libc_init_array+0x40>)
 8004796:	4c0c      	ldr	r4, [pc, #48]	; (80047c8 <__libc_init_array+0x44>)
 8004798:	f002 f86c 	bl	8006874 <_init>
 800479c:	1ba4      	subs	r4, r4, r6
 800479e:	10a4      	asrs	r4, r4, #2
 80047a0:	2500      	movs	r5, #0
 80047a2:	42a5      	cmp	r5, r4
 80047a4:	d105      	bne.n	80047b2 <__libc_init_array+0x2e>
 80047a6:	bd70      	pop	{r4, r5, r6, pc}
 80047a8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80047ac:	4798      	blx	r3
 80047ae:	3501      	adds	r5, #1
 80047b0:	e7ee      	b.n	8004790 <__libc_init_array+0xc>
 80047b2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80047b6:	4798      	blx	r3
 80047b8:	3501      	adds	r5, #1
 80047ba:	e7f2      	b.n	80047a2 <__libc_init_array+0x1e>
 80047bc:	08006b58 	.word	0x08006b58
 80047c0:	08006b58 	.word	0x08006b58
 80047c4:	08006b58 	.word	0x08006b58
 80047c8:	08006b5c 	.word	0x08006b5c

080047cc <memset>:
 80047cc:	4402      	add	r2, r0
 80047ce:	4603      	mov	r3, r0
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d100      	bne.n	80047d6 <memset+0xa>
 80047d4:	4770      	bx	lr
 80047d6:	f803 1b01 	strb.w	r1, [r3], #1
 80047da:	e7f9      	b.n	80047d0 <memset+0x4>

080047dc <__cvt>:
 80047dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80047e0:	ec55 4b10 	vmov	r4, r5, d0
 80047e4:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80047e6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80047ea:	2d00      	cmp	r5, #0
 80047ec:	460e      	mov	r6, r1
 80047ee:	4691      	mov	r9, r2
 80047f0:	4619      	mov	r1, r3
 80047f2:	bfb8      	it	lt
 80047f4:	4622      	movlt	r2, r4
 80047f6:	462b      	mov	r3, r5
 80047f8:	f027 0720 	bic.w	r7, r7, #32
 80047fc:	bfbb      	ittet	lt
 80047fe:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004802:	461d      	movlt	r5, r3
 8004804:	2300      	movge	r3, #0
 8004806:	232d      	movlt	r3, #45	; 0x2d
 8004808:	bfb8      	it	lt
 800480a:	4614      	movlt	r4, r2
 800480c:	2f46      	cmp	r7, #70	; 0x46
 800480e:	700b      	strb	r3, [r1, #0]
 8004810:	d004      	beq.n	800481c <__cvt+0x40>
 8004812:	2f45      	cmp	r7, #69	; 0x45
 8004814:	d100      	bne.n	8004818 <__cvt+0x3c>
 8004816:	3601      	adds	r6, #1
 8004818:	2102      	movs	r1, #2
 800481a:	e000      	b.n	800481e <__cvt+0x42>
 800481c:	2103      	movs	r1, #3
 800481e:	ab03      	add	r3, sp, #12
 8004820:	9301      	str	r3, [sp, #4]
 8004822:	ab02      	add	r3, sp, #8
 8004824:	9300      	str	r3, [sp, #0]
 8004826:	4632      	mov	r2, r6
 8004828:	4653      	mov	r3, sl
 800482a:	ec45 4b10 	vmov	d0, r4, r5
 800482e:	f000 fcdf 	bl	80051f0 <_dtoa_r>
 8004832:	2f47      	cmp	r7, #71	; 0x47
 8004834:	4680      	mov	r8, r0
 8004836:	d102      	bne.n	800483e <__cvt+0x62>
 8004838:	f019 0f01 	tst.w	r9, #1
 800483c:	d026      	beq.n	800488c <__cvt+0xb0>
 800483e:	2f46      	cmp	r7, #70	; 0x46
 8004840:	eb08 0906 	add.w	r9, r8, r6
 8004844:	d111      	bne.n	800486a <__cvt+0x8e>
 8004846:	f898 3000 	ldrb.w	r3, [r8]
 800484a:	2b30      	cmp	r3, #48	; 0x30
 800484c:	d10a      	bne.n	8004864 <__cvt+0x88>
 800484e:	2200      	movs	r2, #0
 8004850:	2300      	movs	r3, #0
 8004852:	4620      	mov	r0, r4
 8004854:	4629      	mov	r1, r5
 8004856:	f7fc f937 	bl	8000ac8 <__aeabi_dcmpeq>
 800485a:	b918      	cbnz	r0, 8004864 <__cvt+0x88>
 800485c:	f1c6 0601 	rsb	r6, r6, #1
 8004860:	f8ca 6000 	str.w	r6, [sl]
 8004864:	f8da 3000 	ldr.w	r3, [sl]
 8004868:	4499      	add	r9, r3
 800486a:	2200      	movs	r2, #0
 800486c:	2300      	movs	r3, #0
 800486e:	4620      	mov	r0, r4
 8004870:	4629      	mov	r1, r5
 8004872:	f7fc f929 	bl	8000ac8 <__aeabi_dcmpeq>
 8004876:	b938      	cbnz	r0, 8004888 <__cvt+0xac>
 8004878:	2230      	movs	r2, #48	; 0x30
 800487a:	9b03      	ldr	r3, [sp, #12]
 800487c:	454b      	cmp	r3, r9
 800487e:	d205      	bcs.n	800488c <__cvt+0xb0>
 8004880:	1c59      	adds	r1, r3, #1
 8004882:	9103      	str	r1, [sp, #12]
 8004884:	701a      	strb	r2, [r3, #0]
 8004886:	e7f8      	b.n	800487a <__cvt+0x9e>
 8004888:	f8cd 900c 	str.w	r9, [sp, #12]
 800488c:	9b03      	ldr	r3, [sp, #12]
 800488e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004890:	eba3 0308 	sub.w	r3, r3, r8
 8004894:	4640      	mov	r0, r8
 8004896:	6013      	str	r3, [r2, #0]
 8004898:	b004      	add	sp, #16
 800489a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800489e <__exponent>:
 800489e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80048a0:	2900      	cmp	r1, #0
 80048a2:	4604      	mov	r4, r0
 80048a4:	bfba      	itte	lt
 80048a6:	4249      	neglt	r1, r1
 80048a8:	232d      	movlt	r3, #45	; 0x2d
 80048aa:	232b      	movge	r3, #43	; 0x2b
 80048ac:	2909      	cmp	r1, #9
 80048ae:	f804 2b02 	strb.w	r2, [r4], #2
 80048b2:	7043      	strb	r3, [r0, #1]
 80048b4:	dd20      	ble.n	80048f8 <__exponent+0x5a>
 80048b6:	f10d 0307 	add.w	r3, sp, #7
 80048ba:	461f      	mov	r7, r3
 80048bc:	260a      	movs	r6, #10
 80048be:	fb91 f5f6 	sdiv	r5, r1, r6
 80048c2:	fb06 1115 	mls	r1, r6, r5, r1
 80048c6:	3130      	adds	r1, #48	; 0x30
 80048c8:	2d09      	cmp	r5, #9
 80048ca:	f803 1c01 	strb.w	r1, [r3, #-1]
 80048ce:	f103 32ff 	add.w	r2, r3, #4294967295
 80048d2:	4629      	mov	r1, r5
 80048d4:	dc09      	bgt.n	80048ea <__exponent+0x4c>
 80048d6:	3130      	adds	r1, #48	; 0x30
 80048d8:	3b02      	subs	r3, #2
 80048da:	f802 1c01 	strb.w	r1, [r2, #-1]
 80048de:	42bb      	cmp	r3, r7
 80048e0:	4622      	mov	r2, r4
 80048e2:	d304      	bcc.n	80048ee <__exponent+0x50>
 80048e4:	1a10      	subs	r0, r2, r0
 80048e6:	b003      	add	sp, #12
 80048e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048ea:	4613      	mov	r3, r2
 80048ec:	e7e7      	b.n	80048be <__exponent+0x20>
 80048ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80048f2:	f804 2b01 	strb.w	r2, [r4], #1
 80048f6:	e7f2      	b.n	80048de <__exponent+0x40>
 80048f8:	2330      	movs	r3, #48	; 0x30
 80048fa:	4419      	add	r1, r3
 80048fc:	7083      	strb	r3, [r0, #2]
 80048fe:	1d02      	adds	r2, r0, #4
 8004900:	70c1      	strb	r1, [r0, #3]
 8004902:	e7ef      	b.n	80048e4 <__exponent+0x46>

08004904 <_printf_float>:
 8004904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004908:	b08d      	sub	sp, #52	; 0x34
 800490a:	460c      	mov	r4, r1
 800490c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8004910:	4616      	mov	r6, r2
 8004912:	461f      	mov	r7, r3
 8004914:	4605      	mov	r5, r0
 8004916:	f001 fa23 	bl	8005d60 <_localeconv_r>
 800491a:	6803      	ldr	r3, [r0, #0]
 800491c:	9304      	str	r3, [sp, #16]
 800491e:	4618      	mov	r0, r3
 8004920:	f7fb fc56 	bl	80001d0 <strlen>
 8004924:	2300      	movs	r3, #0
 8004926:	930a      	str	r3, [sp, #40]	; 0x28
 8004928:	f8d8 3000 	ldr.w	r3, [r8]
 800492c:	9005      	str	r0, [sp, #20]
 800492e:	3307      	adds	r3, #7
 8004930:	f023 0307 	bic.w	r3, r3, #7
 8004934:	f103 0208 	add.w	r2, r3, #8
 8004938:	f894 a018 	ldrb.w	sl, [r4, #24]
 800493c:	f8d4 b000 	ldr.w	fp, [r4]
 8004940:	f8c8 2000 	str.w	r2, [r8]
 8004944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004948:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800494c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004950:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004954:	9307      	str	r3, [sp, #28]
 8004956:	f8cd 8018 	str.w	r8, [sp, #24]
 800495a:	f04f 32ff 	mov.w	r2, #4294967295
 800495e:	4ba7      	ldr	r3, [pc, #668]	; (8004bfc <_printf_float+0x2f8>)
 8004960:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004964:	f7fc f8e2 	bl	8000b2c <__aeabi_dcmpun>
 8004968:	bb70      	cbnz	r0, 80049c8 <_printf_float+0xc4>
 800496a:	f04f 32ff 	mov.w	r2, #4294967295
 800496e:	4ba3      	ldr	r3, [pc, #652]	; (8004bfc <_printf_float+0x2f8>)
 8004970:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004974:	f7fc f8bc 	bl	8000af0 <__aeabi_dcmple>
 8004978:	bb30      	cbnz	r0, 80049c8 <_printf_float+0xc4>
 800497a:	2200      	movs	r2, #0
 800497c:	2300      	movs	r3, #0
 800497e:	4640      	mov	r0, r8
 8004980:	4649      	mov	r1, r9
 8004982:	f7fc f8ab 	bl	8000adc <__aeabi_dcmplt>
 8004986:	b110      	cbz	r0, 800498e <_printf_float+0x8a>
 8004988:	232d      	movs	r3, #45	; 0x2d
 800498a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800498e:	4a9c      	ldr	r2, [pc, #624]	; (8004c00 <_printf_float+0x2fc>)
 8004990:	4b9c      	ldr	r3, [pc, #624]	; (8004c04 <_printf_float+0x300>)
 8004992:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004996:	bf8c      	ite	hi
 8004998:	4690      	movhi	r8, r2
 800499a:	4698      	movls	r8, r3
 800499c:	2303      	movs	r3, #3
 800499e:	f02b 0204 	bic.w	r2, fp, #4
 80049a2:	6123      	str	r3, [r4, #16]
 80049a4:	6022      	str	r2, [r4, #0]
 80049a6:	f04f 0900 	mov.w	r9, #0
 80049aa:	9700      	str	r7, [sp, #0]
 80049ac:	4633      	mov	r3, r6
 80049ae:	aa0b      	add	r2, sp, #44	; 0x2c
 80049b0:	4621      	mov	r1, r4
 80049b2:	4628      	mov	r0, r5
 80049b4:	f000 f9e6 	bl	8004d84 <_printf_common>
 80049b8:	3001      	adds	r0, #1
 80049ba:	f040 808d 	bne.w	8004ad8 <_printf_float+0x1d4>
 80049be:	f04f 30ff 	mov.w	r0, #4294967295
 80049c2:	b00d      	add	sp, #52	; 0x34
 80049c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049c8:	4642      	mov	r2, r8
 80049ca:	464b      	mov	r3, r9
 80049cc:	4640      	mov	r0, r8
 80049ce:	4649      	mov	r1, r9
 80049d0:	f7fc f8ac 	bl	8000b2c <__aeabi_dcmpun>
 80049d4:	b110      	cbz	r0, 80049dc <_printf_float+0xd8>
 80049d6:	4a8c      	ldr	r2, [pc, #560]	; (8004c08 <_printf_float+0x304>)
 80049d8:	4b8c      	ldr	r3, [pc, #560]	; (8004c0c <_printf_float+0x308>)
 80049da:	e7da      	b.n	8004992 <_printf_float+0x8e>
 80049dc:	6861      	ldr	r1, [r4, #4]
 80049de:	1c4b      	adds	r3, r1, #1
 80049e0:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80049e4:	a80a      	add	r0, sp, #40	; 0x28
 80049e6:	d13e      	bne.n	8004a66 <_printf_float+0x162>
 80049e8:	2306      	movs	r3, #6
 80049ea:	6063      	str	r3, [r4, #4]
 80049ec:	2300      	movs	r3, #0
 80049ee:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80049f2:	ab09      	add	r3, sp, #36	; 0x24
 80049f4:	9300      	str	r3, [sp, #0]
 80049f6:	ec49 8b10 	vmov	d0, r8, r9
 80049fa:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80049fe:	6022      	str	r2, [r4, #0]
 8004a00:	f8cd a004 	str.w	sl, [sp, #4]
 8004a04:	6861      	ldr	r1, [r4, #4]
 8004a06:	4628      	mov	r0, r5
 8004a08:	f7ff fee8 	bl	80047dc <__cvt>
 8004a0c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8004a10:	2b47      	cmp	r3, #71	; 0x47
 8004a12:	4680      	mov	r8, r0
 8004a14:	d109      	bne.n	8004a2a <_printf_float+0x126>
 8004a16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a18:	1cd8      	adds	r0, r3, #3
 8004a1a:	db02      	blt.n	8004a22 <_printf_float+0x11e>
 8004a1c:	6862      	ldr	r2, [r4, #4]
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	dd47      	ble.n	8004ab2 <_printf_float+0x1ae>
 8004a22:	f1aa 0a02 	sub.w	sl, sl, #2
 8004a26:	fa5f fa8a 	uxtb.w	sl, sl
 8004a2a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004a2e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004a30:	d824      	bhi.n	8004a7c <_printf_float+0x178>
 8004a32:	3901      	subs	r1, #1
 8004a34:	4652      	mov	r2, sl
 8004a36:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004a3a:	9109      	str	r1, [sp, #36]	; 0x24
 8004a3c:	f7ff ff2f 	bl	800489e <__exponent>
 8004a40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004a42:	1813      	adds	r3, r2, r0
 8004a44:	2a01      	cmp	r2, #1
 8004a46:	4681      	mov	r9, r0
 8004a48:	6123      	str	r3, [r4, #16]
 8004a4a:	dc02      	bgt.n	8004a52 <_printf_float+0x14e>
 8004a4c:	6822      	ldr	r2, [r4, #0]
 8004a4e:	07d1      	lsls	r1, r2, #31
 8004a50:	d501      	bpl.n	8004a56 <_printf_float+0x152>
 8004a52:	3301      	adds	r3, #1
 8004a54:	6123      	str	r3, [r4, #16]
 8004a56:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d0a5      	beq.n	80049aa <_printf_float+0xa6>
 8004a5e:	232d      	movs	r3, #45	; 0x2d
 8004a60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a64:	e7a1      	b.n	80049aa <_printf_float+0xa6>
 8004a66:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8004a6a:	f000 8177 	beq.w	8004d5c <_printf_float+0x458>
 8004a6e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004a72:	d1bb      	bne.n	80049ec <_printf_float+0xe8>
 8004a74:	2900      	cmp	r1, #0
 8004a76:	d1b9      	bne.n	80049ec <_printf_float+0xe8>
 8004a78:	2301      	movs	r3, #1
 8004a7a:	e7b6      	b.n	80049ea <_printf_float+0xe6>
 8004a7c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8004a80:	d119      	bne.n	8004ab6 <_printf_float+0x1b2>
 8004a82:	2900      	cmp	r1, #0
 8004a84:	6863      	ldr	r3, [r4, #4]
 8004a86:	dd0c      	ble.n	8004aa2 <_printf_float+0x19e>
 8004a88:	6121      	str	r1, [r4, #16]
 8004a8a:	b913      	cbnz	r3, 8004a92 <_printf_float+0x18e>
 8004a8c:	6822      	ldr	r2, [r4, #0]
 8004a8e:	07d2      	lsls	r2, r2, #31
 8004a90:	d502      	bpl.n	8004a98 <_printf_float+0x194>
 8004a92:	3301      	adds	r3, #1
 8004a94:	440b      	add	r3, r1
 8004a96:	6123      	str	r3, [r4, #16]
 8004a98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a9a:	65a3      	str	r3, [r4, #88]	; 0x58
 8004a9c:	f04f 0900 	mov.w	r9, #0
 8004aa0:	e7d9      	b.n	8004a56 <_printf_float+0x152>
 8004aa2:	b913      	cbnz	r3, 8004aaa <_printf_float+0x1a6>
 8004aa4:	6822      	ldr	r2, [r4, #0]
 8004aa6:	07d0      	lsls	r0, r2, #31
 8004aa8:	d501      	bpl.n	8004aae <_printf_float+0x1aa>
 8004aaa:	3302      	adds	r3, #2
 8004aac:	e7f3      	b.n	8004a96 <_printf_float+0x192>
 8004aae:	2301      	movs	r3, #1
 8004ab0:	e7f1      	b.n	8004a96 <_printf_float+0x192>
 8004ab2:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8004ab6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004aba:	4293      	cmp	r3, r2
 8004abc:	db05      	blt.n	8004aca <_printf_float+0x1c6>
 8004abe:	6822      	ldr	r2, [r4, #0]
 8004ac0:	6123      	str	r3, [r4, #16]
 8004ac2:	07d1      	lsls	r1, r2, #31
 8004ac4:	d5e8      	bpl.n	8004a98 <_printf_float+0x194>
 8004ac6:	3301      	adds	r3, #1
 8004ac8:	e7e5      	b.n	8004a96 <_printf_float+0x192>
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	bfd4      	ite	le
 8004ace:	f1c3 0302 	rsble	r3, r3, #2
 8004ad2:	2301      	movgt	r3, #1
 8004ad4:	4413      	add	r3, r2
 8004ad6:	e7de      	b.n	8004a96 <_printf_float+0x192>
 8004ad8:	6823      	ldr	r3, [r4, #0]
 8004ada:	055a      	lsls	r2, r3, #21
 8004adc:	d407      	bmi.n	8004aee <_printf_float+0x1ea>
 8004ade:	6923      	ldr	r3, [r4, #16]
 8004ae0:	4642      	mov	r2, r8
 8004ae2:	4631      	mov	r1, r6
 8004ae4:	4628      	mov	r0, r5
 8004ae6:	47b8      	blx	r7
 8004ae8:	3001      	adds	r0, #1
 8004aea:	d12b      	bne.n	8004b44 <_printf_float+0x240>
 8004aec:	e767      	b.n	80049be <_printf_float+0xba>
 8004aee:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004af2:	f240 80dc 	bls.w	8004cae <_printf_float+0x3aa>
 8004af6:	2200      	movs	r2, #0
 8004af8:	2300      	movs	r3, #0
 8004afa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004afe:	f7fb ffe3 	bl	8000ac8 <__aeabi_dcmpeq>
 8004b02:	2800      	cmp	r0, #0
 8004b04:	d033      	beq.n	8004b6e <_printf_float+0x26a>
 8004b06:	2301      	movs	r3, #1
 8004b08:	4a41      	ldr	r2, [pc, #260]	; (8004c10 <_printf_float+0x30c>)
 8004b0a:	4631      	mov	r1, r6
 8004b0c:	4628      	mov	r0, r5
 8004b0e:	47b8      	blx	r7
 8004b10:	3001      	adds	r0, #1
 8004b12:	f43f af54 	beq.w	80049be <_printf_float+0xba>
 8004b16:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004b1a:	429a      	cmp	r2, r3
 8004b1c:	db02      	blt.n	8004b24 <_printf_float+0x220>
 8004b1e:	6823      	ldr	r3, [r4, #0]
 8004b20:	07d8      	lsls	r0, r3, #31
 8004b22:	d50f      	bpl.n	8004b44 <_printf_float+0x240>
 8004b24:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b28:	4631      	mov	r1, r6
 8004b2a:	4628      	mov	r0, r5
 8004b2c:	47b8      	blx	r7
 8004b2e:	3001      	adds	r0, #1
 8004b30:	f43f af45 	beq.w	80049be <_printf_float+0xba>
 8004b34:	f04f 0800 	mov.w	r8, #0
 8004b38:	f104 091a 	add.w	r9, r4, #26
 8004b3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b3e:	3b01      	subs	r3, #1
 8004b40:	4543      	cmp	r3, r8
 8004b42:	dc09      	bgt.n	8004b58 <_printf_float+0x254>
 8004b44:	6823      	ldr	r3, [r4, #0]
 8004b46:	079b      	lsls	r3, r3, #30
 8004b48:	f100 8103 	bmi.w	8004d52 <_printf_float+0x44e>
 8004b4c:	68e0      	ldr	r0, [r4, #12]
 8004b4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b50:	4298      	cmp	r0, r3
 8004b52:	bfb8      	it	lt
 8004b54:	4618      	movlt	r0, r3
 8004b56:	e734      	b.n	80049c2 <_printf_float+0xbe>
 8004b58:	2301      	movs	r3, #1
 8004b5a:	464a      	mov	r2, r9
 8004b5c:	4631      	mov	r1, r6
 8004b5e:	4628      	mov	r0, r5
 8004b60:	47b8      	blx	r7
 8004b62:	3001      	adds	r0, #1
 8004b64:	f43f af2b 	beq.w	80049be <_printf_float+0xba>
 8004b68:	f108 0801 	add.w	r8, r8, #1
 8004b6c:	e7e6      	b.n	8004b3c <_printf_float+0x238>
 8004b6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	dc2b      	bgt.n	8004bcc <_printf_float+0x2c8>
 8004b74:	2301      	movs	r3, #1
 8004b76:	4a26      	ldr	r2, [pc, #152]	; (8004c10 <_printf_float+0x30c>)
 8004b78:	4631      	mov	r1, r6
 8004b7a:	4628      	mov	r0, r5
 8004b7c:	47b8      	blx	r7
 8004b7e:	3001      	adds	r0, #1
 8004b80:	f43f af1d 	beq.w	80049be <_printf_float+0xba>
 8004b84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b86:	b923      	cbnz	r3, 8004b92 <_printf_float+0x28e>
 8004b88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b8a:	b913      	cbnz	r3, 8004b92 <_printf_float+0x28e>
 8004b8c:	6823      	ldr	r3, [r4, #0]
 8004b8e:	07d9      	lsls	r1, r3, #31
 8004b90:	d5d8      	bpl.n	8004b44 <_printf_float+0x240>
 8004b92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b96:	4631      	mov	r1, r6
 8004b98:	4628      	mov	r0, r5
 8004b9a:	47b8      	blx	r7
 8004b9c:	3001      	adds	r0, #1
 8004b9e:	f43f af0e 	beq.w	80049be <_printf_float+0xba>
 8004ba2:	f04f 0900 	mov.w	r9, #0
 8004ba6:	f104 0a1a 	add.w	sl, r4, #26
 8004baa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004bac:	425b      	negs	r3, r3
 8004bae:	454b      	cmp	r3, r9
 8004bb0:	dc01      	bgt.n	8004bb6 <_printf_float+0x2b2>
 8004bb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004bb4:	e794      	b.n	8004ae0 <_printf_float+0x1dc>
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	4652      	mov	r2, sl
 8004bba:	4631      	mov	r1, r6
 8004bbc:	4628      	mov	r0, r5
 8004bbe:	47b8      	blx	r7
 8004bc0:	3001      	adds	r0, #1
 8004bc2:	f43f aefc 	beq.w	80049be <_printf_float+0xba>
 8004bc6:	f109 0901 	add.w	r9, r9, #1
 8004bca:	e7ee      	b.n	8004baa <_printf_float+0x2a6>
 8004bcc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004bce:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004bd0:	429a      	cmp	r2, r3
 8004bd2:	bfa8      	it	ge
 8004bd4:	461a      	movge	r2, r3
 8004bd6:	2a00      	cmp	r2, #0
 8004bd8:	4691      	mov	r9, r2
 8004bda:	dd07      	ble.n	8004bec <_printf_float+0x2e8>
 8004bdc:	4613      	mov	r3, r2
 8004bde:	4631      	mov	r1, r6
 8004be0:	4642      	mov	r2, r8
 8004be2:	4628      	mov	r0, r5
 8004be4:	47b8      	blx	r7
 8004be6:	3001      	adds	r0, #1
 8004be8:	f43f aee9 	beq.w	80049be <_printf_float+0xba>
 8004bec:	f104 031a 	add.w	r3, r4, #26
 8004bf0:	f04f 0b00 	mov.w	fp, #0
 8004bf4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004bf8:	9306      	str	r3, [sp, #24]
 8004bfa:	e015      	b.n	8004c28 <_printf_float+0x324>
 8004bfc:	7fefffff 	.word	0x7fefffff
 8004c00:	080068f4 	.word	0x080068f4
 8004c04:	080068f0 	.word	0x080068f0
 8004c08:	080068fc 	.word	0x080068fc
 8004c0c:	080068f8 	.word	0x080068f8
 8004c10:	08006900 	.word	0x08006900
 8004c14:	2301      	movs	r3, #1
 8004c16:	9a06      	ldr	r2, [sp, #24]
 8004c18:	4631      	mov	r1, r6
 8004c1a:	4628      	mov	r0, r5
 8004c1c:	47b8      	blx	r7
 8004c1e:	3001      	adds	r0, #1
 8004c20:	f43f aecd 	beq.w	80049be <_printf_float+0xba>
 8004c24:	f10b 0b01 	add.w	fp, fp, #1
 8004c28:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004c2c:	ebaa 0309 	sub.w	r3, sl, r9
 8004c30:	455b      	cmp	r3, fp
 8004c32:	dcef      	bgt.n	8004c14 <_printf_float+0x310>
 8004c34:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004c38:	429a      	cmp	r2, r3
 8004c3a:	44d0      	add	r8, sl
 8004c3c:	db15      	blt.n	8004c6a <_printf_float+0x366>
 8004c3e:	6823      	ldr	r3, [r4, #0]
 8004c40:	07da      	lsls	r2, r3, #31
 8004c42:	d412      	bmi.n	8004c6a <_printf_float+0x366>
 8004c44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c46:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004c48:	eba3 020a 	sub.w	r2, r3, sl
 8004c4c:	eba3 0a01 	sub.w	sl, r3, r1
 8004c50:	4592      	cmp	sl, r2
 8004c52:	bfa8      	it	ge
 8004c54:	4692      	movge	sl, r2
 8004c56:	f1ba 0f00 	cmp.w	sl, #0
 8004c5a:	dc0e      	bgt.n	8004c7a <_printf_float+0x376>
 8004c5c:	f04f 0800 	mov.w	r8, #0
 8004c60:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004c64:	f104 091a 	add.w	r9, r4, #26
 8004c68:	e019      	b.n	8004c9e <_printf_float+0x39a>
 8004c6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c6e:	4631      	mov	r1, r6
 8004c70:	4628      	mov	r0, r5
 8004c72:	47b8      	blx	r7
 8004c74:	3001      	adds	r0, #1
 8004c76:	d1e5      	bne.n	8004c44 <_printf_float+0x340>
 8004c78:	e6a1      	b.n	80049be <_printf_float+0xba>
 8004c7a:	4653      	mov	r3, sl
 8004c7c:	4642      	mov	r2, r8
 8004c7e:	4631      	mov	r1, r6
 8004c80:	4628      	mov	r0, r5
 8004c82:	47b8      	blx	r7
 8004c84:	3001      	adds	r0, #1
 8004c86:	d1e9      	bne.n	8004c5c <_printf_float+0x358>
 8004c88:	e699      	b.n	80049be <_printf_float+0xba>
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	464a      	mov	r2, r9
 8004c8e:	4631      	mov	r1, r6
 8004c90:	4628      	mov	r0, r5
 8004c92:	47b8      	blx	r7
 8004c94:	3001      	adds	r0, #1
 8004c96:	f43f ae92 	beq.w	80049be <_printf_float+0xba>
 8004c9a:	f108 0801 	add.w	r8, r8, #1
 8004c9e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004ca2:	1a9b      	subs	r3, r3, r2
 8004ca4:	eba3 030a 	sub.w	r3, r3, sl
 8004ca8:	4543      	cmp	r3, r8
 8004caa:	dcee      	bgt.n	8004c8a <_printf_float+0x386>
 8004cac:	e74a      	b.n	8004b44 <_printf_float+0x240>
 8004cae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004cb0:	2a01      	cmp	r2, #1
 8004cb2:	dc01      	bgt.n	8004cb8 <_printf_float+0x3b4>
 8004cb4:	07db      	lsls	r3, r3, #31
 8004cb6:	d53a      	bpl.n	8004d2e <_printf_float+0x42a>
 8004cb8:	2301      	movs	r3, #1
 8004cba:	4642      	mov	r2, r8
 8004cbc:	4631      	mov	r1, r6
 8004cbe:	4628      	mov	r0, r5
 8004cc0:	47b8      	blx	r7
 8004cc2:	3001      	adds	r0, #1
 8004cc4:	f43f ae7b 	beq.w	80049be <_printf_float+0xba>
 8004cc8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004ccc:	4631      	mov	r1, r6
 8004cce:	4628      	mov	r0, r5
 8004cd0:	47b8      	blx	r7
 8004cd2:	3001      	adds	r0, #1
 8004cd4:	f108 0801 	add.w	r8, r8, #1
 8004cd8:	f43f ae71 	beq.w	80049be <_printf_float+0xba>
 8004cdc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004cde:	2200      	movs	r2, #0
 8004ce0:	f103 3aff 	add.w	sl, r3, #4294967295
 8004ce4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004ce8:	2300      	movs	r3, #0
 8004cea:	f7fb feed 	bl	8000ac8 <__aeabi_dcmpeq>
 8004cee:	b9c8      	cbnz	r0, 8004d24 <_printf_float+0x420>
 8004cf0:	4653      	mov	r3, sl
 8004cf2:	4642      	mov	r2, r8
 8004cf4:	4631      	mov	r1, r6
 8004cf6:	4628      	mov	r0, r5
 8004cf8:	47b8      	blx	r7
 8004cfa:	3001      	adds	r0, #1
 8004cfc:	d10e      	bne.n	8004d1c <_printf_float+0x418>
 8004cfe:	e65e      	b.n	80049be <_printf_float+0xba>
 8004d00:	2301      	movs	r3, #1
 8004d02:	4652      	mov	r2, sl
 8004d04:	4631      	mov	r1, r6
 8004d06:	4628      	mov	r0, r5
 8004d08:	47b8      	blx	r7
 8004d0a:	3001      	adds	r0, #1
 8004d0c:	f43f ae57 	beq.w	80049be <_printf_float+0xba>
 8004d10:	f108 0801 	add.w	r8, r8, #1
 8004d14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d16:	3b01      	subs	r3, #1
 8004d18:	4543      	cmp	r3, r8
 8004d1a:	dcf1      	bgt.n	8004d00 <_printf_float+0x3fc>
 8004d1c:	464b      	mov	r3, r9
 8004d1e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004d22:	e6de      	b.n	8004ae2 <_printf_float+0x1de>
 8004d24:	f04f 0800 	mov.w	r8, #0
 8004d28:	f104 0a1a 	add.w	sl, r4, #26
 8004d2c:	e7f2      	b.n	8004d14 <_printf_float+0x410>
 8004d2e:	2301      	movs	r3, #1
 8004d30:	e7df      	b.n	8004cf2 <_printf_float+0x3ee>
 8004d32:	2301      	movs	r3, #1
 8004d34:	464a      	mov	r2, r9
 8004d36:	4631      	mov	r1, r6
 8004d38:	4628      	mov	r0, r5
 8004d3a:	47b8      	blx	r7
 8004d3c:	3001      	adds	r0, #1
 8004d3e:	f43f ae3e 	beq.w	80049be <_printf_float+0xba>
 8004d42:	f108 0801 	add.w	r8, r8, #1
 8004d46:	68e3      	ldr	r3, [r4, #12]
 8004d48:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004d4a:	1a9b      	subs	r3, r3, r2
 8004d4c:	4543      	cmp	r3, r8
 8004d4e:	dcf0      	bgt.n	8004d32 <_printf_float+0x42e>
 8004d50:	e6fc      	b.n	8004b4c <_printf_float+0x248>
 8004d52:	f04f 0800 	mov.w	r8, #0
 8004d56:	f104 0919 	add.w	r9, r4, #25
 8004d5a:	e7f4      	b.n	8004d46 <_printf_float+0x442>
 8004d5c:	2900      	cmp	r1, #0
 8004d5e:	f43f ae8b 	beq.w	8004a78 <_printf_float+0x174>
 8004d62:	2300      	movs	r3, #0
 8004d64:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8004d68:	ab09      	add	r3, sp, #36	; 0x24
 8004d6a:	9300      	str	r3, [sp, #0]
 8004d6c:	ec49 8b10 	vmov	d0, r8, r9
 8004d70:	6022      	str	r2, [r4, #0]
 8004d72:	f8cd a004 	str.w	sl, [sp, #4]
 8004d76:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004d7a:	4628      	mov	r0, r5
 8004d7c:	f7ff fd2e 	bl	80047dc <__cvt>
 8004d80:	4680      	mov	r8, r0
 8004d82:	e648      	b.n	8004a16 <_printf_float+0x112>

08004d84 <_printf_common>:
 8004d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d88:	4691      	mov	r9, r2
 8004d8a:	461f      	mov	r7, r3
 8004d8c:	688a      	ldr	r2, [r1, #8]
 8004d8e:	690b      	ldr	r3, [r1, #16]
 8004d90:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004d94:	4293      	cmp	r3, r2
 8004d96:	bfb8      	it	lt
 8004d98:	4613      	movlt	r3, r2
 8004d9a:	f8c9 3000 	str.w	r3, [r9]
 8004d9e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004da2:	4606      	mov	r6, r0
 8004da4:	460c      	mov	r4, r1
 8004da6:	b112      	cbz	r2, 8004dae <_printf_common+0x2a>
 8004da8:	3301      	adds	r3, #1
 8004daa:	f8c9 3000 	str.w	r3, [r9]
 8004dae:	6823      	ldr	r3, [r4, #0]
 8004db0:	0699      	lsls	r1, r3, #26
 8004db2:	bf42      	ittt	mi
 8004db4:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004db8:	3302      	addmi	r3, #2
 8004dba:	f8c9 3000 	strmi.w	r3, [r9]
 8004dbe:	6825      	ldr	r5, [r4, #0]
 8004dc0:	f015 0506 	ands.w	r5, r5, #6
 8004dc4:	d107      	bne.n	8004dd6 <_printf_common+0x52>
 8004dc6:	f104 0a19 	add.w	sl, r4, #25
 8004dca:	68e3      	ldr	r3, [r4, #12]
 8004dcc:	f8d9 2000 	ldr.w	r2, [r9]
 8004dd0:	1a9b      	subs	r3, r3, r2
 8004dd2:	42ab      	cmp	r3, r5
 8004dd4:	dc28      	bgt.n	8004e28 <_printf_common+0xa4>
 8004dd6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004dda:	6822      	ldr	r2, [r4, #0]
 8004ddc:	3300      	adds	r3, #0
 8004dde:	bf18      	it	ne
 8004de0:	2301      	movne	r3, #1
 8004de2:	0692      	lsls	r2, r2, #26
 8004de4:	d42d      	bmi.n	8004e42 <_printf_common+0xbe>
 8004de6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004dea:	4639      	mov	r1, r7
 8004dec:	4630      	mov	r0, r6
 8004dee:	47c0      	blx	r8
 8004df0:	3001      	adds	r0, #1
 8004df2:	d020      	beq.n	8004e36 <_printf_common+0xb2>
 8004df4:	6823      	ldr	r3, [r4, #0]
 8004df6:	68e5      	ldr	r5, [r4, #12]
 8004df8:	f8d9 2000 	ldr.w	r2, [r9]
 8004dfc:	f003 0306 	and.w	r3, r3, #6
 8004e00:	2b04      	cmp	r3, #4
 8004e02:	bf08      	it	eq
 8004e04:	1aad      	subeq	r5, r5, r2
 8004e06:	68a3      	ldr	r3, [r4, #8]
 8004e08:	6922      	ldr	r2, [r4, #16]
 8004e0a:	bf0c      	ite	eq
 8004e0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e10:	2500      	movne	r5, #0
 8004e12:	4293      	cmp	r3, r2
 8004e14:	bfc4      	itt	gt
 8004e16:	1a9b      	subgt	r3, r3, r2
 8004e18:	18ed      	addgt	r5, r5, r3
 8004e1a:	f04f 0900 	mov.w	r9, #0
 8004e1e:	341a      	adds	r4, #26
 8004e20:	454d      	cmp	r5, r9
 8004e22:	d11a      	bne.n	8004e5a <_printf_common+0xd6>
 8004e24:	2000      	movs	r0, #0
 8004e26:	e008      	b.n	8004e3a <_printf_common+0xb6>
 8004e28:	2301      	movs	r3, #1
 8004e2a:	4652      	mov	r2, sl
 8004e2c:	4639      	mov	r1, r7
 8004e2e:	4630      	mov	r0, r6
 8004e30:	47c0      	blx	r8
 8004e32:	3001      	adds	r0, #1
 8004e34:	d103      	bne.n	8004e3e <_printf_common+0xba>
 8004e36:	f04f 30ff 	mov.w	r0, #4294967295
 8004e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e3e:	3501      	adds	r5, #1
 8004e40:	e7c3      	b.n	8004dca <_printf_common+0x46>
 8004e42:	18e1      	adds	r1, r4, r3
 8004e44:	1c5a      	adds	r2, r3, #1
 8004e46:	2030      	movs	r0, #48	; 0x30
 8004e48:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004e4c:	4422      	add	r2, r4
 8004e4e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004e52:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004e56:	3302      	adds	r3, #2
 8004e58:	e7c5      	b.n	8004de6 <_printf_common+0x62>
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	4622      	mov	r2, r4
 8004e5e:	4639      	mov	r1, r7
 8004e60:	4630      	mov	r0, r6
 8004e62:	47c0      	blx	r8
 8004e64:	3001      	adds	r0, #1
 8004e66:	d0e6      	beq.n	8004e36 <_printf_common+0xb2>
 8004e68:	f109 0901 	add.w	r9, r9, #1
 8004e6c:	e7d8      	b.n	8004e20 <_printf_common+0x9c>
	...

08004e70 <_printf_i>:
 8004e70:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004e74:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004e78:	460c      	mov	r4, r1
 8004e7a:	7e09      	ldrb	r1, [r1, #24]
 8004e7c:	b085      	sub	sp, #20
 8004e7e:	296e      	cmp	r1, #110	; 0x6e
 8004e80:	4617      	mov	r7, r2
 8004e82:	4606      	mov	r6, r0
 8004e84:	4698      	mov	r8, r3
 8004e86:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004e88:	f000 80b3 	beq.w	8004ff2 <_printf_i+0x182>
 8004e8c:	d822      	bhi.n	8004ed4 <_printf_i+0x64>
 8004e8e:	2963      	cmp	r1, #99	; 0x63
 8004e90:	d036      	beq.n	8004f00 <_printf_i+0x90>
 8004e92:	d80a      	bhi.n	8004eaa <_printf_i+0x3a>
 8004e94:	2900      	cmp	r1, #0
 8004e96:	f000 80b9 	beq.w	800500c <_printf_i+0x19c>
 8004e9a:	2958      	cmp	r1, #88	; 0x58
 8004e9c:	f000 8083 	beq.w	8004fa6 <_printf_i+0x136>
 8004ea0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004ea4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004ea8:	e032      	b.n	8004f10 <_printf_i+0xa0>
 8004eaa:	2964      	cmp	r1, #100	; 0x64
 8004eac:	d001      	beq.n	8004eb2 <_printf_i+0x42>
 8004eae:	2969      	cmp	r1, #105	; 0x69
 8004eb0:	d1f6      	bne.n	8004ea0 <_printf_i+0x30>
 8004eb2:	6820      	ldr	r0, [r4, #0]
 8004eb4:	6813      	ldr	r3, [r2, #0]
 8004eb6:	0605      	lsls	r5, r0, #24
 8004eb8:	f103 0104 	add.w	r1, r3, #4
 8004ebc:	d52a      	bpl.n	8004f14 <_printf_i+0xa4>
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	6011      	str	r1, [r2, #0]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	da03      	bge.n	8004ece <_printf_i+0x5e>
 8004ec6:	222d      	movs	r2, #45	; 0x2d
 8004ec8:	425b      	negs	r3, r3
 8004eca:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004ece:	486f      	ldr	r0, [pc, #444]	; (800508c <_printf_i+0x21c>)
 8004ed0:	220a      	movs	r2, #10
 8004ed2:	e039      	b.n	8004f48 <_printf_i+0xd8>
 8004ed4:	2973      	cmp	r1, #115	; 0x73
 8004ed6:	f000 809d 	beq.w	8005014 <_printf_i+0x1a4>
 8004eda:	d808      	bhi.n	8004eee <_printf_i+0x7e>
 8004edc:	296f      	cmp	r1, #111	; 0x6f
 8004ede:	d020      	beq.n	8004f22 <_printf_i+0xb2>
 8004ee0:	2970      	cmp	r1, #112	; 0x70
 8004ee2:	d1dd      	bne.n	8004ea0 <_printf_i+0x30>
 8004ee4:	6823      	ldr	r3, [r4, #0]
 8004ee6:	f043 0320 	orr.w	r3, r3, #32
 8004eea:	6023      	str	r3, [r4, #0]
 8004eec:	e003      	b.n	8004ef6 <_printf_i+0x86>
 8004eee:	2975      	cmp	r1, #117	; 0x75
 8004ef0:	d017      	beq.n	8004f22 <_printf_i+0xb2>
 8004ef2:	2978      	cmp	r1, #120	; 0x78
 8004ef4:	d1d4      	bne.n	8004ea0 <_printf_i+0x30>
 8004ef6:	2378      	movs	r3, #120	; 0x78
 8004ef8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004efc:	4864      	ldr	r0, [pc, #400]	; (8005090 <_printf_i+0x220>)
 8004efe:	e055      	b.n	8004fac <_printf_i+0x13c>
 8004f00:	6813      	ldr	r3, [r2, #0]
 8004f02:	1d19      	adds	r1, r3, #4
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	6011      	str	r1, [r2, #0]
 8004f08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f0c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004f10:	2301      	movs	r3, #1
 8004f12:	e08c      	b.n	800502e <_printf_i+0x1be>
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	6011      	str	r1, [r2, #0]
 8004f18:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004f1c:	bf18      	it	ne
 8004f1e:	b21b      	sxthne	r3, r3
 8004f20:	e7cf      	b.n	8004ec2 <_printf_i+0x52>
 8004f22:	6813      	ldr	r3, [r2, #0]
 8004f24:	6825      	ldr	r5, [r4, #0]
 8004f26:	1d18      	adds	r0, r3, #4
 8004f28:	6010      	str	r0, [r2, #0]
 8004f2a:	0628      	lsls	r0, r5, #24
 8004f2c:	d501      	bpl.n	8004f32 <_printf_i+0xc2>
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	e002      	b.n	8004f38 <_printf_i+0xc8>
 8004f32:	0668      	lsls	r0, r5, #25
 8004f34:	d5fb      	bpl.n	8004f2e <_printf_i+0xbe>
 8004f36:	881b      	ldrh	r3, [r3, #0]
 8004f38:	4854      	ldr	r0, [pc, #336]	; (800508c <_printf_i+0x21c>)
 8004f3a:	296f      	cmp	r1, #111	; 0x6f
 8004f3c:	bf14      	ite	ne
 8004f3e:	220a      	movne	r2, #10
 8004f40:	2208      	moveq	r2, #8
 8004f42:	2100      	movs	r1, #0
 8004f44:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004f48:	6865      	ldr	r5, [r4, #4]
 8004f4a:	60a5      	str	r5, [r4, #8]
 8004f4c:	2d00      	cmp	r5, #0
 8004f4e:	f2c0 8095 	blt.w	800507c <_printf_i+0x20c>
 8004f52:	6821      	ldr	r1, [r4, #0]
 8004f54:	f021 0104 	bic.w	r1, r1, #4
 8004f58:	6021      	str	r1, [r4, #0]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d13d      	bne.n	8004fda <_printf_i+0x16a>
 8004f5e:	2d00      	cmp	r5, #0
 8004f60:	f040 808e 	bne.w	8005080 <_printf_i+0x210>
 8004f64:	4665      	mov	r5, ip
 8004f66:	2a08      	cmp	r2, #8
 8004f68:	d10b      	bne.n	8004f82 <_printf_i+0x112>
 8004f6a:	6823      	ldr	r3, [r4, #0]
 8004f6c:	07db      	lsls	r3, r3, #31
 8004f6e:	d508      	bpl.n	8004f82 <_printf_i+0x112>
 8004f70:	6923      	ldr	r3, [r4, #16]
 8004f72:	6862      	ldr	r2, [r4, #4]
 8004f74:	429a      	cmp	r2, r3
 8004f76:	bfde      	ittt	le
 8004f78:	2330      	movle	r3, #48	; 0x30
 8004f7a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004f7e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004f82:	ebac 0305 	sub.w	r3, ip, r5
 8004f86:	6123      	str	r3, [r4, #16]
 8004f88:	f8cd 8000 	str.w	r8, [sp]
 8004f8c:	463b      	mov	r3, r7
 8004f8e:	aa03      	add	r2, sp, #12
 8004f90:	4621      	mov	r1, r4
 8004f92:	4630      	mov	r0, r6
 8004f94:	f7ff fef6 	bl	8004d84 <_printf_common>
 8004f98:	3001      	adds	r0, #1
 8004f9a:	d14d      	bne.n	8005038 <_printf_i+0x1c8>
 8004f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8004fa0:	b005      	add	sp, #20
 8004fa2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004fa6:	4839      	ldr	r0, [pc, #228]	; (800508c <_printf_i+0x21c>)
 8004fa8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004fac:	6813      	ldr	r3, [r2, #0]
 8004fae:	6821      	ldr	r1, [r4, #0]
 8004fb0:	1d1d      	adds	r5, r3, #4
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	6015      	str	r5, [r2, #0]
 8004fb6:	060a      	lsls	r2, r1, #24
 8004fb8:	d50b      	bpl.n	8004fd2 <_printf_i+0x162>
 8004fba:	07ca      	lsls	r2, r1, #31
 8004fbc:	bf44      	itt	mi
 8004fbe:	f041 0120 	orrmi.w	r1, r1, #32
 8004fc2:	6021      	strmi	r1, [r4, #0]
 8004fc4:	b91b      	cbnz	r3, 8004fce <_printf_i+0x15e>
 8004fc6:	6822      	ldr	r2, [r4, #0]
 8004fc8:	f022 0220 	bic.w	r2, r2, #32
 8004fcc:	6022      	str	r2, [r4, #0]
 8004fce:	2210      	movs	r2, #16
 8004fd0:	e7b7      	b.n	8004f42 <_printf_i+0xd2>
 8004fd2:	064d      	lsls	r5, r1, #25
 8004fd4:	bf48      	it	mi
 8004fd6:	b29b      	uxthmi	r3, r3
 8004fd8:	e7ef      	b.n	8004fba <_printf_i+0x14a>
 8004fda:	4665      	mov	r5, ip
 8004fdc:	fbb3 f1f2 	udiv	r1, r3, r2
 8004fe0:	fb02 3311 	mls	r3, r2, r1, r3
 8004fe4:	5cc3      	ldrb	r3, [r0, r3]
 8004fe6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004fea:	460b      	mov	r3, r1
 8004fec:	2900      	cmp	r1, #0
 8004fee:	d1f5      	bne.n	8004fdc <_printf_i+0x16c>
 8004ff0:	e7b9      	b.n	8004f66 <_printf_i+0xf6>
 8004ff2:	6813      	ldr	r3, [r2, #0]
 8004ff4:	6825      	ldr	r5, [r4, #0]
 8004ff6:	6961      	ldr	r1, [r4, #20]
 8004ff8:	1d18      	adds	r0, r3, #4
 8004ffa:	6010      	str	r0, [r2, #0]
 8004ffc:	0628      	lsls	r0, r5, #24
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	d501      	bpl.n	8005006 <_printf_i+0x196>
 8005002:	6019      	str	r1, [r3, #0]
 8005004:	e002      	b.n	800500c <_printf_i+0x19c>
 8005006:	066a      	lsls	r2, r5, #25
 8005008:	d5fb      	bpl.n	8005002 <_printf_i+0x192>
 800500a:	8019      	strh	r1, [r3, #0]
 800500c:	2300      	movs	r3, #0
 800500e:	6123      	str	r3, [r4, #16]
 8005010:	4665      	mov	r5, ip
 8005012:	e7b9      	b.n	8004f88 <_printf_i+0x118>
 8005014:	6813      	ldr	r3, [r2, #0]
 8005016:	1d19      	adds	r1, r3, #4
 8005018:	6011      	str	r1, [r2, #0]
 800501a:	681d      	ldr	r5, [r3, #0]
 800501c:	6862      	ldr	r2, [r4, #4]
 800501e:	2100      	movs	r1, #0
 8005020:	4628      	mov	r0, r5
 8005022:	f7fb f8dd 	bl	80001e0 <memchr>
 8005026:	b108      	cbz	r0, 800502c <_printf_i+0x1bc>
 8005028:	1b40      	subs	r0, r0, r5
 800502a:	6060      	str	r0, [r4, #4]
 800502c:	6863      	ldr	r3, [r4, #4]
 800502e:	6123      	str	r3, [r4, #16]
 8005030:	2300      	movs	r3, #0
 8005032:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005036:	e7a7      	b.n	8004f88 <_printf_i+0x118>
 8005038:	6923      	ldr	r3, [r4, #16]
 800503a:	462a      	mov	r2, r5
 800503c:	4639      	mov	r1, r7
 800503e:	4630      	mov	r0, r6
 8005040:	47c0      	blx	r8
 8005042:	3001      	adds	r0, #1
 8005044:	d0aa      	beq.n	8004f9c <_printf_i+0x12c>
 8005046:	6823      	ldr	r3, [r4, #0]
 8005048:	079b      	lsls	r3, r3, #30
 800504a:	d413      	bmi.n	8005074 <_printf_i+0x204>
 800504c:	68e0      	ldr	r0, [r4, #12]
 800504e:	9b03      	ldr	r3, [sp, #12]
 8005050:	4298      	cmp	r0, r3
 8005052:	bfb8      	it	lt
 8005054:	4618      	movlt	r0, r3
 8005056:	e7a3      	b.n	8004fa0 <_printf_i+0x130>
 8005058:	2301      	movs	r3, #1
 800505a:	464a      	mov	r2, r9
 800505c:	4639      	mov	r1, r7
 800505e:	4630      	mov	r0, r6
 8005060:	47c0      	blx	r8
 8005062:	3001      	adds	r0, #1
 8005064:	d09a      	beq.n	8004f9c <_printf_i+0x12c>
 8005066:	3501      	adds	r5, #1
 8005068:	68e3      	ldr	r3, [r4, #12]
 800506a:	9a03      	ldr	r2, [sp, #12]
 800506c:	1a9b      	subs	r3, r3, r2
 800506e:	42ab      	cmp	r3, r5
 8005070:	dcf2      	bgt.n	8005058 <_printf_i+0x1e8>
 8005072:	e7eb      	b.n	800504c <_printf_i+0x1dc>
 8005074:	2500      	movs	r5, #0
 8005076:	f104 0919 	add.w	r9, r4, #25
 800507a:	e7f5      	b.n	8005068 <_printf_i+0x1f8>
 800507c:	2b00      	cmp	r3, #0
 800507e:	d1ac      	bne.n	8004fda <_printf_i+0x16a>
 8005080:	7803      	ldrb	r3, [r0, #0]
 8005082:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005086:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800508a:	e76c      	b.n	8004f66 <_printf_i+0xf6>
 800508c:	08006902 	.word	0x08006902
 8005090:	08006913 	.word	0x08006913

08005094 <siprintf>:
 8005094:	b40e      	push	{r1, r2, r3}
 8005096:	b500      	push	{lr}
 8005098:	b09c      	sub	sp, #112	; 0x70
 800509a:	ab1d      	add	r3, sp, #116	; 0x74
 800509c:	9002      	str	r0, [sp, #8]
 800509e:	9006      	str	r0, [sp, #24]
 80050a0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80050a4:	4809      	ldr	r0, [pc, #36]	; (80050cc <siprintf+0x38>)
 80050a6:	9107      	str	r1, [sp, #28]
 80050a8:	9104      	str	r1, [sp, #16]
 80050aa:	4909      	ldr	r1, [pc, #36]	; (80050d0 <siprintf+0x3c>)
 80050ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80050b0:	9105      	str	r1, [sp, #20]
 80050b2:	6800      	ldr	r0, [r0, #0]
 80050b4:	9301      	str	r3, [sp, #4]
 80050b6:	a902      	add	r1, sp, #8
 80050b8:	f001 fa5e 	bl	8006578 <_svfiprintf_r>
 80050bc:	9b02      	ldr	r3, [sp, #8]
 80050be:	2200      	movs	r2, #0
 80050c0:	701a      	strb	r2, [r3, #0]
 80050c2:	b01c      	add	sp, #112	; 0x70
 80050c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80050c8:	b003      	add	sp, #12
 80050ca:	4770      	bx	lr
 80050cc:	2000000c 	.word	0x2000000c
 80050d0:	ffff0208 	.word	0xffff0208

080050d4 <quorem>:
 80050d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050d8:	6903      	ldr	r3, [r0, #16]
 80050da:	690c      	ldr	r4, [r1, #16]
 80050dc:	42a3      	cmp	r3, r4
 80050de:	4680      	mov	r8, r0
 80050e0:	f2c0 8082 	blt.w	80051e8 <quorem+0x114>
 80050e4:	3c01      	subs	r4, #1
 80050e6:	f101 0714 	add.w	r7, r1, #20
 80050ea:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80050ee:	f100 0614 	add.w	r6, r0, #20
 80050f2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80050f6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80050fa:	eb06 030c 	add.w	r3, r6, ip
 80050fe:	3501      	adds	r5, #1
 8005100:	eb07 090c 	add.w	r9, r7, ip
 8005104:	9301      	str	r3, [sp, #4]
 8005106:	fbb0 f5f5 	udiv	r5, r0, r5
 800510a:	b395      	cbz	r5, 8005172 <quorem+0x9e>
 800510c:	f04f 0a00 	mov.w	sl, #0
 8005110:	4638      	mov	r0, r7
 8005112:	46b6      	mov	lr, r6
 8005114:	46d3      	mov	fp, sl
 8005116:	f850 2b04 	ldr.w	r2, [r0], #4
 800511a:	b293      	uxth	r3, r2
 800511c:	fb05 a303 	mla	r3, r5, r3, sl
 8005120:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005124:	b29b      	uxth	r3, r3
 8005126:	ebab 0303 	sub.w	r3, fp, r3
 800512a:	0c12      	lsrs	r2, r2, #16
 800512c:	f8de b000 	ldr.w	fp, [lr]
 8005130:	fb05 a202 	mla	r2, r5, r2, sl
 8005134:	fa13 f38b 	uxtah	r3, r3, fp
 8005138:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800513c:	fa1f fb82 	uxth.w	fp, r2
 8005140:	f8de 2000 	ldr.w	r2, [lr]
 8005144:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8005148:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800514c:	b29b      	uxth	r3, r3
 800514e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005152:	4581      	cmp	r9, r0
 8005154:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8005158:	f84e 3b04 	str.w	r3, [lr], #4
 800515c:	d2db      	bcs.n	8005116 <quorem+0x42>
 800515e:	f856 300c 	ldr.w	r3, [r6, ip]
 8005162:	b933      	cbnz	r3, 8005172 <quorem+0x9e>
 8005164:	9b01      	ldr	r3, [sp, #4]
 8005166:	3b04      	subs	r3, #4
 8005168:	429e      	cmp	r6, r3
 800516a:	461a      	mov	r2, r3
 800516c:	d330      	bcc.n	80051d0 <quorem+0xfc>
 800516e:	f8c8 4010 	str.w	r4, [r8, #16]
 8005172:	4640      	mov	r0, r8
 8005174:	f001 f82a 	bl	80061cc <__mcmp>
 8005178:	2800      	cmp	r0, #0
 800517a:	db25      	blt.n	80051c8 <quorem+0xf4>
 800517c:	3501      	adds	r5, #1
 800517e:	4630      	mov	r0, r6
 8005180:	f04f 0c00 	mov.w	ip, #0
 8005184:	f857 2b04 	ldr.w	r2, [r7], #4
 8005188:	f8d0 e000 	ldr.w	lr, [r0]
 800518c:	b293      	uxth	r3, r2
 800518e:	ebac 0303 	sub.w	r3, ip, r3
 8005192:	0c12      	lsrs	r2, r2, #16
 8005194:	fa13 f38e 	uxtah	r3, r3, lr
 8005198:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800519c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80051a0:	b29b      	uxth	r3, r3
 80051a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80051a6:	45b9      	cmp	r9, r7
 80051a8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80051ac:	f840 3b04 	str.w	r3, [r0], #4
 80051b0:	d2e8      	bcs.n	8005184 <quorem+0xb0>
 80051b2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80051b6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80051ba:	b92a      	cbnz	r2, 80051c8 <quorem+0xf4>
 80051bc:	3b04      	subs	r3, #4
 80051be:	429e      	cmp	r6, r3
 80051c0:	461a      	mov	r2, r3
 80051c2:	d30b      	bcc.n	80051dc <quorem+0x108>
 80051c4:	f8c8 4010 	str.w	r4, [r8, #16]
 80051c8:	4628      	mov	r0, r5
 80051ca:	b003      	add	sp, #12
 80051cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051d0:	6812      	ldr	r2, [r2, #0]
 80051d2:	3b04      	subs	r3, #4
 80051d4:	2a00      	cmp	r2, #0
 80051d6:	d1ca      	bne.n	800516e <quorem+0x9a>
 80051d8:	3c01      	subs	r4, #1
 80051da:	e7c5      	b.n	8005168 <quorem+0x94>
 80051dc:	6812      	ldr	r2, [r2, #0]
 80051de:	3b04      	subs	r3, #4
 80051e0:	2a00      	cmp	r2, #0
 80051e2:	d1ef      	bne.n	80051c4 <quorem+0xf0>
 80051e4:	3c01      	subs	r4, #1
 80051e6:	e7ea      	b.n	80051be <quorem+0xea>
 80051e8:	2000      	movs	r0, #0
 80051ea:	e7ee      	b.n	80051ca <quorem+0xf6>
 80051ec:	0000      	movs	r0, r0
	...

080051f0 <_dtoa_r>:
 80051f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051f4:	ec57 6b10 	vmov	r6, r7, d0
 80051f8:	b097      	sub	sp, #92	; 0x5c
 80051fa:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80051fc:	9106      	str	r1, [sp, #24]
 80051fe:	4604      	mov	r4, r0
 8005200:	920b      	str	r2, [sp, #44]	; 0x2c
 8005202:	9312      	str	r3, [sp, #72]	; 0x48
 8005204:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005208:	e9cd 6700 	strd	r6, r7, [sp]
 800520c:	b93d      	cbnz	r5, 800521e <_dtoa_r+0x2e>
 800520e:	2010      	movs	r0, #16
 8005210:	f000 fdb4 	bl	8005d7c <malloc>
 8005214:	6260      	str	r0, [r4, #36]	; 0x24
 8005216:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800521a:	6005      	str	r5, [r0, #0]
 800521c:	60c5      	str	r5, [r0, #12]
 800521e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005220:	6819      	ldr	r1, [r3, #0]
 8005222:	b151      	cbz	r1, 800523a <_dtoa_r+0x4a>
 8005224:	685a      	ldr	r2, [r3, #4]
 8005226:	604a      	str	r2, [r1, #4]
 8005228:	2301      	movs	r3, #1
 800522a:	4093      	lsls	r3, r2
 800522c:	608b      	str	r3, [r1, #8]
 800522e:	4620      	mov	r0, r4
 8005230:	f000 fdeb 	bl	8005e0a <_Bfree>
 8005234:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005236:	2200      	movs	r2, #0
 8005238:	601a      	str	r2, [r3, #0]
 800523a:	1e3b      	subs	r3, r7, #0
 800523c:	bfbb      	ittet	lt
 800523e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005242:	9301      	strlt	r3, [sp, #4]
 8005244:	2300      	movge	r3, #0
 8005246:	2201      	movlt	r2, #1
 8005248:	bfac      	ite	ge
 800524a:	f8c8 3000 	strge.w	r3, [r8]
 800524e:	f8c8 2000 	strlt.w	r2, [r8]
 8005252:	4baf      	ldr	r3, [pc, #700]	; (8005510 <_dtoa_r+0x320>)
 8005254:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005258:	ea33 0308 	bics.w	r3, r3, r8
 800525c:	d114      	bne.n	8005288 <_dtoa_r+0x98>
 800525e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005260:	f242 730f 	movw	r3, #9999	; 0x270f
 8005264:	6013      	str	r3, [r2, #0]
 8005266:	9b00      	ldr	r3, [sp, #0]
 8005268:	b923      	cbnz	r3, 8005274 <_dtoa_r+0x84>
 800526a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800526e:	2800      	cmp	r0, #0
 8005270:	f000 8542 	beq.w	8005cf8 <_dtoa_r+0xb08>
 8005274:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005276:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8005524 <_dtoa_r+0x334>
 800527a:	2b00      	cmp	r3, #0
 800527c:	f000 8544 	beq.w	8005d08 <_dtoa_r+0xb18>
 8005280:	f10b 0303 	add.w	r3, fp, #3
 8005284:	f000 bd3e 	b.w	8005d04 <_dtoa_r+0xb14>
 8005288:	e9dd 6700 	ldrd	r6, r7, [sp]
 800528c:	2200      	movs	r2, #0
 800528e:	2300      	movs	r3, #0
 8005290:	4630      	mov	r0, r6
 8005292:	4639      	mov	r1, r7
 8005294:	f7fb fc18 	bl	8000ac8 <__aeabi_dcmpeq>
 8005298:	4681      	mov	r9, r0
 800529a:	b168      	cbz	r0, 80052b8 <_dtoa_r+0xc8>
 800529c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800529e:	2301      	movs	r3, #1
 80052a0:	6013      	str	r3, [r2, #0]
 80052a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	f000 8524 	beq.w	8005cf2 <_dtoa_r+0xb02>
 80052aa:	4b9a      	ldr	r3, [pc, #616]	; (8005514 <_dtoa_r+0x324>)
 80052ac:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80052ae:	f103 3bff 	add.w	fp, r3, #4294967295
 80052b2:	6013      	str	r3, [r2, #0]
 80052b4:	f000 bd28 	b.w	8005d08 <_dtoa_r+0xb18>
 80052b8:	aa14      	add	r2, sp, #80	; 0x50
 80052ba:	a915      	add	r1, sp, #84	; 0x54
 80052bc:	ec47 6b10 	vmov	d0, r6, r7
 80052c0:	4620      	mov	r0, r4
 80052c2:	f000 fffa 	bl	80062ba <__d2b>
 80052c6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80052ca:	9004      	str	r0, [sp, #16]
 80052cc:	2d00      	cmp	r5, #0
 80052ce:	d07c      	beq.n	80053ca <_dtoa_r+0x1da>
 80052d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80052d4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80052d8:	46b2      	mov	sl, r6
 80052da:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80052de:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80052e2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80052e6:	2200      	movs	r2, #0
 80052e8:	4b8b      	ldr	r3, [pc, #556]	; (8005518 <_dtoa_r+0x328>)
 80052ea:	4650      	mov	r0, sl
 80052ec:	4659      	mov	r1, fp
 80052ee:	f7fa ffcb 	bl	8000288 <__aeabi_dsub>
 80052f2:	a381      	add	r3, pc, #516	; (adr r3, 80054f8 <_dtoa_r+0x308>)
 80052f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052f8:	f7fb f97e 	bl	80005f8 <__aeabi_dmul>
 80052fc:	a380      	add	r3, pc, #512	; (adr r3, 8005500 <_dtoa_r+0x310>)
 80052fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005302:	f7fa ffc3 	bl	800028c <__adddf3>
 8005306:	4606      	mov	r6, r0
 8005308:	4628      	mov	r0, r5
 800530a:	460f      	mov	r7, r1
 800530c:	f7fb f90a 	bl	8000524 <__aeabi_i2d>
 8005310:	a37d      	add	r3, pc, #500	; (adr r3, 8005508 <_dtoa_r+0x318>)
 8005312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005316:	f7fb f96f 	bl	80005f8 <__aeabi_dmul>
 800531a:	4602      	mov	r2, r0
 800531c:	460b      	mov	r3, r1
 800531e:	4630      	mov	r0, r6
 8005320:	4639      	mov	r1, r7
 8005322:	f7fa ffb3 	bl	800028c <__adddf3>
 8005326:	4606      	mov	r6, r0
 8005328:	460f      	mov	r7, r1
 800532a:	f7fb fc15 	bl	8000b58 <__aeabi_d2iz>
 800532e:	2200      	movs	r2, #0
 8005330:	4682      	mov	sl, r0
 8005332:	2300      	movs	r3, #0
 8005334:	4630      	mov	r0, r6
 8005336:	4639      	mov	r1, r7
 8005338:	f7fb fbd0 	bl	8000adc <__aeabi_dcmplt>
 800533c:	b148      	cbz	r0, 8005352 <_dtoa_r+0x162>
 800533e:	4650      	mov	r0, sl
 8005340:	f7fb f8f0 	bl	8000524 <__aeabi_i2d>
 8005344:	4632      	mov	r2, r6
 8005346:	463b      	mov	r3, r7
 8005348:	f7fb fbbe 	bl	8000ac8 <__aeabi_dcmpeq>
 800534c:	b908      	cbnz	r0, 8005352 <_dtoa_r+0x162>
 800534e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005352:	f1ba 0f16 	cmp.w	sl, #22
 8005356:	d859      	bhi.n	800540c <_dtoa_r+0x21c>
 8005358:	4970      	ldr	r1, [pc, #448]	; (800551c <_dtoa_r+0x32c>)
 800535a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800535e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005362:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005366:	f7fb fbd7 	bl	8000b18 <__aeabi_dcmpgt>
 800536a:	2800      	cmp	r0, #0
 800536c:	d050      	beq.n	8005410 <_dtoa_r+0x220>
 800536e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005372:	2300      	movs	r3, #0
 8005374:	930f      	str	r3, [sp, #60]	; 0x3c
 8005376:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005378:	1b5d      	subs	r5, r3, r5
 800537a:	f1b5 0801 	subs.w	r8, r5, #1
 800537e:	bf49      	itett	mi
 8005380:	f1c5 0301 	rsbmi	r3, r5, #1
 8005384:	2300      	movpl	r3, #0
 8005386:	9305      	strmi	r3, [sp, #20]
 8005388:	f04f 0800 	movmi.w	r8, #0
 800538c:	bf58      	it	pl
 800538e:	9305      	strpl	r3, [sp, #20]
 8005390:	f1ba 0f00 	cmp.w	sl, #0
 8005394:	db3e      	blt.n	8005414 <_dtoa_r+0x224>
 8005396:	2300      	movs	r3, #0
 8005398:	44d0      	add	r8, sl
 800539a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800539e:	9307      	str	r3, [sp, #28]
 80053a0:	9b06      	ldr	r3, [sp, #24]
 80053a2:	2b09      	cmp	r3, #9
 80053a4:	f200 8090 	bhi.w	80054c8 <_dtoa_r+0x2d8>
 80053a8:	2b05      	cmp	r3, #5
 80053aa:	bfc4      	itt	gt
 80053ac:	3b04      	subgt	r3, #4
 80053ae:	9306      	strgt	r3, [sp, #24]
 80053b0:	9b06      	ldr	r3, [sp, #24]
 80053b2:	f1a3 0302 	sub.w	r3, r3, #2
 80053b6:	bfcc      	ite	gt
 80053b8:	2500      	movgt	r5, #0
 80053ba:	2501      	movle	r5, #1
 80053bc:	2b03      	cmp	r3, #3
 80053be:	f200 808f 	bhi.w	80054e0 <_dtoa_r+0x2f0>
 80053c2:	e8df f003 	tbb	[pc, r3]
 80053c6:	7f7d      	.short	0x7f7d
 80053c8:	7131      	.short	0x7131
 80053ca:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80053ce:	441d      	add	r5, r3
 80053d0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80053d4:	2820      	cmp	r0, #32
 80053d6:	dd13      	ble.n	8005400 <_dtoa_r+0x210>
 80053d8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80053dc:	9b00      	ldr	r3, [sp, #0]
 80053de:	fa08 f800 	lsl.w	r8, r8, r0
 80053e2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80053e6:	fa23 f000 	lsr.w	r0, r3, r0
 80053ea:	ea48 0000 	orr.w	r0, r8, r0
 80053ee:	f7fb f889 	bl	8000504 <__aeabi_ui2d>
 80053f2:	2301      	movs	r3, #1
 80053f4:	4682      	mov	sl, r0
 80053f6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80053fa:	3d01      	subs	r5, #1
 80053fc:	9313      	str	r3, [sp, #76]	; 0x4c
 80053fe:	e772      	b.n	80052e6 <_dtoa_r+0xf6>
 8005400:	9b00      	ldr	r3, [sp, #0]
 8005402:	f1c0 0020 	rsb	r0, r0, #32
 8005406:	fa03 f000 	lsl.w	r0, r3, r0
 800540a:	e7f0      	b.n	80053ee <_dtoa_r+0x1fe>
 800540c:	2301      	movs	r3, #1
 800540e:	e7b1      	b.n	8005374 <_dtoa_r+0x184>
 8005410:	900f      	str	r0, [sp, #60]	; 0x3c
 8005412:	e7b0      	b.n	8005376 <_dtoa_r+0x186>
 8005414:	9b05      	ldr	r3, [sp, #20]
 8005416:	eba3 030a 	sub.w	r3, r3, sl
 800541a:	9305      	str	r3, [sp, #20]
 800541c:	f1ca 0300 	rsb	r3, sl, #0
 8005420:	9307      	str	r3, [sp, #28]
 8005422:	2300      	movs	r3, #0
 8005424:	930e      	str	r3, [sp, #56]	; 0x38
 8005426:	e7bb      	b.n	80053a0 <_dtoa_r+0x1b0>
 8005428:	2301      	movs	r3, #1
 800542a:	930a      	str	r3, [sp, #40]	; 0x28
 800542c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800542e:	2b00      	cmp	r3, #0
 8005430:	dd59      	ble.n	80054e6 <_dtoa_r+0x2f6>
 8005432:	9302      	str	r3, [sp, #8]
 8005434:	4699      	mov	r9, r3
 8005436:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005438:	2200      	movs	r2, #0
 800543a:	6072      	str	r2, [r6, #4]
 800543c:	2204      	movs	r2, #4
 800543e:	f102 0014 	add.w	r0, r2, #20
 8005442:	4298      	cmp	r0, r3
 8005444:	6871      	ldr	r1, [r6, #4]
 8005446:	d953      	bls.n	80054f0 <_dtoa_r+0x300>
 8005448:	4620      	mov	r0, r4
 800544a:	f000 fcaa 	bl	8005da2 <_Balloc>
 800544e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005450:	6030      	str	r0, [r6, #0]
 8005452:	f1b9 0f0e 	cmp.w	r9, #14
 8005456:	f8d3 b000 	ldr.w	fp, [r3]
 800545a:	f200 80e6 	bhi.w	800562a <_dtoa_r+0x43a>
 800545e:	2d00      	cmp	r5, #0
 8005460:	f000 80e3 	beq.w	800562a <_dtoa_r+0x43a>
 8005464:	ed9d 7b00 	vldr	d7, [sp]
 8005468:	f1ba 0f00 	cmp.w	sl, #0
 800546c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8005470:	dd74      	ble.n	800555c <_dtoa_r+0x36c>
 8005472:	4a2a      	ldr	r2, [pc, #168]	; (800551c <_dtoa_r+0x32c>)
 8005474:	f00a 030f 	and.w	r3, sl, #15
 8005478:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800547c:	ed93 7b00 	vldr	d7, [r3]
 8005480:	ea4f 162a 	mov.w	r6, sl, asr #4
 8005484:	06f0      	lsls	r0, r6, #27
 8005486:	ed8d 7b08 	vstr	d7, [sp, #32]
 800548a:	d565      	bpl.n	8005558 <_dtoa_r+0x368>
 800548c:	4b24      	ldr	r3, [pc, #144]	; (8005520 <_dtoa_r+0x330>)
 800548e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005492:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005496:	f7fb f9d9 	bl	800084c <__aeabi_ddiv>
 800549a:	e9cd 0100 	strd	r0, r1, [sp]
 800549e:	f006 060f 	and.w	r6, r6, #15
 80054a2:	2503      	movs	r5, #3
 80054a4:	4f1e      	ldr	r7, [pc, #120]	; (8005520 <_dtoa_r+0x330>)
 80054a6:	e04c      	b.n	8005542 <_dtoa_r+0x352>
 80054a8:	2301      	movs	r3, #1
 80054aa:	930a      	str	r3, [sp, #40]	; 0x28
 80054ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80054ae:	4453      	add	r3, sl
 80054b0:	f103 0901 	add.w	r9, r3, #1
 80054b4:	9302      	str	r3, [sp, #8]
 80054b6:	464b      	mov	r3, r9
 80054b8:	2b01      	cmp	r3, #1
 80054ba:	bfb8      	it	lt
 80054bc:	2301      	movlt	r3, #1
 80054be:	e7ba      	b.n	8005436 <_dtoa_r+0x246>
 80054c0:	2300      	movs	r3, #0
 80054c2:	e7b2      	b.n	800542a <_dtoa_r+0x23a>
 80054c4:	2300      	movs	r3, #0
 80054c6:	e7f0      	b.n	80054aa <_dtoa_r+0x2ba>
 80054c8:	2501      	movs	r5, #1
 80054ca:	2300      	movs	r3, #0
 80054cc:	9306      	str	r3, [sp, #24]
 80054ce:	950a      	str	r5, [sp, #40]	; 0x28
 80054d0:	f04f 33ff 	mov.w	r3, #4294967295
 80054d4:	9302      	str	r3, [sp, #8]
 80054d6:	4699      	mov	r9, r3
 80054d8:	2200      	movs	r2, #0
 80054da:	2312      	movs	r3, #18
 80054dc:	920b      	str	r2, [sp, #44]	; 0x2c
 80054de:	e7aa      	b.n	8005436 <_dtoa_r+0x246>
 80054e0:	2301      	movs	r3, #1
 80054e2:	930a      	str	r3, [sp, #40]	; 0x28
 80054e4:	e7f4      	b.n	80054d0 <_dtoa_r+0x2e0>
 80054e6:	2301      	movs	r3, #1
 80054e8:	9302      	str	r3, [sp, #8]
 80054ea:	4699      	mov	r9, r3
 80054ec:	461a      	mov	r2, r3
 80054ee:	e7f5      	b.n	80054dc <_dtoa_r+0x2ec>
 80054f0:	3101      	adds	r1, #1
 80054f2:	6071      	str	r1, [r6, #4]
 80054f4:	0052      	lsls	r2, r2, #1
 80054f6:	e7a2      	b.n	800543e <_dtoa_r+0x24e>
 80054f8:	636f4361 	.word	0x636f4361
 80054fc:	3fd287a7 	.word	0x3fd287a7
 8005500:	8b60c8b3 	.word	0x8b60c8b3
 8005504:	3fc68a28 	.word	0x3fc68a28
 8005508:	509f79fb 	.word	0x509f79fb
 800550c:	3fd34413 	.word	0x3fd34413
 8005510:	7ff00000 	.word	0x7ff00000
 8005514:	08006901 	.word	0x08006901
 8005518:	3ff80000 	.word	0x3ff80000
 800551c:	08006960 	.word	0x08006960
 8005520:	08006938 	.word	0x08006938
 8005524:	0800692d 	.word	0x0800692d
 8005528:	07f1      	lsls	r1, r6, #31
 800552a:	d508      	bpl.n	800553e <_dtoa_r+0x34e>
 800552c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005530:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005534:	f7fb f860 	bl	80005f8 <__aeabi_dmul>
 8005538:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800553c:	3501      	adds	r5, #1
 800553e:	1076      	asrs	r6, r6, #1
 8005540:	3708      	adds	r7, #8
 8005542:	2e00      	cmp	r6, #0
 8005544:	d1f0      	bne.n	8005528 <_dtoa_r+0x338>
 8005546:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800554a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800554e:	f7fb f97d 	bl	800084c <__aeabi_ddiv>
 8005552:	e9cd 0100 	strd	r0, r1, [sp]
 8005556:	e01a      	b.n	800558e <_dtoa_r+0x39e>
 8005558:	2502      	movs	r5, #2
 800555a:	e7a3      	b.n	80054a4 <_dtoa_r+0x2b4>
 800555c:	f000 80a0 	beq.w	80056a0 <_dtoa_r+0x4b0>
 8005560:	f1ca 0600 	rsb	r6, sl, #0
 8005564:	4b9f      	ldr	r3, [pc, #636]	; (80057e4 <_dtoa_r+0x5f4>)
 8005566:	4fa0      	ldr	r7, [pc, #640]	; (80057e8 <_dtoa_r+0x5f8>)
 8005568:	f006 020f 	and.w	r2, r6, #15
 800556c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005574:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005578:	f7fb f83e 	bl	80005f8 <__aeabi_dmul>
 800557c:	e9cd 0100 	strd	r0, r1, [sp]
 8005580:	1136      	asrs	r6, r6, #4
 8005582:	2300      	movs	r3, #0
 8005584:	2502      	movs	r5, #2
 8005586:	2e00      	cmp	r6, #0
 8005588:	d17f      	bne.n	800568a <_dtoa_r+0x49a>
 800558a:	2b00      	cmp	r3, #0
 800558c:	d1e1      	bne.n	8005552 <_dtoa_r+0x362>
 800558e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005590:	2b00      	cmp	r3, #0
 8005592:	f000 8087 	beq.w	80056a4 <_dtoa_r+0x4b4>
 8005596:	e9dd 6700 	ldrd	r6, r7, [sp]
 800559a:	2200      	movs	r2, #0
 800559c:	4b93      	ldr	r3, [pc, #588]	; (80057ec <_dtoa_r+0x5fc>)
 800559e:	4630      	mov	r0, r6
 80055a0:	4639      	mov	r1, r7
 80055a2:	f7fb fa9b 	bl	8000adc <__aeabi_dcmplt>
 80055a6:	2800      	cmp	r0, #0
 80055a8:	d07c      	beq.n	80056a4 <_dtoa_r+0x4b4>
 80055aa:	f1b9 0f00 	cmp.w	r9, #0
 80055ae:	d079      	beq.n	80056a4 <_dtoa_r+0x4b4>
 80055b0:	9b02      	ldr	r3, [sp, #8]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	dd35      	ble.n	8005622 <_dtoa_r+0x432>
 80055b6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80055ba:	9308      	str	r3, [sp, #32]
 80055bc:	4639      	mov	r1, r7
 80055be:	2200      	movs	r2, #0
 80055c0:	4b8b      	ldr	r3, [pc, #556]	; (80057f0 <_dtoa_r+0x600>)
 80055c2:	4630      	mov	r0, r6
 80055c4:	f7fb f818 	bl	80005f8 <__aeabi_dmul>
 80055c8:	e9cd 0100 	strd	r0, r1, [sp]
 80055cc:	9f02      	ldr	r7, [sp, #8]
 80055ce:	3501      	adds	r5, #1
 80055d0:	4628      	mov	r0, r5
 80055d2:	f7fa ffa7 	bl	8000524 <__aeabi_i2d>
 80055d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80055da:	f7fb f80d 	bl	80005f8 <__aeabi_dmul>
 80055de:	2200      	movs	r2, #0
 80055e0:	4b84      	ldr	r3, [pc, #528]	; (80057f4 <_dtoa_r+0x604>)
 80055e2:	f7fa fe53 	bl	800028c <__adddf3>
 80055e6:	4605      	mov	r5, r0
 80055e8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80055ec:	2f00      	cmp	r7, #0
 80055ee:	d15d      	bne.n	80056ac <_dtoa_r+0x4bc>
 80055f0:	2200      	movs	r2, #0
 80055f2:	4b81      	ldr	r3, [pc, #516]	; (80057f8 <_dtoa_r+0x608>)
 80055f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80055f8:	f7fa fe46 	bl	8000288 <__aeabi_dsub>
 80055fc:	462a      	mov	r2, r5
 80055fe:	4633      	mov	r3, r6
 8005600:	e9cd 0100 	strd	r0, r1, [sp]
 8005604:	f7fb fa88 	bl	8000b18 <__aeabi_dcmpgt>
 8005608:	2800      	cmp	r0, #0
 800560a:	f040 8288 	bne.w	8005b1e <_dtoa_r+0x92e>
 800560e:	462a      	mov	r2, r5
 8005610:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005614:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005618:	f7fb fa60 	bl	8000adc <__aeabi_dcmplt>
 800561c:	2800      	cmp	r0, #0
 800561e:	f040 827c 	bne.w	8005b1a <_dtoa_r+0x92a>
 8005622:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005626:	e9cd 2300 	strd	r2, r3, [sp]
 800562a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800562c:	2b00      	cmp	r3, #0
 800562e:	f2c0 8150 	blt.w	80058d2 <_dtoa_r+0x6e2>
 8005632:	f1ba 0f0e 	cmp.w	sl, #14
 8005636:	f300 814c 	bgt.w	80058d2 <_dtoa_r+0x6e2>
 800563a:	4b6a      	ldr	r3, [pc, #424]	; (80057e4 <_dtoa_r+0x5f4>)
 800563c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005640:	ed93 7b00 	vldr	d7, [r3]
 8005644:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005646:	2b00      	cmp	r3, #0
 8005648:	ed8d 7b02 	vstr	d7, [sp, #8]
 800564c:	f280 80d8 	bge.w	8005800 <_dtoa_r+0x610>
 8005650:	f1b9 0f00 	cmp.w	r9, #0
 8005654:	f300 80d4 	bgt.w	8005800 <_dtoa_r+0x610>
 8005658:	f040 825e 	bne.w	8005b18 <_dtoa_r+0x928>
 800565c:	2200      	movs	r2, #0
 800565e:	4b66      	ldr	r3, [pc, #408]	; (80057f8 <_dtoa_r+0x608>)
 8005660:	ec51 0b17 	vmov	r0, r1, d7
 8005664:	f7fa ffc8 	bl	80005f8 <__aeabi_dmul>
 8005668:	e9dd 2300 	ldrd	r2, r3, [sp]
 800566c:	f7fb fa4a 	bl	8000b04 <__aeabi_dcmpge>
 8005670:	464f      	mov	r7, r9
 8005672:	464e      	mov	r6, r9
 8005674:	2800      	cmp	r0, #0
 8005676:	f040 8234 	bne.w	8005ae2 <_dtoa_r+0x8f2>
 800567a:	2331      	movs	r3, #49	; 0x31
 800567c:	f10b 0501 	add.w	r5, fp, #1
 8005680:	f88b 3000 	strb.w	r3, [fp]
 8005684:	f10a 0a01 	add.w	sl, sl, #1
 8005688:	e22f      	b.n	8005aea <_dtoa_r+0x8fa>
 800568a:	07f2      	lsls	r2, r6, #31
 800568c:	d505      	bpl.n	800569a <_dtoa_r+0x4aa>
 800568e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005692:	f7fa ffb1 	bl	80005f8 <__aeabi_dmul>
 8005696:	3501      	adds	r5, #1
 8005698:	2301      	movs	r3, #1
 800569a:	1076      	asrs	r6, r6, #1
 800569c:	3708      	adds	r7, #8
 800569e:	e772      	b.n	8005586 <_dtoa_r+0x396>
 80056a0:	2502      	movs	r5, #2
 80056a2:	e774      	b.n	800558e <_dtoa_r+0x39e>
 80056a4:	f8cd a020 	str.w	sl, [sp, #32]
 80056a8:	464f      	mov	r7, r9
 80056aa:	e791      	b.n	80055d0 <_dtoa_r+0x3e0>
 80056ac:	4b4d      	ldr	r3, [pc, #308]	; (80057e4 <_dtoa_r+0x5f4>)
 80056ae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80056b2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80056b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d047      	beq.n	800574c <_dtoa_r+0x55c>
 80056bc:	4602      	mov	r2, r0
 80056be:	460b      	mov	r3, r1
 80056c0:	2000      	movs	r0, #0
 80056c2:	494e      	ldr	r1, [pc, #312]	; (80057fc <_dtoa_r+0x60c>)
 80056c4:	f7fb f8c2 	bl	800084c <__aeabi_ddiv>
 80056c8:	462a      	mov	r2, r5
 80056ca:	4633      	mov	r3, r6
 80056cc:	f7fa fddc 	bl	8000288 <__aeabi_dsub>
 80056d0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80056d4:	465d      	mov	r5, fp
 80056d6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80056da:	f7fb fa3d 	bl	8000b58 <__aeabi_d2iz>
 80056de:	4606      	mov	r6, r0
 80056e0:	f7fa ff20 	bl	8000524 <__aeabi_i2d>
 80056e4:	4602      	mov	r2, r0
 80056e6:	460b      	mov	r3, r1
 80056e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80056ec:	f7fa fdcc 	bl	8000288 <__aeabi_dsub>
 80056f0:	3630      	adds	r6, #48	; 0x30
 80056f2:	f805 6b01 	strb.w	r6, [r5], #1
 80056f6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80056fa:	e9cd 0100 	strd	r0, r1, [sp]
 80056fe:	f7fb f9ed 	bl	8000adc <__aeabi_dcmplt>
 8005702:	2800      	cmp	r0, #0
 8005704:	d163      	bne.n	80057ce <_dtoa_r+0x5de>
 8005706:	e9dd 2300 	ldrd	r2, r3, [sp]
 800570a:	2000      	movs	r0, #0
 800570c:	4937      	ldr	r1, [pc, #220]	; (80057ec <_dtoa_r+0x5fc>)
 800570e:	f7fa fdbb 	bl	8000288 <__aeabi_dsub>
 8005712:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005716:	f7fb f9e1 	bl	8000adc <__aeabi_dcmplt>
 800571a:	2800      	cmp	r0, #0
 800571c:	f040 80b7 	bne.w	800588e <_dtoa_r+0x69e>
 8005720:	eba5 030b 	sub.w	r3, r5, fp
 8005724:	429f      	cmp	r7, r3
 8005726:	f77f af7c 	ble.w	8005622 <_dtoa_r+0x432>
 800572a:	2200      	movs	r2, #0
 800572c:	4b30      	ldr	r3, [pc, #192]	; (80057f0 <_dtoa_r+0x600>)
 800572e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005732:	f7fa ff61 	bl	80005f8 <__aeabi_dmul>
 8005736:	2200      	movs	r2, #0
 8005738:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800573c:	4b2c      	ldr	r3, [pc, #176]	; (80057f0 <_dtoa_r+0x600>)
 800573e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005742:	f7fa ff59 	bl	80005f8 <__aeabi_dmul>
 8005746:	e9cd 0100 	strd	r0, r1, [sp]
 800574a:	e7c4      	b.n	80056d6 <_dtoa_r+0x4e6>
 800574c:	462a      	mov	r2, r5
 800574e:	4633      	mov	r3, r6
 8005750:	f7fa ff52 	bl	80005f8 <__aeabi_dmul>
 8005754:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005758:	eb0b 0507 	add.w	r5, fp, r7
 800575c:	465e      	mov	r6, fp
 800575e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005762:	f7fb f9f9 	bl	8000b58 <__aeabi_d2iz>
 8005766:	4607      	mov	r7, r0
 8005768:	f7fa fedc 	bl	8000524 <__aeabi_i2d>
 800576c:	3730      	adds	r7, #48	; 0x30
 800576e:	4602      	mov	r2, r0
 8005770:	460b      	mov	r3, r1
 8005772:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005776:	f7fa fd87 	bl	8000288 <__aeabi_dsub>
 800577a:	f806 7b01 	strb.w	r7, [r6], #1
 800577e:	42ae      	cmp	r6, r5
 8005780:	e9cd 0100 	strd	r0, r1, [sp]
 8005784:	f04f 0200 	mov.w	r2, #0
 8005788:	d126      	bne.n	80057d8 <_dtoa_r+0x5e8>
 800578a:	4b1c      	ldr	r3, [pc, #112]	; (80057fc <_dtoa_r+0x60c>)
 800578c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005790:	f7fa fd7c 	bl	800028c <__adddf3>
 8005794:	4602      	mov	r2, r0
 8005796:	460b      	mov	r3, r1
 8005798:	e9dd 0100 	ldrd	r0, r1, [sp]
 800579c:	f7fb f9bc 	bl	8000b18 <__aeabi_dcmpgt>
 80057a0:	2800      	cmp	r0, #0
 80057a2:	d174      	bne.n	800588e <_dtoa_r+0x69e>
 80057a4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80057a8:	2000      	movs	r0, #0
 80057aa:	4914      	ldr	r1, [pc, #80]	; (80057fc <_dtoa_r+0x60c>)
 80057ac:	f7fa fd6c 	bl	8000288 <__aeabi_dsub>
 80057b0:	4602      	mov	r2, r0
 80057b2:	460b      	mov	r3, r1
 80057b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80057b8:	f7fb f990 	bl	8000adc <__aeabi_dcmplt>
 80057bc:	2800      	cmp	r0, #0
 80057be:	f43f af30 	beq.w	8005622 <_dtoa_r+0x432>
 80057c2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80057c6:	2b30      	cmp	r3, #48	; 0x30
 80057c8:	f105 32ff 	add.w	r2, r5, #4294967295
 80057cc:	d002      	beq.n	80057d4 <_dtoa_r+0x5e4>
 80057ce:	f8dd a020 	ldr.w	sl, [sp, #32]
 80057d2:	e04a      	b.n	800586a <_dtoa_r+0x67a>
 80057d4:	4615      	mov	r5, r2
 80057d6:	e7f4      	b.n	80057c2 <_dtoa_r+0x5d2>
 80057d8:	4b05      	ldr	r3, [pc, #20]	; (80057f0 <_dtoa_r+0x600>)
 80057da:	f7fa ff0d 	bl	80005f8 <__aeabi_dmul>
 80057de:	e9cd 0100 	strd	r0, r1, [sp]
 80057e2:	e7bc      	b.n	800575e <_dtoa_r+0x56e>
 80057e4:	08006960 	.word	0x08006960
 80057e8:	08006938 	.word	0x08006938
 80057ec:	3ff00000 	.word	0x3ff00000
 80057f0:	40240000 	.word	0x40240000
 80057f4:	401c0000 	.word	0x401c0000
 80057f8:	40140000 	.word	0x40140000
 80057fc:	3fe00000 	.word	0x3fe00000
 8005800:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005804:	465d      	mov	r5, fp
 8005806:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800580a:	4630      	mov	r0, r6
 800580c:	4639      	mov	r1, r7
 800580e:	f7fb f81d 	bl	800084c <__aeabi_ddiv>
 8005812:	f7fb f9a1 	bl	8000b58 <__aeabi_d2iz>
 8005816:	4680      	mov	r8, r0
 8005818:	f7fa fe84 	bl	8000524 <__aeabi_i2d>
 800581c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005820:	f7fa feea 	bl	80005f8 <__aeabi_dmul>
 8005824:	4602      	mov	r2, r0
 8005826:	460b      	mov	r3, r1
 8005828:	4630      	mov	r0, r6
 800582a:	4639      	mov	r1, r7
 800582c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8005830:	f7fa fd2a 	bl	8000288 <__aeabi_dsub>
 8005834:	f805 6b01 	strb.w	r6, [r5], #1
 8005838:	eba5 060b 	sub.w	r6, r5, fp
 800583c:	45b1      	cmp	r9, r6
 800583e:	4602      	mov	r2, r0
 8005840:	460b      	mov	r3, r1
 8005842:	d139      	bne.n	80058b8 <_dtoa_r+0x6c8>
 8005844:	f7fa fd22 	bl	800028c <__adddf3>
 8005848:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800584c:	4606      	mov	r6, r0
 800584e:	460f      	mov	r7, r1
 8005850:	f7fb f962 	bl	8000b18 <__aeabi_dcmpgt>
 8005854:	b9c8      	cbnz	r0, 800588a <_dtoa_r+0x69a>
 8005856:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800585a:	4630      	mov	r0, r6
 800585c:	4639      	mov	r1, r7
 800585e:	f7fb f933 	bl	8000ac8 <__aeabi_dcmpeq>
 8005862:	b110      	cbz	r0, 800586a <_dtoa_r+0x67a>
 8005864:	f018 0f01 	tst.w	r8, #1
 8005868:	d10f      	bne.n	800588a <_dtoa_r+0x69a>
 800586a:	9904      	ldr	r1, [sp, #16]
 800586c:	4620      	mov	r0, r4
 800586e:	f000 facc 	bl	8005e0a <_Bfree>
 8005872:	2300      	movs	r3, #0
 8005874:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005876:	702b      	strb	r3, [r5, #0]
 8005878:	f10a 0301 	add.w	r3, sl, #1
 800587c:	6013      	str	r3, [r2, #0]
 800587e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005880:	2b00      	cmp	r3, #0
 8005882:	f000 8241 	beq.w	8005d08 <_dtoa_r+0xb18>
 8005886:	601d      	str	r5, [r3, #0]
 8005888:	e23e      	b.n	8005d08 <_dtoa_r+0xb18>
 800588a:	f8cd a020 	str.w	sl, [sp, #32]
 800588e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005892:	2a39      	cmp	r2, #57	; 0x39
 8005894:	f105 33ff 	add.w	r3, r5, #4294967295
 8005898:	d108      	bne.n	80058ac <_dtoa_r+0x6bc>
 800589a:	459b      	cmp	fp, r3
 800589c:	d10a      	bne.n	80058b4 <_dtoa_r+0x6c4>
 800589e:	9b08      	ldr	r3, [sp, #32]
 80058a0:	3301      	adds	r3, #1
 80058a2:	9308      	str	r3, [sp, #32]
 80058a4:	2330      	movs	r3, #48	; 0x30
 80058a6:	f88b 3000 	strb.w	r3, [fp]
 80058aa:	465b      	mov	r3, fp
 80058ac:	781a      	ldrb	r2, [r3, #0]
 80058ae:	3201      	adds	r2, #1
 80058b0:	701a      	strb	r2, [r3, #0]
 80058b2:	e78c      	b.n	80057ce <_dtoa_r+0x5de>
 80058b4:	461d      	mov	r5, r3
 80058b6:	e7ea      	b.n	800588e <_dtoa_r+0x69e>
 80058b8:	2200      	movs	r2, #0
 80058ba:	4b9b      	ldr	r3, [pc, #620]	; (8005b28 <_dtoa_r+0x938>)
 80058bc:	f7fa fe9c 	bl	80005f8 <__aeabi_dmul>
 80058c0:	2200      	movs	r2, #0
 80058c2:	2300      	movs	r3, #0
 80058c4:	4606      	mov	r6, r0
 80058c6:	460f      	mov	r7, r1
 80058c8:	f7fb f8fe 	bl	8000ac8 <__aeabi_dcmpeq>
 80058cc:	2800      	cmp	r0, #0
 80058ce:	d09a      	beq.n	8005806 <_dtoa_r+0x616>
 80058d0:	e7cb      	b.n	800586a <_dtoa_r+0x67a>
 80058d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80058d4:	2a00      	cmp	r2, #0
 80058d6:	f000 808b 	beq.w	80059f0 <_dtoa_r+0x800>
 80058da:	9a06      	ldr	r2, [sp, #24]
 80058dc:	2a01      	cmp	r2, #1
 80058de:	dc6e      	bgt.n	80059be <_dtoa_r+0x7ce>
 80058e0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80058e2:	2a00      	cmp	r2, #0
 80058e4:	d067      	beq.n	80059b6 <_dtoa_r+0x7c6>
 80058e6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80058ea:	9f07      	ldr	r7, [sp, #28]
 80058ec:	9d05      	ldr	r5, [sp, #20]
 80058ee:	9a05      	ldr	r2, [sp, #20]
 80058f0:	2101      	movs	r1, #1
 80058f2:	441a      	add	r2, r3
 80058f4:	4620      	mov	r0, r4
 80058f6:	9205      	str	r2, [sp, #20]
 80058f8:	4498      	add	r8, r3
 80058fa:	f000 fb26 	bl	8005f4a <__i2b>
 80058fe:	4606      	mov	r6, r0
 8005900:	2d00      	cmp	r5, #0
 8005902:	dd0c      	ble.n	800591e <_dtoa_r+0x72e>
 8005904:	f1b8 0f00 	cmp.w	r8, #0
 8005908:	dd09      	ble.n	800591e <_dtoa_r+0x72e>
 800590a:	4545      	cmp	r5, r8
 800590c:	9a05      	ldr	r2, [sp, #20]
 800590e:	462b      	mov	r3, r5
 8005910:	bfa8      	it	ge
 8005912:	4643      	movge	r3, r8
 8005914:	1ad2      	subs	r2, r2, r3
 8005916:	9205      	str	r2, [sp, #20]
 8005918:	1aed      	subs	r5, r5, r3
 800591a:	eba8 0803 	sub.w	r8, r8, r3
 800591e:	9b07      	ldr	r3, [sp, #28]
 8005920:	b1eb      	cbz	r3, 800595e <_dtoa_r+0x76e>
 8005922:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005924:	2b00      	cmp	r3, #0
 8005926:	d067      	beq.n	80059f8 <_dtoa_r+0x808>
 8005928:	b18f      	cbz	r7, 800594e <_dtoa_r+0x75e>
 800592a:	4631      	mov	r1, r6
 800592c:	463a      	mov	r2, r7
 800592e:	4620      	mov	r0, r4
 8005930:	f000 fbaa 	bl	8006088 <__pow5mult>
 8005934:	9a04      	ldr	r2, [sp, #16]
 8005936:	4601      	mov	r1, r0
 8005938:	4606      	mov	r6, r0
 800593a:	4620      	mov	r0, r4
 800593c:	f000 fb0e 	bl	8005f5c <__multiply>
 8005940:	9904      	ldr	r1, [sp, #16]
 8005942:	9008      	str	r0, [sp, #32]
 8005944:	4620      	mov	r0, r4
 8005946:	f000 fa60 	bl	8005e0a <_Bfree>
 800594a:	9b08      	ldr	r3, [sp, #32]
 800594c:	9304      	str	r3, [sp, #16]
 800594e:	9b07      	ldr	r3, [sp, #28]
 8005950:	1bda      	subs	r2, r3, r7
 8005952:	d004      	beq.n	800595e <_dtoa_r+0x76e>
 8005954:	9904      	ldr	r1, [sp, #16]
 8005956:	4620      	mov	r0, r4
 8005958:	f000 fb96 	bl	8006088 <__pow5mult>
 800595c:	9004      	str	r0, [sp, #16]
 800595e:	2101      	movs	r1, #1
 8005960:	4620      	mov	r0, r4
 8005962:	f000 faf2 	bl	8005f4a <__i2b>
 8005966:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005968:	4607      	mov	r7, r0
 800596a:	2b00      	cmp	r3, #0
 800596c:	f000 81d0 	beq.w	8005d10 <_dtoa_r+0xb20>
 8005970:	461a      	mov	r2, r3
 8005972:	4601      	mov	r1, r0
 8005974:	4620      	mov	r0, r4
 8005976:	f000 fb87 	bl	8006088 <__pow5mult>
 800597a:	9b06      	ldr	r3, [sp, #24]
 800597c:	2b01      	cmp	r3, #1
 800597e:	4607      	mov	r7, r0
 8005980:	dc40      	bgt.n	8005a04 <_dtoa_r+0x814>
 8005982:	9b00      	ldr	r3, [sp, #0]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d139      	bne.n	80059fc <_dtoa_r+0x80c>
 8005988:	9b01      	ldr	r3, [sp, #4]
 800598a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800598e:	2b00      	cmp	r3, #0
 8005990:	d136      	bne.n	8005a00 <_dtoa_r+0x810>
 8005992:	9b01      	ldr	r3, [sp, #4]
 8005994:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005998:	0d1b      	lsrs	r3, r3, #20
 800599a:	051b      	lsls	r3, r3, #20
 800599c:	b12b      	cbz	r3, 80059aa <_dtoa_r+0x7ba>
 800599e:	9b05      	ldr	r3, [sp, #20]
 80059a0:	3301      	adds	r3, #1
 80059a2:	9305      	str	r3, [sp, #20]
 80059a4:	f108 0801 	add.w	r8, r8, #1
 80059a8:	2301      	movs	r3, #1
 80059aa:	9307      	str	r3, [sp, #28]
 80059ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d12a      	bne.n	8005a08 <_dtoa_r+0x818>
 80059b2:	2001      	movs	r0, #1
 80059b4:	e030      	b.n	8005a18 <_dtoa_r+0x828>
 80059b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80059b8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80059bc:	e795      	b.n	80058ea <_dtoa_r+0x6fa>
 80059be:	9b07      	ldr	r3, [sp, #28]
 80059c0:	f109 37ff 	add.w	r7, r9, #4294967295
 80059c4:	42bb      	cmp	r3, r7
 80059c6:	bfbf      	itttt	lt
 80059c8:	9b07      	ldrlt	r3, [sp, #28]
 80059ca:	9707      	strlt	r7, [sp, #28]
 80059cc:	1afa      	sublt	r2, r7, r3
 80059ce:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80059d0:	bfbb      	ittet	lt
 80059d2:	189b      	addlt	r3, r3, r2
 80059d4:	930e      	strlt	r3, [sp, #56]	; 0x38
 80059d6:	1bdf      	subge	r7, r3, r7
 80059d8:	2700      	movlt	r7, #0
 80059da:	f1b9 0f00 	cmp.w	r9, #0
 80059de:	bfb5      	itete	lt
 80059e0:	9b05      	ldrlt	r3, [sp, #20]
 80059e2:	9d05      	ldrge	r5, [sp, #20]
 80059e4:	eba3 0509 	sublt.w	r5, r3, r9
 80059e8:	464b      	movge	r3, r9
 80059ea:	bfb8      	it	lt
 80059ec:	2300      	movlt	r3, #0
 80059ee:	e77e      	b.n	80058ee <_dtoa_r+0x6fe>
 80059f0:	9f07      	ldr	r7, [sp, #28]
 80059f2:	9d05      	ldr	r5, [sp, #20]
 80059f4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80059f6:	e783      	b.n	8005900 <_dtoa_r+0x710>
 80059f8:	9a07      	ldr	r2, [sp, #28]
 80059fa:	e7ab      	b.n	8005954 <_dtoa_r+0x764>
 80059fc:	2300      	movs	r3, #0
 80059fe:	e7d4      	b.n	80059aa <_dtoa_r+0x7ba>
 8005a00:	9b00      	ldr	r3, [sp, #0]
 8005a02:	e7d2      	b.n	80059aa <_dtoa_r+0x7ba>
 8005a04:	2300      	movs	r3, #0
 8005a06:	9307      	str	r3, [sp, #28]
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8005a0e:	6918      	ldr	r0, [r3, #16]
 8005a10:	f000 fa4d 	bl	8005eae <__hi0bits>
 8005a14:	f1c0 0020 	rsb	r0, r0, #32
 8005a18:	4440      	add	r0, r8
 8005a1a:	f010 001f 	ands.w	r0, r0, #31
 8005a1e:	d047      	beq.n	8005ab0 <_dtoa_r+0x8c0>
 8005a20:	f1c0 0320 	rsb	r3, r0, #32
 8005a24:	2b04      	cmp	r3, #4
 8005a26:	dd3b      	ble.n	8005aa0 <_dtoa_r+0x8b0>
 8005a28:	9b05      	ldr	r3, [sp, #20]
 8005a2a:	f1c0 001c 	rsb	r0, r0, #28
 8005a2e:	4403      	add	r3, r0
 8005a30:	9305      	str	r3, [sp, #20]
 8005a32:	4405      	add	r5, r0
 8005a34:	4480      	add	r8, r0
 8005a36:	9b05      	ldr	r3, [sp, #20]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	dd05      	ble.n	8005a48 <_dtoa_r+0x858>
 8005a3c:	461a      	mov	r2, r3
 8005a3e:	9904      	ldr	r1, [sp, #16]
 8005a40:	4620      	mov	r0, r4
 8005a42:	f000 fb6f 	bl	8006124 <__lshift>
 8005a46:	9004      	str	r0, [sp, #16]
 8005a48:	f1b8 0f00 	cmp.w	r8, #0
 8005a4c:	dd05      	ble.n	8005a5a <_dtoa_r+0x86a>
 8005a4e:	4639      	mov	r1, r7
 8005a50:	4642      	mov	r2, r8
 8005a52:	4620      	mov	r0, r4
 8005a54:	f000 fb66 	bl	8006124 <__lshift>
 8005a58:	4607      	mov	r7, r0
 8005a5a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005a5c:	b353      	cbz	r3, 8005ab4 <_dtoa_r+0x8c4>
 8005a5e:	4639      	mov	r1, r7
 8005a60:	9804      	ldr	r0, [sp, #16]
 8005a62:	f000 fbb3 	bl	80061cc <__mcmp>
 8005a66:	2800      	cmp	r0, #0
 8005a68:	da24      	bge.n	8005ab4 <_dtoa_r+0x8c4>
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	220a      	movs	r2, #10
 8005a6e:	9904      	ldr	r1, [sp, #16]
 8005a70:	4620      	mov	r0, r4
 8005a72:	f000 f9e1 	bl	8005e38 <__multadd>
 8005a76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a78:	9004      	str	r0, [sp, #16]
 8005a7a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	f000 814d 	beq.w	8005d1e <_dtoa_r+0xb2e>
 8005a84:	2300      	movs	r3, #0
 8005a86:	4631      	mov	r1, r6
 8005a88:	220a      	movs	r2, #10
 8005a8a:	4620      	mov	r0, r4
 8005a8c:	f000 f9d4 	bl	8005e38 <__multadd>
 8005a90:	9b02      	ldr	r3, [sp, #8]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	4606      	mov	r6, r0
 8005a96:	dc4f      	bgt.n	8005b38 <_dtoa_r+0x948>
 8005a98:	9b06      	ldr	r3, [sp, #24]
 8005a9a:	2b02      	cmp	r3, #2
 8005a9c:	dd4c      	ble.n	8005b38 <_dtoa_r+0x948>
 8005a9e:	e011      	b.n	8005ac4 <_dtoa_r+0x8d4>
 8005aa0:	d0c9      	beq.n	8005a36 <_dtoa_r+0x846>
 8005aa2:	9a05      	ldr	r2, [sp, #20]
 8005aa4:	331c      	adds	r3, #28
 8005aa6:	441a      	add	r2, r3
 8005aa8:	9205      	str	r2, [sp, #20]
 8005aaa:	441d      	add	r5, r3
 8005aac:	4498      	add	r8, r3
 8005aae:	e7c2      	b.n	8005a36 <_dtoa_r+0x846>
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	e7f6      	b.n	8005aa2 <_dtoa_r+0x8b2>
 8005ab4:	f1b9 0f00 	cmp.w	r9, #0
 8005ab8:	dc38      	bgt.n	8005b2c <_dtoa_r+0x93c>
 8005aba:	9b06      	ldr	r3, [sp, #24]
 8005abc:	2b02      	cmp	r3, #2
 8005abe:	dd35      	ble.n	8005b2c <_dtoa_r+0x93c>
 8005ac0:	f8cd 9008 	str.w	r9, [sp, #8]
 8005ac4:	9b02      	ldr	r3, [sp, #8]
 8005ac6:	b963      	cbnz	r3, 8005ae2 <_dtoa_r+0x8f2>
 8005ac8:	4639      	mov	r1, r7
 8005aca:	2205      	movs	r2, #5
 8005acc:	4620      	mov	r0, r4
 8005ace:	f000 f9b3 	bl	8005e38 <__multadd>
 8005ad2:	4601      	mov	r1, r0
 8005ad4:	4607      	mov	r7, r0
 8005ad6:	9804      	ldr	r0, [sp, #16]
 8005ad8:	f000 fb78 	bl	80061cc <__mcmp>
 8005adc:	2800      	cmp	r0, #0
 8005ade:	f73f adcc 	bgt.w	800567a <_dtoa_r+0x48a>
 8005ae2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ae4:	465d      	mov	r5, fp
 8005ae6:	ea6f 0a03 	mvn.w	sl, r3
 8005aea:	f04f 0900 	mov.w	r9, #0
 8005aee:	4639      	mov	r1, r7
 8005af0:	4620      	mov	r0, r4
 8005af2:	f000 f98a 	bl	8005e0a <_Bfree>
 8005af6:	2e00      	cmp	r6, #0
 8005af8:	f43f aeb7 	beq.w	800586a <_dtoa_r+0x67a>
 8005afc:	f1b9 0f00 	cmp.w	r9, #0
 8005b00:	d005      	beq.n	8005b0e <_dtoa_r+0x91e>
 8005b02:	45b1      	cmp	r9, r6
 8005b04:	d003      	beq.n	8005b0e <_dtoa_r+0x91e>
 8005b06:	4649      	mov	r1, r9
 8005b08:	4620      	mov	r0, r4
 8005b0a:	f000 f97e 	bl	8005e0a <_Bfree>
 8005b0e:	4631      	mov	r1, r6
 8005b10:	4620      	mov	r0, r4
 8005b12:	f000 f97a 	bl	8005e0a <_Bfree>
 8005b16:	e6a8      	b.n	800586a <_dtoa_r+0x67a>
 8005b18:	2700      	movs	r7, #0
 8005b1a:	463e      	mov	r6, r7
 8005b1c:	e7e1      	b.n	8005ae2 <_dtoa_r+0x8f2>
 8005b1e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8005b22:	463e      	mov	r6, r7
 8005b24:	e5a9      	b.n	800567a <_dtoa_r+0x48a>
 8005b26:	bf00      	nop
 8005b28:	40240000 	.word	0x40240000
 8005b2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b2e:	f8cd 9008 	str.w	r9, [sp, #8]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	f000 80fa 	beq.w	8005d2c <_dtoa_r+0xb3c>
 8005b38:	2d00      	cmp	r5, #0
 8005b3a:	dd05      	ble.n	8005b48 <_dtoa_r+0x958>
 8005b3c:	4631      	mov	r1, r6
 8005b3e:	462a      	mov	r2, r5
 8005b40:	4620      	mov	r0, r4
 8005b42:	f000 faef 	bl	8006124 <__lshift>
 8005b46:	4606      	mov	r6, r0
 8005b48:	9b07      	ldr	r3, [sp, #28]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d04c      	beq.n	8005be8 <_dtoa_r+0x9f8>
 8005b4e:	6871      	ldr	r1, [r6, #4]
 8005b50:	4620      	mov	r0, r4
 8005b52:	f000 f926 	bl	8005da2 <_Balloc>
 8005b56:	6932      	ldr	r2, [r6, #16]
 8005b58:	3202      	adds	r2, #2
 8005b5a:	4605      	mov	r5, r0
 8005b5c:	0092      	lsls	r2, r2, #2
 8005b5e:	f106 010c 	add.w	r1, r6, #12
 8005b62:	300c      	adds	r0, #12
 8005b64:	f000 f912 	bl	8005d8c <memcpy>
 8005b68:	2201      	movs	r2, #1
 8005b6a:	4629      	mov	r1, r5
 8005b6c:	4620      	mov	r0, r4
 8005b6e:	f000 fad9 	bl	8006124 <__lshift>
 8005b72:	9b00      	ldr	r3, [sp, #0]
 8005b74:	f8cd b014 	str.w	fp, [sp, #20]
 8005b78:	f003 0301 	and.w	r3, r3, #1
 8005b7c:	46b1      	mov	r9, r6
 8005b7e:	9307      	str	r3, [sp, #28]
 8005b80:	4606      	mov	r6, r0
 8005b82:	4639      	mov	r1, r7
 8005b84:	9804      	ldr	r0, [sp, #16]
 8005b86:	f7ff faa5 	bl	80050d4 <quorem>
 8005b8a:	4649      	mov	r1, r9
 8005b8c:	4605      	mov	r5, r0
 8005b8e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005b92:	9804      	ldr	r0, [sp, #16]
 8005b94:	f000 fb1a 	bl	80061cc <__mcmp>
 8005b98:	4632      	mov	r2, r6
 8005b9a:	9000      	str	r0, [sp, #0]
 8005b9c:	4639      	mov	r1, r7
 8005b9e:	4620      	mov	r0, r4
 8005ba0:	f000 fb2e 	bl	8006200 <__mdiff>
 8005ba4:	68c3      	ldr	r3, [r0, #12]
 8005ba6:	4602      	mov	r2, r0
 8005ba8:	bb03      	cbnz	r3, 8005bec <_dtoa_r+0x9fc>
 8005baa:	4601      	mov	r1, r0
 8005bac:	9008      	str	r0, [sp, #32]
 8005bae:	9804      	ldr	r0, [sp, #16]
 8005bb0:	f000 fb0c 	bl	80061cc <__mcmp>
 8005bb4:	9a08      	ldr	r2, [sp, #32]
 8005bb6:	4603      	mov	r3, r0
 8005bb8:	4611      	mov	r1, r2
 8005bba:	4620      	mov	r0, r4
 8005bbc:	9308      	str	r3, [sp, #32]
 8005bbe:	f000 f924 	bl	8005e0a <_Bfree>
 8005bc2:	9b08      	ldr	r3, [sp, #32]
 8005bc4:	b9a3      	cbnz	r3, 8005bf0 <_dtoa_r+0xa00>
 8005bc6:	9a06      	ldr	r2, [sp, #24]
 8005bc8:	b992      	cbnz	r2, 8005bf0 <_dtoa_r+0xa00>
 8005bca:	9a07      	ldr	r2, [sp, #28]
 8005bcc:	b982      	cbnz	r2, 8005bf0 <_dtoa_r+0xa00>
 8005bce:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005bd2:	d029      	beq.n	8005c28 <_dtoa_r+0xa38>
 8005bd4:	9b00      	ldr	r3, [sp, #0]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	dd01      	ble.n	8005bde <_dtoa_r+0x9ee>
 8005bda:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8005bde:	9b05      	ldr	r3, [sp, #20]
 8005be0:	1c5d      	adds	r5, r3, #1
 8005be2:	f883 8000 	strb.w	r8, [r3]
 8005be6:	e782      	b.n	8005aee <_dtoa_r+0x8fe>
 8005be8:	4630      	mov	r0, r6
 8005bea:	e7c2      	b.n	8005b72 <_dtoa_r+0x982>
 8005bec:	2301      	movs	r3, #1
 8005bee:	e7e3      	b.n	8005bb8 <_dtoa_r+0x9c8>
 8005bf0:	9a00      	ldr	r2, [sp, #0]
 8005bf2:	2a00      	cmp	r2, #0
 8005bf4:	db04      	blt.n	8005c00 <_dtoa_r+0xa10>
 8005bf6:	d125      	bne.n	8005c44 <_dtoa_r+0xa54>
 8005bf8:	9a06      	ldr	r2, [sp, #24]
 8005bfa:	bb1a      	cbnz	r2, 8005c44 <_dtoa_r+0xa54>
 8005bfc:	9a07      	ldr	r2, [sp, #28]
 8005bfe:	bb0a      	cbnz	r2, 8005c44 <_dtoa_r+0xa54>
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	ddec      	ble.n	8005bde <_dtoa_r+0x9ee>
 8005c04:	2201      	movs	r2, #1
 8005c06:	9904      	ldr	r1, [sp, #16]
 8005c08:	4620      	mov	r0, r4
 8005c0a:	f000 fa8b 	bl	8006124 <__lshift>
 8005c0e:	4639      	mov	r1, r7
 8005c10:	9004      	str	r0, [sp, #16]
 8005c12:	f000 fadb 	bl	80061cc <__mcmp>
 8005c16:	2800      	cmp	r0, #0
 8005c18:	dc03      	bgt.n	8005c22 <_dtoa_r+0xa32>
 8005c1a:	d1e0      	bne.n	8005bde <_dtoa_r+0x9ee>
 8005c1c:	f018 0f01 	tst.w	r8, #1
 8005c20:	d0dd      	beq.n	8005bde <_dtoa_r+0x9ee>
 8005c22:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005c26:	d1d8      	bne.n	8005bda <_dtoa_r+0x9ea>
 8005c28:	9b05      	ldr	r3, [sp, #20]
 8005c2a:	9a05      	ldr	r2, [sp, #20]
 8005c2c:	1c5d      	adds	r5, r3, #1
 8005c2e:	2339      	movs	r3, #57	; 0x39
 8005c30:	7013      	strb	r3, [r2, #0]
 8005c32:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005c36:	2b39      	cmp	r3, #57	; 0x39
 8005c38:	f105 32ff 	add.w	r2, r5, #4294967295
 8005c3c:	d04f      	beq.n	8005cde <_dtoa_r+0xaee>
 8005c3e:	3301      	adds	r3, #1
 8005c40:	7013      	strb	r3, [r2, #0]
 8005c42:	e754      	b.n	8005aee <_dtoa_r+0x8fe>
 8005c44:	9a05      	ldr	r2, [sp, #20]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	f102 0501 	add.w	r5, r2, #1
 8005c4c:	dd06      	ble.n	8005c5c <_dtoa_r+0xa6c>
 8005c4e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005c52:	d0e9      	beq.n	8005c28 <_dtoa_r+0xa38>
 8005c54:	f108 0801 	add.w	r8, r8, #1
 8005c58:	9b05      	ldr	r3, [sp, #20]
 8005c5a:	e7c2      	b.n	8005be2 <_dtoa_r+0x9f2>
 8005c5c:	9a02      	ldr	r2, [sp, #8]
 8005c5e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8005c62:	eba5 030b 	sub.w	r3, r5, fp
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d021      	beq.n	8005cae <_dtoa_r+0xabe>
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	220a      	movs	r2, #10
 8005c6e:	9904      	ldr	r1, [sp, #16]
 8005c70:	4620      	mov	r0, r4
 8005c72:	f000 f8e1 	bl	8005e38 <__multadd>
 8005c76:	45b1      	cmp	r9, r6
 8005c78:	9004      	str	r0, [sp, #16]
 8005c7a:	f04f 0300 	mov.w	r3, #0
 8005c7e:	f04f 020a 	mov.w	r2, #10
 8005c82:	4649      	mov	r1, r9
 8005c84:	4620      	mov	r0, r4
 8005c86:	d105      	bne.n	8005c94 <_dtoa_r+0xaa4>
 8005c88:	f000 f8d6 	bl	8005e38 <__multadd>
 8005c8c:	4681      	mov	r9, r0
 8005c8e:	4606      	mov	r6, r0
 8005c90:	9505      	str	r5, [sp, #20]
 8005c92:	e776      	b.n	8005b82 <_dtoa_r+0x992>
 8005c94:	f000 f8d0 	bl	8005e38 <__multadd>
 8005c98:	4631      	mov	r1, r6
 8005c9a:	4681      	mov	r9, r0
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	220a      	movs	r2, #10
 8005ca0:	4620      	mov	r0, r4
 8005ca2:	f000 f8c9 	bl	8005e38 <__multadd>
 8005ca6:	4606      	mov	r6, r0
 8005ca8:	e7f2      	b.n	8005c90 <_dtoa_r+0xaa0>
 8005caa:	f04f 0900 	mov.w	r9, #0
 8005cae:	2201      	movs	r2, #1
 8005cb0:	9904      	ldr	r1, [sp, #16]
 8005cb2:	4620      	mov	r0, r4
 8005cb4:	f000 fa36 	bl	8006124 <__lshift>
 8005cb8:	4639      	mov	r1, r7
 8005cba:	9004      	str	r0, [sp, #16]
 8005cbc:	f000 fa86 	bl	80061cc <__mcmp>
 8005cc0:	2800      	cmp	r0, #0
 8005cc2:	dcb6      	bgt.n	8005c32 <_dtoa_r+0xa42>
 8005cc4:	d102      	bne.n	8005ccc <_dtoa_r+0xadc>
 8005cc6:	f018 0f01 	tst.w	r8, #1
 8005cca:	d1b2      	bne.n	8005c32 <_dtoa_r+0xa42>
 8005ccc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005cd0:	2b30      	cmp	r3, #48	; 0x30
 8005cd2:	f105 32ff 	add.w	r2, r5, #4294967295
 8005cd6:	f47f af0a 	bne.w	8005aee <_dtoa_r+0x8fe>
 8005cda:	4615      	mov	r5, r2
 8005cdc:	e7f6      	b.n	8005ccc <_dtoa_r+0xadc>
 8005cde:	4593      	cmp	fp, r2
 8005ce0:	d105      	bne.n	8005cee <_dtoa_r+0xafe>
 8005ce2:	2331      	movs	r3, #49	; 0x31
 8005ce4:	f10a 0a01 	add.w	sl, sl, #1
 8005ce8:	f88b 3000 	strb.w	r3, [fp]
 8005cec:	e6ff      	b.n	8005aee <_dtoa_r+0x8fe>
 8005cee:	4615      	mov	r5, r2
 8005cf0:	e79f      	b.n	8005c32 <_dtoa_r+0xa42>
 8005cf2:	f8df b064 	ldr.w	fp, [pc, #100]	; 8005d58 <_dtoa_r+0xb68>
 8005cf6:	e007      	b.n	8005d08 <_dtoa_r+0xb18>
 8005cf8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005cfa:	f8df b060 	ldr.w	fp, [pc, #96]	; 8005d5c <_dtoa_r+0xb6c>
 8005cfe:	b11b      	cbz	r3, 8005d08 <_dtoa_r+0xb18>
 8005d00:	f10b 0308 	add.w	r3, fp, #8
 8005d04:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005d06:	6013      	str	r3, [r2, #0]
 8005d08:	4658      	mov	r0, fp
 8005d0a:	b017      	add	sp, #92	; 0x5c
 8005d0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d10:	9b06      	ldr	r3, [sp, #24]
 8005d12:	2b01      	cmp	r3, #1
 8005d14:	f77f ae35 	ble.w	8005982 <_dtoa_r+0x792>
 8005d18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005d1a:	9307      	str	r3, [sp, #28]
 8005d1c:	e649      	b.n	80059b2 <_dtoa_r+0x7c2>
 8005d1e:	9b02      	ldr	r3, [sp, #8]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	dc03      	bgt.n	8005d2c <_dtoa_r+0xb3c>
 8005d24:	9b06      	ldr	r3, [sp, #24]
 8005d26:	2b02      	cmp	r3, #2
 8005d28:	f73f aecc 	bgt.w	8005ac4 <_dtoa_r+0x8d4>
 8005d2c:	465d      	mov	r5, fp
 8005d2e:	4639      	mov	r1, r7
 8005d30:	9804      	ldr	r0, [sp, #16]
 8005d32:	f7ff f9cf 	bl	80050d4 <quorem>
 8005d36:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005d3a:	f805 8b01 	strb.w	r8, [r5], #1
 8005d3e:	9a02      	ldr	r2, [sp, #8]
 8005d40:	eba5 030b 	sub.w	r3, r5, fp
 8005d44:	429a      	cmp	r2, r3
 8005d46:	ddb0      	ble.n	8005caa <_dtoa_r+0xaba>
 8005d48:	2300      	movs	r3, #0
 8005d4a:	220a      	movs	r2, #10
 8005d4c:	9904      	ldr	r1, [sp, #16]
 8005d4e:	4620      	mov	r0, r4
 8005d50:	f000 f872 	bl	8005e38 <__multadd>
 8005d54:	9004      	str	r0, [sp, #16]
 8005d56:	e7ea      	b.n	8005d2e <_dtoa_r+0xb3e>
 8005d58:	08006900 	.word	0x08006900
 8005d5c:	08006924 	.word	0x08006924

08005d60 <_localeconv_r>:
 8005d60:	4b04      	ldr	r3, [pc, #16]	; (8005d74 <_localeconv_r+0x14>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	6a18      	ldr	r0, [r3, #32]
 8005d66:	4b04      	ldr	r3, [pc, #16]	; (8005d78 <_localeconv_r+0x18>)
 8005d68:	2800      	cmp	r0, #0
 8005d6a:	bf08      	it	eq
 8005d6c:	4618      	moveq	r0, r3
 8005d6e:	30f0      	adds	r0, #240	; 0xf0
 8005d70:	4770      	bx	lr
 8005d72:	bf00      	nop
 8005d74:	2000000c 	.word	0x2000000c
 8005d78:	20000070 	.word	0x20000070

08005d7c <malloc>:
 8005d7c:	4b02      	ldr	r3, [pc, #8]	; (8005d88 <malloc+0xc>)
 8005d7e:	4601      	mov	r1, r0
 8005d80:	6818      	ldr	r0, [r3, #0]
 8005d82:	f000 bb45 	b.w	8006410 <_malloc_r>
 8005d86:	bf00      	nop
 8005d88:	2000000c 	.word	0x2000000c

08005d8c <memcpy>:
 8005d8c:	b510      	push	{r4, lr}
 8005d8e:	1e43      	subs	r3, r0, #1
 8005d90:	440a      	add	r2, r1
 8005d92:	4291      	cmp	r1, r2
 8005d94:	d100      	bne.n	8005d98 <memcpy+0xc>
 8005d96:	bd10      	pop	{r4, pc}
 8005d98:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005d9c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005da0:	e7f7      	b.n	8005d92 <memcpy+0x6>

08005da2 <_Balloc>:
 8005da2:	b570      	push	{r4, r5, r6, lr}
 8005da4:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005da6:	4604      	mov	r4, r0
 8005da8:	460e      	mov	r6, r1
 8005daa:	b93d      	cbnz	r5, 8005dbc <_Balloc+0x1a>
 8005dac:	2010      	movs	r0, #16
 8005dae:	f7ff ffe5 	bl	8005d7c <malloc>
 8005db2:	6260      	str	r0, [r4, #36]	; 0x24
 8005db4:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005db8:	6005      	str	r5, [r0, #0]
 8005dba:	60c5      	str	r5, [r0, #12]
 8005dbc:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005dbe:	68eb      	ldr	r3, [r5, #12]
 8005dc0:	b183      	cbz	r3, 8005de4 <_Balloc+0x42>
 8005dc2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005dc4:	68db      	ldr	r3, [r3, #12]
 8005dc6:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005dca:	b9b8      	cbnz	r0, 8005dfc <_Balloc+0x5a>
 8005dcc:	2101      	movs	r1, #1
 8005dce:	fa01 f506 	lsl.w	r5, r1, r6
 8005dd2:	1d6a      	adds	r2, r5, #5
 8005dd4:	0092      	lsls	r2, r2, #2
 8005dd6:	4620      	mov	r0, r4
 8005dd8:	f000 fabe 	bl	8006358 <_calloc_r>
 8005ddc:	b160      	cbz	r0, 8005df8 <_Balloc+0x56>
 8005dde:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8005de2:	e00e      	b.n	8005e02 <_Balloc+0x60>
 8005de4:	2221      	movs	r2, #33	; 0x21
 8005de6:	2104      	movs	r1, #4
 8005de8:	4620      	mov	r0, r4
 8005dea:	f000 fab5 	bl	8006358 <_calloc_r>
 8005dee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005df0:	60e8      	str	r0, [r5, #12]
 8005df2:	68db      	ldr	r3, [r3, #12]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d1e4      	bne.n	8005dc2 <_Balloc+0x20>
 8005df8:	2000      	movs	r0, #0
 8005dfa:	bd70      	pop	{r4, r5, r6, pc}
 8005dfc:	6802      	ldr	r2, [r0, #0]
 8005dfe:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8005e02:	2300      	movs	r3, #0
 8005e04:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005e08:	e7f7      	b.n	8005dfa <_Balloc+0x58>

08005e0a <_Bfree>:
 8005e0a:	b570      	push	{r4, r5, r6, lr}
 8005e0c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005e0e:	4606      	mov	r6, r0
 8005e10:	460d      	mov	r5, r1
 8005e12:	b93c      	cbnz	r4, 8005e24 <_Bfree+0x1a>
 8005e14:	2010      	movs	r0, #16
 8005e16:	f7ff ffb1 	bl	8005d7c <malloc>
 8005e1a:	6270      	str	r0, [r6, #36]	; 0x24
 8005e1c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005e20:	6004      	str	r4, [r0, #0]
 8005e22:	60c4      	str	r4, [r0, #12]
 8005e24:	b13d      	cbz	r5, 8005e36 <_Bfree+0x2c>
 8005e26:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8005e28:	686a      	ldr	r2, [r5, #4]
 8005e2a:	68db      	ldr	r3, [r3, #12]
 8005e2c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005e30:	6029      	str	r1, [r5, #0]
 8005e32:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8005e36:	bd70      	pop	{r4, r5, r6, pc}

08005e38 <__multadd>:
 8005e38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e3c:	690d      	ldr	r5, [r1, #16]
 8005e3e:	461f      	mov	r7, r3
 8005e40:	4606      	mov	r6, r0
 8005e42:	460c      	mov	r4, r1
 8005e44:	f101 0c14 	add.w	ip, r1, #20
 8005e48:	2300      	movs	r3, #0
 8005e4a:	f8dc 0000 	ldr.w	r0, [ip]
 8005e4e:	b281      	uxth	r1, r0
 8005e50:	fb02 7101 	mla	r1, r2, r1, r7
 8005e54:	0c0f      	lsrs	r7, r1, #16
 8005e56:	0c00      	lsrs	r0, r0, #16
 8005e58:	fb02 7000 	mla	r0, r2, r0, r7
 8005e5c:	b289      	uxth	r1, r1
 8005e5e:	3301      	adds	r3, #1
 8005e60:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8005e64:	429d      	cmp	r5, r3
 8005e66:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8005e6a:	f84c 1b04 	str.w	r1, [ip], #4
 8005e6e:	dcec      	bgt.n	8005e4a <__multadd+0x12>
 8005e70:	b1d7      	cbz	r7, 8005ea8 <__multadd+0x70>
 8005e72:	68a3      	ldr	r3, [r4, #8]
 8005e74:	42ab      	cmp	r3, r5
 8005e76:	dc12      	bgt.n	8005e9e <__multadd+0x66>
 8005e78:	6861      	ldr	r1, [r4, #4]
 8005e7a:	4630      	mov	r0, r6
 8005e7c:	3101      	adds	r1, #1
 8005e7e:	f7ff ff90 	bl	8005da2 <_Balloc>
 8005e82:	6922      	ldr	r2, [r4, #16]
 8005e84:	3202      	adds	r2, #2
 8005e86:	f104 010c 	add.w	r1, r4, #12
 8005e8a:	4680      	mov	r8, r0
 8005e8c:	0092      	lsls	r2, r2, #2
 8005e8e:	300c      	adds	r0, #12
 8005e90:	f7ff ff7c 	bl	8005d8c <memcpy>
 8005e94:	4621      	mov	r1, r4
 8005e96:	4630      	mov	r0, r6
 8005e98:	f7ff ffb7 	bl	8005e0a <_Bfree>
 8005e9c:	4644      	mov	r4, r8
 8005e9e:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005ea2:	3501      	adds	r5, #1
 8005ea4:	615f      	str	r7, [r3, #20]
 8005ea6:	6125      	str	r5, [r4, #16]
 8005ea8:	4620      	mov	r0, r4
 8005eaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005eae <__hi0bits>:
 8005eae:	0c02      	lsrs	r2, r0, #16
 8005eb0:	0412      	lsls	r2, r2, #16
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	b9b2      	cbnz	r2, 8005ee4 <__hi0bits+0x36>
 8005eb6:	0403      	lsls	r3, r0, #16
 8005eb8:	2010      	movs	r0, #16
 8005eba:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005ebe:	bf04      	itt	eq
 8005ec0:	021b      	lsleq	r3, r3, #8
 8005ec2:	3008      	addeq	r0, #8
 8005ec4:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005ec8:	bf04      	itt	eq
 8005eca:	011b      	lsleq	r3, r3, #4
 8005ecc:	3004      	addeq	r0, #4
 8005ece:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005ed2:	bf04      	itt	eq
 8005ed4:	009b      	lsleq	r3, r3, #2
 8005ed6:	3002      	addeq	r0, #2
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	db06      	blt.n	8005eea <__hi0bits+0x3c>
 8005edc:	005b      	lsls	r3, r3, #1
 8005ede:	d503      	bpl.n	8005ee8 <__hi0bits+0x3a>
 8005ee0:	3001      	adds	r0, #1
 8005ee2:	4770      	bx	lr
 8005ee4:	2000      	movs	r0, #0
 8005ee6:	e7e8      	b.n	8005eba <__hi0bits+0xc>
 8005ee8:	2020      	movs	r0, #32
 8005eea:	4770      	bx	lr

08005eec <__lo0bits>:
 8005eec:	6803      	ldr	r3, [r0, #0]
 8005eee:	f013 0207 	ands.w	r2, r3, #7
 8005ef2:	4601      	mov	r1, r0
 8005ef4:	d00b      	beq.n	8005f0e <__lo0bits+0x22>
 8005ef6:	07da      	lsls	r2, r3, #31
 8005ef8:	d423      	bmi.n	8005f42 <__lo0bits+0x56>
 8005efa:	0798      	lsls	r0, r3, #30
 8005efc:	bf49      	itett	mi
 8005efe:	085b      	lsrmi	r3, r3, #1
 8005f00:	089b      	lsrpl	r3, r3, #2
 8005f02:	2001      	movmi	r0, #1
 8005f04:	600b      	strmi	r3, [r1, #0]
 8005f06:	bf5c      	itt	pl
 8005f08:	600b      	strpl	r3, [r1, #0]
 8005f0a:	2002      	movpl	r0, #2
 8005f0c:	4770      	bx	lr
 8005f0e:	b298      	uxth	r0, r3
 8005f10:	b9a8      	cbnz	r0, 8005f3e <__lo0bits+0x52>
 8005f12:	0c1b      	lsrs	r3, r3, #16
 8005f14:	2010      	movs	r0, #16
 8005f16:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005f1a:	bf04      	itt	eq
 8005f1c:	0a1b      	lsreq	r3, r3, #8
 8005f1e:	3008      	addeq	r0, #8
 8005f20:	071a      	lsls	r2, r3, #28
 8005f22:	bf04      	itt	eq
 8005f24:	091b      	lsreq	r3, r3, #4
 8005f26:	3004      	addeq	r0, #4
 8005f28:	079a      	lsls	r2, r3, #30
 8005f2a:	bf04      	itt	eq
 8005f2c:	089b      	lsreq	r3, r3, #2
 8005f2e:	3002      	addeq	r0, #2
 8005f30:	07da      	lsls	r2, r3, #31
 8005f32:	d402      	bmi.n	8005f3a <__lo0bits+0x4e>
 8005f34:	085b      	lsrs	r3, r3, #1
 8005f36:	d006      	beq.n	8005f46 <__lo0bits+0x5a>
 8005f38:	3001      	adds	r0, #1
 8005f3a:	600b      	str	r3, [r1, #0]
 8005f3c:	4770      	bx	lr
 8005f3e:	4610      	mov	r0, r2
 8005f40:	e7e9      	b.n	8005f16 <__lo0bits+0x2a>
 8005f42:	2000      	movs	r0, #0
 8005f44:	4770      	bx	lr
 8005f46:	2020      	movs	r0, #32
 8005f48:	4770      	bx	lr

08005f4a <__i2b>:
 8005f4a:	b510      	push	{r4, lr}
 8005f4c:	460c      	mov	r4, r1
 8005f4e:	2101      	movs	r1, #1
 8005f50:	f7ff ff27 	bl	8005da2 <_Balloc>
 8005f54:	2201      	movs	r2, #1
 8005f56:	6144      	str	r4, [r0, #20]
 8005f58:	6102      	str	r2, [r0, #16]
 8005f5a:	bd10      	pop	{r4, pc}

08005f5c <__multiply>:
 8005f5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f60:	4614      	mov	r4, r2
 8005f62:	690a      	ldr	r2, [r1, #16]
 8005f64:	6923      	ldr	r3, [r4, #16]
 8005f66:	429a      	cmp	r2, r3
 8005f68:	bfb8      	it	lt
 8005f6a:	460b      	movlt	r3, r1
 8005f6c:	4688      	mov	r8, r1
 8005f6e:	bfbc      	itt	lt
 8005f70:	46a0      	movlt	r8, r4
 8005f72:	461c      	movlt	r4, r3
 8005f74:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005f78:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8005f7c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005f80:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005f84:	eb07 0609 	add.w	r6, r7, r9
 8005f88:	42b3      	cmp	r3, r6
 8005f8a:	bfb8      	it	lt
 8005f8c:	3101      	addlt	r1, #1
 8005f8e:	f7ff ff08 	bl	8005da2 <_Balloc>
 8005f92:	f100 0514 	add.w	r5, r0, #20
 8005f96:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8005f9a:	462b      	mov	r3, r5
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	4573      	cmp	r3, lr
 8005fa0:	d316      	bcc.n	8005fd0 <__multiply+0x74>
 8005fa2:	f104 0214 	add.w	r2, r4, #20
 8005fa6:	f108 0114 	add.w	r1, r8, #20
 8005faa:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8005fae:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8005fb2:	9300      	str	r3, [sp, #0]
 8005fb4:	9b00      	ldr	r3, [sp, #0]
 8005fb6:	9201      	str	r2, [sp, #4]
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d80c      	bhi.n	8005fd6 <__multiply+0x7a>
 8005fbc:	2e00      	cmp	r6, #0
 8005fbe:	dd03      	ble.n	8005fc8 <__multiply+0x6c>
 8005fc0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d05d      	beq.n	8006084 <__multiply+0x128>
 8005fc8:	6106      	str	r6, [r0, #16]
 8005fca:	b003      	add	sp, #12
 8005fcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fd0:	f843 2b04 	str.w	r2, [r3], #4
 8005fd4:	e7e3      	b.n	8005f9e <__multiply+0x42>
 8005fd6:	f8b2 b000 	ldrh.w	fp, [r2]
 8005fda:	f1bb 0f00 	cmp.w	fp, #0
 8005fde:	d023      	beq.n	8006028 <__multiply+0xcc>
 8005fe0:	4689      	mov	r9, r1
 8005fe2:	46ac      	mov	ip, r5
 8005fe4:	f04f 0800 	mov.w	r8, #0
 8005fe8:	f859 4b04 	ldr.w	r4, [r9], #4
 8005fec:	f8dc a000 	ldr.w	sl, [ip]
 8005ff0:	b2a3      	uxth	r3, r4
 8005ff2:	fa1f fa8a 	uxth.w	sl, sl
 8005ff6:	fb0b a303 	mla	r3, fp, r3, sl
 8005ffa:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8005ffe:	f8dc 4000 	ldr.w	r4, [ip]
 8006002:	4443      	add	r3, r8
 8006004:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006008:	fb0b 840a 	mla	r4, fp, sl, r8
 800600c:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8006010:	46e2      	mov	sl, ip
 8006012:	b29b      	uxth	r3, r3
 8006014:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006018:	454f      	cmp	r7, r9
 800601a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800601e:	f84a 3b04 	str.w	r3, [sl], #4
 8006022:	d82b      	bhi.n	800607c <__multiply+0x120>
 8006024:	f8cc 8004 	str.w	r8, [ip, #4]
 8006028:	9b01      	ldr	r3, [sp, #4]
 800602a:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800602e:	3204      	adds	r2, #4
 8006030:	f1ba 0f00 	cmp.w	sl, #0
 8006034:	d020      	beq.n	8006078 <__multiply+0x11c>
 8006036:	682b      	ldr	r3, [r5, #0]
 8006038:	4689      	mov	r9, r1
 800603a:	46a8      	mov	r8, r5
 800603c:	f04f 0b00 	mov.w	fp, #0
 8006040:	f8b9 c000 	ldrh.w	ip, [r9]
 8006044:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8006048:	fb0a 440c 	mla	r4, sl, ip, r4
 800604c:	445c      	add	r4, fp
 800604e:	46c4      	mov	ip, r8
 8006050:	b29b      	uxth	r3, r3
 8006052:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006056:	f84c 3b04 	str.w	r3, [ip], #4
 800605a:	f859 3b04 	ldr.w	r3, [r9], #4
 800605e:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8006062:	0c1b      	lsrs	r3, r3, #16
 8006064:	fb0a b303 	mla	r3, sl, r3, fp
 8006068:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800606c:	454f      	cmp	r7, r9
 800606e:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8006072:	d805      	bhi.n	8006080 <__multiply+0x124>
 8006074:	f8c8 3004 	str.w	r3, [r8, #4]
 8006078:	3504      	adds	r5, #4
 800607a:	e79b      	b.n	8005fb4 <__multiply+0x58>
 800607c:	46d4      	mov	ip, sl
 800607e:	e7b3      	b.n	8005fe8 <__multiply+0x8c>
 8006080:	46e0      	mov	r8, ip
 8006082:	e7dd      	b.n	8006040 <__multiply+0xe4>
 8006084:	3e01      	subs	r6, #1
 8006086:	e799      	b.n	8005fbc <__multiply+0x60>

08006088 <__pow5mult>:
 8006088:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800608c:	4615      	mov	r5, r2
 800608e:	f012 0203 	ands.w	r2, r2, #3
 8006092:	4606      	mov	r6, r0
 8006094:	460f      	mov	r7, r1
 8006096:	d007      	beq.n	80060a8 <__pow5mult+0x20>
 8006098:	3a01      	subs	r2, #1
 800609a:	4c21      	ldr	r4, [pc, #132]	; (8006120 <__pow5mult+0x98>)
 800609c:	2300      	movs	r3, #0
 800609e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80060a2:	f7ff fec9 	bl	8005e38 <__multadd>
 80060a6:	4607      	mov	r7, r0
 80060a8:	10ad      	asrs	r5, r5, #2
 80060aa:	d035      	beq.n	8006118 <__pow5mult+0x90>
 80060ac:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80060ae:	b93c      	cbnz	r4, 80060c0 <__pow5mult+0x38>
 80060b0:	2010      	movs	r0, #16
 80060b2:	f7ff fe63 	bl	8005d7c <malloc>
 80060b6:	6270      	str	r0, [r6, #36]	; 0x24
 80060b8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80060bc:	6004      	str	r4, [r0, #0]
 80060be:	60c4      	str	r4, [r0, #12]
 80060c0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80060c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80060c8:	b94c      	cbnz	r4, 80060de <__pow5mult+0x56>
 80060ca:	f240 2171 	movw	r1, #625	; 0x271
 80060ce:	4630      	mov	r0, r6
 80060d0:	f7ff ff3b 	bl	8005f4a <__i2b>
 80060d4:	2300      	movs	r3, #0
 80060d6:	f8c8 0008 	str.w	r0, [r8, #8]
 80060da:	4604      	mov	r4, r0
 80060dc:	6003      	str	r3, [r0, #0]
 80060de:	f04f 0800 	mov.w	r8, #0
 80060e2:	07eb      	lsls	r3, r5, #31
 80060e4:	d50a      	bpl.n	80060fc <__pow5mult+0x74>
 80060e6:	4639      	mov	r1, r7
 80060e8:	4622      	mov	r2, r4
 80060ea:	4630      	mov	r0, r6
 80060ec:	f7ff ff36 	bl	8005f5c <__multiply>
 80060f0:	4639      	mov	r1, r7
 80060f2:	4681      	mov	r9, r0
 80060f4:	4630      	mov	r0, r6
 80060f6:	f7ff fe88 	bl	8005e0a <_Bfree>
 80060fa:	464f      	mov	r7, r9
 80060fc:	106d      	asrs	r5, r5, #1
 80060fe:	d00b      	beq.n	8006118 <__pow5mult+0x90>
 8006100:	6820      	ldr	r0, [r4, #0]
 8006102:	b938      	cbnz	r0, 8006114 <__pow5mult+0x8c>
 8006104:	4622      	mov	r2, r4
 8006106:	4621      	mov	r1, r4
 8006108:	4630      	mov	r0, r6
 800610a:	f7ff ff27 	bl	8005f5c <__multiply>
 800610e:	6020      	str	r0, [r4, #0]
 8006110:	f8c0 8000 	str.w	r8, [r0]
 8006114:	4604      	mov	r4, r0
 8006116:	e7e4      	b.n	80060e2 <__pow5mult+0x5a>
 8006118:	4638      	mov	r0, r7
 800611a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800611e:	bf00      	nop
 8006120:	08006a28 	.word	0x08006a28

08006124 <__lshift>:
 8006124:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006128:	460c      	mov	r4, r1
 800612a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800612e:	6923      	ldr	r3, [r4, #16]
 8006130:	6849      	ldr	r1, [r1, #4]
 8006132:	eb0a 0903 	add.w	r9, sl, r3
 8006136:	68a3      	ldr	r3, [r4, #8]
 8006138:	4607      	mov	r7, r0
 800613a:	4616      	mov	r6, r2
 800613c:	f109 0501 	add.w	r5, r9, #1
 8006140:	42ab      	cmp	r3, r5
 8006142:	db32      	blt.n	80061aa <__lshift+0x86>
 8006144:	4638      	mov	r0, r7
 8006146:	f7ff fe2c 	bl	8005da2 <_Balloc>
 800614a:	2300      	movs	r3, #0
 800614c:	4680      	mov	r8, r0
 800614e:	f100 0114 	add.w	r1, r0, #20
 8006152:	461a      	mov	r2, r3
 8006154:	4553      	cmp	r3, sl
 8006156:	db2b      	blt.n	80061b0 <__lshift+0x8c>
 8006158:	6920      	ldr	r0, [r4, #16]
 800615a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800615e:	f104 0314 	add.w	r3, r4, #20
 8006162:	f016 021f 	ands.w	r2, r6, #31
 8006166:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800616a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800616e:	d025      	beq.n	80061bc <__lshift+0x98>
 8006170:	f1c2 0e20 	rsb	lr, r2, #32
 8006174:	2000      	movs	r0, #0
 8006176:	681e      	ldr	r6, [r3, #0]
 8006178:	468a      	mov	sl, r1
 800617a:	4096      	lsls	r6, r2
 800617c:	4330      	orrs	r0, r6
 800617e:	f84a 0b04 	str.w	r0, [sl], #4
 8006182:	f853 0b04 	ldr.w	r0, [r3], #4
 8006186:	459c      	cmp	ip, r3
 8006188:	fa20 f00e 	lsr.w	r0, r0, lr
 800618c:	d814      	bhi.n	80061b8 <__lshift+0x94>
 800618e:	6048      	str	r0, [r1, #4]
 8006190:	b108      	cbz	r0, 8006196 <__lshift+0x72>
 8006192:	f109 0502 	add.w	r5, r9, #2
 8006196:	3d01      	subs	r5, #1
 8006198:	4638      	mov	r0, r7
 800619a:	f8c8 5010 	str.w	r5, [r8, #16]
 800619e:	4621      	mov	r1, r4
 80061a0:	f7ff fe33 	bl	8005e0a <_Bfree>
 80061a4:	4640      	mov	r0, r8
 80061a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061aa:	3101      	adds	r1, #1
 80061ac:	005b      	lsls	r3, r3, #1
 80061ae:	e7c7      	b.n	8006140 <__lshift+0x1c>
 80061b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80061b4:	3301      	adds	r3, #1
 80061b6:	e7cd      	b.n	8006154 <__lshift+0x30>
 80061b8:	4651      	mov	r1, sl
 80061ba:	e7dc      	b.n	8006176 <__lshift+0x52>
 80061bc:	3904      	subs	r1, #4
 80061be:	f853 2b04 	ldr.w	r2, [r3], #4
 80061c2:	f841 2f04 	str.w	r2, [r1, #4]!
 80061c6:	459c      	cmp	ip, r3
 80061c8:	d8f9      	bhi.n	80061be <__lshift+0x9a>
 80061ca:	e7e4      	b.n	8006196 <__lshift+0x72>

080061cc <__mcmp>:
 80061cc:	6903      	ldr	r3, [r0, #16]
 80061ce:	690a      	ldr	r2, [r1, #16]
 80061d0:	1a9b      	subs	r3, r3, r2
 80061d2:	b530      	push	{r4, r5, lr}
 80061d4:	d10c      	bne.n	80061f0 <__mcmp+0x24>
 80061d6:	0092      	lsls	r2, r2, #2
 80061d8:	3014      	adds	r0, #20
 80061da:	3114      	adds	r1, #20
 80061dc:	1884      	adds	r4, r0, r2
 80061de:	4411      	add	r1, r2
 80061e0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80061e4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80061e8:	4295      	cmp	r5, r2
 80061ea:	d003      	beq.n	80061f4 <__mcmp+0x28>
 80061ec:	d305      	bcc.n	80061fa <__mcmp+0x2e>
 80061ee:	2301      	movs	r3, #1
 80061f0:	4618      	mov	r0, r3
 80061f2:	bd30      	pop	{r4, r5, pc}
 80061f4:	42a0      	cmp	r0, r4
 80061f6:	d3f3      	bcc.n	80061e0 <__mcmp+0x14>
 80061f8:	e7fa      	b.n	80061f0 <__mcmp+0x24>
 80061fa:	f04f 33ff 	mov.w	r3, #4294967295
 80061fe:	e7f7      	b.n	80061f0 <__mcmp+0x24>

08006200 <__mdiff>:
 8006200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006204:	460d      	mov	r5, r1
 8006206:	4607      	mov	r7, r0
 8006208:	4611      	mov	r1, r2
 800620a:	4628      	mov	r0, r5
 800620c:	4614      	mov	r4, r2
 800620e:	f7ff ffdd 	bl	80061cc <__mcmp>
 8006212:	1e06      	subs	r6, r0, #0
 8006214:	d108      	bne.n	8006228 <__mdiff+0x28>
 8006216:	4631      	mov	r1, r6
 8006218:	4638      	mov	r0, r7
 800621a:	f7ff fdc2 	bl	8005da2 <_Balloc>
 800621e:	2301      	movs	r3, #1
 8006220:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006224:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006228:	bfa4      	itt	ge
 800622a:	4623      	movge	r3, r4
 800622c:	462c      	movge	r4, r5
 800622e:	4638      	mov	r0, r7
 8006230:	6861      	ldr	r1, [r4, #4]
 8006232:	bfa6      	itte	ge
 8006234:	461d      	movge	r5, r3
 8006236:	2600      	movge	r6, #0
 8006238:	2601      	movlt	r6, #1
 800623a:	f7ff fdb2 	bl	8005da2 <_Balloc>
 800623e:	692b      	ldr	r3, [r5, #16]
 8006240:	60c6      	str	r6, [r0, #12]
 8006242:	6926      	ldr	r6, [r4, #16]
 8006244:	f105 0914 	add.w	r9, r5, #20
 8006248:	f104 0214 	add.w	r2, r4, #20
 800624c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8006250:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8006254:	f100 0514 	add.w	r5, r0, #20
 8006258:	f04f 0e00 	mov.w	lr, #0
 800625c:	f852 ab04 	ldr.w	sl, [r2], #4
 8006260:	f859 4b04 	ldr.w	r4, [r9], #4
 8006264:	fa1e f18a 	uxtah	r1, lr, sl
 8006268:	b2a3      	uxth	r3, r4
 800626a:	1ac9      	subs	r1, r1, r3
 800626c:	0c23      	lsrs	r3, r4, #16
 800626e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8006272:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006276:	b289      	uxth	r1, r1
 8006278:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800627c:	45c8      	cmp	r8, r9
 800627e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006282:	4694      	mov	ip, r2
 8006284:	f845 3b04 	str.w	r3, [r5], #4
 8006288:	d8e8      	bhi.n	800625c <__mdiff+0x5c>
 800628a:	45bc      	cmp	ip, r7
 800628c:	d304      	bcc.n	8006298 <__mdiff+0x98>
 800628e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8006292:	b183      	cbz	r3, 80062b6 <__mdiff+0xb6>
 8006294:	6106      	str	r6, [r0, #16]
 8006296:	e7c5      	b.n	8006224 <__mdiff+0x24>
 8006298:	f85c 1b04 	ldr.w	r1, [ip], #4
 800629c:	fa1e f381 	uxtah	r3, lr, r1
 80062a0:	141a      	asrs	r2, r3, #16
 80062a2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80062a6:	b29b      	uxth	r3, r3
 80062a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80062ac:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80062b0:	f845 3b04 	str.w	r3, [r5], #4
 80062b4:	e7e9      	b.n	800628a <__mdiff+0x8a>
 80062b6:	3e01      	subs	r6, #1
 80062b8:	e7e9      	b.n	800628e <__mdiff+0x8e>

080062ba <__d2b>:
 80062ba:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80062be:	460e      	mov	r6, r1
 80062c0:	2101      	movs	r1, #1
 80062c2:	ec59 8b10 	vmov	r8, r9, d0
 80062c6:	4615      	mov	r5, r2
 80062c8:	f7ff fd6b 	bl	8005da2 <_Balloc>
 80062cc:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80062d0:	4607      	mov	r7, r0
 80062d2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80062d6:	bb34      	cbnz	r4, 8006326 <__d2b+0x6c>
 80062d8:	9301      	str	r3, [sp, #4]
 80062da:	f1b8 0300 	subs.w	r3, r8, #0
 80062de:	d027      	beq.n	8006330 <__d2b+0x76>
 80062e0:	a802      	add	r0, sp, #8
 80062e2:	f840 3d08 	str.w	r3, [r0, #-8]!
 80062e6:	f7ff fe01 	bl	8005eec <__lo0bits>
 80062ea:	9900      	ldr	r1, [sp, #0]
 80062ec:	b1f0      	cbz	r0, 800632c <__d2b+0x72>
 80062ee:	9a01      	ldr	r2, [sp, #4]
 80062f0:	f1c0 0320 	rsb	r3, r0, #32
 80062f4:	fa02 f303 	lsl.w	r3, r2, r3
 80062f8:	430b      	orrs	r3, r1
 80062fa:	40c2      	lsrs	r2, r0
 80062fc:	617b      	str	r3, [r7, #20]
 80062fe:	9201      	str	r2, [sp, #4]
 8006300:	9b01      	ldr	r3, [sp, #4]
 8006302:	61bb      	str	r3, [r7, #24]
 8006304:	2b00      	cmp	r3, #0
 8006306:	bf14      	ite	ne
 8006308:	2102      	movne	r1, #2
 800630a:	2101      	moveq	r1, #1
 800630c:	6139      	str	r1, [r7, #16]
 800630e:	b1c4      	cbz	r4, 8006342 <__d2b+0x88>
 8006310:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8006314:	4404      	add	r4, r0
 8006316:	6034      	str	r4, [r6, #0]
 8006318:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800631c:	6028      	str	r0, [r5, #0]
 800631e:	4638      	mov	r0, r7
 8006320:	b003      	add	sp, #12
 8006322:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006326:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800632a:	e7d5      	b.n	80062d8 <__d2b+0x1e>
 800632c:	6179      	str	r1, [r7, #20]
 800632e:	e7e7      	b.n	8006300 <__d2b+0x46>
 8006330:	a801      	add	r0, sp, #4
 8006332:	f7ff fddb 	bl	8005eec <__lo0bits>
 8006336:	9b01      	ldr	r3, [sp, #4]
 8006338:	617b      	str	r3, [r7, #20]
 800633a:	2101      	movs	r1, #1
 800633c:	6139      	str	r1, [r7, #16]
 800633e:	3020      	adds	r0, #32
 8006340:	e7e5      	b.n	800630e <__d2b+0x54>
 8006342:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8006346:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800634a:	6030      	str	r0, [r6, #0]
 800634c:	6918      	ldr	r0, [r3, #16]
 800634e:	f7ff fdae 	bl	8005eae <__hi0bits>
 8006352:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8006356:	e7e1      	b.n	800631c <__d2b+0x62>

08006358 <_calloc_r>:
 8006358:	b538      	push	{r3, r4, r5, lr}
 800635a:	fb02 f401 	mul.w	r4, r2, r1
 800635e:	4621      	mov	r1, r4
 8006360:	f000 f856 	bl	8006410 <_malloc_r>
 8006364:	4605      	mov	r5, r0
 8006366:	b118      	cbz	r0, 8006370 <_calloc_r+0x18>
 8006368:	4622      	mov	r2, r4
 800636a:	2100      	movs	r1, #0
 800636c:	f7fe fa2e 	bl	80047cc <memset>
 8006370:	4628      	mov	r0, r5
 8006372:	bd38      	pop	{r3, r4, r5, pc}

08006374 <_free_r>:
 8006374:	b538      	push	{r3, r4, r5, lr}
 8006376:	4605      	mov	r5, r0
 8006378:	2900      	cmp	r1, #0
 800637a:	d045      	beq.n	8006408 <_free_r+0x94>
 800637c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006380:	1f0c      	subs	r4, r1, #4
 8006382:	2b00      	cmp	r3, #0
 8006384:	bfb8      	it	lt
 8006386:	18e4      	addlt	r4, r4, r3
 8006388:	f000 fa29 	bl	80067de <__malloc_lock>
 800638c:	4a1f      	ldr	r2, [pc, #124]	; (800640c <_free_r+0x98>)
 800638e:	6813      	ldr	r3, [r2, #0]
 8006390:	4610      	mov	r0, r2
 8006392:	b933      	cbnz	r3, 80063a2 <_free_r+0x2e>
 8006394:	6063      	str	r3, [r4, #4]
 8006396:	6014      	str	r4, [r2, #0]
 8006398:	4628      	mov	r0, r5
 800639a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800639e:	f000 ba1f 	b.w	80067e0 <__malloc_unlock>
 80063a2:	42a3      	cmp	r3, r4
 80063a4:	d90c      	bls.n	80063c0 <_free_r+0x4c>
 80063a6:	6821      	ldr	r1, [r4, #0]
 80063a8:	1862      	adds	r2, r4, r1
 80063aa:	4293      	cmp	r3, r2
 80063ac:	bf04      	itt	eq
 80063ae:	681a      	ldreq	r2, [r3, #0]
 80063b0:	685b      	ldreq	r3, [r3, #4]
 80063b2:	6063      	str	r3, [r4, #4]
 80063b4:	bf04      	itt	eq
 80063b6:	1852      	addeq	r2, r2, r1
 80063b8:	6022      	streq	r2, [r4, #0]
 80063ba:	6004      	str	r4, [r0, #0]
 80063bc:	e7ec      	b.n	8006398 <_free_r+0x24>
 80063be:	4613      	mov	r3, r2
 80063c0:	685a      	ldr	r2, [r3, #4]
 80063c2:	b10a      	cbz	r2, 80063c8 <_free_r+0x54>
 80063c4:	42a2      	cmp	r2, r4
 80063c6:	d9fa      	bls.n	80063be <_free_r+0x4a>
 80063c8:	6819      	ldr	r1, [r3, #0]
 80063ca:	1858      	adds	r0, r3, r1
 80063cc:	42a0      	cmp	r0, r4
 80063ce:	d10b      	bne.n	80063e8 <_free_r+0x74>
 80063d0:	6820      	ldr	r0, [r4, #0]
 80063d2:	4401      	add	r1, r0
 80063d4:	1858      	adds	r0, r3, r1
 80063d6:	4282      	cmp	r2, r0
 80063d8:	6019      	str	r1, [r3, #0]
 80063da:	d1dd      	bne.n	8006398 <_free_r+0x24>
 80063dc:	6810      	ldr	r0, [r2, #0]
 80063de:	6852      	ldr	r2, [r2, #4]
 80063e0:	605a      	str	r2, [r3, #4]
 80063e2:	4401      	add	r1, r0
 80063e4:	6019      	str	r1, [r3, #0]
 80063e6:	e7d7      	b.n	8006398 <_free_r+0x24>
 80063e8:	d902      	bls.n	80063f0 <_free_r+0x7c>
 80063ea:	230c      	movs	r3, #12
 80063ec:	602b      	str	r3, [r5, #0]
 80063ee:	e7d3      	b.n	8006398 <_free_r+0x24>
 80063f0:	6820      	ldr	r0, [r4, #0]
 80063f2:	1821      	adds	r1, r4, r0
 80063f4:	428a      	cmp	r2, r1
 80063f6:	bf04      	itt	eq
 80063f8:	6811      	ldreq	r1, [r2, #0]
 80063fa:	6852      	ldreq	r2, [r2, #4]
 80063fc:	6062      	str	r2, [r4, #4]
 80063fe:	bf04      	itt	eq
 8006400:	1809      	addeq	r1, r1, r0
 8006402:	6021      	streq	r1, [r4, #0]
 8006404:	605c      	str	r4, [r3, #4]
 8006406:	e7c7      	b.n	8006398 <_free_r+0x24>
 8006408:	bd38      	pop	{r3, r4, r5, pc}
 800640a:	bf00      	nop
 800640c:	20000204 	.word	0x20000204

08006410 <_malloc_r>:
 8006410:	b570      	push	{r4, r5, r6, lr}
 8006412:	1ccd      	adds	r5, r1, #3
 8006414:	f025 0503 	bic.w	r5, r5, #3
 8006418:	3508      	adds	r5, #8
 800641a:	2d0c      	cmp	r5, #12
 800641c:	bf38      	it	cc
 800641e:	250c      	movcc	r5, #12
 8006420:	2d00      	cmp	r5, #0
 8006422:	4606      	mov	r6, r0
 8006424:	db01      	blt.n	800642a <_malloc_r+0x1a>
 8006426:	42a9      	cmp	r1, r5
 8006428:	d903      	bls.n	8006432 <_malloc_r+0x22>
 800642a:	230c      	movs	r3, #12
 800642c:	6033      	str	r3, [r6, #0]
 800642e:	2000      	movs	r0, #0
 8006430:	bd70      	pop	{r4, r5, r6, pc}
 8006432:	f000 f9d4 	bl	80067de <__malloc_lock>
 8006436:	4a21      	ldr	r2, [pc, #132]	; (80064bc <_malloc_r+0xac>)
 8006438:	6814      	ldr	r4, [r2, #0]
 800643a:	4621      	mov	r1, r4
 800643c:	b991      	cbnz	r1, 8006464 <_malloc_r+0x54>
 800643e:	4c20      	ldr	r4, [pc, #128]	; (80064c0 <_malloc_r+0xb0>)
 8006440:	6823      	ldr	r3, [r4, #0]
 8006442:	b91b      	cbnz	r3, 800644c <_malloc_r+0x3c>
 8006444:	4630      	mov	r0, r6
 8006446:	f000 f98f 	bl	8006768 <_sbrk_r>
 800644a:	6020      	str	r0, [r4, #0]
 800644c:	4629      	mov	r1, r5
 800644e:	4630      	mov	r0, r6
 8006450:	f000 f98a 	bl	8006768 <_sbrk_r>
 8006454:	1c43      	adds	r3, r0, #1
 8006456:	d124      	bne.n	80064a2 <_malloc_r+0x92>
 8006458:	230c      	movs	r3, #12
 800645a:	6033      	str	r3, [r6, #0]
 800645c:	4630      	mov	r0, r6
 800645e:	f000 f9bf 	bl	80067e0 <__malloc_unlock>
 8006462:	e7e4      	b.n	800642e <_malloc_r+0x1e>
 8006464:	680b      	ldr	r3, [r1, #0]
 8006466:	1b5b      	subs	r3, r3, r5
 8006468:	d418      	bmi.n	800649c <_malloc_r+0x8c>
 800646a:	2b0b      	cmp	r3, #11
 800646c:	d90f      	bls.n	800648e <_malloc_r+0x7e>
 800646e:	600b      	str	r3, [r1, #0]
 8006470:	50cd      	str	r5, [r1, r3]
 8006472:	18cc      	adds	r4, r1, r3
 8006474:	4630      	mov	r0, r6
 8006476:	f000 f9b3 	bl	80067e0 <__malloc_unlock>
 800647a:	f104 000b 	add.w	r0, r4, #11
 800647e:	1d23      	adds	r3, r4, #4
 8006480:	f020 0007 	bic.w	r0, r0, #7
 8006484:	1ac3      	subs	r3, r0, r3
 8006486:	d0d3      	beq.n	8006430 <_malloc_r+0x20>
 8006488:	425a      	negs	r2, r3
 800648a:	50e2      	str	r2, [r4, r3]
 800648c:	e7d0      	b.n	8006430 <_malloc_r+0x20>
 800648e:	428c      	cmp	r4, r1
 8006490:	684b      	ldr	r3, [r1, #4]
 8006492:	bf16      	itet	ne
 8006494:	6063      	strne	r3, [r4, #4]
 8006496:	6013      	streq	r3, [r2, #0]
 8006498:	460c      	movne	r4, r1
 800649a:	e7eb      	b.n	8006474 <_malloc_r+0x64>
 800649c:	460c      	mov	r4, r1
 800649e:	6849      	ldr	r1, [r1, #4]
 80064a0:	e7cc      	b.n	800643c <_malloc_r+0x2c>
 80064a2:	1cc4      	adds	r4, r0, #3
 80064a4:	f024 0403 	bic.w	r4, r4, #3
 80064a8:	42a0      	cmp	r0, r4
 80064aa:	d005      	beq.n	80064b8 <_malloc_r+0xa8>
 80064ac:	1a21      	subs	r1, r4, r0
 80064ae:	4630      	mov	r0, r6
 80064b0:	f000 f95a 	bl	8006768 <_sbrk_r>
 80064b4:	3001      	adds	r0, #1
 80064b6:	d0cf      	beq.n	8006458 <_malloc_r+0x48>
 80064b8:	6025      	str	r5, [r4, #0]
 80064ba:	e7db      	b.n	8006474 <_malloc_r+0x64>
 80064bc:	20000204 	.word	0x20000204
 80064c0:	20000208 	.word	0x20000208

080064c4 <__ssputs_r>:
 80064c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064c8:	688e      	ldr	r6, [r1, #8]
 80064ca:	429e      	cmp	r6, r3
 80064cc:	4682      	mov	sl, r0
 80064ce:	460c      	mov	r4, r1
 80064d0:	4690      	mov	r8, r2
 80064d2:	4699      	mov	r9, r3
 80064d4:	d837      	bhi.n	8006546 <__ssputs_r+0x82>
 80064d6:	898a      	ldrh	r2, [r1, #12]
 80064d8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80064dc:	d031      	beq.n	8006542 <__ssputs_r+0x7e>
 80064de:	6825      	ldr	r5, [r4, #0]
 80064e0:	6909      	ldr	r1, [r1, #16]
 80064e2:	1a6f      	subs	r7, r5, r1
 80064e4:	6965      	ldr	r5, [r4, #20]
 80064e6:	2302      	movs	r3, #2
 80064e8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80064ec:	fb95 f5f3 	sdiv	r5, r5, r3
 80064f0:	f109 0301 	add.w	r3, r9, #1
 80064f4:	443b      	add	r3, r7
 80064f6:	429d      	cmp	r5, r3
 80064f8:	bf38      	it	cc
 80064fa:	461d      	movcc	r5, r3
 80064fc:	0553      	lsls	r3, r2, #21
 80064fe:	d530      	bpl.n	8006562 <__ssputs_r+0x9e>
 8006500:	4629      	mov	r1, r5
 8006502:	f7ff ff85 	bl	8006410 <_malloc_r>
 8006506:	4606      	mov	r6, r0
 8006508:	b950      	cbnz	r0, 8006520 <__ssputs_r+0x5c>
 800650a:	230c      	movs	r3, #12
 800650c:	f8ca 3000 	str.w	r3, [sl]
 8006510:	89a3      	ldrh	r3, [r4, #12]
 8006512:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006516:	81a3      	strh	r3, [r4, #12]
 8006518:	f04f 30ff 	mov.w	r0, #4294967295
 800651c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006520:	463a      	mov	r2, r7
 8006522:	6921      	ldr	r1, [r4, #16]
 8006524:	f7ff fc32 	bl	8005d8c <memcpy>
 8006528:	89a3      	ldrh	r3, [r4, #12]
 800652a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800652e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006532:	81a3      	strh	r3, [r4, #12]
 8006534:	6126      	str	r6, [r4, #16]
 8006536:	6165      	str	r5, [r4, #20]
 8006538:	443e      	add	r6, r7
 800653a:	1bed      	subs	r5, r5, r7
 800653c:	6026      	str	r6, [r4, #0]
 800653e:	60a5      	str	r5, [r4, #8]
 8006540:	464e      	mov	r6, r9
 8006542:	454e      	cmp	r6, r9
 8006544:	d900      	bls.n	8006548 <__ssputs_r+0x84>
 8006546:	464e      	mov	r6, r9
 8006548:	4632      	mov	r2, r6
 800654a:	4641      	mov	r1, r8
 800654c:	6820      	ldr	r0, [r4, #0]
 800654e:	f000 f92d 	bl	80067ac <memmove>
 8006552:	68a3      	ldr	r3, [r4, #8]
 8006554:	1b9b      	subs	r3, r3, r6
 8006556:	60a3      	str	r3, [r4, #8]
 8006558:	6823      	ldr	r3, [r4, #0]
 800655a:	441e      	add	r6, r3
 800655c:	6026      	str	r6, [r4, #0]
 800655e:	2000      	movs	r0, #0
 8006560:	e7dc      	b.n	800651c <__ssputs_r+0x58>
 8006562:	462a      	mov	r2, r5
 8006564:	f000 f93d 	bl	80067e2 <_realloc_r>
 8006568:	4606      	mov	r6, r0
 800656a:	2800      	cmp	r0, #0
 800656c:	d1e2      	bne.n	8006534 <__ssputs_r+0x70>
 800656e:	6921      	ldr	r1, [r4, #16]
 8006570:	4650      	mov	r0, sl
 8006572:	f7ff feff 	bl	8006374 <_free_r>
 8006576:	e7c8      	b.n	800650a <__ssputs_r+0x46>

08006578 <_svfiprintf_r>:
 8006578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800657c:	461d      	mov	r5, r3
 800657e:	898b      	ldrh	r3, [r1, #12]
 8006580:	061f      	lsls	r7, r3, #24
 8006582:	b09d      	sub	sp, #116	; 0x74
 8006584:	4680      	mov	r8, r0
 8006586:	460c      	mov	r4, r1
 8006588:	4616      	mov	r6, r2
 800658a:	d50f      	bpl.n	80065ac <_svfiprintf_r+0x34>
 800658c:	690b      	ldr	r3, [r1, #16]
 800658e:	b96b      	cbnz	r3, 80065ac <_svfiprintf_r+0x34>
 8006590:	2140      	movs	r1, #64	; 0x40
 8006592:	f7ff ff3d 	bl	8006410 <_malloc_r>
 8006596:	6020      	str	r0, [r4, #0]
 8006598:	6120      	str	r0, [r4, #16]
 800659a:	b928      	cbnz	r0, 80065a8 <_svfiprintf_r+0x30>
 800659c:	230c      	movs	r3, #12
 800659e:	f8c8 3000 	str.w	r3, [r8]
 80065a2:	f04f 30ff 	mov.w	r0, #4294967295
 80065a6:	e0c8      	b.n	800673a <_svfiprintf_r+0x1c2>
 80065a8:	2340      	movs	r3, #64	; 0x40
 80065aa:	6163      	str	r3, [r4, #20]
 80065ac:	2300      	movs	r3, #0
 80065ae:	9309      	str	r3, [sp, #36]	; 0x24
 80065b0:	2320      	movs	r3, #32
 80065b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80065b6:	2330      	movs	r3, #48	; 0x30
 80065b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80065bc:	9503      	str	r5, [sp, #12]
 80065be:	f04f 0b01 	mov.w	fp, #1
 80065c2:	4637      	mov	r7, r6
 80065c4:	463d      	mov	r5, r7
 80065c6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80065ca:	b10b      	cbz	r3, 80065d0 <_svfiprintf_r+0x58>
 80065cc:	2b25      	cmp	r3, #37	; 0x25
 80065ce:	d13e      	bne.n	800664e <_svfiprintf_r+0xd6>
 80065d0:	ebb7 0a06 	subs.w	sl, r7, r6
 80065d4:	d00b      	beq.n	80065ee <_svfiprintf_r+0x76>
 80065d6:	4653      	mov	r3, sl
 80065d8:	4632      	mov	r2, r6
 80065da:	4621      	mov	r1, r4
 80065dc:	4640      	mov	r0, r8
 80065de:	f7ff ff71 	bl	80064c4 <__ssputs_r>
 80065e2:	3001      	adds	r0, #1
 80065e4:	f000 80a4 	beq.w	8006730 <_svfiprintf_r+0x1b8>
 80065e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065ea:	4453      	add	r3, sl
 80065ec:	9309      	str	r3, [sp, #36]	; 0x24
 80065ee:	783b      	ldrb	r3, [r7, #0]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	f000 809d 	beq.w	8006730 <_svfiprintf_r+0x1b8>
 80065f6:	2300      	movs	r3, #0
 80065f8:	f04f 32ff 	mov.w	r2, #4294967295
 80065fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006600:	9304      	str	r3, [sp, #16]
 8006602:	9307      	str	r3, [sp, #28]
 8006604:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006608:	931a      	str	r3, [sp, #104]	; 0x68
 800660a:	462f      	mov	r7, r5
 800660c:	2205      	movs	r2, #5
 800660e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8006612:	4850      	ldr	r0, [pc, #320]	; (8006754 <_svfiprintf_r+0x1dc>)
 8006614:	f7f9 fde4 	bl	80001e0 <memchr>
 8006618:	9b04      	ldr	r3, [sp, #16]
 800661a:	b9d0      	cbnz	r0, 8006652 <_svfiprintf_r+0xda>
 800661c:	06d9      	lsls	r1, r3, #27
 800661e:	bf44      	itt	mi
 8006620:	2220      	movmi	r2, #32
 8006622:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006626:	071a      	lsls	r2, r3, #28
 8006628:	bf44      	itt	mi
 800662a:	222b      	movmi	r2, #43	; 0x2b
 800662c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006630:	782a      	ldrb	r2, [r5, #0]
 8006632:	2a2a      	cmp	r2, #42	; 0x2a
 8006634:	d015      	beq.n	8006662 <_svfiprintf_r+0xea>
 8006636:	9a07      	ldr	r2, [sp, #28]
 8006638:	462f      	mov	r7, r5
 800663a:	2000      	movs	r0, #0
 800663c:	250a      	movs	r5, #10
 800663e:	4639      	mov	r1, r7
 8006640:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006644:	3b30      	subs	r3, #48	; 0x30
 8006646:	2b09      	cmp	r3, #9
 8006648:	d94d      	bls.n	80066e6 <_svfiprintf_r+0x16e>
 800664a:	b1b8      	cbz	r0, 800667c <_svfiprintf_r+0x104>
 800664c:	e00f      	b.n	800666e <_svfiprintf_r+0xf6>
 800664e:	462f      	mov	r7, r5
 8006650:	e7b8      	b.n	80065c4 <_svfiprintf_r+0x4c>
 8006652:	4a40      	ldr	r2, [pc, #256]	; (8006754 <_svfiprintf_r+0x1dc>)
 8006654:	1a80      	subs	r0, r0, r2
 8006656:	fa0b f000 	lsl.w	r0, fp, r0
 800665a:	4318      	orrs	r0, r3
 800665c:	9004      	str	r0, [sp, #16]
 800665e:	463d      	mov	r5, r7
 8006660:	e7d3      	b.n	800660a <_svfiprintf_r+0x92>
 8006662:	9a03      	ldr	r2, [sp, #12]
 8006664:	1d11      	adds	r1, r2, #4
 8006666:	6812      	ldr	r2, [r2, #0]
 8006668:	9103      	str	r1, [sp, #12]
 800666a:	2a00      	cmp	r2, #0
 800666c:	db01      	blt.n	8006672 <_svfiprintf_r+0xfa>
 800666e:	9207      	str	r2, [sp, #28]
 8006670:	e004      	b.n	800667c <_svfiprintf_r+0x104>
 8006672:	4252      	negs	r2, r2
 8006674:	f043 0302 	orr.w	r3, r3, #2
 8006678:	9207      	str	r2, [sp, #28]
 800667a:	9304      	str	r3, [sp, #16]
 800667c:	783b      	ldrb	r3, [r7, #0]
 800667e:	2b2e      	cmp	r3, #46	; 0x2e
 8006680:	d10c      	bne.n	800669c <_svfiprintf_r+0x124>
 8006682:	787b      	ldrb	r3, [r7, #1]
 8006684:	2b2a      	cmp	r3, #42	; 0x2a
 8006686:	d133      	bne.n	80066f0 <_svfiprintf_r+0x178>
 8006688:	9b03      	ldr	r3, [sp, #12]
 800668a:	1d1a      	adds	r2, r3, #4
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	9203      	str	r2, [sp, #12]
 8006690:	2b00      	cmp	r3, #0
 8006692:	bfb8      	it	lt
 8006694:	f04f 33ff 	movlt.w	r3, #4294967295
 8006698:	3702      	adds	r7, #2
 800669a:	9305      	str	r3, [sp, #20]
 800669c:	4d2e      	ldr	r5, [pc, #184]	; (8006758 <_svfiprintf_r+0x1e0>)
 800669e:	7839      	ldrb	r1, [r7, #0]
 80066a0:	2203      	movs	r2, #3
 80066a2:	4628      	mov	r0, r5
 80066a4:	f7f9 fd9c 	bl	80001e0 <memchr>
 80066a8:	b138      	cbz	r0, 80066ba <_svfiprintf_r+0x142>
 80066aa:	2340      	movs	r3, #64	; 0x40
 80066ac:	1b40      	subs	r0, r0, r5
 80066ae:	fa03 f000 	lsl.w	r0, r3, r0
 80066b2:	9b04      	ldr	r3, [sp, #16]
 80066b4:	4303      	orrs	r3, r0
 80066b6:	3701      	adds	r7, #1
 80066b8:	9304      	str	r3, [sp, #16]
 80066ba:	7839      	ldrb	r1, [r7, #0]
 80066bc:	4827      	ldr	r0, [pc, #156]	; (800675c <_svfiprintf_r+0x1e4>)
 80066be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80066c2:	2206      	movs	r2, #6
 80066c4:	1c7e      	adds	r6, r7, #1
 80066c6:	f7f9 fd8b 	bl	80001e0 <memchr>
 80066ca:	2800      	cmp	r0, #0
 80066cc:	d038      	beq.n	8006740 <_svfiprintf_r+0x1c8>
 80066ce:	4b24      	ldr	r3, [pc, #144]	; (8006760 <_svfiprintf_r+0x1e8>)
 80066d0:	bb13      	cbnz	r3, 8006718 <_svfiprintf_r+0x1a0>
 80066d2:	9b03      	ldr	r3, [sp, #12]
 80066d4:	3307      	adds	r3, #7
 80066d6:	f023 0307 	bic.w	r3, r3, #7
 80066da:	3308      	adds	r3, #8
 80066dc:	9303      	str	r3, [sp, #12]
 80066de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066e0:	444b      	add	r3, r9
 80066e2:	9309      	str	r3, [sp, #36]	; 0x24
 80066e4:	e76d      	b.n	80065c2 <_svfiprintf_r+0x4a>
 80066e6:	fb05 3202 	mla	r2, r5, r2, r3
 80066ea:	2001      	movs	r0, #1
 80066ec:	460f      	mov	r7, r1
 80066ee:	e7a6      	b.n	800663e <_svfiprintf_r+0xc6>
 80066f0:	2300      	movs	r3, #0
 80066f2:	3701      	adds	r7, #1
 80066f4:	9305      	str	r3, [sp, #20]
 80066f6:	4619      	mov	r1, r3
 80066f8:	250a      	movs	r5, #10
 80066fa:	4638      	mov	r0, r7
 80066fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006700:	3a30      	subs	r2, #48	; 0x30
 8006702:	2a09      	cmp	r2, #9
 8006704:	d903      	bls.n	800670e <_svfiprintf_r+0x196>
 8006706:	2b00      	cmp	r3, #0
 8006708:	d0c8      	beq.n	800669c <_svfiprintf_r+0x124>
 800670a:	9105      	str	r1, [sp, #20]
 800670c:	e7c6      	b.n	800669c <_svfiprintf_r+0x124>
 800670e:	fb05 2101 	mla	r1, r5, r1, r2
 8006712:	2301      	movs	r3, #1
 8006714:	4607      	mov	r7, r0
 8006716:	e7f0      	b.n	80066fa <_svfiprintf_r+0x182>
 8006718:	ab03      	add	r3, sp, #12
 800671a:	9300      	str	r3, [sp, #0]
 800671c:	4622      	mov	r2, r4
 800671e:	4b11      	ldr	r3, [pc, #68]	; (8006764 <_svfiprintf_r+0x1ec>)
 8006720:	a904      	add	r1, sp, #16
 8006722:	4640      	mov	r0, r8
 8006724:	f7fe f8ee 	bl	8004904 <_printf_float>
 8006728:	f1b0 3fff 	cmp.w	r0, #4294967295
 800672c:	4681      	mov	r9, r0
 800672e:	d1d6      	bne.n	80066de <_svfiprintf_r+0x166>
 8006730:	89a3      	ldrh	r3, [r4, #12]
 8006732:	065b      	lsls	r3, r3, #25
 8006734:	f53f af35 	bmi.w	80065a2 <_svfiprintf_r+0x2a>
 8006738:	9809      	ldr	r0, [sp, #36]	; 0x24
 800673a:	b01d      	add	sp, #116	; 0x74
 800673c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006740:	ab03      	add	r3, sp, #12
 8006742:	9300      	str	r3, [sp, #0]
 8006744:	4622      	mov	r2, r4
 8006746:	4b07      	ldr	r3, [pc, #28]	; (8006764 <_svfiprintf_r+0x1ec>)
 8006748:	a904      	add	r1, sp, #16
 800674a:	4640      	mov	r0, r8
 800674c:	f7fe fb90 	bl	8004e70 <_printf_i>
 8006750:	e7ea      	b.n	8006728 <_svfiprintf_r+0x1b0>
 8006752:	bf00      	nop
 8006754:	08006a34 	.word	0x08006a34
 8006758:	08006a3a 	.word	0x08006a3a
 800675c:	08006a3e 	.word	0x08006a3e
 8006760:	08004905 	.word	0x08004905
 8006764:	080064c5 	.word	0x080064c5

08006768 <_sbrk_r>:
 8006768:	b538      	push	{r3, r4, r5, lr}
 800676a:	4c06      	ldr	r4, [pc, #24]	; (8006784 <_sbrk_r+0x1c>)
 800676c:	2300      	movs	r3, #0
 800676e:	4605      	mov	r5, r0
 8006770:	4608      	mov	r0, r1
 8006772:	6023      	str	r3, [r4, #0]
 8006774:	f000 f870 	bl	8006858 <_sbrk>
 8006778:	1c43      	adds	r3, r0, #1
 800677a:	d102      	bne.n	8006782 <_sbrk_r+0x1a>
 800677c:	6823      	ldr	r3, [r4, #0]
 800677e:	b103      	cbz	r3, 8006782 <_sbrk_r+0x1a>
 8006780:	602b      	str	r3, [r5, #0]
 8006782:	bd38      	pop	{r3, r4, r5, pc}
 8006784:	20000348 	.word	0x20000348

08006788 <__ascii_mbtowc>:
 8006788:	b082      	sub	sp, #8
 800678a:	b901      	cbnz	r1, 800678e <__ascii_mbtowc+0x6>
 800678c:	a901      	add	r1, sp, #4
 800678e:	b142      	cbz	r2, 80067a2 <__ascii_mbtowc+0x1a>
 8006790:	b14b      	cbz	r3, 80067a6 <__ascii_mbtowc+0x1e>
 8006792:	7813      	ldrb	r3, [r2, #0]
 8006794:	600b      	str	r3, [r1, #0]
 8006796:	7812      	ldrb	r2, [r2, #0]
 8006798:	1c10      	adds	r0, r2, #0
 800679a:	bf18      	it	ne
 800679c:	2001      	movne	r0, #1
 800679e:	b002      	add	sp, #8
 80067a0:	4770      	bx	lr
 80067a2:	4610      	mov	r0, r2
 80067a4:	e7fb      	b.n	800679e <__ascii_mbtowc+0x16>
 80067a6:	f06f 0001 	mvn.w	r0, #1
 80067aa:	e7f8      	b.n	800679e <__ascii_mbtowc+0x16>

080067ac <memmove>:
 80067ac:	4288      	cmp	r0, r1
 80067ae:	b510      	push	{r4, lr}
 80067b0:	eb01 0302 	add.w	r3, r1, r2
 80067b4:	d807      	bhi.n	80067c6 <memmove+0x1a>
 80067b6:	1e42      	subs	r2, r0, #1
 80067b8:	4299      	cmp	r1, r3
 80067ba:	d00a      	beq.n	80067d2 <memmove+0x26>
 80067bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80067c0:	f802 4f01 	strb.w	r4, [r2, #1]!
 80067c4:	e7f8      	b.n	80067b8 <memmove+0xc>
 80067c6:	4283      	cmp	r3, r0
 80067c8:	d9f5      	bls.n	80067b6 <memmove+0xa>
 80067ca:	1881      	adds	r1, r0, r2
 80067cc:	1ad2      	subs	r2, r2, r3
 80067ce:	42d3      	cmn	r3, r2
 80067d0:	d100      	bne.n	80067d4 <memmove+0x28>
 80067d2:	bd10      	pop	{r4, pc}
 80067d4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80067d8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80067dc:	e7f7      	b.n	80067ce <memmove+0x22>

080067de <__malloc_lock>:
 80067de:	4770      	bx	lr

080067e0 <__malloc_unlock>:
 80067e0:	4770      	bx	lr

080067e2 <_realloc_r>:
 80067e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067e4:	4607      	mov	r7, r0
 80067e6:	4614      	mov	r4, r2
 80067e8:	460e      	mov	r6, r1
 80067ea:	b921      	cbnz	r1, 80067f6 <_realloc_r+0x14>
 80067ec:	4611      	mov	r1, r2
 80067ee:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80067f2:	f7ff be0d 	b.w	8006410 <_malloc_r>
 80067f6:	b922      	cbnz	r2, 8006802 <_realloc_r+0x20>
 80067f8:	f7ff fdbc 	bl	8006374 <_free_r>
 80067fc:	4625      	mov	r5, r4
 80067fe:	4628      	mov	r0, r5
 8006800:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006802:	f000 f821 	bl	8006848 <_malloc_usable_size_r>
 8006806:	42a0      	cmp	r0, r4
 8006808:	d20f      	bcs.n	800682a <_realloc_r+0x48>
 800680a:	4621      	mov	r1, r4
 800680c:	4638      	mov	r0, r7
 800680e:	f7ff fdff 	bl	8006410 <_malloc_r>
 8006812:	4605      	mov	r5, r0
 8006814:	2800      	cmp	r0, #0
 8006816:	d0f2      	beq.n	80067fe <_realloc_r+0x1c>
 8006818:	4631      	mov	r1, r6
 800681a:	4622      	mov	r2, r4
 800681c:	f7ff fab6 	bl	8005d8c <memcpy>
 8006820:	4631      	mov	r1, r6
 8006822:	4638      	mov	r0, r7
 8006824:	f7ff fda6 	bl	8006374 <_free_r>
 8006828:	e7e9      	b.n	80067fe <_realloc_r+0x1c>
 800682a:	4635      	mov	r5, r6
 800682c:	e7e7      	b.n	80067fe <_realloc_r+0x1c>

0800682e <__ascii_wctomb>:
 800682e:	b149      	cbz	r1, 8006844 <__ascii_wctomb+0x16>
 8006830:	2aff      	cmp	r2, #255	; 0xff
 8006832:	bf85      	ittet	hi
 8006834:	238a      	movhi	r3, #138	; 0x8a
 8006836:	6003      	strhi	r3, [r0, #0]
 8006838:	700a      	strbls	r2, [r1, #0]
 800683a:	f04f 30ff 	movhi.w	r0, #4294967295
 800683e:	bf98      	it	ls
 8006840:	2001      	movls	r0, #1
 8006842:	4770      	bx	lr
 8006844:	4608      	mov	r0, r1
 8006846:	4770      	bx	lr

08006848 <_malloc_usable_size_r>:
 8006848:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800684c:	1f18      	subs	r0, r3, #4
 800684e:	2b00      	cmp	r3, #0
 8006850:	bfbc      	itt	lt
 8006852:	580b      	ldrlt	r3, [r1, r0]
 8006854:	18c0      	addlt	r0, r0, r3
 8006856:	4770      	bx	lr

08006858 <_sbrk>:
 8006858:	4b04      	ldr	r3, [pc, #16]	; (800686c <_sbrk+0x14>)
 800685a:	6819      	ldr	r1, [r3, #0]
 800685c:	4602      	mov	r2, r0
 800685e:	b909      	cbnz	r1, 8006864 <_sbrk+0xc>
 8006860:	4903      	ldr	r1, [pc, #12]	; (8006870 <_sbrk+0x18>)
 8006862:	6019      	str	r1, [r3, #0]
 8006864:	6818      	ldr	r0, [r3, #0]
 8006866:	4402      	add	r2, r0
 8006868:	601a      	str	r2, [r3, #0]
 800686a:	4770      	bx	lr
 800686c:	2000020c 	.word	0x2000020c
 8006870:	20000350 	.word	0x20000350

08006874 <_init>:
 8006874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006876:	bf00      	nop
 8006878:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800687a:	bc08      	pop	{r3}
 800687c:	469e      	mov	lr, r3
 800687e:	4770      	bx	lr

08006880 <_fini>:
 8006880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006882:	bf00      	nop
 8006884:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006886:	bc08      	pop	{r3}
 8006888:	469e      	mov	lr, r3
 800688a:	4770      	bx	lr
