--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml top_sdram.twx top_sdram.ncd -o top_sdram.twr top_sdram.pcf -ucf
top_sdram.ucf

Design file:              top_sdram.ncd
Physical constraint file: top_sdram.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk48
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst_n       |    6.467(R)|      SLOW  |   -1.624(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
rx          |    1.599(R)|      SLOW  |   -0.929(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk48 to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
H_SYNC        |         5.804(R)|      SLOW  |         3.355(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
RGB<0>        |        15.203(R)|      SLOW  |         5.289(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
RGB<1>        |        14.929(R)|      SLOW  |         5.117(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
RGB<2>        |        14.775(R)|      SLOW  |         5.024(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
RGB<3>        |        14.640(R)|      SLOW  |         4.956(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
RGB<4>        |        14.664(R)|      SLOW  |         4.977(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
RGB<5>        |        14.513(R)|      SLOW  |         4.893(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
RGB<6>        |        15.229(R)|      SLOW  |         5.363(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
RGB<7>        |        15.024(R)|      SLOW  |         5.255(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
RGB<8>        |        15.243(R)|      SLOW  |         5.380(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
RGB<9>        |        15.410(R)|      SLOW  |         5.509(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
RGB<10>       |        15.093(R)|      SLOW  |         5.228(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
RGB<11>       |        14.932(R)|      SLOW  |         5.131(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
RGB<12>       |        15.073(R)|      SLOW  |         5.208(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
RGB<13>       |        14.912(R)|      SLOW  |         5.111(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
RGB<14>       |        12.766(R)|      SLOW  |         3.746(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
RGB<15>       |        12.775(R)|      SLOW  |         3.755(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
addr<0>       |         8.242(R)|      SLOW  |         3.613(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
addr<1>       |         8.294(R)|      SLOW  |         3.188(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
addr<2>       |         8.478(R)|      SLOW  |         3.563(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
addr<3>       |         8.613(R)|      SLOW  |         3.565(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
addr<4>       |         8.436(R)|      SLOW  |         3.647(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
addr<5>       |         8.734(R)|      SLOW  |         3.865(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
addr<6>       |         8.532(R)|      SLOW  |         3.591(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
addr<7>       |         8.538(R)|      SLOW  |         3.844(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
addr<8>       |         8.251(R)|      SLOW  |         3.831(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
addr<9>       |         7.530(R)|      SLOW  |         3.901(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
addr<10>      |         8.799(R)|      SLOW  |         4.020(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
addr<11>      |         7.250(R)|      SLOW  |         3.831(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
addr<12>      |         7.695(R)|      SLOW  |         3.776(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
bank_addr<0>  |         7.307(R)|      SLOW  |         3.753(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
bank_addr<1>  |         7.071(R)|      SLOW  |         3.413(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
cas_n         |         5.411(R)|      SLOW  |         3.181(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
cnt_status    |         7.623(R)|      SLOW  |         3.668(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
data<0>       |         8.510(R)|      SLOW  |         2.854(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
data<1>       |         8.510(R)|      SLOW  |         2.740(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
data<2>       |         8.343(R)|      SLOW  |         2.918(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
data<3>       |         8.343(R)|      SLOW  |         2.837(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
data<4>       |         7.951(R)|      SLOW  |         2.769(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
data<5>       |         7.951(R)|      SLOW  |         2.865(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
data<6>       |         7.976(R)|      SLOW  |         2.901(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
data<7>       |         8.032(R)|      SLOW  |         3.030(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
data<8>       |         6.626(R)|      SLOW  |         2.930(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
data<9>       |         6.626(R)|      SLOW  |         2.929(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
data<10>      |         6.659(R)|      SLOW  |         3.012(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
data<11>      |         6.659(R)|      SLOW  |         2.961(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
data<12>      |         7.157(R)|      SLOW  |         2.879(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
data<13>      |         7.157(R)|      SLOW  |         2.996(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
data<14>      |         7.746(R)|      SLOW  |         3.226(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
data<15>      |         7.746(R)|      SLOW  |         3.176(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
data_mask_high|         6.843(R)|      SLOW  |         3.782(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
data_mask_low |         7.783(R)|      SLOW  |         4.413(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
ras_n         |         5.507(R)|      SLOW  |         3.224(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
we_n          |         5.439(R)|      SLOW  |         3.197(R)|      FAST  |SDRAM_clk_OBUF    |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk48
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk48          |    6.914|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk48          |SDRAM_clk      |    4.561|
---------------+---------------+---------+


Analysis completed Tue Nov 28 00:45:29 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 223 MB



