============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/TD_anlu/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     HW
   Run Date =   Thu Sep 22 17:24:13 2022

   Run on =     LAPTOP-UGI9IIEM
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/a_FPGA_Project/SF1_PWM/td_project/pwm_demo_Runs/phy_1/pwm_demo_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_pwm/pwm7/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm7/clk_div
PHY-1001 : clock net u_ahb_pwm/I_ahb_clk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_pwm/pwm0/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm0/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm1/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm1/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm2/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm2/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm3/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm3/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm6/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm6/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm4/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm4/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm5/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm5/clk_div
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-1001 : 53 feed throughs used by 27 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db D:/a_FPGA_Project/SF1_PWM/td_project/pwm_demo_Runs/phy_1/pwm_demo_pr.db" in  3.459992s wall, 3.421875s user + 0.125000s system = 3.546875s CPU (102.5%)

RUN-1004 : used memory is 312 MB, reserved memory is 279 MB, peak memory is 329 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "report_cfgs -file pwm_demo_devicesetting.cfg"
RUN-1001 : Device Configuration Summary:
**Option**                          **Current Value**
mclk_freq_div                       4.5MHz
active_done                         0
cascade_mode                        None
security                            0
persist_bit                         0
stateholdio                         OFF
done_sync                           0
done_phase                          100
goe_phase                           101
gsr_phase                           110
gwd_phase                           110
sample_edge                         rising
hswapen                             1
boot_mode                           mspix1
done                                gpio
initn                               gpio
programn                            dedicate
tdi_tms_tck_tdo                     dedicate

RUN-1001 : reset_run phy_1.
RUN-8001 ERROR: Step read_design is already run.
RUN-1001 : reset_run phy_1.
RUN-8001 ERROR: Step opt_rtl is already run.
RUN-1001 : reset_run phy_1.
RUN-8001 ERROR: Step opt_rtl is already run.
RUN-1001 : reset_run phy_1.
RUN-8001 ERROR: Step opt_gate is already run.
RUN-1001 : launch_runs phy_1 -step opt_place.
RUN-1001 : phy_1: run complete.
RUN-1001 : launch_runs phy_1 -step bitgen.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/a_FPGA_Project/SF1_PWM/td_project/pwm_demo_Runs/phy_1/pwm_demo_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_pwm/pwm7/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm7/clk_div
PHY-1001 : clock net u_ahb_pwm/I_ahb_clk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_pwm/pwm0/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm0/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm1/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm1/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm2/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm2/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm3/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm3/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm6/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm6/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm4/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm4/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm5/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm5/clk_div
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-1001 : 53 feed throughs used by 27 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db D:/a_FPGA_Project/SF1_PWM/td_project/pwm_demo_Runs/phy_1/pwm_demo_pr.db" in  1.691088s wall, 1.625000s user + 0.062500s system = 1.687500s CPU (99.8%)

RUN-1004 : used memory is 334 MB, reserved memory is 299 MB, peak memory is 352 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "report_cfgs -file pwm_demo_devicesetting.cfg"
RUN-1001 : Device Configuration Summary:
**Option**                          **Current Value**
mclk_freq_div                       4.5MHz
active_done                         0
cascade_mode                        None
security                            0
persist_bit                         0
stateholdio                         OFF
done_sync                           0
done_phase                          100
goe_phase                           101
gsr_phase                           110
gwd_phase                           110
sample_edge                         rising
hswapen                             1
boot_mode                           mspix1
done                                gpio
initn                               gpio
programn                            dedicate
tdi_tms_tck_tdo                     dedicate

RUN-1002 : start command "report_cfgs -file pwm_demo_devicesetting.cfg"
RUN-1001 : Device Configuration Summary:
**Option**                          **Current Value**
mclk_freq_div                       4.5MHz
active_done                         0
cascade_mode                        None
security                            0
persist_bit                         0
stateholdio                         OFF
done_sync                           0
done_phase                          100
goe_phase                           101
gsr_phase                           110
gwd_phase                           110
sample_edge                         rising
hswapen                             1
boot_mode                           mspix1
done                                gpio
initn                               gpio
programn                            dedicate
tdi_tms_tck_tdo                     dedicate

