

================================================================
== Vitis HLS Report for 'icmp_server'
================================================================
* Date:           Wed Nov  3 14:22:43 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ICMP_hls_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.10 ns|  2.373 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.200 ns|  6.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.37>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%aiFSMState_load = load i3 %aiFSMState" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:148]   --->   Operation 4 'load' 'aiFSMState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ipDestination_V_load = load i32 %ipDestination_V"   --->   Operation 5 'load' 'ipDestination_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%icmpType_V_load = load i8 %icmpType_V"   --->   Operation 6 'load' 'icmpType_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%icmpCode_V_load = load i8 %icmpCode_V"   --->   Operation 7 'load' 'icmpCode_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_8 = load i1 %prevWord_last_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:185]   --->   Operation 8 'load' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.65ns)   --->   "%switch_ln148 = switch i3 %aiFSMState_load, void %._crit_edge, i3 0, void, i3 1, void, i3 2, void %_ZNK12ap_range_refILi17ELb0EE6lengthEv.exit29.i.i.i, i3 4, void, i3 3, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:148]   --->   Operation 9 'switch' 'switch_ln148' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_7 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A, i512 %s_axis_icmp_V_data_V, i64 %s_axis_icmp_V_keep_V, i64 %s_axis_icmp_V_strb_V, i1 %s_axis_icmp_V_last_V, i32 1"   --->   Operation 10 'nbreadreq' 'tmp_7' <Predicate = (aiFSMState_load == 3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %tmp_7, void %._crit_edge7, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:217]   --->   Operation 11 'br' 'br_ln217' <Predicate = (aiFSMState_load == 3)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_28 = read i641 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %s_axis_icmp_V_data_V, i64 %s_axis_icmp_V_keep_V, i64 %s_axis_icmp_V_strb_V, i1 %s_axis_icmp_V_last_V"   --->   Operation 12 'read' 'empty_28' <Predicate = (aiFSMState_load == 3 & tmp_7)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_15 = extractvalue i641 %empty_28"   --->   Operation 13 'extractvalue' 'tmp_15' <Predicate = (aiFSMState_load == 3 & tmp_7)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_16 = extractvalue i641 %empty_28"   --->   Operation 14 'extractvalue' 'tmp_16' <Predicate = (aiFSMState_load == 3 & tmp_7)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_17 = extractvalue i641 %empty_28"   --->   Operation 15 'extractvalue' 'tmp_17' <Predicate = (aiFSMState_load == 3 & tmp_7)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_19 = extractvalue i641 %empty_28"   --->   Operation 16 'extractvalue' 'tmp_19' <Predicate = (aiFSMState_load == 3 & tmp_7)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %tmp_19, void %._crit_edge8, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:221]   --->   Operation 17 'br' 'br_ln221' <Predicate = (aiFSMState_load == 3 & tmp_7)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.45ns)   --->   "%store_ln222 = store i3 0, i3 %aiFSMState" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:222]   --->   Operation 18 'store' 'store_ln222' <Predicate = (aiFSMState_load == 3 & tmp_7 & tmp_19)> <Delay = 0.45>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln222 = br void %._crit_edge8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:222]   --->   Operation 19 'br' 'br_ln222' <Predicate = (aiFSMState_load == 3 & tmp_7 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln223 = br void %._crit_edge7" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:223]   --->   Operation 20 'br' 'br_ln223' <Predicate = (aiFSMState_load == 3 & tmp_7)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln224 = br void %._crit_edge" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:224]   --->   Operation 21 'br' 'br_ln224' <Predicate = (aiFSMState_load == 3)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_6 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A, i512 %s_axis_icmp_V_data_V, i64 %s_axis_icmp_V_keep_V, i64 %s_axis_icmp_V_strb_V, i1 %s_axis_icmp_V_last_V, i32 1"   --->   Operation 22 'nbreadreq' 'tmp_6' <Predicate = (aiFSMState_load == 4)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln209 = br i1 %tmp_6, void %._crit_edge5, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:209]   --->   Operation 23 'br' 'br_ln209' <Predicate = (aiFSMState_load == 4)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_27 = read i641 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %s_axis_icmp_V_data_V, i64 %s_axis_icmp_V_keep_V, i64 %s_axis_icmp_V_strb_V, i1 %s_axis_icmp_V_last_V"   --->   Operation 24 'read' 'empty_27' <Predicate = (aiFSMState_load == 4 & tmp_6)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_21 = extractvalue i641 %empty_27"   --->   Operation 25 'extractvalue' 'tmp_21' <Predicate = (aiFSMState_load == 4 & tmp_6)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln212 = br i1 %tmp_21, void %._crit_edge6, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:212]   --->   Operation 26 'br' 'br_ln212' <Predicate = (aiFSMState_load == 4 & tmp_6)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.45ns)   --->   "%store_ln213 = store i3 0, i3 %aiFSMState" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:213]   --->   Operation 27 'store' 'store_ln213' <Predicate = (aiFSMState_load == 4 & tmp_6 & tmp_21)> <Delay = 0.45>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln213 = br void %._crit_edge6" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:213]   --->   Operation 28 'br' 'br_ln213' <Predicate = (aiFSMState_load == 4 & tmp_6 & tmp_21)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln214 = br void %._crit_edge5" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:214]   --->   Operation 29 'br' 'br_ln214' <Predicate = (aiFSMState_load == 4 & tmp_6)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln215 = br void %._crit_edge" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:215]   --->   Operation 30 'br' 'br_ln215' <Predicate = (aiFSMState_load == 4)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.27ns)   --->   "%select_ln202 = select i1 %tmp_8, i3 0, i3 3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:202]   --->   Operation 31 'select' 'select_ln202' <Predicate = (aiFSMState_load == 2)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.45ns)   --->   "%store_ln202 = store i3 %select_ln202, i3 %aiFSMState" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:202]   --->   Operation 32 'store' 'store_ln202' <Predicate = (aiFSMState_load == 2)> <Delay = 0.45>
ST_1 : Operation 33 [2/2] (0.00ns)   --->   "%myIpAddress_read = read i32 @_ssdm_op_Read.ap_stable.i32P0A, i32 %myIpAddress"   --->   Operation 33 'read' 'myIpAddress_read' <Predicate = (aiFSMState_load == 1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.58ns)   --->   "%icmp_ln1049_1 = icmp_eq  i8 %icmpType_V_load, i8 8"   --->   Operation 34 'icmp' 'icmp_ln1049_1' <Predicate = (aiFSMState_load == 1)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.58ns)   --->   "%icmp_ln1049_2 = icmp_eq  i8 %icmpCode_V_load, i8 0"   --->   Operation 35 'icmp' 'icmp_ln1049_2' <Predicate = (aiFSMState_load == 1)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A, i512 %s_axis_icmp_V_data_V, i64 %s_axis_icmp_V_keep_V, i64 %s_axis_icmp_V_strb_V, i1 %s_axis_icmp_V_last_V, i32 1"   --->   Operation 36 'nbreadreq' 'tmp' <Predicate = (aiFSMState_load == 0)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln150 = br i1 %tmp, void %._crit_edge4, void %_ZNK12ap_range_refILi512ELb0EE6lengthEv.exit29.i.i_ifconv" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:150]   --->   Operation 37 'br' 'br_ln150' <Predicate = (aiFSMState_load == 0)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty = read i641 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %s_axis_icmp_V_data_V, i64 %s_axis_icmp_V_keep_V, i64 %s_axis_icmp_V_strb_V, i1 %s_axis_icmp_V_last_V"   --->   Operation 38 'read' 'empty' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_20 = extractvalue i641 %empty"   --->   Operation 39 'extractvalue' 'tmp_20' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_10 = extractvalue i641 %empty"   --->   Operation 40 'extractvalue' 'tmp_10' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_11 = extractvalue i641 %empty"   --->   Operation 41 'extractvalue' 'tmp_11' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_12 = extractvalue i641 %empty"   --->   Operation 42 'extractvalue' 'tmp_12' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln674_1 = trunc i512 %tmp_20"   --->   Operation 43 'trunc' 'trunc_ln674_1' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_9 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_20, i32 8, i32 15"   --->   Operation 44 'partselect' 'p_Result_9' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%checksumL0_V_18 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln674_1, i8 %p_Result_9"   --->   Operation 45 'bitconcatenate' 'checksumL0_V_18' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_10 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_20, i32 16, i32 23"   --->   Operation 46 'partselect' 'p_Result_10' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_11 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_20, i32 24, i32 31"   --->   Operation 47 'partselect' 'p_Result_11' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%checksumL0_V_17 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_10, i8 %p_Result_11"   --->   Operation 48 'bitconcatenate' 'checksumL0_V_17' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_12 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_20, i32 32, i32 39"   --->   Operation 49 'partselect' 'p_Result_12' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_13 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_20, i32 40, i32 47"   --->   Operation 50 'partselect' 'p_Result_13' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%checksumL0_V_16 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_12, i8 %p_Result_13"   --->   Operation 51 'bitconcatenate' 'checksumL0_V_16' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_14 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_20, i32 48, i32 55"   --->   Operation 52 'partselect' 'p_Result_14' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_15 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_20, i32 56, i32 63"   --->   Operation 53 'partselect' 'p_Result_15' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%checksumL0_V_15 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_14, i8 %p_Result_15"   --->   Operation 54 'bitconcatenate' 'checksumL0_V_15' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_16 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_20, i32 64, i32 71"   --->   Operation 55 'partselect' 'p_Result_16' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_17 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_20, i32 72, i32 79"   --->   Operation 56 'partselect' 'p_Result_17' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%checksumL0_V_14 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_16, i8 %p_Result_17"   --->   Operation 57 'bitconcatenate' 'checksumL0_V_14' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_18 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_20, i32 80, i32 87"   --->   Operation 58 'partselect' 'p_Result_18' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_19 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_20, i32 88, i32 95"   --->   Operation 59 'partselect' 'p_Result_19' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%checksumL0_V_13 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_18, i8 %p_Result_19"   --->   Operation 60 'bitconcatenate' 'checksumL0_V_13' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_20 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_20, i32 96, i32 103"   --->   Operation 61 'partselect' 'p_Result_20' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_21 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_20, i32 104, i32 111"   --->   Operation 62 'partselect' 'p_Result_21' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%checksumL0_V_12 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_20, i8 %p_Result_21"   --->   Operation 63 'bitconcatenate' 'checksumL0_V_12' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_22 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_20, i32 112, i32 119"   --->   Operation 64 'partselect' 'p_Result_22' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_23 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_20, i32 120, i32 127"   --->   Operation 65 'partselect' 'p_Result_23' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%checksumL0_V_11 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_22, i8 %p_Result_23"   --->   Operation 66 'bitconcatenate' 'checksumL0_V_11' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_24 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_20, i32 128, i32 135"   --->   Operation 67 'partselect' 'p_Result_24' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_25 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_20, i32 136, i32 143"   --->   Operation 68 'partselect' 'p_Result_25' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%checksumL0_V_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_24, i8 %p_Result_25"   --->   Operation 69 'bitconcatenate' 'checksumL0_V_10' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_26 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_20, i32 144, i32 151"   --->   Operation 70 'partselect' 'p_Result_26' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_27 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_20, i32 152, i32 159"   --->   Operation 71 'partselect' 'p_Result_27' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_28 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_20, i32 128, i32 159"   --->   Operation 72 'partselect' 'p_Result_28' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %p_Result_28, i32 %ipDestination_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:156]   --->   Operation 73 'store' 'store_ln156' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_29 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_20, i32 160, i32 167"   --->   Operation 74 'partselect' 'p_Result_29' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln157 = store i8 %p_Result_29, i8 %icmpType_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:157]   --->   Operation 75 'store' 'store_ln157' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_30 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_20, i32 168, i32 175"   --->   Operation 76 'partselect' 'p_Result_30' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln158 = store i8 %p_Result_30, i8 %icmpCode_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:158]   --->   Operation 77 'store' 'store_ln158' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_31 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_20, i32 184, i32 191"   --->   Operation 78 'partselect' 'p_Result_31' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_32 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_20, i32 176, i32 183"   --->   Operation 79 'partselect' 'p_Result_32' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_32, i8 %p_Result_31"   --->   Operation 80 'bitconcatenate' 'tmp_s' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln320 = zext i16 %tmp_s"   --->   Operation 81 'zext' 'zext_ln320' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.78ns)   --->   "%add_ln320 = add i17 %zext_ln320, i17 2048"   --->   Operation 82 'add' 'add_ln320' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln160 = store i17 %add_ln320, i17 %icmpChecksum_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:160]   --->   Operation 83 'store' 'store_ln160' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%checksumL0_V = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_26, i8 %p_Result_27"   --->   Operation 84 'bitconcatenate' 'checksumL0_V' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i16 %checksumL0_V"   --->   Operation 85 'zext' 'zext_ln225' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln225_1 = zext i16 %checksumL0_V_10"   --->   Operation 86 'zext' 'zext_ln225_1' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.78ns)   --->   "%ret_10 = add i17 %zext_ln225_1, i17 %zext_ln225"   --->   Operation 87 'add' 'ret_10' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln225_2 = zext i16 %checksumL0_V_11"   --->   Operation 88 'zext' 'zext_ln225_2' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln225_3 = zext i16 %checksumL0_V_12"   --->   Operation 89 'zext' 'zext_ln225_3' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.78ns)   --->   "%ret_11 = add i17 %zext_ln225_3, i17 %zext_ln225_2"   --->   Operation 90 'add' 'ret_11' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln225_4 = zext i16 %checksumL0_V_13"   --->   Operation 91 'zext' 'zext_ln225_4' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln225_5 = zext i16 %checksumL0_V_14"   --->   Operation 92 'zext' 'zext_ln225_5' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.78ns)   --->   "%ret_12 = add i17 %zext_ln225_5, i17 %zext_ln225_4"   --->   Operation 93 'add' 'ret_12' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln225_6 = zext i16 %checksumL0_V_15"   --->   Operation 94 'zext' 'zext_ln225_6' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln225_7 = zext i16 %checksumL0_V_16"   --->   Operation 95 'zext' 'zext_ln225_7' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.78ns)   --->   "%ret_13 = add i17 %zext_ln225_7, i17 %zext_ln225_6"   --->   Operation 96 'add' 'ret_13' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln225_8 = zext i16 %checksumL0_V_17"   --->   Operation 97 'zext' 'zext_ln225_8' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln225_9 = zext i16 %checksumL0_V_18"   --->   Operation 98 'zext' 'zext_ln225_9' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.78ns)   --->   "%ret_14 = add i17 %zext_ln225_9, i17 %zext_ln225_8"   --->   Operation 99 'add' 'ret_14' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln225_10 = zext i17 %ret_10"   --->   Operation 100 'zext' 'zext_ln225_10' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln225_11 = zext i17 %ret_11"   --->   Operation 101 'zext' 'zext_ln225_11' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.79ns)   --->   "%ret_15 = add i18 %zext_ln225_11, i18 %zext_ln225_10"   --->   Operation 102 'add' 'ret_15' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln225_12 = zext i17 %ret_12"   --->   Operation 103 'zext' 'zext_ln225_12' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln225_13 = zext i17 %ret_13"   --->   Operation 104 'zext' 'zext_ln225_13' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.79ns)   --->   "%ret_16 = add i18 %zext_ln225_13, i18 %zext_ln225_12"   --->   Operation 105 'add' 'ret_16' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln225_14 = zext i18 %ret_15"   --->   Operation 106 'zext' 'zext_ln225_14' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln225_15 = zext i18 %ret_16"   --->   Operation 107 'zext' 'zext_ln225_15' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.79ns)   --->   "%ret_17 = add i19 %zext_ln225_15, i19 %zext_ln225_14"   --->   Operation 108 'add' 'ret_17' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.45ns)   --->   "%store_ln163 = store i3 1, i3 %aiFSMState" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:163]   --->   Operation 109 'store' 'store_ln163' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.45>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln165 = store i512 %tmp_20, i512 %prevWord_data_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:165]   --->   Operation 110 'store' 'store_ln165' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln165 = store i64 %tmp_10, i64 %prevWord_keep_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:165]   --->   Operation 111 'store' 'store_ln165' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln165 = store i64 %tmp_11, i64 %prevWord_strb_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:165]   --->   Operation 112 'store' 'store_ln165' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%store_ln165 = store i1 %tmp_12, i1 %prevWord_last_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:165]   --->   Operation 113 'store' 'store_ln165' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln167 = br void %._crit_edge" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:167]   --->   Operation 114 'br' 'br_ln167' <Predicate = (aiFSMState_load == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 115 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 116 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_axis_icmp_V_data_V, i64 %s_axis_icmp_V_keep_V, i64 %s_axis_icmp_V_strb_V, i1 %s_axis_icmp_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %s_axis_icmp_V_data_V"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s_axis_icmp_V_keep_V"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s_axis_icmp_V_strb_V"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_icmp_V_last_V"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %myIpAddress"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress, void @empty_2, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %m_axis_icmp_V_data_V, i64 %m_axis_icmp_V_keep_V, i64 %m_axis_icmp_V_strb_V, i1 %m_axis_icmp_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %m_axis_icmp_V_data_V"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m_axis_icmp_V_keep_V"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m_axis_icmp_V_strb_V"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_icmp_V_last_V"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%auxInchecksum_r_V_load = load i16 %auxInchecksum_r_V"   --->   Operation 130 'load' 'auxInchecksum_r_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %m_axis_icmp_V_data_V, i64 %m_axis_icmp_V_keep_V, i64 %m_axis_icmp_V_strb_V, i1 %m_axis_icmp_V_last_V, i512 %tmp_15, i64 %tmp_16, i64 %tmp_17, i1 %tmp_19"   --->   Operation 131 'write' 'write_ln304' <Predicate = (aiFSMState_load == 3 & tmp_7)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%currWord_data_V = load i512 %prevWord_data_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:185]   --->   Operation 132 'load' 'currWord_data_V' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_4 = load i64 %prevWord_keep_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:185]   --->   Operation 133 'load' 'tmp_4' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_5 = load i64 %prevWord_strb_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:185]   --->   Operation 134 'load' 'tmp_5' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_1 = partset i512 @llvm.part.set.i512.i8, i512 %currWord_data_V, i8 128, i32 64, i32 71"   --->   Operation 135 'partset' 'p_Result_1' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%p_Result_3 = partset i512 @llvm.part.set.i512.i24, i512 %p_Result_1, i24 1, i32 72, i32 95"   --->   Operation 136 'partset' 'p_Result_3' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_4 = partset i512 @llvm.part.set.i512.i16, i512 %p_Result_3, i16 0, i32 80, i32 95"   --->   Operation 137 'partset' 'p_Result_4' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%p_Result_s_26 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %currWord_data_V, i32 128, i32 159"   --->   Operation 138 'partselect' 'p_Result_s_26' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%p_Result_5 = partset i512 @llvm.part.set.i512.i32, i512 %p_Result_4, i32 %p_Result_s_26, i32 96, i32 127"   --->   Operation 139 'partset' 'p_Result_5' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %currWord_data_V, i32 96, i32 127"   --->   Operation 140 'partselect' 'p_Result_2' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_7 = partset i512 @llvm.part.set.i512.i32, i512 %p_Result_5, i32 %p_Result_2, i32 128, i32 159"   --->   Operation 141 'partset' 'p_Result_7' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%p_Val2_5 = load i17 %icmpChecksum_V"   --->   Operation 142 'load' 'p_Val2_5' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%p_Result_8 = trunc i17 %p_Val2_5"   --->   Operation 143 'trunc' 'p_Result_8' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_5, i32 16"   --->   Operation 144 'bitselect' 'tmp_2' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln217_2 = zext i1 %tmp_2"   --->   Operation 145 'zext' 'zext_ln217_2' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.78ns)   --->   "%icmpChecksumTmp_V = add i16 %zext_ln217_2, i16 %p_Result_8"   --->   Operation 146 'add' 'icmpChecksumTmp_V' <Predicate = (aiFSMState_load == 2)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%p_Result_34 = partset i512 @llvm.part.set.i512.i8, i512 %p_Result_7, i8 0, i32 160, i32 167"   --->   Operation 147 'partset' 'p_Result_34' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%p_Result_6 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %icmpChecksumTmp_V, i32 8, i32 15"   --->   Operation 148 'partselect' 'p_Result_6' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i16 %icmpChecksumTmp_V"   --->   Operation 149 'trunc' 'trunc_ln674' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln674, i8 %p_Result_6"   --->   Operation 150 'bitconcatenate' 'tmp_1' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%p_Result_35 = partset i512 @llvm.part.set.i512.i16, i512 %p_Result_34, i16 %tmp_1, i32 176, i32 191"   --->   Operation 151 'partset' 'p_Result_35' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_2 : Operation 152 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %m_axis_icmp_V_data_V, i64 %m_axis_icmp_V_keep_V, i64 %m_axis_icmp_V_strb_V, i1 %m_axis_icmp_V_last_V, i512 %p_Result_35, i64 %tmp_4, i64 %tmp_5, i1 %tmp_8"   --->   Operation 152 'write' 'write_ln304' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 153 [1/2] (0.00ns)   --->   "%myIpAddress_read = read i32 @_ssdm_op_Read.ap_stable.i32P0A, i32 %myIpAddress"   --->   Operation 153 'read' 'myIpAddress_read' <Predicate = (aiFSMState_load == 1)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.85ns)   --->   "%icmp_ln1049 = icmp_eq  i32 %ipDestination_V_load, i32 %myIpAddress_read"   --->   Operation 154 'icmp' 'icmp_ln1049' <Predicate = (aiFSMState_load == 1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.67ns)   --->   "%icmp_ln1049_3 = icmp_eq  i16 %auxInchecksum_r_V_load, i16 0"   --->   Operation 155 'icmp' 'icmp_ln1049_3' <Predicate = (aiFSMState_load == 1)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln170)   --->   "%and_ln170 = and i1 %icmp_ln1049, i1 %icmp_ln1049_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:170]   --->   Operation 156 'and' 'and_ln170' <Predicate = (aiFSMState_load == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln170)   --->   "%and_ln170_1 = and i1 %icmp_ln1049_2, i1 %icmp_ln1049_3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:170]   --->   Operation 157 'and' 'and_ln170_1' <Predicate = (aiFSMState_load == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln170)   --->   "%and_ln170_2 = and i1 %and_ln170_1, i1 %and_ln170" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:170]   --->   Operation 158 'and' 'and_ln170_2' <Predicate = (aiFSMState_load == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln170 = select i1 %and_ln170_2, i3 2, i3 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:170]   --->   Operation 159 'select' 'select_ln170' <Predicate = (aiFSMState_load == 1)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.45ns)   --->   "%store_ln171 = store i3 %select_ln170, i3 %aiFSMState" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:171]   --->   Operation 160 'store' 'store_ln171' <Predicate = (aiFSMState_load == 1)> <Delay = 0.45>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln181 = br void %._crit_edge" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:181]   --->   Operation 161 'br' 'br_ln181' <Predicate = (aiFSMState_load == 1)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln225_16 = zext i19 %ret_17"   --->   Operation 162 'zext' 'zext_ln225_16' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln225_17 = zext i17 %ret_14"   --->   Operation 163 'zext' 'zext_ln225_17' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.80ns)   --->   "%ret_18 = add i20 %zext_ln225_16, i20 %zext_ln225_17"   --->   Operation 164 'add' 'ret_18' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln357 = trunc i20 %ret_18"   --->   Operation 165 'trunc' 'trunc_ln357' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%p_Result_33 = partselect i4 @_ssdm_op_PartSelect.i4.i20.i32.i32, i20 %ret_18, i32 16, i32 19"   --->   Operation 166 'partselect' 'p_Result_33' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i16 %trunc_ln357"   --->   Operation 167 'zext' 'zext_ln217' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln217_1 = zext i4 %p_Result_33"   --->   Operation 168 'zext' 'zext_ln217_1' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln217_3 = zext i4 %p_Result_33"   --->   Operation 169 'zext' 'zext_ln217_3' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.78ns)   --->   "%checksumL4_r_V = add i17 %zext_ln217, i17 %zext_ln217_1"   --->   Operation 170 'add' 'checksumL4_r_V' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln45 = add i16 %trunc_ln357, i16 %zext_ln217_3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:45]   --->   Operation 171 'add' 'add_ln45' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 172 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%checksumL4_o_V = add i16 %add_ln45, i16 1"   --->   Operation 172 'add' 'checksumL4_o_V' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node checksum)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %checksumL4_r_V, i32 16"   --->   Operation 173 'bitselect' 'p_Result_s' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node checksum)   --->   "%trunc_ln649 = trunc i17 %checksumL4_r_V"   --->   Operation 174 'trunc' 'trunc_ln649' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node checksum)   --->   "%select_ln819 = select i1 %p_Result_s, i16 %checksumL4_o_V, i16 %trunc_ln649"   --->   Operation 175 'select' 'select_ln819' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.29ns) (out node of the LUT)   --->   "%checksum = xor i16 %select_ln819, i16 65535"   --->   Operation 176 'xor' 'checksum' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%store_ln161 = store i16 %checksum, i16 %auxInchecksum_r_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:161]   --->   Operation 177 'store' 'store_ln161' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln166 = br void %._crit_edge4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:166]   --->   Operation 178 'br' 'br_ln166' <Predicate = (aiFSMState_load == 0 & tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 179 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %m_axis_icmp_V_data_V, i64 %m_axis_icmp_V_keep_V, i64 %m_axis_icmp_V_strb_V, i1 %m_axis_icmp_V_last_V, i512 %tmp_15, i64 %tmp_16, i64 %tmp_17, i1 %tmp_19"   --->   Operation 179 'write' 'write_ln304' <Predicate = (aiFSMState_load == 3 & tmp_7)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 180 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %m_axis_icmp_V_data_V, i64 %m_axis_icmp_V_keep_V, i64 %m_axis_icmp_V_strb_V, i1 %m_axis_icmp_V_last_V, i512 %p_Result_35, i64 %tmp_4, i64 %tmp_5, i1 %tmp_8"   --->   Operation 180 'write' 'write_ln304' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln207 = br void %._crit_edge" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:207]   --->   Operation 181 'br' 'br_ln207' <Predicate = (aiFSMState_load == 2)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%ret_ln227 = ret" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/icmp_server/icmp_server.cpp:227]   --->   Operation 182 'ret' 'ret_ln227' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.1ns, clock uncertainty: 0.2ns.

 <State 1>: 2.37ns
The critical path consists of the following:
	axis read operation ('empty') on port 's_axis_icmp_V_data_V' [115]  (0 ns)
	'add' operation ('ret') [170]  (0.785 ns)
	'add' operation ('ret') [182]  (0.791 ns)
	'add' operation ('ret') [185]  (0.797 ns)

 <State 2>: 1.88ns
The critical path consists of the following:
	'add' operation ('ret') [188]  (0.803 ns)
	'add' operation ('checksumL4_r.V') [194]  (0.785 ns)
	'select' operation ('select_ln819') [199]  (0 ns)
	'xor' operation ('checksum') [200]  (0.293 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
