# Fir-Filter-project
The pdf file shows the results of the studying of the implementetion of a FIR Filter on a FPGA using the VHDL language.
