/*
 * Copyright (c) 2023 NVIDIA Corporation & Affiliates. All rights reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining
 * a copy of this software and associated documentation files
 * (the "Software"), to deal in the Software without restriction,
 * including without limitation the rights to use, copy, modify, merge,
 * publish, distribute, sublicense, and/or sell copies of the Software,
 * and to permit persons to whom the Software is furnished to do so,
 * subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be
 * included in all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
 * IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY
 * CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 */

#include "PatternTritonGPUOpToLLVM.h"
#include "TritonNVIDIAGPUToLLVM/PTXAsmFormat.h"
#include "mlir/Conversion/LLVMCommon/Pattern.h"
#include "mlir/Dialect/GPU/IR/GPUDialect.h"
#include "mlir/Dialect/LLVMIR/NVVMDialect.h"
#include "triton/Conversion/TritonGPUToLLVM/PatternTritonGPUOpToLLVM.h"
#include "triton/Conversion/TritonGPUToLLVM/Utility.h"

#include "Utility.h"

using namespace mlir;
using namespace mlir::triton;
namespace ttg = mlir::triton::gpu;
namespace ttng = mlir::triton::nvidia_gpu;

namespace {
struct FenceAsyncSharedOpConversion
    : public ConvertOpToLLVMPattern<triton::nvidia_gpu::FenceAsyncSharedOp> {
  using ConvertOpToLLVMPattern<
      triton::nvidia_gpu::FenceAsyncSharedOp>::ConvertOpToLLVMPattern;

  LogicalResult
  matchAndRewrite(triton::nvidia_gpu::FenceAsyncSharedOp op, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override {
    auto kind = NVVM::ProxyKind::async_shared;
    auto space = op.getBCluster() ? NVVM::SharedSpace::shared_cluster
                                  : NVVM::SharedSpace::shared_cta;
    auto ctx = rewriter.getContext();
    auto spaceAttr = NVVM::SharedSpaceAttr::get(ctx, space);
    rewriter.replaceOpWithNewOp<NVVM::FenceProxyOp>(op, kind, spaceAttr);
    return success();
  }
};

struct FenceOpConversion
    : public ConvertOpToLLVMPattern<triton::nvidia_gpu::FenceOp> {
  using ConvertOpToLLVMPattern<
      triton::nvidia_gpu::FenceOp>::ConvertOpToLLVMPattern;

  LogicalResult
  matchAndRewrite(triton::nvidia_gpu::FenceOp op, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override {
    auto ctx = rewriter.getContext();
    auto scope = op.getScope();
    // "gpu" -> syncscope("device"), "sys" -> syncscope("") (system scope)
    StringRef syncscope = scope == "gpu" ? "device" : "";
    rewriter.replaceOpWithNewOp<LLVM::FenceOp>(
        op, LLVM::AtomicOrdering::acq_rel, StringAttr::get(ctx, syncscope));
    return success();
  }
};

struct InitBarrierOpConversion
    : public ConvertOpToLLVMPattern<triton::nvidia_gpu::InitBarrierOp> {
  using ConvertOpToLLVMPattern::ConvertOpToLLVMPattern;

  LogicalResult
  matchAndRewrite(triton::nvidia_gpu::InitBarrierOp op, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override {
    Location loc = op->getLoc();
    auto b = TritonLLVMOpBuilder(loc, rewriter);
    auto smemObj = LLVM::getSharedMemoryObjectFromStruct(
        loc, adaptor.getAlloc(),
        typeConverter->convertType(op.getAlloc().getType().getElementType()),
        rewriter);

    auto id = getThreadId(rewriter, loc);
    auto pred = b.icmp_eq(id, b.i32_val(0));
    ::mlir::triton::PTXBuilder ptxBuilder;
    const std::string ptx = "@$0 mbarrier.init.shared::cta.b64 [$1], " +
                            std::to_string(op.getCount()) + ";";
    auto &barSyncOp = *ptxBuilder.create<>(ptx);
    barSyncOp({ptxBuilder.newOperand(pred, "b"),
               ptxBuilder.newOperand(smemObj.getBase(), "r")},
              /*onlyAttachMLIRArgs=*/true);
    auto voidTy = void_ty(op->getContext());
    ptxBuilder.launch(rewriter, loc, voidTy);
    rewriter.eraseOp(op);
    return success();
  }
};

struct InvalBarrierOpConversion
    : public ConvertOpToLLVMPattern<triton::nvidia_gpu::InvalBarrierOp> {
  using ConvertOpToLLVMPattern::ConvertOpToLLVMPattern;

  LogicalResult
  matchAndRewrite(triton::nvidia_gpu::InvalBarrierOp op, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override {
    Location loc = op->getLoc();
    auto b = TritonLLVMOpBuilder(loc, rewriter);
    auto smemObj = LLVM::getSharedMemoryObjectFromStruct(
        loc, adaptor.getAlloc(),
        typeConverter->convertType(op.getAlloc().getType().getElementType()),
        rewriter);

    auto id = getThreadId(rewriter, loc);
    Value pred = b.icmp_eq(id, b.i32_val(0));
    ::mlir::triton::PTXBuilder ptxBuilder;
    const std::string ptx = "@$0 mbarrier.inval.shared::cta.b64 [$1];";
    auto &barSyncOp = *ptxBuilder.create<>(ptx);
    barSyncOp({ptxBuilder.newOperand(pred, "b"),
               ptxBuilder.newOperand(smemObj.getBase(), "r")},
              /*onlyAttachMLIRArgs=*/true);
    auto voidTy = void_ty(op->getContext());
    ptxBuilder.launch(rewriter, loc, voidTy);
    rewriter.eraseOp(op);
    return success();
  }
};

struct BarrierExpectConversion
    : public ConvertOpToLLVMPattern<triton::nvidia_gpu::BarrierExpectOp> {
  using ConvertOpToLLVMPattern::ConvertOpToLLVMPattern;

  LogicalResult
  matchAndRewrite(triton::nvidia_gpu::BarrierExpectOp op, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override {
    Location loc = op->getLoc();
    auto b = TritonLLVMOpBuilder(loc, rewriter);
    auto smemObj = LLVM::getSharedMemoryObjectFromStruct(
        loc, adaptor.getAlloc(),
        typeConverter->convertType(op.getAlloc().getType().getElementType()),
        rewriter);

    auto id = getThreadId(rewriter, loc);
    Value pred = b.icmp_eq(id, b.i32_val(0));
    pred = b.and_(pred, adaptor.getPred());
    ::mlir::triton::PTXBuilder ptxBuilder;
    const std::string ptx =
        "@$0 mbarrier.arrive.expect_tx.shared.b64 _, [$1], " +
        std::to_string(op.getSize()) + ";";
    auto &barSyncOp = *ptxBuilder.create<>(ptx);
    barSyncOp({ptxBuilder.newOperand(pred, "b"),
               ptxBuilder.newOperand(smemObj.getBase(), "r")},
              /*onlyAttachMLIRArgs=*/true);
    auto voidTy = void_ty(op->getContext());
    ptxBuilder.launch(rewriter, loc, voidTy);
    rewriter.eraseOp(op);
    return success();
  }
};

struct WaitBarrierOpConversion
    : public ConvertOpToLLVMPattern<triton::nvidia_gpu::WaitBarrierOp> {
  const NVIDIA::TargetInfo *targetInfo;
  WaitBarrierOpConversion(LLVMTypeConverter &typeConverter,
                          PatternBenefit benefit,
                          NVIDIA::TargetInfo &targetInfo)
      : ConvertOpToLLVMPattern(typeConverter, benefit),
        targetInfo(&targetInfo) {}

  LogicalResult
  matchAndRewrite(triton::nvidia_gpu::WaitBarrierOp op, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override {
    auto smemObj = LLVM::getSharedMemoryObjectFromStruct(
        op.getLoc(), adaptor.getAlloc(),
        typeConverter->convertType(op.getAlloc().getType().getElementType()),
        rewriter);
    auto loc = op.getLoc();
    bool predicated =
        adaptor.getPred() && !matchPattern(op.getPred(), m_NonZero());
    std::string ptx;
    if (targetInfo->getComputeCapability() < 90) {
      if (!predicated) {
        ptx = R"(
{
	.reg .pred complete;
	waitLoop:
	mbarrier.test_wait.parity.shared.b64 complete, [$0], $1;
	@!complete nanosleep.u32 20;
	@!complete bra.uni waitLoop;
}
)";
      } else {
        ptx = R"(
{
	@!$2 bra.uni skipWait;
	.reg .pred complete;
	waitLoop:
	mbarrier.test_wait.parity.shared.b64 complete, [$0], $1;
	@!complete nanosleep.u32 20;
	@!complete bra.uni waitLoop;
	skipWait:
}
)";
      }
    } else {
      if (!predicated) {
        ptx = R"(
{
	.reg .pred complete;
	waitLoop:
	mbarrier.try_wait.parity.shared.b64 complete, [$0], $1;
	@!complete bra.uni waitLoop;
}
)";
      } else {
        ptx = R"(
{
	@!$2 bra.uni skipWait;
	.reg .pred complete;
	waitLoop:
	mbarrier.try_wait.parity.shared.b64 complete, [$0], $1;
	@!complete bra.uni waitLoop;
	skipWait:
}
)";
      }
    }
    ::mlir::triton::PTXBuilder ptxBuilder;
    auto &waitLoop = *ptxBuilder.create<>(ptx);
    SmallVector<::mlir::triton::PTXBuilder::Operand *, 3> operands = {
        ptxBuilder.newOperand(smemObj.getBase(), "r"),
        ptxBuilder.newOperand(adaptor.getPhase(), "r")};
    if (predicated)
      operands.push_back(ptxBuilder.newOperand(adaptor.getPred(), "b"));

    waitLoop(operands, /*onlyAttachMLIRArgs=*/true);
    auto voidTy = void_ty(op->getContext());
    ptxBuilder.launch(rewriter, op->getLoc(), voidTy);
    rewriter.eraseOp(op);
    return success();
  }
};

struct ArriveBarrierOpConversion
    : public ConvertOpToLLVMPattern<triton::nvidia_gpu::ArriveBarrierOp> {
  using ConvertOpToLLVMPattern::ConvertOpToLLVMPattern;

  LogicalResult
  matchAndRewrite(triton::nvidia_gpu::ArriveBarrierOp op, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override {
    bool isPerThread = op.getPerThread();

    bool isRemoteBarrier = false;
    if (auto barType = dyn_cast<ttg::MemDescType>(op.getAlloc().getType())) {
      isRemoteBarrier =
          isa<ttng::SharedClusterMemorySpaceAttr>(barType.getMemorySpace());
    }

    if (isPerThread) {
      // Warp arrive: every thread arrives independently, no leader pattern.
      bool hasPred = !!op.getPred();
      std::stringstream ptxAsm;
      if (hasPred) {
        ptxAsm << "@$0 ";
      }
      ptxAsm << "mbarrier.arrive.shared::cta.b64 _, ["
             << (hasPred ? "$1" : "$0") << "]";
      if (op.getCount() > 1) {
        ptxAsm << ", " << op.getCount();
      }
      ptxAsm << ";";

      PTXBuilder ptxBuilder;
      SmallVector<PTXBuilder::Operand *, 2> operands;
      if (hasPred) {
        operands.push_back(ptxBuilder.newOperand(adaptor.getPred(), "b"));
      }
      operands.push_back(ptxBuilder.newOperand(adaptor.getAlloc(), "r"));

      auto arriveOp = *ptxBuilder.create<>(ptxAsm.str());
      arriveOp(operands, /*onlyAttachMLIRArgs=*/true);
      auto voidTy = void_ty(getContext());
      ptxBuilder.launch(rewriter, op.getLoc(), voidTy);
    } else {
      // Leader pattern: only thread 0 arrives.
      std::stringstream ptxAsm;
      ptxAsm << "@$0 mbarrier.arrive.shared::";
      if (isRemoteBarrier)
        ptxAsm << "cluster";
      else
        ptxAsm << "cta";
      ptxAsm << ".b64 _, [$1]";
      if (op.getCount() > 1) {
        ptxAsm << ", " << op.getCount();
      }
      ptxAsm << ";";

      TritonLLVMOpBuilder b(op.getLoc(), rewriter);
      Value id = getThreadId(rewriter, op.getLoc());
      Value pred = b.icmp_eq(id, b.i32_val(0));
      if (op.getPred())
        pred = b.and_(pred, adaptor.getPred());

      PTXBuilder ptxBuilder;
      SmallVector<PTXBuilder::Operand *, 2> operands = {
          ptxBuilder.newOperand(pred, "b"),
          ptxBuilder.newOperand(adaptor.getAlloc(), "r")};

      auto arriveOp = *ptxBuilder.create<>(ptxAsm.str());
      arriveOp(operands, /*onlyAttachMLIRArgs=*/true);
      auto voidTy = void_ty(getContext());
      ptxBuilder.launch(rewriter, op.getLoc(), voidTy);
    }

    rewriter.eraseOp(op);
    return success();
  }
};

struct NamedBarrierArriveOpConversion
    : public ConvertOpToLLVMPattern<triton::nvidia_gpu::NamedBarrierArriveOp> {
  using ConvertOpToLLVMPattern<
      triton::nvidia_gpu::NamedBarrierArriveOp>::ConvertOpToLLVMPattern;

  LogicalResult
  matchAndRewrite(triton::nvidia_gpu::NamedBarrierArriveOp op,
                  OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override {
    Location loc = op->getLoc();
    std::string ptxAsm = "bar.arrive $0, $1;";

    PTXBuilder ptxBuilder;
    SmallVector<PTXBuilder::Operand *, 2> operands = {
        ptxBuilder.newOperand(adaptor.getBar(), "r"),
        ptxBuilder.newOperand(adaptor.getNumThreads(), "r")};

    auto arriveOp = *ptxBuilder.create<>(ptxAsm);
    arriveOp(operands, /*onlyAttachMLIRArgs=*/true);
    auto voidTy = void_ty(getContext());
    ptxBuilder.launch(rewriter, op.getLoc(), voidTy);

    rewriter.eraseOp(op);
    return success();
  }
};

struct NamedBarrierWaitOpConversion
    : public ConvertOpToLLVMPattern<triton::nvidia_gpu::NamedBarrierWaitOp> {
  using ConvertOpToLLVMPattern<
      triton::nvidia_gpu::NamedBarrierWaitOp>::ConvertOpToLLVMPattern;

  LogicalResult
  matchAndRewrite(triton::nvidia_gpu::NamedBarrierWaitOp op, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override {
    Location loc = op->getLoc();
    std::string ptxAsm = "bar.sync $0, $1;";

    PTXBuilder ptxBuilder;
    SmallVector<PTXBuilder::Operand *, 2> operands = {
        ptxBuilder.newOperand(adaptor.getBar(), "r"),
        ptxBuilder.newOperand(adaptor.getNumThreads(), "r")};

    auto waitOp = *ptxBuilder.create<>(ptxAsm);
    waitOp(operands, /*onlyAttachMLIRArgs=*/true);
    auto voidTy = void_ty(getContext());
    ptxBuilder.launch(rewriter, op.getLoc(), voidTy);

    rewriter.eraseOp(op);
    return success();
  }
};

struct AsyncCLCTryCancelOpConversion
    : public ConvertOpToLLVMPattern<triton::nvidia_gpu::AsyncCLCTryCancelOp> {
  // TODO. check target infor for compute capability >= 100
  using ConvertOpToLLVMPattern<
      triton::nvidia_gpu::AsyncCLCTryCancelOp>::ConvertOpToLLVMPattern;

  // clc response is 16-byte opaque object available at the location specified
  // by the 16-byte wide shared memory address (i.e. 1st operand of PTX inst)
  LogicalResult
  matchAndRewrite(triton::nvidia_gpu::AsyncCLCTryCancelOp op, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override {
    Location loc = op->getLoc();

    auto tid = getThreadId(rewriter, loc);
    TritonLLVMOpBuilder b(op.getLoc(), rewriter);
    Value pred = b.icmp_eq(tid, b.i32_val(0));

    std::string ptx = R"(
    {
      .reg .u32 first_cta_in_cluster;
      .reg .pred pred_first_cta_in_cluster;
      .reg .pred pred_issue;
      mov.u32  first_cta_in_cluster, %cluster_ctaid.x;
      setp.u32.eq pred_first_cta_in_cluster, first_cta_in_cluster, 0x0;
      and.pred pred_issue, $2, pred_first_cta_in_cluster;
      @pred_issue clusterlaunchcontrol.try_cancel.async.shared::cta.mbarrier::complete_tx::bytes.multicast::cluster::all.b128 [$0], [$1];
    }
    )";

    PTXBuilder ptxBuilder;
    SmallVector<PTXBuilder::Operand *, 3> operands = {
        ptxBuilder.newOperand(adaptor.getClcResAlloc(), "r"),
        ptxBuilder.newOperand(adaptor.getMbarAlloc(), "r"),
        ptxBuilder.newOperand(pred, "b")};

    auto clcOp = *ptxBuilder.create<>(ptx);
    clcOp(operands, /*onlyAttachMLIRArgs=*/true);
    auto voidTy = void_ty(getContext());
    ptxBuilder.launch(rewriter, op.getLoc(), voidTy);

    rewriter.eraseOp(op);
    return success();
  }
};

struct CLCQueryCancelOpConversion
    : public ConvertOpToLLVMPattern<triton::nvidia_gpu::CLCQueryCancelOp> {
  using ConvertOpToLLVMPattern<
      triton::nvidia_gpu::CLCQueryCancelOp>::ConvertOpToLLVMPattern;

  LogicalResult
  matchAndRewrite(triton::nvidia_gpu::CLCQueryCancelOp op, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override {
    Location loc = op->getLoc();

    TritonLLVMOpBuilder b(op.getLoc(), rewriter);

    std::string ptx = R"(
    {
      .reg .b128 clc_result;
      .reg .pred p1;
      mov.s32 $0, -1;
      ld.shared.b128 clc_result, [$1];
      clusterlaunchcontrol.query_cancel.is_canceled.pred.b128 p1, clc_result;
      @p1 clusterlaunchcontrol.query_cancel.get_first_ctaid.v4.b32.b128 {$0, _, _, _}, clc_result;
    }
    )";

    PTXBuilder builder;
    auto queryOp = *builder.create<>(ptx);

    SmallVector<PTXBuilder::Operand *, 2> operands = {
        builder.newOperand("=r", true),
        builder.newOperand(adaptor.getClcResAlloc(), "r")};
    queryOp(operands, /*onlyAttachMLIRArgs=*/true);

    Value ctaId = builder.launch(rewriter, op.getLoc(), i32_ty, false);

    rewriter.replaceOp(op, ctaId);

    return success();
  }
};

struct VoteBallotSyncOpConversion
    : public ConvertOpToLLVMPattern<triton::nvidia_gpu::VoteBallotSyncOp> {
  using ConvertOpToLLVMPattern<
      triton::nvidia_gpu::VoteBallotSyncOp>::ConvertOpToLLVMPattern;

  LogicalResult
  matchAndRewrite(triton::nvidia_gpu::VoteBallotSyncOp op, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override {
    Location loc = op->getLoc();
    Type predType = op.getPred().getType();

    // Scalar case: simple pass-through to NVVM
    if (!isa<RankedTensorType>(predType)) {
      Value result = rewriter.create<NVVM::VoteSyncOp>(
          loc, rewriter.getI32Type(), adaptor.getMask(), adaptor.getPred(),
          NVVM::VoteSyncKind::ballot);
      rewriter.replaceOp(op, result);
      return success();
    }

    // Tensor case: unpack elements, apply ballot to each, pack results
    auto predTensorType = cast<RankedTensorType>(predType);
    auto resultType = op.getResult().getType();

    // Unpack the tensor predicate elements - each thread owns some elements
    SmallVector<Value> predElems =
        unpackLLElements(loc, adaptor.getPred(), rewriter);

    // For vote_ballot_sync with tensor predicates:
    // 1. First, OR all local predicate elements together to get a single bool
    // 2. Apply the ballot operation once with the combined predicate
    // 3. Replicate the result to all elements of the output tensor

    TritonLLVMOpBuilder b(loc, rewriter);

    // Combine all local predicate elements with OR
    Value combinedPred;
    if (predElems.empty()) {
      combinedPred = b.i1_val(false);
    } else {
      combinedPred = predElems[0];
      for (size_t i = 1; i < predElems.size(); ++i) {
        combinedPred = b.or_(combinedPred, predElems[i]);
      }
    }

    // Perform the warp-level ballot with the combined predicate
    Value ballot = rewriter.create<NVVM::VoteSyncOp>(
        loc, rewriter.getI32Type(), adaptor.getMask(), combinedPred,
        NVVM::VoteSyncKind::ballot);

    // Replicate the ballot result to all elements of the output tensor
    SmallVector<Value> resultElems(predElems.size(), ballot);

    // Pack results back into tensor
    Value packedResult = packLLElements(loc, getTypeConverter(), resultElems,
                                        rewriter, resultType);
    rewriter.replaceOp(op, packedResult);
    return success();
  }
};
} // namespace

void mlir::triton::NVIDIA::populateBarrierOpToLLVMPatterns(
    LLVMTypeConverter &typeConverter, RewritePatternSet &patterns,
    PatternBenefit benefit, NVIDIA::TargetInfo &targetInfo) {
  patterns.add<FenceAsyncSharedOpConversion>(typeConverter, benefit);
  patterns.add<FenceOpConversion>(typeConverter, benefit);
  patterns.add<InitBarrierOpConversion, InvalBarrierOpConversion>(typeConverter,
                                                                  benefit);
  patterns.add<WaitBarrierOpConversion>(typeConverter, benefit, targetInfo);
  patterns.add<BarrierExpectConversion>(typeConverter, benefit);
  patterns.add<ArriveBarrierOpConversion>(typeConverter, benefit);
  patterns.add<NamedBarrierArriveOpConversion>(typeConverter, benefit);
  patterns.add<NamedBarrierWaitOpConversion>(typeConverter, benefit);
  patterns.add<AsyncCLCTryCancelOpConversion>(typeConverter, benefit);
  patterns.add<CLCQueryCancelOpConversion>(typeConverter, benefit);
  patterns.add<VoteBallotSyncOpConversion>(typeConverter, benefit);
}
