Info: Generated by version: 19.2 build 57
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/board.qsys --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/board --family="Arria 10" --part=10AX115N2F40E2LG
Progress: Loading build/board.qsys
Progress: Reading input file
Progress: Adding board_afu_id_avmm_slave_0 [altera_generic_component 1.0]
Progress: Parameterizing module board_afu_id_avmm_slave_0
Progress: Adding board_irq_ctrl_0 [altera_generic_component 1.0]
Progress: Parameterizing module board_irq_ctrl_0
Progress: Adding clk_200 [altera_generic_component 1.0]
Progress: Parameterizing module clk_200
Progress: Adding ddr_board [altera_generic_component 1.0]
Progress: Parameterizing module ddr_board
Progress: Adding emif_ddr4a_clk [altera_generic_component 1.0]
Progress: Parameterizing module emif_ddr4a_clk
Progress: Adding emif_ddr4b_clk [altera_generic_component 1.0]
Progress: Parameterizing module emif_ddr4b_clk
Progress: Adding global_reset_in [altera_generic_component 1.0]
Progress: Parameterizing module global_reset_in
Progress: Adding kernel_clk_export [altera_generic_component 1.0]
Progress: Parameterizing module kernel_clk_export
Progress: Adding kernel_clk_in [altera_generic_component 1.0]
Progress: Parameterizing module kernel_clk_in
Progress: Adding kernel_interface [altera_generic_component 1.0]
Progress: Parameterizing module kernel_interface
Progress: Adding pipe_stage_dma_host_rd [altera_generic_component 1.0]
Progress: Parameterizing module pipe_stage_dma_host_rd
Progress: Adding pipe_stage_dma_host_wr [altera_generic_component 1.0]
Progress: Parameterizing module pipe_stage_dma_host_wr
Progress: Adding pipe_stage_host_ctrl [altera_generic_component 1.0]
Progress: Parameterizing module pipe_stage_host_ctrl
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: board.kernel_clk_export: Warnings found in IP parameterization.
Component Instantiation Warning: board.kernel_interface: Warnings found in IP parameterization.
Component Instantiation Warning: board.ddr_board.ddr4b_cross_to_host: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: board.ddr_board.ddr_board_acl_memory_bank_divider_0: Warnings found in IP parameterization.
Component Instantiation Warning: board.ddr_board.pipe_stage_ase: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: board.ddr_board.msgdma_bbb_inst_rd.pipe_stage_host_rd: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: board.ddr_board.msgdma_bbb_inst_rd.pipe_stage_host_wr: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Warning: board.ddr_board.msgdma_bbb_inst_rd.host_wr: msgdma_bbb_inst_rd.host_wr must be connected to an Avalon-MM slave or exported
Warning: board.ddr_board.msgdma_bbb_inst_wr.host_rd: msgdma_bbb_inst_wr.host_rd must be connected to an Avalon-MM slave or exported
Warning: board.clk_200.out_clk/kernel_interface.clk: kernel_interface.clk requires 100000000Hz, but source has frequency of 200000000Hz
Info: board: "Transforming system: board"
Info: Interconnect is inserted between master ddr_board.host_wr and slave pipe_stage_dma_host_wr.s0 because the master has address signal 49 bit wide, but the slave is 48 bit wide.
Info: board: "Naming system components in system: board"
Info: board: "Processing generation queue"
Info: board: "Generating: board"
Info: board: "Generating: board_afu_id_avmm_slave_0"
Info: board: "Generating: board_irq_ctrl_0"
Info: board: "Generating: board_clk_200"
Info: board: "Generating: board_clock_bridge_0"
Info: board: "Generating: board_clock_bridge_1"
Info: board: "Generating: board_global_reset_in"
Info: board: "Generating: board_kernel_clk_export"
Info: board: "Generating: board_kernel_clk_in"
Info: board: "Generating: board_kernel_interface"
Info: board: "Generating: pipe_stage_msgdma_csr_0"
Info: board: "Generating: pipe_stage_dma_host_rd_0"
Info: board: "Generating: board_pipe_stage_host_ctrl"
Info: board: "Generating: board_altera_mm_interconnect_191_plnkcii"
Info: board: "Generating: board_altera_mm_interconnect_191_qqmhvsy"
Info: board: "Generating: board_altera_irq_mapper_191_vnrcumq"
Info: board: "Generating: board_altera_irq_clock_crosser_191_4qcttxy"
Info: board: "Generating: altera_reset_controller"
Info: board: "Generating: board_altera_merlin_master_translator_191_g7h47bq"
Info: board: "Generating: board_altera_merlin_slave_translator_191_x56fcki"
Info: board: "Generating: board_altera_merlin_master_agent_191_mpbm6tq"
Info: board: "Generating: board_altera_merlin_slave_agent_191_ncfkfri"
Info: board: "Generating: board_altera_avalon_sc_fifo_191_e5eqkcq"
Info: board: "Generating: board_altera_merlin_router_191_qdcstwy"
Info: board: "Generating: board_altera_merlin_router_191_ymmgbda"
Info: board: "Generating: board_altera_merlin_router_191_p7j7u6q"
Info: board: "Generating: board_altera_merlin_traffic_limiter_191_kcba44q"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: my_alt_hiconnect_sc_fifo_dest_id_fifo: "Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"
Info: board: "Generating: board_altera_merlin_burst_adapter_191_32tg2fa"
Info: board: "Generating: board_altera_merlin_demultiplexer_191_lgtc25y"
Info: board: "Generating: board_altera_merlin_multiplexer_191_2bsc4nq"
Info: board: "Generating: board_altera_merlin_demultiplexer_191_wkeid3i"
Info: board: "Generating: board_altera_merlin_multiplexer_191_lg6qpai"
Info: board: "Generating: board_altera_merlin_width_adapter_191_vfugsvi"
Info: board: "Generating: board_altera_merlin_width_adapter_191_w5iwv2q"
Info: board: "Generating: altera_avalon_st_pipeline_stage"
Info: board: "Generating: board_altera_merlin_traffic_limiter_191_eiui2ey"
Info: board: "Generating: board_altera_merlin_traffic_limiter_191_obycr2q"
Info: board: "Generating: board_alt_hiconnect_sc_fifo_191_7qtmpqq"
Info: board: Done "board" with 39 modules, 53 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
