2018-07-09 15:11:50,207 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.2\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-07-09 15:11:50,224 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.2\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-07-09 15:11:50,227 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.2\rte_config\ExempleEventsConstraints.xml is well-formed
2018-07-09 15:11:50,228 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.2\rte_config\ExempleEventsConstraints.xml is valid with the provided xsd schema
2018-07-09 15:11:50,228 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.2\rte_config\ExempleSwcAllocation.xml is well-formed
2018-07-09 15:11:50,229 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.2\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-07-09 15:11:50,229 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.2\rte_config\ExempleEventsConstraints.xml is well-formed
2018-07-09 15:11:50,229 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.2\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-07-09 15:11:50,230 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.2\rte_config\ExempleSwcAllocation.xml is well-formed
2018-07-09 15:11:50,230 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.2\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
