<profile>

<section name = "Vivado HLS Report for 'fully_connected'" level="0">
<item name = "Date">Mon Mar 11 15:14:38 2024
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">fullyconnected</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00, 15.964, 2.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">140351, 140351, 140351, 140351, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP1">140350, 140350, 2807, -, -, 50, no</column>
<column name=" + LOOP2">2800, 2800, 7, -, -, 400, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 161, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 5, 421, 962, -</column>
<column name="Memory">65, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 113, -</column>
<column name="Register">-, -, 182, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">23, 2, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="fully_connected_fdEe_U1">fully_connected_fdEe, 0, 2, 227, 403, 0</column>
<column name="fully_connected_feOg_U2">fully_connected_feOg, 0, 3, 128, 320, 0</column>
<column name="fully_connected_ffYi_U3">fully_connected_ffYi, 0, 0, 66, 239, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="fullyconnected_weigh_U">fully_connected_fbkb, 64, 0, 0, 0, 20000, 32, 1, 640000</column>
<column name="fullyconnected_bias_U">fully_connected_fcud, 1, 0, 0, 0, 50, 32, 1, 1600</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln15_1_fu_212_p2">+, 0, 0, 21, 15, 6</column>
<column name="add_ln15_fu_218_p2">+, 0, 0, 21, 15, 15</column>
<column name="i_fu_181_p2">+, 0, 0, 15, 6, 1</column>
<column name="j_fu_201_p2">+, 0, 0, 15, 9, 1</column>
<column name="and_ln20_fu_263_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln14_fu_195_p2">icmp, 0, 0, 13, 9, 8</column>
<column name="icmp_ln20_1_fu_251_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln20_fu_245_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln9_fu_175_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="or_ln20_fu_257_p2">or, 0, 0, 2, 1, 1</column>
<column name="dense_out_d0">select, 0, 0, 32, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">62, 15, 1, 15</column>
<column name="grp_fu_157_p1">15, 3, 32, 96</column>
<column name="i_0_reg_112">9, 2, 6, 12</column>
<column name="j_0_reg_135">9, 2, 9, 18</column>
<column name="phi_mul_reg_146">9, 2, 15, 30</column>
<column name="sum_0_reg_123">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln15_1_reg_304">15, 0, 15, 0</column>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="i_0_reg_112">6, 0, 6, 0</column>
<column name="i_reg_280">6, 0, 6, 0</column>
<column name="j_0_reg_135">9, 0, 9, 0</column>
<column name="j_reg_299">9, 0, 9, 0</column>
<column name="phi_mul_reg_146">15, 0, 15, 0</column>
<column name="sum_0_reg_123">32, 0, 32, 0</column>
<column name="tmp_2_reg_334">32, 0, 32, 0</column>
<column name="tmp_reg_349">32, 0, 32, 0</column>
<column name="zext_ln14_reg_291">6, 0, 15, 9</column>
<column name="zext_ln15_reg_285">6, 0, 64, 58</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fully_connected, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fully_connected, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fully_connected, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fully_connected, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fully_connected, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fully_connected, return value</column>
<column name="flat_array_address0">out, 9, ap_memory, flat_array, array</column>
<column name="flat_array_ce0">out, 1, ap_memory, flat_array, array</column>
<column name="flat_array_q0">in, 32, ap_memory, flat_array, array</column>
<column name="dense_out_address0">out, 6, ap_memory, dense_out, array</column>
<column name="dense_out_ce0">out, 1, ap_memory, dense_out, array</column>
<column name="dense_out_we0">out, 1, ap_memory, dense_out, array</column>
<column name="dense_out_d0">out, 32, ap_memory, dense_out, array</column>
</table>
</item>
</section>
</profile>
