
*** Running vivado
    with args -log design_1_axis_fifo_test_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_fifo_test_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_axis_fifo_test_0_0.tcl -notrace
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml, Invalid xml file C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml: equal sign expected
Command: synth_design -top design_1_axis_fifo_test_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 45316 
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_test_v1_0 with formal parameter declaration list [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ipshared/b4e0/hdl/axis_fifo_test_v1_0.v:69]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_test_v1_0 with formal parameter declaration list [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ipshared/b4e0/hdl/axis_fifo_test_v1_0.v:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_test_v1_0 with formal parameter declaration list [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ipshared/b4e0/hdl/axis_fifo_test_v1_0.v:71]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_test_v1_0 with formal parameter declaration list [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ipshared/b4e0/hdl/axis_fifo_test_v1_0.v:72]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 363.906 ; gain = 103.508
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_axis_fifo_test_0_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_axis_fifo_test_0_0/synth/design_1_axis_fifo_test_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axis_fifo_test_v1_0' [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ipshared/b4e0/hdl/axis_fifo_test_v1_0.v:20]
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter WAIT bound to: 3'b000 
	Parameter RECV bound to: 3'b001 
	Parameter SEND bound to: 3'b011 
	Parameter SLST bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ipshared/b4e0/hdl/axis_fifo_test_v1_0.v:140]
WARNING: [Synth 8-3848] Net m00_axis_tstrb in module/entity axis_fifo_test_v1_0 does not have driver. [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ipshared/b4e0/hdl/axis_fifo_test_v1_0.v:50]
INFO: [Synth 8-256] done synthesizing module 'axis_fifo_test_v1_0' (1#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ipshared/b4e0/hdl/axis_fifo_test_v1_0.v:20]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_fifo_test_0_0' (2#1) [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_axis_fifo_test_0_0/synth/design_1_axis_fifo_test_0_0.v:56]
WARNING: [Synth 8-3331] design axis_fifo_test_v1_0 has unconnected port m00_axis_tstrb[3]
WARNING: [Synth 8-3331] design axis_fifo_test_v1_0 has unconnected port m00_axis_tstrb[2]
WARNING: [Synth 8-3331] design axis_fifo_test_v1_0 has unconnected port m00_axis_tstrb[1]
WARNING: [Synth 8-3331] design axis_fifo_test_v1_0 has unconnected port m00_axis_tstrb[0]
WARNING: [Synth 8-3331] design axis_fifo_test_v1_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design axis_fifo_test_v1_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design axis_fifo_test_v1_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design axis_fifo_test_v1_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design axis_fifo_test_v1_0 has unconnected port m00_axis_aclk
WARNING: [Synth 8-3331] design axis_fifo_test_v1_0 has unconnected port m00_axis_aresetn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 392.590 ; gain = 132.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 392.590 ; gain = 132.191
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 684.137 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 684.137 ; gain = 423.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 684.137 ; gain = 423.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 684.137 ; gain = 423.738
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ipshared/b4e0/hdl/axis_fifo_test_v1_0.v:102]
WARNING: [Synth 8-6014] Unused sequential element ocnt_reg was removed.  [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ipshared/b4e0/hdl/axis_fifo_test_v1_0.v:114]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 684.137 ; gain = 423.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axis_fifo_test_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element inst/cnt_reg was removed.  [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ipshared/b4e0/hdl/axis_fifo_test_v1_0.v:102]
WARNING: [Synth 8-6014] Unused sequential element inst/ocnt_reg was removed.  [h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ipshared/b4e0/hdl/axis_fifo_test_v1_0.v:114]
WARNING: [Synth 8-3331] design design_1_axis_fifo_test_0_0 has unconnected port m00_axis_tstrb[3]
WARNING: [Synth 8-3331] design design_1_axis_fifo_test_0_0 has unconnected port m00_axis_tstrb[2]
WARNING: [Synth 8-3331] design design_1_axis_fifo_test_0_0 has unconnected port m00_axis_tstrb[1]
WARNING: [Synth 8-3331] design design_1_axis_fifo_test_0_0 has unconnected port m00_axis_tstrb[0]
WARNING: [Synth 8-3331] design design_1_axis_fifo_test_0_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design design_1_axis_fifo_test_0_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design design_1_axis_fifo_test_0_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design design_1_axis_fifo_test_0_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design design_1_axis_fifo_test_0_0 has unconnected port m00_axis_aclk
WARNING: [Synth 8-3331] design design_1_axis_fifo_test_0_0 has unconnected port m00_axis_aresetn
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 684.137 ; gain = 423.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------+--------------+-----------+----------------------+--------------------------------+
|Module Name                 | RTL Object   | Inference | Size (Depth x Width) | Primitives                     | 
+----------------------------+--------------+-----------+----------------------+--------------------------------+
|design_1_axis_fifo_test_0_0 | inst/mem_reg | Implied   | 4 K x 32             | RAM64X1D x 128  RAM64M x 640   | 
+----------------------------+--------------+-----------+----------------------+--------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 684.137 ; gain = 423.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 684.137 ; gain = 423.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------------------+--------------+-----------+----------------------+--------------------------------+
|Module Name                 | RTL Object   | Inference | Size (Depth x Width) | Primitives                     | 
+----------------------------+--------------+-----------+----------------------+--------------------------------+
|design_1_axis_fifo_test_0_0 | inst/mem_reg | Implied   | 4 K x 32             | RAM64X1D x 128  RAM64M x 640   | 
+----------------------------+--------------+-----------+----------------------+--------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 708.195 ; gain = 447.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 708.195 ; gain = 447.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 708.195 ; gain = 447.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 708.195 ; gain = 447.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 708.195 ; gain = 447.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 708.195 ; gain = 447.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 708.195 ; gain = 447.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    24|
|2     |LUT1     |    35|
|3     |LUT2     |     9|
|4     |LUT3     |     3|
|5     |LUT4     |    34|
|6     |LUT5     |     4|
|7     |LUT6     |   619|
|8     |MUXF7    |   256|
|9     |MUXF8    |   126|
|10    |RAM64M   |   640|
|11    |RAM64X1D |   128|
|12    |FDRE     |   225|
+------+---------+------+

Report Instance Areas: 
+------+---------+--------------------+------+
|      |Instance |Module              |Cells |
+------+---------+--------------------+------+
|1     |top      |                    |  2103|
|2     |  inst   |axis_fifo_test_v1_0 |  2103|
+------+---------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 708.195 ; gain = 447.797
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 708.195 ; gain = 156.250
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 708.195 ; gain = 447.797
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1174 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_axis_fifo_test_0_0' is not ideal for floorplanning, since the cellview 'axis_fifo_test_v1_0' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 768 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 640 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 30 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 714.238 ; gain = 461.988
INFO: [Common 17-1381] The checkpoint 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.runs/design_1_axis_fifo_test_0_0_synth_1/design_1_axis_fifo_test_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP h:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.srcs/sources_1/bd/design_1/ip/design_1_axis_fifo_test_0_0/design_1_axis_fifo_test_0_0.xci
INFO: [Common 17-1381] The checkpoint 'H:/FPGA-Neural-Network-/ip_repo/DMA_Test/DMA_Test.runs/design_1_axis_fifo_test_0_0_synth_1/design_1_axis_fifo_test_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axis_fifo_test_0_0_utilization_synth.rpt -pb design_1_axis_fifo_test_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 714.238 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May  8 01:36:57 2018...
