;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN @3, 1
	SUB -0, 1
	SUB @0, @2
	MOV -7, <-20
	MOV -7, <-20
	SUB @-127, 100
	MOV -1, <-28
	JMP -301, @-20
	ADD 210, 30
	SUB @121, 103
	SUB -0, 1
	ADD 270, 60
	SUB <0, @2
	SUB @121, -503
	SUB @-127, 100
	DJN 0, <402
	ADD 30, 809
	ADD @27, 8
	DJN -98, 20
	JMP 210, 30
	ADD 278, 60
	SUB -207, <-120
	JMP 30, 9
	SUB #200, -40
	SLT @121, 106
	JMP 210, 30
	SUB 300, 90
	SUB <0, @2
	DJN <-127, 100
	ADD #72, @200
	SUB 300, 90
	SPL -0, <400
	SUB @-127, 100
	DJN 30, 109
	SUB 100, -100
	SPL <-127, 100
	JMN <121, 103
	ADD @3, 80
	ADD #200, -40
	SUB <0, @2
	JMP 210, 30
	MOV -1, <-20
	ADD 210, 60
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
