<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2018.11.19.21:29:01"
 outputDirectory="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE115F29C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface
     name="audio_0_avalon_left_channel_sink"
     kind="avalon_streaming"
     start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="audio_0_avalon_left_channel_sink_data"
       direction="input"
       role="data"
       width="16" />
   <port
       name="audio_0_avalon_left_channel_sink_valid"
       direction="input"
       role="valid"
       width="1" />
   <port
       name="audio_0_avalon_left_channel_sink_ready"
       direction="output"
       role="ready"
       width="1" />
  </interface>
  <interface
     name="audio_0_avalon_left_channel_source"
     kind="avalon_streaming"
     start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="audio_0_avalon_left_channel_source_ready"
       direction="input"
       role="ready"
       width="1" />
   <port
       name="audio_0_avalon_left_channel_source_data"
       direction="output"
       role="data"
       width="16" />
   <port
       name="audio_0_avalon_left_channel_source_valid"
       direction="output"
       role="valid"
       width="1" />
  </interface>
  <interface
     name="audio_0_avalon_right_channel_sink"
     kind="avalon_streaming"
     start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="audio_0_avalon_right_channel_sink_data"
       direction="input"
       role="data"
       width="16" />
   <port
       name="audio_0_avalon_right_channel_sink_valid"
       direction="input"
       role="valid"
       width="1" />
   <port
       name="audio_0_avalon_right_channel_sink_ready"
       direction="output"
       role="ready"
       width="1" />
  </interface>
  <interface
     name="audio_0_avalon_right_channel_source"
     kind="avalon_streaming"
     start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="audio_0_avalon_right_channel_source_ready"
       direction="input"
       role="ready"
       width="1" />
   <port
       name="audio_0_avalon_right_channel_source_data"
       direction="output"
       role="data"
       width="16" />
   <port
       name="audio_0_avalon_right_channel_source_valid"
       direction="output"
       role="valid"
       width="1" />
  </interface>
  <interface name="audio_0_external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="audio_0_external_interface_ADCDAT"
       direction="input"
       role="ADCDAT"
       width="1" />
   <port
       name="audio_0_external_interface_ADCLRCK"
       direction="input"
       role="ADCLRCK"
       width="1" />
   <port
       name="audio_0_external_interface_BCLK"
       direction="input"
       role="BCLK"
       width="1" />
   <port
       name="audio_0_external_interface_DACDAT"
       direction="output"
       role="DACDAT"
       width="1" />
   <port
       name="audio_0_external_interface_DACLRCK"
       direction="input"
       role="DACLRCK"
       width="1" />
  </interface>
  <interface
     name="audio_and_video_config_0_external_interface"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="audio_and_video_config_0_external_interface_SDAT"
       direction="bidir"
       role="SDAT"
       width="1" />
   <port
       name="audio_and_video_config_0_external_interface_SCLK"
       direction="output"
       role="SCLK"
       width="1" />
  </interface>
  <interface name="audio_pll_0_audio_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="12288000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="audio_pll_0_audio_clk_clk"
       direction="output"
       role="clk"
       width="1" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="new_sdram_controller_0_s1" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="33554432" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="true" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="7" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="new_sdram_controller_0_s1_address"
       direction="input"
       role="address"
       width="23" />
   <port
       name="new_sdram_controller_0_s1_byteenable_n"
       direction="input"
       role="byteenable_n"
       width="4" />
   <port
       name="new_sdram_controller_0_s1_chipselect"
       direction="input"
       role="chipselect"
       width="1" />
   <port
       name="new_sdram_controller_0_s1_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port
       name="new_sdram_controller_0_s1_read_n"
       direction="input"
       role="read_n"
       width="1" />
   <port
       name="new_sdram_controller_0_s1_write_n"
       direction="input"
       role="write_n"
       width="1" />
   <port
       name="new_sdram_controller_0_s1_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="new_sdram_controller_0_s1_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port
       name="new_sdram_controller_0_s1_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
  </interface>
  <interface name="new_sdram_controller_0_wire" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="new_sdram_controller_0_wire_addr"
       direction="output"
       role="addr"
       width="13" />
   <port
       name="new_sdram_controller_0_wire_ba"
       direction="output"
       role="ba"
       width="2" />
   <port
       name="new_sdram_controller_0_wire_cas_n"
       direction="output"
       role="cas_n"
       width="1" />
   <port
       name="new_sdram_controller_0_wire_cke"
       direction="output"
       role="cke"
       width="1" />
   <port
       name="new_sdram_controller_0_wire_cs_n"
       direction="output"
       role="cs_n"
       width="1" />
   <port
       name="new_sdram_controller_0_wire_dq"
       direction="bidir"
       role="dq"
       width="32" />
   <port
       name="new_sdram_controller_0_wire_dqm"
       direction="output"
       role="dqm"
       width="4" />
   <port
       name="new_sdram_controller_0_wire_ras_n"
       direction="output"
       role="ras_n"
       width="1" />
   <port
       name="new_sdram_controller_0_wire_we_n"
       direction="output"
       role="we_n"
       width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="sys_sdram_pll_0_sdram_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="50000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="sys_sdram_pll_0_sdram_clk_clk"
       direction="output"
       role="clk"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="Total:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1542634139,AUTO_UNIQUE_ID=(altera_up_avalon_audio:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,audio_in=true,audio_out=true,avalon_bus_type=Streaming,dw=16)(altera_up_avalon_audio_and_video_config:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,audio_in=Microphone to ADC,bit_length=32,board=DE2-115,bosr=250fs/256fs,d5m_resolution=2592 x 1944,dac_enable=true,data_format=I2S Format,device=On-Board Peripherals,eai=true,exposure=false,line_in_bypass=false,mic_attenuation=-6dB,mic_bypass=false,sampling_rate=32 kHz,sr_register=6,video_format=NTSC)(altera_up_avalon_audio_pll:15.0:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,audio_clk_freq=12.288,device_family=Cyclone IV E,gui_refclk=50.0,refclk=50.0(altera_up_altpll:15.0:DEVICE_FAMILY=Cyclone IV,OUTCLK0_DIV=297,OUTCLK0_MULT=73,OUTCLK1_DIV=1,OUTCLK1_MULT=1,OUTCLK2_DIV=1,OUTCLK2_MULT=1,PHASE_SHIFT=0,audio_clk_freq=12.288,gui_device_family=Cyclone IV E,type=Audio,video_out=4.3&quot; LCD (TRDB_LTM))(altera_up_avalon_reset_from_locked_signal:15.0:)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(clock_source:15.0:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_new_sdram_controller:15.0:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=23,bankWidth=2,casLatency=3,clockRate=50000000,columnWidth=8,componentName=Total_new_sdram_controller_0,dataWidth=32,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=33554432)(altera_up_avalon_sys_sdram_pll:15.0:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,CIII_boards=DE0,CIV_boards=DE2-115,CV_boards=DE1-SoC,board=DE2-115,device_family=Cyclone IV E,gui_outclk=50.0,gui_refclk=50.0,other_boards=None,outclk=50.0,refclk=50.0(altera_up_altpll:15.0:DEVICE_FAMILY=Cyclone IV,OUTCLK0_DIV=1,OUTCLK0_MULT=1,OUTCLK1_DIV=1,OUTCLK1_MULT=1,OUTCLK2_DIV=1,OUTCLK2_MULT=1,PHASE_SHIFT=-3000,audio_clk_freq=12.288,gui_device_family=Cyclone IV E,type=System/SDRAM,video_out=4.3&quot; LCD (TRDB_LTM))(altera_up_avalon_reset_from_locked_signal:15.0:)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)"
   instancePathKey="Total"
   kind="Total"
   version="1.0"
   name="Total">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1542634139" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/Total.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_audio_bit_counter.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_audio_in_deserializer.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_audio_out_serializer.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_clock_edge.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_sync_fifo.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/Total_audio_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_av_config_serial_bus_controller.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_slow_clock_generator.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_dc2.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_d5m.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_lcm.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_ltm.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/Total_audio_and_video_config_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/Total_audio_pll_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_altpll.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/Total_new_sdram_controller_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/Total_sys_sdram_pll_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio/altera_up_avalon_audio_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_audio_bit_counter.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_audio_in_deserializer.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_audio_out_serializer.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_clock_edge.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_sync_fifo.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/altera_up_avalon_audio_and_video_config_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_serial_bus_controller.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_slow_clock_generator.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_dc2.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_d5m.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_lcm.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ltm.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de1_soc.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2_115.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_audio.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7180.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7181.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/clocks/altera_up_avalon_audio_pll/altera_up_avalon_audio_pll_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/clocks/altera_up_altpll/altera_up_altpll_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/clocks/altera_up_avalon_sys_sdram_pll/altera_up_avalon_sys_sdram_pll_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/clocks/altera_up_altpll/altera_up_altpll_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="Total">queue size: 0 starting:Total "Total"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>7</b> modules, <b>12</b> connections]]></message>
   <message level="Debug" culprit="Total"><![CDATA["<b>Total</b>" reuses <b>altera_up_avalon_audio</b> "<b>submodules/Total_audio_0</b>"]]></message>
   <message level="Debug" culprit="Total"><![CDATA["<b>Total</b>" reuses <b>altera_up_avalon_audio_and_video_config</b> "<b>submodules/Total_audio_and_video_config_0</b>"]]></message>
   <message level="Debug" culprit="Total"><![CDATA["<b>Total</b>" reuses <b>altera_up_avalon_audio_pll</b> "<b>submodules/Total_audio_pll_0</b>"]]></message>
   <message level="Debug" culprit="Total"><![CDATA["<b>Total</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/Total_new_sdram_controller_0</b>"]]></message>
   <message level="Debug" culprit="Total"><![CDATA["<b>Total</b>" reuses <b>altera_up_avalon_sys_sdram_pll</b> "<b>submodules/Total_sys_sdram_pll_0</b>"]]></message>
   <message level="Debug" culprit="Total"><![CDATA["<b>Total</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="Total">queue size: 5 starting:altera_up_avalon_audio "submodules/Total_audio_0"</message>
   <message level="Info" culprit="audio_0">Starting Generation of Audio Controller</message>
   <message level="Info" culprit="audio_0"><![CDATA["<b>Total</b>" instantiated <b>altera_up_avalon_audio</b> "<b>audio_0</b>"]]></message>
   <message level="Debug" culprit="Total">queue size: 4 starting:altera_up_avalon_audio_and_video_config "submodules/Total_audio_and_video_config_0"</message>
   <message level="Info" culprit="audio_and_video_config_0">Starting Generation of Audio and Video Config</message>
   <message level="Info" culprit="audio_and_video_config_0"><![CDATA["<b>Total</b>" instantiated <b>altera_up_avalon_audio_and_video_config</b> "<b>audio_and_video_config_0</b>"]]></message>
   <message level="Debug" culprit="Total">queue size: 3 starting:altera_up_avalon_audio_pll "submodules/Total_audio_pll_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="audio_pll_0"><![CDATA["<b>audio_pll_0</b>" reuses <b>altera_up_altpll</b> "<b>submodules/altera_up_altpll</b>"]]></message>
   <message level="Debug" culprit="audio_pll_0"><![CDATA["<b>audio_pll_0</b>" reuses <b>altera_up_avalon_reset_from_locked_signal</b> "<b>submodules/altera_up_avalon_reset_from_locked_signal</b>"]]></message>
   <message level="Info" culprit="audio_pll_0"><![CDATA["<b>Total</b>" instantiated <b>altera_up_avalon_audio_pll</b> "<b>audio_pll_0</b>"]]></message>
   <message level="Debug" culprit="Total">queue size: 3 starting:altera_up_altpll "submodules/altera_up_altpll"</message>
   <message level="Info" culprit="audio_pll"><![CDATA["<b>audio_pll_0</b>" instantiated <b>altera_up_altpll</b> "<b>audio_pll</b>"]]></message>
   <message level="Debug" culprit="Total">queue size: 2 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>audio_pll_0</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
   <message level="Debug" culprit="Total">queue size: 4 starting:altera_avalon_new_sdram_controller "submodules/Total_new_sdram_controller_0"</message>
   <message level="Info" culprit="new_sdram_controller_0">Starting RTL generation for module 'Total_new_sdram_controller_0'</message>
   <message level="Info" culprit="new_sdram_controller_0">  Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Total_new_sdram_controller_0 --dir=C:/Users/QUESTI~1/AppData/Local/Temp/alt7854_8192834799595879173.dir/0003_new_sdram_controller_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/QUESTI~1/AppData/Local/Temp/alt7854_8192834799595879173.dir/0003_new_sdram_controller_0_gen//Total_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="new_sdram_controller_0">Done RTL generation for module 'Total_new_sdram_controller_0'</message>
   <message level="Info" culprit="new_sdram_controller_0"><![CDATA["<b>Total</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>new_sdram_controller_0</b>"]]></message>
   <message level="Debug" culprit="Total">queue size: 3 starting:altera_up_avalon_sys_sdram_pll "submodules/Total_sys_sdram_pll_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="sys_sdram_pll_0"><![CDATA["<b>sys_sdram_pll_0</b>" reuses <b>altera_up_altpll</b> "<b>submodules/altera_up_altpll</b>"]]></message>
   <message level="Debug" culprit="sys_sdram_pll_0"><![CDATA["<b>sys_sdram_pll_0</b>" reuses <b>altera_up_avalon_reset_from_locked_signal</b> "<b>submodules/altera_up_avalon_reset_from_locked_signal</b>"]]></message>
   <message level="Info" culprit="sys_sdram_pll_0"><![CDATA["<b>Total</b>" instantiated <b>altera_up_avalon_sys_sdram_pll</b> "<b>sys_sdram_pll_0</b>"]]></message>
   <message level="Debug" culprit="Total">queue size: 3 starting:altera_up_altpll "submodules/altera_up_altpll"</message>
   <message level="Info" culprit="audio_pll"><![CDATA["<b>audio_pll_0</b>" instantiated <b>altera_up_altpll</b> "<b>audio_pll</b>"]]></message>
   <message level="Debug" culprit="Total">queue size: 2 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>audio_pll_0</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
   <message level="Debug" culprit="Total">queue size: 4 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Total</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_audio:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,audio_in=true,audio_out=true,avalon_bus_type=Streaming,dw=16"
   instancePathKey="Total:.:audio_0"
   kind="altera_up_avalon_audio"
   version="15.0"
   name="Total_audio_0">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="dw" value="16" />
  <parameter name="avalon_bus_type" value="Streaming" />
  <parameter name="audio_in" value="true" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="audio_out" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_audio_bit_counter.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_audio_in_deserializer.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_audio_out_serializer.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_clock_edge.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_sync_fifo.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/Total_audio_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio/altera_up_avalon_audio_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_audio_bit_counter.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_audio_in_deserializer.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_audio_out_serializer.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_clock_edge.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio/hdl/altera_up_sync_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Total" as="audio_0" />
  <messages>
   <message level="Debug" culprit="Total">queue size: 5 starting:altera_up_avalon_audio "submodules/Total_audio_0"</message>
   <message level="Info" culprit="audio_0">Starting Generation of Audio Controller</message>
   <message level="Info" culprit="audio_0"><![CDATA["<b>Total</b>" instantiated <b>altera_up_avalon_audio</b> "<b>audio_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_audio_and_video_config:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,audio_in=Microphone to ADC,bit_length=32,board=DE2-115,bosr=250fs/256fs,d5m_resolution=2592 x 1944,dac_enable=true,data_format=I2S Format,device=On-Board Peripherals,eai=true,exposure=false,line_in_bypass=false,mic_attenuation=-6dB,mic_bypass=false,sampling_rate=32 kHz,sr_register=6,video_format=NTSC"
   instancePathKey="Total:.:audio_and_video_config_0"
   kind="altera_up_avalon_audio_and_video_config"
   version="15.0"
   name="Total_audio_and_video_config_0">
  <parameter name="data_format" value="I2S Format" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="bosr" value="250fs/256fs" />
  <parameter name="audio_in" value="Microphone to ADC" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="d5m_resolution" value="2592 x 1944" />
  <parameter name="video_format" value="NTSC" />
  <parameter name="dac_enable" value="true" />
  <parameter name="eai" value="true" />
  <parameter name="line_in_bypass" value="false" />
  <parameter name="bit_length" value="32" />
  <parameter name="sampling_rate" value="32 kHz" />
  <parameter name="sr_register" value="6" />
  <parameter name="mic_bypass" value="false" />
  <parameter name="exposure" value="false" />
  <parameter name="mic_attenuation" value="-6dB" />
  <parameter name="device" value="On-Board Peripherals" />
  <parameter name="board" value="DE2-115" />
  <generatedFiles>
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_av_config_serial_bus_controller.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_slow_clock_generator.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_dc2.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_d5m.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_lcm.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_ltm.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v"
       type="VERILOG" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/Total_audio_and_video_config_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/altera_up_avalon_audio_and_video_config_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_serial_bus_controller.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_slow_clock_generator.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_dc2.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_d5m.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_lcm.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ltm.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de1_soc.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2_115.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_audio.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7180.v" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7181.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Total" as="audio_and_video_config_0" />
  <messages>
   <message level="Debug" culprit="Total">queue size: 4 starting:altera_up_avalon_audio_and_video_config "submodules/Total_audio_and_video_config_0"</message>
   <message level="Info" culprit="audio_and_video_config_0">Starting Generation of Audio and Video Config</message>
   <message level="Info" culprit="audio_and_video_config_0"><![CDATA["<b>Total</b>" instantiated <b>altera_up_avalon_audio_and_video_config</b> "<b>audio_and_video_config_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_audio_pll:15.0:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,audio_clk_freq=12.288,device_family=Cyclone IV E,gui_refclk=50.0,refclk=50.0(altera_up_altpll:15.0:DEVICE_FAMILY=Cyclone IV,OUTCLK0_DIV=297,OUTCLK0_MULT=73,OUTCLK1_DIV=1,OUTCLK1_MULT=1,OUTCLK2_DIV=1,OUTCLK2_MULT=1,PHASE_SHIFT=0,audio_clk_freq=12.288,gui_device_family=Cyclone IV E,type=Audio,video_out=4.3&quot; LCD (TRDB_LTM))(altera_up_avalon_reset_from_locked_signal:15.0:)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="Total:.:audio_pll_0"
   kind="altera_up_avalon_audio_pll"
   version="15.0"
   name="Total_audio_pll_0">
  <parameter name="gui_refclk" value="50.0" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="refclk" value="50.0" />
  <parameter name="device_family" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="audio_clk_freq" value="12.288" />
  <generatedFiles>
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/Total_audio_pll_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_altpll.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/university_program/clocks/altera_up_avalon_audio_pll/altera_up_avalon_audio_pll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/university_program/clocks/altera_up_altpll/altera_up_altpll_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Total" as="audio_pll_0" />
  <messages>
   <message level="Debug" culprit="Total">queue size: 3 starting:altera_up_avalon_audio_pll "submodules/Total_audio_pll_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="audio_pll_0"><![CDATA["<b>audio_pll_0</b>" reuses <b>altera_up_altpll</b> "<b>submodules/altera_up_altpll</b>"]]></message>
   <message level="Debug" culprit="audio_pll_0"><![CDATA["<b>audio_pll_0</b>" reuses <b>altera_up_avalon_reset_from_locked_signal</b> "<b>submodules/altera_up_avalon_reset_from_locked_signal</b>"]]></message>
   <message level="Info" culprit="audio_pll_0"><![CDATA["<b>Total</b>" instantiated <b>altera_up_avalon_audio_pll</b> "<b>audio_pll_0</b>"]]></message>
   <message level="Debug" culprit="Total">queue size: 3 starting:altera_up_altpll "submodules/altera_up_altpll"</message>
   <message level="Info" culprit="audio_pll"><![CDATA["<b>audio_pll_0</b>" instantiated <b>altera_up_altpll</b> "<b>audio_pll</b>"]]></message>
   <message level="Debug" culprit="Total">queue size: 2 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>audio_pll_0</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_new_sdram_controller:15.0:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=23,bankWidth=2,casLatency=3,clockRate=50000000,columnWidth=8,componentName=Total_new_sdram_controller_0,dataWidth=32,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=33554432"
   instancePathKey="Total:.:new_sdram_controller_0"
   kind="altera_avalon_new_sdram_controller"
   version="15.0"
   name="Total_new_sdram_controller_0">
  <parameter name="registerDataIn" value="true" />
  <parameter name="casLatency" value="3" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TMRD" value="3" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="TRP" value="20.0" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="columnWidth" value="8" />
  <parameter name="componentName" value="Total_new_sdram_controller_0" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="generateSimulationModel" value="false" />
  <parameter name="dataWidth" value="32" />
  <parameter name="rowWidth" value="13" />
  <parameter name="bankWidth" value="2" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="size" value="33554432" />
  <parameter name="TAC" value="5.5" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="addressWidth" value="23" />
  <parameter name="numberOfBanks" value="4" />
  <generatedFiles>
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/Total_new_sdram_controller_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Total" as="new_sdram_controller_0" />
  <messages>
   <message level="Debug" culprit="Total">queue size: 4 starting:altera_avalon_new_sdram_controller "submodules/Total_new_sdram_controller_0"</message>
   <message level="Info" culprit="new_sdram_controller_0">Starting RTL generation for module 'Total_new_sdram_controller_0'</message>
   <message level="Info" culprit="new_sdram_controller_0">  Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Total_new_sdram_controller_0 --dir=C:/Users/QUESTI~1/AppData/Local/Temp/alt7854_8192834799595879173.dir/0003_new_sdram_controller_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/QUESTI~1/AppData/Local/Temp/alt7854_8192834799595879173.dir/0003_new_sdram_controller_0_gen//Total_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="new_sdram_controller_0">Done RTL generation for module 'Total_new_sdram_controller_0'</message>
   <message level="Info" culprit="new_sdram_controller_0"><![CDATA["<b>Total</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>new_sdram_controller_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_sys_sdram_pll:15.0:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,CIII_boards=DE0,CIV_boards=DE2-115,CV_boards=DE1-SoC,board=DE2-115,device_family=Cyclone IV E,gui_outclk=50.0,gui_refclk=50.0,other_boards=None,outclk=50.0,refclk=50.0(altera_up_altpll:15.0:DEVICE_FAMILY=Cyclone IV,OUTCLK0_DIV=1,OUTCLK0_MULT=1,OUTCLK1_DIV=1,OUTCLK1_MULT=1,OUTCLK2_DIV=1,OUTCLK2_MULT=1,PHASE_SHIFT=-3000,audio_clk_freq=12.288,gui_device_family=Cyclone IV E,type=System/SDRAM,video_out=4.3&quot; LCD (TRDB_LTM))(altera_up_avalon_reset_from_locked_signal:15.0:)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="Total:.:sys_sdram_pll_0"
   kind="altera_up_avalon_sys_sdram_pll"
   version="15.0"
   name="Total_sys_sdram_pll_0">
  <parameter name="outclk" value="50.0" />
  <parameter name="other_boards" value="None" />
  <parameter name="gui_refclk" value="50.0" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="gui_outclk" value="50.0" />
  <parameter name="refclk" value="50.0" />
  <parameter name="device_family" value="Cyclone IV E" />
  <parameter name="CIV_boards" value="DE2-115" />
  <parameter name="CV_boards" value="DE1-SoC" />
  <parameter name="CIII_boards" value="DE0" />
  <parameter name="board" value="DE2-115" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/Total_sys_sdram_pll_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_altpll.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/university_program/clocks/altera_up_avalon_sys_sdram_pll/altera_up_avalon_sys_sdram_pll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/university_program/clocks/altera_up_altpll/altera_up_altpll_hw.tcl" />
   <file
       path="C:/altera/15.0/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Total" as="sys_sdram_pll_0" />
  <messages>
   <message level="Debug" culprit="Total">queue size: 3 starting:altera_up_avalon_sys_sdram_pll "submodules/Total_sys_sdram_pll_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="sys_sdram_pll_0"><![CDATA["<b>sys_sdram_pll_0</b>" reuses <b>altera_up_altpll</b> "<b>submodules/altera_up_altpll</b>"]]></message>
   <message level="Debug" culprit="sys_sdram_pll_0"><![CDATA["<b>sys_sdram_pll_0</b>" reuses <b>altera_up_avalon_reset_from_locked_signal</b> "<b>submodules/altera_up_avalon_reset_from_locked_signal</b>"]]></message>
   <message level="Info" culprit="sys_sdram_pll_0"><![CDATA["<b>Total</b>" instantiated <b>altera_up_avalon_sys_sdram_pll</b> "<b>sys_sdram_pll_0</b>"]]></message>
   <message level="Debug" culprit="Total">queue size: 3 starting:altera_up_altpll "submodules/altera_up_altpll"</message>
   <message level="Info" culprit="audio_pll"><![CDATA["<b>audio_pll_0</b>" instantiated <b>altera_up_altpll</b> "<b>audio_pll</b>"]]></message>
   <message level="Debug" culprit="Total">queue size: 2 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>audio_pll_0</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:15.0:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="Total:.:rst_controller"
   kind="altera_reset_controller"
   version="15.0"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Total" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="Total">queue size: 4 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Total</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_altpll:15.0:DEVICE_FAMILY=Cyclone IV,OUTCLK0_DIV=297,OUTCLK0_MULT=73,OUTCLK1_DIV=1,OUTCLK1_MULT=1,OUTCLK2_DIV=1,OUTCLK2_MULT=1,PHASE_SHIFT=0,audio_clk_freq=12.288,gui_device_family=Cyclone IV E,type=Audio,video_out=4.3&quot; LCD (TRDB_LTM)"
   instancePathKey="Total:.:audio_pll_0:.:audio_pll"
   kind="altera_up_altpll"
   version="15.0"
   name="altera_up_altpll">
  <parameter name="OUTCLK0_DIV" value="297" />
  <parameter name="OUTCLK2_MULT" value="1" />
  <parameter name="PHASE_SHIFT" value="0" />
  <parameter name="OUTCLK1_DIV" value="1" />
  <parameter name="OUTCLK0_MULT" value="73" />
  <parameter name="DEVICE_FAMILY" value="Cyclone IV" />
  <parameter name="gui_device_family" value="Cyclone IV E" />
  <parameter name="OUTCLK2_DIV" value="1" />
  <parameter name="OUTCLK1_MULT" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_altpll.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/university_program/clocks/altera_up_altpll/altera_up_altpll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Total_audio_pll_0" as="audio_pll" />
  <instantiator instantiator="Total_sys_sdram_pll_0" as="sys_pll" />
  <messages>
   <message level="Debug" culprit="Total">queue size: 3 starting:altera_up_altpll "submodules/altera_up_altpll"</message>
   <message level="Info" culprit="audio_pll"><![CDATA["<b>audio_pll_0</b>" instantiated <b>altera_up_altpll</b> "<b>audio_pll</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_reset_from_locked_signal:15.0:"
   instancePathKey="Total:.:audio_pll_0:.:reset_from_locked"
   kind="altera_up_avalon_reset_from_locked_signal"
   version="15.0"
   name="altera_up_avalon_reset_from_locked_signal">
  <generatedFiles>
   <file
       path="C:/Users/question_mark/Desktop/lab3_test4/DE2_115/Total/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.0/ip/altera/university_program/clocks/altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Total_audio_pll_0" as="reset_from_locked" />
  <instantiator instantiator="Total_sys_sdram_pll_0" as="reset_from_locked" />
  <messages>
   <message level="Debug" culprit="Total">queue size: 2 starting:altera_up_avalon_reset_from_locked_signal "submodules/altera_up_avalon_reset_from_locked_signal"</message>
   <message level="Info" culprit="reset_from_locked"><![CDATA["<b>audio_pll_0</b>" instantiated <b>altera_up_avalon_reset_from_locked_signal</b> "<b>reset_from_locked</b>"]]></message>
  </messages>
 </entity>
</deploy>
