<profile>

<section name = "Vivado HLS Report for 'fetch'" level="0">
<item name = "Date">Thu Jun 20 10:10:50 2024
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">vta_fetch</item>
<item name = "Solution">soln</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">7.00 ns, 6.125 ns, 0.88 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- INSN_DECODE">?, ?, 5, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 121, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">8, -, 725, 955, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 122, -</column>
<column name="Register">4, -, 248, 1, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">4, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="fetch_CONTROL_BUS_s_axi_U">fetch_CONTROL_BUS_s_axi, 0, 0, 112, 168, 0</column>
<column name="fetch_ins_port_m_axi_U">fetch_ins_port_m_axi, 8, 0, 613, 787, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln158_fu_202_p2">+, 0, 0, 12, 3, 2</column>
<column name="pc_fu_172_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op56_write_state12">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op57_write_state12">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op58_write_state12">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op63_write_state13">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op65_write_state13">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op67_write_state13">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln145_fu_167_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln158_fu_217_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln879_1_fu_197_p2">icmp, 0, 0, 9, 3, 1</column>
<column name="icmp_ln879_fu_192_p2">icmp, 0, 0, 9, 3, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state14">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">50, 11, 1, 11</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="gemm_queue_V_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="ins_port_blk_n_AR">9, 2, 1, 2</column>
<column name="ins_port_blk_n_R">9, 2, 1, 2</column>
<column name="load_queue_V_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="pc_0_reg_136">9, 2, 32, 64</column>
<column name="store_queue_V_V_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="icmp_ln158_reg_275">1, 0, 1, 0</column>
<column name="icmp_ln158_reg_275_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="icmp_ln879_1_reg_271">1, 0, 1, 0</column>
<column name="icmp_ln879_1_reg_271_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="icmp_ln879_reg_267">1, 0, 1, 0</column>
<column name="icmp_ln879_reg_267_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="insn_count_read_reg_223">32, 0, 32, 0</column>
<column name="insns_V1_reg_229">28, 0, 28, 0</column>
<column name="memory_type_V_reg_262">3, 0, 3, 0</column>
<column name="opcode_V_reg_256">3, 0, 3, 0</column>
<column name="pc_0_reg_136">32, 0, 32, 0</column>
<column name="raw_insn_reg_249">128, 0, 128, 0</column>
<column name="raw_insn_reg_249">1, 1, 128, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CONTROL_BUS_AWVALID">in, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_AWREADY">out, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_AWADDR">in, 5, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_WVALID">in, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_WREADY">out, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_WDATA">in, 32, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_WSTRB">in, 4, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_ARVALID">in, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_ARREADY">out, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_ARADDR">in, 5, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_RVALID">out, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_RREADY">in, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_RDATA">out, 32, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_RRESP">out, 2, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_BVALID">out, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_BREADY">in, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_BRESP">out, 2, s_axi, CONTROL_BUS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, fetch, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, fetch, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, fetch, return value</column>
<column name="m_axi_ins_port_AWVALID">out, 1, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_AWREADY">in, 1, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_AWADDR">out, 32, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_AWID">out, 1, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_AWLEN">out, 8, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_AWSIZE">out, 3, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_AWBURST">out, 2, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_AWLOCK">out, 2, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_AWCACHE">out, 4, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_AWPROT">out, 3, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_AWQOS">out, 4, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_AWREGION">out, 4, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_AWUSER">out, 1, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_WVALID">out, 1, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_WREADY">in, 1, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_WDATA">out, 128, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_WSTRB">out, 16, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_WLAST">out, 1, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_WID">out, 1, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_WUSER">out, 1, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_ARVALID">out, 1, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_ARREADY">in, 1, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_ARADDR">out, 32, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_ARID">out, 1, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_ARLEN">out, 8, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_ARSIZE">out, 3, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_ARBURST">out, 2, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_ARLOCK">out, 2, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_ARCACHE">out, 4, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_ARPROT">out, 3, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_ARQOS">out, 4, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_ARREGION">out, 4, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_ARUSER">out, 1, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_RVALID">in, 1, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_RREADY">out, 1, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_RDATA">in, 128, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_RLAST">in, 1, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_RID">in, 1, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_RUSER">in, 1, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_RRESP">in, 2, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_BVALID">in, 1, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_BREADY">out, 1, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_BRESP">in, 2, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_BID">in, 1, m_axi, ins_port, pointer</column>
<column name="m_axi_ins_port_BUSER">in, 1, m_axi, ins_port, pointer</column>
<column name="load_queue_V_V_TDATA">out, 128, axis, load_queue_V_V, pointer</column>
<column name="load_queue_V_V_TVALID">out, 1, axis, load_queue_V_V, pointer</column>
<column name="load_queue_V_V_TREADY">in, 1, axis, load_queue_V_V, pointer</column>
<column name="gemm_queue_V_V_TDATA">out, 128, axis, gemm_queue_V_V, pointer</column>
<column name="gemm_queue_V_V_TVALID">out, 1, axis, gemm_queue_V_V, pointer</column>
<column name="gemm_queue_V_V_TREADY">in, 1, axis, gemm_queue_V_V, pointer</column>
<column name="store_queue_V_V_TDATA">out, 128, axis, store_queue_V_V, pointer</column>
<column name="store_queue_V_V_TVALID">out, 1, axis, store_queue_V_V, pointer</column>
<column name="store_queue_V_V_TREADY">in, 1, axis, store_queue_V_V, pointer</column>
</table>
</item>
</section>
</profile>
