{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1703255792619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703255792619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 22 22:36:32 2023 " "Processing started: Fri Dec 22 22:36:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703255792619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1703255792619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_dds -c top_dds " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_dds -c top_dds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1703255792619 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1703255792780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/1fpgalearn/quartusii/pro/25_dds/sim/tb_top_dds.v 1 1 " "Found 1 design units, including 1 entities, in source file /1fpgalearn/quartusii/pro/25_dds/sim/tb_top_dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top_dds " "Found entity 1: tb_top_dds" {  } { { "../sim/tb_top_dds.v" "" { Text "E:/1FPGAlearn/QuartusII/Pro/25_dds/sim/tb_top_dds.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703255792810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703255792810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/1fpgalearn/quartusii/pro/25_dds/sim/tb_key_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /1fpgalearn/quartusii/pro/25_dds/sim/tb_key_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_key_control " "Found entity 1: tb_key_control" {  } { { "../sim/tb_key_control.v" "" { Text "E:/1FPGAlearn/QuartusII/Pro/25_dds/sim/tb_key_control.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703255792810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703255792810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/1fpgalearn/quartusii/pro/25_dds/sim/tb_dds.v 1 1 " "Found 1 design units, including 1 entities, in source file /1fpgalearn/quartusii/pro/25_dds/sim/tb_dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_dds " "Found entity 1: tb_dds" {  } { { "../sim/tb_dds.v" "" { Text "E:/1FPGAlearn/QuartusII/Pro/25_dds/sim/tb_dds.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703255792810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703255792810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/1fpgalearn/quartusii/pro/25_dds/rtl/top_dds.v 1 1 " "Found 1 design units, including 1 entities, in source file /1fpgalearn/quartusii/pro/25_dds/rtl/top_dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_dds " "Found entity 1: top_dds" {  } { { "../rtl/top_dds.v" "" { Text "E:/1FPGAlearn/QuartusII/Pro/25_dds/rtl/top_dds.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703255792810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703255792810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/1fpgalearn/quartusii/pro/25_dds/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /1fpgalearn/quartusii/pro/25_dds/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "E:/1FPGAlearn/QuartusII/Pro/25_dds/rtl/key_filter.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703255792810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703255792810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/1fpgalearn/quartusii/pro/25_dds/rtl/key_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /1fpgalearn/quartusii/pro/25_dds/rtl/key_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_control " "Found entity 1: key_control" {  } { { "../rtl/key_control.v" "" { Text "E:/1FPGAlearn/QuartusII/Pro/25_dds/rtl/key_control.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703255792810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703255792810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/1fpgalearn/quartusii/pro/25_dds/rtl/dds.v 1 1 " "Found 1 design units, including 1 entities, in source file /1fpgalearn/quartusii/pro/25_dds/rtl/dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds " "Found entity 1: dds" {  } { { "../rtl/dds.v" "" { Text "E:/1FPGAlearn/QuartusII/Pro/25_dds/rtl/dds.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703255792810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703255792810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/rom/rom_wave.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/rom/rom_wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_wave " "Found entity 1: rom_wave" {  } { { "ip_core/rom/rom_wave.v" "" { Text "E:/1FPGAlearn/QuartusII/Pro/25_dds/quartus_prj/ip_core/rom/rom_wave.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703255792810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703255792810 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_dds " "Elaborating entity \"top_dds\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1703255792840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds dds:dds_inst " "Elaborating entity \"dds\" for hierarchy \"dds:dds_inst\"" {  } { { "../rtl/top_dds.v" "dds_inst" { Text "E:/1FPGAlearn/QuartusII/Pro/25_dds/rtl/top_dds.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703255792840 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dds.v(63) " "Verilog HDL Case Statement information at dds.v(63): all case item expressions in this case statement are onehot" {  } { { "../rtl/dds.v" "" { Text "E:/1FPGAlearn/QuartusII/Pro/25_dds/rtl/dds.v" 63 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1703255792840 "|top_dds|dds:dds_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_wave dds:dds_inst\|rom_wave:rom_wave_inst " "Elaborating entity \"rom_wave\" for hierarchy \"dds:dds_inst\|rom_wave:rom_wave_inst\"" {  } { { "../rtl/dds.v" "rom_wave_inst" { Text "E:/1FPGAlearn/QuartusII/Pro/25_dds/rtl/dds.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703255792840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dds:dds_inst\|rom_wave:rom_wave_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dds:dds_inst\|rom_wave:rom_wave_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/rom/rom_wave.v" "altsyncram_component" { Text "E:/1FPGAlearn/QuartusII/Pro/25_dds/quartus_prj/ip_core/rom/rom_wave.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703255792861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds:dds_inst\|rom_wave:rom_wave_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dds:dds_inst\|rom_wave:rom_wave_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/rom/rom_wave.v" "" { Text "E:/1FPGAlearn/QuartusII/Pro/25_dds/quartus_prj/ip_core/rom/rom_wave.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703255792861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds:dds_inst\|rom_wave:rom_wave_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"dds:dds_inst\|rom_wave:rom_wave_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703255792861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703255792861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703255792861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../mif/wave_16384x8.mif " "Parameter \"init_file\" = \"../../../mif/wave_16384x8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703255792861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703255792861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703255792861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703255792861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703255792861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703255792861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703255792861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703255792861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703255792861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703255792861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703255792861 ""}  } { { "ip_core/rom/rom_wave.v" "" { Text "E:/1FPGAlearn/QuartusII/Pro/25_dds/quartus_prj/ip_core/rom/rom_wave.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1703255792861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_afa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_afa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_afa1 " "Found entity 1: altsyncram_afa1" {  } { { "db/altsyncram_afa1.tdf" "" { Text "E:/1FPGAlearn/QuartusII/Pro/25_dds/quartus_prj/db/altsyncram_afa1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703255792920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703255792920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_afa1 dds:dds_inst\|rom_wave:rom_wave_inst\|altsyncram:altsyncram_component\|altsyncram_afa1:auto_generated " "Elaborating entity \"altsyncram_afa1\" for hierarchy \"dds:dds_inst\|rom_wave:rom_wave_inst\|altsyncram:altsyncram_component\|altsyncram_afa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/1fpgalearn/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703255792920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "E:/1FPGAlearn/QuartusII/Pro/25_dds/quartus_prj/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703255792960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703255792960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a dds:dds_inst\|rom_wave:rom_wave_inst\|altsyncram:altsyncram_component\|altsyncram_afa1:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"dds:dds_inst\|rom_wave:rom_wave_inst\|altsyncram:altsyncram_component\|altsyncram_afa1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_afa1.tdf" "rden_decode" { Text "E:/1FPGAlearn/QuartusII/Pro/25_dds/quartus_prj/db/altsyncram_afa1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703255792960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nb " "Found entity 1: mux_3nb" {  } { { "db/mux_3nb.tdf" "" { Text "E:/1FPGAlearn/QuartusII/Pro/25_dds/quartus_prj/db/mux_3nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703255793010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703255793010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3nb dds:dds_inst\|rom_wave:rom_wave_inst\|altsyncram:altsyncram_component\|altsyncram_afa1:auto_generated\|mux_3nb:mux2 " "Elaborating entity \"mux_3nb\" for hierarchy \"dds:dds_inst\|rom_wave:rom_wave_inst\|altsyncram:altsyncram_component\|altsyncram_afa1:auto_generated\|mux_3nb:mux2\"" {  } { { "db/altsyncram_afa1.tdf" "mux2" { Text "E:/1FPGAlearn/QuartusII/Pro/25_dds/quartus_prj/db/altsyncram_afa1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703255793010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_control key_control:key_control_inst " "Elaborating entity \"key_control\" for hierarchy \"key_control:key_control_inst\"" {  } { { "../rtl/top_dds.v" "key_control_inst" { Text "E:/1FPGAlearn/QuartusII/Pro/25_dds/rtl/top_dds.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703255793010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_control:key_control_inst\|key_filter:key_filter_inst3 " "Elaborating entity \"key_filter\" for hierarchy \"key_control:key_control_inst\|key_filter:key_filter_inst3\"" {  } { { "../rtl/key_control.v" "key_filter_inst3" { Text "E:/1FPGAlearn/QuartusII/Pro/25_dds/rtl/key_control.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703255793010 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1703255793561 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1703255793771 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703255793771 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "217 " "Implemented 217 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1703255793801 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1703255793801 ""} { "Info" "ICUT_CUT_TM_LCELLS" "186 " "Implemented 186 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1703255793801 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1703255793801 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1703255793801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4613 " "Peak virtual memory: 4613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703255793821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 22 22:36:33 2023 " "Processing ended: Fri Dec 22 22:36:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703255793821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703255793821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703255793821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703255793821 ""}
