|topModuleDevice
clock_50MHz => clock_50MHz.IN3
UART_Tx <= full_transmitter:Transmitter.TxD
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
KEY[4] => ~NO_FANOUT~
KEY[5] => ~NO_FANOUT~
KEY[6] => ~NO_FANOUT~
KEY[7] => ~NO_FANOUT~
KEY[8] => ~NO_FANOUT~
KEY[9] => ~NO_FANOUT~
KEY[10] => ~NO_FANOUT~
KEY[11] => KEY[11].IN1


|topModuleDevice|PLL:pll
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|topModuleDevice|PLL:pll|altpll:altpll_component
inclk[0] => PLL_altpll:auto_generated.inclk[0]
inclk[1] => PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|topModuleDevice|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|topModuleDevice|cpu:cpu
clock => clock.IN7
reset => reset.IN8
memWrite <= ex_mem:EXMEN.memWriteRegister
memRead2 <= ex_mem:EXMEN.memReadRegister
address[0] <= pcPlus4[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= pcPlus4[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= pcPlus4[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= pcPlus4[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= pcPlus4[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= pcPlus4[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= pcPlus4[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= pcPlus4[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= pcPlus4[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= pcPlus4[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= pcPlus4[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= pcPlus4[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= pcPlus4[12].DB_MAX_OUTPUT_PORT_TYPE
address[13] <= pcPlus4[13].DB_MAX_OUTPUT_PORT_TYPE
address[14] <= pcPlus4[14].DB_MAX_OUTPUT_PORT_TYPE
address[15] <= pcPlus4[15].DB_MAX_OUTPUT_PORT_TYPE
address[16] <= pcPlus4[16].DB_MAX_OUTPUT_PORT_TYPE
address[17] <= pcPlus4[17].DB_MAX_OUTPUT_PORT_TYPE
address[18] <= pcPlus4[18].DB_MAX_OUTPUT_PORT_TYPE
address[19] <= pcPlus4[19].DB_MAX_OUTPUT_PORT_TYPE
address[20] <= pcPlus4[20].DB_MAX_OUTPUT_PORT_TYPE
address[21] <= pcPlus4[21].DB_MAX_OUTPUT_PORT_TYPE
address[22] <= pcPlus4[22].DB_MAX_OUTPUT_PORT_TYPE
address[23] <= pcPlus4[23].DB_MAX_OUTPUT_PORT_TYPE
address[24] <= pcPlus4[24].DB_MAX_OUTPUT_PORT_TYPE
address[25] <= pcPlus4[25].DB_MAX_OUTPUT_PORT_TYPE
address[26] <= pcPlus4[26].DB_MAX_OUTPUT_PORT_TYPE
address[27] <= pcPlus4[27].DB_MAX_OUTPUT_PORT_TYPE
address[28] <= pcPlus4[28].DB_MAX_OUTPUT_PORT_TYPE
address[29] <= pcPlus4[29].DB_MAX_OUTPUT_PORT_TYPE
address[30] <= pcPlus4[30].DB_MAX_OUTPUT_PORT_TYPE
address[31] <= pcPlus4[31].DB_MAX_OUTPUT_PORT_TYPE
address2[0] <= aluResult_4[0].DB_MAX_OUTPUT_PORT_TYPE
address2[1] <= aluResult_4[1].DB_MAX_OUTPUT_PORT_TYPE
address2[2] <= aluResult_4[2].DB_MAX_OUTPUT_PORT_TYPE
address2[3] <= aluResult_4[3].DB_MAX_OUTPUT_PORT_TYPE
address2[4] <= aluResult_4[4].DB_MAX_OUTPUT_PORT_TYPE
address2[5] <= aluResult_4[5].DB_MAX_OUTPUT_PORT_TYPE
address2[6] <= aluResult_4[6].DB_MAX_OUTPUT_PORT_TYPE
address2[7] <= aluResult_4[7].DB_MAX_OUTPUT_PORT_TYPE
address2[8] <= aluResult_4[8].DB_MAX_OUTPUT_PORT_TYPE
address2[9] <= aluResult_4[9].DB_MAX_OUTPUT_PORT_TYPE
address2[10] <= aluResult_4[10].DB_MAX_OUTPUT_PORT_TYPE
address2[11] <= aluResult_4[11].DB_MAX_OUTPUT_PORT_TYPE
address2[12] <= aluResult_4[12].DB_MAX_OUTPUT_PORT_TYPE
address2[13] <= aluResult_4[13].DB_MAX_OUTPUT_PORT_TYPE
address2[14] <= aluResult_4[14].DB_MAX_OUTPUT_PORT_TYPE
address2[15] <= aluResult_4[15].DB_MAX_OUTPUT_PORT_TYPE
address2[16] <= aluResult_4[16].DB_MAX_OUTPUT_PORT_TYPE
address2[17] <= aluResult_4[17].DB_MAX_OUTPUT_PORT_TYPE
address2[18] <= aluResult_4[18].DB_MAX_OUTPUT_PORT_TYPE
address2[19] <= aluResult_4[19].DB_MAX_OUTPUT_PORT_TYPE
address2[20] <= aluResult_4[20].DB_MAX_OUTPUT_PORT_TYPE
address2[21] <= aluResult_4[21].DB_MAX_OUTPUT_PORT_TYPE
address2[22] <= aluResult_4[22].DB_MAX_OUTPUT_PORT_TYPE
address2[23] <= aluResult_4[23].DB_MAX_OUTPUT_PORT_TYPE
address2[24] <= aluResult_4[24].DB_MAX_OUTPUT_PORT_TYPE
address2[25] <= aluResult_4[25].DB_MAX_OUTPUT_PORT_TYPE
address2[26] <= aluResult_4[26].DB_MAX_OUTPUT_PORT_TYPE
address2[27] <= aluResult_4[27].DB_MAX_OUTPUT_PORT_TYPE
address2[28] <= aluResult_4[28].DB_MAX_OUTPUT_PORT_TYPE
address2[29] <= aluResult_4[29].DB_MAX_OUTPUT_PORT_TYPE
address2[30] <= aluResult_4[30].DB_MAX_OUTPUT_PORT_TYPE
address2[31] <= aluResult_4[31].DB_MAX_OUTPUT_PORT_TYPE
writeData[0] <= ex_mem:EXMEN.writeDataOut
writeData[1] <= ex_mem:EXMEN.writeDataOut
writeData[2] <= ex_mem:EXMEN.writeDataOut
writeData[3] <= ex_mem:EXMEN.writeDataOut
writeData[4] <= ex_mem:EXMEN.writeDataOut
writeData[5] <= ex_mem:EXMEN.writeDataOut
writeData[6] <= ex_mem:EXMEN.writeDataOut
writeData[7] <= ex_mem:EXMEN.writeDataOut
writeData[8] <= ex_mem:EXMEN.writeDataOut
writeData[9] <= ex_mem:EXMEN.writeDataOut
writeData[10] <= ex_mem:EXMEN.writeDataOut
writeData[11] <= ex_mem:EXMEN.writeDataOut
writeData[12] <= ex_mem:EXMEN.writeDataOut
writeData[13] <= ex_mem:EXMEN.writeDataOut
writeData[14] <= ex_mem:EXMEN.writeDataOut
writeData[15] <= ex_mem:EXMEN.writeDataOut
writeData[16] <= ex_mem:EXMEN.writeDataOut
writeData[17] <= ex_mem:EXMEN.writeDataOut
writeData[18] <= ex_mem:EXMEN.writeDataOut
writeData[19] <= ex_mem:EXMEN.writeDataOut
writeData[20] <= ex_mem:EXMEN.writeDataOut
writeData[21] <= ex_mem:EXMEN.writeDataOut
writeData[22] <= ex_mem:EXMEN.writeDataOut
writeData[23] <= ex_mem:EXMEN.writeDataOut
writeData[24] <= ex_mem:EXMEN.writeDataOut
writeData[25] <= ex_mem:EXMEN.writeDataOut
writeData[26] <= ex_mem:EXMEN.writeDataOut
writeData[27] <= ex_mem:EXMEN.writeDataOut
writeData[28] <= ex_mem:EXMEN.writeDataOut
writeData[29] <= ex_mem:EXMEN.writeDataOut
writeData[30] <= ex_mem:EXMEN.writeDataOut
writeData[31] <= ex_mem:EXMEN.writeDataOut
readData[0] => instruction_1[0].IN1
readData[1] => instruction_1[1].IN1
readData[2] => instruction_1[2].IN1
readData[3] => instruction_1[3].IN1
readData[4] => instruction_1[4].IN1
readData[5] => instruction_1[5].IN1
readData[6] => instruction_1[6].IN1
readData[7] => instruction_1[7].IN1
readData[8] => instruction_1[8].IN1
readData[9] => instruction_1[9].IN1
readData[10] => instruction_1[10].IN1
readData[11] => instruction_1[11].IN1
readData[12] => instruction_1[12].IN1
readData[13] => instruction_1[13].IN1
readData[14] => instruction_1[14].IN1
readData[15] => instruction_1[15].IN1
readData[16] => instruction_1[16].IN1
readData[17] => instruction_1[17].IN1
readData[18] => instruction_1[18].IN1
readData[19] => instruction_1[19].IN1
readData[20] => instruction_1[20].IN1
readData[21] => instruction_1[21].IN1
readData[22] => instruction_1[22].IN1
readData[23] => instruction_1[23].IN1
readData[24] => instruction_1[24].IN1
readData[25] => instruction_1[25].IN1
readData[26] => instruction_1[26].IN1
readData[27] => instruction_1[27].IN1
readData[28] => instruction_1[28].IN1
readData[29] => instruction_1[29].IN1
readData[30] => instruction_1[30].IN1
readData[31] => instruction_1[31].IN1
readData2[0] => outMemory_4[0].IN1
readData2[1] => outMemory_4[1].IN1
readData2[2] => outMemory_4[2].IN1
readData2[3] => outMemory_4[3].IN1
readData2[4] => outMemory_4[4].IN1
readData2[5] => outMemory_4[5].IN1
readData2[6] => outMemory_4[6].IN1
readData2[7] => outMemory_4[7].IN1
readData2[8] => outMemory_4[8].IN1
readData2[9] => outMemory_4[9].IN1
readData2[10] => outMemory_4[10].IN1
readData2[11] => outMemory_4[11].IN1
readData2[12] => outMemory_4[12].IN1
readData2[13] => outMemory_4[13].IN1
readData2[14] => outMemory_4[14].IN1
readData2[15] => outMemory_4[15].IN1
readData2[16] => outMemory_4[16].IN1
readData2[17] => outMemory_4[17].IN1
readData2[18] => outMemory_4[18].IN1
readData2[19] => outMemory_4[19].IN1
readData2[20] => outMemory_4[20].IN1
readData2[21] => outMemory_4[21].IN1
readData2[22] => outMemory_4[22].IN1
readData2[23] => outMemory_4[23].IN1
readData2[24] => outMemory_4[24].IN1
readData2[25] => outMemory_4[25].IN1
readData2[26] => outMemory_4[26].IN1
readData2[27] => outMemory_4[27].IN1
readData2[28] => outMemory_4[28].IN1
readData2[29] => outMemory_4[29].IN1
readData2[30] => outMemory_4[30].IN1
readData2[31] => outMemory_4[31].IN1


|topModuleDevice|cpu:cpu|pc_control:pcControl
reset => nextPC.OUTPUTSELECT
reset => nextPC.OUTPUTSELECT
reset => nextPC.OUTPUTSELECT
reset => nextPC.OUTPUTSELECT
reset => nextPC.OUTPUTSELECT
reset => nextPC.OUTPUTSELECT
reset => nextPC.OUTPUTSELECT
reset => nextPC.OUTPUTSELECT
reset => nextPC.OUTPUTSELECT
reset => nextPC.OUTPUTSELECT
reset => nextPC.OUTPUTSELECT
reset => nextPC.OUTPUTSELECT
reset => nextPC.OUTPUTSELECT
reset => nextPC.OUTPUTSELECT
reset => nextPC.OUTPUTSELECT
reset => nextPC.OUTPUTSELECT
reset => nextPC.OUTPUTSELECT
reset => nextPC.OUTPUTSELECT
reset => nextPC.OUTPUTSELECT
reset => nextPC.OUTPUTSELECT
reset => nextPC.OUTPUTSELECT
reset => nextPC.OUTPUTSELECT
reset => nextPC.OUTPUTSELECT
reset => nextPC.OUTPUTSELECT
reset => nextPC.OUTPUTSELECT
reset => nextPC.OUTPUTSELECT
reset => nextPC.OUTPUTSELECT
reset => nextPC.OUTPUTSELECT
reset => nextPC.OUTPUTSELECT
reset => nextPC.OUTPUTSELECT
reset => nextPC.OUTPUTSELECT
reset => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
branch => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
jumpReg => nextPC.OUTPUTSELECT
clk => nextPC[0]~reg0.CLK
clk => nextPC[1]~reg0.CLK
clk => nextPC[2]~reg0.CLK
clk => nextPC[3]~reg0.CLK
clk => nextPC[4]~reg0.CLK
clk => nextPC[5]~reg0.CLK
clk => nextPC[6]~reg0.CLK
clk => nextPC[7]~reg0.CLK
clk => nextPC[8]~reg0.CLK
clk => nextPC[9]~reg0.CLK
clk => nextPC[10]~reg0.CLK
clk => nextPC[11]~reg0.CLK
clk => nextPC[12]~reg0.CLK
clk => nextPC[13]~reg0.CLK
clk => nextPC[14]~reg0.CLK
clk => nextPC[15]~reg0.CLK
clk => nextPC[16]~reg0.CLK
clk => nextPC[17]~reg0.CLK
clk => nextPC[18]~reg0.CLK
clk => nextPC[19]~reg0.CLK
clk => nextPC[20]~reg0.CLK
clk => nextPC[21]~reg0.CLK
clk => nextPC[22]~reg0.CLK
clk => nextPC[23]~reg0.CLK
clk => nextPC[24]~reg0.CLK
clk => nextPC[25]~reg0.CLK
clk => nextPC[26]~reg0.CLK
clk => nextPC[27]~reg0.CLK
clk => nextPC[28]~reg0.CLK
clk => nextPC[29]~reg0.CLK
clk => nextPC[30]~reg0.CLK
clk => nextPC[31]~reg0.CLK
stall => nextPC.OUTPUTSELECT
stall => nextPC.OUTPUTSELECT
stall => nextPC.OUTPUTSELECT
stall => nextPC.OUTPUTSELECT
stall => nextPC.OUTPUTSELECT
stall => nextPC.OUTPUTSELECT
stall => nextPC.OUTPUTSELECT
stall => nextPC.OUTPUTSELECT
stall => nextPC.OUTPUTSELECT
stall => nextPC.OUTPUTSELECT
stall => nextPC.OUTPUTSELECT
stall => nextPC.OUTPUTSELECT
stall => nextPC.OUTPUTSELECT
stall => nextPC.OUTPUTSELECT
stall => nextPC.OUTPUTSELECT
stall => nextPC.OUTPUTSELECT
stall => nextPC.OUTPUTSELECT
stall => nextPC.OUTPUTSELECT
stall => nextPC.OUTPUTSELECT
stall => nextPC.OUTPUTSELECT
stall => nextPC.OUTPUTSELECT
stall => nextPC.OUTPUTSELECT
stall => nextPC.OUTPUTSELECT
stall => nextPC.OUTPUTSELECT
stall => nextPC.OUTPUTSELECT
stall => nextPC.OUTPUTSELECT
stall => nextPC.OUTPUTSELECT
stall => nextPC.OUTPUTSELECT
stall => nextPC.OUTPUTSELECT
stall => nextPC.OUTPUTSELECT
stall => nextPC.OUTPUTSELECT
stall => nextPC.OUTPUTSELECT
jumpAddress[0] => nextPC.DATAB
jumpAddress[1] => nextPC.DATAB
jumpAddress[2] => nextPC.DATAB
jumpAddress[3] => nextPC.DATAB
jumpAddress[4] => nextPC.DATAB
jumpAddress[5] => nextPC.DATAB
jumpAddress[6] => nextPC.DATAB
jumpAddress[7] => nextPC.DATAB
jumpAddress[8] => nextPC.DATAB
jumpAddress[9] => nextPC.DATAB
jumpAddress[10] => nextPC.DATAB
jumpAddress[11] => nextPC.DATAB
jumpAddress[12] => nextPC.DATAB
jumpAddress[13] => nextPC.DATAB
jumpAddress[14] => nextPC.DATAB
jumpAddress[15] => nextPC.DATAB
jumpAddress[16] => nextPC.DATAB
jumpAddress[17] => nextPC.DATAB
jumpAddress[18] => nextPC.DATAB
jumpAddress[19] => nextPC.DATAB
jumpAddress[20] => nextPC.DATAB
jumpAddress[21] => nextPC.DATAB
jumpAddress[22] => nextPC.DATAB
jumpAddress[23] => nextPC.DATAB
jumpAddress[24] => nextPC.DATAB
jumpAddress[25] => nextPC.DATAB
jumpAddress[26] => nextPC.DATAB
jumpAddress[27] => nextPC.DATAB
jumpAddress[28] => nextPC.DATAB
jumpAddress[29] => nextPC.DATAB
jumpAddress[30] => nextPC.DATAB
jumpAddress[31] => nextPC.DATAB
branchAddress[0] => nextPC.DATAB
branchAddress[1] => nextPC.DATAB
branchAddress[2] => nextPC.DATAB
branchAddress[3] => nextPC.DATAB
branchAddress[4] => nextPC.DATAB
branchAddress[5] => nextPC.DATAB
branchAddress[6] => nextPC.DATAB
branchAddress[7] => nextPC.DATAB
branchAddress[8] => nextPC.DATAB
branchAddress[9] => nextPC.DATAB
branchAddress[10] => nextPC.DATAB
branchAddress[11] => nextPC.DATAB
branchAddress[12] => nextPC.DATAB
branchAddress[13] => nextPC.DATAB
branchAddress[14] => nextPC.DATAB
branchAddress[15] => nextPC.DATAB
branchAddress[16] => nextPC.DATAB
branchAddress[17] => nextPC.DATAB
branchAddress[18] => nextPC.DATAB
branchAddress[19] => nextPC.DATAB
branchAddress[20] => nextPC.DATAB
branchAddress[21] => nextPC.DATAB
branchAddress[22] => nextPC.DATAB
branchAddress[23] => nextPC.DATAB
branchAddress[24] => nextPC.DATAB
branchAddress[25] => nextPC.DATAB
branchAddress[26] => nextPC.DATAB
branchAddress[27] => nextPC.DATAB
branchAddress[28] => nextPC.DATAB
branchAddress[29] => nextPC.DATAB
branchAddress[30] => nextPC.DATAB
branchAddress[31] => nextPC.DATAB
PC[0] => nextPC.DATAA
PC[0] => nextPC.DATAB
PC[1] => nextPC.DATAA
PC[1] => nextPC.DATAB
PC[2] => Add0.IN60
PC[2] => nextPC.DATAB
PC[3] => Add0.IN59
PC[3] => nextPC.DATAB
PC[4] => Add0.IN58
PC[4] => nextPC.DATAB
PC[5] => Add0.IN57
PC[5] => nextPC.DATAB
PC[6] => Add0.IN56
PC[6] => nextPC.DATAB
PC[7] => Add0.IN55
PC[7] => nextPC.DATAB
PC[8] => Add0.IN54
PC[8] => nextPC.DATAB
PC[9] => Add0.IN53
PC[9] => nextPC.DATAB
PC[10] => Add0.IN52
PC[10] => nextPC.DATAB
PC[11] => Add0.IN51
PC[11] => nextPC.DATAB
PC[12] => Add0.IN50
PC[12] => nextPC.DATAB
PC[13] => Add0.IN49
PC[13] => nextPC.DATAB
PC[14] => Add0.IN48
PC[14] => nextPC.DATAB
PC[15] => Add0.IN47
PC[15] => nextPC.DATAB
PC[16] => Add0.IN46
PC[16] => nextPC.DATAB
PC[17] => Add0.IN45
PC[17] => nextPC.DATAB
PC[18] => Add0.IN44
PC[18] => nextPC.DATAB
PC[19] => Add0.IN43
PC[19] => nextPC.DATAB
PC[20] => Add0.IN42
PC[20] => nextPC.DATAB
PC[21] => Add0.IN41
PC[21] => nextPC.DATAB
PC[22] => Add0.IN40
PC[22] => nextPC.DATAB
PC[23] => Add0.IN39
PC[23] => nextPC.DATAB
PC[24] => Add0.IN38
PC[24] => nextPC.DATAB
PC[25] => Add0.IN37
PC[25] => nextPC.DATAB
PC[26] => Add0.IN36
PC[26] => nextPC.DATAB
PC[27] => Add0.IN35
PC[27] => nextPC.DATAB
PC[28] => Add0.IN34
PC[28] => nextPC.DATAB
PC[29] => Add0.IN33
PC[29] => nextPC.DATAB
PC[30] => Add0.IN32
PC[30] => nextPC.DATAB
PC[31] => Add0.IN31
PC[31] => nextPC.DATAB
nextPC[0] <= nextPC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[1] <= nextPC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[2] <= nextPC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[3] <= nextPC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[4] <= nextPC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[5] <= nextPC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[6] <= nextPC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[7] <= nextPC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[8] <= nextPC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[9] <= nextPC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[10] <= nextPC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[11] <= nextPC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[12] <= nextPC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[13] <= nextPC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[14] <= nextPC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[15] <= nextPC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[16] <= nextPC[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[17] <= nextPC[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[18] <= nextPC[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[19] <= nextPC[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[20] <= nextPC[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[21] <= nextPC[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[22] <= nextPC[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[23] <= nextPC[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[24] <= nextPC[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[25] <= nextPC[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[26] <= nextPC[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[27] <= nextPC[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[28] <= nextPC[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[29] <= nextPC[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[30] <= nextPC[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextPC[31] <= nextPC[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|topModuleDevice|cpu:cpu|if_id:IFID
flush => always0.IN0
clock => pcPlus4Register[0]~reg0.CLK
clock => pcPlus4Register[1]~reg0.CLK
clock => pcPlus4Register[2]~reg0.CLK
clock => pcPlus4Register[3]~reg0.CLK
clock => pcPlus4Register[4]~reg0.CLK
clock => pcPlus4Register[5]~reg0.CLK
clock => pcPlus4Register[6]~reg0.CLK
clock => pcPlus4Register[7]~reg0.CLK
clock => pcPlus4Register[8]~reg0.CLK
clock => pcPlus4Register[9]~reg0.CLK
clock => pcPlus4Register[10]~reg0.CLK
clock => pcPlus4Register[11]~reg0.CLK
clock => pcPlus4Register[12]~reg0.CLK
clock => pcPlus4Register[13]~reg0.CLK
clock => pcPlus4Register[14]~reg0.CLK
clock => pcPlus4Register[15]~reg0.CLK
clock => pcPlus4Register[16]~reg0.CLK
clock => pcPlus4Register[17]~reg0.CLK
clock => pcPlus4Register[18]~reg0.CLK
clock => pcPlus4Register[19]~reg0.CLK
clock => pcPlus4Register[20]~reg0.CLK
clock => pcPlus4Register[21]~reg0.CLK
clock => pcPlus4Register[22]~reg0.CLK
clock => pcPlus4Register[23]~reg0.CLK
clock => pcPlus4Register[24]~reg0.CLK
clock => pcPlus4Register[25]~reg0.CLK
clock => pcPlus4Register[26]~reg0.CLK
clock => pcPlus4Register[27]~reg0.CLK
clock => pcPlus4Register[28]~reg0.CLK
clock => pcPlus4Register[29]~reg0.CLK
clock => pcPlus4Register[30]~reg0.CLK
clock => pcPlus4Register[31]~reg0.CLK
clock => instructionRegister[0]~reg0.CLK
clock => instructionRegister[1]~reg0.CLK
clock => instructionRegister[2]~reg0.CLK
clock => instructionRegister[3]~reg0.CLK
clock => instructionRegister[4]~reg0.CLK
clock => instructionRegister[5]~reg0.CLK
clock => instructionRegister[6]~reg0.CLK
clock => instructionRegister[7]~reg0.CLK
clock => instructionRegister[8]~reg0.CLK
clock => instructionRegister[9]~reg0.CLK
clock => instructionRegister[10]~reg0.CLK
clock => instructionRegister[11]~reg0.CLK
clock => instructionRegister[12]~reg0.CLK
clock => instructionRegister[13]~reg0.CLK
clock => instructionRegister[14]~reg0.CLK
clock => instructionRegister[15]~reg0.CLK
clock => instructionRegister[16]~reg0.CLK
clock => instructionRegister[17]~reg0.CLK
clock => instructionRegister[18]~reg0.CLK
clock => instructionRegister[19]~reg0.CLK
clock => instructionRegister[20]~reg0.CLK
clock => instructionRegister[21]~reg0.CLK
clock => instructionRegister[22]~reg0.CLK
clock => instructionRegister[23]~reg0.CLK
clock => instructionRegister[24]~reg0.CLK
clock => instructionRegister[25]~reg0.CLK
clock => instructionRegister[26]~reg0.CLK
clock => instructionRegister[27]~reg0.CLK
clock => instructionRegister[28]~reg0.CLK
clock => instructionRegister[29]~reg0.CLK
clock => instructionRegister[30]~reg0.CLK
clock => instructionRegister[31]~reg0.CLK
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => instructionRegister.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
IFIDWrite => pcPlus4Register.OUTPUTSELECT
reset => always0.IN1
pcPlus4[0] => pcPlus4Register.DATAB
pcPlus4[1] => pcPlus4Register.DATAB
pcPlus4[2] => pcPlus4Register.DATAB
pcPlus4[3] => pcPlus4Register.DATAB
pcPlus4[4] => pcPlus4Register.DATAB
pcPlus4[5] => pcPlus4Register.DATAB
pcPlus4[6] => pcPlus4Register.DATAB
pcPlus4[7] => pcPlus4Register.DATAB
pcPlus4[8] => pcPlus4Register.DATAB
pcPlus4[9] => pcPlus4Register.DATAB
pcPlus4[10] => pcPlus4Register.DATAB
pcPlus4[11] => pcPlus4Register.DATAB
pcPlus4[12] => pcPlus4Register.DATAB
pcPlus4[13] => pcPlus4Register.DATAB
pcPlus4[14] => pcPlus4Register.DATAB
pcPlus4[15] => pcPlus4Register.DATAB
pcPlus4[16] => pcPlus4Register.DATAB
pcPlus4[17] => pcPlus4Register.DATAB
pcPlus4[18] => pcPlus4Register.DATAB
pcPlus4[19] => pcPlus4Register.DATAB
pcPlus4[20] => pcPlus4Register.DATAB
pcPlus4[21] => pcPlus4Register.DATAB
pcPlus4[22] => pcPlus4Register.DATAB
pcPlus4[23] => pcPlus4Register.DATAB
pcPlus4[24] => pcPlus4Register.DATAB
pcPlus4[25] => pcPlus4Register.DATAB
pcPlus4[26] => pcPlus4Register.DATAB
pcPlus4[27] => pcPlus4Register.DATAB
pcPlus4[28] => pcPlus4Register.DATAB
pcPlus4[29] => pcPlus4Register.DATAB
pcPlus4[30] => pcPlus4Register.DATAB
pcPlus4[31] => pcPlus4Register.DATAB
instruction[0] => instructionRegister.DATAB
instruction[1] => instructionRegister.DATAB
instruction[2] => instructionRegister.DATAB
instruction[3] => instructionRegister.DATAB
instruction[4] => instructionRegister.DATAB
instruction[5] => instructionRegister.DATAB
instruction[6] => instructionRegister.DATAB
instruction[7] => instructionRegister.DATAB
instruction[8] => instructionRegister.DATAB
instruction[9] => instructionRegister.DATAB
instruction[10] => instructionRegister.DATAB
instruction[11] => instructionRegister.DATAB
instruction[12] => instructionRegister.DATAB
instruction[13] => instructionRegister.DATAB
instruction[14] => instructionRegister.DATAB
instruction[15] => instructionRegister.DATAB
instruction[16] => instructionRegister.DATAB
instruction[17] => instructionRegister.DATAB
instruction[18] => instructionRegister.DATAB
instruction[19] => instructionRegister.DATAB
instruction[20] => instructionRegister.DATAB
instruction[21] => instructionRegister.DATAB
instruction[22] => instructionRegister.DATAB
instruction[23] => instructionRegister.DATAB
instruction[24] => instructionRegister.DATAB
instruction[25] => instructionRegister.DATAB
instruction[26] => instructionRegister.DATAB
instruction[27] => instructionRegister.DATAB
instruction[28] => instructionRegister.DATAB
instruction[29] => instructionRegister.DATAB
instruction[30] => instructionRegister.DATAB
instruction[31] => instructionRegister.DATAB
instructionRegister[0] <= instructionRegister[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionRegister[1] <= instructionRegister[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionRegister[2] <= instructionRegister[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionRegister[3] <= instructionRegister[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionRegister[4] <= instructionRegister[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionRegister[5] <= instructionRegister[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionRegister[6] <= instructionRegister[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionRegister[7] <= instructionRegister[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionRegister[8] <= instructionRegister[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionRegister[9] <= instructionRegister[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionRegister[10] <= instructionRegister[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionRegister[11] <= instructionRegister[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionRegister[12] <= instructionRegister[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionRegister[13] <= instructionRegister[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionRegister[14] <= instructionRegister[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionRegister[15] <= instructionRegister[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionRegister[16] <= instructionRegister[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionRegister[17] <= instructionRegister[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionRegister[18] <= instructionRegister[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionRegister[19] <= instructionRegister[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionRegister[20] <= instructionRegister[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionRegister[21] <= instructionRegister[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionRegister[22] <= instructionRegister[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionRegister[23] <= instructionRegister[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionRegister[24] <= instructionRegister[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionRegister[25] <= instructionRegister[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionRegister[26] <= instructionRegister[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionRegister[27] <= instructionRegister[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionRegister[28] <= instructionRegister[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionRegister[29] <= instructionRegister[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionRegister[30] <= instructionRegister[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instructionRegister[31] <= instructionRegister[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[0] <= pcPlus4Register[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[1] <= pcPlus4Register[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[2] <= pcPlus4Register[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[3] <= pcPlus4Register[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[4] <= pcPlus4Register[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[5] <= pcPlus4Register[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[6] <= pcPlus4Register[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[7] <= pcPlus4Register[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[8] <= pcPlus4Register[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[9] <= pcPlus4Register[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[10] <= pcPlus4Register[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[11] <= pcPlus4Register[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[12] <= pcPlus4Register[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[13] <= pcPlus4Register[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[14] <= pcPlus4Register[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[15] <= pcPlus4Register[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[16] <= pcPlus4Register[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[17] <= pcPlus4Register[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[18] <= pcPlus4Register[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[19] <= pcPlus4Register[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[20] <= pcPlus4Register[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[21] <= pcPlus4Register[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[22] <= pcPlus4Register[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[23] <= pcPlus4Register[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[24] <= pcPlus4Register[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[25] <= pcPlus4Register[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[26] <= pcPlus4Register[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[27] <= pcPlus4Register[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[28] <= pcPlus4Register[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[29] <= pcPlus4Register[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[30] <= pcPlus4Register[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[31] <= pcPlus4Register[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|topModuleDevice|cpu:cpu|control_unit:ControlUnit
opCode[0] => Decoder0.IN5
opCode[1] => Decoder0.IN4
opCode[2] => Decoder0.IN3
opCode[3] => Decoder0.IN2
opCode[4] => Decoder0.IN1
opCode[5] => Decoder0.IN0
reset => regWrite$latch.ACLR
reset => memToReg$latch.ACLR
reset => memWrite$latch.ACLR
reset => memRead$latch.ACLR
reset => aluSrc$latch.ACLR
reset => regDst$latch.ACLR
reset => branch[0]$latch.ACLR
reset => branch[1]$latch.ACLR
branch[0] <= branch[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
branch[1] <= branch[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
jump <= <GND>
regDst <= regDst$latch.DB_MAX_OUTPUT_PORT_TYPE
memRead <= memRead$latch.DB_MAX_OUTPUT_PORT_TYPE
memToReg <= memToReg$latch.DB_MAX_OUTPUT_PORT_TYPE
memWrite <= memWrite$latch.DB_MAX_OUTPUT_PORT_TYPE
aluSrc <= aluSrc$latch.DB_MAX_OUTPUT_PORT_TYPE
regWrite <= regWrite$latch.DB_MAX_OUTPUT_PORT_TYPE


|topModuleDevice|cpu:cpu|alu_dec:DecodeALU
funct[0] => Decoder0.IN5
funct[1] => Decoder0.IN4
funct[2] => Decoder0.IN3
funct[3] => Decoder0.IN2
funct[4] => Decoder0.IN1
funct[5] => Decoder0.IN0
opcode[0] => Decoder1.IN5
opcode[1] => Decoder1.IN4
opcode[2] => Decoder1.IN3
opcode[3] => Decoder1.IN2
opcode[4] => Decoder1.IN1
opcode[5] => Decoder1.IN0
ALUop[0] <= ALUop[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUop[1] <= ALUop[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUop[2] <= ALUop[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUop[3] <= ALUop[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUop[4] <= ALUop[4]$latch.DB_MAX_OUTPUT_PORT_TYPE


|topModuleDevice|cpu:cpu|register_memory:Registers
clock => memory[31][0].CLK
clock => memory[31][1].CLK
clock => memory[31][2].CLK
clock => memory[31][3].CLK
clock => memory[31][4].CLK
clock => memory[31][5].CLK
clock => memory[31][6].CLK
clock => memory[31][7].CLK
clock => memory[31][8].CLK
clock => memory[31][9].CLK
clock => memory[31][10].CLK
clock => memory[31][11].CLK
clock => memory[31][12].CLK
clock => memory[31][13].CLK
clock => memory[31][14].CLK
clock => memory[31][15].CLK
clock => memory[31][16].CLK
clock => memory[31][17].CLK
clock => memory[31][18].CLK
clock => memory[31][19].CLK
clock => memory[31][20].CLK
clock => memory[31][21].CLK
clock => memory[31][22].CLK
clock => memory[31][23].CLK
clock => memory[31][24].CLK
clock => memory[31][25].CLK
clock => memory[31][26].CLK
clock => memory[31][27].CLK
clock => memory[31][28].CLK
clock => memory[31][29].CLK
clock => memory[31][30].CLK
clock => memory[31][31].CLK
clock => memory[30][0].CLK
clock => memory[30][1].CLK
clock => memory[30][2].CLK
clock => memory[30][3].CLK
clock => memory[30][4].CLK
clock => memory[30][5].CLK
clock => memory[30][6].CLK
clock => memory[30][7].CLK
clock => memory[30][8].CLK
clock => memory[30][9].CLK
clock => memory[30][10].CLK
clock => memory[30][11].CLK
clock => memory[30][12].CLK
clock => memory[30][13].CLK
clock => memory[30][14].CLK
clock => memory[30][15].CLK
clock => memory[30][16].CLK
clock => memory[30][17].CLK
clock => memory[30][18].CLK
clock => memory[30][19].CLK
clock => memory[30][20].CLK
clock => memory[30][21].CLK
clock => memory[30][22].CLK
clock => memory[30][23].CLK
clock => memory[30][24].CLK
clock => memory[30][25].CLK
clock => memory[30][26].CLK
clock => memory[30][27].CLK
clock => memory[30][28].CLK
clock => memory[30][29].CLK
clock => memory[30][30].CLK
clock => memory[30][31].CLK
clock => memory[29][0].CLK
clock => memory[29][1].CLK
clock => memory[29][2].CLK
clock => memory[29][3].CLK
clock => memory[29][4].CLK
clock => memory[29][5].CLK
clock => memory[29][6].CLK
clock => memory[29][7].CLK
clock => memory[29][8].CLK
clock => memory[29][9].CLK
clock => memory[29][10].CLK
clock => memory[29][11].CLK
clock => memory[29][12].CLK
clock => memory[29][13].CLK
clock => memory[29][14].CLK
clock => memory[29][15].CLK
clock => memory[29][16].CLK
clock => memory[29][17].CLK
clock => memory[29][18].CLK
clock => memory[29][19].CLK
clock => memory[29][20].CLK
clock => memory[29][21].CLK
clock => memory[29][22].CLK
clock => memory[29][23].CLK
clock => memory[29][24].CLK
clock => memory[29][25].CLK
clock => memory[29][26].CLK
clock => memory[29][27].CLK
clock => memory[29][28].CLK
clock => memory[29][29].CLK
clock => memory[29][30].CLK
clock => memory[29][31].CLK
clock => memory[28][0].CLK
clock => memory[28][1].CLK
clock => memory[28][2].CLK
clock => memory[28][3].CLK
clock => memory[28][4].CLK
clock => memory[28][5].CLK
clock => memory[28][6].CLK
clock => memory[28][7].CLK
clock => memory[28][8].CLK
clock => memory[28][9].CLK
clock => memory[28][10].CLK
clock => memory[28][11].CLK
clock => memory[28][12].CLK
clock => memory[28][13].CLK
clock => memory[28][14].CLK
clock => memory[28][15].CLK
clock => memory[28][16].CLK
clock => memory[28][17].CLK
clock => memory[28][18].CLK
clock => memory[28][19].CLK
clock => memory[28][20].CLK
clock => memory[28][21].CLK
clock => memory[28][22].CLK
clock => memory[28][23].CLK
clock => memory[28][24].CLK
clock => memory[28][25].CLK
clock => memory[28][26].CLK
clock => memory[28][27].CLK
clock => memory[28][28].CLK
clock => memory[28][29].CLK
clock => memory[28][30].CLK
clock => memory[28][31].CLK
clock => memory[27][0].CLK
clock => memory[27][1].CLK
clock => memory[27][2].CLK
clock => memory[27][3].CLK
clock => memory[27][4].CLK
clock => memory[27][5].CLK
clock => memory[27][6].CLK
clock => memory[27][7].CLK
clock => memory[27][8].CLK
clock => memory[27][9].CLK
clock => memory[27][10].CLK
clock => memory[27][11].CLK
clock => memory[27][12].CLK
clock => memory[27][13].CLK
clock => memory[27][14].CLK
clock => memory[27][15].CLK
clock => memory[27][16].CLK
clock => memory[27][17].CLK
clock => memory[27][18].CLK
clock => memory[27][19].CLK
clock => memory[27][20].CLK
clock => memory[27][21].CLK
clock => memory[27][22].CLK
clock => memory[27][23].CLK
clock => memory[27][24].CLK
clock => memory[27][25].CLK
clock => memory[27][26].CLK
clock => memory[27][27].CLK
clock => memory[27][28].CLK
clock => memory[27][29].CLK
clock => memory[27][30].CLK
clock => memory[27][31].CLK
clock => memory[26][0].CLK
clock => memory[26][1].CLK
clock => memory[26][2].CLK
clock => memory[26][3].CLK
clock => memory[26][4].CLK
clock => memory[26][5].CLK
clock => memory[26][6].CLK
clock => memory[26][7].CLK
clock => memory[26][8].CLK
clock => memory[26][9].CLK
clock => memory[26][10].CLK
clock => memory[26][11].CLK
clock => memory[26][12].CLK
clock => memory[26][13].CLK
clock => memory[26][14].CLK
clock => memory[26][15].CLK
clock => memory[26][16].CLK
clock => memory[26][17].CLK
clock => memory[26][18].CLK
clock => memory[26][19].CLK
clock => memory[26][20].CLK
clock => memory[26][21].CLK
clock => memory[26][22].CLK
clock => memory[26][23].CLK
clock => memory[26][24].CLK
clock => memory[26][25].CLK
clock => memory[26][26].CLK
clock => memory[26][27].CLK
clock => memory[26][28].CLK
clock => memory[26][29].CLK
clock => memory[26][30].CLK
clock => memory[26][31].CLK
clock => memory[25][0].CLK
clock => memory[25][1].CLK
clock => memory[25][2].CLK
clock => memory[25][3].CLK
clock => memory[25][4].CLK
clock => memory[25][5].CLK
clock => memory[25][6].CLK
clock => memory[25][7].CLK
clock => memory[25][8].CLK
clock => memory[25][9].CLK
clock => memory[25][10].CLK
clock => memory[25][11].CLK
clock => memory[25][12].CLK
clock => memory[25][13].CLK
clock => memory[25][14].CLK
clock => memory[25][15].CLK
clock => memory[25][16].CLK
clock => memory[25][17].CLK
clock => memory[25][18].CLK
clock => memory[25][19].CLK
clock => memory[25][20].CLK
clock => memory[25][21].CLK
clock => memory[25][22].CLK
clock => memory[25][23].CLK
clock => memory[25][24].CLK
clock => memory[25][25].CLK
clock => memory[25][26].CLK
clock => memory[25][27].CLK
clock => memory[25][28].CLK
clock => memory[25][29].CLK
clock => memory[25][30].CLK
clock => memory[25][31].CLK
clock => memory[24][0].CLK
clock => memory[24][1].CLK
clock => memory[24][2].CLK
clock => memory[24][3].CLK
clock => memory[24][4].CLK
clock => memory[24][5].CLK
clock => memory[24][6].CLK
clock => memory[24][7].CLK
clock => memory[24][8].CLK
clock => memory[24][9].CLK
clock => memory[24][10].CLK
clock => memory[24][11].CLK
clock => memory[24][12].CLK
clock => memory[24][13].CLK
clock => memory[24][14].CLK
clock => memory[24][15].CLK
clock => memory[24][16].CLK
clock => memory[24][17].CLK
clock => memory[24][18].CLK
clock => memory[24][19].CLK
clock => memory[24][20].CLK
clock => memory[24][21].CLK
clock => memory[24][22].CLK
clock => memory[24][23].CLK
clock => memory[24][24].CLK
clock => memory[24][25].CLK
clock => memory[24][26].CLK
clock => memory[24][27].CLK
clock => memory[24][28].CLK
clock => memory[24][29].CLK
clock => memory[24][30].CLK
clock => memory[24][31].CLK
clock => memory[23][0].CLK
clock => memory[23][1].CLK
clock => memory[23][2].CLK
clock => memory[23][3].CLK
clock => memory[23][4].CLK
clock => memory[23][5].CLK
clock => memory[23][6].CLK
clock => memory[23][7].CLK
clock => memory[23][8].CLK
clock => memory[23][9].CLK
clock => memory[23][10].CLK
clock => memory[23][11].CLK
clock => memory[23][12].CLK
clock => memory[23][13].CLK
clock => memory[23][14].CLK
clock => memory[23][15].CLK
clock => memory[23][16].CLK
clock => memory[23][17].CLK
clock => memory[23][18].CLK
clock => memory[23][19].CLK
clock => memory[23][20].CLK
clock => memory[23][21].CLK
clock => memory[23][22].CLK
clock => memory[23][23].CLK
clock => memory[23][24].CLK
clock => memory[23][25].CLK
clock => memory[23][26].CLK
clock => memory[23][27].CLK
clock => memory[23][28].CLK
clock => memory[23][29].CLK
clock => memory[23][30].CLK
clock => memory[23][31].CLK
clock => memory[22][0].CLK
clock => memory[22][1].CLK
clock => memory[22][2].CLK
clock => memory[22][3].CLK
clock => memory[22][4].CLK
clock => memory[22][5].CLK
clock => memory[22][6].CLK
clock => memory[22][7].CLK
clock => memory[22][8].CLK
clock => memory[22][9].CLK
clock => memory[22][10].CLK
clock => memory[22][11].CLK
clock => memory[22][12].CLK
clock => memory[22][13].CLK
clock => memory[22][14].CLK
clock => memory[22][15].CLK
clock => memory[22][16].CLK
clock => memory[22][17].CLK
clock => memory[22][18].CLK
clock => memory[22][19].CLK
clock => memory[22][20].CLK
clock => memory[22][21].CLK
clock => memory[22][22].CLK
clock => memory[22][23].CLK
clock => memory[22][24].CLK
clock => memory[22][25].CLK
clock => memory[22][26].CLK
clock => memory[22][27].CLK
clock => memory[22][28].CLK
clock => memory[22][29].CLK
clock => memory[22][30].CLK
clock => memory[22][31].CLK
clock => memory[21][0].CLK
clock => memory[21][1].CLK
clock => memory[21][2].CLK
clock => memory[21][3].CLK
clock => memory[21][4].CLK
clock => memory[21][5].CLK
clock => memory[21][6].CLK
clock => memory[21][7].CLK
clock => memory[21][8].CLK
clock => memory[21][9].CLK
clock => memory[21][10].CLK
clock => memory[21][11].CLK
clock => memory[21][12].CLK
clock => memory[21][13].CLK
clock => memory[21][14].CLK
clock => memory[21][15].CLK
clock => memory[21][16].CLK
clock => memory[21][17].CLK
clock => memory[21][18].CLK
clock => memory[21][19].CLK
clock => memory[21][20].CLK
clock => memory[21][21].CLK
clock => memory[21][22].CLK
clock => memory[21][23].CLK
clock => memory[21][24].CLK
clock => memory[21][25].CLK
clock => memory[21][26].CLK
clock => memory[21][27].CLK
clock => memory[21][28].CLK
clock => memory[21][29].CLK
clock => memory[21][30].CLK
clock => memory[21][31].CLK
clock => memory[20][0].CLK
clock => memory[20][1].CLK
clock => memory[20][2].CLK
clock => memory[20][3].CLK
clock => memory[20][4].CLK
clock => memory[20][5].CLK
clock => memory[20][6].CLK
clock => memory[20][7].CLK
clock => memory[20][8].CLK
clock => memory[20][9].CLK
clock => memory[20][10].CLK
clock => memory[20][11].CLK
clock => memory[20][12].CLK
clock => memory[20][13].CLK
clock => memory[20][14].CLK
clock => memory[20][15].CLK
clock => memory[20][16].CLK
clock => memory[20][17].CLK
clock => memory[20][18].CLK
clock => memory[20][19].CLK
clock => memory[20][20].CLK
clock => memory[20][21].CLK
clock => memory[20][22].CLK
clock => memory[20][23].CLK
clock => memory[20][24].CLK
clock => memory[20][25].CLK
clock => memory[20][26].CLK
clock => memory[20][27].CLK
clock => memory[20][28].CLK
clock => memory[20][29].CLK
clock => memory[20][30].CLK
clock => memory[20][31].CLK
clock => memory[19][0].CLK
clock => memory[19][1].CLK
clock => memory[19][2].CLK
clock => memory[19][3].CLK
clock => memory[19][4].CLK
clock => memory[19][5].CLK
clock => memory[19][6].CLK
clock => memory[19][7].CLK
clock => memory[19][8].CLK
clock => memory[19][9].CLK
clock => memory[19][10].CLK
clock => memory[19][11].CLK
clock => memory[19][12].CLK
clock => memory[19][13].CLK
clock => memory[19][14].CLK
clock => memory[19][15].CLK
clock => memory[19][16].CLK
clock => memory[19][17].CLK
clock => memory[19][18].CLK
clock => memory[19][19].CLK
clock => memory[19][20].CLK
clock => memory[19][21].CLK
clock => memory[19][22].CLK
clock => memory[19][23].CLK
clock => memory[19][24].CLK
clock => memory[19][25].CLK
clock => memory[19][26].CLK
clock => memory[19][27].CLK
clock => memory[19][28].CLK
clock => memory[19][29].CLK
clock => memory[19][30].CLK
clock => memory[19][31].CLK
clock => memory[18][0].CLK
clock => memory[18][1].CLK
clock => memory[18][2].CLK
clock => memory[18][3].CLK
clock => memory[18][4].CLK
clock => memory[18][5].CLK
clock => memory[18][6].CLK
clock => memory[18][7].CLK
clock => memory[18][8].CLK
clock => memory[18][9].CLK
clock => memory[18][10].CLK
clock => memory[18][11].CLK
clock => memory[18][12].CLK
clock => memory[18][13].CLK
clock => memory[18][14].CLK
clock => memory[18][15].CLK
clock => memory[18][16].CLK
clock => memory[18][17].CLK
clock => memory[18][18].CLK
clock => memory[18][19].CLK
clock => memory[18][20].CLK
clock => memory[18][21].CLK
clock => memory[18][22].CLK
clock => memory[18][23].CLK
clock => memory[18][24].CLK
clock => memory[18][25].CLK
clock => memory[18][26].CLK
clock => memory[18][27].CLK
clock => memory[18][28].CLK
clock => memory[18][29].CLK
clock => memory[18][30].CLK
clock => memory[18][31].CLK
clock => memory[17][0].CLK
clock => memory[17][1].CLK
clock => memory[17][2].CLK
clock => memory[17][3].CLK
clock => memory[17][4].CLK
clock => memory[17][5].CLK
clock => memory[17][6].CLK
clock => memory[17][7].CLK
clock => memory[17][8].CLK
clock => memory[17][9].CLK
clock => memory[17][10].CLK
clock => memory[17][11].CLK
clock => memory[17][12].CLK
clock => memory[17][13].CLK
clock => memory[17][14].CLK
clock => memory[17][15].CLK
clock => memory[17][16].CLK
clock => memory[17][17].CLK
clock => memory[17][18].CLK
clock => memory[17][19].CLK
clock => memory[17][20].CLK
clock => memory[17][21].CLK
clock => memory[17][22].CLK
clock => memory[17][23].CLK
clock => memory[17][24].CLK
clock => memory[17][25].CLK
clock => memory[17][26].CLK
clock => memory[17][27].CLK
clock => memory[17][28].CLK
clock => memory[17][29].CLK
clock => memory[17][30].CLK
clock => memory[17][31].CLK
clock => memory[16][0].CLK
clock => memory[16][1].CLK
clock => memory[16][2].CLK
clock => memory[16][3].CLK
clock => memory[16][4].CLK
clock => memory[16][5].CLK
clock => memory[16][6].CLK
clock => memory[16][7].CLK
clock => memory[16][8].CLK
clock => memory[16][9].CLK
clock => memory[16][10].CLK
clock => memory[16][11].CLK
clock => memory[16][12].CLK
clock => memory[16][13].CLK
clock => memory[16][14].CLK
clock => memory[16][15].CLK
clock => memory[16][16].CLK
clock => memory[16][17].CLK
clock => memory[16][18].CLK
clock => memory[16][19].CLK
clock => memory[16][20].CLK
clock => memory[16][21].CLK
clock => memory[16][22].CLK
clock => memory[16][23].CLK
clock => memory[16][24].CLK
clock => memory[16][25].CLK
clock => memory[16][26].CLK
clock => memory[16][27].CLK
clock => memory[16][28].CLK
clock => memory[16][29].CLK
clock => memory[16][30].CLK
clock => memory[16][31].CLK
clock => memory[15][0].CLK
clock => memory[15][1].CLK
clock => memory[15][2].CLK
clock => memory[15][3].CLK
clock => memory[15][4].CLK
clock => memory[15][5].CLK
clock => memory[15][6].CLK
clock => memory[15][7].CLK
clock => memory[15][8].CLK
clock => memory[15][9].CLK
clock => memory[15][10].CLK
clock => memory[15][11].CLK
clock => memory[15][12].CLK
clock => memory[15][13].CLK
clock => memory[15][14].CLK
clock => memory[15][15].CLK
clock => memory[15][16].CLK
clock => memory[15][17].CLK
clock => memory[15][18].CLK
clock => memory[15][19].CLK
clock => memory[15][20].CLK
clock => memory[15][21].CLK
clock => memory[15][22].CLK
clock => memory[15][23].CLK
clock => memory[15][24].CLK
clock => memory[15][25].CLK
clock => memory[15][26].CLK
clock => memory[15][27].CLK
clock => memory[15][28].CLK
clock => memory[15][29].CLK
clock => memory[15][30].CLK
clock => memory[15][31].CLK
clock => memory[14][0].CLK
clock => memory[14][1].CLK
clock => memory[14][2].CLK
clock => memory[14][3].CLK
clock => memory[14][4].CLK
clock => memory[14][5].CLK
clock => memory[14][6].CLK
clock => memory[14][7].CLK
clock => memory[14][8].CLK
clock => memory[14][9].CLK
clock => memory[14][10].CLK
clock => memory[14][11].CLK
clock => memory[14][12].CLK
clock => memory[14][13].CLK
clock => memory[14][14].CLK
clock => memory[14][15].CLK
clock => memory[14][16].CLK
clock => memory[14][17].CLK
clock => memory[14][18].CLK
clock => memory[14][19].CLK
clock => memory[14][20].CLK
clock => memory[14][21].CLK
clock => memory[14][22].CLK
clock => memory[14][23].CLK
clock => memory[14][24].CLK
clock => memory[14][25].CLK
clock => memory[14][26].CLK
clock => memory[14][27].CLK
clock => memory[14][28].CLK
clock => memory[14][29].CLK
clock => memory[14][30].CLK
clock => memory[14][31].CLK
clock => memory[13][0].CLK
clock => memory[13][1].CLK
clock => memory[13][2].CLK
clock => memory[13][3].CLK
clock => memory[13][4].CLK
clock => memory[13][5].CLK
clock => memory[13][6].CLK
clock => memory[13][7].CLK
clock => memory[13][8].CLK
clock => memory[13][9].CLK
clock => memory[13][10].CLK
clock => memory[13][11].CLK
clock => memory[13][12].CLK
clock => memory[13][13].CLK
clock => memory[13][14].CLK
clock => memory[13][15].CLK
clock => memory[13][16].CLK
clock => memory[13][17].CLK
clock => memory[13][18].CLK
clock => memory[13][19].CLK
clock => memory[13][20].CLK
clock => memory[13][21].CLK
clock => memory[13][22].CLK
clock => memory[13][23].CLK
clock => memory[13][24].CLK
clock => memory[13][25].CLK
clock => memory[13][26].CLK
clock => memory[13][27].CLK
clock => memory[13][28].CLK
clock => memory[13][29].CLK
clock => memory[13][30].CLK
clock => memory[13][31].CLK
clock => memory[12][0].CLK
clock => memory[12][1].CLK
clock => memory[12][2].CLK
clock => memory[12][3].CLK
clock => memory[12][4].CLK
clock => memory[12][5].CLK
clock => memory[12][6].CLK
clock => memory[12][7].CLK
clock => memory[12][8].CLK
clock => memory[12][9].CLK
clock => memory[12][10].CLK
clock => memory[12][11].CLK
clock => memory[12][12].CLK
clock => memory[12][13].CLK
clock => memory[12][14].CLK
clock => memory[12][15].CLK
clock => memory[12][16].CLK
clock => memory[12][17].CLK
clock => memory[12][18].CLK
clock => memory[12][19].CLK
clock => memory[12][20].CLK
clock => memory[12][21].CLK
clock => memory[12][22].CLK
clock => memory[12][23].CLK
clock => memory[12][24].CLK
clock => memory[12][25].CLK
clock => memory[12][26].CLK
clock => memory[12][27].CLK
clock => memory[12][28].CLK
clock => memory[12][29].CLK
clock => memory[12][30].CLK
clock => memory[12][31].CLK
clock => memory[11][0].CLK
clock => memory[11][1].CLK
clock => memory[11][2].CLK
clock => memory[11][3].CLK
clock => memory[11][4].CLK
clock => memory[11][5].CLK
clock => memory[11][6].CLK
clock => memory[11][7].CLK
clock => memory[11][8].CLK
clock => memory[11][9].CLK
clock => memory[11][10].CLK
clock => memory[11][11].CLK
clock => memory[11][12].CLK
clock => memory[11][13].CLK
clock => memory[11][14].CLK
clock => memory[11][15].CLK
clock => memory[11][16].CLK
clock => memory[11][17].CLK
clock => memory[11][18].CLK
clock => memory[11][19].CLK
clock => memory[11][20].CLK
clock => memory[11][21].CLK
clock => memory[11][22].CLK
clock => memory[11][23].CLK
clock => memory[11][24].CLK
clock => memory[11][25].CLK
clock => memory[11][26].CLK
clock => memory[11][27].CLK
clock => memory[11][28].CLK
clock => memory[11][29].CLK
clock => memory[11][30].CLK
clock => memory[11][31].CLK
clock => memory[10][0].CLK
clock => memory[10][1].CLK
clock => memory[10][2].CLK
clock => memory[10][3].CLK
clock => memory[10][4].CLK
clock => memory[10][5].CLK
clock => memory[10][6].CLK
clock => memory[10][7].CLK
clock => memory[10][8].CLK
clock => memory[10][9].CLK
clock => memory[10][10].CLK
clock => memory[10][11].CLK
clock => memory[10][12].CLK
clock => memory[10][13].CLK
clock => memory[10][14].CLK
clock => memory[10][15].CLK
clock => memory[10][16].CLK
clock => memory[10][17].CLK
clock => memory[10][18].CLK
clock => memory[10][19].CLK
clock => memory[10][20].CLK
clock => memory[10][21].CLK
clock => memory[10][22].CLK
clock => memory[10][23].CLK
clock => memory[10][24].CLK
clock => memory[10][25].CLK
clock => memory[10][26].CLK
clock => memory[10][27].CLK
clock => memory[10][28].CLK
clock => memory[10][29].CLK
clock => memory[10][30].CLK
clock => memory[10][31].CLK
clock => memory[9][0].CLK
clock => memory[9][1].CLK
clock => memory[9][2].CLK
clock => memory[9][3].CLK
clock => memory[9][4].CLK
clock => memory[9][5].CLK
clock => memory[9][6].CLK
clock => memory[9][7].CLK
clock => memory[9][8].CLK
clock => memory[9][9].CLK
clock => memory[9][10].CLK
clock => memory[9][11].CLK
clock => memory[9][12].CLK
clock => memory[9][13].CLK
clock => memory[9][14].CLK
clock => memory[9][15].CLK
clock => memory[9][16].CLK
clock => memory[9][17].CLK
clock => memory[9][18].CLK
clock => memory[9][19].CLK
clock => memory[9][20].CLK
clock => memory[9][21].CLK
clock => memory[9][22].CLK
clock => memory[9][23].CLK
clock => memory[9][24].CLK
clock => memory[9][25].CLK
clock => memory[9][26].CLK
clock => memory[9][27].CLK
clock => memory[9][28].CLK
clock => memory[9][29].CLK
clock => memory[9][30].CLK
clock => memory[9][31].CLK
clock => memory[8][0].CLK
clock => memory[8][1].CLK
clock => memory[8][2].CLK
clock => memory[8][3].CLK
clock => memory[8][4].CLK
clock => memory[8][5].CLK
clock => memory[8][6].CLK
clock => memory[8][7].CLK
clock => memory[8][8].CLK
clock => memory[8][9].CLK
clock => memory[8][10].CLK
clock => memory[8][11].CLK
clock => memory[8][12].CLK
clock => memory[8][13].CLK
clock => memory[8][14].CLK
clock => memory[8][15].CLK
clock => memory[8][16].CLK
clock => memory[8][17].CLK
clock => memory[8][18].CLK
clock => memory[8][19].CLK
clock => memory[8][20].CLK
clock => memory[8][21].CLK
clock => memory[8][22].CLK
clock => memory[8][23].CLK
clock => memory[8][24].CLK
clock => memory[8][25].CLK
clock => memory[8][26].CLK
clock => memory[8][27].CLK
clock => memory[8][28].CLK
clock => memory[8][29].CLK
clock => memory[8][30].CLK
clock => memory[8][31].CLK
clock => memory[7][0].CLK
clock => memory[7][1].CLK
clock => memory[7][2].CLK
clock => memory[7][3].CLK
clock => memory[7][4].CLK
clock => memory[7][5].CLK
clock => memory[7][6].CLK
clock => memory[7][7].CLK
clock => memory[7][8].CLK
clock => memory[7][9].CLK
clock => memory[7][10].CLK
clock => memory[7][11].CLK
clock => memory[7][12].CLK
clock => memory[7][13].CLK
clock => memory[7][14].CLK
clock => memory[7][15].CLK
clock => memory[7][16].CLK
clock => memory[7][17].CLK
clock => memory[7][18].CLK
clock => memory[7][19].CLK
clock => memory[7][20].CLK
clock => memory[7][21].CLK
clock => memory[7][22].CLK
clock => memory[7][23].CLK
clock => memory[7][24].CLK
clock => memory[7][25].CLK
clock => memory[7][26].CLK
clock => memory[7][27].CLK
clock => memory[7][28].CLK
clock => memory[7][29].CLK
clock => memory[7][30].CLK
clock => memory[7][31].CLK
clock => memory[6][0].CLK
clock => memory[6][1].CLK
clock => memory[6][2].CLK
clock => memory[6][3].CLK
clock => memory[6][4].CLK
clock => memory[6][5].CLK
clock => memory[6][6].CLK
clock => memory[6][7].CLK
clock => memory[6][8].CLK
clock => memory[6][9].CLK
clock => memory[6][10].CLK
clock => memory[6][11].CLK
clock => memory[6][12].CLK
clock => memory[6][13].CLK
clock => memory[6][14].CLK
clock => memory[6][15].CLK
clock => memory[6][16].CLK
clock => memory[6][17].CLK
clock => memory[6][18].CLK
clock => memory[6][19].CLK
clock => memory[6][20].CLK
clock => memory[6][21].CLK
clock => memory[6][22].CLK
clock => memory[6][23].CLK
clock => memory[6][24].CLK
clock => memory[6][25].CLK
clock => memory[6][26].CLK
clock => memory[6][27].CLK
clock => memory[6][28].CLK
clock => memory[6][29].CLK
clock => memory[6][30].CLK
clock => memory[6][31].CLK
clock => memory[5][0].CLK
clock => memory[5][1].CLK
clock => memory[5][2].CLK
clock => memory[5][3].CLK
clock => memory[5][4].CLK
clock => memory[5][5].CLK
clock => memory[5][6].CLK
clock => memory[5][7].CLK
clock => memory[5][8].CLK
clock => memory[5][9].CLK
clock => memory[5][10].CLK
clock => memory[5][11].CLK
clock => memory[5][12].CLK
clock => memory[5][13].CLK
clock => memory[5][14].CLK
clock => memory[5][15].CLK
clock => memory[5][16].CLK
clock => memory[5][17].CLK
clock => memory[5][18].CLK
clock => memory[5][19].CLK
clock => memory[5][20].CLK
clock => memory[5][21].CLK
clock => memory[5][22].CLK
clock => memory[5][23].CLK
clock => memory[5][24].CLK
clock => memory[5][25].CLK
clock => memory[5][26].CLK
clock => memory[5][27].CLK
clock => memory[5][28].CLK
clock => memory[5][29].CLK
clock => memory[5][30].CLK
clock => memory[5][31].CLK
clock => memory[4][0].CLK
clock => memory[4][1].CLK
clock => memory[4][2].CLK
clock => memory[4][3].CLK
clock => memory[4][4].CLK
clock => memory[4][5].CLK
clock => memory[4][6].CLK
clock => memory[4][7].CLK
clock => memory[4][8].CLK
clock => memory[4][9].CLK
clock => memory[4][10].CLK
clock => memory[4][11].CLK
clock => memory[4][12].CLK
clock => memory[4][13].CLK
clock => memory[4][14].CLK
clock => memory[4][15].CLK
clock => memory[4][16].CLK
clock => memory[4][17].CLK
clock => memory[4][18].CLK
clock => memory[4][19].CLK
clock => memory[4][20].CLK
clock => memory[4][21].CLK
clock => memory[4][22].CLK
clock => memory[4][23].CLK
clock => memory[4][24].CLK
clock => memory[4][25].CLK
clock => memory[4][26].CLK
clock => memory[4][27].CLK
clock => memory[4][28].CLK
clock => memory[4][29].CLK
clock => memory[4][30].CLK
clock => memory[4][31].CLK
clock => memory[3][0].CLK
clock => memory[3][1].CLK
clock => memory[3][2].CLK
clock => memory[3][3].CLK
clock => memory[3][4].CLK
clock => memory[3][5].CLK
clock => memory[3][6].CLK
clock => memory[3][7].CLK
clock => memory[3][8].CLK
clock => memory[3][9].CLK
clock => memory[3][10].CLK
clock => memory[3][11].CLK
clock => memory[3][12].CLK
clock => memory[3][13].CLK
clock => memory[3][14].CLK
clock => memory[3][15].CLK
clock => memory[3][16].CLK
clock => memory[3][17].CLK
clock => memory[3][18].CLK
clock => memory[3][19].CLK
clock => memory[3][20].CLK
clock => memory[3][21].CLK
clock => memory[3][22].CLK
clock => memory[3][23].CLK
clock => memory[3][24].CLK
clock => memory[3][25].CLK
clock => memory[3][26].CLK
clock => memory[3][27].CLK
clock => memory[3][28].CLK
clock => memory[3][29].CLK
clock => memory[3][30].CLK
clock => memory[3][31].CLK
clock => memory[2][0].CLK
clock => memory[2][1].CLK
clock => memory[2][2].CLK
clock => memory[2][3].CLK
clock => memory[2][4].CLK
clock => memory[2][5].CLK
clock => memory[2][6].CLK
clock => memory[2][7].CLK
clock => memory[2][8].CLK
clock => memory[2][9].CLK
clock => memory[2][10].CLK
clock => memory[2][11].CLK
clock => memory[2][12].CLK
clock => memory[2][13].CLK
clock => memory[2][14].CLK
clock => memory[2][15].CLK
clock => memory[2][16].CLK
clock => memory[2][17].CLK
clock => memory[2][18].CLK
clock => memory[2][19].CLK
clock => memory[2][20].CLK
clock => memory[2][21].CLK
clock => memory[2][22].CLK
clock => memory[2][23].CLK
clock => memory[2][24].CLK
clock => memory[2][25].CLK
clock => memory[2][26].CLK
clock => memory[2][27].CLK
clock => memory[2][28].CLK
clock => memory[2][29].CLK
clock => memory[2][30].CLK
clock => memory[2][31].CLK
clock => memory[1][0].CLK
clock => memory[1][1].CLK
clock => memory[1][2].CLK
clock => memory[1][3].CLK
clock => memory[1][4].CLK
clock => memory[1][5].CLK
clock => memory[1][6].CLK
clock => memory[1][7].CLK
clock => memory[1][8].CLK
clock => memory[1][9].CLK
clock => memory[1][10].CLK
clock => memory[1][11].CLK
clock => memory[1][12].CLK
clock => memory[1][13].CLK
clock => memory[1][14].CLK
clock => memory[1][15].CLK
clock => memory[1][16].CLK
clock => memory[1][17].CLK
clock => memory[1][18].CLK
clock => memory[1][19].CLK
clock => memory[1][20].CLK
clock => memory[1][21].CLK
clock => memory[1][22].CLK
clock => memory[1][23].CLK
clock => memory[1][24].CLK
clock => memory[1][25].CLK
clock => memory[1][26].CLK
clock => memory[1][27].CLK
clock => memory[1][28].CLK
clock => memory[1][29].CLK
clock => memory[1][30].CLK
clock => memory[1][31].CLK
clock => memory[0][0].CLK
clock => memory[0][1].CLK
clock => memory[0][2].CLK
clock => memory[0][3].CLK
clock => memory[0][4].CLK
clock => memory[0][5].CLK
clock => memory[0][6].CLK
clock => memory[0][7].CLK
clock => memory[0][8].CLK
clock => memory[0][9].CLK
clock => memory[0][10].CLK
clock => memory[0][11].CLK
clock => memory[0][12].CLK
clock => memory[0][13].CLK
clock => memory[0][14].CLK
clock => memory[0][15].CLK
clock => memory[0][16].CLK
clock => memory[0][17].CLK
clock => memory[0][18].CLK
clock => memory[0][19].CLK
clock => memory[0][20].CLK
clock => memory[0][21].CLK
clock => memory[0][22].CLK
clock => memory[0][23].CLK
clock => memory[0][24].CLK
clock => memory[0][25].CLK
clock => memory[0][26].CLK
clock => memory[0][27].CLK
clock => memory[0][28].CLK
clock => memory[0][29].CLK
clock => memory[0][30].CLK
clock => memory[0][31].CLK
regWrite => always0.IN1
regWrite => always1.IN1
regWrite => always2.IN1
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
reset => memory.OUTPUTSELECT
writeData[0] => _data1.DATAB
writeData[0] => _data2.DATAB
writeData[0] => memory.DATAB
writeData[0] => memory.DATAB
writeData[0] => memory.DATAB
writeData[0] => memory.DATAB
writeData[0] => memory.DATAB
writeData[0] => memory.DATAB
writeData[0] => memory.DATAB
writeData[0] => memory.DATAB
writeData[0] => memory.DATAB
writeData[0] => memory.DATAB
writeData[0] => memory.DATAB
writeData[0] => memory.DATAB
writeData[0] => memory.DATAB
writeData[0] => memory.DATAB
writeData[0] => memory.DATAB
writeData[0] => memory.DATAB
writeData[0] => memory.DATAB
writeData[0] => memory.DATAB
writeData[0] => memory.DATAB
writeData[0] => memory.DATAB
writeData[0] => memory.DATAB
writeData[0] => memory.DATAB
writeData[0] => memory.DATAB
writeData[0] => memory.DATAB
writeData[0] => memory.DATAB
writeData[0] => memory.DATAB
writeData[0] => memory.DATAB
writeData[0] => memory.DATAB
writeData[0] => memory.DATAB
writeData[0] => memory.DATAB
writeData[0] => memory.DATAB
writeData[0] => memory.DATAB
writeData[1] => _data1.DATAB
writeData[1] => _data2.DATAB
writeData[1] => memory.DATAB
writeData[1] => memory.DATAB
writeData[1] => memory.DATAB
writeData[1] => memory.DATAB
writeData[1] => memory.DATAB
writeData[1] => memory.DATAB
writeData[1] => memory.DATAB
writeData[1] => memory.DATAB
writeData[1] => memory.DATAB
writeData[1] => memory.DATAB
writeData[1] => memory.DATAB
writeData[1] => memory.DATAB
writeData[1] => memory.DATAB
writeData[1] => memory.DATAB
writeData[1] => memory.DATAB
writeData[1] => memory.DATAB
writeData[1] => memory.DATAB
writeData[1] => memory.DATAB
writeData[1] => memory.DATAB
writeData[1] => memory.DATAB
writeData[1] => memory.DATAB
writeData[1] => memory.DATAB
writeData[1] => memory.DATAB
writeData[1] => memory.DATAB
writeData[1] => memory.DATAB
writeData[1] => memory.DATAB
writeData[1] => memory.DATAB
writeData[1] => memory.DATAB
writeData[1] => memory.DATAB
writeData[1] => memory.DATAB
writeData[1] => memory.DATAB
writeData[1] => memory.DATAB
writeData[2] => _data1.DATAB
writeData[2] => _data2.DATAB
writeData[2] => memory.DATAB
writeData[2] => memory.DATAB
writeData[2] => memory.DATAB
writeData[2] => memory.DATAB
writeData[2] => memory.DATAB
writeData[2] => memory.DATAB
writeData[2] => memory.DATAB
writeData[2] => memory.DATAB
writeData[2] => memory.DATAB
writeData[2] => memory.DATAB
writeData[2] => memory.DATAB
writeData[2] => memory.DATAB
writeData[2] => memory.DATAB
writeData[2] => memory.DATAB
writeData[2] => memory.DATAB
writeData[2] => memory.DATAB
writeData[2] => memory.DATAB
writeData[2] => memory.DATAB
writeData[2] => memory.DATAB
writeData[2] => memory.DATAB
writeData[2] => memory.DATAB
writeData[2] => memory.DATAB
writeData[2] => memory.DATAB
writeData[2] => memory.DATAB
writeData[2] => memory.DATAB
writeData[2] => memory.DATAB
writeData[2] => memory.DATAB
writeData[2] => memory.DATAB
writeData[2] => memory.DATAB
writeData[2] => memory.DATAB
writeData[2] => memory.DATAB
writeData[2] => memory.DATAB
writeData[3] => _data1.DATAB
writeData[3] => _data2.DATAB
writeData[3] => memory.DATAB
writeData[3] => memory.DATAB
writeData[3] => memory.DATAB
writeData[3] => memory.DATAB
writeData[3] => memory.DATAB
writeData[3] => memory.DATAB
writeData[3] => memory.DATAB
writeData[3] => memory.DATAB
writeData[3] => memory.DATAB
writeData[3] => memory.DATAB
writeData[3] => memory.DATAB
writeData[3] => memory.DATAB
writeData[3] => memory.DATAB
writeData[3] => memory.DATAB
writeData[3] => memory.DATAB
writeData[3] => memory.DATAB
writeData[3] => memory.DATAB
writeData[3] => memory.DATAB
writeData[3] => memory.DATAB
writeData[3] => memory.DATAB
writeData[3] => memory.DATAB
writeData[3] => memory.DATAB
writeData[3] => memory.DATAB
writeData[3] => memory.DATAB
writeData[3] => memory.DATAB
writeData[3] => memory.DATAB
writeData[3] => memory.DATAB
writeData[3] => memory.DATAB
writeData[3] => memory.DATAB
writeData[3] => memory.DATAB
writeData[3] => memory.DATAB
writeData[3] => memory.DATAB
writeData[4] => _data1.DATAB
writeData[4] => _data2.DATAB
writeData[4] => memory.DATAB
writeData[4] => memory.DATAB
writeData[4] => memory.DATAB
writeData[4] => memory.DATAB
writeData[4] => memory.DATAB
writeData[4] => memory.DATAB
writeData[4] => memory.DATAB
writeData[4] => memory.DATAB
writeData[4] => memory.DATAB
writeData[4] => memory.DATAB
writeData[4] => memory.DATAB
writeData[4] => memory.DATAB
writeData[4] => memory.DATAB
writeData[4] => memory.DATAB
writeData[4] => memory.DATAB
writeData[4] => memory.DATAB
writeData[4] => memory.DATAB
writeData[4] => memory.DATAB
writeData[4] => memory.DATAB
writeData[4] => memory.DATAB
writeData[4] => memory.DATAB
writeData[4] => memory.DATAB
writeData[4] => memory.DATAB
writeData[4] => memory.DATAB
writeData[4] => memory.DATAB
writeData[4] => memory.DATAB
writeData[4] => memory.DATAB
writeData[4] => memory.DATAB
writeData[4] => memory.DATAB
writeData[4] => memory.DATAB
writeData[4] => memory.DATAB
writeData[4] => memory.DATAB
writeData[5] => _data1.DATAB
writeData[5] => _data2.DATAB
writeData[5] => memory.DATAB
writeData[5] => memory.DATAB
writeData[5] => memory.DATAB
writeData[5] => memory.DATAB
writeData[5] => memory.DATAB
writeData[5] => memory.DATAB
writeData[5] => memory.DATAB
writeData[5] => memory.DATAB
writeData[5] => memory.DATAB
writeData[5] => memory.DATAB
writeData[5] => memory.DATAB
writeData[5] => memory.DATAB
writeData[5] => memory.DATAB
writeData[5] => memory.DATAB
writeData[5] => memory.DATAB
writeData[5] => memory.DATAB
writeData[5] => memory.DATAB
writeData[5] => memory.DATAB
writeData[5] => memory.DATAB
writeData[5] => memory.DATAB
writeData[5] => memory.DATAB
writeData[5] => memory.DATAB
writeData[5] => memory.DATAB
writeData[5] => memory.DATAB
writeData[5] => memory.DATAB
writeData[5] => memory.DATAB
writeData[5] => memory.DATAB
writeData[5] => memory.DATAB
writeData[5] => memory.DATAB
writeData[5] => memory.DATAB
writeData[5] => memory.DATAB
writeData[5] => memory.DATAB
writeData[6] => _data1.DATAB
writeData[6] => _data2.DATAB
writeData[6] => memory.DATAB
writeData[6] => memory.DATAB
writeData[6] => memory.DATAB
writeData[6] => memory.DATAB
writeData[6] => memory.DATAB
writeData[6] => memory.DATAB
writeData[6] => memory.DATAB
writeData[6] => memory.DATAB
writeData[6] => memory.DATAB
writeData[6] => memory.DATAB
writeData[6] => memory.DATAB
writeData[6] => memory.DATAB
writeData[6] => memory.DATAB
writeData[6] => memory.DATAB
writeData[6] => memory.DATAB
writeData[6] => memory.DATAB
writeData[6] => memory.DATAB
writeData[6] => memory.DATAB
writeData[6] => memory.DATAB
writeData[6] => memory.DATAB
writeData[6] => memory.DATAB
writeData[6] => memory.DATAB
writeData[6] => memory.DATAB
writeData[6] => memory.DATAB
writeData[6] => memory.DATAB
writeData[6] => memory.DATAB
writeData[6] => memory.DATAB
writeData[6] => memory.DATAB
writeData[6] => memory.DATAB
writeData[6] => memory.DATAB
writeData[6] => memory.DATAB
writeData[6] => memory.DATAB
writeData[7] => _data1.DATAB
writeData[7] => _data2.DATAB
writeData[7] => memory.DATAB
writeData[7] => memory.DATAB
writeData[7] => memory.DATAB
writeData[7] => memory.DATAB
writeData[7] => memory.DATAB
writeData[7] => memory.DATAB
writeData[7] => memory.DATAB
writeData[7] => memory.DATAB
writeData[7] => memory.DATAB
writeData[7] => memory.DATAB
writeData[7] => memory.DATAB
writeData[7] => memory.DATAB
writeData[7] => memory.DATAB
writeData[7] => memory.DATAB
writeData[7] => memory.DATAB
writeData[7] => memory.DATAB
writeData[7] => memory.DATAB
writeData[7] => memory.DATAB
writeData[7] => memory.DATAB
writeData[7] => memory.DATAB
writeData[7] => memory.DATAB
writeData[7] => memory.DATAB
writeData[7] => memory.DATAB
writeData[7] => memory.DATAB
writeData[7] => memory.DATAB
writeData[7] => memory.DATAB
writeData[7] => memory.DATAB
writeData[7] => memory.DATAB
writeData[7] => memory.DATAB
writeData[7] => memory.DATAB
writeData[7] => memory.DATAB
writeData[7] => memory.DATAB
writeData[8] => _data1.DATAB
writeData[8] => _data2.DATAB
writeData[8] => memory.DATAB
writeData[8] => memory.DATAB
writeData[8] => memory.DATAB
writeData[8] => memory.DATAB
writeData[8] => memory.DATAB
writeData[8] => memory.DATAB
writeData[8] => memory.DATAB
writeData[8] => memory.DATAB
writeData[8] => memory.DATAB
writeData[8] => memory.DATAB
writeData[8] => memory.DATAB
writeData[8] => memory.DATAB
writeData[8] => memory.DATAB
writeData[8] => memory.DATAB
writeData[8] => memory.DATAB
writeData[8] => memory.DATAB
writeData[8] => memory.DATAB
writeData[8] => memory.DATAB
writeData[8] => memory.DATAB
writeData[8] => memory.DATAB
writeData[8] => memory.DATAB
writeData[8] => memory.DATAB
writeData[8] => memory.DATAB
writeData[8] => memory.DATAB
writeData[8] => memory.DATAB
writeData[8] => memory.DATAB
writeData[8] => memory.DATAB
writeData[8] => memory.DATAB
writeData[8] => memory.DATAB
writeData[8] => memory.DATAB
writeData[8] => memory.DATAB
writeData[8] => memory.DATAB
writeData[9] => _data1.DATAB
writeData[9] => _data2.DATAB
writeData[9] => memory.DATAB
writeData[9] => memory.DATAB
writeData[9] => memory.DATAB
writeData[9] => memory.DATAB
writeData[9] => memory.DATAB
writeData[9] => memory.DATAB
writeData[9] => memory.DATAB
writeData[9] => memory.DATAB
writeData[9] => memory.DATAB
writeData[9] => memory.DATAB
writeData[9] => memory.DATAB
writeData[9] => memory.DATAB
writeData[9] => memory.DATAB
writeData[9] => memory.DATAB
writeData[9] => memory.DATAB
writeData[9] => memory.DATAB
writeData[9] => memory.DATAB
writeData[9] => memory.DATAB
writeData[9] => memory.DATAB
writeData[9] => memory.DATAB
writeData[9] => memory.DATAB
writeData[9] => memory.DATAB
writeData[9] => memory.DATAB
writeData[9] => memory.DATAB
writeData[9] => memory.DATAB
writeData[9] => memory.DATAB
writeData[9] => memory.DATAB
writeData[9] => memory.DATAB
writeData[9] => memory.DATAB
writeData[9] => memory.DATAB
writeData[9] => memory.DATAB
writeData[9] => memory.DATAB
writeData[10] => _data1.DATAB
writeData[10] => _data2.DATAB
writeData[10] => memory.DATAB
writeData[10] => memory.DATAB
writeData[10] => memory.DATAB
writeData[10] => memory.DATAB
writeData[10] => memory.DATAB
writeData[10] => memory.DATAB
writeData[10] => memory.DATAB
writeData[10] => memory.DATAB
writeData[10] => memory.DATAB
writeData[10] => memory.DATAB
writeData[10] => memory.DATAB
writeData[10] => memory.DATAB
writeData[10] => memory.DATAB
writeData[10] => memory.DATAB
writeData[10] => memory.DATAB
writeData[10] => memory.DATAB
writeData[10] => memory.DATAB
writeData[10] => memory.DATAB
writeData[10] => memory.DATAB
writeData[10] => memory.DATAB
writeData[10] => memory.DATAB
writeData[10] => memory.DATAB
writeData[10] => memory.DATAB
writeData[10] => memory.DATAB
writeData[10] => memory.DATAB
writeData[10] => memory.DATAB
writeData[10] => memory.DATAB
writeData[10] => memory.DATAB
writeData[10] => memory.DATAB
writeData[10] => memory.DATAB
writeData[10] => memory.DATAB
writeData[10] => memory.DATAB
writeData[11] => _data1.DATAB
writeData[11] => _data2.DATAB
writeData[11] => memory.DATAB
writeData[11] => memory.DATAB
writeData[11] => memory.DATAB
writeData[11] => memory.DATAB
writeData[11] => memory.DATAB
writeData[11] => memory.DATAB
writeData[11] => memory.DATAB
writeData[11] => memory.DATAB
writeData[11] => memory.DATAB
writeData[11] => memory.DATAB
writeData[11] => memory.DATAB
writeData[11] => memory.DATAB
writeData[11] => memory.DATAB
writeData[11] => memory.DATAB
writeData[11] => memory.DATAB
writeData[11] => memory.DATAB
writeData[11] => memory.DATAB
writeData[11] => memory.DATAB
writeData[11] => memory.DATAB
writeData[11] => memory.DATAB
writeData[11] => memory.DATAB
writeData[11] => memory.DATAB
writeData[11] => memory.DATAB
writeData[11] => memory.DATAB
writeData[11] => memory.DATAB
writeData[11] => memory.DATAB
writeData[11] => memory.DATAB
writeData[11] => memory.DATAB
writeData[11] => memory.DATAB
writeData[11] => memory.DATAB
writeData[11] => memory.DATAB
writeData[11] => memory.DATAB
writeData[12] => _data1.DATAB
writeData[12] => _data2.DATAB
writeData[12] => memory.DATAB
writeData[12] => memory.DATAB
writeData[12] => memory.DATAB
writeData[12] => memory.DATAB
writeData[12] => memory.DATAB
writeData[12] => memory.DATAB
writeData[12] => memory.DATAB
writeData[12] => memory.DATAB
writeData[12] => memory.DATAB
writeData[12] => memory.DATAB
writeData[12] => memory.DATAB
writeData[12] => memory.DATAB
writeData[12] => memory.DATAB
writeData[12] => memory.DATAB
writeData[12] => memory.DATAB
writeData[12] => memory.DATAB
writeData[12] => memory.DATAB
writeData[12] => memory.DATAB
writeData[12] => memory.DATAB
writeData[12] => memory.DATAB
writeData[12] => memory.DATAB
writeData[12] => memory.DATAB
writeData[12] => memory.DATAB
writeData[12] => memory.DATAB
writeData[12] => memory.DATAB
writeData[12] => memory.DATAB
writeData[12] => memory.DATAB
writeData[12] => memory.DATAB
writeData[12] => memory.DATAB
writeData[12] => memory.DATAB
writeData[12] => memory.DATAB
writeData[12] => memory.DATAB
writeData[13] => _data1.DATAB
writeData[13] => _data2.DATAB
writeData[13] => memory.DATAB
writeData[13] => memory.DATAB
writeData[13] => memory.DATAB
writeData[13] => memory.DATAB
writeData[13] => memory.DATAB
writeData[13] => memory.DATAB
writeData[13] => memory.DATAB
writeData[13] => memory.DATAB
writeData[13] => memory.DATAB
writeData[13] => memory.DATAB
writeData[13] => memory.DATAB
writeData[13] => memory.DATAB
writeData[13] => memory.DATAB
writeData[13] => memory.DATAB
writeData[13] => memory.DATAB
writeData[13] => memory.DATAB
writeData[13] => memory.DATAB
writeData[13] => memory.DATAB
writeData[13] => memory.DATAB
writeData[13] => memory.DATAB
writeData[13] => memory.DATAB
writeData[13] => memory.DATAB
writeData[13] => memory.DATAB
writeData[13] => memory.DATAB
writeData[13] => memory.DATAB
writeData[13] => memory.DATAB
writeData[13] => memory.DATAB
writeData[13] => memory.DATAB
writeData[13] => memory.DATAB
writeData[13] => memory.DATAB
writeData[13] => memory.DATAB
writeData[13] => memory.DATAB
writeData[14] => _data1.DATAB
writeData[14] => _data2.DATAB
writeData[14] => memory.DATAB
writeData[14] => memory.DATAB
writeData[14] => memory.DATAB
writeData[14] => memory.DATAB
writeData[14] => memory.DATAB
writeData[14] => memory.DATAB
writeData[14] => memory.DATAB
writeData[14] => memory.DATAB
writeData[14] => memory.DATAB
writeData[14] => memory.DATAB
writeData[14] => memory.DATAB
writeData[14] => memory.DATAB
writeData[14] => memory.DATAB
writeData[14] => memory.DATAB
writeData[14] => memory.DATAB
writeData[14] => memory.DATAB
writeData[14] => memory.DATAB
writeData[14] => memory.DATAB
writeData[14] => memory.DATAB
writeData[14] => memory.DATAB
writeData[14] => memory.DATAB
writeData[14] => memory.DATAB
writeData[14] => memory.DATAB
writeData[14] => memory.DATAB
writeData[14] => memory.DATAB
writeData[14] => memory.DATAB
writeData[14] => memory.DATAB
writeData[14] => memory.DATAB
writeData[14] => memory.DATAB
writeData[14] => memory.DATAB
writeData[14] => memory.DATAB
writeData[14] => memory.DATAB
writeData[15] => _data1.DATAB
writeData[15] => _data2.DATAB
writeData[15] => memory.DATAB
writeData[15] => memory.DATAB
writeData[15] => memory.DATAB
writeData[15] => memory.DATAB
writeData[15] => memory.DATAB
writeData[15] => memory.DATAB
writeData[15] => memory.DATAB
writeData[15] => memory.DATAB
writeData[15] => memory.DATAB
writeData[15] => memory.DATAB
writeData[15] => memory.DATAB
writeData[15] => memory.DATAB
writeData[15] => memory.DATAB
writeData[15] => memory.DATAB
writeData[15] => memory.DATAB
writeData[15] => memory.DATAB
writeData[15] => memory.DATAB
writeData[15] => memory.DATAB
writeData[15] => memory.DATAB
writeData[15] => memory.DATAB
writeData[15] => memory.DATAB
writeData[15] => memory.DATAB
writeData[15] => memory.DATAB
writeData[15] => memory.DATAB
writeData[15] => memory.DATAB
writeData[15] => memory.DATAB
writeData[15] => memory.DATAB
writeData[15] => memory.DATAB
writeData[15] => memory.DATAB
writeData[15] => memory.DATAB
writeData[15] => memory.DATAB
writeData[15] => memory.DATAB
writeData[16] => _data1.DATAB
writeData[16] => _data2.DATAB
writeData[16] => memory.DATAB
writeData[16] => memory.DATAB
writeData[16] => memory.DATAB
writeData[16] => memory.DATAB
writeData[16] => memory.DATAB
writeData[16] => memory.DATAB
writeData[16] => memory.DATAB
writeData[16] => memory.DATAB
writeData[16] => memory.DATAB
writeData[16] => memory.DATAB
writeData[16] => memory.DATAB
writeData[16] => memory.DATAB
writeData[16] => memory.DATAB
writeData[16] => memory.DATAB
writeData[16] => memory.DATAB
writeData[16] => memory.DATAB
writeData[16] => memory.DATAB
writeData[16] => memory.DATAB
writeData[16] => memory.DATAB
writeData[16] => memory.DATAB
writeData[16] => memory.DATAB
writeData[16] => memory.DATAB
writeData[16] => memory.DATAB
writeData[16] => memory.DATAB
writeData[16] => memory.DATAB
writeData[16] => memory.DATAB
writeData[16] => memory.DATAB
writeData[16] => memory.DATAB
writeData[16] => memory.DATAB
writeData[16] => memory.DATAB
writeData[16] => memory.DATAB
writeData[16] => memory.DATAB
writeData[17] => _data1.DATAB
writeData[17] => _data2.DATAB
writeData[17] => memory.DATAB
writeData[17] => memory.DATAB
writeData[17] => memory.DATAB
writeData[17] => memory.DATAB
writeData[17] => memory.DATAB
writeData[17] => memory.DATAB
writeData[17] => memory.DATAB
writeData[17] => memory.DATAB
writeData[17] => memory.DATAB
writeData[17] => memory.DATAB
writeData[17] => memory.DATAB
writeData[17] => memory.DATAB
writeData[17] => memory.DATAB
writeData[17] => memory.DATAB
writeData[17] => memory.DATAB
writeData[17] => memory.DATAB
writeData[17] => memory.DATAB
writeData[17] => memory.DATAB
writeData[17] => memory.DATAB
writeData[17] => memory.DATAB
writeData[17] => memory.DATAB
writeData[17] => memory.DATAB
writeData[17] => memory.DATAB
writeData[17] => memory.DATAB
writeData[17] => memory.DATAB
writeData[17] => memory.DATAB
writeData[17] => memory.DATAB
writeData[17] => memory.DATAB
writeData[17] => memory.DATAB
writeData[17] => memory.DATAB
writeData[17] => memory.DATAB
writeData[17] => memory.DATAB
writeData[18] => _data1.DATAB
writeData[18] => _data2.DATAB
writeData[18] => memory.DATAB
writeData[18] => memory.DATAB
writeData[18] => memory.DATAB
writeData[18] => memory.DATAB
writeData[18] => memory.DATAB
writeData[18] => memory.DATAB
writeData[18] => memory.DATAB
writeData[18] => memory.DATAB
writeData[18] => memory.DATAB
writeData[18] => memory.DATAB
writeData[18] => memory.DATAB
writeData[18] => memory.DATAB
writeData[18] => memory.DATAB
writeData[18] => memory.DATAB
writeData[18] => memory.DATAB
writeData[18] => memory.DATAB
writeData[18] => memory.DATAB
writeData[18] => memory.DATAB
writeData[18] => memory.DATAB
writeData[18] => memory.DATAB
writeData[18] => memory.DATAB
writeData[18] => memory.DATAB
writeData[18] => memory.DATAB
writeData[18] => memory.DATAB
writeData[18] => memory.DATAB
writeData[18] => memory.DATAB
writeData[18] => memory.DATAB
writeData[18] => memory.DATAB
writeData[18] => memory.DATAB
writeData[18] => memory.DATAB
writeData[18] => memory.DATAB
writeData[18] => memory.DATAB
writeData[19] => _data1.DATAB
writeData[19] => _data2.DATAB
writeData[19] => memory.DATAB
writeData[19] => memory.DATAB
writeData[19] => memory.DATAB
writeData[19] => memory.DATAB
writeData[19] => memory.DATAB
writeData[19] => memory.DATAB
writeData[19] => memory.DATAB
writeData[19] => memory.DATAB
writeData[19] => memory.DATAB
writeData[19] => memory.DATAB
writeData[19] => memory.DATAB
writeData[19] => memory.DATAB
writeData[19] => memory.DATAB
writeData[19] => memory.DATAB
writeData[19] => memory.DATAB
writeData[19] => memory.DATAB
writeData[19] => memory.DATAB
writeData[19] => memory.DATAB
writeData[19] => memory.DATAB
writeData[19] => memory.DATAB
writeData[19] => memory.DATAB
writeData[19] => memory.DATAB
writeData[19] => memory.DATAB
writeData[19] => memory.DATAB
writeData[19] => memory.DATAB
writeData[19] => memory.DATAB
writeData[19] => memory.DATAB
writeData[19] => memory.DATAB
writeData[19] => memory.DATAB
writeData[19] => memory.DATAB
writeData[19] => memory.DATAB
writeData[19] => memory.DATAB
writeData[20] => _data1.DATAB
writeData[20] => _data2.DATAB
writeData[20] => memory.DATAB
writeData[20] => memory.DATAB
writeData[20] => memory.DATAB
writeData[20] => memory.DATAB
writeData[20] => memory.DATAB
writeData[20] => memory.DATAB
writeData[20] => memory.DATAB
writeData[20] => memory.DATAB
writeData[20] => memory.DATAB
writeData[20] => memory.DATAB
writeData[20] => memory.DATAB
writeData[20] => memory.DATAB
writeData[20] => memory.DATAB
writeData[20] => memory.DATAB
writeData[20] => memory.DATAB
writeData[20] => memory.DATAB
writeData[20] => memory.DATAB
writeData[20] => memory.DATAB
writeData[20] => memory.DATAB
writeData[20] => memory.DATAB
writeData[20] => memory.DATAB
writeData[20] => memory.DATAB
writeData[20] => memory.DATAB
writeData[20] => memory.DATAB
writeData[20] => memory.DATAB
writeData[20] => memory.DATAB
writeData[20] => memory.DATAB
writeData[20] => memory.DATAB
writeData[20] => memory.DATAB
writeData[20] => memory.DATAB
writeData[20] => memory.DATAB
writeData[20] => memory.DATAB
writeData[21] => _data1.DATAB
writeData[21] => _data2.DATAB
writeData[21] => memory.DATAB
writeData[21] => memory.DATAB
writeData[21] => memory.DATAB
writeData[21] => memory.DATAB
writeData[21] => memory.DATAB
writeData[21] => memory.DATAB
writeData[21] => memory.DATAB
writeData[21] => memory.DATAB
writeData[21] => memory.DATAB
writeData[21] => memory.DATAB
writeData[21] => memory.DATAB
writeData[21] => memory.DATAB
writeData[21] => memory.DATAB
writeData[21] => memory.DATAB
writeData[21] => memory.DATAB
writeData[21] => memory.DATAB
writeData[21] => memory.DATAB
writeData[21] => memory.DATAB
writeData[21] => memory.DATAB
writeData[21] => memory.DATAB
writeData[21] => memory.DATAB
writeData[21] => memory.DATAB
writeData[21] => memory.DATAB
writeData[21] => memory.DATAB
writeData[21] => memory.DATAB
writeData[21] => memory.DATAB
writeData[21] => memory.DATAB
writeData[21] => memory.DATAB
writeData[21] => memory.DATAB
writeData[21] => memory.DATAB
writeData[21] => memory.DATAB
writeData[21] => memory.DATAB
writeData[22] => _data1.DATAB
writeData[22] => _data2.DATAB
writeData[22] => memory.DATAB
writeData[22] => memory.DATAB
writeData[22] => memory.DATAB
writeData[22] => memory.DATAB
writeData[22] => memory.DATAB
writeData[22] => memory.DATAB
writeData[22] => memory.DATAB
writeData[22] => memory.DATAB
writeData[22] => memory.DATAB
writeData[22] => memory.DATAB
writeData[22] => memory.DATAB
writeData[22] => memory.DATAB
writeData[22] => memory.DATAB
writeData[22] => memory.DATAB
writeData[22] => memory.DATAB
writeData[22] => memory.DATAB
writeData[22] => memory.DATAB
writeData[22] => memory.DATAB
writeData[22] => memory.DATAB
writeData[22] => memory.DATAB
writeData[22] => memory.DATAB
writeData[22] => memory.DATAB
writeData[22] => memory.DATAB
writeData[22] => memory.DATAB
writeData[22] => memory.DATAB
writeData[22] => memory.DATAB
writeData[22] => memory.DATAB
writeData[22] => memory.DATAB
writeData[22] => memory.DATAB
writeData[22] => memory.DATAB
writeData[22] => memory.DATAB
writeData[22] => memory.DATAB
writeData[23] => _data1.DATAB
writeData[23] => _data2.DATAB
writeData[23] => memory.DATAB
writeData[23] => memory.DATAB
writeData[23] => memory.DATAB
writeData[23] => memory.DATAB
writeData[23] => memory.DATAB
writeData[23] => memory.DATAB
writeData[23] => memory.DATAB
writeData[23] => memory.DATAB
writeData[23] => memory.DATAB
writeData[23] => memory.DATAB
writeData[23] => memory.DATAB
writeData[23] => memory.DATAB
writeData[23] => memory.DATAB
writeData[23] => memory.DATAB
writeData[23] => memory.DATAB
writeData[23] => memory.DATAB
writeData[23] => memory.DATAB
writeData[23] => memory.DATAB
writeData[23] => memory.DATAB
writeData[23] => memory.DATAB
writeData[23] => memory.DATAB
writeData[23] => memory.DATAB
writeData[23] => memory.DATAB
writeData[23] => memory.DATAB
writeData[23] => memory.DATAB
writeData[23] => memory.DATAB
writeData[23] => memory.DATAB
writeData[23] => memory.DATAB
writeData[23] => memory.DATAB
writeData[23] => memory.DATAB
writeData[23] => memory.DATAB
writeData[23] => memory.DATAB
writeData[24] => _data1.DATAB
writeData[24] => _data2.DATAB
writeData[24] => memory.DATAB
writeData[24] => memory.DATAB
writeData[24] => memory.DATAB
writeData[24] => memory.DATAB
writeData[24] => memory.DATAB
writeData[24] => memory.DATAB
writeData[24] => memory.DATAB
writeData[24] => memory.DATAB
writeData[24] => memory.DATAB
writeData[24] => memory.DATAB
writeData[24] => memory.DATAB
writeData[24] => memory.DATAB
writeData[24] => memory.DATAB
writeData[24] => memory.DATAB
writeData[24] => memory.DATAB
writeData[24] => memory.DATAB
writeData[24] => memory.DATAB
writeData[24] => memory.DATAB
writeData[24] => memory.DATAB
writeData[24] => memory.DATAB
writeData[24] => memory.DATAB
writeData[24] => memory.DATAB
writeData[24] => memory.DATAB
writeData[24] => memory.DATAB
writeData[24] => memory.DATAB
writeData[24] => memory.DATAB
writeData[24] => memory.DATAB
writeData[24] => memory.DATAB
writeData[24] => memory.DATAB
writeData[24] => memory.DATAB
writeData[24] => memory.DATAB
writeData[24] => memory.DATAB
writeData[25] => _data1.DATAB
writeData[25] => _data2.DATAB
writeData[25] => memory.DATAB
writeData[25] => memory.DATAB
writeData[25] => memory.DATAB
writeData[25] => memory.DATAB
writeData[25] => memory.DATAB
writeData[25] => memory.DATAB
writeData[25] => memory.DATAB
writeData[25] => memory.DATAB
writeData[25] => memory.DATAB
writeData[25] => memory.DATAB
writeData[25] => memory.DATAB
writeData[25] => memory.DATAB
writeData[25] => memory.DATAB
writeData[25] => memory.DATAB
writeData[25] => memory.DATAB
writeData[25] => memory.DATAB
writeData[25] => memory.DATAB
writeData[25] => memory.DATAB
writeData[25] => memory.DATAB
writeData[25] => memory.DATAB
writeData[25] => memory.DATAB
writeData[25] => memory.DATAB
writeData[25] => memory.DATAB
writeData[25] => memory.DATAB
writeData[25] => memory.DATAB
writeData[25] => memory.DATAB
writeData[25] => memory.DATAB
writeData[25] => memory.DATAB
writeData[25] => memory.DATAB
writeData[25] => memory.DATAB
writeData[25] => memory.DATAB
writeData[25] => memory.DATAB
writeData[26] => _data1.DATAB
writeData[26] => _data2.DATAB
writeData[26] => memory.DATAB
writeData[26] => memory.DATAB
writeData[26] => memory.DATAB
writeData[26] => memory.DATAB
writeData[26] => memory.DATAB
writeData[26] => memory.DATAB
writeData[26] => memory.DATAB
writeData[26] => memory.DATAB
writeData[26] => memory.DATAB
writeData[26] => memory.DATAB
writeData[26] => memory.DATAB
writeData[26] => memory.DATAB
writeData[26] => memory.DATAB
writeData[26] => memory.DATAB
writeData[26] => memory.DATAB
writeData[26] => memory.DATAB
writeData[26] => memory.DATAB
writeData[26] => memory.DATAB
writeData[26] => memory.DATAB
writeData[26] => memory.DATAB
writeData[26] => memory.DATAB
writeData[26] => memory.DATAB
writeData[26] => memory.DATAB
writeData[26] => memory.DATAB
writeData[26] => memory.DATAB
writeData[26] => memory.DATAB
writeData[26] => memory.DATAB
writeData[26] => memory.DATAB
writeData[26] => memory.DATAB
writeData[26] => memory.DATAB
writeData[26] => memory.DATAB
writeData[26] => memory.DATAB
writeData[27] => _data1.DATAB
writeData[27] => _data2.DATAB
writeData[27] => memory.DATAB
writeData[27] => memory.DATAB
writeData[27] => memory.DATAB
writeData[27] => memory.DATAB
writeData[27] => memory.DATAB
writeData[27] => memory.DATAB
writeData[27] => memory.DATAB
writeData[27] => memory.DATAB
writeData[27] => memory.DATAB
writeData[27] => memory.DATAB
writeData[27] => memory.DATAB
writeData[27] => memory.DATAB
writeData[27] => memory.DATAB
writeData[27] => memory.DATAB
writeData[27] => memory.DATAB
writeData[27] => memory.DATAB
writeData[27] => memory.DATAB
writeData[27] => memory.DATAB
writeData[27] => memory.DATAB
writeData[27] => memory.DATAB
writeData[27] => memory.DATAB
writeData[27] => memory.DATAB
writeData[27] => memory.DATAB
writeData[27] => memory.DATAB
writeData[27] => memory.DATAB
writeData[27] => memory.DATAB
writeData[27] => memory.DATAB
writeData[27] => memory.DATAB
writeData[27] => memory.DATAB
writeData[27] => memory.DATAB
writeData[27] => memory.DATAB
writeData[27] => memory.DATAB
writeData[28] => _data1.DATAB
writeData[28] => _data2.DATAB
writeData[28] => memory.DATAB
writeData[28] => memory.DATAB
writeData[28] => memory.DATAB
writeData[28] => memory.DATAB
writeData[28] => memory.DATAB
writeData[28] => memory.DATAB
writeData[28] => memory.DATAB
writeData[28] => memory.DATAB
writeData[28] => memory.DATAB
writeData[28] => memory.DATAB
writeData[28] => memory.DATAB
writeData[28] => memory.DATAB
writeData[28] => memory.DATAB
writeData[28] => memory.DATAB
writeData[28] => memory.DATAB
writeData[28] => memory.DATAB
writeData[28] => memory.DATAB
writeData[28] => memory.DATAB
writeData[28] => memory.DATAB
writeData[28] => memory.DATAB
writeData[28] => memory.DATAB
writeData[28] => memory.DATAB
writeData[28] => memory.DATAB
writeData[28] => memory.DATAB
writeData[28] => memory.DATAB
writeData[28] => memory.DATAB
writeData[28] => memory.DATAB
writeData[28] => memory.DATAB
writeData[28] => memory.DATAB
writeData[28] => memory.DATAB
writeData[28] => memory.DATAB
writeData[28] => memory.DATAB
writeData[29] => _data1.DATAB
writeData[29] => _data2.DATAB
writeData[29] => memory.DATAB
writeData[29] => memory.DATAB
writeData[29] => memory.DATAB
writeData[29] => memory.DATAB
writeData[29] => memory.DATAB
writeData[29] => memory.DATAB
writeData[29] => memory.DATAB
writeData[29] => memory.DATAB
writeData[29] => memory.DATAB
writeData[29] => memory.DATAB
writeData[29] => memory.DATAB
writeData[29] => memory.DATAB
writeData[29] => memory.DATAB
writeData[29] => memory.DATAB
writeData[29] => memory.DATAB
writeData[29] => memory.DATAB
writeData[29] => memory.DATAB
writeData[29] => memory.DATAB
writeData[29] => memory.DATAB
writeData[29] => memory.DATAB
writeData[29] => memory.DATAB
writeData[29] => memory.DATAB
writeData[29] => memory.DATAB
writeData[29] => memory.DATAB
writeData[29] => memory.DATAB
writeData[29] => memory.DATAB
writeData[29] => memory.DATAB
writeData[29] => memory.DATAB
writeData[29] => memory.DATAB
writeData[29] => memory.DATAB
writeData[29] => memory.DATAB
writeData[29] => memory.DATAB
writeData[30] => _data1.DATAB
writeData[30] => _data2.DATAB
writeData[30] => memory.DATAB
writeData[30] => memory.DATAB
writeData[30] => memory.DATAB
writeData[30] => memory.DATAB
writeData[30] => memory.DATAB
writeData[30] => memory.DATAB
writeData[30] => memory.DATAB
writeData[30] => memory.DATAB
writeData[30] => memory.DATAB
writeData[30] => memory.DATAB
writeData[30] => memory.DATAB
writeData[30] => memory.DATAB
writeData[30] => memory.DATAB
writeData[30] => memory.DATAB
writeData[30] => memory.DATAB
writeData[30] => memory.DATAB
writeData[30] => memory.DATAB
writeData[30] => memory.DATAB
writeData[30] => memory.DATAB
writeData[30] => memory.DATAB
writeData[30] => memory.DATAB
writeData[30] => memory.DATAB
writeData[30] => memory.DATAB
writeData[30] => memory.DATAB
writeData[30] => memory.DATAB
writeData[30] => memory.DATAB
writeData[30] => memory.DATAB
writeData[30] => memory.DATAB
writeData[30] => memory.DATAB
writeData[30] => memory.DATAB
writeData[30] => memory.DATAB
writeData[30] => memory.DATAB
writeData[31] => _data1.DATAB
writeData[31] => _data2.DATAB
writeData[31] => memory.DATAB
writeData[31] => memory.DATAB
writeData[31] => memory.DATAB
writeData[31] => memory.DATAB
writeData[31] => memory.DATAB
writeData[31] => memory.DATAB
writeData[31] => memory.DATAB
writeData[31] => memory.DATAB
writeData[31] => memory.DATAB
writeData[31] => memory.DATAB
writeData[31] => memory.DATAB
writeData[31] => memory.DATAB
writeData[31] => memory.DATAB
writeData[31] => memory.DATAB
writeData[31] => memory.DATAB
writeData[31] => memory.DATAB
writeData[31] => memory.DATAB
writeData[31] => memory.DATAB
writeData[31] => memory.DATAB
writeData[31] => memory.DATAB
writeData[31] => memory.DATAB
writeData[31] => memory.DATAB
writeData[31] => memory.DATAB
writeData[31] => memory.DATAB
writeData[31] => memory.DATAB
writeData[31] => memory.DATAB
writeData[31] => memory.DATAB
writeData[31] => memory.DATAB
writeData[31] => memory.DATAB
writeData[31] => memory.DATAB
writeData[31] => memory.DATAB
writeData[31] => memory.DATAB
readRegister1[0] => Equal1.IN4
readRegister1[0] => Mux0.IN4
readRegister1[0] => Mux1.IN4
readRegister1[0] => Mux2.IN4
readRegister1[0] => Mux3.IN4
readRegister1[0] => Mux4.IN4
readRegister1[0] => Mux5.IN4
readRegister1[0] => Mux6.IN4
readRegister1[0] => Mux7.IN4
readRegister1[0] => Mux8.IN4
readRegister1[0] => Mux9.IN4
readRegister1[0] => Mux10.IN4
readRegister1[0] => Mux11.IN4
readRegister1[0] => Mux12.IN4
readRegister1[0] => Mux13.IN4
readRegister1[0] => Mux14.IN4
readRegister1[0] => Mux15.IN4
readRegister1[0] => Mux16.IN4
readRegister1[0] => Mux17.IN4
readRegister1[0] => Mux18.IN4
readRegister1[0] => Mux19.IN4
readRegister1[0] => Mux20.IN4
readRegister1[0] => Mux21.IN4
readRegister1[0] => Mux22.IN4
readRegister1[0] => Mux23.IN4
readRegister1[0] => Mux24.IN4
readRegister1[0] => Mux25.IN4
readRegister1[0] => Mux26.IN4
readRegister1[0] => Mux27.IN4
readRegister1[0] => Mux28.IN4
readRegister1[0] => Mux29.IN4
readRegister1[0] => Mux30.IN4
readRegister1[0] => Mux31.IN4
readRegister1[0] => Equal0.IN4
readRegister1[1] => Equal1.IN3
readRegister1[1] => Mux0.IN3
readRegister1[1] => Mux1.IN3
readRegister1[1] => Mux2.IN3
readRegister1[1] => Mux3.IN3
readRegister1[1] => Mux4.IN3
readRegister1[1] => Mux5.IN3
readRegister1[1] => Mux6.IN3
readRegister1[1] => Mux7.IN3
readRegister1[1] => Mux8.IN3
readRegister1[1] => Mux9.IN3
readRegister1[1] => Mux10.IN3
readRegister1[1] => Mux11.IN3
readRegister1[1] => Mux12.IN3
readRegister1[1] => Mux13.IN3
readRegister1[1] => Mux14.IN3
readRegister1[1] => Mux15.IN3
readRegister1[1] => Mux16.IN3
readRegister1[1] => Mux17.IN3
readRegister1[1] => Mux18.IN3
readRegister1[1] => Mux19.IN3
readRegister1[1] => Mux20.IN3
readRegister1[1] => Mux21.IN3
readRegister1[1] => Mux22.IN3
readRegister1[1] => Mux23.IN3
readRegister1[1] => Mux24.IN3
readRegister1[1] => Mux25.IN3
readRegister1[1] => Mux26.IN3
readRegister1[1] => Mux27.IN3
readRegister1[1] => Mux28.IN3
readRegister1[1] => Mux29.IN3
readRegister1[1] => Mux30.IN3
readRegister1[1] => Mux31.IN3
readRegister1[1] => Equal0.IN3
readRegister1[2] => Equal1.IN2
readRegister1[2] => Mux0.IN2
readRegister1[2] => Mux1.IN2
readRegister1[2] => Mux2.IN2
readRegister1[2] => Mux3.IN2
readRegister1[2] => Mux4.IN2
readRegister1[2] => Mux5.IN2
readRegister1[2] => Mux6.IN2
readRegister1[2] => Mux7.IN2
readRegister1[2] => Mux8.IN2
readRegister1[2] => Mux9.IN2
readRegister1[2] => Mux10.IN2
readRegister1[2] => Mux11.IN2
readRegister1[2] => Mux12.IN2
readRegister1[2] => Mux13.IN2
readRegister1[2] => Mux14.IN2
readRegister1[2] => Mux15.IN2
readRegister1[2] => Mux16.IN2
readRegister1[2] => Mux17.IN2
readRegister1[2] => Mux18.IN2
readRegister1[2] => Mux19.IN2
readRegister1[2] => Mux20.IN2
readRegister1[2] => Mux21.IN2
readRegister1[2] => Mux22.IN2
readRegister1[2] => Mux23.IN2
readRegister1[2] => Mux24.IN2
readRegister1[2] => Mux25.IN2
readRegister1[2] => Mux26.IN2
readRegister1[2] => Mux27.IN2
readRegister1[2] => Mux28.IN2
readRegister1[2] => Mux29.IN2
readRegister1[2] => Mux30.IN2
readRegister1[2] => Mux31.IN2
readRegister1[2] => Equal0.IN2
readRegister1[3] => Equal1.IN1
readRegister1[3] => Mux0.IN1
readRegister1[3] => Mux1.IN1
readRegister1[3] => Mux2.IN1
readRegister1[3] => Mux3.IN1
readRegister1[3] => Mux4.IN1
readRegister1[3] => Mux5.IN1
readRegister1[3] => Mux6.IN1
readRegister1[3] => Mux7.IN1
readRegister1[3] => Mux8.IN1
readRegister1[3] => Mux9.IN1
readRegister1[3] => Mux10.IN1
readRegister1[3] => Mux11.IN1
readRegister1[3] => Mux12.IN1
readRegister1[3] => Mux13.IN1
readRegister1[3] => Mux14.IN1
readRegister1[3] => Mux15.IN1
readRegister1[3] => Mux16.IN1
readRegister1[3] => Mux17.IN1
readRegister1[3] => Mux18.IN1
readRegister1[3] => Mux19.IN1
readRegister1[3] => Mux20.IN1
readRegister1[3] => Mux21.IN1
readRegister1[3] => Mux22.IN1
readRegister1[3] => Mux23.IN1
readRegister1[3] => Mux24.IN1
readRegister1[3] => Mux25.IN1
readRegister1[3] => Mux26.IN1
readRegister1[3] => Mux27.IN1
readRegister1[3] => Mux28.IN1
readRegister1[3] => Mux29.IN1
readRegister1[3] => Mux30.IN1
readRegister1[3] => Mux31.IN1
readRegister1[3] => Equal0.IN1
readRegister1[4] => Equal1.IN0
readRegister1[4] => Mux0.IN0
readRegister1[4] => Mux1.IN0
readRegister1[4] => Mux2.IN0
readRegister1[4] => Mux3.IN0
readRegister1[4] => Mux4.IN0
readRegister1[4] => Mux5.IN0
readRegister1[4] => Mux6.IN0
readRegister1[4] => Mux7.IN0
readRegister1[4] => Mux8.IN0
readRegister1[4] => Mux9.IN0
readRegister1[4] => Mux10.IN0
readRegister1[4] => Mux11.IN0
readRegister1[4] => Mux12.IN0
readRegister1[4] => Mux13.IN0
readRegister1[4] => Mux14.IN0
readRegister1[4] => Mux15.IN0
readRegister1[4] => Mux16.IN0
readRegister1[4] => Mux17.IN0
readRegister1[4] => Mux18.IN0
readRegister1[4] => Mux19.IN0
readRegister1[4] => Mux20.IN0
readRegister1[4] => Mux21.IN0
readRegister1[4] => Mux22.IN0
readRegister1[4] => Mux23.IN0
readRegister1[4] => Mux24.IN0
readRegister1[4] => Mux25.IN0
readRegister1[4] => Mux26.IN0
readRegister1[4] => Mux27.IN0
readRegister1[4] => Mux28.IN0
readRegister1[4] => Mux29.IN0
readRegister1[4] => Mux30.IN0
readRegister1[4] => Mux31.IN0
readRegister1[4] => Equal0.IN0
readRegister2[0] => Equal3.IN4
readRegister2[0] => Mux32.IN4
readRegister2[0] => Mux33.IN4
readRegister2[0] => Mux34.IN4
readRegister2[0] => Mux35.IN4
readRegister2[0] => Mux36.IN4
readRegister2[0] => Mux37.IN4
readRegister2[0] => Mux38.IN4
readRegister2[0] => Mux39.IN4
readRegister2[0] => Mux40.IN4
readRegister2[0] => Mux41.IN4
readRegister2[0] => Mux42.IN4
readRegister2[0] => Mux43.IN4
readRegister2[0] => Mux44.IN4
readRegister2[0] => Mux45.IN4
readRegister2[0] => Mux46.IN4
readRegister2[0] => Mux47.IN4
readRegister2[0] => Mux48.IN4
readRegister2[0] => Mux49.IN4
readRegister2[0] => Mux50.IN4
readRegister2[0] => Mux51.IN4
readRegister2[0] => Mux52.IN4
readRegister2[0] => Mux53.IN4
readRegister2[0] => Mux54.IN4
readRegister2[0] => Mux55.IN4
readRegister2[0] => Mux56.IN4
readRegister2[0] => Mux57.IN4
readRegister2[0] => Mux58.IN4
readRegister2[0] => Mux59.IN4
readRegister2[0] => Mux60.IN4
readRegister2[0] => Mux61.IN4
readRegister2[0] => Mux62.IN4
readRegister2[0] => Mux63.IN4
readRegister2[0] => Equal2.IN4
readRegister2[1] => Equal3.IN3
readRegister2[1] => Mux32.IN3
readRegister2[1] => Mux33.IN3
readRegister2[1] => Mux34.IN3
readRegister2[1] => Mux35.IN3
readRegister2[1] => Mux36.IN3
readRegister2[1] => Mux37.IN3
readRegister2[1] => Mux38.IN3
readRegister2[1] => Mux39.IN3
readRegister2[1] => Mux40.IN3
readRegister2[1] => Mux41.IN3
readRegister2[1] => Mux42.IN3
readRegister2[1] => Mux43.IN3
readRegister2[1] => Mux44.IN3
readRegister2[1] => Mux45.IN3
readRegister2[1] => Mux46.IN3
readRegister2[1] => Mux47.IN3
readRegister2[1] => Mux48.IN3
readRegister2[1] => Mux49.IN3
readRegister2[1] => Mux50.IN3
readRegister2[1] => Mux51.IN3
readRegister2[1] => Mux52.IN3
readRegister2[1] => Mux53.IN3
readRegister2[1] => Mux54.IN3
readRegister2[1] => Mux55.IN3
readRegister2[1] => Mux56.IN3
readRegister2[1] => Mux57.IN3
readRegister2[1] => Mux58.IN3
readRegister2[1] => Mux59.IN3
readRegister2[1] => Mux60.IN3
readRegister2[1] => Mux61.IN3
readRegister2[1] => Mux62.IN3
readRegister2[1] => Mux63.IN3
readRegister2[1] => Equal2.IN3
readRegister2[2] => Equal3.IN2
readRegister2[2] => Mux32.IN2
readRegister2[2] => Mux33.IN2
readRegister2[2] => Mux34.IN2
readRegister2[2] => Mux35.IN2
readRegister2[2] => Mux36.IN2
readRegister2[2] => Mux37.IN2
readRegister2[2] => Mux38.IN2
readRegister2[2] => Mux39.IN2
readRegister2[2] => Mux40.IN2
readRegister2[2] => Mux41.IN2
readRegister2[2] => Mux42.IN2
readRegister2[2] => Mux43.IN2
readRegister2[2] => Mux44.IN2
readRegister2[2] => Mux45.IN2
readRegister2[2] => Mux46.IN2
readRegister2[2] => Mux47.IN2
readRegister2[2] => Mux48.IN2
readRegister2[2] => Mux49.IN2
readRegister2[2] => Mux50.IN2
readRegister2[2] => Mux51.IN2
readRegister2[2] => Mux52.IN2
readRegister2[2] => Mux53.IN2
readRegister2[2] => Mux54.IN2
readRegister2[2] => Mux55.IN2
readRegister2[2] => Mux56.IN2
readRegister2[2] => Mux57.IN2
readRegister2[2] => Mux58.IN2
readRegister2[2] => Mux59.IN2
readRegister2[2] => Mux60.IN2
readRegister2[2] => Mux61.IN2
readRegister2[2] => Mux62.IN2
readRegister2[2] => Mux63.IN2
readRegister2[2] => Equal2.IN2
readRegister2[3] => Equal3.IN1
readRegister2[3] => Mux32.IN1
readRegister2[3] => Mux33.IN1
readRegister2[3] => Mux34.IN1
readRegister2[3] => Mux35.IN1
readRegister2[3] => Mux36.IN1
readRegister2[3] => Mux37.IN1
readRegister2[3] => Mux38.IN1
readRegister2[3] => Mux39.IN1
readRegister2[3] => Mux40.IN1
readRegister2[3] => Mux41.IN1
readRegister2[3] => Mux42.IN1
readRegister2[3] => Mux43.IN1
readRegister2[3] => Mux44.IN1
readRegister2[3] => Mux45.IN1
readRegister2[3] => Mux46.IN1
readRegister2[3] => Mux47.IN1
readRegister2[3] => Mux48.IN1
readRegister2[3] => Mux49.IN1
readRegister2[3] => Mux50.IN1
readRegister2[3] => Mux51.IN1
readRegister2[3] => Mux52.IN1
readRegister2[3] => Mux53.IN1
readRegister2[3] => Mux54.IN1
readRegister2[3] => Mux55.IN1
readRegister2[3] => Mux56.IN1
readRegister2[3] => Mux57.IN1
readRegister2[3] => Mux58.IN1
readRegister2[3] => Mux59.IN1
readRegister2[3] => Mux60.IN1
readRegister2[3] => Mux61.IN1
readRegister2[3] => Mux62.IN1
readRegister2[3] => Mux63.IN1
readRegister2[3] => Equal2.IN1
readRegister2[4] => Equal3.IN0
readRegister2[4] => Mux32.IN0
readRegister2[4] => Mux33.IN0
readRegister2[4] => Mux34.IN0
readRegister2[4] => Mux35.IN0
readRegister2[4] => Mux36.IN0
readRegister2[4] => Mux37.IN0
readRegister2[4] => Mux38.IN0
readRegister2[4] => Mux39.IN0
readRegister2[4] => Mux40.IN0
readRegister2[4] => Mux41.IN0
readRegister2[4] => Mux42.IN0
readRegister2[4] => Mux43.IN0
readRegister2[4] => Mux44.IN0
readRegister2[4] => Mux45.IN0
readRegister2[4] => Mux46.IN0
readRegister2[4] => Mux47.IN0
readRegister2[4] => Mux48.IN0
readRegister2[4] => Mux49.IN0
readRegister2[4] => Mux50.IN0
readRegister2[4] => Mux51.IN0
readRegister2[4] => Mux52.IN0
readRegister2[4] => Mux53.IN0
readRegister2[4] => Mux54.IN0
readRegister2[4] => Mux55.IN0
readRegister2[4] => Mux56.IN0
readRegister2[4] => Mux57.IN0
readRegister2[4] => Mux58.IN0
readRegister2[4] => Mux59.IN0
readRegister2[4] => Mux60.IN0
readRegister2[4] => Mux61.IN0
readRegister2[4] => Mux62.IN0
readRegister2[4] => Mux63.IN0
readRegister2[4] => Equal2.IN0
writeRegister[0] => Equal1.IN9
writeRegister[0] => Equal3.IN9
writeRegister[0] => Decoder0.IN4
writeRegister[0] => Equal4.IN4
writeRegister[1] => Equal1.IN8
writeRegister[1] => Equal3.IN8
writeRegister[1] => Decoder0.IN3
writeRegister[1] => Equal4.IN3
writeRegister[2] => Equal1.IN7
writeRegister[2] => Equal3.IN7
writeRegister[2] => Decoder0.IN2
writeRegister[2] => Equal4.IN2
writeRegister[3] => Equal1.IN6
writeRegister[3] => Equal3.IN6
writeRegister[3] => Decoder0.IN1
writeRegister[3] => Equal4.IN1
writeRegister[4] => Equal1.IN5
writeRegister[4] => Equal3.IN5
writeRegister[4] => Decoder0.IN0
writeRegister[4] => Equal4.IN0
readData1[0] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData1[1] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData1[2] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData1[3] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData1[4] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData1[5] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData1[6] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData1[7] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData1[8] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData1[9] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData1[10] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData1[11] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData1[12] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData1[13] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData1[14] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData1[15] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData1[16] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData1[17] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData1[18] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData1[19] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData1[20] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData1[21] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData1[22] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData1[23] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData1[24] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData1[25] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData1[26] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData1[27] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData1[28] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData1[29] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData1[30] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData1[31] <= _data1.DB_MAX_OUTPUT_PORT_TYPE
readData2[0] <= _data2.DB_MAX_OUTPUT_PORT_TYPE
readData2[1] <= _data2.DB_MAX_OUTPUT_PORT_TYPE
readData2[2] <= _data2.DB_MAX_OUTPUT_PORT_TYPE
readData2[3] <= _data2.DB_MAX_OUTPUT_PORT_TYPE
readData2[4] <= _data2.DB_MAX_OUTPUT_PORT_TYPE
readData2[5] <= _data2.DB_MAX_OUTPUT_PORT_TYPE
readData2[6] <= _data2.DB_MAX_OUTPUT_PORT_TYPE
readData2[7] <= _data2.DB_MAX_OUTPUT_PORT_TYPE
readData2[8] <= _data2.DB_MAX_OUTPUT_PORT_TYPE
readData2[9] <= _data2.DB_MAX_OUTPUT_PORT_TYPE
readData2[10] <= _data2.DB_MAX_OUTPUT_PORT_TYPE
readData2[11] <= _data2.DB_MAX_OUTPUT_PORT_TYPE
readData2[12] <= _data2.DB_MAX_OUTPUT_PORT_TYPE
readData2[13] <= _data2.DB_MAX_OUTPUT_PORT_TYPE
readData2[14] <= _data2.DB_MAX_OUTPUT_PORT_TYPE
readData2[15] <= _data2.DB_MAX_OUTPUT_PORT_TYPE
readData2[16] <= _data2.DB_MAX_OUTPUT_PORT_TYPE
readData2[17] <= _data2.DB_MAX_OUTPUT_PORT_TYPE
readData2[18] <= _data2.DB_MAX_OUTPUT_PORT_TYPE
readData2[19] <= _data2.DB_MAX_OUTPUT_PORT_TYPE
readData2[20] <= _data2.DB_MAX_OUTPUT_PORT_TYPE
readData2[21] <= _data2.DB_MAX_OUTPUT_PORT_TYPE
readData2[22] <= _data2.DB_MAX_OUTPUT_PORT_TYPE
readData2[23] <= _data2.DB_MAX_OUTPUT_PORT_TYPE
readData2[24] <= _data2.DB_MAX_OUTPUT_PORT_TYPE
readData2[25] <= _data2.DB_MAX_OUTPUT_PORT_TYPE
readData2[26] <= _data2.DB_MAX_OUTPUT_PORT_TYPE
readData2[27] <= _data2.DB_MAX_OUTPUT_PORT_TYPE
readData2[28] <= _data2.DB_MAX_OUTPUT_PORT_TYPE
readData2[29] <= _data2.DB_MAX_OUTPUT_PORT_TYPE
readData2[30] <= _data2.DB_MAX_OUTPUT_PORT_TYPE
readData2[31] <= _data2.DB_MAX_OUTPUT_PORT_TYPE


|topModuleDevice|cpu:cpu|branch_compare:BranchCompare
A[0] => Add0.IN64
A[1] => Add0.IN63
A[2] => Add0.IN62
A[3] => Add0.IN61
A[4] => Add0.IN60
A[5] => Add0.IN59
A[6] => Add0.IN58
A[7] => Add0.IN57
A[8] => Add0.IN56
A[9] => Add0.IN55
A[10] => Add0.IN54
A[11] => Add0.IN53
A[12] => Add0.IN52
A[13] => Add0.IN51
A[14] => Add0.IN50
A[15] => Add0.IN49
A[16] => Add0.IN48
A[17] => Add0.IN47
A[18] => Add0.IN46
A[19] => Add0.IN45
A[20] => Add0.IN44
A[21] => Add0.IN43
A[22] => Add0.IN42
A[23] => Add0.IN41
A[24] => Add0.IN40
A[25] => Add0.IN39
A[26] => Add0.IN38
A[27] => Add0.IN37
A[28] => Add0.IN36
A[29] => Add0.IN35
A[30] => Add0.IN34
A[31] => Add0.IN33
B[0] => Add0.IN32
B[1] => Add0.IN31
B[2] => Add0.IN30
B[3] => Add0.IN29
B[4] => Add0.IN28
B[5] => Add0.IN27
B[6] => Add0.IN26
B[7] => Add0.IN25
B[8] => Add0.IN24
B[9] => Add0.IN23
B[10] => Add0.IN22
B[11] => Add0.IN21
B[12] => Add0.IN20
B[13] => Add0.IN19
B[14] => Add0.IN18
B[15] => Add0.IN17
B[16] => Add0.IN16
B[17] => Add0.IN15
B[18] => Add0.IN14
B[19] => Add0.IN13
B[20] => Add0.IN12
B[21] => Add0.IN11
B[22] => Add0.IN10
B[23] => Add0.IN9
B[24] => Add0.IN8
B[25] => Add0.IN7
B[26] => Add0.IN6
B[27] => Add0.IN5
B[28] => Add0.IN4
B[29] => Add0.IN3
B[30] => Add0.IN2
B[31] => Add0.IN1
branch[0] => Equal1.IN3
branch[0] => Equal2.IN3
branch[1] => Equal1.IN2
branch[1] => Equal2.IN2
selPC <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|topModuleDevice|cpu:cpu|sign_extend:ImmediateExtend
immediate[0] => out[0].DATAIN
immediate[1] => out[1].DATAIN
immediate[2] => out[2].DATAIN
immediate[3] => out[3].DATAIN
immediate[4] => out[4].DATAIN
immediate[5] => out[5].DATAIN
immediate[6] => out[6].DATAIN
immediate[7] => out[7].DATAIN
immediate[8] => out[8].DATAIN
immediate[9] => out[9].DATAIN
immediate[10] => out[10].DATAIN
immediate[11] => out[11].DATAIN
immediate[12] => out[12].DATAIN
immediate[13] => out[13].DATAIN
immediate[14] => out[14].DATAIN
immediate[15] => out[15].DATAIN
immediate[15] => out[31].DATAIN
immediate[15] => out[30].DATAIN
immediate[15] => out[29].DATAIN
immediate[15] => out[28].DATAIN
immediate[15] => out[27].DATAIN
immediate[15] => out[26].DATAIN
immediate[15] => out[25].DATAIN
immediate[15] => out[24].DATAIN
immediate[15] => out[23].DATAIN
immediate[15] => out[22].DATAIN
immediate[15] => out[21].DATAIN
immediate[15] => out[20].DATAIN
immediate[15] => out[19].DATAIN
immediate[15] => out[18].DATAIN
immediate[15] => out[17].DATAIN
immediate[15] => out[16].DATAIN
out[0] <= immediate[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= immediate[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= immediate[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= immediate[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= immediate[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= immediate[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= immediate[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= immediate[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= immediate[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= immediate[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= immediate[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= immediate[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= immediate[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= immediate[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= immediate[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= immediate[15].DB_MAX_OUTPUT_PORT_TYPE


|topModuleDevice|cpu:cpu|shift_2:BranchShift2
in[0] => out[2].DATAIN
in[1] => out[3].DATAIN
in[2] => out[4].DATAIN
in[3] => out[5].DATAIN
in[4] => out[6].DATAIN
in[5] => out[7].DATAIN
in[6] => out[8].DATAIN
in[7] => out[9].DATAIN
in[8] => out[10].DATAIN
in[9] => out[11].DATAIN
in[10] => out[12].DATAIN
in[11] => out[13].DATAIN
in[12] => out[14].DATAIN
in[13] => out[15].DATAIN
in[14] => out[16].DATAIN
in[15] => out[17].DATAIN
in[16] => out[18].DATAIN
in[17] => out[19].DATAIN
in[18] => out[20].DATAIN
in[19] => out[21].DATAIN
in[20] => out[22].DATAIN
in[21] => out[23].DATAIN
in[22] => out[24].DATAIN
in[23] => out[25].DATAIN
in[24] => out[26].DATAIN
in[25] => out[27].DATAIN
in[26] => out[28].DATAIN
in[27] => out[29].DATAIN
in[28] => out[30].DATAIN
in[29] => out[31].DATAIN
in[30] => ~NO_FANOUT~
in[31] => ~NO_FANOUT~
out[0] <= <GND>
out[1] <= <GND>
out[2] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[17].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[18].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[19].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[21].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[22].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[23].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[24].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[25].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[26].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[27].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[28].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[29].DB_MAX_OUTPUT_PORT_TYPE


|topModuleDevice|cpu:cpu|behavioral_adder:BranchPlusPC
A[0] => Add0.IN32
A[1] => Add0.IN31
A[2] => Add0.IN30
A[3] => Add0.IN29
A[4] => Add0.IN28
A[5] => Add0.IN27
A[6] => Add0.IN26
A[7] => Add0.IN25
A[8] => Add0.IN24
A[9] => Add0.IN23
A[10] => Add0.IN22
A[11] => Add0.IN21
A[12] => Add0.IN20
A[13] => Add0.IN19
A[14] => Add0.IN18
A[15] => Add0.IN17
A[16] => Add0.IN16
A[17] => Add0.IN15
A[18] => Add0.IN14
A[19] => Add0.IN13
A[20] => Add0.IN12
A[21] => Add0.IN11
A[22] => Add0.IN10
A[23] => Add0.IN9
A[24] => Add0.IN8
A[25] => Add0.IN7
A[26] => Add0.IN6
A[27] => Add0.IN5
A[28] => Add0.IN4
A[29] => Add0.IN3
A[30] => Add0.IN2
A[31] => Add0.IN1
B[0] => Add0.IN64
B[1] => Add0.IN63
B[2] => Add0.IN62
B[3] => Add0.IN61
B[4] => Add0.IN60
B[5] => Add0.IN59
B[6] => Add0.IN58
B[7] => Add0.IN57
B[8] => Add0.IN56
B[9] => Add0.IN55
B[10] => Add0.IN54
B[11] => Add0.IN53
B[12] => Add0.IN52
B[13] => Add0.IN51
B[14] => Add0.IN50
B[15] => Add0.IN49
B[16] => Add0.IN48
B[17] => Add0.IN47
B[18] => Add0.IN46
B[19] => Add0.IN45
B[20] => Add0.IN44
B[21] => Add0.IN43
B[22] => Add0.IN42
B[23] => Add0.IN41
B[24] => Add0.IN40
B[25] => Add0.IN39
B[26] => Add0.IN38
B[27] => Add0.IN37
B[28] => Add0.IN36
B[29] => Add0.IN35
B[30] => Add0.IN34
B[31] => Add0.IN33
Result[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|topModuleDevice|cpu:cpu|id_ex:IDEX
clock => aluSrcRegister~reg0.CLK
clock => regDstRegister~reg0.CLK
clock => aluOpRegister[0]~reg0.CLK
clock => aluOpRegister[1]~reg0.CLK
clock => aluOpRegister[2]~reg0.CLK
clock => aluOpRegister[3]~reg0.CLK
clock => aluOpRegister[4]~reg0.CLK
clock => immediateRegister[0]~reg0.CLK
clock => immediateRegister[1]~reg0.CLK
clock => immediateRegister[2]~reg0.CLK
clock => immediateRegister[3]~reg0.CLK
clock => immediateRegister[4]~reg0.CLK
clock => immediateRegister[5]~reg0.CLK
clock => immediateRegister[6]~reg0.CLK
clock => immediateRegister[7]~reg0.CLK
clock => immediateRegister[8]~reg0.CLK
clock => immediateRegister[9]~reg0.CLK
clock => immediateRegister[10]~reg0.CLK
clock => immediateRegister[11]~reg0.CLK
clock => immediateRegister[12]~reg0.CLK
clock => immediateRegister[13]~reg0.CLK
clock => immediateRegister[14]~reg0.CLK
clock => immediateRegister[15]~reg0.CLK
clock => immediateRegister[16]~reg0.CLK
clock => immediateRegister[17]~reg0.CLK
clock => immediateRegister[18]~reg0.CLK
clock => immediateRegister[19]~reg0.CLK
clock => immediateRegister[20]~reg0.CLK
clock => immediateRegister[21]~reg0.CLK
clock => immediateRegister[22]~reg0.CLK
clock => immediateRegister[23]~reg0.CLK
clock => immediateRegister[24]~reg0.CLK
clock => immediateRegister[25]~reg0.CLK
clock => immediateRegister[26]~reg0.CLK
clock => immediateRegister[27]~reg0.CLK
clock => immediateRegister[28]~reg0.CLK
clock => immediateRegister[29]~reg0.CLK
clock => immediateRegister[30]~reg0.CLK
clock => immediateRegister[31]~reg0.CLK
clock => data2Register[0]~reg0.CLK
clock => data2Register[1]~reg0.CLK
clock => data2Register[2]~reg0.CLK
clock => data2Register[3]~reg0.CLK
clock => data2Register[4]~reg0.CLK
clock => data2Register[5]~reg0.CLK
clock => data2Register[6]~reg0.CLK
clock => data2Register[7]~reg0.CLK
clock => data2Register[8]~reg0.CLK
clock => data2Register[9]~reg0.CLK
clock => data2Register[10]~reg0.CLK
clock => data2Register[11]~reg0.CLK
clock => data2Register[12]~reg0.CLK
clock => data2Register[13]~reg0.CLK
clock => data2Register[14]~reg0.CLK
clock => data2Register[15]~reg0.CLK
clock => data2Register[16]~reg0.CLK
clock => data2Register[17]~reg0.CLK
clock => data2Register[18]~reg0.CLK
clock => data2Register[19]~reg0.CLK
clock => data2Register[20]~reg0.CLK
clock => data2Register[21]~reg0.CLK
clock => data2Register[22]~reg0.CLK
clock => data2Register[23]~reg0.CLK
clock => data2Register[24]~reg0.CLK
clock => data2Register[25]~reg0.CLK
clock => data2Register[26]~reg0.CLK
clock => data2Register[27]~reg0.CLK
clock => data2Register[28]~reg0.CLK
clock => data2Register[29]~reg0.CLK
clock => data2Register[30]~reg0.CLK
clock => data2Register[31]~reg0.CLK
clock => data1Register[0]~reg0.CLK
clock => data1Register[1]~reg0.CLK
clock => data1Register[2]~reg0.CLK
clock => data1Register[3]~reg0.CLK
clock => data1Register[4]~reg0.CLK
clock => data1Register[5]~reg0.CLK
clock => data1Register[6]~reg0.CLK
clock => data1Register[7]~reg0.CLK
clock => data1Register[8]~reg0.CLK
clock => data1Register[9]~reg0.CLK
clock => data1Register[10]~reg0.CLK
clock => data1Register[11]~reg0.CLK
clock => data1Register[12]~reg0.CLK
clock => data1Register[13]~reg0.CLK
clock => data1Register[14]~reg0.CLK
clock => data1Register[15]~reg0.CLK
clock => data1Register[16]~reg0.CLK
clock => data1Register[17]~reg0.CLK
clock => data1Register[18]~reg0.CLK
clock => data1Register[19]~reg0.CLK
clock => data1Register[20]~reg0.CLK
clock => data1Register[21]~reg0.CLK
clock => data1Register[22]~reg0.CLK
clock => data1Register[23]~reg0.CLK
clock => data1Register[24]~reg0.CLK
clock => data1Register[25]~reg0.CLK
clock => data1Register[26]~reg0.CLK
clock => data1Register[27]~reg0.CLK
clock => data1Register[28]~reg0.CLK
clock => data1Register[29]~reg0.CLK
clock => data1Register[30]~reg0.CLK
clock => data1Register[31]~reg0.CLK
clock => pcPlus4Register[0]~reg0.CLK
clock => pcPlus4Register[1]~reg0.CLK
clock => pcPlus4Register[2]~reg0.CLK
clock => pcPlus4Register[3]~reg0.CLK
clock => pcPlus4Register[4]~reg0.CLK
clock => pcPlus4Register[5]~reg0.CLK
clock => pcPlus4Register[6]~reg0.CLK
clock => pcPlus4Register[7]~reg0.CLK
clock => pcPlus4Register[8]~reg0.CLK
clock => pcPlus4Register[9]~reg0.CLK
clock => pcPlus4Register[10]~reg0.CLK
clock => pcPlus4Register[11]~reg0.CLK
clock => pcPlus4Register[12]~reg0.CLK
clock => pcPlus4Register[13]~reg0.CLK
clock => pcPlus4Register[14]~reg0.CLK
clock => pcPlus4Register[15]~reg0.CLK
clock => pcPlus4Register[16]~reg0.CLK
clock => pcPlus4Register[17]~reg0.CLK
clock => pcPlus4Register[18]~reg0.CLK
clock => pcPlus4Register[19]~reg0.CLK
clock => pcPlus4Register[20]~reg0.CLK
clock => pcPlus4Register[21]~reg0.CLK
clock => pcPlus4Register[22]~reg0.CLK
clock => pcPlus4Register[23]~reg0.CLK
clock => pcPlus4Register[24]~reg0.CLK
clock => pcPlus4Register[25]~reg0.CLK
clock => pcPlus4Register[26]~reg0.CLK
clock => pcPlus4Register[27]~reg0.CLK
clock => pcPlus4Register[28]~reg0.CLK
clock => pcPlus4Register[29]~reg0.CLK
clock => pcPlus4Register[30]~reg0.CLK
clock => pcPlus4Register[31]~reg0.CLK
clock => rdRegister[0]~reg0.CLK
clock => rdRegister[1]~reg0.CLK
clock => rdRegister[2]~reg0.CLK
clock => rdRegister[3]~reg0.CLK
clock => rdRegister[4]~reg0.CLK
clock => rtRegister[0]~reg0.CLK
clock => rtRegister[1]~reg0.CLK
clock => rtRegister[2]~reg0.CLK
clock => rtRegister[3]~reg0.CLK
clock => rtRegister[4]~reg0.CLK
clock => rsRegister[0]~reg0.CLK
clock => rsRegister[1]~reg0.CLK
clock => rsRegister[2]~reg0.CLK
clock => rsRegister[3]~reg0.CLK
clock => rsRegister[4]~reg0.CLK
clock => memWriteRegister~reg0.CLK
clock => memReadRegister~reg0.CLK
clock => regWriteRegister~reg0.CLK
clock => memToRegRegister~reg0.CLK
reset => always0.IN0
flush => always0.IN1
aluOp[0] => aluOpRegister.DATAA
aluOp[1] => aluOpRegister.DATAA
aluOp[2] => aluOpRegister.DATAA
aluOp[3] => aluOpRegister.DATAA
aluOp[4] => aluOpRegister.DATAA
regDst => regDstRegister.DATAA
aluSrc => aluSrcRegister.DATAA
memRead => memReadRegister.DATAA
memWrite => memWriteRegister.DATAA
memToReg => memToRegRegister.DATAA
regWrite => regWriteRegister.DATAA
rs[0] => rsRegister.DATAA
rs[1] => rsRegister.DATAA
rs[2] => rsRegister.DATAA
rs[3] => rsRegister.DATAA
rs[4] => rsRegister.DATAA
rt[0] => rtRegister.DATAA
rt[1] => rtRegister.DATAA
rt[2] => rtRegister.DATAA
rt[3] => rtRegister.DATAA
rt[4] => rtRegister.DATAA
rd[0] => rdRegister.DATAA
rd[1] => rdRegister.DATAA
rd[2] => rdRegister.DATAA
rd[3] => rdRegister.DATAA
rd[4] => rdRegister.DATAA
pcPlus4[0] => pcPlus4Register.DATAA
pcPlus4[1] => pcPlus4Register.DATAA
pcPlus4[2] => pcPlus4Register.DATAA
pcPlus4[3] => pcPlus4Register.DATAA
pcPlus4[4] => pcPlus4Register.DATAA
pcPlus4[5] => pcPlus4Register.DATAA
pcPlus4[6] => pcPlus4Register.DATAA
pcPlus4[7] => pcPlus4Register.DATAA
pcPlus4[8] => pcPlus4Register.DATAA
pcPlus4[9] => pcPlus4Register.DATAA
pcPlus4[10] => pcPlus4Register.DATAA
pcPlus4[11] => pcPlus4Register.DATAA
pcPlus4[12] => pcPlus4Register.DATAA
pcPlus4[13] => pcPlus4Register.DATAA
pcPlus4[14] => pcPlus4Register.DATAA
pcPlus4[15] => pcPlus4Register.DATAA
pcPlus4[16] => pcPlus4Register.DATAA
pcPlus4[17] => pcPlus4Register.DATAA
pcPlus4[18] => pcPlus4Register.DATAA
pcPlus4[19] => pcPlus4Register.DATAA
pcPlus4[20] => pcPlus4Register.DATAA
pcPlus4[21] => pcPlus4Register.DATAA
pcPlus4[22] => pcPlus4Register.DATAA
pcPlus4[23] => pcPlus4Register.DATAA
pcPlus4[24] => pcPlus4Register.DATAA
pcPlus4[25] => pcPlus4Register.DATAA
pcPlus4[26] => pcPlus4Register.DATAA
pcPlus4[27] => pcPlus4Register.DATAA
pcPlus4[28] => pcPlus4Register.DATAA
pcPlus4[29] => pcPlus4Register.DATAA
pcPlus4[30] => pcPlus4Register.DATAA
pcPlus4[31] => pcPlus4Register.DATAA
data1[0] => data1Register.DATAA
data1[1] => data1Register.DATAA
data1[2] => data1Register.DATAA
data1[3] => data1Register.DATAA
data1[4] => data1Register.DATAA
data1[5] => data1Register.DATAA
data1[6] => data1Register.DATAA
data1[7] => data1Register.DATAA
data1[8] => data1Register.DATAA
data1[9] => data1Register.DATAA
data1[10] => data1Register.DATAA
data1[11] => data1Register.DATAA
data1[12] => data1Register.DATAA
data1[13] => data1Register.DATAA
data1[14] => data1Register.DATAA
data1[15] => data1Register.DATAA
data1[16] => data1Register.DATAA
data1[17] => data1Register.DATAA
data1[18] => data1Register.DATAA
data1[19] => data1Register.DATAA
data1[20] => data1Register.DATAA
data1[21] => data1Register.DATAA
data1[22] => data1Register.DATAA
data1[23] => data1Register.DATAA
data1[24] => data1Register.DATAA
data1[25] => data1Register.DATAA
data1[26] => data1Register.DATAA
data1[27] => data1Register.DATAA
data1[28] => data1Register.DATAA
data1[29] => data1Register.DATAA
data1[30] => data1Register.DATAA
data1[31] => data1Register.DATAA
data2[0] => data2Register.DATAA
data2[1] => data2Register.DATAA
data2[2] => data2Register.DATAA
data2[3] => data2Register.DATAA
data2[4] => data2Register.DATAA
data2[5] => data2Register.DATAA
data2[6] => data2Register.DATAA
data2[7] => data2Register.DATAA
data2[8] => data2Register.DATAA
data2[9] => data2Register.DATAA
data2[10] => data2Register.DATAA
data2[11] => data2Register.DATAA
data2[12] => data2Register.DATAA
data2[13] => data2Register.DATAA
data2[14] => data2Register.DATAA
data2[15] => data2Register.DATAA
data2[16] => data2Register.DATAA
data2[17] => data2Register.DATAA
data2[18] => data2Register.DATAA
data2[19] => data2Register.DATAA
data2[20] => data2Register.DATAA
data2[21] => data2Register.DATAA
data2[22] => data2Register.DATAA
data2[23] => data2Register.DATAA
data2[24] => data2Register.DATAA
data2[25] => data2Register.DATAA
data2[26] => data2Register.DATAA
data2[27] => data2Register.DATAA
data2[28] => data2Register.DATAA
data2[29] => data2Register.DATAA
data2[30] => data2Register.DATAA
data2[31] => data2Register.DATAA
immediate[0] => immediateRegister.DATAA
immediate[1] => immediateRegister.DATAA
immediate[2] => immediateRegister.DATAA
immediate[3] => immediateRegister.DATAA
immediate[4] => immediateRegister.DATAA
immediate[5] => immediateRegister.DATAA
immediate[6] => immediateRegister.DATAA
immediate[7] => immediateRegister.DATAA
immediate[8] => immediateRegister.DATAA
immediate[9] => immediateRegister.DATAA
immediate[10] => immediateRegister.DATAA
immediate[11] => immediateRegister.DATAA
immediate[12] => immediateRegister.DATAA
immediate[13] => immediateRegister.DATAA
immediate[14] => immediateRegister.DATAA
immediate[15] => immediateRegister.DATAA
immediate[16] => immediateRegister.DATAA
immediate[17] => immediateRegister.DATAA
immediate[18] => immediateRegister.DATAA
immediate[19] => immediateRegister.DATAA
immediate[20] => immediateRegister.DATAA
immediate[21] => immediateRegister.DATAA
immediate[22] => immediateRegister.DATAA
immediate[23] => immediateRegister.DATAA
immediate[24] => immediateRegister.DATAA
immediate[25] => immediateRegister.DATAA
immediate[26] => immediateRegister.DATAA
immediate[27] => immediateRegister.DATAA
immediate[28] => immediateRegister.DATAA
immediate[29] => immediateRegister.DATAA
immediate[30] => immediateRegister.DATAA
immediate[31] => immediateRegister.DATAA
aluOpRegister[0] <= aluOpRegister[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOpRegister[1] <= aluOpRegister[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOpRegister[2] <= aluOpRegister[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOpRegister[3] <= aluOpRegister[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOpRegister[4] <= aluOpRegister[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regDstRegister <= regDstRegister~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluSrcRegister <= aluSrcRegister~reg0.DB_MAX_OUTPUT_PORT_TYPE
memToRegRegister <= memToRegRegister~reg0.DB_MAX_OUTPUT_PORT_TYPE
regWriteRegister <= regWriteRegister~reg0.DB_MAX_OUTPUT_PORT_TYPE
memWriteRegister <= memWriteRegister~reg0.DB_MAX_OUTPUT_PORT_TYPE
memReadRegister <= memReadRegister~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsRegister[0] <= rsRegister[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsRegister[1] <= rsRegister[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsRegister[2] <= rsRegister[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsRegister[3] <= rsRegister[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsRegister[4] <= rsRegister[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtRegister[0] <= rtRegister[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtRegister[1] <= rtRegister[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtRegister[2] <= rtRegister[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtRegister[3] <= rtRegister[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtRegister[4] <= rtRegister[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdRegister[0] <= rdRegister[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdRegister[1] <= rdRegister[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdRegister[2] <= rdRegister[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdRegister[3] <= rdRegister[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdRegister[4] <= rdRegister[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[0] <= pcPlus4Register[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[1] <= pcPlus4Register[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[2] <= pcPlus4Register[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[3] <= pcPlus4Register[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[4] <= pcPlus4Register[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[5] <= pcPlus4Register[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[6] <= pcPlus4Register[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[7] <= pcPlus4Register[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[8] <= pcPlus4Register[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[9] <= pcPlus4Register[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[10] <= pcPlus4Register[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[11] <= pcPlus4Register[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[12] <= pcPlus4Register[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[13] <= pcPlus4Register[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[14] <= pcPlus4Register[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[15] <= pcPlus4Register[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[16] <= pcPlus4Register[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[17] <= pcPlus4Register[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[18] <= pcPlus4Register[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[19] <= pcPlus4Register[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[20] <= pcPlus4Register[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[21] <= pcPlus4Register[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[22] <= pcPlus4Register[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[23] <= pcPlus4Register[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[24] <= pcPlus4Register[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[25] <= pcPlus4Register[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[26] <= pcPlus4Register[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[27] <= pcPlus4Register[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[28] <= pcPlus4Register[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[29] <= pcPlus4Register[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[30] <= pcPlus4Register[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlus4Register[31] <= pcPlus4Register[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[0] <= data1Register[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[1] <= data1Register[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[2] <= data1Register[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[3] <= data1Register[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[4] <= data1Register[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[5] <= data1Register[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[6] <= data1Register[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[7] <= data1Register[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[8] <= data1Register[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[9] <= data1Register[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[10] <= data1Register[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[11] <= data1Register[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[12] <= data1Register[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[13] <= data1Register[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[14] <= data1Register[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[15] <= data1Register[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[16] <= data1Register[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[17] <= data1Register[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[18] <= data1Register[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[19] <= data1Register[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[20] <= data1Register[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[21] <= data1Register[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[22] <= data1Register[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[23] <= data1Register[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[24] <= data1Register[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[25] <= data1Register[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[26] <= data1Register[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[27] <= data1Register[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[28] <= data1Register[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[29] <= data1Register[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[30] <= data1Register[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Register[31] <= data1Register[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[0] <= data2Register[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[1] <= data2Register[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[2] <= data2Register[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[3] <= data2Register[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[4] <= data2Register[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[5] <= data2Register[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[6] <= data2Register[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[7] <= data2Register[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[8] <= data2Register[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[9] <= data2Register[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[10] <= data2Register[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[11] <= data2Register[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[12] <= data2Register[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[13] <= data2Register[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[14] <= data2Register[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[15] <= data2Register[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[16] <= data2Register[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[17] <= data2Register[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[18] <= data2Register[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[19] <= data2Register[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[20] <= data2Register[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[21] <= data2Register[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[22] <= data2Register[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[23] <= data2Register[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[24] <= data2Register[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[25] <= data2Register[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[26] <= data2Register[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[27] <= data2Register[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[28] <= data2Register[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[29] <= data2Register[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[30] <= data2Register[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Register[31] <= data2Register[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[0] <= immediateRegister[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[1] <= immediateRegister[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[2] <= immediateRegister[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[3] <= immediateRegister[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[4] <= immediateRegister[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[5] <= immediateRegister[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[6] <= immediateRegister[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[7] <= immediateRegister[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[8] <= immediateRegister[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[9] <= immediateRegister[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[10] <= immediateRegister[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[11] <= immediateRegister[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[12] <= immediateRegister[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[13] <= immediateRegister[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[14] <= immediateRegister[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[15] <= immediateRegister[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[16] <= immediateRegister[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[17] <= immediateRegister[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[18] <= immediateRegister[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[19] <= immediateRegister[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[20] <= immediateRegister[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[21] <= immediateRegister[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[22] <= immediateRegister[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[23] <= immediateRegister[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[24] <= immediateRegister[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[25] <= immediateRegister[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[26] <= immediateRegister[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[27] <= immediateRegister[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[28] <= immediateRegister[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[29] <= immediateRegister[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[30] <= immediateRegister[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
immediateRegister[31] <= immediateRegister[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|topModuleDevice|cpu:cpu|hazard:HazardUnit
opcode[0] => Equal0.IN11
opcode[0] => Equal1.IN11
opcode[1] => Equal0.IN10
opcode[1] => Equal1.IN10
opcode[2] => Equal0.IN9
opcode[2] => Equal1.IN9
opcode[3] => Equal0.IN8
opcode[3] => Equal1.IN8
opcode[4] => Equal0.IN7
opcode[4] => Equal1.IN7
opcode[5] => Equal0.IN6
opcode[5] => Equal1.IN6
branchResult => Selector0.IN3
memReadEx => always0.IN1
reset => ~NO_FANOUT~
clock => ~NO_FANOUT~
rtEx[0] => Equal2.IN4
rtEx[0] => Equal3.IN4
rtEx[1] => Equal2.IN3
rtEx[1] => Equal3.IN3
rtEx[2] => Equal2.IN2
rtEx[2] => Equal3.IN2
rtEx[3] => Equal2.IN1
rtEx[3] => Equal3.IN1
rtEx[4] => Equal2.IN0
rtEx[4] => Equal3.IN0
rsId[0] => Equal2.IN9
rsId[1] => Equal2.IN8
rsId[2] => Equal2.IN7
rsId[3] => Equal2.IN6
rsId[4] => Equal2.IN5
rtId[0] => Equal3.IN9
rtId[1] => Equal3.IN8
rtId[2] => Equal3.IN7
rtId[3] => Equal3.IN6
rtId[4] => Equal3.IN5
pcStop <= always0.DB_MAX_OUTPUT_PORT_TYPE
idExFlush <= always0.DB_MAX_OUTPUT_PORT_TYPE
ifIdFlush <= ifIdFlush$latch.DB_MAX_OUTPUT_PORT_TYPE
ifIdWrite <= always0.DB_MAX_OUTPUT_PORT_TYPE


|topModuleDevice|cpu:cpu|mux_2_5:MuxDestineRegister
A[0] => out.DATAB
A[1] => out.DATAB
A[2] => out.DATAB
A[3] => out.DATAB
A[4] => out.DATAB
B[0] => out.DATAA
B[1] => out.DATAA
B[2] => out.DATAA
B[3] => out.DATAA
B[4] => out.DATAA
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE


|topModuleDevice|cpu:cpu|forwarding_unit:FowardingUnit
rsEX[0] => Equal0.IN4
rsEX[0] => Equal1.IN4
rsEX[1] => Equal0.IN3
rsEX[1] => Equal1.IN3
rsEX[2] => Equal0.IN2
rsEX[2] => Equal1.IN2
rsEX[3] => Equal0.IN1
rsEX[3] => Equal1.IN1
rsEX[4] => Equal0.IN0
rsEX[4] => Equal1.IN0
rtEX[0] => Equal2.IN4
rtEX[0] => Equal3.IN4
rtEX[1] => Equal2.IN3
rtEX[1] => Equal3.IN3
rtEX[2] => Equal2.IN2
rtEX[2] => Equal3.IN2
rtEX[3] => Equal2.IN1
rtEX[3] => Equal3.IN1
rtEX[4] => Equal2.IN0
rtEX[4] => Equal3.IN0
rdMEM[0] => Equal0.IN9
rdMEM[0] => Equal2.IN9
rdMEM[1] => Equal0.IN8
rdMEM[1] => Equal2.IN8
rdMEM[2] => Equal0.IN7
rdMEM[2] => Equal2.IN7
rdMEM[3] => Equal0.IN6
rdMEM[3] => Equal2.IN6
rdMEM[4] => Equal0.IN5
rdMEM[4] => Equal2.IN5
rdWB[0] => Equal1.IN9
rdWB[0] => Equal3.IN9
rdWB[1] => Equal1.IN8
rdWB[1] => Equal3.IN8
rdWB[2] => Equal1.IN7
rdWB[2] => Equal3.IN7
rdWB[3] => Equal1.IN6
rdWB[3] => Equal3.IN6
rdWB[4] => Equal1.IN5
rdWB[4] => Equal3.IN5
regWriteMEM => always0.IN1
regWriteMEM => always0.IN1
regWriteWB => always0.IN1
regWriteWB => always0.IN1
dataSelectorEX1[0] <= always0.DB_MAX_OUTPUT_PORT_TYPE
dataSelectorEX1[1] <= dataSelectorEX1.DB_MAX_OUTPUT_PORT_TYPE
dataSelectorEX2[0] <= always0.DB_MAX_OUTPUT_PORT_TYPE
dataSelectorEX2[1] <= dataSelectorEX2.DB_MAX_OUTPUT_PORT_TYPE


|topModuleDevice|cpu:cpu|mux_4_32:MultiplexReadDataOutRS
A[0] => Mux31.IN0
A[1] => Mux30.IN0
A[2] => Mux29.IN0
A[3] => Mux28.IN0
A[4] => Mux27.IN0
A[5] => Mux26.IN0
A[6] => Mux25.IN0
A[7] => Mux24.IN0
A[8] => Mux23.IN0
A[9] => Mux22.IN0
A[10] => Mux21.IN0
A[11] => Mux20.IN0
A[12] => Mux19.IN0
A[13] => Mux18.IN0
A[14] => Mux17.IN0
A[15] => Mux16.IN0
A[16] => Mux15.IN0
A[17] => Mux14.IN0
A[18] => Mux13.IN0
A[19] => Mux12.IN0
A[20] => Mux11.IN0
A[21] => Mux10.IN0
A[22] => Mux9.IN0
A[23] => Mux8.IN0
A[24] => Mux7.IN0
A[25] => Mux6.IN0
A[26] => Mux5.IN0
A[27] => Mux4.IN0
A[28] => Mux3.IN0
A[29] => Mux2.IN0
A[30] => Mux1.IN0
A[31] => Mux0.IN0
B[0] => Mux31.IN1
B[1] => Mux30.IN1
B[2] => Mux29.IN1
B[3] => Mux28.IN1
B[4] => Mux27.IN1
B[5] => Mux26.IN1
B[6] => Mux25.IN1
B[7] => Mux24.IN1
B[8] => Mux23.IN1
B[9] => Mux22.IN1
B[10] => Mux21.IN1
B[11] => Mux20.IN1
B[12] => Mux19.IN1
B[13] => Mux18.IN1
B[14] => Mux17.IN1
B[15] => Mux16.IN1
B[16] => Mux15.IN1
B[17] => Mux14.IN1
B[18] => Mux13.IN1
B[19] => Mux12.IN1
B[20] => Mux11.IN1
B[21] => Mux10.IN1
B[22] => Mux9.IN1
B[23] => Mux8.IN1
B[24] => Mux7.IN1
B[25] => Mux6.IN1
B[26] => Mux5.IN1
B[27] => Mux4.IN1
B[28] => Mux3.IN1
B[29] => Mux2.IN1
B[30] => Mux1.IN1
B[31] => Mux0.IN1
C[0] => Mux31.IN2
C[1] => Mux30.IN2
C[2] => Mux29.IN2
C[3] => Mux28.IN2
C[4] => Mux27.IN2
C[5] => Mux26.IN2
C[6] => Mux25.IN2
C[7] => Mux24.IN2
C[8] => Mux23.IN2
C[9] => Mux22.IN2
C[10] => Mux21.IN2
C[11] => Mux20.IN2
C[12] => Mux19.IN2
C[13] => Mux18.IN2
C[14] => Mux17.IN2
C[15] => Mux16.IN2
C[16] => Mux15.IN2
C[17] => Mux14.IN2
C[18] => Mux13.IN2
C[19] => Mux12.IN2
C[20] => Mux11.IN2
C[21] => Mux10.IN2
C[22] => Mux9.IN2
C[23] => Mux8.IN2
C[24] => Mux7.IN2
C[25] => Mux6.IN2
C[26] => Mux5.IN2
C[27] => Mux4.IN2
C[28] => Mux3.IN2
C[29] => Mux2.IN2
C[30] => Mux1.IN2
C[31] => Mux0.IN2
D[0] => Mux31.IN3
D[1] => Mux30.IN3
D[2] => Mux29.IN3
D[3] => Mux28.IN3
D[4] => Mux27.IN3
D[5] => Mux26.IN3
D[6] => Mux25.IN3
D[7] => Mux24.IN3
D[8] => Mux23.IN3
D[9] => Mux22.IN3
D[10] => Mux21.IN3
D[11] => Mux20.IN3
D[12] => Mux19.IN3
D[13] => Mux18.IN3
D[14] => Mux17.IN3
D[15] => Mux16.IN3
D[16] => Mux15.IN3
D[17] => Mux14.IN3
D[18] => Mux13.IN3
D[19] => Mux12.IN3
D[20] => Mux11.IN3
D[21] => Mux10.IN3
D[22] => Mux9.IN3
D[23] => Mux8.IN3
D[24] => Mux7.IN3
D[25] => Mux6.IN3
D[26] => Mux5.IN3
D[27] => Mux4.IN3
D[28] => Mux3.IN3
D[29] => Mux2.IN3
D[30] => Mux1.IN3
D[31] => Mux0.IN3
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[0] => Mux4.IN5
Sel[0] => Mux5.IN5
Sel[0] => Mux6.IN5
Sel[0] => Mux7.IN5
Sel[0] => Mux8.IN5
Sel[0] => Mux9.IN5
Sel[0] => Mux10.IN5
Sel[0] => Mux11.IN5
Sel[0] => Mux12.IN5
Sel[0] => Mux13.IN5
Sel[0] => Mux14.IN5
Sel[0] => Mux15.IN5
Sel[0] => Mux16.IN5
Sel[0] => Mux17.IN5
Sel[0] => Mux18.IN5
Sel[0] => Mux19.IN5
Sel[0] => Mux20.IN5
Sel[0] => Mux21.IN5
Sel[0] => Mux22.IN5
Sel[0] => Mux23.IN5
Sel[0] => Mux24.IN5
Sel[0] => Mux25.IN5
Sel[0] => Mux26.IN5
Sel[0] => Mux27.IN5
Sel[0] => Mux28.IN5
Sel[0] => Mux29.IN5
Sel[0] => Mux30.IN5
Sel[0] => Mux31.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Sel[1] => Mux4.IN4
Sel[1] => Mux5.IN4
Sel[1] => Mux6.IN4
Sel[1] => Mux7.IN4
Sel[1] => Mux8.IN4
Sel[1] => Mux9.IN4
Sel[1] => Mux10.IN4
Sel[1] => Mux11.IN4
Sel[1] => Mux12.IN4
Sel[1] => Mux13.IN4
Sel[1] => Mux14.IN4
Sel[1] => Mux15.IN4
Sel[1] => Mux16.IN4
Sel[1] => Mux17.IN4
Sel[1] => Mux18.IN4
Sel[1] => Mux19.IN4
Sel[1] => Mux20.IN4
Sel[1] => Mux21.IN4
Sel[1] => Mux22.IN4
Sel[1] => Mux23.IN4
Sel[1] => Mux24.IN4
Sel[1] => Mux25.IN4
Sel[1] => Mux26.IN4
Sel[1] => Mux27.IN4
Sel[1] => Mux28.IN4
Sel[1] => Mux29.IN4
Sel[1] => Mux30.IN4
Sel[1] => Mux31.IN4
out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|topModuleDevice|cpu:cpu|mux_4_32:MultiplexReadDataOutRT
A[0] => Mux31.IN0
A[1] => Mux30.IN0
A[2] => Mux29.IN0
A[3] => Mux28.IN0
A[4] => Mux27.IN0
A[5] => Mux26.IN0
A[6] => Mux25.IN0
A[7] => Mux24.IN0
A[8] => Mux23.IN0
A[9] => Mux22.IN0
A[10] => Mux21.IN0
A[11] => Mux20.IN0
A[12] => Mux19.IN0
A[13] => Mux18.IN0
A[14] => Mux17.IN0
A[15] => Mux16.IN0
A[16] => Mux15.IN0
A[17] => Mux14.IN0
A[18] => Mux13.IN0
A[19] => Mux12.IN0
A[20] => Mux11.IN0
A[21] => Mux10.IN0
A[22] => Mux9.IN0
A[23] => Mux8.IN0
A[24] => Mux7.IN0
A[25] => Mux6.IN0
A[26] => Mux5.IN0
A[27] => Mux4.IN0
A[28] => Mux3.IN0
A[29] => Mux2.IN0
A[30] => Mux1.IN0
A[31] => Mux0.IN0
B[0] => Mux31.IN1
B[1] => Mux30.IN1
B[2] => Mux29.IN1
B[3] => Mux28.IN1
B[4] => Mux27.IN1
B[5] => Mux26.IN1
B[6] => Mux25.IN1
B[7] => Mux24.IN1
B[8] => Mux23.IN1
B[9] => Mux22.IN1
B[10] => Mux21.IN1
B[11] => Mux20.IN1
B[12] => Mux19.IN1
B[13] => Mux18.IN1
B[14] => Mux17.IN1
B[15] => Mux16.IN1
B[16] => Mux15.IN1
B[17] => Mux14.IN1
B[18] => Mux13.IN1
B[19] => Mux12.IN1
B[20] => Mux11.IN1
B[21] => Mux10.IN1
B[22] => Mux9.IN1
B[23] => Mux8.IN1
B[24] => Mux7.IN1
B[25] => Mux6.IN1
B[26] => Mux5.IN1
B[27] => Mux4.IN1
B[28] => Mux3.IN1
B[29] => Mux2.IN1
B[30] => Mux1.IN1
B[31] => Mux0.IN1
C[0] => Mux31.IN2
C[1] => Mux30.IN2
C[2] => Mux29.IN2
C[3] => Mux28.IN2
C[4] => Mux27.IN2
C[5] => Mux26.IN2
C[6] => Mux25.IN2
C[7] => Mux24.IN2
C[8] => Mux23.IN2
C[9] => Mux22.IN2
C[10] => Mux21.IN2
C[11] => Mux20.IN2
C[12] => Mux19.IN2
C[13] => Mux18.IN2
C[14] => Mux17.IN2
C[15] => Mux16.IN2
C[16] => Mux15.IN2
C[17] => Mux14.IN2
C[18] => Mux13.IN2
C[19] => Mux12.IN2
C[20] => Mux11.IN2
C[21] => Mux10.IN2
C[22] => Mux9.IN2
C[23] => Mux8.IN2
C[24] => Mux7.IN2
C[25] => Mux6.IN2
C[26] => Mux5.IN2
C[27] => Mux4.IN2
C[28] => Mux3.IN2
C[29] => Mux2.IN2
C[30] => Mux1.IN2
C[31] => Mux0.IN2
D[0] => Mux31.IN3
D[1] => Mux30.IN3
D[2] => Mux29.IN3
D[3] => Mux28.IN3
D[4] => Mux27.IN3
D[5] => Mux26.IN3
D[6] => Mux25.IN3
D[7] => Mux24.IN3
D[8] => Mux23.IN3
D[9] => Mux22.IN3
D[10] => Mux21.IN3
D[11] => Mux20.IN3
D[12] => Mux19.IN3
D[13] => Mux18.IN3
D[14] => Mux17.IN3
D[15] => Mux16.IN3
D[16] => Mux15.IN3
D[17] => Mux14.IN3
D[18] => Mux13.IN3
D[19] => Mux12.IN3
D[20] => Mux11.IN3
D[21] => Mux10.IN3
D[22] => Mux9.IN3
D[23] => Mux8.IN3
D[24] => Mux7.IN3
D[25] => Mux6.IN3
D[26] => Mux5.IN3
D[27] => Mux4.IN3
D[28] => Mux3.IN3
D[29] => Mux2.IN3
D[30] => Mux1.IN3
D[31] => Mux0.IN3
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[0] => Mux4.IN5
Sel[0] => Mux5.IN5
Sel[0] => Mux6.IN5
Sel[0] => Mux7.IN5
Sel[0] => Mux8.IN5
Sel[0] => Mux9.IN5
Sel[0] => Mux10.IN5
Sel[0] => Mux11.IN5
Sel[0] => Mux12.IN5
Sel[0] => Mux13.IN5
Sel[0] => Mux14.IN5
Sel[0] => Mux15.IN5
Sel[0] => Mux16.IN5
Sel[0] => Mux17.IN5
Sel[0] => Mux18.IN5
Sel[0] => Mux19.IN5
Sel[0] => Mux20.IN5
Sel[0] => Mux21.IN5
Sel[0] => Mux22.IN5
Sel[0] => Mux23.IN5
Sel[0] => Mux24.IN5
Sel[0] => Mux25.IN5
Sel[0] => Mux26.IN5
Sel[0] => Mux27.IN5
Sel[0] => Mux28.IN5
Sel[0] => Mux29.IN5
Sel[0] => Mux30.IN5
Sel[0] => Mux31.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Sel[1] => Mux4.IN4
Sel[1] => Mux5.IN4
Sel[1] => Mux6.IN4
Sel[1] => Mux7.IN4
Sel[1] => Mux8.IN4
Sel[1] => Mux9.IN4
Sel[1] => Mux10.IN4
Sel[1] => Mux11.IN4
Sel[1] => Mux12.IN4
Sel[1] => Mux13.IN4
Sel[1] => Mux14.IN4
Sel[1] => Mux15.IN4
Sel[1] => Mux16.IN4
Sel[1] => Mux17.IN4
Sel[1] => Mux18.IN4
Sel[1] => Mux19.IN4
Sel[1] => Mux20.IN4
Sel[1] => Mux21.IN4
Sel[1] => Mux22.IN4
Sel[1] => Mux23.IN4
Sel[1] => Mux24.IN4
Sel[1] => Mux25.IN4
Sel[1] => Mux26.IN4
Sel[1] => Mux27.IN4
Sel[1] => Mux28.IN4
Sel[1] => Mux29.IN4
Sel[1] => Mux30.IN4
Sel[1] => Mux31.IN4
out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|topModuleDevice|cpu:cpu|mux_2_32:MultiplexImmediateRS
A[0] => out.DATAB
A[1] => out.DATAB
A[2] => out.DATAB
A[3] => out.DATAB
A[4] => out.DATAB
A[5] => out.DATAB
A[6] => out.DATAB
A[7] => out.DATAB
A[8] => out.DATAB
A[9] => out.DATAB
A[10] => out.DATAB
A[11] => out.DATAB
A[12] => out.DATAB
A[13] => out.DATAB
A[14] => out.DATAB
A[15] => out.DATAB
A[16] => out.DATAB
A[17] => out.DATAB
A[18] => out.DATAB
A[19] => out.DATAB
A[20] => out.DATAB
A[21] => out.DATAB
A[22] => out.DATAB
A[23] => out.DATAB
A[24] => out.DATAB
A[25] => out.DATAB
A[26] => out.DATAB
A[27] => out.DATAB
A[28] => out.DATAB
A[29] => out.DATAB
A[30] => out.DATAB
A[31] => out.DATAB
B[0] => out.DATAA
B[1] => out.DATAA
B[2] => out.DATAA
B[3] => out.DATAA
B[4] => out.DATAA
B[5] => out.DATAA
B[6] => out.DATAA
B[7] => out.DATAA
B[8] => out.DATAA
B[9] => out.DATAA
B[10] => out.DATAA
B[11] => out.DATAA
B[12] => out.DATAA
B[13] => out.DATAA
B[14] => out.DATAA
B[15] => out.DATAA
B[16] => out.DATAA
B[17] => out.DATAA
B[18] => out.DATAA
B[19] => out.DATAA
B[20] => out.DATAA
B[21] => out.DATAA
B[22] => out.DATAA
B[23] => out.DATAA
B[24] => out.DATAA
B[25] => out.DATAA
B[26] => out.DATAA
B[27] => out.DATAA
B[28] => out.DATAA
B[29] => out.DATAA
B[30] => out.DATAA
B[31] => out.DATAA
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|topModuleDevice|cpu:cpu|alu:ALU
A[0] => Add0.IN64
A[0] => LessThan0.IN32
A[0] => LessThan1.IN32
A[0] => Out.IN0
A[0] => Out.IN0
A[0] => Out.IN0
A[0] => ShiftLeft0.IN5
A[0] => ShiftRight0.IN5
A[0] => ShiftRight1.IN4
A[0] => Mult0.IN31
A[0] => Add1.IN32
A[0] => Mod0.IN31
A[0] => Div0.IN31
A[0] => Out.IN0
A[1] => Add0.IN63
A[1] => LessThan0.IN31
A[1] => LessThan1.IN31
A[1] => Out.IN0
A[1] => Out.IN0
A[1] => Out.IN0
A[1] => ShiftLeft0.IN4
A[1] => ShiftRight0.IN4
A[1] => ShiftRight1.IN3
A[1] => Mult0.IN30
A[1] => Add1.IN31
A[1] => Mod0.IN30
A[1] => Div0.IN30
A[1] => Out.IN0
A[2] => Add0.IN62
A[2] => LessThan0.IN30
A[2] => LessThan1.IN30
A[2] => Out.IN0
A[2] => Out.IN0
A[2] => Out.IN0
A[2] => ShiftLeft0.IN3
A[2] => ShiftRight0.IN3
A[2] => ShiftRight1.IN2
A[2] => Mult0.IN29
A[2] => Add1.IN30
A[2] => Mod0.IN29
A[2] => Div0.IN29
A[2] => Out.IN0
A[3] => Add0.IN61
A[3] => LessThan0.IN29
A[3] => LessThan1.IN29
A[3] => Out.IN0
A[3] => Out.IN0
A[3] => Out.IN0
A[3] => ShiftLeft0.IN2
A[3] => ShiftRight0.IN2
A[3] => ShiftRight1.IN1
A[3] => Mult0.IN28
A[3] => Add1.IN29
A[3] => Mod0.IN28
A[3] => Div0.IN28
A[3] => Out.IN0
A[4] => Add0.IN60
A[4] => LessThan0.IN28
A[4] => LessThan1.IN28
A[4] => Out.IN0
A[4] => Out.IN0
A[4] => Out.IN0
A[4] => ShiftLeft0.IN1
A[4] => ShiftRight0.IN1
A[4] => ShiftRight1.IN0
A[4] => Mult0.IN27
A[4] => Add1.IN28
A[4] => Mod0.IN27
A[4] => Div0.IN27
A[4] => Out.IN0
A[5] => Add0.IN59
A[5] => LessThan0.IN27
A[5] => LessThan1.IN27
A[5] => Out.IN0
A[5] => Out.IN0
A[5] => Out.IN0
A[5] => Mult0.IN26
A[5] => Add1.IN27
A[5] => Mod0.IN26
A[5] => Div0.IN26
A[5] => Out.IN0
A[6] => Add0.IN58
A[6] => LessThan0.IN26
A[6] => LessThan1.IN26
A[6] => Out.IN0
A[6] => Out.IN0
A[6] => Out.IN0
A[6] => Mult0.IN25
A[6] => Add1.IN26
A[6] => Mod0.IN25
A[6] => Div0.IN25
A[6] => Out.IN0
A[7] => Add0.IN57
A[7] => LessThan0.IN25
A[7] => LessThan1.IN25
A[7] => Out.IN0
A[7] => Out.IN0
A[7] => Out.IN0
A[7] => Mult0.IN24
A[7] => Add1.IN25
A[7] => Mod0.IN24
A[7] => Div0.IN24
A[7] => Out.IN0
A[8] => Add0.IN56
A[8] => LessThan0.IN24
A[8] => LessThan1.IN24
A[8] => Out.IN0
A[8] => Out.IN0
A[8] => Out.IN0
A[8] => Mult0.IN23
A[8] => Add1.IN24
A[8] => Mod0.IN23
A[8] => Div0.IN23
A[8] => Out.IN0
A[9] => Add0.IN55
A[9] => LessThan0.IN23
A[9] => LessThan1.IN23
A[9] => Out.IN0
A[9] => Out.IN0
A[9] => Out.IN0
A[9] => Mult0.IN22
A[9] => Add1.IN23
A[9] => Mod0.IN22
A[9] => Div0.IN22
A[9] => Out.IN0
A[10] => Add0.IN54
A[10] => LessThan0.IN22
A[10] => LessThan1.IN22
A[10] => Out.IN0
A[10] => Out.IN0
A[10] => Out.IN0
A[10] => Mult0.IN21
A[10] => Add1.IN22
A[10] => Mod0.IN21
A[10] => Div0.IN21
A[10] => Out.IN0
A[11] => Add0.IN53
A[11] => LessThan0.IN21
A[11] => LessThan1.IN21
A[11] => Out.IN0
A[11] => Out.IN0
A[11] => Out.IN0
A[11] => Mult0.IN20
A[11] => Add1.IN21
A[11] => Mod0.IN20
A[11] => Div0.IN20
A[11] => Out.IN0
A[12] => Add0.IN52
A[12] => LessThan0.IN20
A[12] => LessThan1.IN20
A[12] => Out.IN0
A[12] => Out.IN0
A[12] => Out.IN0
A[12] => Mult0.IN19
A[12] => Add1.IN20
A[12] => Mod0.IN19
A[12] => Div0.IN19
A[12] => Out.IN0
A[13] => Add0.IN51
A[13] => LessThan0.IN19
A[13] => LessThan1.IN19
A[13] => Out.IN0
A[13] => Out.IN0
A[13] => Out.IN0
A[13] => Mult0.IN18
A[13] => Add1.IN19
A[13] => Mod0.IN18
A[13] => Div0.IN18
A[13] => Out.IN0
A[14] => Add0.IN50
A[14] => LessThan0.IN18
A[14] => LessThan1.IN18
A[14] => Out.IN0
A[14] => Out.IN0
A[14] => Out.IN0
A[14] => Mult0.IN17
A[14] => Add1.IN18
A[14] => Mod0.IN17
A[14] => Div0.IN17
A[14] => Out.IN0
A[15] => Add0.IN49
A[15] => LessThan0.IN17
A[15] => LessThan1.IN17
A[15] => Out.IN0
A[15] => Out.IN0
A[15] => Out.IN0
A[15] => Mult0.IN16
A[15] => Add1.IN17
A[15] => Mod0.IN16
A[15] => Div0.IN16
A[15] => Out.IN0
A[16] => Add0.IN48
A[16] => LessThan0.IN16
A[16] => LessThan1.IN16
A[16] => Out.IN0
A[16] => Out.IN0
A[16] => Out.IN0
A[16] => Mult0.IN15
A[16] => Add1.IN16
A[16] => Mod0.IN15
A[16] => Div0.IN15
A[16] => Out.IN0
A[17] => Add0.IN47
A[17] => LessThan0.IN15
A[17] => LessThan1.IN15
A[17] => Out.IN0
A[17] => Out.IN0
A[17] => Out.IN0
A[17] => Mult0.IN14
A[17] => Add1.IN15
A[17] => Mod0.IN14
A[17] => Div0.IN14
A[17] => Out.IN0
A[18] => Add0.IN46
A[18] => LessThan0.IN14
A[18] => LessThan1.IN14
A[18] => Out.IN0
A[18] => Out.IN0
A[18] => Out.IN0
A[18] => Mult0.IN13
A[18] => Add1.IN14
A[18] => Mod0.IN13
A[18] => Div0.IN13
A[18] => Out.IN0
A[19] => Add0.IN45
A[19] => LessThan0.IN13
A[19] => LessThan1.IN13
A[19] => Out.IN0
A[19] => Out.IN0
A[19] => Out.IN0
A[19] => Mult0.IN12
A[19] => Add1.IN13
A[19] => Mod0.IN12
A[19] => Div0.IN12
A[19] => Out.IN0
A[20] => Add0.IN44
A[20] => LessThan0.IN12
A[20] => LessThan1.IN12
A[20] => Out.IN0
A[20] => Out.IN0
A[20] => Out.IN0
A[20] => Mult0.IN11
A[20] => Add1.IN12
A[20] => Mod0.IN11
A[20] => Div0.IN11
A[20] => Out.IN0
A[21] => Add0.IN43
A[21] => LessThan0.IN11
A[21] => LessThan1.IN11
A[21] => Out.IN0
A[21] => Out.IN0
A[21] => Out.IN0
A[21] => Mult0.IN10
A[21] => Add1.IN11
A[21] => Mod0.IN10
A[21] => Div0.IN10
A[21] => Out.IN0
A[22] => Add0.IN42
A[22] => LessThan0.IN10
A[22] => LessThan1.IN10
A[22] => Out.IN0
A[22] => Out.IN0
A[22] => Out.IN0
A[22] => Mult0.IN9
A[22] => Add1.IN10
A[22] => Mod0.IN9
A[22] => Div0.IN9
A[22] => Out.IN0
A[23] => Add0.IN41
A[23] => LessThan0.IN9
A[23] => LessThan1.IN9
A[23] => Out.IN0
A[23] => Out.IN0
A[23] => Out.IN0
A[23] => Mult0.IN8
A[23] => Add1.IN9
A[23] => Mod0.IN8
A[23] => Div0.IN8
A[23] => Out.IN0
A[24] => Add0.IN40
A[24] => LessThan0.IN8
A[24] => LessThan1.IN8
A[24] => Out.IN0
A[24] => Out.IN0
A[24] => Out.IN0
A[24] => Mult0.IN7
A[24] => Add1.IN8
A[24] => Mod0.IN7
A[24] => Div0.IN7
A[24] => Out.IN0
A[25] => Add0.IN39
A[25] => LessThan0.IN7
A[25] => LessThan1.IN7
A[25] => Out.IN0
A[25] => Out.IN0
A[25] => Out.IN0
A[25] => Mult0.IN6
A[25] => Add1.IN7
A[25] => Mod0.IN6
A[25] => Div0.IN6
A[25] => Out.IN0
A[26] => Add0.IN38
A[26] => LessThan0.IN6
A[26] => LessThan1.IN6
A[26] => Out.IN0
A[26] => Out.IN0
A[26] => Out.IN0
A[26] => Mult0.IN5
A[26] => Add1.IN6
A[26] => Mod0.IN5
A[26] => Div0.IN5
A[26] => Out.IN0
A[27] => Add0.IN37
A[27] => LessThan0.IN5
A[27] => LessThan1.IN5
A[27] => Out.IN0
A[27] => Out.IN0
A[27] => Out.IN0
A[27] => Mult0.IN4
A[27] => Add1.IN5
A[27] => Mod0.IN4
A[27] => Div0.IN4
A[27] => Out.IN0
A[28] => Add0.IN36
A[28] => LessThan0.IN4
A[28] => LessThan1.IN4
A[28] => Out.IN0
A[28] => Out.IN0
A[28] => Out.IN0
A[28] => Mult0.IN3
A[28] => Add1.IN4
A[28] => Mod0.IN3
A[28] => Div0.IN3
A[28] => Out.IN0
A[29] => Add0.IN35
A[29] => LessThan0.IN3
A[29] => LessThan1.IN3
A[29] => Out.IN0
A[29] => Out.IN0
A[29] => Out.IN0
A[29] => Mult0.IN2
A[29] => Add1.IN3
A[29] => Mod0.IN2
A[29] => Div0.IN2
A[29] => Out.IN0
A[30] => Add0.IN34
A[30] => LessThan0.IN2
A[30] => LessThan1.IN2
A[30] => Out.IN0
A[30] => Out.IN0
A[30] => Out.IN0
A[30] => Mult0.IN1
A[30] => Add1.IN2
A[30] => Mod0.IN1
A[30] => Div0.IN1
A[30] => Out.IN0
A[31] => Add0.IN33
A[31] => LessThan0.IN1
A[31] => LessThan1.IN1
A[31] => Out.IN0
A[31] => Out.IN0
A[31] => Out.IN0
A[31] => Mult0.IN0
A[31] => Add1.IN1
A[31] => Mod0.IN0
A[31] => Div0.IN0
A[31] => Out.IN0
B[0] => LessThan0.IN64
B[0] => LessThan1.IN64
B[0] => Out.IN1
B[0] => Out.IN1
B[0] => Out.IN1
B[0] => ShiftLeft0.IN37
B[0] => ShiftRight0.IN37
B[0] => ShiftRight1.IN37
B[0] => Mult0.IN63
B[0] => Add1.IN64
B[0] => Mod0.IN63
B[0] => Div0.IN63
B[0] => Mux15.IN28
B[0] => Mux48.IN29
B[0] => Add0.IN31
B[0] => Out.IN1
B[1] => LessThan0.IN63
B[1] => LessThan1.IN63
B[1] => Out.IN1
B[1] => Out.IN1
B[1] => Out.IN1
B[1] => ShiftLeft0.IN36
B[1] => ShiftRight0.IN36
B[1] => ShiftRight1.IN36
B[1] => Mult0.IN62
B[1] => Add1.IN63
B[1] => Mod0.IN62
B[1] => Div0.IN62
B[1] => Mux14.IN28
B[1] => Mux49.IN29
B[1] => Add0.IN30
B[1] => Out.IN1
B[2] => LessThan0.IN62
B[2] => LessThan1.IN62
B[2] => Out.IN1
B[2] => Out.IN1
B[2] => Out.IN1
B[2] => ShiftLeft0.IN35
B[2] => ShiftRight0.IN35
B[2] => ShiftRight1.IN35
B[2] => Mult0.IN61
B[2] => Add1.IN62
B[2] => Mod0.IN61
B[2] => Div0.IN61
B[2] => Mux13.IN28
B[2] => Mux50.IN29
B[2] => Add0.IN29
B[2] => Out.IN1
B[3] => LessThan0.IN61
B[3] => LessThan1.IN61
B[3] => Out.IN1
B[3] => Out.IN1
B[3] => Out.IN1
B[3] => ShiftLeft0.IN34
B[3] => ShiftRight0.IN34
B[3] => ShiftRight1.IN34
B[3] => Mult0.IN60
B[3] => Add1.IN61
B[3] => Mod0.IN60
B[3] => Div0.IN60
B[3] => Mux12.IN28
B[3] => Mux51.IN29
B[3] => Add0.IN28
B[3] => Out.IN1
B[4] => LessThan0.IN60
B[4] => LessThan1.IN60
B[4] => Out.IN1
B[4] => Out.IN1
B[4] => Out.IN1
B[4] => ShiftLeft0.IN33
B[4] => ShiftRight0.IN33
B[4] => ShiftRight1.IN33
B[4] => Mult0.IN59
B[4] => Add1.IN60
B[4] => Mod0.IN59
B[4] => Div0.IN59
B[4] => Mux11.IN28
B[4] => Mux52.IN29
B[4] => Add0.IN27
B[4] => Out.IN1
B[5] => LessThan0.IN59
B[5] => LessThan1.IN59
B[5] => Out.IN1
B[5] => Out.IN1
B[5] => Out.IN1
B[5] => ShiftLeft0.IN32
B[5] => ShiftRight0.IN32
B[5] => ShiftRight1.IN32
B[5] => Mult0.IN58
B[5] => Add1.IN59
B[5] => Mod0.IN58
B[5] => Div0.IN58
B[5] => Mux10.IN28
B[5] => Mux53.IN29
B[5] => Add0.IN26
B[5] => Out.IN1
B[6] => LessThan0.IN58
B[6] => LessThan1.IN58
B[6] => Out.IN1
B[6] => Out.IN1
B[6] => Out.IN1
B[6] => ShiftLeft0.IN31
B[6] => ShiftRight0.IN31
B[6] => ShiftRight1.IN31
B[6] => Mult0.IN57
B[6] => Add1.IN58
B[6] => Mod0.IN57
B[6] => Div0.IN57
B[6] => Mux9.IN28
B[6] => Mux54.IN29
B[6] => Add0.IN25
B[6] => Out.IN1
B[7] => LessThan0.IN57
B[7] => LessThan1.IN57
B[7] => Out.IN1
B[7] => Out.IN1
B[7] => Out.IN1
B[7] => ShiftLeft0.IN30
B[7] => ShiftRight0.IN30
B[7] => ShiftRight1.IN30
B[7] => Mult0.IN56
B[7] => Add1.IN57
B[7] => Mod0.IN56
B[7] => Div0.IN56
B[7] => Mux8.IN28
B[7] => Mux55.IN29
B[7] => Add0.IN24
B[7] => Out.IN1
B[8] => LessThan0.IN56
B[8] => LessThan1.IN56
B[8] => Out.IN1
B[8] => Out.IN1
B[8] => Out.IN1
B[8] => ShiftLeft0.IN29
B[8] => ShiftRight0.IN29
B[8] => ShiftRight1.IN29
B[8] => Mult0.IN55
B[8] => Add1.IN56
B[8] => Mod0.IN55
B[8] => Div0.IN55
B[8] => Mux7.IN28
B[8] => Mux56.IN29
B[8] => Add0.IN23
B[8] => Out.IN1
B[9] => LessThan0.IN55
B[9] => LessThan1.IN55
B[9] => Out.IN1
B[9] => Out.IN1
B[9] => Out.IN1
B[9] => ShiftLeft0.IN28
B[9] => ShiftRight0.IN28
B[9] => ShiftRight1.IN28
B[9] => Mult0.IN54
B[9] => Add1.IN55
B[9] => Mod0.IN54
B[9] => Div0.IN54
B[9] => Mux6.IN28
B[9] => Mux57.IN29
B[9] => Add0.IN22
B[9] => Out.IN1
B[10] => LessThan0.IN54
B[10] => LessThan1.IN54
B[10] => Out.IN1
B[10] => Out.IN1
B[10] => Out.IN1
B[10] => ShiftLeft0.IN27
B[10] => ShiftRight0.IN27
B[10] => ShiftRight1.IN27
B[10] => Mult0.IN53
B[10] => Add1.IN54
B[10] => Mod0.IN53
B[10] => Div0.IN53
B[10] => Mux5.IN28
B[10] => Mux58.IN29
B[10] => Add0.IN21
B[10] => Out.IN1
B[11] => LessThan0.IN53
B[11] => LessThan1.IN53
B[11] => Out.IN1
B[11] => Out.IN1
B[11] => Out.IN1
B[11] => ShiftLeft0.IN26
B[11] => ShiftRight0.IN26
B[11] => ShiftRight1.IN26
B[11] => Mult0.IN52
B[11] => Add1.IN53
B[11] => Mod0.IN52
B[11] => Div0.IN52
B[11] => Mux4.IN28
B[11] => Mux59.IN29
B[11] => Add0.IN20
B[11] => Out.IN1
B[12] => LessThan0.IN52
B[12] => LessThan1.IN52
B[12] => Out.IN1
B[12] => Out.IN1
B[12] => Out.IN1
B[12] => ShiftLeft0.IN25
B[12] => ShiftRight0.IN25
B[12] => ShiftRight1.IN25
B[12] => Mult0.IN51
B[12] => Add1.IN52
B[12] => Mod0.IN51
B[12] => Div0.IN51
B[12] => Mux3.IN28
B[12] => Mux60.IN29
B[12] => Add0.IN19
B[12] => Out.IN1
B[13] => LessThan0.IN51
B[13] => LessThan1.IN51
B[13] => Out.IN1
B[13] => Out.IN1
B[13] => Out.IN1
B[13] => ShiftLeft0.IN24
B[13] => ShiftRight0.IN24
B[13] => ShiftRight1.IN24
B[13] => Mult0.IN50
B[13] => Add1.IN51
B[13] => Mod0.IN50
B[13] => Div0.IN50
B[13] => Mux2.IN28
B[13] => Mux61.IN29
B[13] => Add0.IN18
B[13] => Out.IN1
B[14] => LessThan0.IN50
B[14] => LessThan1.IN50
B[14] => Out.IN1
B[14] => Out.IN1
B[14] => Out.IN1
B[14] => ShiftLeft0.IN23
B[14] => ShiftRight0.IN23
B[14] => ShiftRight1.IN23
B[14] => Mult0.IN49
B[14] => Add1.IN50
B[14] => Mod0.IN49
B[14] => Div0.IN49
B[14] => Mux1.IN28
B[14] => Mux62.IN29
B[14] => Add0.IN17
B[14] => Out.IN1
B[15] => LessThan0.IN49
B[15] => LessThan1.IN49
B[15] => Out.IN1
B[15] => Out.IN1
B[15] => Out.IN1
B[15] => ShiftLeft0.IN22
B[15] => ShiftRight0.IN22
B[15] => ShiftRight1.IN22
B[15] => Mult0.IN48
B[15] => Add1.IN49
B[15] => Mod0.IN48
B[15] => Div0.IN48
B[15] => Mux0.IN28
B[15] => Mux63.IN29
B[15] => Add0.IN16
B[15] => Out.IN1
B[16] => LessThan0.IN48
B[16] => LessThan1.IN48
B[16] => Out.IN1
B[16] => Out.IN1
B[16] => Out.IN1
B[16] => ShiftLeft0.IN21
B[16] => ShiftRight0.IN21
B[16] => ShiftRight1.IN21
B[16] => Mult0.IN47
B[16] => Add1.IN48
B[16] => Mod0.IN47
B[16] => Div0.IN47
B[16] => Add0.IN15
B[16] => Out.IN1
B[17] => LessThan0.IN47
B[17] => LessThan1.IN47
B[17] => Out.IN1
B[17] => Out.IN1
B[17] => Out.IN1
B[17] => ShiftLeft0.IN20
B[17] => ShiftRight0.IN20
B[17] => ShiftRight1.IN20
B[17] => Mult0.IN46
B[17] => Add1.IN47
B[17] => Mod0.IN46
B[17] => Div0.IN46
B[17] => Add0.IN14
B[17] => Out.IN1
B[18] => LessThan0.IN46
B[18] => LessThan1.IN46
B[18] => Out.IN1
B[18] => Out.IN1
B[18] => Out.IN1
B[18] => ShiftLeft0.IN19
B[18] => ShiftRight0.IN19
B[18] => ShiftRight1.IN19
B[18] => Mult0.IN45
B[18] => Add1.IN46
B[18] => Mod0.IN45
B[18] => Div0.IN45
B[18] => Add0.IN13
B[18] => Out.IN1
B[19] => LessThan0.IN45
B[19] => LessThan1.IN45
B[19] => Out.IN1
B[19] => Out.IN1
B[19] => Out.IN1
B[19] => ShiftLeft0.IN18
B[19] => ShiftRight0.IN18
B[19] => ShiftRight1.IN18
B[19] => Mult0.IN44
B[19] => Add1.IN45
B[19] => Mod0.IN44
B[19] => Div0.IN44
B[19] => Add0.IN12
B[19] => Out.IN1
B[20] => LessThan0.IN44
B[20] => LessThan1.IN44
B[20] => Out.IN1
B[20] => Out.IN1
B[20] => Out.IN1
B[20] => ShiftLeft0.IN17
B[20] => ShiftRight0.IN17
B[20] => ShiftRight1.IN17
B[20] => Mult0.IN43
B[20] => Add1.IN44
B[20] => Mod0.IN43
B[20] => Div0.IN43
B[20] => Add0.IN11
B[20] => Out.IN1
B[21] => LessThan0.IN43
B[21] => LessThan1.IN43
B[21] => Out.IN1
B[21] => Out.IN1
B[21] => Out.IN1
B[21] => ShiftLeft0.IN16
B[21] => ShiftRight0.IN16
B[21] => ShiftRight1.IN16
B[21] => Mult0.IN42
B[21] => Add1.IN43
B[21] => Mod0.IN42
B[21] => Div0.IN42
B[21] => Add0.IN10
B[21] => Out.IN1
B[22] => LessThan0.IN42
B[22] => LessThan1.IN42
B[22] => Out.IN1
B[22] => Out.IN1
B[22] => Out.IN1
B[22] => ShiftLeft0.IN15
B[22] => ShiftRight0.IN15
B[22] => ShiftRight1.IN15
B[22] => Mult0.IN41
B[22] => Add1.IN42
B[22] => Mod0.IN41
B[22] => Div0.IN41
B[22] => Add0.IN9
B[22] => Out.IN1
B[23] => LessThan0.IN41
B[23] => LessThan1.IN41
B[23] => Out.IN1
B[23] => Out.IN1
B[23] => Out.IN1
B[23] => ShiftLeft0.IN14
B[23] => ShiftRight0.IN14
B[23] => ShiftRight1.IN14
B[23] => Mult0.IN40
B[23] => Add1.IN41
B[23] => Mod0.IN40
B[23] => Div0.IN40
B[23] => Add0.IN8
B[23] => Out.IN1
B[24] => LessThan0.IN40
B[24] => LessThan1.IN40
B[24] => Out.IN1
B[24] => Out.IN1
B[24] => Out.IN1
B[24] => ShiftLeft0.IN13
B[24] => ShiftRight0.IN13
B[24] => ShiftRight1.IN13
B[24] => Mult0.IN39
B[24] => Add1.IN40
B[24] => Mod0.IN39
B[24] => Div0.IN39
B[24] => Add0.IN7
B[24] => Out.IN1
B[25] => LessThan0.IN39
B[25] => LessThan1.IN39
B[25] => Out.IN1
B[25] => Out.IN1
B[25] => Out.IN1
B[25] => ShiftLeft0.IN12
B[25] => ShiftRight0.IN12
B[25] => ShiftRight1.IN12
B[25] => Mult0.IN38
B[25] => Add1.IN39
B[25] => Mod0.IN38
B[25] => Div0.IN38
B[25] => Add0.IN6
B[25] => Out.IN1
B[26] => LessThan0.IN38
B[26] => LessThan1.IN38
B[26] => Out.IN1
B[26] => Out.IN1
B[26] => Out.IN1
B[26] => ShiftLeft0.IN11
B[26] => ShiftRight0.IN11
B[26] => ShiftRight1.IN11
B[26] => Mult0.IN37
B[26] => Add1.IN38
B[26] => Mod0.IN37
B[26] => Div0.IN37
B[26] => Add0.IN5
B[26] => Out.IN1
B[27] => LessThan0.IN37
B[27] => LessThan1.IN37
B[27] => Out.IN1
B[27] => Out.IN1
B[27] => Out.IN1
B[27] => ShiftLeft0.IN10
B[27] => ShiftRight0.IN10
B[27] => ShiftRight1.IN10
B[27] => Mult0.IN36
B[27] => Add1.IN37
B[27] => Mod0.IN36
B[27] => Div0.IN36
B[27] => Add0.IN4
B[27] => Out.IN1
B[28] => LessThan0.IN36
B[28] => LessThan1.IN36
B[28] => Out.IN1
B[28] => Out.IN1
B[28] => Out.IN1
B[28] => ShiftLeft0.IN9
B[28] => ShiftRight0.IN9
B[28] => ShiftRight1.IN9
B[28] => Mult0.IN35
B[28] => Add1.IN36
B[28] => Mod0.IN35
B[28] => Div0.IN35
B[28] => Add0.IN3
B[28] => Out.IN1
B[29] => LessThan0.IN35
B[29] => LessThan1.IN35
B[29] => Out.IN1
B[29] => Out.IN1
B[29] => Out.IN1
B[29] => ShiftLeft0.IN8
B[29] => ShiftRight0.IN8
B[29] => ShiftRight1.IN8
B[29] => Mult0.IN34
B[29] => Add1.IN35
B[29] => Mod0.IN34
B[29] => Div0.IN34
B[29] => Add0.IN2
B[29] => Out.IN1
B[30] => LessThan0.IN34
B[30] => LessThan1.IN34
B[30] => Out.IN1
B[30] => Out.IN1
B[30] => Out.IN1
B[30] => ShiftLeft0.IN7
B[30] => ShiftRight0.IN7
B[30] => ShiftRight1.IN7
B[30] => Mult0.IN33
B[30] => Add1.IN34
B[30] => Mod0.IN33
B[30] => Div0.IN33
B[30] => Add0.IN1
B[30] => Out.IN1
B[31] => LessThan0.IN33
B[31] => LessThan1.IN33
B[31] => Out.IN1
B[31] => Out.IN1
B[31] => Out.IN1
B[31] => ShiftLeft0.IN6
B[31] => ShiftRight0.IN6
B[31] => ShiftRight1.IN5
B[31] => ShiftRight1.IN6
B[31] => Mult0.IN32
B[31] => Add1.IN33
B[31] => Mod0.IN32
B[31] => Div0.IN32
B[31] => Out.IN1
B[31] => Add0.IN32
ALUop[0] => Mux0.IN33
ALUop[0] => Mux1.IN33
ALUop[0] => Mux2.IN33
ALUop[0] => Mux3.IN33
ALUop[0] => Mux4.IN33
ALUop[0] => Mux5.IN33
ALUop[0] => Mux6.IN33
ALUop[0] => Mux7.IN33
ALUop[0] => Mux8.IN33
ALUop[0] => Mux9.IN33
ALUop[0] => Mux10.IN33
ALUop[0] => Mux11.IN33
ALUop[0] => Mux12.IN33
ALUop[0] => Mux13.IN33
ALUop[0] => Mux14.IN33
ALUop[0] => Mux15.IN33
ALUop[0] => Mux16.IN33
ALUop[0] => Mux17.IN33
ALUop[0] => Mux18.IN33
ALUop[0] => Mux19.IN33
ALUop[0] => Mux20.IN33
ALUop[0] => Mux21.IN33
ALUop[0] => Mux22.IN33
ALUop[0] => Mux23.IN33
ALUop[0] => Mux24.IN33
ALUop[0] => Mux25.IN33
ALUop[0] => Mux26.IN33
ALUop[0] => Mux27.IN33
ALUop[0] => Mux28.IN33
ALUop[0] => Mux29.IN33
ALUop[0] => Mux30.IN33
ALUop[0] => Mux31.IN33
ALUop[0] => Decoder0.IN4
ALUop[0] => Mux32.IN34
ALUop[0] => Mux33.IN34
ALUop[0] => Mux34.IN34
ALUop[0] => Mux35.IN34
ALUop[0] => Mux36.IN34
ALUop[0] => Mux37.IN34
ALUop[0] => Mux38.IN34
ALUop[0] => Mux39.IN34
ALUop[0] => Mux40.IN34
ALUop[0] => Mux41.IN34
ALUop[0] => Mux42.IN34
ALUop[0] => Mux43.IN34
ALUop[0] => Mux44.IN34
ALUop[0] => Mux45.IN34
ALUop[0] => Mux46.IN34
ALUop[0] => Mux47.IN34
ALUop[0] => Mux48.IN34
ALUop[0] => Mux49.IN34
ALUop[0] => Mux50.IN34
ALUop[0] => Mux51.IN34
ALUop[0] => Mux52.IN34
ALUop[0] => Mux53.IN34
ALUop[0] => Mux54.IN34
ALUop[0] => Mux55.IN34
ALUop[0] => Mux56.IN34
ALUop[0] => Mux57.IN34
ALUop[0] => Mux58.IN34
ALUop[0] => Mux59.IN34
ALUop[0] => Mux60.IN34
ALUop[0] => Mux61.IN34
ALUop[0] => Mux62.IN34
ALUop[0] => Mux63.IN34
ALUop[0] => Mux64.IN36
ALUop[1] => Mux0.IN32
ALUop[1] => Mux1.IN32
ALUop[1] => Mux2.IN32
ALUop[1] => Mux3.IN32
ALUop[1] => Mux4.IN32
ALUop[1] => Mux5.IN32
ALUop[1] => Mux6.IN32
ALUop[1] => Mux7.IN32
ALUop[1] => Mux8.IN32
ALUop[1] => Mux9.IN32
ALUop[1] => Mux10.IN32
ALUop[1] => Mux11.IN32
ALUop[1] => Mux12.IN32
ALUop[1] => Mux13.IN32
ALUop[1] => Mux14.IN32
ALUop[1] => Mux15.IN32
ALUop[1] => Mux16.IN32
ALUop[1] => Mux17.IN32
ALUop[1] => Mux18.IN32
ALUop[1] => Mux19.IN32
ALUop[1] => Mux20.IN32
ALUop[1] => Mux21.IN32
ALUop[1] => Mux22.IN32
ALUop[1] => Mux23.IN32
ALUop[1] => Mux24.IN32
ALUop[1] => Mux25.IN32
ALUop[1] => Mux26.IN32
ALUop[1] => Mux27.IN32
ALUop[1] => Mux28.IN32
ALUop[1] => Mux29.IN32
ALUop[1] => Mux30.IN32
ALUop[1] => Mux31.IN32
ALUop[1] => Decoder0.IN3
ALUop[1] => Mux32.IN33
ALUop[1] => Mux33.IN33
ALUop[1] => Mux34.IN33
ALUop[1] => Mux35.IN33
ALUop[1] => Mux36.IN33
ALUop[1] => Mux37.IN33
ALUop[1] => Mux38.IN33
ALUop[1] => Mux39.IN33
ALUop[1] => Mux40.IN33
ALUop[1] => Mux41.IN33
ALUop[1] => Mux42.IN33
ALUop[1] => Mux43.IN33
ALUop[1] => Mux44.IN33
ALUop[1] => Mux45.IN33
ALUop[1] => Mux46.IN33
ALUop[1] => Mux47.IN33
ALUop[1] => Mux48.IN33
ALUop[1] => Mux49.IN33
ALUop[1] => Mux50.IN33
ALUop[1] => Mux51.IN33
ALUop[1] => Mux52.IN33
ALUop[1] => Mux53.IN33
ALUop[1] => Mux54.IN33
ALUop[1] => Mux55.IN33
ALUop[1] => Mux56.IN33
ALUop[1] => Mux57.IN33
ALUop[1] => Mux58.IN33
ALUop[1] => Mux59.IN33
ALUop[1] => Mux60.IN33
ALUop[1] => Mux61.IN33
ALUop[1] => Mux62.IN33
ALUop[1] => Mux63.IN33
ALUop[1] => Mux64.IN35
ALUop[2] => Mux0.IN31
ALUop[2] => Mux1.IN31
ALUop[2] => Mux2.IN31
ALUop[2] => Mux3.IN31
ALUop[2] => Mux4.IN31
ALUop[2] => Mux5.IN31
ALUop[2] => Mux6.IN31
ALUop[2] => Mux7.IN31
ALUop[2] => Mux8.IN31
ALUop[2] => Mux9.IN31
ALUop[2] => Mux10.IN31
ALUop[2] => Mux11.IN31
ALUop[2] => Mux12.IN31
ALUop[2] => Mux13.IN31
ALUop[2] => Mux14.IN31
ALUop[2] => Mux15.IN31
ALUop[2] => Mux16.IN31
ALUop[2] => Mux17.IN31
ALUop[2] => Mux18.IN31
ALUop[2] => Mux19.IN31
ALUop[2] => Mux20.IN31
ALUop[2] => Mux21.IN31
ALUop[2] => Mux22.IN31
ALUop[2] => Mux23.IN31
ALUop[2] => Mux24.IN31
ALUop[2] => Mux25.IN31
ALUop[2] => Mux26.IN31
ALUop[2] => Mux27.IN31
ALUop[2] => Mux28.IN31
ALUop[2] => Mux29.IN31
ALUop[2] => Mux30.IN31
ALUop[2] => Mux31.IN31
ALUop[2] => Decoder0.IN2
ALUop[2] => Mux32.IN32
ALUop[2] => Mux33.IN32
ALUop[2] => Mux34.IN32
ALUop[2] => Mux35.IN32
ALUop[2] => Mux36.IN32
ALUop[2] => Mux37.IN32
ALUop[2] => Mux38.IN32
ALUop[2] => Mux39.IN32
ALUop[2] => Mux40.IN32
ALUop[2] => Mux41.IN32
ALUop[2] => Mux42.IN32
ALUop[2] => Mux43.IN32
ALUop[2] => Mux44.IN32
ALUop[2] => Mux45.IN32
ALUop[2] => Mux46.IN32
ALUop[2] => Mux47.IN32
ALUop[2] => Mux48.IN32
ALUop[2] => Mux49.IN32
ALUop[2] => Mux50.IN32
ALUop[2] => Mux51.IN32
ALUop[2] => Mux52.IN32
ALUop[2] => Mux53.IN32
ALUop[2] => Mux54.IN32
ALUop[2] => Mux55.IN32
ALUop[2] => Mux56.IN32
ALUop[2] => Mux57.IN32
ALUop[2] => Mux58.IN32
ALUop[2] => Mux59.IN32
ALUop[2] => Mux60.IN32
ALUop[2] => Mux61.IN32
ALUop[2] => Mux62.IN32
ALUop[2] => Mux63.IN32
ALUop[2] => Mux64.IN34
ALUop[3] => Mux0.IN30
ALUop[3] => Mux1.IN30
ALUop[3] => Mux2.IN30
ALUop[3] => Mux3.IN30
ALUop[3] => Mux4.IN30
ALUop[3] => Mux5.IN30
ALUop[3] => Mux6.IN30
ALUop[3] => Mux7.IN30
ALUop[3] => Mux8.IN30
ALUop[3] => Mux9.IN30
ALUop[3] => Mux10.IN30
ALUop[3] => Mux11.IN30
ALUop[3] => Mux12.IN30
ALUop[3] => Mux13.IN30
ALUop[3] => Mux14.IN30
ALUop[3] => Mux15.IN30
ALUop[3] => Mux16.IN30
ALUop[3] => Mux17.IN30
ALUop[3] => Mux18.IN30
ALUop[3] => Mux19.IN30
ALUop[3] => Mux20.IN30
ALUop[3] => Mux21.IN30
ALUop[3] => Mux22.IN30
ALUop[3] => Mux23.IN30
ALUop[3] => Mux24.IN30
ALUop[3] => Mux25.IN30
ALUop[3] => Mux26.IN30
ALUop[3] => Mux27.IN30
ALUop[3] => Mux28.IN30
ALUop[3] => Mux29.IN30
ALUop[3] => Mux30.IN30
ALUop[3] => Mux31.IN30
ALUop[3] => Decoder0.IN1
ALUop[3] => Mux32.IN31
ALUop[3] => Mux33.IN31
ALUop[3] => Mux34.IN31
ALUop[3] => Mux35.IN31
ALUop[3] => Mux36.IN31
ALUop[3] => Mux37.IN31
ALUop[3] => Mux38.IN31
ALUop[3] => Mux39.IN31
ALUop[3] => Mux40.IN31
ALUop[3] => Mux41.IN31
ALUop[3] => Mux42.IN31
ALUop[3] => Mux43.IN31
ALUop[3] => Mux44.IN31
ALUop[3] => Mux45.IN31
ALUop[3] => Mux46.IN31
ALUop[3] => Mux47.IN31
ALUop[3] => Mux48.IN31
ALUop[3] => Mux49.IN31
ALUop[3] => Mux50.IN31
ALUop[3] => Mux51.IN31
ALUop[3] => Mux52.IN31
ALUop[3] => Mux53.IN31
ALUop[3] => Mux54.IN31
ALUop[3] => Mux55.IN31
ALUop[3] => Mux56.IN31
ALUop[3] => Mux57.IN31
ALUop[3] => Mux58.IN31
ALUop[3] => Mux59.IN31
ALUop[3] => Mux60.IN31
ALUop[3] => Mux61.IN31
ALUop[3] => Mux62.IN31
ALUop[3] => Mux63.IN31
ALUop[3] => Mux64.IN33
ALUop[4] => Mux0.IN29
ALUop[4] => Mux1.IN29
ALUop[4] => Mux2.IN29
ALUop[4] => Mux3.IN29
ALUop[4] => Mux4.IN29
ALUop[4] => Mux5.IN29
ALUop[4] => Mux6.IN29
ALUop[4] => Mux7.IN29
ALUop[4] => Mux8.IN29
ALUop[4] => Mux9.IN29
ALUop[4] => Mux10.IN29
ALUop[4] => Mux11.IN29
ALUop[4] => Mux12.IN29
ALUop[4] => Mux13.IN29
ALUop[4] => Mux14.IN29
ALUop[4] => Mux15.IN29
ALUop[4] => Mux16.IN29
ALUop[4] => Mux17.IN29
ALUop[4] => Mux18.IN29
ALUop[4] => Mux19.IN29
ALUop[4] => Mux20.IN29
ALUop[4] => Mux21.IN29
ALUop[4] => Mux22.IN29
ALUop[4] => Mux23.IN29
ALUop[4] => Mux24.IN29
ALUop[4] => Mux25.IN29
ALUop[4] => Mux26.IN29
ALUop[4] => Mux27.IN29
ALUop[4] => Mux28.IN29
ALUop[4] => Mux29.IN29
ALUop[4] => Mux30.IN29
ALUop[4] => Mux31.IN29
ALUop[4] => Decoder0.IN0
ALUop[4] => Mux32.IN30
ALUop[4] => Mux33.IN30
ALUop[4] => Mux34.IN30
ALUop[4] => Mux35.IN30
ALUop[4] => Mux36.IN30
ALUop[4] => Mux37.IN30
ALUop[4] => Mux38.IN30
ALUop[4] => Mux39.IN30
ALUop[4] => Mux40.IN30
ALUop[4] => Mux41.IN30
ALUop[4] => Mux42.IN30
ALUop[4] => Mux43.IN30
ALUop[4] => Mux44.IN30
ALUop[4] => Mux45.IN30
ALUop[4] => Mux46.IN30
ALUop[4] => Mux47.IN30
ALUop[4] => Mux48.IN30
ALUop[4] => Mux49.IN30
ALUop[4] => Mux50.IN30
ALUop[4] => Mux51.IN30
ALUop[4] => Mux52.IN30
ALUop[4] => Mux53.IN30
ALUop[4] => Mux54.IN30
ALUop[4] => Mux55.IN30
ALUop[4] => Mux56.IN30
ALUop[4] => Mux57.IN30
ALUop[4] => Mux58.IN30
ALUop[4] => Mux59.IN30
ALUop[4] => Mux60.IN30
ALUop[4] => Mux61.IN30
ALUop[4] => Mux62.IN30
ALUop[4] => Mux63.IN30
ALUop[4] => Mux64.IN32
Out[0] <= Out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= Out[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= Out[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= Out[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= Out[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= Out[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= Out[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= Out[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= Out[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= Out[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= Out[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= Out[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= Out[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= Out[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= Out[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= Out[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= Out[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= Out[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= Out[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= Out[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= Out[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= Out[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= Out[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= Out[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= Out[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[0] <= HI[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[1] <= HI[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[2] <= HI[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[3] <= HI[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[4] <= HI[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[5] <= HI[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[6] <= HI[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[7] <= HI[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[8] <= HI[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[9] <= HI[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[10] <= HI[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[11] <= HI[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[12] <= HI[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[13] <= HI[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[14] <= HI[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[15] <= HI[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[16] <= HI[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[17] <= HI[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[18] <= HI[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[19] <= HI[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[20] <= HI[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[21] <= HI[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[22] <= HI[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[23] <= HI[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[24] <= HI[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[25] <= HI[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[26] <= HI[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[27] <= HI[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[28] <= HI[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[29] <= HI[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[30] <= HI[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
HI[31] <= HI[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[0] <= LO[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[1] <= LO[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[2] <= LO[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[3] <= LO[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[4] <= LO[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[5] <= LO[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[6] <= LO[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[7] <= LO[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[8] <= LO[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[9] <= LO[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[10] <= LO[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[11] <= LO[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[12] <= LO[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[13] <= LO[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[14] <= LO[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[15] <= LO[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[16] <= LO[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[17] <= LO[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[18] <= LO[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[19] <= LO[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[20] <= LO[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[21] <= LO[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[22] <= LO[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[23] <= LO[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[24] <= LO[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[25] <= LO[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[26] <= LO[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[27] <= LO[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[28] <= LO[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[29] <= LO[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[30] <= LO[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
LO[31] <= LO[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
Zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|topModuleDevice|cpu:cpu|ex_mem:EXMEN
clock => rdRegister[0]~reg0.CLK
clock => rdRegister[1]~reg0.CLK
clock => rdRegister[2]~reg0.CLK
clock => rdRegister[3]~reg0.CLK
clock => rdRegister[4]~reg0.CLK
clock => writeDataOut[0]~reg0.CLK
clock => writeDataOut[1]~reg0.CLK
clock => writeDataOut[2]~reg0.CLK
clock => writeDataOut[3]~reg0.CLK
clock => writeDataOut[4]~reg0.CLK
clock => writeDataOut[5]~reg0.CLK
clock => writeDataOut[6]~reg0.CLK
clock => writeDataOut[7]~reg0.CLK
clock => writeDataOut[8]~reg0.CLK
clock => writeDataOut[9]~reg0.CLK
clock => writeDataOut[10]~reg0.CLK
clock => writeDataOut[11]~reg0.CLK
clock => writeDataOut[12]~reg0.CLK
clock => writeDataOut[13]~reg0.CLK
clock => writeDataOut[14]~reg0.CLK
clock => writeDataOut[15]~reg0.CLK
clock => writeDataOut[16]~reg0.CLK
clock => writeDataOut[17]~reg0.CLK
clock => writeDataOut[18]~reg0.CLK
clock => writeDataOut[19]~reg0.CLK
clock => writeDataOut[20]~reg0.CLK
clock => writeDataOut[21]~reg0.CLK
clock => writeDataOut[22]~reg0.CLK
clock => writeDataOut[23]~reg0.CLK
clock => writeDataOut[24]~reg0.CLK
clock => writeDataOut[25]~reg0.CLK
clock => writeDataOut[26]~reg0.CLK
clock => writeDataOut[27]~reg0.CLK
clock => writeDataOut[28]~reg0.CLK
clock => writeDataOut[29]~reg0.CLK
clock => writeDataOut[30]~reg0.CLK
clock => writeDataOut[31]~reg0.CLK
clock => ALURegister[0]~reg0.CLK
clock => ALURegister[1]~reg0.CLK
clock => ALURegister[2]~reg0.CLK
clock => ALURegister[3]~reg0.CLK
clock => ALURegister[4]~reg0.CLK
clock => ALURegister[5]~reg0.CLK
clock => ALURegister[6]~reg0.CLK
clock => ALURegister[7]~reg0.CLK
clock => ALURegister[8]~reg0.CLK
clock => ALURegister[9]~reg0.CLK
clock => ALURegister[10]~reg0.CLK
clock => ALURegister[11]~reg0.CLK
clock => ALURegister[12]~reg0.CLK
clock => ALURegister[13]~reg0.CLK
clock => ALURegister[14]~reg0.CLK
clock => ALURegister[15]~reg0.CLK
clock => ALURegister[16]~reg0.CLK
clock => ALURegister[17]~reg0.CLK
clock => ALURegister[18]~reg0.CLK
clock => ALURegister[19]~reg0.CLK
clock => ALURegister[20]~reg0.CLK
clock => ALURegister[21]~reg0.CLK
clock => ALURegister[22]~reg0.CLK
clock => ALURegister[23]~reg0.CLK
clock => ALURegister[24]~reg0.CLK
clock => ALURegister[25]~reg0.CLK
clock => ALURegister[26]~reg0.CLK
clock => ALURegister[27]~reg0.CLK
clock => ALURegister[28]~reg0.CLK
clock => ALURegister[29]~reg0.CLK
clock => ALURegister[30]~reg0.CLK
clock => ALURegister[31]~reg0.CLK
clock => memWriteRegister~reg0.CLK
clock => memReadRegister~reg0.CLK
clock => regWriteRegister~reg0.CLK
clock => memToRegRegister~reg0.CLK
reset => memToRegRegister.OUTPUTSELECT
reset => regWriteRegister.OUTPUTSELECT
reset => memReadRegister.OUTPUTSELECT
reset => memWriteRegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => ALURegister.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => writeDataOut.OUTPUTSELECT
reset => rdRegister.OUTPUTSELECT
reset => rdRegister.OUTPUTSELECT
reset => rdRegister.OUTPUTSELECT
reset => rdRegister.OUTPUTSELECT
reset => rdRegister.OUTPUTSELECT
memWrite => memWriteRegister.DATAA
memRead => memReadRegister.DATAA
memToReg => memToRegRegister.DATAA
regWrite => regWriteRegister.DATAA
rd[0] => rdRegister.DATAA
rd[1] => rdRegister.DATAA
rd[2] => rdRegister.DATAA
rd[3] => rdRegister.DATAA
rd[4] => rdRegister.DATAA
ALUout[0] => ALURegister.DATAA
ALUout[1] => ALURegister.DATAA
ALUout[2] => ALURegister.DATAA
ALUout[3] => ALURegister.DATAA
ALUout[4] => ALURegister.DATAA
ALUout[5] => ALURegister.DATAA
ALUout[6] => ALURegister.DATAA
ALUout[7] => ALURegister.DATAA
ALUout[8] => ALURegister.DATAA
ALUout[9] => ALURegister.DATAA
ALUout[10] => ALURegister.DATAA
ALUout[11] => ALURegister.DATAA
ALUout[12] => ALURegister.DATAA
ALUout[13] => ALURegister.DATAA
ALUout[14] => ALURegister.DATAA
ALUout[15] => ALURegister.DATAA
ALUout[16] => ALURegister.DATAA
ALUout[17] => ALURegister.DATAA
ALUout[18] => ALURegister.DATAA
ALUout[19] => ALURegister.DATAA
ALUout[20] => ALURegister.DATAA
ALUout[21] => ALURegister.DATAA
ALUout[22] => ALURegister.DATAA
ALUout[23] => ALURegister.DATAA
ALUout[24] => ALURegister.DATAA
ALUout[25] => ALURegister.DATAA
ALUout[26] => ALURegister.DATAA
ALUout[27] => ALURegister.DATAA
ALUout[28] => ALURegister.DATAA
ALUout[29] => ALURegister.DATAA
ALUout[30] => ALURegister.DATAA
ALUout[31] => ALURegister.DATAA
writeDataIn[0] => writeDataOut.DATAA
writeDataIn[1] => writeDataOut.DATAA
writeDataIn[2] => writeDataOut.DATAA
writeDataIn[3] => writeDataOut.DATAA
writeDataIn[4] => writeDataOut.DATAA
writeDataIn[5] => writeDataOut.DATAA
writeDataIn[6] => writeDataOut.DATAA
writeDataIn[7] => writeDataOut.DATAA
writeDataIn[8] => writeDataOut.DATAA
writeDataIn[9] => writeDataOut.DATAA
writeDataIn[10] => writeDataOut.DATAA
writeDataIn[11] => writeDataOut.DATAA
writeDataIn[12] => writeDataOut.DATAA
writeDataIn[13] => writeDataOut.DATAA
writeDataIn[14] => writeDataOut.DATAA
writeDataIn[15] => writeDataOut.DATAA
writeDataIn[16] => writeDataOut.DATAA
writeDataIn[17] => writeDataOut.DATAA
writeDataIn[18] => writeDataOut.DATAA
writeDataIn[19] => writeDataOut.DATAA
writeDataIn[20] => writeDataOut.DATAA
writeDataIn[21] => writeDataOut.DATAA
writeDataIn[22] => writeDataOut.DATAA
writeDataIn[23] => writeDataOut.DATAA
writeDataIn[24] => writeDataOut.DATAA
writeDataIn[25] => writeDataOut.DATAA
writeDataIn[26] => writeDataOut.DATAA
writeDataIn[27] => writeDataOut.DATAA
writeDataIn[28] => writeDataOut.DATAA
writeDataIn[29] => writeDataOut.DATAA
writeDataIn[30] => writeDataOut.DATAA
writeDataIn[31] => writeDataOut.DATAA
memWriteRegister <= memWriteRegister~reg0.DB_MAX_OUTPUT_PORT_TYPE
memReadRegister <= memReadRegister~reg0.DB_MAX_OUTPUT_PORT_TYPE
memToRegRegister <= memToRegRegister~reg0.DB_MAX_OUTPUT_PORT_TYPE
regWriteRegister <= regWriteRegister~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[0] <= ALURegister[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[1] <= ALURegister[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[2] <= ALURegister[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[3] <= ALURegister[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[4] <= ALURegister[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[5] <= ALURegister[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[6] <= ALURegister[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[7] <= ALURegister[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[8] <= ALURegister[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[9] <= ALURegister[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[10] <= ALURegister[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[11] <= ALURegister[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[12] <= ALURegister[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[13] <= ALURegister[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[14] <= ALURegister[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[15] <= ALURegister[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[16] <= ALURegister[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[17] <= ALURegister[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[18] <= ALURegister[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[19] <= ALURegister[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[20] <= ALURegister[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[21] <= ALURegister[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[22] <= ALURegister[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[23] <= ALURegister[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[24] <= ALURegister[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[25] <= ALURegister[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[26] <= ALURegister[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[27] <= ALURegister[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[28] <= ALURegister[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[29] <= ALURegister[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[30] <= ALURegister[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALURegister[31] <= ALURegister[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[0] <= writeDataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[1] <= writeDataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[2] <= writeDataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[3] <= writeDataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[4] <= writeDataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[5] <= writeDataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[6] <= writeDataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[7] <= writeDataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[8] <= writeDataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[9] <= writeDataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[10] <= writeDataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[11] <= writeDataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[12] <= writeDataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[13] <= writeDataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[14] <= writeDataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[15] <= writeDataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[16] <= writeDataOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[17] <= writeDataOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[18] <= writeDataOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[19] <= writeDataOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[20] <= writeDataOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[21] <= writeDataOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[22] <= writeDataOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[23] <= writeDataOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[24] <= writeDataOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[25] <= writeDataOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[26] <= writeDataOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[27] <= writeDataOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[28] <= writeDataOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[29] <= writeDataOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[30] <= writeDataOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeDataOut[31] <= writeDataOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdRegister[0] <= rdRegister[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdRegister[1] <= rdRegister[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdRegister[2] <= rdRegister[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdRegister[3] <= rdRegister[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdRegister[4] <= rdRegister[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|topModuleDevice|cpu:cpu|mem_wb:MEMWB
clock => rdRegister[0]~reg0.CLK
clock => rdRegister[1]~reg0.CLK
clock => rdRegister[2]~reg0.CLK
clock => rdRegister[3]~reg0.CLK
clock => rdRegister[4]~reg0.CLK
clock => ALUOutRegister[0]~reg0.CLK
clock => ALUOutRegister[1]~reg0.CLK
clock => ALUOutRegister[2]~reg0.CLK
clock => ALUOutRegister[3]~reg0.CLK
clock => ALUOutRegister[4]~reg0.CLK
clock => ALUOutRegister[5]~reg0.CLK
clock => ALUOutRegister[6]~reg0.CLK
clock => ALUOutRegister[7]~reg0.CLK
clock => ALUOutRegister[8]~reg0.CLK
clock => ALUOutRegister[9]~reg0.CLK
clock => ALUOutRegister[10]~reg0.CLK
clock => ALUOutRegister[11]~reg0.CLK
clock => ALUOutRegister[12]~reg0.CLK
clock => ALUOutRegister[13]~reg0.CLK
clock => ALUOutRegister[14]~reg0.CLK
clock => ALUOutRegister[15]~reg0.CLK
clock => ALUOutRegister[16]~reg0.CLK
clock => ALUOutRegister[17]~reg0.CLK
clock => ALUOutRegister[18]~reg0.CLK
clock => ALUOutRegister[19]~reg0.CLK
clock => ALUOutRegister[20]~reg0.CLK
clock => ALUOutRegister[21]~reg0.CLK
clock => ALUOutRegister[22]~reg0.CLK
clock => ALUOutRegister[23]~reg0.CLK
clock => ALUOutRegister[24]~reg0.CLK
clock => ALUOutRegister[25]~reg0.CLK
clock => ALUOutRegister[26]~reg0.CLK
clock => ALUOutRegister[27]~reg0.CLK
clock => ALUOutRegister[28]~reg0.CLK
clock => ALUOutRegister[29]~reg0.CLK
clock => ALUOutRegister[30]~reg0.CLK
clock => ALUOutRegister[31]~reg0.CLK
clock => memOutRegister[0]~reg0.CLK
clock => memOutRegister[1]~reg0.CLK
clock => memOutRegister[2]~reg0.CLK
clock => memOutRegister[3]~reg0.CLK
clock => memOutRegister[4]~reg0.CLK
clock => memOutRegister[5]~reg0.CLK
clock => memOutRegister[6]~reg0.CLK
clock => memOutRegister[7]~reg0.CLK
clock => memOutRegister[8]~reg0.CLK
clock => memOutRegister[9]~reg0.CLK
clock => memOutRegister[10]~reg0.CLK
clock => memOutRegister[11]~reg0.CLK
clock => memOutRegister[12]~reg0.CLK
clock => memOutRegister[13]~reg0.CLK
clock => memOutRegister[14]~reg0.CLK
clock => memOutRegister[15]~reg0.CLK
clock => memOutRegister[16]~reg0.CLK
clock => memOutRegister[17]~reg0.CLK
clock => memOutRegister[18]~reg0.CLK
clock => memOutRegister[19]~reg0.CLK
clock => memOutRegister[20]~reg0.CLK
clock => memOutRegister[21]~reg0.CLK
clock => memOutRegister[22]~reg0.CLK
clock => memOutRegister[23]~reg0.CLK
clock => memOutRegister[24]~reg0.CLK
clock => memOutRegister[25]~reg0.CLK
clock => memOutRegister[26]~reg0.CLK
clock => memOutRegister[27]~reg0.CLK
clock => memOutRegister[28]~reg0.CLK
clock => memOutRegister[29]~reg0.CLK
clock => memOutRegister[30]~reg0.CLK
clock => memOutRegister[31]~reg0.CLK
clock => regWriteRegister~reg0.CLK
clock => memToRegRegister~reg0.CLK
reset => memToRegRegister.OUTPUTSELECT
reset => regWriteRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => memOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => ALUOutRegister.OUTPUTSELECT
reset => rdRegister.OUTPUTSELECT
reset => rdRegister.OUTPUTSELECT
reset => rdRegister.OUTPUTSELECT
reset => rdRegister.OUTPUTSELECT
reset => rdRegister.OUTPUTSELECT
memToReg => memToRegRegister.DATAA
regWrite => regWriteRegister.DATAA
rd[0] => rdRegister.DATAA
rd[1] => rdRegister.DATAA
rd[2] => rdRegister.DATAA
rd[3] => rdRegister.DATAA
rd[4] => rdRegister.DATAA
memOut[0] => memOutRegister.DATAA
memOut[1] => memOutRegister.DATAA
memOut[2] => memOutRegister.DATAA
memOut[3] => memOutRegister.DATAA
memOut[4] => memOutRegister.DATAA
memOut[5] => memOutRegister.DATAA
memOut[6] => memOutRegister.DATAA
memOut[7] => memOutRegister.DATAA
memOut[8] => memOutRegister.DATAA
memOut[9] => memOutRegister.DATAA
memOut[10] => memOutRegister.DATAA
memOut[11] => memOutRegister.DATAA
memOut[12] => memOutRegister.DATAA
memOut[13] => memOutRegister.DATAA
memOut[14] => memOutRegister.DATAA
memOut[15] => memOutRegister.DATAA
memOut[16] => memOutRegister.DATAA
memOut[17] => memOutRegister.DATAA
memOut[18] => memOutRegister.DATAA
memOut[19] => memOutRegister.DATAA
memOut[20] => memOutRegister.DATAA
memOut[21] => memOutRegister.DATAA
memOut[22] => memOutRegister.DATAA
memOut[23] => memOutRegister.DATAA
memOut[24] => memOutRegister.DATAA
memOut[25] => memOutRegister.DATAA
memOut[26] => memOutRegister.DATAA
memOut[27] => memOutRegister.DATAA
memOut[28] => memOutRegister.DATAA
memOut[29] => memOutRegister.DATAA
memOut[30] => memOutRegister.DATAA
memOut[31] => memOutRegister.DATAA
ALUOut[0] => ALUOutRegister.DATAA
ALUOut[1] => ALUOutRegister.DATAA
ALUOut[2] => ALUOutRegister.DATAA
ALUOut[3] => ALUOutRegister.DATAA
ALUOut[4] => ALUOutRegister.DATAA
ALUOut[5] => ALUOutRegister.DATAA
ALUOut[6] => ALUOutRegister.DATAA
ALUOut[7] => ALUOutRegister.DATAA
ALUOut[8] => ALUOutRegister.DATAA
ALUOut[9] => ALUOutRegister.DATAA
ALUOut[10] => ALUOutRegister.DATAA
ALUOut[11] => ALUOutRegister.DATAA
ALUOut[12] => ALUOutRegister.DATAA
ALUOut[13] => ALUOutRegister.DATAA
ALUOut[14] => ALUOutRegister.DATAA
ALUOut[15] => ALUOutRegister.DATAA
ALUOut[16] => ALUOutRegister.DATAA
ALUOut[17] => ALUOutRegister.DATAA
ALUOut[18] => ALUOutRegister.DATAA
ALUOut[19] => ALUOutRegister.DATAA
ALUOut[20] => ALUOutRegister.DATAA
ALUOut[21] => ALUOutRegister.DATAA
ALUOut[22] => ALUOutRegister.DATAA
ALUOut[23] => ALUOutRegister.DATAA
ALUOut[24] => ALUOutRegister.DATAA
ALUOut[25] => ALUOutRegister.DATAA
ALUOut[26] => ALUOutRegister.DATAA
ALUOut[27] => ALUOutRegister.DATAA
ALUOut[28] => ALUOutRegister.DATAA
ALUOut[29] => ALUOutRegister.DATAA
ALUOut[30] => ALUOutRegister.DATAA
ALUOut[31] => ALUOutRegister.DATAA
memToRegRegister <= memToRegRegister~reg0.DB_MAX_OUTPUT_PORT_TYPE
regWriteRegister <= regWriteRegister~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[0] <= memOutRegister[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[1] <= memOutRegister[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[2] <= memOutRegister[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[3] <= memOutRegister[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[4] <= memOutRegister[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[5] <= memOutRegister[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[6] <= memOutRegister[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[7] <= memOutRegister[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[8] <= memOutRegister[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[9] <= memOutRegister[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[10] <= memOutRegister[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[11] <= memOutRegister[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[12] <= memOutRegister[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[13] <= memOutRegister[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[14] <= memOutRegister[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[15] <= memOutRegister[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[16] <= memOutRegister[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[17] <= memOutRegister[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[18] <= memOutRegister[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[19] <= memOutRegister[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[20] <= memOutRegister[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[21] <= memOutRegister[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[22] <= memOutRegister[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[23] <= memOutRegister[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[24] <= memOutRegister[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[25] <= memOutRegister[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[26] <= memOutRegister[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[27] <= memOutRegister[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[28] <= memOutRegister[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[29] <= memOutRegister[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[30] <= memOutRegister[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memOutRegister[31] <= memOutRegister[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[0] <= ALUOutRegister[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[1] <= ALUOutRegister[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[2] <= ALUOutRegister[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[3] <= ALUOutRegister[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[4] <= ALUOutRegister[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[5] <= ALUOutRegister[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[6] <= ALUOutRegister[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[7] <= ALUOutRegister[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[8] <= ALUOutRegister[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[9] <= ALUOutRegister[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[10] <= ALUOutRegister[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[11] <= ALUOutRegister[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[12] <= ALUOutRegister[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[13] <= ALUOutRegister[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[14] <= ALUOutRegister[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[15] <= ALUOutRegister[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[16] <= ALUOutRegister[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[17] <= ALUOutRegister[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[18] <= ALUOutRegister[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[19] <= ALUOutRegister[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[20] <= ALUOutRegister[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[21] <= ALUOutRegister[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[22] <= ALUOutRegister[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[23] <= ALUOutRegister[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[24] <= ALUOutRegister[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[25] <= ALUOutRegister[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[26] <= ALUOutRegister[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[27] <= ALUOutRegister[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[28] <= ALUOutRegister[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[29] <= ALUOutRegister[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[30] <= ALUOutRegister[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutRegister[31] <= ALUOutRegister[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdRegister[0] <= rdRegister[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdRegister[1] <= rdRegister[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdRegister[2] <= rdRegister[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdRegister[3] <= rdRegister[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdRegister[4] <= rdRegister[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|topModuleDevice|cpu:cpu|mux_2_32:RegisterMemoryDataInMux
A[0] => out.DATAB
A[1] => out.DATAB
A[2] => out.DATAB
A[3] => out.DATAB
A[4] => out.DATAB
A[5] => out.DATAB
A[6] => out.DATAB
A[7] => out.DATAB
A[8] => out.DATAB
A[9] => out.DATAB
A[10] => out.DATAB
A[11] => out.DATAB
A[12] => out.DATAB
A[13] => out.DATAB
A[14] => out.DATAB
A[15] => out.DATAB
A[16] => out.DATAB
A[17] => out.DATAB
A[18] => out.DATAB
A[19] => out.DATAB
A[20] => out.DATAB
A[21] => out.DATAB
A[22] => out.DATAB
A[23] => out.DATAB
A[24] => out.DATAB
A[25] => out.DATAB
A[26] => out.DATAB
A[27] => out.DATAB
A[28] => out.DATAB
A[29] => out.DATAB
A[30] => out.DATAB
A[31] => out.DATAB
B[0] => out.DATAA
B[1] => out.DATAA
B[2] => out.DATAA
B[3] => out.DATAA
B[4] => out.DATAA
B[5] => out.DATAA
B[6] => out.DATAA
B[7] => out.DATAA
B[8] => out.DATAA
B[9] => out.DATAA
B[10] => out.DATAA
B[11] => out.DATAA
B[12] => out.DATAA
B[13] => out.DATAA
B[14] => out.DATAA
B[15] => out.DATAA
B[16] => out.DATAA
B[17] => out.DATAA
B[18] => out.DATAA
B[19] => out.DATAA
B[20] => out.DATAA
B[21] => out.DATAA
B[22] => out.DATAA
B[23] => out.DATAA
B[24] => out.DATAA
B[25] => out.DATAA
B[26] => out.DATAA
B[27] => out.DATAA
B[28] => out.DATAA
B[29] => out.DATAA
B[30] => out.DATAA
B[31] => out.DATAA
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
Sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|topModuleDevice|device_manager:monitor
memOutIn[0] => memOutOut.DATAA
memOutIn[1] => memOutOut.DATAA
memOutIn[2] => memOutOut.DATAA
memOutIn[3] => memOutOut.DATAA
memOutIn[4] => memOutOut.DATAA
memOutIn[5] => memOutOut.DATAA
memOutIn[6] => memOutOut.DATAA
memOutIn[7] => memOutOut.DATAA
memOutIn[8] => memOutOut.DATAA
memOutIn[9] => memOutOut.DATAA
memOutIn[10] => memOutOut.DATAA
memOutIn[11] => memOutOut.DATAA
memOutIn[12] => memOutOut.DATAA
memOutIn[13] => memOutOut.DATAA
memOutIn[14] => memOutOut.DATAA
memOutIn[15] => memOutOut.DATAA
memOutIn[16] => memOutOut.DATAA
memOutIn[17] => memOutOut.DATAA
memOutIn[18] => memOutOut.DATAA
memOutIn[19] => memOutOut.DATAA
memOutIn[20] => memOutOut.DATAA
memOutIn[21] => memOutOut.DATAA
memOutIn[22] => memOutOut.DATAA
memOutIn[23] => memOutOut.DATAA
memOutIn[24] => memOutOut.DATAA
memOutIn[25] => memOutOut.DATAA
memOutIn[26] => memOutOut.DATAA
memOutIn[27] => memOutOut.DATAA
memOutIn[28] => memOutOut.DATAA
memOutIn[29] => memOutOut.DATAA
memOutIn[30] => memOutOut.DATAA
memOutIn[31] => memOutOut.DATAA
addressIn[0] => Equal0.IN31
addressIn[0] => Equal1.IN31
addressIn[1] => Equal0.IN30
addressIn[1] => Equal1.IN30
addressIn[2] => Equal0.IN29
addressIn[2] => Equal1.IN13
addressIn[3] => Equal0.IN12
addressIn[3] => Equal1.IN12
addressIn[4] => Equal0.IN11
addressIn[4] => Equal1.IN11
addressIn[5] => Equal0.IN10
addressIn[5] => Equal1.IN10
addressIn[6] => Equal0.IN9
addressIn[6] => Equal1.IN9
addressIn[7] => Equal0.IN8
addressIn[7] => Equal1.IN8
addressIn[8] => Equal0.IN7
addressIn[8] => Equal1.IN7
addressIn[9] => Equal0.IN6
addressIn[9] => Equal1.IN6
addressIn[10] => Equal0.IN5
addressIn[10] => Equal1.IN5
addressIn[11] => Equal0.IN4
addressIn[11] => Equal1.IN4
addressIn[12] => Equal0.IN3
addressIn[12] => Equal1.IN3
addressIn[13] => Equal0.IN2
addressIn[13] => Equal1.IN2
addressIn[14] => Equal0.IN1
addressIn[14] => Equal1.IN1
addressIn[15] => Equal0.IN0
addressIn[15] => Equal1.IN0
addressIn[16] => Equal0.IN28
addressIn[16] => Equal1.IN29
addressIn[17] => Equal0.IN27
addressIn[17] => Equal1.IN28
addressIn[18] => Equal0.IN26
addressIn[18] => Equal1.IN27
addressIn[19] => Equal0.IN25
addressIn[19] => Equal1.IN26
addressIn[20] => Equal0.IN24
addressIn[20] => Equal1.IN25
addressIn[21] => Equal0.IN23
addressIn[21] => Equal1.IN24
addressIn[22] => Equal0.IN22
addressIn[22] => Equal1.IN23
addressIn[23] => Equal0.IN21
addressIn[23] => Equal1.IN22
addressIn[24] => Equal0.IN20
addressIn[24] => Equal1.IN21
addressIn[25] => Equal0.IN19
addressIn[25] => Equal1.IN20
addressIn[26] => Equal0.IN18
addressIn[26] => Equal1.IN19
addressIn[27] => Equal0.IN17
addressIn[27] => Equal1.IN18
addressIn[28] => Equal0.IN16
addressIn[28] => Equal1.IN17
addressIn[29] => Equal0.IN15
addressIn[29] => Equal1.IN16
addressIn[30] => Equal0.IN14
addressIn[30] => Equal1.IN15
addressIn[31] => Equal0.IN13
addressIn[31] => Equal1.IN14
dataIn[0] => data[0]$latch.DATAIN
dataIn[1] => data[1]$latch.DATAIN
dataIn[2] => data[2]$latch.DATAIN
dataIn[3] => data[3]$latch.DATAIN
dataIn[4] => data[4]$latch.DATAIN
dataIn[5] => data[5]$latch.DATAIN
dataIn[6] => data[6]$latch.DATAIN
dataIn[7] => data[7]$latch.DATAIN
dataIn[8] => data[8]$latch.DATAIN
dataIn[9] => data[9]$latch.DATAIN
dataIn[10] => data[10]$latch.DATAIN
dataIn[11] => data[11]$latch.DATAIN
dataIn[12] => data[12]$latch.DATAIN
dataIn[13] => data[13]$latch.DATAIN
dataIn[14] => data[14]$latch.DATAIN
dataIn[15] => data[15]$latch.DATAIN
dataIn[16] => data[16]$latch.DATAIN
dataIn[17] => data[17]$latch.DATAIN
dataIn[18] => data[18]$latch.DATAIN
dataIn[19] => data[19]$latch.DATAIN
dataIn[20] => data[20]$latch.DATAIN
dataIn[21] => data[21]$latch.DATAIN
dataIn[22] => data[22]$latch.DATAIN
dataIn[23] => data[23]$latch.DATAIN
dataIn[24] => data[24]$latch.DATAIN
dataIn[25] => data[25]$latch.DATAIN
dataIn[26] => data[26]$latch.DATAIN
dataIn[27] => data[27]$latch.DATAIN
dataIn[28] => data[28]$latch.DATAIN
dataIn[29] => data[29]$latch.DATAIN
dataIn[30] => data[30]$latch.DATAIN
dataIn[31] => data[31]$latch.DATAIN
readIn => readOut.DATAA
writeIn => writeOut.DATAA
finish => statusReg.OUTPUTSELECT
finish => statusReg.LATCH_ENABLE
readOut <= readOut.DB_MAX_OUTPUT_PORT_TYPE
writeOut <= writeOut.DB_MAX_OUTPUT_PORT_TYPE
start <= always0.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[30] <= data[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[31] <= data[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[0] <= memOutOut[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[1] <= memOutOut[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[2] <= memOutOut[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[3] <= memOutOut[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[4] <= memOutOut[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[5] <= memOutOut[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[6] <= memOutOut[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[7] <= memOutOut[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[8] <= memOutOut[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[9] <= memOutOut[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[10] <= memOutOut[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[11] <= memOutOut[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[12] <= memOutOut[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[13] <= memOutOut[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[14] <= memOutOut[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[15] <= memOutOut[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[16] <= memOutOut[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[17] <= memOutOut[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[18] <= memOutOut[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[19] <= memOutOut[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[20] <= memOutOut[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[21] <= memOutOut[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[22] <= memOutOut[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[23] <= memOutOut[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[24] <= memOutOut[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[25] <= memOutOut[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[26] <= memOutOut[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[27] <= memOutOut[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[28] <= memOutOut[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[29] <= memOutOut[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[30] <= memOutOut[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
memOutOut[31] <= memOutOut[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|topModuleDevice|full_transmitter:Transmitter
data[0] => buffer.DATAB
data[1] => buffer.DATAB
data[2] => buffer.DATAB
data[3] => buffer.DATAB
data[4] => buffer.DATAB
data[5] => buffer.DATAB
data[6] => buffer.DATAB
data[7] => buffer.DATAB
data[8] => buffer.DATAB
data[9] => buffer.DATAB
data[10] => buffer.DATAB
data[11] => buffer.DATAB
data[12] => buffer.DATAB
data[13] => buffer.DATAB
data[14] => buffer.DATAB
data[15] => buffer.DATAB
data[16] => buffer.DATAB
data[17] => buffer.DATAB
data[18] => buffer.DATAB
data[19] => buffer.DATAB
data[20] => buffer.DATAB
data[21] => buffer.DATAB
data[22] => buffer.DATAB
data[23] => buffer.DATAB
data[24] => buffer.DATAB
data[25] => buffer.DATAB
data[26] => buffer.DATAB
data[27] => buffer.DATAB
data[28] => buffer.DATAB
data[29] => buffer.DATAB
data[30] => buffer.DATAB
data[31] => buffer.DATAB
clk => buffer[0].CLK
clk => buffer[1].CLK
clk => buffer[2].CLK
clk => buffer[3].CLK
clk => buffer[4].CLK
clk => buffer[5].CLK
clk => buffer[6].CLK
clk => buffer[7].CLK
clk => buffer[8].CLK
clk => buffer[9].CLK
clk => buffer[10].CLK
clk => buffer[11].CLK
clk => buffer[12].CLK
clk => buffer[13].CLK
clk => buffer[14].CLK
clk => buffer[15].CLK
clk => buffer[16].CLK
clk => buffer[17].CLK
clk => buffer[18].CLK
clk => buffer[19].CLK
clk => buffer[20].CLK
clk => buffer[21].CLK
clk => buffer[22].CLK
clk => buffer[23].CLK
clk => buffer[24].CLK
clk => buffer[25].CLK
clk => buffer[26].CLK
clk => buffer[27].CLK
clk => buffer[28].CLK
clk => buffer[29].CLK
clk => buffer[30].CLK
clk => buffer[31].CLK
clk => buffer[32].CLK
clk => buffer[33].CLK
clk => buffer[34].CLK
clk => buffer[35].CLK
clk => buffer[36].CLK
clk => buffer[37].CLK
clk => buffer[38].CLK
clk => buffer[39].CLK
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer.OUTPUTSELECT
start => buffer[0].DATAIN
TxD <= TxD.DB_MAX_OUTPUT_PORT_TYPE
finish <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|topModuleDevice|data_memory:mem
clk => clk.IN1
memWrite => ~NO_FANOUT~
memRead2 => readData2[7].IN0
memRead2 => readData2[15].IN0
memRead2 => readData2[23].IN0
memRead2 => readData2[31].IN0
address[0] => Add0.IN32
address[0] => Add2.IN32
address[0] => Selector15.IN3
address[0] => Add5.IN32
address[1] => Add0.IN31
address[1] => Add1.IN30
address[1] => Add2.IN31
address[1] => Selector14.IN3
address[1] => Add5.IN31
address[2] => Add0.IN30
address[2] => Add1.IN29
address[2] => Add2.IN30
address[2] => Selector13.IN3
address[2] => Add5.IN30
address[3] => Add0.IN29
address[3] => Add1.IN28
address[3] => Add2.IN29
address[3] => Selector12.IN3
address[3] => Add5.IN29
address[4] => Add0.IN28
address[4] => Add1.IN27
address[4] => Add2.IN28
address[4] => Selector11.IN3
address[4] => Add5.IN28
address[5] => Add0.IN27
address[5] => Add1.IN26
address[5] => Add2.IN27
address[5] => Selector10.IN3
address[5] => Add5.IN27
address[6] => Add0.IN26
address[6] => Add1.IN25
address[6] => Add2.IN26
address[6] => Selector9.IN3
address[6] => Add5.IN26
address[7] => Add0.IN25
address[7] => Add1.IN24
address[7] => Add2.IN25
address[7] => Selector8.IN3
address[7] => Add5.IN25
address[8] => Add0.IN24
address[8] => Add1.IN23
address[8] => Add2.IN24
address[8] => Selector7.IN3
address[8] => Add5.IN24
address[9] => Add0.IN23
address[9] => Add1.IN22
address[9] => Add2.IN23
address[9] => Selector6.IN3
address[9] => Add5.IN23
address[10] => Add0.IN22
address[10] => Add1.IN21
address[10] => Add2.IN22
address[10] => Selector5.IN3
address[10] => Add5.IN22
address[11] => Add0.IN21
address[11] => Add1.IN20
address[11] => Add2.IN21
address[11] => Selector4.IN3
address[11] => Add5.IN21
address[12] => Add0.IN20
address[12] => Add1.IN19
address[12] => Add2.IN20
address[12] => Selector3.IN3
address[12] => Add5.IN20
address[13] => Add0.IN19
address[13] => Add1.IN18
address[13] => Add2.IN19
address[13] => Selector2.IN3
address[13] => Add5.IN19
address[14] => Add0.IN18
address[14] => Add1.IN17
address[14] => Add2.IN18
address[14] => Selector1.IN3
address[14] => Add5.IN18
address[15] => Add0.IN17
address[15] => Add1.IN16
address[15] => Add2.IN17
address[15] => Selector0.IN3
address[15] => Add5.IN17
address[16] => ~NO_FANOUT~
address[17] => ~NO_FANOUT~
address[18] => ~NO_FANOUT~
address[19] => ~NO_FANOUT~
address[20] => ~NO_FANOUT~
address[21] => ~NO_FANOUT~
address[22] => ~NO_FANOUT~
address[23] => ~NO_FANOUT~
address[24] => ~NO_FANOUT~
address[25] => ~NO_FANOUT~
address[26] => ~NO_FANOUT~
address[27] => ~NO_FANOUT~
address[28] => ~NO_FANOUT~
address[29] => ~NO_FANOUT~
address[30] => ~NO_FANOUT~
address[31] => ~NO_FANOUT~
address2[0] => Add3.IN32
address2[0] => Selector31.IN3
address2[1] => Add3.IN31
address2[1] => Add4.IN30
address2[1] => Selector30.IN3
address2[2] => Add3.IN30
address2[2] => Add4.IN29
address2[2] => Selector29.IN3
address2[3] => Add3.IN29
address2[3] => Add4.IN28
address2[3] => Selector28.IN3
address2[4] => Add3.IN28
address2[4] => Add4.IN27
address2[4] => Selector27.IN3
address2[5] => Add3.IN27
address2[5] => Add4.IN26
address2[5] => Selector26.IN3
address2[6] => Add3.IN26
address2[6] => Add4.IN25
address2[6] => Selector25.IN3
address2[7] => Add3.IN25
address2[7] => Add4.IN24
address2[7] => Selector24.IN3
address2[8] => Add3.IN24
address2[8] => Add4.IN23
address2[8] => Selector23.IN3
address2[9] => Add3.IN23
address2[9] => Add4.IN22
address2[9] => Selector22.IN3
address2[10] => Add3.IN22
address2[10] => Add4.IN21
address2[10] => Selector21.IN3
address2[11] => Add3.IN21
address2[11] => Add4.IN20
address2[11] => Selector20.IN3
address2[12] => Add3.IN20
address2[12] => Add4.IN19
address2[12] => Selector19.IN3
address2[13] => Add3.IN19
address2[13] => Add4.IN18
address2[13] => Selector18.IN3
address2[14] => Add3.IN18
address2[14] => Add4.IN17
address2[14] => Selector17.IN3
address2[15] => Add3.IN17
address2[15] => Add4.IN16
address2[15] => Selector16.IN3
address2[16] => ~NO_FANOUT~
address2[17] => ~NO_FANOUT~
address2[18] => ~NO_FANOUT~
address2[19] => ~NO_FANOUT~
address2[20] => ~NO_FANOUT~
address2[21] => ~NO_FANOUT~
address2[22] => ~NO_FANOUT~
address2[23] => ~NO_FANOUT~
address2[24] => ~NO_FANOUT~
address2[25] => ~NO_FANOUT~
address2[26] => ~NO_FANOUT~
address2[27] => ~NO_FANOUT~
address2[28] => ~NO_FANOUT~
address2[29] => ~NO_FANOUT~
address2[30] => ~NO_FANOUT~
address2[31] => ~NO_FANOUT~
readData[0] <= readData[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData[1] <= readData[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData[2] <= readData[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData[3] <= readData[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData[4] <= readData[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData[5] <= readData[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData[6] <= readData[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData[7] <= readData[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData[8] <= readData[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData[9] <= readData[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData[10] <= readData[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData[11] <= readData[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData[12] <= readData[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData[13] <= readData[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData[14] <= readData[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData[15] <= readData[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData[16] <= readData[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData[17] <= readData[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData[18] <= readData[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData[19] <= readData[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData[20] <= readData[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData[21] <= readData[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData[22] <= readData[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData[23] <= readData[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData[24] <= readData[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData[25] <= readData[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData[26] <= readData[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData[27] <= readData[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData[28] <= readData[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData[29] <= readData[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData[30] <= readData[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData[31] <= readData[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[0] <= readData2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[1] <= readData2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[2] <= readData2[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[3] <= readData2[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[4] <= readData2[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[5] <= readData2[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[6] <= readData2[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[7] <= readData2[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[8] <= readData2[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[9] <= readData2[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[10] <= readData2[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[11] <= readData2[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[12] <= readData2[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[13] <= readData2[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[14] <= readData2[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[15] <= readData2[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[16] <= readData2[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[17] <= readData2[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[18] <= readData2[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[19] <= readData2[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[20] <= readData2[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[21] <= readData2[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[22] <= readData2[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[23] <= readData2[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[24] <= readData2[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[25] <= readData2[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[26] <= readData2[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[27] <= readData2[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[28] <= readData2[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[29] <= readData2[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[30] <= readData2[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
readData2[31] <= readData2[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
writeData[0] => Selector39.IN3
writeData[1] => Selector38.IN3
writeData[2] => Selector37.IN3
writeData[3] => Selector36.IN3
writeData[4] => Selector35.IN3
writeData[5] => Selector34.IN3
writeData[6] => Selector33.IN3
writeData[7] => Selector32.IN3
writeData[8] => Selector39.IN2
writeData[9] => Selector38.IN2
writeData[10] => Selector37.IN2
writeData[11] => Selector36.IN2
writeData[12] => Selector35.IN2
writeData[13] => Selector34.IN2
writeData[14] => Selector33.IN2
writeData[15] => Selector32.IN2
writeData[16] => Selector39.IN1
writeData[17] => Selector38.IN1
writeData[18] => Selector37.IN1
writeData[19] => Selector36.IN1
writeData[20] => Selector35.IN1
writeData[21] => Selector34.IN1
writeData[22] => Selector33.IN1
writeData[23] => Selector32.IN1
writeData[24] => Selector39.IN0
writeData[25] => Selector38.IN0
writeData[26] => Selector37.IN0
writeData[27] => Selector36.IN0
writeData[28] => Selector35.IN0
writeData[29] => Selector34.IN0
writeData[30] => Selector33.IN0
writeData[31] => Selector32.IN0


|topModuleDevice|data_memory:mem|PLL4:pll
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|topModuleDevice|data_memory:mem|PLL4:pll|altpll:altpll_component
inclk[0] => PLL_altpll1:auto_generated.inclk[0]
inclk[1] => PLL_altpll1:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|topModuleDevice|data_memory:mem|PLL4:pll|altpll:altpll_component|PLL_altpll1:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|topModuleDevice|data_memory:mem|true_dual_port_ram_single_clock:Memory
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
addr_a[0] => ram.waddr_a[0].DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram.waddr_a[1].DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram.waddr_a[2].DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram.waddr_a[3].DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram.waddr_a[4].DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram.waddr_a[5].DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram.waddr_a[6].DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram.waddr_a[7].DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram.waddr_a[8].DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
addr_a[9] => ram.waddr_a[9].DATAIN
addr_a[9] => ram.WADDR9
addr_a[9] => ram.RADDR9
addr_a[10] => ram.waddr_a[10].DATAIN
addr_a[10] => ram.WADDR10
addr_a[10] => ram.RADDR10
addr_a[11] => ram.waddr_a[11].DATAIN
addr_a[11] => ram.WADDR11
addr_a[11] => ram.RADDR11
addr_a[12] => ram.waddr_a[12].DATAIN
addr_a[12] => ram.WADDR12
addr_a[12] => ram.RADDR12
addr_a[13] => ram.waddr_a[13].DATAIN
addr_a[13] => ram.WADDR13
addr_a[13] => ram.RADDR13
addr_a[14] => ram.waddr_a[14].DATAIN
addr_a[14] => ram.WADDR14
addr_a[14] => ram.RADDR14
addr_a[15] => ram.waddr_a[15].DATAIN
addr_a[15] => ram.WADDR15
addr_a[15] => ram.RADDR15
addr_b[0] => ram.waddr_b[0].DATAIN
addr_b[0] => ram.PORTBWADDR
addr_b[0] => ram.PORTBRADDR
addr_b[1] => ram.waddr_b[1].DATAIN
addr_b[1] => ram.PORTBWADDR1
addr_b[1] => ram.PORTBRADDR1
addr_b[2] => ram.waddr_b[2].DATAIN
addr_b[2] => ram.PORTBWADDR2
addr_b[2] => ram.PORTBRADDR2
addr_b[3] => ram.waddr_b[3].DATAIN
addr_b[3] => ram.PORTBWADDR3
addr_b[3] => ram.PORTBRADDR3
addr_b[4] => ram.waddr_b[4].DATAIN
addr_b[4] => ram.PORTBWADDR4
addr_b[4] => ram.PORTBRADDR4
addr_b[5] => ram.waddr_b[5].DATAIN
addr_b[5] => ram.PORTBWADDR5
addr_b[5] => ram.PORTBRADDR5
addr_b[6] => ram.waddr_b[6].DATAIN
addr_b[6] => ram.PORTBWADDR6
addr_b[6] => ram.PORTBRADDR6
addr_b[7] => ram.waddr_b[7].DATAIN
addr_b[7] => ram.PORTBWADDR7
addr_b[7] => ram.PORTBRADDR7
addr_b[8] => ram.waddr_b[8].DATAIN
addr_b[8] => ram.PORTBWADDR8
addr_b[8] => ram.PORTBRADDR8
addr_b[9] => ram.waddr_b[9].DATAIN
addr_b[9] => ram.PORTBWADDR9
addr_b[9] => ram.PORTBRADDR9
addr_b[10] => ram.waddr_b[10].DATAIN
addr_b[10] => ram.PORTBWADDR10
addr_b[10] => ram.PORTBRADDR10
addr_b[11] => ram.waddr_b[11].DATAIN
addr_b[11] => ram.PORTBWADDR11
addr_b[11] => ram.PORTBRADDR11
addr_b[12] => ram.waddr_b[12].DATAIN
addr_b[12] => ram.PORTBWADDR12
addr_b[12] => ram.PORTBRADDR12
addr_b[13] => ram.waddr_b[13].DATAIN
addr_b[13] => ram.PORTBWADDR13
addr_b[13] => ram.PORTBRADDR13
addr_b[14] => ram.waddr_b[14].DATAIN
addr_b[14] => ram.PORTBWADDR14
addr_b[14] => ram.PORTBRADDR14
addr_b[15] => ram.waddr_b[15].DATAIN
addr_b[15] => ram.PORTBWADDR15
addr_b[15] => ram.PORTBRADDR15
we_a => ram.we_a.DATAIN
we_a => ram.WE
we_b => ram.we_b.DATAIN
we_b => ram.PORTBWE
clk => ram.we_a.CLK
clk => ram.waddr_a[15].CLK
clk => ram.waddr_a[14].CLK
clk => ram.waddr_a[13].CLK
clk => ram.waddr_a[12].CLK
clk => ram.waddr_a[11].CLK
clk => ram.waddr_a[10].CLK
clk => ram.waddr_a[9].CLK
clk => ram.waddr_a[8].CLK
clk => ram.waddr_a[7].CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.we_b.CLK
clk => ram.waddr_b[15].CLK
clk => ram.waddr_b[14].CLK
clk => ram.waddr_b[13].CLK
clk => ram.waddr_b[12].CLK
clk => ram.waddr_b[11].CLK
clk => ram.waddr_b[10].CLK
clk => ram.waddr_b[9].CLK
clk => ram.waddr_b[8].CLK
clk => ram.waddr_b[7].CLK
clk => ram.waddr_b[6].CLK
clk => ram.waddr_b[5].CLK
clk => ram.waddr_b[4].CLK
clk => ram.waddr_b[3].CLK
clk => ram.waddr_b[2].CLK
clk => ram.waddr_b[1].CLK
clk => ram.waddr_b[0].CLK
clk => ram.data_b[7].CLK
clk => ram.data_b[6].CLK
clk => ram.data_b[5].CLK
clk => ram.data_b[4].CLK
clk => ram.data_b[3].CLK
clk => ram.data_b[2].CLK
clk => ram.data_b[1].CLK
clk => ram.data_b[0].CLK
clk => q_b[0]~reg0.CLK
clk => q_b[1]~reg0.CLK
clk => q_b[2]~reg0.CLK
clk => q_b[3]~reg0.CLK
clk => q_b[4]~reg0.CLK
clk => q_b[5]~reg0.CLK
clk => q_b[6]~reg0.CLK
clk => q_b[7]~reg0.CLK
clk => q_a[0]~reg0.CLK
clk => q_a[1]~reg0.CLK
clk => q_a[2]~reg0.CLK
clk => q_a[3]~reg0.CLK
clk => q_a[4]~reg0.CLK
clk => q_a[5]~reg0.CLK
clk => q_a[6]~reg0.CLK
clk => q_a[7]~reg0.CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


