Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
 
****************************************
Report : power
        -analysis_effort low
Design : verilog_multiplier
Version: U-2022.12-SP7
Date   : Sat Dec 23 16:42:07 2023
****************************************


Library(s) Used:

    saed90nm_typ_ht (File: /home/user37/Downloads/Lab4/ref/models/saed90nm_typ_ht.db)


Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
verilog_multiplier     70000             saed90nm_typ_ht
verilog_multiplier_DW02_mult_0
                       70000             saed90nm_typ_ht
verilog_multiplier_DW01_add_0
                       8000              saed90nm_typ_ht


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  =  22.3349 mW   (77%)
  Net Switching Power  =   6.8011 mW   (23%)
                         ---------
Total Dynamic Power    =  29.1360 mW  (100%)

Cell Leakage Power     = 539.4232 uW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)  i
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.2335e+04        6.8011e+03        5.3942e+08        2.9675e+04  ( 100.00%)
--------------------------------------------------------------------------------------------------
Total          2.2335e+04 uW     6.8011e+03 uW     5.3942e+08 pW     2.9675e+04 uW
1
