{
  "module_name": "regs.h",
  "hash_id": "71f9713f0dd07f0b99cda04076dcd6a98fe708c917de49dcfd5853d8c2fbc8e7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/mediatek/mt76/mt7996/regs.h",
  "human_readable_source": " \n \n\n#ifndef __MT7996_REGS_H\n#define __MT7996_REGS_H\n\nstruct __map {\n\tu32 phys;\n\tu32 mapped;\n\tu32 size;\n};\n\nstruct __base {\n\tu32 band_base[__MT_MAX_BAND];\n};\n\n \nstruct mt7996_reg_desc {\n\tconst struct __base *base;\n\tconst struct __map *map;\n\tu32 map_size;\n};\n\nenum base_rev {\n\tWF_AGG_BASE,\n\tWF_ARB_BASE,\n\tWF_TMAC_BASE,\n\tWF_RMAC_BASE,\n\tWF_DMA_BASE,\n\tWF_WTBLOFF_BASE,\n\tWF_ETBF_BASE,\n\tWF_LPON_BASE,\n\tWF_MIB_BASE,\n\tWF_RATE_BASE,\n\t__MT_REG_BASE_MAX,\n};\n\n#define __BASE(_id, _band)\t\t\t(dev->reg.base[(_id)].band_base[(_band)])\n\n#define MT_MCU_INT_EVENT\t\t\t0x2108\n#define MT_MCU_INT_EVENT_DMA_STOPPED\t\tBIT(0)\n#define MT_MCU_INT_EVENT_DMA_INIT\t\tBIT(1)\n#define MT_MCU_INT_EVENT_RESET_DONE\t\tBIT(3)\n\n \n#define MT_PLE_BASE\t\t\t\t0x820c0000\n#define MT_PLE(ofs)\t\t\t\t(MT_PLE_BASE + (ofs))\n\n#define MT_FL_Q_EMPTY\t\t\t\tMT_PLE(0x360)\n#define MT_FL_Q0_CTRL\t\t\t\tMT_PLE(0x3e0)\n#define MT_FL_Q2_CTRL\t\t\t\tMT_PLE(0x3e8)\n#define MT_FL_Q3_CTRL\t\t\t\tMT_PLE(0x3ec)\n\n#define MT_PLE_FREEPG_CNT\t\t\tMT_PLE(0x380)\n#define MT_PLE_FREEPG_HEAD_TAIL\t\t\tMT_PLE(0x384)\n#define MT_PLE_PG_HIF_GROUP\t\t\tMT_PLE(0x00c)\n#define MT_PLE_HIF_PG_INFO\t\t\tMT_PLE(0x388)\n\n#define MT_PLE_AC_QEMPTY(ac, n)\t\t\tMT_PLE(0x600 +\t0x80 * (ac) + ((n) << 2))\n#define MT_PLE_AMSDU_PACK_MSDU_CNT(n)\t\tMT_PLE(0x10e0 + ((n) << 2))\n\n \n#define MT_MDP_BASE\t\t\t\t0x820cc000\n#define MT_MDP(ofs)\t\t\t\t(MT_MDP_BASE + (ofs))\n\n#define MT_MDP_DCR2\t\t\t\tMT_MDP(0x8e8)\n#define MT_MDP_DCR2_RX_TRANS_SHORT\t\tBIT(2)\n\n \n#define MT_WF_TMAC_BASE(_band)\t\t\t__BASE(WF_TMAC_BASE, (_band))\n#define MT_WF_TMAC(_band, ofs)\t\t\t(MT_WF_TMAC_BASE(_band) + (ofs))\n\n#define MT_TMAC_TCR0(_band)\t\t\tMT_WF_TMAC(_band, 0)\n#define MT_TMAC_TCR0_TX_BLINK\t\t\tGENMASK(7, 6)\n\n#define MT_TMAC_CDTR(_band)\t\t\tMT_WF_TMAC(_band, 0x0c8)\n#define MT_TMAC_ODTR(_band)\t\t\tMT_WF_TMAC(_band, 0x0cc)\n#define MT_TIMEOUT_VAL_PLCP\t\t\tGENMASK(15, 0)\n#define MT_TIMEOUT_VAL_CCA\t\t\tGENMASK(31, 16)\n\n#define MT_TMAC_ICR0(_band)\t\t\tMT_WF_TMAC(_band, 0x014)\n#define MT_IFS_EIFS_OFDM\t\t\tGENMASK(8, 0)\n#define MT_IFS_RIFS\t\t\t\tGENMASK(14, 10)\n#define MT_IFS_SIFS\t\t\t\tGENMASK(22, 16)\n#define MT_IFS_SLOT\t\t\t\tGENMASK(30, 24)\n\n#define MT_TMAC_ICR1(_band)\t\t\tMT_WF_TMAC(_band, 0x018)\n#define MT_IFS_EIFS_CCK\t\t\t\tGENMASK(8, 0)\n\n \n#define MT_WF_DMA_BASE(_band)\t\t\t__BASE(WF_DMA_BASE, (_band))\n#define MT_WF_DMA(_band, ofs)\t\t\t(MT_WF_DMA_BASE(_band) + (ofs))\n\n#define MT_DMA_DCR0(_band)\t\t\tMT_WF_DMA(_band, 0x000)\n#define MT_DMA_DCR0_RXD_G5_EN\t\t\tBIT(23)\n\n#define MT_DMA_TCRF1(_band)\t\t\tMT_WF_DMA(_band, 0x054)\n#define MT_DMA_TCRF1_QIDX\t\t\tGENMASK(15, 13)\n\n \n#define MT_WTBLOFF_BASE(_band)\t\t\t__BASE(WF_WTBLOFF_BASE, (_band))\n#define MT_WTBLOFF(_band, ofs)\t\t\t(MT_WTBLOFF_BASE(_band) + (ofs))\n\n#define MT_WTBLOFF_RSCR(_band)\t\t\tMT_WTBLOFF(_band, 0x008)\n#define MT_WTBLOFF_RSCR_RCPI_MODE\t\tGENMASK(31, 30)\n#define MT_WTBLOFF_RSCR_RCPI_PARAM\t\tGENMASK(25, 24)\n\n \n#define MT_WF_ETBF_BASE(_band)\t\t\t__BASE(WF_ETBF_BASE, (_band))\n#define MT_WF_ETBF(_band, ofs)\t\t\t(MT_WF_ETBF_BASE(_band) + (ofs))\n\n#define MT_ETBF_RX_FB_CONT(_band)\t\tMT_WF_ETBF(_band, 0x100)\n#define MT_ETBF_RX_FB_BW\t\t\tGENMASK(10, 8)\n#define MT_ETBF_RX_FB_NC\t\t\tGENMASK(7, 4)\n#define MT_ETBF_RX_FB_NR\t\t\tGENMASK(3, 0)\n\n \n#define MT_WF_LPON_BASE(_band)\t\t\t__BASE(WF_LPON_BASE, (_band))\n#define MT_WF_LPON(_band, ofs)\t\t\t(MT_WF_LPON_BASE(_band) + (ofs))\n\n#define MT_LPON_UTTR0(_band)\t\t\tMT_WF_LPON(_band, 0x360)\n#define MT_LPON_UTTR1(_band)\t\t\tMT_WF_LPON(_band, 0x364)\n#define MT_LPON_FRCR(_band)\t\t\tMT_WF_LPON(_band, 0x37c)\n\n#define MT_LPON_TCR(_band, n)\t\t\tMT_WF_LPON(_band, 0x0a8 + (((n) * 4) << 4))\n#define MT_LPON_TCR_SW_MODE\t\t\tGENMASK(1, 0)\n#define MT_LPON_TCR_SW_WRITE\t\t\tBIT(0)\n#define MT_LPON_TCR_SW_ADJUST\t\t\tBIT(1)\n#define MT_LPON_TCR_SW_READ\t\t\tGENMASK(1, 0)\n\n \n \n#define MT_WF_MIB_BASE(_band)\t\t\t__BASE(WF_MIB_BASE, (_band))\n#define MT_WF_MIB(_band, ofs)\t\t\t(MT_WF_MIB_BASE(_band) + (ofs))\n\n#define MT_MIB_BSCR0(_band)\t\t\tMT_WF_MIB(_band, 0x9cc)\n#define MT_MIB_BSCR1(_band)\t\t\tMT_WF_MIB(_band, 0x9d0)\n#define MT_MIB_BSCR2(_band)\t\t\tMT_WF_MIB(_band, 0x9d4)\n#define MT_MIB_BSCR3(_band)\t\t\tMT_WF_MIB(_band, 0x9d8)\n#define MT_MIB_BSCR4(_band)\t\t\tMT_WF_MIB(_band, 0x9dc)\n#define MT_MIB_BSCR5(_band)\t\t\tMT_WF_MIB(_band, 0x9e0)\n#define MT_MIB_BSCR6(_band)\t\t\tMT_WF_MIB(_band, 0x9e4)\n#define MT_MIB_BSCR7(_band)\t\t\tMT_WF_MIB(_band, 0x9e8)\n#define MT_MIB_BSCR17(_band)\t\t\tMT_WF_MIB(_band, 0xa10)\n\n#define MT_MIB_TSCR5(_band)\t\t\tMT_WF_MIB(_band, 0x6c4)\n#define MT_MIB_TSCR6(_band)\t\t\tMT_WF_MIB(_band, 0x6c8)\n#define MT_MIB_TSCR7(_band)\t\t\tMT_WF_MIB(_band, 0x6d0)\n\n#define MT_MIB_RSCR1(_band)\t\t\tMT_WF_MIB(_band, 0x7ac)\n \n#define MT_MIB_RSCR31(_band)\t\t\tMT_WF_MIB(_band, 0x964)\n#define MT_MIB_RSCR33(_band)\t\t\tMT_WF_MIB(_band, 0x96c)\n\n#define MT_MIB_SDR6(_band)\t\t\tMT_WF_MIB(_band, 0x020)\n#define MT_MIB_SDR6_CHANNEL_IDL_CNT_MASK\tGENMASK(15, 0)\n\n#define MT_MIB_RVSR0(_band)\t\t\tMT_WF_MIB(_band, 0x720)\n\n#define MT_MIB_RSCR35(_band)\t\t\tMT_WF_MIB(_band, 0x974)\n#define MT_MIB_RSCR36(_band)\t\t\tMT_WF_MIB(_band, 0x978)\n\n \n#define MT_MIB_TSCR0(_band)\t\t\tMT_WF_MIB(_band, 0x6b0)\n#define MT_MIB_TSCR2(_band)\t\t\tMT_WF_MIB(_band, 0x6b8)\n\n \n#define MT_MIB_TSCR3(_band)\t\t\tMT_WF_MIB(_band, 0x6bc)\n\n \n#define MT_MIB_TSCR4(_band)\t\t\tMT_WF_MIB(_band, 0x6c0)\n\n \n#define MT_MIB_RSCR27(_band)\t\t\tMT_WF_MIB(_band, 0x954)\n\n \n#define MT_MIB_RSCR28(_band)\t\t\tMT_WF_MIB(_band, 0x958)\n\n \n#define MT_MIB_RSCR29(_band)\t\t\tMT_WF_MIB(_band, 0x95c)\n\n \n#define MT_MIB_RSCR30(_band)\t\t\tMT_WF_MIB(_band, 0x960)\n\n \n#define MT_MIB_SDR27(_band)\t\t\tMT_WF_MIB(_band, 0x080)\n#define MT_MIB_SDR27_TX_RWP_FAIL_CNT\t\tGENMASK(15, 0)\n\n#define MT_MIB_SDR28(_band)\t\t\tMT_WF_MIB(_band, 0x084)\n#define MT_MIB_SDR28_TX_RWP_NEED_CNT\t\tGENMASK(15, 0)\n\n#define MT_MIB_RVSR1(_band)\t\t\tMT_WF_MIB(_band, 0x724)\n\n \n#define MT_MIB_TSCR1(_band)\t\t\tMT_WF_MIB(_band, 0x6b4)\n\n#define MT_MIB_BTSCR0(_band)\t\t\tMT_WF_MIB(_band, 0x5e0)\n#define MT_MIB_BTSCR5(_band)\t\t\tMT_WF_MIB(_band, 0x788)\n#define MT_MIB_BTSCR6(_band)\t\t\tMT_WF_MIB(_band, 0x798)\n\n#define MT_MIB_BFTFCR(_band)\t\t\tMT_WF_MIB(_band, 0x5d0)\n\n#define MT_TX_AGG_CNT(_band, n)\t\t\tMT_WF_MIB(_band, 0xa28 + ((n) << 2))\n#define MT_MIB_ARNG(_band, n)\t\t\tMT_WF_MIB(_band, 0x0b0 + ((n) << 2))\n#define MT_MIB_ARNCR_RANGE(val, n)\t\t(((val) >> ((n) << 4)) & GENMASK(9, 0))\n\n \n#define MT_WF_UMIB_BASE\t\t\t\t0x820cd000\n#define MT_WF_UMIB(ofs)\t\t\t\t(MT_WF_UMIB_BASE + (ofs))\n\n#define MT_UMIB_RPDCR(_band)\t\t\t(MT_WF_UMIB(0x594) + (_band) * 0x164)\n\n \n#define MT_WTBLON_TOP_BASE\t\t\t0x820d4000\n#define MT_WTBLON_TOP(ofs)\t\t\t(MT_WTBLON_TOP_BASE + (ofs))\n#define MT_WTBLON_TOP_WDUCR\t\t\tMT_WTBLON_TOP(0x370)\n#define MT_WTBLON_TOP_WDUCR_GROUP\t\tGENMASK(4, 0)\n\n#define MT_WTBL_UPDATE\t\t\t\tMT_WTBLON_TOP(0x380)\n#define MT_WTBL_UPDATE_WLAN_IDX\t\t\tGENMASK(11, 0)\n#define MT_WTBL_UPDATE_ADM_COUNT_CLEAR\t\tBIT(14)\n#define MT_WTBL_UPDATE_BUSY\t\t\tBIT(31)\n\n#define MT_WTBL_ITCR\t\t\t\tMT_WTBLON_TOP(0x3b0)\n#define MT_WTBL_ITCR_WR\t\t\t\tBIT(16)\n#define MT_WTBL_ITCR_EXEC\t\t\tBIT(31)\n#define MT_WTBL_ITDR0\t\t\t\tMT_WTBLON_TOP(0x3b8)\n#define MT_WTBL_ITDR1\t\t\t\tMT_WTBLON_TOP(0x3bc)\n#define MT_WTBL_SPE_IDX_SEL\t\t\tBIT(6)\n\n \n#define MT_WTBL_BASE\t\t\t\t0x820d8000\n#define MT_WTBL_LMAC_ID\t\t\t\tGENMASK(14, 8)\n#define MT_WTBL_LMAC_DW\t\t\t\tGENMASK(7, 2)\n#define MT_WTBL_LMAC_OFFS(_id, _dw)\t\t(MT_WTBL_BASE | \\\n\t\t\t\t\t\t FIELD_PREP(MT_WTBL_LMAC_ID, _id) | \\\n\t\t\t\t\t\t FIELD_PREP(MT_WTBL_LMAC_DW, _dw))\n\n \n#define MT_WF_ARB_BASE(_band)\t\t\t__BASE(WF_ARB_BASE, (_band))\n#define MT_WF_ARB(_band, ofs)\t\t\t(MT_WF_ARB_BASE(_band) + (ofs))\n\n#define MT_ARB_SCR(_band)\t\t\tMT_WF_ARB(_band, 0x000)\n#define MT_ARB_SCR_TX_DISABLE\t\t\tBIT(8)\n#define MT_ARB_SCR_RX_DISABLE\t\t\tBIT(9)\n\n \n#define MT_WF_RMAC_BASE(_band)\t\t\t__BASE(WF_RMAC_BASE, (_band))\n#define MT_WF_RMAC(_band, ofs)\t\t\t(MT_WF_RMAC_BASE(_band) + (ofs))\n\n#define MT_WF_RFCR(_band)\t\t\tMT_WF_RMAC(_band, 0x000)\n#define MT_WF_RFCR_DROP_STBC_MULTI\t\tBIT(0)\n#define MT_WF_RFCR_DROP_FCSFAIL\t\t\tBIT(1)\n#define MT_WF_RFCR_DROP_PROBEREQ\t\tBIT(4)\n#define MT_WF_RFCR_DROP_MCAST\t\t\tBIT(5)\n#define MT_WF_RFCR_DROP_BCAST\t\t\tBIT(6)\n#define MT_WF_RFCR_DROP_MCAST_FILTERED\t\tBIT(7)\n#define MT_WF_RFCR_DROP_A3_MAC\t\t\tBIT(8)\n#define MT_WF_RFCR_DROP_A3_BSSID\t\tBIT(9)\n#define MT_WF_RFCR_DROP_A2_BSSID\t\tBIT(10)\n#define MT_WF_RFCR_DROP_OTHER_BEACON\t\tBIT(11)\n#define MT_WF_RFCR_DROP_FRAME_REPORT\t\tBIT(12)\n#define MT_WF_RFCR_DROP_CTL_RSV\t\t\tBIT(13)\n#define MT_WF_RFCR_DROP_CTS\t\t\tBIT(14)\n#define MT_WF_RFCR_DROP_RTS\t\t\tBIT(15)\n#define MT_WF_RFCR_DROP_DUPLICATE\t\tBIT(16)\n#define MT_WF_RFCR_DROP_OTHER_BSS\t\tBIT(17)\n#define MT_WF_RFCR_DROP_OTHER_UC\t\tBIT(18)\n#define MT_WF_RFCR_DROP_OTHER_TIM\t\tBIT(19)\n#define MT_WF_RFCR_DROP_NDPA\t\t\tBIT(20)\n#define MT_WF_RFCR_DROP_UNWANTED_CTL\t\tBIT(21)\n\n#define MT_WF_RFCR1(_band)\t\t\tMT_WF_RMAC(_band, 0x004)\n#define MT_WF_RFCR1_DROP_ACK\t\t\tBIT(4)\n#define MT_WF_RFCR1_DROP_BF_POLL\t\tBIT(5)\n#define MT_WF_RFCR1_DROP_BA\t\t\tBIT(6)\n#define MT_WF_RFCR1_DROP_CFEND\t\t\tBIT(7)\n#define MT_WF_RFCR1_DROP_CFACK\t\t\tBIT(8)\n\n#define MT_WF_RMAC_MIB_AIRTIME0(_band)\t\tMT_WF_RMAC(_band, 0x0380)\n#define MT_WF_RMAC_MIB_RXTIME_CLR\t\tBIT(31)\n#define MT_WF_RMAC_MIB_ED_OFFSET\t\tGENMASK(20, 16)\n#define MT_WF_RMAC_MIB_OBSS_BACKOFF\t\tGENMASK(15, 0)\n\n#define MT_WF_RMAC_MIB_AIRTIME1(_band)\t\tMT_WF_RMAC(_band, 0x0384)\n#define MT_WF_RMAC_MIB_NONQOSD_BACKOFF\t\tGENMASK(31, 16)\n\n#define MT_WF_RMAC_MIB_AIRTIME3(_band)\t\tMT_WF_RMAC(_band, 0x038c)\n#define MT_WF_RMAC_MIB_QOS01_BACKOFF\t\tGENMASK(31, 0)\n\n#define MT_WF_RMAC_MIB_AIRTIME4(_band)\t\tMT_WF_RMAC(_band, 0x0390)\n#define MT_WF_RMAC_MIB_QOS23_BACKOFF\t\tGENMASK(31, 0)\n\n#define MT_WF_RMAC_RSVD0(_band)\t\t\tMT_WF_RMAC(_band, 0x03e0)\n#define MT_WF_RMAC_RSVD0_EIFS_CLR\t\tBIT(21)\n\n \n#define MT_WF_RATE_BASE(_band)\t\t\t__BASE(WF_RATE_BASE, (_band))\n#define MT_WF_RATE(_band, ofs)\t\t\t(MT_WF_RATE_BASE(_band) + (ofs))\n\n#define MT_RATE_HRCR0(_band)\t\t\tMT_WF_RATE(_band, 0x050)\n#define MT_RATE_HRCR0_CFEND_RATE\t\tGENMASK(14, 0)\n\n \n#define MT_WFDMA0_BASE\t\t\t\t0xd4000\n#define MT_WFDMA0(ofs)\t\t\t\t(MT_WFDMA0_BASE + (ofs))\n\n#define MT_WFDMA0_RST\t\t\t\tMT_WFDMA0(0x100)\n#define MT_WFDMA0_RST_LOGIC_RST\t\t\tBIT(4)\n#define MT_WFDMA0_RST_DMASHDL_ALL_RST\t\tBIT(5)\n\n#define MT_WFDMA0_BUSY_ENA\t\t\tMT_WFDMA0(0x13c)\n#define MT_WFDMA0_BUSY_ENA_TX_FIFO0\t\tBIT(0)\n#define MT_WFDMA0_BUSY_ENA_TX_FIFO1\t\tBIT(1)\n#define MT_WFDMA0_BUSY_ENA_RX_FIFO\t\tBIT(2)\n\n#define MT_WFDMA0_RX_INT_PCIE_SEL\t\tMT_WFDMA0(0x154)\n#define MT_WFDMA0_RX_INT_SEL_RING3\t\tBIT(3)\n\n#define MT_WFDMA0_MCU_HOST_INT_ENA\t\tMT_WFDMA0(0x1f4)\n\n#define MT_WFDMA0_GLO_CFG\t\t\tMT_WFDMA0(0x208)\n#define MT_WFDMA0_GLO_CFG_TX_DMA_EN\t\tBIT(0)\n#define MT_WFDMA0_GLO_CFG_RX_DMA_EN\t\tBIT(2)\n#define MT_WFDMA0_GLO_CFG_OMIT_TX_INFO\t\tBIT(28)\n#define MT_WFDMA0_GLO_CFG_OMIT_RX_INFO\t\tBIT(27)\n#define MT_WFDMA0_GLO_CFG_OMIT_RX_INFO_PFET2\tBIT(21)\n\n#define WF_WFDMA0_GLO_CFG_EXT0\t\t\tMT_WFDMA0(0x2b0)\n#define WF_WFDMA0_GLO_CFG_EXT0_RX_WB_RXD\tBIT(18)\n#define WF_WFDMA0_GLO_CFG_EXT0_WED_MERGE_MODE\tBIT(14)\n\n#define WF_WFDMA0_GLO_CFG_EXT1\t\t\tMT_WFDMA0(0x2b4)\n#define WF_WFDMA0_GLO_CFG_EXT1_CALC_MODE\tBIT(31)\n#define WF_WFDMA0_GLO_CFG_EXT1_TX_FCTRL_MODE\tBIT(28)\n\n#define MT_WFDMA0_RST_DTX_PTR\t\t\tMT_WFDMA0(0x20c)\n#define MT_WFDMA0_PRI_DLY_INT_CFG0\t\tMT_WFDMA0(0x2f0)\n#define MT_WFDMA0_PRI_DLY_INT_CFG1\t\tMT_WFDMA0(0x2f4)\n#define MT_WFDMA0_PRI_DLY_INT_CFG2\t\tMT_WFDMA0(0x2f8)\n\n \n#define MT_WFDMA1_BASE\t\t\t\t0xd5000\n\n \n#define MT_WFDMA_EXT_CSR_BASE\t\t\t0xd7000\n#define MT_WFDMA_EXT_CSR(ofs)\t\t\t(MT_WFDMA_EXT_CSR_BASE + (ofs))\n\n#define MT_WFDMA_HOST_CONFIG\t\t\tMT_WFDMA_EXT_CSR(0x30)\n#define MT_WFDMA_HOST_CONFIG_PDMA_BAND\t\tBIT(0)\n\n#define MT_WFDMA_EXT_CSR_HIF_MISC\t\tMT_WFDMA_EXT_CSR(0x44)\n#define MT_WFDMA_EXT_CSR_HIF_MISC_BUSY\t\tBIT(0)\n\n#define MT_PCIE_RECOG_ID\t\t\t0xd7090\n#define MT_PCIE_RECOG_ID_MASK\t\t\tGENMASK(30, 0)\n#define MT_PCIE_RECOG_ID_SEM\t\t\tBIT(31)\n\n \n#define MT_WFDMA0_PCIE1_BASE\t\t\t0xd8000\n#define MT_WFDMA0_PCIE1(ofs)\t\t\t(MT_WFDMA0_PCIE1_BASE + (ofs))\n\n#define MT_WFDMA0_PCIE1_BUSY_ENA\t\tMT_WFDMA0_PCIE1(0x13c)\n#define MT_WFDMA0_PCIE1_BUSY_ENA_TX_FIFO0\tBIT(0)\n#define MT_WFDMA0_PCIE1_BUSY_ENA_TX_FIFO1\tBIT(1)\n#define MT_WFDMA0_PCIE1_BUSY_ENA_RX_FIFO\tBIT(2)\n\n \n#define __RXQ(q)\t\t\t\t((q) + __MT_MCUQ_MAX)\n#define __TXQ(q)\t\t\t\t(__RXQ(q) + __MT_RXQ_MAX)\n\n#define MT_Q_ID(q)\t\t\t\t(dev->q_id[(q)])\n#define MT_Q_BASE(q)\t\t\t\t((dev->q_wfdma_mask >> (q)) & 0x1 ?\t\\\n\t\t\t\t\t\t MT_WFDMA1_BASE : MT_WFDMA0_BASE)\n\n#define MT_MCUQ_ID(q)\t\t\t\tMT_Q_ID(q)\n#define MT_TXQ_ID(q)\t\t\t\tMT_Q_ID(__TXQ(q))\n#define MT_RXQ_ID(q)\t\t\t\tMT_Q_ID(__RXQ(q))\n\n#define MT_MCUQ_RING_BASE(q)\t\t\t(MT_Q_BASE(q) + 0x300)\n#define MT_TXQ_RING_BASE(q)\t\t\t(MT_Q_BASE(__TXQ(q)) + 0x300)\n#define MT_RXQ_RING_BASE(q)\t\t\t(MT_Q_BASE(__RXQ(q)) + 0x500)\n\n#define MT_MCUQ_EXT_CTRL(q)\t\t\t(MT_Q_BASE(q) +\t0x600 +\t\\\n\t\t\t\t\t\t MT_MCUQ_ID(q) * 0x4)\n#define MT_RXQ_BAND1_CTRL(q)\t\t\t(MT_Q_BASE(__RXQ(q)) + 0x680 +\t\\\n\t\t\t\t\t\t MT_RXQ_ID(q) * 0x4)\n#define MT_TXQ_EXT_CTRL(q)\t\t\t(MT_Q_BASE(__TXQ(q)) + 0x600 +\t\\\n\t\t\t\t\t\t MT_TXQ_ID(q) * 0x4)\n\n#define MT_INT_SOURCE_CSR\t\t\tMT_WFDMA0(0x200)\n#define MT_INT_MASK_CSR\t\t\t\tMT_WFDMA0(0x204)\n\n#define MT_INT1_SOURCE_CSR\t\t\tMT_WFDMA0_PCIE1(0x200)\n#define MT_INT1_MASK_CSR\t\t\tMT_WFDMA0_PCIE1(0x204)\n\n#define MT_INT_RX_DONE_BAND0\t\t\tBIT(12)\n#define MT_INT_RX_DONE_BAND1\t\t\tBIT(12)\n#define MT_INT_RX_DONE_BAND2\t\t\tBIT(13)\n#define MT_INT_RX_DONE_WM\t\t\tBIT(0)\n#define MT_INT_RX_DONE_WA\t\t\tBIT(1)\n#define MT_INT_RX_DONE_WA_MAIN\t\t\tBIT(2)\n#define MT_INT_RX_DONE_WA_EXT\t\t\tBIT(2)\n#define MT_INT_RX_DONE_WA_TRI\t\t\tBIT(3)\n#define MT_INT_RX_TXFREE_MAIN\t\t\tBIT(17)\n#define MT_INT_RX_TXFREE_TRI\t\t\tBIT(15)\n#define MT_INT_MCU_CMD\t\t\t\tBIT(29)\n\n#define MT_INT_RX(q)\t\t\t\t(dev->q_int_mask[__RXQ(q)])\n#define MT_INT_TX_MCU(q)\t\t\t(dev->q_int_mask[(q)])\n\n#define MT_INT_RX_DONE_MCU\t\t\t(MT_INT_RX(MT_RXQ_MCU) |\t\\\n\t\t\t\t\t\t MT_INT_RX(MT_RXQ_MCU_WA))\n\n#define MT_INT_BAND0_RX_DONE\t\t\t(MT_INT_RX(MT_RXQ_MAIN) |\t\\\n\t\t\t\t\t\t MT_INT_RX(MT_RXQ_MAIN_WA))\n\n#define MT_INT_BAND1_RX_DONE\t\t\t(MT_INT_RX(MT_RXQ_BAND1) |\t\\\n\t\t\t\t\t\t MT_INT_RX(MT_RXQ_BAND1_WA) |\t\\\n\t\t\t\t\t\t MT_INT_RX(MT_RXQ_MAIN_WA))\n\n#define MT_INT_BAND2_RX_DONE\t\t\t(MT_INT_RX(MT_RXQ_BAND2) |\t\\\n\t\t\t\t\t\t MT_INT_RX(MT_RXQ_BAND2_WA) |\t\\\n\t\t\t\t\t\t MT_INT_RX(MT_RXQ_MAIN_WA))\n\n#define MT_INT_RX_DONE_ALL\t\t\t(MT_INT_RX_DONE_MCU |\t\t\\\n\t\t\t\t\t\t MT_INT_BAND0_RX_DONE |\t\t\\\n\t\t\t\t\t\t MT_INT_BAND1_RX_DONE |\t\t\\\n\t\t\t\t\t\t MT_INT_BAND2_RX_DONE)\n\n#define MT_INT_TX_DONE_FWDL\t\t\tBIT(26)\n#define MT_INT_TX_DONE_MCU_WM\t\t\tBIT(27)\n#define MT_INT_TX_DONE_MCU_WA\t\t\tBIT(22)\n#define MT_INT_TX_DONE_BAND0\t\t\tBIT(30)\n#define MT_INT_TX_DONE_BAND1\t\t\tBIT(31)\n#define MT_INT_TX_DONE_BAND2\t\t\tBIT(15)\n\n#define MT_INT_TX_DONE_MCU\t\t\t(MT_INT_TX_MCU(MT_MCUQ_WA) |\t\\\n\t\t\t\t\t\t MT_INT_TX_MCU(MT_MCUQ_WM) |\t\\\n\t\t\t\t\t\t MT_INT_TX_MCU(MT_MCUQ_FWDL))\n\n#define MT_MCU_CMD\t\t\t\tMT_WFDMA0(0x1f0)\n#define MT_MCU_CMD_STOP_DMA\t\t\tBIT(2)\n#define MT_MCU_CMD_RESET_DONE\t\t\tBIT(3)\n#define MT_MCU_CMD_RECOVERY_DONE\t\tBIT(4)\n#define MT_MCU_CMD_NORMAL_STATE\t\t\tBIT(5)\n#define MT_MCU_CMD_ERROR_MASK\t\t\tGENMASK(5, 1)\n\n#define MT_MCU_CMD_WA_WDT\t\t\tBIT(31)\n#define MT_MCU_CMD_WM_WDT\t\t\tBIT(30)\n#define MT_MCU_CMD_WDT_MASK\t\t\tGENMASK(31, 30)\n\n \n#define MT_HIF_REMAP_L1\t\t\t\t0x155024\n#define MT_HIF_REMAP_L1_MASK\t\t\tGENMASK(31, 16)\n#define MT_HIF_REMAP_L1_OFFSET\t\t\tGENMASK(15, 0)\n#define MT_HIF_REMAP_L1_BASE\t\t\tGENMASK(31, 16)\n#define MT_HIF_REMAP_BASE_L1\t\t\t0x130000\n\n#define MT_HIF_REMAP_L2\t\t\t\t0x1b4\n#define MT_HIF_REMAP_L2_MASK\t\t\tGENMASK(19, 0)\n#define MT_HIF_REMAP_L2_OFFSET\t\t\tGENMASK(11, 0)\n#define MT_HIF_REMAP_L2_BASE\t\t\tGENMASK(31, 12)\n#define MT_HIF_REMAP_BASE_L2\t\t\t0x1000\n\n#define MT_INFRA_BASE\t\t\t\t0x18000000\n#define MT_WFSYS0_PHY_START\t\t\t0x18400000\n#define MT_WFSYS1_PHY_START\t\t\t0x18800000\n#define MT_WFSYS1_PHY_END\t\t\t0x18bfffff\n#define MT_CBTOP1_PHY_START\t\t\t0x70000000\n#define MT_CBTOP1_PHY_END\t\t\t0x77ffffff\n#define MT_CBTOP2_PHY_START\t\t\t0xf0000000\n#define MT_INFRA_MCU_START\t\t\t0x7c000000\n#define MT_INFRA_MCU_END\t\t\t0x7c3fffff\n\n \n#define MT_FW_ASSERT_CNT\t\t\t0x02208274\n#define MT_FW_DUMP_STATE\t\t\t0x02209e90\n\n#define MT_SWDEF_BASE\t\t\t\t0x00401400\n\n#define MT_SWDEF(ofs)\t\t\t\t(MT_SWDEF_BASE + (ofs))\n#define MT_SWDEF_MODE\t\t\t\tMT_SWDEF(0x3c)\n#define MT_SWDEF_NORMAL_MODE\t\t\t0\n\n#define MT_SWDEF_SER_STATS\t\t\tMT_SWDEF(0x040)\n#define MT_SWDEF_PLE_STATS\t\t\tMT_SWDEF(0x044)\n#define MT_SWDEF_PLE1_STATS\t\t\tMT_SWDEF(0x048)\n#define MT_SWDEF_PLE_AMSDU_STATS\t\tMT_SWDEF(0x04c)\n#define MT_SWDEF_PSE_STATS\t\t\tMT_SWDEF(0x050)\n#define MT_SWDEF_PSE1_STATS\t\t\tMT_SWDEF(0x054)\n#define MT_SWDEF_LAMC_WISR6_BN0_STATS\t\tMT_SWDEF(0x058)\n#define MT_SWDEF_LAMC_WISR6_BN1_STATS\t\tMT_SWDEF(0x05c)\n#define MT_SWDEF_LAMC_WISR6_BN2_STATS\t\tMT_SWDEF(0x060)\n#define MT_SWDEF_LAMC_WISR7_BN0_STATS\t\tMT_SWDEF(0x064)\n#define MT_SWDEF_LAMC_WISR7_BN1_STATS\t\tMT_SWDEF(0x068)\n#define MT_SWDEF_LAMC_WISR7_BN2_STATS\t\tMT_SWDEF(0x06c)\n\n \n#define MT_LED_TOP_BASE\t\t\t\t0x18013000\n#define MT_LED_PHYS(_n)\t\t\t\t(MT_LED_TOP_BASE + (_n))\n\n#define MT_LED_CTRL(_n)\t\t\t\tMT_LED_PHYS(0x00 + ((_n) * 4))\n#define MT_LED_CTRL_KICK\t\t\tBIT(7)\n#define MT_LED_CTRL_BLINK_MODE\t\t\tBIT(2)\n#define MT_LED_CTRL_POLARITY\t\t\tBIT(1)\n\n#define MT_LED_TX_BLINK(_n)\t\t\tMT_LED_PHYS(0x10 + ((_n) * 4))\n#define MT_LED_TX_BLINK_ON_MASK\t\t\tGENMASK(7, 0)\n#define MT_LED_TX_BLINK_OFF_MASK\t\tGENMASK(15, 8)\n\n#define MT_LED_EN(_n)\t\t\t\tMT_LED_PHYS(0x40 + ((_n) * 4))\n\n \n#define MT_CONN_DBG_CTL_BASE\t\t\t0x18023000\n#define MT_CONN_DBG_CTL(ofs)\t\t\t(MT_CONN_DBG_CTL_BASE + (ofs))\n#define MT_CONN_DBG_CTL_OUT_SEL\t\t\tMT_CONN_DBG_CTL(0x604)\n#define MT_CONN_DBG_CTL_PC_LOG_SEL\t\tMT_CONN_DBG_CTL(0x60c)\n#define MT_CONN_DBG_CTL_PC_LOG\t\t\tMT_CONN_DBG_CTL(0x610)\n\n#define MT_LED_GPIO_MUX2\t\t\t0x70005058  \n#define MT_LED_GPIO_MUX3\t\t\t0x7000505C  \n#define MT_LED_GPIO_SEL_MASK\t\t\tGENMASK(11, 8)\n\n \n#define MT_TOP_BASE\t\t\t\t0xe0000\n#define MT_TOP(ofs)\t\t\t\t(MT_TOP_BASE + (ofs))\n\n#define MT_TOP_LPCR_HOST_BAND(_band)\t\tMT_TOP(0x10 + ((_band) * 0x10))\n#define MT_TOP_LPCR_HOST_FW_OWN\t\t\tBIT(0)\n#define MT_TOP_LPCR_HOST_DRV_OWN\t\tBIT(1)\n#define MT_TOP_LPCR_HOST_FW_OWN_STAT\t\tBIT(2)\n\n#define MT_TOP_LPCR_HOST_BAND_IRQ_STAT(_band)\tMT_TOP(0x14 + ((_band) * 0x10))\n#define MT_TOP_LPCR_HOST_BAND_STAT\t\tBIT(0)\n\n#define MT_TOP_MISC\t\t\t\tMT_TOP(0xf0)\n#define MT_TOP_MISC_FW_STATE\t\t\tGENMASK(2, 0)\n\n#define MT_HW_REV\t\t\t\t0x70010204\n#define MT_WF_SUBSYS_RST\t\t\t0x70028600\n\n \n#define MT_PCIE_MAC_BASE\t\t\t0x74030000\n#define MT_PCIE_MAC(ofs)\t\t\t(MT_PCIE_MAC_BASE + (ofs))\n#define MT_PCIE_MAC_INT_ENABLE\t\t\tMT_PCIE_MAC(0x188)\n\n#define MT_PCIE1_MAC_BASE\t\t\t0x74090000\n#define MT_PCIE1_MAC(ofs)\t\t\t(MT_PCIE1_MAC_BASE + (ofs))\n\n#define MT_PCIE1_MAC_INT_ENABLE\t\t\tMT_PCIE1_MAC(0x188)\n\n \n#define MT_WF_PHYRX_CSD_BASE\t\t\t0x83000000\n#define MT_WF_PHYRX_CSD(_band, _wf, ofs)\t(MT_WF_PHYRX_CSD_BASE + \\\n\t\t\t\t\t\t ((_band) << 20) + \\\n\t\t\t\t\t\t ((_wf) << 16) + (ofs))\n#define MT_WF_PHYRX_CSD_IRPI(_band, _wf)\tMT_WF_PHYRX_CSD(_band, _wf, 0x1000)\n\n \n#define MT_WF_PHYRX_BAND_BASE\t\t\t0x83080000\n#define MT_WF_PHYRX_BAND(_band, ofs)\t\t(MT_WF_PHYRX_BAND_BASE + \\\n\t\t\t\t\t\t ((_band) << 20) + (ofs))\n\n#define MT_WF_PHYRX_BAND_GID_TAB_VLD0(_band)\tMT_WF_PHYRX_BAND(_band, 0x1054)\n#define MT_WF_PHYRX_BAND_GID_TAB_VLD1(_band)\tMT_WF_PHYRX_BAND(_band, 0x1058)\n#define MT_WF_PHYRX_BAND_GID_TAB_POS0(_band)\tMT_WF_PHYRX_BAND(_band, 0x105c)\n#define MT_WF_PHYRX_BAND_GID_TAB_POS1(_band)\tMT_WF_PHYRX_BAND(_band, 0x1060)\n#define MT_WF_PHYRX_BAND_GID_TAB_POS2(_band)\tMT_WF_PHYRX_BAND(_band, 0x1064)\n#define MT_WF_PHYRX_BAND_GID_TAB_POS3(_band)\tMT_WF_PHYRX_BAND(_band, 0x1068)\n\n#define MT_WF_PHYRX_BAND_RX_CTRL1(_band)\tMT_WF_PHYRX_BAND(_band, 0x2004)\n#define MT_WF_PHYRX_BAND_RX_CTRL1_IPI_EN\tGENMASK(2, 0)\n#define MT_WF_PHYRX_BAND_RX_CTRL1_STSCNT_EN\tGENMASK(11, 9)\n\n \n#define MT_WF_PHYRX_CSD_BAND_RXTD12(_band)\t\tMT_WF_PHYRX_BAND(_band, 0x8230)\n#define MT_WF_PHYRX_CSD_BAND_RXTD12_IRPI_SW_CLR_ONLY\tBIT(18)\n#define MT_WF_PHYRX_CSD_BAND_RXTD12_IRPI_SW_CLR\t\tBIT(29)\n\n \n#define MT_MCU_WM_EXCP_BASE\t\t\t0x89050000\n#define MT_MCU_WM_EXCP(ofs)\t\t\t(MT_MCU_WM_EXCP_BASE + (ofs))\n#define MT_MCU_WM_EXCP_PC_CTRL\t\t\tMT_MCU_WM_EXCP(0x100)\n#define MT_MCU_WM_EXCP_PC_LOG\t\t\tMT_MCU_WM_EXCP(0x104)\n#define MT_MCU_WM_EXCP_LR_CTRL\t\t\tMT_MCU_WM_EXCP(0x200)\n#define MT_MCU_WM_EXCP_LR_LOG\t\t\tMT_MCU_WM_EXCP(0x204)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}