
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000010c  00800200  0000248a  0000251e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000248a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000011  0080030c  0080030c  0000262a  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000262a  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000290  00000000  00000000  00002686  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00002433  00000000  00000000  00002916  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000ed6  00000000  00000000  00004d49  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000018b0  00000000  00000000  00005c1f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000654  00000000  00000000  000074d0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000007d0  00000000  00000000  00007b24  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000130d  00000000  00000000  000082f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001e0  00000000  00000000  00009601  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	f2 c0       	rjmp	.+484    	; 0x1e6 <__ctors_end>
       2:	00 00       	nop
       4:	10 c1       	rjmp	.+544    	; 0x226 <__bad_interrupt>
       6:	00 00       	nop
       8:	0e c1       	rjmp	.+540    	; 0x226 <__bad_interrupt>
       a:	00 00       	nop
       c:	73 c7       	rjmp	.+3814   	; 0xef4 <__vector_3>
       e:	00 00       	nop
      10:	9a c7       	rjmp	.+3892   	; 0xf46 <__vector_4>
      12:	00 00       	nop
      14:	08 c1       	rjmp	.+528    	; 0x226 <__bad_interrupt>
      16:	00 00       	nop
      18:	06 c1       	rjmp	.+524    	; 0x226 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	04 c1       	rjmp	.+520    	; 0x226 <__bad_interrupt>
      1e:	00 00       	nop
      20:	02 c1       	rjmp	.+516    	; 0x226 <__bad_interrupt>
      22:	00 00       	nop
      24:	00 c1       	rjmp	.+512    	; 0x226 <__bad_interrupt>
      26:	00 00       	nop
      28:	fe c0       	rjmp	.+508    	; 0x226 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	fc c0       	rjmp	.+504    	; 0x226 <__bad_interrupt>
      2e:	00 00       	nop
      30:	fa c0       	rjmp	.+500    	; 0x226 <__bad_interrupt>
      32:	00 00       	nop
      34:	f8 c0       	rjmp	.+496    	; 0x226 <__bad_interrupt>
      36:	00 00       	nop
      38:	f6 c0       	rjmp	.+492    	; 0x226 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	f4 c0       	rjmp	.+488    	; 0x226 <__bad_interrupt>
      3e:	00 00       	nop
      40:	f2 c0       	rjmp	.+484    	; 0x226 <__bad_interrupt>
      42:	00 00       	nop
      44:	f0 c0       	rjmp	.+480    	; 0x226 <__bad_interrupt>
      46:	00 00       	nop
      48:	ee c0       	rjmp	.+476    	; 0x226 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	ec c0       	rjmp	.+472    	; 0x226 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ea c0       	rjmp	.+468    	; 0x226 <__bad_interrupt>
      52:	00 00       	nop
      54:	e8 c0       	rjmp	.+464    	; 0x226 <__bad_interrupt>
      56:	00 00       	nop
      58:	e6 c0       	rjmp	.+460    	; 0x226 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	e4 c0       	rjmp	.+456    	; 0x226 <__bad_interrupt>
      5e:	00 00       	nop
      60:	e2 c0       	rjmp	.+452    	; 0x226 <__bad_interrupt>
      62:	00 00       	nop
      64:	e0 c0       	rjmp	.+448    	; 0x226 <__bad_interrupt>
      66:	00 00       	nop
      68:	de c0       	rjmp	.+444    	; 0x226 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	dc c0       	rjmp	.+440    	; 0x226 <__bad_interrupt>
      6e:	00 00       	nop
      70:	da c0       	rjmp	.+436    	; 0x226 <__bad_interrupt>
      72:	00 00       	nop
      74:	1a c6       	rjmp	.+3124   	; 0xcaa <__vector_29>
      76:	00 00       	nop
      78:	d6 c0       	rjmp	.+428    	; 0x226 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	d4 c0       	rjmp	.+424    	; 0x226 <__bad_interrupt>
      7e:	00 00       	nop
      80:	d2 c0       	rjmp	.+420    	; 0x226 <__bad_interrupt>
      82:	00 00       	nop
      84:	d0 c0       	rjmp	.+416    	; 0x226 <__bad_interrupt>
      86:	00 00       	nop
      88:	ce c0       	rjmp	.+412    	; 0x226 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	cc c0       	rjmp	.+408    	; 0x226 <__bad_interrupt>
      8e:	00 00       	nop
      90:	ca c0       	rjmp	.+404    	; 0x226 <__bad_interrupt>
      92:	00 00       	nop
      94:	c8 c0       	rjmp	.+400    	; 0x226 <__bad_interrupt>
      96:	00 00       	nop
      98:	c6 c0       	rjmp	.+396    	; 0x226 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	c4 c0       	rjmp	.+392    	; 0x226 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	c2 c0       	rjmp	.+388    	; 0x226 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	c0 c0       	rjmp	.+384    	; 0x226 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	be c0       	rjmp	.+380    	; 0x226 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	bc c0       	rjmp	.+376    	; 0x226 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	ba c0       	rjmp	.+372    	; 0x226 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	7d c6       	rjmp	.+3322   	; 0xdb0 <__vector_45>
      b6:	00 00       	nop
      b8:	b6 c0       	rjmp	.+364    	; 0x226 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	6d c7       	rjmp	.+3802   	; 0xf98 <__vector_47>
      be:	00 00       	nop
      c0:	b2 c0       	rjmp	.+356    	; 0x226 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	b0 c0       	rjmp	.+352    	; 0x226 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	ae c0       	rjmp	.+348    	; 0x226 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	ac c0       	rjmp	.+344    	; 0x226 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	aa c0       	rjmp	.+340    	; 0x226 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	a8 c0       	rjmp	.+336    	; 0x226 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	a6 c0       	rjmp	.+332    	; 0x226 <__bad_interrupt>
      da:	00 00       	nop
      dc:	a4 c0       	rjmp	.+328    	; 0x226 <__bad_interrupt>
      de:	00 00       	nop
      e0:	a2 c0       	rjmp	.+324    	; 0x226 <__bad_interrupt>
	...

000000e4 <__trampolines_end>:
      e4:	6e 61       	ori	r22, 0x1E	; 30
      e6:	6e 00       	.word	0x006e	; ????

000000e8 <__c.2159>:
      e8:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
      f8:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     108:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     118:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     128:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     138:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     148:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     158:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     168:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     178:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     188:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     198:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     1a8:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     1b8:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     1c8:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     1d8:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

000001e6 <__ctors_end>:
     1e6:	11 24       	eor	r1, r1
     1e8:	1f be       	out	0x3f, r1	; 63
     1ea:	cf ef       	ldi	r28, 0xFF	; 255
     1ec:	d1 e2       	ldi	r29, 0x21	; 33
     1ee:	de bf       	out	0x3e, r29	; 62
     1f0:	cd bf       	out	0x3d, r28	; 61
     1f2:	00 e0       	ldi	r16, 0x00	; 0
     1f4:	0c bf       	out	0x3c, r16	; 60

000001f6 <__do_copy_data>:
     1f6:	13 e0       	ldi	r17, 0x03	; 3
     1f8:	a0 e0       	ldi	r26, 0x00	; 0
     1fa:	b2 e0       	ldi	r27, 0x02	; 2
     1fc:	ea e8       	ldi	r30, 0x8A	; 138
     1fe:	f4 e2       	ldi	r31, 0x24	; 36
     200:	00 e0       	ldi	r16, 0x00	; 0
     202:	0b bf       	out	0x3b, r16	; 59
     204:	02 c0       	rjmp	.+4      	; 0x20a <__do_copy_data+0x14>
     206:	07 90       	elpm	r0, Z+
     208:	0d 92       	st	X+, r0
     20a:	ac 30       	cpi	r26, 0x0C	; 12
     20c:	b1 07       	cpc	r27, r17
     20e:	d9 f7       	brne	.-10     	; 0x206 <__do_copy_data+0x10>

00000210 <__do_clear_bss>:
     210:	23 e0       	ldi	r18, 0x03	; 3
     212:	ac e0       	ldi	r26, 0x0C	; 12
     214:	b3 e0       	ldi	r27, 0x03	; 3
     216:	01 c0       	rjmp	.+2      	; 0x21a <.do_clear_bss_start>

00000218 <.do_clear_bss_loop>:
     218:	1d 92       	st	X+, r1

0000021a <.do_clear_bss_start>:
     21a:	ad 31       	cpi	r26, 0x1D	; 29
     21c:	b2 07       	cpc	r27, r18
     21e:	e1 f7       	brne	.-8      	; 0x218 <.do_clear_bss_loop>
     220:	9f d3       	rcall	.+1854   	; 0x960 <main>
     222:	0c 94 43 12 	jmp	0x2486	; 0x2486 <_exit>

00000226 <__bad_interrupt>:
     226:	2d c5       	rjmp	.+2650   	; 0xc82 <__vector_default>

00000228 <CAN_message_send_to_reg>:
		return 0;
	}
	return 1;
}

void CAN_message_send_to_reg(CAN_message const * const msg, uint8_t reg){
     228:	ff 92       	push	r15
     22a:	0f 93       	push	r16
     22c:	1f 93       	push	r17
     22e:	cf 93       	push	r28
     230:	df 93       	push	r29
     232:	ec 01       	movw	r28, r24
     234:	f6 2e       	mov	r15, r22
	//mcp2515_bit_modify(reg, TXP_MASK, msg->priority); 	//Set priority
	mcp2515_write(reg + 1, msg->id>>3); 			//Set 8 MSB of ID
     236:	88 81       	ld	r24, Y
     238:	99 81       	ldd	r25, Y+1	; 0x01
     23a:	bc 01       	movw	r22, r24
     23c:	76 95       	lsr	r23
     23e:	67 95       	ror	r22
     240:	76 95       	lsr	r23
     242:	67 95       	ror	r22
     244:	76 95       	lsr	r23
     246:	67 95       	ror	r22
     248:	81 e0       	ldi	r24, 0x01	; 1
     24a:	8f 0d       	add	r24, r15
     24c:	5e d1       	rcall	.+700    	; 0x50a <mcp2515_write>
	mcp2515_write(reg + 2, msg->id<<5);			//Set 3 LSB of ID
     24e:	68 81       	ld	r22, Y
     250:	62 95       	swap	r22
     252:	66 0f       	add	r22, r22
     254:	60 7e       	andi	r22, 0xE0	; 224
     256:	82 e0       	ldi	r24, 0x02	; 2
     258:	8f 0d       	add	r24, r15
     25a:	57 d1       	rcall	.+686    	; 0x50a <mcp2515_write>
	mcp2515_write(reg + 5, msg->length);			//Data length. Can set RTR by | with 0b01000000
     25c:	6a 81       	ldd	r22, Y+2	; 0x02
     25e:	85 e0       	ldi	r24, 0x05	; 5
     260:	8f 0d       	add	r24, r15
     262:	53 d1       	rcall	.+678    	; 0x50a <mcp2515_write>
	
	for(uint8_t i = 0; i<msg->length; ++i){
     264:	8a 81       	ldd	r24, Y+2	; 0x02
     266:	88 23       	and	r24, r24
     268:	71 f0       	breq	.+28     	; 0x286 <CAN_message_send_to_reg+0x5e>
     26a:	10 e0       	ldi	r17, 0x00	; 0
		mcp2515_write(reg + i+6, msg->data[i]);
     26c:	06 e0       	ldi	r16, 0x06	; 6
     26e:	0f 0d       	add	r16, r15
     270:	fe 01       	movw	r30, r28
     272:	e1 0f       	add	r30, r17
     274:	f1 1d       	adc	r31, r1
     276:	63 81       	ldd	r22, Z+3	; 0x03
     278:	80 2f       	mov	r24, r16
     27a:	81 0f       	add	r24, r17
     27c:	46 d1       	rcall	.+652    	; 0x50a <mcp2515_write>
	//mcp2515_bit_modify(reg, TXP_MASK, msg->priority); 	//Set priority
	mcp2515_write(reg + 1, msg->id>>3); 			//Set 8 MSB of ID
	mcp2515_write(reg + 2, msg->id<<5);			//Set 3 LSB of ID
	mcp2515_write(reg + 5, msg->length);			//Data length. Can set RTR by | with 0b01000000
	
	for(uint8_t i = 0; i<msg->length; ++i){
     27e:	1f 5f       	subi	r17, 0xFF	; 255
     280:	8a 81       	ldd	r24, Y+2	; 0x02
     282:	18 17       	cp	r17, r24
     284:	a8 f3       	brcs	.-22     	; 0x270 <CAN_message_send_to_reg+0x48>
		mcp2515_write(reg + i+6, msg->data[i]);
	}
	if(reg == MCP_TXB0CTRL){
     286:	80 e3       	ldi	r24, 0x30	; 48
     288:	f8 12       	cpse	r15, r24
     28a:	03 c0       	rjmp	.+6      	; 0x292 <CAN_message_send_to_reg+0x6a>
		mcp2515_request_to_send(MCP_RTS_TX0);
     28c:	81 e8       	ldi	r24, 0x81	; 129
     28e:	53 d1       	rcall	.+678    	; 0x536 <mcp2515_request_to_send>
     290:	0b c0       	rjmp	.+22     	; 0x2a8 <CAN_message_send_to_reg+0x80>
	}
	else if(reg == MCP_TXB1CTRL){
     292:	80 e4       	ldi	r24, 0x40	; 64
     294:	f8 12       	cpse	r15, r24
     296:	03 c0       	rjmp	.+6      	; 0x29e <CAN_message_send_to_reg+0x76>
		mcp2515_request_to_send(MCP_RTS_TX1);
     298:	82 e8       	ldi	r24, 0x82	; 130
     29a:	4d d1       	rcall	.+666    	; 0x536 <mcp2515_request_to_send>
     29c:	05 c0       	rjmp	.+10     	; 0x2a8 <CAN_message_send_to_reg+0x80>
	}
	else if(reg == MCP_TXB2CTRL){
     29e:	80 e5       	ldi	r24, 0x50	; 80
     2a0:	f8 12       	cpse	r15, r24
     2a2:	02 c0       	rjmp	.+4      	; 0x2a8 <CAN_message_send_to_reg+0x80>
		mcp2515_request_to_send(MCP_RTS_TX2);
     2a4:	84 e8       	ldi	r24, 0x84	; 132
     2a6:	47 d1       	rcall	.+654    	; 0x536 <mcp2515_request_to_send>
	}
}
     2a8:	df 91       	pop	r29
     2aa:	cf 91       	pop	r28
     2ac:	1f 91       	pop	r17
     2ae:	0f 91       	pop	r16
     2b0:	ff 90       	pop	r15
     2b2:	08 95       	ret

000002b4 <CAN_message_send>:
	mcp2515_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);
}


//Returns 1 if message was sedt, otherwise 0
uint8_t CAN_message_send(CAN_message const * const msg){
     2b4:	cf 93       	push	r28
     2b6:	df 93       	push	r29
     2b8:	ec 01       	movw	r28, r24
	
	//reg0, 0x30: status bit nr 2 
	//reg1, 0x40: status bit nr 4 
	//reg2, 0x50: status bit nr 6
	
	uint8_t status = mcp2515_read_status();
     2ba:	36 d1       	rcall	.+620    	; 0x528 <mcp2515_read_status>
	if(status | (1 << 2)){
		CAN_message_send_to_reg(msg, MCP_TXB0CTRL);
     2bc:	60 e3       	ldi	r22, 0x30	; 48
     2be:	ce 01       	movw	r24, r28
     2c0:	b3 df       	rcall	.-154    	; 0x228 <CAN_message_send_to_reg>
	}
	else{
		return 0;
	}
	return 1;
}
     2c2:	81 e0       	ldi	r24, 0x01	; 1
     2c4:	df 91       	pop	r29
     2c6:	cf 91       	pop	r28
     2c8:	08 95       	ret

000002ca <CAN_data_receive>:
	else if(reg == MCP_TXB2CTRL){
		mcp2515_request_to_send(MCP_RTS_TX2);
	}
}

bool CAN_data_receive(CAN_message* msg, uint8_t reg){
     2ca:	ef 92       	push	r14
     2cc:	ff 92       	push	r15
     2ce:	0f 93       	push	r16
     2d0:	1f 93       	push	r17
     2d2:	cf 93       	push	r28
     2d4:	df 93       	push	r29
     2d6:	8c 01       	movw	r16, r24
     2d8:	e6 2e       	mov	r14, r22
	//memset(msg, 0, sizeof(CAN_message));
	
	uint8_t retVal = false;
	//reg0, 0x60: bit nr 0
	//reg1, 0x70: bit nr 1
	uint8_t status = mcp2515_read_status();
     2da:	26 d1       	rcall	.+588    	; 0x528 <mcp2515_read_status>
	if(status | (1 << ((reg>>4)-6))){
     2dc:	2e 2d       	mov	r18, r14
     2de:	22 95       	swap	r18
     2e0:	2f 70       	andi	r18, 0x0F	; 15
     2e2:	26 50       	subi	r18, 0x06	; 6
     2e4:	41 e0       	ldi	r20, 0x01	; 1
     2e6:	50 e0       	ldi	r21, 0x00	; 0
     2e8:	ba 01       	movw	r22, r20
     2ea:	02 c0       	rjmp	.+4      	; 0x2f0 <CAN_data_receive+0x26>
     2ec:	66 0f       	add	r22, r22
     2ee:	77 1f       	adc	r23, r23
     2f0:	2a 95       	dec	r18
     2f2:	e2 f7       	brpl	.-8      	; 0x2ec <CAN_data_receive+0x22>
     2f4:	9b 01       	movw	r18, r22
     2f6:	28 2b       	or	r18, r24
     2f8:	23 2b       	or	r18, r19
     2fa:	71 f1       	breq	.+92     	; 0x358 <CAN_data_receive+0x8e>
		msg->id = (mcp2515_read(reg+1) << 3); //8 msb
     2fc:	81 e0       	ldi	r24, 0x01	; 1
     2fe:	8e 0d       	add	r24, r14
     300:	f8 d0       	rcall	.+496    	; 0x4f2 <mcp2515_read>
     302:	78 e0       	ldi	r23, 0x08	; 8
     304:	87 9f       	mul	r24, r23
     306:	e0 01       	movw	r28, r0
     308:	11 24       	eor	r1, r1
     30a:	f8 01       	movw	r30, r16
     30c:	d1 83       	std	Z+1, r29	; 0x01
     30e:	c0 83       	st	Z, r28
		msg->id |= (mcp2515_read(reg+2) >> 5); //3 lsb
     310:	82 e0       	ldi	r24, 0x02	; 2
     312:	8e 0d       	add	r24, r14
     314:	ee d0       	rcall	.+476    	; 0x4f2 <mcp2515_read>
     316:	82 95       	swap	r24
     318:	86 95       	lsr	r24
     31a:	87 70       	andi	r24, 0x07	; 7
     31c:	c8 2b       	or	r28, r24
     31e:	f8 01       	movw	r30, r16
     320:	d1 83       	std	Z+1, r29	; 0x01
     322:	c0 83       	st	Z, r28
		msg->length = mcp2515_read(reg+5) & 0x0f;
     324:	85 e0       	ldi	r24, 0x05	; 5
     326:	8e 0d       	add	r24, r14
     328:	e4 d0       	rcall	.+456    	; 0x4f2 <mcp2515_read>
     32a:	8f 70       	andi	r24, 0x0F	; 15
     32c:	f8 01       	movw	r30, r16
     32e:	82 83       	std	Z+2, r24	; 0x02
		
		for(uint8_t i=0; i<msg->length && i<8; ++i){
     330:	88 23       	and	r24, r24
     332:	a1 f0       	breq	.+40     	; 0x35c <CAN_data_receive+0x92>
     334:	e8 01       	movw	r28, r16
     336:	23 96       	adiw	r28, 0x03	; 3
     338:	f1 2c       	mov	r15, r1
			msg->data[i] = mcp2515_read(reg+6+i);
     33a:	f6 e0       	ldi	r31, 0x06	; 6
     33c:	ef 0e       	add	r14, r31
     33e:	8e 2d       	mov	r24, r14
     340:	8f 0d       	add	r24, r15
     342:	d7 d0       	rcall	.+430    	; 0x4f2 <mcp2515_read>
     344:	89 93       	st	Y+, r24
	if(status | (1 << ((reg>>4)-6))){
		msg->id = (mcp2515_read(reg+1) << 3); //8 msb
		msg->id |= (mcp2515_read(reg+2) >> 5); //3 lsb
		msg->length = mcp2515_read(reg+5) & 0x0f;
		
		for(uint8_t i=0; i<msg->length && i<8; ++i){
     346:	f3 94       	inc	r15
     348:	f8 01       	movw	r30, r16
     34a:	82 81       	ldd	r24, Z+2	; 0x02
     34c:	f8 16       	cp	r15, r24
     34e:	40 f4       	brcc	.+16     	; 0x360 <CAN_data_receive+0x96>
     350:	f8 e0       	ldi	r31, 0x08	; 8
     352:	ff 12       	cpse	r15, r31
     354:	f4 cf       	rjmp	.-24     	; 0x33e <CAN_data_receive+0x74>
     356:	06 c0       	rjmp	.+12     	; 0x364 <CAN_data_receive+0x9a>
}

bool CAN_data_receive(CAN_message* msg, uint8_t reg){
	//memset(msg, 0, sizeof(CAN_message));
	
	uint8_t retVal = false;
     358:	80 e0       	ldi	r24, 0x00	; 0
     35a:	05 c0       	rjmp	.+10     	; 0x366 <CAN_data_receive+0x9c>
		msg->length = mcp2515_read(reg+5) & 0x0f;
		
		for(uint8_t i=0; i<msg->length && i<8; ++i){
			msg->data[i] = mcp2515_read(reg+6+i);
		}
		retVal = true;
     35c:	81 e0       	ldi	r24, 0x01	; 1
     35e:	03 c0       	rjmp	.+6      	; 0x366 <CAN_data_receive+0x9c>
     360:	81 e0       	ldi	r24, 0x01	; 1
     362:	01 c0       	rjmp	.+2      	; 0x366 <CAN_data_receive+0x9c>
     364:	81 e0       	ldi	r24, 0x01	; 1
	}	
	return retVal;
}
     366:	df 91       	pop	r29
     368:	cf 91       	pop	r28
     36a:	1f 91       	pop	r17
     36c:	0f 91       	pop	r16
     36e:	ff 90       	pop	r15
     370:	ef 90       	pop	r14
     372:	08 95       	ret

00000374 <CAN_int>:

interrupt CAN_int(){
	if(!read_bit(INTERRUPT_PIN, INTERRUPT_BIT)){
     374:	7f 99       	sbic	0x0f, 7	; 15
     376:	05 c0       	rjmp	.+10     	; 0x382 <CAN_int+0xe>
		interrupt retval = (interrupt)((mcp2515_read(MCP_CANSTAT)&MCP_CANSTAT_ICOD_MASK) >> 1);
     378:	8e e0       	ldi	r24, 0x0E	; 14
     37a:	bb d0       	rcall	.+374    	; 0x4f2 <mcp2515_read>
     37c:	8e 70       	andi	r24, 0x0E	; 14
		return retval;
     37e:	86 95       	lsr	r24
     380:	08 95       	ret
	}
	return noInt;
     382:	80 e0       	ldi	r24, 0x00	; 0
}
     384:	08 95       	ret

00000386 <CAN_all_int_clear>:
		mcp2515_bit_modify(MCP_CANINTF, interrupt_to_mask(CAN_interrupt), 0x00);	
	}
}

void CAN_all_int_clear(){
	mcp2515_write(MCP_CANINTF, 0x00);
     386:	60 e0       	ldi	r22, 0x00	; 0
     388:	8c e2       	ldi	r24, 0x2C	; 44
     38a:	bf c0       	rjmp	.+382    	; 0x50a <mcp2515_write>
     38c:	08 95       	ret

0000038e <CAN_init>:

#include <stdio.h>
#include <string.h>

void CAN_init(){
	clear_bit(INTERRUPT_DDR, INTERRUPT_BIT); //Input on the interrupt pin
     38e:	87 98       	cbi	0x10, 7	; 16
	
	uint8_t value;
	SPI_init(); // Initialize SPI
     390:	ef d0       	rcall	.+478    	; 0x570 <SPI_init>
	mcp2515_reset(); // Send reset-command
     392:	e9 d0       	rcall	.+466    	; 0x566 <mcp2515_reset>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     394:	8a e6       	ldi	r24, 0x6A	; 106
     396:	8a 95       	dec	r24
     398:	f1 f7       	brne	.-4      	; 0x396 <CAN_init+0x8>
     39a:	00 c0       	rjmp	.+0      	; 0x39c <CAN_init+0xe>
	
	_delay_us(20);
	// Self-test
	value = mcp2515_read(MCP_CANSTAT);
     39c:	8e e0       	ldi	r24, 0x0E	; 14
     39e:	a9 d0       	rcall	.+338    	; 0x4f2 <mcp2515_read>
	if ((value & MODE_MASK) != MODE_CONFIG) {
     3a0:	80 7e       	andi	r24, 0xE0	; 224
     3a2:	80 38       	cpi	r24, 0x80	; 128
     3a4:	21 f0       	breq	.+8      	; 0x3ae <CAN_init+0x20>
		puts("MCP2515 is NOT in configuration mode after reset!\n");
     3a6:	89 e0       	ldi	r24, 0x09	; 9
     3a8:	92 e0       	ldi	r25, 0x02	; 2
     3aa:	0e 94 70 10 	call	0x20e0	; 0x20e0 <puts>
	}
		
	//Sets up RXBOCTRL
		//RXM = 01, activate filter, only short ID
	mcp2515_bit_modify(MCP_RXB0CTRL, MCP_RXB0RXM_MASK, 1 << 5);
     3ae:	40 e2       	ldi	r20, 0x20	; 32
     3b0:	60 e6       	ldi	r22, 0x60	; 96
     3b2:	80 e6       	ldi	r24, 0x60	; 96
     3b4:	c4 d0       	rcall	.+392    	; 0x53e <mcp2515_bit_modify>
		//BUKT: 1 -> transfers to RXB1 when RXB0 is full
	mcp2515_bit_modify(MCP_RXB0CTRL, MCP_RXB0BUKT_MASK, 1 << 2);
     3b6:	44 e0       	ldi	r20, 0x04	; 4
     3b8:	64 e0       	ldi	r22, 0x04	; 4
     3ba:	80 e6       	ldi	r24, 0x60	; 96
     3bc:	c0 d0       	rcall	.+384    	; 0x53e <mcp2515_bit_modify>
	//RXB1CTRL
		//RXM = 01, activate filter, only short ID
	mcp2515_bit_modify(MCP_RXB1CTRL, MCP_RXB1RXM_MASK, 1 << 5);
     3be:	40 e2       	ldi	r20, 0x20	; 32
     3c0:	60 e6       	ldi	r22, 0x60	; 96
     3c2:	80 e7       	ldi	r24, 0x70	; 112
     3c4:	bc d0       	rcall	.+376    	; 0x53e <mcp2515_bit_modify>
	//TX2IE = 0 Transmit 2 empty interrupt
	//TX1IE = 0 Transmit 1 empty interrupt
	//TX0IE = 0 Transmit 0 empty interrupt
	//RX1IE = 1 Interrupt when there is data RX1
	//RX0IE = 1 Interrupt when there is data RX2
	mcp2515_write(MCP_CANINTE, 0b00000011);
     3c6:	63 e0       	ldi	r22, 0x03	; 3
     3c8:	8b e2       	ldi	r24, 0x2B	; 43
     3ca:	9f d0       	rcall	.+318    	; 0x50a <mcp2515_write>
	
	//Filters:
	//Mask for RX0
	mcp2515_write(MCP_RXM0SIDH, NODE2_CANID_H_MASK >> 3);
     3cc:	60 ea       	ldi	r22, 0xA0	; 160
     3ce:	80 e2       	ldi	r24, 0x20	; 32
     3d0:	9c d0       	rcall	.+312    	; 0x50a <mcp2515_write>
	mcp2515_bit_modify(MCP_RXM0SIDL, 0b11100000U, NODE2_CANID_H_MASK << 5);
     3d2:	40 e2       	ldi	r20, 0x20	; 32
     3d4:	60 ee       	ldi	r22, 0xE0	; 224
     3d6:	81 e2       	ldi	r24, 0x21	; 33
     3d8:	b2 d0       	rcall	.+356    	; 0x53e <mcp2515_bit_modify>
	
	//Mask for RX1
	mcp2515_write(MCP_RXM1SIDH, NODE2_CANID_L_MASK >> 3);
     3da:	60 ea       	ldi	r22, 0xA0	; 160
     3dc:	84 e2       	ldi	r24, 0x24	; 36
     3de:	95 d0       	rcall	.+298    	; 0x50a <mcp2515_write>
	mcp2515_bit_modify(MCP_RXM1SIDL, 0b11100000U, NODE2_CANID_L_MASK << 5);
     3e0:	40 e6       	ldi	r20, 0x60	; 96
     3e2:	60 ee       	ldi	r22, 0xE0	; 224
     3e4:	85 e2       	ldi	r24, 0x25	; 37
     3e6:	ab d0       	rcall	.+342    	; 0x53e <mcp2515_bit_modify>
	
	//Filter 0 (RX0, goes to RX1 if RX0 is full)
	mcp2515_write(MCP_RXF0SIDH, NODE2_CANID_HIGHPRIO_0 >> 3);
     3e8:	60 e2       	ldi	r22, 0x20	; 32
     3ea:	80 e0       	ldi	r24, 0x00	; 0
     3ec:	8e d0       	rcall	.+284    	; 0x50a <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF0SIDL, 0b11100000U, NODE2_CANID_HIGHPRIO_0 << 5);
     3ee:	40 e0       	ldi	r20, 0x00	; 0
     3f0:	60 ee       	ldi	r22, 0xE0	; 224
     3f2:	81 e0       	ldi	r24, 0x01	; 1
     3f4:	a4 d0       	rcall	.+328    	; 0x53e <mcp2515_bit_modify>
	
	//Filter 1 (RX0, goes to RX1 if RX0 is full)
	mcp2515_write(MCP_RXF1SIDH, NODE2_CANID_HIGHPRIO_1 >> 3);
     3f6:	60 e2       	ldi	r22, 0x20	; 32
     3f8:	84 e0       	ldi	r24, 0x04	; 4
     3fa:	87 d0       	rcall	.+270    	; 0x50a <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF1SIDL, 0b11100000U, NODE2_CANID_HIGHPRIO_1 << 5);
     3fc:	40 e2       	ldi	r20, 0x20	; 32
     3fe:	60 ee       	ldi	r22, 0xE0	; 224
     400:	85 e0       	ldi	r24, 0x05	; 5
     402:	9d d0       	rcall	.+314    	; 0x53e <mcp2515_bit_modify>
	
	//Filter 2 (RX1)
	mcp2515_write(MCP_RXF2SIDH, NODE2_CANID_0 >> 3);
     404:	60 ea       	ldi	r22, 0xA0	; 160
     406:	88 e0       	ldi	r24, 0x08	; 8
     408:	80 d0       	rcall	.+256    	; 0x50a <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF2SIDL, 0b11100000U, NODE2_CANID_0 << 5);
     40a:	40 e0       	ldi	r20, 0x00	; 0
     40c:	60 ee       	ldi	r22, 0xE0	; 224
     40e:	89 e0       	ldi	r24, 0x09	; 9
     410:	96 d0       	rcall	.+300    	; 0x53e <mcp2515_bit_modify>
	
	//Filter 3 (RX1)
	mcp2515_write(MCP_RXF3SIDH, NODE2_CANID_1 >> 3);
     412:	60 ea       	ldi	r22, 0xA0	; 160
     414:	80 e1       	ldi	r24, 0x10	; 16
     416:	79 d0       	rcall	.+242    	; 0x50a <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF3SIDL, 0b11100000U, NODE2_CANID_1 << 5);
     418:	40 e2       	ldi	r20, 0x20	; 32
     41a:	60 ee       	ldi	r22, 0xE0	; 224
     41c:	81 e1       	ldi	r24, 0x11	; 17
     41e:	8f d0       	rcall	.+286    	; 0x53e <mcp2515_bit_modify>
	
	//Filter 4 (RX1)
	mcp2515_write(MCP_RXF4SIDH, NODE2_CANID_2 >> 3);
     420:	60 ea       	ldi	r22, 0xA0	; 160
     422:	84 e1       	ldi	r24, 0x14	; 20
     424:	72 d0       	rcall	.+228    	; 0x50a <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF4SIDL, 0b11100000U, NODE2_CANID_2 << 5);
     426:	40 e4       	ldi	r20, 0x40	; 64
     428:	60 ee       	ldi	r22, 0xE0	; 224
     42a:	85 e1       	ldi	r24, 0x15	; 21
     42c:	88 d0       	rcall	.+272    	; 0x53e <mcp2515_bit_modify>
	
	//Filter 5 (RX1)
	mcp2515_write(MCP_RXF5SIDH, NODE2_CANID_3 >> 3);
     42e:	60 ea       	ldi	r22, 0xA0	; 160
     430:	88 e1       	ldi	r24, 0x18	; 24
     432:	6b d0       	rcall	.+214    	; 0x50a <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF5SIDL, 0b11100000U, NODE2_CANID_3 << 5);
     434:	40 e6       	ldi	r20, 0x60	; 96
     436:	60 ee       	ldi	r22, 0xE0	; 224
     438:	89 e1       	ldi	r24, 0x19	; 25
     43a:	81 d0       	rcall	.+258    	; 0x53e <mcp2515_bit_modify>
	
	CAN_all_int_clear();
     43c:	a4 df       	rcall	.-184    	; 0x386 <CAN_all_int_clear>
	mcp2515_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);
     43e:	40 e0       	ldi	r20, 0x00	; 0
     440:	60 ee       	ldi	r22, 0xE0	; 224
     442:	8f e0       	ldi	r24, 0x0F	; 15
     444:	7c c0       	rjmp	.+248    	; 0x53e <mcp2515_bit_modify>
     446:	08 95       	ret

00000448 <interrupt_to_mask>:
void CAN_all_int_clear(){
	mcp2515_write(MCP_CANINTF, 0x00);
}

uint8_t interrupt_to_mask(interrupt CAN_interrupt){
	switch(CAN_interrupt){
     448:	86 30       	cpi	r24, 0x06	; 6
     44a:	31 f0       	breq	.+12     	; 0x458 <interrupt_to_mask+0x10>
     44c:	87 30       	cpi	r24, 0x07	; 7
     44e:	31 f0       	breq	.+12     	; 0x45c <interrupt_to_mask+0x14>
     450:	81 30       	cpi	r24, 0x01	; 1
     452:	31 f0       	breq	.+12     	; 0x460 <interrupt_to_mask+0x18>
		case noInt:
			return 0x00;
     454:	80 e0       	ldi	r24, 0x00	; 0
     456:	08 95       	ret
		case err:
			return 0b00100000;
		case rx0:
			return 0b00000001;
     458:	81 e0       	ldi	r24, 0x01	; 1
     45a:	08 95       	ret
		case rx1:
			return 0b00000010;
     45c:	82 e0       	ldi	r24, 0x02	; 2
     45e:	08 95       	ret
uint8_t interrupt_to_mask(interrupt CAN_interrupt){
	switch(CAN_interrupt){
		case noInt:
			return 0x00;
		case err:
			return 0b00100000;
     460:	80 e2       	ldi	r24, 0x20	; 32
		case rx1:
			return 0b00000010;
		default:
			return 0x00;
	}
}
     462:	08 95       	ret

00000464 <CAN_int_clear>:
	}
	return noInt;
}

void CAN_int_clear(interrupt CAN_interrupt){
	if(CAN_interrupt != noInt){
     464:	88 23       	and	r24, r24
     466:	29 f0       	breq	.+10     	; 0x472 <CAN_int_clear+0xe>
		mcp2515_bit_modify(MCP_CANINTF, interrupt_to_mask(CAN_interrupt), 0x00);	
     468:	ef df       	rcall	.-34     	; 0x448 <interrupt_to_mask>
     46a:	40 e0       	ldi	r20, 0x00	; 0
     46c:	68 2f       	mov	r22, r24
     46e:	8c e2       	ldi	r24, 0x2C	; 44
     470:	66 c0       	rjmp	.+204    	; 0x53e <mcp2515_bit_modify>
     472:	08 95       	ret

00000474 <I2C_init>:
//Velger clock lik 285 714Hz ved prescaler lik 4^1 = 4, bitrate register = 5.

void I2C_init(){
	//Finn utgangen, og sett den til output?
	//I2C klokkehastighet på 285 714hz
	TWBR = 5;		//bitrate register
     474:	85 e0       	ldi	r24, 0x05	; 5
     476:	80 93 b8 00 	sts	0x00B8, r24
	TWSR |= (0b01); //Prescaler, 2 bit, gir scaling på 4^bitverdi
     47a:	e9 eb       	ldi	r30, 0xB9	; 185
     47c:	f0 e0       	ldi	r31, 0x00	; 0
     47e:	80 81       	ld	r24, Z
     480:	81 60       	ori	r24, 0x01	; 1
     482:	80 83       	st	Z, r24
	//set_bit(TWCR,TWEA); //Enable acknowledge bit //Muilig vi må gjøre det hver gang vi skal sende
	
	TWAR = (0b0001000 << 1) | (1 << 0); //Node2 sin adresse er 0000001, siste 1bit er at vi hører på general calls
     484:	81 e1       	ldi	r24, 0x11	; 17
     486:	80 93 ba 00 	sts	0x00BA, r24
	/*TWAMR disables bitene i adresse. Tror ikke vi trenger det?*/
	
	//red_bit(TWCR, TWWC); //Write collision flag, ?
	set_bit(TWCR,TWEN); //Aktiverer I2C
     48a:	ec eb       	ldi	r30, 0xBC	; 188
     48c:	f0 e0       	ldi	r31, 0x00	; 0
     48e:	80 81       	ld	r24, Z
     490:	84 60       	ori	r24, 0x04	; 4
     492:	80 83       	st	Z, r24
	//set_bit(TWCR,TWIE); //Interupt enable. Tror dette er ordentlig interupts, så det driter vi i.
	//uint8_t I2C_status = (TWSR >> 3);
	//TWDR = 0xff; //1 byte. I transmit mode: dataen som skal sendes. I receve mode: Dataen den har fått inn
	TWDR = 0xFF;
     494:	8f ef       	ldi	r24, 0xFF	; 255
     496:	80 93 bb 00 	sts	0x00BB, r24
     49a:	08 95       	ret

0000049c <I2C_transmit>:
}

void I2C_transmit(uint8_t data, uint8_t addr){
	TWCR = (1<<TWSTA)|(1<<TWINT)|(1<<TWEN); //Sender startbit, interupt clear og enable for å sende siganl
     49c:	94 ea       	ldi	r25, 0xA4	; 164
     49e:	90 93 bc 00 	sts	0x00BC, r25
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     4a2:	ec eb       	ldi	r30, 0xBC	; 188
     4a4:	f0 e0       	ldi	r31, 0x00	; 0
     4a6:	90 81       	ld	r25, Z
	TWDR = 0xFF;
}

void I2C_transmit(uint8_t data, uint8_t addr){
	TWCR = (1<<TWSTA)|(1<<TWINT)|(1<<TWEN); //Sender startbit, interupt clear og enable for å sende siganl
	while(!I2C_getInterrupt());	//Venter til start signalet er sendt
     4a8:	99 23       	and	r25, r25
     4aa:	ec f7       	brge	.-6      	; 0x4a6 <I2C_transmit+0xa>
	//printf("State:%u\n",TWSR&0xF8); //Start transmitted. BRA!

	TWDR = (addr<<1) | 0b0; //Sender adressen inn i transmittbuffer. Siste 7 er adresse, 1 bit er R/!W.
     4ac:	66 0f       	add	r22, r22
     4ae:	60 93 bb 00 	sts	0x00BB, r22
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
     4b2:	94 e8       	ldi	r25, 0x84	; 132
     4b4:	90 93 bc 00 	sts	0x00BC, r25
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     4b8:	ec eb       	ldi	r30, 0xBC	; 188
     4ba:	f0 e0       	ldi	r31, 0x00	; 0
     4bc:	90 81       	ld	r25, Z
	//printf("State:%u\n",TWSR&0xF8); //Start transmitted. BRA!

	TWDR = (addr<<1) | 0b0; //Sender adressen inn i transmittbuffer. Siste 7 er adresse, 1 bit er R/!W.
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
	
	while(!I2C_getInterrupt());	//Interupt når slave addr + write er sendt, og ack er motatt
     4be:	99 23       	and	r25, r25
     4c0:	ec f7       	brge	.-6      	; 0x4bc <I2C_transmit+0x20>
	
	//printf("State:%u\n",TWSR&0xF8); //SLA+w has been transmited. Bra!
	
	/*000 må være 0. RST 1 for reset alle DAC registere. PD 1->shut down mode (0 -> vanlig). A2(ignored) A1 A0 velger dac fra 0 til 3*/
	TWDR = 0b00000000; //Bruk dac0, ikke reset eller power down.
     4c2:	10 92 bb 00 	sts	0x00BB, r1
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
     4c6:	94 e8       	ldi	r25, 0x84	; 132
     4c8:	90 93 bc 00 	sts	0x00BC, r25
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     4cc:	ec eb       	ldi	r30, 0xBC	; 188
     4ce:	f0 e0       	ldi	r31, 0x00	; 0
     4d0:	90 81       	ld	r25, Z
	
	/*000 må være 0. RST 1 for reset alle DAC registere. PD 1->shut down mode (0 -> vanlig). A2(ignored) A1 A0 velger dac fra 0 til 3*/
	TWDR = 0b00000000; //Bruk dac0, ikke reset eller power down.
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
	
	while(!I2C_getInterrupt());	//Interupt når controll signal er sendt, og ack er motatt
     4d2:	99 23       	and	r25, r25
     4d4:	ec f7       	brge	.-6      	; 0x4d0 <I2C_transmit+0x34>
	
	//printf("State:%u\n",TWSR&0xF8); //Data sendt, bra!
	
	TWDR = data;
     4d6:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
     4da:	84 e8       	ldi	r24, 0x84	; 132
     4dc:	80 93 bc 00 	sts	0x00BC, r24
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     4e0:	ec eb       	ldi	r30, 0xBC	; 188
     4e2:	f0 e0       	ldi	r31, 0x00	; 0
     4e4:	80 81       	ld	r24, Z
	//printf("State:%u\n",TWSR&0xF8); //Data sendt, bra!
	
	TWDR = data;
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
	
	while(!I2C_getInterrupt());	//Interupt når data er sendt, og ack er motatt
     4e6:	88 23       	and	r24, r24
     4e8:	ec f7       	brge	.-6      	; 0x4e4 <I2C_transmit+0x48>
	
	//printf("State:%u\n\n",TWSR&0xF8); //Data sendt, bra!
	
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
     4ea:	84 e9       	ldi	r24, 0x94	; 148
     4ec:	80 93 bc 00 	sts	0x00BC, r24
     4f0:	08 95       	ret

000004f2 <mcp2515_read>:
#include "mcp2515.h"
#include "spi.h"
#include "MCP2515_register.h"


uint8_t mcp2515_read(uint8_t addr){
     4f2:	cf 93       	push	r28
     4f4:	c8 2f       	mov	r28, r24
	clear_bit(SLAVE_CS_REG, SLAVE_CS_BIT);	//Activates CAN controller
     4f6:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(MCP_READ);		//Sends instruction
     4f8:	83 e0       	ldi	r24, 0x03	; 3
     4fa:	42 d0       	rcall	.+132    	; 0x580 <SPI_communicate>
	SPI_communicate(addr);			//Sends the address
     4fc:	8c 2f       	mov	r24, r28
     4fe:	40 d0       	rcall	.+128    	; 0x580 <SPI_communicate>
	uint8_t val = SPI_communicate(0x00);	//Receives data
     500:	80 e0       	ldi	r24, 0x00	; 0
     502:	3e d0       	rcall	.+124    	; 0x580 <SPI_communicate>
	set_bit(SLAVE_CS_REG, SLAVE_CS_BIT);	//Deactivates.
     504:	28 9a       	sbi	0x05, 0	; 5
	return val;
}
     506:	cf 91       	pop	r28
     508:	08 95       	ret

0000050a <mcp2515_write>:

void mcp2515_write(uint8_t addr, uint8_t data){
     50a:	cf 93       	push	r28
     50c:	df 93       	push	r29
     50e:	d8 2f       	mov	r29, r24
     510:	c6 2f       	mov	r28, r22
	clear_bit(SLAVE_CS_REG, SLAVE_CS_BIT);	//Activates CAN controller
     512:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(MCP_WRITE);		//Sends instruction
     514:	82 e0       	ldi	r24, 0x02	; 2
     516:	34 d0       	rcall	.+104    	; 0x580 <SPI_communicate>
	SPI_communicate(addr);			//Sends the address
     518:	8d 2f       	mov	r24, r29
     51a:	32 d0       	rcall	.+100    	; 0x580 <SPI_communicate>
	SPI_communicate(data);			//Sends data
     51c:	8c 2f       	mov	r24, r28
     51e:	30 d0       	rcall	.+96     	; 0x580 <SPI_communicate>
	set_bit(SLAVE_CS_REG, SLAVE_CS_BIT);	//Deactivates.
     520:	28 9a       	sbi	0x05, 0	; 5
}
     522:	df 91       	pop	r29
     524:	cf 91       	pop	r28
     526:	08 95       	ret

00000528 <mcp2515_read_status>:

uint8_t mcp2515_read_status(){
	clear_bit(SLAVE_CS_REG, SLAVE_CS_BIT);	//Activates CAN controller
     528:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(MCP_READ_STATUS);	//Sends instruction
     52a:	80 ea       	ldi	r24, 0xA0	; 160
     52c:	29 d0       	rcall	.+82     	; 0x580 <SPI_communicate>
	uint8_t val = SPI_communicate(0x00);
     52e:	80 e0       	ldi	r24, 0x00	; 0
     530:	27 d0       	rcall	.+78     	; 0x580 <SPI_communicate>
	set_bit(SLAVE_CS_REG, SLAVE_CS_BIT);	//Deactivates
     532:	28 9a       	sbi	0x05, 0	; 5
	return val;
}
     534:	08 95       	ret

00000536 <mcp2515_request_to_send>:


void mcp2515_request_to_send(uint8_t reg){
	clear_bit(SLAVE_CS_REG, SLAVE_CS_BIT);	//Activates CAN controller
     536:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(reg);			//Sends instruction
     538:	23 d0       	rcall	.+70     	; 0x580 <SPI_communicate>
	set_bit(SLAVE_CS_REG, SLAVE_CS_BIT);	//Deactivates
     53a:	28 9a       	sbi	0x05, 0	; 5
     53c:	08 95       	ret

0000053e <mcp2515_bit_modify>:
}

void mcp2515_bit_modify(uint8_t addr, uint8_t mask, uint8_t data){
     53e:	1f 93       	push	r17
     540:	cf 93       	push	r28
     542:	df 93       	push	r29
     544:	18 2f       	mov	r17, r24
     546:	d6 2f       	mov	r29, r22
     548:	c4 2f       	mov	r28, r20
	clear_bit(SLAVE_CS_REG, SLAVE_CS_BIT);	//Activates CAN controller
     54a:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(MCP_BITMOD);		//Sends instruction
     54c:	85 e0       	ldi	r24, 0x05	; 5
     54e:	18 d0       	rcall	.+48     	; 0x580 <SPI_communicate>
	SPI_communicate(addr);
     550:	81 2f       	mov	r24, r17
     552:	16 d0       	rcall	.+44     	; 0x580 <SPI_communicate>
	SPI_communicate(mask);
     554:	8d 2f       	mov	r24, r29
     556:	14 d0       	rcall	.+40     	; 0x580 <SPI_communicate>
	SPI_communicate(data);
     558:	8c 2f       	mov	r24, r28
     55a:	12 d0       	rcall	.+36     	; 0x580 <SPI_communicate>
	set_bit(SLAVE_CS_REG, SLAVE_CS_BIT);	//Deactivates
     55c:	28 9a       	sbi	0x05, 0	; 5
}
     55e:	df 91       	pop	r29
     560:	cf 91       	pop	r28
     562:	1f 91       	pop	r17
     564:	08 95       	ret

00000566 <mcp2515_reset>:

void mcp2515_reset(){
	clear_bit(SLAVE_CS_REG, SLAVE_CS_BIT);	//Activates CAN controller
     566:	28 98       	cbi	0x05, 0	; 5
	SPI_communicate(MCP_RESET);		//Sends instruction
     568:	80 ec       	ldi	r24, 0xC0	; 192
     56a:	0a d0       	rcall	.+20     	; 0x580 <SPI_communicate>
	set_bit(SLAVE_CS_REG, SLAVE_CS_BIT);	//Deactivates
     56c:	28 9a       	sbi	0x05, 0	; 5
     56e:	08 95       	ret

00000570 <SPI_init>:

#include "spi.h"

void SPI_init(void){
	/* Set MOSI and SCK output, all others input */
	set_bit(MASTER_OUT_DDR, MASTER_OUT_BIT);
     570:	22 9a       	sbi	0x04, 2	; 4
	clear_bit(MASTER_INN_DDR, MASTER_INN_BIT);
     572:	23 98       	cbi	0x04, 3	; 4
	set_bit(SLAVE_CLK_DDR, SLAVE_CLK_BIT);
     574:	21 9a       	sbi	0x04, 1	; 4
	set_bit(SLAVE_CS_DDR, SLAVE_CS_BIT);
     576:	20 9a       	sbi	0x04, 0	; 4
	
	
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR |= (1<<SPE)|(1<<MSTR)|(1<<SPR0);
     578:	8c b5       	in	r24, 0x2c	; 44
     57a:	81 65       	ori	r24, 0x51	; 81
     57c:	8c bd       	out	0x2c, r24	; 44
     57e:	08 95       	ret

00000580 <SPI_communicate>:
	//SPIE, interrupt enable
}

char SPI_communicate(char cData){
	/* Start transmission */
	SPDR = cData;
     580:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while( !(SPSR&(1<<SPIF)) );
     582:	0d b4       	in	r0, 0x2d	; 45
     584:	07 fe       	sbrs	r0, 7
     586:	fd cf       	rjmp	.-6      	; 0x582 <SPI_communicate+0x2>
	return SPDR;
     588:	8e b5       	in	r24, 0x2e	; 46
}
     58a:	08 95       	ret

0000058c <USART_transmit>:
	fdevopen(USART_transmit, USART_receive);
}

void USART_transmit(unsigned char data){
	//Wait for empty transmit buffer
	while( !(UCSR0A&(1<<UDRE0)) );
     58c:	e0 ec       	ldi	r30, 0xC0	; 192
     58e:	f0 e0       	ldi	r31, 0x00	; 0
     590:	90 81       	ld	r25, Z
     592:	95 ff       	sbrs	r25, 5
     594:	fd cf       	rjmp	.-6      	; 0x590 <USART_transmit+0x4>

	//Put data into buffer, sends the data
	UDR0 = data;
     596:	80 93 c6 00 	sts	0x00C6, r24
     59a:	08 95       	ret

0000059c <USART_receive>:
}

unsigned char USART_receive(void){
	//Wait for data to be received
	while( !(UCSR0A&(1<<RXC0)) );
     59c:	e0 ec       	ldi	r30, 0xC0	; 192
     59e:	f0 e0       	ldi	r31, 0x00	; 0
     5a0:	80 81       	ld	r24, Z
     5a2:	88 23       	and	r24, r24
     5a4:	ec f7       	brge	.-6      	; 0x5a0 <USART_receive+0x4>
	//Get and return received data from buffer
	return UDR0;
     5a6:	80 91 c6 00 	lds	r24, 0x00C6
}
     5aa:	08 95       	ret

000005ac <USART_init>:
#include "../MainInclude.h"
#include "UsartDriver.h"

void USART_init(){
	//Set baud rate
	UBRR0H = (unsigned char)(UBRR>>8);
     5ac:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = (unsigned char)UBRR;
     5b0:	83 e3       	ldi	r24, 0x33	; 51
     5b2:	80 93 c4 00 	sts	0x00C4, r24
	
	//Enable receiver and transmitter
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     5b6:	88 e1       	ldi	r24, 0x18	; 24
     5b8:	80 93 c1 00 	sts	0x00C1, r24
		//RXEN: Activates USART receiver
		//TXEN: Activates USART transmitter
		
	
	//Set frame format: 8data, 2stop bit
	UCSR0C = (3<<UCSZ00);
     5bc:	86 e0       	ldi	r24, 0x06	; 6
     5be:	80 93 c2 00 	sts	0x00C2, r24
		//URSEL: Writes to UCSRC instead of UBRRH, when 1.
		//USBS0: Number of stop bits, 0->1bit, 1->2bit
		//UCZ0/1/2: Character size 011->8bit. 
		
	//Enable printf;
	fdevopen(USART_transmit, USART_receive);
     5c2:	6e ec       	ldi	r22, 0xCE	; 206
     5c4:	72 e0       	ldi	r23, 0x02	; 2
     5c6:	86 ec       	ldi	r24, 0xC6	; 198
     5c8:	92 e0       	ldi	r25, 0x02	; 2
     5ca:	0c 94 e3 0f 	jmp	0x1fc6	; 0x1fc6 <fdevopen>
     5ce:	08 95       	ret

000005d0 <motorbox_set_power>:
	else{
		motorbox_set_power(POS_DIR, percent +MOTOR_SLACK_OFFSET);
	}
}

void motorbox_set_power(uint8_t dir, uint8_t power){
     5d0:	96 2f       	mov	r25, r22
	if(dir){
     5d2:	88 23       	and	r24, r24
     5d4:	11 f0       	breq	.+4      	; 0x5da <motorbox_set_power+0xa>
		set_bit(MOTORBOX_CONTROLL_REG,MOTOR_DIRECTION);
     5d6:	8b 9a       	sbi	0x11, 3	; 17
     5d8:	01 c0       	rjmp	.+2      	; 0x5dc <motorbox_set_power+0xc>
	}
	else{
		clear_bit(MOTORBOX_CONTROLL_REG,MOTOR_DIRECTION);
     5da:	8b 98       	cbi	0x11, 3	; 17
	}
	I2C_transmit(power,DAC_ADRESS);	
     5dc:	68 e2       	ldi	r22, 0x28	; 40
     5de:	89 2f       	mov	r24, r25
     5e0:	5d cf       	rjmp	.-326    	; 0x49c <I2C_transmit>
     5e2:	08 95       	ret

000005e4 <motorbox_set_percent>:
	MOTORBOX_CONTROLL_REG &= ~((1<<ENCODER_OUTPUTENABLE_NOT)|(1<<ENCODER_SELECTHIGHBIT)|(1<<MOTOR_DIRECTION));
	motorbox_reset_encoder();
}


void motorbox_set_percent(int16_t percent){
     5e4:	8c 39       	cpi	r24, 0x9C	; 156
     5e6:	2f ef       	ldi	r18, 0xFF	; 255
     5e8:	92 07       	cpc	r25, r18
     5ea:	14 f4       	brge	.+4      	; 0x5f0 <motorbox_set_percent+0xc>
     5ec:	8c e9       	ldi	r24, 0x9C	; 156
     5ee:	9f ef       	ldi	r25, 0xFF	; 255
     5f0:	85 36       	cpi	r24, 0x65	; 101
     5f2:	91 05       	cpc	r25, r1
     5f4:	14 f0       	brlt	.+4      	; 0x5fa <motorbox_set_percent+0x16>
     5f6:	84 e6       	ldi	r24, 0x64	; 100
     5f8:	90 e0       	ldi	r25, 0x00	; 0
		percent = 100;
	}
	else if(percent < -100){
		percent = -100;
	}
	if(percent<MOTOR_SLACK_TURNOFF && percent>-MOTOR_SLACK_TURNOFF){
     5fa:	9c 01       	movw	r18, r24
     5fc:	27 5f       	subi	r18, 0xF7	; 247
     5fe:	3f 4f       	sbci	r19, 0xFF	; 255
     600:	23 31       	cpi	r18, 0x13	; 19
     602:	31 05       	cpc	r19, r1
     604:	20 f4       	brcc	.+8      	; 0x60e <motorbox_set_percent+0x2a>
		motorbox_set_power(!POS_DIR, 0);
     606:	60 e0       	ldi	r22, 0x00	; 0
     608:	80 e0       	ldi	r24, 0x00	; 0
     60a:	e2 cf       	rjmp	.-60     	; 0x5d0 <motorbox_set_power>
     60c:	08 95       	ret
	}
	else if(percent < 0){
     60e:	99 23       	and	r25, r25
     610:	2c f4       	brge	.+10     	; 0x61c <motorbox_set_percent+0x38>
		motorbox_set_power(!POS_DIR, -percent +MOTOR_SLACK_OFFSET);
     612:	68 e2       	ldi	r22, 0x28	; 40
     614:	68 1b       	sub	r22, r24
     616:	80 e0       	ldi	r24, 0x00	; 0
     618:	db cf       	rjmp	.-74     	; 0x5d0 <motorbox_set_power>
     61a:	08 95       	ret
	}
	else{
		motorbox_set_power(POS_DIR, percent +MOTOR_SLACK_OFFSET);
     61c:	68 e2       	ldi	r22, 0x28	; 40
     61e:	68 0f       	add	r22, r24
     620:	81 e0       	ldi	r24, 0x01	; 1
     622:	d6 cf       	rjmp	.-84     	; 0x5d0 <motorbox_set_power>
     624:	08 95       	ret

00000626 <motorbox_reset_encoder>:
	encoder_data |= (reverse_byte(MOTORBOX_DATA_PIN)<<8); //The encoder data is inverted, so we have to deinvert
	return -BOARD_SIZE/2-encoder_data;	//The motor is going to start in the left corner, we want the middle of the board to be 0
}

void motorbox_reset_encoder(){
	clear_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
     626:	8e 98       	cbi	0x11, 6	; 17
     628:	8a e6       	ldi	r24, 0x6A	; 106
     62a:	8a 95       	dec	r24
     62c:	f1 f7       	brne	.-4      	; 0x62a <motorbox_reset_encoder+0x4>
     62e:	00 c0       	rjmp	.+0      	; 0x630 <motorbox_reset_encoder+0xa>
	_delay_us(20);
	set_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
     630:	8e 9a       	sbi	0x11, 6	; 17
     632:	08 95       	ret

00000634 <motorbox_init>:
 */ 

#include "MotorBox.h"

void motorbox_init(){
	MOTORBOX_CONTROLL_DDR |= (1<<ENCODER_OUTPUTENABLE_NOT)|(1<<ENCODER_RESET_NOT)|(1<<ENCODER_SELECTHIGHBIT)|(1<<MOTOR_ENABLE)|(1<<MOTOR_DIRECTION);
     634:	80 b3       	in	r24, 0x10	; 16
     636:	88 6f       	ori	r24, 0xF8	; 248
     638:	80 bb       	out	0x10, r24	; 16
	
	//Srkur på motoren
	set_bit(MOTORBOX_CONTROLL_REG, MOTOR_ENABLE);
     63a:	8c 9a       	sbi	0x11, 4	; 17
	
	//Enabler output, velger lowbit, setter direction til -1
	MOTORBOX_CONTROLL_REG &= ~((1<<ENCODER_OUTPUTENABLE_NOT)|(1<<ENCODER_SELECTHIGHBIT)|(1<<MOTOR_DIRECTION));
     63c:	81 b3       	in	r24, 0x11	; 17
     63e:	87 75       	andi	r24, 0x57	; 87
     640:	81 bb       	out	0x11, r24	; 17
	motorbox_reset_encoder();
     642:	f1 cf       	rjmp	.-30     	; 0x626 <motorbox_reset_encoder>
     644:	08 95       	ret

00000646 <reverse_byte>:
	_delay_us(20);
	set_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
}

uint8_t reverse_byte(uint8_t b) {
	b = (b & 0b11110000) >> 4 | (b & 0b00001111) << 4; //Swaps the 4msb and 4lsb
     646:	82 95       	swap	r24
	b = (b & 0b11001100) >> 2 | (b & 0b00110011) << 2; //Of the 4msb, the 2msb and 2lsb are swapped, same with the 4lsb
     648:	28 2f       	mov	r18, r24
     64a:	23 73       	andi	r18, 0x33	; 51
     64c:	22 0f       	add	r18, r18
     64e:	22 0f       	add	r18, r18
     650:	98 2f       	mov	r25, r24
     652:	9c 7c       	andi	r25, 0xCC	; 204
     654:	96 95       	lsr	r25
     656:	96 95       	lsr	r25
     658:	92 2b       	or	r25, r18
	b = (b & 0b10101010) >> 1 | (b & 0b01010101) << 1; //Of the 2msb the msb and lsb are swapped, same with all the other pairs
     65a:	29 2f       	mov	r18, r25
     65c:	25 75       	andi	r18, 0x55	; 85
     65e:	22 0f       	add	r18, r18
     660:	9a 7a       	andi	r25, 0xAA	; 170
     662:	89 2f       	mov	r24, r25
     664:	86 95       	lsr	r24
	return b;
     666:	82 2b       	or	r24, r18
     668:	08 95       	ret

0000066a <motorbox_get_encoder>:
		clear_bit(MOTORBOX_CONTROLL_REG,MOTOR_DIRECTION);
	}
	I2C_transmit(power,DAC_ADRESS);	
}

int16_t motorbox_get_encoder(){
     66a:	cf 93       	push	r28
     66c:	df 93       	push	r29
	set_bit(MOTORBOX_CONTROLL_REG,ENCODER_SELECTHIGHBIT);
     66e:	8d 9a       	sbi	0x11, 5	; 17
     670:	8a e6       	ldi	r24, 0x6A	; 106
     672:	8a 95       	dec	r24
     674:	f1 f7       	brne	.-4      	; 0x672 <motorbox_get_encoder+0x8>
     676:	00 c0       	rjmp	.+0      	; 0x678 <motorbox_get_encoder+0xe>
	_delay_us(20);
	uint16_t encoder_data = reverse_byte(MOTORBOX_DATA_PIN);;
     678:	80 91 06 01 	lds	r24, 0x0106
     67c:	e4 df       	rcall	.-56     	; 0x646 <reverse_byte>
     67e:	c8 2f       	mov	r28, r24
     680:	d0 e0       	ldi	r29, 0x00	; 0
	clear_bit(MOTORBOX_CONTROLL_REG,ENCODER_SELECTHIGHBIT);
     682:	8d 98       	cbi	0x11, 5	; 17
     684:	8a e6       	ldi	r24, 0x6A	; 106
     686:	8a 95       	dec	r24
     688:	f1 f7       	brne	.-4      	; 0x686 <motorbox_get_encoder+0x1c>
     68a:	00 c0       	rjmp	.+0      	; 0x68c <motorbox_get_encoder+0x22>
	_delay_us(20);
	encoder_data |= (reverse_byte(MOTORBOX_DATA_PIN)<<8); //The encoder data is inverted, so we have to deinvert
     68c:	80 91 06 01 	lds	r24, 0x0106
     690:	da df       	rcall	.-76     	; 0x646 <reverse_byte>
     692:	d8 2b       	or	r29, r24
	return -BOARD_SIZE/2-encoder_data;	//The motor is going to start in the left corner, we want the middle of the board to be 0
}
     694:	80 ed       	ldi	r24, 0xD0	; 208
     696:	9e ee       	ldi	r25, 0xEE	; 238
     698:	8c 1b       	sub	r24, r28
     69a:	9d 0b       	sbc	r25, r29
     69c:	df 91       	pop	r29
     69e:	cf 91       	pop	r28
     6a0:	08 95       	ret

000006a2 <regulator_init>:
 * Created: 06.11.2015 11:02:05
 *  Author: sverrevr
 */ 
#include "regulator.h"

void regulator_init(Regulator* regulator){
     6a2:	dc 01       	movw	r26, r24
	regulator->P = 20;
     6a4:	40 e0       	ldi	r20, 0x00	; 0
     6a6:	50 e0       	ldi	r21, 0x00	; 0
     6a8:	60 ea       	ldi	r22, 0xA0	; 160
     6aa:	71 e4       	ldi	r23, 0x41	; 65
     6ac:	4d 93       	st	X+, r20
     6ae:	5d 93       	st	X+, r21
     6b0:	6d 93       	st	X+, r22
     6b2:	7c 93       	st	X, r23
     6b4:	13 97       	sbiw	r26, 0x03	; 3
	regulator->I = 10;
     6b6:	40 e0       	ldi	r20, 0x00	; 0
     6b8:	50 e0       	ldi	r21, 0x00	; 0
     6ba:	60 e2       	ldi	r22, 0x20	; 32
     6bc:	71 e4       	ldi	r23, 0x41	; 65
     6be:	14 96       	adiw	r26, 0x04	; 4
     6c0:	4d 93       	st	X+, r20
     6c2:	5d 93       	st	X+, r21
     6c4:	6d 93       	st	X+, r22
     6c6:	7c 93       	st	X, r23
     6c8:	17 97       	sbiw	r26, 0x07	; 7
	regulator->D = 0.7;
     6ca:	43 e3       	ldi	r20, 0x33	; 51
     6cc:	53 e3       	ldi	r21, 0x33	; 51
     6ce:	63 e3       	ldi	r22, 0x33	; 51
     6d0:	7f e3       	ldi	r23, 0x3F	; 63
     6d2:	18 96       	adiw	r26, 0x08	; 8
     6d4:	4d 93       	st	X+, r20
     6d6:	5d 93       	st	X+, r21
     6d8:	6d 93       	st	X+, r22
     6da:	7c 93       	st	X, r23
     6dc:	1b 97       	sbiw	r26, 0x0b	; 11
	regulator->u= 0;
     6de:	1d 96       	adiw	r26, 0x0d	; 13
     6e0:	1c 92       	st	X, r1
     6e2:	1e 92       	st	-X, r1
     6e4:	1c 97       	sbiw	r26, 0x0c	; 12
	regulator->integralValue = 0.0f;
     6e6:	1e 96       	adiw	r26, 0x0e	; 14
     6e8:	1d 92       	st	X+, r1
     6ea:	1d 92       	st	X+, r1
     6ec:	1d 92       	st	X+, r1
     6ee:	1c 92       	st	X, r1
     6f0:	51 97       	sbiw	r26, 0x11	; 17
     6f2:	fc 01       	movw	r30, r24
     6f4:	72 96       	adiw	r30, 0x12	; 18
	for(uint8_t i=0;i<DERIVATIVE_SAMPLES;++i){
     6f6:	80 e0       	ldi	r24, 0x00	; 0
		regulator->derivativeHistory[i] = 0;
     6f8:	11 92       	st	Z+, r1
     6fa:	11 92       	st	Z+, r1
     6fc:	11 92       	st	Z+, r1
     6fe:	11 92       	st	Z+, r1
	regulator->P = 20;
	regulator->I = 10;
	regulator->D = 0.7;
	regulator->u= 0;
	regulator->integralValue = 0.0f;
	for(uint8_t i=0;i<DERIVATIVE_SAMPLES;++i){
     700:	8f 5f       	subi	r24, 0xFF	; 255
     702:	8a 30       	cpi	r24, 0x0A	; 10
     704:	c9 f7       	brne	.-14     	; 0x6f8 <regulator_init+0x56>
		regulator->derivativeHistory[i] = 0;
	}
	regulator->derivativePointer = 0;
     706:	da 96       	adiw	r26, 0x3a	; 58
     708:	1c 92       	st	X, r1
     70a:	da 97       	sbiw	r26, 0x3a	; 58
	//regulator->refPosValue = 0.0f;
	regulator->prevVal = 0;
     70c:	db 96       	adiw	r26, 0x3b	; 59
     70e:	1c 92       	st	X, r1
     710:	db 97       	sbiw	r26, 0x3b	; 59
	regulator->dt = 0;
     712:	dc 96       	adiw	r26, 0x3c	; 60
     714:	1d 92       	st	X+, r1
     716:	1d 92       	st	X+, r1
     718:	1d 92       	st	X+, r1
     71a:	1c 92       	st	X, r1
     71c:	df 97       	sbiw	r26, 0x3f	; 63
     71e:	08 95       	ret

00000720 <regulator_increment>:
	/* Setter opp klokken som beregner tiden mellom hver incrementering*/
	//Bruker timer/counter 3 med normal opperation
}

void regulator_increment(Regulator* regulator, int16_t pos_ref){
     720:	2f 92       	push	r2
     722:	3f 92       	push	r3
     724:	4f 92       	push	r4
     726:	5f 92       	push	r5
     728:	6f 92       	push	r6
     72a:	7f 92       	push	r7
     72c:	8f 92       	push	r8
     72e:	9f 92       	push	r9
     730:	af 92       	push	r10
     732:	bf 92       	push	r11
     734:	cf 92       	push	r12
     736:	df 92       	push	r13
     738:	ef 92       	push	r14
     73a:	ff 92       	push	r15
     73c:	0f 93       	push	r16
     73e:	1f 93       	push	r17
     740:	cf 93       	push	r28
     742:	df 93       	push	r29
     744:	00 d0       	rcall	.+0      	; 0x746 <regulator_increment+0x26>
     746:	cd b7       	in	r28, 0x3d	; 61
     748:	de b7       	in	r29, 0x3e	; 62
     74a:	8c 01       	movw	r16, r24
     74c:	7b 01       	movw	r14, r22
	int16_t encoderPos = motorbox_get_encoder();
     74e:	8d df       	rcall	.-230    	; 0x66a <motorbox_get_encoder>
	int16_t avvik = (pos_ref-encoderPos)/(BOARD_SIZE/100); //I prosent, -100er motor helt til høyre, mens vi vil helt til venstre
     750:	97 01       	movw	r18, r14
     752:	28 1b       	sub	r18, r24
     754:	39 0b       	sbc	r19, r25
     756:	c9 01       	movw	r24, r18
     758:	68 e5       	ldi	r22, 0x58	; 88
     75a:	70 e0       	ldi	r23, 0x00	; 0
     75c:	0e 94 c0 0e 	call	0x1d80	; 0x1d80 <__divmodhi4>
     760:	1b 01       	movw	r2, r22
	regulator->integralValue+=avvik*regulator->dt;
     762:	88 27       	eor	r24, r24
     764:	77 fd       	sbrc	r23, 7
     766:	80 95       	com	r24
     768:	98 2f       	mov	r25, r24
     76a:	5c d6       	rcall	.+3256   	; 0x1424 <__floatsisf>
     76c:	4b 01       	movw	r8, r22
     76e:	5c 01       	movw	r10, r24
     770:	f8 01       	movw	r30, r16
     772:	44 ac       	ldd	r4, Z+60	; 0x3c
     774:	55 ac       	ldd	r5, Z+61	; 0x3d
     776:	66 ac       	ldd	r6, Z+62	; 0x3e
     778:	77 ac       	ldd	r7, Z+63	; 0x3f
     77a:	a3 01       	movw	r20, r6
     77c:	92 01       	movw	r18, r4
     77e:	02 d7       	rcall	.+3588   	; 0x1584 <__mulsf3>
     780:	f8 01       	movw	r30, r16
     782:	26 85       	ldd	r18, Z+14	; 0x0e
     784:	37 85       	ldd	r19, Z+15	; 0x0f
     786:	40 89       	ldd	r20, Z+16	; 0x10
     788:	51 89       	ldd	r21, Z+17	; 0x11
     78a:	49 d5       	rcall	.+2706   	; 0x121e <__addsf3>
     78c:	6b 01       	movw	r12, r22
     78e:	7c 01       	movw	r14, r24
     790:	f8 01       	movw	r30, r16
     792:	66 87       	std	Z+14, r22	; 0x0e
     794:	77 87       	std	Z+15, r23	; 0x0f
     796:	80 8b       	std	Z+16, r24	; 0x10
     798:	91 8b       	std	Z+17, r25	; 0x11
	float derivatLedd = 0;
	float sum = 0;
	if(regulator->dt != 0){
     79a:	20 e0       	ldi	r18, 0x00	; 0
     79c:	30 e0       	ldi	r19, 0x00	; 0
     79e:	a9 01       	movw	r20, r18
     7a0:	c3 01       	movw	r24, r6
     7a2:	b2 01       	movw	r22, r4
     7a4:	a0 d5       	rcall	.+2880   	; 0x12e6 <__cmpsf2>
     7a6:	88 23       	and	r24, r24
     7a8:	09 f4       	brne	.+2      	; 0x7ac <regulator_increment+0x8c>
     7aa:	45 c0       	rjmp	.+138    	; 0x836 <regulator_increment+0x116>
		regulator->derivativeHistory[regulator->derivativePointer] = (avvik-regulator->prevVal)/regulator->dt;
     7ac:	f8 01       	movw	r30, r16
     7ae:	f2 ad       	ldd	r31, Z+58	; 0x3a
     7b0:	f9 83       	std	Y+1, r31	; 0x01
     7b2:	98 01       	movw	r18, r16
     7b4:	84 e0       	ldi	r24, 0x04	; 4
     7b6:	f8 9f       	mul	r31, r24
     7b8:	20 0d       	add	r18, r0
     7ba:	31 1d       	adc	r19, r1
     7bc:	11 24       	eor	r1, r1
     7be:	3b 83       	std	Y+3, r19	; 0x03
     7c0:	2a 83       	std	Y+2, r18	; 0x02
     7c2:	f8 01       	movw	r30, r16
     7c4:	83 ad       	ldd	r24, Z+59	; 0x3b
     7c6:	b1 01       	movw	r22, r2
     7c8:	68 1b       	sub	r22, r24
     7ca:	71 09       	sbc	r23, r1
     7cc:	87 fd       	sbrc	r24, 7
     7ce:	73 95       	inc	r23
     7d0:	88 27       	eor	r24, r24
     7d2:	77 fd       	sbrc	r23, 7
     7d4:	80 95       	com	r24
     7d6:	98 2f       	mov	r25, r24
     7d8:	25 d6       	rcall	.+3146   	; 0x1424 <__floatsisf>
     7da:	a3 01       	movw	r20, r6
     7dc:	92 01       	movw	r18, r4
     7de:	87 d5       	rcall	.+2830   	; 0x12ee <__divsf3>
     7e0:	ea 81       	ldd	r30, Y+2	; 0x02
     7e2:	fb 81       	ldd	r31, Y+3	; 0x03
     7e4:	62 8b       	std	Z+18, r22	; 0x12
     7e6:	73 8b       	std	Z+19, r23	; 0x13
     7e8:	84 8b       	std	Z+20, r24	; 0x14
     7ea:	95 8b       	std	Z+21, r25	; 0x15
		regulator->derivativePointer ++;
     7ec:	89 81       	ldd	r24, Y+1	; 0x01
     7ee:	8f 5f       	subi	r24, 0xFF	; 255
		if(regulator->derivativePointer >= DERIVATIVE_SAMPLES){regulator->derivativePointer = 0; }
     7f0:	8a 30       	cpi	r24, 0x0A	; 10
     7f2:	18 f4       	brcc	.+6      	; 0x7fa <regulator_increment+0xda>
	regulator->integralValue+=avvik*regulator->dt;
	float derivatLedd = 0;
	float sum = 0;
	if(regulator->dt != 0){
		regulator->derivativeHistory[regulator->derivativePointer] = (avvik-regulator->prevVal)/regulator->dt;
		regulator->derivativePointer ++;
     7f4:	f8 01       	movw	r30, r16
     7f6:	82 af       	std	Z+58, r24	; 0x3a
     7f8:	02 c0       	rjmp	.+4      	; 0x7fe <regulator_increment+0xde>
		if(regulator->derivativePointer >= DERIVATIVE_SAMPLES){regulator->derivativePointer = 0; }
     7fa:	f8 01       	movw	r30, r16
     7fc:	12 ae       	std	Z+58, r1	; 0x3a
     7fe:	28 01       	movw	r4, r16
     800:	f2 e1       	ldi	r31, 0x12	; 18
     802:	4f 0e       	add	r4, r31
     804:	51 1c       	adc	r5, r1
	regulator->dt = 0;
	/* Setter opp klokken som beregner tiden mellom hver incrementering*/
	//Bruker timer/counter 3 med normal opperation
}

void regulator_increment(Regulator* regulator, int16_t pos_ref){
     806:	0f 2e       	mov	r0, r31
     808:	fa e0       	ldi	r31, 0x0A	; 10
     80a:	7f 2e       	mov	r7, r31
     80c:	f0 2d       	mov	r31, r0
	int16_t encoderPos = motorbox_get_encoder();
	int16_t avvik = (pos_ref-encoderPos)/(BOARD_SIZE/100); //I prosent, -100er motor helt til høyre, mens vi vil helt til venstre
	regulator->integralValue+=avvik*regulator->dt;
	float derivatLedd = 0;
	float sum = 0;
     80e:	60 e0       	ldi	r22, 0x00	; 0
     810:	70 e0       	ldi	r23, 0x00	; 0
     812:	cb 01       	movw	r24, r22
	if(regulator->dt != 0){
		regulator->derivativeHistory[regulator->derivativePointer] = (avvik-regulator->prevVal)/regulator->dt;
		regulator->derivativePointer ++;
		if(regulator->derivativePointer >= DERIVATIVE_SAMPLES){regulator->derivativePointer = 0; }
		for(uint8_t i = 0; i < DERIVATIVE_SAMPLES; ++i){
			sum += regulator->derivativeHistory[i];
     814:	f2 01       	movw	r30, r4
     816:	21 91       	ld	r18, Z+
     818:	31 91       	ld	r19, Z+
     81a:	41 91       	ld	r20, Z+
     81c:	51 91       	ld	r21, Z+
     81e:	2f 01       	movw	r4, r30
     820:	fe d4       	rcall	.+2556   	; 0x121e <__addsf3>
     822:	7a 94       	dec	r7
	float sum = 0;
	if(regulator->dt != 0){
		regulator->derivativeHistory[regulator->derivativePointer] = (avvik-regulator->prevVal)/regulator->dt;
		regulator->derivativePointer ++;
		if(regulator->derivativePointer >= DERIVATIVE_SAMPLES){regulator->derivativePointer = 0; }
		for(uint8_t i = 0; i < DERIVATIVE_SAMPLES; ++i){
     824:	b9 f7       	brne	.-18     	; 0x814 <regulator_increment+0xf4>
			sum += regulator->derivativeHistory[i];
		}
		derivatLedd = sum/DERIVATIVE_SAMPLES;
     826:	20 e0       	ldi	r18, 0x00	; 0
     828:	30 e0       	ldi	r19, 0x00	; 0
     82a:	40 e2       	ldi	r20, 0x20	; 32
     82c:	51 e4       	ldi	r21, 0x41	; 65
     82e:	5f d5       	rcall	.+2750   	; 0x12ee <__divsf3>
     830:	2b 01       	movw	r4, r22
     832:	3c 01       	movw	r6, r24
     834:	03 c0       	rjmp	.+6      	; 0x83c <regulator_increment+0x11c>

void regulator_increment(Regulator* regulator, int16_t pos_ref){
	int16_t encoderPos = motorbox_get_encoder();
	int16_t avvik = (pos_ref-encoderPos)/(BOARD_SIZE/100); //I prosent, -100er motor helt til høyre, mens vi vil helt til venstre
	regulator->integralValue+=avvik*regulator->dt;
	float derivatLedd = 0;
     836:	41 2c       	mov	r4, r1
     838:	51 2c       	mov	r5, r1
     83a:	32 01       	movw	r6, r4
		}
		derivatLedd = sum/DERIVATIVE_SAMPLES;
	}
	//printf("%f\r", derivatLedd);
	
	regulator->u =  avvik * regulator->P + regulator->integralValue * regulator->I + derivatLedd * regulator->D;
     83c:	f8 01       	movw	r30, r16
     83e:	20 81       	ld	r18, Z
     840:	31 81       	ldd	r19, Z+1	; 0x01
     842:	42 81       	ldd	r20, Z+2	; 0x02
     844:	53 81       	ldd	r21, Z+3	; 0x03
     846:	c5 01       	movw	r24, r10
     848:	b4 01       	movw	r22, r8
     84a:	9c d6       	rcall	.+3384   	; 0x1584 <__mulsf3>
     84c:	4b 01       	movw	r8, r22
     84e:	5c 01       	movw	r10, r24
     850:	f8 01       	movw	r30, r16
     852:	24 81       	ldd	r18, Z+4	; 0x04
     854:	35 81       	ldd	r19, Z+5	; 0x05
     856:	46 81       	ldd	r20, Z+6	; 0x06
     858:	57 81       	ldd	r21, Z+7	; 0x07
     85a:	c7 01       	movw	r24, r14
     85c:	b6 01       	movw	r22, r12
     85e:	92 d6       	rcall	.+3364   	; 0x1584 <__mulsf3>
     860:	9b 01       	movw	r18, r22
     862:	ac 01       	movw	r20, r24
     864:	c5 01       	movw	r24, r10
     866:	b4 01       	movw	r22, r8
     868:	da d4       	rcall	.+2484   	; 0x121e <__addsf3>
     86a:	6b 01       	movw	r12, r22
     86c:	7c 01       	movw	r14, r24
     86e:	f8 01       	movw	r30, r16
     870:	20 85       	ldd	r18, Z+8	; 0x08
     872:	31 85       	ldd	r19, Z+9	; 0x09
     874:	42 85       	ldd	r20, Z+10	; 0x0a
     876:	53 85       	ldd	r21, Z+11	; 0x0b
     878:	c3 01       	movw	r24, r6
     87a:	b2 01       	movw	r22, r4
     87c:	83 d6       	rcall	.+3334   	; 0x1584 <__mulsf3>
     87e:	9b 01       	movw	r18, r22
     880:	ac 01       	movw	r20, r24
     882:	c7 01       	movw	r24, r14
     884:	b6 01       	movw	r22, r12
     886:	cb d4       	rcall	.+2454   	; 0x121e <__addsf3>
     888:	9a d5       	rcall	.+2868   	; 0x13be <__fixsfsi>
     88a:	f8 01       	movw	r30, r16
     88c:	75 87       	std	Z+13, r23	; 0x0d
     88e:	64 87       	std	Z+12, r22	; 0x0c
	regulator->prevVal = avvik;
     890:	23 ae       	std	Z+59, r2	; 0x3b
}
     892:	0f 90       	pop	r0
     894:	0f 90       	pop	r0
     896:	0f 90       	pop	r0
     898:	df 91       	pop	r29
     89a:	cf 91       	pop	r28
     89c:	1f 91       	pop	r17
     89e:	0f 91       	pop	r16
     8a0:	ff 90       	pop	r15
     8a2:	ef 90       	pop	r14
     8a4:	df 90       	pop	r13
     8a6:	cf 90       	pop	r12
     8a8:	bf 90       	pop	r11
     8aa:	af 90       	pop	r10
     8ac:	9f 90       	pop	r9
     8ae:	8f 90       	pop	r8
     8b0:	7f 90       	pop	r7
     8b2:	6f 90       	pop	r6
     8b4:	5f 90       	pop	r5
     8b6:	4f 90       	pop	r4
     8b8:	3f 90       	pop	r3
     8ba:	2f 90       	pop	r2
     8bc:	08 95       	ret

000008be <get_pos_from_percent>:
int16_t get_pos_from_percent(int8_t percent){
	return (BOARD_SIZE/200) * percent;
     8be:	2c e2       	ldi	r18, 0x2C	; 44
     8c0:	82 02       	muls	r24, r18
     8c2:	c0 01       	movw	r24, r0
     8c4:	11 24       	eor	r1, r1
     8c6:	08 95       	ret

000008c8 <servo_init>:
 */ 
#include "servo.h"
#include "../MainInclude.h"

void servo_init(){
	set_bit(PWM_DDR, PWM_bit);
     8c8:	25 9a       	sbi	0x04, 5	; 4
	
	//Activating fast PWM
	TCCR1A |= (1<<WGM11);
     8ca:	a0 e8       	ldi	r26, 0x80	; 128
     8cc:	b0 e0       	ldi	r27, 0x00	; 0
     8ce:	8c 91       	ld	r24, X
     8d0:	82 60       	ori	r24, 0x02	; 2
     8d2:	8c 93       	st	X, r24
	TCCR1B |= (1<<WGM12)|(1<<WGM13);
     8d4:	e1 e8       	ldi	r30, 0x81	; 129
     8d6:	f0 e0       	ldi	r31, 0x00	; 0
     8d8:	80 81       	ld	r24, Z
     8da:	88 61       	ori	r24, 0x18	; 24
     8dc:	80 83       	st	Z, r24
	
	//Clear OC1A on compare match, set OC1A at BOTTOM
	TCCR1A |= (1<<COM1A1);
     8de:	8c 91       	ld	r24, X
     8e0:	80 68       	ori	r24, 0x80	; 128
     8e2:	8c 93       	st	X, r24
	
	//Clock prescaler
	TCCR1B |= (clock_scaler << CS10);
     8e4:	80 81       	ld	r24, Z
     8e6:	82 60       	ori	r24, 0x02	; 2
     8e8:	80 83       	st	Z, r24
	
	//TOP signalet
	ICR1 = duty_cycle_ms * F_CPU / clock_scaler_val;
     8ea:	80 e4       	ldi	r24, 0x40	; 64
     8ec:	9c e9       	ldi	r25, 0x9C	; 156
     8ee:	90 93 87 00 	sts	0x0087, r25
     8f2:	80 93 86 00 	sts	0x0086, r24
	
	//Timer is compared to this value
	OCR1A = pulse_width_min * F_CPU / clock_scaler_val;
     8f6:	88 e0       	ldi	r24, 0x08	; 8
     8f8:	97 e0       	ldi	r25, 0x07	; 7
     8fa:	90 93 89 00 	sts	0x0089, r25
     8fe:	80 93 88 00 	sts	0x0088, r24
     902:	08 95       	ret

00000904 <servo_set>:
}

void servo_set(int percent){
     904:	8c 39       	cpi	r24, 0x9C	; 156
     906:	2f ef       	ldi	r18, 0xFF	; 255
     908:	92 07       	cpc	r25, r18
     90a:	14 f4       	brge	.+4      	; 0x910 <servo_set+0xc>
     90c:	8c e9       	ldi	r24, 0x9C	; 156
     90e:	9f ef       	ldi	r25, 0xFF	; 255
     910:	85 36       	cpi	r24, 0x65	; 101
     912:	91 05       	cpc	r25, r1
     914:	14 f0       	brlt	.+4      	; 0x91a <servo_set+0x16>
     916:	84 e6       	ldi	r24, 0x64	; 100
     918:	90 e0       	ldi	r25, 0x00	; 0
		percent = 100;
	}
	else if(percent < -100){
		percent = -100;		
	}
	OCR1A = (pulse_width_neutral + ((pulse_width_max-pulse_width_min)/200)*(-percent))* F_CPU / clock_scaler_val;
     91a:	66 27       	eor	r22, r22
     91c:	77 27       	eor	r23, r23
     91e:	68 1b       	sub	r22, r24
     920:	79 0b       	sbc	r23, r25
     922:	88 27       	eor	r24, r24
     924:	77 fd       	sbrc	r23, 7
     926:	80 95       	com	r24
     928:	98 2f       	mov	r25, r24
     92a:	7c d5       	rcall	.+2808   	; 0x1424 <__floatsisf>
     92c:	2b e9       	ldi	r18, 0x9B	; 155
     92e:	33 e5       	ldi	r19, 0x53	; 83
     930:	49 ec       	ldi	r20, 0xC9	; 201
     932:	56 e3       	ldi	r21, 0x36	; 54
     934:	27 d6       	rcall	.+3150   	; 0x1584 <__mulsf3>
     936:	26 ea       	ldi	r18, 0xA6	; 166
     938:	3b e9       	ldi	r19, 0x9B	; 155
     93a:	44 ec       	ldi	r20, 0xC4	; 196
     93c:	5a e3       	ldi	r21, 0x3A	; 58
     93e:	6f d4       	rcall	.+2270   	; 0x121e <__addsf3>
     940:	20 e0       	ldi	r18, 0x00	; 0
     942:	34 e2       	ldi	r19, 0x24	; 36
     944:	44 e7       	ldi	r20, 0x74	; 116
     946:	5b e4       	ldi	r21, 0x4B	; 75
     948:	1d d6       	rcall	.+3130   	; 0x1584 <__mulsf3>
     94a:	20 e0       	ldi	r18, 0x00	; 0
     94c:	30 e0       	ldi	r19, 0x00	; 0
     94e:	40 e0       	ldi	r20, 0x00	; 0
     950:	5e e3       	ldi	r21, 0x3E	; 62
     952:	18 d6       	rcall	.+3120   	; 0x1584 <__mulsf3>
     954:	39 d5       	rcall	.+2674   	; 0x13c8 <__fixunssfsi>
     956:	70 93 89 00 	sts	0x0089, r23
     95a:	60 93 88 00 	sts	0x0088, r22
     95e:	08 95       	ret

00000960 <main>:
#include "MotorDrivers/Solenoid.h"
#include "SensorDrivers/HC-SR04.h"

#include <avr/interrupt.h>

int main(){
     960:	cf 93       	push	r28
     962:	df 93       	push	r29
     964:	cd b7       	in	r28, 0x3d	; 61
     966:	de b7       	in	r29, 0x3e	; 62
     968:	c7 57       	subi	r28, 0x77	; 119
     96a:	d1 09       	sbc	r29, r1
     96c:	0f b6       	in	r0, 0x3f	; 63
     96e:	f8 94       	cli
     970:	de bf       	out	0x3e, r29	; 62
     972:	0f be       	out	0x3f, r0	; 63
     974:	cd bf       	out	0x3d, r28	; 61
     976:	25 e3       	ldi	r18, 0x35	; 53
     978:	2a 95       	dec	r18
     97a:	f1 f7       	brne	.-4      	; 0x978 <main+0x18>
     97c:	00 00       	nop
	_delay_us(10);
	sei(); // Global interrupt enable
     97e:	78 94       	sei
	//cli(); // Global interrupt disable
	
	/*INITIALISATION*/
	USART_init();
     980:	15 de       	rcall	.-982    	; 0x5ac <USART_init>
	puts("Usart init done");
     982:	8c e3       	ldi	r24, 0x3C	; 60
     984:	92 e0       	ldi	r25, 0x02	; 2
     986:	0e 94 70 10 	call	0x20e0	; 0x20e0 <puts>
	CAN_init();
     98a:	01 dd       	rcall	.-1534   	; 0x38e <CAN_init>
	puts("Can init done");
     98c:	8c e4       	ldi	r24, 0x4C	; 76
     98e:	92 e0       	ldi	r25, 0x02	; 2
     990:	0e 94 70 10 	call	0x20e0	; 0x20e0 <puts>
	servo_init();
     994:	99 df       	rcall	.-206    	; 0x8c8 <servo_init>
	puts("Servo init done");
     996:	8a e5       	ldi	r24, 0x5A	; 90
     998:	92 e0       	ldi	r25, 0x02	; 2
     99a:	0e 94 70 10 	call	0x20e0	; 0x20e0 <puts>
	adc_init();
     99e:	76 d1       	rcall	.+748    	; 0xc8c <adc_init>
	puts("ADC init done");
     9a0:	8a e6       	ldi	r24, 0x6A	; 106
     9a2:	92 e0       	ldi	r25, 0x02	; 2
     9a4:	0e 94 70 10 	call	0x20e0	; 0x20e0 <puts>
	I2C_init();
     9a8:	65 dd       	rcall	.-1334   	; 0x474 <I2C_init>
	puts("I2C init done");
     9aa:	88 e7       	ldi	r24, 0x78	; 120
     9ac:	92 e0       	ldi	r25, 0x02	; 2
     9ae:	0e 94 70 10 	call	0x20e0	; 0x20e0 <puts>
	motorbox_init();
     9b2:	40 de       	rcall	.-896    	; 0x634 <motorbox_init>
	puts("Motor init done");
     9b4:	86 e8       	ldi	r24, 0x86	; 134
     9b6:	92 e0       	ldi	r25, 0x02	; 2
     9b8:	0e 94 70 10 	call	0x20e0	; 0x20e0 <puts>
	SOLENOID_INIT;
     9bc:	82 9a       	sbi	0x10, 2	; 16
	SOLENOID_DEACTIVATE;
     9be:	8a 9a       	sbi	0x11, 2	; 17
	puts("Solenoid init done");
     9c0:	86 e9       	ldi	r24, 0x96	; 150
     9c2:	92 e0       	ldi	r25, 0x02	; 2
     9c4:	0e 94 70 10 	call	0x20e0	; 0x20e0 <puts>
	
	Regulator regulator;
	regulator_init(&regulator);
     9c8:	ce 01       	movw	r24, r28
     9ca:	01 96       	adiw	r24, 0x01	; 1
     9cc:	6a de       	rcall	.-812    	; 0x6a2 <regulator_init>
	puts("Regulator init done");
     9ce:	89 ea       	ldi	r24, 0xA9	; 169
     9d0:	92 e0       	ldi	r25, 0x02	; 2
     9d2:	0e 94 70 10 	call	0x20e0	; 0x20e0 <puts>
	
	echo_init();
     9d6:	3b d3       	rcall	.+1654   	; 0x104e <echo_init>
	ECHO_data S0_data;
	ECHO_data S1_data;
	echo_data_init(&S0_data);
     9d8:	ce 01       	movw	r24, r28
     9da:	8f 5b       	subi	r24, 0xBF	; 191
     9dc:	9f 4f       	sbci	r25, 0xFF	; 255
     9de:	60 d3       	rcall	.+1728   	; 0x10a0 <echo_data_init>
	echo_data_init(&S1_data);
     9e0:	ce 01       	movw	r24, r28
     9e2:	82 5b       	subi	r24, 0xB2	; 178
     9e4:	9f 4f       	sbci	r25, 0xFF	; 255
     9e6:	5c d3       	rcall	.+1720   	; 0x10a0 <echo_data_init>
	puts("Distance sensor init done");
     9e8:	8d eb       	ldi	r24, 0xBD	; 189
     9ea:	92 e0       	ldi	r25, 0x02	; 2
     9ec:	0e 94 70 10 	call	0x20e0	; 0x20e0 <puts>
	/*CAN message variables*/
	interrupt CAN_interrupt;
	
	//Message holding the recieved message.
	CAN_message msgInn;
	msgInn.length = 0;
     9f0:	6e 96       	adiw	r28, 0x1e	; 30
     9f2:	1f ae       	std	Y+63, r1	; 0x3f
     9f4:	6e 97       	sbiw	r28, 0x1e	; 30
	
	//Holds a blueprint for gamesignal messages
	//msgPoint.data[GAMESIGNAL_SIGNAL_BYTE] should be updated with 
	//the correct information before sending
	CAN_message msgGameSignal;
	msgGameSignal.length = GAMESIGNAL_MSGLEN;
     9f6:	22 e0       	ldi	r18, 0x02	; 2
     9f8:	a9 96       	adiw	r28, 0x29	; 41
     9fa:	2f af       	std	Y+63, r18	; 0x3f
     9fc:	a9 97       	sbiw	r28, 0x29	; 41
	msgGameSignal.id = NODE1_CANID_0;
     9fe:	80 e0       	ldi	r24, 0x00	; 0
     a00:	96 e0       	ldi	r25, 0x06	; 6
     a02:	a8 96       	adiw	r28, 0x28	; 40
     a04:	9f af       	std	Y+63, r25	; 0x3f
     a06:	8e af       	std	Y+62, r24	; 0x3e
     a08:	a8 97       	sbiw	r28, 0x28	; 40
	msgGameSignal.data[CANMSG_PACKAGESPECIFIER] = PACKAGESPECIFIER_GAMESIGNAL;
     a0a:	aa 96       	adiw	r28, 0x2a	; 42
     a0c:	2f af       	std	Y+63, r18	; 0x3f
     a0e:	aa 97       	sbiw	r28, 0x2a	; 42
	int16_t joySpeed = 0;
	int16_t joyPos = 0;
	
	bool solenidPush = 0; //0=don't extend, 1=extend
	
	puts("All init done");
     a10:	87 ed       	ldi	r24, 0xD7	; 215
     a12:	92 e0       	ldi	r25, 0x02	; 2
     a14:	0e 94 70 10 	call	0x20e0	; 0x20e0 <puts>
	ADC_signal adcSignal;
	
	int16_t joySpeed = 0;
	int16_t joyPos = 0;
	
	bool solenidPush = 0; //0=don't extend, 1=extend
     a18:	81 2c       	mov	r8, r1
	bool gameModeChanged = false;
	
	ADC_signal adcSignal;
	
	int16_t joySpeed = 0;
	int16_t joyPos = 0;
     a1a:	61 2c       	mov	r6, r1
     a1c:	71 2c       	mov	r7, r1
	msgGameSignal.id = NODE1_CANID_0;
	msgGameSignal.data[CANMSG_PACKAGESPECIFIER] = PACKAGESPECIFIER_GAMESIGNAL;
	
	
	uint8_t gameMode = GAMEMODE_OFF;
	bool gameModeChanged = false;
     a1e:	91 2c       	mov	r9, r1
	msgGameSignal.length = GAMESIGNAL_MSGLEN;
	msgGameSignal.id = NODE1_CANID_0;
	msgGameSignal.data[CANMSG_PACKAGESPECIFIER] = PACKAGESPECIFIER_GAMESIGNAL;
	
	
	uint8_t gameMode = GAMEMODE_OFF;
     a20:	31 2c       	mov	r3, r1
		CAN_interrupt = CAN_int();
		switch(CAN_interrupt){
			case noInt:
				break;
			case err:
				printf("CAN ERROR");
     a22:	0f 2e       	mov	r0, r31
     a24:	f5 ee       	ldi	r31, 0xE5	; 229
     a26:	ef 2e       	mov	r14, r31
     a28:	f2 e0       	ldi	r31, 0x02	; 2
     a2a:	ff 2e       	mov	r15, r31
     a2c:	f0 2d       	mov	r31, r0
				CAN_message_send(&msgGameSignal);
			}
		}
		else{
			if(gameModeChanged){
				REGULATOR_TIMER_DEACTIVATE;
     a2e:	0f 2e       	mov	r0, r31
     a30:	f1 e9       	ldi	r31, 0x91	; 145
     a32:	cf 2e       	mov	r12, r31
     a34:	d1 2c       	mov	r13, r1
     a36:	f0 2d       	mov	r31, r0
				//turnes of the motor
				motorbox_set_percent(0);
				//retracts the solenoid
				set_bit(SOLENOID_PORT,SOLENOID_BIT); 
				gameModeChanged = 0;
				ETIMER_TRIGGER_DISABLE; 
     a38:	0f 2e       	mov	r0, r31
     a3a:	f1 e2       	ldi	r31, 0x21	; 33
     a3c:	af 2e       	mov	r10, r31
     a3e:	bb 24       	eor	r11, r11
     a40:	b3 94       	inc	r11
     a42:	f0 2d       	mov	r31, r0
				REGULATOR_TIMER_RESET;
				//turnes of the motor
				motorbox_set_percent(0);
				//retracts the solenoid
				set_bit(SOLENOID_PORT,SOLENOID_BIT); 
				gameModeChanged = 0;
     a44:	21 2c       	mov	r2, r1
	puts("All init done");
	
	while(1){
		//puts("a");
		/*Can message handeler*/
		CAN_interrupt = CAN_int();
     a46:	96 dc       	rcall	.-1748   	; 0x374 <CAN_int>
     a48:	18 2f       	mov	r17, r24
		switch(CAN_interrupt){
     a4a:	86 30       	cpi	r24, 0x06	; 6
     a4c:	59 f0       	breq	.+22     	; 0xa64 <main+0x104>
     a4e:	87 30       	cpi	r24, 0x07	; 7
     a50:	79 f0       	breq	.+30     	; 0xa70 <main+0x110>
     a52:	81 30       	cpi	r24, 0x01	; 1
     a54:	91 f4       	brne	.+36     	; 0xa7a <main+0x11a>
			case noInt:
				break;
			case err:
				printf("CAN ERROR");
     a56:	ff 92       	push	r15
     a58:	ef 92       	push	r14
     a5a:	0e 94 5f 10 	call	0x20be	; 0x20be <printf>
				break;
     a5e:	0f 90       	pop	r0
     a60:	0f 90       	pop	r0
     a62:	0b c0       	rjmp	.+22     	; 0xa7a <main+0x11a>
			case rx0:
				CAN_data_receive(&msgInn, MCP_RXB0CTRL);
     a64:	60 e6       	ldi	r22, 0x60	; 96
     a66:	ce 01       	movw	r24, r28
     a68:	85 5a       	subi	r24, 0xA5	; 165
     a6a:	9f 4f       	sbci	r25, 0xFF	; 255
     a6c:	2e dc       	rcall	.-1956   	; 0x2ca <CAN_data_receive>
				break;
     a6e:	05 c0       	rjmp	.+10     	; 0xa7a <main+0x11a>
			case rx1:
				CAN_data_receive(&msgInn, MCP_RXB1CTRL);
     a70:	60 e7       	ldi	r22, 0x70	; 112
     a72:	ce 01       	movw	r24, r28
     a74:	85 5a       	subi	r24, 0xA5	; 165
     a76:	9f 4f       	sbci	r25, 0xFF	; 255
     a78:	28 dc       	rcall	.-1968   	; 0x2ca <CAN_data_receive>
				break;
			default:
				break;
		}
		//Resets the interrupt
		CAN_int_clear(CAN_interrupt);
     a7a:	81 2f       	mov	r24, r17
     a7c:	f3 dc       	rcall	.-1562   	; 0x464 <CAN_int_clear>
		
		//if we got a message, then the length would be non 0
		if(msgInn.length){
     a7e:	6e 96       	adiw	r28, 0x1e	; 30
     a80:	8f ad       	ldd	r24, Y+63	; 0x3f
     a82:	6e 97       	sbiw	r28, 0x1e	; 30
     a84:	88 23       	and	r24, r24
     a86:	b1 f0       	breq	.+44     	; 0xab4 <main+0x154>
			switch(msgInn.data[CANMSG_PACKAGESPECIFIER]){
     a88:	6f 96       	adiw	r28, 0x1f	; 31
     a8a:	8f ad       	ldd	r24, Y+63	; 0x3f
     a8c:	6f 97       	sbiw	r28, 0x1f	; 31
     a8e:	88 23       	and	r24, r24
     a90:	19 f0       	breq	.+6      	; 0xa98 <main+0x138>
     a92:	81 30       	cpi	r24, 0x01	; 1
     a94:	29 f0       	breq	.+10     	; 0xaa0 <main+0x140>
     a96:	0e c0       	rjmp	.+28     	; 0xab4 <main+0x154>
				case PACKAGESPECIFIER_MOTORSIGNALS:
					msgInn.length = 0; //Indicates that the message is read
     a98:	6e 96       	adiw	r28, 0x1e	; 30
     a9a:	1f ae       	std	Y+63, r1	; 0x3f
     a9c:	6e 97       	sbiw	r28, 0x1e	; 30
				break;
     a9e:	0a c0       	rjmp	.+20     	; 0xab4 <main+0x154>
				case PACKAGESPECIFIER_GAMEMODE:
					gameMode = msgInn.data[GAMEMODE_MODE_BYTE];
     aa0:	a0 96       	adiw	r28, 0x20	; 32
     aa2:	3f ac       	ldd	r3, Y+63	; 0x3f
     aa4:	a0 97       	sbiw	r28, 0x20	; 32
					gameModeChanged = 1;
					msgInn.length = 0; //Indicates that the message is read
     aa6:	6e 96       	adiw	r28, 0x1e	; 30
     aa8:	1f ae       	std	Y+63, r1	; 0x3f
     aaa:	6e 97       	sbiw	r28, 0x1e	; 30
			
		}
		
		
		/*Game controll system*/
		if(gameMode != GAMEMODE_OFF){				
     aac:	33 20       	and	r3, r3
     aae:	09 f4       	brne	.+2      	; 0xab2 <main+0x152>
     ab0:	ad c0       	rjmp	.+346    	; 0xc0c <main+0x2ac>
     ab2:	bf c0       	rjmp	.+382    	; 0xc32 <main+0x2d2>
     ab4:	33 20       	and	r3, r3
     ab6:	09 f4       	brne	.+2      	; 0xaba <main+0x15a>
     ab8:	a6 c0       	rjmp	.+332    	; 0xc06 <main+0x2a6>
			//Measures if the led i blocked
			adc_measure(&adcSignal);
     aba:	ce 01       	movw	r24, r28
     abc:	8f 58       	subi	r24, 0x8F	; 143
     abe:	9f 4f       	sbci	r25, 0xFF	; 255
     ac0:	29 d1       	rcall	.+594    	; 0xd14 <adc_measure>
			
			//Writes down the time interval since last round.
			//Used in the regulator, and other integral action
			regulator.dt = TCNT3*1.0/((F_CPU/64)*1.0);
     ac2:	e4 e9       	ldi	r30, 0x94	; 148
     ac4:	f0 e0       	ldi	r31, 0x00	; 0
     ac6:	60 81       	ld	r22, Z
     ac8:	71 81       	ldd	r23, Z+1	; 0x01
     aca:	80 e0       	ldi	r24, 0x00	; 0
     acc:	90 e0       	ldi	r25, 0x00	; 0
     ace:	a8 d4       	rcall	.+2384   	; 0x1420 <__floatunsisf>
     ad0:	20 e0       	ldi	r18, 0x00	; 0
     ad2:	34 e2       	ldi	r19, 0x24	; 36
     ad4:	44 e7       	ldi	r20, 0x74	; 116
     ad6:	58 e4       	ldi	r21, 0x48	; 72
     ad8:	0a d4       	rcall	.+2068   	; 0x12ee <__divsf3>
     ada:	21 96       	adiw	r28, 0x01	; 1
     adc:	6c af       	std	Y+60, r22	; 0x3c
     ade:	7d af       	std	Y+61, r23	; 0x3d
     ae0:	8e af       	std	Y+62, r24	; 0x3e
     ae2:	9f af       	std	Y+63, r25	; 0x3f
     ae4:	21 97       	sbiw	r28, 0x01	; 1
			TCNT3 = 0;	//Resets the timer.
     ae6:	e4 e9       	ldi	r30, 0x94	; 148
     ae8:	f0 e0       	ldi	r31, 0x00	; 0
     aea:	11 82       	std	Z+1, r1	; 0x01
     aec:	10 82       	st	Z, r1
			
			//Sets the servo accorging to the slider from node1
			servo_set(msgInn.data[CANMSG_SLIDERR_BYTE]);
     aee:	a1 96       	adiw	r28, 0x21	; 33
     af0:	8f ad       	ldd	r24, Y+63	; 0x3f
     af2:	a1 97       	sbiw	r28, 0x21	; 33
     af4:	99 27       	eor	r25, r25
     af6:	87 fd       	sbrc	r24, 7
     af8:	90 95       	com	r25
     afa:	04 df       	rcall	.-504    	; 0x904 <servo_set>
			
			if(gameMode == GAMEMODE_JS){
     afc:	f1 e0       	ldi	r31, 0x01	; 1
     afe:	3f 12       	cpse	r3, r31
     b00:	35 c0       	rjmp	.+106    	; 0xb6c <main+0x20c>
				
				if(gameModeChanged){
     b02:	99 20       	and	r9, r9
     b04:	29 f0       	breq	.+10     	; 0xb10 <main+0x1b0>
					REGULATOR_TIMER_ACTIVATE;
     b06:	f6 01       	movw	r30, r12
     b08:	80 81       	ld	r24, Z
     b0a:	83 60       	ori	r24, 0x03	; 3
     b0c:	80 83       	st	Z, r24
					motorbox_reset_encoder();
     b0e:	8b dd       	rcall	.-1258   	; 0x626 <motorbox_reset_encoder>
				}
				
				//The joystick indicates the movement speed of the motor
				joySpeed = msgInn.data[CANMSG_JSX_BYTE];
				//We integrate up the joystick signal to get a position reference. 
				joyPos += get_pos_from_percent(joySpeed)* regulator.dt * CONTROLLER_GAIN;
     b10:	a2 96       	adiw	r28, 0x22	; 34
     b12:	8f ad       	ldd	r24, Y+63	; 0x3f
     b14:	a2 97       	sbiw	r28, 0x22	; 34
     b16:	d3 de       	rcall	.-602    	; 0x8be <get_pos_from_percent>
     b18:	4c 01       	movw	r8, r24
     b1a:	b3 01       	movw	r22, r6
     b1c:	88 27       	eor	r24, r24
     b1e:	77 fd       	sbrc	r23, 7
     b20:	80 95       	com	r24
     b22:	98 2f       	mov	r25, r24
     b24:	7f d4       	rcall	.+2302   	; 0x1424 <__floatsisf>
     b26:	2b 01       	movw	r4, r22
     b28:	3c 01       	movw	r6, r24
     b2a:	b4 01       	movw	r22, r8
     b2c:	88 27       	eor	r24, r24
     b2e:	77 fd       	sbrc	r23, 7
     b30:	80 95       	com	r24
     b32:	98 2f       	mov	r25, r24
     b34:	77 d4       	rcall	.+2286   	; 0x1424 <__floatsisf>
     b36:	21 96       	adiw	r28, 0x01	; 1
     b38:	2c ad       	ldd	r18, Y+60	; 0x3c
     b3a:	3d ad       	ldd	r19, Y+61	; 0x3d
     b3c:	4e ad       	ldd	r20, Y+62	; 0x3e
     b3e:	5f ad       	ldd	r21, Y+63	; 0x3f
     b40:	21 97       	sbiw	r28, 0x01	; 1
     b42:	20 d5       	rcall	.+2624   	; 0x1584 <__mulsf3>
     b44:	9b 01       	movw	r18, r22
     b46:	ac 01       	movw	r20, r24
     b48:	6a d3       	rcall	.+1748   	; 0x121e <__addsf3>
     b4a:	9b 01       	movw	r18, r22
     b4c:	ac 01       	movw	r20, r24
     b4e:	c3 01       	movw	r24, r6
     b50:	b2 01       	movw	r22, r4
     b52:	65 d3       	rcall	.+1738   	; 0x121e <__addsf3>
     b54:	34 d4       	rcall	.+2152   	; 0x13be <__fixsfsi>
     b56:	3b 01       	movw	r6, r22
				//Runs the regulator with the integrated joystick signal as position reference.
				regulator_increment(&regulator,joyPos);
     b58:	ce 01       	movw	r24, r28
     b5a:	01 96       	adiw	r24, 0x01	; 1
     b5c:	e1 dd       	rcall	.-1086   	; 0x720 <regulator_increment>
				
				//If button R is pressed, then the sollenoid is supposed to solenidPush.
				solenidPush = msgInn.data[CANMSG_BTNR_BYTE] & (1<<CANMSG_BTNR_BIT);
     b5e:	a0 96       	adiw	r28, 0x20	; 32
     b60:	8f ad       	ldd	r24, Y+63	; 0x3f
     b62:	a0 97       	sbiw	r28, 0x20	; 32
     b64:	81 70       	andi	r24, 0x01	; 1
     b66:	88 2e       	mov	r8, r24
     b68:	92 2c       	mov	r9, r2
     b6a:	2c c0       	rjmp	.+88     	; 0xbc4 <main+0x264>
			}
			
			else if(gameMode == GAMEMODE_SENS){
     b6c:	f2 e0       	ldi	r31, 0x02	; 2
     b6e:	3f 12       	cpse	r3, r31
     b70:	29 c0       	rjmp	.+82     	; 0xbc4 <main+0x264>
				if(gameModeChanged){
     b72:	99 20       	and	r9, r9
     b74:	49 f0       	breq	.+18     	; 0xb88 <main+0x228>
					REGULATOR_TIMER_ACTIVATE;
     b76:	f6 01       	movw	r30, r12
     b78:	80 81       	ld	r24, Z
     b7a:	83 60       	ori	r24, 0x03	; 3
     b7c:	80 83       	st	Z, r24
					ETIMER_TRIGGER_ENABLE;
     b7e:	f5 01       	movw	r30, r10
     b80:	80 81       	ld	r24, Z
     b82:	82 60       	ori	r24, 0x02	; 2
     b84:	80 83       	st	Z, r24
					motorbox_reset_encoder();
     b86:	4f dd       	rcall	.-1378   	; 0x626 <motorbox_reset_encoder>
					gameModeChanged = 0;
				}
				
				//The echo sensor indicates the motor possition.
				echo_update_ref(&S0_data,SENSOR0, ISC20);
     b88:	44 e0       	ldi	r20, 0x04	; 4
     b8a:	62 2d       	mov	r22, r2
     b8c:	ce 01       	movw	r24, r28
     b8e:	8f 5b       	subi	r24, 0xBF	; 191
     b90:	9f 4f       	sbci	r25, 0xFF	; 255
     b92:	bf d2       	rcall	.+1406   	; 0x1112 <echo_update_ref>
				//Echo sensor 1 is used to activated the solenoid
				echo_update_ref(&S1_data,SENSOR1, ISC30);
     b94:	46 e0       	ldi	r20, 0x06	; 6
     b96:	61 e0       	ldi	r22, 0x01	; 1
     b98:	ce 01       	movw	r24, r28
     b9a:	82 5b       	subi	r24, 0xB2	; 178
     b9c:	9f 4f       	sbci	r25, 0xFF	; 255
     b9e:	b9 d2       	rcall	.+1394   	; 0x1112 <echo_update_ref>
				//Runs the regulator with echo sensor possition reference.
				regulator_increment(&regulator, S0_data.pos_ref);
     ba0:	23 96       	adiw	r28, 0x03	; 3
     ba2:	6e ad       	ldd	r22, Y+62	; 0x3e
     ba4:	7f ad       	ldd	r23, Y+63	; 0x3f
     ba6:	23 97       	sbiw	r28, 0x03	; 3
     ba8:	ce 01       	movw	r24, r28
     baa:	01 96       	adiw	r24, 0x01	; 1
     bac:	b9 dd       	rcall	.-1166   	; 0x720 <regulator_increment>
				
				//Echo sensor 1 will measure the distance to the other side of the box most of the time
				//If it measures a suffitently lower value, then the player is blocing it
				if(S1_data.pos_ref < BOARD_SIZE/2 - S1_ACTIVATION_DISTANCE){
     bae:	88 24       	eor	r8, r8
     bb0:	83 94       	inc	r8
     bb2:	60 96       	adiw	r28, 0x10	; 16
     bb4:	8e ad       	ldd	r24, Y+62	; 0x3e
     bb6:	9f ad       	ldd	r25, Y+63	; 0x3f
     bb8:	60 97       	sbiw	r28, 0x10	; 16
     bba:	88 39       	cpi	r24, 0x98	; 152
     bbc:	98 40       	sbci	r25, 0x08	; 8
     bbe:	0c f0       	brlt	.+2      	; 0xbc2 <main+0x262>
     bc0:	82 2c       	mov	r8, r2
     bc2:	92 2c       	mov	r9, r2
				else solenidPush = 0;
				
			}
			
			//Set the motorpower acording to the regulator.
			motorbox_set_percent(regulator.u);
     bc4:	8d 85       	ldd	r24, Y+13	; 0x0d
     bc6:	9e 85       	ldd	r25, Y+14	; 0x0e
     bc8:	0d dd       	rcall	.-1510   	; 0x5e4 <motorbox_set_percent>
			
			//Activates or deactivates the solenoid
			//If the solenoid was previously deactive and we want to activate it
			if(solenidPush && read_bit(SOLENOID_PORT,SOLENOID_BIT)){				
     bca:	88 20       	and	r8, r8
     bcc:	59 f0       	breq	.+22     	; 0xbe4 <main+0x284>
     bce:	8a 9b       	sbis	0x11, 2	; 17
     bd0:	0b c0       	rjmp	.+22     	; 0xbe8 <main+0x288>
				//Activates
				clear_bit(SOLENOID_PORT,SOLENOID_BIT);
     bd2:	8a 98       	cbi	0x11, 2	; 17
				//Sends a signal indicating that the player solenidPushed the solenoid
				//This is going to start the game, if it has not allready started.
				msgGameSignal.data[GAMESIGNAL_SIGNAL_BYTE] = GAMESIGNAL_START;
     bd4:	ab 96       	adiw	r28, 0x2b	; 43
     bd6:	1f ae       	std	Y+63, r1	; 0x3f
     bd8:	ab 97       	sbiw	r28, 0x2b	; 43
				CAN_message_send(&msgGameSignal);
     bda:	ce 01       	movw	r24, r28
     bdc:	8a 59       	subi	r24, 0x9A	; 154
     bde:	9f 4f       	sbci	r25, 0xFF	; 255
     be0:	69 db       	rcall	.-2350   	; 0x2b4 <CAN_message_send>
     be2:	02 c0       	rjmp	.+4      	; 0xbe8 <main+0x288>
			}
			//If the solenoid was previusly active and we want to deactivate it
			else if(!solenidPush && !read_bit(SOLENOID_PORT,SOLENOID_BIT)){
     be4:	8a 9b       	sbis	0x11, 2	; 17
				set_bit(SOLENOID_PORT,SOLENOID_BIT);
     be6:	8a 9a       	sbi	0x11, 2	; 17
			}
			
			//if there was a rising edge on the adcSignal, then the game is lost
			//printf("%u",adcSignal.val);
			if(adcSignal.edge){
     be8:	e6 96       	adiw	r28, 0x36	; 54
     bea:	8f ad       	ldd	r24, Y+63	; 0x3f
     bec:	e6 97       	sbiw	r28, 0x36	; 54
     bee:	88 23       	and	r24, r24
     bf0:	09 f4       	brne	.+2      	; 0xbf4 <main+0x294>
     bf2:	29 cf       	rjmp	.-430    	; 0xa46 <main+0xe6>
				msgGameSignal.data[GAMESIGNAL_SIGNAL_BYTE] = GAMESIGNAL_STOP;
     bf4:	21 e0       	ldi	r18, 0x01	; 1
     bf6:	ab 96       	adiw	r28, 0x2b	; 43
     bf8:	2f af       	std	Y+63, r18	; 0x3f
     bfa:	ab 97       	sbiw	r28, 0x2b	; 43
				CAN_message_send(&msgGameSignal);
     bfc:	ce 01       	movw	r24, r28
     bfe:	8a 59       	subi	r24, 0x9A	; 154
     c00:	9f 4f       	sbci	r25, 0xFF	; 255
     c02:	58 db       	rcall	.-2384   	; 0x2b4 <CAN_message_send>
     c04:	20 cf       	rjmp	.-448    	; 0xa46 <main+0xe6>
			}
		}
		else{
			if(gameModeChanged){
     c06:	99 20       	and	r9, r9
     c08:	09 f4       	brne	.+2      	; 0xc0c <main+0x2ac>
     c0a:	1d cf       	rjmp	.-454    	; 0xa46 <main+0xe6>
				REGULATOR_TIMER_DEACTIVATE;
     c0c:	f6 01       	movw	r30, r12
     c0e:	80 81       	ld	r24, Z
     c10:	88 7f       	andi	r24, 0xF8	; 248
     c12:	80 83       	st	Z, r24
				REGULATOR_TIMER_RESET;
     c14:	e4 e9       	ldi	r30, 0x94	; 148
     c16:	f0 e0       	ldi	r31, 0x00	; 0
     c18:	11 82       	std	Z+1, r1	; 0x01
     c1a:	10 82       	st	Z, r1
				//turnes of the motor
				motorbox_set_percent(0);
     c1c:	80 e0       	ldi	r24, 0x00	; 0
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	e1 dc       	rcall	.-1598   	; 0x5e4 <motorbox_set_percent>
				//retracts the solenoid
				set_bit(SOLENOID_PORT,SOLENOID_BIT); 
     c22:	8a 9a       	sbi	0x11, 2	; 17
				gameModeChanged = 0;
				ETIMER_TRIGGER_DISABLE; 
     c24:	f5 01       	movw	r30, r10
     c26:	80 81       	ld	r24, Z
     c28:	88 7f       	andi	r24, 0xF8	; 248
     c2a:	80 83       	st	Z, r24
				REGULATOR_TIMER_RESET;
				//turnes of the motor
				motorbox_set_percent(0);
				//retracts the solenoid
				set_bit(SOLENOID_PORT,SOLENOID_BIT); 
				gameModeChanged = 0;
     c2c:	92 2c       	mov	r9, r2
				ETIMER_TRIGGER_DISABLE; 
     c2e:	32 2c       	mov	r3, r2
     c30:	0a cf       	rjmp	.-492    	; 0xa46 <main+0xe6>
		
		
		/*Game controll system*/
		if(gameMode != GAMEMODE_OFF){				
			//Measures if the led i blocked
			adc_measure(&adcSignal);
     c32:	ce 01       	movw	r24, r28
     c34:	8f 58       	subi	r24, 0x8F	; 143
     c36:	9f 4f       	sbci	r25, 0xFF	; 255
     c38:	6d d0       	rcall	.+218    	; 0xd14 <adc_measure>
			
			//Writes down the time interval since last round.
			//Used in the regulator, and other integral action
			regulator.dt = TCNT3*1.0/((F_CPU/64)*1.0);
     c3a:	e4 e9       	ldi	r30, 0x94	; 148
     c3c:	f0 e0       	ldi	r31, 0x00	; 0
     c3e:	60 81       	ld	r22, Z
     c40:	71 81       	ldd	r23, Z+1	; 0x01
     c42:	80 e0       	ldi	r24, 0x00	; 0
     c44:	90 e0       	ldi	r25, 0x00	; 0
     c46:	ec d3       	rcall	.+2008   	; 0x1420 <__floatunsisf>
     c48:	20 e0       	ldi	r18, 0x00	; 0
     c4a:	34 e2       	ldi	r19, 0x24	; 36
     c4c:	44 e7       	ldi	r20, 0x74	; 116
     c4e:	58 e4       	ldi	r21, 0x48	; 72
     c50:	4e d3       	rcall	.+1692   	; 0x12ee <__divsf3>
     c52:	21 96       	adiw	r28, 0x01	; 1
     c54:	6c af       	std	Y+60, r22	; 0x3c
     c56:	7d af       	std	Y+61, r23	; 0x3d
     c58:	8e af       	std	Y+62, r24	; 0x3e
     c5a:	9f af       	std	Y+63, r25	; 0x3f
     c5c:	21 97       	sbiw	r28, 0x01	; 1
			TCNT3 = 0;	//Resets the timer.
     c5e:	e4 e9       	ldi	r30, 0x94	; 148
     c60:	f0 e0       	ldi	r31, 0x00	; 0
     c62:	11 82       	std	Z+1, r1	; 0x01
     c64:	10 82       	st	Z, r1
			
			//Sets the servo accorging to the slider from node1
			servo_set(msgInn.data[CANMSG_SLIDERR_BYTE]);
     c66:	a1 96       	adiw	r28, 0x21	; 33
     c68:	8f ad       	ldd	r24, Y+63	; 0x3f
     c6a:	a1 97       	sbiw	r28, 0x21	; 33
     c6c:	99 27       	eor	r25, r25
     c6e:	87 fd       	sbrc	r24, 7
     c70:	90 95       	com	r25
     c72:	48 de       	rcall	.-880    	; 0x904 <servo_set>
			
			if(gameMode == GAMEMODE_JS){
     c74:	f1 e0       	ldi	r31, 0x01	; 1
     c76:	3f 16       	cp	r3, r31
     c78:	09 f4       	brne	.+2      	; 0xc7c <main+0x31c>
     c7a:	45 cf       	rjmp	.-374    	; 0xb06 <main+0x1a6>
				case PACKAGESPECIFIER_MOTORSIGNALS:
					msgInn.length = 0; //Indicates that the message is read
				break;
				case PACKAGESPECIFIER_GAMEMODE:
					gameMode = msgInn.data[GAMEMODE_MODE_BYTE];
					gameModeChanged = 1;
     c7c:	99 24       	eor	r9, r9
     c7e:	93 94       	inc	r9
     c80:	75 cf       	rjmp	.-278    	; 0xb6c <main+0x20c>

00000c82 <__vector_default>:
	}
	return 0;
}

ISR(BADISR_vect, ISR_NAKED){
	puts("Bad interrupt");
     c82:	8f ee       	ldi	r24, 0xEF	; 239
     c84:	92 e0       	ldi	r25, 0x02	; 2
     c86:	0c 94 70 10 	jmp	0x20e0	; 0x20e0 <puts>
	asm volatile ( "ret" );
     c8a:	08 95       	ret

00000c8c <adc_init>:

volatile uint16_t adcVal = 0;
volatile uint8_t adcDoUpdate = 1;

void adc_init(){
	clear_bit(ADC_DDR,ADC_BIT);
     c8c:	81 98       	cbi	0x10, 1	; 16
	
	set_bit(ADMUX, MUX0); //Using ADC1
     c8e:	ec e7       	ldi	r30, 0x7C	; 124
     c90:	f0 e0       	ldi	r31, 0x00	; 0
     c92:	80 81       	ld	r24, Z
     c94:	81 60       	ori	r24, 0x01	; 1
     c96:	80 83       	st	Z, r24
	set_bit(ADMUX, REFS0); //using AVCC as referanse.
     c98:	80 81       	ld	r24, Z
     c9a:	80 64       	ori	r24, 0x40	; 64
     c9c:	80 83       	st	Z, r24
	
	//ADC enable. //Prescaler //Aktiverer interupt
	ADCSRA |= (1<<ADEN) | (ADC_PRESCALER<<ADPS0) | (1<<ADIE);
     c9e:	ea e7       	ldi	r30, 0x7A	; 122
     ca0:	f0 e0       	ldi	r31, 0x00	; 0
     ca2:	80 81       	ld	r24, Z
     ca4:	89 68       	ori	r24, 0x89	; 137
     ca6:	80 83       	st	Z, r24
     ca8:	08 95       	ret

00000caa <__vector_29>:
}


ISR(ADC_vect){
     caa:	1f 92       	push	r1
     cac:	0f 92       	push	r0
     cae:	0f b6       	in	r0, 0x3f	; 63
     cb0:	0f 92       	push	r0
     cb2:	11 24       	eor	r1, r1
     cb4:	0b b6       	in	r0, 0x3b	; 59
     cb6:	0f 92       	push	r0
     cb8:	2f 93       	push	r18
     cba:	3f 93       	push	r19
     cbc:	4f 93       	push	r20
     cbe:	5f 93       	push	r21
     cc0:	6f 93       	push	r22
     cc2:	7f 93       	push	r23
     cc4:	8f 93       	push	r24
     cc6:	9f 93       	push	r25
     cc8:	af 93       	push	r26
     cca:	bf 93       	push	r27
     ccc:	ef 93       	push	r30
     cce:	ff 93       	push	r31
	adcVal = ADC;
     cd0:	80 91 78 00 	lds	r24, 0x0078
     cd4:	90 91 79 00 	lds	r25, 0x0079
     cd8:	90 93 0d 03 	sts	0x030D, r25
     cdc:	80 93 0c 03 	sts	0x030C, r24
	adcDoUpdate = 1;
     ce0:	81 e0       	ldi	r24, 0x01	; 1
     ce2:	80 93 06 02 	sts	0x0206, r24
	puts("V");
     ce6:	8d ef       	ldi	r24, 0xFD	; 253
     ce8:	92 e0       	ldi	r25, 0x02	; 2
     cea:	0e 94 70 10 	call	0x20e0	; 0x20e0 <puts>
}
     cee:	ff 91       	pop	r31
     cf0:	ef 91       	pop	r30
     cf2:	bf 91       	pop	r27
     cf4:	af 91       	pop	r26
     cf6:	9f 91       	pop	r25
     cf8:	8f 91       	pop	r24
     cfa:	7f 91       	pop	r23
     cfc:	6f 91       	pop	r22
     cfe:	5f 91       	pop	r21
     d00:	4f 91       	pop	r20
     d02:	3f 91       	pop	r19
     d04:	2f 91       	pop	r18
     d06:	0f 90       	pop	r0
     d08:	0b be       	out	0x3b, r0	; 59
     d0a:	0f 90       	pop	r0
     d0c:	0f be       	out	0x3f, r0	; 63
     d0e:	0f 90       	pop	r0
     d10:	1f 90       	pop	r1
     d12:	18 95       	reti

00000d14 <adc_measure>:


void adc_measure(ADC_signal* signal){
     d14:	cf 93       	push	r28
     d16:	df 93       	push	r29
     d18:	ec 01       	movw	r28, r24
	if(!adcDoUpdate){
     d1a:	80 91 06 02 	lds	r24, 0x0206
     d1e:	88 23       	and	r24, r24
     d20:	09 f4       	brne	.+2      	; 0xd24 <adc_measure+0x10>
     d22:	43 c0       	rjmp	.+134    	; 0xdaa <adc_measure+0x96>
		//If the adc convertion has not finished
		return;
	}
	printf("%u\n",adcVal);
     d24:	80 91 0c 03 	lds	r24, 0x030C
     d28:	90 91 0d 03 	lds	r25, 0x030D
     d2c:	9f 93       	push	r25
     d2e:	8f 93       	push	r24
     d30:	8f ef       	ldi	r24, 0xFF	; 255
     d32:	92 e0       	ldi	r25, 0x02	; 2
     d34:	9f 93       	push	r25
     d36:	8f 93       	push	r24
     d38:	0e 94 5f 10 	call	0x20be	; 0x20be <printf>
	signal->nrMeasurements ++;
     d3c:	68 81       	ld	r22, Y
     d3e:	6f 5f       	subi	r22, 0xFF	; 255
     d40:	68 83       	st	Y, r22
	signal->sumValue += adcVal;
     d42:	20 91 0c 03 	lds	r18, 0x030C
     d46:	30 91 0d 03 	lds	r19, 0x030D
     d4a:	89 81       	ldd	r24, Y+1	; 0x01
     d4c:	9a 81       	ldd	r25, Y+2	; 0x02
     d4e:	82 0f       	add	r24, r18
     d50:	93 1f       	adc	r25, r19
     d52:	9a 83       	std	Y+2, r25	; 0x02
     d54:	89 83       	std	Y+1, r24	; 0x01
	signal->edge = 0;
     d56:	1c 82       	std	Y+4, r1	; 0x04
	
	//Averages out averagingPeriod number of values
	if(signal->nrMeasurements > ADC_AVERAGING_PERIOD){
     d58:	0f 90       	pop	r0
     d5a:	0f 90       	pop	r0
     d5c:	0f 90       	pop	r0
     d5e:	0f 90       	pop	r0
     d60:	63 33       	cpi	r22, 0x33	; 51
     d62:	e0 f0       	brcs	.+56     	; 0xd9c <adc_measure+0x88>
		if(signal->sumValue / signal->nrMeasurements < ADC_BOOL_BORDER_VAL){
     d64:	70 e0       	ldi	r23, 0x00	; 0
     d66:	f8 d7       	rcall	.+4080   	; 0x1d58 <__udivmodhi4>
     d68:	62 33       	cpi	r22, 0x32	; 50
     d6a:	71 05       	cpc	r23, r1
     d6c:	68 f4       	brcc	.+26     	; 0xd88 <adc_measure+0x74>
			if(signal->boolState != 1){
     d6e:	8b 81       	ldd	r24, Y+3	; 0x03
     d70:	81 30       	cpi	r24, 0x01	; 1
     d72:	39 f0       	breq	.+14     	; 0xd82 <adc_measure+0x6e>
				signal->count++;
     d74:	9d 81       	ldd	r25, Y+5	; 0x05
     d76:	9f 5f       	subi	r25, 0xFF	; 255
     d78:	9d 83       	std	Y+5, r25	; 0x05
			}
			if(signal->boolState == 0){
     d7a:	81 11       	cpse	r24, r1
     d7c:	02 c0       	rjmp	.+4      	; 0xd82 <adc_measure+0x6e>
				signal->edge = 1;
     d7e:	81 e0       	ldi	r24, 0x01	; 1
     d80:	8c 83       	std	Y+4, r24	; 0x04
			}
			signal->boolState = 1;
     d82:	81 e0       	ldi	r24, 0x01	; 1
     d84:	8b 83       	std	Y+3, r24	; 0x03
     d86:	01 c0       	rjmp	.+2      	; 0xd8a <adc_measure+0x76>
		}
		else{
			signal->boolState = 0;
     d88:	1b 82       	std	Y+3, r1	; 0x03
		}
		
		signal->val = signal->sumValue / signal->nrMeasurements;
     d8a:	68 81       	ld	r22, Y
     d8c:	70 e0       	ldi	r23, 0x00	; 0
     d8e:	89 81       	ldd	r24, Y+1	; 0x01
     d90:	9a 81       	ldd	r25, Y+2	; 0x02
     d92:	e2 d7       	rcall	.+4036   	; 0x1d58 <__udivmodhi4>
     d94:	6e 83       	std	Y+6, r22	; 0x06
		signal->nrMeasurements = 0;
     d96:	18 82       	st	Y, r1
		signal->sumValue = 0;
     d98:	1a 82       	std	Y+2, r1	; 0x02
     d9a:	19 82       	std	Y+1, r1	; 0x01
	}
	
	//Starting new conversion
	ADC_START;
     d9c:	ea e7       	ldi	r30, 0x7A	; 122
     d9e:	f0 e0       	ldi	r31, 0x00	; 0
     da0:	80 81       	ld	r24, Z
     da2:	80 64       	ori	r24, 0x40	; 64
     da4:	80 83       	st	Z, r24
	adcDoUpdate = 0;
     da6:	10 92 06 02 	sts	0x0206, r1
     daa:	df 91       	pop	r29
     dac:	cf 91       	pop	r28
     dae:	08 95       	ret

00000db0 <__vector_45>:
volatile uint8_t doUpdate = 0;

volatile uint16_t nextSensor = SENSOR1;

//If the timer that counts the distance overflows
ISR(TIMER4_OVF_vect){
     db0:	1f 92       	push	r1
     db2:	0f 92       	push	r0
     db4:	0f b6       	in	r0, 0x3f	; 63
     db6:	0f 92       	push	r0
     db8:	11 24       	eor	r1, r1
     dba:	0b b6       	in	r0, 0x3b	; 59
     dbc:	0f 92       	push	r0
     dbe:	2f 93       	push	r18
     dc0:	3f 93       	push	r19
     dc2:	4f 93       	push	r20
     dc4:	5f 93       	push	r21
     dc6:	6f 93       	push	r22
     dc8:	7f 93       	push	r23
     dca:	8f 93       	push	r24
     dcc:	9f 93       	push	r25
     dce:	af 93       	push	r26
     dd0:	bf 93       	push	r27
     dd2:	ef 93       	push	r30
     dd4:	ff 93       	push	r31
	printf("OVERFLOW");
     dd6:	83 e0       	ldi	r24, 0x03	; 3
     dd8:	93 e0       	ldi	r25, 0x03	; 3
     dda:	9f 93       	push	r25
     ddc:	8f 93       	push	r24
     dde:	0e 94 5f 10 	call	0x20be	; 0x20be <printf>
	
	//Resets the inpterupt and time.
	ECHO_INTERRUPT_RISING(S0_ECHO_INTERRUPT_BIT);
     de2:	e9 e6       	ldi	r30, 0x69	; 105
     de4:	f0 e0       	ldi	r31, 0x00	; 0
     de6:	80 81       	ld	r24, Z
     de8:	80 61       	ori	r24, 0x10	; 16
     dea:	80 83       	st	Z, r24
	ECHO_INTERRUPT_RISING(S1_ECHO_INTERRUPT_BIT);
     dec:	80 81       	ld	r24, Z
     dee:	80 64       	ori	r24, 0x40	; 64
     df0:	80 83       	st	Z, r24
	ETIMER_MEASURE_DISABLE;
     df2:	e1 ea       	ldi	r30, 0xA1	; 161
     df4:	f0 e0       	ldi	r31, 0x00	; 0
     df6:	80 81       	ld	r24, Z
     df8:	88 7f       	andi	r24, 0xF8	; 248
     dfa:	80 83       	st	Z, r24
     dfc:	0f 90       	pop	r0
     dfe:	0f 90       	pop	r0
}
     e00:	ff 91       	pop	r31
     e02:	ef 91       	pop	r30
     e04:	bf 91       	pop	r27
     e06:	af 91       	pop	r26
     e08:	9f 91       	pop	r25
     e0a:	8f 91       	pop	r24
     e0c:	7f 91       	pop	r23
     e0e:	6f 91       	pop	r22
     e10:	5f 91       	pop	r21
     e12:	4f 91       	pop	r20
     e14:	3f 91       	pop	r19
     e16:	2f 91       	pop	r18
     e18:	0f 90       	pop	r0
     e1a:	0b be       	out	0x3b, r0	; 59
     e1c:	0f 90       	pop	r0
     e1e:	0f be       	out	0x3f, r0	; 63
     e20:	0f 90       	pop	r0
     e22:	1f 90       	pop	r1
     e24:	18 95       	reti

00000e26 <handleInterrupt>:
}


void handleInterrupt(uint8_t timerId, uint8_t edgeBit){
	//If we interrupted on rising
	if( ECHO_INTERRUPT_RISING_READ(edgeBit)){
     e26:	20 91 69 00 	lds	r18, 0x0069
     e2a:	30 e0       	ldi	r19, 0x00	; 0
     e2c:	06 2e       	mov	r0, r22
     e2e:	02 c0       	rjmp	.+4      	; 0xe34 <handleInterrupt+0xe>
     e30:	35 95       	asr	r19
     e32:	27 95       	ror	r18
     e34:	0a 94       	dec	r0
     e36:	e2 f7       	brpl	.-8      	; 0xe30 <handleInterrupt+0xa>
     e38:	20 ff       	sbrs	r18, 0
     e3a:	1e c0       	rjmp	.+60     	; 0xe78 <handleInterrupt+0x52>
		//if the timer is not turned off, meaning that another sensor is using it, then this interrupt is ignored
		if(ETIMER_MEASURE_ENABLE_READ){
     e3c:	80 91 a1 00 	lds	r24, 0x00A1
     e40:	87 70       	andi	r24, 0x07	; 7
     e42:	09 f0       	breq	.+2      	; 0xe46 <handleInterrupt+0x20>
     e44:	56 c0       	rjmp	.+172    	; 0xef2 <handleInterrupt+0xcc>
			return;
		}
		ECHO_INTERRUPT_FALLING(edgeBit); //Change to interrupt on falling edge
     e46:	e9 e6       	ldi	r30, 0x69	; 105
     e48:	f0 e0       	ldi	r31, 0x00	; 0
     e4a:	40 81       	ld	r20, Z
     e4c:	21 e0       	ldi	r18, 0x01	; 1
     e4e:	30 e0       	ldi	r19, 0x00	; 0
     e50:	c9 01       	movw	r24, r18
     e52:	06 2e       	mov	r0, r22
     e54:	02 c0       	rjmp	.+4      	; 0xe5a <handleInterrupt+0x34>
     e56:	88 0f       	add	r24, r24
     e58:	99 1f       	adc	r25, r25
     e5a:	0a 94       	dec	r0
     e5c:	e2 f7       	brpl	.-8      	; 0xe56 <handleInterrupt+0x30>
     e5e:	80 95       	com	r24
     e60:	84 23       	and	r24, r20
     e62:	80 83       	st	Z, r24
		//Starts the timer:
		ETIMER_MEASURE_RESET;
     e64:	10 92 a5 00 	sts	0x00A5, r1
     e68:	10 92 a4 00 	sts	0x00A4, r1
		ETIMER_MEASURE_ENABLE;
     e6c:	e1 ea       	ldi	r30, 0xA1	; 161
     e6e:	f0 e0       	ldi	r31, 0x00	; 0
     e70:	80 81       	ld	r24, Z
     e72:	82 60       	ori	r24, 0x02	; 2
     e74:	80 83       	st	Z, r24
     e76:	33 c0       	rjmp	.+102    	; 0xede <handleInterrupt+0xb8>
	}
	//If we interrupted on falling
	else if(ECHO_INTERRUPT_FALLING_READ(edgeBit)){
     e78:	20 91 69 00 	lds	r18, 0x0069
     e7c:	30 e0       	ldi	r19, 0x00	; 0
     e7e:	06 2e       	mov	r0, r22
     e80:	02 c0       	rjmp	.+4      	; 0xe86 <handleInterrupt+0x60>
     e82:	35 95       	asr	r19
     e84:	27 95       	ror	r18
     e86:	0a 94       	dec	r0
     e88:	e2 f7       	brpl	.-8      	; 0xe82 <handleInterrupt+0x5c>
     e8a:	20 fd       	sbrc	r18, 0
     e8c:	28 c0       	rjmp	.+80     	; 0xede <handleInterrupt+0xb8>
		ECHO_INTERRUPT_RISING(edgeBit);
     e8e:	e9 e6       	ldi	r30, 0x69	; 105
     e90:	f0 e0       	ldi	r31, 0x00	; 0
     e92:	90 81       	ld	r25, Z
     e94:	41 e0       	ldi	r20, 0x01	; 1
     e96:	50 e0       	ldi	r21, 0x00	; 0
     e98:	9a 01       	movw	r18, r20
     e9a:	06 2e       	mov	r0, r22
     e9c:	02 c0       	rjmp	.+4      	; 0xea2 <handleInterrupt+0x7c>
     e9e:	22 0f       	add	r18, r18
     ea0:	33 1f       	adc	r19, r19
     ea2:	0a 94       	dec	r0
     ea4:	e2 f7       	brpl	.-8      	; 0xe9e <handleInterrupt+0x78>
     ea6:	29 2b       	or	r18, r25
     ea8:	20 83       	st	Z, r18
		//stops the timer and records the value.
		ETIMER_MEASURE_DISABLE;
     eaa:	e1 ea       	ldi	r30, 0xA1	; 161
     eac:	f0 e0       	ldi	r31, 0x00	; 0
     eae:	90 81       	ld	r25, Z
     eb0:	98 7f       	andi	r25, 0xF8	; 248
     eb2:	90 83       	st	Z, r25
		if(timerId == SENSOR0){
     eb4:	81 11       	cpse	r24, r1
     eb6:	09 c0       	rjmp	.+18     	; 0xeca <handleInterrupt+0xa4>
			sensor0Time = ETIMER_MEASURE;
     eb8:	80 91 a4 00 	lds	r24, 0x00A4
     ebc:	90 91 a5 00 	lds	r25, 0x00A5
     ec0:	90 93 12 03 	sts	0x0312, r25
     ec4:	80 93 11 03 	sts	0x0311, r24
     ec8:	0a c0       	rjmp	.+20     	; 0xede <handleInterrupt+0xb8>
		}
		else if(timerId == SENSOR1){
     eca:	81 30       	cpi	r24, 0x01	; 1
     ecc:	41 f4       	brne	.+16     	; 0xede <handleInterrupt+0xb8>
			sensor1Time = ETIMER_MEASURE;
     ece:	80 91 a4 00 	lds	r24, 0x00A4
     ed2:	90 91 a5 00 	lds	r25, 0x00A5
     ed6:	90 93 10 03 	sts	0x0310, r25
     eda:	80 93 0f 03 	sts	0x030F, r24
		}
	}
	doUpdate = (1<<edgeBit);
     ede:	81 e0       	ldi	r24, 0x01	; 1
     ee0:	90 e0       	ldi	r25, 0x00	; 0
     ee2:	9c 01       	movw	r18, r24
     ee4:	02 c0       	rjmp	.+4      	; 0xeea <handleInterrupt+0xc4>
     ee6:	22 0f       	add	r18, r18
     ee8:	33 1f       	adc	r19, r19
     eea:	6a 95       	dec	r22
     eec:	e2 f7       	brpl	.-8      	; 0xee6 <handleInterrupt+0xc0>
     eee:	20 93 0e 03 	sts	0x030E, r18
     ef2:	08 95       	ret

00000ef4 <__vector_3>:
	ECHO_INTERRUPT_RISING(S0_ECHO_INTERRUPT_BIT);
	ECHO_INTERRUPT_RISING(S1_ECHO_INTERRUPT_BIT);
	ETIMER_MEASURE_DISABLE;
}

ISR(INT2_vect){
     ef4:	1f 92       	push	r1
     ef6:	0f 92       	push	r0
     ef8:	0f b6       	in	r0, 0x3f	; 63
     efa:	0f 92       	push	r0
     efc:	11 24       	eor	r1, r1
     efe:	0b b6       	in	r0, 0x3b	; 59
     f00:	0f 92       	push	r0
     f02:	2f 93       	push	r18
     f04:	3f 93       	push	r19
     f06:	4f 93       	push	r20
     f08:	5f 93       	push	r21
     f0a:	6f 93       	push	r22
     f0c:	7f 93       	push	r23
     f0e:	8f 93       	push	r24
     f10:	9f 93       	push	r25
     f12:	af 93       	push	r26
     f14:	bf 93       	push	r27
     f16:	ef 93       	push	r30
     f18:	ff 93       	push	r31
	//puts("ECH0");
	handleInterrupt(SENSOR0, S0_ECHO_INTERRUPT_BIT);
     f1a:	64 e0       	ldi	r22, 0x04	; 4
     f1c:	80 e0       	ldi	r24, 0x00	; 0
     f1e:	83 df       	rcall	.-250    	; 0xe26 <handleInterrupt>
}
     f20:	ff 91       	pop	r31
     f22:	ef 91       	pop	r30
     f24:	bf 91       	pop	r27
     f26:	af 91       	pop	r26
     f28:	9f 91       	pop	r25
     f2a:	8f 91       	pop	r24
     f2c:	7f 91       	pop	r23
     f2e:	6f 91       	pop	r22
     f30:	5f 91       	pop	r21
     f32:	4f 91       	pop	r20
     f34:	3f 91       	pop	r19
     f36:	2f 91       	pop	r18
     f38:	0f 90       	pop	r0
     f3a:	0b be       	out	0x3b, r0	; 59
     f3c:	0f 90       	pop	r0
     f3e:	0f be       	out	0x3f, r0	; 63
     f40:	0f 90       	pop	r0
     f42:	1f 90       	pop	r1
     f44:	18 95       	reti

00000f46 <__vector_4>:

ISR(INT3_vect){
     f46:	1f 92       	push	r1
     f48:	0f 92       	push	r0
     f4a:	0f b6       	in	r0, 0x3f	; 63
     f4c:	0f 92       	push	r0
     f4e:	11 24       	eor	r1, r1
     f50:	0b b6       	in	r0, 0x3b	; 59
     f52:	0f 92       	push	r0
     f54:	2f 93       	push	r18
     f56:	3f 93       	push	r19
     f58:	4f 93       	push	r20
     f5a:	5f 93       	push	r21
     f5c:	6f 93       	push	r22
     f5e:	7f 93       	push	r23
     f60:	8f 93       	push	r24
     f62:	9f 93       	push	r25
     f64:	af 93       	push	r26
     f66:	bf 93       	push	r27
     f68:	ef 93       	push	r30
     f6a:	ff 93       	push	r31
	//puts("ECH1");
	handleInterrupt(SENSOR1, S1_ECHO_INTERRUPT_BIT);
     f6c:	66 e0       	ldi	r22, 0x06	; 6
     f6e:	81 e0       	ldi	r24, 0x01	; 1
     f70:	5a df       	rcall	.-332    	; 0xe26 <handleInterrupt>
}
     f72:	ff 91       	pop	r31
     f74:	ef 91       	pop	r30
     f76:	bf 91       	pop	r27
     f78:	af 91       	pop	r26
     f7a:	9f 91       	pop	r25
     f7c:	8f 91       	pop	r24
     f7e:	7f 91       	pop	r23
     f80:	6f 91       	pop	r22
     f82:	5f 91       	pop	r21
     f84:	4f 91       	pop	r20
     f86:	3f 91       	pop	r19
     f88:	2f 91       	pop	r18
     f8a:	0f 90       	pop	r0
     f8c:	0b be       	out	0x3b, r0	; 59
     f8e:	0f 90       	pop	r0
     f90:	0f be       	out	0x3f, r0	; 63
     f92:	0f 90       	pop	r0
     f94:	1f 90       	pop	r1
     f96:	18 95       	reti

00000f98 <__vector_47>:
	}
	doUpdate = (1<<edgeBit);
}


ISR(TIMER5_COMPA_vect){
     f98:	1f 92       	push	r1
     f9a:	0f 92       	push	r0
     f9c:	0f b6       	in	r0, 0x3f	; 63
     f9e:	0f 92       	push	r0
     fa0:	11 24       	eor	r1, r1
     fa2:	0b b6       	in	r0, 0x3b	; 59
     fa4:	0f 92       	push	r0
     fa6:	8f 93       	push	r24
     fa8:	9f 93       	push	r25
     faa:	ef 93       	push	r30
     fac:	ff 93       	push	r31
	//puts("ECHOOOO");
	if(nextSensor == SENSOR1){
     fae:	80 91 07 02 	lds	r24, 0x0207
     fb2:	90 91 08 02 	lds	r25, 0x0208
     fb6:	01 97       	sbiw	r24, 0x01	; 1
     fb8:	e1 f4       	brne	.+56     	; 0xff2 <__vector_47+0x5a>
		nextSensor = SENSOR0;
     fba:	10 92 08 02 	sts	0x0208, r1
     fbe:	10 92 07 02 	sts	0x0207, r1
		
		ECHO_INTERRUPT_RISING(S0_ECHO_INTERRUPT_BIT);
     fc2:	e9 e6       	ldi	r30, 0x69	; 105
     fc4:	f0 e0       	ldi	r31, 0x00	; 0
     fc6:	80 81       	ld	r24, Z
     fc8:	80 61       	ori	r24, 0x10	; 16
     fca:	80 83       	st	Z, r24
		ECHO_INTERRUPT_RISING(S1_ECHO_INTERRUPT_BIT);
     fcc:	80 81       	ld	r24, Z
     fce:	80 64       	ori	r24, 0x40	; 64
     fd0:	80 83       	st	Z, r24
		ETIMER_MEASURE_DISABLE;
     fd2:	e1 ea       	ldi	r30, 0xA1	; 161
     fd4:	f0 e0       	ldi	r31, 0x00	; 0
     fd6:	80 81       	ld	r24, Z
     fd8:	88 7f       	andi	r24, 0xF8	; 248
     fda:	80 83       	st	Z, r24
		
		//Sends a 10us pulse on the trigger bit.
		set_bit(S1_TRIG_PORT,S1_TRIG_BIT);
     fdc:	46 9a       	sbi	0x08, 6	; 8
     fde:	85 e3       	ldi	r24, 0x35	; 53
     fe0:	8a 95       	dec	r24
     fe2:	f1 f7       	brne	.-4      	; 0xfe0 <__vector_47+0x48>
     fe4:	00 00       	nop
		_delay_us(ECHO_TRIGGERPULSEWIDTH_us);
		clear_bit(S1_TRIG_PORT,S1_TRIG_BIT);
     fe6:	46 98       	cbi	0x08, 6	; 8
		ETIMER_TRIGGER_RESET;
     fe8:	10 92 25 01 	sts	0x0125, r1
     fec:	10 92 24 01 	sts	0x0124, r1
     ff0:	23 c0       	rjmp	.+70     	; 0x1038 <__vector_47+0xa0>
	}
	else if(nextSensor == SENSOR0){
     ff2:	80 91 07 02 	lds	r24, 0x0207
     ff6:	90 91 08 02 	lds	r25, 0x0208
     ffa:	89 2b       	or	r24, r25
     ffc:	e9 f4       	brne	.+58     	; 0x1038 <__vector_47+0xa0>
		nextSensor = SENSOR1;
     ffe:	81 e0       	ldi	r24, 0x01	; 1
    1000:	90 e0       	ldi	r25, 0x00	; 0
    1002:	90 93 08 02 	sts	0x0208, r25
    1006:	80 93 07 02 	sts	0x0207, r24
		
		ECHO_INTERRUPT_RISING(S0_ECHO_INTERRUPT_BIT);
    100a:	e9 e6       	ldi	r30, 0x69	; 105
    100c:	f0 e0       	ldi	r31, 0x00	; 0
    100e:	80 81       	ld	r24, Z
    1010:	80 61       	ori	r24, 0x10	; 16
    1012:	80 83       	st	Z, r24
		ECHO_INTERRUPT_RISING(S1_ECHO_INTERRUPT_BIT);
    1014:	80 81       	ld	r24, Z
    1016:	80 64       	ori	r24, 0x40	; 64
    1018:	80 83       	st	Z, r24
		ETIMER_MEASURE_DISABLE;
    101a:	e1 ea       	ldi	r30, 0xA1	; 161
    101c:	f0 e0       	ldi	r31, 0x00	; 0
    101e:	80 81       	ld	r24, Z
    1020:	88 7f       	andi	r24, 0xF8	; 248
    1022:	80 83       	st	Z, r24
		
		set_bit(S0_TRIG_PORT,S0_TRIG_BIT);
    1024:	47 9a       	sbi	0x08, 7	; 8
    1026:	85 e3       	ldi	r24, 0x35	; 53
    1028:	8a 95       	dec	r24
    102a:	f1 f7       	brne	.-4      	; 0x1028 <__vector_47+0x90>
    102c:	00 00       	nop
		_delay_us(ECHO_TRIGGERPULSEWIDTH_us);
		clear_bit(S0_TRIG_PORT,S0_TRIG_BIT);
    102e:	47 98       	cbi	0x08, 7	; 8
		ETIMER_TRIGGER_RESET;
    1030:	10 92 25 01 	sts	0x0125, r1
    1034:	10 92 24 01 	sts	0x0124, r1
	}
	
}
    1038:	ff 91       	pop	r31
    103a:	ef 91       	pop	r30
    103c:	9f 91       	pop	r25
    103e:	8f 91       	pop	r24
    1040:	0f 90       	pop	r0
    1042:	0b be       	out	0x3b, r0	; 59
    1044:	0f 90       	pop	r0
    1046:	0f be       	out	0x3f, r0	; 63
    1048:	0f 90       	pop	r0
    104a:	1f 90       	pop	r1
    104c:	18 95       	reti

0000104e <echo_init>:


void echo_init(){
	//porter
	set_bit(S0_TRIG_DDR,S0_TRIG_BIT);
    104e:	3f 9a       	sbi	0x07, 7	; 7
	clear_bit(S0_ECHO_DDR,S0_ECHO_BIT);
    1050:	3a 98       	cbi	0x07, 2	; 7
	set_bit(S1_TRIG_DDR,S1_TRIG_BIT);
    1052:	3e 9a       	sbi	0x07, 6	; 7
	clear_bit(S1_ECHO_DDR,S1_ECHO_BIT);
    1054:	3b 98       	cbi	0x07, 3	; 7
	
	//Echo intterupt
	ECHO_INTERRUPT_INIT(S0_ECHO_INTERRUPT_BIT);
    1056:	e9 e6       	ldi	r30, 0x69	; 105
    1058:	f0 e0       	ldi	r31, 0x00	; 0
    105a:	80 81       	ld	r24, Z
    105c:	80 63       	ori	r24, 0x30	; 48
    105e:	80 83       	st	Z, r24
	set_bit(EIMSK,INT2);			//Enables interrupt
    1060:	ea 9a       	sbi	0x1d, 2	; 29
	ECHO_INTERRUPT_INIT(S1_ECHO_INTERRUPT_BIT);
    1062:	80 81       	ld	r24, Z
    1064:	80 6c       	ori	r24, 0xC0	; 192
    1066:	80 83       	st	Z, r24
	set_bit(EIMSK,INT3);
    1068:	eb 9a       	sbi	0x1d, 3	; 29
	
	//Using timer 4 for both.
	set_bit(TIMSK4, TOIE4); //Activates overflow interrupt
    106a:	e2 e7       	ldi	r30, 0x72	; 114
    106c:	f0 e0       	ldi	r31, 0x00	; 0
    106e:	80 81       	ld	r24, Z
    1070:	81 60       	ori	r24, 0x01	; 1
    1072:	80 83       	st	Z, r24
	ETIMER_MEASURE_DISABLE;
    1074:	e1 ea       	ldi	r30, 0xA1	; 161
    1076:	f0 e0       	ldi	r31, 0x00	; 0
    1078:	80 81       	ld	r24, Z
    107a:	88 7f       	andi	r24, 0xF8	; 248
    107c:	80 83       	st	Z, r24
	
	//Using timer 5 to send trigger signals for both sensors, alternating.
	//Set OC5A on compare match
	TCCR5A |= 0b11<<COM5A0;
    107e:	e0 e2       	ldi	r30, 0x20	; 32
    1080:	f1 e0       	ldi	r31, 0x01	; 1
    1082:	80 81       	ld	r24, Z
    1084:	80 6c       	ori	r24, 0xC0	; 192
    1086:	80 83       	st	Z, r24
	//Compare match on OC5A
	OCR5A = ECHO_MEASUREMENT_INTERVAL * F_CPU/ ECHO_PRESCALER;
    1088:	80 e2       	ldi	r24, 0x20	; 32
    108a:	9e e4       	ldi	r25, 0x4E	; 78
    108c:	90 93 29 01 	sts	0x0129, r25
    1090:	80 93 28 01 	sts	0x0128, r24
	set_bit(TIMSK5, OCIE5A); //interrupt on compare match
    1094:	e3 e7       	ldi	r30, 0x73	; 115
    1096:	f0 e0       	ldi	r31, 0x00	; 0
    1098:	80 81       	ld	r24, Z
    109a:	82 60       	ori	r24, 0x02	; 2
    109c:	80 83       	st	Z, r24
    109e:	08 95       	ret

000010a0 <echo_data_init>:
}
void echo_data_init(ECHO_data* data){
    10a0:	fc 01       	movw	r30, r24
	data->queuePointer = 0;
    10a2:	12 82       	std	Z+2, r1	; 0x02
	data->pos_ref = 0;
    10a4:	11 82       	std	Z+1, r1	; 0x01
    10a6:	10 82       	st	Z, r1
	for(uint8_t i=0;i<ECHO_averagingPeriod;++i){
		data->mesurements[i] = 0;
    10a8:	10 86       	std	Z+8, r1	; 0x08
    10aa:	17 82       	std	Z+7, r1	; 0x07
    10ac:	12 86       	std	Z+10, r1	; 0x0a
    10ae:	11 86       	std	Z+9, r1	; 0x09
    10b0:	14 86       	std	Z+12, r1	; 0x0c
    10b2:	13 86       	std	Z+11, r1	; 0x0b
	}
	data->sum = 0;
    10b4:	13 82       	std	Z+3, r1	; 0x03
    10b6:	14 82       	std	Z+4, r1	; 0x04
    10b8:	15 82       	std	Z+5, r1	; 0x05
    10ba:	16 82       	std	Z+6, r1	; 0x06
    10bc:	08 95       	ret

000010be <echo_time_to_encoder_val>:
	
	data->pos_ref = echo_time_to_encoder_val(data->sum/ECHO_averagingPeriod);
}

int32_t echo_time_to_encoder_val(uint16_t time){
	uint32_t distanceTime = (time * ECHO_PRESCALER)/16;	//Avstanden i uS fra sensoren
    10be:	88 0f       	add	r24, r24
    10c0:	99 1f       	adc	r25, r25
    10c2:	88 0f       	add	r24, r24
    10c4:	99 1f       	adc	r25, r25
    10c6:	88 0f       	add	r24, r24
    10c8:	99 1f       	adc	r25, r25
    10ca:	92 95       	swap	r25
    10cc:	82 95       	swap	r24
    10ce:	8f 70       	andi	r24, 0x0F	; 15
    10d0:	89 27       	eor	r24, r25
    10d2:	9f 70       	andi	r25, 0x0F	; 15
    10d4:	89 27       	eor	r24, r25
    10d6:	a0 e0       	ldi	r26, 0x00	; 0
    10d8:	b0 e0       	ldi	r27, 0x00	; 0
	uint32_t motorDistanceTime;								//Avstanden i uS fra startpossisjonen til motoren	
	if(distanceTime  <= ECHO_DIST_FROM_MOTOR0){
    10da:	85 30       	cpi	r24, 0x05	; 5
    10dc:	91 05       	cpc	r25, r1
    10de:	a1 05       	cpc	r26, r1
    10e0:	b1 05       	cpc	r27, r1
    10e2:	38 f0       	brcs	.+14     	; 0x10f2 <echo_time_to_encoder_val+0x34>
		motorDistanceTime = 0;								//Om denne er til venstre for boksen settes den til 0 for å unngå negative verdier, som uansett burde ignoreres siden motoren ikke kan dra hit.
	}
	else{
		motorDistanceTime = (distanceTime - ECHO_DIST_FROM_MOTOR0 * uS_PER_CM);
    10e4:	bc 01       	movw	r22, r24
    10e6:	cd 01       	movw	r24, r26
    10e8:	68 5e       	subi	r22, 0xE8	; 232
    10ea:	71 09       	sbc	r23, r1
    10ec:	81 09       	sbc	r24, r1
    10ee:	91 09       	sbc	r25, r1
    10f0:	03 c0       	rjmp	.+6      	; 0x10f8 <echo_time_to_encoder_val+0x3a>

int32_t echo_time_to_encoder_val(uint16_t time){
	uint32_t distanceTime = (time * ECHO_PRESCALER)/16;	//Avstanden i uS fra sensoren
	uint32_t motorDistanceTime;								//Avstanden i uS fra startpossisjonen til motoren	
	if(distanceTime  <= ECHO_DIST_FROM_MOTOR0){
		motorDistanceTime = 0;								//Om denne er til venstre for boksen settes den til 0 for å unngå negative verdier, som uansett burde ignoreres siden motoren ikke kan dra hit.
    10f2:	60 e0       	ldi	r22, 0x00	; 0
    10f4:	70 e0       	ldi	r23, 0x00	; 0
    10f6:	cb 01       	movw	r24, r22
	}
	else{
		motorDistanceTime = (distanceTime - ECHO_DIST_FROM_MOTOR0 * uS_PER_CM);
	}
	float encoderValPeruS = BOARD_SIZE*1.0 / (BOARD_SIZE_CM * uS_PER_CM);
	return (motorDistanceTime * encoderValPeruS - BOARD_SIZE/2);
    10f8:	93 d1       	rcall	.+806    	; 0x1420 <__floatunsisf>
    10fa:	25 e3       	ldi	r18, 0x35	; 53
    10fc:	32 ec       	ldi	r19, 0xC2	; 194
    10fe:	42 e7       	ldi	r20, 0x72	; 114
    1100:	50 e4       	ldi	r21, 0x40	; 64
    1102:	40 d2       	rcall	.+1152   	; 0x1584 <__mulsf3>
    1104:	20 e0       	ldi	r18, 0x00	; 0
    1106:	30 e8       	ldi	r19, 0x80	; 128
    1108:	49 e8       	ldi	r20, 0x89	; 137
    110a:	55 e4       	ldi	r21, 0x45	; 69
    110c:	87 d0       	rcall	.+270    	; 0x121c <__subsf3>
    110e:	57 c1       	rjmp	.+686    	; 0x13be <__fixsfsi>
    1110:	08 95       	ret

00001112 <echo_update_ref>:
	data->sum = 0;
}



void echo_update_ref(ECHO_data* data, uint8_t sensorId, uint8_t edgeBit){
    1112:	0f 93       	push	r16
    1114:	1f 93       	push	r17
    1116:	cf 93       	push	r28
    1118:	df 93       	push	r29
    111a:	1f 92       	push	r1
    111c:	1f 92       	push	r1
    111e:	cd b7       	in	r28, 0x3d	; 61
    1120:	de b7       	in	r29, 0x3e	; 62
    1122:	8c 01       	movw	r16, r24
	if( !(doUpdate & (1<<edgeBit)) ) return;
    1124:	80 91 0e 03 	lds	r24, 0x030E
    1128:	90 e0       	ldi	r25, 0x00	; 0
    112a:	04 2e       	mov	r0, r20
    112c:	02 c0       	rjmp	.+4      	; 0x1132 <echo_update_ref+0x20>
    112e:	95 95       	asr	r25
    1130:	87 95       	ror	r24
    1132:	0a 94       	dec	r0
    1134:	e2 f7       	brpl	.-8      	; 0x112e <echo_update_ref+0x1c>
    1136:	80 ff       	sbrs	r24, 0
    1138:	6a c0       	rjmp	.+212    	; 0x120e <echo_update_ref+0xfc>
	doUpdate &= ~(1<<edgeBit);
    113a:	20 91 0e 03 	lds	r18, 0x030E
    113e:	81 e0       	ldi	r24, 0x01	; 1
    1140:	90 e0       	ldi	r25, 0x00	; 0
    1142:	dc 01       	movw	r26, r24
    1144:	02 c0       	rjmp	.+4      	; 0x114a <echo_update_ref+0x38>
    1146:	aa 0f       	add	r26, r26
    1148:	bb 1f       	adc	r27, r27
    114a:	4a 95       	dec	r20
    114c:	e2 f7       	brpl	.-8      	; 0x1146 <echo_update_ref+0x34>
    114e:	ad 01       	movw	r20, r26
    1150:	40 95       	com	r20
    1152:	42 23       	and	r20, r18
    1154:	40 93 0e 03 	sts	0x030E, r20
	
	volatile uint16_t time;
	if(sensorId == SENSOR0){
    1158:	61 11       	cpse	r22, r1
    115a:	07 c0       	rjmp	.+14     	; 0x116a <echo_update_ref+0x58>
		time = sensor0Time;
    115c:	80 91 11 03 	lds	r24, 0x0311
    1160:	90 91 12 03 	lds	r25, 0x0312
    1164:	9a 83       	std	Y+2, r25	; 0x02
    1166:	89 83       	std	Y+1, r24	; 0x01
    1168:	08 c0       	rjmp	.+16     	; 0x117a <echo_update_ref+0x68>
	}
	else if(sensorId == SENSOR1){
    116a:	61 30       	cpi	r22, 0x01	; 1
    116c:	31 f4       	brne	.+12     	; 0x117a <echo_update_ref+0x68>
		time = sensor1Time;
    116e:	80 91 0f 03 	lds	r24, 0x030F
    1172:	90 91 10 03 	lds	r25, 0x0310
    1176:	9a 83       	std	Y+2, r25	; 0x02
    1178:	89 83       	std	Y+1, r24	; 0x01
	}
	
	int32_t encoderDist = echo_time_to_encoder_val(time);
    117a:	89 81       	ldd	r24, Y+1	; 0x01
    117c:	9a 81       	ldd	r25, Y+2	; 0x02
    117e:	9f df       	rcall	.-194    	; 0x10be <echo_time_to_encoder_val>
	//Verdien er utenfor bordet, da ignoreres den
	if(encoderDist>BOARD_SIZE/2 || encoderDist<-BOARD_SIZE/2){
    1180:	dc 01       	movw	r26, r24
    1182:	cb 01       	movw	r24, r22
    1184:	80 5d       	subi	r24, 0xD0	; 208
    1186:	9e 4e       	sbci	r25, 0xEE	; 238
    1188:	af 4f       	sbci	r26, 0xFF	; 255
    118a:	bf 4f       	sbci	r27, 0xFF	; 255
    118c:	81 36       	cpi	r24, 0x61	; 97
    118e:	92 42       	sbci	r25, 0x22	; 34
    1190:	a1 05       	cpc	r26, r1
    1192:	b1 05       	cpc	r27, r1
    1194:	e0 f5       	brcc	.+120    	; 0x120e <echo_update_ref+0xfc>
		return;
	}

	
	data->sum -= data->mesurements[data->queuePointer];
    1196:	d8 01       	movw	r26, r16
    1198:	12 96       	adiw	r26, 0x02	; 2
    119a:	4c 91       	ld	r20, X
    119c:	12 97       	sbiw	r26, 0x02	; 2
    119e:	64 2f       	mov	r22, r20
    11a0:	70 e0       	ldi	r23, 0x00	; 0
	data->sum += time;
    11a2:	29 81       	ldd	r18, Y+1	; 0x01
    11a4:	3a 81       	ldd	r19, Y+2	; 0x02
	if(encoderDist>BOARD_SIZE/2 || encoderDist<-BOARD_SIZE/2){
		return;
	}

	
	data->sum -= data->mesurements[data->queuePointer];
    11a6:	13 96       	adiw	r26, 0x03	; 3
    11a8:	8d 91       	ld	r24, X+
    11aa:	9d 91       	ld	r25, X+
    11ac:	0d 90       	ld	r0, X+
    11ae:	bc 91       	ld	r27, X
    11b0:	a0 2d       	mov	r26, r0
    11b2:	82 0f       	add	r24, r18
    11b4:	93 1f       	adc	r25, r19
    11b6:	a1 1d       	adc	r26, r1
    11b8:	b1 1d       	adc	r27, r1
    11ba:	fb 01       	movw	r30, r22
    11bc:	ee 0f       	add	r30, r30
    11be:	ff 1f       	adc	r31, r31
    11c0:	e0 0f       	add	r30, r16
    11c2:	f1 1f       	adc	r31, r17
    11c4:	27 81       	ldd	r18, Z+7	; 0x07
    11c6:	30 85       	ldd	r19, Z+8	; 0x08
	data->sum += time;
    11c8:	bc 01       	movw	r22, r24
    11ca:	cd 01       	movw	r24, r26
    11cc:	62 1b       	sub	r22, r18
    11ce:	73 0b       	sbc	r23, r19
    11d0:	81 09       	sbc	r24, r1
    11d2:	91 09       	sbc	r25, r1
    11d4:	d8 01       	movw	r26, r16
    11d6:	13 96       	adiw	r26, 0x03	; 3
    11d8:	6d 93       	st	X+, r22
    11da:	7d 93       	st	X+, r23
    11dc:	8d 93       	st	X+, r24
    11de:	9c 93       	st	X, r25
    11e0:	16 97       	sbiw	r26, 0x06	; 6
	data->mesurements[data->queuePointer] = time;
    11e2:	29 81       	ldd	r18, Y+1	; 0x01
    11e4:	3a 81       	ldd	r19, Y+2	; 0x02
    11e6:	30 87       	std	Z+8, r19	; 0x08
    11e8:	27 83       	std	Z+7, r18	; 0x07
	data->queuePointer++;
    11ea:	4f 5f       	subi	r20, 0xFF	; 255
	if(data->queuePointer >= ECHO_averagingPeriod) data->queuePointer = 0;
    11ec:	43 30       	cpi	r20, 0x03	; 3
    11ee:	18 f4       	brcc	.+6      	; 0x11f6 <echo_update_ref+0xe4>

	
	data->sum -= data->mesurements[data->queuePointer];
	data->sum += time;
	data->mesurements[data->queuePointer] = time;
	data->queuePointer++;
    11f0:	12 96       	adiw	r26, 0x02	; 2
    11f2:	4c 93       	st	X, r20
    11f4:	02 c0       	rjmp	.+4      	; 0x11fa <echo_update_ref+0xe8>
	if(data->queuePointer >= ECHO_averagingPeriod) data->queuePointer = 0;
    11f6:	f8 01       	movw	r30, r16
    11f8:	12 82       	std	Z+2, r1	; 0x02
	
	data->pos_ref = echo_time_to_encoder_val(data->sum/ECHO_averagingPeriod);
    11fa:	23 e0       	ldi	r18, 0x03	; 3
    11fc:	30 e0       	ldi	r19, 0x00	; 0
    11fe:	40 e0       	ldi	r20, 0x00	; 0
    1200:	50 e0       	ldi	r21, 0x00	; 0
    1202:	d1 d5       	rcall	.+2978   	; 0x1da6 <__udivmodsi4>
    1204:	c9 01       	movw	r24, r18
    1206:	5b df       	rcall	.-330    	; 0x10be <echo_time_to_encoder_val>
    1208:	d8 01       	movw	r26, r16
    120a:	6d 93       	st	X+, r22
    120c:	7c 93       	st	X, r23
}
    120e:	0f 90       	pop	r0
    1210:	0f 90       	pop	r0
    1212:	df 91       	pop	r29
    1214:	cf 91       	pop	r28
    1216:	1f 91       	pop	r17
    1218:	0f 91       	pop	r16
    121a:	08 95       	ret

0000121c <__subsf3>:
    121c:	50 58       	subi	r21, 0x80	; 128

0000121e <__addsf3>:
    121e:	bb 27       	eor	r27, r27
    1220:	aa 27       	eor	r26, r26
    1222:	0e d0       	rcall	.+28     	; 0x1240 <__addsf3x>
    1224:	75 c1       	rjmp	.+746    	; 0x1510 <__fp_round>
    1226:	66 d1       	rcall	.+716    	; 0x14f4 <__fp_pscA>
    1228:	30 f0       	brcs	.+12     	; 0x1236 <__addsf3+0x18>
    122a:	6b d1       	rcall	.+726    	; 0x1502 <__fp_pscB>
    122c:	20 f0       	brcs	.+8      	; 0x1236 <__addsf3+0x18>
    122e:	31 f4       	brne	.+12     	; 0x123c <__addsf3+0x1e>
    1230:	9f 3f       	cpi	r25, 0xFF	; 255
    1232:	11 f4       	brne	.+4      	; 0x1238 <__addsf3+0x1a>
    1234:	1e f4       	brtc	.+6      	; 0x123c <__addsf3+0x1e>
    1236:	5b c1       	rjmp	.+694    	; 0x14ee <__fp_nan>
    1238:	0e f4       	brtc	.+2      	; 0x123c <__addsf3+0x1e>
    123a:	e0 95       	com	r30
    123c:	e7 fb       	bst	r30, 7
    123e:	51 c1       	rjmp	.+674    	; 0x14e2 <__fp_inf>

00001240 <__addsf3x>:
    1240:	e9 2f       	mov	r30, r25
    1242:	77 d1       	rcall	.+750    	; 0x1532 <__fp_split3>
    1244:	80 f3       	brcs	.-32     	; 0x1226 <__addsf3+0x8>
    1246:	ba 17       	cp	r27, r26
    1248:	62 07       	cpc	r22, r18
    124a:	73 07       	cpc	r23, r19
    124c:	84 07       	cpc	r24, r20
    124e:	95 07       	cpc	r25, r21
    1250:	18 f0       	brcs	.+6      	; 0x1258 <__addsf3x+0x18>
    1252:	71 f4       	brne	.+28     	; 0x1270 <__addsf3x+0x30>
    1254:	9e f5       	brtc	.+102    	; 0x12bc <__addsf3x+0x7c>
    1256:	8f c1       	rjmp	.+798    	; 0x1576 <__fp_zero>
    1258:	0e f4       	brtc	.+2      	; 0x125c <__addsf3x+0x1c>
    125a:	e0 95       	com	r30
    125c:	0b 2e       	mov	r0, r27
    125e:	ba 2f       	mov	r27, r26
    1260:	a0 2d       	mov	r26, r0
    1262:	0b 01       	movw	r0, r22
    1264:	b9 01       	movw	r22, r18
    1266:	90 01       	movw	r18, r0
    1268:	0c 01       	movw	r0, r24
    126a:	ca 01       	movw	r24, r20
    126c:	a0 01       	movw	r20, r0
    126e:	11 24       	eor	r1, r1
    1270:	ff 27       	eor	r31, r31
    1272:	59 1b       	sub	r21, r25
    1274:	99 f0       	breq	.+38     	; 0x129c <__addsf3x+0x5c>
    1276:	59 3f       	cpi	r21, 0xF9	; 249
    1278:	50 f4       	brcc	.+20     	; 0x128e <__addsf3x+0x4e>
    127a:	50 3e       	cpi	r21, 0xE0	; 224
    127c:	68 f1       	brcs	.+90     	; 0x12d8 <__addsf3x+0x98>
    127e:	1a 16       	cp	r1, r26
    1280:	f0 40       	sbci	r31, 0x00	; 0
    1282:	a2 2f       	mov	r26, r18
    1284:	23 2f       	mov	r18, r19
    1286:	34 2f       	mov	r19, r20
    1288:	44 27       	eor	r20, r20
    128a:	58 5f       	subi	r21, 0xF8	; 248
    128c:	f3 cf       	rjmp	.-26     	; 0x1274 <__addsf3x+0x34>
    128e:	46 95       	lsr	r20
    1290:	37 95       	ror	r19
    1292:	27 95       	ror	r18
    1294:	a7 95       	ror	r26
    1296:	f0 40       	sbci	r31, 0x00	; 0
    1298:	53 95       	inc	r21
    129a:	c9 f7       	brne	.-14     	; 0x128e <__addsf3x+0x4e>
    129c:	7e f4       	brtc	.+30     	; 0x12bc <__addsf3x+0x7c>
    129e:	1f 16       	cp	r1, r31
    12a0:	ba 0b       	sbc	r27, r26
    12a2:	62 0b       	sbc	r22, r18
    12a4:	73 0b       	sbc	r23, r19
    12a6:	84 0b       	sbc	r24, r20
    12a8:	ba f0       	brmi	.+46     	; 0x12d8 <__addsf3x+0x98>
    12aa:	91 50       	subi	r25, 0x01	; 1
    12ac:	a1 f0       	breq	.+40     	; 0x12d6 <__addsf3x+0x96>
    12ae:	ff 0f       	add	r31, r31
    12b0:	bb 1f       	adc	r27, r27
    12b2:	66 1f       	adc	r22, r22
    12b4:	77 1f       	adc	r23, r23
    12b6:	88 1f       	adc	r24, r24
    12b8:	c2 f7       	brpl	.-16     	; 0x12aa <__addsf3x+0x6a>
    12ba:	0e c0       	rjmp	.+28     	; 0x12d8 <__addsf3x+0x98>
    12bc:	ba 0f       	add	r27, r26
    12be:	62 1f       	adc	r22, r18
    12c0:	73 1f       	adc	r23, r19
    12c2:	84 1f       	adc	r24, r20
    12c4:	48 f4       	brcc	.+18     	; 0x12d8 <__addsf3x+0x98>
    12c6:	87 95       	ror	r24
    12c8:	77 95       	ror	r23
    12ca:	67 95       	ror	r22
    12cc:	b7 95       	ror	r27
    12ce:	f7 95       	ror	r31
    12d0:	9e 3f       	cpi	r25, 0xFE	; 254
    12d2:	08 f0       	brcs	.+2      	; 0x12d6 <__addsf3x+0x96>
    12d4:	b3 cf       	rjmp	.-154    	; 0x123c <__addsf3+0x1e>
    12d6:	93 95       	inc	r25
    12d8:	88 0f       	add	r24, r24
    12da:	08 f0       	brcs	.+2      	; 0x12de <__addsf3x+0x9e>
    12dc:	99 27       	eor	r25, r25
    12de:	ee 0f       	add	r30, r30
    12e0:	97 95       	ror	r25
    12e2:	87 95       	ror	r24
    12e4:	08 95       	ret

000012e6 <__cmpsf2>:
    12e6:	d9 d0       	rcall	.+434    	; 0x149a <__fp_cmp>
    12e8:	08 f4       	brcc	.+2      	; 0x12ec <__cmpsf2+0x6>
    12ea:	81 e0       	ldi	r24, 0x01	; 1
    12ec:	08 95       	ret

000012ee <__divsf3>:
    12ee:	0c d0       	rcall	.+24     	; 0x1308 <__divsf3x>
    12f0:	0f c1       	rjmp	.+542    	; 0x1510 <__fp_round>
    12f2:	07 d1       	rcall	.+526    	; 0x1502 <__fp_pscB>
    12f4:	40 f0       	brcs	.+16     	; 0x1306 <__divsf3+0x18>
    12f6:	fe d0       	rcall	.+508    	; 0x14f4 <__fp_pscA>
    12f8:	30 f0       	brcs	.+12     	; 0x1306 <__divsf3+0x18>
    12fa:	21 f4       	brne	.+8      	; 0x1304 <__divsf3+0x16>
    12fc:	5f 3f       	cpi	r21, 0xFF	; 255
    12fe:	19 f0       	breq	.+6      	; 0x1306 <__divsf3+0x18>
    1300:	f0 c0       	rjmp	.+480    	; 0x14e2 <__fp_inf>
    1302:	51 11       	cpse	r21, r1
    1304:	39 c1       	rjmp	.+626    	; 0x1578 <__fp_szero>
    1306:	f3 c0       	rjmp	.+486    	; 0x14ee <__fp_nan>

00001308 <__divsf3x>:
    1308:	14 d1       	rcall	.+552    	; 0x1532 <__fp_split3>
    130a:	98 f3       	brcs	.-26     	; 0x12f2 <__divsf3+0x4>

0000130c <__divsf3_pse>:
    130c:	99 23       	and	r25, r25
    130e:	c9 f3       	breq	.-14     	; 0x1302 <__divsf3+0x14>
    1310:	55 23       	and	r21, r21
    1312:	b1 f3       	breq	.-20     	; 0x1300 <__divsf3+0x12>
    1314:	95 1b       	sub	r25, r21
    1316:	55 0b       	sbc	r21, r21
    1318:	bb 27       	eor	r27, r27
    131a:	aa 27       	eor	r26, r26
    131c:	62 17       	cp	r22, r18
    131e:	73 07       	cpc	r23, r19
    1320:	84 07       	cpc	r24, r20
    1322:	38 f0       	brcs	.+14     	; 0x1332 <__divsf3_pse+0x26>
    1324:	9f 5f       	subi	r25, 0xFF	; 255
    1326:	5f 4f       	sbci	r21, 0xFF	; 255
    1328:	22 0f       	add	r18, r18
    132a:	33 1f       	adc	r19, r19
    132c:	44 1f       	adc	r20, r20
    132e:	aa 1f       	adc	r26, r26
    1330:	a9 f3       	breq	.-22     	; 0x131c <__divsf3_pse+0x10>
    1332:	33 d0       	rcall	.+102    	; 0x139a <__divsf3_pse+0x8e>
    1334:	0e 2e       	mov	r0, r30
    1336:	3a f0       	brmi	.+14     	; 0x1346 <__divsf3_pse+0x3a>
    1338:	e0 e8       	ldi	r30, 0x80	; 128
    133a:	30 d0       	rcall	.+96     	; 0x139c <__divsf3_pse+0x90>
    133c:	91 50       	subi	r25, 0x01	; 1
    133e:	50 40       	sbci	r21, 0x00	; 0
    1340:	e6 95       	lsr	r30
    1342:	00 1c       	adc	r0, r0
    1344:	ca f7       	brpl	.-14     	; 0x1338 <__divsf3_pse+0x2c>
    1346:	29 d0       	rcall	.+82     	; 0x139a <__divsf3_pse+0x8e>
    1348:	fe 2f       	mov	r31, r30
    134a:	27 d0       	rcall	.+78     	; 0x139a <__divsf3_pse+0x8e>
    134c:	66 0f       	add	r22, r22
    134e:	77 1f       	adc	r23, r23
    1350:	88 1f       	adc	r24, r24
    1352:	bb 1f       	adc	r27, r27
    1354:	26 17       	cp	r18, r22
    1356:	37 07       	cpc	r19, r23
    1358:	48 07       	cpc	r20, r24
    135a:	ab 07       	cpc	r26, r27
    135c:	b0 e8       	ldi	r27, 0x80	; 128
    135e:	09 f0       	breq	.+2      	; 0x1362 <__divsf3_pse+0x56>
    1360:	bb 0b       	sbc	r27, r27
    1362:	80 2d       	mov	r24, r0
    1364:	bf 01       	movw	r22, r30
    1366:	ff 27       	eor	r31, r31
    1368:	93 58       	subi	r25, 0x83	; 131
    136a:	5f 4f       	sbci	r21, 0xFF	; 255
    136c:	2a f0       	brmi	.+10     	; 0x1378 <__divsf3_pse+0x6c>
    136e:	9e 3f       	cpi	r25, 0xFE	; 254
    1370:	51 05       	cpc	r21, r1
    1372:	68 f0       	brcs	.+26     	; 0x138e <__divsf3_pse+0x82>
    1374:	b6 c0       	rjmp	.+364    	; 0x14e2 <__fp_inf>
    1376:	00 c1       	rjmp	.+512    	; 0x1578 <__fp_szero>
    1378:	5f 3f       	cpi	r21, 0xFF	; 255
    137a:	ec f3       	brlt	.-6      	; 0x1376 <__divsf3_pse+0x6a>
    137c:	98 3e       	cpi	r25, 0xE8	; 232
    137e:	dc f3       	brlt	.-10     	; 0x1376 <__divsf3_pse+0x6a>
    1380:	86 95       	lsr	r24
    1382:	77 95       	ror	r23
    1384:	67 95       	ror	r22
    1386:	b7 95       	ror	r27
    1388:	f7 95       	ror	r31
    138a:	9f 5f       	subi	r25, 0xFF	; 255
    138c:	c9 f7       	brne	.-14     	; 0x1380 <__divsf3_pse+0x74>
    138e:	88 0f       	add	r24, r24
    1390:	91 1d       	adc	r25, r1
    1392:	96 95       	lsr	r25
    1394:	87 95       	ror	r24
    1396:	97 f9       	bld	r25, 7
    1398:	08 95       	ret
    139a:	e1 e0       	ldi	r30, 0x01	; 1
    139c:	66 0f       	add	r22, r22
    139e:	77 1f       	adc	r23, r23
    13a0:	88 1f       	adc	r24, r24
    13a2:	bb 1f       	adc	r27, r27
    13a4:	62 17       	cp	r22, r18
    13a6:	73 07       	cpc	r23, r19
    13a8:	84 07       	cpc	r24, r20
    13aa:	ba 07       	cpc	r27, r26
    13ac:	20 f0       	brcs	.+8      	; 0x13b6 <__divsf3_pse+0xaa>
    13ae:	62 1b       	sub	r22, r18
    13b0:	73 0b       	sbc	r23, r19
    13b2:	84 0b       	sbc	r24, r20
    13b4:	ba 0b       	sbc	r27, r26
    13b6:	ee 1f       	adc	r30, r30
    13b8:	88 f7       	brcc	.-30     	; 0x139c <__divsf3_pse+0x90>
    13ba:	e0 95       	com	r30
    13bc:	08 95       	ret

000013be <__fixsfsi>:
    13be:	04 d0       	rcall	.+8      	; 0x13c8 <__fixunssfsi>
    13c0:	68 94       	set
    13c2:	b1 11       	cpse	r27, r1
    13c4:	d9 c0       	rjmp	.+434    	; 0x1578 <__fp_szero>
    13c6:	08 95       	ret

000013c8 <__fixunssfsi>:
    13c8:	bc d0       	rcall	.+376    	; 0x1542 <__fp_splitA>
    13ca:	88 f0       	brcs	.+34     	; 0x13ee <__fixunssfsi+0x26>
    13cc:	9f 57       	subi	r25, 0x7F	; 127
    13ce:	90 f0       	brcs	.+36     	; 0x13f4 <__fixunssfsi+0x2c>
    13d0:	b9 2f       	mov	r27, r25
    13d2:	99 27       	eor	r25, r25
    13d4:	b7 51       	subi	r27, 0x17	; 23
    13d6:	a0 f0       	brcs	.+40     	; 0x1400 <__fixunssfsi+0x38>
    13d8:	d1 f0       	breq	.+52     	; 0x140e <__fixunssfsi+0x46>
    13da:	66 0f       	add	r22, r22
    13dc:	77 1f       	adc	r23, r23
    13de:	88 1f       	adc	r24, r24
    13e0:	99 1f       	adc	r25, r25
    13e2:	1a f0       	brmi	.+6      	; 0x13ea <__fixunssfsi+0x22>
    13e4:	ba 95       	dec	r27
    13e6:	c9 f7       	brne	.-14     	; 0x13da <__fixunssfsi+0x12>
    13e8:	12 c0       	rjmp	.+36     	; 0x140e <__fixunssfsi+0x46>
    13ea:	b1 30       	cpi	r27, 0x01	; 1
    13ec:	81 f0       	breq	.+32     	; 0x140e <__fixunssfsi+0x46>
    13ee:	c3 d0       	rcall	.+390    	; 0x1576 <__fp_zero>
    13f0:	b1 e0       	ldi	r27, 0x01	; 1
    13f2:	08 95       	ret
    13f4:	c0 c0       	rjmp	.+384    	; 0x1576 <__fp_zero>
    13f6:	67 2f       	mov	r22, r23
    13f8:	78 2f       	mov	r23, r24
    13fa:	88 27       	eor	r24, r24
    13fc:	b8 5f       	subi	r27, 0xF8	; 248
    13fe:	39 f0       	breq	.+14     	; 0x140e <__fixunssfsi+0x46>
    1400:	b9 3f       	cpi	r27, 0xF9	; 249
    1402:	cc f3       	brlt	.-14     	; 0x13f6 <__fixunssfsi+0x2e>
    1404:	86 95       	lsr	r24
    1406:	77 95       	ror	r23
    1408:	67 95       	ror	r22
    140a:	b3 95       	inc	r27
    140c:	d9 f7       	brne	.-10     	; 0x1404 <__fixunssfsi+0x3c>
    140e:	3e f4       	brtc	.+14     	; 0x141e <__fixunssfsi+0x56>
    1410:	90 95       	com	r25
    1412:	80 95       	com	r24
    1414:	70 95       	com	r23
    1416:	61 95       	neg	r22
    1418:	7f 4f       	sbci	r23, 0xFF	; 255
    141a:	8f 4f       	sbci	r24, 0xFF	; 255
    141c:	9f 4f       	sbci	r25, 0xFF	; 255
    141e:	08 95       	ret

00001420 <__floatunsisf>:
    1420:	e8 94       	clt
    1422:	09 c0       	rjmp	.+18     	; 0x1436 <__floatsisf+0x12>

00001424 <__floatsisf>:
    1424:	97 fb       	bst	r25, 7
    1426:	3e f4       	brtc	.+14     	; 0x1436 <__floatsisf+0x12>
    1428:	90 95       	com	r25
    142a:	80 95       	com	r24
    142c:	70 95       	com	r23
    142e:	61 95       	neg	r22
    1430:	7f 4f       	sbci	r23, 0xFF	; 255
    1432:	8f 4f       	sbci	r24, 0xFF	; 255
    1434:	9f 4f       	sbci	r25, 0xFF	; 255
    1436:	99 23       	and	r25, r25
    1438:	a9 f0       	breq	.+42     	; 0x1464 <__floatsisf+0x40>
    143a:	f9 2f       	mov	r31, r25
    143c:	96 e9       	ldi	r25, 0x96	; 150
    143e:	bb 27       	eor	r27, r27
    1440:	93 95       	inc	r25
    1442:	f6 95       	lsr	r31
    1444:	87 95       	ror	r24
    1446:	77 95       	ror	r23
    1448:	67 95       	ror	r22
    144a:	b7 95       	ror	r27
    144c:	f1 11       	cpse	r31, r1
    144e:	f8 cf       	rjmp	.-16     	; 0x1440 <__floatsisf+0x1c>
    1450:	fa f4       	brpl	.+62     	; 0x1490 <__floatsisf+0x6c>
    1452:	bb 0f       	add	r27, r27
    1454:	11 f4       	brne	.+4      	; 0x145a <__floatsisf+0x36>
    1456:	60 ff       	sbrs	r22, 0
    1458:	1b c0       	rjmp	.+54     	; 0x1490 <__floatsisf+0x6c>
    145a:	6f 5f       	subi	r22, 0xFF	; 255
    145c:	7f 4f       	sbci	r23, 0xFF	; 255
    145e:	8f 4f       	sbci	r24, 0xFF	; 255
    1460:	9f 4f       	sbci	r25, 0xFF	; 255
    1462:	16 c0       	rjmp	.+44     	; 0x1490 <__floatsisf+0x6c>
    1464:	88 23       	and	r24, r24
    1466:	11 f0       	breq	.+4      	; 0x146c <__floatsisf+0x48>
    1468:	96 e9       	ldi	r25, 0x96	; 150
    146a:	11 c0       	rjmp	.+34     	; 0x148e <__floatsisf+0x6a>
    146c:	77 23       	and	r23, r23
    146e:	21 f0       	breq	.+8      	; 0x1478 <__floatsisf+0x54>
    1470:	9e e8       	ldi	r25, 0x8E	; 142
    1472:	87 2f       	mov	r24, r23
    1474:	76 2f       	mov	r23, r22
    1476:	05 c0       	rjmp	.+10     	; 0x1482 <__floatsisf+0x5e>
    1478:	66 23       	and	r22, r22
    147a:	71 f0       	breq	.+28     	; 0x1498 <__floatsisf+0x74>
    147c:	96 e8       	ldi	r25, 0x86	; 134
    147e:	86 2f       	mov	r24, r22
    1480:	70 e0       	ldi	r23, 0x00	; 0
    1482:	60 e0       	ldi	r22, 0x00	; 0
    1484:	2a f0       	brmi	.+10     	; 0x1490 <__floatsisf+0x6c>
    1486:	9a 95       	dec	r25
    1488:	66 0f       	add	r22, r22
    148a:	77 1f       	adc	r23, r23
    148c:	88 1f       	adc	r24, r24
    148e:	da f7       	brpl	.-10     	; 0x1486 <__floatsisf+0x62>
    1490:	88 0f       	add	r24, r24
    1492:	96 95       	lsr	r25
    1494:	87 95       	ror	r24
    1496:	97 f9       	bld	r25, 7
    1498:	08 95       	ret

0000149a <__fp_cmp>:
    149a:	99 0f       	add	r25, r25
    149c:	00 08       	sbc	r0, r0
    149e:	55 0f       	add	r21, r21
    14a0:	aa 0b       	sbc	r26, r26
    14a2:	e0 e8       	ldi	r30, 0x80	; 128
    14a4:	fe ef       	ldi	r31, 0xFE	; 254
    14a6:	16 16       	cp	r1, r22
    14a8:	17 06       	cpc	r1, r23
    14aa:	e8 07       	cpc	r30, r24
    14ac:	f9 07       	cpc	r31, r25
    14ae:	c0 f0       	brcs	.+48     	; 0x14e0 <__fp_cmp+0x46>
    14b0:	12 16       	cp	r1, r18
    14b2:	13 06       	cpc	r1, r19
    14b4:	e4 07       	cpc	r30, r20
    14b6:	f5 07       	cpc	r31, r21
    14b8:	98 f0       	brcs	.+38     	; 0x14e0 <__fp_cmp+0x46>
    14ba:	62 1b       	sub	r22, r18
    14bc:	73 0b       	sbc	r23, r19
    14be:	84 0b       	sbc	r24, r20
    14c0:	95 0b       	sbc	r25, r21
    14c2:	39 f4       	brne	.+14     	; 0x14d2 <__fp_cmp+0x38>
    14c4:	0a 26       	eor	r0, r26
    14c6:	61 f0       	breq	.+24     	; 0x14e0 <__fp_cmp+0x46>
    14c8:	23 2b       	or	r18, r19
    14ca:	24 2b       	or	r18, r20
    14cc:	25 2b       	or	r18, r21
    14ce:	21 f4       	brne	.+8      	; 0x14d8 <__fp_cmp+0x3e>
    14d0:	08 95       	ret
    14d2:	0a 26       	eor	r0, r26
    14d4:	09 f4       	brne	.+2      	; 0x14d8 <__fp_cmp+0x3e>
    14d6:	a1 40       	sbci	r26, 0x01	; 1
    14d8:	a6 95       	lsr	r26
    14da:	8f ef       	ldi	r24, 0xFF	; 255
    14dc:	81 1d       	adc	r24, r1
    14de:	81 1d       	adc	r24, r1
    14e0:	08 95       	ret

000014e2 <__fp_inf>:
    14e2:	97 f9       	bld	r25, 7
    14e4:	9f 67       	ori	r25, 0x7F	; 127
    14e6:	80 e8       	ldi	r24, 0x80	; 128
    14e8:	70 e0       	ldi	r23, 0x00	; 0
    14ea:	60 e0       	ldi	r22, 0x00	; 0
    14ec:	08 95       	ret

000014ee <__fp_nan>:
    14ee:	9f ef       	ldi	r25, 0xFF	; 255
    14f0:	80 ec       	ldi	r24, 0xC0	; 192
    14f2:	08 95       	ret

000014f4 <__fp_pscA>:
    14f4:	00 24       	eor	r0, r0
    14f6:	0a 94       	dec	r0
    14f8:	16 16       	cp	r1, r22
    14fa:	17 06       	cpc	r1, r23
    14fc:	18 06       	cpc	r1, r24
    14fe:	09 06       	cpc	r0, r25
    1500:	08 95       	ret

00001502 <__fp_pscB>:
    1502:	00 24       	eor	r0, r0
    1504:	0a 94       	dec	r0
    1506:	12 16       	cp	r1, r18
    1508:	13 06       	cpc	r1, r19
    150a:	14 06       	cpc	r1, r20
    150c:	05 06       	cpc	r0, r21
    150e:	08 95       	ret

00001510 <__fp_round>:
    1510:	09 2e       	mov	r0, r25
    1512:	03 94       	inc	r0
    1514:	00 0c       	add	r0, r0
    1516:	11 f4       	brne	.+4      	; 0x151c <__fp_round+0xc>
    1518:	88 23       	and	r24, r24
    151a:	52 f0       	brmi	.+20     	; 0x1530 <__fp_round+0x20>
    151c:	bb 0f       	add	r27, r27
    151e:	40 f4       	brcc	.+16     	; 0x1530 <__fp_round+0x20>
    1520:	bf 2b       	or	r27, r31
    1522:	11 f4       	brne	.+4      	; 0x1528 <__fp_round+0x18>
    1524:	60 ff       	sbrs	r22, 0
    1526:	04 c0       	rjmp	.+8      	; 0x1530 <__fp_round+0x20>
    1528:	6f 5f       	subi	r22, 0xFF	; 255
    152a:	7f 4f       	sbci	r23, 0xFF	; 255
    152c:	8f 4f       	sbci	r24, 0xFF	; 255
    152e:	9f 4f       	sbci	r25, 0xFF	; 255
    1530:	08 95       	ret

00001532 <__fp_split3>:
    1532:	57 fd       	sbrc	r21, 7
    1534:	90 58       	subi	r25, 0x80	; 128
    1536:	44 0f       	add	r20, r20
    1538:	55 1f       	adc	r21, r21
    153a:	59 f0       	breq	.+22     	; 0x1552 <__fp_splitA+0x10>
    153c:	5f 3f       	cpi	r21, 0xFF	; 255
    153e:	71 f0       	breq	.+28     	; 0x155c <__fp_splitA+0x1a>
    1540:	47 95       	ror	r20

00001542 <__fp_splitA>:
    1542:	88 0f       	add	r24, r24
    1544:	97 fb       	bst	r25, 7
    1546:	99 1f       	adc	r25, r25
    1548:	61 f0       	breq	.+24     	; 0x1562 <__fp_splitA+0x20>
    154a:	9f 3f       	cpi	r25, 0xFF	; 255
    154c:	79 f0       	breq	.+30     	; 0x156c <__fp_splitA+0x2a>
    154e:	87 95       	ror	r24
    1550:	08 95       	ret
    1552:	12 16       	cp	r1, r18
    1554:	13 06       	cpc	r1, r19
    1556:	14 06       	cpc	r1, r20
    1558:	55 1f       	adc	r21, r21
    155a:	f2 cf       	rjmp	.-28     	; 0x1540 <__fp_split3+0xe>
    155c:	46 95       	lsr	r20
    155e:	f1 df       	rcall	.-30     	; 0x1542 <__fp_splitA>
    1560:	08 c0       	rjmp	.+16     	; 0x1572 <__fp_splitA+0x30>
    1562:	16 16       	cp	r1, r22
    1564:	17 06       	cpc	r1, r23
    1566:	18 06       	cpc	r1, r24
    1568:	99 1f       	adc	r25, r25
    156a:	f1 cf       	rjmp	.-30     	; 0x154e <__fp_splitA+0xc>
    156c:	86 95       	lsr	r24
    156e:	71 05       	cpc	r23, r1
    1570:	61 05       	cpc	r22, r1
    1572:	08 94       	sec
    1574:	08 95       	ret

00001576 <__fp_zero>:
    1576:	e8 94       	clt

00001578 <__fp_szero>:
    1578:	bb 27       	eor	r27, r27
    157a:	66 27       	eor	r22, r22
    157c:	77 27       	eor	r23, r23
    157e:	cb 01       	movw	r24, r22
    1580:	97 f9       	bld	r25, 7
    1582:	08 95       	ret

00001584 <__mulsf3>:
    1584:	0b d0       	rcall	.+22     	; 0x159c <__mulsf3x>
    1586:	c4 cf       	rjmp	.-120    	; 0x1510 <__fp_round>
    1588:	b5 df       	rcall	.-150    	; 0x14f4 <__fp_pscA>
    158a:	28 f0       	brcs	.+10     	; 0x1596 <__mulsf3+0x12>
    158c:	ba df       	rcall	.-140    	; 0x1502 <__fp_pscB>
    158e:	18 f0       	brcs	.+6      	; 0x1596 <__mulsf3+0x12>
    1590:	95 23       	and	r25, r21
    1592:	09 f0       	breq	.+2      	; 0x1596 <__mulsf3+0x12>
    1594:	a6 cf       	rjmp	.-180    	; 0x14e2 <__fp_inf>
    1596:	ab cf       	rjmp	.-170    	; 0x14ee <__fp_nan>
    1598:	11 24       	eor	r1, r1
    159a:	ee cf       	rjmp	.-36     	; 0x1578 <__fp_szero>

0000159c <__mulsf3x>:
    159c:	ca df       	rcall	.-108    	; 0x1532 <__fp_split3>
    159e:	a0 f3       	brcs	.-24     	; 0x1588 <__mulsf3+0x4>

000015a0 <__mulsf3_pse>:
    15a0:	95 9f       	mul	r25, r21
    15a2:	d1 f3       	breq	.-12     	; 0x1598 <__mulsf3+0x14>
    15a4:	95 0f       	add	r25, r21
    15a6:	50 e0       	ldi	r21, 0x00	; 0
    15a8:	55 1f       	adc	r21, r21
    15aa:	62 9f       	mul	r22, r18
    15ac:	f0 01       	movw	r30, r0
    15ae:	72 9f       	mul	r23, r18
    15b0:	bb 27       	eor	r27, r27
    15b2:	f0 0d       	add	r31, r0
    15b4:	b1 1d       	adc	r27, r1
    15b6:	63 9f       	mul	r22, r19
    15b8:	aa 27       	eor	r26, r26
    15ba:	f0 0d       	add	r31, r0
    15bc:	b1 1d       	adc	r27, r1
    15be:	aa 1f       	adc	r26, r26
    15c0:	64 9f       	mul	r22, r20
    15c2:	66 27       	eor	r22, r22
    15c4:	b0 0d       	add	r27, r0
    15c6:	a1 1d       	adc	r26, r1
    15c8:	66 1f       	adc	r22, r22
    15ca:	82 9f       	mul	r24, r18
    15cc:	22 27       	eor	r18, r18
    15ce:	b0 0d       	add	r27, r0
    15d0:	a1 1d       	adc	r26, r1
    15d2:	62 1f       	adc	r22, r18
    15d4:	73 9f       	mul	r23, r19
    15d6:	b0 0d       	add	r27, r0
    15d8:	a1 1d       	adc	r26, r1
    15da:	62 1f       	adc	r22, r18
    15dc:	83 9f       	mul	r24, r19
    15de:	a0 0d       	add	r26, r0
    15e0:	61 1d       	adc	r22, r1
    15e2:	22 1f       	adc	r18, r18
    15e4:	74 9f       	mul	r23, r20
    15e6:	33 27       	eor	r19, r19
    15e8:	a0 0d       	add	r26, r0
    15ea:	61 1d       	adc	r22, r1
    15ec:	23 1f       	adc	r18, r19
    15ee:	84 9f       	mul	r24, r20
    15f0:	60 0d       	add	r22, r0
    15f2:	21 1d       	adc	r18, r1
    15f4:	82 2f       	mov	r24, r18
    15f6:	76 2f       	mov	r23, r22
    15f8:	6a 2f       	mov	r22, r26
    15fa:	11 24       	eor	r1, r1
    15fc:	9f 57       	subi	r25, 0x7F	; 127
    15fe:	50 40       	sbci	r21, 0x00	; 0
    1600:	8a f0       	brmi	.+34     	; 0x1624 <__mulsf3_pse+0x84>
    1602:	e1 f0       	breq	.+56     	; 0x163c <__mulsf3_pse+0x9c>
    1604:	88 23       	and	r24, r24
    1606:	4a f0       	brmi	.+18     	; 0x161a <__mulsf3_pse+0x7a>
    1608:	ee 0f       	add	r30, r30
    160a:	ff 1f       	adc	r31, r31
    160c:	bb 1f       	adc	r27, r27
    160e:	66 1f       	adc	r22, r22
    1610:	77 1f       	adc	r23, r23
    1612:	88 1f       	adc	r24, r24
    1614:	91 50       	subi	r25, 0x01	; 1
    1616:	50 40       	sbci	r21, 0x00	; 0
    1618:	a9 f7       	brne	.-22     	; 0x1604 <__mulsf3_pse+0x64>
    161a:	9e 3f       	cpi	r25, 0xFE	; 254
    161c:	51 05       	cpc	r21, r1
    161e:	70 f0       	brcs	.+28     	; 0x163c <__mulsf3_pse+0x9c>
    1620:	60 cf       	rjmp	.-320    	; 0x14e2 <__fp_inf>
    1622:	aa cf       	rjmp	.-172    	; 0x1578 <__fp_szero>
    1624:	5f 3f       	cpi	r21, 0xFF	; 255
    1626:	ec f3       	brlt	.-6      	; 0x1622 <__mulsf3_pse+0x82>
    1628:	98 3e       	cpi	r25, 0xE8	; 232
    162a:	dc f3       	brlt	.-10     	; 0x1622 <__mulsf3_pse+0x82>
    162c:	86 95       	lsr	r24
    162e:	77 95       	ror	r23
    1630:	67 95       	ror	r22
    1632:	b7 95       	ror	r27
    1634:	f7 95       	ror	r31
    1636:	e7 95       	ror	r30
    1638:	9f 5f       	subi	r25, 0xFF	; 255
    163a:	c1 f7       	brne	.-16     	; 0x162c <__mulsf3_pse+0x8c>
    163c:	fe 2b       	or	r31, r30
    163e:	88 0f       	add	r24, r24
    1640:	91 1d       	adc	r25, r1
    1642:	96 95       	lsr	r25
    1644:	87 95       	ror	r24
    1646:	97 f9       	bld	r25, 7
    1648:	08 95       	ret

0000164a <vfprintf>:
    164a:	2f 92       	push	r2
    164c:	3f 92       	push	r3
    164e:	4f 92       	push	r4
    1650:	5f 92       	push	r5
    1652:	6f 92       	push	r6
    1654:	7f 92       	push	r7
    1656:	8f 92       	push	r8
    1658:	9f 92       	push	r9
    165a:	af 92       	push	r10
    165c:	bf 92       	push	r11
    165e:	cf 92       	push	r12
    1660:	df 92       	push	r13
    1662:	ef 92       	push	r14
    1664:	ff 92       	push	r15
    1666:	0f 93       	push	r16
    1668:	1f 93       	push	r17
    166a:	cf 93       	push	r28
    166c:	df 93       	push	r29
    166e:	cd b7       	in	r28, 0x3d	; 61
    1670:	de b7       	in	r29, 0x3e	; 62
    1672:	63 97       	sbiw	r28, 0x13	; 19
    1674:	0f b6       	in	r0, 0x3f	; 63
    1676:	f8 94       	cli
    1678:	de bf       	out	0x3e, r29	; 62
    167a:	0f be       	out	0x3f, r0	; 63
    167c:	cd bf       	out	0x3d, r28	; 61
    167e:	7c 01       	movw	r14, r24
    1680:	1b 01       	movw	r2, r22
    1682:	6a 01       	movw	r12, r20
    1684:	fc 01       	movw	r30, r24
    1686:	17 82       	std	Z+7, r1	; 0x07
    1688:	16 82       	std	Z+6, r1	; 0x06
    168a:	83 81       	ldd	r24, Z+3	; 0x03
    168c:	81 ff       	sbrs	r24, 1
    168e:	49 c3       	rjmp	.+1682   	; 0x1d22 <vfprintf+0x6d8>
    1690:	be 01       	movw	r22, r28
    1692:	6f 5f       	subi	r22, 0xFF	; 255
    1694:	7f 4f       	sbci	r23, 0xFF	; 255
    1696:	4b 01       	movw	r8, r22
    1698:	f7 01       	movw	r30, r14
    169a:	93 81       	ldd	r25, Z+3	; 0x03
    169c:	f1 01       	movw	r30, r2
    169e:	93 fd       	sbrc	r25, 3
    16a0:	85 91       	lpm	r24, Z+
    16a2:	93 ff       	sbrs	r25, 3
    16a4:	81 91       	ld	r24, Z+
    16a6:	1f 01       	movw	r2, r30
    16a8:	88 23       	and	r24, r24
    16aa:	09 f4       	brne	.+2      	; 0x16ae <vfprintf+0x64>
    16ac:	36 c3       	rjmp	.+1644   	; 0x1d1a <vfprintf+0x6d0>
    16ae:	85 32       	cpi	r24, 0x25	; 37
    16b0:	39 f4       	brne	.+14     	; 0x16c0 <vfprintf+0x76>
    16b2:	93 fd       	sbrc	r25, 3
    16b4:	85 91       	lpm	r24, Z+
    16b6:	93 ff       	sbrs	r25, 3
    16b8:	81 91       	ld	r24, Z+
    16ba:	1f 01       	movw	r2, r30
    16bc:	85 32       	cpi	r24, 0x25	; 37
    16be:	31 f4       	brne	.+12     	; 0x16cc <vfprintf+0x82>
    16c0:	b7 01       	movw	r22, r14
    16c2:	90 e0       	ldi	r25, 0x00	; 0
    16c4:	ca d4       	rcall	.+2452   	; 0x205a <fputc>
    16c6:	56 01       	movw	r10, r12
    16c8:	65 01       	movw	r12, r10
    16ca:	e6 cf       	rjmp	.-52     	; 0x1698 <vfprintf+0x4e>
    16cc:	10 e0       	ldi	r17, 0x00	; 0
    16ce:	51 2c       	mov	r5, r1
    16d0:	20 e0       	ldi	r18, 0x00	; 0
    16d2:	20 32       	cpi	r18, 0x20	; 32
    16d4:	a0 f4       	brcc	.+40     	; 0x16fe <vfprintf+0xb4>
    16d6:	8b 32       	cpi	r24, 0x2B	; 43
    16d8:	69 f0       	breq	.+26     	; 0x16f4 <vfprintf+0xaa>
    16da:	30 f4       	brcc	.+12     	; 0x16e8 <vfprintf+0x9e>
    16dc:	80 32       	cpi	r24, 0x20	; 32
    16de:	59 f0       	breq	.+22     	; 0x16f6 <vfprintf+0xac>
    16e0:	83 32       	cpi	r24, 0x23	; 35
    16e2:	69 f4       	brne	.+26     	; 0x16fe <vfprintf+0xb4>
    16e4:	20 61       	ori	r18, 0x10	; 16
    16e6:	2c c0       	rjmp	.+88     	; 0x1740 <vfprintf+0xf6>
    16e8:	8d 32       	cpi	r24, 0x2D	; 45
    16ea:	39 f0       	breq	.+14     	; 0x16fa <vfprintf+0xb0>
    16ec:	80 33       	cpi	r24, 0x30	; 48
    16ee:	39 f4       	brne	.+14     	; 0x16fe <vfprintf+0xb4>
    16f0:	21 60       	ori	r18, 0x01	; 1
    16f2:	26 c0       	rjmp	.+76     	; 0x1740 <vfprintf+0xf6>
    16f4:	22 60       	ori	r18, 0x02	; 2
    16f6:	24 60       	ori	r18, 0x04	; 4
    16f8:	23 c0       	rjmp	.+70     	; 0x1740 <vfprintf+0xf6>
    16fa:	28 60       	ori	r18, 0x08	; 8
    16fc:	21 c0       	rjmp	.+66     	; 0x1740 <vfprintf+0xf6>
    16fe:	27 fd       	sbrc	r18, 7
    1700:	27 c0       	rjmp	.+78     	; 0x1750 <vfprintf+0x106>
    1702:	30 ed       	ldi	r19, 0xD0	; 208
    1704:	38 0f       	add	r19, r24
    1706:	3a 30       	cpi	r19, 0x0A	; 10
    1708:	78 f4       	brcc	.+30     	; 0x1728 <vfprintf+0xde>
    170a:	26 ff       	sbrs	r18, 6
    170c:	06 c0       	rjmp	.+12     	; 0x171a <vfprintf+0xd0>
    170e:	fa e0       	ldi	r31, 0x0A	; 10
    1710:	1f 9f       	mul	r17, r31
    1712:	30 0d       	add	r19, r0
    1714:	11 24       	eor	r1, r1
    1716:	13 2f       	mov	r17, r19
    1718:	13 c0       	rjmp	.+38     	; 0x1740 <vfprintf+0xf6>
    171a:	6a e0       	ldi	r22, 0x0A	; 10
    171c:	56 9e       	mul	r5, r22
    171e:	30 0d       	add	r19, r0
    1720:	11 24       	eor	r1, r1
    1722:	53 2e       	mov	r5, r19
    1724:	20 62       	ori	r18, 0x20	; 32
    1726:	0c c0       	rjmp	.+24     	; 0x1740 <vfprintf+0xf6>
    1728:	8e 32       	cpi	r24, 0x2E	; 46
    172a:	21 f4       	brne	.+8      	; 0x1734 <vfprintf+0xea>
    172c:	26 fd       	sbrc	r18, 6
    172e:	f5 c2       	rjmp	.+1514   	; 0x1d1a <vfprintf+0x6d0>
    1730:	20 64       	ori	r18, 0x40	; 64
    1732:	06 c0       	rjmp	.+12     	; 0x1740 <vfprintf+0xf6>
    1734:	8c 36       	cpi	r24, 0x6C	; 108
    1736:	11 f4       	brne	.+4      	; 0x173c <vfprintf+0xf2>
    1738:	20 68       	ori	r18, 0x80	; 128
    173a:	02 c0       	rjmp	.+4      	; 0x1740 <vfprintf+0xf6>
    173c:	88 36       	cpi	r24, 0x68	; 104
    173e:	41 f4       	brne	.+16     	; 0x1750 <vfprintf+0x106>
    1740:	f1 01       	movw	r30, r2
    1742:	93 fd       	sbrc	r25, 3
    1744:	85 91       	lpm	r24, Z+
    1746:	93 ff       	sbrs	r25, 3
    1748:	81 91       	ld	r24, Z+
    174a:	1f 01       	movw	r2, r30
    174c:	81 11       	cpse	r24, r1
    174e:	c1 cf       	rjmp	.-126    	; 0x16d2 <vfprintf+0x88>
    1750:	9b eb       	ldi	r25, 0xBB	; 187
    1752:	98 0f       	add	r25, r24
    1754:	93 30       	cpi	r25, 0x03	; 3
    1756:	18 f4       	brcc	.+6      	; 0x175e <vfprintf+0x114>
    1758:	20 61       	ori	r18, 0x10	; 16
    175a:	80 5e       	subi	r24, 0xE0	; 224
    175c:	06 c0       	rjmp	.+12     	; 0x176a <vfprintf+0x120>
    175e:	9b e9       	ldi	r25, 0x9B	; 155
    1760:	98 0f       	add	r25, r24
    1762:	93 30       	cpi	r25, 0x03	; 3
    1764:	08 f0       	brcs	.+2      	; 0x1768 <vfprintf+0x11e>
    1766:	9a c1       	rjmp	.+820    	; 0x1a9c <vfprintf+0x452>
    1768:	2f 7e       	andi	r18, 0xEF	; 239
    176a:	26 ff       	sbrs	r18, 6
    176c:	16 e0       	ldi	r17, 0x06	; 6
    176e:	2f 73       	andi	r18, 0x3F	; 63
    1770:	72 2e       	mov	r7, r18
    1772:	85 36       	cpi	r24, 0x65	; 101
    1774:	21 f4       	brne	.+8      	; 0x177e <vfprintf+0x134>
    1776:	f2 2f       	mov	r31, r18
    1778:	f0 64       	ori	r31, 0x40	; 64
    177a:	7f 2e       	mov	r7, r31
    177c:	08 c0       	rjmp	.+16     	; 0x178e <vfprintf+0x144>
    177e:	86 36       	cpi	r24, 0x66	; 102
    1780:	21 f4       	brne	.+8      	; 0x178a <vfprintf+0x140>
    1782:	62 2f       	mov	r22, r18
    1784:	60 68       	ori	r22, 0x80	; 128
    1786:	76 2e       	mov	r7, r22
    1788:	02 c0       	rjmp	.+4      	; 0x178e <vfprintf+0x144>
    178a:	11 11       	cpse	r17, r1
    178c:	11 50       	subi	r17, 0x01	; 1
    178e:	77 fe       	sbrs	r7, 7
    1790:	07 c0       	rjmp	.+14     	; 0x17a0 <vfprintf+0x156>
    1792:	1c 33       	cpi	r17, 0x3C	; 60
    1794:	48 f4       	brcc	.+18     	; 0x17a8 <vfprintf+0x15e>
    1796:	44 24       	eor	r4, r4
    1798:	43 94       	inc	r4
    179a:	41 0e       	add	r4, r17
    179c:	27 e0       	ldi	r18, 0x07	; 7
    179e:	0b c0       	rjmp	.+22     	; 0x17b6 <vfprintf+0x16c>
    17a0:	18 30       	cpi	r17, 0x08	; 8
    17a2:	30 f4       	brcc	.+12     	; 0x17b0 <vfprintf+0x166>
    17a4:	21 2f       	mov	r18, r17
    17a6:	06 c0       	rjmp	.+12     	; 0x17b4 <vfprintf+0x16a>
    17a8:	27 e0       	ldi	r18, 0x07	; 7
    17aa:	4c e3       	ldi	r20, 0x3C	; 60
    17ac:	44 2e       	mov	r4, r20
    17ae:	03 c0       	rjmp	.+6      	; 0x17b6 <vfprintf+0x16c>
    17b0:	27 e0       	ldi	r18, 0x07	; 7
    17b2:	17 e0       	ldi	r17, 0x07	; 7
    17b4:	41 2c       	mov	r4, r1
    17b6:	56 01       	movw	r10, r12
    17b8:	74 e0       	ldi	r23, 0x04	; 4
    17ba:	a7 0e       	add	r10, r23
    17bc:	b1 1c       	adc	r11, r1
    17be:	f6 01       	movw	r30, r12
    17c0:	60 81       	ld	r22, Z
    17c2:	71 81       	ldd	r23, Z+1	; 0x01
    17c4:	82 81       	ldd	r24, Z+2	; 0x02
    17c6:	93 81       	ldd	r25, Z+3	; 0x03
    17c8:	04 2d       	mov	r16, r4
    17ca:	a4 01       	movw	r20, r8
    17cc:	0e d3       	rcall	.+1564   	; 0x1dea <__ftoa_engine>
    17ce:	6c 01       	movw	r12, r24
    17d0:	09 81       	ldd	r16, Y+1	; 0x01
    17d2:	00 ff       	sbrs	r16, 0
    17d4:	02 c0       	rjmp	.+4      	; 0x17da <vfprintf+0x190>
    17d6:	03 ff       	sbrs	r16, 3
    17d8:	06 c0       	rjmp	.+12     	; 0x17e6 <vfprintf+0x19c>
    17da:	71 fc       	sbrc	r7, 1
    17dc:	07 c0       	rjmp	.+14     	; 0x17ec <vfprintf+0x1a2>
    17de:	72 fc       	sbrc	r7, 2
    17e0:	08 c0       	rjmp	.+16     	; 0x17f2 <vfprintf+0x1a8>
    17e2:	61 2c       	mov	r6, r1
    17e4:	08 c0       	rjmp	.+16     	; 0x17f6 <vfprintf+0x1ac>
    17e6:	3d e2       	ldi	r19, 0x2D	; 45
    17e8:	63 2e       	mov	r6, r19
    17ea:	05 c0       	rjmp	.+10     	; 0x17f6 <vfprintf+0x1ac>
    17ec:	2b e2       	ldi	r18, 0x2B	; 43
    17ee:	62 2e       	mov	r6, r18
    17f0:	02 c0       	rjmp	.+4      	; 0x17f6 <vfprintf+0x1ac>
    17f2:	90 e2       	ldi	r25, 0x20	; 32
    17f4:	69 2e       	mov	r6, r25
    17f6:	80 2f       	mov	r24, r16
    17f8:	8c 70       	andi	r24, 0x0C	; 12
    17fa:	81 f1       	breq	.+96     	; 0x185c <vfprintf+0x212>
    17fc:	66 20       	and	r6, r6
    17fe:	11 f0       	breq	.+4      	; 0x1804 <vfprintf+0x1ba>
    1800:	84 e0       	ldi	r24, 0x04	; 4
    1802:	01 c0       	rjmp	.+2      	; 0x1806 <vfprintf+0x1bc>
    1804:	83 e0       	ldi	r24, 0x03	; 3
    1806:	85 15       	cp	r24, r5
    1808:	10 f0       	brcs	.+4      	; 0x180e <vfprintf+0x1c4>
    180a:	51 2c       	mov	r5, r1
    180c:	0a c0       	rjmp	.+20     	; 0x1822 <vfprintf+0x1d8>
    180e:	58 1a       	sub	r5, r24
    1810:	73 fc       	sbrc	r7, 3
    1812:	07 c0       	rjmp	.+14     	; 0x1822 <vfprintf+0x1d8>
    1814:	b7 01       	movw	r22, r14
    1816:	80 e2       	ldi	r24, 0x20	; 32
    1818:	90 e0       	ldi	r25, 0x00	; 0
    181a:	1f d4       	rcall	.+2110   	; 0x205a <fputc>
    181c:	5a 94       	dec	r5
    181e:	d1 f7       	brne	.-12     	; 0x1814 <vfprintf+0x1ca>
    1820:	f4 cf       	rjmp	.-24     	; 0x180a <vfprintf+0x1c0>
    1822:	66 20       	and	r6, r6
    1824:	21 f0       	breq	.+8      	; 0x182e <vfprintf+0x1e4>
    1826:	b7 01       	movw	r22, r14
    1828:	86 2d       	mov	r24, r6
    182a:	90 e0       	ldi	r25, 0x00	; 0
    182c:	16 d4       	rcall	.+2092   	; 0x205a <fputc>
    182e:	03 fd       	sbrc	r16, 3
    1830:	03 c0       	rjmp	.+6      	; 0x1838 <vfprintf+0x1ee>
    1832:	08 ee       	ldi	r16, 0xE8	; 232
    1834:	10 e0       	ldi	r17, 0x00	; 0
    1836:	02 c0       	rjmp	.+4      	; 0x183c <vfprintf+0x1f2>
    1838:	04 ee       	ldi	r16, 0xE4	; 228
    183a:	10 e0       	ldi	r17, 0x00	; 0
    183c:	f7 2d       	mov	r31, r7
    183e:	f0 71       	andi	r31, 0x10	; 16
    1840:	7f 2e       	mov	r7, r31
    1842:	f8 01       	movw	r30, r16
    1844:	84 91       	lpm	r24, Z
    1846:	88 23       	and	r24, r24
    1848:	09 f4       	brne	.+2      	; 0x184c <vfprintf+0x202>
    184a:	5e c2       	rjmp	.+1212   	; 0x1d08 <vfprintf+0x6be>
    184c:	71 10       	cpse	r7, r1
    184e:	80 52       	subi	r24, 0x20	; 32
    1850:	b7 01       	movw	r22, r14
    1852:	90 e0       	ldi	r25, 0x00	; 0
    1854:	02 d4       	rcall	.+2052   	; 0x205a <fputc>
    1856:	0f 5f       	subi	r16, 0xFF	; 255
    1858:	1f 4f       	sbci	r17, 0xFF	; 255
    185a:	f3 cf       	rjmp	.-26     	; 0x1842 <vfprintf+0x1f8>
    185c:	77 fe       	sbrs	r7, 7
    185e:	0f c0       	rjmp	.+30     	; 0x187e <vfprintf+0x234>
    1860:	4c 0c       	add	r4, r12
    1862:	04 ff       	sbrs	r16, 4
    1864:	04 c0       	rjmp	.+8      	; 0x186e <vfprintf+0x224>
    1866:	8a 81       	ldd	r24, Y+2	; 0x02
    1868:	81 33       	cpi	r24, 0x31	; 49
    186a:	09 f4       	brne	.+2      	; 0x186e <vfprintf+0x224>
    186c:	4a 94       	dec	r4
    186e:	14 14       	cp	r1, r4
    1870:	74 f5       	brge	.+92     	; 0x18ce <vfprintf+0x284>
    1872:	f8 e0       	ldi	r31, 0x08	; 8
    1874:	f4 15       	cp	r31, r4
    1876:	78 f5       	brcc	.+94     	; 0x18d6 <vfprintf+0x28c>
    1878:	88 e0       	ldi	r24, 0x08	; 8
    187a:	48 2e       	mov	r4, r24
    187c:	2c c0       	rjmp	.+88     	; 0x18d6 <vfprintf+0x28c>
    187e:	76 fc       	sbrc	r7, 6
    1880:	2a c0       	rjmp	.+84     	; 0x18d6 <vfprintf+0x28c>
    1882:	81 2f       	mov	r24, r17
    1884:	90 e0       	ldi	r25, 0x00	; 0
    1886:	8c 15       	cp	r24, r12
    1888:	9d 05       	cpc	r25, r13
    188a:	9c f0       	brlt	.+38     	; 0x18b2 <vfprintf+0x268>
    188c:	6c ef       	ldi	r22, 0xFC	; 252
    188e:	c6 16       	cp	r12, r22
    1890:	6f ef       	ldi	r22, 0xFF	; 255
    1892:	d6 06       	cpc	r13, r22
    1894:	74 f0       	brlt	.+28     	; 0x18b2 <vfprintf+0x268>
    1896:	77 2d       	mov	r23, r7
    1898:	70 68       	ori	r23, 0x80	; 128
    189a:	77 2e       	mov	r7, r23
    189c:	0a c0       	rjmp	.+20     	; 0x18b2 <vfprintf+0x268>
    189e:	e2 e0       	ldi	r30, 0x02	; 2
    18a0:	f0 e0       	ldi	r31, 0x00	; 0
    18a2:	ec 0f       	add	r30, r28
    18a4:	fd 1f       	adc	r31, r29
    18a6:	e1 0f       	add	r30, r17
    18a8:	f1 1d       	adc	r31, r1
    18aa:	80 81       	ld	r24, Z
    18ac:	80 33       	cpi	r24, 0x30	; 48
    18ae:	19 f4       	brne	.+6      	; 0x18b6 <vfprintf+0x26c>
    18b0:	11 50       	subi	r17, 0x01	; 1
    18b2:	11 11       	cpse	r17, r1
    18b4:	f4 cf       	rjmp	.-24     	; 0x189e <vfprintf+0x254>
    18b6:	77 fe       	sbrs	r7, 7
    18b8:	0e c0       	rjmp	.+28     	; 0x18d6 <vfprintf+0x28c>
    18ba:	44 24       	eor	r4, r4
    18bc:	43 94       	inc	r4
    18be:	41 0e       	add	r4, r17
    18c0:	81 2f       	mov	r24, r17
    18c2:	90 e0       	ldi	r25, 0x00	; 0
    18c4:	c8 16       	cp	r12, r24
    18c6:	d9 06       	cpc	r13, r25
    18c8:	2c f4       	brge	.+10     	; 0x18d4 <vfprintf+0x28a>
    18ca:	1c 19       	sub	r17, r12
    18cc:	04 c0       	rjmp	.+8      	; 0x18d6 <vfprintf+0x28c>
    18ce:	44 24       	eor	r4, r4
    18d0:	43 94       	inc	r4
    18d2:	01 c0       	rjmp	.+2      	; 0x18d6 <vfprintf+0x28c>
    18d4:	10 e0       	ldi	r17, 0x00	; 0
    18d6:	77 fe       	sbrs	r7, 7
    18d8:	07 c0       	rjmp	.+14     	; 0x18e8 <vfprintf+0x29e>
    18da:	1c 14       	cp	r1, r12
    18dc:	1d 04       	cpc	r1, r13
    18de:	3c f4       	brge	.+14     	; 0x18ee <vfprintf+0x2a4>
    18e0:	96 01       	movw	r18, r12
    18e2:	2f 5f       	subi	r18, 0xFF	; 255
    18e4:	3f 4f       	sbci	r19, 0xFF	; 255
    18e6:	05 c0       	rjmp	.+10     	; 0x18f2 <vfprintf+0x2a8>
    18e8:	25 e0       	ldi	r18, 0x05	; 5
    18ea:	30 e0       	ldi	r19, 0x00	; 0
    18ec:	02 c0       	rjmp	.+4      	; 0x18f2 <vfprintf+0x2a8>
    18ee:	21 e0       	ldi	r18, 0x01	; 1
    18f0:	30 e0       	ldi	r19, 0x00	; 0
    18f2:	66 20       	and	r6, r6
    18f4:	11 f0       	breq	.+4      	; 0x18fa <vfprintf+0x2b0>
    18f6:	2f 5f       	subi	r18, 0xFF	; 255
    18f8:	3f 4f       	sbci	r19, 0xFF	; 255
    18fa:	11 23       	and	r17, r17
    18fc:	31 f0       	breq	.+12     	; 0x190a <vfprintf+0x2c0>
    18fe:	41 2f       	mov	r20, r17
    1900:	50 e0       	ldi	r21, 0x00	; 0
    1902:	4f 5f       	subi	r20, 0xFF	; 255
    1904:	5f 4f       	sbci	r21, 0xFF	; 255
    1906:	24 0f       	add	r18, r20
    1908:	35 1f       	adc	r19, r21
    190a:	45 2d       	mov	r20, r5
    190c:	50 e0       	ldi	r21, 0x00	; 0
    190e:	24 17       	cp	r18, r20
    1910:	35 07       	cpc	r19, r21
    1912:	14 f4       	brge	.+4      	; 0x1918 <vfprintf+0x2ce>
    1914:	52 1a       	sub	r5, r18
    1916:	01 c0       	rjmp	.+2      	; 0x191a <vfprintf+0x2d0>
    1918:	51 2c       	mov	r5, r1
    191a:	87 2d       	mov	r24, r7
    191c:	89 70       	andi	r24, 0x09	; 9
    191e:	41 f4       	brne	.+16     	; 0x1930 <vfprintf+0x2e6>
    1920:	55 20       	and	r5, r5
    1922:	31 f0       	breq	.+12     	; 0x1930 <vfprintf+0x2e6>
    1924:	b7 01       	movw	r22, r14
    1926:	80 e2       	ldi	r24, 0x20	; 32
    1928:	90 e0       	ldi	r25, 0x00	; 0
    192a:	97 d3       	rcall	.+1838   	; 0x205a <fputc>
    192c:	5a 94       	dec	r5
    192e:	f8 cf       	rjmp	.-16     	; 0x1920 <vfprintf+0x2d6>
    1930:	66 20       	and	r6, r6
    1932:	21 f0       	breq	.+8      	; 0x193c <vfprintf+0x2f2>
    1934:	b7 01       	movw	r22, r14
    1936:	86 2d       	mov	r24, r6
    1938:	90 e0       	ldi	r25, 0x00	; 0
    193a:	8f d3       	rcall	.+1822   	; 0x205a <fputc>
    193c:	73 fc       	sbrc	r7, 3
    193e:	08 c0       	rjmp	.+16     	; 0x1950 <vfprintf+0x306>
    1940:	55 20       	and	r5, r5
    1942:	31 f0       	breq	.+12     	; 0x1950 <vfprintf+0x306>
    1944:	b7 01       	movw	r22, r14
    1946:	80 e3       	ldi	r24, 0x30	; 48
    1948:	90 e0       	ldi	r25, 0x00	; 0
    194a:	87 d3       	rcall	.+1806   	; 0x205a <fputc>
    194c:	5a 94       	dec	r5
    194e:	f8 cf       	rjmp	.-16     	; 0x1940 <vfprintf+0x2f6>
    1950:	77 fe       	sbrs	r7, 7
    1952:	5d c0       	rjmp	.+186    	; 0x1a0e <vfprintf+0x3c4>
    1954:	9c 2d       	mov	r25, r12
    1956:	8d 2d       	mov	r24, r13
    1958:	d7 fe       	sbrs	r13, 7
    195a:	02 c0       	rjmp	.+4      	; 0x1960 <vfprintf+0x316>
    195c:	90 e0       	ldi	r25, 0x00	; 0
    195e:	80 e0       	ldi	r24, 0x00	; 0
    1960:	69 2e       	mov	r6, r25
    1962:	78 2e       	mov	r7, r24
    1964:	40 e0       	ldi	r20, 0x00	; 0
    1966:	50 e0       	ldi	r21, 0x00	; 0
    1968:	c6 01       	movw	r24, r12
    196a:	84 19       	sub	r24, r4
    196c:	91 09       	sbc	r25, r1
    196e:	9d 87       	std	Y+13, r25	; 0x0d
    1970:	8c 87       	std	Y+12, r24	; 0x0c
    1972:	96 01       	movw	r18, r12
    1974:	26 19       	sub	r18, r6
    1976:	37 09       	sbc	r19, r7
    1978:	28 0d       	add	r18, r8
    197a:	39 1d       	adc	r19, r9
    197c:	81 2f       	mov	r24, r17
    197e:	90 e0       	ldi	r25, 0x00	; 0
    1980:	ee 27       	eor	r30, r30
    1982:	ff 27       	eor	r31, r31
    1984:	e8 1b       	sub	r30, r24
    1986:	f9 0b       	sbc	r31, r25
    1988:	ff 87       	std	Y+15, r31	; 0x0f
    198a:	ee 87       	std	Y+14, r30	; 0x0e
    198c:	ff ef       	ldi	r31, 0xFF	; 255
    198e:	6f 16       	cp	r6, r31
    1990:	7f 06       	cpc	r7, r31
    1992:	61 f4       	brne	.+24     	; 0x19ac <vfprintf+0x362>
    1994:	b7 01       	movw	r22, r14
    1996:	8e e2       	ldi	r24, 0x2E	; 46
    1998:	90 e0       	ldi	r25, 0x00	; 0
    199a:	2b 8b       	std	Y+19, r18	; 0x13
    199c:	3a 8b       	std	Y+18, r19	; 0x12
    199e:	48 8b       	std	Y+16, r20	; 0x10
    19a0:	59 8b       	std	Y+17, r21	; 0x11
    19a2:	5b d3       	rcall	.+1718   	; 0x205a <fputc>
    19a4:	59 89       	ldd	r21, Y+17	; 0x11
    19a6:	48 89       	ldd	r20, Y+16	; 0x10
    19a8:	3a 89       	ldd	r19, Y+18	; 0x12
    19aa:	2b 89       	ldd	r18, Y+19	; 0x13
    19ac:	c6 14       	cp	r12, r6
    19ae:	d7 04       	cpc	r13, r7
    19b0:	54 f0       	brlt	.+20     	; 0x19c6 <vfprintf+0x37c>
    19b2:	6c 85       	ldd	r22, Y+12	; 0x0c
    19b4:	7d 85       	ldd	r23, Y+13	; 0x0d
    19b6:	66 15       	cp	r22, r6
    19b8:	77 05       	cpc	r23, r7
    19ba:	2c f4       	brge	.+10     	; 0x19c6 <vfprintf+0x37c>
    19bc:	f9 01       	movw	r30, r18
    19be:	e4 0f       	add	r30, r20
    19c0:	f5 1f       	adc	r31, r21
    19c2:	81 81       	ldd	r24, Z+1	; 0x01
    19c4:	01 c0       	rjmp	.+2      	; 0x19c8 <vfprintf+0x37e>
    19c6:	80 e3       	ldi	r24, 0x30	; 48
    19c8:	71 e0       	ldi	r23, 0x01	; 1
    19ca:	67 1a       	sub	r6, r23
    19cc:	71 08       	sbc	r7, r1
    19ce:	4f 5f       	subi	r20, 0xFF	; 255
    19d0:	5f 4f       	sbci	r21, 0xFF	; 255
    19d2:	ee 85       	ldd	r30, Y+14	; 0x0e
    19d4:	ff 85       	ldd	r31, Y+15	; 0x0f
    19d6:	6e 16       	cp	r6, r30
    19d8:	7f 06       	cpc	r7, r31
    19da:	64 f0       	brlt	.+24     	; 0x19f4 <vfprintf+0x3aa>
    19dc:	b7 01       	movw	r22, r14
    19de:	90 e0       	ldi	r25, 0x00	; 0
    19e0:	2b 8b       	std	Y+19, r18	; 0x13
    19e2:	3a 8b       	std	Y+18, r19	; 0x12
    19e4:	48 8b       	std	Y+16, r20	; 0x10
    19e6:	59 8b       	std	Y+17, r21	; 0x11
    19e8:	38 d3       	rcall	.+1648   	; 0x205a <fputc>
    19ea:	2b 89       	ldd	r18, Y+19	; 0x13
    19ec:	3a 89       	ldd	r19, Y+18	; 0x12
    19ee:	48 89       	ldd	r20, Y+16	; 0x10
    19f0:	59 89       	ldd	r21, Y+17	; 0x11
    19f2:	cc cf       	rjmp	.-104    	; 0x198c <vfprintf+0x342>
    19f4:	6c 14       	cp	r6, r12
    19f6:	7d 04       	cpc	r7, r13
    19f8:	39 f4       	brne	.+14     	; 0x1a08 <vfprintf+0x3be>
    19fa:	9a 81       	ldd	r25, Y+2	; 0x02
    19fc:	96 33       	cpi	r25, 0x36	; 54
    19fe:	18 f4       	brcc	.+6      	; 0x1a06 <vfprintf+0x3bc>
    1a00:	95 33       	cpi	r25, 0x35	; 53
    1a02:	11 f4       	brne	.+4      	; 0x1a08 <vfprintf+0x3be>
    1a04:	04 ff       	sbrs	r16, 4
    1a06:	81 e3       	ldi	r24, 0x31	; 49
    1a08:	b7 01       	movw	r22, r14
    1a0a:	90 e0       	ldi	r25, 0x00	; 0
    1a0c:	45 c0       	rjmp	.+138    	; 0x1a98 <vfprintf+0x44e>
    1a0e:	8a 81       	ldd	r24, Y+2	; 0x02
    1a10:	81 33       	cpi	r24, 0x31	; 49
    1a12:	09 f0       	breq	.+2      	; 0x1a16 <vfprintf+0x3cc>
    1a14:	0f 7e       	andi	r16, 0xEF	; 239
    1a16:	b7 01       	movw	r22, r14
    1a18:	90 e0       	ldi	r25, 0x00	; 0
    1a1a:	1f d3       	rcall	.+1598   	; 0x205a <fputc>
    1a1c:	11 11       	cpse	r17, r1
    1a1e:	05 c0       	rjmp	.+10     	; 0x1a2a <vfprintf+0x3e0>
    1a20:	74 fe       	sbrs	r7, 4
    1a22:	16 c0       	rjmp	.+44     	; 0x1a50 <vfprintf+0x406>
    1a24:	85 e4       	ldi	r24, 0x45	; 69
    1a26:	90 e0       	ldi	r25, 0x00	; 0
    1a28:	15 c0       	rjmp	.+42     	; 0x1a54 <vfprintf+0x40a>
    1a2a:	b7 01       	movw	r22, r14
    1a2c:	8e e2       	ldi	r24, 0x2E	; 46
    1a2e:	90 e0       	ldi	r25, 0x00	; 0
    1a30:	14 d3       	rcall	.+1576   	; 0x205a <fputc>
    1a32:	82 e0       	ldi	r24, 0x02	; 2
    1a34:	66 24       	eor	r6, r6
    1a36:	63 94       	inc	r6
    1a38:	68 0e       	add	r6, r24
    1a3a:	f4 01       	movw	r30, r8
    1a3c:	e8 0f       	add	r30, r24
    1a3e:	f1 1d       	adc	r31, r1
    1a40:	80 81       	ld	r24, Z
    1a42:	b7 01       	movw	r22, r14
    1a44:	90 e0       	ldi	r25, 0x00	; 0
    1a46:	09 d3       	rcall	.+1554   	; 0x205a <fputc>
    1a48:	11 50       	subi	r17, 0x01	; 1
    1a4a:	51 f3       	breq	.-44     	; 0x1a20 <vfprintf+0x3d6>
    1a4c:	86 2d       	mov	r24, r6
    1a4e:	f2 cf       	rjmp	.-28     	; 0x1a34 <vfprintf+0x3ea>
    1a50:	85 e6       	ldi	r24, 0x65	; 101
    1a52:	90 e0       	ldi	r25, 0x00	; 0
    1a54:	b7 01       	movw	r22, r14
    1a56:	01 d3       	rcall	.+1538   	; 0x205a <fputc>
    1a58:	d7 fc       	sbrc	r13, 7
    1a5a:	05 c0       	rjmp	.+10     	; 0x1a66 <vfprintf+0x41c>
    1a5c:	c1 14       	cp	r12, r1
    1a5e:	d1 04       	cpc	r13, r1
    1a60:	39 f4       	brne	.+14     	; 0x1a70 <vfprintf+0x426>
    1a62:	04 ff       	sbrs	r16, 4
    1a64:	05 c0       	rjmp	.+10     	; 0x1a70 <vfprintf+0x426>
    1a66:	d1 94       	neg	r13
    1a68:	c1 94       	neg	r12
    1a6a:	d1 08       	sbc	r13, r1
    1a6c:	8d e2       	ldi	r24, 0x2D	; 45
    1a6e:	01 c0       	rjmp	.+2      	; 0x1a72 <vfprintf+0x428>
    1a70:	8b e2       	ldi	r24, 0x2B	; 43
    1a72:	b7 01       	movw	r22, r14
    1a74:	90 e0       	ldi	r25, 0x00	; 0
    1a76:	f1 d2       	rcall	.+1506   	; 0x205a <fputc>
    1a78:	80 e3       	ldi	r24, 0x30	; 48
    1a7a:	6a e0       	ldi	r22, 0x0A	; 10
    1a7c:	c6 16       	cp	r12, r22
    1a7e:	d1 04       	cpc	r13, r1
    1a80:	2c f0       	brlt	.+10     	; 0x1a8c <vfprintf+0x442>
    1a82:	8f 5f       	subi	r24, 0xFF	; 255
    1a84:	fa e0       	ldi	r31, 0x0A	; 10
    1a86:	cf 1a       	sub	r12, r31
    1a88:	d1 08       	sbc	r13, r1
    1a8a:	f7 cf       	rjmp	.-18     	; 0x1a7a <vfprintf+0x430>
    1a8c:	b7 01       	movw	r22, r14
    1a8e:	90 e0       	ldi	r25, 0x00	; 0
    1a90:	e4 d2       	rcall	.+1480   	; 0x205a <fputc>
    1a92:	b7 01       	movw	r22, r14
    1a94:	c6 01       	movw	r24, r12
    1a96:	c0 96       	adiw	r24, 0x30	; 48
    1a98:	e0 d2       	rcall	.+1472   	; 0x205a <fputc>
    1a9a:	36 c1       	rjmp	.+620    	; 0x1d08 <vfprintf+0x6be>
    1a9c:	83 36       	cpi	r24, 0x63	; 99
    1a9e:	31 f0       	breq	.+12     	; 0x1aac <vfprintf+0x462>
    1aa0:	83 37       	cpi	r24, 0x73	; 115
    1aa2:	79 f0       	breq	.+30     	; 0x1ac2 <vfprintf+0x478>
    1aa4:	83 35       	cpi	r24, 0x53	; 83
    1aa6:	09 f0       	breq	.+2      	; 0x1aaa <vfprintf+0x460>
    1aa8:	54 c0       	rjmp	.+168    	; 0x1b52 <vfprintf+0x508>
    1aaa:	20 c0       	rjmp	.+64     	; 0x1aec <vfprintf+0x4a2>
    1aac:	56 01       	movw	r10, r12
    1aae:	72 e0       	ldi	r23, 0x02	; 2
    1ab0:	a7 0e       	add	r10, r23
    1ab2:	b1 1c       	adc	r11, r1
    1ab4:	f6 01       	movw	r30, r12
    1ab6:	80 81       	ld	r24, Z
    1ab8:	89 83       	std	Y+1, r24	; 0x01
    1aba:	01 e0       	ldi	r16, 0x01	; 1
    1abc:	10 e0       	ldi	r17, 0x00	; 0
    1abe:	64 01       	movw	r12, r8
    1ac0:	13 c0       	rjmp	.+38     	; 0x1ae8 <vfprintf+0x49e>
    1ac2:	56 01       	movw	r10, r12
    1ac4:	f2 e0       	ldi	r31, 0x02	; 2
    1ac6:	af 0e       	add	r10, r31
    1ac8:	b1 1c       	adc	r11, r1
    1aca:	f6 01       	movw	r30, r12
    1acc:	c0 80       	ld	r12, Z
    1ace:	d1 80       	ldd	r13, Z+1	; 0x01
    1ad0:	26 ff       	sbrs	r18, 6
    1ad2:	03 c0       	rjmp	.+6      	; 0x1ada <vfprintf+0x490>
    1ad4:	61 2f       	mov	r22, r17
    1ad6:	70 e0       	ldi	r23, 0x00	; 0
    1ad8:	02 c0       	rjmp	.+4      	; 0x1ade <vfprintf+0x494>
    1ada:	6f ef       	ldi	r22, 0xFF	; 255
    1adc:	7f ef       	ldi	r23, 0xFF	; 255
    1ade:	c6 01       	movw	r24, r12
    1ae0:	2b 8b       	std	Y+19, r18	; 0x13
    1ae2:	66 d2       	rcall	.+1228   	; 0x1fb0 <strnlen>
    1ae4:	8c 01       	movw	r16, r24
    1ae6:	2b 89       	ldd	r18, Y+19	; 0x13
    1ae8:	2f 77       	andi	r18, 0x7F	; 127
    1aea:	14 c0       	rjmp	.+40     	; 0x1b14 <vfprintf+0x4ca>
    1aec:	56 01       	movw	r10, r12
    1aee:	f2 e0       	ldi	r31, 0x02	; 2
    1af0:	af 0e       	add	r10, r31
    1af2:	b1 1c       	adc	r11, r1
    1af4:	f6 01       	movw	r30, r12
    1af6:	c0 80       	ld	r12, Z
    1af8:	d1 80       	ldd	r13, Z+1	; 0x01
    1afa:	26 ff       	sbrs	r18, 6
    1afc:	03 c0       	rjmp	.+6      	; 0x1b04 <vfprintf+0x4ba>
    1afe:	61 2f       	mov	r22, r17
    1b00:	70 e0       	ldi	r23, 0x00	; 0
    1b02:	02 c0       	rjmp	.+4      	; 0x1b08 <vfprintf+0x4be>
    1b04:	6f ef       	ldi	r22, 0xFF	; 255
    1b06:	7f ef       	ldi	r23, 0xFF	; 255
    1b08:	c6 01       	movw	r24, r12
    1b0a:	2b 8b       	std	Y+19, r18	; 0x13
    1b0c:	46 d2       	rcall	.+1164   	; 0x1f9a <strnlen_P>
    1b0e:	8c 01       	movw	r16, r24
    1b10:	2b 89       	ldd	r18, Y+19	; 0x13
    1b12:	20 68       	ori	r18, 0x80	; 128
    1b14:	72 2e       	mov	r7, r18
    1b16:	23 fd       	sbrc	r18, 3
    1b18:	18 c0       	rjmp	.+48     	; 0x1b4a <vfprintf+0x500>
    1b1a:	85 2d       	mov	r24, r5
    1b1c:	90 e0       	ldi	r25, 0x00	; 0
    1b1e:	08 17       	cp	r16, r24
    1b20:	19 07       	cpc	r17, r25
    1b22:	98 f4       	brcc	.+38     	; 0x1b4a <vfprintf+0x500>
    1b24:	b7 01       	movw	r22, r14
    1b26:	80 e2       	ldi	r24, 0x20	; 32
    1b28:	90 e0       	ldi	r25, 0x00	; 0
    1b2a:	97 d2       	rcall	.+1326   	; 0x205a <fputc>
    1b2c:	5a 94       	dec	r5
    1b2e:	f5 cf       	rjmp	.-22     	; 0x1b1a <vfprintf+0x4d0>
    1b30:	f6 01       	movw	r30, r12
    1b32:	77 fc       	sbrc	r7, 7
    1b34:	85 91       	lpm	r24, Z+
    1b36:	77 fe       	sbrs	r7, 7
    1b38:	81 91       	ld	r24, Z+
    1b3a:	6f 01       	movw	r12, r30
    1b3c:	b7 01       	movw	r22, r14
    1b3e:	90 e0       	ldi	r25, 0x00	; 0
    1b40:	8c d2       	rcall	.+1304   	; 0x205a <fputc>
    1b42:	51 10       	cpse	r5, r1
    1b44:	5a 94       	dec	r5
    1b46:	01 50       	subi	r16, 0x01	; 1
    1b48:	11 09       	sbc	r17, r1
    1b4a:	01 15       	cp	r16, r1
    1b4c:	11 05       	cpc	r17, r1
    1b4e:	81 f7       	brne	.-32     	; 0x1b30 <vfprintf+0x4e6>
    1b50:	db c0       	rjmp	.+438    	; 0x1d08 <vfprintf+0x6be>
    1b52:	84 36       	cpi	r24, 0x64	; 100
    1b54:	11 f0       	breq	.+4      	; 0x1b5a <vfprintf+0x510>
    1b56:	89 36       	cpi	r24, 0x69	; 105
    1b58:	49 f5       	brne	.+82     	; 0x1bac <vfprintf+0x562>
    1b5a:	56 01       	movw	r10, r12
    1b5c:	27 ff       	sbrs	r18, 7
    1b5e:	09 c0       	rjmp	.+18     	; 0x1b72 <vfprintf+0x528>
    1b60:	f4 e0       	ldi	r31, 0x04	; 4
    1b62:	af 0e       	add	r10, r31
    1b64:	b1 1c       	adc	r11, r1
    1b66:	f6 01       	movw	r30, r12
    1b68:	60 81       	ld	r22, Z
    1b6a:	71 81       	ldd	r23, Z+1	; 0x01
    1b6c:	82 81       	ldd	r24, Z+2	; 0x02
    1b6e:	93 81       	ldd	r25, Z+3	; 0x03
    1b70:	0a c0       	rjmp	.+20     	; 0x1b86 <vfprintf+0x53c>
    1b72:	f2 e0       	ldi	r31, 0x02	; 2
    1b74:	af 0e       	add	r10, r31
    1b76:	b1 1c       	adc	r11, r1
    1b78:	f6 01       	movw	r30, r12
    1b7a:	60 81       	ld	r22, Z
    1b7c:	71 81       	ldd	r23, Z+1	; 0x01
    1b7e:	88 27       	eor	r24, r24
    1b80:	77 fd       	sbrc	r23, 7
    1b82:	80 95       	com	r24
    1b84:	98 2f       	mov	r25, r24
    1b86:	02 2f       	mov	r16, r18
    1b88:	0f 76       	andi	r16, 0x6F	; 111
    1b8a:	97 ff       	sbrs	r25, 7
    1b8c:	08 c0       	rjmp	.+16     	; 0x1b9e <vfprintf+0x554>
    1b8e:	90 95       	com	r25
    1b90:	80 95       	com	r24
    1b92:	70 95       	com	r23
    1b94:	61 95       	neg	r22
    1b96:	7f 4f       	sbci	r23, 0xFF	; 255
    1b98:	8f 4f       	sbci	r24, 0xFF	; 255
    1b9a:	9f 4f       	sbci	r25, 0xFF	; 255
    1b9c:	00 68       	ori	r16, 0x80	; 128
    1b9e:	2a e0       	ldi	r18, 0x0A	; 10
    1ba0:	30 e0       	ldi	r19, 0x00	; 0
    1ba2:	a4 01       	movw	r20, r8
    1ba4:	ca d2       	rcall	.+1428   	; 0x213a <__ultoa_invert>
    1ba6:	c8 2e       	mov	r12, r24
    1ba8:	c8 18       	sub	r12, r8
    1baa:	3d c0       	rjmp	.+122    	; 0x1c26 <vfprintf+0x5dc>
    1bac:	02 2f       	mov	r16, r18
    1bae:	85 37       	cpi	r24, 0x75	; 117
    1bb0:	21 f4       	brne	.+8      	; 0x1bba <vfprintf+0x570>
    1bb2:	0f 7e       	andi	r16, 0xEF	; 239
    1bb4:	2a e0       	ldi	r18, 0x0A	; 10
    1bb6:	30 e0       	ldi	r19, 0x00	; 0
    1bb8:	1d c0       	rjmp	.+58     	; 0x1bf4 <vfprintf+0x5aa>
    1bba:	09 7f       	andi	r16, 0xF9	; 249
    1bbc:	8f 36       	cpi	r24, 0x6F	; 111
    1bbe:	91 f0       	breq	.+36     	; 0x1be4 <vfprintf+0x59a>
    1bc0:	18 f4       	brcc	.+6      	; 0x1bc8 <vfprintf+0x57e>
    1bc2:	88 35       	cpi	r24, 0x58	; 88
    1bc4:	59 f0       	breq	.+22     	; 0x1bdc <vfprintf+0x592>
    1bc6:	a9 c0       	rjmp	.+338    	; 0x1d1a <vfprintf+0x6d0>
    1bc8:	80 37       	cpi	r24, 0x70	; 112
    1bca:	19 f0       	breq	.+6      	; 0x1bd2 <vfprintf+0x588>
    1bcc:	88 37       	cpi	r24, 0x78	; 120
    1bce:	11 f0       	breq	.+4      	; 0x1bd4 <vfprintf+0x58a>
    1bd0:	a4 c0       	rjmp	.+328    	; 0x1d1a <vfprintf+0x6d0>
    1bd2:	00 61       	ori	r16, 0x10	; 16
    1bd4:	04 ff       	sbrs	r16, 4
    1bd6:	09 c0       	rjmp	.+18     	; 0x1bea <vfprintf+0x5a0>
    1bd8:	04 60       	ori	r16, 0x04	; 4
    1bda:	07 c0       	rjmp	.+14     	; 0x1bea <vfprintf+0x5a0>
    1bdc:	24 ff       	sbrs	r18, 4
    1bde:	08 c0       	rjmp	.+16     	; 0x1bf0 <vfprintf+0x5a6>
    1be0:	06 60       	ori	r16, 0x06	; 6
    1be2:	06 c0       	rjmp	.+12     	; 0x1bf0 <vfprintf+0x5a6>
    1be4:	28 e0       	ldi	r18, 0x08	; 8
    1be6:	30 e0       	ldi	r19, 0x00	; 0
    1be8:	05 c0       	rjmp	.+10     	; 0x1bf4 <vfprintf+0x5aa>
    1bea:	20 e1       	ldi	r18, 0x10	; 16
    1bec:	30 e0       	ldi	r19, 0x00	; 0
    1bee:	02 c0       	rjmp	.+4      	; 0x1bf4 <vfprintf+0x5aa>
    1bf0:	20 e1       	ldi	r18, 0x10	; 16
    1bf2:	32 e0       	ldi	r19, 0x02	; 2
    1bf4:	56 01       	movw	r10, r12
    1bf6:	07 ff       	sbrs	r16, 7
    1bf8:	09 c0       	rjmp	.+18     	; 0x1c0c <vfprintf+0x5c2>
    1bfa:	f4 e0       	ldi	r31, 0x04	; 4
    1bfc:	af 0e       	add	r10, r31
    1bfe:	b1 1c       	adc	r11, r1
    1c00:	f6 01       	movw	r30, r12
    1c02:	60 81       	ld	r22, Z
    1c04:	71 81       	ldd	r23, Z+1	; 0x01
    1c06:	82 81       	ldd	r24, Z+2	; 0x02
    1c08:	93 81       	ldd	r25, Z+3	; 0x03
    1c0a:	08 c0       	rjmp	.+16     	; 0x1c1c <vfprintf+0x5d2>
    1c0c:	f2 e0       	ldi	r31, 0x02	; 2
    1c0e:	af 0e       	add	r10, r31
    1c10:	b1 1c       	adc	r11, r1
    1c12:	f6 01       	movw	r30, r12
    1c14:	60 81       	ld	r22, Z
    1c16:	71 81       	ldd	r23, Z+1	; 0x01
    1c18:	80 e0       	ldi	r24, 0x00	; 0
    1c1a:	90 e0       	ldi	r25, 0x00	; 0
    1c1c:	a4 01       	movw	r20, r8
    1c1e:	8d d2       	rcall	.+1306   	; 0x213a <__ultoa_invert>
    1c20:	c8 2e       	mov	r12, r24
    1c22:	c8 18       	sub	r12, r8
    1c24:	0f 77       	andi	r16, 0x7F	; 127
    1c26:	06 ff       	sbrs	r16, 6
    1c28:	0b c0       	rjmp	.+22     	; 0x1c40 <vfprintf+0x5f6>
    1c2a:	20 2f       	mov	r18, r16
    1c2c:	2e 7f       	andi	r18, 0xFE	; 254
    1c2e:	c1 16       	cp	r12, r17
    1c30:	50 f4       	brcc	.+20     	; 0x1c46 <vfprintf+0x5fc>
    1c32:	04 ff       	sbrs	r16, 4
    1c34:	0a c0       	rjmp	.+20     	; 0x1c4a <vfprintf+0x600>
    1c36:	02 fd       	sbrc	r16, 2
    1c38:	08 c0       	rjmp	.+16     	; 0x1c4a <vfprintf+0x600>
    1c3a:	20 2f       	mov	r18, r16
    1c3c:	2e 7e       	andi	r18, 0xEE	; 238
    1c3e:	05 c0       	rjmp	.+10     	; 0x1c4a <vfprintf+0x600>
    1c40:	dc 2c       	mov	r13, r12
    1c42:	20 2f       	mov	r18, r16
    1c44:	03 c0       	rjmp	.+6      	; 0x1c4c <vfprintf+0x602>
    1c46:	dc 2c       	mov	r13, r12
    1c48:	01 c0       	rjmp	.+2      	; 0x1c4c <vfprintf+0x602>
    1c4a:	d1 2e       	mov	r13, r17
    1c4c:	24 ff       	sbrs	r18, 4
    1c4e:	0d c0       	rjmp	.+26     	; 0x1c6a <vfprintf+0x620>
    1c50:	fe 01       	movw	r30, r28
    1c52:	ec 0d       	add	r30, r12
    1c54:	f1 1d       	adc	r31, r1
    1c56:	80 81       	ld	r24, Z
    1c58:	80 33       	cpi	r24, 0x30	; 48
    1c5a:	11 f4       	brne	.+4      	; 0x1c60 <vfprintf+0x616>
    1c5c:	29 7e       	andi	r18, 0xE9	; 233
    1c5e:	09 c0       	rjmp	.+18     	; 0x1c72 <vfprintf+0x628>
    1c60:	22 ff       	sbrs	r18, 2
    1c62:	06 c0       	rjmp	.+12     	; 0x1c70 <vfprintf+0x626>
    1c64:	d3 94       	inc	r13
    1c66:	d3 94       	inc	r13
    1c68:	04 c0       	rjmp	.+8      	; 0x1c72 <vfprintf+0x628>
    1c6a:	82 2f       	mov	r24, r18
    1c6c:	86 78       	andi	r24, 0x86	; 134
    1c6e:	09 f0       	breq	.+2      	; 0x1c72 <vfprintf+0x628>
    1c70:	d3 94       	inc	r13
    1c72:	23 fd       	sbrc	r18, 3
    1c74:	12 c0       	rjmp	.+36     	; 0x1c9a <vfprintf+0x650>
    1c76:	20 ff       	sbrs	r18, 0
    1c78:	06 c0       	rjmp	.+12     	; 0x1c86 <vfprintf+0x63c>
    1c7a:	1c 2d       	mov	r17, r12
    1c7c:	d5 14       	cp	r13, r5
    1c7e:	18 f4       	brcc	.+6      	; 0x1c86 <vfprintf+0x63c>
    1c80:	15 0d       	add	r17, r5
    1c82:	1d 19       	sub	r17, r13
    1c84:	d5 2c       	mov	r13, r5
    1c86:	d5 14       	cp	r13, r5
    1c88:	60 f4       	brcc	.+24     	; 0x1ca2 <vfprintf+0x658>
    1c8a:	b7 01       	movw	r22, r14
    1c8c:	80 e2       	ldi	r24, 0x20	; 32
    1c8e:	90 e0       	ldi	r25, 0x00	; 0
    1c90:	2b 8b       	std	Y+19, r18	; 0x13
    1c92:	e3 d1       	rcall	.+966    	; 0x205a <fputc>
    1c94:	d3 94       	inc	r13
    1c96:	2b 89       	ldd	r18, Y+19	; 0x13
    1c98:	f6 cf       	rjmp	.-20     	; 0x1c86 <vfprintf+0x63c>
    1c9a:	d5 14       	cp	r13, r5
    1c9c:	10 f4       	brcc	.+4      	; 0x1ca2 <vfprintf+0x658>
    1c9e:	5d 18       	sub	r5, r13
    1ca0:	01 c0       	rjmp	.+2      	; 0x1ca4 <vfprintf+0x65a>
    1ca2:	51 2c       	mov	r5, r1
    1ca4:	24 ff       	sbrs	r18, 4
    1ca6:	11 c0       	rjmp	.+34     	; 0x1cca <vfprintf+0x680>
    1ca8:	b7 01       	movw	r22, r14
    1caa:	80 e3       	ldi	r24, 0x30	; 48
    1cac:	90 e0       	ldi	r25, 0x00	; 0
    1cae:	2b 8b       	std	Y+19, r18	; 0x13
    1cb0:	d4 d1       	rcall	.+936    	; 0x205a <fputc>
    1cb2:	2b 89       	ldd	r18, Y+19	; 0x13
    1cb4:	22 ff       	sbrs	r18, 2
    1cb6:	16 c0       	rjmp	.+44     	; 0x1ce4 <vfprintf+0x69a>
    1cb8:	21 ff       	sbrs	r18, 1
    1cba:	03 c0       	rjmp	.+6      	; 0x1cc2 <vfprintf+0x678>
    1cbc:	88 e5       	ldi	r24, 0x58	; 88
    1cbe:	90 e0       	ldi	r25, 0x00	; 0
    1cc0:	02 c0       	rjmp	.+4      	; 0x1cc6 <vfprintf+0x67c>
    1cc2:	88 e7       	ldi	r24, 0x78	; 120
    1cc4:	90 e0       	ldi	r25, 0x00	; 0
    1cc6:	b7 01       	movw	r22, r14
    1cc8:	0c c0       	rjmp	.+24     	; 0x1ce2 <vfprintf+0x698>
    1cca:	82 2f       	mov	r24, r18
    1ccc:	86 78       	andi	r24, 0x86	; 134
    1cce:	51 f0       	breq	.+20     	; 0x1ce4 <vfprintf+0x69a>
    1cd0:	21 fd       	sbrc	r18, 1
    1cd2:	02 c0       	rjmp	.+4      	; 0x1cd8 <vfprintf+0x68e>
    1cd4:	80 e2       	ldi	r24, 0x20	; 32
    1cd6:	01 c0       	rjmp	.+2      	; 0x1cda <vfprintf+0x690>
    1cd8:	8b e2       	ldi	r24, 0x2B	; 43
    1cda:	27 fd       	sbrc	r18, 7
    1cdc:	8d e2       	ldi	r24, 0x2D	; 45
    1cde:	b7 01       	movw	r22, r14
    1ce0:	90 e0       	ldi	r25, 0x00	; 0
    1ce2:	bb d1       	rcall	.+886    	; 0x205a <fputc>
    1ce4:	c1 16       	cp	r12, r17
    1ce6:	30 f4       	brcc	.+12     	; 0x1cf4 <vfprintf+0x6aa>
    1ce8:	b7 01       	movw	r22, r14
    1cea:	80 e3       	ldi	r24, 0x30	; 48
    1cec:	90 e0       	ldi	r25, 0x00	; 0
    1cee:	b5 d1       	rcall	.+874    	; 0x205a <fputc>
    1cf0:	11 50       	subi	r17, 0x01	; 1
    1cf2:	f8 cf       	rjmp	.-16     	; 0x1ce4 <vfprintf+0x69a>
    1cf4:	ca 94       	dec	r12
    1cf6:	f4 01       	movw	r30, r8
    1cf8:	ec 0d       	add	r30, r12
    1cfa:	f1 1d       	adc	r31, r1
    1cfc:	80 81       	ld	r24, Z
    1cfe:	b7 01       	movw	r22, r14
    1d00:	90 e0       	ldi	r25, 0x00	; 0
    1d02:	ab d1       	rcall	.+854    	; 0x205a <fputc>
    1d04:	c1 10       	cpse	r12, r1
    1d06:	f6 cf       	rjmp	.-20     	; 0x1cf4 <vfprintf+0x6aa>
    1d08:	55 20       	and	r5, r5
    1d0a:	09 f4       	brne	.+2      	; 0x1d0e <vfprintf+0x6c4>
    1d0c:	dd cc       	rjmp	.-1606   	; 0x16c8 <vfprintf+0x7e>
    1d0e:	b7 01       	movw	r22, r14
    1d10:	80 e2       	ldi	r24, 0x20	; 32
    1d12:	90 e0       	ldi	r25, 0x00	; 0
    1d14:	a2 d1       	rcall	.+836    	; 0x205a <fputc>
    1d16:	5a 94       	dec	r5
    1d18:	f7 cf       	rjmp	.-18     	; 0x1d08 <vfprintf+0x6be>
    1d1a:	f7 01       	movw	r30, r14
    1d1c:	86 81       	ldd	r24, Z+6	; 0x06
    1d1e:	97 81       	ldd	r25, Z+7	; 0x07
    1d20:	02 c0       	rjmp	.+4      	; 0x1d26 <vfprintf+0x6dc>
    1d22:	8f ef       	ldi	r24, 0xFF	; 255
    1d24:	9f ef       	ldi	r25, 0xFF	; 255
    1d26:	63 96       	adiw	r28, 0x13	; 19
    1d28:	0f b6       	in	r0, 0x3f	; 63
    1d2a:	f8 94       	cli
    1d2c:	de bf       	out	0x3e, r29	; 62
    1d2e:	0f be       	out	0x3f, r0	; 63
    1d30:	cd bf       	out	0x3d, r28	; 61
    1d32:	df 91       	pop	r29
    1d34:	cf 91       	pop	r28
    1d36:	1f 91       	pop	r17
    1d38:	0f 91       	pop	r16
    1d3a:	ff 90       	pop	r15
    1d3c:	ef 90       	pop	r14
    1d3e:	df 90       	pop	r13
    1d40:	cf 90       	pop	r12
    1d42:	bf 90       	pop	r11
    1d44:	af 90       	pop	r10
    1d46:	9f 90       	pop	r9
    1d48:	8f 90       	pop	r8
    1d4a:	7f 90       	pop	r7
    1d4c:	6f 90       	pop	r6
    1d4e:	5f 90       	pop	r5
    1d50:	4f 90       	pop	r4
    1d52:	3f 90       	pop	r3
    1d54:	2f 90       	pop	r2
    1d56:	08 95       	ret

00001d58 <__udivmodhi4>:
    1d58:	aa 1b       	sub	r26, r26
    1d5a:	bb 1b       	sub	r27, r27
    1d5c:	51 e1       	ldi	r21, 0x11	; 17
    1d5e:	07 c0       	rjmp	.+14     	; 0x1d6e <__udivmodhi4_ep>

00001d60 <__udivmodhi4_loop>:
    1d60:	aa 1f       	adc	r26, r26
    1d62:	bb 1f       	adc	r27, r27
    1d64:	a6 17       	cp	r26, r22
    1d66:	b7 07       	cpc	r27, r23
    1d68:	10 f0       	brcs	.+4      	; 0x1d6e <__udivmodhi4_ep>
    1d6a:	a6 1b       	sub	r26, r22
    1d6c:	b7 0b       	sbc	r27, r23

00001d6e <__udivmodhi4_ep>:
    1d6e:	88 1f       	adc	r24, r24
    1d70:	99 1f       	adc	r25, r25
    1d72:	5a 95       	dec	r21
    1d74:	a9 f7       	brne	.-22     	; 0x1d60 <__udivmodhi4_loop>
    1d76:	80 95       	com	r24
    1d78:	90 95       	com	r25
    1d7a:	bc 01       	movw	r22, r24
    1d7c:	cd 01       	movw	r24, r26
    1d7e:	08 95       	ret

00001d80 <__divmodhi4>:
    1d80:	97 fb       	bst	r25, 7
    1d82:	07 2e       	mov	r0, r23
    1d84:	16 f4       	brtc	.+4      	; 0x1d8a <__divmodhi4+0xa>
    1d86:	00 94       	com	r0
    1d88:	06 d0       	rcall	.+12     	; 0x1d96 <__divmodhi4_neg1>
    1d8a:	77 fd       	sbrc	r23, 7
    1d8c:	08 d0       	rcall	.+16     	; 0x1d9e <__divmodhi4_neg2>
    1d8e:	e4 df       	rcall	.-56     	; 0x1d58 <__udivmodhi4>
    1d90:	07 fc       	sbrc	r0, 7
    1d92:	05 d0       	rcall	.+10     	; 0x1d9e <__divmodhi4_neg2>
    1d94:	3e f4       	brtc	.+14     	; 0x1da4 <__divmodhi4_exit>

00001d96 <__divmodhi4_neg1>:
    1d96:	90 95       	com	r25
    1d98:	81 95       	neg	r24
    1d9a:	9f 4f       	sbci	r25, 0xFF	; 255
    1d9c:	08 95       	ret

00001d9e <__divmodhi4_neg2>:
    1d9e:	70 95       	com	r23
    1da0:	61 95       	neg	r22
    1da2:	7f 4f       	sbci	r23, 0xFF	; 255

00001da4 <__divmodhi4_exit>:
    1da4:	08 95       	ret

00001da6 <__udivmodsi4>:
    1da6:	a1 e2       	ldi	r26, 0x21	; 33
    1da8:	1a 2e       	mov	r1, r26
    1daa:	aa 1b       	sub	r26, r26
    1dac:	bb 1b       	sub	r27, r27
    1dae:	fd 01       	movw	r30, r26
    1db0:	0d c0       	rjmp	.+26     	; 0x1dcc <__udivmodsi4_ep>

00001db2 <__udivmodsi4_loop>:
    1db2:	aa 1f       	adc	r26, r26
    1db4:	bb 1f       	adc	r27, r27
    1db6:	ee 1f       	adc	r30, r30
    1db8:	ff 1f       	adc	r31, r31
    1dba:	a2 17       	cp	r26, r18
    1dbc:	b3 07       	cpc	r27, r19
    1dbe:	e4 07       	cpc	r30, r20
    1dc0:	f5 07       	cpc	r31, r21
    1dc2:	20 f0       	brcs	.+8      	; 0x1dcc <__udivmodsi4_ep>
    1dc4:	a2 1b       	sub	r26, r18
    1dc6:	b3 0b       	sbc	r27, r19
    1dc8:	e4 0b       	sbc	r30, r20
    1dca:	f5 0b       	sbc	r31, r21

00001dcc <__udivmodsi4_ep>:
    1dcc:	66 1f       	adc	r22, r22
    1dce:	77 1f       	adc	r23, r23
    1dd0:	88 1f       	adc	r24, r24
    1dd2:	99 1f       	adc	r25, r25
    1dd4:	1a 94       	dec	r1
    1dd6:	69 f7       	brne	.-38     	; 0x1db2 <__udivmodsi4_loop>
    1dd8:	60 95       	com	r22
    1dda:	70 95       	com	r23
    1ddc:	80 95       	com	r24
    1dde:	90 95       	com	r25
    1de0:	9b 01       	movw	r18, r22
    1de2:	ac 01       	movw	r20, r24
    1de4:	bd 01       	movw	r22, r26
    1de6:	cf 01       	movw	r24, r30
    1de8:	08 95       	ret

00001dea <__ftoa_engine>:
    1dea:	28 30       	cpi	r18, 0x08	; 8
    1dec:	08 f0       	brcs	.+2      	; 0x1df0 <__ftoa_engine+0x6>
    1dee:	27 e0       	ldi	r18, 0x07	; 7
    1df0:	33 27       	eor	r19, r19
    1df2:	da 01       	movw	r26, r20
    1df4:	99 0f       	add	r25, r25
    1df6:	31 1d       	adc	r19, r1
    1df8:	87 fd       	sbrc	r24, 7
    1dfa:	91 60       	ori	r25, 0x01	; 1
    1dfc:	00 96       	adiw	r24, 0x00	; 0
    1dfe:	61 05       	cpc	r22, r1
    1e00:	71 05       	cpc	r23, r1
    1e02:	39 f4       	brne	.+14     	; 0x1e12 <__ftoa_engine+0x28>
    1e04:	32 60       	ori	r19, 0x02	; 2
    1e06:	2e 5f       	subi	r18, 0xFE	; 254
    1e08:	3d 93       	st	X+, r19
    1e0a:	30 e3       	ldi	r19, 0x30	; 48
    1e0c:	2a 95       	dec	r18
    1e0e:	e1 f7       	brne	.-8      	; 0x1e08 <__ftoa_engine+0x1e>
    1e10:	08 95       	ret
    1e12:	9f 3f       	cpi	r25, 0xFF	; 255
    1e14:	30 f0       	brcs	.+12     	; 0x1e22 <__ftoa_engine+0x38>
    1e16:	80 38       	cpi	r24, 0x80	; 128
    1e18:	71 05       	cpc	r23, r1
    1e1a:	61 05       	cpc	r22, r1
    1e1c:	09 f0       	breq	.+2      	; 0x1e20 <__ftoa_engine+0x36>
    1e1e:	3c 5f       	subi	r19, 0xFC	; 252
    1e20:	3c 5f       	subi	r19, 0xFC	; 252
    1e22:	3d 93       	st	X+, r19
    1e24:	91 30       	cpi	r25, 0x01	; 1
    1e26:	08 f0       	brcs	.+2      	; 0x1e2a <__ftoa_engine+0x40>
    1e28:	80 68       	ori	r24, 0x80	; 128
    1e2a:	91 1d       	adc	r25, r1
    1e2c:	df 93       	push	r29
    1e2e:	cf 93       	push	r28
    1e30:	1f 93       	push	r17
    1e32:	0f 93       	push	r16
    1e34:	ff 92       	push	r15
    1e36:	ef 92       	push	r14
    1e38:	19 2f       	mov	r17, r25
    1e3a:	98 7f       	andi	r25, 0xF8	; 248
    1e3c:	96 95       	lsr	r25
    1e3e:	e9 2f       	mov	r30, r25
    1e40:	96 95       	lsr	r25
    1e42:	96 95       	lsr	r25
    1e44:	e9 0f       	add	r30, r25
    1e46:	ff 27       	eor	r31, r31
    1e48:	ea 5b       	subi	r30, 0xBA	; 186
    1e4a:	fe 4f       	sbci	r31, 0xFE	; 254
    1e4c:	99 27       	eor	r25, r25
    1e4e:	33 27       	eor	r19, r19
    1e50:	ee 24       	eor	r14, r14
    1e52:	ff 24       	eor	r15, r15
    1e54:	a7 01       	movw	r20, r14
    1e56:	e7 01       	movw	r28, r14
    1e58:	05 90       	lpm	r0, Z+
    1e5a:	08 94       	sec
    1e5c:	07 94       	ror	r0
    1e5e:	28 f4       	brcc	.+10     	; 0x1e6a <__ftoa_engine+0x80>
    1e60:	36 0f       	add	r19, r22
    1e62:	e7 1e       	adc	r14, r23
    1e64:	f8 1e       	adc	r15, r24
    1e66:	49 1f       	adc	r20, r25
    1e68:	51 1d       	adc	r21, r1
    1e6a:	66 0f       	add	r22, r22
    1e6c:	77 1f       	adc	r23, r23
    1e6e:	88 1f       	adc	r24, r24
    1e70:	99 1f       	adc	r25, r25
    1e72:	06 94       	lsr	r0
    1e74:	a1 f7       	brne	.-24     	; 0x1e5e <__ftoa_engine+0x74>
    1e76:	05 90       	lpm	r0, Z+
    1e78:	07 94       	ror	r0
    1e7a:	28 f4       	brcc	.+10     	; 0x1e86 <__ftoa_engine+0x9c>
    1e7c:	e7 0e       	add	r14, r23
    1e7e:	f8 1e       	adc	r15, r24
    1e80:	49 1f       	adc	r20, r25
    1e82:	56 1f       	adc	r21, r22
    1e84:	c1 1d       	adc	r28, r1
    1e86:	77 0f       	add	r23, r23
    1e88:	88 1f       	adc	r24, r24
    1e8a:	99 1f       	adc	r25, r25
    1e8c:	66 1f       	adc	r22, r22
    1e8e:	06 94       	lsr	r0
    1e90:	a1 f7       	brne	.-24     	; 0x1e7a <__ftoa_engine+0x90>
    1e92:	05 90       	lpm	r0, Z+
    1e94:	07 94       	ror	r0
    1e96:	28 f4       	brcc	.+10     	; 0x1ea2 <__ftoa_engine+0xb8>
    1e98:	f8 0e       	add	r15, r24
    1e9a:	49 1f       	adc	r20, r25
    1e9c:	56 1f       	adc	r21, r22
    1e9e:	c7 1f       	adc	r28, r23
    1ea0:	d1 1d       	adc	r29, r1
    1ea2:	88 0f       	add	r24, r24
    1ea4:	99 1f       	adc	r25, r25
    1ea6:	66 1f       	adc	r22, r22
    1ea8:	77 1f       	adc	r23, r23
    1eaa:	06 94       	lsr	r0
    1eac:	a1 f7       	brne	.-24     	; 0x1e96 <__ftoa_engine+0xac>
    1eae:	05 90       	lpm	r0, Z+
    1eb0:	07 94       	ror	r0
    1eb2:	20 f4       	brcc	.+8      	; 0x1ebc <__ftoa_engine+0xd2>
    1eb4:	49 0f       	add	r20, r25
    1eb6:	56 1f       	adc	r21, r22
    1eb8:	c7 1f       	adc	r28, r23
    1eba:	d8 1f       	adc	r29, r24
    1ebc:	99 0f       	add	r25, r25
    1ebe:	66 1f       	adc	r22, r22
    1ec0:	77 1f       	adc	r23, r23
    1ec2:	88 1f       	adc	r24, r24
    1ec4:	06 94       	lsr	r0
    1ec6:	a9 f7       	brne	.-22     	; 0x1eb2 <__ftoa_engine+0xc8>
    1ec8:	84 91       	lpm	r24, Z
    1eca:	10 95       	com	r17
    1ecc:	17 70       	andi	r17, 0x07	; 7
    1ece:	41 f0       	breq	.+16     	; 0x1ee0 <__ftoa_engine+0xf6>
    1ed0:	d6 95       	lsr	r29
    1ed2:	c7 95       	ror	r28
    1ed4:	57 95       	ror	r21
    1ed6:	47 95       	ror	r20
    1ed8:	f7 94       	ror	r15
    1eda:	e7 94       	ror	r14
    1edc:	1a 95       	dec	r17
    1ede:	c1 f7       	brne	.-16     	; 0x1ed0 <__ftoa_engine+0xe6>
    1ee0:	ec ee       	ldi	r30, 0xEC	; 236
    1ee2:	f0 e0       	ldi	r31, 0x00	; 0
    1ee4:	68 94       	set
    1ee6:	15 90       	lpm	r1, Z+
    1ee8:	15 91       	lpm	r17, Z+
    1eea:	35 91       	lpm	r19, Z+
    1eec:	65 91       	lpm	r22, Z+
    1eee:	95 91       	lpm	r25, Z+
    1ef0:	05 90       	lpm	r0, Z+
    1ef2:	7f e2       	ldi	r23, 0x2F	; 47
    1ef4:	73 95       	inc	r23
    1ef6:	e1 18       	sub	r14, r1
    1ef8:	f1 0a       	sbc	r15, r17
    1efa:	43 0b       	sbc	r20, r19
    1efc:	56 0b       	sbc	r21, r22
    1efe:	c9 0b       	sbc	r28, r25
    1f00:	d0 09       	sbc	r29, r0
    1f02:	c0 f7       	brcc	.-16     	; 0x1ef4 <__ftoa_engine+0x10a>
    1f04:	e1 0c       	add	r14, r1
    1f06:	f1 1e       	adc	r15, r17
    1f08:	43 1f       	adc	r20, r19
    1f0a:	56 1f       	adc	r21, r22
    1f0c:	c9 1f       	adc	r28, r25
    1f0e:	d0 1d       	adc	r29, r0
    1f10:	7e f4       	brtc	.+30     	; 0x1f30 <__ftoa_engine+0x146>
    1f12:	70 33       	cpi	r23, 0x30	; 48
    1f14:	11 f4       	brne	.+4      	; 0x1f1a <__ftoa_engine+0x130>
    1f16:	8a 95       	dec	r24
    1f18:	e6 cf       	rjmp	.-52     	; 0x1ee6 <__ftoa_engine+0xfc>
    1f1a:	e8 94       	clt
    1f1c:	01 50       	subi	r16, 0x01	; 1
    1f1e:	30 f0       	brcs	.+12     	; 0x1f2c <__ftoa_engine+0x142>
    1f20:	08 0f       	add	r16, r24
    1f22:	0a f4       	brpl	.+2      	; 0x1f26 <__ftoa_engine+0x13c>
    1f24:	00 27       	eor	r16, r16
    1f26:	02 17       	cp	r16, r18
    1f28:	08 f4       	brcc	.+2      	; 0x1f2c <__ftoa_engine+0x142>
    1f2a:	20 2f       	mov	r18, r16
    1f2c:	23 95       	inc	r18
    1f2e:	02 2f       	mov	r16, r18
    1f30:	7a 33       	cpi	r23, 0x3A	; 58
    1f32:	28 f0       	brcs	.+10     	; 0x1f3e <__ftoa_engine+0x154>
    1f34:	79 e3       	ldi	r23, 0x39	; 57
    1f36:	7d 93       	st	X+, r23
    1f38:	2a 95       	dec	r18
    1f3a:	e9 f7       	brne	.-6      	; 0x1f36 <__ftoa_engine+0x14c>
    1f3c:	10 c0       	rjmp	.+32     	; 0x1f5e <__ftoa_engine+0x174>
    1f3e:	7d 93       	st	X+, r23
    1f40:	2a 95       	dec	r18
    1f42:	89 f6       	brne	.-94     	; 0x1ee6 <__ftoa_engine+0xfc>
    1f44:	06 94       	lsr	r0
    1f46:	97 95       	ror	r25
    1f48:	67 95       	ror	r22
    1f4a:	37 95       	ror	r19
    1f4c:	17 95       	ror	r17
    1f4e:	17 94       	ror	r1
    1f50:	e1 18       	sub	r14, r1
    1f52:	f1 0a       	sbc	r15, r17
    1f54:	43 0b       	sbc	r20, r19
    1f56:	56 0b       	sbc	r21, r22
    1f58:	c9 0b       	sbc	r28, r25
    1f5a:	d0 09       	sbc	r29, r0
    1f5c:	98 f0       	brcs	.+38     	; 0x1f84 <__ftoa_engine+0x19a>
    1f5e:	23 95       	inc	r18
    1f60:	7e 91       	ld	r23, -X
    1f62:	73 95       	inc	r23
    1f64:	7a 33       	cpi	r23, 0x3A	; 58
    1f66:	08 f0       	brcs	.+2      	; 0x1f6a <__ftoa_engine+0x180>
    1f68:	70 e3       	ldi	r23, 0x30	; 48
    1f6a:	7c 93       	st	X, r23
    1f6c:	20 13       	cpse	r18, r16
    1f6e:	b8 f7       	brcc	.-18     	; 0x1f5e <__ftoa_engine+0x174>
    1f70:	7e 91       	ld	r23, -X
    1f72:	70 61       	ori	r23, 0x10	; 16
    1f74:	7d 93       	st	X+, r23
    1f76:	30 f0       	brcs	.+12     	; 0x1f84 <__ftoa_engine+0x19a>
    1f78:	83 95       	inc	r24
    1f7a:	71 e3       	ldi	r23, 0x31	; 49
    1f7c:	7d 93       	st	X+, r23
    1f7e:	70 e3       	ldi	r23, 0x30	; 48
    1f80:	2a 95       	dec	r18
    1f82:	e1 f7       	brne	.-8      	; 0x1f7c <__ftoa_engine+0x192>
    1f84:	11 24       	eor	r1, r1
    1f86:	ef 90       	pop	r14
    1f88:	ff 90       	pop	r15
    1f8a:	0f 91       	pop	r16
    1f8c:	1f 91       	pop	r17
    1f8e:	cf 91       	pop	r28
    1f90:	df 91       	pop	r29
    1f92:	99 27       	eor	r25, r25
    1f94:	87 fd       	sbrc	r24, 7
    1f96:	90 95       	com	r25
    1f98:	08 95       	ret

00001f9a <strnlen_P>:
    1f9a:	fc 01       	movw	r30, r24
    1f9c:	05 90       	lpm	r0, Z+
    1f9e:	61 50       	subi	r22, 0x01	; 1
    1fa0:	70 40       	sbci	r23, 0x00	; 0
    1fa2:	01 10       	cpse	r0, r1
    1fa4:	d8 f7       	brcc	.-10     	; 0x1f9c <strnlen_P+0x2>
    1fa6:	80 95       	com	r24
    1fa8:	90 95       	com	r25
    1faa:	8e 0f       	add	r24, r30
    1fac:	9f 1f       	adc	r25, r31
    1fae:	08 95       	ret

00001fb0 <strnlen>:
    1fb0:	fc 01       	movw	r30, r24
    1fb2:	61 50       	subi	r22, 0x01	; 1
    1fb4:	70 40       	sbci	r23, 0x00	; 0
    1fb6:	01 90       	ld	r0, Z+
    1fb8:	01 10       	cpse	r0, r1
    1fba:	d8 f7       	brcc	.-10     	; 0x1fb2 <strnlen+0x2>
    1fbc:	80 95       	com	r24
    1fbe:	90 95       	com	r25
    1fc0:	8e 0f       	add	r24, r30
    1fc2:	9f 1f       	adc	r25, r31
    1fc4:	08 95       	ret

00001fc6 <fdevopen>:
    1fc6:	0f 93       	push	r16
    1fc8:	1f 93       	push	r17
    1fca:	cf 93       	push	r28
    1fcc:	df 93       	push	r29
    1fce:	ec 01       	movw	r28, r24
    1fd0:	8b 01       	movw	r16, r22
    1fd2:	00 97       	sbiw	r24, 0x00	; 0
    1fd4:	31 f4       	brne	.+12     	; 0x1fe2 <fdevopen+0x1c>
    1fd6:	61 15       	cp	r22, r1
    1fd8:	71 05       	cpc	r23, r1
    1fda:	19 f4       	brne	.+6      	; 0x1fe2 <fdevopen+0x1c>
    1fdc:	80 e0       	ldi	r24, 0x00	; 0
    1fde:	90 e0       	ldi	r25, 0x00	; 0
    1fe0:	37 c0       	rjmp	.+110    	; 0x2050 <fdevopen+0x8a>
    1fe2:	6e e0       	ldi	r22, 0x0E	; 14
    1fe4:	70 e0       	ldi	r23, 0x00	; 0
    1fe6:	81 e0       	ldi	r24, 0x01	; 1
    1fe8:	90 e0       	ldi	r25, 0x00	; 0
    1fea:	05 d1       	rcall	.+522    	; 0x21f6 <calloc>
    1fec:	fc 01       	movw	r30, r24
    1fee:	00 97       	sbiw	r24, 0x00	; 0
    1ff0:	a9 f3       	breq	.-22     	; 0x1fdc <fdevopen+0x16>
    1ff2:	80 e8       	ldi	r24, 0x80	; 128
    1ff4:	83 83       	std	Z+3, r24	; 0x03
    1ff6:	01 15       	cp	r16, r1
    1ff8:	11 05       	cpc	r17, r1
    1ffa:	71 f0       	breq	.+28     	; 0x2018 <fdevopen+0x52>
    1ffc:	13 87       	std	Z+11, r17	; 0x0b
    1ffe:	02 87       	std	Z+10, r16	; 0x0a
    2000:	81 e8       	ldi	r24, 0x81	; 129
    2002:	83 83       	std	Z+3, r24	; 0x03
    2004:	80 91 13 03 	lds	r24, 0x0313
    2008:	90 91 14 03 	lds	r25, 0x0314
    200c:	89 2b       	or	r24, r25
    200e:	21 f4       	brne	.+8      	; 0x2018 <fdevopen+0x52>
    2010:	f0 93 14 03 	sts	0x0314, r31
    2014:	e0 93 13 03 	sts	0x0313, r30
    2018:	20 97       	sbiw	r28, 0x00	; 0
    201a:	c9 f0       	breq	.+50     	; 0x204e <fdevopen+0x88>
    201c:	d1 87       	std	Z+9, r29	; 0x09
    201e:	c0 87       	std	Z+8, r28	; 0x08
    2020:	83 81       	ldd	r24, Z+3	; 0x03
    2022:	82 60       	ori	r24, 0x02	; 2
    2024:	83 83       	std	Z+3, r24	; 0x03
    2026:	80 91 15 03 	lds	r24, 0x0315
    202a:	90 91 16 03 	lds	r25, 0x0316
    202e:	89 2b       	or	r24, r25
    2030:	71 f4       	brne	.+28     	; 0x204e <fdevopen+0x88>
    2032:	f0 93 16 03 	sts	0x0316, r31
    2036:	e0 93 15 03 	sts	0x0315, r30
    203a:	80 91 17 03 	lds	r24, 0x0317
    203e:	90 91 18 03 	lds	r25, 0x0318
    2042:	89 2b       	or	r24, r25
    2044:	21 f4       	brne	.+8      	; 0x204e <fdevopen+0x88>
    2046:	f0 93 18 03 	sts	0x0318, r31
    204a:	e0 93 17 03 	sts	0x0317, r30
    204e:	cf 01       	movw	r24, r30
    2050:	df 91       	pop	r29
    2052:	cf 91       	pop	r28
    2054:	1f 91       	pop	r17
    2056:	0f 91       	pop	r16
    2058:	08 95       	ret

0000205a <fputc>:
    205a:	0f 93       	push	r16
    205c:	1f 93       	push	r17
    205e:	cf 93       	push	r28
    2060:	df 93       	push	r29
    2062:	18 2f       	mov	r17, r24
    2064:	09 2f       	mov	r16, r25
    2066:	eb 01       	movw	r28, r22
    2068:	8b 81       	ldd	r24, Y+3	; 0x03
    206a:	81 fd       	sbrc	r24, 1
    206c:	03 c0       	rjmp	.+6      	; 0x2074 <fputc+0x1a>
    206e:	8f ef       	ldi	r24, 0xFF	; 255
    2070:	9f ef       	ldi	r25, 0xFF	; 255
    2072:	20 c0       	rjmp	.+64     	; 0x20b4 <fputc+0x5a>
    2074:	82 ff       	sbrs	r24, 2
    2076:	10 c0       	rjmp	.+32     	; 0x2098 <fputc+0x3e>
    2078:	4e 81       	ldd	r20, Y+6	; 0x06
    207a:	5f 81       	ldd	r21, Y+7	; 0x07
    207c:	2c 81       	ldd	r18, Y+4	; 0x04
    207e:	3d 81       	ldd	r19, Y+5	; 0x05
    2080:	42 17       	cp	r20, r18
    2082:	53 07       	cpc	r21, r19
    2084:	7c f4       	brge	.+30     	; 0x20a4 <fputc+0x4a>
    2086:	e8 81       	ld	r30, Y
    2088:	f9 81       	ldd	r31, Y+1	; 0x01
    208a:	9f 01       	movw	r18, r30
    208c:	2f 5f       	subi	r18, 0xFF	; 255
    208e:	3f 4f       	sbci	r19, 0xFF	; 255
    2090:	39 83       	std	Y+1, r19	; 0x01
    2092:	28 83       	st	Y, r18
    2094:	10 83       	st	Z, r17
    2096:	06 c0       	rjmp	.+12     	; 0x20a4 <fputc+0x4a>
    2098:	e8 85       	ldd	r30, Y+8	; 0x08
    209a:	f9 85       	ldd	r31, Y+9	; 0x09
    209c:	81 2f       	mov	r24, r17
    209e:	19 95       	eicall
    20a0:	89 2b       	or	r24, r25
    20a2:	29 f7       	brne	.-54     	; 0x206e <fputc+0x14>
    20a4:	2e 81       	ldd	r18, Y+6	; 0x06
    20a6:	3f 81       	ldd	r19, Y+7	; 0x07
    20a8:	2f 5f       	subi	r18, 0xFF	; 255
    20aa:	3f 4f       	sbci	r19, 0xFF	; 255
    20ac:	3f 83       	std	Y+7, r19	; 0x07
    20ae:	2e 83       	std	Y+6, r18	; 0x06
    20b0:	81 2f       	mov	r24, r17
    20b2:	90 2f       	mov	r25, r16
    20b4:	df 91       	pop	r29
    20b6:	cf 91       	pop	r28
    20b8:	1f 91       	pop	r17
    20ba:	0f 91       	pop	r16
    20bc:	08 95       	ret

000020be <printf>:
    20be:	cf 93       	push	r28
    20c0:	df 93       	push	r29
    20c2:	cd b7       	in	r28, 0x3d	; 61
    20c4:	de b7       	in	r29, 0x3e	; 62
    20c6:	fe 01       	movw	r30, r28
    20c8:	36 96       	adiw	r30, 0x06	; 6
    20ca:	61 91       	ld	r22, Z+
    20cc:	71 91       	ld	r23, Z+
    20ce:	af 01       	movw	r20, r30
    20d0:	80 91 15 03 	lds	r24, 0x0315
    20d4:	90 91 16 03 	lds	r25, 0x0316
    20d8:	b8 da       	rcall	.-2704   	; 0x164a <vfprintf>
    20da:	df 91       	pop	r29
    20dc:	cf 91       	pop	r28
    20de:	08 95       	ret

000020e0 <puts>:
    20e0:	0f 93       	push	r16
    20e2:	1f 93       	push	r17
    20e4:	cf 93       	push	r28
    20e6:	df 93       	push	r29
    20e8:	e0 91 15 03 	lds	r30, 0x0315
    20ec:	f0 91 16 03 	lds	r31, 0x0316
    20f0:	23 81       	ldd	r18, Z+3	; 0x03
    20f2:	21 ff       	sbrs	r18, 1
    20f4:	1b c0       	rjmp	.+54     	; 0x212c <puts+0x4c>
    20f6:	ec 01       	movw	r28, r24
    20f8:	00 e0       	ldi	r16, 0x00	; 0
    20fa:	10 e0       	ldi	r17, 0x00	; 0
    20fc:	89 91       	ld	r24, Y+
    20fe:	60 91 15 03 	lds	r22, 0x0315
    2102:	70 91 16 03 	lds	r23, 0x0316
    2106:	db 01       	movw	r26, r22
    2108:	18 96       	adiw	r26, 0x08	; 8
    210a:	ed 91       	ld	r30, X+
    210c:	fc 91       	ld	r31, X
    210e:	19 97       	sbiw	r26, 0x09	; 9
    2110:	88 23       	and	r24, r24
    2112:	31 f0       	breq	.+12     	; 0x2120 <puts+0x40>
    2114:	19 95       	eicall
    2116:	89 2b       	or	r24, r25
    2118:	89 f3       	breq	.-30     	; 0x20fc <puts+0x1c>
    211a:	0f ef       	ldi	r16, 0xFF	; 255
    211c:	1f ef       	ldi	r17, 0xFF	; 255
    211e:	ee cf       	rjmp	.-36     	; 0x20fc <puts+0x1c>
    2120:	8a e0       	ldi	r24, 0x0A	; 10
    2122:	19 95       	eicall
    2124:	89 2b       	or	r24, r25
    2126:	11 f4       	brne	.+4      	; 0x212c <puts+0x4c>
    2128:	c8 01       	movw	r24, r16
    212a:	02 c0       	rjmp	.+4      	; 0x2130 <puts+0x50>
    212c:	8f ef       	ldi	r24, 0xFF	; 255
    212e:	9f ef       	ldi	r25, 0xFF	; 255
    2130:	df 91       	pop	r29
    2132:	cf 91       	pop	r28
    2134:	1f 91       	pop	r17
    2136:	0f 91       	pop	r16
    2138:	08 95       	ret

0000213a <__ultoa_invert>:
    213a:	fa 01       	movw	r30, r20
    213c:	aa 27       	eor	r26, r26
    213e:	28 30       	cpi	r18, 0x08	; 8
    2140:	51 f1       	breq	.+84     	; 0x2196 <__ultoa_invert+0x5c>
    2142:	20 31       	cpi	r18, 0x10	; 16
    2144:	81 f1       	breq	.+96     	; 0x21a6 <__ultoa_invert+0x6c>
    2146:	e8 94       	clt
    2148:	6f 93       	push	r22
    214a:	6e 7f       	andi	r22, 0xFE	; 254
    214c:	6e 5f       	subi	r22, 0xFE	; 254
    214e:	7f 4f       	sbci	r23, 0xFF	; 255
    2150:	8f 4f       	sbci	r24, 0xFF	; 255
    2152:	9f 4f       	sbci	r25, 0xFF	; 255
    2154:	af 4f       	sbci	r26, 0xFF	; 255
    2156:	b1 e0       	ldi	r27, 0x01	; 1
    2158:	3e d0       	rcall	.+124    	; 0x21d6 <__ultoa_invert+0x9c>
    215a:	b4 e0       	ldi	r27, 0x04	; 4
    215c:	3c d0       	rcall	.+120    	; 0x21d6 <__ultoa_invert+0x9c>
    215e:	67 0f       	add	r22, r23
    2160:	78 1f       	adc	r23, r24
    2162:	89 1f       	adc	r24, r25
    2164:	9a 1f       	adc	r25, r26
    2166:	a1 1d       	adc	r26, r1
    2168:	68 0f       	add	r22, r24
    216a:	79 1f       	adc	r23, r25
    216c:	8a 1f       	adc	r24, r26
    216e:	91 1d       	adc	r25, r1
    2170:	a1 1d       	adc	r26, r1
    2172:	6a 0f       	add	r22, r26
    2174:	71 1d       	adc	r23, r1
    2176:	81 1d       	adc	r24, r1
    2178:	91 1d       	adc	r25, r1
    217a:	a1 1d       	adc	r26, r1
    217c:	20 d0       	rcall	.+64     	; 0x21be <__ultoa_invert+0x84>
    217e:	09 f4       	brne	.+2      	; 0x2182 <__ultoa_invert+0x48>
    2180:	68 94       	set
    2182:	3f 91       	pop	r19
    2184:	2a e0       	ldi	r18, 0x0A	; 10
    2186:	26 9f       	mul	r18, r22
    2188:	11 24       	eor	r1, r1
    218a:	30 19       	sub	r19, r0
    218c:	30 5d       	subi	r19, 0xD0	; 208
    218e:	31 93       	st	Z+, r19
    2190:	de f6       	brtc	.-74     	; 0x2148 <__ultoa_invert+0xe>
    2192:	cf 01       	movw	r24, r30
    2194:	08 95       	ret
    2196:	46 2f       	mov	r20, r22
    2198:	47 70       	andi	r20, 0x07	; 7
    219a:	40 5d       	subi	r20, 0xD0	; 208
    219c:	41 93       	st	Z+, r20
    219e:	b3 e0       	ldi	r27, 0x03	; 3
    21a0:	0f d0       	rcall	.+30     	; 0x21c0 <__ultoa_invert+0x86>
    21a2:	c9 f7       	brne	.-14     	; 0x2196 <__ultoa_invert+0x5c>
    21a4:	f6 cf       	rjmp	.-20     	; 0x2192 <__ultoa_invert+0x58>
    21a6:	46 2f       	mov	r20, r22
    21a8:	4f 70       	andi	r20, 0x0F	; 15
    21aa:	40 5d       	subi	r20, 0xD0	; 208
    21ac:	4a 33       	cpi	r20, 0x3A	; 58
    21ae:	18 f0       	brcs	.+6      	; 0x21b6 <__ultoa_invert+0x7c>
    21b0:	49 5d       	subi	r20, 0xD9	; 217
    21b2:	31 fd       	sbrc	r19, 1
    21b4:	40 52       	subi	r20, 0x20	; 32
    21b6:	41 93       	st	Z+, r20
    21b8:	02 d0       	rcall	.+4      	; 0x21be <__ultoa_invert+0x84>
    21ba:	a9 f7       	brne	.-22     	; 0x21a6 <__ultoa_invert+0x6c>
    21bc:	ea cf       	rjmp	.-44     	; 0x2192 <__ultoa_invert+0x58>
    21be:	b4 e0       	ldi	r27, 0x04	; 4
    21c0:	a6 95       	lsr	r26
    21c2:	97 95       	ror	r25
    21c4:	87 95       	ror	r24
    21c6:	77 95       	ror	r23
    21c8:	67 95       	ror	r22
    21ca:	ba 95       	dec	r27
    21cc:	c9 f7       	brne	.-14     	; 0x21c0 <__ultoa_invert+0x86>
    21ce:	00 97       	sbiw	r24, 0x00	; 0
    21d0:	61 05       	cpc	r22, r1
    21d2:	71 05       	cpc	r23, r1
    21d4:	08 95       	ret
    21d6:	9b 01       	movw	r18, r22
    21d8:	ac 01       	movw	r20, r24
    21da:	0a 2e       	mov	r0, r26
    21dc:	06 94       	lsr	r0
    21de:	57 95       	ror	r21
    21e0:	47 95       	ror	r20
    21e2:	37 95       	ror	r19
    21e4:	27 95       	ror	r18
    21e6:	ba 95       	dec	r27
    21e8:	c9 f7       	brne	.-14     	; 0x21dc <__ultoa_invert+0xa2>
    21ea:	62 0f       	add	r22, r18
    21ec:	73 1f       	adc	r23, r19
    21ee:	84 1f       	adc	r24, r20
    21f0:	95 1f       	adc	r25, r21
    21f2:	a0 1d       	adc	r26, r0
    21f4:	08 95       	ret

000021f6 <calloc>:
    21f6:	0f 93       	push	r16
    21f8:	1f 93       	push	r17
    21fa:	cf 93       	push	r28
    21fc:	df 93       	push	r29
    21fe:	86 9f       	mul	r24, r22
    2200:	80 01       	movw	r16, r0
    2202:	87 9f       	mul	r24, r23
    2204:	10 0d       	add	r17, r0
    2206:	96 9f       	mul	r25, r22
    2208:	10 0d       	add	r17, r0
    220a:	11 24       	eor	r1, r1
    220c:	c8 01       	movw	r24, r16
    220e:	0d d0       	rcall	.+26     	; 0x222a <malloc>
    2210:	ec 01       	movw	r28, r24
    2212:	00 97       	sbiw	r24, 0x00	; 0
    2214:	21 f0       	breq	.+8      	; 0x221e <__stack+0x1f>
    2216:	a8 01       	movw	r20, r16
    2218:	60 e0       	ldi	r22, 0x00	; 0
    221a:	70 e0       	ldi	r23, 0x00	; 0
    221c:	2d d1       	rcall	.+602    	; 0x2478 <memset>
    221e:	ce 01       	movw	r24, r28
    2220:	df 91       	pop	r29
    2222:	cf 91       	pop	r28
    2224:	1f 91       	pop	r17
    2226:	0f 91       	pop	r16
    2228:	08 95       	ret

0000222a <malloc>:
    222a:	cf 93       	push	r28
    222c:	df 93       	push	r29
    222e:	82 30       	cpi	r24, 0x02	; 2
    2230:	91 05       	cpc	r25, r1
    2232:	10 f4       	brcc	.+4      	; 0x2238 <malloc+0xe>
    2234:	82 e0       	ldi	r24, 0x02	; 2
    2236:	90 e0       	ldi	r25, 0x00	; 0
    2238:	e0 91 1b 03 	lds	r30, 0x031B
    223c:	f0 91 1c 03 	lds	r31, 0x031C
    2240:	20 e0       	ldi	r18, 0x00	; 0
    2242:	30 e0       	ldi	r19, 0x00	; 0
    2244:	a0 e0       	ldi	r26, 0x00	; 0
    2246:	b0 e0       	ldi	r27, 0x00	; 0
    2248:	30 97       	sbiw	r30, 0x00	; 0
    224a:	39 f1       	breq	.+78     	; 0x229a <malloc+0x70>
    224c:	40 81       	ld	r20, Z
    224e:	51 81       	ldd	r21, Z+1	; 0x01
    2250:	48 17       	cp	r20, r24
    2252:	59 07       	cpc	r21, r25
    2254:	b8 f0       	brcs	.+46     	; 0x2284 <malloc+0x5a>
    2256:	48 17       	cp	r20, r24
    2258:	59 07       	cpc	r21, r25
    225a:	71 f4       	brne	.+28     	; 0x2278 <malloc+0x4e>
    225c:	82 81       	ldd	r24, Z+2	; 0x02
    225e:	93 81       	ldd	r25, Z+3	; 0x03
    2260:	10 97       	sbiw	r26, 0x00	; 0
    2262:	29 f0       	breq	.+10     	; 0x226e <malloc+0x44>
    2264:	13 96       	adiw	r26, 0x03	; 3
    2266:	9c 93       	st	X, r25
    2268:	8e 93       	st	-X, r24
    226a:	12 97       	sbiw	r26, 0x02	; 2
    226c:	2c c0       	rjmp	.+88     	; 0x22c6 <malloc+0x9c>
    226e:	90 93 1c 03 	sts	0x031C, r25
    2272:	80 93 1b 03 	sts	0x031B, r24
    2276:	27 c0       	rjmp	.+78     	; 0x22c6 <malloc+0x9c>
    2278:	21 15       	cp	r18, r1
    227a:	31 05       	cpc	r19, r1
    227c:	31 f0       	breq	.+12     	; 0x228a <malloc+0x60>
    227e:	42 17       	cp	r20, r18
    2280:	53 07       	cpc	r21, r19
    2282:	18 f0       	brcs	.+6      	; 0x228a <malloc+0x60>
    2284:	a9 01       	movw	r20, r18
    2286:	db 01       	movw	r26, r22
    2288:	01 c0       	rjmp	.+2      	; 0x228c <malloc+0x62>
    228a:	ef 01       	movw	r28, r30
    228c:	9a 01       	movw	r18, r20
    228e:	bd 01       	movw	r22, r26
    2290:	df 01       	movw	r26, r30
    2292:	02 80       	ldd	r0, Z+2	; 0x02
    2294:	f3 81       	ldd	r31, Z+3	; 0x03
    2296:	e0 2d       	mov	r30, r0
    2298:	d7 cf       	rjmp	.-82     	; 0x2248 <malloc+0x1e>
    229a:	21 15       	cp	r18, r1
    229c:	31 05       	cpc	r19, r1
    229e:	f9 f0       	breq	.+62     	; 0x22de <malloc+0xb4>
    22a0:	28 1b       	sub	r18, r24
    22a2:	39 0b       	sbc	r19, r25
    22a4:	24 30       	cpi	r18, 0x04	; 4
    22a6:	31 05       	cpc	r19, r1
    22a8:	80 f4       	brcc	.+32     	; 0x22ca <malloc+0xa0>
    22aa:	8a 81       	ldd	r24, Y+2	; 0x02
    22ac:	9b 81       	ldd	r25, Y+3	; 0x03
    22ae:	61 15       	cp	r22, r1
    22b0:	71 05       	cpc	r23, r1
    22b2:	21 f0       	breq	.+8      	; 0x22bc <malloc+0x92>
    22b4:	fb 01       	movw	r30, r22
    22b6:	93 83       	std	Z+3, r25	; 0x03
    22b8:	82 83       	std	Z+2, r24	; 0x02
    22ba:	04 c0       	rjmp	.+8      	; 0x22c4 <malloc+0x9a>
    22bc:	90 93 1c 03 	sts	0x031C, r25
    22c0:	80 93 1b 03 	sts	0x031B, r24
    22c4:	fe 01       	movw	r30, r28
    22c6:	32 96       	adiw	r30, 0x02	; 2
    22c8:	44 c0       	rjmp	.+136    	; 0x2352 <malloc+0x128>
    22ca:	fe 01       	movw	r30, r28
    22cc:	e2 0f       	add	r30, r18
    22ce:	f3 1f       	adc	r31, r19
    22d0:	81 93       	st	Z+, r24
    22d2:	91 93       	st	Z+, r25
    22d4:	22 50       	subi	r18, 0x02	; 2
    22d6:	31 09       	sbc	r19, r1
    22d8:	39 83       	std	Y+1, r19	; 0x01
    22da:	28 83       	st	Y, r18
    22dc:	3a c0       	rjmp	.+116    	; 0x2352 <malloc+0x128>
    22de:	20 91 19 03 	lds	r18, 0x0319
    22e2:	30 91 1a 03 	lds	r19, 0x031A
    22e6:	23 2b       	or	r18, r19
    22e8:	41 f4       	brne	.+16     	; 0x22fa <malloc+0xd0>
    22ea:	20 91 02 02 	lds	r18, 0x0202
    22ee:	30 91 03 02 	lds	r19, 0x0203
    22f2:	30 93 1a 03 	sts	0x031A, r19
    22f6:	20 93 19 03 	sts	0x0319, r18
    22fa:	20 91 00 02 	lds	r18, 0x0200
    22fe:	30 91 01 02 	lds	r19, 0x0201
    2302:	21 15       	cp	r18, r1
    2304:	31 05       	cpc	r19, r1
    2306:	41 f4       	brne	.+16     	; 0x2318 <malloc+0xee>
    2308:	2d b7       	in	r18, 0x3d	; 61
    230a:	3e b7       	in	r19, 0x3e	; 62
    230c:	40 91 04 02 	lds	r20, 0x0204
    2310:	50 91 05 02 	lds	r21, 0x0205
    2314:	24 1b       	sub	r18, r20
    2316:	35 0b       	sbc	r19, r21
    2318:	e0 91 19 03 	lds	r30, 0x0319
    231c:	f0 91 1a 03 	lds	r31, 0x031A
    2320:	e2 17       	cp	r30, r18
    2322:	f3 07       	cpc	r31, r19
    2324:	a0 f4       	brcc	.+40     	; 0x234e <malloc+0x124>
    2326:	2e 1b       	sub	r18, r30
    2328:	3f 0b       	sbc	r19, r31
    232a:	28 17       	cp	r18, r24
    232c:	39 07       	cpc	r19, r25
    232e:	78 f0       	brcs	.+30     	; 0x234e <malloc+0x124>
    2330:	ac 01       	movw	r20, r24
    2332:	4e 5f       	subi	r20, 0xFE	; 254
    2334:	5f 4f       	sbci	r21, 0xFF	; 255
    2336:	24 17       	cp	r18, r20
    2338:	35 07       	cpc	r19, r21
    233a:	48 f0       	brcs	.+18     	; 0x234e <malloc+0x124>
    233c:	4e 0f       	add	r20, r30
    233e:	5f 1f       	adc	r21, r31
    2340:	50 93 1a 03 	sts	0x031A, r21
    2344:	40 93 19 03 	sts	0x0319, r20
    2348:	81 93       	st	Z+, r24
    234a:	91 93       	st	Z+, r25
    234c:	02 c0       	rjmp	.+4      	; 0x2352 <malloc+0x128>
    234e:	e0 e0       	ldi	r30, 0x00	; 0
    2350:	f0 e0       	ldi	r31, 0x00	; 0
    2352:	cf 01       	movw	r24, r30
    2354:	df 91       	pop	r29
    2356:	cf 91       	pop	r28
    2358:	08 95       	ret

0000235a <free>:
    235a:	cf 93       	push	r28
    235c:	df 93       	push	r29
    235e:	00 97       	sbiw	r24, 0x00	; 0
    2360:	09 f4       	brne	.+2      	; 0x2364 <free+0xa>
    2362:	87 c0       	rjmp	.+270    	; 0x2472 <free+0x118>
    2364:	fc 01       	movw	r30, r24
    2366:	32 97       	sbiw	r30, 0x02	; 2
    2368:	13 82       	std	Z+3, r1	; 0x03
    236a:	12 82       	std	Z+2, r1	; 0x02
    236c:	c0 91 1b 03 	lds	r28, 0x031B
    2370:	d0 91 1c 03 	lds	r29, 0x031C
    2374:	20 97       	sbiw	r28, 0x00	; 0
    2376:	81 f4       	brne	.+32     	; 0x2398 <free+0x3e>
    2378:	20 81       	ld	r18, Z
    237a:	31 81       	ldd	r19, Z+1	; 0x01
    237c:	28 0f       	add	r18, r24
    237e:	39 1f       	adc	r19, r25
    2380:	80 91 19 03 	lds	r24, 0x0319
    2384:	90 91 1a 03 	lds	r25, 0x031A
    2388:	82 17       	cp	r24, r18
    238a:	93 07       	cpc	r25, r19
    238c:	79 f5       	brne	.+94     	; 0x23ec <free+0x92>
    238e:	f0 93 1a 03 	sts	0x031A, r31
    2392:	e0 93 19 03 	sts	0x0319, r30
    2396:	6d c0       	rjmp	.+218    	; 0x2472 <free+0x118>
    2398:	de 01       	movw	r26, r28
    239a:	20 e0       	ldi	r18, 0x00	; 0
    239c:	30 e0       	ldi	r19, 0x00	; 0
    239e:	ae 17       	cp	r26, r30
    23a0:	bf 07       	cpc	r27, r31
    23a2:	50 f4       	brcc	.+20     	; 0x23b8 <free+0x5e>
    23a4:	12 96       	adiw	r26, 0x02	; 2
    23a6:	4d 91       	ld	r20, X+
    23a8:	5c 91       	ld	r21, X
    23aa:	13 97       	sbiw	r26, 0x03	; 3
    23ac:	9d 01       	movw	r18, r26
    23ae:	41 15       	cp	r20, r1
    23b0:	51 05       	cpc	r21, r1
    23b2:	09 f1       	breq	.+66     	; 0x23f6 <free+0x9c>
    23b4:	da 01       	movw	r26, r20
    23b6:	f3 cf       	rjmp	.-26     	; 0x239e <free+0x44>
    23b8:	b3 83       	std	Z+3, r27	; 0x03
    23ba:	a2 83       	std	Z+2, r26	; 0x02
    23bc:	40 81       	ld	r20, Z
    23be:	51 81       	ldd	r21, Z+1	; 0x01
    23c0:	84 0f       	add	r24, r20
    23c2:	95 1f       	adc	r25, r21
    23c4:	8a 17       	cp	r24, r26
    23c6:	9b 07       	cpc	r25, r27
    23c8:	71 f4       	brne	.+28     	; 0x23e6 <free+0x8c>
    23ca:	8d 91       	ld	r24, X+
    23cc:	9c 91       	ld	r25, X
    23ce:	11 97       	sbiw	r26, 0x01	; 1
    23d0:	84 0f       	add	r24, r20
    23d2:	95 1f       	adc	r25, r21
    23d4:	02 96       	adiw	r24, 0x02	; 2
    23d6:	91 83       	std	Z+1, r25	; 0x01
    23d8:	80 83       	st	Z, r24
    23da:	12 96       	adiw	r26, 0x02	; 2
    23dc:	8d 91       	ld	r24, X+
    23de:	9c 91       	ld	r25, X
    23e0:	13 97       	sbiw	r26, 0x03	; 3
    23e2:	93 83       	std	Z+3, r25	; 0x03
    23e4:	82 83       	std	Z+2, r24	; 0x02
    23e6:	21 15       	cp	r18, r1
    23e8:	31 05       	cpc	r19, r1
    23ea:	29 f4       	brne	.+10     	; 0x23f6 <free+0x9c>
    23ec:	f0 93 1c 03 	sts	0x031C, r31
    23f0:	e0 93 1b 03 	sts	0x031B, r30
    23f4:	3e c0       	rjmp	.+124    	; 0x2472 <free+0x118>
    23f6:	d9 01       	movw	r26, r18
    23f8:	13 96       	adiw	r26, 0x03	; 3
    23fa:	fc 93       	st	X, r31
    23fc:	ee 93       	st	-X, r30
    23fe:	12 97       	sbiw	r26, 0x02	; 2
    2400:	4d 91       	ld	r20, X+
    2402:	5d 91       	ld	r21, X+
    2404:	a4 0f       	add	r26, r20
    2406:	b5 1f       	adc	r27, r21
    2408:	ea 17       	cp	r30, r26
    240a:	fb 07       	cpc	r31, r27
    240c:	79 f4       	brne	.+30     	; 0x242c <free+0xd2>
    240e:	80 81       	ld	r24, Z
    2410:	91 81       	ldd	r25, Z+1	; 0x01
    2412:	84 0f       	add	r24, r20
    2414:	95 1f       	adc	r25, r21
    2416:	02 96       	adiw	r24, 0x02	; 2
    2418:	d9 01       	movw	r26, r18
    241a:	11 96       	adiw	r26, 0x01	; 1
    241c:	9c 93       	st	X, r25
    241e:	8e 93       	st	-X, r24
    2420:	82 81       	ldd	r24, Z+2	; 0x02
    2422:	93 81       	ldd	r25, Z+3	; 0x03
    2424:	13 96       	adiw	r26, 0x03	; 3
    2426:	9c 93       	st	X, r25
    2428:	8e 93       	st	-X, r24
    242a:	12 97       	sbiw	r26, 0x02	; 2
    242c:	e0 e0       	ldi	r30, 0x00	; 0
    242e:	f0 e0       	ldi	r31, 0x00	; 0
    2430:	8a 81       	ldd	r24, Y+2	; 0x02
    2432:	9b 81       	ldd	r25, Y+3	; 0x03
    2434:	00 97       	sbiw	r24, 0x00	; 0
    2436:	19 f0       	breq	.+6      	; 0x243e <free+0xe4>
    2438:	fe 01       	movw	r30, r28
    243a:	ec 01       	movw	r28, r24
    243c:	f9 cf       	rjmp	.-14     	; 0x2430 <free+0xd6>
    243e:	ce 01       	movw	r24, r28
    2440:	02 96       	adiw	r24, 0x02	; 2
    2442:	28 81       	ld	r18, Y
    2444:	39 81       	ldd	r19, Y+1	; 0x01
    2446:	82 0f       	add	r24, r18
    2448:	93 1f       	adc	r25, r19
    244a:	20 91 19 03 	lds	r18, 0x0319
    244e:	30 91 1a 03 	lds	r19, 0x031A
    2452:	28 17       	cp	r18, r24
    2454:	39 07       	cpc	r19, r25
    2456:	69 f4       	brne	.+26     	; 0x2472 <free+0x118>
    2458:	30 97       	sbiw	r30, 0x00	; 0
    245a:	29 f4       	brne	.+10     	; 0x2466 <free+0x10c>
    245c:	10 92 1c 03 	sts	0x031C, r1
    2460:	10 92 1b 03 	sts	0x031B, r1
    2464:	02 c0       	rjmp	.+4      	; 0x246a <free+0x110>
    2466:	13 82       	std	Z+3, r1	; 0x03
    2468:	12 82       	std	Z+2, r1	; 0x02
    246a:	d0 93 1a 03 	sts	0x031A, r29
    246e:	c0 93 19 03 	sts	0x0319, r28
    2472:	df 91       	pop	r29
    2474:	cf 91       	pop	r28
    2476:	08 95       	ret

00002478 <memset>:
    2478:	dc 01       	movw	r26, r24
    247a:	01 c0       	rjmp	.+2      	; 0x247e <memset+0x6>
    247c:	6d 93       	st	X+, r22
    247e:	41 50       	subi	r20, 0x01	; 1
    2480:	50 40       	sbci	r21, 0x00	; 0
    2482:	e0 f7       	brcc	.-8      	; 0x247c <memset+0x4>
    2484:	08 95       	ret

00002486 <_exit>:
    2486:	f8 94       	cli

00002488 <__stop_program>:
    2488:	ff cf       	rjmp	.-2      	; 0x2488 <__stop_program>
