<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
top_level.twr -v 30 -l 30 top_level_routed.ncd top_level.pcf

</twCmdLine><twDesign>top_level_routed.ncd</twDesign><twDesignPath>top_level_routed.ncd</twDesignPath><twPCF>top_level.pcf</twPCF><twPcfPath>top_level.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;fx2Clk_in&quot; 20.833 ns HIGH 50%;</twConstName><twItemCnt>48279</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4645</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.779</twMinPer></twConstHead><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.054</twSlack><twSrc BELType="FF">comm_fpga_fx2/state_FSM_FFd2</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile64_12_0</twDest><twTotPathDel>7.653</twTotPathDel><twClkSkew dest = "0.511" src = "0.602">0.091</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/state_FSM_FFd2</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile64_12_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>state_FSM_FFd2</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.841</twDelInfo><twComp>state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>fx2Read_out_OBUFT</twComp><twBEL>comm_fpga_fx2/Mmux_h2fValid_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>wr_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/_n1241_inv</twComp><twBEL>controller_inst/regFile_inst/_n1097_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>controller_inst/regFile_inst/_n1097_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/FSM_wr</twComp><twBEL>controller_inst/regFile_inst/_n1289_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.653</twDelInfo><twComp>controller_inst/regFile_inst/_n1289_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>controller_inst/regFile_inst/regFile64_12[3]</twComp><twBEL>controller_inst/regFile_inst/regFile64_12_0</twBEL></twPathDel><twLogDel>1.667</twLogDel><twRouteDel>5.986</twRouteDel><twTotDel>7.653</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.056</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twSrc><twDest BELType="FF">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2</twDest><twTotPathDel>7.736</twTotPathDel><twClkSkew dest = "0.536" src = "0.542">0.006</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twSrc><twDest BELType='FF'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X22Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X22Y34.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>259</twFanCnt><twDelInfo twEdge="twRising">3.298</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_O</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N87</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX2_92</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX2_92</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y41.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.045</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX2_92</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>controller_inst/ones_count[2]</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX2_4</twBEL><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX2_2_f7</twBEL><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2</twBEL></twPathDel><twLogDel>1.278</twLogDel><twRouteDel>6.458</twRouteDel><twTotDel>7.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.074</twSlack><twSrc BELType="FF">comm_fpga_fx2/state_FSM_FFd2</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile64_12_3</twDest><twTotPathDel>7.633</twTotPathDel><twClkSkew dest = "0.511" src = "0.602">0.091</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/state_FSM_FFd2</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile64_12_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>state_FSM_FFd2</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.841</twDelInfo><twComp>state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>fx2Read_out_OBUFT</twComp><twBEL>comm_fpga_fx2/Mmux_h2fValid_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>wr_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/_n1241_inv</twComp><twBEL>controller_inst/regFile_inst/_n1097_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>controller_inst/regFile_inst/_n1097_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/FSM_wr</twComp><twBEL>controller_inst/regFile_inst/_n1289_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.653</twDelInfo><twComp>controller_inst/regFile_inst/_n1289_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>controller_inst/regFile_inst/regFile64_12[3]</twComp><twBEL>controller_inst/regFile_inst/regFile64_12_3</twBEL></twPathDel><twLogDel>1.647</twLogDel><twRouteDel>5.986</twRouteDel><twTotDel>7.633</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.075</twSlack><twSrc BELType="FF">comm_fpga_fx2/state_FSM_FFd2</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile64_12_2</twDest><twTotPathDel>7.632</twTotPathDel><twClkSkew dest = "0.511" src = "0.602">0.091</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/state_FSM_FFd2</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile64_12_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>state_FSM_FFd2</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.841</twDelInfo><twComp>state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>fx2Read_out_OBUFT</twComp><twBEL>comm_fpga_fx2/Mmux_h2fValid_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>wr_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/_n1241_inv</twComp><twBEL>controller_inst/regFile_inst/_n1097_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>controller_inst/regFile_inst/_n1097_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/FSM_wr</twComp><twBEL>controller_inst/regFile_inst/_n1289_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.653</twDelInfo><twComp>controller_inst/regFile_inst/_n1289_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>controller_inst/regFile_inst/regFile64_12[3]</twComp><twBEL>controller_inst/regFile_inst/regFile64_12_2</twBEL></twPathDel><twLogDel>1.646</twLogDel><twRouteDel>5.986</twRouteDel><twTotDel>7.632</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.093</twSlack><twSrc BELType="FF">comm_fpga_fx2/state_FSM_FFd2</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile64_12_1</twDest><twTotPathDel>7.614</twTotPathDel><twClkSkew dest = "0.511" src = "0.602">0.091</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/state_FSM_FFd2</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile64_12_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>state_FSM_FFd2</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.841</twDelInfo><twComp>state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>fx2Read_out_OBUFT</twComp><twBEL>comm_fpga_fx2/Mmux_h2fValid_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>wr_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/_n1241_inv</twComp><twBEL>controller_inst/regFile_inst/_n1097_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>controller_inst/regFile_inst/_n1097_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/FSM_wr</twComp><twBEL>controller_inst/regFile_inst/_n1289_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.653</twDelInfo><twComp>controller_inst/regFile_inst/_n1289_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>controller_inst/regFile_inst/regFile64_12[3]</twComp><twBEL>controller_inst/regFile_inst/regFile64_12_1</twBEL></twPathDel><twLogDel>1.628</twLogDel><twRouteDel>5.986</twRouteDel><twTotDel>7.614</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.144</twSlack><twSrc BELType="FF">comm_fpga_fx2/state_FSM_FFd3</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile64_12_0</twDest><twTotPathDel>7.565</twTotPathDel><twClkSkew dest = "0.511" src = "0.600">0.089</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/state_FSM_FFd3</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile64_12_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>state_FSM_FFd4</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.753</twDelInfo><twComp>state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>fx2Read_out_OBUFT</twComp><twBEL>comm_fpga_fx2/Mmux_h2fValid_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>wr_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/_n1241_inv</twComp><twBEL>controller_inst/regFile_inst/_n1097_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>controller_inst/regFile_inst/_n1097_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/FSM_wr</twComp><twBEL>controller_inst/regFile_inst/_n1289_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.653</twDelInfo><twComp>controller_inst/regFile_inst/_n1289_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>controller_inst/regFile_inst/regFile64_12[3]</twComp><twBEL>controller_inst/regFile_inst/regFile64_12_0</twBEL></twPathDel><twLogDel>1.667</twLogDel><twRouteDel>5.898</twRouteDel><twTotDel>7.565</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.151</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twSrc><twDest BELType="FF">controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3</twDest><twTotPathDel>7.592</twTotPathDel><twClkSkew dest = "0.516" src = "0.571">0.055</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twSrc><twDest BELType='FF'>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X3Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]</twComp><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y5.A4</twSite><twDelType>net</twDelType><twFanCnt>259</twFanCnt><twDelInfo twEdge="twRising">3.552</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y5.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42_RAMD_O</twComp><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y4.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N283</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y4.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_92</twComp><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_92</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y17.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.634</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_92</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>controller_inst/errors_count[3]</twComp><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_4</twBEL><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_2_f7</twBEL><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>6.359</twRouteDel><twTotDel>7.592</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.164</twSlack><twSrc BELType="FF">comm_fpga_fx2/state_FSM_FFd3</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile64_12_3</twDest><twTotPathDel>7.545</twTotPathDel><twClkSkew dest = "0.511" src = "0.600">0.089</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/state_FSM_FFd3</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile64_12_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>state_FSM_FFd4</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.753</twDelInfo><twComp>state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>fx2Read_out_OBUFT</twComp><twBEL>comm_fpga_fx2/Mmux_h2fValid_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>wr_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/_n1241_inv</twComp><twBEL>controller_inst/regFile_inst/_n1097_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>controller_inst/regFile_inst/_n1097_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/FSM_wr</twComp><twBEL>controller_inst/regFile_inst/_n1289_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.653</twDelInfo><twComp>controller_inst/regFile_inst/_n1289_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>controller_inst/regFile_inst/regFile64_12[3]</twComp><twBEL>controller_inst/regFile_inst/regFile64_12_3</twBEL></twPathDel><twLogDel>1.647</twLogDel><twRouteDel>5.898</twRouteDel><twTotDel>7.545</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.165</twSlack><twSrc BELType="FF">comm_fpga_fx2/state_FSM_FFd3</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile64_12_2</twDest><twTotPathDel>7.544</twTotPathDel><twClkSkew dest = "0.511" src = "0.600">0.089</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/state_FSM_FFd3</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile64_12_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>state_FSM_FFd4</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.753</twDelInfo><twComp>state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>fx2Read_out_OBUFT</twComp><twBEL>comm_fpga_fx2/Mmux_h2fValid_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>wr_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/_n1241_inv</twComp><twBEL>controller_inst/regFile_inst/_n1097_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>controller_inst/regFile_inst/_n1097_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/FSM_wr</twComp><twBEL>controller_inst/regFile_inst/_n1289_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.653</twDelInfo><twComp>controller_inst/regFile_inst/_n1289_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>controller_inst/regFile_inst/regFile64_12[3]</twComp><twBEL>controller_inst/regFile_inst/regFile64_12_2</twBEL></twPathDel><twLogDel>1.646</twLogDel><twRouteDel>5.898</twRouteDel><twTotDel>7.544</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.183</twSlack><twSrc BELType="FF">comm_fpga_fx2/state_FSM_FFd3</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile64_12_1</twDest><twTotPathDel>7.526</twTotPathDel><twClkSkew dest = "0.511" src = "0.600">0.089</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/state_FSM_FFd3</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile64_12_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>state_FSM_FFd4</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.753</twDelInfo><twComp>state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>fx2Read_out_OBUFT</twComp><twBEL>comm_fpga_fx2/Mmux_h2fValid_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>wr_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/_n1241_inv</twComp><twBEL>controller_inst/regFile_inst/_n1097_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>controller_inst/regFile_inst/_n1097_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/FSM_wr</twComp><twBEL>controller_inst/regFile_inst/_n1289_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.653</twDelInfo><twComp>controller_inst/regFile_inst/_n1289_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>controller_inst/regFile_inst/regFile64_12[3]</twComp><twBEL>controller_inst/regFile_inst/regFile64_12_1</twBEL></twPathDel><twLogDel>1.628</twLogDel><twRouteDel>5.898</twRouteDel><twTotDel>7.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.220</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0</twSrc><twDest BELType="FF">controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3</twDest><twTotPathDel>7.523</twTotPathDel><twClkSkew dest = "0.516" src = "0.571">0.055</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0</twSrc><twDest BELType='FF'>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X3Y22.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]</twComp><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y5.A1</twSite><twDelType>net</twDelType><twFanCnt>265</twFanCnt><twDelInfo twEdge="twRising">3.483</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y5.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42_RAMD_O</twComp><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y4.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N283</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y4.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_92</twComp><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_92</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y17.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.634</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_92</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>controller_inst/errors_count[3]</twComp><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_4</twBEL><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_2_f7</twBEL><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>6.290</twRouteDel><twTotDel>7.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.225</twSlack><twSrc BELType="FF">comm_fpga_fx2/state_FSM_FFd4</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile64_12_0</twDest><twTotPathDel>7.484</twTotPathDel><twClkSkew dest = "0.511" src = "0.600">0.089</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/state_FSM_FFd4</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile64_12_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>state_FSM_FFd4</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.A4</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">1.672</twDelInfo><twComp>state_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>fx2Read_out_OBUFT</twComp><twBEL>comm_fpga_fx2/Mmux_h2fValid_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>wr_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/_n1241_inv</twComp><twBEL>controller_inst/regFile_inst/_n1097_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>controller_inst/regFile_inst/_n1097_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/FSM_wr</twComp><twBEL>controller_inst/regFile_inst/_n1289_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.653</twDelInfo><twComp>controller_inst/regFile_inst/_n1289_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>controller_inst/regFile_inst/regFile64_12[3]</twComp><twBEL>controller_inst/regFile_inst/regFile64_12_0</twBEL></twPathDel><twLogDel>1.667</twLogDel><twRouteDel>5.817</twRouteDel><twTotDel>7.484</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.245</twSlack><twSrc BELType="FF">comm_fpga_fx2/state_FSM_FFd4</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile64_12_3</twDest><twTotPathDel>7.464</twTotPathDel><twClkSkew dest = "0.511" src = "0.600">0.089</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/state_FSM_FFd4</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile64_12_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>state_FSM_FFd4</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.A4</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">1.672</twDelInfo><twComp>state_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>fx2Read_out_OBUFT</twComp><twBEL>comm_fpga_fx2/Mmux_h2fValid_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>wr_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/_n1241_inv</twComp><twBEL>controller_inst/regFile_inst/_n1097_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>controller_inst/regFile_inst/_n1097_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/FSM_wr</twComp><twBEL>controller_inst/regFile_inst/_n1289_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.653</twDelInfo><twComp>controller_inst/regFile_inst/_n1289_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>controller_inst/regFile_inst/regFile64_12[3]</twComp><twBEL>controller_inst/regFile_inst/regFile64_12_3</twBEL></twPathDel><twLogDel>1.647</twLogDel><twRouteDel>5.817</twRouteDel><twTotDel>7.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.246</twSlack><twSrc BELType="FF">comm_fpga_fx2/state_FSM_FFd4</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile64_12_2</twDest><twTotPathDel>7.463</twTotPathDel><twClkSkew dest = "0.511" src = "0.600">0.089</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/state_FSM_FFd4</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile64_12_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>state_FSM_FFd4</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.A4</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">1.672</twDelInfo><twComp>state_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>fx2Read_out_OBUFT</twComp><twBEL>comm_fpga_fx2/Mmux_h2fValid_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>wr_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/_n1241_inv</twComp><twBEL>controller_inst/regFile_inst/_n1097_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>controller_inst/regFile_inst/_n1097_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/FSM_wr</twComp><twBEL>controller_inst/regFile_inst/_n1289_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.653</twDelInfo><twComp>controller_inst/regFile_inst/_n1289_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>controller_inst/regFile_inst/regFile64_12[3]</twComp><twBEL>controller_inst/regFile_inst/regFile64_12_2</twBEL></twPathDel><twLogDel>1.646</twLogDel><twRouteDel>5.817</twRouteDel><twTotDel>7.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.256</twSlack><twSrc BELType="FF">comm_fpga_fx2/state_FSM_FFd2</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile64_12_4</twDest><twTotPathDel>7.448</twTotPathDel><twClkSkew dest = "0.508" src = "0.602">0.094</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/state_FSM_FFd2</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile64_12_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>state_FSM_FFd2</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.841</twDelInfo><twComp>state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>fx2Read_out_OBUFT</twComp><twBEL>comm_fpga_fx2/Mmux_h2fValid_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>wr_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/_n1241_inv</twComp><twBEL>controller_inst/regFile_inst/_n1097_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>controller_inst/regFile_inst/_n1097_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/FSM_wr</twComp><twBEL>controller_inst/regFile_inst/_n1289_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>controller_inst/regFile_inst/_n1289_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>controller_inst/regFile_inst/regFile64_12[7]</twComp><twBEL>controller_inst/regFile_inst/regFile64_12_4</twBEL></twPathDel><twLogDel>1.667</twLogDel><twRouteDel>5.781</twRouteDel><twTotDel>7.448</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.264</twSlack><twSrc BELType="FF">comm_fpga_fx2/state_FSM_FFd4</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile64_12_1</twDest><twTotPathDel>7.445</twTotPathDel><twClkSkew dest = "0.511" src = "0.600">0.089</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/state_FSM_FFd4</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile64_12_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>state_FSM_FFd4</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.A4</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">1.672</twDelInfo><twComp>state_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>fx2Read_out_OBUFT</twComp><twBEL>comm_fpga_fx2/Mmux_h2fValid_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>wr_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/_n1241_inv</twComp><twBEL>controller_inst/regFile_inst/_n1097_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>controller_inst/regFile_inst/_n1097_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/FSM_wr</twComp><twBEL>controller_inst/regFile_inst/_n1289_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.653</twDelInfo><twComp>controller_inst/regFile_inst/_n1289_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>controller_inst/regFile_inst/regFile64_12[3]</twComp><twBEL>controller_inst/regFile_inst/regFile64_12_1</twBEL></twPathDel><twLogDel>1.628</twLogDel><twRouteDel>5.817</twRouteDel><twTotDel>7.445</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.276</twSlack><twSrc BELType="FF">comm_fpga_fx2/state_FSM_FFd2</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile64_12_7</twDest><twTotPathDel>7.428</twTotPathDel><twClkSkew dest = "0.508" src = "0.602">0.094</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/state_FSM_FFd2</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile64_12_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>state_FSM_FFd2</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.841</twDelInfo><twComp>state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>fx2Read_out_OBUFT</twComp><twBEL>comm_fpga_fx2/Mmux_h2fValid_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>wr_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/_n1241_inv</twComp><twBEL>controller_inst/regFile_inst/_n1097_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>controller_inst/regFile_inst/_n1097_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/FSM_wr</twComp><twBEL>controller_inst/regFile_inst/_n1289_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>controller_inst/regFile_inst/_n1289_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>controller_inst/regFile_inst/regFile64_12[7]</twComp><twBEL>controller_inst/regFile_inst/regFile64_12_7</twBEL></twPathDel><twLogDel>1.647</twLogDel><twRouteDel>5.781</twRouteDel><twTotDel>7.428</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.277</twSlack><twSrc BELType="FF">comm_fpga_fx2/state_FSM_FFd2</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile64_12_6</twDest><twTotPathDel>7.427</twTotPathDel><twClkSkew dest = "0.508" src = "0.602">0.094</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/state_FSM_FFd2</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile64_12_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>state_FSM_FFd2</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.841</twDelInfo><twComp>state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>fx2Read_out_OBUFT</twComp><twBEL>comm_fpga_fx2/Mmux_h2fValid_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>wr_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/_n1241_inv</twComp><twBEL>controller_inst/regFile_inst/_n1097_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>controller_inst/regFile_inst/_n1097_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/FSM_wr</twComp><twBEL>controller_inst/regFile_inst/_n1289_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>controller_inst/regFile_inst/_n1289_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>controller_inst/regFile_inst/regFile64_12[7]</twComp><twBEL>controller_inst/regFile_inst/regFile64_12_6</twBEL></twPathDel><twLogDel>1.646</twLogDel><twRouteDel>5.781</twRouteDel><twTotDel>7.427</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.295</twSlack><twSrc BELType="FF">comm_fpga_fx2/state_FSM_FFd2</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile64_12_5</twDest><twTotPathDel>7.409</twTotPathDel><twClkSkew dest = "0.508" src = "0.602">0.094</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/state_FSM_FFd2</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile64_12_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>state_FSM_FFd2</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.841</twDelInfo><twComp>state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>fx2Read_out_OBUFT</twComp><twBEL>comm_fpga_fx2/Mmux_h2fValid_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>wr_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/_n1241_inv</twComp><twBEL>controller_inst/regFile_inst/_n1097_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>controller_inst/regFile_inst/_n1097_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/FSM_wr</twComp><twBEL>controller_inst/regFile_inst/_n1289_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>controller_inst/regFile_inst/_n1289_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>controller_inst/regFile_inst/regFile64_12[7]</twComp><twBEL>controller_inst/regFile_inst/regFile64_12_5</twBEL></twPathDel><twLogDel>1.628</twLogDel><twRouteDel>5.781</twRouteDel><twTotDel>7.409</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.301</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twSrc><twDest BELType="FF">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2</twDest><twTotPathDel>7.501</twTotPathDel><twClkSkew dest = "0.536" src = "0.532">-0.004</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twSrc><twDest BELType='FF'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X21Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[7]</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>260</twFanCnt><twDelInfo twEdge="twRising">3.080</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_O</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y26.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N87</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX2_92</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX2_92</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y41.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.045</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX2_92</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>controller_inst/ones_count[2]</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX2_4</twBEL><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX2_2_f7</twBEL><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2</twBEL></twPathDel><twLogDel>1.261</twLogDel><twRouteDel>6.240</twRouteDel><twTotDel>7.501</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.334</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2</twSrc><twDest BELType="FF">controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6</twDest><twTotPathDel>7.472</twTotPathDel><twClkSkew dest = "0.579" src = "0.571">-0.008</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2</twSrc><twDest BELType='FF'>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X3Y22.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]</twComp><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y5.B3</twSite><twDelType>net</twDelType><twFanCnt>260</twFanCnt><twDelInfo twEdge="twRising">4.058</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y5.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N436</twComp><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM691/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y8.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N436</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y8.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/modulator_inst/ppm_modulator_inst/state_FSM_FFd3_2</twComp><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX6_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX6_91</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>controller_inst/errors_count[6]</twComp><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX6_4</twBEL><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX6_2_f7</twBEL><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6</twBEL></twPathDel><twLogDel>1.260</twLogDel><twRouteDel>6.212</twRouteDel><twTotDel>7.472</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.346</twSlack><twSrc BELType="FF">comm_fpga_fx2/state_FSM_FFd3</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile64_12_4</twDest><twTotPathDel>7.360</twTotPathDel><twClkSkew dest = "0.508" src = "0.600">0.092</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/state_FSM_FFd3</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile64_12_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>state_FSM_FFd4</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.753</twDelInfo><twComp>state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>fx2Read_out_OBUFT</twComp><twBEL>comm_fpga_fx2/Mmux_h2fValid_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>wr_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/_n1241_inv</twComp><twBEL>controller_inst/regFile_inst/_n1097_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>controller_inst/regFile_inst/_n1097_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/FSM_wr</twComp><twBEL>controller_inst/regFile_inst/_n1289_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>controller_inst/regFile_inst/_n1289_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>controller_inst/regFile_inst/regFile64_12[7]</twComp><twBEL>controller_inst/regFile_inst/regFile64_12_4</twBEL></twPathDel><twLogDel>1.667</twLogDel><twRouteDel>5.693</twRouteDel><twTotDel>7.360</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.350</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twSrc><twDest BELType="FF">controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3</twDest><twTotPathDel>7.393</twTotPathDel><twClkSkew dest = "0.516" src = "0.571">0.055</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twSrc><twDest BELType='FF'>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X3Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]</twComp><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y6.A4</twSite><twDelType>net</twDelType><twFanCnt>259</twFanCnt><twDelInfo twEdge="twRising">3.672</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD_O</twComp><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y7.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N271</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y7.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/modulator_inst/ppm_modulator_inst/load_count_reg[1]</twComp><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.563</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_91</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>controller_inst/errors_count[3]</twComp><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_4</twBEL><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_2_f7</twBEL><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>6.160</twRouteDel><twTotDel>7.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.366</twSlack><twSrc BELType="FF">comm_fpga_fx2/state_FSM_FFd3</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile64_12_7</twDest><twTotPathDel>7.340</twTotPathDel><twClkSkew dest = "0.508" src = "0.600">0.092</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/state_FSM_FFd3</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile64_12_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>state_FSM_FFd4</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.753</twDelInfo><twComp>state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>fx2Read_out_OBUFT</twComp><twBEL>comm_fpga_fx2/Mmux_h2fValid_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>wr_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/_n1241_inv</twComp><twBEL>controller_inst/regFile_inst/_n1097_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>controller_inst/regFile_inst/_n1097_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/FSM_wr</twComp><twBEL>controller_inst/regFile_inst/_n1289_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>controller_inst/regFile_inst/_n1289_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>controller_inst/regFile_inst/regFile64_12[7]</twComp><twBEL>controller_inst/regFile_inst/regFile64_12_7</twBEL></twPathDel><twLogDel>1.647</twLogDel><twRouteDel>5.693</twRouteDel><twTotDel>7.340</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.367</twSlack><twSrc BELType="FF">comm_fpga_fx2/state_FSM_FFd3</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile64_12_6</twDest><twTotPathDel>7.339</twTotPathDel><twClkSkew dest = "0.508" src = "0.600">0.092</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/state_FSM_FFd3</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile64_12_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>state_FSM_FFd4</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.753</twDelInfo><twComp>state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>fx2Read_out_OBUFT</twComp><twBEL>comm_fpga_fx2/Mmux_h2fValid_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>wr_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/_n1241_inv</twComp><twBEL>controller_inst/regFile_inst/_n1097_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>controller_inst/regFile_inst/_n1097_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/FSM_wr</twComp><twBEL>controller_inst/regFile_inst/_n1289_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>controller_inst/regFile_inst/_n1289_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>controller_inst/regFile_inst/regFile64_12[7]</twComp><twBEL>controller_inst/regFile_inst/regFile64_12_6</twBEL></twPathDel><twLogDel>1.646</twLogDel><twRouteDel>5.693</twRouteDel><twTotDel>7.339</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.378</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twSrc><twDest BELType="FF">controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3</twDest><twTotPathDel>7.365</twTotPathDel><twClkSkew dest = "0.516" src = "0.571">0.055</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twSrc><twDest BELType='FF'>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X3Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]</twComp><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y7.A4</twSite><twDelType>net</twDelType><twFanCnt>259</twFanCnt><twDelInfo twEdge="twRising">3.772</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD_O</twComp><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y7.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N259</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y7.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/modulator_inst/ppm_modulator_inst/load_count_reg[1]</twComp><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.563</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_91</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>controller_inst/errors_count[3]</twComp><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_4</twBEL><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_2_f7</twBEL><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>6.132</twRouteDel><twTotDel>7.365</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.385</twSlack><twSrc BELType="FF">comm_fpga_fx2/state_FSM_FFd3</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile64_12_5</twDest><twTotPathDel>7.321</twTotPathDel><twClkSkew dest = "0.508" src = "0.600">0.092</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/state_FSM_FFd3</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile64_12_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>state_FSM_FFd4</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.A5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.753</twDelInfo><twComp>state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>fx2Read_out_OBUFT</twComp><twBEL>comm_fpga_fx2/Mmux_h2fValid_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>wr_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/_n1241_inv</twComp><twBEL>controller_inst/regFile_inst/_n1097_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>controller_inst/regFile_inst/_n1097_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/FSM_wr</twComp><twBEL>controller_inst/regFile_inst/_n1289_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>controller_inst/regFile_inst/_n1289_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>controller_inst/regFile_inst/regFile64_12[7]</twComp><twBEL>controller_inst/regFile_inst/regFile64_12_5</twBEL></twPathDel><twLogDel>1.628</twLogDel><twRouteDel>5.693</twRouteDel><twTotDel>7.321</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.426</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twSrc><twDest BELType="FF">controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5</twDest><twTotPathDel>7.317</twTotPathDel><twClkSkew dest = "0.516" src = "0.571">0.055</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twSrc><twDest BELType='FF'>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X3Y22.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]</twComp><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y7.C4</twSite><twDelType>net</twDelType><twFanCnt>259</twFanCnt><twDelInfo twEdge="twRising">3.931</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y7.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD_O</twComp><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y8.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N261</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y8.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX5_91</twComp><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX5_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.271</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX5_91</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>controller_inst/errors_count[5]</twComp><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX5_4</twBEL><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX5_2_f7</twBEL><twBEL>controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5</twBEL></twPathDel><twLogDel>1.207</twLogDel><twRouteDel>6.110</twRouteDel><twTotDel>7.317</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.427</twSlack><twSrc BELType="FF">comm_fpga_fx2/state_FSM_FFd4</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile64_12_4</twDest><twTotPathDel>7.279</twTotPathDel><twClkSkew dest = "0.508" src = "0.600">0.092</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/state_FSM_FFd4</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile64_12_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>state_FSM_FFd4</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.A4</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">1.672</twDelInfo><twComp>state_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>fx2Read_out_OBUFT</twComp><twBEL>comm_fpga_fx2/Mmux_h2fValid_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>wr_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/_n1241_inv</twComp><twBEL>controller_inst/regFile_inst/_n1097_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>controller_inst/regFile_inst/_n1097_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/FSM_wr</twComp><twBEL>controller_inst/regFile_inst/_n1289_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>controller_inst/regFile_inst/_n1289_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>controller_inst/regFile_inst/regFile64_12[7]</twComp><twBEL>controller_inst/regFile_inst/regFile64_12_4</twBEL></twPathDel><twLogDel>1.667</twLogDel><twRouteDel>5.612</twRouteDel><twTotDel>7.279</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.445</twSlack><twSrc BELType="FF">comm_fpga_fx2/state_FSM_FFd2</twSrc><twDest BELType="FF">controller_inst/regFile_inst/regFile64_2_2</twDest><twTotPathDel>7.292</twTotPathDel><twClkSkew dest = "0.634" src = "0.695">0.061</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>comm_fpga_fx2/state_FSM_FFd2</twSrc><twDest BELType='FF'>controller_inst/regFile_inst/regFile64_2_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fx2Clk_in_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>state_FSM_FFd2</twComp><twBEL>comm_fpga_fx2/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.841</twDelInfo><twComp>state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y41.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>fx2Read_out_OBUFT</twComp><twBEL>comm_fpga_fx2/Mmux_h2fValid_out11</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>wr_o_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/regFile_inst/_n1241_inv</twComp><twBEL>controller_inst/regFile_inst/_n1097_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>controller_inst/regFile_inst/_n1097_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/LBC_wr</twComp><twBEL>controller_inst/regFile_inst/_n1129_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>controller_inst/regFile_inst/_n1129_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>regFile64_2_3</twComp><twBEL>controller_inst/regFile_inst/regFile64_2_2</twBEL></twPathDel><twLogDel>1.618</twLogDel><twRouteDel>5.674</twRouteDel><twTotDel>7.292</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">fx2Clk_in_BUFGP</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;fx2Clk_in&quot; 20.833 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="67" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="17.709" period="20.833" constraintValue="20.833" deviceLimit="3.124" freqLimit="320.102" physResource="controller_inst/modulator_top_inst/fifo_data_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="controller_inst/modulator_top_inst/fifo_data_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y12.CLKA" clockNet="fx2Clk_in_BUFGP"/><twPinLimit anchorID="68" type="MINPERIOD" name="Tbcper_I" slack="19.103" period="20.833" constraintValue="20.833" deviceLimit="1.730" freqLimit="578.035" physResource="fx2Clk_in_BUFGP/BUFG/I0" logResource="fx2Clk_in_BUFGP/BUFG/I0" locationPin="BUFGMUX_X3Y8.I0" clockNet="fx2Clk_in_BUFGP/IBUFG"/><twPinLimit anchorID="69" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/regFile_inst/regFile64_49[3]/SR" logResource="controller_inst/regFile_inst/regFile64_49_0/SR" locationPin="SLICE_X14Y39.SR" clockNet="controller_inst/RST"/><twPinLimit anchorID="70" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/regFile_inst/regFile64_49[3]/SR" logResource="controller_inst/regFile_inst/regFile64_49_1/SR" locationPin="SLICE_X14Y39.SR" clockNet="controller_inst/RST"/><twPinLimit anchorID="71" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/regFile_inst/regFile64_49[3]/SR" logResource="controller_inst/regFile_inst/regFile64_49_2/SR" locationPin="SLICE_X14Y39.SR" clockNet="controller_inst/RST"/><twPinLimit anchorID="72" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/regFile_inst/regFile64_49[3]/SR" logResource="controller_inst/regFile_inst/regFile64_49_3/SR" locationPin="SLICE_X14Y39.SR" clockNet="controller_inst/RST"/><twPinLimit anchorID="73" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/regFile_inst/regFile64_49[7]/SR" logResource="controller_inst/regFile_inst/regFile64_49_4/SR" locationPin="SLICE_X14Y40.SR" clockNet="controller_inst/RST"/><twPinLimit anchorID="74" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/regFile_inst/regFile64_49[7]/SR" logResource="controller_inst/regFile_inst/regFile64_49_5/SR" locationPin="SLICE_X14Y40.SR" clockNet="controller_inst/RST"/><twPinLimit anchorID="75" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/regFile_inst/regFile64_49[7]/SR" logResource="controller_inst/regFile_inst/regFile64_49_6/SR" locationPin="SLICE_X14Y40.SR" clockNet="controller_inst/RST"/><twPinLimit anchorID="76" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/regFile_inst/regFile64_49[7]/SR" logResource="controller_inst/regFile_inst/regFile64_49_7/SR" locationPin="SLICE_X14Y40.SR" clockNet="controller_inst/RST"/><twPinLimit anchorID="77" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/modulator_top_inst/reset_circtuit.count[3]/SR" logResource="controller_inst/modulator_top_inst/reset_circtuit.count_0/SR" locationPin="SLICE_X14Y1.SR" clockNet="controller_inst/RST"/><twPinLimit anchorID="78" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/modulator_top_inst/reset_circtuit.count[3]/SR" logResource="controller_inst/modulator_top_inst/reset_circtuit.count_1/SR" locationPin="SLICE_X14Y1.SR" clockNet="controller_inst/RST"/><twPinLimit anchorID="79" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/modulator_top_inst/reset_circtuit.count[3]/SR" logResource="controller_inst/modulator_top_inst/reset_circtuit.count_2/SR" locationPin="SLICE_X14Y1.SR" clockNet="controller_inst/RST"/><twPinLimit anchorID="80" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/modulator_top_inst/reset_circtuit.count[3]/SR" logResource="controller_inst/modulator_top_inst/reset_circtuit.count_3/SR" locationPin="SLICE_X14Y1.SR" clockNet="controller_inst/RST"/><twPinLimit anchorID="81" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/modulator_top_inst/reset_circtuit.count[6]/SR" logResource="controller_inst/modulator_top_inst/reset_circtuit.count_4/SR" locationPin="SLICE_X14Y2.SR" clockNet="controller_inst/RST"/><twPinLimit anchorID="82" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/modulator_top_inst/reset_circtuit.count[6]/SR" logResource="controller_inst/modulator_top_inst/reset_circtuit.count_5/SR" locationPin="SLICE_X14Y2.SR" clockNet="controller_inst/RST"/><twPinLimit anchorID="83" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/modulator_top_inst/reset_circtuit.count[6]/SR" logResource="controller_inst/modulator_top_inst/reset_circtuit.count_6/SR" locationPin="SLICE_X14Y2.SR" clockNet="controller_inst/RST"/><twPinLimit anchorID="84" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR" locationPin="SLICE_X2Y14.SR" clockNet="controller_inst/modulator_top_inst/nrst_i_inv"/><twPinLimit anchorID="85" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]/SR" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0/SR" locationPin="SLICE_X2Y18.SR" clockNet="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]"/><twPinLimit anchorID="86" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]/SR" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1/SR" locationPin="SLICE_X2Y18.SR" clockNet="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]"/><twPinLimit anchorID="87" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]/SR" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2/SR" locationPin="SLICE_X2Y18.SR" clockNet="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]"/><twPinLimit anchorID="88" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]/SR" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3/SR" locationPin="SLICE_X2Y18.SR" clockNet="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]"/><twPinLimit anchorID="89" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[7]/SR" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6/SR" locationPin="SLICE_X2Y21.SR" clockNet="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]"/><twPinLimit anchorID="90" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[7]/SR" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2/SR" locationPin="SLICE_X2Y21.SR" clockNet="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]"/><twPinLimit anchorID="91" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[7]/SR" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7/SR" locationPin="SLICE_X2Y21.SR" clockNet="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]"/><twPinLimit anchorID="92" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]/SR" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1/SR" locationPin="SLICE_X2Y22.SR" clockNet="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]"/><twPinLimit anchorID="93" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]/SR" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4/SR" locationPin="SLICE_X2Y22.SR" clockNet="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]"/><twPinLimit anchorID="94" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]/SR" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3/SR" locationPin="SLICE_X2Y22.SR" clockNet="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]"/><twPinLimit anchorID="95" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]/SR" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5/SR" locationPin="SLICE_X2Y22.SR" clockNet="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]"/><twPinLimit anchorID="96" type="MINHIGHPULSE" name="Trpw" slack="20.403" period="20.833" constraintValue="10.416" deviceLimit="0.215" physResource="controller_inst/SPI3_inst/wr/SR" logResource="controller_inst/SPI3_inst/wr/SR" locationPin="SLICE_X2Y29.SR" clockNet="controller_inst/RST"/></twPinLimitRpt></twConst><twConst anchorID="97" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_clk100 = PERIOD TIMEGRP &quot;clk100_i&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="98"><twPinLimitBanner>Component Switching Limit Checks: TS_clk100 = PERIOD TIMEGRP &quot;clk100_i&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="99" type="MINPERIOD" name="Tdcmper_CLKFX" slack="2.330" period="5.000" constraintValue="5.000" deviceLimit="2.670" freqLimit="374.532" physResource="controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst/CLKFX" logResource="controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y2.CLKFX" clockNet="controller_inst/modulator_top_inst/clock_gen_200/clkfx"/><twPinLimit anchorID="100" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst/CLKIN" logResource="controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y2.CLKIN" clockNet="controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="101" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst/CLKIN" logResource="controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y2.CLKIN" clockNet="controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="102" type="MINPERIOD" name="Tdcmper_CLKIN" slack="7.330" period="10.000" constraintValue="10.000" deviceLimit="2.670" freqLimit="374.532" physResource="controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst/CLKIN" logResource="controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y2.CLKIN" clockNet="controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="103" type="MAXPERIOD" name="Tdcmper_CLKFX" slack="195.000" period="5.000" constraintValue="5.000" deviceLimit="200.000" freqLimit="5.000" physResource="controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst/CLKFX" logResource="controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y2.CLKFX" clockNet="controller_inst/modulator_top_inst/clock_gen_200/clkfx"/><twPinLimit anchorID="104" type="MAXPERIOD" name="Tdcmper_CLKIN" slack="1990.000" period="10.000" constraintValue="10.000" deviceLimit="2000.000" freqLimit="0.500" physResource="controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst/CLKIN" logResource="controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y2.CLKIN" clockNet="controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="105" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_controller_inst_modulator_top_inst_clock_gen_200_clkfx = PERIOD TIMEGRP         &quot;controller_inst_modulator_top_inst_clock_gen_200_clkfx&quot; TS_clk100 / 2         HIGH 50%;</twConstName><twItemCnt>14020</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7423</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.756</twMinPer></twConstHead><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.244</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType="RAM">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM821/SP</twDest><twTotPathDel>4.564</twTotPathDel><twClkSkew dest = "0.640" src = "0.647">0.007</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType='RAM'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM821/SP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">controller_inst/modulator_top_inst/clk200</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp><twBEL>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.172</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y38.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N488</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM821/SP</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>3.297</twRouteDel><twTotDel>4.564</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">controller_inst/modulator_top_inst/clk200</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.244</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType="RAM">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM822/SP</twDest><twTotPathDel>4.564</twTotPathDel><twClkSkew dest = "0.640" src = "0.647">0.007</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType='RAM'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM822/SP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">controller_inst/modulator_top_inst/clk200</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp><twBEL>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.172</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y38.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N488</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM822/SP</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>3.297</twRouteDel><twTotDel>4.564</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">controller_inst/modulator_top_inst/clk200</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.244</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType="RAM">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM821/DP</twDest><twTotPathDel>4.564</twTotPathDel><twClkSkew dest = "0.640" src = "0.647">0.007</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType='RAM'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM821/DP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">controller_inst/modulator_top_inst/clk200</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp><twBEL>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.172</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y38.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N488</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM821/DP</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>3.297</twRouteDel><twTotDel>4.564</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">controller_inst/modulator_top_inst/clk200</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.244</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType="RAM">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM822/DP</twDest><twTotPathDel>4.564</twTotPathDel><twClkSkew dest = "0.640" src = "0.647">0.007</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType='RAM'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM822/DP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">controller_inst/modulator_top_inst/clk200</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp><twBEL>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.172</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y38.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N488</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM822/DP</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>3.297</twRouteDel><twTotDel>4.564</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">controller_inst/modulator_top_inst/clk200</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.270</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType="RAM">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMB</twDest><twTotPathDel>4.496</twTotPathDel><twClkSkew dest = "0.598" src = "0.647">0.049</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType='RAM'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMB</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">controller_inst/modulator_top_inst/clk200</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp><twBEL>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y31.A6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.015</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl8</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl8</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMD_O</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMB</twBEL></twPathDel><twLogDel>1.213</twLogDel><twRouteDel>3.283</twRouteDel><twTotDel>4.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">controller_inst/modulator_top_inst/clk200</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.270</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType="RAM">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMD</twDest><twTotPathDel>4.496</twTotPathDel><twClkSkew dest = "0.598" src = "0.647">0.049</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType='RAM'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMD</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">controller_inst/modulator_top_inst/clk200</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp><twBEL>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y31.A6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.015</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl8</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl8</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMD_O</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMD</twBEL></twPathDel><twLogDel>1.213</twLogDel><twRouteDel>3.283</twRouteDel><twTotDel>4.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">controller_inst/modulator_top_inst/clk200</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.270</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType="RAM">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMC</twDest><twTotPathDel>4.496</twTotPathDel><twClkSkew dest = "0.598" src = "0.647">0.049</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType='RAM'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">controller_inst/modulator_top_inst/clk200</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp><twBEL>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y31.A6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.015</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl8</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl8</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMD_O</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMC</twBEL></twPathDel><twLogDel>1.213</twLogDel><twRouteDel>3.283</twRouteDel><twTotDel>4.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">controller_inst/modulator_top_inst/clk200</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.270</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType="RAM">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMA</twDest><twTotPathDel>4.496</twTotPathDel><twClkSkew dest = "0.598" src = "0.647">0.049</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType='RAM'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMA</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">controller_inst/modulator_top_inst/clk200</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp><twBEL>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y31.A6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.015</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl8</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl8</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMD_O</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMA</twBEL></twPathDel><twLogDel>1.213</twLogDel><twRouteDel>3.283</twRouteDel><twTotDel>4.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">controller_inst/modulator_top_inst/clk200</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.273</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType="RAM">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD</twDest><twTotPathDel>4.525</twTotPathDel><twClkSkew dest = "0.630" src = "0.647">0.017</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType='RAM'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">controller_inst/modulator_top_inst/clk200</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp><twBEL>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y41.B6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y39.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y39.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_O</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>3.258</twRouteDel><twTotDel>4.525</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">controller_inst/modulator_top_inst/clk200</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.273</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType="RAM">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMC</twDest><twTotPathDel>4.525</twTotPathDel><twClkSkew dest = "0.630" src = "0.647">0.017</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType='RAM'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">controller_inst/modulator_top_inst/clk200</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp><twBEL>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y41.B6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y39.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y39.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_O</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMC</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>3.258</twRouteDel><twTotDel>4.525</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">controller_inst/modulator_top_inst/clk200</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.273</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType="RAM">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB</twDest><twTotPathDel>4.525</twTotPathDel><twClkSkew dest = "0.630" src = "0.647">0.017</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType='RAM'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">controller_inst/modulator_top_inst/clk200</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp><twBEL>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y41.B6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y39.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y39.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_O</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>3.258</twRouteDel><twTotDel>4.525</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">controller_inst/modulator_top_inst/clk200</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.273</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType="RAM">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMA</twDest><twTotPathDel>4.525</twTotPathDel><twClkSkew dest = "0.630" src = "0.647">0.017</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType='RAM'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMA</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">controller_inst/modulator_top_inst/clk200</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp><twBEL>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y41.B6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.277</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y39.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y39.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_O</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMA</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>3.258</twRouteDel><twTotDel>4.525</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">controller_inst/modulator_top_inst/clk200</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.275</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType="RAM">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMA</twDest><twTotPathDel>4.531</twTotPathDel><twClkSkew dest = "0.638" src = "0.647">0.009</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType='RAM'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMA</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">controller_inst/modulator_top_inst/clk200</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp><twBEL>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.172</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y40.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y40.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD_O</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMA</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>3.264</twRouteDel><twTotDel>4.531</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">controller_inst/modulator_top_inst/clk200</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.275</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType="RAM">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD</twDest><twTotPathDel>4.531</twTotPathDel><twClkSkew dest = "0.638" src = "0.647">0.009</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType='RAM'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">controller_inst/modulator_top_inst/clk200</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp><twBEL>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.172</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y40.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y40.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD_O</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>3.264</twRouteDel><twTotDel>4.531</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">controller_inst/modulator_top_inst/clk200</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.275</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType="RAM">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMC</twDest><twTotPathDel>4.531</twTotPathDel><twClkSkew dest = "0.638" src = "0.647">0.009</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType='RAM'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">controller_inst/modulator_top_inst/clk200</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp><twBEL>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.172</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y40.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y40.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD_O</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMC</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>3.264</twRouteDel><twTotDel>4.531</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">controller_inst/modulator_top_inst/clk200</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.275</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType="RAM">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMB</twDest><twTotPathDel>4.531</twTotPathDel><twClkSkew dest = "0.638" src = "0.647">0.009</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType='RAM'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMB</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">controller_inst/modulator_top_inst/clk200</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp><twBEL>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.172</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y40.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y40.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD_O</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMB</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>3.264</twRouteDel><twTotDel>4.531</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">controller_inst/modulator_top_inst/clk200</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.283</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType="RAM">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD</twDest><twTotPathDel>4.489</twTotPathDel><twClkSkew dest = "0.604" src = "0.647">0.043</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType='RAM'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">controller_inst/modulator_top_inst/clk200</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp><twBEL>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl30</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl30</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl30</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD_O</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>3.222</twRouteDel><twTotDel>4.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">controller_inst/modulator_top_inst/clk200</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.283</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType="RAM">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMC</twDest><twTotPathDel>4.489</twTotPathDel><twClkSkew dest = "0.604" src = "0.647">0.043</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType='RAM'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">controller_inst/modulator_top_inst/clk200</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp><twBEL>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl30</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl30</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl30</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD_O</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMC</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>3.222</twRouteDel><twTotDel>4.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">controller_inst/modulator_top_inst/clk200</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.283</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType="RAM">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMB</twDest><twTotPathDel>4.489</twTotPathDel><twClkSkew dest = "0.604" src = "0.647">0.043</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType='RAM'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMB</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">controller_inst/modulator_top_inst/clk200</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp><twBEL>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl30</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl30</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl30</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD_O</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMB</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>3.222</twRouteDel><twTotDel>4.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">controller_inst/modulator_top_inst/clk200</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.283</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType="RAM">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA</twDest><twTotPathDel>4.489</twTotPathDel><twClkSkew dest = "0.604" src = "0.647">0.043</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType='RAM'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">controller_inst/modulator_top_inst/clk200</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp><twBEL>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl30</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl30</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y37.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl30</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y37.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD_O</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>3.222</twRouteDel><twTotDel>4.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">controller_inst/modulator_top_inst/clk200</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.309</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType="RAM">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMA</twDest><twTotPathDel>4.494</twTotPathDel><twClkSkew dest = "0.635" src = "0.647">0.012</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType='RAM'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMA</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">controller_inst/modulator_top_inst/clk200</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp><twBEL>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y43.B6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.409</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y46.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y46.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD_O</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMA</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>3.227</twRouteDel><twTotDel>4.494</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">controller_inst/modulator_top_inst/clk200</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.309</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType="RAM">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD</twDest><twTotPathDel>4.494</twTotPathDel><twClkSkew dest = "0.635" src = "0.647">0.012</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType='RAM'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">controller_inst/modulator_top_inst/clk200</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp><twBEL>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y43.B6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.409</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y46.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y46.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD_O</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>3.227</twRouteDel><twTotDel>4.494</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">controller_inst/modulator_top_inst/clk200</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.309</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType="RAM">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMC</twDest><twTotPathDel>4.494</twTotPathDel><twClkSkew dest = "0.635" src = "0.647">0.012</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType='RAM'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">controller_inst/modulator_top_inst/clk200</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp><twBEL>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y43.B6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.409</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y46.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y46.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD_O</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMC</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>3.227</twRouteDel><twTotDel>4.494</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">controller_inst/modulator_top_inst/clk200</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.309</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType="RAM">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMB</twDest><twTotPathDel>4.494</twTotPathDel><twClkSkew dest = "0.635" src = "0.647">0.012</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType='RAM'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMB</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">controller_inst/modulator_top_inst/clk200</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp><twBEL>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y43.B6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.409</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y46.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y46.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD_O</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMB</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>3.227</twRouteDel><twTotDel>4.494</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">controller_inst/modulator_top_inst/clk200</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.319</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType="RAM">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM682/DP</twDest><twTotPathDel>4.487</twTotPathDel><twClkSkew dest = "0.638" src = "0.647">0.009</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType='RAM'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM682/DP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">controller_inst/modulator_top_inst/clk200</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp><twBEL>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y41.D6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y39.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y39.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N432</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM682/DP</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>3.220</twRouteDel><twTotDel>4.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">controller_inst/modulator_top_inst/clk200</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.319</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType="RAM">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM682/SP</twDest><twTotPathDel>4.487</twTotPathDel><twClkSkew dest = "0.638" src = "0.647">0.009</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType='RAM'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM682/SP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">controller_inst/modulator_top_inst/clk200</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp><twBEL>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y41.D6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y39.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y39.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N432</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM682/SP</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>3.220</twRouteDel><twTotDel>4.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">controller_inst/modulator_top_inst/clk200</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.319</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType="RAM">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM681/SP</twDest><twTotPathDel>4.487</twTotPathDel><twClkSkew dest = "0.638" src = "0.647">0.009</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType='RAM'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM681/SP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">controller_inst/modulator_top_inst/clk200</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp><twBEL>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y41.D6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y39.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y39.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N432</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM681/SP</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>3.220</twRouteDel><twTotDel>4.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">controller_inst/modulator_top_inst/clk200</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.319</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType="RAM">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM681/DP</twDest><twTotPathDel>4.487</twTotPathDel><twClkSkew dest = "0.638" src = "0.647">0.009</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType='RAM'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM681/DP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">controller_inst/modulator_top_inst/clk200</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp><twBEL>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y41.D6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y39.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y39.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N432</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM681/DP</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>3.220</twRouteDel><twTotDel>4.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">controller_inst/modulator_top_inst/clk200</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.325</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType="RAM">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM662/SP</twDest><twTotPathDel>4.538</twTotPathDel><twClkSkew dest = "0.695" src = "0.647">-0.048</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType='RAM'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM662/SP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">controller_inst/modulator_top_inst/clk200</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp><twBEL>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y43.B6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.409</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y48.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y48.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N424</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM662/SP</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>3.271</twRouteDel><twTotDel>4.538</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">controller_inst/modulator_top_inst/clk200</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.325</twSlack><twSrc BELType="FF">controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType="RAM">controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM661/SP</twDest><twTotPathDel>4.538</twTotPathDel><twClkSkew dest = "0.695" src = "0.647">-0.048</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twSrc><twDest BELType='RAM'>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM661/SP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">controller_inst/modulator_top_inst/clk200</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp><twBEL>controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>controller_inst/modulator_top_inst/errors_count_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y43.B6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.409</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y48.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y48.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N424</twComp><twBEL>controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM661/SP</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>3.271</twRouteDel><twTotDel>4.538</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">controller_inst/modulator_top_inst/clk200</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="166"><twPinLimitBanner>Component Switching Limit Checks: TS_controller_inst_modulator_top_inst_clock_gen_200_clkfx = PERIOD TIMEGRP
        &quot;controller_inst_modulator_top_inst_clock_gen_200_clkfx&quot; TS_clk100 / 2
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="167" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="1.876" period="5.000" constraintValue="5.000" deviceLimit="3.124" freqLimit="320.102" physResource="controller_inst/modulator_top_inst/fifo_data_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="controller_inst/modulator_top_inst/fifo_data_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X1Y12.CLKB" clockNet="controller_inst/modulator_top_inst/clk200"/><twPinLimit anchorID="168" type="MINPERIOD" name="Tbcper_I" slack="3.270" period="5.000" constraintValue="5.000" deviceLimit="1.730" freqLimit="578.035" physResource="controller_inst/modulator_top_inst/clock_gen_200/clkout1_buf/I0" logResource="controller_inst/modulator_top_inst/clock_gen_200/clkout1_buf/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="controller_inst/modulator_top_inst/clock_gen_200/clkfx"/><twPinLimit anchorID="169" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N472/CLK" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM782/DP/CLK" locationPin="SLICE_X0Y3.CLK" clockNet="controller_inst/modulator_top_inst/clk200"/><twPinLimit anchorID="170" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N472/CLK" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM781/DP/CLK" locationPin="SLICE_X0Y3.CLK" clockNet="controller_inst/modulator_top_inst/clk200"/><twPinLimit anchorID="171" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N472/CLK" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM782/SP/CLK" locationPin="SLICE_X0Y3.CLK" clockNet="controller_inst/modulator_top_inst/clk200"/><twPinLimit anchorID="172" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N472/CLK" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM781/SP/CLK" locationPin="SLICE_X0Y3.CLK" clockNet="controller_inst/modulator_top_inst/clk200"/><twPinLimit anchorID="173" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_O/CLK" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMA/CLK" locationPin="SLICE_X0Y5.CLK" clockNet="controller_inst/modulator_top_inst/clk200"/><twPinLimit anchorID="174" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_O/CLK" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMB/CLK" locationPin="SLICE_X0Y5.CLK" clockNet="controller_inst/modulator_top_inst/clk200"/><twPinLimit anchorID="175" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_O/CLK" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMC/CLK" locationPin="SLICE_X0Y5.CLK" clockNet="controller_inst/modulator_top_inst/clk200"/><twPinLimit anchorID="176" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_O/CLK" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD/CLK" locationPin="SLICE_X0Y5.CLK" clockNet="controller_inst/modulator_top_inst/clk200"/><twPinLimit anchorID="177" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_RAMD_O/CLK" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_RAMA/CLK" locationPin="SLICE_X0Y7.CLK" clockNet="controller_inst/modulator_top_inst/clk200"/><twPinLimit anchorID="178" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_RAMD_O/CLK" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_RAMB/CLK" locationPin="SLICE_X0Y7.CLK" clockNet="controller_inst/modulator_top_inst/clk200"/><twPinLimit anchorID="179" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_RAMD_O/CLK" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_RAMC/CLK" locationPin="SLICE_X0Y7.CLK" clockNet="controller_inst/modulator_top_inst/clk200"/><twPinLimit anchorID="180" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_RAMD_O/CLK" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_RAMD/CLK" locationPin="SLICE_X0Y7.CLK" clockNet="controller_inst/modulator_top_inst/clk200"/><twPinLimit anchorID="181" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_RAMD_O/CLK" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_RAMA/CLK" locationPin="SLICE_X0Y8.CLK" clockNet="controller_inst/modulator_top_inst/clk200"/><twPinLimit anchorID="182" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_RAMD_O/CLK" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_RAMB/CLK" locationPin="SLICE_X0Y8.CLK" clockNet="controller_inst/modulator_top_inst/clk200"/><twPinLimit anchorID="183" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_RAMD_O/CLK" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_RAMC/CLK" locationPin="SLICE_X0Y8.CLK" clockNet="controller_inst/modulator_top_inst/clk200"/><twPinLimit anchorID="184" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_RAMD_O/CLK" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_RAMD/CLK" locationPin="SLICE_X0Y8.CLK" clockNet="controller_inst/modulator_top_inst/clk200"/><twPinLimit anchorID="185" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N480/CLK" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM802/DP/CLK" locationPin="SLICE_X0Y10.CLK" clockNet="controller_inst/modulator_top_inst/clk200"/><twPinLimit anchorID="186" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N480/CLK" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM801/DP/CLK" locationPin="SLICE_X0Y10.CLK" clockNet="controller_inst/modulator_top_inst/clk200"/><twPinLimit anchorID="187" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N480/CLK" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM802/SP/CLK" locationPin="SLICE_X0Y10.CLK" clockNet="controller_inst/modulator_top_inst/clk200"/><twPinLimit anchorID="188" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N480/CLK" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM801/SP/CLK" locationPin="SLICE_X0Y10.CLK" clockNet="controller_inst/modulator_top_inst/clk200"/><twPinLimit anchorID="189" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_RAMD_O/CLK" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_RAMA/CLK" locationPin="SLICE_X0Y13.CLK" clockNet="controller_inst/modulator_top_inst/clk200"/><twPinLimit anchorID="190" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_RAMD_O/CLK" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_RAMB/CLK" locationPin="SLICE_X0Y13.CLK" clockNet="controller_inst/modulator_top_inst/clk200"/><twPinLimit anchorID="191" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_RAMD_O/CLK" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_RAMC/CLK" locationPin="SLICE_X0Y13.CLK" clockNet="controller_inst/modulator_top_inst/clk200"/><twPinLimit anchorID="192" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_RAMD_O/CLK" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_RAMD/CLK" locationPin="SLICE_X0Y13.CLK" clockNet="controller_inst/modulator_top_inst/clk200"/><twPinLimit anchorID="193" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_RAMD_O/CLK" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_RAMA/CLK" locationPin="SLICE_X0Y14.CLK" clockNet="controller_inst/modulator_top_inst/clk200"/><twPinLimit anchorID="194" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_RAMD_O/CLK" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_RAMB/CLK" locationPin="SLICE_X0Y14.CLK" clockNet="controller_inst/modulator_top_inst/clk200"/><twPinLimit anchorID="195" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_RAMD_O/CLK" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_RAMC/CLK" locationPin="SLICE_X0Y14.CLK" clockNet="controller_inst/modulator_top_inst/clk200"/><twPinLimit anchorID="196" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_RAMD_O/CLK" logResource="controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_RAMD/CLK" locationPin="SLICE_X0Y14.CLK" clockNet="controller_inst/modulator_top_inst/clk200"/></twPinLimitRpt></twConst><twConstRollupTable uID="2" anchorID="197"><twConstRollup name="TS_clk100" fullName="TS_clk100 = PERIOD TIMEGRP &quot;clk100_i&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.340" actualRollup="9.512" errors="0" errorRollup="0" items="0" itemsRollup="14020"/><twConstRollup name="TS_controller_inst_modulator_top_inst_clock_gen_200_clkfx" fullName="TS_controller_inst_modulator_top_inst_clock_gen_200_clkfx = PERIOD TIMEGRP         &quot;controller_inst_modulator_top_inst_clock_gen_200_clkfx&quot; TS_clk100 / 2         HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="4.756" actualRollup="N/A" errors="0" errorRollup="0" items="14020" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="198">0</twUnmetConstCnt><twDataSheet anchorID="199" twNameLen="15"><twClk2SUList anchorID="200" twDestWidth="8"><twDest>clk100_i</twDest><twClk2SU><twSrc>clk100_i</twSrc><twRiseRise>4.756</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="201" twDestWidth="9"><twDest>fx2Clk_in</twDest><twClk2SU><twSrc>fx2Clk_in</twSrc><twRiseRise>7.779</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="202"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>62299</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>12745</twConnCnt></twConstCov><twStats anchorID="203"><twMinPer>7.779</twMinPer><twFootnote number="1" /><twMaxFreq>128.551</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Jun 06 11:57:05 2020 </twTimestamp></twFoot><twClientInfo anchorID="204"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 262 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
