library IEEE;
use IEEE.STD_LOGIC_1164.all;
--use ieee.numeric_std.all;

entity AddSub4 is
port(	a	:	in std_logic_vector(3 downto 0);
		b	:	in std_logic_vector(3 downto 0);
		cin : in std_logic;
		sub:	in std_logic;
		s	:	out std_logic_vector(3 downto 0);
		cout:	out std_logic);

end AddSub4;

architecture Structural2 of AddSub4 is

	signal s_b : std_logic_vector(3 downto 0);
	
	begin
		s_b <= b when (sub = '0') else not b;
		add: entity work.Adder4(Structural)
			port map(a => a,
						b => s_b,
						cin => sub,
						s => s,
						cout => cout);
					
	
end Structural2;
	
	
