#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Feb 14 12:59:24 2023
# Process ID: 23214
# Current directory: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger
# Command line: vivado /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.xpr
# Log file: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/vivado.log
# Journal file: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.xpr
WARNING: [BD 41-2576] File '/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci' referenced by design 'design_1' could not be found.
WARNING: [BD 41-2576] File '/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.xci' referenced by design 'design_1' could not be found.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/12-FPGA/20_DL3_HLS/timestamp/timestamp'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/12-FPGA/20_DL3_HLS/clu_2022'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/12-FPGA/20_DL3_HLS/maclogger_2022_30port_64bit'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-2576] File '/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_30ports_double_FIFO_pinned_64bit_uart1_can_clutimingfix_card1/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/synth/bd_926b.v' referenced by design 'bd_926b' could not be found.
WARNING: [BD 41-2576] File '/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_30ports_double_FIFO_pinned_64bit_uart1_can_clutimingfix_card1/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/sim/bd_926b.v' referenced by design 'bd_926b' could not be found.
WARNING: [BD 41-2576] File '/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_30ports_double_FIFO_pinned_64bit_uart1_can_clutimingfix_card1/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/hw_handoff/design_1_axi_ethernet_3_0.hwh' referenced by design 'bd_926b' could not be found.
WARNING: [BD 41-2576] File '/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_30ports_double_FIFO_pinned_64bit_uart1_can_clutimingfix_card1/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/hw_handoff/design_1_axi_ethernet_3_0_bd.tcl' referenced by design 'bd_926b' could not be found.
WARNING: [BD 41-2576] File '/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_30ports_double_FIFO_pinned_64bit_uart1_can_clutimingfix_card1/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/synth/design_1_axi_ethernet_3_0.hwdef' referenced by design 'bd_926b' could not be found.
WARNING: [BD 41-2576] File '/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_30ports_double_FIFO_pinned_64bit_uart1_can_clutimingfix_card1/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/sim/bd_926b.protoinst' referenced by design 'bd_926b' could not be found.
WARNING: [BD 41-2576] File '/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_30ports_double_FIFO_pinned_64bit_uart1_can_clutimingfix_card1/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/hw_handoff/design_1_axi_ethernet_4_0.hwh' referenced by design 'bd_53da' could not be found.
WARNING: [BD 41-2576] File '/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_30ports_double_FIFO_pinned_64bit_uart1_can_clutimingfix_card1/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/hw_handoff/design_1_axi_ethernet_4_0_bd.tcl' referenced by design 'bd_53da' could not be found.
WARNING: [BD 41-2576] File '/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_30ports_double_FIFO_pinned_64bit_uart1_can_clutimingfix_card1/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/synth/design_1_axi_ethernet_4_0.hwdef' referenced by design 'bd_53da' could not be found.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 7346.484 ; gain = 65.137 ; free physical = 4741 ; free virtual = 9839
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_auto_pc_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_auto_pc_1 
Excluding slave segment /axi_ethernet_2/s_axi/Reg0 from address space /mac_logger_2/Data_m_axi_mac_fifo.
Excluding slave segment /axi_ethernet_sw2_fifo/S_AXI/Mem0 from address space /mac_logger_2/Data_m_axi_mac_fifo.
Excluding slave segment /axi_ethernet_1/s_axi/Reg0 from address space /mac_logger_1/Data_m_axi_mac_fifo.
Excluding slave segment /axi_ethernet_sw1_fifo/S_AXI/Mem0 from address space /mac_logger_1/Data_m_axi_mac_fifo.
Excluding slave segment /axi_ethernet_0/s_axi/Reg0 from address space /mac_logger_0/Data_m_axi_mac_fifo.
Excluding slave segment /axi_ethernet_sw0_fifo/S_AXI/Mem0 from address space /mac_logger_0/Data_m_axi_mac_fifo.
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_canfd clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_canfd clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_1_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_1_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_xc_ps_clu/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_xc_ps_clu/s00_couplers/auto_us/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(1) and /axi_xc_ps_mac/xbar/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP1_FPD(1) and /axi_xc_ps_mac/xbar/M00_AXI(0)
WARNING: [BD 41-927] Following properties on pin /clu_0/ap_clk have been updated from connected ip, but BD cell '/clu_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999985 
Please resolve any mismatches by directly setting properties on BD cell </clu_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /mac_logger_2/ap_clk have been updated from connected ip, but BD cell '/mac_logger_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999985 
Please resolve any mismatches by directly setting properties on BD cell </mac_logger_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /mac_logger_1/ap_clk have been updated from connected ip, but BD cell '/mac_logger_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999985 
Please resolve any mismatches by directly setting properties on BD cell </mac_logger_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /mac_logger_0/ap_clk have been updated from connected ip, but BD cell '/mac_logger_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999985 
Please resolve any mismatches by directly setting properties on BD cell </mac_logger_0> to completely resolve these warnings.
Wrote  : </export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_clu/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_clu/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_clu/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_clu/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_mac/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_mac/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_mac/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_mac/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_mac/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_mac/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/xbar/m_axi_rid'(2) to pin: '/axi_xc_ps_mac/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/xbar/m_axi_bid'(2) to pin: '/axi_xc_ps_mac/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_mac2_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_xc_mac2_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_mac0_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_xc_mac0_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_mac1_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_xc_mac1_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_clu_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_clu_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_clu_ipcore/s01_couplers/auto_pc/s_axi_awlock'(1) to pin: '/axi_clu_ipcore/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/axi_xc_ps_mac/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/axi_xc_ps_mac/M00_AXI_arid'(2) - Only lower order bits will be connected.
VHDL Output written to : /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_clu/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_clu/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_clu/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_clu/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_mac/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_mac/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_mac/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_mac/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_xc_ps_mac/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_xc_ps_mac/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/xbar/m_axi_rid'(2) to pin: '/axi_xc_ps_mac/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_ps_mac/xbar/m_axi_bid'(2) to pin: '/axi_xc_ps_mac/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_mac2_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_xc_mac2_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_mac0_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_xc_mac0_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_xc_mac1_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_xc_mac1_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_clu_ipcore/s01_couplers/auto_pc/s_axi_arlock'(1) to pin: '/axi_clu_ipcore/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_clu_ipcore/s01_couplers/auto_pc/s_axi_awlock'(1) to pin: '/axi_clu_ipcore/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/axi_xc_ps_mac/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/axi_xc_ps_mac/M00_AXI_arid'(2) - Only lower order bits will be connected.
VHDL Output written to : /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/hw_handoff/design_1_axi_ethernet_3_0.hwh
Generated Block Design Tcl file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/hw_handoff/design_1_axi_ethernet_3_0_bd.tcl
Generated Hardware Definition File /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_3_0/bd_0/synth/design_1_axi_ethernet_3_0.hwdef
Exporting to file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/hw_handoff/design_1_axi_ethernet_4_0.hwh
Generated Block Design Tcl file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/hw_handoff/design_1_axi_ethernet_4_0_bd.tcl
Generated Hardware Definition File /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_4_0/bd_0/synth/design_1_axi_ethernet_4_0.hwdef
Exporting to file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/hw_handoff/design_1_axi_ethernet_0_0.hwh
Generated Block Design Tcl file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/hw_handoff/design_1_axi_ethernet_0_0_bd.tcl
Generated Hardware Definition File /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/synth/design_1_axi_ethernet_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_1_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_xc_ps_clu/s00_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_xc_ps_mac/s00_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_xc_ps_mac/s01_couplers/auto_us .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_xc_ps_mac/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_xc_mac2_ipcore/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_xc_mac0_ipcore/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_xc_mac1_ipcore/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_clu_ipcore/s01_couplers/auto_pc .
Exporting to file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Tue Feb 14 13:02:53 2023] Launched synth_1...
Run output will be captured here: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.runs/synth_1/runme.log
[Tue Feb 14 13:02:53 2023] Launched impl_1...
Run output will be captured here: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:03:49 ; elapsed = 00:02:26 . Memory (MB): peak = 8188.012 ; gain = 17.125 ; free physical = 4333 ; free virtual = 9475
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Tue Feb 14 13:10:40 2023] Launched synth_1...
Run output will be captured here: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.runs/synth_1/runme.log
[Tue Feb 14 13:10:40 2023] Launched impl_1...
Run output will be captured here: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.runs/impl_1/runme.log
file copy -force /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.runs/impl_1/design_1_wrapper.bit /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger3.bit
write_hw_platform -fixed -include_bit -force -file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (/tools/Xilinx/Vivado/2020.2/data/embeddedsw) loading 0 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 8188.012 ; gain = 0.000 ; free physical = 11892 ; free virtual = 21109
open_bd_design {/export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_0
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_1
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_2
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_3
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_4
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_5
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_6
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_7
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_ethernet_sw0_fifo
Adding component instance block -- xilinx.com:ip:axi_ethernet:7.2 - axi_ethernet_1
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_ethernet_sw1_fifo
Adding component instance block -- xilinx.com:ip:axi_ethernet:7.2 - axi_ethernet_2
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_ethernet_sw2_fifo
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_1_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_lin_ipcore
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_canfd_ipcore
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_0
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_1
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_2
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_5
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_6
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_7
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_8
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_9
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_canfd
Adding component instance block -- xilinx.com:ip:gmii_to_rgmii:4.1 - gmii_to_rgmii_0
Adding component instance block -- xilinx.com:ip:gmii_to_rgmii:4.1 - gmii_to_rgmii_1
Adding component instance block -- xilinx.com:ip:gmii_to_rgmii:4.1 - gmii_to_rgmii_2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_sw_mac_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_10
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_11
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_3
Adding component instance block -- xilinx.com:ip:canfd:3.0 - canfd_4
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_0
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_1
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_2
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_3
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_4
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_5
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_6
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_7
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_uart_ipcore
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - sgmii_signal_detect
Adding component instance block -- xilinx.com:hls:timestamp:1.0 - timestamp_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_ps_clu
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_ps_mac
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_8
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_9
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_mac2_ipcore
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_mac0_ipcore
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_xc_mac1_ipcore
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_clu_ipcore
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_ethernet_sw2_fifo1
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_ethernet_sw1_fifo1
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_ethernet_sw0_fifo1
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_10
Adding component instance block -- user.org:user:CHIPDLIN:1.02 - CHIPDLIN_11
Adding component instance block -- xilinx.com:hls:clu:1.0 - clu_0
Adding component instance block -- xilinx.com:hls:mac_logger:1.0 - mac_logger_2
Adding component instance block -- xilinx.com:hls:mac_logger:1.0 - mac_logger_1
Adding component instance block -- xilinx.com:hls:mac_logger:1.0 - mac_logger_0
Adding component instance block -- xilinx.com:ip:axi_ethernet:7.2 - axi_ethernet_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - sgmii_signal_detect1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - sgmii_signal_detect2
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_1
Excluding slave segment /axi_ethernet_2/s_axi/Reg0 from address space /mac_logger_2/Data_m_axi_mac_fifo.
Excluding slave segment /axi_ethernet_sw2_fifo/S_AXI/Mem0 from address space /mac_logger_2/Data_m_axi_mac_fifo.
Excluding slave segment /axi_ethernet_1/s_axi/Reg0 from address space /mac_logger_1/Data_m_axi_mac_fifo.
Excluding slave segment /axi_ethernet_sw1_fifo/S_AXI/Mem0 from address space /mac_logger_1/Data_m_axi_mac_fifo.
Excluding slave segment /axi_ethernet_0/s_axi/Reg0 from address space /mac_logger_0/Data_m_axi_mac_fifo.
Excluding slave segment /axi_ethernet_sw0_fifo/S_AXI/Mem0 from address space /mac_logger_0/Data_m_axi_mac_fifo.
Successfully read diagram <design_1> from block design file </export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
INFO: [axi_eth_rule-354] Checking if the object is present to enable block automation :1:
set_property location {11 5632 1247} [get_bd_cells axi_ethernet_0]
file copy -force /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger.runs/impl_1/design_1_wrapper.bit /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/datalogger3.bit
write_hw_platform -fixed -include_bit -force -file /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/design_1_wrapper.xsa ...
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: /export/zd-fs/00_shared_folder/projects/02-NG-Datalogger/20-Baseline/13.proj_dl3_v1r1/fpga/dl3a_v1.0_5EV_SGMII_MAC1G_rxoutclk/datalogger/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 8188.012 ; gain = 0.000 ; free physical = 10442 ; free virtual = 20269
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 14 15:05:38 2023...
