{"Source Block": ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@80:90@HdlIdDef", "  input                 s_axi_rready);\n\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n"], "Clone Blocks": [["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@110:120", "\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n"], ["hdl/library/axi_usb_fx3/axi_usb_fx3.v@112:122", "  wire            up_clk;\n\n  // internal signals\n\n  wire    [13:0]  up_raddr;\n  wire    [31:0]  up_rdata;\n  wire            up_rack;\n  wire            up_wack;\n  wire            up_wreq;\n  wire    [13:0]  up_waddr;\n  wire    [31:0]  up_wdata;\n"], ["hdl/library/altera/axi_adxcvr/axi_adxcvr.v@73:83", "\n  // internal signals\n\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq;\n  wire    [ 9:0]                up_waddr;\n  wire    [31:0]                up_wdata;\n  wire                          up_wack;\n  wire                          up_rreq;\n  wire    [ 9:0]                up_raddr;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate.v@79:89", "  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@108:118", "\n  reg     [15:0]    adc_data_m2 = 'd0;\n\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n"], ["hdl/library/axi_gpreg/axi_gpreg.v@130:140", "  reg               up_rack = 'd0;\n  reg     [ 31:0]   up_rdata = 'd0;\n\n  // internal signals\n\n  wire              up_rstn;\n  wire              up_clk;\n  wire              up_wreq;\n  wire    [ 13:0]   up_waddr;\n  wire    [ 31:0]   up_wdata;\n  wire              up_rreq;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate.v@77:87", "  input                 s_axi_rready);\n\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n"], ["hdl/library/altera/axi_adxcvr/axi_adxcvr.v@71:81", "  output  [31:0]                s_axi_rdata,\n  input                         s_axi_rready);\n\n  // internal signals\n\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq;\n  wire    [ 9:0]                up_waddr;\n  wire    [31:0]                up_wdata;\n  wire                          up_wack;\n"], ["hdl/library/axi_usb_fx3/axi_usb_fx3.v@111:121", "  wire            up_rstn;\n  wire            up_clk;\n\n  // internal signals\n\n  wire    [13:0]  up_raddr;\n  wire    [31:0]  up_rdata;\n  wire            up_rack;\n  wire            up_wack;\n  wire            up_wreq;\n  wire    [13:0]  up_waddr;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@79:89", "  output      [ 1:0]    s_axi_rresp,\n  input                 s_axi_rready);\n\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@76:86", "  output      [ 1:0]    s_axi_rresp,\n  input                 s_axi_rready);\n\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate.v@78:88", "\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@77:87", "  input                 s_axi_rready);\n\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@109:119", "  reg     [15:0]    adc_data_m2 = 'd0;\n\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@111:121", "  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@78:88", "\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate.v@76:86", "  output      [ 1:0]    s_axi_rresp,\n  input                 s_axi_rready);\n\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@82:92", "  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@79:89", "  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@81:91", "\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n"], ["hdl/library/altera/axi_adxcvr/axi_adxcvr.v@72:82", "  input                         s_axi_rready);\n\n  // internal signals\n\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq;\n  wire    [ 9:0]                up_waddr;\n  wire    [31:0]                up_wdata;\n  wire                          up_wack;\n  wire                          up_rreq;\n"]], "Diff Content": {"Delete": [[85, "  wire              up_rstn;\n"]], "Add": []}}