INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 12:08:33 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : iir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 oehb5/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mux2/tehb1/data_reg_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 0.481ns (15.257%)  route 2.672ns (84.743%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 5.101 - 4.000 ) 
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1004, unset)         1.220     1.220    oehb5/clk
    SLICE_X60Y113        FDCE                                         r  oehb5/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y113        FDCE (Prop_fdce_C_Q)         0.223     1.443 f  oehb5/data_reg_reg[3]/Q
                         net (fo=3, routed)           0.509     1.952    oehb5/Q[3]
    SLICE_X62Y114        LUT4 (Prop_lut4_I0_O)        0.043     1.995 r  oehb5/x_ce1_INST_0_i_8/O
                         net (fo=5, routed)           0.474     2.469    oehb5/x_ce1_INST_0_i_8_n_0
    SLICE_X61Y114        LUT6 (Prop_lut6_I4_O)        0.043     2.512 f  oehb5/x_address1[10]_INST_0_i_4/O
                         net (fo=3, routed)           0.349     2.861    control_merge2/oehb1/data_reg_reg[0]_7
    SLICE_X58Y112        LUT6 (Prop_lut6_I1_O)        0.043     2.904 f  control_merge2/oehb1/x_address1[10]_INST_0_i_2/O
                         net (fo=24, routed)          0.225     3.129    tehb0/q0_reg_2
    SLICE_X57Y113        LUT6 (Prop_lut6_I2_O)        0.043     3.172 r  tehb0/q0_reg_i_19/O
                         net (fo=2, routed)           0.333     3.505    muli0/oehb/gen_assignements[0].first_assignment.regs_reg[0]
    SLICE_X55Y112        LUT6 (Prop_lut6_I2_O)        0.043     3.548 r  muli0/oehb/full_reg_i_3/O
                         net (fo=8, routed)           0.439     3.987    fork3/generateBlocks[1].regblock/full_reg_reg
    SLICE_X46Y112        LUT6 (Prop_lut6_I2_O)        0.043     4.030 r  fork3/generateBlocks[1].regblock/data_reg[31]_i_1__4/O
                         net (fo=32, routed)          0.342     4.373    mux2/tehb1/E[0]
    SLICE_X42Y112        FDCE                                         r  mux2/tehb1/data_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=1004, unset)         1.101     5.101    mux2/tehb1/clk
    SLICE_X42Y112        FDCE                                         r  mux2/tehb1/data_reg_reg[20]/C
                         clock pessimism              0.013     5.114    
                         clock uncertainty           -0.035     5.079    
    SLICE_X42Y112        FDCE (Setup_fdce_C_CE)      -0.178     4.901    mux2/tehb1/data_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          4.901    
                         arrival time                          -4.373    
  -------------------------------------------------------------------
                         slack                                  0.528    




