;redcode
;assert 1
	SPL 0, <-74
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ 821, 103
	DJN -1, @-20
	SUB @121, 103
	SLT 210, 31
	SLT 700, 80
	ADD 210, 31
	SLT <0, @2
	SUB @121, 103
	CMP @-127, 100
	SUB @-127, 100
	SUB @121, 103
	SUB @121, 103
	SLT <0, @2
	ADD 210, 31
	SLT <0, @2
	CMP -207, <-120
	DAT <3, <-44
	DJN -1, @-20
	SLT 210, 30
	SLT 210, 30
	SLT @0, @2
	DJN -1, @-20
	SLT <0, @2
	CMP -207, <-120
	SUB @-127, 100
	SLT 700, 80
	SUB @-127, 100
	CMP @121, 103
	SUB @-127, 100
	SUB @-127, 100
	SUB 210, 31
	SPL 210, 30
	DAT <3, <-44
	SPL 210, 30
	SUB 210, 31
	SLT 700, 80
	MOV -1, <-20
	DJN -1, @-20
	CMP 0, 800
	SLT <0, @2
	SUB 0, -1
	SPL 0, <-74
	SUB 0, -1
	SUB 0, -1
	CMP -207, <-120
