// File auto-generated by Padrick 0.1.0.post0.dev37+gc5ae078
package pkg_internal_alsaqr_periph_padframe_periphs;
  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_can_0_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_can_0_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_can_1_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_can_1_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_can_2_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_can_2_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_can_3_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_can_3_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_cam0_0_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_cam0_0_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_cam0_1_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_cam0_1_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_cam0_2_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_cam0_2_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_cam0_3_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_cam0_3_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_cam0_4_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_cam0_4_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_cam0_5_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_cam0_5_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_cam0_6_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_cam0_6_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_cam0_7_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_cam0_7_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_cam0_8_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_cam0_8_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_cam0_9_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_cam0_9_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_cam0_10_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_cam0_10_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_cam1_0_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_cam1_0_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_cam1_1_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_cam1_1_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_cam1_2_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_cam1_2_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_cam1_3_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_cam1_3_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_cam1_4_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_cam1_4_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_cam1_5_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_cam1_5_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_cam1_6_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_cam1_6_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_cam1_7_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_cam1_7_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_cam1_8_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_cam1_8_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_cam1_9_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_cam1_9_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_cam1_10_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_cam1_10_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_sdio1_0_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_sdio1_0_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_sdio1_1_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_sdio1_1_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_sdio1_2_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_sdio1_2_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_sdio1_3_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_sdio1_3_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_sdio1_4_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_sdio1_4_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_sdio1_5_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_sdio1_5_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_sdio1_6_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_sdio1_6_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_sdio1_7_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_sdio1_7_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_hyper1_0_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_hyper1_0_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_hyper1_1_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_hyper1_1_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_hyper1_2_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_hyper1_2_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_hyper1_3_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_hyper1_3_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_hyper1_4_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_hyper1_4_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_hyper1_5_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_hyper1_5_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_hyper1_6_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_hyper1_6_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_hyper1_7_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_hyper1_7_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_hyper1_8_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_hyper1_8_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_hyper1_9_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_hyper1_9_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_hyper1_10_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_hyper1_10_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_hyper1_11_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_hyper1_11_t;

  typedef struct packed{
    logic  chip2pad;
    logic  oen;
  } mux_to_pad_pad_mx_hyper1_12_t;

  typedef struct packed{
    logic  pad2chip;
  } pad_to_mux_pad_mx_hyper1_12_t;

  typedef struct packed{
    mux_to_pad_pad_mx_can_0_t pad_mx_can_0;
    mux_to_pad_pad_mx_can_1_t pad_mx_can_1;
    mux_to_pad_pad_mx_can_2_t pad_mx_can_2;
    mux_to_pad_pad_mx_can_3_t pad_mx_can_3;
    mux_to_pad_pad_mx_cam0_0_t pad_mx_cam0_0;
    mux_to_pad_pad_mx_cam0_1_t pad_mx_cam0_1;
    mux_to_pad_pad_mx_cam0_2_t pad_mx_cam0_2;
    mux_to_pad_pad_mx_cam0_3_t pad_mx_cam0_3;
    mux_to_pad_pad_mx_cam0_4_t pad_mx_cam0_4;
    mux_to_pad_pad_mx_cam0_5_t pad_mx_cam0_5;
    mux_to_pad_pad_mx_cam0_6_t pad_mx_cam0_6;
    mux_to_pad_pad_mx_cam0_7_t pad_mx_cam0_7;
    mux_to_pad_pad_mx_cam0_8_t pad_mx_cam0_8;
    mux_to_pad_pad_mx_cam0_9_t pad_mx_cam0_9;
    mux_to_pad_pad_mx_cam0_10_t pad_mx_cam0_10;
    mux_to_pad_pad_mx_cam1_0_t pad_mx_cam1_0;
    mux_to_pad_pad_mx_cam1_1_t pad_mx_cam1_1;
    mux_to_pad_pad_mx_cam1_2_t pad_mx_cam1_2;
    mux_to_pad_pad_mx_cam1_3_t pad_mx_cam1_3;
    mux_to_pad_pad_mx_cam1_4_t pad_mx_cam1_4;
    mux_to_pad_pad_mx_cam1_5_t pad_mx_cam1_5;
    mux_to_pad_pad_mx_cam1_6_t pad_mx_cam1_6;
    mux_to_pad_pad_mx_cam1_7_t pad_mx_cam1_7;
    mux_to_pad_pad_mx_cam1_8_t pad_mx_cam1_8;
    mux_to_pad_pad_mx_cam1_9_t pad_mx_cam1_9;
    mux_to_pad_pad_mx_cam1_10_t pad_mx_cam1_10;
    mux_to_pad_pad_mx_sdio1_0_t pad_mx_sdio1_0;
    mux_to_pad_pad_mx_sdio1_1_t pad_mx_sdio1_1;
    mux_to_pad_pad_mx_sdio1_2_t pad_mx_sdio1_2;
    mux_to_pad_pad_mx_sdio1_3_t pad_mx_sdio1_3;
    mux_to_pad_pad_mx_sdio1_4_t pad_mx_sdio1_4;
    mux_to_pad_pad_mx_sdio1_5_t pad_mx_sdio1_5;
    mux_to_pad_pad_mx_sdio1_6_t pad_mx_sdio1_6;
    mux_to_pad_pad_mx_sdio1_7_t pad_mx_sdio1_7;
    mux_to_pad_pad_mx_hyper1_0_t pad_mx_hyper1_0;
    mux_to_pad_pad_mx_hyper1_1_t pad_mx_hyper1_1;
    mux_to_pad_pad_mx_hyper1_2_t pad_mx_hyper1_2;
    mux_to_pad_pad_mx_hyper1_3_t pad_mx_hyper1_3;
    mux_to_pad_pad_mx_hyper1_4_t pad_mx_hyper1_4;
    mux_to_pad_pad_mx_hyper1_5_t pad_mx_hyper1_5;
    mux_to_pad_pad_mx_hyper1_6_t pad_mx_hyper1_6;
    mux_to_pad_pad_mx_hyper1_7_t pad_mx_hyper1_7;
    mux_to_pad_pad_mx_hyper1_8_t pad_mx_hyper1_8;
    mux_to_pad_pad_mx_hyper1_9_t pad_mx_hyper1_9;
    mux_to_pad_pad_mx_hyper1_10_t pad_mx_hyper1_10;
    mux_to_pad_pad_mx_hyper1_11_t pad_mx_hyper1_11;
    mux_to_pad_pad_mx_hyper1_12_t pad_mx_hyper1_12;
  } mux_to_pads_t;

  typedef struct packed{
    pad_to_mux_pad_mx_can_0_t pad_mx_can_0;
    pad_to_mux_pad_mx_can_1_t pad_mx_can_1;
    pad_to_mux_pad_mx_can_2_t pad_mx_can_2;
    pad_to_mux_pad_mx_can_3_t pad_mx_can_3;
    pad_to_mux_pad_mx_cam0_0_t pad_mx_cam0_0;
    pad_to_mux_pad_mx_cam0_1_t pad_mx_cam0_1;
    pad_to_mux_pad_mx_cam0_2_t pad_mx_cam0_2;
    pad_to_mux_pad_mx_cam0_3_t pad_mx_cam0_3;
    pad_to_mux_pad_mx_cam0_4_t pad_mx_cam0_4;
    pad_to_mux_pad_mx_cam0_5_t pad_mx_cam0_5;
    pad_to_mux_pad_mx_cam0_6_t pad_mx_cam0_6;
    pad_to_mux_pad_mx_cam0_7_t pad_mx_cam0_7;
    pad_to_mux_pad_mx_cam0_8_t pad_mx_cam0_8;
    pad_to_mux_pad_mx_cam0_9_t pad_mx_cam0_9;
    pad_to_mux_pad_mx_cam0_10_t pad_mx_cam0_10;
    pad_to_mux_pad_mx_cam1_0_t pad_mx_cam1_0;
    pad_to_mux_pad_mx_cam1_1_t pad_mx_cam1_1;
    pad_to_mux_pad_mx_cam1_2_t pad_mx_cam1_2;
    pad_to_mux_pad_mx_cam1_3_t pad_mx_cam1_3;
    pad_to_mux_pad_mx_cam1_4_t pad_mx_cam1_4;
    pad_to_mux_pad_mx_cam1_5_t pad_mx_cam1_5;
    pad_to_mux_pad_mx_cam1_6_t pad_mx_cam1_6;
    pad_to_mux_pad_mx_cam1_7_t pad_mx_cam1_7;
    pad_to_mux_pad_mx_cam1_8_t pad_mx_cam1_8;
    pad_to_mux_pad_mx_cam1_9_t pad_mx_cam1_9;
    pad_to_mux_pad_mx_cam1_10_t pad_mx_cam1_10;
    pad_to_mux_pad_mx_sdio1_0_t pad_mx_sdio1_0;
    pad_to_mux_pad_mx_sdio1_1_t pad_mx_sdio1_1;
    pad_to_mux_pad_mx_sdio1_2_t pad_mx_sdio1_2;
    pad_to_mux_pad_mx_sdio1_3_t pad_mx_sdio1_3;
    pad_to_mux_pad_mx_sdio1_4_t pad_mx_sdio1_4;
    pad_to_mux_pad_mx_sdio1_5_t pad_mx_sdio1_5;
    pad_to_mux_pad_mx_sdio1_6_t pad_mx_sdio1_6;
    pad_to_mux_pad_mx_sdio1_7_t pad_mx_sdio1_7;
    pad_to_mux_pad_mx_hyper1_0_t pad_mx_hyper1_0;
    pad_to_mux_pad_mx_hyper1_1_t pad_mx_hyper1_1;
    pad_to_mux_pad_mx_hyper1_2_t pad_mx_hyper1_2;
    pad_to_mux_pad_mx_hyper1_3_t pad_mx_hyper1_3;
    pad_to_mux_pad_mx_hyper1_4_t pad_mx_hyper1_4;
    pad_to_mux_pad_mx_hyper1_5_t pad_mx_hyper1_5;
    pad_to_mux_pad_mx_hyper1_6_t pad_mx_hyper1_6;
    pad_to_mux_pad_mx_hyper1_7_t pad_mx_hyper1_7;
    pad_to_mux_pad_mx_hyper1_8_t pad_mx_hyper1_8;
    pad_to_mux_pad_mx_hyper1_9_t pad_mx_hyper1_9;
    pad_to_mux_pad_mx_hyper1_10_t pad_mx_hyper1_10;
    pad_to_mux_pad_mx_hyper1_11_t pad_mx_hyper1_11;
    pad_to_mux_pad_mx_hyper1_12_t pad_mx_hyper1_12;
  } pads_to_mux_t;



  // Indices definitions

  parameter PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_0_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_0_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_0_SEL_IMU2_DRDY_GPIO57 = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_0_SEL_CAM0_CAM_DATA0_I = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_0_SEL_CAM0_CAM_DATA1_I = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_0_SEL_CAM0_CAM_DATA2_I = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_0_SEL_CAM0_CAM_DATA3_I = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_0_SEL_CAM0_CAM_DATA4_I = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_0_SEL_CAM0_CAM_DATA5_I = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_0_SEL_CAM0_CAM_DATA6_I = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_0_SEL_CAM0_CAM_DATA7_I = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_0_SEL_CAM0_CAM_HSYNC = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_0_SEL_CAM0_CAM_PCLK = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_0_SEL_CAM0_CAM_VSYNC = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_0_SEL_I2C3_I2C_SCL = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_0_SEL_I2C3_I2C_SDA = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_0_SEL_SPI8_SPI_CS = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_0_SEL_SPI8_SPI_MISO = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_0_SEL_SPI8_SPI_MOSI = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_0_SEL_SPI8_SPI_SCK = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_0_SEL_SPI9_SPI_CS = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_0_SEL_SPI9_SPI_MISO = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_0_SEL_SPI9_SPI_MOSI = 5'd21;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_0_SEL_SPI9_SPI_SCK = 5'd22;

  parameter PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_1_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_1_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_1_SEL_IMU2_DRDY_GPIO57 = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_1_SEL_CAM0_CAM_DATA0_I = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_1_SEL_CAM0_CAM_DATA1_I = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_1_SEL_CAM0_CAM_DATA2_I = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_1_SEL_CAM0_CAM_DATA3_I = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_1_SEL_CAM0_CAM_DATA4_I = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_1_SEL_CAM0_CAM_DATA5_I = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_1_SEL_CAM0_CAM_DATA6_I = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_1_SEL_CAM0_CAM_DATA7_I = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_1_SEL_CAM0_CAM_HSYNC = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_1_SEL_CAM0_CAM_PCLK = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_1_SEL_CAM0_CAM_VSYNC = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_1_SEL_I2C3_I2C_SCL = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_1_SEL_I2C3_I2C_SDA = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_1_SEL_SPI8_SPI_CS = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_1_SEL_SPI8_SPI_MISO = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_1_SEL_SPI8_SPI_MOSI = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_1_SEL_SPI8_SPI_SCK = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_1_SEL_SPI9_SPI_CS = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_1_SEL_SPI9_SPI_MISO = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_1_SEL_SPI9_SPI_MOSI = 5'd21;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_1_SEL_SPI9_SPI_SCK = 5'd22;

  parameter PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_2_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_2_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_2_SEL_IMU2_DRDY_GPIO57 = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_2_SEL_CAM0_CAM_DATA0_I = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_2_SEL_CAM0_CAM_DATA1_I = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_2_SEL_CAM0_CAM_DATA2_I = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_2_SEL_CAM0_CAM_DATA3_I = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_2_SEL_CAM0_CAM_DATA4_I = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_2_SEL_CAM0_CAM_DATA5_I = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_2_SEL_CAM0_CAM_DATA6_I = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_2_SEL_CAM0_CAM_DATA7_I = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_2_SEL_CAM0_CAM_HSYNC = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_2_SEL_CAM0_CAM_PCLK = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_2_SEL_CAM0_CAM_VSYNC = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_2_SEL_I2C3_I2C_SCL = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_2_SEL_I2C3_I2C_SDA = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_2_SEL_SPI8_SPI_CS = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_2_SEL_SPI8_SPI_MISO = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_2_SEL_SPI8_SPI_MOSI = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_2_SEL_SPI8_SPI_SCK = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_2_SEL_SPI9_SPI_CS = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_2_SEL_SPI9_SPI_MISO = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_2_SEL_SPI9_SPI_MOSI = 5'd21;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_2_SEL_SPI9_SPI_SCK = 5'd22;

  parameter PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_3_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_3_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_3_SEL_IMU2_DRDY_GPIO57 = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_3_SEL_CAM0_CAM_DATA0_I = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_3_SEL_CAM0_CAM_DATA1_I = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_3_SEL_CAM0_CAM_DATA2_I = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_3_SEL_CAM0_CAM_DATA3_I = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_3_SEL_CAM0_CAM_DATA4_I = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_3_SEL_CAM0_CAM_DATA5_I = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_3_SEL_CAM0_CAM_DATA6_I = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_3_SEL_CAM0_CAM_DATA7_I = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_3_SEL_CAM0_CAM_HSYNC = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_3_SEL_CAM0_CAM_PCLK = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_3_SEL_CAM0_CAM_VSYNC = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_3_SEL_I2C3_I2C_SCL = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_3_SEL_I2C3_I2C_SDA = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_3_SEL_SPI8_SPI_CS = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_3_SEL_SPI8_SPI_MISO = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_3_SEL_SPI8_SPI_MOSI = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_3_SEL_SPI8_SPI_SCK = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_3_SEL_SPI9_SPI_CS = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_3_SEL_SPI9_SPI_MISO = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_3_SEL_SPI9_SPI_MOSI = 5'd21;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_3_SEL_SPI9_SPI_SCK = 5'd22;

  parameter PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_4_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_4_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_4_SEL_IMU2_DRDY_GPIO57 = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_4_SEL_CAM0_CAM_DATA0_I = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_4_SEL_CAM0_CAM_DATA1_I = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_4_SEL_CAM0_CAM_DATA2_I = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_4_SEL_CAM0_CAM_DATA3_I = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_4_SEL_CAM0_CAM_DATA4_I = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_4_SEL_CAM0_CAM_DATA5_I = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_4_SEL_CAM0_CAM_DATA6_I = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_4_SEL_CAM0_CAM_DATA7_I = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_4_SEL_CAM0_CAM_HSYNC = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_4_SEL_CAM0_CAM_PCLK = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_4_SEL_CAM0_CAM_VSYNC = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_4_SEL_I2C3_I2C_SCL = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_4_SEL_I2C3_I2C_SDA = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_4_SEL_SPI8_SPI_CS = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_4_SEL_SPI8_SPI_MISO = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_4_SEL_SPI8_SPI_MOSI = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_4_SEL_SPI8_SPI_SCK = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_4_SEL_SPI9_SPI_CS = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_4_SEL_SPI9_SPI_MISO = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_4_SEL_SPI9_SPI_MOSI = 5'd21;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_4_SEL_SPI9_SPI_SCK = 5'd22;

  parameter PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_5_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_5_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_5_SEL_IMU2_DRDY_GPIO57 = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_5_SEL_CAM0_CAM_DATA0_I = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_5_SEL_CAM0_CAM_DATA1_I = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_5_SEL_CAM0_CAM_DATA2_I = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_5_SEL_CAM0_CAM_DATA3_I = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_5_SEL_CAM0_CAM_DATA4_I = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_5_SEL_CAM0_CAM_DATA5_I = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_5_SEL_CAM0_CAM_DATA6_I = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_5_SEL_CAM0_CAM_DATA7_I = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_5_SEL_CAM0_CAM_HSYNC = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_5_SEL_CAM0_CAM_PCLK = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_5_SEL_CAM0_CAM_VSYNC = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_5_SEL_I2C3_I2C_SCL = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_5_SEL_I2C3_I2C_SDA = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_5_SEL_SPI8_SPI_CS = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_5_SEL_SPI8_SPI_MISO = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_5_SEL_SPI8_SPI_MOSI = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_5_SEL_SPI8_SPI_SCK = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_5_SEL_SPI9_SPI_CS = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_5_SEL_SPI9_SPI_MISO = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_5_SEL_SPI9_SPI_MOSI = 5'd21;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_5_SEL_SPI9_SPI_SCK = 5'd22;

  parameter PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_6_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_6_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_6_SEL_IMU2_DRDY_GPIO57 = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_6_SEL_CAM0_CAM_DATA0_I = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_6_SEL_CAM0_CAM_DATA1_I = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_6_SEL_CAM0_CAM_DATA2_I = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_6_SEL_CAM0_CAM_DATA3_I = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_6_SEL_CAM0_CAM_DATA4_I = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_6_SEL_CAM0_CAM_DATA5_I = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_6_SEL_CAM0_CAM_DATA6_I = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_6_SEL_CAM0_CAM_DATA7_I = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_6_SEL_CAM0_CAM_HSYNC = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_6_SEL_CAM0_CAM_PCLK = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_6_SEL_CAM0_CAM_VSYNC = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_6_SEL_I2C3_I2C_SCL = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_6_SEL_I2C3_I2C_SDA = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_6_SEL_SPI8_SPI_CS = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_6_SEL_SPI8_SPI_MISO = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_6_SEL_SPI8_SPI_MOSI = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_6_SEL_SPI8_SPI_SCK = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_6_SEL_SPI9_SPI_CS = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_6_SEL_SPI9_SPI_MISO = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_6_SEL_SPI9_SPI_MOSI = 5'd21;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_6_SEL_SPI9_SPI_SCK = 5'd22;

  parameter PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_7_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_7_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_7_SEL_IMU2_DRDY_GPIO57 = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_7_SEL_CAM0_CAM_DATA0_I = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_7_SEL_CAM0_CAM_DATA1_I = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_7_SEL_CAM0_CAM_DATA2_I = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_7_SEL_CAM0_CAM_DATA3_I = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_7_SEL_CAM0_CAM_DATA4_I = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_7_SEL_CAM0_CAM_DATA5_I = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_7_SEL_CAM0_CAM_DATA6_I = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_7_SEL_CAM0_CAM_DATA7_I = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_7_SEL_CAM0_CAM_HSYNC = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_7_SEL_CAM0_CAM_PCLK = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_7_SEL_CAM0_CAM_VSYNC = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_7_SEL_I2C3_I2C_SCL = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_7_SEL_I2C3_I2C_SDA = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_7_SEL_SPI8_SPI_CS = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_7_SEL_SPI8_SPI_MISO = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_7_SEL_SPI8_SPI_MOSI = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_7_SEL_SPI8_SPI_SCK = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_7_SEL_SPI9_SPI_CS = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_7_SEL_SPI9_SPI_MISO = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_7_SEL_SPI9_SPI_MOSI = 5'd21;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_7_SEL_SPI9_SPI_SCK = 5'd22;

  parameter PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_8_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_8_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_8_SEL_IMU2_DRDY_GPIO57 = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_8_SEL_CAM0_CAM_DATA0_I = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_8_SEL_CAM0_CAM_DATA1_I = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_8_SEL_CAM0_CAM_DATA2_I = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_8_SEL_CAM0_CAM_DATA3_I = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_8_SEL_CAM0_CAM_DATA4_I = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_8_SEL_CAM0_CAM_DATA5_I = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_8_SEL_CAM0_CAM_DATA6_I = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_8_SEL_CAM0_CAM_DATA7_I = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_8_SEL_CAM0_CAM_HSYNC = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_8_SEL_CAM0_CAM_PCLK = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_8_SEL_CAM0_CAM_VSYNC = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_8_SEL_I2C3_I2C_SCL = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_8_SEL_I2C3_I2C_SDA = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_8_SEL_SPI8_SPI_CS = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_8_SEL_SPI8_SPI_MISO = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_8_SEL_SPI8_SPI_MOSI = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_8_SEL_SPI8_SPI_SCK = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_8_SEL_SPI9_SPI_CS = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_8_SEL_SPI9_SPI_MISO = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_8_SEL_SPI9_SPI_MOSI = 5'd21;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_8_SEL_SPI9_SPI_SCK = 5'd22;

  parameter PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_9_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_9_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_9_SEL_IMU2_DRDY_GPIO57 = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_9_SEL_CAM0_CAM_DATA0_I = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_9_SEL_CAM0_CAM_DATA1_I = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_9_SEL_CAM0_CAM_DATA2_I = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_9_SEL_CAM0_CAM_DATA3_I = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_9_SEL_CAM0_CAM_DATA4_I = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_9_SEL_CAM0_CAM_DATA5_I = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_9_SEL_CAM0_CAM_DATA6_I = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_9_SEL_CAM0_CAM_DATA7_I = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_9_SEL_CAM0_CAM_HSYNC = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_9_SEL_CAM0_CAM_PCLK = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_9_SEL_CAM0_CAM_VSYNC = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_9_SEL_I2C3_I2C_SCL = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_9_SEL_I2C3_I2C_SDA = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_9_SEL_SPI8_SPI_CS = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_9_SEL_SPI8_SPI_MISO = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_9_SEL_SPI8_SPI_MOSI = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_9_SEL_SPI8_SPI_SCK = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_9_SEL_SPI9_SPI_CS = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_9_SEL_SPI9_SPI_MISO = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_9_SEL_SPI9_SPI_MOSI = 5'd21;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_9_SEL_SPI9_SPI_SCK = 5'd22;

  parameter PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_10_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_10_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_10_SEL_IMU2_DRDY_GPIO57 = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_10_SEL_CAM0_CAM_DATA0_I = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_10_SEL_CAM0_CAM_DATA1_I = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_10_SEL_CAM0_CAM_DATA2_I = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_10_SEL_CAM0_CAM_DATA3_I = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_10_SEL_CAM0_CAM_DATA4_I = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_10_SEL_CAM0_CAM_DATA5_I = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_10_SEL_CAM0_CAM_DATA6_I = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_10_SEL_CAM0_CAM_DATA7_I = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_10_SEL_CAM0_CAM_HSYNC = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_10_SEL_CAM0_CAM_PCLK = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_10_SEL_CAM0_CAM_VSYNC = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_10_SEL_I2C3_I2C_SCL = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_10_SEL_I2C3_I2C_SDA = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_10_SEL_SPI8_SPI_CS = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_10_SEL_SPI8_SPI_MISO = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_10_SEL_SPI8_SPI_MOSI = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_10_SEL_SPI8_SPI_SCK = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_10_SEL_SPI9_SPI_CS = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_10_SEL_SPI9_SPI_MISO = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_10_SEL_SPI9_SPI_MOSI = 5'd21;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM0_PAD_MX_CAM0_10_SEL_SPI9_SPI_SCK = 5'd22;

  parameter PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_0_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_0_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_0_SEL_SPI10_CS1_SPI10_CS1 = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_0_SEL_CAM1_CAM_DATA0_I = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_0_SEL_CAM1_CAM_DATA1_I = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_0_SEL_CAM1_CAM_DATA2_I = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_0_SEL_CAM1_CAM_DATA3_I = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_0_SEL_CAM1_CAM_DATA4_I = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_0_SEL_CAM1_CAM_DATA5_I = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_0_SEL_CAM1_CAM_DATA6_I = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_0_SEL_CAM1_CAM_DATA7_I = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_0_SEL_CAM1_CAM_HSYNC = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_0_SEL_CAM1_CAM_PCLK = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_0_SEL_CAM1_CAM_VSYNC = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_0_SEL_GPIO58_GPIO = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_0_SEL_GPIO59_GPIO = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_0_SEL_GPIO60_GPIO = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_0_SEL_I2C4_I2C_SCL = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_0_SEL_I2C4_I2C_SDA = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_0_SEL_SPI10_SPI_CS = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_0_SEL_SPI10_SPI_MISO = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_0_SEL_SPI10_SPI_MOSI = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_0_SEL_SPI10_SPI_SCK = 5'd21;

  parameter PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_1_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_1_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_1_SEL_SPI10_CS1_SPI10_CS1 = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_1_SEL_CAM1_CAM_DATA0_I = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_1_SEL_CAM1_CAM_DATA1_I = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_1_SEL_CAM1_CAM_DATA2_I = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_1_SEL_CAM1_CAM_DATA3_I = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_1_SEL_CAM1_CAM_DATA4_I = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_1_SEL_CAM1_CAM_DATA5_I = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_1_SEL_CAM1_CAM_DATA6_I = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_1_SEL_CAM1_CAM_DATA7_I = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_1_SEL_CAM1_CAM_HSYNC = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_1_SEL_CAM1_CAM_PCLK = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_1_SEL_CAM1_CAM_VSYNC = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_1_SEL_GPIO58_GPIO = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_1_SEL_GPIO59_GPIO = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_1_SEL_GPIO60_GPIO = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_1_SEL_I2C4_I2C_SCL = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_1_SEL_I2C4_I2C_SDA = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_1_SEL_SPI10_SPI_CS = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_1_SEL_SPI10_SPI_MISO = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_1_SEL_SPI10_SPI_MOSI = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_1_SEL_SPI10_SPI_SCK = 5'd21;

  parameter PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_2_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_2_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_2_SEL_SPI10_CS1_SPI10_CS1 = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_2_SEL_CAM1_CAM_DATA0_I = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_2_SEL_CAM1_CAM_DATA1_I = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_2_SEL_CAM1_CAM_DATA2_I = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_2_SEL_CAM1_CAM_DATA3_I = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_2_SEL_CAM1_CAM_DATA4_I = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_2_SEL_CAM1_CAM_DATA5_I = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_2_SEL_CAM1_CAM_DATA6_I = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_2_SEL_CAM1_CAM_DATA7_I = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_2_SEL_CAM1_CAM_HSYNC = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_2_SEL_CAM1_CAM_PCLK = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_2_SEL_CAM1_CAM_VSYNC = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_2_SEL_GPIO58_GPIO = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_2_SEL_GPIO59_GPIO = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_2_SEL_GPIO60_GPIO = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_2_SEL_I2C4_I2C_SCL = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_2_SEL_I2C4_I2C_SDA = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_2_SEL_SPI10_SPI_CS = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_2_SEL_SPI10_SPI_MISO = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_2_SEL_SPI10_SPI_MOSI = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_2_SEL_SPI10_SPI_SCK = 5'd21;

  parameter PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_3_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_3_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_3_SEL_SPI10_CS1_SPI10_CS1 = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_3_SEL_CAM1_CAM_DATA0_I = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_3_SEL_CAM1_CAM_DATA1_I = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_3_SEL_CAM1_CAM_DATA2_I = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_3_SEL_CAM1_CAM_DATA3_I = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_3_SEL_CAM1_CAM_DATA4_I = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_3_SEL_CAM1_CAM_DATA5_I = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_3_SEL_CAM1_CAM_DATA6_I = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_3_SEL_CAM1_CAM_DATA7_I = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_3_SEL_CAM1_CAM_HSYNC = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_3_SEL_CAM1_CAM_PCLK = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_3_SEL_CAM1_CAM_VSYNC = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_3_SEL_GPIO58_GPIO = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_3_SEL_GPIO59_GPIO = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_3_SEL_GPIO60_GPIO = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_3_SEL_I2C4_I2C_SCL = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_3_SEL_I2C4_I2C_SDA = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_3_SEL_SPI10_SPI_CS = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_3_SEL_SPI10_SPI_MISO = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_3_SEL_SPI10_SPI_MOSI = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_3_SEL_SPI10_SPI_SCK = 5'd21;

  parameter PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_4_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_4_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_4_SEL_SPI10_CS1_SPI10_CS1 = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_4_SEL_CAM1_CAM_DATA0_I = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_4_SEL_CAM1_CAM_DATA1_I = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_4_SEL_CAM1_CAM_DATA2_I = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_4_SEL_CAM1_CAM_DATA3_I = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_4_SEL_CAM1_CAM_DATA4_I = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_4_SEL_CAM1_CAM_DATA5_I = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_4_SEL_CAM1_CAM_DATA6_I = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_4_SEL_CAM1_CAM_DATA7_I = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_4_SEL_CAM1_CAM_HSYNC = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_4_SEL_CAM1_CAM_PCLK = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_4_SEL_CAM1_CAM_VSYNC = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_4_SEL_GPIO58_GPIO = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_4_SEL_GPIO59_GPIO = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_4_SEL_GPIO60_GPIO = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_4_SEL_I2C4_I2C_SCL = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_4_SEL_I2C4_I2C_SDA = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_4_SEL_SPI10_SPI_CS = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_4_SEL_SPI10_SPI_MISO = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_4_SEL_SPI10_SPI_MOSI = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_4_SEL_SPI10_SPI_SCK = 5'd21;

  parameter PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_5_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_5_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_5_SEL_SPI10_CS1_SPI10_CS1 = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_5_SEL_CAM1_CAM_DATA0_I = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_5_SEL_CAM1_CAM_DATA1_I = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_5_SEL_CAM1_CAM_DATA2_I = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_5_SEL_CAM1_CAM_DATA3_I = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_5_SEL_CAM1_CAM_DATA4_I = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_5_SEL_CAM1_CAM_DATA5_I = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_5_SEL_CAM1_CAM_DATA6_I = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_5_SEL_CAM1_CAM_DATA7_I = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_5_SEL_CAM1_CAM_HSYNC = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_5_SEL_CAM1_CAM_PCLK = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_5_SEL_CAM1_CAM_VSYNC = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_5_SEL_GPIO58_GPIO = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_5_SEL_GPIO59_GPIO = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_5_SEL_GPIO60_GPIO = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_5_SEL_I2C4_I2C_SCL = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_5_SEL_I2C4_I2C_SDA = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_5_SEL_SPI10_SPI_CS = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_5_SEL_SPI10_SPI_MISO = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_5_SEL_SPI10_SPI_MOSI = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_5_SEL_SPI10_SPI_SCK = 5'd21;

  parameter PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_6_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_6_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_6_SEL_SPI10_CS1_SPI10_CS1 = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_6_SEL_CAM1_CAM_DATA0_I = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_6_SEL_CAM1_CAM_DATA1_I = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_6_SEL_CAM1_CAM_DATA2_I = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_6_SEL_CAM1_CAM_DATA3_I = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_6_SEL_CAM1_CAM_DATA4_I = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_6_SEL_CAM1_CAM_DATA5_I = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_6_SEL_CAM1_CAM_DATA6_I = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_6_SEL_CAM1_CAM_DATA7_I = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_6_SEL_CAM1_CAM_HSYNC = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_6_SEL_CAM1_CAM_PCLK = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_6_SEL_CAM1_CAM_VSYNC = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_6_SEL_GPIO58_GPIO = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_6_SEL_GPIO59_GPIO = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_6_SEL_GPIO60_GPIO = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_6_SEL_I2C4_I2C_SCL = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_6_SEL_I2C4_I2C_SDA = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_6_SEL_SPI10_SPI_CS = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_6_SEL_SPI10_SPI_MISO = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_6_SEL_SPI10_SPI_MOSI = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_6_SEL_SPI10_SPI_SCK = 5'd21;

  parameter PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_7_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_7_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_7_SEL_SPI10_CS1_SPI10_CS1 = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_7_SEL_CAM1_CAM_DATA0_I = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_7_SEL_CAM1_CAM_DATA1_I = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_7_SEL_CAM1_CAM_DATA2_I = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_7_SEL_CAM1_CAM_DATA3_I = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_7_SEL_CAM1_CAM_DATA4_I = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_7_SEL_CAM1_CAM_DATA5_I = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_7_SEL_CAM1_CAM_DATA6_I = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_7_SEL_CAM1_CAM_DATA7_I = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_7_SEL_CAM1_CAM_HSYNC = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_7_SEL_CAM1_CAM_PCLK = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_7_SEL_CAM1_CAM_VSYNC = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_7_SEL_GPIO58_GPIO = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_7_SEL_GPIO59_GPIO = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_7_SEL_GPIO60_GPIO = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_7_SEL_I2C4_I2C_SCL = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_7_SEL_I2C4_I2C_SDA = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_7_SEL_SPI10_SPI_CS = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_7_SEL_SPI10_SPI_MISO = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_7_SEL_SPI10_SPI_MOSI = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_7_SEL_SPI10_SPI_SCK = 5'd21;

  parameter PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_8_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_8_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_8_SEL_SPI10_CS1_SPI10_CS1 = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_8_SEL_CAM1_CAM_DATA0_I = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_8_SEL_CAM1_CAM_DATA1_I = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_8_SEL_CAM1_CAM_DATA2_I = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_8_SEL_CAM1_CAM_DATA3_I = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_8_SEL_CAM1_CAM_DATA4_I = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_8_SEL_CAM1_CAM_DATA5_I = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_8_SEL_CAM1_CAM_DATA6_I = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_8_SEL_CAM1_CAM_DATA7_I = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_8_SEL_CAM1_CAM_HSYNC = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_8_SEL_CAM1_CAM_PCLK = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_8_SEL_CAM1_CAM_VSYNC = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_8_SEL_GPIO58_GPIO = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_8_SEL_GPIO59_GPIO = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_8_SEL_GPIO60_GPIO = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_8_SEL_I2C4_I2C_SCL = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_8_SEL_I2C4_I2C_SDA = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_8_SEL_SPI10_SPI_CS = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_8_SEL_SPI10_SPI_MISO = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_8_SEL_SPI10_SPI_MOSI = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_8_SEL_SPI10_SPI_SCK = 5'd21;

  parameter PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_9_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_9_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_9_SEL_SPI10_CS1_SPI10_CS1 = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_9_SEL_CAM1_CAM_DATA0_I = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_9_SEL_CAM1_CAM_DATA1_I = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_9_SEL_CAM1_CAM_DATA2_I = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_9_SEL_CAM1_CAM_DATA3_I = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_9_SEL_CAM1_CAM_DATA4_I = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_9_SEL_CAM1_CAM_DATA5_I = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_9_SEL_CAM1_CAM_DATA6_I = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_9_SEL_CAM1_CAM_DATA7_I = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_9_SEL_CAM1_CAM_HSYNC = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_9_SEL_CAM1_CAM_PCLK = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_9_SEL_CAM1_CAM_VSYNC = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_9_SEL_GPIO58_GPIO = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_9_SEL_GPIO59_GPIO = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_9_SEL_GPIO60_GPIO = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_9_SEL_I2C4_I2C_SCL = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_9_SEL_I2C4_I2C_SDA = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_9_SEL_SPI10_SPI_CS = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_9_SEL_SPI10_SPI_MISO = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_9_SEL_SPI10_SPI_MOSI = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_9_SEL_SPI10_SPI_SCK = 5'd21;

  parameter PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_10_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_10_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_10_SEL_SPI10_CS1_SPI10_CS1 = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_10_SEL_CAM1_CAM_DATA0_I = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_10_SEL_CAM1_CAM_DATA1_I = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_10_SEL_CAM1_CAM_DATA2_I = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_10_SEL_CAM1_CAM_DATA3_I = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_10_SEL_CAM1_CAM_DATA4_I = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_10_SEL_CAM1_CAM_DATA5_I = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_10_SEL_CAM1_CAM_DATA6_I = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_10_SEL_CAM1_CAM_DATA7_I = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_10_SEL_CAM1_CAM_HSYNC = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_10_SEL_CAM1_CAM_PCLK = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_10_SEL_CAM1_CAM_VSYNC = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_10_SEL_GPIO58_GPIO = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_10_SEL_GPIO59_GPIO = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_10_SEL_GPIO60_GPIO = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_10_SEL_I2C4_I2C_SCL = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_10_SEL_I2C4_I2C_SDA = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_10_SEL_SPI10_SPI_CS = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_10_SEL_SPI10_SPI_MISO = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_10_SEL_SPI10_SPI_MOSI = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_CAM1_PAD_MX_CAM1_10_SEL_SPI10_SPI_SCK = 5'd21;

  parameter PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_0_SEL_WIDTH = 4;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_0_SEL_DEFAULT = 4'd0;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_0_SEL_CAN2_CAN_CAN1_RX = 4'd1;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_0_SEL_CAN2_CAN_CAN1_TX = 4'd2;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_0_SEL_CAN2_CAN_CAN2_RX = 4'd3;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_0_SEL_CAN2_CAN_CAN2_TX = 4'd4;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_0_SEL_SPI7_SPI_CS = 4'd5;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_0_SEL_SPI7_SPI_MISO = 4'd6;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_0_SEL_SPI7_SPI_MOSI = 4'd7;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_0_SEL_SPI7_SPI_SCK = 4'd8;

  parameter PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_1_SEL_WIDTH = 4;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_1_SEL_DEFAULT = 4'd0;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_1_SEL_CAN2_CAN_CAN1_RX = 4'd1;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_1_SEL_CAN2_CAN_CAN1_TX = 4'd2;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_1_SEL_CAN2_CAN_CAN2_RX = 4'd3;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_1_SEL_CAN2_CAN_CAN2_TX = 4'd4;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_1_SEL_SPI7_SPI_CS = 4'd5;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_1_SEL_SPI7_SPI_MISO = 4'd6;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_1_SEL_SPI7_SPI_MOSI = 4'd7;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_1_SEL_SPI7_SPI_SCK = 4'd8;

  parameter PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_2_SEL_WIDTH = 4;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_2_SEL_DEFAULT = 4'd0;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_2_SEL_CAN2_CAN_CAN1_RX = 4'd1;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_2_SEL_CAN2_CAN_CAN1_TX = 4'd2;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_2_SEL_CAN2_CAN_CAN2_RX = 4'd3;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_2_SEL_CAN2_CAN_CAN2_TX = 4'd4;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_2_SEL_SPI7_SPI_CS = 4'd5;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_2_SEL_SPI7_SPI_MISO = 4'd6;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_2_SEL_SPI7_SPI_MOSI = 4'd7;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_2_SEL_SPI7_SPI_SCK = 4'd8;

  parameter PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_3_SEL_WIDTH = 4;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_3_SEL_DEFAULT = 4'd0;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_3_SEL_CAN2_CAN_CAN1_RX = 4'd1;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_3_SEL_CAN2_CAN_CAN1_TX = 4'd2;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_3_SEL_CAN2_CAN_CAN2_RX = 4'd3;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_3_SEL_CAN2_CAN_CAN2_TX = 4'd4;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_3_SEL_SPI7_SPI_CS = 4'd5;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_3_SEL_SPI7_SPI_MISO = 4'd6;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_3_SEL_SPI7_SPI_MOSI = 4'd7;
  parameter logic[3:0] PAD_MUX_GROUP_MX_CAN_PAD_MX_CAN_3_SEL_SPI7_SPI_SCK = 4'd8;

  parameter PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_ETH0_ETH_RST = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_ETH0_ETH_RXCK = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_ETH0_ETH_RXCTL = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_ETH0_ETH_RXD0 = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_ETH0_ETH_RXD1 = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_ETH0_ETH_RXD2 = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_ETH0_ETH_RXD3 = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_ETH0_ETH_TXCK = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_ETH0_ETH_TXCTL = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_ETH0_ETH_TXD0 = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_ETH0_ETH_TXD1 = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_ETH0_ETH_TXD2 = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_ETH0_ETH_TXD3 = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_HYPER1_HYPER_CK = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_HYPER1_HYPER_CKN = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_HYPER1_HYPER_CS0 = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_HYPER1_HYPER_CS1 = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_HYPER1_HYPER_DQ0_I = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_HYPER1_HYPER_DQ1_I = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_HYPER1_HYPER_DQ2_I = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_HYPER1_HYPER_DQ3_I = 5'd21;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_HYPER1_HYPER_DQ4_I = 5'd22;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_HYPER1_HYPER_DQ5_I = 5'd23;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_HYPER1_HYPER_DQ6_I = 5'd24;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_HYPER1_HYPER_DQ7_I = 5'd25;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_HYPER1_HYPER_RST = 5'd26;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_HYPER1_HYPER_RWDS = 5'd27;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_I2C5_I2C_SCL = 5'd28;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_I2C5_I2C_SDA = 5'd29;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_UART7_UART_RX = 5'd30;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_0_SEL_UART7_UART_TX = 5'd31;

  parameter PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_ETH0_ETH_RST = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_ETH0_ETH_RXCK = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_ETH0_ETH_RXCTL = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_ETH0_ETH_RXD0 = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_ETH0_ETH_RXD1 = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_ETH0_ETH_RXD2 = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_ETH0_ETH_RXD3 = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_ETH0_ETH_TXCK = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_ETH0_ETH_TXCTL = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_ETH0_ETH_TXD0 = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_ETH0_ETH_TXD1 = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_ETH0_ETH_TXD2 = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_ETH0_ETH_TXD3 = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_HYPER1_HYPER_CK = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_HYPER1_HYPER_CKN = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_HYPER1_HYPER_CS0 = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_HYPER1_HYPER_CS1 = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_HYPER1_HYPER_DQ0_I = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_HYPER1_HYPER_DQ1_I = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_HYPER1_HYPER_DQ2_I = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_HYPER1_HYPER_DQ3_I = 5'd21;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_HYPER1_HYPER_DQ4_I = 5'd22;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_HYPER1_HYPER_DQ5_I = 5'd23;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_HYPER1_HYPER_DQ6_I = 5'd24;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_HYPER1_HYPER_DQ7_I = 5'd25;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_HYPER1_HYPER_RST = 5'd26;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_HYPER1_HYPER_RWDS = 5'd27;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_I2C5_I2C_SCL = 5'd28;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_I2C5_I2C_SDA = 5'd29;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_UART7_UART_RX = 5'd30;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_1_SEL_UART7_UART_TX = 5'd31;

  parameter PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_ETH0_ETH_RST = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_ETH0_ETH_RXCK = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_ETH0_ETH_RXCTL = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_ETH0_ETH_RXD0 = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_ETH0_ETH_RXD1 = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_ETH0_ETH_RXD2 = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_ETH0_ETH_RXD3 = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_ETH0_ETH_TXCK = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_ETH0_ETH_TXCTL = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_ETH0_ETH_TXD0 = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_ETH0_ETH_TXD1 = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_ETH0_ETH_TXD2 = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_ETH0_ETH_TXD3 = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_HYPER1_HYPER_CK = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_HYPER1_HYPER_CKN = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_HYPER1_HYPER_CS0 = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_HYPER1_HYPER_CS1 = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_HYPER1_HYPER_DQ0_I = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_HYPER1_HYPER_DQ1_I = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_HYPER1_HYPER_DQ2_I = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_HYPER1_HYPER_DQ3_I = 5'd21;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_HYPER1_HYPER_DQ4_I = 5'd22;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_HYPER1_HYPER_DQ5_I = 5'd23;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_HYPER1_HYPER_DQ6_I = 5'd24;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_HYPER1_HYPER_DQ7_I = 5'd25;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_HYPER1_HYPER_RST = 5'd26;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_HYPER1_HYPER_RWDS = 5'd27;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_I2C5_I2C_SCL = 5'd28;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_I2C5_I2C_SDA = 5'd29;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_UART7_UART_RX = 5'd30;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_2_SEL_UART7_UART_TX = 5'd31;

  parameter PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_ETH0_ETH_RST = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_ETH0_ETH_RXCK = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_ETH0_ETH_RXCTL = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_ETH0_ETH_RXD0 = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_ETH0_ETH_RXD1 = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_ETH0_ETH_RXD2 = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_ETH0_ETH_RXD3 = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_ETH0_ETH_TXCK = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_ETH0_ETH_TXCTL = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_ETH0_ETH_TXD0 = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_ETH0_ETH_TXD1 = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_ETH0_ETH_TXD2 = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_ETH0_ETH_TXD3 = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_HYPER1_HYPER_CK = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_HYPER1_HYPER_CKN = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_HYPER1_HYPER_CS0 = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_HYPER1_HYPER_CS1 = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_HYPER1_HYPER_DQ0_I = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_HYPER1_HYPER_DQ1_I = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_HYPER1_HYPER_DQ2_I = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_HYPER1_HYPER_DQ3_I = 5'd21;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_HYPER1_HYPER_DQ4_I = 5'd22;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_HYPER1_HYPER_DQ5_I = 5'd23;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_HYPER1_HYPER_DQ6_I = 5'd24;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_HYPER1_HYPER_DQ7_I = 5'd25;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_HYPER1_HYPER_RST = 5'd26;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_HYPER1_HYPER_RWDS = 5'd27;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_I2C5_I2C_SCL = 5'd28;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_I2C5_I2C_SDA = 5'd29;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_UART7_UART_RX = 5'd30;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_3_SEL_UART7_UART_TX = 5'd31;

  parameter PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_ETH0_ETH_RST = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_ETH0_ETH_RXCK = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_ETH0_ETH_RXCTL = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_ETH0_ETH_RXD0 = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_ETH0_ETH_RXD1 = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_ETH0_ETH_RXD2 = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_ETH0_ETH_RXD3 = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_ETH0_ETH_TXCK = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_ETH0_ETH_TXCTL = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_ETH0_ETH_TXD0 = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_ETH0_ETH_TXD1 = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_ETH0_ETH_TXD2 = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_ETH0_ETH_TXD3 = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_HYPER1_HYPER_CK = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_HYPER1_HYPER_CKN = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_HYPER1_HYPER_CS0 = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_HYPER1_HYPER_CS1 = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_HYPER1_HYPER_DQ0_I = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_HYPER1_HYPER_DQ1_I = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_HYPER1_HYPER_DQ2_I = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_HYPER1_HYPER_DQ3_I = 5'd21;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_HYPER1_HYPER_DQ4_I = 5'd22;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_HYPER1_HYPER_DQ5_I = 5'd23;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_HYPER1_HYPER_DQ6_I = 5'd24;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_HYPER1_HYPER_DQ7_I = 5'd25;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_HYPER1_HYPER_RST = 5'd26;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_HYPER1_HYPER_RWDS = 5'd27;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_I2C5_I2C_SCL = 5'd28;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_I2C5_I2C_SDA = 5'd29;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_UART7_UART_RX = 5'd30;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_4_SEL_UART7_UART_TX = 5'd31;

  parameter PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_ETH0_ETH_RST = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_ETH0_ETH_RXCK = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_ETH0_ETH_RXCTL = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_ETH0_ETH_RXD0 = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_ETH0_ETH_RXD1 = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_ETH0_ETH_RXD2 = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_ETH0_ETH_RXD3 = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_ETH0_ETH_TXCK = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_ETH0_ETH_TXCTL = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_ETH0_ETH_TXD0 = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_ETH0_ETH_TXD1 = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_ETH0_ETH_TXD2 = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_ETH0_ETH_TXD3 = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_HYPER1_HYPER_CK = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_HYPER1_HYPER_CKN = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_HYPER1_HYPER_CS0 = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_HYPER1_HYPER_CS1 = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_HYPER1_HYPER_DQ0_I = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_HYPER1_HYPER_DQ1_I = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_HYPER1_HYPER_DQ2_I = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_HYPER1_HYPER_DQ3_I = 5'd21;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_HYPER1_HYPER_DQ4_I = 5'd22;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_HYPER1_HYPER_DQ5_I = 5'd23;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_HYPER1_HYPER_DQ6_I = 5'd24;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_HYPER1_HYPER_DQ7_I = 5'd25;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_HYPER1_HYPER_RST = 5'd26;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_HYPER1_HYPER_RWDS = 5'd27;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_I2C5_I2C_SCL = 5'd28;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_I2C5_I2C_SDA = 5'd29;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_UART7_UART_RX = 5'd30;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_5_SEL_UART7_UART_TX = 5'd31;

  parameter PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_ETH0_ETH_RST = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_ETH0_ETH_RXCK = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_ETH0_ETH_RXCTL = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_ETH0_ETH_RXD0 = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_ETH0_ETH_RXD1 = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_ETH0_ETH_RXD2 = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_ETH0_ETH_RXD3 = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_ETH0_ETH_TXCK = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_ETH0_ETH_TXCTL = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_ETH0_ETH_TXD0 = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_ETH0_ETH_TXD1 = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_ETH0_ETH_TXD2 = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_ETH0_ETH_TXD3 = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_HYPER1_HYPER_CK = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_HYPER1_HYPER_CKN = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_HYPER1_HYPER_CS0 = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_HYPER1_HYPER_CS1 = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_HYPER1_HYPER_DQ0_I = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_HYPER1_HYPER_DQ1_I = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_HYPER1_HYPER_DQ2_I = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_HYPER1_HYPER_DQ3_I = 5'd21;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_HYPER1_HYPER_DQ4_I = 5'd22;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_HYPER1_HYPER_DQ5_I = 5'd23;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_HYPER1_HYPER_DQ6_I = 5'd24;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_HYPER1_HYPER_DQ7_I = 5'd25;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_HYPER1_HYPER_RST = 5'd26;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_HYPER1_HYPER_RWDS = 5'd27;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_I2C5_I2C_SCL = 5'd28;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_I2C5_I2C_SDA = 5'd29;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_UART7_UART_RX = 5'd30;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_6_SEL_UART7_UART_TX = 5'd31;

  parameter PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_ETH0_ETH_RST = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_ETH0_ETH_RXCK = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_ETH0_ETH_RXCTL = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_ETH0_ETH_RXD0 = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_ETH0_ETH_RXD1 = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_ETH0_ETH_RXD2 = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_ETH0_ETH_RXD3 = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_ETH0_ETH_TXCK = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_ETH0_ETH_TXCTL = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_ETH0_ETH_TXD0 = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_ETH0_ETH_TXD1 = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_ETH0_ETH_TXD2 = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_ETH0_ETH_TXD3 = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_HYPER1_HYPER_CK = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_HYPER1_HYPER_CKN = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_HYPER1_HYPER_CS0 = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_HYPER1_HYPER_CS1 = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_HYPER1_HYPER_DQ0_I = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_HYPER1_HYPER_DQ1_I = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_HYPER1_HYPER_DQ2_I = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_HYPER1_HYPER_DQ3_I = 5'd21;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_HYPER1_HYPER_DQ4_I = 5'd22;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_HYPER1_HYPER_DQ5_I = 5'd23;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_HYPER1_HYPER_DQ6_I = 5'd24;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_HYPER1_HYPER_DQ7_I = 5'd25;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_HYPER1_HYPER_RST = 5'd26;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_HYPER1_HYPER_RWDS = 5'd27;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_I2C5_I2C_SCL = 5'd28;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_I2C5_I2C_SDA = 5'd29;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_UART7_UART_RX = 5'd30;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_7_SEL_UART7_UART_TX = 5'd31;

  parameter PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_ETH0_ETH_RST = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_ETH0_ETH_RXCK = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_ETH0_ETH_RXCTL = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_ETH0_ETH_RXD0 = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_ETH0_ETH_RXD1 = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_ETH0_ETH_RXD2 = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_ETH0_ETH_RXD3 = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_ETH0_ETH_TXCK = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_ETH0_ETH_TXCTL = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_ETH0_ETH_TXD0 = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_ETH0_ETH_TXD1 = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_ETH0_ETH_TXD2 = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_ETH0_ETH_TXD3 = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_HYPER1_HYPER_CK = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_HYPER1_HYPER_CKN = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_HYPER1_HYPER_CS0 = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_HYPER1_HYPER_CS1 = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_HYPER1_HYPER_DQ0_I = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_HYPER1_HYPER_DQ1_I = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_HYPER1_HYPER_DQ2_I = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_HYPER1_HYPER_DQ3_I = 5'd21;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_HYPER1_HYPER_DQ4_I = 5'd22;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_HYPER1_HYPER_DQ5_I = 5'd23;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_HYPER1_HYPER_DQ6_I = 5'd24;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_HYPER1_HYPER_DQ7_I = 5'd25;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_HYPER1_HYPER_RST = 5'd26;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_HYPER1_HYPER_RWDS = 5'd27;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_I2C5_I2C_SCL = 5'd28;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_I2C5_I2C_SDA = 5'd29;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_UART7_UART_RX = 5'd30;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_8_SEL_UART7_UART_TX = 5'd31;

  parameter PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_ETH0_ETH_RST = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_ETH0_ETH_RXCK = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_ETH0_ETH_RXCTL = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_ETH0_ETH_RXD0 = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_ETH0_ETH_RXD1 = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_ETH0_ETH_RXD2 = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_ETH0_ETH_RXD3 = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_ETH0_ETH_TXCK = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_ETH0_ETH_TXCTL = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_ETH0_ETH_TXD0 = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_ETH0_ETH_TXD1 = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_ETH0_ETH_TXD2 = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_ETH0_ETH_TXD3 = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_HYPER1_HYPER_CK = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_HYPER1_HYPER_CKN = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_HYPER1_HYPER_CS0 = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_HYPER1_HYPER_CS1 = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_HYPER1_HYPER_DQ0_I = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_HYPER1_HYPER_DQ1_I = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_HYPER1_HYPER_DQ2_I = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_HYPER1_HYPER_DQ3_I = 5'd21;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_HYPER1_HYPER_DQ4_I = 5'd22;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_HYPER1_HYPER_DQ5_I = 5'd23;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_HYPER1_HYPER_DQ6_I = 5'd24;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_HYPER1_HYPER_DQ7_I = 5'd25;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_HYPER1_HYPER_RST = 5'd26;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_HYPER1_HYPER_RWDS = 5'd27;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_I2C5_I2C_SCL = 5'd28;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_I2C5_I2C_SDA = 5'd29;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_UART7_UART_RX = 5'd30;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_9_SEL_UART7_UART_TX = 5'd31;

  parameter PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_ETH0_ETH_RST = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_ETH0_ETH_RXCK = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_ETH0_ETH_RXCTL = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_ETH0_ETH_RXD0 = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_ETH0_ETH_RXD1 = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_ETH0_ETH_RXD2 = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_ETH0_ETH_RXD3 = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_ETH0_ETH_TXCK = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_ETH0_ETH_TXCTL = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_ETH0_ETH_TXD0 = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_ETH0_ETH_TXD1 = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_ETH0_ETH_TXD2 = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_ETH0_ETH_TXD3 = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_HYPER1_HYPER_CK = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_HYPER1_HYPER_CKN = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_HYPER1_HYPER_CS0 = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_HYPER1_HYPER_CS1 = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_HYPER1_HYPER_DQ0_I = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_HYPER1_HYPER_DQ1_I = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_HYPER1_HYPER_DQ2_I = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_HYPER1_HYPER_DQ3_I = 5'd21;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_HYPER1_HYPER_DQ4_I = 5'd22;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_HYPER1_HYPER_DQ5_I = 5'd23;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_HYPER1_HYPER_DQ6_I = 5'd24;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_HYPER1_HYPER_DQ7_I = 5'd25;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_HYPER1_HYPER_RST = 5'd26;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_HYPER1_HYPER_RWDS = 5'd27;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_I2C5_I2C_SCL = 5'd28;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_I2C5_I2C_SDA = 5'd29;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_UART7_UART_RX = 5'd30;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_10_SEL_UART7_UART_TX = 5'd31;

  parameter PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_ETH0_ETH_RST = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_ETH0_ETH_RXCK = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_ETH0_ETH_RXCTL = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_ETH0_ETH_RXD0 = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_ETH0_ETH_RXD1 = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_ETH0_ETH_RXD2 = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_ETH0_ETH_RXD3 = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_ETH0_ETH_TXCK = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_ETH0_ETH_TXCTL = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_ETH0_ETH_TXD0 = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_ETH0_ETH_TXD1 = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_ETH0_ETH_TXD2 = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_ETH0_ETH_TXD3 = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_HYPER1_HYPER_CK = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_HYPER1_HYPER_CKN = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_HYPER1_HYPER_CS0 = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_HYPER1_HYPER_CS1 = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_HYPER1_HYPER_DQ0_I = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_HYPER1_HYPER_DQ1_I = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_HYPER1_HYPER_DQ2_I = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_HYPER1_HYPER_DQ3_I = 5'd21;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_HYPER1_HYPER_DQ4_I = 5'd22;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_HYPER1_HYPER_DQ5_I = 5'd23;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_HYPER1_HYPER_DQ6_I = 5'd24;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_HYPER1_HYPER_DQ7_I = 5'd25;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_HYPER1_HYPER_RST = 5'd26;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_HYPER1_HYPER_RWDS = 5'd27;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_I2C5_I2C_SCL = 5'd28;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_I2C5_I2C_SDA = 5'd29;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_UART7_UART_RX = 5'd30;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_11_SEL_UART7_UART_TX = 5'd31;

  parameter PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_WIDTH = 5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_DEFAULT = 5'd0;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_ETH0_ETH_RST = 5'd1;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_ETH0_ETH_RXCK = 5'd2;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_ETH0_ETH_RXCTL = 5'd3;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_ETH0_ETH_RXD0 = 5'd4;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_ETH0_ETH_RXD1 = 5'd5;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_ETH0_ETH_RXD2 = 5'd6;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_ETH0_ETH_RXD3 = 5'd7;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_ETH0_ETH_TXCK = 5'd8;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_ETH0_ETH_TXCTL = 5'd9;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_ETH0_ETH_TXD0 = 5'd10;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_ETH0_ETH_TXD1 = 5'd11;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_ETH0_ETH_TXD2 = 5'd12;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_ETH0_ETH_TXD3 = 5'd13;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_HYPER1_HYPER_CK = 5'd14;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_HYPER1_HYPER_CKN = 5'd15;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_HYPER1_HYPER_CS0 = 5'd16;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_HYPER1_HYPER_CS1 = 5'd17;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_HYPER1_HYPER_DQ0_I = 5'd18;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_HYPER1_HYPER_DQ1_I = 5'd19;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_HYPER1_HYPER_DQ2_I = 5'd20;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_HYPER1_HYPER_DQ3_I = 5'd21;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_HYPER1_HYPER_DQ4_I = 5'd22;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_HYPER1_HYPER_DQ5_I = 5'd23;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_HYPER1_HYPER_DQ6_I = 5'd24;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_HYPER1_HYPER_DQ7_I = 5'd25;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_HYPER1_HYPER_RST = 5'd26;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_HYPER1_HYPER_RWDS = 5'd27;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_I2C5_I2C_SCL = 5'd28;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_I2C5_I2C_SDA = 5'd29;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_UART7_UART_RX = 5'd30;
  parameter logic[4:0] PAD_MUX_GROUP_MX_HYPER_PAD_MX_HYPER1_12_SEL_UART7_UART_TX = 5'd31;

  parameter PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_0_SEL_WIDTH = 4;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_0_SEL_DEFAULT = 4'd0;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_0_SEL_GPIO61_GPIO = 4'd1;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_0_SEL_GPIO62_GPIO = 4'd2;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_0_SEL_SDIO1_SDIO_CLK = 4'd3;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_0_SEL_SDIO1_SDIO_CMD = 4'd4;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_0_SEL_SDIO1_SDIO_DATA0 = 4'd5;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_0_SEL_SDIO1_SDIO_DATA1 = 4'd6;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_0_SEL_SDIO1_SDIO_DATA2 = 4'd7;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_0_SEL_SDIO1_SDIO_DATA3 = 4'd8;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_0_SEL_UART5_UART_CTS = 4'd9;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_0_SEL_UART5_UART_RTS = 4'd10;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_0_SEL_UART5_UART_RX = 4'd11;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_0_SEL_UART5_UART_TX = 4'd12;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_0_SEL_UART6_UART_RX = 4'd13;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_0_SEL_UART6_UART_TX = 4'd14;

  parameter PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_1_SEL_WIDTH = 4;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_1_SEL_DEFAULT = 4'd0;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_1_SEL_GPIO61_GPIO = 4'd1;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_1_SEL_GPIO62_GPIO = 4'd2;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_1_SEL_SDIO1_SDIO_CLK = 4'd3;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_1_SEL_SDIO1_SDIO_CMD = 4'd4;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_1_SEL_SDIO1_SDIO_DATA0 = 4'd5;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_1_SEL_SDIO1_SDIO_DATA1 = 4'd6;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_1_SEL_SDIO1_SDIO_DATA2 = 4'd7;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_1_SEL_SDIO1_SDIO_DATA3 = 4'd8;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_1_SEL_UART5_UART_CTS = 4'd9;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_1_SEL_UART5_UART_RTS = 4'd10;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_1_SEL_UART5_UART_RX = 4'd11;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_1_SEL_UART5_UART_TX = 4'd12;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_1_SEL_UART6_UART_RX = 4'd13;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_1_SEL_UART6_UART_TX = 4'd14;

  parameter PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_2_SEL_WIDTH = 4;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_2_SEL_DEFAULT = 4'd0;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_2_SEL_GPIO61_GPIO = 4'd1;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_2_SEL_GPIO62_GPIO = 4'd2;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_2_SEL_SDIO1_SDIO_CLK = 4'd3;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_2_SEL_SDIO1_SDIO_CMD = 4'd4;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_2_SEL_SDIO1_SDIO_DATA0 = 4'd5;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_2_SEL_SDIO1_SDIO_DATA1 = 4'd6;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_2_SEL_SDIO1_SDIO_DATA2 = 4'd7;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_2_SEL_SDIO1_SDIO_DATA3 = 4'd8;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_2_SEL_UART5_UART_CTS = 4'd9;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_2_SEL_UART5_UART_RTS = 4'd10;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_2_SEL_UART5_UART_RX = 4'd11;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_2_SEL_UART5_UART_TX = 4'd12;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_2_SEL_UART6_UART_RX = 4'd13;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_2_SEL_UART6_UART_TX = 4'd14;

  parameter PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_3_SEL_WIDTH = 4;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_3_SEL_DEFAULT = 4'd0;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_3_SEL_GPIO61_GPIO = 4'd1;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_3_SEL_GPIO62_GPIO = 4'd2;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_3_SEL_SDIO1_SDIO_CLK = 4'd3;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_3_SEL_SDIO1_SDIO_CMD = 4'd4;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_3_SEL_SDIO1_SDIO_DATA0 = 4'd5;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_3_SEL_SDIO1_SDIO_DATA1 = 4'd6;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_3_SEL_SDIO1_SDIO_DATA2 = 4'd7;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_3_SEL_SDIO1_SDIO_DATA3 = 4'd8;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_3_SEL_UART5_UART_CTS = 4'd9;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_3_SEL_UART5_UART_RTS = 4'd10;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_3_SEL_UART5_UART_RX = 4'd11;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_3_SEL_UART5_UART_TX = 4'd12;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_3_SEL_UART6_UART_RX = 4'd13;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_3_SEL_UART6_UART_TX = 4'd14;

  parameter PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_4_SEL_WIDTH = 4;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_4_SEL_DEFAULT = 4'd0;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_4_SEL_GPIO61_GPIO = 4'd1;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_4_SEL_GPIO62_GPIO = 4'd2;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_4_SEL_SDIO1_SDIO_CLK = 4'd3;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_4_SEL_SDIO1_SDIO_CMD = 4'd4;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_4_SEL_SDIO1_SDIO_DATA0 = 4'd5;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_4_SEL_SDIO1_SDIO_DATA1 = 4'd6;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_4_SEL_SDIO1_SDIO_DATA2 = 4'd7;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_4_SEL_SDIO1_SDIO_DATA3 = 4'd8;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_4_SEL_UART5_UART_CTS = 4'd9;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_4_SEL_UART5_UART_RTS = 4'd10;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_4_SEL_UART5_UART_RX = 4'd11;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_4_SEL_UART5_UART_TX = 4'd12;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_4_SEL_UART6_UART_RX = 4'd13;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_4_SEL_UART6_UART_TX = 4'd14;

  parameter PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_5_SEL_WIDTH = 4;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_5_SEL_DEFAULT = 4'd0;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_5_SEL_GPIO61_GPIO = 4'd1;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_5_SEL_GPIO62_GPIO = 4'd2;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_5_SEL_SDIO1_SDIO_CLK = 4'd3;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_5_SEL_SDIO1_SDIO_CMD = 4'd4;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_5_SEL_SDIO1_SDIO_DATA0 = 4'd5;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_5_SEL_SDIO1_SDIO_DATA1 = 4'd6;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_5_SEL_SDIO1_SDIO_DATA2 = 4'd7;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_5_SEL_SDIO1_SDIO_DATA3 = 4'd8;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_5_SEL_UART5_UART_CTS = 4'd9;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_5_SEL_UART5_UART_RTS = 4'd10;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_5_SEL_UART5_UART_RX = 4'd11;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_5_SEL_UART5_UART_TX = 4'd12;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_5_SEL_UART6_UART_RX = 4'd13;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_5_SEL_UART6_UART_TX = 4'd14;

  parameter PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_6_SEL_WIDTH = 4;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_6_SEL_DEFAULT = 4'd0;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_6_SEL_GPIO61_GPIO = 4'd1;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_6_SEL_GPIO62_GPIO = 4'd2;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_6_SEL_SDIO1_SDIO_CLK = 4'd3;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_6_SEL_SDIO1_SDIO_CMD = 4'd4;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_6_SEL_SDIO1_SDIO_DATA0 = 4'd5;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_6_SEL_SDIO1_SDIO_DATA1 = 4'd6;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_6_SEL_SDIO1_SDIO_DATA2 = 4'd7;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_6_SEL_SDIO1_SDIO_DATA3 = 4'd8;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_6_SEL_UART5_UART_CTS = 4'd9;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_6_SEL_UART5_UART_RTS = 4'd10;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_6_SEL_UART5_UART_RX = 4'd11;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_6_SEL_UART5_UART_TX = 4'd12;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_6_SEL_UART6_UART_RX = 4'd13;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_6_SEL_UART6_UART_TX = 4'd14;

  parameter PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_7_SEL_WIDTH = 4;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_7_SEL_DEFAULT = 4'd0;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_7_SEL_GPIO61_GPIO = 4'd1;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_7_SEL_GPIO62_GPIO = 4'd2;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_7_SEL_SDIO1_SDIO_CLK = 4'd3;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_7_SEL_SDIO1_SDIO_CMD = 4'd4;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_7_SEL_SDIO1_SDIO_DATA0 = 4'd5;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_7_SEL_SDIO1_SDIO_DATA1 = 4'd6;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_7_SEL_SDIO1_SDIO_DATA2 = 4'd7;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_7_SEL_SDIO1_SDIO_DATA3 = 4'd8;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_7_SEL_UART5_UART_CTS = 4'd9;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_7_SEL_UART5_UART_RTS = 4'd10;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_7_SEL_UART5_UART_RX = 4'd11;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_7_SEL_UART5_UART_TX = 4'd12;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_7_SEL_UART6_UART_RX = 4'd13;
  parameter logic[3:0] PAD_MUX_GROUP_MX_SDIO1_PAD_MX_SDIO1_7_SEL_UART6_UART_TX = 4'd14;

  // Dynamic Pad  instance index

  parameter PORT_MUX_GROUP_MX_CAM0_SEL_WIDTH = 4;
  parameter logic[3:0] PORT_MUX_GROUP_MX_CAM0_SEL_PAD_MX_CAM0_0 = 4'd0;
  parameter logic[3:0] PORT_MUX_GROUP_MX_CAM0_SEL_PAD_MX_CAM0_1 = 4'd1;
  parameter logic[3:0] PORT_MUX_GROUP_MX_CAM0_SEL_PAD_MX_CAM0_2 = 4'd2;
  parameter logic[3:0] PORT_MUX_GROUP_MX_CAM0_SEL_PAD_MX_CAM0_3 = 4'd3;
  parameter logic[3:0] PORT_MUX_GROUP_MX_CAM0_SEL_PAD_MX_CAM0_4 = 4'd4;
  parameter logic[3:0] PORT_MUX_GROUP_MX_CAM0_SEL_PAD_MX_CAM0_5 = 4'd5;
  parameter logic[3:0] PORT_MUX_GROUP_MX_CAM0_SEL_PAD_MX_CAM0_6 = 4'd6;
  parameter logic[3:0] PORT_MUX_GROUP_MX_CAM0_SEL_PAD_MX_CAM0_7 = 4'd7;
  parameter logic[3:0] PORT_MUX_GROUP_MX_CAM0_SEL_PAD_MX_CAM0_8 = 4'd8;
  parameter logic[3:0] PORT_MUX_GROUP_MX_CAM0_SEL_PAD_MX_CAM0_9 = 4'd9;
  parameter logic[3:0] PORT_MUX_GROUP_MX_CAM0_SEL_PAD_MX_CAM0_10 = 4'd10;

  parameter PORT_MUX_GROUP_MX_CAM1_SEL_WIDTH = 4;
  parameter logic[3:0] PORT_MUX_GROUP_MX_CAM1_SEL_PAD_MX_CAM1_0 = 4'd0;
  parameter logic[3:0] PORT_MUX_GROUP_MX_CAM1_SEL_PAD_MX_CAM1_1 = 4'd1;
  parameter logic[3:0] PORT_MUX_GROUP_MX_CAM1_SEL_PAD_MX_CAM1_2 = 4'd2;
  parameter logic[3:0] PORT_MUX_GROUP_MX_CAM1_SEL_PAD_MX_CAM1_3 = 4'd3;
  parameter logic[3:0] PORT_MUX_GROUP_MX_CAM1_SEL_PAD_MX_CAM1_4 = 4'd4;
  parameter logic[3:0] PORT_MUX_GROUP_MX_CAM1_SEL_PAD_MX_CAM1_5 = 4'd5;
  parameter logic[3:0] PORT_MUX_GROUP_MX_CAM1_SEL_PAD_MX_CAM1_6 = 4'd6;
  parameter logic[3:0] PORT_MUX_GROUP_MX_CAM1_SEL_PAD_MX_CAM1_7 = 4'd7;
  parameter logic[3:0] PORT_MUX_GROUP_MX_CAM1_SEL_PAD_MX_CAM1_8 = 4'd8;
  parameter logic[3:0] PORT_MUX_GROUP_MX_CAM1_SEL_PAD_MX_CAM1_9 = 4'd9;
  parameter logic[3:0] PORT_MUX_GROUP_MX_CAM1_SEL_PAD_MX_CAM1_10 = 4'd10;

  parameter PORT_MUX_GROUP_MX_CAN_SEL_WIDTH = 2;
  parameter logic[1:0] PORT_MUX_GROUP_MX_CAN_SEL_PAD_MX_CAN_0 = 2'd0;
  parameter logic[1:0] PORT_MUX_GROUP_MX_CAN_SEL_PAD_MX_CAN_1 = 2'd1;
  parameter logic[1:0] PORT_MUX_GROUP_MX_CAN_SEL_PAD_MX_CAN_2 = 2'd2;
  parameter logic[1:0] PORT_MUX_GROUP_MX_CAN_SEL_PAD_MX_CAN_3 = 2'd3;

  parameter PORT_MUX_GROUP_MX_HYPER_SEL_WIDTH = 4;
  parameter logic[3:0] PORT_MUX_GROUP_MX_HYPER_SEL_PAD_MX_HYPER1_0 = 4'd0;
  parameter logic[3:0] PORT_MUX_GROUP_MX_HYPER_SEL_PAD_MX_HYPER1_1 = 4'd1;
  parameter logic[3:0] PORT_MUX_GROUP_MX_HYPER_SEL_PAD_MX_HYPER1_2 = 4'd2;
  parameter logic[3:0] PORT_MUX_GROUP_MX_HYPER_SEL_PAD_MX_HYPER1_3 = 4'd3;
  parameter logic[3:0] PORT_MUX_GROUP_MX_HYPER_SEL_PAD_MX_HYPER1_4 = 4'd4;
  parameter logic[3:0] PORT_MUX_GROUP_MX_HYPER_SEL_PAD_MX_HYPER1_5 = 4'd5;
  parameter logic[3:0] PORT_MUX_GROUP_MX_HYPER_SEL_PAD_MX_HYPER1_6 = 4'd6;
  parameter logic[3:0] PORT_MUX_GROUP_MX_HYPER_SEL_PAD_MX_HYPER1_7 = 4'd7;
  parameter logic[3:0] PORT_MUX_GROUP_MX_HYPER_SEL_PAD_MX_HYPER1_8 = 4'd8;
  parameter logic[3:0] PORT_MUX_GROUP_MX_HYPER_SEL_PAD_MX_HYPER1_9 = 4'd9;
  parameter logic[3:0] PORT_MUX_GROUP_MX_HYPER_SEL_PAD_MX_HYPER1_10 = 4'd10;
  parameter logic[3:0] PORT_MUX_GROUP_MX_HYPER_SEL_PAD_MX_HYPER1_11 = 4'd11;
  parameter logic[3:0] PORT_MUX_GROUP_MX_HYPER_SEL_PAD_MX_HYPER1_12 = 4'd12;

  parameter PORT_MUX_GROUP_MX_SDIO1_SEL_WIDTH = 3;
  parameter logic[2:0] PORT_MUX_GROUP_MX_SDIO1_SEL_PAD_MX_SDIO1_0 = 3'd0;
  parameter logic[2:0] PORT_MUX_GROUP_MX_SDIO1_SEL_PAD_MX_SDIO1_1 = 3'd1;
  parameter logic[2:0] PORT_MUX_GROUP_MX_SDIO1_SEL_PAD_MX_SDIO1_2 = 3'd2;
  parameter logic[2:0] PORT_MUX_GROUP_MX_SDIO1_SEL_PAD_MX_SDIO1_3 = 3'd3;
  parameter logic[2:0] PORT_MUX_GROUP_MX_SDIO1_SEL_PAD_MX_SDIO1_4 = 3'd4;
  parameter logic[2:0] PORT_MUX_GROUP_MX_SDIO1_SEL_PAD_MX_SDIO1_5 = 3'd5;
  parameter logic[2:0] PORT_MUX_GROUP_MX_SDIO1_SEL_PAD_MX_SDIO1_6 = 3'd6;
  parameter logic[2:0] PORT_MUX_GROUP_MX_SDIO1_SEL_PAD_MX_SDIO1_7 = 3'd7;
endpackage : pkg_internal_alsaqr_periph_padframe_periphs
