# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../riscv_microprocessor.srcs/sources_1/new/sequencer.vhd" \
"../../../../riscv_microprocessor.srcs/sim_1/imports/packages/RISCV_sequencer_tb.vhdl" \

# Do not sort compile order
nosort
