# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"SQD_Timing_tb_time_impl.v" \
"../../../../../Experiment_3.srcs/sim_1/new/SQD_Timing_tb.v" \

# Do not sort compile order
nosort
