<<<<<<< HEAD
<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>VHDL</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>VHDL</hdltype><componentInstances/><component name="PLL_0::work"/><component name="PLL_1::work"/><component name="PLL_SIM_IS::work"/><component name="PLL_SIM_IS_1::work"/><component name="two_port_RAM::work"/><component name="adv7343_i2c::work"/><component name="pll_imx_dck::work"/><device die="IT14X14M4LDP" family="ProASIC3L" package="fg484"/><component name="Ram_scaling::work"/><component name="mult_x_x::work"/><component name="ddr_lvds::work::My_component_pkg"/><component name="ddr_data_imx::work::My_component_pkg"/><SmartGen version="8.0"/></workspace>
=======
<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>VHDL</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>VHDL</hdltype><componentInstances/><component name="PLL_0::work"/><component name="PLL_1::work"/><device die="IT14X14M4LDP" family="ProASIC3L" package="fg484"/><component name="PLL_SIM_IS::work"/><component name="PLL_SIM_IS_1::work"/><component name="two_port_RAM::work"/><component name="ddr_data_imx::work"/><component name="pll_imx_dck::work"/><component name="mult_x_x::work"/><component name="Ram_scaling::work"/><SmartGen version="8.0"/></workspace>
>>>>>>> e296f02de89eba86bbe678e34dace66c718d9223
