// ttl_74x552 - octal registered transceiver with parity and flags.
module ttl_74x552 (
    input  logic       clkab, clkba, oeab_n, oeba_n,
    input  logic [7:0] a_in, b_in,
    output logic [7:0] a_out, b_out,
    output logic       ab_parity, ba_parity, // even parity (XOR reduction)
    output logic       ab_zero,   ba_zero,
    output logic       a_hiz, b_hiz
);
    logic [7:0] ab_reg, ba_reg;
    always_ff @(posedge clkab) ab_reg <= a_in;
    always_ff @(posedge clkba) ba_reg <= b_in;
    assign b_out     = !oeab_n ? ab_reg : 8'b0;
    assign a_out     = !oeba_n ? ba_reg : 8'b0;
    assign ab_parity = ^ab_reg;
    assign ba_parity = ^ba_reg;
    assign ab_zero   = (ab_reg == 8'b0);
    assign ba_zero   = (ba_reg == 8'b0);
    assign a_hiz     = oeba_n;
    assign b_hiz     = oeab_n;
endmodule
