Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_finn_behav xil_defaultlib.tb_finn xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'ip_addr' [/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi.sv:105]
WARNING: [VRFC 10-3091] actual bit length 27 differs from formal bit length 25 for port 'D' [/home/petertso/Documents/753-FPGA/finn_design/finn_design.srcs/sources_1/imports/ome/petertso/Documents/finn/finn-rtllib/mvu/mvu_4sx4u.sv:304]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.srcs/sim_1/new/tb_finn.v" Line 23. Module tb_finn has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v" Line 13. Module finn_design_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 904. Module finn_design has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/sim/finn_design_ConvolutionInputGenerator_rtl_0_0.v" Line 55. Module finn_design_ConvolutionInputGenerator_rtl_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/sim/finn_design_ConvolutionInputGenerator_rtl_1_0.v" Line 55. Module finn_design_ConvolutionInputGenerator_rtl_1_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/sim/finn_design_ConvolutionInputGenerator_rtl_2_0.v" Line 55. Module finn_design_ConvolutionInputGenerator_rtl_2_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_3_0/sim/finn_design_ConvolutionInputGenerator_rtl_3_0.v" Line 55. Module finn_design_ConvolutionInputGenerator_rtl_3_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_4_0/sim/finn_design_ConvolutionInputGenerator_rtl_4_0.v" Line 55. Module finn_design_ConvolutionInputGenerator_rtl_4_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 13. Module MVAU_hls_0_imp_7OH4JA has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/sim/finn_design_MVAU_hls_0_0.v" Line 55. Module finn_design_MVAU_hls_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0.v" Line 9. Module MVAU_hls_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v" Line 9. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_sparsemux_51_5_8_1_1.v" Line 9. Module MVAU_hls_0_sparsemux_51_5_8_1_1(din0_WIDTH=8,din1_WIDTH=8,din2_WIDTH=8,din3_WIDTH=8,din4_WIDTH=8,din5_WIDTH=8,din6_WIDTH=8,din7_WIDTH=8,din8_WIDTH=8,din9_WIDTH=8,din10_WIDTH=8,din11_WIDTH=8,din12_WIDTH=8,din13_WIDTH=8,din14_WIDTH=8,din15_WIDTH=8,din16_WIDTH=8,din17_WIDTH=8,din18_WIDTH=8,din19_WIDTH=8,din20_WIDTH=8,din21_WIDTH=8,din22_WIDTH=8,din23_WIDTH=8,din24_WIDTH=8,def_WIDTH=8,sel_WIDTH=5,dout_WIDTH=8,CASE0=5'b0,CASE1=5'b01,CASE2=5'b010,CASE3=5'b011,CASE4=5'b0100,CASE5=5'b0101,CASE6=5'b0110,CASE7=5'b0111,CASE8=5'b01000,CASE9=5'b01001,CASE10=5'b01010,CASE11=5'b01011,CASE12=5'b01100,CASE13=5'b01101,CASE14=5'b01110,CASE15=5'b01111,CASE16=5'b10000,CASE17=5'b10001,CASE18=5'b10010,CASE19=5'b10011,CASE20=5'b10100,CASE21=5'b10101,CASE22=5'b10110,CASE23=5'b10111,CASE24=5'b11000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_4s_15s_15_4_1.v" Line 54. Module MVAU_hls_0_mac_muladd_8ns_4s_15s_15_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=15,dout_WIDTH=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_4s_15s_15_4_1.v" Line 11. Module MVAU_hls_0_mac_muladd_8ns_4s_15s_15_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v" Line 11. Module MVAU_hls_0_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_regslice_both.v" Line 8. Module MVAU_hls_0_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_regslice_both.v" Line 8. Module MVAU_hls_0_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_regslice_both.v" Line 8. Module MVAU_hls_0_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/sim/finn_design_MVAU_hls_0_wstrm_0.v" Line 55. Module finn_design_MVAU_hls_0_wstrm_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 74. Module MVAU_hls_1_imp_ZIW0NT has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/sim/finn_design_MVAU_hls_1_0.v" Line 55. Module finn_design_MVAU_hls_1_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1.v" Line 9. Module MVAU_hls_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v" Line 9. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_sparsemux_601_9_4_1_1.v" Line 9. Module MVAU_hls_1_sparsemux_601_9_4_1_1(din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=4,din3_WIDTH=4,din4_WIDTH=4,din5_WIDTH=4,din6_WIDTH=4,din7_WIDTH=4,din8_WIDTH=4,din9_WIDTH=4,din10_WIDTH=4,din11_WIDTH=4,din12_WIDTH=4,din13_WIDTH=4,din14_WIDTH=4,din15_WIDTH=4,din16_WIDTH=4,din17_WIDTH=4,din18_WIDTH=4,din19_WIDTH=4,din20_WIDTH=4,din21_WIDTH=4,din22_WIDTH=4,din23_WIDTH=4,din24_WIDTH=4,din25_WIDTH=4,din26_WIDTH=4,din27_WIDTH=4,din28_WIDTH=4,din29_WIDTH=4,din30_WIDTH=4,din31_WIDTH=4,din32_WIDTH=4,din33_WIDTH=4,din34_WIDTH=4,din35_WIDTH=4,din36_WIDTH=4,din37_WIDTH=4,din38_WIDTH=4,din39_WIDTH=4,din40_WIDTH=4,din41_WIDTH=4,din42_WIDTH=4,din43_WIDTH=4,din44_WIDTH=4,din45_WIDTH=4,din46_WIDTH=4,din47_WIDTH=4,din48_WIDTH=4,din49_WIDTH=4,din50_WIDTH=4,din51_WIDTH=4,din52_WIDTH=4,din53_WIDTH=4,din54_WIDTH=4,din55_WIDTH=4,din56_WIDTH=4,din57_WIDTH=4,din58_WIDTH=4,din59_WIDTH=4,din60_WIDTH=4,din61_WIDTH=4,din62_WIDTH=4,din63_WIDTH=4,din64_WIDTH=4,din65_WIDTH=4,din66_WIDTH=4,din67_WIDTH=4,din68_WIDTH=4,din69_WIDTH=4,din70_WIDTH=4,din71_WIDTH=4,din72_WIDTH=4,din73_WIDTH=4,din74_WIDTH=4,din75_WIDTH=4,din76_WIDTH=4,din77_WIDTH=4,din78_WIDTH=4,din79_WIDTH=4,din80_WIDTH=4,din81_WIDTH=4,din82_WIDTH=4,din83_WIDTH=4,din84_WIDTH=4,din85_WIDTH=4,din86_WIDTH=4,din87_WIDTH=4,din88_WIDTH=4,din89_WIDTH=4,din90_WIDTH=4,din91_WIDTH=4,din92_WIDTH=4,din93_WIDTH=4,din94_WIDTH=4,din95_WIDTH=4,din96_WIDTH=4,din97_WIDTH=4,din98_WIDTH=4,din99_WIDTH=4,din100_WIDTH=4,din101_WIDTH=4,din102_WIDTH=4,din103_WIDTH=4,din104_WIDTH=4,din105_WIDTH=4,din106_WIDTH=4,din107_WIDTH=4,din108_WIDTH=4,din109_WIDTH=4,din110_WIDTH=4,din111_WIDTH=4,din112_WIDTH=4,din113_WIDTH=4,din114_WIDTH=4,din115_WIDTH=4,din116_WIDTH=4,din117_WIDTH=4,din118_WIDTH=4,din119_WIDTH=4,din120_WIDTH=4,din121_WIDTH=4,din122_WIDTH=4,din123_WIDTH=4,din124_WIDTH=4,din125_WIDTH=4,din126_WIDTH=4,din127_WIDTH=4,din128_WIDTH=4,din129_WIDTH=4,din130_WIDTH=4,din131_WIDTH=4,din132_WIDTH=4,din133_WIDTH=4,din134_WIDTH=4,din135_WIDTH=4,din136_WIDTH=4,din137_WIDTH=4,din138_WIDTH=4,din139_WIDTH=4,din140_WIDTH=4,din141_WIDTH=4,din142_WIDTH=4,din143_WIDTH=4,din144_WIDTH=4,din145_WIDTH=4,din146_WIDTH=4,din147_WIDTH=4,din148_WIDTH=4,din149_WIDTH=4,din150_WIDTH=4,din151_WIDTH=4,din152_WIDTH=4,din153_WIDTH=4,din154_WIDTH=4,din155_WIDTH=4,din156_WIDTH=4,din157_WIDTH=4,din158_WIDTH=4,din159_WIDTH=4,din160_WIDTH=4,din161_WIDTH=4,din162_WIDTH=4,din163_WIDTH=4,din164_WIDTH=4,din165_WIDTH=4,din166_WIDTH=4,din167_WIDTH=4,din168_WIDTH=4,din169_WIDTH=4,din170_WIDTH=4,din171_WIDTH=4,din172_WIDTH=4,din173_WIDTH=4,din174_WIDTH=4,din175_WIDTH=4,din176_WIDTH=4,din177_WIDTH=4,din178_WIDTH=4,din179_WIDTH=4,din180_WIDTH=4,din181_WIDTH=4,din182_WIDTH=4,din183_WIDTH=4,din184_WIDTH=4,din185_WIDTH=4,din186_WIDTH=4,din187_WIDTH=4,din188_WIDTH=4,din189_WIDTH=4,din190_WIDTH=4,din191_WIDTH=4,din192_WIDTH=4,din193_WIDTH=4,din194_WIDTH=4,din195_WIDTH=4,din196_WIDTH=4,din197_WIDTH=4,din198_WIDTH=4,din199_WIDTH=4,din200_WIDTH=4,din201_WIDTH=4,din202_WIDTH=4,din203_WIDTH=4,din204_WIDTH=4,din205_WIDTH=4,din206_WIDTH=4,din207_WIDTH=4,din208_WIDTH=4,din209_WIDTH=4,din210_WIDTH=4,din211_WIDTH=4,din212_WIDTH=4,din213_WIDTH=4,din214_WIDTH=4,din215_WIDTH=4,din216_WIDTH=4,din217_WIDTH=4,din218_WIDTH=4,din219_WIDTH=4,din220_WIDTH=4,din221_WIDTH=4,din222_WIDTH=4,din223_WIDTH=4,din224_WIDTH=4,din225_WIDTH=4,din226_WIDTH=4,din227_WIDTH=4,din228_WIDTH=4,din229_WIDTH=4,din230_WIDTH=4,din231_WIDTH=4,din232_WIDTH=4,din233_WIDTH=4,din234_WIDTH=4,din235_WIDTH=4,din236_WIDTH=4,din237_WIDTH=4,din238_WIDTH=4,din239_WIDTH=4,din240_WIDTH=4,din241_WIDTH=4,din242_WIDTH=4,din243_WIDTH=4,din244_WIDTH=4,din245_WIDTH=4,din246_WIDTH=4,din247_WIDTH=4,din248_WIDTH=4,din249_WIDTH=4,din250_WIDTH=4,din251_WIDTH=4,din252_WIDTH=4,din253_WIDTH=4,din254_WIDTH=4,din255_WIDTH=4,din256_WIDTH=4,din257_WIDTH=4,din258_WIDTH=4,din259_WIDTH=4,din260_WIDTH=4,din261_WIDTH=4,din262_WIDTH=4,din263_WIDTH=4,din264_WIDTH=4,din265_WIDTH=4,din266_WIDTH=4,din267_WIDTH=4,din268_WIDTH=4,din269_WIDTH=4,din270_WIDTH=4,din271_WIDTH=4,din272_WIDTH=4,din273_WIDTH=4,din274_WIDTH=4,din275_WIDTH=4,din276_WIDTH=4,din277_WIDTH=4,din278_WIDTH=4,din279_WIDTH=4,din280_WIDTH=4,din281_WIDTH=4,din282_WIDTH=4,din283_WIDTH=4,din284_WIDTH=4,din285_WIDTH=4,din286_WIDTH=4,din287_WIDTH=4,din288_WIDTH=4,din289_WIDTH=4,din290_WIDTH=4,din291_WIDTH=4,din292_WIDTH=4,din293_WIDTH=4,din294_WIDTH=4,din295_WIDTH=4,din296_WIDTH=4,din297_WIDTH=4,din298_WIDTH=4,din299_WIDTH=4,def_WIDTH=4,sel_WIDTH=9,dout_WIDTH=4,CASE0=9'b0,CASE1=9'b01,CASE2=9'b010,CASE3=9'b011,CASE4=9'b0100,CASE5=9'b0101,CASE6=9'b0110,CASE7=9'b0111,CASE8=9'b01000,CASE9=9'b01001,CASE10=9'b01010,CASE11=9'b01011,CASE12=9'b01100,CASE13=9'b01101,CASE14=9'b01110,CASE15=9'b01111,CASE16=9'b010000,CASE17=9'b010001,CASE18=9'b010010,CASE19=9'b010011,CASE20=9'b010100,CASE21=9'b010101,CASE22=9'b010110,CASE23=9'b010111,CASE24=9'b011000,CASE25=9'b011001,CASE26=9'b011010,CASE27=9'b011011,CASE28=9'b011100,CASE29=9'b011101,CASE30=9'b011110,CASE31=9'b011111,CASE32=9'b0100000,CASE33=9'b0100001,CASE34=9'b0100010,CASE35=9'b0100011,CASE36=9'b0100100,CASE37=9'b0100101,CASE38=9'b0100110,CASE39=9'b0100111,CASE40=9'b0101000,CASE41=9'b0101001,CASE42=9'b0101010,CASE43=9'b0101011,CASE44=9'b0101100,CASE45=9'b0101101,CASE46=9'b0101110,CASE47=9'b0101111,CASE48=9'b0110000,CASE49=9'b0110001,CASE50=9'b0110010,CASE51=9'b0110011,CASE52=9'b0110100,CASE53=9'b0110101,CASE54=9'b0110110,CASE55=9'b0110111,CASE56=9'b0111000,CASE57=9'b0111001,CASE58=9'b0111010,CASE59=9'b0111011,CASE60=9'b0111100,CASE61=9'b0111101,CASE62=9'b0111110,CASE63=9'b0111111,CASE64=9'b01000000,CASE65=9'b01000001,CASE66=9'b01000010,CASE67=9'b01000011,CASE68=9'b01000100,CASE69=9'b01000101,CASE70=9'b01000110,CASE71=9'b01000111,CASE72=9'b01001000,CASE73=9'b01001001,CASE74=9'b01001010,CASE75=9'b01001011,CASE76=9'b01001100,CASE77=9'b01001101,CASE78=9'b01001110,CASE79=9'b01001111,CASE80=9'b01010000,CASE81=9'b01010001,CASE82=9'b01010010,CASE83=9'b01010011,CASE84=9'b01010100,CASE85=9'b01010101,CASE86=9'b01010110,CASE87=9'b01010111,CASE88=9'b01011000,CASE89=9'b01011001,CASE90=9'b01011010,CASE91=9'b01011011,CASE92=9'b01011100,CASE93=9'b01011101,CASE94=9'b01011110,CASE95=9'b01011111,CASE96=9'b01100000,CASE97=9'b01100001,CASE98=9'b01100010,CASE99=9'b01100011,CASE100=9'b01100100,CASE101=9'b01100101,CASE102=9'b01100110,CASE103=9'b01100111,CASE104=9'b01101000,CASE105=9'b01101001,CASE106=9'b01101010,CASE107=9'b01101011,CASE108=9'b01101100,CASE109=9'b01101101,CASE110=9'b01101110,CASE111=9'b01101111,CASE112=9'b01110000,CASE113=9'b01110001,CASE114=9'b01110010,CASE115=9'b01110011,CASE116=9'b01110100,CASE117=9'b01110101,CASE118=9'b01110110,CASE119=9'b01110111,CASE120=9'b01111000,CASE121=9'b01111001,CASE122=9'b01111010,CASE123=9'b01111011,CASE124=9'b01111100,CASE125=9'b01111101,CASE126=9'b01111110,CASE127=9'b01111111,CASE128=9'b010000000,CASE129=9'b010000001,CASE130=9'b010000010,CASE131=9'b010000011,CASE132=9'b010000100,CASE133=9'b010000101,CASE134=9'b010000110,CASE135=9'b010000111,CASE136=9'b010001000,CASE137=9'b010001001,CASE138=9'b010001010,CASE139=9'b010001011,CASE140=9'b010001100,CASE141=9'b010001101,CASE142=9'b010001110,CASE143=9'b010001111,CASE144=9'b010010000,CASE145=9'b010010001,CASE146=9'b010010010,CASE147=9'b010010011,CASE148=9'b010010100,CASE149=9'b010010101,CASE150=9'b010010110,CASE151=9'b010010111,CASE152=9'b010011000,CASE153=9'b010011001,CASE154=9'b010011010,CASE155=9'b010011011,CASE156=9'b010011100,CASE157=9'b010011101,CASE158=9'b010011110,CASE159=9'b010011111,CASE160=9'b010100000,CASE161=9'b010100001,CASE162=9'b010100010,CASE163=9'b010100011,CASE164=9'b010100100,CASE165=9'b010100101,CASE166=9'b010100110,CASE167=9'b010100111,CASE168=9'b010101000,CASE169=9'b010101001,CASE170=9'b010101010,CASE171=9'b010101011,CASE172=9'b010101100,CASE173=9'b010101101,CASE174=9'b010101110,CASE175=9'b010101111,CASE176=9'b010110000,CASE177=9'b010110001,CASE178=9'b010110010,CASE179=9'b010110011,CASE180=9'b010110100,CASE181=9'b010110101,CASE182=9'b010110110,CASE183=9'b010110111,CASE184=9'b010111000,CASE185=9'b010111001,CASE186=9'b010111010,CASE187=9'b010111011,CASE188=9'b010111100,CASE189=9'b010111101,CASE190=9'b010111110,CASE191=9'b010111111,CASE192=9'b011000000,CASE193=9'b011000001,CASE194=9'b011000010,CASE195=9'b011000011,CASE196=9'b011000100,CASE197=9'b011000101,CASE198=9'b011000110,CASE199=9'b011000111,CASE200=9'b011001000,CASE201=9'b011001001,CASE202=9'b011001010,CASE203=9'b011001011,CASE204=9'b011001100,CASE205=9'b011001101,CASE206=9'b011001110,CASE207=9'b011001111,CASE208=9'b011010000,CASE209=9'b011010001,CASE210=9'b011010010,CASE211=9'b011010011,CASE212=9'b011010100,CASE213=9'b011010101,CASE214=9'b011010110,CASE215=9'b011010111,CASE216=9'b011011000,CASE217=9'b011011001,CASE218=9'b011011010,CASE219=9'b011011011,CASE220=9'b011011100,CASE221=9'b011011101,CASE222=9'b011011110,CASE223=9'b011011111,CASE224=9'b011100000,CASE225=9'b011100001,CASE226=9'b011100010,CASE227=9'b011100011,CASE228=9'b011100100,CASE229=9'b011100101,CASE230=9'b011100110,CASE231=9'b011100111,CASE232=9'b011101000,CASE233=9'b011101001,CASE234=9'b011101010,CASE235=9'b011101011,CASE236=9'b011101100,CASE237=9'b011101101,CASE238=9'b011101110,CASE239=9'b011101111,CASE240=9'b011110000,CASE241=9'b011110001,CASE242=9'b011110010,CASE243=9'b011110011,CASE244=9'b011110100,CASE245=9'b011110101,CASE246=9'b011110110,CASE247=9'b011110111,CASE248=9'b011111000,CASE249=9'b011111001,CASE250=9'b011111010,CASE251=9'b011111011,CASE252=9'b011111100,CASE253=9'b011111101,CASE254=9'b011111110,CASE255=9'b011111111,CASE256=9'b100000000,CASE257=9'b100000001,CASE258=9'b100000010,CASE259=9'b100000011,CASE260=9'b100000100,CASE261=9'b100000101,CASE262=9'b100000110,CASE263=9'b100000111,CASE264=9'b100001000,CASE265=9'b100001001,CASE266=9'b100001010,CASE267=9'b100001011,CASE268=9'b100001100,CASE269=9'b100001101,CASE270=9'b100001110,CASE271=9'b100001111,CASE272=9'b100010000,CASE273=9'b100010001,CASE274=9'b100010010,CASE275=9'b100010011,CASE276=9'b100010100,CASE277=9'b100010101,CASE278=9'b100010110,CASE279=9'b100010111,CASE280=9'b100011000,CASE281=9'b100011001,CASE282=9'b100011010,CASE283=9'b100011011,CASE284=9'b100011100,CASE285=9'b100011101,CASE286=9'b100011110,CASE287=9'b100011111,CASE288=9'b100100000,CASE289=9'b100100001,CASE290=9'b100100010,CASE291=9'b100100011,CASE292=9'b100100100,CASE293=9'b100100101,CASE294=9'b100100110,CASE295=9'b100100111,CASE296=9'b100101000,CASE297=9'b100101001,CASE298=9'b100101010,CASE299=9'b100101011) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_14s_14_4_1.v" Line 54. Module MVAU_hls_1_mac_muladd_4ns_4s_14s_14_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=14,dout_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_14s_14_4_1.v" Line 11. Module MVAU_hls_1_mac_muladd_4ns_4s_14s_14_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v" Line 11. Module MVAU_hls_1_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_regslice_both.v" Line 8. Module MVAU_hls_1_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_regslice_both.v" Line 8. Module MVAU_hls_1_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_regslice_both.v" Line 8. Module MVAU_hls_1_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/sim/finn_design_MVAU_hls_1_wstrm_0.v" Line 55. Module finn_design_MVAU_hls_1_wstrm_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 135. Module MVAU_hls_2_imp_1WP2WTL has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/sim/finn_design_MVAU_hls_2_0.v" Line 55. Module finn_design_MVAU_hls_2_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2.v" Line 9. Module MVAU_hls_2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v" Line 9. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_sparsemux_901_9_4_1_1.v" Line 9. Module MVAU_hls_2_sparsemux_901_9_4_1_1(din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=4,din3_WIDTH=4,din4_WIDTH=4,din5_WIDTH=4,din6_WIDTH=4,din7_WIDTH=4,din8_WIDTH=4,din9_WIDTH=4,din10_WIDTH=4,din11_WIDTH=4,din12_WIDTH=4,din13_WIDTH=4,din14_WIDTH=4,din15_WIDTH=4,din16_WIDTH=4,din17_WIDTH=4,din18_WIDTH=4,din19_WIDTH=4,din20_WIDTH=4,din21_WIDTH=4,din22_WIDTH=4,din23_WIDTH=4,din24_WIDTH=4,din25_WIDTH=4,din26_WIDTH=4,din27_WIDTH=4,din28_WIDTH=4,din29_WIDTH=4,din30_WIDTH=4,din31_WIDTH=4,din32_WIDTH=4,din33_WIDTH=4,din34_WIDTH=4,din35_WIDTH=4,din36_WIDTH=4,din37_WIDTH=4,din38_WIDTH=4,din39_WIDTH=4,din40_WIDTH=4,din41_WIDTH=4,din42_WIDTH=4,din43_WIDTH=4,din44_WIDTH=4,din45_WIDTH=4,din46_WIDTH=4,din47_WIDTH=4,din48_WIDTH=4,din49_WIDTH=4,din50_WIDTH=4,din51_WIDTH=4,din52_WIDTH=4,din53_WIDTH=4,din54_WIDTH=4,din55_WIDTH=4,din56_WIDTH=4,din57_WIDTH=4,din58_WIDTH=4,din59_WIDTH=4,din60_WIDTH=4,din61_WIDTH=4,din62_WIDTH=4,din63_WIDTH=4,din64_WIDTH=4,din65_WIDTH=4,din66_WIDTH=4,din67_WIDTH=4,din68_WIDTH=4,din69_WIDTH=4,din70_WIDTH=4,din71_WIDTH=4,din72_WIDTH=4,din73_WIDTH=4,din74_WIDTH=4,din75_WIDTH=4,din76_WIDTH=4,din77_WIDTH=4,din78_WIDTH=4,din79_WIDTH=4,din80_WIDTH=4,din81_WIDTH=4,din82_WIDTH=4,din83_WIDTH=4,din84_WIDTH=4,din85_WIDTH=4,din86_WIDTH=4,din87_WIDTH=4,din88_WIDTH=4,din89_WIDTH=4,din90_WIDTH=4,din91_WIDTH=4,din92_WIDTH=4,din93_WIDTH=4,din94_WIDTH=4,din95_WIDTH=4,din96_WIDTH=4,din97_WIDTH=4,din98_WIDTH=4,din99_WIDTH=4,din100_WIDTH=4,din101_WIDTH=4,din102_WIDTH=4,din103_WIDTH=4,din104_WIDTH=4,din105_WIDTH=4,din106_WIDTH=4,din107_WIDTH=4,din108_WIDTH=4,din109_WIDTH=4,din110_WIDTH=4,din111_WIDTH=4,din112_WIDTH=4,din113_WIDTH=4,din114_WIDTH=4,din115_WIDTH=4,din116_WIDTH=4,din117_WIDTH=4,din118_WIDTH=4,din119_WIDTH=4,din120_WIDTH=4,din121_WIDTH=4,din122_WIDTH=4,din123_WIDTH=4,din124_WIDTH=4,din125_WIDTH=4,din126_WIDTH=4,din127_WIDTH=4,din128_WIDTH=4,din129_WIDTH=4,din130_WIDTH=4,din131_WIDTH=4,din132_WIDTH=4,din133_WIDTH=4,din134_WIDTH=4,din135_WIDTH=4,din136_WIDTH=4,din137_WIDTH=4,din138_WIDTH=4,din139_WIDTH=4,din140_WIDTH=4,din141_WIDTH=4,din142_WIDTH=4,din143_WIDTH=4,din144_WIDTH=4,din145_WIDTH=4,din146_WIDTH=4,din147_WIDTH=4,din148_WIDTH=4,din149_WIDTH=4,din150_WIDTH=4,din151_WIDTH=4,din152_WIDTH=4,din153_WIDTH=4,din154_WIDTH=4,din155_WIDTH=4,din156_WIDTH=4,din157_WIDTH=4,din158_WIDTH=4,din159_WIDTH=4,din160_WIDTH=4,din161_WIDTH=4,din162_WIDTH=4,din163_WIDTH=4,din164_WIDTH=4,din165_WIDTH=4,din166_WIDTH=4,din167_WIDTH=4,din168_WIDTH=4,din169_WIDTH=4,din170_WIDTH=4,din171_WIDTH=4,din172_WIDTH=4,din173_WIDTH=4,din174_WIDTH=4,din175_WIDTH=4,din176_WIDTH=4,din177_WIDTH=4,din178_WIDTH=4,din179_WIDTH=4,din180_WIDTH=4,din181_WIDTH=4,din182_WIDTH=4,din183_WIDTH=4,din184_WIDTH=4,din185_WIDTH=4,din186_WIDTH=4,din187_WIDTH=4,din188_WIDTH=4,din189_WIDTH=4,din190_WIDTH=4,din191_WIDTH=4,din192_WIDTH=4,din193_WIDTH=4,din194_WIDTH=4,din195_WIDTH=4,din196_WIDTH=4,din197_WIDTH=4,din198_WIDTH=4,din199_WIDTH=4,din200_WIDTH=4,din201_WIDTH=4,din202_WIDTH=4,din203_WIDTH=4,din204_WIDTH=4,din205_WIDTH=4,din206_WIDTH=4,din207_WIDTH=4,din208_WIDTH=4,din209_WIDTH=4,din210_WIDTH=4,din211_WIDTH=4,din212_WIDTH=4,din213_WIDTH=4,din214_WIDTH=4,din215_WIDTH=4,din216_WIDTH=4,din217_WIDTH=4,din218_WIDTH=4,din219_WIDTH=4,din220_WIDTH=4,din221_WIDTH=4,din222_WIDTH=4,din223_WIDTH=4,din224_WIDTH=4,din225_WIDTH=4,din226_WIDTH=4,din227_WIDTH=4,din228_WIDTH=4,din229_WIDTH=4,din230_WIDTH=4,din231_WIDTH=4,din232_WIDTH=4,din233_WIDTH=4,din234_WIDTH=4,din235_WIDTH=4,din236_WIDTH=4,din237_WIDTH=4,din238_WIDTH=4,din239_WIDTH=4,din240_WIDTH=4,din241_WIDTH=4,din242_WIDTH=4,din243_WIDTH=4,din244_WIDTH=4,din245_WIDTH=4,din246_WIDTH=4,din247_WIDTH=4,din248_WIDTH=4,din249_WIDTH=4,din250_WIDTH=4,din251_WIDTH=4,din252_WIDTH=4,din253_WIDTH=4,din254_WIDTH=4,din255_WIDTH=4,din256_WIDTH=4,din257_WIDTH=4,din258_WIDTH=4,din259_WIDTH=4,din260_WIDTH=4,din261_WIDTH=4,din262_WIDTH=4,din263_WIDTH=4,din264_WIDTH=4,din265_WIDTH=4,din266_WIDTH=4,din267_WIDTH=4,din268_WIDTH=4,din269_WIDTH=4,din270_WIDTH=4,din271_WIDTH=4,din272_WIDTH=4,din273_WIDTH=4,din274_WIDTH=4,din275_WIDTH=4,din276_WIDTH=4,din277_WIDTH=4,din278_WIDTH=4,din279_WIDTH=4,din280_WIDTH=4,din281_WIDTH=4,din282_WIDTH=4,din283_WIDTH=4,din284_WIDTH=4,din285_WIDTH=4,din286_WIDTH=4,din287_WIDTH=4,din288_WIDTH=4,din289_WIDTH=4,din290_WIDTH=4,din291_WIDTH=4,din292_WIDTH=4,din293_WIDTH=4,din294_WIDTH=4,din295_WIDTH=4,din296_WIDTH=4,din297_WIDTH=4,din298_WIDTH=4,din299_WIDTH=4,din300_WIDTH=4,din301_WIDTH=4,din302_WIDTH=4,din303_WIDTH=4,din304_WIDTH=4,din305_WIDTH=4,din306_WIDTH=4,din307_WIDTH=4,din308_WIDTH=4,din309_WIDTH=4,din310_WIDTH=4,din311_WIDTH=4,din312_WIDTH=4,din313_WIDTH=4,din314_WIDTH=4,din315_WIDTH=4,din316_WIDTH=4,din317_WIDTH=4,din318_WIDTH=4,din319_WIDTH=4,din320_WIDTH=4,din321_WIDTH=4,din322_WIDTH=4,din323_WIDTH=4,din324_WIDTH=4,din325_WIDTH=4,din326_WIDTH=4,din327_WIDTH=4,din328_WIDTH=4,din329_WIDTH=4,din330_WIDTH=4,din331_WIDTH=4,din332_WIDTH=4,din333_WIDTH=4,din334_WIDTH=4,din335_WIDTH=4,din336_WIDTH=4,din337_WIDTH=4,din338_WIDTH=4,din339_WIDTH=4,din340_WIDTH=4,din341_WIDTH=4,din342_WIDTH=4,din343_WIDTH=4,din344_WIDTH=4,din345_WIDTH=4,din346_WIDTH=4,din347_WIDTH=4,din348_WIDTH=4,din349_WIDTH=4,din350_WIDTH=4,din351_WIDTH=4,din352_WIDTH=4,din353_WIDTH=4,din354_WIDTH=4,din355_WIDTH=4,din356_WIDTH=4,din357_WIDTH=4,din358_WIDTH=4,din359_WIDTH=4,din360_WIDTH=4,din361_WIDTH=4,din362_WIDTH=4,din363_WIDTH=4,din364_WIDTH=4,din365_WIDTH=4,din366_WIDTH=4,din367_WIDTH=4,din368_WIDTH=4,din369_WIDTH=4,din370_WIDTH=4,din371_WIDTH=4,din372_WIDTH=4,din373_WIDTH=4,din374_WIDTH=4,din375_WIDTH=4,din376_WIDTH=4,din377_WIDTH=4,din378_WIDTH=4,din379_WIDTH=4,din380_WIDTH=4,din381_WIDTH=4,din382_WIDTH=4,din383_WIDTH=4,din384_WIDTH=4,din385_WIDTH=4,din386_WIDTH=4,din387_WIDTH=4,din388_WIDTH=4,din389_WIDTH=4,din390_WIDTH=4,din391_WIDTH=4,din392_WIDTH=4,din393_WIDTH=4,din394_WIDTH=4,din395_WIDTH=4,din396_WIDTH=4,din397_WIDTH=4,din398_WIDTH=4,din399_WIDTH=4,din400_WIDTH=4,din401_WIDTH=4,din402_WIDTH=4,din403_WIDTH=4,din404_WIDTH=4,din405_WIDTH=4,din406_WIDTH=4,din407_WIDTH=4,din408_WIDTH=4,din409_WIDTH=4,din410_WIDTH=4,din411_WIDTH=4,din412_WIDTH=4,din413_WIDTH=4,din414_WIDTH=4,din415_WIDTH=4,din416_WIDTH=4,din417_WIDTH=4,din418_WIDTH=4,din419_WIDTH=4,din420_WIDTH=4,din421_WIDTH=4,din422_WIDTH=4,din423_WIDTH=4,din424_WIDTH=4,din425_WIDTH=4,din426_WIDTH=4,din427_WIDTH=4,din428_WIDTH=4,din429_WIDTH=4,din430_WIDTH=4,din431_WIDTH=4,din432_WIDTH=4,din433_WIDTH=4,din434_WIDTH=4,din435_WIDTH=4,din436_WIDTH=4,din437_WIDTH=4,din438_WIDTH=4,din439_WIDTH=4,din440_WIDTH=4,din441_WIDTH=4,din442_WIDTH=4,din443_WIDTH=4,din444_WIDTH=4,din445_WIDTH=4,din446_WIDTH=4,din447_WIDTH=4,din448_WIDTH=4,din449_WIDTH=4,def_WIDTH=4,sel_WIDTH=9,dout_WIDTH=4,CASE0=9'b0,CASE1=9'b01,CASE2=9'b010,CASE3=9'b011,CASE4=9'b0100,CASE5=9'b0101,CASE6=9'b0110,CASE7=9'b0111,CASE8=9'b01000,CASE9=9'b01001,CASE10=9'b01010,CASE11=9'b01011,CASE12=9'b01100,CASE13=9'b01101,CASE14=9'b01110,CASE15=9'b01111,CASE16=9'b010000,CASE17=9'b010001,CASE18=9'b010010,CASE19=9'b010011,CASE20=9'b010100,CASE21=9'b010101,CASE22=9'b010110,CASE23=9'b010111,CASE24=9'b011000,CASE25=9'b011001,CASE26=9'b011010,CASE27=9'b011011,CASE28=9'b011100,CASE29=9'b011101,CASE30=9'b011110,CASE31=9'b011111,CASE32=9'b0100000,CASE33=9'b0100001,CASE34=9'b0100010,CASE35=9'b0100011,CASE36=9'b0100100,CASE37=9'b0100101,CASE38=9'b0100110,CASE39=9'b0100111,CASE40=9'b0101000,CASE41=9'b0101001,CASE42=9'b0101010,CASE43=9'b0101011,CASE44=9'b0101100,CASE45=9'b0101101,CASE46=9'b0101110,CASE47=9'b0101111,CASE48=9'b0110000,CASE49=9'b0110001,CASE50=9'b0110010,CASE51=9'b0110011,CASE52=9'b0110100,CASE53=9'b0110101,CASE54=9'b0110110,CASE55=9'b0110111,CASE56=9'b0111000,CASE57=9'b0111001,CASE58=9'b0111010,CASE59=9'b0111011,CASE60=9'b0111100,CASE61=9'b0111101,CASE62=9'b0111110,CASE63=9'b0111111,CASE64=9'b01000000,CASE65=9'b01000001,CASE66=9'b01000010,CASE67=9'b01000011,CASE68=9'b01000100,CASE69=9'b01000101,CASE70=9'b01000110,CASE71=9'b01000111,CASE72=9'b01001000,CASE73=9'b01001001,CASE74=9'b01001010,CASE75=9'b01001011,CASE76=9'b01001100,CASE77=9'b01001101,CASE78=9'b01001110,CASE79=9'b01001111,CASE80=9'b01010000,CASE81=9'b01010001,CASE82=9'b01010010,CASE83=9'b01010011,CASE84=9'b01010100,CASE85=9'b01010101,CASE86=9'b01010110,CASE87=9'b01010111,CASE88=9'b01011000,CASE89=9'b01011001,CASE90=9'b01011010,CASE91=9'b01011011,CASE92=9'b01011100,CASE93=9'b01011101,CASE94=9'b01011110,CASE95=9'b01011111,CASE96=9'b01100000,CASE97=9'b01100001,CASE98=9'b01100010,CASE99=9'b01100011,CASE100=9'b01100100,CASE101=9'b01100101,CASE102=9'b01100110,CASE103=9'b01100111,CASE104=9'b01101000,CASE105=9'b01101001,CASE106=9'b01101010,CASE107=9'b01101011,CASE108=9'b01101100,CASE109=9'b01101101,CASE110=9'b01101110,CASE111=9'b01101111,CASE112=9'b01110000,CASE113=9'b01110001,CASE114=9'b01110010,CASE115=9'b01110011,CASE116=9'b01110100,CASE117=9'b01110101,CASE118=9'b01110110,CASE119=9'b01110111,CASE120=9'b01111000,CASE121=9'b01111001,CASE122=9'b01111010,CASE123=9'b01111011,CASE124=9'b01111100,CASE125=9'b01111101,CASE126=9'b01111110,CASE127=9'b01111111,CASE128=9'b010000000,CASE129=9'b010000001,CASE130=9'b010000010,CASE131=9'b010000011,CASE132=9'b010000100,CASE133=9'b010000101,CASE134=9'b010000110,CASE135=9'b010000111,CASE136=9'b010001000,CASE137=9'b010001001,CASE138=9'b010001010,CASE139=9'b010001011,CASE140=9'b010001100,CASE141=9'b010001101,CASE142=9'b010001110,CASE143=9'b010001111,CASE144=9'b010010000,CASE145=9'b010010001,CASE146=9'b010010010,CASE147=9'b010010011,CASE148=9'b010010100,CASE149=9'b010010101,CASE150=9'b010010110,CASE151=9'b010010111,CASE152=9'b010011000,CASE153=9'b010011001,CASE154=9'b010011010,CASE155=9'b010011011,CASE156=9'b010011100,CASE157=9'b010011101,CASE158=9'b010011110,CASE159=9'b010011111,CASE160=9'b010100000,CASE161=9'b010100001,CASE162=9'b010100010,CASE163=9'b010100011,CASE164=9'b010100100,CASE165=9'b010100101,CASE166=9'b010100110,CASE167=9'b010100111,CASE168=9'b010101000,CASE169=9'b010101001,CASE170=9'b010101010,CASE171=9'b010101011,CASE172=9'b010101100,CASE173=9'b010101101,CASE174=9'b010101110,CASE175=9'b010101111,CASE176=9'b010110000,CASE177=9'b010110001,CASE178=9'b010110010,CASE179=9'b010110011,CASE180=9'b010110100,CASE181=9'b010110101,CASE182=9'b010110110,CASE183=9'b010110111,CASE184=9'b010111000,CASE185=9'b010111001,CASE186=9'b010111010,CASE187=9'b010111011,CASE188=9'b010111100,CASE189=9'b010111101,CASE190=9'b010111110,CASE191=9'b010111111,CASE192=9'b011000000,CASE193=9'b011000001,CASE194=9'b011000010,CASE195=9'b011000011,CASE196=9'b011000100,CASE197=9'b011000101,CASE198=9'b011000110,CASE199=9'b011000111,CASE200=9'b011001000,CASE201=9'b011001001,CASE202=9'b011001010,CASE203=9'b011001011,CASE204=9'b011001100,CASE205=9'b011001101,CASE206=9'b011001110,CASE207=9'b011001111,CASE208=9'b011010000,CASE209=9'b011010001,CASE210=9'b011010010,CASE211=9'b011010011,CASE212=9'b011010100,CASE213=9'b011010101,CASE214=9'b011010110,CASE215=9'b011010111,CASE216=9'b011011000,CASE217=9'b011011001,CASE218=9'b011011010,CASE219=9'b011011011,CASE220=9'b011011100,CASE221=9'b011011101,CASE222=9'b011011110,CASE223=9'b011011111,CASE224=9'b011100000,CASE225=9'b011100001,CASE226=9'b011100010,CASE227=9'b011100011,CASE228=9'b011100100,CASE229=9'b011100101,CASE230=9'b011100110,CASE231=9'b011100111,CASE232=9'b011101000,CASE233=9'b011101001,CASE234=9'b011101010,CASE235=9'b011101011,CASE236=9'b011101100,CASE237=9'b011101101,CASE238=9'b011101110,CASE239=9'b011101111,CASE240=9'b011110000,CASE241=9'b011110001,CASE242=9'b011110010,CASE243=9'b011110011,CASE244=9'b011110100,CASE245=9'b011110101,CASE246=9'b011110110,CASE247=9'b011110111,CASE248=9'b011111000,CASE249=9'b011111001,CASE250=9'b011111010,CASE251=9'b011111011,CASE252=9'b011111100,CASE253=9'b011111101,CASE254=9'b011111110,CASE255=9'b011111111,CASE256=9'b100000000,CASE257=9'b100000001,CASE258=9'b100000010,CASE259=9'b100000011,CASE260=9'b100000100,CASE261=9'b100000101,CASE262=9'b100000110,CASE263=9'b100000111,CASE264=9'b100001000,CASE265=9'b100001001,CASE266=9'b100001010,CASE267=9'b100001011,CASE268=9'b100001100,CASE269=9'b100001101,CASE270=9'b100001110,CASE271=9'b100001111,CASE272=9'b100010000,CASE273=9'b100010001,CASE274=9'b100010010,CASE275=9'b100010011,CASE276=9'b100010100,CASE277=9'b100010101,CASE278=9'b100010110,CASE279=9'b100010111,CASE280=9'b100011000,CASE281=9'b100011001,CASE282=9'b100011010,CASE283=9'b100011011,CASE284=9'b100011100,CASE285=9'b100011101,CASE286=9'b100011110,CASE287=9'b100011111,CASE288=9'b100100000,CASE289=9'b100100001,CASE290=9'b100100010,CASE291=9'b100100011,CASE292=9'b100100100,CASE293=9'b100100101,CASE294=9'b100100110,CASE295=9'b100100111,CASE296=9'b100101000,CASE297=9'b100101001,CASE298=9'b100101010,CASE299=9'b100101011,CASE300=9'b100101100,CASE301=9'b100101101,CASE302=9'b100101110,CASE303=9'b100101111,CASE304=9'b100110000,CASE305=9'b100110001,CASE306=9'b100110010,CASE307=9'b100110011,CASE308=9'b100110100,CASE309=9'b100110101,CASE310=9'b100110110,CASE311=9'b100110111,CASE312=9'b100111000,CASE313=9'b100111001,CASE314=9'b100111010,CASE315=9'b100111011,CASE316=9'b100111100,CASE317=9'b100111101,CASE318=9'b100111110,CASE319=9'b100111111,CASE320=9'b101000000,CASE321=9'b101000001,CASE322=9'b101000010,CASE323=9'b101000011,CASE324=9'b101000100,CASE325=9'b101000101,CASE326=9'b101000110,CASE327=9'b101000111,CASE328=9'b101001000,CASE329=9'b101001001,CASE330=9'b101001010,CASE331=9'b101001011,CASE332=9'b101001100,CASE333=9'b101001101,CASE334=9'b101001110,CASE335=9'b101001111,CASE336=9'b101010000,CASE337=9'b101010001,CASE338=9'b101010010,CASE339=9'b101010011,CASE340=9'b101010100,CASE341=9'b101010101,CASE342=9'b101010110,CASE343=9'b101010111,CASE344=9'b101011000,CASE345=9'b101011001,CASE346=9'b101011010,CASE347=9'b101011011,CASE348=9'b101011100,CASE349=9'b101011101,CASE350=9'b101011110,CASE351=9'b101011111,CASE352=9'b101100000,CASE353=9'b101100001,CASE354=9'b101100010,CASE355=9'b101100011,CASE356=9'b101100100,CASE357=9'b101100101,CASE358=9'b101100110,CASE359=9'b101100111,CASE360=9'b101101000,CASE361=9'b101101001,CASE362=9'b101101010,CASE363=9'b101101011,CASE364=9'b101101100,CASE365=9'b101101101,CASE366=9'b101101110,CASE367=9'b101101111,CASE368=9'b101110000,CASE369=9'b101110001,CASE370=9'b101110010,CASE371=9'b101110011,CASE372=9'b101110100,CASE373=9'b101110101,CASE374=9'b101110110,CASE375=9'b101110111,CASE376=9'b101111000,CASE377=9'b101111001,CASE378=9'b101111010,CASE379=9'b101111011,CASE380=9'b101111100,CASE381=9'b101111101,CASE382=9'b101111110,CASE383=9'b101111111,CASE384=9'b110000000,CASE385=9'b110000001,CASE386=9'b110000010,CASE387=9'b110000011,CASE388=9'b110000100,CASE389=9'b110000101,CASE390=9'b110000110,CASE391=9'b110000111,CASE392=9'b110001000,CASE393=9'b110001001,CASE394=9'b110001010,CASE395=9'b110001011,CASE396=9'b110001100,CASE397=9'b110001101,CASE398=9'b110001110,CASE399=9'b110001111,CASE400=9'b110010000,CASE401=9'b110010001,CASE402=9'b110010010,CASE403=9'b110010011,CASE404=9'b110010100,CASE405=9'b110010101,CASE406=9'b110010110,CASE407=9'b110010111,CASE408=9'b110011000,CASE409=9'b110011001,CASE410=9'b110011010,CASE411=9'b110011011,CASE412=9'b110011100,CASE413=9'b110011101,CASE414=9'b110011110,CASE415=9'b110011111,CASE416=9'b110100000,CASE417=9'b110100001,CASE418=9'b110100010,CASE419=9'b110100011,CASE420=9'b110100100,CASE421=9'b110100101,CASE422=9'b110100110,CASE423=9'b110100111,CASE424=9'b110101000,CASE425=9'b110101001,CASE426=9'b110101010,CASE427=9'b110101011,CASE428=9'b110101100,CASE429=9'b110101101,CASE430=9'b110101110,CASE431=9'b110101111,CASE432=9'b110110000,CASE433=9'b110110001,CASE434=9'b110110010,CASE435=9'b110110011,CASE436=9'b110110100,CASE437=9'b110110101,CASE438=9'b110110110,CASE439=9'b110110111,CASE440=9'b110111000,CASE441=9'b110111001,CASE442=9'b110111010,CASE443=9'b110111011,CASE444=9'b110111100,CASE445=9'b110111101,CASE446=9'b110111110,CASE447=9'b110111111,CASE448=9'b111000000,CASE449=9'b111000001) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_14s_14_4_1.v" Line 54. Module MVAU_hls_2_mac_muladd_4ns_4s_14s_14_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=14,dout_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_14s_14_4_1.v" Line 11. Module MVAU_hls_2_mac_muladd_4ns_4s_14s_14_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v" Line 11. Module MVAU_hls_2_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_regslice_both.v" Line 8. Module MVAU_hls_2_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_regslice_both.v" Line 8. Module MVAU_hls_2_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_regslice_both.v" Line 8. Module MVAU_hls_2_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/sim/finn_design_MVAU_hls_2_wstrm_0.v" Line 55. Module finn_design_MVAU_hls_2_wstrm_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 196. Module MVAU_hls_3_imp_U0RWZQ has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/sim/finn_design_MVAU_hls_3_0.v" Line 55. Module finn_design_MVAU_hls_3_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3.v" Line 9. Module MVAU_hls_3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch.v" Line 9. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_sparsemux_433_8_4_1_1.v" Line 9. Module MVAU_hls_3_sparsemux_433_8_4_1_1(din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=4,din3_WIDTH=4,din4_WIDTH=4,din5_WIDTH=4,din6_WIDTH=4,din7_WIDTH=4,din8_WIDTH=4,din9_WIDTH=4,din10_WIDTH=4,din11_WIDTH=4,din12_WIDTH=4,din13_WIDTH=4,din14_WIDTH=4,din15_WIDTH=4,din16_WIDTH=4,din17_WIDTH=4,din18_WIDTH=4,din19_WIDTH=4,din20_WIDTH=4,din21_WIDTH=4,din22_WIDTH=4,din23_WIDTH=4,din24_WIDTH=4,din25_WIDTH=4,din26_WIDTH=4,din27_WIDTH=4,din28_WIDTH=4,din29_WIDTH=4,din30_WIDTH=4,din31_WIDTH=4,din32_WIDTH=4,din33_WIDTH=4,din34_WIDTH=4,din35_WIDTH=4,din36_WIDTH=4,din37_WIDTH=4,din38_WIDTH=4,din39_WIDTH=4,din40_WIDTH=4,din41_WIDTH=4,din42_WIDTH=4,din43_WIDTH=4,din44_WIDTH=4,din45_WIDTH=4,din46_WIDTH=4,din47_WIDTH=4,din48_WIDTH=4,din49_WIDTH=4,din50_WIDTH=4,din51_WIDTH=4,din52_WIDTH=4,din53_WIDTH=4,din54_WIDTH=4,din55_WIDTH=4,din56_WIDTH=4,din57_WIDTH=4,din58_WIDTH=4,din59_WIDTH=4,din60_WIDTH=4,din61_WIDTH=4,din62_WIDTH=4,din63_WIDTH=4,din64_WIDTH=4,din65_WIDTH=4,din66_WIDTH=4,din67_WIDTH=4,din68_WIDTH=4,din69_WIDTH=4,din70_WIDTH=4,din71_WIDTH=4,din72_WIDTH=4,din73_WIDTH=4,din74_WIDTH=4,din75_WIDTH=4,din76_WIDTH=4,din77_WIDTH=4,din78_WIDTH=4,din79_WIDTH=4,din80_WIDTH=4,din81_WIDTH=4,din82_WIDTH=4,din83_WIDTH=4,din84_WIDTH=4,din85_WIDTH=4,din86_WIDTH=4,din87_WIDTH=4,din88_WIDTH=4,din89_WIDTH=4,din90_WIDTH=4,din91_WIDTH=4,din92_WIDTH=4,din93_WIDTH=4,din94_WIDTH=4,din95_WIDTH=4,din96_WIDTH=4,din97_WIDTH=4,din98_WIDTH=4,din99_WIDTH=4,din100_WIDTH=4,din101_WIDTH=4,din102_WIDTH=4,din103_WIDTH=4,din104_WIDTH=4,din105_WIDTH=4,din106_WIDTH=4,din107_WIDTH=4,din108_WIDTH=4,din109_WIDTH=4,din110_WIDTH=4,din111_WIDTH=4,din112_WIDTH=4,din113_WIDTH=4,din114_WIDTH=4,din115_WIDTH=4,din116_WIDTH=4,din117_WIDTH=4,din118_WIDTH=4,din119_WIDTH=4,din120_WIDTH=4,din121_WIDTH=4,din122_WIDTH=4,din123_WIDTH=4,din124_WIDTH=4,din125_WIDTH=4,din126_WIDTH=4,din127_WIDTH=4,din128_WIDTH=4,din129_WIDTH=4,din130_WIDTH=4,din131_WIDTH=4,din132_WIDTH=4,din133_WIDTH=4,din134_WIDTH=4,din135_WIDTH=4,din136_WIDTH=4,din137_WIDTH=4,din138_WIDTH=4,din139_WIDTH=4,din140_WIDTH=4,din141_WIDTH=4,din142_WIDTH=4,din143_WIDTH=4,din144_WIDTH=4,din145_WIDTH=4,din146_WIDTH=4,din147_WIDTH=4,din148_WIDTH=4,din149_WIDTH=4,din150_WIDTH=4,din151_WIDTH=4,din152_WIDTH=4,din153_WIDTH=4,din154_WIDTH=4,din155_WIDTH=4,din156_WIDTH=4,din157_WIDTH=4,din158_WIDTH=4,din159_WIDTH=4,din160_WIDTH=4,din161_WIDTH=4,din162_WIDTH=4,din163_WIDTH=4,din164_WIDTH=4,din165_WIDTH=4,din166_WIDTH=4,din167_WIDTH=4,din168_WIDTH=4,din169_WIDTH=4,din170_WIDTH=4,din171_WIDTH=4,din172_WIDTH=4,din173_WIDTH=4,din174_WIDTH=4,din175_WIDTH=4,din176_WIDTH=4,din177_WIDTH=4,din178_WIDTH=4,din179_WIDTH=4,din180_WIDTH=4,din181_WIDTH=4,din182_WIDTH=4,din183_WIDTH=4,din184_WIDTH=4,din185_WIDTH=4,din186_WIDTH=4,din187_WIDTH=4,din188_WIDTH=4,din189_WIDTH=4,din190_WIDTH=4,din191_WIDTH=4,din192_WIDTH=4,din193_WIDTH=4,din194_WIDTH=4,din195_WIDTH=4,din196_WIDTH=4,din197_WIDTH=4,din198_WIDTH=4,din199_WIDTH=4,din200_WIDTH=4,din201_WIDTH=4,din202_WIDTH=4,din203_WIDTH=4,din204_WIDTH=4,din205_WIDTH=4,din206_WIDTH=4,din207_WIDTH=4,din208_WIDTH=4,din209_WIDTH=4,din210_WIDTH=4,din211_WIDTH=4,din212_WIDTH=4,din213_WIDTH=4,din214_WIDTH=4,din215_WIDTH=4,def_WIDTH=4,sel_WIDTH=8,dout_WIDTH=4,CASE0=8'b0,CASE1=8'b01,CASE2=8'b010,CASE3=8'b011,CASE4=8'b0100,CASE5=8'b0101,CASE6=8'b0110,CASE7=8'b0111,CASE8=8'b01000,CASE9=8'b01001,CASE10=8'b01010,CASE11=8'b01011,CASE12=8'b01100,CASE13=8'b01101,CASE14=8'b01110,CASE15=8'b01111,CASE16=8'b010000,CASE17=8'b010001,CASE18=8'b010010,CASE19=8'b010011,CASE20=8'b010100,CASE21=8'b010101,CASE22=8'b010110,CASE23=8'b010111,CASE24=8'b011000,CASE25=8'b011001,CASE26=8'b011010,CASE27=8'b011011,CASE28=8'b011100,CASE29=8'b011101,CASE30=8'b011110,CASE31=8'b011111,CASE32=8'b0100000,CASE33=8'b0100001,CASE34=8'b0100010,CASE35=8'b0100011,CASE36=8'b0100100,CASE37=8'b0100101,CASE38=8'b0100110,CASE39=8'b0100111,CASE40=8'b0101000,CASE41=8'b0101001,CASE42=8'b0101010,CASE43=8'b0101011,CASE44=8'b0101100,CASE45=8'b0101101,CASE46=8'b0101110,CASE47=8'b0101111,CASE48=8'b0110000,CASE49=8'b0110001,CASE50=8'b0110010,CASE51=8'b0110011,CASE52=8'b0110100,CASE53=8'b0110101,CASE54=8'b0110110,CASE55=8'b0110111,CASE56=8'b0111000,CASE57=8'b0111001,CASE58=8'b0111010,CASE59=8'b0111011,CASE60=8'b0111100,CASE61=8'b0111101,CASE62=8'b0111110,CASE63=8'b0111111,CASE64=8'b01000000,CASE65=8'b01000001,CASE66=8'b01000010,CASE67=8'b01000011,CASE68=8'b01000100,CASE69=8'b01000101,CASE70=8'b01000110,CASE71=8'b01000111,CASE72=8'b01001000,CASE73=8'b01001001,CASE74=8'b01001010,CASE75=8'b01001011,CASE76=8'b01001100,CASE77=8'b01001101,CASE78=8'b01001110,CASE79=8'b01001111,CASE80=8'b01010000,CASE81=8'b01010001,CASE82=8'b01010010,CASE83=8'b01010011,CASE84=8'b01010100,CASE85=8'b01010101,CASE86=8'b01010110,CASE87=8'b01010111,CASE88=8'b01011000,CASE89=8'b01011001,CASE90=8'b01011010,CASE91=8'b01011011,CASE92=8'b01011100,CASE93=8'b01011101,CASE94=8'b01011110,CASE95=8'b01011111,CASE96=8'b01100000,CASE97=8'b01100001,CASE98=8'b01100010,CASE99=8'b01100011,CASE100=8'b01100100,CASE101=8'b01100101,CASE102=8'b01100110,CASE103=8'b01100111,CASE104=8'b01101000,CASE105=8'b01101001,CASE106=8'b01101010,CASE107=8'b01101011,CASE108=8'b01101100,CASE109=8'b01101101,CASE110=8'b01101110,CASE111=8'b01101111,CASE112=8'b01110000,CASE113=8'b01110001,CASE114=8'b01110010,CASE115=8'b01110011,CASE116=8'b01110100,CASE117=8'b01110101,CASE118=8'b01110110,CASE119=8'b01110111,CASE120=8'b01111000,CASE121=8'b01111001,CASE122=8'b01111010,CASE123=8'b01111011,CASE124=8'b01111100,CASE125=8'b01111101,CASE126=8'b01111110,CASE127=8'b01111111,CASE128=8'b10000000,CASE129=8'b10000001,CASE130=8'b10000010,CASE131=8'b10000011,CASE132=8'b10000100,CASE133=8'b10000101,CASE134=8'b10000110,CASE135=8'b10000111,CASE136=8'b10001000,CASE137=8'b10001001,CASE138=8'b10001010,CASE139=8'b10001011,CASE140=8'b10001100,CASE141=8'b10001101,CASE142=8'b10001110,CASE143=8'b10001111,CASE144=8'b10010000,CASE145=8'b10010001,CASE146=8'b10010010,CASE147=8'b10010011,CASE148=8'b10010100,CASE149=8'b10010101,CASE150=8'b10010110,CASE151=8'b10010111,CASE152=8'b10011000,CASE153=8'b10011001,CASE154=8'b10011010,CASE155=8'b10011011,CASE156=8'b10011100,CASE157=8'b10011101,CASE158=8'b10011110,CASE159=8'b10011111,CASE160=8'b10100000,CASE161=8'b10100001,CASE162=8'b10100010,CASE163=8'b10100011,CASE164=8'b10100100,CASE165=8'b10100101,CASE166=8'b10100110,CASE167=8'b10100111,CASE168=8'b10101000,CASE169=8'b10101001,CASE170=8'b10101010,CASE171=8'b10101011,CASE172=8'b10101100,CASE173=8'b10101101,CASE174=8'b10101110,CASE175=8'b10101111,CASE176=8'b10110000,CASE177=8'b10110001,CASE178=8'b10110010,CASE179=8'b10110011,CASE180=8'b10110100,CASE181=8'b10110101,CASE182=8'b10110110,CASE183=8'b10110111,CASE184=8'b10111000,CASE185=8'b10111001,CASE186=8'b10111010,CASE187=8'b10111011,CASE188=8'b10111100,CASE189=8'b10111101,CASE190=8'b10111110,CASE191=8'b10111111,CASE192=8'b11000000,CASE193=8'b11000001,CASE194=8'b11000010,CASE195=8'b11000011,CASE196=8'b11000100,CASE197=8'b11000101,CASE198=8'b11000110,CASE199=8'b11000111,CASE200=8'b11001000,CASE201=8'b11001001,CASE202=8'b11001010,CASE203=8'b11001011,CASE204=8'b11001100,CASE205=8'b11001101,CASE206=8'b11001110,CASE207=8'b11001111,CASE208=8'b11010000,CASE209=8'b11010001,CASE210=8'b11010010,CASE211=8'b11010011,CASE212=8'b11010100,CASE213=8'b11010101,CASE214=8'b11010110,CASE215=8'b11010111) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1.v" Line 54. Module MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=14,dout_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1.v" Line 11. Module MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_flow_control_loop_pipe_sequential_init.v" Line 11. Module MVAU_hls_3_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_regslice_both.v" Line 8. Module MVAU_hls_3_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_regslice_both.v" Line 8. Module MVAU_hls_3_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_regslice_both.v" Line 8. Module MVAU_hls_3_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/sim/finn_design_MVAU_hls_3_wstrm_0.v" Line 55. Module finn_design_MVAU_hls_3_wstrm_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 257. Module MVAU_hls_4_imp_6UFUIX has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_4_0/sim/finn_design_MVAU_hls_4_0.v" Line 55. Module finn_design_MVAU_hls_4_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4.v" Line 9. Module MVAU_hls_4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch.v" Line 9. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_sparsemux_577_9_4_1_1.v" Line 9. Module MVAU_hls_4_sparsemux_577_9_4_1_1(din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=4,din3_WIDTH=4,din4_WIDTH=4,din5_WIDTH=4,din6_WIDTH=4,din7_WIDTH=4,din8_WIDTH=4,din9_WIDTH=4,din10_WIDTH=4,din11_WIDTH=4,din12_WIDTH=4,din13_WIDTH=4,din14_WIDTH=4,din15_WIDTH=4,din16_WIDTH=4,din17_WIDTH=4,din18_WIDTH=4,din19_WIDTH=4,din20_WIDTH=4,din21_WIDTH=4,din22_WIDTH=4,din23_WIDTH=4,din24_WIDTH=4,din25_WIDTH=4,din26_WIDTH=4,din27_WIDTH=4,din28_WIDTH=4,din29_WIDTH=4,din30_WIDTH=4,din31_WIDTH=4,din32_WIDTH=4,din33_WIDTH=4,din34_WIDTH=4,din35_WIDTH=4,din36_WIDTH=4,din37_WIDTH=4,din38_WIDTH=4,din39_WIDTH=4,din40_WIDTH=4,din41_WIDTH=4,din42_WIDTH=4,din43_WIDTH=4,din44_WIDTH=4,din45_WIDTH=4,din46_WIDTH=4,din47_WIDTH=4,din48_WIDTH=4,din49_WIDTH=4,din50_WIDTH=4,din51_WIDTH=4,din52_WIDTH=4,din53_WIDTH=4,din54_WIDTH=4,din55_WIDTH=4,din56_WIDTH=4,din57_WIDTH=4,din58_WIDTH=4,din59_WIDTH=4,din60_WIDTH=4,din61_WIDTH=4,din62_WIDTH=4,din63_WIDTH=4,din64_WIDTH=4,din65_WIDTH=4,din66_WIDTH=4,din67_WIDTH=4,din68_WIDTH=4,din69_WIDTH=4,din70_WIDTH=4,din71_WIDTH=4,din72_WIDTH=4,din73_WIDTH=4,din74_WIDTH=4,din75_WIDTH=4,din76_WIDTH=4,din77_WIDTH=4,din78_WIDTH=4,din79_WIDTH=4,din80_WIDTH=4,din81_WIDTH=4,din82_WIDTH=4,din83_WIDTH=4,din84_WIDTH=4,din85_WIDTH=4,din86_WIDTH=4,din87_WIDTH=4,din88_WIDTH=4,din89_WIDTH=4,din90_WIDTH=4,din91_WIDTH=4,din92_WIDTH=4,din93_WIDTH=4,din94_WIDTH=4,din95_WIDTH=4,din96_WIDTH=4,din97_WIDTH=4,din98_WIDTH=4,din99_WIDTH=4,din100_WIDTH=4,din101_WIDTH=4,din102_WIDTH=4,din103_WIDTH=4,din104_WIDTH=4,din105_WIDTH=4,din106_WIDTH=4,din107_WIDTH=4,din108_WIDTH=4,din109_WIDTH=4,din110_WIDTH=4,din111_WIDTH=4,din112_WIDTH=4,din113_WIDTH=4,din114_WIDTH=4,din115_WIDTH=4,din116_WIDTH=4,din117_WIDTH=4,din118_WIDTH=4,din119_WIDTH=4,din120_WIDTH=4,din121_WIDTH=4,din122_WIDTH=4,din123_WIDTH=4,din124_WIDTH=4,din125_WIDTH=4,din126_WIDTH=4,din127_WIDTH=4,din128_WIDTH=4,din129_WIDTH=4,din130_WIDTH=4,din131_WIDTH=4,din132_WIDTH=4,din133_WIDTH=4,din134_WIDTH=4,din135_WIDTH=4,din136_WIDTH=4,din137_WIDTH=4,din138_WIDTH=4,din139_WIDTH=4,din140_WIDTH=4,din141_WIDTH=4,din142_WIDTH=4,din143_WIDTH=4,din144_WIDTH=4,din145_WIDTH=4,din146_WIDTH=4,din147_WIDTH=4,din148_WIDTH=4,din149_WIDTH=4,din150_WIDTH=4,din151_WIDTH=4,din152_WIDTH=4,din153_WIDTH=4,din154_WIDTH=4,din155_WIDTH=4,din156_WIDTH=4,din157_WIDTH=4,din158_WIDTH=4,din159_WIDTH=4,din160_WIDTH=4,din161_WIDTH=4,din162_WIDTH=4,din163_WIDTH=4,din164_WIDTH=4,din165_WIDTH=4,din166_WIDTH=4,din167_WIDTH=4,din168_WIDTH=4,din169_WIDTH=4,din170_WIDTH=4,din171_WIDTH=4,din172_WIDTH=4,din173_WIDTH=4,din174_WIDTH=4,din175_WIDTH=4,din176_WIDTH=4,din177_WIDTH=4,din178_WIDTH=4,din179_WIDTH=4,din180_WIDTH=4,din181_WIDTH=4,din182_WIDTH=4,din183_WIDTH=4,din184_WIDTH=4,din185_WIDTH=4,din186_WIDTH=4,din187_WIDTH=4,din188_WIDTH=4,din189_WIDTH=4,din190_WIDTH=4,din191_WIDTH=4,din192_WIDTH=4,din193_WIDTH=4,din194_WIDTH=4,din195_WIDTH=4,din196_WIDTH=4,din197_WIDTH=4,din198_WIDTH=4,din199_WIDTH=4,din200_WIDTH=4,din201_WIDTH=4,din202_WIDTH=4,din203_WIDTH=4,din204_WIDTH=4,din205_WIDTH=4,din206_WIDTH=4,din207_WIDTH=4,din208_WIDTH=4,din209_WIDTH=4,din210_WIDTH=4,din211_WIDTH=4,din212_WIDTH=4,din213_WIDTH=4,din214_WIDTH=4,din215_WIDTH=4,din216_WIDTH=4,din217_WIDTH=4,din218_WIDTH=4,din219_WIDTH=4,din220_WIDTH=4,din221_WIDTH=4,din222_WIDTH=4,din223_WIDTH=4,din224_WIDTH=4,din225_WIDTH=4,din226_WIDTH=4,din227_WIDTH=4,din228_WIDTH=4,din229_WIDTH=4,din230_WIDTH=4,din231_WIDTH=4,din232_WIDTH=4,din233_WIDTH=4,din234_WIDTH=4,din235_WIDTH=4,din236_WIDTH=4,din237_WIDTH=4,din238_WIDTH=4,din239_WIDTH=4,din240_WIDTH=4,din241_WIDTH=4,din242_WIDTH=4,din243_WIDTH=4,din244_WIDTH=4,din245_WIDTH=4,din246_WIDTH=4,din247_WIDTH=4,din248_WIDTH=4,din249_WIDTH=4,din250_WIDTH=4,din251_WIDTH=4,din252_WIDTH=4,din253_WIDTH=4,din254_WIDTH=4,din255_WIDTH=4,din256_WIDTH=4,din257_WIDTH=4,din258_WIDTH=4,din259_WIDTH=4,din260_WIDTH=4,din261_WIDTH=4,din262_WIDTH=4,din263_WIDTH=4,din264_WIDTH=4,din265_WIDTH=4,din266_WIDTH=4,din267_WIDTH=4,din268_WIDTH=4,din269_WIDTH=4,din270_WIDTH=4,din271_WIDTH=4,din272_WIDTH=4,din273_WIDTH=4,din274_WIDTH=4,din275_WIDTH=4,din276_WIDTH=4,din277_WIDTH=4,din278_WIDTH=4,din279_WIDTH=4,din280_WIDTH=4,din281_WIDTH=4,din282_WIDTH=4,din283_WIDTH=4,din284_WIDTH=4,din285_WIDTH=4,din286_WIDTH=4,din287_WIDTH=4,def_WIDTH=4,sel_WIDTH=9,dout_WIDTH=4,CASE0=9'b0,CASE1=9'b01,CASE2=9'b010,CASE3=9'b011,CASE4=9'b0100,CASE5=9'b0101,CASE6=9'b0110,CASE7=9'b0111,CASE8=9'b01000,CASE9=9'b01001,CASE10=9'b01010,CASE11=9'b01011,CASE12=9'b01100,CASE13=9'b01101,CASE14=9'b01110,CASE15=9'b01111,CASE16=9'b010000,CASE17=9'b010001,CASE18=9'b010010,CASE19=9'b010011,CASE20=9'b010100,CASE21=9'b010101,CASE22=9'b010110,CASE23=9'b010111,CASE24=9'b011000,CASE25=9'b011001,CASE26=9'b011010,CASE27=9'b011011,CASE28=9'b011100,CASE29=9'b011101,CASE30=9'b011110,CASE31=9'b011111,CASE32=9'b0100000,CASE33=9'b0100001,CASE34=9'b0100010,CASE35=9'b0100011,CASE36=9'b0100100,CASE37=9'b0100101,CASE38=9'b0100110,CASE39=9'b0100111,CASE40=9'b0101000,CASE41=9'b0101001,CASE42=9'b0101010,CASE43=9'b0101011,CASE44=9'b0101100,CASE45=9'b0101101,CASE46=9'b0101110,CASE47=9'b0101111,CASE48=9'b0110000,CASE49=9'b0110001,CASE50=9'b0110010,CASE51=9'b0110011,CASE52=9'b0110100,CASE53=9'b0110101,CASE54=9'b0110110,CASE55=9'b0110111,CASE56=9'b0111000,CASE57=9'b0111001,CASE58=9'b0111010,CASE59=9'b0111011,CASE60=9'b0111100,CASE61=9'b0111101,CASE62=9'b0111110,CASE63=9'b0111111,CASE64=9'b01000000,CASE65=9'b01000001,CASE66=9'b01000010,CASE67=9'b01000011,CASE68=9'b01000100,CASE69=9'b01000101,CASE70=9'b01000110,CASE71=9'b01000111,CASE72=9'b01001000,CASE73=9'b01001001,CASE74=9'b01001010,CASE75=9'b01001011,CASE76=9'b01001100,CASE77=9'b01001101,CASE78=9'b01001110,CASE79=9'b01001111,CASE80=9'b01010000,CASE81=9'b01010001,CASE82=9'b01010010,CASE83=9'b01010011,CASE84=9'b01010100,CASE85=9'b01010101,CASE86=9'b01010110,CASE87=9'b01010111,CASE88=9'b01011000,CASE89=9'b01011001,CASE90=9'b01011010,CASE91=9'b01011011,CASE92=9'b01011100,CASE93=9'b01011101,CASE94=9'b01011110,CASE95=9'b01011111,CASE96=9'b01100000,CASE97=9'b01100001,CASE98=9'b01100010,CASE99=9'b01100011,CASE100=9'b01100100,CASE101=9'b01100101,CASE102=9'b01100110,CASE103=9'b01100111,CASE104=9'b01101000,CASE105=9'b01101001,CASE106=9'b01101010,CASE107=9'b01101011,CASE108=9'b01101100,CASE109=9'b01101101,CASE110=9'b01101110,CASE111=9'b01101111,CASE112=9'b01110000,CASE113=9'b01110001,CASE114=9'b01110010,CASE115=9'b01110011,CASE116=9'b01110100,CASE117=9'b01110101,CASE118=9'b01110110,CASE119=9'b01110111,CASE120=9'b01111000,CASE121=9'b01111001,CASE122=9'b01111010,CASE123=9'b01111011,CASE124=9'b01111100,CASE125=9'b01111101,CASE126=9'b01111110,CASE127=9'b01111111,CASE128=9'b010000000,CASE129=9'b010000001,CASE130=9'b010000010,CASE131=9'b010000011,CASE132=9'b010000100,CASE133=9'b010000101,CASE134=9'b010000110,CASE135=9'b010000111,CASE136=9'b010001000,CASE137=9'b010001001,CASE138=9'b010001010,CASE139=9'b010001011,CASE140=9'b010001100,CASE141=9'b010001101,CASE142=9'b010001110,CASE143=9'b010001111,CASE144=9'b010010000,CASE145=9'b010010001,CASE146=9'b010010010,CASE147=9'b010010011,CASE148=9'b010010100,CASE149=9'b010010101,CASE150=9'b010010110,CASE151=9'b010010111,CASE152=9'b010011000,CASE153=9'b010011001,CASE154=9'b010011010,CASE155=9'b010011011,CASE156=9'b010011100,CASE157=9'b010011101,CASE158=9'b010011110,CASE159=9'b010011111,CASE160=9'b010100000,CASE161=9'b010100001,CASE162=9'b010100010,CASE163=9'b010100011,CASE164=9'b010100100,CASE165=9'b010100101,CASE166=9'b010100110,CASE167=9'b010100111,CASE168=9'b010101000,CASE169=9'b010101001,CASE170=9'b010101010,CASE171=9'b010101011,CASE172=9'b010101100,CASE173=9'b010101101,CASE174=9'b010101110,CASE175=9'b010101111,CASE176=9'b010110000,CASE177=9'b010110001,CASE178=9'b010110010,CASE179=9'b010110011,CASE180=9'b010110100,CASE181=9'b010110101,CASE182=9'b010110110,CASE183=9'b010110111,CASE184=9'b010111000,CASE185=9'b010111001,CASE186=9'b010111010,CASE187=9'b010111011,CASE188=9'b010111100,CASE189=9'b010111101,CASE190=9'b010111110,CASE191=9'b010111111,CASE192=9'b011000000,CASE193=9'b011000001,CASE194=9'b011000010,CASE195=9'b011000011,CASE196=9'b011000100,CASE197=9'b011000101,CASE198=9'b011000110,CASE199=9'b011000111,CASE200=9'b011001000,CASE201=9'b011001001,CASE202=9'b011001010,CASE203=9'b011001011,CASE204=9'b011001100,CASE205=9'b011001101,CASE206=9'b011001110,CASE207=9'b011001111,CASE208=9'b011010000,CASE209=9'b011010001,CASE210=9'b011010010,CASE211=9'b011010011,CASE212=9'b011010100,CASE213=9'b011010101,CASE214=9'b011010110,CASE215=9'b011010111,CASE216=9'b011011000,CASE217=9'b011011001,CASE218=9'b011011010,CASE219=9'b011011011,CASE220=9'b011011100,CASE221=9'b011011101,CASE222=9'b011011110,CASE223=9'b011011111,CASE224=9'b011100000,CASE225=9'b011100001,CASE226=9'b011100010,CASE227=9'b011100011,CASE228=9'b011100100,CASE229=9'b011100101,CASE230=9'b011100110,CASE231=9'b011100111,CASE232=9'b011101000,CASE233=9'b011101001,CASE234=9'b011101010,CASE235=9'b011101011,CASE236=9'b011101100,CASE237=9'b011101101,CASE238=9'b011101110,CASE239=9'b011101111,CASE240=9'b011110000,CASE241=9'b011110001,CASE242=9'b011110010,CASE243=9'b011110011,CASE244=9'b011110100,CASE245=9'b011110101,CASE246=9'b011110110,CASE247=9'b011110111,CASE248=9'b011111000,CASE249=9'b011111001,CASE250=9'b011111010,CASE251=9'b011111011,CASE252=9'b011111100,CASE253=9'b011111101,CASE254=9'b011111110,CASE255=9'b011111111,CASE256=9'b100000000,CASE257=9'b100000001,CASE258=9'b100000010,CASE259=9'b100000011,CASE260=9'b100000100,CASE261=9'b100000101,CASE262=9'b100000110,CASE263=9'b100000111,CASE264=9'b100001000,CASE265=9'b100001001,CASE266=9'b100001010,CASE267=9'b100001011,CASE268=9'b100001100,CASE269=9'b100001101,CASE270=9'b100001110,CASE271=9'b100001111,CASE272=9'b100010000,CASE273=9'b100010001,CASE274=9'b100010010,CASE275=9'b100010011,CASE276=9'b100010100,CASE277=9'b100010101,CASE278=9'b100010110,CASE279=9'b100010111,CASE280=9'b100011000,CASE281=9'b100011001,CASE282=9'b100011010,CASE283=9'b100011011,CASE284=9'b100011100,CASE285=9'b100011101,CASE286=9'b100011110,CASE287=9'b100011111) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_mac_muladd_4ns_4s_14s_14_4_1.v" Line 54. Module MVAU_hls_4_mac_muladd_4ns_4s_14s_14_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=14,dout_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_mac_muladd_4ns_4s_14s_14_4_1.v" Line 11. Module MVAU_hls_4_mac_muladd_4ns_4s_14s_14_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_flow_control_loop_pipe_sequential_init.v" Line 11. Module MVAU_hls_4_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_regslice_both.v" Line 8. Module MVAU_hls_4_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_regslice_both.v" Line 8. Module MVAU_hls_4_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_regslice_both.v" Line 8. Module MVAU_hls_4_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_4_wstrm_0/sim/finn_design_MVAU_hls_4_wstrm_0.v" Line 55. Module finn_design_MVAU_hls_4_wstrm_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 318. Module MVAU_hls_5_imp_10D3G9Y has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_5_0/sim/finn_design_MVAU_hls_5_0.v" Line 55. Module finn_design_MVAU_hls_5_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5.v" Line 9. Module MVAU_hls_5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch.v" Line 9. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_sparsemux_65_5_4_1_1.v" Line 9. Module MVAU_hls_5_sparsemux_65_5_4_1_1(din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=4,din3_WIDTH=4,din4_WIDTH=4,din5_WIDTH=4,din6_WIDTH=4,din7_WIDTH=4,din8_WIDTH=4,din9_WIDTH=4,din10_WIDTH=4,din11_WIDTH=4,din12_WIDTH=4,din13_WIDTH=4,din14_WIDTH=4,din15_WIDTH=4,din16_WIDTH=4,din17_WIDTH=4,din18_WIDTH=4,din19_WIDTH=4,din20_WIDTH=4,din21_WIDTH=4,din22_WIDTH=4,din23_WIDTH=4,din24_WIDTH=4,din25_WIDTH=4,din26_WIDTH=4,din27_WIDTH=4,din28_WIDTH=4,din29_WIDTH=4,din30_WIDTH=4,din31_WIDTH=4,def_WIDTH=4,sel_WIDTH=5,dout_WIDTH=4,CASE0=5'b0,CASE1=5'b01,CASE2=5'b010,CASE3=5'b011,CASE4=5'b0100,CASE5=5'b0101,CASE6=5'b0110,CASE7=5'b0111,CASE8=5'b01000,CASE9=5'b01001,CASE10=5'b01010,CASE11=5'b01011,CASE12=5'b01100,CASE13=5'b01101,CASE14=5'b01110,CASE15=5'b01111,CASE16=5'b10000,CASE17=5'b10001,CASE18=5'b10010,CASE19=5'b10011,CASE20=5'b10100,CASE21=5'b10101,CASE22=5'b10110,CASE23=5'b10111,CASE24=5'b11000,CASE25=5'b11001,CASE26=5'b11010,CASE27=5'b11011,CASE28=5'b11100,CASE29=5'b11101,CASE30=5'b11110,CASE31=5'b11111) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_mac_muladd_4ns_4s_11s_11_4_1.v" Line 54. Module MVAU_hls_5_mac_muladd_4ns_4s_11s_11_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=11,dout_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_mac_muladd_4ns_4s_11s_11_4_1.v" Line 11. Module MVAU_hls_5_mac_muladd_4ns_4s_11s_11_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_flow_control_loop_pipe_sequential_init.v" Line 11. Module MVAU_hls_5_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_regslice_both.v" Line 8. Module MVAU_hls_5_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_regslice_both.v" Line 8. Module MVAU_hls_5_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_regslice_both.v" Line 8. Module MVAU_hls_5_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_5_wstrm_0/sim/finn_design_MVAU_hls_5_wstrm_0.v" Line 55. Module finn_design_MVAU_hls_5_wstrm_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 379. Module MVAU_hls_6_imp_1VUVQAE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_6_0/sim/finn_design_MVAU_hls_6_0.v" Line 55. Module finn_design_MVAU_hls_6_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6.v" Line 9. Module MVAU_hls_6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch.v" Line 9. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_sparsemux_101_6_4_1_1.v" Line 9. Module MVAU_hls_6_sparsemux_101_6_4_1_1(din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=4,din3_WIDTH=4,din4_WIDTH=4,din5_WIDTH=4,din6_WIDTH=4,din7_WIDTH=4,din8_WIDTH=4,din9_WIDTH=4,din10_WIDTH=4,din11_WIDTH=4,din12_WIDTH=4,din13_WIDTH=4,din14_WIDTH=4,din15_WIDTH=4,din16_WIDTH=4,din17_WIDTH=4,din18_WIDTH=4,din19_WIDTH=4,din20_WIDTH=4,din21_WIDTH=4,din22_WIDTH=4,din23_WIDTH=4,din24_WIDTH=4,din25_WIDTH=4,din26_WIDTH=4,din27_WIDTH=4,din28_WIDTH=4,din29_WIDTH=4,din30_WIDTH=4,din31_WIDTH=4,din32_WIDTH=4,din33_WIDTH=4,din34_WIDTH=4,din35_WIDTH=4,din36_WIDTH=4,din37_WIDTH=4,din38_WIDTH=4,din39_WIDTH=4,din40_WIDTH=4,din41_WIDTH=4,din42_WIDTH=4,din43_WIDTH=4,din44_WIDTH=4,din45_WIDTH=4,din46_WIDTH=4,din47_WIDTH=4,din48_WIDTH=4,din49_WIDTH=4,def_WIDTH=4,sel_WIDTH=6,dout_WIDTH=4,CASE0=6'b0,CASE1=6'b01,CASE2=6'b010,CASE3=6'b011,CASE4=6'b0100,CASE5=6'b0101,CASE6=6'b0110,CASE7=6'b0111,CASE8=6'b01000,CASE9=6'b01001,CASE10=6'b01010,CASE11=6'b01011,CASE12=6'b01100,CASE13=6'b01101,CASE14=6'b01110,CASE15=6'b01111,CASE16=6'b010000,CASE17=6'b010001,CASE18=6'b010010,CASE19=6'b010011,CASE20=6'b010100,CASE21=6'b010101,CASE22=6'b010110,CASE23=6'b010111,CASE24=6'b011000,CASE25=6'b011001,CASE26=6'b011010,CASE27=6'b011011,CASE28=6'b011100,CASE29=6'b011101,CASE30=6'b011110,CASE31=6'b011111,CASE32=6'b100000,CASE33=6'b100001,CASE34=6'b100010,CASE35=6'b100011,CASE36=6'b100100,CASE37=6'b100101,CASE38=6'b100110,CASE39=6'b100111,CASE40=6'b101000,CASE41=6'b101001,CASE42=6'b101010,CASE43=6'b101011,CASE44=6'b101100,CASE45=6'b101101,CASE46=6'b101110,CASE47=6'b101111,CASE48=6'b110000,CASE49=6'b110001) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_mac_muladd_4ns_4s_12s_12_4_1.v" Line 54. Module MVAU_hls_6_mac_muladd_4ns_4s_12s_12_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_mac_muladd_4ns_4s_12s_12_4_1.v" Line 11. Module MVAU_hls_6_mac_muladd_4ns_4s_12s_12_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_flow_control_loop_pipe_sequential_init.v" Line 11. Module MVAU_hls_6_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_regslice_both.v" Line 8. Module MVAU_hls_6_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_regslice_both.v" Line 8. Module MVAU_hls_6_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_regslice_both.v" Line 8. Module MVAU_hls_6_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_6_wstrm_0/sim/finn_design_MVAU_hls_6_wstrm_0.v" Line 55. Module finn_design_MVAU_hls_6_wstrm_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 440. Module MVAU_hls_7_imp_UUTMEX has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_7_0/sim/finn_design_MVAU_hls_7_0.v" Line 55. Module finn_design_MVAU_hls_7_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7.v" Line 9. Module MVAU_hls_7 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch.v" Line 9. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_sparsemux_51_5_4_1_1.v" Line 9. Module MVAU_hls_7_sparsemux_51_5_4_1_1(din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=4,din3_WIDTH=4,din4_WIDTH=4,din5_WIDTH=4,din6_WIDTH=4,din7_WIDTH=4,din8_WIDTH=4,din9_WIDTH=4,din10_WIDTH=4,din11_WIDTH=4,din12_WIDTH=4,din13_WIDTH=4,din14_WIDTH=4,din15_WIDTH=4,din16_WIDTH=4,din17_WIDTH=4,din18_WIDTH=4,din19_WIDTH=4,din20_WIDTH=4,din21_WIDTH=4,din22_WIDTH=4,din23_WIDTH=4,din24_WIDTH=4,def_WIDTH=4,sel_WIDTH=5,dout_WIDTH=4,CASE0=5'b0,CASE1=5'b01,CASE2=5'b010,CASE3=5'b011,CASE4=5'b0100,CASE5=5'b0101,CASE6=5'b0110,CASE7=5'b0111,CASE8=5'b01000,CASE9=5'b01001,CASE10=5'b01010,CASE11=5'b01011,CASE12=5'b01100,CASE13=5'b01101,CASE14=5'b01110,CASE15=5'b01111,CASE16=5'b10000,CASE17=5'b10001,CASE18=5'b10010,CASE19=5'b10011,CASE20=5'b10100,CASE21=5'b10101,CASE22=5'b10110,CASE23=5'b10111,CASE24=5'b11000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_mac_muladd_4ns_4s_11s_11_4_1.v" Line 54. Module MVAU_hls_7_mac_muladd_4ns_4s_11s_11_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=11,dout_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_mac_muladd_4ns_4s_11s_11_4_1.v" Line 11. Module MVAU_hls_7_mac_muladd_4ns_4s_11s_11_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_flow_control_loop_pipe_sequential_init.v" Line 11. Module MVAU_hls_7_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_regslice_both.v" Line 8. Module MVAU_hls_7_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_regslice_both.v" Line 8. Module MVAU_hls_7_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_regslice_both.v" Line 8. Module MVAU_hls_7_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_7_wstrm_0/sim/finn_design_MVAU_hls_7_wstrm_0.v" Line 55. Module finn_design_MVAU_hls_7_wstrm_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 501. Module MVAU_rtl_0_imp_1DNJB9Y has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0/sim/finn_design_MVAU_rtl_0_0.v" Line 55. Module finn_design_MVAU_rtl_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/xbuilds/SWIP/2024.2_1107_2045/installs/lin64/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 28. Module DSP48E1(ACASCREG=0,ALUMODEREG=0,AREG=0,CARRYINREG=0,CARRYINSELREG=0,CREG=0,DREG=0,INMODEREG=0,MASK=48'b111111111111111111111111111111111111111111111111,USE_DPORT="TRUE") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/sim/finn_design_MVAU_rtl_0_wstrm_0.v" Line 55. Module finn_design_MVAU_rtl_0_wstrm_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/sim/finn_design_StreamingFIFO_rtl_0_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0/sim/finn_design_StreamingFIFO_rtl_10_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_10_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/sim/finn_design_StreamingFIFO_rtl_11_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_11_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0/sim/finn_design_StreamingFIFO_rtl_12_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_12_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/sim/finn_design_StreamingFIFO_rtl_13_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_13_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/sim/finn_design_StreamingFIFO_rtl_14_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_14_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 562. Module StreamingFIFO_rtl_1_0_imp_63VN1H has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/sim/finn_design_fifo_0.v" Line 55. Module finn_design_fifo_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_data_fifo_v2_0/hdl/axis_data_fifo_v2_0_vl_rfs.v" Line 53. Module axis_data_fifo_v2_0_15_top(C_FAMILY="artix7",C_FIFO_DEPTH=16384,C_SYNCHRONIZER_STAGE=3,C_USE_ADV_FEATURES=825241648) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 2373. Module xpm_fifo_axis(FIFO_DEPTH=16384,TDATA_WIDTH=8,USE_ADV_FEATURES=825241648,WR_DATA_COUNT_WIDTH=15,RD_DATA_COUNT_WIDTH=15,PROG_FULL_THRESH=11,PROG_EMPTY_THRESH=5,CDC_SYNC_STAGES=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 1059. Module xpm_cdc_sync_rst(INIT=0,INIT_SYNC_FF=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 53. Module xpm_fifo_base(FIFO_WRITE_DEPTH=16384,WRITE_DATA_WIDTH=14,WR_DATA_COUNT_WIDTH=15,PROG_FULL_THRESH=11,USE_ADV_FEATURES=32'b0110001001100000011000000110000,READ_MODE=1,FIFO_READ_LATENCY=0,READ_DATA_WIDTH=14,RD_DATA_COUNT_WIDTH=15,PROG_EMPTY_THRESH=5,CDC_DEST_SYNC_FF=3,FULL_RESET_VALUE=1,VERSION=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1639. Module xpm_fifo_rst(CDC_DEST_SYNC_FF=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 54. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=229376,USE_MEM_INIT=0,WRITE_DATA_WIDTH_A=14,READ_DATA_WIDTH_A=14,BYTE_WRITE_WIDTH_A=14,ADDR_WIDTH_A=14,WRITE_DATA_WIDTH_B=14,READ_DATA_WIDTH_B=14,BYTE_WRITE_WIDTH_B=14,ADDR_WIDTH_B=14,READ_RESET_VALUE_B="",READ_LATENCY_B=2,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 600. Module StreamingFIFO_rtl_1_1_imp_13AVZT6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_1/sim/finn_design_fifo_1.v" Line 55. Module finn_design_fifo_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_data_fifo_v2_0/hdl/axis_data_fifo_v2_0_vl_rfs.v" Line 53. Module axis_data_fifo_v2_0_15_top(C_FAMILY="artix7",C_FIFO_DEPTH=4096,C_SYNCHRONIZER_STAGE=3,C_USE_ADV_FEATURES=825241648) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 2373. Module xpm_fifo_axis(FIFO_DEPTH=4096,TDATA_WIDTH=8,USE_ADV_FEATURES=825241648,WR_DATA_COUNT_WIDTH=13,RD_DATA_COUNT_WIDTH=13,PROG_FULL_THRESH=11,PROG_EMPTY_THRESH=5,CDC_SYNC_STAGES=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 1059. Module xpm_cdc_sync_rst(INIT=0,INIT_SYNC_FF=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 53. Module xpm_fifo_base(FIFO_WRITE_DEPTH=4096,WRITE_DATA_WIDTH=14,WR_DATA_COUNT_WIDTH=13,PROG_FULL_THRESH=11,USE_ADV_FEATURES=32'b0110001001100000011000000110000,READ_MODE=1,FIFO_READ_LATENCY=0,READ_DATA_WIDTH=14,RD_DATA_COUNT_WIDTH=13,PROG_EMPTY_THRESH=5,CDC_DEST_SYNC_FF=3,FULL_RESET_VALUE=1,VERSION=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1639. Module xpm_fifo_rst(CDC_DEST_SYNC_FF=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 54. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=57344,USE_MEM_INIT=0,WRITE_DATA_WIDTH_A=14,READ_DATA_WIDTH_A=14,BYTE_WRITE_WIDTH_A=14,ADDR_WIDTH_A=12,WRITE_DATA_WIDTH_B=14,READ_DATA_WIDTH_B=14,BYTE_WRITE_WIDTH_B=14,ADDR_WIDTH_B=12,READ_RESET_VALUE_B="",READ_LATENCY_B=2,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 638. Module StreamingFIFO_rtl_1_2_imp_1XFEDQ2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_2/sim/finn_design_fifo_2.v" Line 55. Module finn_design_fifo_2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_data_fifo_v2_0/hdl/axis_data_fifo_v2_0_vl_rfs.v" Line 53. Module axis_data_fifo_v2_0_15_top(C_FAMILY="artix7",C_FIFO_DEPTH=1024,C_SYNCHRONIZER_STAGE=3,C_USE_ADV_FEATURES=825241648) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 2373. Module xpm_fifo_axis(FIFO_DEPTH=1024,TDATA_WIDTH=8,USE_ADV_FEATURES=825241648,WR_DATA_COUNT_WIDTH=11,RD_DATA_COUNT_WIDTH=11,PROG_FULL_THRESH=11,PROG_EMPTY_THRESH=5,CDC_SYNC_STAGES=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 1059. Module xpm_cdc_sync_rst(INIT=0,INIT_SYNC_FF=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 53. Module xpm_fifo_base(FIFO_WRITE_DEPTH=1024,WRITE_DATA_WIDTH=14,WR_DATA_COUNT_WIDTH=11,PROG_FULL_THRESH=11,USE_ADV_FEATURES=32'b0110001001100000011000000110000,READ_MODE=1,FIFO_READ_LATENCY=0,READ_DATA_WIDTH=14,RD_DATA_COUNT_WIDTH=11,PROG_EMPTY_THRESH=5,CDC_DEST_SYNC_FF=3,FULL_RESET_VALUE=1,VERSION=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1639. Module xpm_fifo_rst(CDC_DEST_SYNC_FF=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 54. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=14336,USE_MEM_INIT=0,WRITE_DATA_WIDTH_A=14,READ_DATA_WIDTH_A=14,BYTE_WRITE_WIDTH_A=14,ADDR_WIDTH_A=10,WRITE_DATA_WIDTH_B=14,READ_DATA_WIDTH_B=14,BYTE_WRITE_WIDTH_B=14,ADDR_WIDTH_B=10,READ_RESET_VALUE_B="",READ_LATENCY_B=2,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 676. Module StreamingFIFO_rtl_1_3_imp_R31YFP has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_3/sim/finn_design_fifo_3.v" Line 55. Module finn_design_fifo_3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_data_fifo_v2_0/hdl/axis_data_fifo_v2_0_vl_rfs.v" Line 53. Module axis_data_fifo_v2_0_15_top(C_FAMILY="artix7",C_SYNCHRONIZER_STAGE=3,C_USE_ADV_FEATURES=825241648) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 2373. Module xpm_fifo_axis(FIFO_DEPTH=512,TDATA_WIDTH=8,USE_ADV_FEATURES=825241648,WR_DATA_COUNT_WIDTH=10,RD_DATA_COUNT_WIDTH=10,PROG_FULL_THRESH=11,PROG_EMPTY_THRESH=5,CDC_SYNC_STAGES=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 1059. Module xpm_cdc_sync_rst(INIT=0,INIT_SYNC_FF=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 53. Module xpm_fifo_base(FIFO_WRITE_DEPTH=512,WRITE_DATA_WIDTH=14,WR_DATA_COUNT_WIDTH=10,PROG_FULL_THRESH=11,USE_ADV_FEATURES=32'b0110001001100000011000000110000,READ_MODE=1,FIFO_READ_LATENCY=0,READ_DATA_WIDTH=14,RD_DATA_COUNT_WIDTH=10,PROG_EMPTY_THRESH=5,CDC_DEST_SYNC_FF=3,FULL_RESET_VALUE=1,VERSION=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1639. Module xpm_fifo_rst(CDC_DEST_SYNC_FF=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 54. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=7168,USE_MEM_INIT=0,WRITE_DATA_WIDTH_A=14,READ_DATA_WIDTH_A=14,BYTE_WRITE_WIDTH_A=14,ADDR_WIDTH_A=9,WRITE_DATA_WIDTH_B=14,READ_DATA_WIDTH_B=14,BYTE_WRITE_WIDTH_B=14,ADDR_WIDTH_B=9,READ_RESET_VALUE_B="",READ_LATENCY_B=2,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_4_0/sim/finn_design_StreamingFIFO_rtl_1_4_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_1_4_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_5_0/sim/finn_design_StreamingFIFO_rtl_1_5_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_1_5_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 714. Module StreamingFIFO_rtl_2_0_imp_TIN64E has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_4/sim/finn_design_fifo_4.v" Line 55. Module finn_design_fifo_4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_data_fifo_v2_0/hdl/axis_data_fifo_v2_0_vl_rfs.v" Line 53. Module axis_data_fifo_v2_0_15_top(C_FAMILY="artix7",C_FIFO_DEPTH=4096,C_SYNCHRONIZER_STAGE=3,C_USE_ADV_FEATURES=825241648) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 2373. Module xpm_fifo_axis(FIFO_DEPTH=4096,TDATA_WIDTH=8,USE_ADV_FEATURES=825241648,WR_DATA_COUNT_WIDTH=13,RD_DATA_COUNT_WIDTH=13,PROG_FULL_THRESH=11,PROG_EMPTY_THRESH=5,CDC_SYNC_STAGES=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 1059. Module xpm_cdc_sync_rst(INIT=0,INIT_SYNC_FF=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 53. Module xpm_fifo_base(FIFO_WRITE_DEPTH=4096,WRITE_DATA_WIDTH=14,WR_DATA_COUNT_WIDTH=13,PROG_FULL_THRESH=11,USE_ADV_FEATURES=32'b0110001001100000011000000110000,READ_MODE=1,FIFO_READ_LATENCY=0,READ_DATA_WIDTH=14,RD_DATA_COUNT_WIDTH=13,PROG_EMPTY_THRESH=5,CDC_DEST_SYNC_FF=3,FULL_RESET_VALUE=1,VERSION=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1639. Module xpm_fifo_rst(CDC_DEST_SYNC_FF=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 54. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=57344,USE_MEM_INIT=0,WRITE_DATA_WIDTH_A=14,READ_DATA_WIDTH_A=14,BYTE_WRITE_WIDTH_A=14,ADDR_WIDTH_A=12,WRITE_DATA_WIDTH_B=14,READ_DATA_WIDTH_B=14,BYTE_WRITE_WIDTH_B=14,ADDR_WIDTH_B=12,READ_RESET_VALUE_B="",READ_LATENCY_B=2,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_1_0/sim/finn_design_StreamingFIFO_rtl_2_1_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_2_1_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 752. Module StreamingFIFO_rtl_3_0_imp_1WNHJUW has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_5/sim/finn_design_fifo_5.v" Line 55. Module finn_design_fifo_5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_data_fifo_v2_0/hdl/axis_data_fifo_v2_0_vl_rfs.v" Line 53. Module axis_data_fifo_v2_0_15_top(C_FAMILY="artix7",C_FIFO_DEPTH=32768,C_SYNCHRONIZER_STAGE=3,C_USE_ADV_FEATURES=825241648) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 2373. Module xpm_fifo_axis(FIFO_DEPTH=32768,TDATA_WIDTH=8,USE_ADV_FEATURES=825241648,WR_DATA_COUNT_WIDTH=16,RD_DATA_COUNT_WIDTH=16,PROG_FULL_THRESH=11,PROG_EMPTY_THRESH=5,CDC_SYNC_STAGES=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 1059. Module xpm_cdc_sync_rst(INIT=0,INIT_SYNC_FF=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 53. Module xpm_fifo_base(FIFO_WRITE_DEPTH=32768,WRITE_DATA_WIDTH=14,WR_DATA_COUNT_WIDTH=16,PROG_FULL_THRESH=11,USE_ADV_FEATURES=32'b0110001001100000011000000110000,READ_MODE=1,FIFO_READ_LATENCY=0,READ_DATA_WIDTH=14,RD_DATA_COUNT_WIDTH=16,PROG_EMPTY_THRESH=5,CDC_DEST_SYNC_FF=3,FULL_RESET_VALUE=1,VERSION=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1639. Module xpm_fifo_rst(CDC_DEST_SYNC_FF=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=16) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=16) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 54. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=458752,USE_MEM_INIT=0,WRITE_DATA_WIDTH_A=14,READ_DATA_WIDTH_A=14,BYTE_WRITE_WIDTH_A=14,ADDR_WIDTH_A=15,WRITE_DATA_WIDTH_B=14,READ_DATA_WIDTH_B=14,BYTE_WRITE_WIDTH_B=14,ADDR_WIDTH_B=15,READ_RESET_VALUE_B="",READ_LATENCY_B=2,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 790. Module StreamingFIFO_rtl_3_1_imp_U6M6QV has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_6/sim/finn_design_fifo_6.v" Line 55. Module finn_design_fifo_6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_data_fifo_v2_0/hdl/axis_data_fifo_v2_0_vl_rfs.v" Line 53. Module axis_data_fifo_v2_0_15_top(C_FAMILY="artix7",C_FIFO_DEPTH=16384,C_SYNCHRONIZER_STAGE=3,C_USE_ADV_FEATURES=825241648) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 2373. Module xpm_fifo_axis(FIFO_DEPTH=16384,TDATA_WIDTH=8,USE_ADV_FEATURES=825241648,WR_DATA_COUNT_WIDTH=15,RD_DATA_COUNT_WIDTH=15,PROG_FULL_THRESH=11,PROG_EMPTY_THRESH=5,CDC_SYNC_STAGES=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 1059. Module xpm_cdc_sync_rst(INIT=0,INIT_SYNC_FF=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 53. Module xpm_fifo_base(FIFO_WRITE_DEPTH=16384,WRITE_DATA_WIDTH=14,WR_DATA_COUNT_WIDTH=15,PROG_FULL_THRESH=11,USE_ADV_FEATURES=32'b0110001001100000011000000110000,READ_MODE=1,FIFO_READ_LATENCY=0,READ_DATA_WIDTH=14,RD_DATA_COUNT_WIDTH=15,PROG_EMPTY_THRESH=5,CDC_DEST_SYNC_FF=3,FULL_RESET_VALUE=1,VERSION=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1639. Module xpm_fifo_rst(CDC_DEST_SYNC_FF=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 54. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=229376,USE_MEM_INIT=0,WRITE_DATA_WIDTH_A=14,READ_DATA_WIDTH_A=14,BYTE_WRITE_WIDTH_A=14,ADDR_WIDTH_A=14,WRITE_DATA_WIDTH_B=14,READ_DATA_WIDTH_B=14,BYTE_WRITE_WIDTH_B=14,ADDR_WIDTH_B=14,READ_RESET_VALUE_B="",READ_LATENCY_B=2,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 828. Module StreamingFIFO_rtl_3_2_imp_7L1ZKN has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_7/sim/finn_design_fifo_7.v" Line 55. Module finn_design_fifo_7 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_data_fifo_v2_0/hdl/axis_data_fifo_v2_0_vl_rfs.v" Line 53. Module axis_data_fifo_v2_0_15_top(C_FAMILY="artix7",C_FIFO_DEPTH=1024,C_SYNCHRONIZER_STAGE=3,C_USE_ADV_FEATURES=825241648) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 2373. Module xpm_fifo_axis(FIFO_DEPTH=1024,TDATA_WIDTH=8,USE_ADV_FEATURES=825241648,WR_DATA_COUNT_WIDTH=11,RD_DATA_COUNT_WIDTH=11,PROG_FULL_THRESH=11,PROG_EMPTY_THRESH=5,CDC_SYNC_STAGES=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 1059. Module xpm_cdc_sync_rst(INIT=0,INIT_SYNC_FF=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 53. Module xpm_fifo_base(FIFO_WRITE_DEPTH=1024,WRITE_DATA_WIDTH=14,WR_DATA_COUNT_WIDTH=11,PROG_FULL_THRESH=11,USE_ADV_FEATURES=32'b0110001001100000011000000110000,READ_MODE=1,FIFO_READ_LATENCY=0,READ_DATA_WIDTH=14,RD_DATA_COUNT_WIDTH=11,PROG_EMPTY_THRESH=5,CDC_DEST_SYNC_FF=3,FULL_RESET_VALUE=1,VERSION=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1639. Module xpm_fifo_rst(CDC_DEST_SYNC_FF=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 54. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=14336,USE_MEM_INIT=0,WRITE_DATA_WIDTH_A=14,READ_DATA_WIDTH_A=14,BYTE_WRITE_WIDTH_A=14,ADDR_WIDTH_A=10,WRITE_DATA_WIDTH_B=14,READ_DATA_WIDTH_B=14,BYTE_WRITE_WIDTH_B=14,ADDR_WIDTH_B=10,READ_RESET_VALUE_B="",READ_LATENCY_B=2,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 866. Module StreamingFIFO_rtl_3_3_imp_ZS1U7S has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_8/sim/finn_design_fifo_8.v" Line 55. Module finn_design_fifo_8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_data_fifo_v2_0/hdl/axis_data_fifo_v2_0_vl_rfs.v" Line 53. Module axis_data_fifo_v2_0_15_top(C_FAMILY="artix7",C_SYNCHRONIZER_STAGE=3,C_USE_ADV_FEATURES=825241648) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 2373. Module xpm_fifo_axis(FIFO_DEPTH=512,TDATA_WIDTH=8,USE_ADV_FEATURES=825241648,WR_DATA_COUNT_WIDTH=10,RD_DATA_COUNT_WIDTH=10,PROG_FULL_THRESH=11,PROG_EMPTY_THRESH=5,CDC_SYNC_STAGES=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 1059. Module xpm_cdc_sync_rst(INIT=0,INIT_SYNC_FF=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 53. Module xpm_fifo_base(FIFO_WRITE_DEPTH=512,WRITE_DATA_WIDTH=14,WR_DATA_COUNT_WIDTH=10,PROG_FULL_THRESH=11,USE_ADV_FEATURES=32'b0110001001100000011000000110000,READ_MODE=1,FIFO_READ_LATENCY=0,READ_DATA_WIDTH=14,RD_DATA_COUNT_WIDTH=10,PROG_EMPTY_THRESH=5,CDC_DEST_SYNC_FF=3,FULL_RESET_VALUE=1,VERSION=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1639. Module xpm_fifo_rst(CDC_DEST_SYNC_FF=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 54. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=7168,USE_MEM_INIT=0,WRITE_DATA_WIDTH_A=14,READ_DATA_WIDTH_A=14,BYTE_WRITE_WIDTH_A=14,ADDR_WIDTH_A=9,WRITE_DATA_WIDTH_B=14,READ_DATA_WIDTH_B=14,BYTE_WRITE_WIDTH_B=14,ADDR_WIDTH_B=9,READ_RESET_VALUE_B="",READ_LATENCY_B=2,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_4_0/sim/finn_design_StreamingFIFO_rtl_3_4_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_3_4_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/sim/finn_design_StreamingFIFO_rtl_4_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_4_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0_0/sim/finn_design_StreamingFIFO_rtl_5_0_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_5_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_1_0/sim/finn_design_StreamingFIFO_rtl_5_1_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_5_1_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/sim/finn_design_StreamingFIFO_rtl_6_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_6_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/sim/finn_design_StreamingFIFO_rtl_7_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_7_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/sim/finn_design_StreamingFIFO_rtl_8_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_8_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/sim/finn_design_StreamingFIFO_rtl_9_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_9_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.srcs/sim_1/new/tb_finn.v" Line 23. Module tb_finn has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v" Line 13. Module finn_design_wrapper has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 904. Module finn_design has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/sim/finn_design_ConvolutionInputGenerator_rtl_0_0.v" Line 55. Module finn_design_ConvolutionInputGenerator_rtl_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/sim/finn_design_ConvolutionInputGenerator_rtl_1_0.v" Line 55. Module finn_design_ConvolutionInputGenerator_rtl_1_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/sim/finn_design_ConvolutionInputGenerator_rtl_2_0.v" Line 55. Module finn_design_ConvolutionInputGenerator_rtl_2_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_3_0/sim/finn_design_ConvolutionInputGenerator_rtl_3_0.v" Line 55. Module finn_design_ConvolutionInputGenerator_rtl_3_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_4_0/sim/finn_design_ConvolutionInputGenerator_rtl_4_0.v" Line 55. Module finn_design_ConvolutionInputGenerator_rtl_4_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 13. Module MVAU_hls_0_imp_7OH4JA has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/sim/finn_design_MVAU_hls_0_0.v" Line 55. Module finn_design_MVAU_hls_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0.v" Line 9. Module MVAU_hls_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v" Line 9. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_sparsemux_51_5_8_1_1.v" Line 9. Module MVAU_hls_0_sparsemux_51_5_8_1_1(din0_WIDTH=8,din1_WIDTH=8,din2_WIDTH=8,din3_WIDTH=8,din4_WIDTH=8,din5_WIDTH=8,din6_WIDTH=8,din7_WIDTH=8,din8_WIDTH=8,din9_WIDTH=8,din10_WIDTH=8,din11_WIDTH=8,din12_WIDTH=8,din13_WIDTH=8,din14_WIDTH=8,din15_WIDTH=8,din16_WIDTH=8,din17_WIDTH=8,din18_WIDTH=8,din19_WIDTH=8,din20_WIDTH=8,din21_WIDTH=8,din22_WIDTH=8,din23_WIDTH=8,din24_WIDTH=8,def_WIDTH=8,sel_WIDTH=5,dout_WIDTH=8,CASE0=5'b0,CASE1=5'b01,CASE2=5'b010,CASE3=5'b011,CASE4=5'b0100,CASE5=5'b0101,CASE6=5'b0110,CASE7=5'b0111,CASE8=5'b01000,CASE9=5'b01001,CASE10=5'b01010,CASE11=5'b01011,CASE12=5'b01100,CASE13=5'b01101,CASE14=5'b01110,CASE15=5'b01111,CASE16=5'b10000,CASE17=5'b10001,CASE18=5'b10010,CASE19=5'b10011,CASE20=5'b10100,CASE21=5'b10101,CASE22=5'b10110,CASE23=5'b10111,CASE24=5'b11000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_4s_15s_15_4_1.v" Line 54. Module MVAU_hls_0_mac_muladd_8ns_4s_15s_15_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=15,dout_WIDTH=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_4s_15s_15_4_1.v" Line 11. Module MVAU_hls_0_mac_muladd_8ns_4s_15s_15_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v" Line 11. Module MVAU_hls_0_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_regslice_both.v" Line 8. Module MVAU_hls_0_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_regslice_both.v" Line 8. Module MVAU_hls_0_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_regslice_both.v" Line 8. Module MVAU_hls_0_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/sim/finn_design_MVAU_hls_0_wstrm_0.v" Line 55. Module finn_design_MVAU_hls_0_wstrm_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 74. Module MVAU_hls_1_imp_ZIW0NT has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/sim/finn_design_MVAU_hls_1_0.v" Line 55. Module finn_design_MVAU_hls_1_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1.v" Line 9. Module MVAU_hls_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v" Line 9. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_sparsemux_601_9_4_1_1.v" Line 9. Module MVAU_hls_1_sparsemux_601_9_4_1_1(din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=4,din3_WIDTH=4,din4_WIDTH=4,din5_WIDTH=4,din6_WIDTH=4,din7_WIDTH=4,din8_WIDTH=4,din9_WIDTH=4,din10_WIDTH=4,din11_WIDTH=4,din12_WIDTH=4,din13_WIDTH=4,din14_WIDTH=4,din15_WIDTH=4,din16_WIDTH=4,din17_WIDTH=4,din18_WIDTH=4,din19_WIDTH=4,din20_WIDTH=4,din21_WIDTH=4,din22_WIDTH=4,din23_WIDTH=4,din24_WIDTH=4,din25_WIDTH=4,din26_WIDTH=4,din27_WIDTH=4,din28_WIDTH=4,din29_WIDTH=4,din30_WIDTH=4,din31_WIDTH=4,din32_WIDTH=4,din33_WIDTH=4,din34_WIDTH=4,din35_WIDTH=4,din36_WIDTH=4,din37_WIDTH=4,din38_WIDTH=4,din39_WIDTH=4,din40_WIDTH=4,din41_WIDTH=4,din42_WIDTH=4,din43_WIDTH=4,din44_WIDTH=4,din45_WIDTH=4,din46_WIDTH=4,din47_WIDTH=4,din48_WIDTH=4,din49_WIDTH=4,din50_WIDTH=4,din51_WIDTH=4,din52_WIDTH=4,din53_WIDTH=4,din54_WIDTH=4,din55_WIDTH=4,din56_WIDTH=4,din57_WIDTH=4,din58_WIDTH=4,din59_WIDTH=4,din60_WIDTH=4,din61_WIDTH=4,din62_WIDTH=4,din63_WIDTH=4,din64_WIDTH=4,din65_WIDTH=4,din66_WIDTH=4,din67_WIDTH=4,din68_WIDTH=4,din69_WIDTH=4,din70_WIDTH=4,din71_WIDTH=4,din72_WIDTH=4,din73_WIDTH=4,din74_WIDTH=4,din75_WIDTH=4,din76_WIDTH=4,din77_WIDTH=4,din78_WIDTH=4,din79_WIDTH=4,din80_WIDTH=4,din81_WIDTH=4,din82_WIDTH=4,din83_WIDTH=4,din84_WIDTH=4,din85_WIDTH=4,din86_WIDTH=4,din87_WIDTH=4,din88_WIDTH=4,din89_WIDTH=4,din90_WIDTH=4,din91_WIDTH=4,din92_WIDTH=4,din93_WIDTH=4,din94_WIDTH=4,din95_WIDTH=4,din96_WIDTH=4,din97_WIDTH=4,din98_WIDTH=4,din99_WIDTH=4,din100_WIDTH=4,din101_WIDTH=4,din102_WIDTH=4,din103_WIDTH=4,din104_WIDTH=4,din105_WIDTH=4,din106_WIDTH=4,din107_WIDTH=4,din108_WIDTH=4,din109_WIDTH=4,din110_WIDTH=4,din111_WIDTH=4,din112_WIDTH=4,din113_WIDTH=4,din114_WIDTH=4,din115_WIDTH=4,din116_WIDTH=4,din117_WIDTH=4,din118_WIDTH=4,din119_WIDTH=4,din120_WIDTH=4,din121_WIDTH=4,din122_WIDTH=4,din123_WIDTH=4,din124_WIDTH=4,din125_WIDTH=4,din126_WIDTH=4,din127_WIDTH=4,din128_WIDTH=4,din129_WIDTH=4,din130_WIDTH=4,din131_WIDTH=4,din132_WIDTH=4,din133_WIDTH=4,din134_WIDTH=4,din135_WIDTH=4,din136_WIDTH=4,din137_WIDTH=4,din138_WIDTH=4,din139_WIDTH=4,din140_WIDTH=4,din141_WIDTH=4,din142_WIDTH=4,din143_WIDTH=4,din144_WIDTH=4,din145_WIDTH=4,din146_WIDTH=4,din147_WIDTH=4,din148_WIDTH=4,din149_WIDTH=4,din150_WIDTH=4,din151_WIDTH=4,din152_WIDTH=4,din153_WIDTH=4,din154_WIDTH=4,din155_WIDTH=4,din156_WIDTH=4,din157_WIDTH=4,din158_WIDTH=4,din159_WIDTH=4,din160_WIDTH=4,din161_WIDTH=4,din162_WIDTH=4,din163_WIDTH=4,din164_WIDTH=4,din165_WIDTH=4,din166_WIDTH=4,din167_WIDTH=4,din168_WIDTH=4,din169_WIDTH=4,din170_WIDTH=4,din171_WIDTH=4,din172_WIDTH=4,din173_WIDTH=4,din174_WIDTH=4,din175_WIDTH=4,din176_WIDTH=4,din177_WIDTH=4,din178_WIDTH=4,din179_WIDTH=4,din180_WIDTH=4,din181_WIDTH=4,din182_WIDTH=4,din183_WIDTH=4,din184_WIDTH=4,din185_WIDTH=4,din186_WIDTH=4,din187_WIDTH=4,din188_WIDTH=4,din189_WIDTH=4,din190_WIDTH=4,din191_WIDTH=4,din192_WIDTH=4,din193_WIDTH=4,din194_WIDTH=4,din195_WIDTH=4,din196_WIDTH=4,din197_WIDTH=4,din198_WIDTH=4,din199_WIDTH=4,din200_WIDTH=4,din201_WIDTH=4,din202_WIDTH=4,din203_WIDTH=4,din204_WIDTH=4,din205_WIDTH=4,din206_WIDTH=4,din207_WIDTH=4,din208_WIDTH=4,din209_WIDTH=4,din210_WIDTH=4,din211_WIDTH=4,din212_WIDTH=4,din213_WIDTH=4,din214_WIDTH=4,din215_WIDTH=4,din216_WIDTH=4,din217_WIDTH=4,din218_WIDTH=4,din219_WIDTH=4,din220_WIDTH=4,din221_WIDTH=4,din222_WIDTH=4,din223_WIDTH=4,din224_WIDTH=4,din225_WIDTH=4,din226_WIDTH=4,din227_WIDTH=4,din228_WIDTH=4,din229_WIDTH=4,din230_WIDTH=4,din231_WIDTH=4,din232_WIDTH=4,din233_WIDTH=4,din234_WIDTH=4,din235_WIDTH=4,din236_WIDTH=4,din237_WIDTH=4,din238_WIDTH=4,din239_WIDTH=4,din240_WIDTH=4,din241_WIDTH=4,din242_WIDTH=4,din243_WIDTH=4,din244_WIDTH=4,din245_WIDTH=4,din246_WIDTH=4,din247_WIDTH=4,din248_WIDTH=4,din249_WIDTH=4,din250_WIDTH=4,din251_WIDTH=4,din252_WIDTH=4,din253_WIDTH=4,din254_WIDTH=4,din255_WIDTH=4,din256_WIDTH=4,din257_WIDTH=4,din258_WIDTH=4,din259_WIDTH=4,din260_WIDTH=4,din261_WIDTH=4,din262_WIDTH=4,din263_WIDTH=4,din264_WIDTH=4,din265_WIDTH=4,din266_WIDTH=4,din267_WIDTH=4,din268_WIDTH=4,din269_WIDTH=4,din270_WIDTH=4,din271_WIDTH=4,din272_WIDTH=4,din273_WIDTH=4,din274_WIDTH=4,din275_WIDTH=4,din276_WIDTH=4,din277_WIDTH=4,din278_WIDTH=4,din279_WIDTH=4,din280_WIDTH=4,din281_WIDTH=4,din282_WIDTH=4,din283_WIDTH=4,din284_WIDTH=4,din285_WIDTH=4,din286_WIDTH=4,din287_WIDTH=4,din288_WIDTH=4,din289_WIDTH=4,din290_WIDTH=4,din291_WIDTH=4,din292_WIDTH=4,din293_WIDTH=4,din294_WIDTH=4,din295_WIDTH=4,din296_WIDTH=4,din297_WIDTH=4,din298_WIDTH=4,din299_WIDTH=4,def_WIDTH=4,sel_WIDTH=9,dout_WIDTH=4,CASE0=9'b0,CASE1=9'b01,CASE2=9'b010,CASE3=9'b011,CASE4=9'b0100,CASE5=9'b0101,CASE6=9'b0110,CASE7=9'b0111,CASE8=9'b01000,CASE9=9'b01001,CASE10=9'b01010,CASE11=9'b01011,CASE12=9'b01100,CASE13=9'b01101,CASE14=9'b01110,CASE15=9'b01111,CASE16=9'b010000,CASE17=9'b010001,CASE18=9'b010010,CASE19=9'b010011,CASE20=9'b010100,CASE21=9'b010101,CASE22=9'b010110,CASE23=9'b010111,CASE24=9'b011000,CASE25=9'b011001,CASE26=9'b011010,CASE27=9'b011011,CASE28=9'b011100,CASE29=9'b011101,CASE30=9'b011110,CASE31=9'b011111,CASE32=9'b0100000,CASE33=9'b0100001,CASE34=9'b0100010,CASE35=9'b0100011,CASE36=9'b0100100,CASE37=9'b0100101,CASE38=9'b0100110,CASE39=9'b0100111,CASE40=9'b0101000,CASE41=9'b0101001,CASE42=9'b0101010,CASE43=9'b0101011,CASE44=9'b0101100,CASE45=9'b0101101,CASE46=9'b0101110,CASE47=9'b0101111,CASE48=9'b0110000,CASE49=9'b0110001,CASE50=9'b0110010,CASE51=9'b0110011,CASE52=9'b0110100,CASE53=9'b0110101,CASE54=9'b0110110,CASE55=9'b0110111,CASE56=9'b0111000,CASE57=9'b0111001,CASE58=9'b0111010,CASE59=9'b0111011,CASE60=9'b0111100,CASE61=9'b0111101,CASE62=9'b0111110,CASE63=9'b0111111,CASE64=9'b01000000,CASE65=9'b01000001,CASE66=9'b01000010,CASE67=9'b01000011,CASE68=9'b01000100,CASE69=9'b01000101,CASE70=9'b01000110,CASE71=9'b01000111,CASE72=9'b01001000,CASE73=9'b01001001,CASE74=9'b01001010,CASE75=9'b01001011,CASE76=9'b01001100,CASE77=9'b01001101,CASE78=9'b01001110,CASE79=9'b01001111,CASE80=9'b01010000,CASE81=9'b01010001,CASE82=9'b01010010,CASE83=9'b01010011,CASE84=9'b01010100,CASE85=9'b01010101,CASE86=9'b01010110,CASE87=9'b01010111,CASE88=9'b01011000,CASE89=9'b01011001,CASE90=9'b01011010,CASE91=9'b01011011,CASE92=9'b01011100,CASE93=9'b01011101,CASE94=9'b01011110,CASE95=9'b01011111,CASE96=9'b01100000,CASE97=9'b01100001,CASE98=9'b01100010,CASE99=9'b01100011,CASE100=9'b01100100,CASE101=9'b01100101,CASE102=9'b01100110,CASE103=9'b01100111,CASE104=9'b01101000,CASE105=9'b01101001,CASE106=9'b01101010,CASE107=9'b01101011,CASE108=9'b01101100,CASE109=9'b01101101,CASE110=9'b01101110,CASE111=9'b01101111,CASE112=9'b01110000,CASE113=9'b01110001,CASE114=9'b01110010,CASE115=9'b01110011,CASE116=9'b01110100,CASE117=9'b01110101,CASE118=9'b01110110,CASE119=9'b01110111,CASE120=9'b01111000,CASE121=9'b01111001,CASE122=9'b01111010,CASE123=9'b01111011,CASE124=9'b01111100,CASE125=9'b01111101,CASE126=9'b01111110,CASE127=9'b01111111,CASE128=9'b010000000,CASE129=9'b010000001,CASE130=9'b010000010,CASE131=9'b010000011,CASE132=9'b010000100,CASE133=9'b010000101,CASE134=9'b010000110,CASE135=9'b010000111,CASE136=9'b010001000,CASE137=9'b010001001,CASE138=9'b010001010,CASE139=9'b010001011,CASE140=9'b010001100,CASE141=9'b010001101,CASE142=9'b010001110,CASE143=9'b010001111,CASE144=9'b010010000,CASE145=9'b010010001,CASE146=9'b010010010,CASE147=9'b010010011,CASE148=9'b010010100,CASE149=9'b010010101,CASE150=9'b010010110,CASE151=9'b010010111,CASE152=9'b010011000,CASE153=9'b010011001,CASE154=9'b010011010,CASE155=9'b010011011,CASE156=9'b010011100,CASE157=9'b010011101,CASE158=9'b010011110,CASE159=9'b010011111,CASE160=9'b010100000,CASE161=9'b010100001,CASE162=9'b010100010,CASE163=9'b010100011,CASE164=9'b010100100,CASE165=9'b010100101,CASE166=9'b010100110,CASE167=9'b010100111,CASE168=9'b010101000,CASE169=9'b010101001,CASE170=9'b010101010,CASE171=9'b010101011,CASE172=9'b010101100,CASE173=9'b010101101,CASE174=9'b010101110,CASE175=9'b010101111,CASE176=9'b010110000,CASE177=9'b010110001,CASE178=9'b010110010,CASE179=9'b010110011,CASE180=9'b010110100,CASE181=9'b010110101,CASE182=9'b010110110,CASE183=9'b010110111,CASE184=9'b010111000,CASE185=9'b010111001,CASE186=9'b010111010,CASE187=9'b010111011,CASE188=9'b010111100,CASE189=9'b010111101,CASE190=9'b010111110,CASE191=9'b010111111,CASE192=9'b011000000,CASE193=9'b011000001,CASE194=9'b011000010,CASE195=9'b011000011,CASE196=9'b011000100,CASE197=9'b011000101,CASE198=9'b011000110,CASE199=9'b011000111,CASE200=9'b011001000,CASE201=9'b011001001,CASE202=9'b011001010,CASE203=9'b011001011,CASE204=9'b011001100,CASE205=9'b011001101,CASE206=9'b011001110,CASE207=9'b011001111,CASE208=9'b011010000,CASE209=9'b011010001,CASE210=9'b011010010,CASE211=9'b011010011,CASE212=9'b011010100,CASE213=9'b011010101,CASE214=9'b011010110,CASE215=9'b011010111,CASE216=9'b011011000,CASE217=9'b011011001,CASE218=9'b011011010,CASE219=9'b011011011,CASE220=9'b011011100,CASE221=9'b011011101,CASE222=9'b011011110,CASE223=9'b011011111,CASE224=9'b011100000,CASE225=9'b011100001,CASE226=9'b011100010,CASE227=9'b011100011,CASE228=9'b011100100,CASE229=9'b011100101,CASE230=9'b011100110,CASE231=9'b011100111,CASE232=9'b011101000,CASE233=9'b011101001,CASE234=9'b011101010,CASE235=9'b011101011,CASE236=9'b011101100,CASE237=9'b011101101,CASE238=9'b011101110,CASE239=9'b011101111,CASE240=9'b011110000,CASE241=9'b011110001,CASE242=9'b011110010,CASE243=9'b011110011,CASE244=9'b011110100,CASE245=9'b011110101,CASE246=9'b011110110,CASE247=9'b011110111,CASE248=9'b011111000,CASE249=9'b011111001,CASE250=9'b011111010,CASE251=9'b011111011,CASE252=9'b011111100,CASE253=9'b011111101,CASE254=9'b011111110,CASE255=9'b011111111,CASE256=9'b100000000,CASE257=9'b100000001,CASE258=9'b100000010,CASE259=9'b100000011,CASE260=9'b100000100,CASE261=9'b100000101,CASE262=9'b100000110,CASE263=9'b100000111,CASE264=9'b100001000,CASE265=9'b100001001,CASE266=9'b100001010,CASE267=9'b100001011,CASE268=9'b100001100,CASE269=9'b100001101,CASE270=9'b100001110,CASE271=9'b100001111,CASE272=9'b100010000,CASE273=9'b100010001,CASE274=9'b100010010,CASE275=9'b100010011,CASE276=9'b100010100,CASE277=9'b100010101,CASE278=9'b100010110,CASE279=9'b100010111,CASE280=9'b100011000,CASE281=9'b100011001,CASE282=9'b100011010,CASE283=9'b100011011,CASE284=9'b100011100,CASE285=9'b100011101,CASE286=9'b100011110,CASE287=9'b100011111,CASE288=9'b100100000,CASE289=9'b100100001,CASE290=9'b100100010,CASE291=9'b100100011,CASE292=9'b100100100,CASE293=9'b100100101,CASE294=9'b100100110,CASE295=9'b100100111,CASE296=9'b100101000,CASE297=9'b100101001,CASE298=9'b100101010,CASE299=9'b100101011) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_14s_14_4_1.v" Line 54. Module MVAU_hls_1_mac_muladd_4ns_4s_14s_14_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=14,dout_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_14s_14_4_1.v" Line 11. Module MVAU_hls_1_mac_muladd_4ns_4s_14s_14_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v" Line 11. Module MVAU_hls_1_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_regslice_both.v" Line 8. Module MVAU_hls_1_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_regslice_both.v" Line 8. Module MVAU_hls_1_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_regslice_both.v" Line 8. Module MVAU_hls_1_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/sim/finn_design_MVAU_hls_1_wstrm_0.v" Line 55. Module finn_design_MVAU_hls_1_wstrm_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 135. Module MVAU_hls_2_imp_1WP2WTL has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/sim/finn_design_MVAU_hls_2_0.v" Line 55. Module finn_design_MVAU_hls_2_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2.v" Line 9. Module MVAU_hls_2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v" Line 9. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_sparsemux_901_9_4_1_1.v" Line 9. Module MVAU_hls_2_sparsemux_901_9_4_1_1(din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=4,din3_WIDTH=4,din4_WIDTH=4,din5_WIDTH=4,din6_WIDTH=4,din7_WIDTH=4,din8_WIDTH=4,din9_WIDTH=4,din10_WIDTH=4,din11_WIDTH=4,din12_WIDTH=4,din13_WIDTH=4,din14_WIDTH=4,din15_WIDTH=4,din16_WIDTH=4,din17_WIDTH=4,din18_WIDTH=4,din19_WIDTH=4,din20_WIDTH=4,din21_WIDTH=4,din22_WIDTH=4,din23_WIDTH=4,din24_WIDTH=4,din25_WIDTH=4,din26_WIDTH=4,din27_WIDTH=4,din28_WIDTH=4,din29_WIDTH=4,din30_WIDTH=4,din31_WIDTH=4,din32_WIDTH=4,din33_WIDTH=4,din34_WIDTH=4,din35_WIDTH=4,din36_WIDTH=4,din37_WIDTH=4,din38_WIDTH=4,din39_WIDTH=4,din40_WIDTH=4,din41_WIDTH=4,din42_WIDTH=4,din43_WIDTH=4,din44_WIDTH=4,din45_WIDTH=4,din46_WIDTH=4,din47_WIDTH=4,din48_WIDTH=4,din49_WIDTH=4,din50_WIDTH=4,din51_WIDTH=4,din52_WIDTH=4,din53_WIDTH=4,din54_WIDTH=4,din55_WIDTH=4,din56_WIDTH=4,din57_WIDTH=4,din58_WIDTH=4,din59_WIDTH=4,din60_WIDTH=4,din61_WIDTH=4,din62_WIDTH=4,din63_WIDTH=4,din64_WIDTH=4,din65_WIDTH=4,din66_WIDTH=4,din67_WIDTH=4,din68_WIDTH=4,din69_WIDTH=4,din70_WIDTH=4,din71_WIDTH=4,din72_WIDTH=4,din73_WIDTH=4,din74_WIDTH=4,din75_WIDTH=4,din76_WIDTH=4,din77_WIDTH=4,din78_WIDTH=4,din79_WIDTH=4,din80_WIDTH=4,din81_WIDTH=4,din82_WIDTH=4,din83_WIDTH=4,din84_WIDTH=4,din85_WIDTH=4,din86_WIDTH=4,din87_WIDTH=4,din88_WIDTH=4,din89_WIDTH=4,din90_WIDTH=4,din91_WIDTH=4,din92_WIDTH=4,din93_WIDTH=4,din94_WIDTH=4,din95_WIDTH=4,din96_WIDTH=4,din97_WIDTH=4,din98_WIDTH=4,din99_WIDTH=4,din100_WIDTH=4,din101_WIDTH=4,din102_WIDTH=4,din103_WIDTH=4,din104_WIDTH=4,din105_WIDTH=4,din106_WIDTH=4,din107_WIDTH=4,din108_WIDTH=4,din109_WIDTH=4,din110_WIDTH=4,din111_WIDTH=4,din112_WIDTH=4,din113_WIDTH=4,din114_WIDTH=4,din115_WIDTH=4,din116_WIDTH=4,din117_WIDTH=4,din118_WIDTH=4,din119_WIDTH=4,din120_WIDTH=4,din121_WIDTH=4,din122_WIDTH=4,din123_WIDTH=4,din124_WIDTH=4,din125_WIDTH=4,din126_WIDTH=4,din127_WIDTH=4,din128_WIDTH=4,din129_WIDTH=4,din130_WIDTH=4,din131_WIDTH=4,din132_WIDTH=4,din133_WIDTH=4,din134_WIDTH=4,din135_WIDTH=4,din136_WIDTH=4,din137_WIDTH=4,din138_WIDTH=4,din139_WIDTH=4,din140_WIDTH=4,din141_WIDTH=4,din142_WIDTH=4,din143_WIDTH=4,din144_WIDTH=4,din145_WIDTH=4,din146_WIDTH=4,din147_WIDTH=4,din148_WIDTH=4,din149_WIDTH=4,din150_WIDTH=4,din151_WIDTH=4,din152_WIDTH=4,din153_WIDTH=4,din154_WIDTH=4,din155_WIDTH=4,din156_WIDTH=4,din157_WIDTH=4,din158_WIDTH=4,din159_WIDTH=4,din160_WIDTH=4,din161_WIDTH=4,din162_WIDTH=4,din163_WIDTH=4,din164_WIDTH=4,din165_WIDTH=4,din166_WIDTH=4,din167_WIDTH=4,din168_WIDTH=4,din169_WIDTH=4,din170_WIDTH=4,din171_WIDTH=4,din172_WIDTH=4,din173_WIDTH=4,din174_WIDTH=4,din175_WIDTH=4,din176_WIDTH=4,din177_WIDTH=4,din178_WIDTH=4,din179_WIDTH=4,din180_WIDTH=4,din181_WIDTH=4,din182_WIDTH=4,din183_WIDTH=4,din184_WIDTH=4,din185_WIDTH=4,din186_WIDTH=4,din187_WIDTH=4,din188_WIDTH=4,din189_WIDTH=4,din190_WIDTH=4,din191_WIDTH=4,din192_WIDTH=4,din193_WIDTH=4,din194_WIDTH=4,din195_WIDTH=4,din196_WIDTH=4,din197_WIDTH=4,din198_WIDTH=4,din199_WIDTH=4,din200_WIDTH=4,din201_WIDTH=4,din202_WIDTH=4,din203_WIDTH=4,din204_WIDTH=4,din205_WIDTH=4,din206_WIDTH=4,din207_WIDTH=4,din208_WIDTH=4,din209_WIDTH=4,din210_WIDTH=4,din211_WIDTH=4,din212_WIDTH=4,din213_WIDTH=4,din214_WIDTH=4,din215_WIDTH=4,din216_WIDTH=4,din217_WIDTH=4,din218_WIDTH=4,din219_WIDTH=4,din220_WIDTH=4,din221_WIDTH=4,din222_WIDTH=4,din223_WIDTH=4,din224_WIDTH=4,din225_WIDTH=4,din226_WIDTH=4,din227_WIDTH=4,din228_WIDTH=4,din229_WIDTH=4,din230_WIDTH=4,din231_WIDTH=4,din232_WIDTH=4,din233_WIDTH=4,din234_WIDTH=4,din235_WIDTH=4,din236_WIDTH=4,din237_WIDTH=4,din238_WIDTH=4,din239_WIDTH=4,din240_WIDTH=4,din241_WIDTH=4,din242_WIDTH=4,din243_WIDTH=4,din244_WIDTH=4,din245_WIDTH=4,din246_WIDTH=4,din247_WIDTH=4,din248_WIDTH=4,din249_WIDTH=4,din250_WIDTH=4,din251_WIDTH=4,din252_WIDTH=4,din253_WIDTH=4,din254_WIDTH=4,din255_WIDTH=4,din256_WIDTH=4,din257_WIDTH=4,din258_WIDTH=4,din259_WIDTH=4,din260_WIDTH=4,din261_WIDTH=4,din262_WIDTH=4,din263_WIDTH=4,din264_WIDTH=4,din265_WIDTH=4,din266_WIDTH=4,din267_WIDTH=4,din268_WIDTH=4,din269_WIDTH=4,din270_WIDTH=4,din271_WIDTH=4,din272_WIDTH=4,din273_WIDTH=4,din274_WIDTH=4,din275_WIDTH=4,din276_WIDTH=4,din277_WIDTH=4,din278_WIDTH=4,din279_WIDTH=4,din280_WIDTH=4,din281_WIDTH=4,din282_WIDTH=4,din283_WIDTH=4,din284_WIDTH=4,din285_WIDTH=4,din286_WIDTH=4,din287_WIDTH=4,din288_WIDTH=4,din289_WIDTH=4,din290_WIDTH=4,din291_WIDTH=4,din292_WIDTH=4,din293_WIDTH=4,din294_WIDTH=4,din295_WIDTH=4,din296_WIDTH=4,din297_WIDTH=4,din298_WIDTH=4,din299_WIDTH=4,din300_WIDTH=4,din301_WIDTH=4,din302_WIDTH=4,din303_WIDTH=4,din304_WIDTH=4,din305_WIDTH=4,din306_WIDTH=4,din307_WIDTH=4,din308_WIDTH=4,din309_WIDTH=4,din310_WIDTH=4,din311_WIDTH=4,din312_WIDTH=4,din313_WIDTH=4,din314_WIDTH=4,din315_WIDTH=4,din316_WIDTH=4,din317_WIDTH=4,din318_WIDTH=4,din319_WIDTH=4,din320_WIDTH=4,din321_WIDTH=4,din322_WIDTH=4,din323_WIDTH=4,din324_WIDTH=4,din325_WIDTH=4,din326_WIDTH=4,din327_WIDTH=4,din328_WIDTH=4,din329_WIDTH=4,din330_WIDTH=4,din331_WIDTH=4,din332_WIDTH=4,din333_WIDTH=4,din334_WIDTH=4,din335_WIDTH=4,din336_WIDTH=4,din337_WIDTH=4,din338_WIDTH=4,din339_WIDTH=4,din340_WIDTH=4,din341_WIDTH=4,din342_WIDTH=4,din343_WIDTH=4,din344_WIDTH=4,din345_WIDTH=4,din346_WIDTH=4,din347_WIDTH=4,din348_WIDTH=4,din349_WIDTH=4,din350_WIDTH=4,din351_WIDTH=4,din352_WIDTH=4,din353_WIDTH=4,din354_WIDTH=4,din355_WIDTH=4,din356_WIDTH=4,din357_WIDTH=4,din358_WIDTH=4,din359_WIDTH=4,din360_WIDTH=4,din361_WIDTH=4,din362_WIDTH=4,din363_WIDTH=4,din364_WIDTH=4,din365_WIDTH=4,din366_WIDTH=4,din367_WIDTH=4,din368_WIDTH=4,din369_WIDTH=4,din370_WIDTH=4,din371_WIDTH=4,din372_WIDTH=4,din373_WIDTH=4,din374_WIDTH=4,din375_WIDTH=4,din376_WIDTH=4,din377_WIDTH=4,din378_WIDTH=4,din379_WIDTH=4,din380_WIDTH=4,din381_WIDTH=4,din382_WIDTH=4,din383_WIDTH=4,din384_WIDTH=4,din385_WIDTH=4,din386_WIDTH=4,din387_WIDTH=4,din388_WIDTH=4,din389_WIDTH=4,din390_WIDTH=4,din391_WIDTH=4,din392_WIDTH=4,din393_WIDTH=4,din394_WIDTH=4,din395_WIDTH=4,din396_WIDTH=4,din397_WIDTH=4,din398_WIDTH=4,din399_WIDTH=4,din400_WIDTH=4,din401_WIDTH=4,din402_WIDTH=4,din403_WIDTH=4,din404_WIDTH=4,din405_WIDTH=4,din406_WIDTH=4,din407_WIDTH=4,din408_WIDTH=4,din409_WIDTH=4,din410_WIDTH=4,din411_WIDTH=4,din412_WIDTH=4,din413_WIDTH=4,din414_WIDTH=4,din415_WIDTH=4,din416_WIDTH=4,din417_WIDTH=4,din418_WIDTH=4,din419_WIDTH=4,din420_WIDTH=4,din421_WIDTH=4,din422_WIDTH=4,din423_WIDTH=4,din424_WIDTH=4,din425_WIDTH=4,din426_WIDTH=4,din427_WIDTH=4,din428_WIDTH=4,din429_WIDTH=4,din430_WIDTH=4,din431_WIDTH=4,din432_WIDTH=4,din433_WIDTH=4,din434_WIDTH=4,din435_WIDTH=4,din436_WIDTH=4,din437_WIDTH=4,din438_WIDTH=4,din439_WIDTH=4,din440_WIDTH=4,din441_WIDTH=4,din442_WIDTH=4,din443_WIDTH=4,din444_WIDTH=4,din445_WIDTH=4,din446_WIDTH=4,din447_WIDTH=4,din448_WIDTH=4,din449_WIDTH=4,def_WIDTH=4,sel_WIDTH=9,dout_WIDTH=4,CASE0=9'b0,CASE1=9'b01,CASE2=9'b010,CASE3=9'b011,CASE4=9'b0100,CASE5=9'b0101,CASE6=9'b0110,CASE7=9'b0111,CASE8=9'b01000,CASE9=9'b01001,CASE10=9'b01010,CASE11=9'b01011,CASE12=9'b01100,CASE13=9'b01101,CASE14=9'b01110,CASE15=9'b01111,CASE16=9'b010000,CASE17=9'b010001,CASE18=9'b010010,CASE19=9'b010011,CASE20=9'b010100,CASE21=9'b010101,CASE22=9'b010110,CASE23=9'b010111,CASE24=9'b011000,CASE25=9'b011001,CASE26=9'b011010,CASE27=9'b011011,CASE28=9'b011100,CASE29=9'b011101,CASE30=9'b011110,CASE31=9'b011111,CASE32=9'b0100000,CASE33=9'b0100001,CASE34=9'b0100010,CASE35=9'b0100011,CASE36=9'b0100100,CASE37=9'b0100101,CASE38=9'b0100110,CASE39=9'b0100111,CASE40=9'b0101000,CASE41=9'b0101001,CASE42=9'b0101010,CASE43=9'b0101011,CASE44=9'b0101100,CASE45=9'b0101101,CASE46=9'b0101110,CASE47=9'b0101111,CASE48=9'b0110000,CASE49=9'b0110001,CASE50=9'b0110010,CASE51=9'b0110011,CASE52=9'b0110100,CASE53=9'b0110101,CASE54=9'b0110110,CASE55=9'b0110111,CASE56=9'b0111000,CASE57=9'b0111001,CASE58=9'b0111010,CASE59=9'b0111011,CASE60=9'b0111100,CASE61=9'b0111101,CASE62=9'b0111110,CASE63=9'b0111111,CASE64=9'b01000000,CASE65=9'b01000001,CASE66=9'b01000010,CASE67=9'b01000011,CASE68=9'b01000100,CASE69=9'b01000101,CASE70=9'b01000110,CASE71=9'b01000111,CASE72=9'b01001000,CASE73=9'b01001001,CASE74=9'b01001010,CASE75=9'b01001011,CASE76=9'b01001100,CASE77=9'b01001101,CASE78=9'b01001110,CASE79=9'b01001111,CASE80=9'b01010000,CASE81=9'b01010001,CASE82=9'b01010010,CASE83=9'b01010011,CASE84=9'b01010100,CASE85=9'b01010101,CASE86=9'b01010110,CASE87=9'b01010111,CASE88=9'b01011000,CASE89=9'b01011001,CASE90=9'b01011010,CASE91=9'b01011011,CASE92=9'b01011100,CASE93=9'b01011101,CASE94=9'b01011110,CASE95=9'b01011111,CASE96=9'b01100000,CASE97=9'b01100001,CASE98=9'b01100010,CASE99=9'b01100011,CASE100=9'b01100100,CASE101=9'b01100101,CASE102=9'b01100110,CASE103=9'b01100111,CASE104=9'b01101000,CASE105=9'b01101001,CASE106=9'b01101010,CASE107=9'b01101011,CASE108=9'b01101100,CASE109=9'b01101101,CASE110=9'b01101110,CASE111=9'b01101111,CASE112=9'b01110000,CASE113=9'b01110001,CASE114=9'b01110010,CASE115=9'b01110011,CASE116=9'b01110100,CASE117=9'b01110101,CASE118=9'b01110110,CASE119=9'b01110111,CASE120=9'b01111000,CASE121=9'b01111001,CASE122=9'b01111010,CASE123=9'b01111011,CASE124=9'b01111100,CASE125=9'b01111101,CASE126=9'b01111110,CASE127=9'b01111111,CASE128=9'b010000000,CASE129=9'b010000001,CASE130=9'b010000010,CASE131=9'b010000011,CASE132=9'b010000100,CASE133=9'b010000101,CASE134=9'b010000110,CASE135=9'b010000111,CASE136=9'b010001000,CASE137=9'b010001001,CASE138=9'b010001010,CASE139=9'b010001011,CASE140=9'b010001100,CASE141=9'b010001101,CASE142=9'b010001110,CASE143=9'b010001111,CASE144=9'b010010000,CASE145=9'b010010001,CASE146=9'b010010010,CASE147=9'b010010011,CASE148=9'b010010100,CASE149=9'b010010101,CASE150=9'b010010110,CASE151=9'b010010111,CASE152=9'b010011000,CASE153=9'b010011001,CASE154=9'b010011010,CASE155=9'b010011011,CASE156=9'b010011100,CASE157=9'b010011101,CASE158=9'b010011110,CASE159=9'b010011111,CASE160=9'b010100000,CASE161=9'b010100001,CASE162=9'b010100010,CASE163=9'b010100011,CASE164=9'b010100100,CASE165=9'b010100101,CASE166=9'b010100110,CASE167=9'b010100111,CASE168=9'b010101000,CASE169=9'b010101001,CASE170=9'b010101010,CASE171=9'b010101011,CASE172=9'b010101100,CASE173=9'b010101101,CASE174=9'b010101110,CASE175=9'b010101111,CASE176=9'b010110000,CASE177=9'b010110001,CASE178=9'b010110010,CASE179=9'b010110011,CASE180=9'b010110100,CASE181=9'b010110101,CASE182=9'b010110110,CASE183=9'b010110111,CASE184=9'b010111000,CASE185=9'b010111001,CASE186=9'b010111010,CASE187=9'b010111011,CASE188=9'b010111100,CASE189=9'b010111101,CASE190=9'b010111110,CASE191=9'b010111111,CASE192=9'b011000000,CASE193=9'b011000001,CASE194=9'b011000010,CASE195=9'b011000011,CASE196=9'b011000100,CASE197=9'b011000101,CASE198=9'b011000110,CASE199=9'b011000111,CASE200=9'b011001000,CASE201=9'b011001001,CASE202=9'b011001010,CASE203=9'b011001011,CASE204=9'b011001100,CASE205=9'b011001101,CASE206=9'b011001110,CASE207=9'b011001111,CASE208=9'b011010000,CASE209=9'b011010001,CASE210=9'b011010010,CASE211=9'b011010011,CASE212=9'b011010100,CASE213=9'b011010101,CASE214=9'b011010110,CASE215=9'b011010111,CASE216=9'b011011000,CASE217=9'b011011001,CASE218=9'b011011010,CASE219=9'b011011011,CASE220=9'b011011100,CASE221=9'b011011101,CASE222=9'b011011110,CASE223=9'b011011111,CASE224=9'b011100000,CASE225=9'b011100001,CASE226=9'b011100010,CASE227=9'b011100011,CASE228=9'b011100100,CASE229=9'b011100101,CASE230=9'b011100110,CASE231=9'b011100111,CASE232=9'b011101000,CASE233=9'b011101001,CASE234=9'b011101010,CASE235=9'b011101011,CASE236=9'b011101100,CASE237=9'b011101101,CASE238=9'b011101110,CASE239=9'b011101111,CASE240=9'b011110000,CASE241=9'b011110001,CASE242=9'b011110010,CASE243=9'b011110011,CASE244=9'b011110100,CASE245=9'b011110101,CASE246=9'b011110110,CASE247=9'b011110111,CASE248=9'b011111000,CASE249=9'b011111001,CASE250=9'b011111010,CASE251=9'b011111011,CASE252=9'b011111100,CASE253=9'b011111101,CASE254=9'b011111110,CASE255=9'b011111111,CASE256=9'b100000000,CASE257=9'b100000001,CASE258=9'b100000010,CASE259=9'b100000011,CASE260=9'b100000100,CASE261=9'b100000101,CASE262=9'b100000110,CASE263=9'b100000111,CASE264=9'b100001000,CASE265=9'b100001001,CASE266=9'b100001010,CASE267=9'b100001011,CASE268=9'b100001100,CASE269=9'b100001101,CASE270=9'b100001110,CASE271=9'b100001111,CASE272=9'b100010000,CASE273=9'b100010001,CASE274=9'b100010010,CASE275=9'b100010011,CASE276=9'b100010100,CASE277=9'b100010101,CASE278=9'b100010110,CASE279=9'b100010111,CASE280=9'b100011000,CASE281=9'b100011001,CASE282=9'b100011010,CASE283=9'b100011011,CASE284=9'b100011100,CASE285=9'b100011101,CASE286=9'b100011110,CASE287=9'b100011111,CASE288=9'b100100000,CASE289=9'b100100001,CASE290=9'b100100010,CASE291=9'b100100011,CASE292=9'b100100100,CASE293=9'b100100101,CASE294=9'b100100110,CASE295=9'b100100111,CASE296=9'b100101000,CASE297=9'b100101001,CASE298=9'b100101010,CASE299=9'b100101011,CASE300=9'b100101100,CASE301=9'b100101101,CASE302=9'b100101110,CASE303=9'b100101111,CASE304=9'b100110000,CASE305=9'b100110001,CASE306=9'b100110010,CASE307=9'b100110011,CASE308=9'b100110100,CASE309=9'b100110101,CASE310=9'b100110110,CASE311=9'b100110111,CASE312=9'b100111000,CASE313=9'b100111001,CASE314=9'b100111010,CASE315=9'b100111011,CASE316=9'b100111100,CASE317=9'b100111101,CASE318=9'b100111110,CASE319=9'b100111111,CASE320=9'b101000000,CASE321=9'b101000001,CASE322=9'b101000010,CASE323=9'b101000011,CASE324=9'b101000100,CASE325=9'b101000101,CASE326=9'b101000110,CASE327=9'b101000111,CASE328=9'b101001000,CASE329=9'b101001001,CASE330=9'b101001010,CASE331=9'b101001011,CASE332=9'b101001100,CASE333=9'b101001101,CASE334=9'b101001110,CASE335=9'b101001111,CASE336=9'b101010000,CASE337=9'b101010001,CASE338=9'b101010010,CASE339=9'b101010011,CASE340=9'b101010100,CASE341=9'b101010101,CASE342=9'b101010110,CASE343=9'b101010111,CASE344=9'b101011000,CASE345=9'b101011001,CASE346=9'b101011010,CASE347=9'b101011011,CASE348=9'b101011100,CASE349=9'b101011101,CASE350=9'b101011110,CASE351=9'b101011111,CASE352=9'b101100000,CASE353=9'b101100001,CASE354=9'b101100010,CASE355=9'b101100011,CASE356=9'b101100100,CASE357=9'b101100101,CASE358=9'b101100110,CASE359=9'b101100111,CASE360=9'b101101000,CASE361=9'b101101001,CASE362=9'b101101010,CASE363=9'b101101011,CASE364=9'b101101100,CASE365=9'b101101101,CASE366=9'b101101110,CASE367=9'b101101111,CASE368=9'b101110000,CASE369=9'b101110001,CASE370=9'b101110010,CASE371=9'b101110011,CASE372=9'b101110100,CASE373=9'b101110101,CASE374=9'b101110110,CASE375=9'b101110111,CASE376=9'b101111000,CASE377=9'b101111001,CASE378=9'b101111010,CASE379=9'b101111011,CASE380=9'b101111100,CASE381=9'b101111101,CASE382=9'b101111110,CASE383=9'b101111111,CASE384=9'b110000000,CASE385=9'b110000001,CASE386=9'b110000010,CASE387=9'b110000011,CASE388=9'b110000100,CASE389=9'b110000101,CASE390=9'b110000110,CASE391=9'b110000111,CASE392=9'b110001000,CASE393=9'b110001001,CASE394=9'b110001010,CASE395=9'b110001011,CASE396=9'b110001100,CASE397=9'b110001101,CASE398=9'b110001110,CASE399=9'b110001111,CASE400=9'b110010000,CASE401=9'b110010001,CASE402=9'b110010010,CASE403=9'b110010011,CASE404=9'b110010100,CASE405=9'b110010101,CASE406=9'b110010110,CASE407=9'b110010111,CASE408=9'b110011000,CASE409=9'b110011001,CASE410=9'b110011010,CASE411=9'b110011011,CASE412=9'b110011100,CASE413=9'b110011101,CASE414=9'b110011110,CASE415=9'b110011111,CASE416=9'b110100000,CASE417=9'b110100001,CASE418=9'b110100010,CASE419=9'b110100011,CASE420=9'b110100100,CASE421=9'b110100101,CASE422=9'b110100110,CASE423=9'b110100111,CASE424=9'b110101000,CASE425=9'b110101001,CASE426=9'b110101010,CASE427=9'b110101011,CASE428=9'b110101100,CASE429=9'b110101101,CASE430=9'b110101110,CASE431=9'b110101111,CASE432=9'b110110000,CASE433=9'b110110001,CASE434=9'b110110010,CASE435=9'b110110011,CASE436=9'b110110100,CASE437=9'b110110101,CASE438=9'b110110110,CASE439=9'b110110111,CASE440=9'b110111000,CASE441=9'b110111001,CASE442=9'b110111010,CASE443=9'b110111011,CASE444=9'b110111100,CASE445=9'b110111101,CASE446=9'b110111110,CASE447=9'b110111111,CASE448=9'b111000000,CASE449=9'b111000001) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_14s_14_4_1.v" Line 54. Module MVAU_hls_2_mac_muladd_4ns_4s_14s_14_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=14,dout_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_14s_14_4_1.v" Line 11. Module MVAU_hls_2_mac_muladd_4ns_4s_14s_14_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v" Line 11. Module MVAU_hls_2_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_regslice_both.v" Line 8. Module MVAU_hls_2_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_regslice_both.v" Line 8. Module MVAU_hls_2_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_regslice_both.v" Line 8. Module MVAU_hls_2_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/sim/finn_design_MVAU_hls_2_wstrm_0.v" Line 55. Module finn_design_MVAU_hls_2_wstrm_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 196. Module MVAU_hls_3_imp_U0RWZQ has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/sim/finn_design_MVAU_hls_3_0.v" Line 55. Module finn_design_MVAU_hls_3_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3.v" Line 9. Module MVAU_hls_3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch.v" Line 9. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_sparsemux_433_8_4_1_1.v" Line 9. Module MVAU_hls_3_sparsemux_433_8_4_1_1(din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=4,din3_WIDTH=4,din4_WIDTH=4,din5_WIDTH=4,din6_WIDTH=4,din7_WIDTH=4,din8_WIDTH=4,din9_WIDTH=4,din10_WIDTH=4,din11_WIDTH=4,din12_WIDTH=4,din13_WIDTH=4,din14_WIDTH=4,din15_WIDTH=4,din16_WIDTH=4,din17_WIDTH=4,din18_WIDTH=4,din19_WIDTH=4,din20_WIDTH=4,din21_WIDTH=4,din22_WIDTH=4,din23_WIDTH=4,din24_WIDTH=4,din25_WIDTH=4,din26_WIDTH=4,din27_WIDTH=4,din28_WIDTH=4,din29_WIDTH=4,din30_WIDTH=4,din31_WIDTH=4,din32_WIDTH=4,din33_WIDTH=4,din34_WIDTH=4,din35_WIDTH=4,din36_WIDTH=4,din37_WIDTH=4,din38_WIDTH=4,din39_WIDTH=4,din40_WIDTH=4,din41_WIDTH=4,din42_WIDTH=4,din43_WIDTH=4,din44_WIDTH=4,din45_WIDTH=4,din46_WIDTH=4,din47_WIDTH=4,din48_WIDTH=4,din49_WIDTH=4,din50_WIDTH=4,din51_WIDTH=4,din52_WIDTH=4,din53_WIDTH=4,din54_WIDTH=4,din55_WIDTH=4,din56_WIDTH=4,din57_WIDTH=4,din58_WIDTH=4,din59_WIDTH=4,din60_WIDTH=4,din61_WIDTH=4,din62_WIDTH=4,din63_WIDTH=4,din64_WIDTH=4,din65_WIDTH=4,din66_WIDTH=4,din67_WIDTH=4,din68_WIDTH=4,din69_WIDTH=4,din70_WIDTH=4,din71_WIDTH=4,din72_WIDTH=4,din73_WIDTH=4,din74_WIDTH=4,din75_WIDTH=4,din76_WIDTH=4,din77_WIDTH=4,din78_WIDTH=4,din79_WIDTH=4,din80_WIDTH=4,din81_WIDTH=4,din82_WIDTH=4,din83_WIDTH=4,din84_WIDTH=4,din85_WIDTH=4,din86_WIDTH=4,din87_WIDTH=4,din88_WIDTH=4,din89_WIDTH=4,din90_WIDTH=4,din91_WIDTH=4,din92_WIDTH=4,din93_WIDTH=4,din94_WIDTH=4,din95_WIDTH=4,din96_WIDTH=4,din97_WIDTH=4,din98_WIDTH=4,din99_WIDTH=4,din100_WIDTH=4,din101_WIDTH=4,din102_WIDTH=4,din103_WIDTH=4,din104_WIDTH=4,din105_WIDTH=4,din106_WIDTH=4,din107_WIDTH=4,din108_WIDTH=4,din109_WIDTH=4,din110_WIDTH=4,din111_WIDTH=4,din112_WIDTH=4,din113_WIDTH=4,din114_WIDTH=4,din115_WIDTH=4,din116_WIDTH=4,din117_WIDTH=4,din118_WIDTH=4,din119_WIDTH=4,din120_WIDTH=4,din121_WIDTH=4,din122_WIDTH=4,din123_WIDTH=4,din124_WIDTH=4,din125_WIDTH=4,din126_WIDTH=4,din127_WIDTH=4,din128_WIDTH=4,din129_WIDTH=4,din130_WIDTH=4,din131_WIDTH=4,din132_WIDTH=4,din133_WIDTH=4,din134_WIDTH=4,din135_WIDTH=4,din136_WIDTH=4,din137_WIDTH=4,din138_WIDTH=4,din139_WIDTH=4,din140_WIDTH=4,din141_WIDTH=4,din142_WIDTH=4,din143_WIDTH=4,din144_WIDTH=4,din145_WIDTH=4,din146_WIDTH=4,din147_WIDTH=4,din148_WIDTH=4,din149_WIDTH=4,din150_WIDTH=4,din151_WIDTH=4,din152_WIDTH=4,din153_WIDTH=4,din154_WIDTH=4,din155_WIDTH=4,din156_WIDTH=4,din157_WIDTH=4,din158_WIDTH=4,din159_WIDTH=4,din160_WIDTH=4,din161_WIDTH=4,din162_WIDTH=4,din163_WIDTH=4,din164_WIDTH=4,din165_WIDTH=4,din166_WIDTH=4,din167_WIDTH=4,din168_WIDTH=4,din169_WIDTH=4,din170_WIDTH=4,din171_WIDTH=4,din172_WIDTH=4,din173_WIDTH=4,din174_WIDTH=4,din175_WIDTH=4,din176_WIDTH=4,din177_WIDTH=4,din178_WIDTH=4,din179_WIDTH=4,din180_WIDTH=4,din181_WIDTH=4,din182_WIDTH=4,din183_WIDTH=4,din184_WIDTH=4,din185_WIDTH=4,din186_WIDTH=4,din187_WIDTH=4,din188_WIDTH=4,din189_WIDTH=4,din190_WIDTH=4,din191_WIDTH=4,din192_WIDTH=4,din193_WIDTH=4,din194_WIDTH=4,din195_WIDTH=4,din196_WIDTH=4,din197_WIDTH=4,din198_WIDTH=4,din199_WIDTH=4,din200_WIDTH=4,din201_WIDTH=4,din202_WIDTH=4,din203_WIDTH=4,din204_WIDTH=4,din205_WIDTH=4,din206_WIDTH=4,din207_WIDTH=4,din208_WIDTH=4,din209_WIDTH=4,din210_WIDTH=4,din211_WIDTH=4,din212_WIDTH=4,din213_WIDTH=4,din214_WIDTH=4,din215_WIDTH=4,def_WIDTH=4,sel_WIDTH=8,dout_WIDTH=4,CASE0=8'b0,CASE1=8'b01,CASE2=8'b010,CASE3=8'b011,CASE4=8'b0100,CASE5=8'b0101,CASE6=8'b0110,CASE7=8'b0111,CASE8=8'b01000,CASE9=8'b01001,CASE10=8'b01010,CASE11=8'b01011,CASE12=8'b01100,CASE13=8'b01101,CASE14=8'b01110,CASE15=8'b01111,CASE16=8'b010000,CASE17=8'b010001,CASE18=8'b010010,CASE19=8'b010011,CASE20=8'b010100,CASE21=8'b010101,CASE22=8'b010110,CASE23=8'b010111,CASE24=8'b011000,CASE25=8'b011001,CASE26=8'b011010,CASE27=8'b011011,CASE28=8'b011100,CASE29=8'b011101,CASE30=8'b011110,CASE31=8'b011111,CASE32=8'b0100000,CASE33=8'b0100001,CASE34=8'b0100010,CASE35=8'b0100011,CASE36=8'b0100100,CASE37=8'b0100101,CASE38=8'b0100110,CASE39=8'b0100111,CASE40=8'b0101000,CASE41=8'b0101001,CASE42=8'b0101010,CASE43=8'b0101011,CASE44=8'b0101100,CASE45=8'b0101101,CASE46=8'b0101110,CASE47=8'b0101111,CASE48=8'b0110000,CASE49=8'b0110001,CASE50=8'b0110010,CASE51=8'b0110011,CASE52=8'b0110100,CASE53=8'b0110101,CASE54=8'b0110110,CASE55=8'b0110111,CASE56=8'b0111000,CASE57=8'b0111001,CASE58=8'b0111010,CASE59=8'b0111011,CASE60=8'b0111100,CASE61=8'b0111101,CASE62=8'b0111110,CASE63=8'b0111111,CASE64=8'b01000000,CASE65=8'b01000001,CASE66=8'b01000010,CASE67=8'b01000011,CASE68=8'b01000100,CASE69=8'b01000101,CASE70=8'b01000110,CASE71=8'b01000111,CASE72=8'b01001000,CASE73=8'b01001001,CASE74=8'b01001010,CASE75=8'b01001011,CASE76=8'b01001100,CASE77=8'b01001101,CASE78=8'b01001110,CASE79=8'b01001111,CASE80=8'b01010000,CASE81=8'b01010001,CASE82=8'b01010010,CASE83=8'b01010011,CASE84=8'b01010100,CASE85=8'b01010101,CASE86=8'b01010110,CASE87=8'b01010111,CASE88=8'b01011000,CASE89=8'b01011001,CASE90=8'b01011010,CASE91=8'b01011011,CASE92=8'b01011100,CASE93=8'b01011101,CASE94=8'b01011110,CASE95=8'b01011111,CASE96=8'b01100000,CASE97=8'b01100001,CASE98=8'b01100010,CASE99=8'b01100011,CASE100=8'b01100100,CASE101=8'b01100101,CASE102=8'b01100110,CASE103=8'b01100111,CASE104=8'b01101000,CASE105=8'b01101001,CASE106=8'b01101010,CASE107=8'b01101011,CASE108=8'b01101100,CASE109=8'b01101101,CASE110=8'b01101110,CASE111=8'b01101111,CASE112=8'b01110000,CASE113=8'b01110001,CASE114=8'b01110010,CASE115=8'b01110011,CASE116=8'b01110100,CASE117=8'b01110101,CASE118=8'b01110110,CASE119=8'b01110111,CASE120=8'b01111000,CASE121=8'b01111001,CASE122=8'b01111010,CASE123=8'b01111011,CASE124=8'b01111100,CASE125=8'b01111101,CASE126=8'b01111110,CASE127=8'b01111111,CASE128=8'b10000000,CASE129=8'b10000001,CASE130=8'b10000010,CASE131=8'b10000011,CASE132=8'b10000100,CASE133=8'b10000101,CASE134=8'b10000110,CASE135=8'b10000111,CASE136=8'b10001000,CASE137=8'b10001001,CASE138=8'b10001010,CASE139=8'b10001011,CASE140=8'b10001100,CASE141=8'b10001101,CASE142=8'b10001110,CASE143=8'b10001111,CASE144=8'b10010000,CASE145=8'b10010001,CASE146=8'b10010010,CASE147=8'b10010011,CASE148=8'b10010100,CASE149=8'b10010101,CASE150=8'b10010110,CASE151=8'b10010111,CASE152=8'b10011000,CASE153=8'b10011001,CASE154=8'b10011010,CASE155=8'b10011011,CASE156=8'b10011100,CASE157=8'b10011101,CASE158=8'b10011110,CASE159=8'b10011111,CASE160=8'b10100000,CASE161=8'b10100001,CASE162=8'b10100010,CASE163=8'b10100011,CASE164=8'b10100100,CASE165=8'b10100101,CASE166=8'b10100110,CASE167=8'b10100111,CASE168=8'b10101000,CASE169=8'b10101001,CASE170=8'b10101010,CASE171=8'b10101011,CASE172=8'b10101100,CASE173=8'b10101101,CASE174=8'b10101110,CASE175=8'b10101111,CASE176=8'b10110000,CASE177=8'b10110001,CASE178=8'b10110010,CASE179=8'b10110011,CASE180=8'b10110100,CASE181=8'b10110101,CASE182=8'b10110110,CASE183=8'b10110111,CASE184=8'b10111000,CASE185=8'b10111001,CASE186=8'b10111010,CASE187=8'b10111011,CASE188=8'b10111100,CASE189=8'b10111101,CASE190=8'b10111110,CASE191=8'b10111111,CASE192=8'b11000000,CASE193=8'b11000001,CASE194=8'b11000010,CASE195=8'b11000011,CASE196=8'b11000100,CASE197=8'b11000101,CASE198=8'b11000110,CASE199=8'b11000111,CASE200=8'b11001000,CASE201=8'b11001001,CASE202=8'b11001010,CASE203=8'b11001011,CASE204=8'b11001100,CASE205=8'b11001101,CASE206=8'b11001110,CASE207=8'b11001111,CASE208=8'b11010000,CASE209=8'b11010001,CASE210=8'b11010010,CASE211=8'b11010011,CASE212=8'b11010100,CASE213=8'b11010101,CASE214=8'b11010110,CASE215=8'b11010111) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1.v" Line 54. Module MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=14,dout_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1.v" Line 11. Module MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_flow_control_loop_pipe_sequential_init.v" Line 11. Module MVAU_hls_3_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_regslice_both.v" Line 8. Module MVAU_hls_3_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_regslice_both.v" Line 8. Module MVAU_hls_3_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_regslice_both.v" Line 8. Module MVAU_hls_3_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/sim/finn_design_MVAU_hls_3_wstrm_0.v" Line 55. Module finn_design_MVAU_hls_3_wstrm_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 257. Module MVAU_hls_4_imp_6UFUIX has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_4_0/sim/finn_design_MVAU_hls_4_0.v" Line 55. Module finn_design_MVAU_hls_4_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4.v" Line 9. Module MVAU_hls_4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch.v" Line 9. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_sparsemux_577_9_4_1_1.v" Line 9. Module MVAU_hls_4_sparsemux_577_9_4_1_1(din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=4,din3_WIDTH=4,din4_WIDTH=4,din5_WIDTH=4,din6_WIDTH=4,din7_WIDTH=4,din8_WIDTH=4,din9_WIDTH=4,din10_WIDTH=4,din11_WIDTH=4,din12_WIDTH=4,din13_WIDTH=4,din14_WIDTH=4,din15_WIDTH=4,din16_WIDTH=4,din17_WIDTH=4,din18_WIDTH=4,din19_WIDTH=4,din20_WIDTH=4,din21_WIDTH=4,din22_WIDTH=4,din23_WIDTH=4,din24_WIDTH=4,din25_WIDTH=4,din26_WIDTH=4,din27_WIDTH=4,din28_WIDTH=4,din29_WIDTH=4,din30_WIDTH=4,din31_WIDTH=4,din32_WIDTH=4,din33_WIDTH=4,din34_WIDTH=4,din35_WIDTH=4,din36_WIDTH=4,din37_WIDTH=4,din38_WIDTH=4,din39_WIDTH=4,din40_WIDTH=4,din41_WIDTH=4,din42_WIDTH=4,din43_WIDTH=4,din44_WIDTH=4,din45_WIDTH=4,din46_WIDTH=4,din47_WIDTH=4,din48_WIDTH=4,din49_WIDTH=4,din50_WIDTH=4,din51_WIDTH=4,din52_WIDTH=4,din53_WIDTH=4,din54_WIDTH=4,din55_WIDTH=4,din56_WIDTH=4,din57_WIDTH=4,din58_WIDTH=4,din59_WIDTH=4,din60_WIDTH=4,din61_WIDTH=4,din62_WIDTH=4,din63_WIDTH=4,din64_WIDTH=4,din65_WIDTH=4,din66_WIDTH=4,din67_WIDTH=4,din68_WIDTH=4,din69_WIDTH=4,din70_WIDTH=4,din71_WIDTH=4,din72_WIDTH=4,din73_WIDTH=4,din74_WIDTH=4,din75_WIDTH=4,din76_WIDTH=4,din77_WIDTH=4,din78_WIDTH=4,din79_WIDTH=4,din80_WIDTH=4,din81_WIDTH=4,din82_WIDTH=4,din83_WIDTH=4,din84_WIDTH=4,din85_WIDTH=4,din86_WIDTH=4,din87_WIDTH=4,din88_WIDTH=4,din89_WIDTH=4,din90_WIDTH=4,din91_WIDTH=4,din92_WIDTH=4,din93_WIDTH=4,din94_WIDTH=4,din95_WIDTH=4,din96_WIDTH=4,din97_WIDTH=4,din98_WIDTH=4,din99_WIDTH=4,din100_WIDTH=4,din101_WIDTH=4,din102_WIDTH=4,din103_WIDTH=4,din104_WIDTH=4,din105_WIDTH=4,din106_WIDTH=4,din107_WIDTH=4,din108_WIDTH=4,din109_WIDTH=4,din110_WIDTH=4,din111_WIDTH=4,din112_WIDTH=4,din113_WIDTH=4,din114_WIDTH=4,din115_WIDTH=4,din116_WIDTH=4,din117_WIDTH=4,din118_WIDTH=4,din119_WIDTH=4,din120_WIDTH=4,din121_WIDTH=4,din122_WIDTH=4,din123_WIDTH=4,din124_WIDTH=4,din125_WIDTH=4,din126_WIDTH=4,din127_WIDTH=4,din128_WIDTH=4,din129_WIDTH=4,din130_WIDTH=4,din131_WIDTH=4,din132_WIDTH=4,din133_WIDTH=4,din134_WIDTH=4,din135_WIDTH=4,din136_WIDTH=4,din137_WIDTH=4,din138_WIDTH=4,din139_WIDTH=4,din140_WIDTH=4,din141_WIDTH=4,din142_WIDTH=4,din143_WIDTH=4,din144_WIDTH=4,din145_WIDTH=4,din146_WIDTH=4,din147_WIDTH=4,din148_WIDTH=4,din149_WIDTH=4,din150_WIDTH=4,din151_WIDTH=4,din152_WIDTH=4,din153_WIDTH=4,din154_WIDTH=4,din155_WIDTH=4,din156_WIDTH=4,din157_WIDTH=4,din158_WIDTH=4,din159_WIDTH=4,din160_WIDTH=4,din161_WIDTH=4,din162_WIDTH=4,din163_WIDTH=4,din164_WIDTH=4,din165_WIDTH=4,din166_WIDTH=4,din167_WIDTH=4,din168_WIDTH=4,din169_WIDTH=4,din170_WIDTH=4,din171_WIDTH=4,din172_WIDTH=4,din173_WIDTH=4,din174_WIDTH=4,din175_WIDTH=4,din176_WIDTH=4,din177_WIDTH=4,din178_WIDTH=4,din179_WIDTH=4,din180_WIDTH=4,din181_WIDTH=4,din182_WIDTH=4,din183_WIDTH=4,din184_WIDTH=4,din185_WIDTH=4,din186_WIDTH=4,din187_WIDTH=4,din188_WIDTH=4,din189_WIDTH=4,din190_WIDTH=4,din191_WIDTH=4,din192_WIDTH=4,din193_WIDTH=4,din194_WIDTH=4,din195_WIDTH=4,din196_WIDTH=4,din197_WIDTH=4,din198_WIDTH=4,din199_WIDTH=4,din200_WIDTH=4,din201_WIDTH=4,din202_WIDTH=4,din203_WIDTH=4,din204_WIDTH=4,din205_WIDTH=4,din206_WIDTH=4,din207_WIDTH=4,din208_WIDTH=4,din209_WIDTH=4,din210_WIDTH=4,din211_WIDTH=4,din212_WIDTH=4,din213_WIDTH=4,din214_WIDTH=4,din215_WIDTH=4,din216_WIDTH=4,din217_WIDTH=4,din218_WIDTH=4,din219_WIDTH=4,din220_WIDTH=4,din221_WIDTH=4,din222_WIDTH=4,din223_WIDTH=4,din224_WIDTH=4,din225_WIDTH=4,din226_WIDTH=4,din227_WIDTH=4,din228_WIDTH=4,din229_WIDTH=4,din230_WIDTH=4,din231_WIDTH=4,din232_WIDTH=4,din233_WIDTH=4,din234_WIDTH=4,din235_WIDTH=4,din236_WIDTH=4,din237_WIDTH=4,din238_WIDTH=4,din239_WIDTH=4,din240_WIDTH=4,din241_WIDTH=4,din242_WIDTH=4,din243_WIDTH=4,din244_WIDTH=4,din245_WIDTH=4,din246_WIDTH=4,din247_WIDTH=4,din248_WIDTH=4,din249_WIDTH=4,din250_WIDTH=4,din251_WIDTH=4,din252_WIDTH=4,din253_WIDTH=4,din254_WIDTH=4,din255_WIDTH=4,din256_WIDTH=4,din257_WIDTH=4,din258_WIDTH=4,din259_WIDTH=4,din260_WIDTH=4,din261_WIDTH=4,din262_WIDTH=4,din263_WIDTH=4,din264_WIDTH=4,din265_WIDTH=4,din266_WIDTH=4,din267_WIDTH=4,din268_WIDTH=4,din269_WIDTH=4,din270_WIDTH=4,din271_WIDTH=4,din272_WIDTH=4,din273_WIDTH=4,din274_WIDTH=4,din275_WIDTH=4,din276_WIDTH=4,din277_WIDTH=4,din278_WIDTH=4,din279_WIDTH=4,din280_WIDTH=4,din281_WIDTH=4,din282_WIDTH=4,din283_WIDTH=4,din284_WIDTH=4,din285_WIDTH=4,din286_WIDTH=4,din287_WIDTH=4,def_WIDTH=4,sel_WIDTH=9,dout_WIDTH=4,CASE0=9'b0,CASE1=9'b01,CASE2=9'b010,CASE3=9'b011,CASE4=9'b0100,CASE5=9'b0101,CASE6=9'b0110,CASE7=9'b0111,CASE8=9'b01000,CASE9=9'b01001,CASE10=9'b01010,CASE11=9'b01011,CASE12=9'b01100,CASE13=9'b01101,CASE14=9'b01110,CASE15=9'b01111,CASE16=9'b010000,CASE17=9'b010001,CASE18=9'b010010,CASE19=9'b010011,CASE20=9'b010100,CASE21=9'b010101,CASE22=9'b010110,CASE23=9'b010111,CASE24=9'b011000,CASE25=9'b011001,CASE26=9'b011010,CASE27=9'b011011,CASE28=9'b011100,CASE29=9'b011101,CASE30=9'b011110,CASE31=9'b011111,CASE32=9'b0100000,CASE33=9'b0100001,CASE34=9'b0100010,CASE35=9'b0100011,CASE36=9'b0100100,CASE37=9'b0100101,CASE38=9'b0100110,CASE39=9'b0100111,CASE40=9'b0101000,CASE41=9'b0101001,CASE42=9'b0101010,CASE43=9'b0101011,CASE44=9'b0101100,CASE45=9'b0101101,CASE46=9'b0101110,CASE47=9'b0101111,CASE48=9'b0110000,CASE49=9'b0110001,CASE50=9'b0110010,CASE51=9'b0110011,CASE52=9'b0110100,CASE53=9'b0110101,CASE54=9'b0110110,CASE55=9'b0110111,CASE56=9'b0111000,CASE57=9'b0111001,CASE58=9'b0111010,CASE59=9'b0111011,CASE60=9'b0111100,CASE61=9'b0111101,CASE62=9'b0111110,CASE63=9'b0111111,CASE64=9'b01000000,CASE65=9'b01000001,CASE66=9'b01000010,CASE67=9'b01000011,CASE68=9'b01000100,CASE69=9'b01000101,CASE70=9'b01000110,CASE71=9'b01000111,CASE72=9'b01001000,CASE73=9'b01001001,CASE74=9'b01001010,CASE75=9'b01001011,CASE76=9'b01001100,CASE77=9'b01001101,CASE78=9'b01001110,CASE79=9'b01001111,CASE80=9'b01010000,CASE81=9'b01010001,CASE82=9'b01010010,CASE83=9'b01010011,CASE84=9'b01010100,CASE85=9'b01010101,CASE86=9'b01010110,CASE87=9'b01010111,CASE88=9'b01011000,CASE89=9'b01011001,CASE90=9'b01011010,CASE91=9'b01011011,CASE92=9'b01011100,CASE93=9'b01011101,CASE94=9'b01011110,CASE95=9'b01011111,CASE96=9'b01100000,CASE97=9'b01100001,CASE98=9'b01100010,CASE99=9'b01100011,CASE100=9'b01100100,CASE101=9'b01100101,CASE102=9'b01100110,CASE103=9'b01100111,CASE104=9'b01101000,CASE105=9'b01101001,CASE106=9'b01101010,CASE107=9'b01101011,CASE108=9'b01101100,CASE109=9'b01101101,CASE110=9'b01101110,CASE111=9'b01101111,CASE112=9'b01110000,CASE113=9'b01110001,CASE114=9'b01110010,CASE115=9'b01110011,CASE116=9'b01110100,CASE117=9'b01110101,CASE118=9'b01110110,CASE119=9'b01110111,CASE120=9'b01111000,CASE121=9'b01111001,CASE122=9'b01111010,CASE123=9'b01111011,CASE124=9'b01111100,CASE125=9'b01111101,CASE126=9'b01111110,CASE127=9'b01111111,CASE128=9'b010000000,CASE129=9'b010000001,CASE130=9'b010000010,CASE131=9'b010000011,CASE132=9'b010000100,CASE133=9'b010000101,CASE134=9'b010000110,CASE135=9'b010000111,CASE136=9'b010001000,CASE137=9'b010001001,CASE138=9'b010001010,CASE139=9'b010001011,CASE140=9'b010001100,CASE141=9'b010001101,CASE142=9'b010001110,CASE143=9'b010001111,CASE144=9'b010010000,CASE145=9'b010010001,CASE146=9'b010010010,CASE147=9'b010010011,CASE148=9'b010010100,CASE149=9'b010010101,CASE150=9'b010010110,CASE151=9'b010010111,CASE152=9'b010011000,CASE153=9'b010011001,CASE154=9'b010011010,CASE155=9'b010011011,CASE156=9'b010011100,CASE157=9'b010011101,CASE158=9'b010011110,CASE159=9'b010011111,CASE160=9'b010100000,CASE161=9'b010100001,CASE162=9'b010100010,CASE163=9'b010100011,CASE164=9'b010100100,CASE165=9'b010100101,CASE166=9'b010100110,CASE167=9'b010100111,CASE168=9'b010101000,CASE169=9'b010101001,CASE170=9'b010101010,CASE171=9'b010101011,CASE172=9'b010101100,CASE173=9'b010101101,CASE174=9'b010101110,CASE175=9'b010101111,CASE176=9'b010110000,CASE177=9'b010110001,CASE178=9'b010110010,CASE179=9'b010110011,CASE180=9'b010110100,CASE181=9'b010110101,CASE182=9'b010110110,CASE183=9'b010110111,CASE184=9'b010111000,CASE185=9'b010111001,CASE186=9'b010111010,CASE187=9'b010111011,CASE188=9'b010111100,CASE189=9'b010111101,CASE190=9'b010111110,CASE191=9'b010111111,CASE192=9'b011000000,CASE193=9'b011000001,CASE194=9'b011000010,CASE195=9'b011000011,CASE196=9'b011000100,CASE197=9'b011000101,CASE198=9'b011000110,CASE199=9'b011000111,CASE200=9'b011001000,CASE201=9'b011001001,CASE202=9'b011001010,CASE203=9'b011001011,CASE204=9'b011001100,CASE205=9'b011001101,CASE206=9'b011001110,CASE207=9'b011001111,CASE208=9'b011010000,CASE209=9'b011010001,CASE210=9'b011010010,CASE211=9'b011010011,CASE212=9'b011010100,CASE213=9'b011010101,CASE214=9'b011010110,CASE215=9'b011010111,CASE216=9'b011011000,CASE217=9'b011011001,CASE218=9'b011011010,CASE219=9'b011011011,CASE220=9'b011011100,CASE221=9'b011011101,CASE222=9'b011011110,CASE223=9'b011011111,CASE224=9'b011100000,CASE225=9'b011100001,CASE226=9'b011100010,CASE227=9'b011100011,CASE228=9'b011100100,CASE229=9'b011100101,CASE230=9'b011100110,CASE231=9'b011100111,CASE232=9'b011101000,CASE233=9'b011101001,CASE234=9'b011101010,CASE235=9'b011101011,CASE236=9'b011101100,CASE237=9'b011101101,CASE238=9'b011101110,CASE239=9'b011101111,CASE240=9'b011110000,CASE241=9'b011110001,CASE242=9'b011110010,CASE243=9'b011110011,CASE244=9'b011110100,CASE245=9'b011110101,CASE246=9'b011110110,CASE247=9'b011110111,CASE248=9'b011111000,CASE249=9'b011111001,CASE250=9'b011111010,CASE251=9'b011111011,CASE252=9'b011111100,CASE253=9'b011111101,CASE254=9'b011111110,CASE255=9'b011111111,CASE256=9'b100000000,CASE257=9'b100000001,CASE258=9'b100000010,CASE259=9'b100000011,CASE260=9'b100000100,CASE261=9'b100000101,CASE262=9'b100000110,CASE263=9'b100000111,CASE264=9'b100001000,CASE265=9'b100001001,CASE266=9'b100001010,CASE267=9'b100001011,CASE268=9'b100001100,CASE269=9'b100001101,CASE270=9'b100001110,CASE271=9'b100001111,CASE272=9'b100010000,CASE273=9'b100010001,CASE274=9'b100010010,CASE275=9'b100010011,CASE276=9'b100010100,CASE277=9'b100010101,CASE278=9'b100010110,CASE279=9'b100010111,CASE280=9'b100011000,CASE281=9'b100011001,CASE282=9'b100011010,CASE283=9'b100011011,CASE284=9'b100011100,CASE285=9'b100011101,CASE286=9'b100011110,CASE287=9'b100011111) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_mac_muladd_4ns_4s_14s_14_4_1.v" Line 54. Module MVAU_hls_4_mac_muladd_4ns_4s_14s_14_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=14,dout_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_mac_muladd_4ns_4s_14s_14_4_1.v" Line 11. Module MVAU_hls_4_mac_muladd_4ns_4s_14s_14_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_flow_control_loop_pipe_sequential_init.v" Line 11. Module MVAU_hls_4_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_regslice_both.v" Line 8. Module MVAU_hls_4_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_regslice_both.v" Line 8. Module MVAU_hls_4_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_regslice_both.v" Line 8. Module MVAU_hls_4_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_4_wstrm_0/sim/finn_design_MVAU_hls_4_wstrm_0.v" Line 55. Module finn_design_MVAU_hls_4_wstrm_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 318. Module MVAU_hls_5_imp_10D3G9Y has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_5_0/sim/finn_design_MVAU_hls_5_0.v" Line 55. Module finn_design_MVAU_hls_5_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5.v" Line 9. Module MVAU_hls_5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch.v" Line 9. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_sparsemux_65_5_4_1_1.v" Line 9. Module MVAU_hls_5_sparsemux_65_5_4_1_1(din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=4,din3_WIDTH=4,din4_WIDTH=4,din5_WIDTH=4,din6_WIDTH=4,din7_WIDTH=4,din8_WIDTH=4,din9_WIDTH=4,din10_WIDTH=4,din11_WIDTH=4,din12_WIDTH=4,din13_WIDTH=4,din14_WIDTH=4,din15_WIDTH=4,din16_WIDTH=4,din17_WIDTH=4,din18_WIDTH=4,din19_WIDTH=4,din20_WIDTH=4,din21_WIDTH=4,din22_WIDTH=4,din23_WIDTH=4,din24_WIDTH=4,din25_WIDTH=4,din26_WIDTH=4,din27_WIDTH=4,din28_WIDTH=4,din29_WIDTH=4,din30_WIDTH=4,din31_WIDTH=4,def_WIDTH=4,sel_WIDTH=5,dout_WIDTH=4,CASE0=5'b0,CASE1=5'b01,CASE2=5'b010,CASE3=5'b011,CASE4=5'b0100,CASE5=5'b0101,CASE6=5'b0110,CASE7=5'b0111,CASE8=5'b01000,CASE9=5'b01001,CASE10=5'b01010,CASE11=5'b01011,CASE12=5'b01100,CASE13=5'b01101,CASE14=5'b01110,CASE15=5'b01111,CASE16=5'b10000,CASE17=5'b10001,CASE18=5'b10010,CASE19=5'b10011,CASE20=5'b10100,CASE21=5'b10101,CASE22=5'b10110,CASE23=5'b10111,CASE24=5'b11000,CASE25=5'b11001,CASE26=5'b11010,CASE27=5'b11011,CASE28=5'b11100,CASE29=5'b11101,CASE30=5'b11110,CASE31=5'b11111) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_mac_muladd_4ns_4s_11s_11_4_1.v" Line 54. Module MVAU_hls_5_mac_muladd_4ns_4s_11s_11_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=11,dout_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_mac_muladd_4ns_4s_11s_11_4_1.v" Line 11. Module MVAU_hls_5_mac_muladd_4ns_4s_11s_11_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_flow_control_loop_pipe_sequential_init.v" Line 11. Module MVAU_hls_5_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_regslice_both.v" Line 8. Module MVAU_hls_5_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_regslice_both.v" Line 8. Module MVAU_hls_5_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_regslice_both.v" Line 8. Module MVAU_hls_5_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_5_wstrm_0/sim/finn_design_MVAU_hls_5_wstrm_0.v" Line 55. Module finn_design_MVAU_hls_5_wstrm_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 379. Module MVAU_hls_6_imp_1VUVQAE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_6_0/sim/finn_design_MVAU_hls_6_0.v" Line 55. Module finn_design_MVAU_hls_6_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6.v" Line 9. Module MVAU_hls_6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch.v" Line 9. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_sparsemux_101_6_4_1_1.v" Line 9. Module MVAU_hls_6_sparsemux_101_6_4_1_1(din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=4,din3_WIDTH=4,din4_WIDTH=4,din5_WIDTH=4,din6_WIDTH=4,din7_WIDTH=4,din8_WIDTH=4,din9_WIDTH=4,din10_WIDTH=4,din11_WIDTH=4,din12_WIDTH=4,din13_WIDTH=4,din14_WIDTH=4,din15_WIDTH=4,din16_WIDTH=4,din17_WIDTH=4,din18_WIDTH=4,din19_WIDTH=4,din20_WIDTH=4,din21_WIDTH=4,din22_WIDTH=4,din23_WIDTH=4,din24_WIDTH=4,din25_WIDTH=4,din26_WIDTH=4,din27_WIDTH=4,din28_WIDTH=4,din29_WIDTH=4,din30_WIDTH=4,din31_WIDTH=4,din32_WIDTH=4,din33_WIDTH=4,din34_WIDTH=4,din35_WIDTH=4,din36_WIDTH=4,din37_WIDTH=4,din38_WIDTH=4,din39_WIDTH=4,din40_WIDTH=4,din41_WIDTH=4,din42_WIDTH=4,din43_WIDTH=4,din44_WIDTH=4,din45_WIDTH=4,din46_WIDTH=4,din47_WIDTH=4,din48_WIDTH=4,din49_WIDTH=4,def_WIDTH=4,sel_WIDTH=6,dout_WIDTH=4,CASE0=6'b0,CASE1=6'b01,CASE2=6'b010,CASE3=6'b011,CASE4=6'b0100,CASE5=6'b0101,CASE6=6'b0110,CASE7=6'b0111,CASE8=6'b01000,CASE9=6'b01001,CASE10=6'b01010,CASE11=6'b01011,CASE12=6'b01100,CASE13=6'b01101,CASE14=6'b01110,CASE15=6'b01111,CASE16=6'b010000,CASE17=6'b010001,CASE18=6'b010010,CASE19=6'b010011,CASE20=6'b010100,CASE21=6'b010101,CASE22=6'b010110,CASE23=6'b010111,CASE24=6'b011000,CASE25=6'b011001,CASE26=6'b011010,CASE27=6'b011011,CASE28=6'b011100,CASE29=6'b011101,CASE30=6'b011110,CASE31=6'b011111,CASE32=6'b100000,CASE33=6'b100001,CASE34=6'b100010,CASE35=6'b100011,CASE36=6'b100100,CASE37=6'b100101,CASE38=6'b100110,CASE39=6'b100111,CASE40=6'b101000,CASE41=6'b101001,CASE42=6'b101010,CASE43=6'b101011,CASE44=6'b101100,CASE45=6'b101101,CASE46=6'b101110,CASE47=6'b101111,CASE48=6'b110000,CASE49=6'b110001) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_mac_muladd_4ns_4s_12s_12_4_1.v" Line 54. Module MVAU_hls_6_mac_muladd_4ns_4s_12s_12_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_mac_muladd_4ns_4s_12s_12_4_1.v" Line 11. Module MVAU_hls_6_mac_muladd_4ns_4s_12s_12_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_flow_control_loop_pipe_sequential_init.v" Line 11. Module MVAU_hls_6_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_regslice_both.v" Line 8. Module MVAU_hls_6_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_regslice_both.v" Line 8. Module MVAU_hls_6_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_regslice_both.v" Line 8. Module MVAU_hls_6_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_6_wstrm_0/sim/finn_design_MVAU_hls_6_wstrm_0.v" Line 55. Module finn_design_MVAU_hls_6_wstrm_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 440. Module MVAU_hls_7_imp_UUTMEX has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_7_0/sim/finn_design_MVAU_hls_7_0.v" Line 55. Module finn_design_MVAU_hls_7_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7.v" Line 9. Module MVAU_hls_7 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch.v" Line 9. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_sparsemux_51_5_4_1_1.v" Line 9. Module MVAU_hls_7_sparsemux_51_5_4_1_1(din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=4,din3_WIDTH=4,din4_WIDTH=4,din5_WIDTH=4,din6_WIDTH=4,din7_WIDTH=4,din8_WIDTH=4,din9_WIDTH=4,din10_WIDTH=4,din11_WIDTH=4,din12_WIDTH=4,din13_WIDTH=4,din14_WIDTH=4,din15_WIDTH=4,din16_WIDTH=4,din17_WIDTH=4,din18_WIDTH=4,din19_WIDTH=4,din20_WIDTH=4,din21_WIDTH=4,din22_WIDTH=4,din23_WIDTH=4,din24_WIDTH=4,def_WIDTH=4,sel_WIDTH=5,dout_WIDTH=4,CASE0=5'b0,CASE1=5'b01,CASE2=5'b010,CASE3=5'b011,CASE4=5'b0100,CASE5=5'b0101,CASE6=5'b0110,CASE7=5'b0111,CASE8=5'b01000,CASE9=5'b01001,CASE10=5'b01010,CASE11=5'b01011,CASE12=5'b01100,CASE13=5'b01101,CASE14=5'b01110,CASE15=5'b01111,CASE16=5'b10000,CASE17=5'b10001,CASE18=5'b10010,CASE19=5'b10011,CASE20=5'b10100,CASE21=5'b10101,CASE22=5'b10110,CASE23=5'b10111,CASE24=5'b11000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_mac_muladd_4ns_4s_11s_11_4_1.v" Line 54. Module MVAU_hls_7_mac_muladd_4ns_4s_11s_11_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=11,dout_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_mac_muladd_4ns_4s_11s_11_4_1.v" Line 11. Module MVAU_hls_7_mac_muladd_4ns_4s_11s_11_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_flow_control_loop_pipe_sequential_init.v" Line 11. Module MVAU_hls_7_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_regslice_both.v" Line 8. Module MVAU_hls_7_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_regslice_both.v" Line 8. Module MVAU_hls_7_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_regslice_both.v" Line 8. Module MVAU_hls_7_regslice_both has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_7_wstrm_0/sim/finn_design_MVAU_hls_7_wstrm_0.v" Line 55. Module finn_design_MVAU_hls_7_wstrm_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 501. Module MVAU_rtl_0_imp_1DNJB9Y has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0/sim/finn_design_MVAU_rtl_0_0.v" Line 55. Module finn_design_MVAU_rtl_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/proj/xbuilds/SWIP/2024.2_1107_2045/installs/lin64/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 28. Module DSP48E1(ACASCREG=0,ALUMODEREG=0,AREG=0,CARRYINREG=0,CARRYINSELREG=0,CREG=0,DREG=0,INMODEREG=0,MASK=48'b111111111111111111111111111111111111111111111111,USE_DPORT="TRUE") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/sim/finn_design_MVAU_rtl_0_wstrm_0.v" Line 55. Module finn_design_MVAU_rtl_0_wstrm_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/sim/finn_design_StreamingFIFO_rtl_0_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0/sim/finn_design_StreamingFIFO_rtl_10_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_10_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/sim/finn_design_StreamingFIFO_rtl_11_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_11_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0/sim/finn_design_StreamingFIFO_rtl_12_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_12_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/sim/finn_design_StreamingFIFO_rtl_13_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_13_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/sim/finn_design_StreamingFIFO_rtl_14_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_14_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 562. Module StreamingFIFO_rtl_1_0_imp_63VN1H has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/sim/finn_design_fifo_0.v" Line 55. Module finn_design_fifo_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_data_fifo_v2_0/hdl/axis_data_fifo_v2_0_vl_rfs.v" Line 53. Module axis_data_fifo_v2_0_15_top(C_FAMILY="artix7",C_FIFO_DEPTH=16384,C_SYNCHRONIZER_STAGE=3,C_USE_ADV_FEATURES=825241648) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 2373. Module xpm_fifo_axis(FIFO_DEPTH=16384,TDATA_WIDTH=8,USE_ADV_FEATURES=825241648,WR_DATA_COUNT_WIDTH=15,RD_DATA_COUNT_WIDTH=15,PROG_FULL_THRESH=11,PROG_EMPTY_THRESH=5,CDC_SYNC_STAGES=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 1059. Module xpm_cdc_sync_rst(INIT=0,INIT_SYNC_FF=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 53. Module xpm_fifo_base(FIFO_WRITE_DEPTH=16384,WRITE_DATA_WIDTH=14,WR_DATA_COUNT_WIDTH=15,PROG_FULL_THRESH=11,USE_ADV_FEATURES=32'b0110001001100000011000000110000,READ_MODE=1,FIFO_READ_LATENCY=0,READ_DATA_WIDTH=14,RD_DATA_COUNT_WIDTH=15,PROG_EMPTY_THRESH=5,CDC_DEST_SYNC_FF=3,FULL_RESET_VALUE=1,VERSION=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1639. Module xpm_fifo_rst(CDC_DEST_SYNC_FF=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 54. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=229376,USE_MEM_INIT=0,WRITE_DATA_WIDTH_A=14,READ_DATA_WIDTH_A=14,BYTE_WRITE_WIDTH_A=14,ADDR_WIDTH_A=14,WRITE_DATA_WIDTH_B=14,READ_DATA_WIDTH_B=14,BYTE_WRITE_WIDTH_B=14,ADDR_WIDTH_B=14,READ_RESET_VALUE_B="",READ_LATENCY_B=2,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 600. Module StreamingFIFO_rtl_1_1_imp_13AVZT6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_1/sim/finn_design_fifo_1.v" Line 55. Module finn_design_fifo_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_data_fifo_v2_0/hdl/axis_data_fifo_v2_0_vl_rfs.v" Line 53. Module axis_data_fifo_v2_0_15_top(C_FAMILY="artix7",C_FIFO_DEPTH=4096,C_SYNCHRONIZER_STAGE=3,C_USE_ADV_FEATURES=825241648) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 2373. Module xpm_fifo_axis(FIFO_DEPTH=4096,TDATA_WIDTH=8,USE_ADV_FEATURES=825241648,WR_DATA_COUNT_WIDTH=13,RD_DATA_COUNT_WIDTH=13,PROG_FULL_THRESH=11,PROG_EMPTY_THRESH=5,CDC_SYNC_STAGES=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 1059. Module xpm_cdc_sync_rst(INIT=0,INIT_SYNC_FF=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 53. Module xpm_fifo_base(FIFO_WRITE_DEPTH=4096,WRITE_DATA_WIDTH=14,WR_DATA_COUNT_WIDTH=13,PROG_FULL_THRESH=11,USE_ADV_FEATURES=32'b0110001001100000011000000110000,READ_MODE=1,FIFO_READ_LATENCY=0,READ_DATA_WIDTH=14,RD_DATA_COUNT_WIDTH=13,PROG_EMPTY_THRESH=5,CDC_DEST_SYNC_FF=3,FULL_RESET_VALUE=1,VERSION=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1639. Module xpm_fifo_rst(CDC_DEST_SYNC_FF=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 54. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=57344,USE_MEM_INIT=0,WRITE_DATA_WIDTH_A=14,READ_DATA_WIDTH_A=14,BYTE_WRITE_WIDTH_A=14,ADDR_WIDTH_A=12,WRITE_DATA_WIDTH_B=14,READ_DATA_WIDTH_B=14,BYTE_WRITE_WIDTH_B=14,ADDR_WIDTH_B=12,READ_RESET_VALUE_B="",READ_LATENCY_B=2,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 638. Module StreamingFIFO_rtl_1_2_imp_1XFEDQ2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_2/sim/finn_design_fifo_2.v" Line 55. Module finn_design_fifo_2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_data_fifo_v2_0/hdl/axis_data_fifo_v2_0_vl_rfs.v" Line 53. Module axis_data_fifo_v2_0_15_top(C_FAMILY="artix7",C_FIFO_DEPTH=1024,C_SYNCHRONIZER_STAGE=3,C_USE_ADV_FEATURES=825241648) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 2373. Module xpm_fifo_axis(FIFO_DEPTH=1024,TDATA_WIDTH=8,USE_ADV_FEATURES=825241648,WR_DATA_COUNT_WIDTH=11,RD_DATA_COUNT_WIDTH=11,PROG_FULL_THRESH=11,PROG_EMPTY_THRESH=5,CDC_SYNC_STAGES=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 1059. Module xpm_cdc_sync_rst(INIT=0,INIT_SYNC_FF=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 53. Module xpm_fifo_base(FIFO_WRITE_DEPTH=1024,WRITE_DATA_WIDTH=14,WR_DATA_COUNT_WIDTH=11,PROG_FULL_THRESH=11,USE_ADV_FEATURES=32'b0110001001100000011000000110000,READ_MODE=1,FIFO_READ_LATENCY=0,READ_DATA_WIDTH=14,RD_DATA_COUNT_WIDTH=11,PROG_EMPTY_THRESH=5,CDC_DEST_SYNC_FF=3,FULL_RESET_VALUE=1,VERSION=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1639. Module xpm_fifo_rst(CDC_DEST_SYNC_FF=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 54. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=14336,USE_MEM_INIT=0,WRITE_DATA_WIDTH_A=14,READ_DATA_WIDTH_A=14,BYTE_WRITE_WIDTH_A=14,ADDR_WIDTH_A=10,WRITE_DATA_WIDTH_B=14,READ_DATA_WIDTH_B=14,BYTE_WRITE_WIDTH_B=14,ADDR_WIDTH_B=10,READ_RESET_VALUE_B="",READ_LATENCY_B=2,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 676. Module StreamingFIFO_rtl_1_3_imp_R31YFP has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_3/sim/finn_design_fifo_3.v" Line 55. Module finn_design_fifo_3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_data_fifo_v2_0/hdl/axis_data_fifo_v2_0_vl_rfs.v" Line 53. Module axis_data_fifo_v2_0_15_top(C_FAMILY="artix7",C_SYNCHRONIZER_STAGE=3,C_USE_ADV_FEATURES=825241648) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 2373. Module xpm_fifo_axis(FIFO_DEPTH=512,TDATA_WIDTH=8,USE_ADV_FEATURES=825241648,WR_DATA_COUNT_WIDTH=10,RD_DATA_COUNT_WIDTH=10,PROG_FULL_THRESH=11,PROG_EMPTY_THRESH=5,CDC_SYNC_STAGES=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 1059. Module xpm_cdc_sync_rst(INIT=0,INIT_SYNC_FF=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 53. Module xpm_fifo_base(FIFO_WRITE_DEPTH=512,WRITE_DATA_WIDTH=14,WR_DATA_COUNT_WIDTH=10,PROG_FULL_THRESH=11,USE_ADV_FEATURES=32'b0110001001100000011000000110000,READ_MODE=1,FIFO_READ_LATENCY=0,READ_DATA_WIDTH=14,RD_DATA_COUNT_WIDTH=10,PROG_EMPTY_THRESH=5,CDC_DEST_SYNC_FF=3,FULL_RESET_VALUE=1,VERSION=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1639. Module xpm_fifo_rst(CDC_DEST_SYNC_FF=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 54. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=7168,USE_MEM_INIT=0,WRITE_DATA_WIDTH_A=14,READ_DATA_WIDTH_A=14,BYTE_WRITE_WIDTH_A=14,ADDR_WIDTH_A=9,WRITE_DATA_WIDTH_B=14,READ_DATA_WIDTH_B=14,BYTE_WRITE_WIDTH_B=14,ADDR_WIDTH_B=9,READ_RESET_VALUE_B="",READ_LATENCY_B=2,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_4_0/sim/finn_design_StreamingFIFO_rtl_1_4_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_1_4_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_5_0/sim/finn_design_StreamingFIFO_rtl_1_5_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_1_5_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 714. Module StreamingFIFO_rtl_2_0_imp_TIN64E has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_4/sim/finn_design_fifo_4.v" Line 55. Module finn_design_fifo_4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_data_fifo_v2_0/hdl/axis_data_fifo_v2_0_vl_rfs.v" Line 53. Module axis_data_fifo_v2_0_15_top(C_FAMILY="artix7",C_FIFO_DEPTH=4096,C_SYNCHRONIZER_STAGE=3,C_USE_ADV_FEATURES=825241648) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 2373. Module xpm_fifo_axis(FIFO_DEPTH=4096,TDATA_WIDTH=8,USE_ADV_FEATURES=825241648,WR_DATA_COUNT_WIDTH=13,RD_DATA_COUNT_WIDTH=13,PROG_FULL_THRESH=11,PROG_EMPTY_THRESH=5,CDC_SYNC_STAGES=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 1059. Module xpm_cdc_sync_rst(INIT=0,INIT_SYNC_FF=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 53. Module xpm_fifo_base(FIFO_WRITE_DEPTH=4096,WRITE_DATA_WIDTH=14,WR_DATA_COUNT_WIDTH=13,PROG_FULL_THRESH=11,USE_ADV_FEATURES=32'b0110001001100000011000000110000,READ_MODE=1,FIFO_READ_LATENCY=0,READ_DATA_WIDTH=14,RD_DATA_COUNT_WIDTH=13,PROG_EMPTY_THRESH=5,CDC_DEST_SYNC_FF=3,FULL_RESET_VALUE=1,VERSION=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1639. Module xpm_fifo_rst(CDC_DEST_SYNC_FF=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 54. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=57344,USE_MEM_INIT=0,WRITE_DATA_WIDTH_A=14,READ_DATA_WIDTH_A=14,BYTE_WRITE_WIDTH_A=14,ADDR_WIDTH_A=12,WRITE_DATA_WIDTH_B=14,READ_DATA_WIDTH_B=14,BYTE_WRITE_WIDTH_B=14,ADDR_WIDTH_B=12,READ_RESET_VALUE_B="",READ_LATENCY_B=2,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_1_0/sim/finn_design_StreamingFIFO_rtl_2_1_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_2_1_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 752. Module StreamingFIFO_rtl_3_0_imp_1WNHJUW has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_5/sim/finn_design_fifo_5.v" Line 55. Module finn_design_fifo_5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_data_fifo_v2_0/hdl/axis_data_fifo_v2_0_vl_rfs.v" Line 53. Module axis_data_fifo_v2_0_15_top(C_FAMILY="artix7",C_FIFO_DEPTH=32768,C_SYNCHRONIZER_STAGE=3,C_USE_ADV_FEATURES=825241648) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 2373. Module xpm_fifo_axis(FIFO_DEPTH=32768,TDATA_WIDTH=8,USE_ADV_FEATURES=825241648,WR_DATA_COUNT_WIDTH=16,RD_DATA_COUNT_WIDTH=16,PROG_FULL_THRESH=11,PROG_EMPTY_THRESH=5,CDC_SYNC_STAGES=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 1059. Module xpm_cdc_sync_rst(INIT=0,INIT_SYNC_FF=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 53. Module xpm_fifo_base(FIFO_WRITE_DEPTH=32768,WRITE_DATA_WIDTH=14,WR_DATA_COUNT_WIDTH=16,PROG_FULL_THRESH=11,USE_ADV_FEATURES=32'b0110001001100000011000000110000,READ_MODE=1,FIFO_READ_LATENCY=0,READ_DATA_WIDTH=14,RD_DATA_COUNT_WIDTH=16,PROG_EMPTY_THRESH=5,CDC_DEST_SYNC_FF=3,FULL_RESET_VALUE=1,VERSION=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1639. Module xpm_fifo_rst(CDC_DEST_SYNC_FF=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=16) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=16) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 54. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=458752,USE_MEM_INIT=0,WRITE_DATA_WIDTH_A=14,READ_DATA_WIDTH_A=14,BYTE_WRITE_WIDTH_A=14,ADDR_WIDTH_A=15,WRITE_DATA_WIDTH_B=14,READ_DATA_WIDTH_B=14,BYTE_WRITE_WIDTH_B=14,ADDR_WIDTH_B=15,READ_RESET_VALUE_B="",READ_LATENCY_B=2,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 790. Module StreamingFIFO_rtl_3_1_imp_U6M6QV has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_6/sim/finn_design_fifo_6.v" Line 55. Module finn_design_fifo_6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_data_fifo_v2_0/hdl/axis_data_fifo_v2_0_vl_rfs.v" Line 53. Module axis_data_fifo_v2_0_15_top(C_FAMILY="artix7",C_FIFO_DEPTH=16384,C_SYNCHRONIZER_STAGE=3,C_USE_ADV_FEATURES=825241648) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 2373. Module xpm_fifo_axis(FIFO_DEPTH=16384,TDATA_WIDTH=8,USE_ADV_FEATURES=825241648,WR_DATA_COUNT_WIDTH=15,RD_DATA_COUNT_WIDTH=15,PROG_FULL_THRESH=11,PROG_EMPTY_THRESH=5,CDC_SYNC_STAGES=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 1059. Module xpm_cdc_sync_rst(INIT=0,INIT_SYNC_FF=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 53. Module xpm_fifo_base(FIFO_WRITE_DEPTH=16384,WRITE_DATA_WIDTH=14,WR_DATA_COUNT_WIDTH=15,PROG_FULL_THRESH=11,USE_ADV_FEATURES=32'b0110001001100000011000000110000,READ_MODE=1,FIFO_READ_LATENCY=0,READ_DATA_WIDTH=14,RD_DATA_COUNT_WIDTH=15,PROG_EMPTY_THRESH=5,CDC_DEST_SYNC_FF=3,FULL_RESET_VALUE=1,VERSION=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1639. Module xpm_fifo_rst(CDC_DEST_SYNC_FF=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 54. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=229376,USE_MEM_INIT=0,WRITE_DATA_WIDTH_A=14,READ_DATA_WIDTH_A=14,BYTE_WRITE_WIDTH_A=14,ADDR_WIDTH_A=14,WRITE_DATA_WIDTH_B=14,READ_DATA_WIDTH_B=14,BYTE_WRITE_WIDTH_B=14,ADDR_WIDTH_B=14,READ_RESET_VALUE_B="",READ_LATENCY_B=2,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 828. Module StreamingFIFO_rtl_3_2_imp_7L1ZKN has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_7/sim/finn_design_fifo_7.v" Line 55. Module finn_design_fifo_7 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_data_fifo_v2_0/hdl/axis_data_fifo_v2_0_vl_rfs.v" Line 53. Module axis_data_fifo_v2_0_15_top(C_FAMILY="artix7",C_FIFO_DEPTH=1024,C_SYNCHRONIZER_STAGE=3,C_USE_ADV_FEATURES=825241648) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 2373. Module xpm_fifo_axis(FIFO_DEPTH=1024,TDATA_WIDTH=8,USE_ADV_FEATURES=825241648,WR_DATA_COUNT_WIDTH=11,RD_DATA_COUNT_WIDTH=11,PROG_FULL_THRESH=11,PROG_EMPTY_THRESH=5,CDC_SYNC_STAGES=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 1059. Module xpm_cdc_sync_rst(INIT=0,INIT_SYNC_FF=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 53. Module xpm_fifo_base(FIFO_WRITE_DEPTH=1024,WRITE_DATA_WIDTH=14,WR_DATA_COUNT_WIDTH=11,PROG_FULL_THRESH=11,USE_ADV_FEATURES=32'b0110001001100000011000000110000,READ_MODE=1,FIFO_READ_LATENCY=0,READ_DATA_WIDTH=14,RD_DATA_COUNT_WIDTH=11,PROG_EMPTY_THRESH=5,CDC_DEST_SYNC_FF=3,FULL_RESET_VALUE=1,VERSION=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1639. Module xpm_fifo_rst(CDC_DEST_SYNC_FF=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 54. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=14336,USE_MEM_INIT=0,WRITE_DATA_WIDTH_A=14,READ_DATA_WIDTH_A=14,BYTE_WRITE_WIDTH_A=14,ADDR_WIDTH_A=10,WRITE_DATA_WIDTH_B=14,READ_DATA_WIDTH_B=14,BYTE_WRITE_WIDTH_B=14,ADDR_WIDTH_B=10,READ_RESET_VALUE_B="",READ_LATENCY_B=2,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" Line 866. Module StreamingFIFO_rtl_3_3_imp_ZS1U7S has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_8/sim/finn_design_fifo_8.v" Line 55. Module finn_design_fifo_8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_data_fifo_v2_0/hdl/axis_data_fifo_v2_0_vl_rfs.v" Line 53. Module axis_data_fifo_v2_0_15_top(C_FAMILY="artix7",C_SYNCHRONIZER_STAGE=3,C_USE_ADV_FEATURES=825241648) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 2373. Module xpm_fifo_axis(FIFO_DEPTH=512,TDATA_WIDTH=8,USE_ADV_FEATURES=825241648,WR_DATA_COUNT_WIDTH=10,RD_DATA_COUNT_WIDTH=10,PROG_FULL_THRESH=11,PROG_EMPTY_THRESH=5,CDC_SYNC_STAGES=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 1059. Module xpm_cdc_sync_rst(INIT=0,INIT_SYNC_FF=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 53. Module xpm_fifo_base(FIFO_WRITE_DEPTH=512,WRITE_DATA_WIDTH=14,WR_DATA_COUNT_WIDTH=10,PROG_FULL_THRESH=11,USE_ADV_FEATURES=32'b0110001001100000011000000110000,READ_MODE=1,FIFO_READ_LATENCY=0,READ_DATA_WIDTH=14,RD_DATA_COUNT_WIDTH=10,PROG_EMPTY_THRESH=5,CDC_DEST_SYNC_FF=3,FULL_RESET_VALUE=1,VERSION=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1639. Module xpm_fifo_rst(CDC_DEST_SYNC_FF=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 54. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=7168,USE_MEM_INIT=0,WRITE_DATA_WIDTH_A=14,READ_DATA_WIDTH_A=14,BYTE_WRITE_WIDTH_A=14,ADDR_WIDTH_A=9,WRITE_DATA_WIDTH_B=14,READ_DATA_WIDTH_B=14,BYTE_WRITE_WIDTH_B=14,ADDR_WIDTH_B=9,READ_RESET_VALUE_B="",READ_LATENCY_B=2,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1927. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1879. Module xpm_counter_updn(COUNTER_WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 596. Module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper(C_TDATA_WIDTH=8,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 805. Module axis_infrastructure_v1_1_1_util_axis2vector(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 986. Module axis_infrastructure_v1_1_1_util_vector2axis(C_TDATA_WIDTH=8,C_TPAYLOAD_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_4_0/sim/finn_design_StreamingFIFO_rtl_3_4_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_3_4_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/sim/finn_design_StreamingFIFO_rtl_4_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_4_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0_0/sim/finn_design_StreamingFIFO_rtl_5_0_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_5_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_1_0/sim/finn_design_StreamingFIFO_rtl_5_1_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_5_1_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/sim/finn_design_StreamingFIFO_rtl_6_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_6_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/sim/finn_design_StreamingFIFO_rtl_7_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_7_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/sim/finn_design_StreamingFIFO_rtl_8_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_8_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/sim/finn_design_StreamingFIFO_rtl_9_0.v" Line 55. Module finn_design_StreamingFIFO_rtl_9_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/petertso/Documents/753-FPGA/finn_design/finn_design.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.swg
Compiling module xil_defaultlib.swg_cyclic_buffer_addressable(WI...
Compiling module xil_defaultlib.swg_controller(LOOP_H_ITERATIONS...
Compiling module xil_defaultlib.ConvolutionInputGenerator_rtl_0_...
Compiling module xil_defaultlib.ConvolutionInputGenerator_rtl_0(...
Compiling module xil_defaultlib.finn_design_ConvolutionInputGene...
Compiling module xil_defaultlib.swg_cyclic_buffer_addressable(WI...
Compiling module xil_defaultlib.swg_controller(LOOP_H_ITERATIONS...
Compiling module xil_defaultlib.ConvolutionInputGenerator_rtl_1_...
Compiling module xil_defaultlib.ConvolutionInputGenerator_rtl_1(...
Compiling module xil_defaultlib.finn_design_ConvolutionInputGene...
Compiling module xil_defaultlib.swg_cyclic_buffer_addressable(WI...
Compiling module xil_defaultlib.swg_controller(LOOP_H_ITERATIONS...
Compiling module xil_defaultlib.ConvolutionInputGenerator_rtl_2_...
Compiling module xil_defaultlib.ConvolutionInputGenerator_rtl_2(...
Compiling module xil_defaultlib.finn_design_ConvolutionInputGene...
Compiling module xil_defaultlib.swg_cyclic_buffer_addressable(WI...
Compiling module xil_defaultlib.swg_controller(LOOP_H_ITERATIONS...
Compiling module xil_defaultlib.ConvolutionInputGenerator_rtl_3_...
Compiling module xil_defaultlib.ConvolutionInputGenerator_rtl_3(...
Compiling module xil_defaultlib.finn_design_ConvolutionInputGene...
Compiling module xil_defaultlib.swg_cyclic_buffer_addressable(WI...
Compiling module xil_defaultlib.swg_controller(LOOP_H_ITERATIONS...
Compiling module xil_defaultlib.ConvolutionInputGenerator_rtl_4_...
Compiling module xil_defaultlib.ConvolutionInputGenerator_rtl_4(...
Compiling module xil_defaultlib.finn_design_ConvolutionInputGene...
Compiling module xil_defaultlib.MVAU_hls_0_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_0_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_0_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_0_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_0_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_0_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_0_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_0_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_0_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_0_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_0_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_0_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_0_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_0_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_0_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_0_sparsemux_51_5_8_1_1(...
Compiling module xil_defaultlib.MVAU_hls_0_mac_muladd_8ns_4s_15s...
Compiling module xil_defaultlib.MVAU_hls_0_mac_muladd_8ns_4s_15s...
Compiling module xil_defaultlib.MVAU_hls_0_flow_control_loop_pip...
Compiling module xil_defaultlib.MVAU_hls_0_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_0_regslice_both
Compiling module xil_defaultlib.MVAU_hls_0
Compiling module xil_defaultlib.finn_design_MVAU_hls_0_0
Compiling module xil_defaultlib.axi4lite_if(ADDR_WIDTH=32'b01011...
Compiling module xil_defaultlib.memstream(DEPTH=32'b0100101100,W...
Compiling module xil_defaultlib.memstream_axi(DEPTH=32'b01001011...
Compiling module xil_defaultlib.memstream_axi_wrapper(DEPTH=300,...
Compiling module xil_defaultlib.finn_design_MVAU_hls_0_wstrm_0
Compiling module xil_defaultlib.MVAU_hls_0_imp_7OH4JA
Compiling module xil_defaultlib.MVAU_hls_1_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_1_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_1_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_1_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_1_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_1_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_1_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_1_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_1_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_1_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_1_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_1_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_1_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_1_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_1_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_1_sparsemux_601_9_4_1_1...
Compiling module xil_defaultlib.MVAU_hls_1_mac_muladd_4ns_4s_14s...
Compiling module xil_defaultlib.MVAU_hls_1_mac_muladd_4ns_4s_14s...
Compiling module xil_defaultlib.MVAU_hls_1_flow_control_loop_pip...
Compiling module xil_defaultlib.MVAU_hls_1_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_1_regslice_both
Compiling module xil_defaultlib.MVAU_hls_1
Compiling module xil_defaultlib.finn_design_MVAU_hls_1_0
Compiling module xil_defaultlib.axi4lite_if(ADDR_WIDTH=32'b01111...
Compiling module xil_defaultlib.memstream(DEPTH=32'b010101000110...
Compiling module xil_defaultlib.memstream_axi(DEPTH=32'b01010100...
Compiling module xil_defaultlib.memstream_axi_wrapper(DEPTH=5400...
Compiling module xil_defaultlib.finn_design_MVAU_hls_1_wstrm_0
Compiling module xil_defaultlib.MVAU_hls_1_imp_ZIW0NT
Compiling module xil_defaultlib.MVAU_hls_2_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_2_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_2_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_2_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_2_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_2_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_2_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_2_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_2_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_2_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_2_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_2_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_2_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_2_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_2_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_2_sparsemux_901_9_4_1_1...
Compiling module xil_defaultlib.MVAU_hls_2_mac_muladd_4ns_4s_14s...
Compiling module xil_defaultlib.MVAU_hls_2_mac_muladd_4ns_4s_14s...
Compiling module xil_defaultlib.MVAU_hls_2_flow_control_loop_pip...
Compiling module xil_defaultlib.MVAU_hls_2_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_2_regslice_both
Compiling module xil_defaultlib.MVAU_hls_2
Compiling module xil_defaultlib.finn_design_MVAU_hls_2_0
Compiling module xil_defaultlib.axi4lite_if(ADDR_WIDTH=32'b01000...
Compiling module xil_defaultlib.memstream(DEPTH=32'b010101000110...
Compiling module xil_defaultlib.memstream_axi(DEPTH=32'b01010100...
Compiling module xil_defaultlib.memstream_axi_wrapper(DEPTH=1080...
Compiling module xil_defaultlib.finn_design_MVAU_hls_2_wstrm_0
Compiling module xil_defaultlib.MVAU_hls_2_imp_1WP2WTL
Compiling module xil_defaultlib.MVAU_hls_3_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_3_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_3_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_3_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_3_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_3_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_3_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_3_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_3_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_3_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_3_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_3_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_3_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_3_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_3_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_3_sparsemux_433_8_4_1_1...
Compiling module xil_defaultlib.MVAU_hls_3_mac_muladd_4ns_4s_14s...
Compiling module xil_defaultlib.MVAU_hls_3_mac_muladd_4ns_4s_14s...
Compiling module xil_defaultlib.MVAU_hls_3_flow_control_loop_pip...
Compiling module xil_defaultlib.MVAU_hls_3_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_3_regslice_both
Compiling module xil_defaultlib.MVAU_hls_3
Compiling module xil_defaultlib.finn_design_MVAU_hls_3_0
Compiling module xil_defaultlib.memstream(DEPTH=32'b011011000000...
Compiling module xil_defaultlib.memstream_axi(DEPTH=32'b01101100...
Compiling module xil_defaultlib.memstream_axi_wrapper(DEPTH=6912...
Compiling module xil_defaultlib.finn_design_MVAU_hls_3_wstrm_0
Compiling module xil_defaultlib.MVAU_hls_3_imp_U0RWZQ
Compiling module xil_defaultlib.MVAU_hls_4_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_4_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_4_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_4_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_4_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_4_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_4_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_4_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_4_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_4_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_4_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_4_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_4_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_4_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_4_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_4_sparsemux_577_9_4_1_1...
Compiling module xil_defaultlib.MVAU_hls_4_mac_muladd_4ns_4s_14s...
Compiling module xil_defaultlib.MVAU_hls_4_mac_muladd_4ns_4s_14s...
Compiling module xil_defaultlib.MVAU_hls_4_flow_control_loop_pip...
Compiling module xil_defaultlib.MVAU_hls_4_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_4_regslice_both
Compiling module xil_defaultlib.MVAU_hls_4
Compiling module xil_defaultlib.finn_design_MVAU_hls_4_0
Compiling module xil_defaultlib.memstream(DEPTH=32'b010010000000...
Compiling module xil_defaultlib.memstream_axi(DEPTH=32'b01001000...
Compiling module xil_defaultlib.memstream_axi_wrapper(DEPTH=9216...
Compiling module xil_defaultlib.finn_design_MVAU_hls_4_wstrm_0
Compiling module xil_defaultlib.MVAU_hls_4_imp_6UFUIX
Compiling module xil_defaultlib.MVAU_hls_5_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_5_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_5_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_5_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_5_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_5_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_5_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_5_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_5_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_5_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_5_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_5_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_5_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_5_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_5_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_5_sparsemux_65_5_4_1_1(...
Compiling module xil_defaultlib.MVAU_hls_5_mac_muladd_4ns_4s_11s...
Compiling module xil_defaultlib.MVAU_hls_5_mac_muladd_4ns_4s_11s...
Compiling module xil_defaultlib.MVAU_hls_5_flow_control_loop_pip...
Compiling module xil_defaultlib.MVAU_hls_5_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_5_regslice_both
Compiling module xil_defaultlib.MVAU_hls_5
Compiling module xil_defaultlib.finn_design_MVAU_hls_5_0
Compiling module xil_defaultlib.axi4lite_if(ADDR_WIDTH=32'b01101...
Compiling module xil_defaultlib.memstream(DEPTH=32'b011001000000...
Compiling module xil_defaultlib.memstream_axi(DEPTH=32'b01100100...
Compiling module xil_defaultlib.memstream_axi_wrapper(DEPTH=1600...
Compiling module xil_defaultlib.finn_design_MVAU_hls_5_wstrm_0
Compiling module xil_defaultlib.MVAU_hls_5_imp_10D3G9Y
Compiling module xil_defaultlib.MVAU_hls_6_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_6_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_6_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_6_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_6_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_6_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_6_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_6_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_6_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_6_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_6_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_6_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_6_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_6_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_6_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_6_sparsemux_101_6_4_1_1...
Compiling module xil_defaultlib.MVAU_hls_6_mac_muladd_4ns_4s_12s...
Compiling module xil_defaultlib.MVAU_hls_6_mac_muladd_4ns_4s_12s...
Compiling module xil_defaultlib.MVAU_hls_6_flow_control_loop_pip...
Compiling module xil_defaultlib.MVAU_hls_6_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_6_regslice_both
Compiling module xil_defaultlib.MVAU_hls_6
Compiling module xil_defaultlib.finn_design_MVAU_hls_6_0
Compiling module xil_defaultlib.memstream(DEPTH=32'b010011100010...
Compiling module xil_defaultlib.memstream_axi(DEPTH=32'b01001110...
Compiling module xil_defaultlib.memstream_axi_wrapper(DEPTH=1250...
Compiling module xil_defaultlib.finn_design_MVAU_hls_6_wstrm_0
Compiling module xil_defaultlib.MVAU_hls_6_imp_1VUVQAE
Compiling module xil_defaultlib.MVAU_hls_7_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_7_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_7_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_7_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_7_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_7_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_7_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_7_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_7_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_7_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_7_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_7_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_7_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_7_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_7_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_7_sparsemux_51_5_4_1_1(...
Compiling module xil_defaultlib.MVAU_hls_7_mac_muladd_4ns_4s_11s...
Compiling module xil_defaultlib.MVAU_hls_7_mac_muladd_4ns_4s_11s...
Compiling module xil_defaultlib.MVAU_hls_7_flow_control_loop_pip...
Compiling module xil_defaultlib.MVAU_hls_7_Matrix_Vector_Activat...
Compiling module xil_defaultlib.MVAU_hls_7_regslice_both
Compiling module xil_defaultlib.MVAU_hls_7
Compiling module xil_defaultlib.finn_design_MVAU_hls_7_0
Compiling module xil_defaultlib.axi4lite_if(ADDR_WIDTH=32'b01001...
Compiling module xil_defaultlib.memstream(DEPTH=32'b01111101,WID...
Compiling module xil_defaultlib.memstream_axi(DEPTH=32'b01111101...
Compiling module xil_defaultlib.memstream_axi_wrapper(DEPTH=125,...
Compiling module xil_defaultlib.finn_design_MVAU_hls_7_wstrm_0
Compiling module xil_defaultlib.MVAU_hls_7_imp_UUTMEX
Compiling module xil_defaultlib.replay_buffer(LEN=32'b0101,REP=3...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.mvu_4sx4u(PE=32'b01,SIMD=32'b01,...
Compiling module xil_defaultlib.mvu_vvu_axi(IS_MVU=1'b1,COMPUTE_...
Compiling module xil_defaultlib.MVAU_rtl_0(SEGMENTLEN=1,WEIGHT_S...
Compiling module xil_defaultlib.finn_design_MVAU_rtl_0_0
Compiling module xil_defaultlib.axi4lite_if(ADDR_WIDTH=32'b0101,...
Compiling module xil_defaultlib.memstream(DEPTH=32'b0101,WIDTH=3...
Compiling module xil_defaultlib.memstream_axi(DEPTH=32'b0101,WID...
Compiling module xil_defaultlib.memstream_axi_wrapper(DEPTH=5,WI...
Compiling module xil_defaultlib.finn_design_MVAU_rtl_0_wstrm_0
Compiling module xil_defaultlib.MVAU_rtl_0_imp_1DNJB9Y
Compiling module xil_defaultlib.Q_srl(depth=4096,width=8)
Compiling module xil_defaultlib.StreamingFIFO_rtl_0
Compiling module xil_defaultlib.finn_design_StreamingFIFO_rtl_0_...
Compiling module xil_defaultlib.Q_srl(depth=2,width=8)
Compiling module xil_defaultlib.StreamingFIFO_rtl_10
Compiling module xil_defaultlib.finn_design_StreamingFIFO_rtl_10...
Compiling module xil_defaultlib.StreamingFIFO_rtl_11
Compiling module xil_defaultlib.finn_design_StreamingFIFO_rtl_11...
Compiling module xil_defaultlib.StreamingFIFO_rtl_12
Compiling module xil_defaultlib.finn_design_StreamingFIFO_rtl_12...
Compiling module xil_defaultlib.StreamingFIFO_rtl_13
Compiling module xil_defaultlib.finn_design_StreamingFIFO_rtl_13...
Compiling module xil_defaultlib.Q_srl(depth=2)
Compiling module xil_defaultlib.StreamingFIFO_rtl_14
Compiling module xil_defaultlib.finn_design_StreamingFIFO_rtl_14...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module axis_infrastructure_v1_1_1.axis_infrastructure_v1_1_1_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=16384,T...
Compiling module axis_data_fifo_v2_0_15.axis_data_fifo_v2_0_15_top(C_FAM...
Compiling module xil_defaultlib.finn_design_fifo_0
Compiling module xil_defaultlib.StreamingFIFO_rtl_1_0_imp_63VN1H
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=4...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=4096,TD...
Compiling module axis_data_fifo_v2_0_15.axis_data_fifo_v2_0_15_top(C_FAM...
Compiling module xil_defaultlib.finn_design_fifo_1
Compiling module xil_defaultlib.StreamingFIFO_rtl_1_1_imp_13AVZT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
Compiling module axis_data_fifo_v2_0_15.axis_data_fifo_v2_0_15_top(C_FAM...
Compiling module xil_defaultlib.finn_design_fifo_2
Compiling module xil_defaultlib.StreamingFIFO_rtl_1_2_imp_1XFEDQ...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_15.axis_data_fifo_v2_0_15_top(C_FAM...
Compiling module xil_defaultlib.finn_design_fifo_3
Compiling module xil_defaultlib.StreamingFIFO_rtl_1_3_imp_R31YFP
Compiling module xil_defaultlib.Q_srl(depth=256,width=8)
Compiling module xil_defaultlib.StreamingFIFO_rtl_1_4
Compiling module xil_defaultlib.finn_design_StreamingFIFO_rtl_1_...
Compiling module xil_defaultlib.Q_srl(depth=228,width=8)
Compiling module xil_defaultlib.StreamingFIFO_rtl_1_5
Compiling module xil_defaultlib.finn_design_StreamingFIFO_rtl_1_...
Compiling module xil_defaultlib.finn_design_fifo_4
Compiling module xil_defaultlib.StreamingFIFO_rtl_2_0_imp_TIN64E
Compiling module xil_defaultlib.Q_srl(depth=29,width=8)
Compiling module xil_defaultlib.StreamingFIFO_rtl_2_1
Compiling module xil_defaultlib.finn_design_StreamingFIFO_rtl_2_...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=3...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=32768,T...
Compiling module axis_data_fifo_v2_0_15.axis_data_fifo_v2_0_15_top(C_FAM...
Compiling module xil_defaultlib.finn_design_fifo_5
Compiling module xil_defaultlib.StreamingFIFO_rtl_3_0_imp_1WNHJU...
Compiling module xil_defaultlib.finn_design_fifo_6
Compiling module xil_defaultlib.StreamingFIFO_rtl_3_1_imp_U6M6QV
Compiling module xil_defaultlib.finn_design_fifo_7
Compiling module xil_defaultlib.StreamingFIFO_rtl_3_2_imp_7L1ZKN
Compiling module xil_defaultlib.finn_design_fifo_8
Compiling module xil_defaultlib.StreamingFIFO_rtl_3_3_imp_ZS1U7S
Compiling module xil_defaultlib.Q_srl(depth=12,width=8)
Compiling module xil_defaultlib.StreamingFIFO_rtl_3_4
Compiling module xil_defaultlib.finn_design_StreamingFIFO_rtl_3_...
Compiling module xil_defaultlib.StreamingFIFO_rtl_4
Compiling module xil_defaultlib.finn_design_StreamingFIFO_rtl_4_...
Compiling module xil_defaultlib.StreamingFIFO_rtl_5_0
Compiling module xil_defaultlib.finn_design_StreamingFIFO_rtl_5_...
Compiling module xil_defaultlib.Q_srl(depth=190,width=8)
Compiling module xil_defaultlib.StreamingFIFO_rtl_5_1
Compiling module xil_defaultlib.finn_design_StreamingFIFO_rtl_5_...
Compiling module xil_defaultlib.StreamingFIFO_rtl_6
Compiling module xil_defaultlib.finn_design_StreamingFIFO_rtl_6_...
Compiling module xil_defaultlib.Q_srl(depth=204,width=8)
Compiling module xil_defaultlib.StreamingFIFO_rtl_7
Compiling module xil_defaultlib.finn_design_StreamingFIFO_rtl_7_...
Compiling module xil_defaultlib.StreamingFIFO_rtl_8
Compiling module xil_defaultlib.finn_design_StreamingFIFO_rtl_8_...
Compiling module xil_defaultlib.StreamingFIFO_rtl_9
Compiling module xil_defaultlib.finn_design_StreamingFIFO_rtl_9_...
Compiling module xil_defaultlib.finn_design
Compiling module xil_defaultlib.finn_design_wrapper
Compiling module xil_defaultlib.tb_finn
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_finn_behav
