ARM GAS  /tmp/cc143s6M.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f30x_rcu.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.rcu_periph_clock_enable,"ax",%progbits
  18              		.align	1
  19              		.global	rcu_periph_clock_enable
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	rcu_periph_clock_enable:
  25              	.LVL0:
  26              	.LFB117:
  27              		.file 1 "Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c"
   1:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
   2:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \file    gd32f30x_rcu.c
   3:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief   RCU driver
   4:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
   5:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \version 2017-02-10, V1.0.0, firmware for GD32F30x
   6:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \version 2018-10-10, V1.1.0, firmware for GD32F30x
   7:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \version 2018-12-25, V2.0.0, firmware for GD32F30x
   8:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F30x
   9:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
  10:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  11:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*
  12:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  13:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  14:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     Redistribution and use in source and binary forms, with or without modification, 
  15:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** are permitted provided that the following conditions are met:
  16:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  17:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  18:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****        list of conditions and the following disclaimer.
  19:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  20:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****        this list of conditions and the following disclaimer in the documentation 
  21:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****        and/or other materials provided with the distribution.
  22:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  23:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****        may be used to endorse or promote products derived from this software without 
  24:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****        specific prior written permission.
  25:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  26:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  27:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  28:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  29:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  30:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  31:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
ARM GAS  /tmp/cc143s6M.s 			page 2


  32:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  33:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  34:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  35:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** OF SUCH DAMAGE.
  36:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
  37:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  38:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #include "gd32f30x_rcu.h"
  39:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  40:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /* define clock source */
  41:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define SEL_IRC8M                   ((uint16_t)0U)  /* IRC8M is selected as CK_SYS */
  42:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define SEL_HXTAL                   ((uint16_t)1U)  /* HXTAL is selected as CK_SYS */
  43:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define SEL_PLL                     ((uint16_t)2U)  /* PLL is selected as CK_SYS */
  44:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  45:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /* define startup timeout count */
  46:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define OSC_STARTUP_TIMEOUT         ((uint32_t)0x000FFFFFU)
  47:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define LXTAL_STARTUP_TIMEOUT       ((uint32_t)0x03FFFFFFU)
  48:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  49:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /* ADC clock prescaler offset */
  50:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define RCU_ADC_PSC_OFFSET          ((uint32_t)14U)
  51:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  52:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /* RCU IRC8M adjust value mask and offset*/
  53:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define RCU_IRC8M_ADJUST_MASK       ((uint8_t)0x1FU)
  54:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define RCU_IRC8M_ADJUST_OFFSET     ((uint32_t)3U)
  55:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  56:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /* RCU PLL1 clock multiplication factor offset */
  57:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define RCU_CFG1_PLL1MF_OFFSET      ((uint32_t)8U)
  58:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /* RCU PREDV1 division factor offset*/
  59:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #define RCU_CFG1_PREDV1_OFFSET      ((uint32_t)4U)
  60:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  61:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  62:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
  63:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      deinitialize the RCU
  64:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
  65:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
  66:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
  67:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
  68:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_deinit(void)
  69:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
  70:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* enable IRC8M */
  71:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL |= RCU_CTL_IRC8MEN;
  72:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     rcu_osci_stab_wait(RCU_IRC8M);
  73:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  74:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset CFG0 register */
  75:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
  76:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |
  77:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0 | RCU_CFG0_PLLMF |
  78:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG0_USBDPSC | RCU_CFG0_CKOUT0SEL | RCU_CFG0_PLLMF_4 | RCU_CFG0_ADCPSC_2 | RC
  79:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
  80:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |
  81:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0_LSB | RCU_CFG0_PLLMF |
  82:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG0_USBFSPSC | RCU_CFG0_CKOUT0SEL | RCU_CFG0_ADCPSC_2 | RCU_CFG0_PLLMF_4 | R
  83:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
  84:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset CTL register */
  85:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~(RCU_CTL_HXTALEN | RCU_CTL_CKMEN | RCU_CTL_PLLEN);
  86:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
  87:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
  88:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~(RCU_CTL_PLL1EN | RCU_CTL_PLL2EN);
ARM GAS  /tmp/cc143s6M.s 			page 3


  89:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
  90:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
  91:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset INT and CFG1 register */
  92:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
  93:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_INT = 0x009f0000U;
  94:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_ADCPSC_3 | RCU_CFG1_PLLPRESEL);
  95:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
  96:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_INT = 0x00ff0000U;
  97:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_PREDV0 | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PLL2MF |
  98:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG1_PREDV0SEL | RCU_CFG1_I2S1SEL | RCU_CFG1_I2S2SEL | RCU_CFG1_ADCPSC_3 |
  99:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG1_PLLPRESEL | RCU_CFG1_PLL2MF_4);
 100:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
 101:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 102:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 103:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 104:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      enable the peripherals clock
 105:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
 106:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 107:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_GPIOx (x=A,B,C,D,E,F,G): GPIO ports clock
 108:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_AF : alternate function clock
 109:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CRC: CRC clock
 110:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DMAx (x=0,1): DMA clock
 111:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENET: ENET clock(CL series available)
 112:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENETTX: ENETTX clock(CL series available)
 113:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENETRX: ENETRX clock(CL series available)
 114:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBD: USBD clock(HD,XD series available)
 115:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBFS: USBFS clock(CL series available)
 116:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_EXMC: EXMC clock
 117:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_TIMERx (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are not available for HD
 118:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 119:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SPIx (x=0,1,2): SPI clock
 120:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USARTx (x=0,1,2): USART clock
 121:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_UARTx (x=3,4): UART clock
 122:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2Cx (x=0,1): I2C clock
 123:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CANx (x=0,1,CAN1 is only available for CL series): CAN clock
 124:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PMU: PMU clock
 125:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DAC: DAC clock
 126:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_RTC: RTC clock
 127:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ADCx (x=0,1,2,ADC2 is not available for CL series): ADC clock
 128:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SDIO: SDIO clock(not available for CL series)
 129:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CTC: CTC clock
 130:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_BKPI: BKP interface clock
 131:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 132:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 133:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 134:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_periph_clock_enable(rcu_periph_enum periph)
 135:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
  28              		.loc 1 135 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 136:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
  33              		.loc 1 136 5 view .LVU1
  34              		.loc 1 136 25 is_stmt 0 view .LVU2
  35 0000 8309     		lsrs	r3, r0, #6
  36 0002 03F18043 		add	r3, r3, #1073741824
ARM GAS  /tmp/cc143s6M.s 			page 4


  37 0006 03F50433 		add	r3, r3, #135168
  38 000a 1A68     		ldr	r2, [r3]
  39              		.loc 1 136 28 view .LVU3
  40 000c 00F01F00 		and	r0, r0, #31
  41              	.LVL1:
  42              		.loc 1 136 28 view .LVU4
  43 0010 0121     		movs	r1, #1
  44 0012 01FA00F0 		lsl	r0, r1, r0
  45              		.loc 1 136 25 view .LVU5
  46 0016 1043     		orrs	r0, r0, r2
  47 0018 1860     		str	r0, [r3]
 137:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
  48              		.loc 1 137 1 view .LVU6
  49 001a 7047     		bx	lr
  50              		.cfi_endproc
  51              	.LFE117:
  53              		.section	.text.rcu_periph_clock_disable,"ax",%progbits
  54              		.align	1
  55              		.global	rcu_periph_clock_disable
  56              		.syntax unified
  57              		.thumb
  58              		.thumb_func
  60              	rcu_periph_clock_disable:
  61              	.LVL2:
  62              	.LFB118:
 138:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 139:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 140:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable the peripherals clock
 141:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
 142:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 143:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_GPIOx (x=A,B,C,D,E,F,G): GPIO ports clock
 144:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_AF: alternate function clock
 145:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CRC: CRC clock
 146:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DMAx (x=0,1): DMA clock
 147:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENET: ENET clock(CL series available)
 148:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENETTX: ENETTX clock(CL series available)
 149:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENETRX: ENETRX clock(CL series available)
 150:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBD: USBD clock(HD,XD series available)
 151:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBFS: USBFS clock(CL series available)
 152:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_EXMC: EXMC clock
 153:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_TIMERx (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are not available for HD
 154:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 155:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SPIx (x=0,1,2): SPI clock
 156:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USARTx (x=0,1,2): USART clock
 157:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_UARTx (x=3,4): UART clock
 158:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2Cx (x=0,1): I2C clock
 159:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CANx (x=0,1,CAN1 is only available for CL series): CAN clock
 160:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PMU: PMU clock
 161:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DAC: DAC clock
 162:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_RTC: RTC clock
 163:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ADCx (x=0,1,2,ADC2 is not available for CL series): ADC clock
 164:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SDIO: SDIO clock(not available for CL series)
 165:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CTC: CTC clock
 166:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_BKPI: BKP interface clock
 167:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 168:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 169:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
ARM GAS  /tmp/cc143s6M.s 			page 5


 170:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_periph_clock_disable(rcu_periph_enum periph)
 171:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
  63              		.loc 1 171 1 is_stmt 1 view -0
  64              		.cfi_startproc
  65              		@ args = 0, pretend = 0, frame = 0
  66              		@ frame_needed = 0, uses_anonymous_args = 0
  67              		@ link register save eliminated.
 172:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
  68              		.loc 1 172 5 view .LVU8
  69              		.loc 1 172 25 is_stmt 0 view .LVU9
  70 0000 8309     		lsrs	r3, r0, #6
  71 0002 03F18043 		add	r3, r3, #1073741824
  72 0006 03F50433 		add	r3, r3, #135168
  73 000a 1A68     		ldr	r2, [r3]
  74              		.loc 1 172 29 view .LVU10
  75 000c 00F01F00 		and	r0, r0, #31
  76              	.LVL3:
  77              		.loc 1 172 29 view .LVU11
  78 0010 0121     		movs	r1, #1
  79 0012 01FA00F0 		lsl	r0, r1, r0
  80              		.loc 1 172 25 view .LVU12
  81 0016 22EA0000 		bic	r0, r2, r0
  82 001a 1860     		str	r0, [r3]
 173:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
  83              		.loc 1 173 1 view .LVU13
  84 001c 7047     		bx	lr
  85              		.cfi_endproc
  86              	.LFE118:
  88              		.section	.text.rcu_periph_clock_sleep_enable,"ax",%progbits
  89              		.align	1
  90              		.global	rcu_periph_clock_sleep_enable
  91              		.syntax unified
  92              		.thumb
  93              		.thumb_func
  95              	rcu_periph_clock_sleep_enable:
  96              	.LVL4:
  97              	.LFB119:
 174:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 175:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 176:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      enable the peripherals clock when sleep mode
 177:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 178:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 179:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 180:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SRAM_SLP: SRAM clock
 181:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 182:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 183:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 184:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_periph_clock_sleep_enable(rcu_periph_sleep_enum periph)
 185:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
  98              		.loc 1 185 1 is_stmt 1 view -0
  99              		.cfi_startproc
 100              		@ args = 0, pretend = 0, frame = 0
 101              		@ frame_needed = 0, uses_anonymous_args = 0
 102              		@ link register save eliminated.
 186:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 103              		.loc 1 186 5 view .LVU15
 104              		.loc 1 186 25 is_stmt 0 view .LVU16
ARM GAS  /tmp/cc143s6M.s 			page 6


 105 0000 8309     		lsrs	r3, r0, #6
 106 0002 03F18043 		add	r3, r3, #1073741824
 107 0006 03F50433 		add	r3, r3, #135168
 108 000a 1A68     		ldr	r2, [r3]
 109              		.loc 1 186 28 view .LVU17
 110 000c 00F01F00 		and	r0, r0, #31
 111              	.LVL5:
 112              		.loc 1 186 28 view .LVU18
 113 0010 0121     		movs	r1, #1
 114 0012 01FA00F0 		lsl	r0, r1, r0
 115              		.loc 1 186 25 view .LVU19
 116 0016 1043     		orrs	r0, r0, r2
 117 0018 1860     		str	r0, [r3]
 187:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 118              		.loc 1 187 1 view .LVU20
 119 001a 7047     		bx	lr
 120              		.cfi_endproc
 121              	.LFE119:
 123              		.section	.text.rcu_periph_clock_sleep_disable,"ax",%progbits
 124              		.align	1
 125              		.global	rcu_periph_clock_sleep_disable
 126              		.syntax unified
 127              		.thumb
 128              		.thumb_func
 130              	rcu_periph_clock_sleep_disable:
 131              	.LVL6:
 132              	.LFB120:
 188:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 189:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 190:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable the peripherals clock when sleep mode
 191:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 192:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 193:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 194:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SRAM_SLP: SRAM clock
 195:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 196:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 197:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 198:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_periph_clock_sleep_disable(rcu_periph_sleep_enum periph)
 199:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 133              		.loc 1 199 1 is_stmt 1 view -0
 134              		.cfi_startproc
 135              		@ args = 0, pretend = 0, frame = 0
 136              		@ frame_needed = 0, uses_anonymous_args = 0
 137              		@ link register save eliminated.
 200:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 138              		.loc 1 200 5 view .LVU22
 139              		.loc 1 200 25 is_stmt 0 view .LVU23
 140 0000 8309     		lsrs	r3, r0, #6
 141 0002 03F18043 		add	r3, r3, #1073741824
 142 0006 03F50433 		add	r3, r3, #135168
 143 000a 1A68     		ldr	r2, [r3]
 144              		.loc 1 200 29 view .LVU24
 145 000c 00F01F00 		and	r0, r0, #31
 146              	.LVL7:
 147              		.loc 1 200 29 view .LVU25
 148 0010 0121     		movs	r1, #1
 149 0012 01FA00F0 		lsl	r0, r1, r0
ARM GAS  /tmp/cc143s6M.s 			page 7


 150              		.loc 1 200 25 view .LVU26
 151 0016 22EA0000 		bic	r0, r2, r0
 152 001a 1860     		str	r0, [r3]
 201:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 153              		.loc 1 201 1 view .LVU27
 154 001c 7047     		bx	lr
 155              		.cfi_endproc
 156              	.LFE120:
 158              		.section	.text.rcu_periph_reset_enable,"ax",%progbits
 159              		.align	1
 160              		.global	rcu_periph_reset_enable
 161              		.syntax unified
 162              		.thumb
 163              		.thumb_func
 165              	rcu_periph_reset_enable:
 166              	.LVL8:
 167              	.LFB121:
 202:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 203:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 204:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      reset the peripherals
 205:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 206:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 207:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_GPIOxRST (x=A,B,C,D,E,F,G): reset GPIO ports
 208:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_AFRST : reset alternate function clock
 209:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENETRST: reset ENET(CL series available)
 210:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBDRST: reset USBD(HD,XD series available)
 211:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS(CL series available)
 212:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_TIMERxRST (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are not available for
 213:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 214:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SPIxRST (x=0,1,2): reset SPI
 215:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USARTxRST (x=0,1,2): reset USART
 216:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_UARTxRST (x=3,4): reset UART
 217:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2CxRST (x=0,1): reset I2C
 218:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CANxRST (x=0,1,CAN1 is only available for CL series): reset CAN
 219:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PMURST: reset PMU
 220:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DACRST: reset DAC
 221:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ADCRST (x=0,1,2,ADC2 is not available for CL series): reset ADC
 222:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CTCRST: reset CTC
 223:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_BKPIRST: reset BKPI
 224:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 225:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 226:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 227:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_periph_reset_enable(rcu_periph_reset_enum periph_reset)
 228:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 168              		.loc 1 228 1 is_stmt 1 view -0
 169              		.cfi_startproc
 170              		@ args = 0, pretend = 0, frame = 0
 171              		@ frame_needed = 0, uses_anonymous_args = 0
 172              		@ link register save eliminated.
 229:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(periph_reset) |= BIT(RCU_BIT_POS(periph_reset));
 173              		.loc 1 229 5 view .LVU29
 174              		.loc 1 229 31 is_stmt 0 view .LVU30
 175 0000 8309     		lsrs	r3, r0, #6
 176 0002 03F18043 		add	r3, r3, #1073741824
 177 0006 03F50433 		add	r3, r3, #135168
 178 000a 1A68     		ldr	r2, [r3]
 179              		.loc 1 229 34 view .LVU31
ARM GAS  /tmp/cc143s6M.s 			page 8


 180 000c 00F01F00 		and	r0, r0, #31
 181              	.LVL9:
 182              		.loc 1 229 34 view .LVU32
 183 0010 0121     		movs	r1, #1
 184 0012 01FA00F0 		lsl	r0, r1, r0
 185              		.loc 1 229 31 view .LVU33
 186 0016 1043     		orrs	r0, r0, r2
 187 0018 1860     		str	r0, [r3]
 230:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 188              		.loc 1 230 1 view .LVU34
 189 001a 7047     		bx	lr
 190              		.cfi_endproc
 191              	.LFE121:
 193              		.section	.text.rcu_periph_reset_disable,"ax",%progbits
 194              		.align	1
 195              		.global	rcu_periph_reset_disable
 196              		.syntax unified
 197              		.thumb
 198              		.thumb_func
 200              	rcu_periph_reset_disable:
 201              	.LVL10:
 202              	.LFB122:
 231:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 232:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 233:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable reset the peripheral
 234:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 235:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 236:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_GPIOxRST (x=A,B,C,D,E,F,G): reset GPIO ports
 237:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_AFRST : reset alternate function clock
 238:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ENETRST: reset ENET(CL series available)
 239:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBDRST: reset USBD(HD,XD series available)
 240:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS(CL series available)
 241:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_TIMERxRST (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are not available for
 242:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 243:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SPIxRST (x=0,1,2): reset SPI
 244:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_USARTxRST (x=0,1,2): reset USART
 245:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_UARTxRST (x=3,4): reset UART
 246:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2CxRST (x=0,1): reset I2C
 247:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CANxRST (x=0,1,CAN1 is only available for CL series): reset CAN
 248:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PMURST: reset PMU
 249:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DACRST: reset DAC
 250:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_ADCRST (x=0,1,2,ADC2 is not available for CL series): reset ADC
 251:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CTCRST: reset CTC
 252:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_BKPIRST: reset BKPI
 253:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 254:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 255:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 256:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_periph_reset_disable(rcu_periph_reset_enum periph_reset)
 257:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 203              		.loc 1 257 1 is_stmt 1 view -0
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 0
 206              		@ frame_needed = 0, uses_anonymous_args = 0
 207              		@ link register save eliminated.
 258:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(periph_reset) &= ~BIT(RCU_BIT_POS(periph_reset));
 208              		.loc 1 258 5 view .LVU36
 209              		.loc 1 258 31 is_stmt 0 view .LVU37
ARM GAS  /tmp/cc143s6M.s 			page 9


 210 0000 8309     		lsrs	r3, r0, #6
 211 0002 03F18043 		add	r3, r3, #1073741824
 212 0006 03F50433 		add	r3, r3, #135168
 213 000a 1A68     		ldr	r2, [r3]
 214              		.loc 1 258 35 view .LVU38
 215 000c 00F01F00 		and	r0, r0, #31
 216              	.LVL11:
 217              		.loc 1 258 35 view .LVU39
 218 0010 0121     		movs	r1, #1
 219 0012 01FA00F0 		lsl	r0, r1, r0
 220              		.loc 1 258 31 view .LVU40
 221 0016 22EA0000 		bic	r0, r2, r0
 222 001a 1860     		str	r0, [r3]
 259:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 223              		.loc 1 259 1 view .LVU41
 224 001c 7047     		bx	lr
 225              		.cfi_endproc
 226              	.LFE122:
 228              		.section	.text.rcu_bkp_reset_enable,"ax",%progbits
 229              		.align	1
 230              		.global	rcu_bkp_reset_enable
 231              		.syntax unified
 232              		.thumb
 233              		.thumb_func
 235              	rcu_bkp_reset_enable:
 236              	.LFB123:
 260:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 261:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 262:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      reset the BKP domain
 263:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
 264:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 265:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 266:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 267:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_bkp_reset_enable(void)
 268:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 237              		.loc 1 268 1 is_stmt 1 view -0
 238              		.cfi_startproc
 239              		@ args = 0, pretend = 0, frame = 0
 240              		@ frame_needed = 0, uses_anonymous_args = 0
 241              		@ link register save eliminated.
 269:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_BDCTL |= RCU_BDCTL_BKPRST;
 242              		.loc 1 269 5 view .LVU43
 243              		.loc 1 269 15 is_stmt 0 view .LVU44
 244 0000 024A     		ldr	r2, .L8
 245 0002 136A     		ldr	r3, [r2, #32]
 246 0004 43F48033 		orr	r3, r3, #65536
 247 0008 1362     		str	r3, [r2, #32]
 270:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 248              		.loc 1 270 1 view .LVU45
 249 000a 7047     		bx	lr
 250              	.L9:
 251              		.align	2
 252              	.L8:
 253 000c 00100240 		.word	1073876992
 254              		.cfi_endproc
 255              	.LFE123:
 257              		.section	.text.rcu_bkp_reset_disable,"ax",%progbits
ARM GAS  /tmp/cc143s6M.s 			page 10


 258              		.align	1
 259              		.global	rcu_bkp_reset_disable
 260              		.syntax unified
 261              		.thumb
 262              		.thumb_func
 264              	rcu_bkp_reset_disable:
 265              	.LFB124:
 271:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 272:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 273:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable the BKP domain reset
 274:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
 275:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 276:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 277:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 278:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_bkp_reset_disable(void)
 279:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 266              		.loc 1 279 1 is_stmt 1 view -0
 267              		.cfi_startproc
 268              		@ args = 0, pretend = 0, frame = 0
 269              		@ frame_needed = 0, uses_anonymous_args = 0
 270              		@ link register save eliminated.
 280:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_BDCTL &= ~RCU_BDCTL_BKPRST;
 271              		.loc 1 280 5 view .LVU47
 272              		.loc 1 280 15 is_stmt 0 view .LVU48
 273 0000 024A     		ldr	r2, .L11
 274 0002 136A     		ldr	r3, [r2, #32]
 275 0004 23F48033 		bic	r3, r3, #65536
 276 0008 1362     		str	r3, [r2, #32]
 281:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 277              		.loc 1 281 1 view .LVU49
 278 000a 7047     		bx	lr
 279              	.L12:
 280              		.align	2
 281              	.L11:
 282 000c 00100240 		.word	1073876992
 283              		.cfi_endproc
 284              	.LFE124:
 286              		.section	.text.rcu_system_clock_source_config,"ax",%progbits
 287              		.align	1
 288              		.global	rcu_system_clock_source_config
 289              		.syntax unified
 290              		.thumb
 291              		.thumb_func
 293              	rcu_system_clock_source_config:
 294              	.LVL12:
 295              	.LFB125:
 282:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 283:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 284:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the system clock source
 285:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  ck_sys: system clock source select
 286:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 287:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKSYSSRC_IRC8M: select CK_IRC8M as the CK_SYS source
 288:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKSYSSRC_HXTAL: select CK_HXTAL as the CK_SYS source
 289:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKSYSSRC_PLL: select CK_PLL as the CK_SYS source
 290:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 291:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 292:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
ARM GAS  /tmp/cc143s6M.s 			page 11


 293:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_system_clock_source_config(uint32_t ck_sys)
 294:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 296              		.loc 1 294 1 is_stmt 1 view -0
 297              		.cfi_startproc
 298              		@ args = 0, pretend = 0, frame = 0
 299              		@ frame_needed = 0, uses_anonymous_args = 0
 300              		@ link register save eliminated.
 295:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 301              		.loc 1 295 5 view .LVU51
 296:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 297:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 302              		.loc 1 297 5 view .LVU52
 303              		.loc 1 297 9 is_stmt 0 view .LVU53
 304 0000 034A     		ldr	r2, .L14
 305 0002 5368     		ldr	r3, [r2, #4]
 306              	.LVL13:
 298:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the SCS bits and set according to ck_sys */
 299:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_SCS;
 307              		.loc 1 299 5 is_stmt 1 view .LVU54
 308              		.loc 1 299 9 is_stmt 0 view .LVU55
 309 0004 23F00303 		bic	r3, r3, #3
 310              	.LVL14:
 300:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = (reg | ck_sys);
 311              		.loc 1 300 5 is_stmt 1 view .LVU56
 312              		.loc 1 300 21 is_stmt 0 view .LVU57
 313 0008 0343     		orrs	r3, r3, r0
 314              	.LVL15:
 315              		.loc 1 300 14 view .LVU58
 316 000a 5360     		str	r3, [r2, #4]
 301:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 317              		.loc 1 301 1 view .LVU59
 318 000c 7047     		bx	lr
 319              	.L15:
 320 000e 00BF     		.align	2
 321              	.L14:
 322 0010 00100240 		.word	1073876992
 323              		.cfi_endproc
 324              	.LFE125:
 326              		.section	.text.rcu_system_clock_source_get,"ax",%progbits
 327              		.align	1
 328              		.global	rcu_system_clock_source_get
 329              		.syntax unified
 330              		.thumb
 331              		.thumb_func
 333              	rcu_system_clock_source_get:
 334              	.LFB126:
 302:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 303:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 304:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      get the system clock source
 305:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
 306:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 307:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     which clock is selected as CK_SYS source
 308:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SCSS_IRC8M: CK_IRC8M is selected as the CK_SYS source
 309:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SCSS_HXTAL: CK_HXTAL is selected as the CK_SYS source
 310:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_SCSS_PLL: CK_PLL is selected as the CK_SYS source
 311:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 312:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** uint32_t rcu_system_clock_source_get(void)
ARM GAS  /tmp/cc143s6M.s 			page 12


 313:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 335              		.loc 1 313 1 is_stmt 1 view -0
 336              		.cfi_startproc
 337              		@ args = 0, pretend = 0, frame = 0
 338              		@ frame_needed = 0, uses_anonymous_args = 0
 339              		@ link register save eliminated.
 314:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     return (RCU_CFG0 & RCU_CFG0_SCSS);
 340              		.loc 1 314 5 view .LVU61
 341              		.loc 1 314 22 is_stmt 0 view .LVU62
 342 0000 024B     		ldr	r3, .L17
 343 0002 5868     		ldr	r0, [r3, #4]
 315:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 344              		.loc 1 315 1 view .LVU63
 345 0004 00F00C00 		and	r0, r0, #12
 346 0008 7047     		bx	lr
 347              	.L18:
 348 000a 00BF     		.align	2
 349              	.L17:
 350 000c 00100240 		.word	1073876992
 351              		.cfi_endproc
 352              	.LFE126:
 354              		.section	.text.rcu_ahb_clock_config,"ax",%progbits
 355              		.align	1
 356              		.global	rcu_ahb_clock_config
 357              		.syntax unified
 358              		.thumb
 359              		.thumb_func
 361              	rcu_ahb_clock_config:
 362              	.LVL16:
 363              	.LFB127:
 316:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 317:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 318:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the AHB clock prescaler selection
 319:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  ck_ahb: AHB clock prescaler selection
 320:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 321:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_AHB_CKSYS_DIVx, x=1, 2, 4, 8, 16, 64, 128, 256, 512
 322:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 323:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 324:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 325:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_ahb_clock_config(uint32_t ck_ahb)
 326:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 364              		.loc 1 326 1 is_stmt 1 view -0
 365              		.cfi_startproc
 366              		@ args = 0, pretend = 0, frame = 0
 367              		@ frame_needed = 0, uses_anonymous_args = 0
 368              		@ link register save eliminated.
 327:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 369              		.loc 1 327 5 view .LVU65
 328:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 329:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 370              		.loc 1 329 5 view .LVU66
 371              		.loc 1 329 9 is_stmt 0 view .LVU67
 372 0000 034A     		ldr	r2, .L20
 373 0002 5368     		ldr	r3, [r2, #4]
 374              	.LVL17:
 330:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 331:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the AHBPSC bits and set according to ck_ahb */
ARM GAS  /tmp/cc143s6M.s 			page 13


 332:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_AHBPSC;
 375              		.loc 1 332 5 is_stmt 1 view .LVU68
 376              		.loc 1 332 9 is_stmt 0 view .LVU69
 377 0004 23F0F003 		bic	r3, r3, #240
 378              	.LVL18:
 333:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = (reg | ck_ahb);
 379              		.loc 1 333 5 is_stmt 1 view .LVU70
 380              		.loc 1 333 21 is_stmt 0 view .LVU71
 381 0008 0343     		orrs	r3, r3, r0
 382              	.LVL19:
 383              		.loc 1 333 14 view .LVU72
 384 000a 5360     		str	r3, [r2, #4]
 334:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 385              		.loc 1 334 1 view .LVU73
 386 000c 7047     		bx	lr
 387              	.L21:
 388 000e 00BF     		.align	2
 389              	.L20:
 390 0010 00100240 		.word	1073876992
 391              		.cfi_endproc
 392              	.LFE127:
 394              		.section	.text.rcu_apb1_clock_config,"ax",%progbits
 395              		.align	1
 396              		.global	rcu_apb1_clock_config
 397              		.syntax unified
 398              		.thumb
 399              		.thumb_func
 401              	rcu_apb1_clock_config:
 402              	.LVL20:
 403              	.LFB128:
 335:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 336:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 337:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the APB1 clock prescaler selection
 338:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  ck_apb1: APB1 clock prescaler selection
 339:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 340:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV1: select CK_AHB as CK_APB1
 341:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV2: select CK_AHB/2 as CK_APB1
 342:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV4: select CK_AHB/4 as CK_APB1
 343:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV8: select CK_AHB/8 as CK_APB1
 344:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV16: select CK_AHB/16 as CK_APB1
 345:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 346:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 347:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 348:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_apb1_clock_config(uint32_t ck_apb1)
 349:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 404              		.loc 1 349 1 is_stmt 1 view -0
 405              		.cfi_startproc
 406              		@ args = 0, pretend = 0, frame = 0
 407              		@ frame_needed = 0, uses_anonymous_args = 0
 408              		@ link register save eliminated.
 350:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 409              		.loc 1 350 5 view .LVU75
 351:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 352:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 410              		.loc 1 352 5 view .LVU76
 411              		.loc 1 352 9 is_stmt 0 view .LVU77
 412 0000 034A     		ldr	r2, .L23
ARM GAS  /tmp/cc143s6M.s 			page 14


 413 0002 5368     		ldr	r3, [r2, #4]
 414              	.LVL21:
 353:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 354:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the APB1PSC and set according to ck_apb1 */
 355:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_APB1PSC;
 415              		.loc 1 355 5 is_stmt 1 view .LVU78
 416              		.loc 1 355 9 is_stmt 0 view .LVU79
 417 0004 23F4E063 		bic	r3, r3, #1792
 418              	.LVL22:
 356:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = (reg | ck_apb1);
 419              		.loc 1 356 5 is_stmt 1 view .LVU80
 420              		.loc 1 356 21 is_stmt 0 view .LVU81
 421 0008 0343     		orrs	r3, r3, r0
 422              	.LVL23:
 423              		.loc 1 356 14 view .LVU82
 424 000a 5360     		str	r3, [r2, #4]
 357:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 425              		.loc 1 357 1 view .LVU83
 426 000c 7047     		bx	lr
 427              	.L24:
 428 000e 00BF     		.align	2
 429              	.L23:
 430 0010 00100240 		.word	1073876992
 431              		.cfi_endproc
 432              	.LFE128:
 434              		.section	.text.rcu_apb2_clock_config,"ax",%progbits
 435              		.align	1
 436              		.global	rcu_apb2_clock_config
 437              		.syntax unified
 438              		.thumb
 439              		.thumb_func
 441              	rcu_apb2_clock_config:
 442              	.LVL24:
 443              	.LFB129:
 358:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 359:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 360:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the APB2 clock prescaler selection
 361:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  ck_apb2: APB2 clock prescaler selection
 362:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 363:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV1: select CK_AHB as CK_APB2
 364:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV2: select CK_AHB/2 as CK_APB2
 365:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV4: select CK_AHB/4 as CK_APB2
 366:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV8: select CK_AHB/8 as CK_APB2
 367:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV16: select CK_AHB/16 as CK_APB2
 368:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 369:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 370:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 371:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_apb2_clock_config(uint32_t ck_apb2)
 372:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 444              		.loc 1 372 1 is_stmt 1 view -0
 445              		.cfi_startproc
 446              		@ args = 0, pretend = 0, frame = 0
 447              		@ frame_needed = 0, uses_anonymous_args = 0
 448              		@ link register save eliminated.
 373:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 449              		.loc 1 373 5 view .LVU85
 374:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
ARM GAS  /tmp/cc143s6M.s 			page 15


 375:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 450              		.loc 1 375 5 view .LVU86
 451              		.loc 1 375 9 is_stmt 0 view .LVU87
 452 0000 034A     		ldr	r2, .L26
 453 0002 5368     		ldr	r3, [r2, #4]
 454              	.LVL25:
 376:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 377:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the APB2PSC and set according to ck_apb2 */
 378:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_APB2PSC;
 455              		.loc 1 378 5 is_stmt 1 view .LVU88
 456              		.loc 1 378 9 is_stmt 0 view .LVU89
 457 0004 23F46053 		bic	r3, r3, #14336
 458              	.LVL26:
 379:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = (reg | ck_apb2);
 459              		.loc 1 379 5 is_stmt 1 view .LVU90
 460              		.loc 1 379 21 is_stmt 0 view .LVU91
 461 0008 0343     		orrs	r3, r3, r0
 462              	.LVL27:
 463              		.loc 1 379 14 view .LVU92
 464 000a 5360     		str	r3, [r2, #4]
 380:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 465              		.loc 1 380 1 view .LVU93
 466 000c 7047     		bx	lr
 467              	.L27:
 468 000e 00BF     		.align	2
 469              	.L26:
 470 0010 00100240 		.word	1073876992
 471              		.cfi_endproc
 472              	.LFE129:
 474              		.section	.text.rcu_ckout0_config,"ax",%progbits
 475              		.align	1
 476              		.global	rcu_ckout0_config
 477              		.syntax unified
 478              		.thumb
 479              		.thumb_func
 481              	rcu_ckout0_config:
 482              	.LVL28:
 483              	.LFB130:
 381:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 382:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 383:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the CK_OUT0 clock source
 384:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  ckout0_src: CK_OUT0 clock source selection
 385:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 386:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_NONE: no clock selected
 387:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKSYS: system clock selected
 388:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_IRC8M: high speed 8M internal oscillator clock selected
 389:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_HXTAL: HXTAL selected
 390:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL_DIV2: CK_PLL/2 selected
 391:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL1: CK_PLL1 selected
 392:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL2_DIV2: CK_PLL2/2 selected
 393:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_EXT1: EXT1 selected
 394:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL2: PLL selected
 395:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 396:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 397:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 398:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_ckout0_config(uint32_t ckout0_src)
 399:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
ARM GAS  /tmp/cc143s6M.s 			page 16


 484              		.loc 1 399 1 is_stmt 1 view -0
 485              		.cfi_startproc
 486              		@ args = 0, pretend = 0, frame = 0
 487              		@ frame_needed = 0, uses_anonymous_args = 0
 488              		@ link register save eliminated.
 400:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 489              		.loc 1 400 5 view .LVU95
 401:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 402:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 490              		.loc 1 402 5 view .LVU96
 491              		.loc 1 402 9 is_stmt 0 view .LVU97
 492 0000 034A     		ldr	r2, .L29
 493 0002 5368     		ldr	r3, [r2, #4]
 494              	.LVL29:
 403:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 404:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the CKOUT0SRC, set according to ckout0_src */
 405:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_CKOUT0SEL;
 495              		.loc 1 405 5 is_stmt 1 view .LVU98
 496              		.loc 1 405 9 is_stmt 0 view .LVU99
 497 0004 23F0E063 		bic	r3, r3, #117440512
 498              	.LVL30:
 406:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = (reg | ckout0_src);
 499              		.loc 1 406 5 is_stmt 1 view .LVU100
 500              		.loc 1 406 21 is_stmt 0 view .LVU101
 501 0008 0343     		orrs	r3, r3, r0
 502              	.LVL31:
 503              		.loc 1 406 14 view .LVU102
 504 000a 5360     		str	r3, [r2, #4]
 407:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 505              		.loc 1 407 1 view .LVU103
 506 000c 7047     		bx	lr
 507              	.L30:
 508 000e 00BF     		.align	2
 509              	.L29:
 510 0010 00100240 		.word	1073876992
 511              		.cfi_endproc
 512              	.LFE130:
 514              		.section	.text.rcu_pll_config,"ax",%progbits
 515              		.align	1
 516              		.global	rcu_pll_config
 517              		.syntax unified
 518              		.thumb
 519              		.thumb_func
 521              	rcu_pll_config:
 522              	.LVL32:
 523              	.LFB131:
 408:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 409:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 410:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the main PLL clock 
 411:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  pll_src: PLL clock source selection
 412:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 413:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLLSRC_IRC8M_DIV2: IRC8M/2 clock selected as source clock of PLL
 414:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLLSRC_HXTAL_IRC48M: HXTAL or IRC48M selected as source clock of PLL
 415:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 416:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 417:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL_MULx (XD series x = 2..63, CL series x = 2..14, 16..63, 6.5)
 418:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
ARM GAS  /tmp/cc143s6M.s 			page 17


 419:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 420:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 421:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_pll_config(uint32_t pll_src, uint32_t pll_mul)
 422:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 524              		.loc 1 422 1 is_stmt 1 view -0
 525              		.cfi_startproc
 526              		@ args = 0, pretend = 0, frame = 0
 527              		@ frame_needed = 0, uses_anonymous_args = 0
 528              		@ link register save eliminated.
 423:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg = 0U;
 529              		.loc 1 423 5 view .LVU105
 424:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 425:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 530              		.loc 1 425 5 view .LVU106
 531              		.loc 1 425 9 is_stmt 0 view .LVU107
 532 0000 044A     		ldr	r2, .L32
 533 0002 5368     		ldr	r3, [r2, #4]
 534              	.LVL33:
 426:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 427:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* PLL clock source and multiplication factor configuration */
 428:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4 | RCU_CFG0_PLLMF_5);
 535              		.loc 1 428 5 is_stmt 1 view .LVU108
 536              		.loc 1 428 9 is_stmt 0 view .LVU109
 537 0004 23F09043 		bic	r3, r3, #1207959552
 538              	.LVL34:
 539              		.loc 1 428 9 view .LVU110
 540 0008 23F47413 		bic	r3, r3, #3997696
 541              	.LVL35:
 429:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg |= (pll_src | pll_mul);
 542              		.loc 1 429 5 is_stmt 1 view .LVU111
 543              		.loc 1 429 21 is_stmt 0 view .LVU112
 544 000c 0843     		orrs	r0, r0, r1
 545              	.LVL36:
 546              		.loc 1 429 9 view .LVU113
 547 000e 1843     		orrs	r0, r0, r3
 548              	.LVL37:
 430:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 431:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = reg;
 549              		.loc 1 431 5 is_stmt 1 view .LVU114
 550              		.loc 1 431 14 is_stmt 0 view .LVU115
 551 0010 5060     		str	r0, [r2, #4]
 432:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 552              		.loc 1 432 1 view .LVU116
 553 0012 7047     		bx	lr
 554              	.L33:
 555              		.align	2
 556              	.L32:
 557 0014 00100240 		.word	1073876992
 558              		.cfi_endproc
 559              	.LFE131:
 561              		.section	.text.rcu_pllpresel_config,"ax",%progbits
 562              		.align	1
 563              		.global	rcu_pllpresel_config
 564              		.syntax unified
 565              		.thumb
 566              		.thumb_func
 568              	rcu_pllpresel_config:
ARM GAS  /tmp/cc143s6M.s 			page 18


 569              	.LVL38:
 570              	.LFB132:
 433:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 434:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 435:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the PLL clock source preselection
 436:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  pll_presel: PLL clock source preselection
 437:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 438:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLLPRESRC_HXTAL: HXTAL selected as PLL source clock
 439:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLLPRESRC_IRC48M: CK_PLL selected as PREDV0 input source clock
 440:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 441:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 442:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 443:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_pllpresel_config(uint32_t pll_presel)
 444:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 571              		.loc 1 444 1 is_stmt 1 view -0
 572              		.cfi_startproc
 573              		@ args = 0, pretend = 0, frame = 0
 574              		@ frame_needed = 0, uses_anonymous_args = 0
 575              		@ link register save eliminated.
 445:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg = 0U;
 576              		.loc 1 445 5 view .LVU118
 446:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 447:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG1;
 577              		.loc 1 447 5 view .LVU119
 578              		.loc 1 447 9 is_stmt 0 view .LVU120
 579 0000 034A     		ldr	r2, .L35
 580 0002 D36A     		ldr	r3, [r2, #44]
 581              	.LVL39:
 448:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 449:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* PLL clock source preselection */
 450:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG1_PLLPRESEL;
 582              		.loc 1 450 5 is_stmt 1 view .LVU121
 583              		.loc 1 450 9 is_stmt 0 view .LVU122
 584 0004 23F08043 		bic	r3, r3, #1073741824
 585              	.LVL40:
 451:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg |= pll_presel;
 586              		.loc 1 451 5 is_stmt 1 view .LVU123
 587              		.loc 1 451 9 is_stmt 0 view .LVU124
 588 0008 0343     		orrs	r3, r3, r0
 589              	.LVL41:
 452:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 453:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 = reg;
 590              		.loc 1 453 5 is_stmt 1 view .LVU125
 591              		.loc 1 453 14 is_stmt 0 view .LVU126
 592 000a D362     		str	r3, [r2, #44]
 454:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 593              		.loc 1 454 1 view .LVU127
 594 000c 7047     		bx	lr
 595              	.L36:
 596 000e 00BF     		.align	2
 597              	.L35:
 598 0010 00100240 		.word	1073876992
 599              		.cfi_endproc
 600              	.LFE132:
 602              		.section	.text.rcu_predv0_config,"ax",%progbits
 603              		.align	1
 604              		.global	rcu_predv0_config
ARM GAS  /tmp/cc143s6M.s 			page 19


 605              		.syntax unified
 606              		.thumb
 607              		.thumb_func
 609              	rcu_predv0_config:
 610              	.LVL42:
 611              	.LFB133:
 455:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 456:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
 457:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 458:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the PREDV0 division factor
 459:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  predv0_div: PREDV0 division factor
 460:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PREDV0_DIVx, x = 1,2
 461:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 462:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 463:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 464:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_predv0_config(uint32_t predv0_div)
 465:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 612              		.loc 1 465 1 is_stmt 1 view -0
 613              		.cfi_startproc
 614              		@ args = 0, pretend = 0, frame = 0
 615              		@ frame_needed = 0, uses_anonymous_args = 0
 616              		@ link register save eliminated.
 466:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg = 0U;
 617              		.loc 1 466 5 view .LVU129
 467:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 468:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 618              		.loc 1 468 5 view .LVU130
 619              		.loc 1 468 9 is_stmt 0 view .LVU131
 620 0000 054B     		ldr	r3, .L40
 621 0002 5B68     		ldr	r3, [r3, #4]
 622              	.LVL43:
 469:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset PREDV0 bit */
 470:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_PREDV0;
 623              		.loc 1 470 5 is_stmt 1 view .LVU132
 624              		.loc 1 470 9 is_stmt 0 view .LVU133
 625 0004 23F40033 		bic	r3, r3, #131072
 626              	.LVL44:
 471:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     if(RCU_PREDV0_DIV2 == predv0_div){
 627              		.loc 1 471 5 is_stmt 1 view .LVU134
 628              		.loc 1 471 7 is_stmt 0 view .LVU135
 629 0008 0128     		cmp	r0, #1
 630 000a 02D0     		beq	.L39
 631              	.L38:
 472:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* set the PREDV0 bit */
 473:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         reg |= RCU_CFG0_PREDV0;
 474:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
 475:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 476:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = reg;
 632              		.loc 1 476 5 is_stmt 1 view .LVU136
 633              		.loc 1 476 14 is_stmt 0 view .LVU137
 634 000c 024A     		ldr	r2, .L40
 635 000e 5360     		str	r3, [r2, #4]
 477:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 636              		.loc 1 477 1 view .LVU138
 637 0010 7047     		bx	lr
 638              	.L39:
 473:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
ARM GAS  /tmp/cc143s6M.s 			page 20


 639              		.loc 1 473 9 is_stmt 1 view .LVU139
 473:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
 640              		.loc 1 473 13 is_stmt 0 view .LVU140
 641 0012 43F40033 		orr	r3, r3, #131072
 642              	.LVL45:
 473:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
 643              		.loc 1 473 13 view .LVU141
 644 0016 F9E7     		b	.L38
 645              	.L41:
 646              		.align	2
 647              	.L40:
 648 0018 00100240 		.word	1073876992
 649              		.cfi_endproc
 650              	.LFE133:
 652              		.section	.text.rcu_adc_clock_config,"ax",%progbits
 653              		.align	1
 654              		.global	rcu_adc_clock_config
 655              		.syntax unified
 656              		.thumb
 657              		.thumb_func
 659              	rcu_adc_clock_config:
 660              	.LVL46:
 661              	.LFB134:
 478:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
 479:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 480:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the PREDV0 division factor and clock source
 481:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  predv0_source: PREDV0 input clock source selection
 482:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 483:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PREDV0SRC_HXTAL_IRC48M: HXTAL or IRC48M selected as PREDV0 input source clock
 484:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PREDV0SRC_CKPLL1: CK_PLL1 selected as PREDV0 input source clock
 485:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  predv0_div: PREDV0 division factor
 486:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 487:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PREDV0_DIVx, x = 1..16
 488:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 489:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 490:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 491:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_predv0_config(uint32_t predv0_source, uint32_t predv0_div)
 492:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 493:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg = 0U;
 494:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 495:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG1;
 496:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset PREDV0SEL and PREDV0 bits */
 497:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PREDV0);
 498:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* set the PREDV0SEL and PREDV0 division factor */
 499:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg |= (predv0_source | predv0_div);
 500:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 501:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 = reg;
 502:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 503:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 504:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 505:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the PREDV1 division factor
 506:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  predv1_div: PREDV1 division factor
 507:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 508:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PREDV1_DIVx, x = 1..16
 509:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 510:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 511:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
ARM GAS  /tmp/cc143s6M.s 			page 21


 512:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_predv1_config(uint32_t predv1_div)
 513:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 514:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg = 0U;
 515:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 516:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG1;
 517:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the PREDV1 bits */
 518:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG1_PREDV1;
 519:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* set the PREDV1 division factor */
 520:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg |= predv1_div;
 521:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 522:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 = reg;
 523:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 524:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 525:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 526:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the PLL1 clock 
 527:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 528:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 529:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL1_MULx (x = 8..14,16,20)
 530:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 531:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 532:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 533:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_pll1_config(uint32_t pll_mul)
 534:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 535:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 &= ~RCU_CFG1_PLL1MF;
 536:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 |= pll_mul;
 537:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 538:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 539:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 540:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the PLL2 clock 
 541:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 542:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 543:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL2_MULx (x = 8..14,16,20,18..32,40)
 544:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 545:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 546:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 547:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_pll2_config(uint32_t pll_mul)
 548:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 549:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 &= ~RCU_CFG1_PLL2MF;
 550:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 |= pll_mul; 
 551:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 552:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
 553:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 554:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 555:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the ADC prescaler factor
 556:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  adc_psc: ADC prescaler factor
 557:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 558:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV2: ADC prescaler select CK_APB2/2
 559:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV4: ADC prescaler select CK_APB2/4
 560:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV6: ADC prescaler select CK_APB2/6
 561:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV8: ADC prescaler select CK_APB2/8
 562:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV12: ADC prescaler select CK_APB2/12
 563:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV16: ADC prescaler select CK_APB2/16
 564:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAHB_DIV5: ADC prescaler select CK_AHB/5
 565:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAHB_DIV6: ADC prescaler select CK_AHB/6
 566:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAHB_DIV10: ADC prescaler select CK_AHB/10
 567:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAHB_DIV20: ADC prescaler select CK_AHB/20
 568:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
ARM GAS  /tmp/cc143s6M.s 			page 22


 569:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 570:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 571:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_adc_clock_config(uint32_t adc_psc)
 572:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 662              		.loc 1 572 1 is_stmt 1 view -0
 663              		.cfi_startproc
 664              		@ args = 0, pretend = 0, frame = 0
 665              		@ frame_needed = 0, uses_anonymous_args = 0
 666              		@ link register save eliminated.
 573:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg0,reg1;
 667              		.loc 1 573 5 view .LVU143
 574:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 575:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the ADCPSC bits */
 576:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg0 = RCU_CFG0;
 668              		.loc 1 576 5 view .LVU144
 669              		.loc 1 576 10 is_stmt 0 view .LVU145
 670 0000 134A     		ldr	r2, .L48
 671 0002 5368     		ldr	r3, [r2, #4]
 672              	.LVL47:
 577:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg0 &= ~(RCU_CFG0_ADCPSC_2 | RCU_CFG0_ADCPSC);
 673              		.loc 1 577 5 is_stmt 1 view .LVU146
 674              		.loc 1 577 10 is_stmt 0 view .LVU147
 675 0004 23F08053 		bic	r3, r3, #268435456
 676              	.LVL48:
 677              		.loc 1 577 10 view .LVU148
 678 0008 23F44043 		bic	r3, r3, #49152
 679              	.LVL49:
 578:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg1 = RCU_CFG1;
 680              		.loc 1 578 5 is_stmt 1 view .LVU149
 681              		.loc 1 578 10 is_stmt 0 view .LVU150
 682 000c D26A     		ldr	r2, [r2, #44]
 683              	.LVL50:
 579:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg1 &= ~RCU_CFG1_ADCPSC_3;
 684              		.loc 1 579 5 is_stmt 1 view .LVU151
 685              		.loc 1 579 10 is_stmt 0 view .LVU152
 686 000e 22F00052 		bic	r2, r2, #536870912
 687              	.LVL51:
 580:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 581:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* set the ADC prescaler factor */
 582:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     switch(adc_psc){
 688              		.loc 1 582 5 is_stmt 1 view .LVU153
 689 0012 0B28     		cmp	r0, #11
 690 0014 09D8     		bhi	.L43
 691 0016 DFE800F0 		tbb	[pc, r0]
 692              	.L45:
 693 001a 06       		.byte	(.L47-.L45)/2
 694 001b 06       		.byte	(.L47-.L45)/2
 695 001c 06       		.byte	(.L47-.L45)/2
 696 001d 06       		.byte	(.L47-.L45)/2
 697 001e 08       		.byte	(.L43-.L45)/2
 698 001f 0C       		.byte	(.L46-.L45)/2
 699 0020 08       		.byte	(.L43-.L45)/2
 700 0021 0C       		.byte	(.L46-.L45)/2
 701 0022 13       		.byte	(.L44-.L45)/2
 702 0023 13       		.byte	(.L44-.L45)/2
 703 0024 13       		.byte	(.L44-.L45)/2
 704 0025 13       		.byte	(.L44-.L45)/2
ARM GAS  /tmp/cc143s6M.s 			page 23


 705              		.p2align 1
 706              	.L47:
 583:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV2:
 584:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV4:
 585:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV6:
 586:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV8:
 587:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg0 |= (adc_psc << RCU_ADC_PSC_OFFSET);
 707              		.loc 1 587 13 view .LVU154
 708              		.loc 1 587 18 is_stmt 0 view .LVU155
 709 0026 43EA8033 		orr	r3, r3, r0, lsl #14
 710              	.LVL52:
 588:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 711              		.loc 1 588 13 is_stmt 1 view .LVU156
 712              	.L43:
 589:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 590:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV12:
 591:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV16:
 592:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             adc_psc &= ~BIT(2);
 593:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg0 |= ((adc_psc << RCU_ADC_PSC_OFFSET) | RCU_CFG0_ADCPSC_2);
 594:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 595:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 596:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAHB_DIV5:
 597:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAHB_DIV6:
 598:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAHB_DIV10:
 599:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         case RCU_CKADC_CKAHB_DIV20:
 600:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             adc_psc &= ~BITS(2,3);
 601:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg0 |= (adc_psc << RCU_ADC_PSC_OFFSET);
 602:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg1 |= RCU_CFG1_ADCPSC_3;
 603:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 604:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****          
 605:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         default:
 606:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 607:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
 608:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 609:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* set the register */
 610:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = reg0;
 713              		.loc 1 610 5 view .LVU157
 714              		.loc 1 610 14 is_stmt 0 view .LVU158
 715 002a 0949     		ldr	r1, .L48
 716 002c 4B60     		str	r3, [r1, #4]
 611:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 = reg1;
 717              		.loc 1 611 5 is_stmt 1 view .LVU159
 718              		.loc 1 611 14 is_stmt 0 view .LVU160
 719 002e CA62     		str	r2, [r1, #44]
 612:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 720              		.loc 1 612 1 view .LVU161
 721 0030 7047     		bx	lr
 722              	.LVL53:
 723              	.L46:
 592:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg0 |= ((adc_psc << RCU_ADC_PSC_OFFSET) | RCU_CFG0_ADCPSC_2);
 724              		.loc 1 592 13 is_stmt 1 view .LVU162
 593:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 725              		.loc 1 593 13 view .LVU163
 593:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 726              		.loc 1 593 31 is_stmt 0 view .LVU164
 727 0032 0849     		ldr	r1, .L48+4
 728 0034 01EA8030 		and	r0, r1, r0, lsl #14
ARM GAS  /tmp/cc143s6M.s 			page 24


 729              	.LVL54:
 593:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 730              		.loc 1 593 18 view .LVU165
 731 0038 0343     		orrs	r3, r3, r0
 732              	.LVL55:
 593:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 733              		.loc 1 593 18 view .LVU166
 734 003a 43F08053 		orr	r3, r3, #268435456
 735              	.LVL56:
 594:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 736              		.loc 1 594 13 is_stmt 1 view .LVU167
 737 003e F4E7     		b	.L43
 738              	.LVL57:
 739              	.L44:
 600:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg0 |= (adc_psc << RCU_ADC_PSC_OFFSET);
 740              		.loc 1 600 13 view .LVU168
 601:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg1 |= RCU_CFG1_ADCPSC_3;
 741              		.loc 1 601 13 view .LVU169
 601:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg1 |= RCU_CFG1_ADCPSC_3;
 742              		.loc 1 601 30 is_stmt 0 view .LVU170
 743 0040 0549     		ldr	r1, .L48+8
 744 0042 01EA8030 		and	r0, r1, r0, lsl #14
 745              	.LVL58:
 601:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reg1 |= RCU_CFG1_ADCPSC_3;
 746              		.loc 1 601 18 view .LVU171
 747 0046 0343     		orrs	r3, r3, r0
 748              	.LVL59:
 602:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 749              		.loc 1 602 13 is_stmt 1 view .LVU172
 602:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             break;
 750              		.loc 1 602 18 is_stmt 0 view .LVU173
 751 0048 42F00052 		orr	r2, r2, #536870912
 752              	.LVL60:
 603:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****          
 753              		.loc 1 603 13 is_stmt 1 view .LVU174
 754 004c EDE7     		b	.L43
 755              	.L49:
 756 004e 00BF     		.align	2
 757              	.L48:
 758 0050 00100240 		.word	1073876992
 759 0054 00C0FEFF 		.word	-81920
 760 0058 00C0FCFF 		.word	-212992
 761              		.cfi_endproc
 762              	.LFE134:
 764              		.section	.text.rcu_usb_clock_config,"ax",%progbits
 765              		.align	1
 766              		.global	rcu_usb_clock_config
 767              		.syntax unified
 768              		.thumb
 769              		.thumb_func
 771              	rcu_usb_clock_config:
 772              	.LVL61:
 773              	.LFB135:
 613:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 614:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 615:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the USBD/USBFS prescaler factor
 616:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  usb_psc: USB prescaler factor
ARM GAS  /tmp/cc143s6M.s 			page 25


 617:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 618:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV1_5: USBD/USBFS prescaler select CK_PLL/1.5
 619:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV1: USBD/USBFS prescaler select CK_PLL/1
 620:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV2_5: USBD/USBFS prescaler select CK_PLL/2.5
 621:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV2: USBD/USBFS prescaler select CK_PLL/2
 622:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV3: USBD/USBFS prescaler select CK_PLL/3
 623:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV3_5: USBD/USBFS prescaler select CK_PLL/3.5
 624:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV4: USBD/USBFS prescaler select CK_PLL/4
 625:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 626:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 627:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 628:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_usb_clock_config(uint32_t usb_psc)
 629:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 774              		.loc 1 629 1 view -0
 775              		.cfi_startproc
 776              		@ args = 0, pretend = 0, frame = 0
 777              		@ frame_needed = 0, uses_anonymous_args = 0
 778              		@ link register save eliminated.
 630:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 779              		.loc 1 630 5 view .LVU176
 631:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 632:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG0;
 780              		.loc 1 632 5 view .LVU177
 781              		.loc 1 632 9 is_stmt 0 view .LVU178
 782 0000 034A     		ldr	r2, .L51
 783 0002 5368     		ldr	r3, [r2, #4]
 784              	.LVL62:
 633:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 634:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* configure the USBD/USBFS prescaler factor */
 635:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
 636:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_USBDPSC;
 785              		.loc 1 636 5 is_stmt 1 view .LVU179
 786              		.loc 1 636 9 is_stmt 0 view .LVU180
 787 0004 23F44003 		bic	r3, r3, #12582912
 788              	.LVL63:
 637:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
 638:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_USBFSPSC;
 639:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
 640:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 641:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG0 = (reg | usb_psc);
 789              		.loc 1 641 5 is_stmt 1 view .LVU181
 790              		.loc 1 641 21 is_stmt 0 view .LVU182
 791 0008 0343     		orrs	r3, r3, r0
 792              	.LVL64:
 793              		.loc 1 641 14 view .LVU183
 794 000a 5360     		str	r3, [r2, #4]
 642:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 795              		.loc 1 642 1 view .LVU184
 796 000c 7047     		bx	lr
 797              	.L52:
 798 000e 00BF     		.align	2
 799              	.L51:
 800 0010 00100240 		.word	1073876992
 801              		.cfi_endproc
 802              	.LFE135:
 804              		.section	.text.rcu_rtc_clock_config,"ax",%progbits
 805              		.align	1
ARM GAS  /tmp/cc143s6M.s 			page 26


 806              		.global	rcu_rtc_clock_config
 807              		.syntax unified
 808              		.thumb
 809              		.thumb_func
 811              	rcu_rtc_clock_config:
 812              	.LVL65:
 813              	.LFB136:
 643:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 644:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 645:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the RTC clock source selection
 646:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  rtc_clock_source: RTC clock source selection
 647:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 648:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_RTCSRC_NONE: no clock selected
 649:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_RTCSRC_LXTAL: CK_LXTAL selected as RTC source clock
 650:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_RTCSRC_IRC40K: CK_IRC40K selected as RTC source clock
 651:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_RTCSRC_HXTAL_DIV_128: CK_HXTAL/128 selected as RTC source clock
 652:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 653:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 654:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 655:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_rtc_clock_config(uint32_t rtc_clock_source)
 656:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 814              		.loc 1 656 1 is_stmt 1 view -0
 815              		.cfi_startproc
 816              		@ args = 0, pretend = 0, frame = 0
 817              		@ frame_needed = 0, uses_anonymous_args = 0
 818              		@ link register save eliminated.
 657:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 819              		.loc 1 657 5 view .LVU186
 658:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 659:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_BDCTL; 
 820              		.loc 1 659 5 view .LVU187
 821              		.loc 1 659 9 is_stmt 0 view .LVU188
 822 0000 034A     		ldr	r2, .L54
 823 0002 136A     		ldr	r3, [r2, #32]
 824              	.LVL66:
 660:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the RTCSRC bits and set according to rtc_clock_source */
 661:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_BDCTL_RTCSRC;
 825              		.loc 1 661 5 is_stmt 1 view .LVU189
 826              		.loc 1 661 9 is_stmt 0 view .LVU190
 827 0004 23F44073 		bic	r3, r3, #768
 828              	.LVL67:
 662:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_BDCTL = (reg | rtc_clock_source);
 829              		.loc 1 662 5 is_stmt 1 view .LVU191
 830              		.loc 1 662 22 is_stmt 0 view .LVU192
 831 0008 0343     		orrs	r3, r3, r0
 832              	.LVL68:
 833              		.loc 1 662 15 view .LVU193
 834 000a 1362     		str	r3, [r2, #32]
 663:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 835              		.loc 1 663 1 view .LVU194
 836 000c 7047     		bx	lr
 837              	.L55:
 838 000e 00BF     		.align	2
 839              	.L54:
 840 0010 00100240 		.word	1073876992
 841              		.cfi_endproc
 842              	.LFE136:
ARM GAS  /tmp/cc143s6M.s 			page 27


 844              		.section	.text.rcu_ck48m_clock_config,"ax",%progbits
 845              		.align	1
 846              		.global	rcu_ck48m_clock_config
 847              		.syntax unified
 848              		.thumb
 849              		.thumb_func
 851              	rcu_ck48m_clock_config:
 852              	.LVL69:
 853              	.LFB137:
 664:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 665:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
 666:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 667:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the I2S1 clock source selection
 668:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  i2s_clock_source: I2S1 clock source selection
 669:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 670:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2S1SRC_CKSYS: System clock selected as I2S1 source clock
 671:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2S1SRC_CKPLL2_MUL2: CK_PLL2x2 selected as I2S1 source clock
 672:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 673:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 674:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 675:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_i2s1_clock_config(uint32_t i2s_clock_source)
 676:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 677:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 678:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 679:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG1; 
 680:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the I2S1SEL bit and set according to i2s_clock_source */
 681:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG1_I2S1SEL;
 682:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
 683:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 684:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 685:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 686:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the I2S2 clock source selection
 687:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  i2s_clock_source: I2S2 clock source selection
 688:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 689:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2S2SRC_CKSYS: system clock selected as I2S2 source clock
 690:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_I2S2SRC_CKPLL2_MUL2: CK_PLL2x2 selected as I2S2 source clock
 691:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 692:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 693:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 694:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_i2s2_clock_config(uint32_t i2s_clock_source)
 695:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 696:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 697:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 698:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CFG1; 
 699:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the I2S2SEL bit and set according to i2s_clock_source */
 700:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CFG1_I2S2SEL;
 701:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
 702:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 703:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
 704:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 705:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 706:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the CK48M clock source selection
 707:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  ck48m_clock_source: CK48M clock source selection
 708:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 709:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CK48MSRC_CKPLL: CK_PLL selected as CK48M source clock
 710:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_CK48MSRC_IRC48M: CK_IRC48M selected as CK48M source clock
 711:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
ARM GAS  /tmp/cc143s6M.s 			page 28


 712:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 713:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 714:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_ck48m_clock_config(uint32_t ck48m_clock_source)
 715:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 854              		.loc 1 715 1 is_stmt 1 view -0
 855              		.cfi_startproc
 856              		@ args = 0, pretend = 0, frame = 0
 857              		@ frame_needed = 0, uses_anonymous_args = 0
 858              		@ link register save eliminated.
 716:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 859              		.loc 1 716 5 view .LVU196
 717:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 718:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_ADDCTL;
 860              		.loc 1 718 5 view .LVU197
 861              		.loc 1 718 9 is_stmt 0 view .LVU198
 862 0000 044A     		ldr	r2, .L57
 863 0002 D2F8C030 		ldr	r3, [r2, #192]
 864              	.LVL70:
 719:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the CK48MSEL bit and set according to ck48m_clock_source */
 720:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_ADDCTL_CK48MSEL;
 865              		.loc 1 720 5 is_stmt 1 view .LVU199
 866              		.loc 1 720 9 is_stmt 0 view .LVU200
 867 0006 23F00103 		bic	r3, r3, #1
 868              	.LVL71:
 721:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_ADDCTL = (reg | ck48m_clock_source);
 869              		.loc 1 721 5 is_stmt 1 view .LVU201
 870              		.loc 1 721 23 is_stmt 0 view .LVU202
 871 000a 0343     		orrs	r3, r3, r0
 872              	.LVL72:
 873              		.loc 1 721 16 view .LVU203
 874 000c C2F8C030 		str	r3, [r2, #192]
 722:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 875              		.loc 1 722 1 view .LVU204
 876 0010 7047     		bx	lr
 877              	.L58:
 878 0012 00BF     		.align	2
 879              	.L57:
 880 0014 00100240 		.word	1073876992
 881              		.cfi_endproc
 882              	.LFE137:
 884              		.section	.text.rcu_flag_get,"ax",%progbits
 885              		.align	1
 886              		.global	rcu_flag_get
 887              		.syntax unified
 888              		.thumb
 889              		.thumb_func
 891              	rcu_flag_get:
 892              	.LVL73:
 893              	.LFB138:
 723:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 724:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 725:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      get the clock stabilization and periphral reset flags
 726:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  flag: the clock stabilization and periphral reset flags, refer to rcu_flag_enum
 727:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 728:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_IRC8MSTB: IRC8M stabilization flag
 729:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_HXTALSTB: HXTAL stabilization flag
 730:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_PLLSTB: PLL stabilization flag
ARM GAS  /tmp/cc143s6M.s 			page 29


 731:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_PLL1STB: PLL1 stabilization flag(CL series only)
 732:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_PLL2STB: PLL2 stabilization flag(CL series only)
 733:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_LXTALSTB: LXTAL stabilization flag
 734:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_IRC40KSTB: IRC40K stabilization flag
 735:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_IRC48MSTB: IRC48M stabilization flag
 736:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_EPRST: external PIN reset flag
 737:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_PORRST: power reset flag
 738:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_SWRST: software reset flag
 739:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_FWDGTRST: free watchdog timer reset flag
 740:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_WWDGTRST: window watchdog timer reset flag
 741:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_FLAG_LPRST: low-power reset flag
 742:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 743:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 744:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 745:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** FlagStatus rcu_flag_get(rcu_flag_enum flag)
 746:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 894              		.loc 1 746 1 is_stmt 1 view -0
 895              		.cfi_startproc
 896              		@ args = 0, pretend = 0, frame = 0
 897              		@ frame_needed = 0, uses_anonymous_args = 0
 898              		@ link register save eliminated.
 747:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* get the rcu flag */
 748:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     if(RESET != (RCU_REG_VAL(flag) & BIT(RCU_BIT_POS(flag)))){
 899              		.loc 1 748 5 view .LVU206
 900              		.loc 1 748 18 is_stmt 0 view .LVU207
 901 0000 8309     		lsrs	r3, r0, #6
 902 0002 03F18043 		add	r3, r3, #1073741824
 903 0006 03F50433 		add	r3, r3, #135168
 904 000a 1B68     		ldr	r3, [r3]
 905              		.loc 1 748 38 view .LVU208
 906 000c 00F01F00 		and	r0, r0, #31
 907              	.LVL74:
 908              		.loc 1 748 14 view .LVU209
 909 0010 23FA00F0 		lsr	r0, r3, r0
 910              		.loc 1 748 7 view .LVU210
 911 0014 10F0010F 		tst	r0, #1
 912 0018 01D0     		beq	.L61
 749:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         return SET;
 913              		.loc 1 749 16 view .LVU211
 914 001a 0120     		movs	r0, #1
 915 001c 7047     		bx	lr
 916              	.L61:
 750:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }else{
 751:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         return RESET;
 917              		.loc 1 751 16 view .LVU212
 918 001e 0020     		movs	r0, #0
 752:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
 753:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 919              		.loc 1 753 1 view .LVU213
 920 0020 7047     		bx	lr
 921              		.cfi_endproc
 922              	.LFE138:
 924              		.section	.text.rcu_all_reset_flag_clear,"ax",%progbits
 925              		.align	1
 926              		.global	rcu_all_reset_flag_clear
 927              		.syntax unified
 928              		.thumb
ARM GAS  /tmp/cc143s6M.s 			page 30


 929              		.thumb_func
 931              	rcu_all_reset_flag_clear:
 932              	.LFB139:
 754:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 755:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 756:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      clear all the reset flag
 757:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
 758:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 759:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 760:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 761:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_all_reset_flag_clear(void)
 762:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 933              		.loc 1 762 1 is_stmt 1 view -0
 934              		.cfi_startproc
 935              		@ args = 0, pretend = 0, frame = 0
 936              		@ frame_needed = 0, uses_anonymous_args = 0
 937              		@ link register save eliminated.
 763:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_RSTSCK |= RCU_RSTSCK_RSTFC;
 938              		.loc 1 763 5 view .LVU215
 939              		.loc 1 763 16 is_stmt 0 view .LVU216
 940 0000 024A     		ldr	r2, .L63
 941 0002 536A     		ldr	r3, [r2, #36]
 942 0004 43F08073 		orr	r3, r3, #16777216
 943 0008 5362     		str	r3, [r2, #36]
 764:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 944              		.loc 1 764 1 view .LVU217
 945 000a 7047     		bx	lr
 946              	.L64:
 947              		.align	2
 948              	.L63:
 949 000c 00100240 		.word	1073876992
 950              		.cfi_endproc
 951              	.LFE139:
 953              		.section	.text.rcu_interrupt_flag_get,"ax",%progbits
 954              		.align	1
 955              		.global	rcu_interrupt_flag_get
 956              		.syntax unified
 957              		.thumb
 958              		.thumb_func
 960              	rcu_interrupt_flag_get:
 961              	.LVL75:
 962              	.LFB140:
 765:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 766:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 767:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      get the clock stabilization interrupt and ckm flags
 768:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  int_flag: interrupt and ckm flags, refer to rcu_int_flag_enum
 769:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 770:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC40KSTB: IRC40K stabilization interrupt flag
 771:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB: LXTAL stabilization interrupt flag
 772:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC8MSTB: IRC8M stabilization interrupt flag
 773:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB: HXTAL stabilization interrupt flag
 774:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB: PLL stabilization interrupt flag
 775:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLL1STB: PLL1 stabilization interrupt flag(CL series only)
 776:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLL2STB: PLL2 stabilization interrupt flag(CL series only)
 777:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_CKM: HXTAL clock stuck interrupt flag
 778:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC48MSTB: IRC48M stabilization interrupt flag
 779:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
ARM GAS  /tmp/cc143s6M.s 			page 31


 780:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     FlagStatus: SET or RESET
 781:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 782:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** FlagStatus rcu_interrupt_flag_get(rcu_int_flag_enum int_flag)
 783:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 963              		.loc 1 783 1 is_stmt 1 view -0
 964              		.cfi_startproc
 965              		@ args = 0, pretend = 0, frame = 0
 966              		@ frame_needed = 0, uses_anonymous_args = 0
 967              		@ link register save eliminated.
 784:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* get the rcu interrupt flag */
 785:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     if(RESET != (RCU_REG_VAL(int_flag) & BIT(RCU_BIT_POS(int_flag)))){
 968              		.loc 1 785 5 view .LVU219
 969              		.loc 1 785 18 is_stmt 0 view .LVU220
 970 0000 8309     		lsrs	r3, r0, #6
 971 0002 03F18043 		add	r3, r3, #1073741824
 972 0006 03F50433 		add	r3, r3, #135168
 973 000a 1B68     		ldr	r3, [r3]
 974              		.loc 1 785 42 view .LVU221
 975 000c 00F01F00 		and	r0, r0, #31
 976              	.LVL76:
 977              		.loc 1 785 14 view .LVU222
 978 0010 23FA00F0 		lsr	r0, r3, r0
 979              		.loc 1 785 7 view .LVU223
 980 0014 10F0010F 		tst	r0, #1
 981 0018 01D0     		beq	.L67
 786:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         return SET;
 982              		.loc 1 786 16 view .LVU224
 983 001a 0120     		movs	r0, #1
 984 001c 7047     		bx	lr
 985              	.L67:
 787:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }else{
 788:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         return RESET;
 986              		.loc 1 788 16 view .LVU225
 987 001e 0020     		movs	r0, #0
 789:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
 790:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 988              		.loc 1 790 1 view .LVU226
 989 0020 7047     		bx	lr
 990              		.cfi_endproc
 991              	.LFE140:
 993              		.section	.text.rcu_interrupt_flag_clear,"ax",%progbits
 994              		.align	1
 995              		.global	rcu_interrupt_flag_clear
 996              		.syntax unified
 997              		.thumb
 998              		.thumb_func
 1000              	rcu_interrupt_flag_clear:
 1001              	.LVL77:
 1002              	.LFB141:
 791:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 792:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 793:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      clear the interrupt flags
 794:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  int_flag: clock stabilization and stuck interrupt flags clear, refer to rcu_int_fla
 795:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 796:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC40KSTB_CLR: IRC40K stabilization interrupt flag clear
 797:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB_CLR: LXTAL stabilization interrupt flag clear
 798:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC8MSTB_CLR: IRC8M stabilization interrupt flag clear
ARM GAS  /tmp/cc143s6M.s 			page 32


 799:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB_CLR: HXTAL stabilization interrupt flag clear
 800:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB_CLR: PLL stabilization interrupt flag clear
 801:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLL1STB_CLR: PLL1 stabilization interrupt flag clear(CL series only)
 802:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLL2STB_CLR: PLL2 stabilization interrupt flag clear(CL series only)
 803:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_CKM_CLR: clock stuck interrupt flag clear
 804:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC48MSTB_CLR: IRC48M stabilization interrupt flag clear
 805:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 806:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 807:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 808:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_interrupt_flag_clear(rcu_int_flag_clear_enum int_flag)
 809:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1003              		.loc 1 809 1 is_stmt 1 view -0
 1004              		.cfi_startproc
 1005              		@ args = 0, pretend = 0, frame = 0
 1006              		@ frame_needed = 0, uses_anonymous_args = 0
 1007              		@ link register save eliminated.
 810:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(int_flag) |= BIT(RCU_BIT_POS(int_flag));
 1008              		.loc 1 810 5 view .LVU228
 1009              		.loc 1 810 27 is_stmt 0 view .LVU229
 1010 0000 8309     		lsrs	r3, r0, #6
 1011 0002 03F18043 		add	r3, r3, #1073741824
 1012 0006 03F50433 		add	r3, r3, #135168
 1013 000a 1A68     		ldr	r2, [r3]
 1014              		.loc 1 810 30 view .LVU230
 1015 000c 00F01F00 		and	r0, r0, #31
 1016              	.LVL78:
 1017              		.loc 1 810 30 view .LVU231
 1018 0010 0121     		movs	r1, #1
 1019 0012 01FA00F0 		lsl	r0, r1, r0
 1020              		.loc 1 810 27 view .LVU232
 1021 0016 1043     		orrs	r0, r0, r2
 1022 0018 1860     		str	r0, [r3]
 811:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1023              		.loc 1 811 1 view .LVU233
 1024 001a 7047     		bx	lr
 1025              		.cfi_endproc
 1026              	.LFE141:
 1028              		.section	.text.rcu_interrupt_enable,"ax",%progbits
 1029              		.align	1
 1030              		.global	rcu_interrupt_enable
 1031              		.syntax unified
 1032              		.thumb
 1033              		.thumb_func
 1035              	rcu_interrupt_enable:
 1036              	.LVL79:
 1037              	.LFB142:
 812:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 813:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 814:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      enable the stabilization interrupt
 815:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  interrupt clock stabilization interrupt, refer to rcu_int_enum
 816:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 817:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_IRC40KSTB: IRC40K stabilization interrupt enable
 818:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt enable
 819:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_IRC8MSTB: IRC8M stabilization interrupt enable
 820:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt enable
 821:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt enable
 822:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_PLL1STB: PLL1 stabilization interrupt enable(CL series only)
ARM GAS  /tmp/cc143s6M.s 			page 33


 823:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_PLL2STB: PLL2 stabilization interrupt enable(CL series only)
 824:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_IRC48MSTB: IRC48M stabilization interrupt enable
 825:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 826:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 827:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 828:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_interrupt_enable(rcu_int_enum interrupt)
 829:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1038              		.loc 1 829 1 is_stmt 1 view -0
 1039              		.cfi_startproc
 1040              		@ args = 0, pretend = 0, frame = 0
 1041              		@ frame_needed = 0, uses_anonymous_args = 0
 1042              		@ link register save eliminated.
 830:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(interrupt) |= BIT(RCU_BIT_POS(interrupt));
 1043              		.loc 1 830 5 view .LVU235
 1044              		.loc 1 830 28 is_stmt 0 view .LVU236
 1045 0000 8309     		lsrs	r3, r0, #6
 1046 0002 03F18043 		add	r3, r3, #1073741824
 1047 0006 03F50433 		add	r3, r3, #135168
 1048 000a 1A68     		ldr	r2, [r3]
 1049              		.loc 1 830 31 view .LVU237
 1050 000c 00F01F00 		and	r0, r0, #31
 1051              	.LVL80:
 1052              		.loc 1 830 31 view .LVU238
 1053 0010 0121     		movs	r1, #1
 1054 0012 01FA00F0 		lsl	r0, r1, r0
 1055              		.loc 1 830 28 view .LVU239
 1056 0016 1043     		orrs	r0, r0, r2
 1057 0018 1860     		str	r0, [r3]
 831:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1058              		.loc 1 831 1 view .LVU240
 1059 001a 7047     		bx	lr
 1060              		.cfi_endproc
 1061              	.LFE142:
 1063              		.section	.text.rcu_interrupt_disable,"ax",%progbits
 1064              		.align	1
 1065              		.global	rcu_interrupt_disable
 1066              		.syntax unified
 1067              		.thumb
 1068              		.thumb_func
 1070              	rcu_interrupt_disable:
 1071              	.LVL81:
 1072              	.LFB143:
 832:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 833:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 834:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable the stabilization interrupt
 835:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  interrupt clock stabilization interrupt, refer to rcu_int_enum
 836:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 837:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_IRC40KSTB: IRC40K stabilization interrupt enable
 838:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt enable
 839:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_IRC8MSTB: IRC8M stabilization interrupt enable
 840:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt enable
 841:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt enable
 842:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_PLL1STB: PLL1 stabilization interrupt enable(CL series only)
 843:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_PLL2STB: PLL2 stabilization interrupt enable(CL series only)
 844:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_INT_IRC48MSTB: IRC48M stabilization interrupt enable
 845:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 846:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
ARM GAS  /tmp/cc143s6M.s 			page 34


 847:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 848:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_interrupt_disable(rcu_int_enum interrupt)
 849:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1073              		.loc 1 849 1 is_stmt 1 view -0
 1074              		.cfi_startproc
 1075              		@ args = 0, pretend = 0, frame = 0
 1076              		@ frame_needed = 0, uses_anonymous_args = 0
 1077              		@ link register save eliminated.
 850:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(interrupt) &= ~BIT(RCU_BIT_POS(interrupt));
 1078              		.loc 1 850 5 view .LVU242
 1079              		.loc 1 850 28 is_stmt 0 view .LVU243
 1080 0000 8309     		lsrs	r3, r0, #6
 1081 0002 03F18043 		add	r3, r3, #1073741824
 1082 0006 03F50433 		add	r3, r3, #135168
 1083 000a 1A68     		ldr	r2, [r3]
 1084              		.loc 1 850 32 view .LVU244
 1085 000c 00F01F00 		and	r0, r0, #31
 1086              	.LVL82:
 1087              		.loc 1 850 32 view .LVU245
 1088 0010 0121     		movs	r1, #1
 1089 0012 01FA00F0 		lsl	r0, r1, r0
 1090              		.loc 1 850 28 view .LVU246
 1091 0016 22EA0000 		bic	r0, r2, r0
 1092 001a 1860     		str	r0, [r3]
 851:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1093              		.loc 1 851 1 view .LVU247
 1094 001c 7047     		bx	lr
 1095              		.cfi_endproc
 1096              	.LFE143:
 1098              		.section	.text.rcu_lxtal_drive_capability_config,"ax",%progbits
 1099              		.align	1
 1100              		.global	rcu_lxtal_drive_capability_config
 1101              		.syntax unified
 1102              		.thumb
 1103              		.thumb_func
 1105              	rcu_lxtal_drive_capability_config:
 1106              	.LVL83:
 1107              	.LFB144:
 852:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 853:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 854:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      configure the LXTAL drive capability
 855:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  lxtal_dricap: drive capability of LXTAL
 856:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 857:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL_LOWDRI: lower driving capability
 858:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL_MED_LOWDRI: medium low driving capability
 859:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL_MED_HIGHDRI: medium high driving capability
 860:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL_HIGHDRI: higher driving capability
 861:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 862:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
 863:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
 864:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_lxtal_drive_capability_config(uint32_t lxtal_dricap)
 865:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1108              		.loc 1 865 1 is_stmt 1 view -0
 1109              		.cfi_startproc
 1110              		@ args = 0, pretend = 0, frame = 0
 1111              		@ frame_needed = 0, uses_anonymous_args = 0
 1112              		@ link register save eliminated.
ARM GAS  /tmp/cc143s6M.s 			page 35


 866:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 1113              		.loc 1 866 5 view .LVU249
 867:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 868:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_BDCTL;
 1114              		.loc 1 868 5 view .LVU250
 1115              		.loc 1 868 9 is_stmt 0 view .LVU251
 1116 0000 034A     		ldr	r2, .L72
 1117 0002 136A     		ldr	r3, [r2, #32]
 1118              	.LVL84:
 869:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 870:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the LXTALDRI bits and set according to lxtal_dricap */
 871:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_BDCTL_LXTALDRI;
 1119              		.loc 1 871 5 is_stmt 1 view .LVU252
 1120              		.loc 1 871 9 is_stmt 0 view .LVU253
 1121 0004 23F01803 		bic	r3, r3, #24
 1122              	.LVL85:
 872:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_BDCTL = (reg | lxtal_dricap);
 1123              		.loc 1 872 5 is_stmt 1 view .LVU254
 1124              		.loc 1 872 22 is_stmt 0 view .LVU255
 1125 0008 0343     		orrs	r3, r3, r0
 1126              	.LVL86:
 1127              		.loc 1 872 15 view .LVU256
 1128 000a 1362     		str	r3, [r2, #32]
 873:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1129              		.loc 1 873 1 view .LVU257
 1130 000c 7047     		bx	lr
 1131              	.L73:
 1132 000e 00BF     		.align	2
 1133              	.L72:
 1134 0010 00100240 		.word	1073876992
 1135              		.cfi_endproc
 1136              	.LFE144:
 1138              		.section	.text.rcu_osci_stab_wait,"ax",%progbits
 1139              		.align	1
 1140              		.global	rcu_osci_stab_wait
 1141              		.syntax unified
 1142              		.thumb
 1143              		.thumb_func
 1145              	rcu_osci_stab_wait:
 1146              	.LVL87:
 1147              	.LFB145:
 874:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 875:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
 876:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      wait for oscillator stabilization flags is SET or oscillator startup is timeout
 877:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 878:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 879:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 880:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 881:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
 882:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC48M: internal 48M RC oscillators(IRC48M)
 883:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
 884:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
 885:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1(CL series only)
 886:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2(CL series only)
 887:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
 888:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 889:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
ARM GAS  /tmp/cc143s6M.s 			page 36


 890:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** ErrStatus rcu_osci_stab_wait(rcu_osci_type_enum osci)
 891:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1148              		.loc 1 891 1 is_stmt 1 view -0
 1149              		.cfi_startproc
 1150              		@ args = 0, pretend = 0, frame = 0
 1151              		@ frame_needed = 0, uses_anonymous_args = 0
 1152              		.loc 1 891 1 is_stmt 0 view .LVU259
 1153 0000 10B5     		push	{r4, lr}
 1154              	.LCFI0:
 1155              		.cfi_def_cfa_offset 8
 1156              		.cfi_offset 4, -8
 1157              		.cfi_offset 14, -4
 892:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t stb_cnt = 0U;
 1158              		.loc 1 892 5 is_stmt 1 view .LVU260
 1159              	.LVL88:
 893:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     ErrStatus reval = ERROR;
 1160              		.loc 1 893 5 view .LVU261
 894:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     FlagStatus osci_stat = RESET;
 1161              		.loc 1 894 5 view .LVU262
 895:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
 896:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     switch(osci){
 1162              		.loc 1 896 5 view .LVU263
 1163 0002 B0F5006F 		cmp	r0, #2048
 1164 0006 3ED0     		beq	.L95
 1165 0008 0CD8     		bhi	.L76
 1166 000a 1028     		cmp	r0, #16
 1167 000c 26D0     		beq	.L96
 1168 000e 1828     		cmp	r0, #24
 1169 0010 02D1     		bne	.L108
 1170 0012 0020     		movs	r0, #0
 1171              	.LVL89:
 1172              		.loc 1 896 5 is_stmt 0 view .LVU264
 1173 0014 0446     		mov	r4, r0
 1174 0016 71E0     		b	.L78
 1175              	.LVL90:
 1176              	.L108:
 1177              		.loc 1 896 5 view .LVU265
 1178 0018 10B9     		cbnz	r0, .L109
 1179 001a 0020     		movs	r0, #0
 1180              	.LVL91:
 1181              		.loc 1 896 5 view .LVU266
 1182 001c 0446     		mov	r4, r0
 1183 001e 39E0     		b	.L79
 1184              	.LVL92:
 1185              	.L109:
 1186              		.loc 1 896 5 view .LVU267
 1187 0020 0020     		movs	r0, #0
 1188              	.LVL93:
 1189              	.L80:
 897:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 898:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_HXTAL:
 899:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (HXTAL_STARTUP_TIMEOUT != stb_cnt)){
 900:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 901:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 902:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 903:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 904:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
ARM GAS  /tmp/cc143s6M.s 			page 37


 905:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_HXTALSTB)){
 906:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 907:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 908:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 909:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 910:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait LXTAL stable */
 911:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_LXTAL:
 912:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (LXTAL_STARTUP_TIMEOUT != stb_cnt)){
 913:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 914:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 915:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 916:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 917:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 918:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_LXTALSTB)){
 919:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 920:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 921:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 922:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 923:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait IRC8M stable */
 924:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC8M:
 925:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (IRC8M_STARTUP_TIMEOUT != stb_cnt)){
 926:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 927:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 928:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 929:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 930:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 931:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC8MSTB)){
 932:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 933:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 934:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 935:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 936:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait IRC48M stable */
 937:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC48M:
 938:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 939:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 940:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 941:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 942:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 943:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 944:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if (RESET != rcu_flag_get(RCU_FLAG_IRC48MSTB)){
 945:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 946:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 947:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 948:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 949:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait IRC40K stable */
 950:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC40K:
 951:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 952:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 953:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 954:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 955:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 956:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 957:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC40KSTB)){
 958:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 959:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 960:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 961:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
ARM GAS  /tmp/cc143s6M.s 			page 38


 962:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait PLL stable */
 963:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL_CK:
 964:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 965:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 966:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 967:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 968:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 969:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 970:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLLSTB)){
 971:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 972:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 973:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 974:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 975:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
 976:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait PLL1 stable */
 977:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL1_CK:
 978:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 979:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL1STB);
 980:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 981:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 982:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 983:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 984:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLL1STB)){
 985:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 986:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 987:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 988:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait PLL2 stable */
 989:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL2_CK:
 990:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 991:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL2STB);
 992:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 993:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 994:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 995:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* check whether flag is set or not */
 996:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLL2STB)){
 997:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 998:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 999:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1000:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
1001:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1002:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     default:
1003:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1004:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
1005:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1006:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* return value */
1007:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     return reval;
 1190              		.loc 1 1007 5 is_stmt 1 view .LVU268
1008:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1191              		.loc 1 1008 1 is_stmt 0 view .LVU269
 1192 0022 10BD     		pop	{r4, pc}
 1193              	.LVL94:
 1194              	.L76:
 896:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1195              		.loc 1 896 5 view .LVU270
 1196 0024 B0F5106F 		cmp	r0, #2304
 1197 0028 61D0     		beq	.L99
 1198 002a 43F21003 		movw	r3, #12304
ARM GAS  /tmp/cc143s6M.s 			page 39


 1199 002e 9842     		cmp	r0, r3
 1200 0030 02D1     		bne	.L110
 1201 0032 0020     		movs	r0, #0
 1202              	.LVL95:
 896:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1203              		.loc 1 896 5 view .LVU271
 1204 0034 0446     		mov	r4, r0
 1205 0036 3DE0     		b	.L82
 1206              	.LVL96:
 1207              	.L110:
 896:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1208              		.loc 1 896 5 view .LVU272
 1209 0038 0020     		movs	r0, #0
 1210              	.LVL97:
 896:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1211              		.loc 1 896 5 view .LVU273
 1212 003a F2E7     		b	.L80
 1213              	.LVL98:
 1214              	.L84:
 900:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1215              		.loc 1 900 13 is_stmt 1 view .LVU274
 900:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1216              		.loc 1 900 25 is_stmt 0 view .LVU275
 1217 003c 1120     		movs	r0, #17
 1218              	.LVL99:
 900:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1219              		.loc 1 900 25 view .LVU276
 1220 003e FFF7FEFF 		bl	rcu_flag_get
 1221              	.LVL100:
 901:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1222              		.loc 1 901 13 is_stmt 1 view .LVU277
 901:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1223              		.loc 1 901 20 is_stmt 0 view .LVU278
 1224 0042 0134     		adds	r4, r4, #1
 1225              	.LVL101:
 1226              	.L77:
 899:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1227              		.loc 1 899 14 is_stmt 1 view .LVU279
 1228 0044 18B9     		cbnz	r0, .L83
 899:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1229              		.loc 1 899 36 is_stmt 0 discriminator 1 view .LVU280
 1230 0046 4FF6FF73 		movw	r3, #65535
 1231 004a 9C42     		cmp	r4, r3
 1232 004c F6D1     		bne	.L84
 1233              	.L83:
 905:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1234              		.loc 1 905 9 is_stmt 1 view .LVU281
 905:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1235              		.loc 1 905 21 is_stmt 0 view .LVU282
 1236 004e 1120     		movs	r0, #17
 1237              	.LVL102:
 905:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1238              		.loc 1 905 21 view .LVU283
 1239 0050 FFF7FEFF 		bl	rcu_flag_get
 1240              	.LVL103:
 905:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1241              		.loc 1 905 11 view .LVU284
ARM GAS  /tmp/cc143s6M.s 			page 40


 1242 0054 0028     		cmp	r0, #0
 1243 0056 E4D0     		beq	.L80
 906:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1244              		.loc 1 906 19 view .LVU285
 1245 0058 0120     		movs	r0, #1
 1246 005a E2E7     		b	.L80
 1247              	.LVL104:
 1248              	.L96:
 896:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1249              		.loc 1 896 5 view .LVU286
 1250 005c 0020     		movs	r0, #0
 1251              	.LVL105:
 896:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1252              		.loc 1 896 5 view .LVU287
 1253 005e 0446     		mov	r4, r0
 1254 0060 F0E7     		b	.L77
 1255              	.LVL106:
 1256              	.L86:
 913:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1257              		.loc 1 913 13 is_stmt 1 view .LVU288
 913:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1258              		.loc 1 913 25 is_stmt 0 view .LVU289
 1259 0062 40F60100 		movw	r0, #2049
 1260              	.LVL107:
 913:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1261              		.loc 1 913 25 view .LVU290
 1262 0066 FFF7FEFF 		bl	rcu_flag_get
 1263              	.LVL108:
 914:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1264              		.loc 1 914 13 is_stmt 1 view .LVU291
 914:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1265              		.loc 1 914 20 is_stmt 0 view .LVU292
 1266 006a 0134     		adds	r4, r4, #1
 1267              	.LVL109:
 1268              	.L75:
 912:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1269              		.loc 1 912 14 is_stmt 1 view .LVU293
 1270 006c 18B9     		cbnz	r0, .L85
 912:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1271              		.loc 1 912 36 is_stmt 0 discriminator 1 view .LVU294
 1272 006e 6FF07C43 		mvn	r3, #-67108864
 1273 0072 9C42     		cmp	r4, r3
 1274 0074 F5D1     		bne	.L86
 1275              	.L85:
 918:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1276              		.loc 1 918 9 is_stmt 1 view .LVU295
 918:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1277              		.loc 1 918 21 is_stmt 0 view .LVU296
 1278 0076 40F60100 		movw	r0, #2049
 1279              	.LVL110:
 918:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1280              		.loc 1 918 21 view .LVU297
 1281 007a FFF7FEFF 		bl	rcu_flag_get
 1282              	.LVL111:
 918:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1283              		.loc 1 918 11 view .LVU298
 1284 007e 0028     		cmp	r0, #0
ARM GAS  /tmp/cc143s6M.s 			page 41


 1285 0080 CFD0     		beq	.L80
 919:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1286              		.loc 1 919 19 view .LVU299
 1287 0082 0120     		movs	r0, #1
 1288 0084 CDE7     		b	.L80
 1289              	.LVL112:
 1290              	.L95:
 896:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1291              		.loc 1 896 5 view .LVU300
 1292 0086 0020     		movs	r0, #0
 1293              	.LVL113:
 896:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1294              		.loc 1 896 5 view .LVU301
 1295 0088 0446     		mov	r4, r0
 1296 008a EFE7     		b	.L75
 1297              	.LVL114:
 1298              	.L88:
 926:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1299              		.loc 1 926 13 is_stmt 1 view .LVU302
 926:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1300              		.loc 1 926 25 is_stmt 0 view .LVU303
 1301 008c 0120     		movs	r0, #1
 1302              	.LVL115:
 926:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1303              		.loc 1 926 25 view .LVU304
 1304 008e FFF7FEFF 		bl	rcu_flag_get
 1305              	.LVL116:
 927:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1306              		.loc 1 927 13 is_stmt 1 view .LVU305
 927:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1307              		.loc 1 927 20 is_stmt 0 view .LVU306
 1308 0092 0134     		adds	r4, r4, #1
 1309              	.LVL117:
 1310              	.L79:
 925:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 1311              		.loc 1 925 14 is_stmt 1 view .LVU307
 1312 0094 10B9     		cbnz	r0, .L87
 925:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 1313              		.loc 1 925 36 is_stmt 0 discriminator 1 view .LVU308
 1314 0096 B4F5A06F 		cmp	r4, #1280
 1315 009a F7D1     		bne	.L88
 1316              	.L87:
 931:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1317              		.loc 1 931 9 is_stmt 1 view .LVU309
 931:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1318              		.loc 1 931 21 is_stmt 0 view .LVU310
 1319 009c 0120     		movs	r0, #1
 1320              	.LVL118:
 931:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1321              		.loc 1 931 21 view .LVU311
 1322 009e FFF7FEFF 		bl	rcu_flag_get
 1323              	.LVL119:
 931:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1324              		.loc 1 931 11 view .LVU312
 1325 00a2 0028     		cmp	r0, #0
 1326 00a4 BDD0     		beq	.L80
 932:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
ARM GAS  /tmp/cc143s6M.s 			page 42


 1327              		.loc 1 932 19 view .LVU313
 1328 00a6 0120     		movs	r0, #1
 1329 00a8 BBE7     		b	.L80
 1330              	.LVL120:
 1331              	.L90:
 939:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1332              		.loc 1 939 13 is_stmt 1 view .LVU314
 939:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1333              		.loc 1 939 25 is_stmt 0 view .LVU315
 1334 00aa 43F21100 		movw	r0, #12305
 1335              	.LVL121:
 939:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1336              		.loc 1 939 25 view .LVU316
 1337 00ae FFF7FEFF 		bl	rcu_flag_get
 1338              	.LVL122:
 940:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1339              		.loc 1 940 13 is_stmt 1 view .LVU317
 940:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1340              		.loc 1 940 20 is_stmt 0 view .LVU318
 1341 00b2 0134     		adds	r4, r4, #1
 1342              	.LVL123:
 1343              	.L82:
 938:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 1344              		.loc 1 938 14 is_stmt 1 view .LVU319
 1345 00b4 10B9     		cbnz	r0, .L89
 938:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 1346              		.loc 1 938 36 is_stmt 0 discriminator 1 view .LVU320
 1347 00b6 174B     		ldr	r3, .L111
 1348 00b8 9C42     		cmp	r4, r3
 1349 00ba F6D1     		bne	.L90
 1350              	.L89:
 944:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1351              		.loc 1 944 9 is_stmt 1 view .LVU321
 944:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1352              		.loc 1 944 22 is_stmt 0 view .LVU322
 1353 00bc 43F21100 		movw	r0, #12305
 1354              	.LVL124:
 944:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1355              		.loc 1 944 22 view .LVU323
 1356 00c0 FFF7FEFF 		bl	rcu_flag_get
 1357              	.LVL125:
 944:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1358              		.loc 1 944 12 view .LVU324
 1359 00c4 0028     		cmp	r0, #0
 1360 00c6 ACD0     		beq	.L80
 945:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1361              		.loc 1 945 19 view .LVU325
 1362 00c8 0120     		movs	r0, #1
 1363 00ca AAE7     		b	.L80
 1364              	.LVL126:
 1365              	.L92:
 952:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1366              		.loc 1 952 13 is_stmt 1 view .LVU326
 952:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1367              		.loc 1 952 25 is_stmt 0 view .LVU327
 1368 00cc 40F60110 		movw	r0, #2305
 1369              	.LVL127:
ARM GAS  /tmp/cc143s6M.s 			page 43


 952:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1370              		.loc 1 952 25 view .LVU328
 1371 00d0 FFF7FEFF 		bl	rcu_flag_get
 1372              	.LVL128:
 953:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1373              		.loc 1 953 13 is_stmt 1 view .LVU329
 953:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1374              		.loc 1 953 20 is_stmt 0 view .LVU330
 1375 00d4 0134     		adds	r4, r4, #1
 1376              	.LVL129:
 1377              	.L81:
 951:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 1378              		.loc 1 951 14 is_stmt 1 view .LVU331
 1379 00d6 10B9     		cbnz	r0, .L91
 951:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 1380              		.loc 1 951 36 is_stmt 0 discriminator 1 view .LVU332
 1381 00d8 0E4B     		ldr	r3, .L111
 1382 00da 9C42     		cmp	r4, r3
 1383 00dc F6D1     		bne	.L92
 1384              	.L91:
 957:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1385              		.loc 1 957 9 is_stmt 1 view .LVU333
 957:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1386              		.loc 1 957 21 is_stmt 0 view .LVU334
 1387 00de 40F60110 		movw	r0, #2305
 1388              	.LVL130:
 957:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1389              		.loc 1 957 21 view .LVU335
 1390 00e2 FFF7FEFF 		bl	rcu_flag_get
 1391              	.LVL131:
 957:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1392              		.loc 1 957 11 view .LVU336
 1393 00e6 0028     		cmp	r0, #0
 1394 00e8 9BD0     		beq	.L80
 958:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1395              		.loc 1 958 19 view .LVU337
 1396 00ea 0120     		movs	r0, #1
 1397 00ec 99E7     		b	.L80
 1398              	.LVL132:
 1399              	.L99:
 896:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1400              		.loc 1 896 5 view .LVU338
 1401 00ee 0020     		movs	r0, #0
 1402              	.LVL133:
 896:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1403              		.loc 1 896 5 view .LVU339
 1404 00f0 0446     		mov	r4, r0
 1405 00f2 F0E7     		b	.L81
 1406              	.LVL134:
 1407              	.L94:
 965:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1408              		.loc 1 965 13 is_stmt 1 view .LVU340
 965:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
 1409              		.loc 1 965 25 is_stmt 0 view .LVU341
 1410 00f4 1920     		movs	r0, #25
 1411              	.LVL135:
 965:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             stb_cnt++;
ARM GAS  /tmp/cc143s6M.s 			page 44


 1412              		.loc 1 965 25 view .LVU342
 1413 00f6 FFF7FEFF 		bl	rcu_flag_get
 1414              	.LVL136:
 966:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1415              		.loc 1 966 13 is_stmt 1 view .LVU343
 966:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1416              		.loc 1 966 20 is_stmt 0 view .LVU344
 1417 00fa 0134     		adds	r4, r4, #1
 1418              	.LVL137:
 1419              	.L78:
 964:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1420              		.loc 1 964 14 is_stmt 1 view .LVU345
 1421 00fc 10B9     		cbnz	r0, .L93
 964:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1422              		.loc 1 964 36 is_stmt 0 discriminator 1 view .LVU346
 1423 00fe 054B     		ldr	r3, .L111
 1424 0100 9C42     		cmp	r4, r3
 1425 0102 F7D1     		bne	.L94
 1426              	.L93:
 970:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1427              		.loc 1 970 9 is_stmt 1 view .LVU347
 970:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1428              		.loc 1 970 21 is_stmt 0 view .LVU348
 1429 0104 1920     		movs	r0, #25
 1430              	.LVL138:
 970:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1431              		.loc 1 970 21 view .LVU349
 1432 0106 FFF7FEFF 		bl	rcu_flag_get
 1433              	.LVL139:
 970:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             reval = SUCCESS;
 1434              		.loc 1 970 11 view .LVU350
 1435 010a 0028     		cmp	r0, #0
 1436 010c 89D0     		beq	.L80
 971:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 1437              		.loc 1 971 19 view .LVU351
 1438 010e 0120     		movs	r0, #1
 1439 0110 87E7     		b	.L80
 1440              	.L112:
 1441 0112 00BF     		.align	2
 1442              	.L111:
 1443 0114 FFFF0F00 		.word	1048575
 1444              		.cfi_endproc
 1445              	.LFE145:
 1447              		.section	.text.rcu_deinit,"ax",%progbits
 1448              		.align	1
 1449              		.global	rcu_deinit
 1450              		.syntax unified
 1451              		.thumb
 1452              		.thumb_func
 1454              	rcu_deinit:
 1455              	.LFB116:
  69:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* enable IRC8M */
 1456              		.loc 1 69 1 is_stmt 1 view -0
 1457              		.cfi_startproc
 1458              		@ args = 0, pretend = 0, frame = 0
 1459              		@ frame_needed = 0, uses_anonymous_args = 0
 1460 0000 10B5     		push	{r4, lr}
ARM GAS  /tmp/cc143s6M.s 			page 45


 1461              	.LCFI1:
 1462              		.cfi_def_cfa_offset 8
 1463              		.cfi_offset 4, -8
 1464              		.cfi_offset 14, -4
  71:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     rcu_osci_stab_wait(RCU_IRC8M);
 1465              		.loc 1 71 5 view .LVU353
  71:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     rcu_osci_stab_wait(RCU_IRC8M);
 1466              		.loc 1 71 13 is_stmt 0 view .LVU354
 1467 0002 124C     		ldr	r4, .L115
 1468 0004 2368     		ldr	r3, [r4]
 1469 0006 43F00103 		orr	r3, r3, #1
 1470 000a 2360     		str	r3, [r4]
  72:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 1471              		.loc 1 72 5 is_stmt 1 view .LVU355
 1472 000c 0020     		movs	r0, #0
 1473 000e FFF7FEFF 		bl	rcu_osci_stab_wait
 1474              	.LVL140:
  76:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0 | RCU_CFG0_PLLMF |
 1475              		.loc 1 76 5 view .LVU356
  76:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0 | RCU_CFG0_PLLMF |
 1476              		.loc 1 76 14 is_stmt 0 view .LVU357
 1477 0012 6368     		ldr	r3, [r4, #4]
 1478 0014 23F05F43 		bic	r3, r3, #-553648128
 1479 0018 23F47F03 		bic	r3, r3, #16711680
 1480 001c 23F47F43 		bic	r3, r3, #65280
 1481 0020 23F0F303 		bic	r3, r3, #243
 1482 0024 6360     		str	r3, [r4, #4]
  85:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
 1483              		.loc 1 85 5 is_stmt 1 view .LVU358
  85:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
 1484              		.loc 1 85 13 is_stmt 0 view .LVU359
 1485 0026 2368     		ldr	r3, [r4]
 1486 0028 23F08473 		bic	r3, r3, #17301504
 1487 002c 23F48033 		bic	r3, r3, #65536
 1488 0030 2360     		str	r3, [r4]
  86:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
 1489              		.loc 1 86 5 is_stmt 1 view .LVU360
  86:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
 1490              		.loc 1 86 13 is_stmt 0 view .LVU361
 1491 0032 2368     		ldr	r3, [r4]
 1492 0034 23F48023 		bic	r3, r3, #262144
 1493 0038 2360     		str	r3, [r4]
  93:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_ADCPSC_3 | RCU_CFG1_PLLPRESEL);
 1494              		.loc 1 93 5 is_stmt 1 view .LVU362
  93:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_ADCPSC_3 | RCU_CFG1_PLLPRESEL);
 1495              		.loc 1 93 13 is_stmt 0 view .LVU363
 1496 003a 4FF41F03 		mov	r3, #10420224
 1497 003e A360     		str	r3, [r4, #8]
  94:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
 1498              		.loc 1 94 5 is_stmt 1 view .LVU364
  94:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
 1499              		.loc 1 94 14 is_stmt 0 view .LVU365
 1500 0040 E36A     		ldr	r3, [r4, #44]
 1501 0042 23F0C043 		bic	r3, r3, #1610612736
 1502 0046 E362     		str	r3, [r4, #44]
 101:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 1503              		.loc 1 101 1 view .LVU366
ARM GAS  /tmp/cc143s6M.s 			page 46


 1504 0048 10BD     		pop	{r4, pc}
 1505              	.L116:
 1506 004a 00BF     		.align	2
 1507              	.L115:
 1508 004c 00100240 		.word	1073876992
 1509              		.cfi_endproc
 1510              	.LFE116:
 1512              		.section	.text.rcu_osci_on,"ax",%progbits
 1513              		.align	1
 1514              		.global	rcu_osci_on
 1515              		.syntax unified
 1516              		.thumb
 1517              		.thumb_func
 1519              	rcu_osci_on:
 1520              	.LVL141:
 1521              	.LFB146:
1009:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1010:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1011:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      turn on the oscillator
1012:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
1013:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1014:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
1015:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
1016:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
1017:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC48M: internal 48M RC oscillators(IRC48M)
1018:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
1019:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
1020:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1(CL series only)
1021:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2(CL series only)
1022:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1023:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1024:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1025:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_osci_on(rcu_osci_type_enum osci)
1026:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1522              		.loc 1 1026 1 is_stmt 1 view -0
 1523              		.cfi_startproc
 1524              		@ args = 0, pretend = 0, frame = 0
 1525              		@ frame_needed = 0, uses_anonymous_args = 0
 1526              		@ link register save eliminated.
1027:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(osci) |= BIT(RCU_BIT_POS(osci));
 1527              		.loc 1 1027 5 view .LVU368
 1528              		.loc 1 1027 23 is_stmt 0 view .LVU369
 1529 0000 8309     		lsrs	r3, r0, #6
 1530 0002 03F18043 		add	r3, r3, #1073741824
 1531 0006 03F50433 		add	r3, r3, #135168
 1532 000a 1A68     		ldr	r2, [r3]
 1533              		.loc 1 1027 26 view .LVU370
 1534 000c 00F01F00 		and	r0, r0, #31
 1535              	.LVL142:
 1536              		.loc 1 1027 26 view .LVU371
 1537 0010 0121     		movs	r1, #1
 1538 0012 01FA00F0 		lsl	r0, r1, r0
 1539              		.loc 1 1027 23 view .LVU372
 1540 0016 1043     		orrs	r0, r0, r2
 1541 0018 1860     		str	r0, [r3]
1028:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1542              		.loc 1 1028 1 view .LVU373
ARM GAS  /tmp/cc143s6M.s 			page 47


 1543 001a 7047     		bx	lr
 1544              		.cfi_endproc
 1545              	.LFE146:
 1547              		.section	.text.rcu_osci_off,"ax",%progbits
 1548              		.align	1
 1549              		.global	rcu_osci_off
 1550              		.syntax unified
 1551              		.thumb
 1552              		.thumb_func
 1554              	rcu_osci_off:
 1555              	.LVL143:
 1556              	.LFB147:
1029:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1030:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1031:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      turn off the oscillator
1032:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
1033:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1034:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
1035:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
1036:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
1037:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC48M: internal 48M RC oscillators(IRC48M)
1038:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
1039:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
1040:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1(CL series only)
1041:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2(CL series only)
1042:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1043:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1044:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1045:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_osci_off(rcu_osci_type_enum osci)
1046:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1557              		.loc 1 1046 1 is_stmt 1 view -0
 1558              		.cfi_startproc
 1559              		@ args = 0, pretend = 0, frame = 0
 1560              		@ frame_needed = 0, uses_anonymous_args = 0
 1561              		@ link register save eliminated.
1047:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_REG_VAL(osci) &= ~BIT(RCU_BIT_POS(osci));
 1562              		.loc 1 1047 5 view .LVU375
 1563              		.loc 1 1047 23 is_stmt 0 view .LVU376
 1564 0000 8309     		lsrs	r3, r0, #6
 1565 0002 03F18043 		add	r3, r3, #1073741824
 1566 0006 03F50433 		add	r3, r3, #135168
 1567 000a 1A68     		ldr	r2, [r3]
 1568              		.loc 1 1047 27 view .LVU377
 1569 000c 00F01F00 		and	r0, r0, #31
 1570              	.LVL144:
 1571              		.loc 1 1047 27 view .LVU378
 1572 0010 0121     		movs	r1, #1
 1573 0012 01FA00F0 		lsl	r0, r1, r0
 1574              		.loc 1 1047 23 view .LVU379
 1575 0016 22EA0000 		bic	r0, r2, r0
 1576 001a 1860     		str	r0, [r3]
1048:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1577              		.loc 1 1048 1 view .LVU380
 1578 001c 7047     		bx	lr
 1579              		.cfi_endproc
 1580              	.LFE147:
 1582              		.section	.text.rcu_osci_bypass_mode_enable,"ax",%progbits
ARM GAS  /tmp/cc143s6M.s 			page 48


 1583              		.align	1
 1584              		.global	rcu_osci_bypass_mode_enable
 1585              		.syntax unified
 1586              		.thumb
 1587              		.thumb_func
 1589              	rcu_osci_bypass_mode_enable:
 1590              	.LVL145:
 1591              	.LFB148:
1049:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1050:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1051:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      enable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
1052:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
1053:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1054:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
1055:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
1056:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1057:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1058:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1059:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_osci_bypass_mode_enable(rcu_osci_type_enum osci)
1060:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1592              		.loc 1 1060 1 is_stmt 1 view -0
 1593              		.cfi_startproc
 1594              		@ args = 0, pretend = 0, frame = 0
 1595              		@ frame_needed = 0, uses_anonymous_args = 0
 1596              		@ link register save eliminated.
1061:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 1597              		.loc 1 1061 5 view .LVU382
1062:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1063:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     switch(osci){
 1598              		.loc 1 1063 5 view .LVU383
 1599 0000 1028     		cmp	r0, #16
 1600 0002 03D0     		beq	.L120
 1601 0004 B0F5006F 		cmp	r0, #2048
 1602 0008 0AD0     		beq	.L121
 1603 000a 7047     		bx	lr
 1604              	.L120:
1064:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* enable HXTAL to bypass mode */
1065:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_HXTAL:
1066:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         reg = RCU_CTL;
 1605              		.loc 1 1066 9 view .LVU384
 1606              		.loc 1 1066 13 is_stmt 0 view .LVU385
 1607 000c 094B     		ldr	r3, .L123
 1608 000e 1A68     		ldr	r2, [r3]
 1609              	.LVL146:
1067:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1610              		.loc 1 1067 9 is_stmt 1 view .LVU386
 1611              		.loc 1 1067 17 is_stmt 0 view .LVU387
 1612 0010 1968     		ldr	r1, [r3]
 1613 0012 21F48031 		bic	r1, r1, #65536
 1614 0016 1960     		str	r1, [r3]
1068:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_CTL = (reg | RCU_CTL_HXTALBPS);
 1615              		.loc 1 1068 9 is_stmt 1 view .LVU388
 1616              		.loc 1 1068 24 is_stmt 0 view .LVU389
 1617 0018 42F48022 		orr	r2, r2, #262144
 1618              	.LVL147:
 1619              		.loc 1 1068 17 view .LVU390
 1620 001c 1A60     		str	r2, [r3]
ARM GAS  /tmp/cc143s6M.s 			page 49


1069:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1621              		.loc 1 1069 9 is_stmt 1 view .LVU391
 1622 001e 7047     		bx	lr
 1623              	.L121:
1070:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* enable LXTAL to bypass mode */
1071:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_LXTAL:
1072:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         reg = RCU_BDCTL;
 1624              		.loc 1 1072 9 view .LVU392
 1625              		.loc 1 1072 13 is_stmt 0 view .LVU393
 1626 0020 044B     		ldr	r3, .L123
 1627 0022 1A6A     		ldr	r2, [r3, #32]
 1628              	.LVL148:
1073:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1629              		.loc 1 1073 9 is_stmt 1 view .LVU394
 1630              		.loc 1 1073 19 is_stmt 0 view .LVU395
 1631 0024 196A     		ldr	r1, [r3, #32]
 1632 0026 21F00101 		bic	r1, r1, #1
 1633 002a 1962     		str	r1, [r3, #32]
1074:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_BDCTL = (reg | RCU_BDCTL_LXTALBPS);
 1634              		.loc 1 1074 9 is_stmt 1 view .LVU396
 1635              		.loc 1 1074 26 is_stmt 0 view .LVU397
 1636 002c 42F00402 		orr	r2, r2, #4
 1637              	.LVL149:
 1638              		.loc 1 1074 19 view .LVU398
 1639 0030 1A62     		str	r2, [r3, #32]
1075:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1640              		.loc 1 1075 9 is_stmt 1 view .LVU399
1076:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC8M:
1077:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC48M:
1078:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC40K:
1079:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL_CK:
1080:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
1081:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL1_CK:
1082:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL2_CK:
1083:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
1084:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1085:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     default:
1086:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1087:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
1088:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1641              		.loc 1 1088 1 is_stmt 0 view .LVU400
 1642 0032 7047     		bx	lr
 1643              	.L124:
 1644              		.align	2
 1645              	.L123:
 1646 0034 00100240 		.word	1073876992
 1647              		.cfi_endproc
 1648              	.LFE148:
 1650              		.section	.text.rcu_osci_bypass_mode_disable,"ax",%progbits
 1651              		.align	1
 1652              		.global	rcu_osci_bypass_mode_disable
 1653              		.syntax unified
 1654              		.thumb
 1655              		.thumb_func
 1657              	rcu_osci_bypass_mode_disable:
 1658              	.LVL150:
 1659              	.LFB149:
ARM GAS  /tmp/cc143s6M.s 			page 50


1089:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1090:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1091:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
1092:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
1093:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1094:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
1095:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
1096:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1097:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1098:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1099:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_osci_bypass_mode_disable(rcu_osci_type_enum osci)
1100:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1660              		.loc 1 1100 1 is_stmt 1 view -0
 1661              		.cfi_startproc
 1662              		@ args = 0, pretend = 0, frame = 0
 1663              		@ frame_needed = 0, uses_anonymous_args = 0
 1664              		@ link register save eliminated.
1101:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 1665              		.loc 1 1101 5 view .LVU402
1102:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
1103:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     switch(osci){
 1666              		.loc 1 1103 5 view .LVU403
 1667 0000 1028     		cmp	r0, #16
 1668 0002 03D0     		beq	.L126
 1669 0004 B0F5006F 		cmp	r0, #2048
 1670 0008 0AD0     		beq	.L127
 1671 000a 7047     		bx	lr
 1672              	.L126:
1104:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* disable HXTAL to bypass mode */
1105:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_HXTAL:
1106:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         reg = RCU_CTL;
 1673              		.loc 1 1106 9 view .LVU404
 1674              		.loc 1 1106 13 is_stmt 0 view .LVU405
 1675 000c 094B     		ldr	r3, .L129
 1676 000e 1A68     		ldr	r2, [r3]
 1677              	.LVL151:
1107:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1678              		.loc 1 1107 9 is_stmt 1 view .LVU406
 1679              		.loc 1 1107 17 is_stmt 0 view .LVU407
 1680 0010 1968     		ldr	r1, [r3]
 1681 0012 21F48031 		bic	r1, r1, #65536
 1682 0016 1960     		str	r1, [r3]
1108:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_CTL = (reg & ~RCU_CTL_HXTALBPS);
 1683              		.loc 1 1108 9 is_stmt 1 view .LVU408
 1684              		.loc 1 1108 24 is_stmt 0 view .LVU409
 1685 0018 22F48022 		bic	r2, r2, #262144
 1686              	.LVL152:
 1687              		.loc 1 1108 17 view .LVU410
 1688 001c 1A60     		str	r2, [r3]
1109:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1689              		.loc 1 1109 9 is_stmt 1 view .LVU411
 1690 001e 7047     		bx	lr
 1691              	.L127:
1110:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* disable LXTAL to bypass mode */
1111:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_LXTAL:
1112:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         reg = RCU_BDCTL;
 1692              		.loc 1 1112 9 view .LVU412
ARM GAS  /tmp/cc143s6M.s 			page 51


 1693              		.loc 1 1112 13 is_stmt 0 view .LVU413
 1694 0020 044B     		ldr	r3, .L129
 1695 0022 1A6A     		ldr	r2, [r3, #32]
 1696              	.LVL153:
1113:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1697              		.loc 1 1113 9 is_stmt 1 view .LVU414
 1698              		.loc 1 1113 19 is_stmt 0 view .LVU415
 1699 0024 196A     		ldr	r1, [r3, #32]
 1700 0026 21F00101 		bic	r1, r1, #1
 1701 002a 1962     		str	r1, [r3, #32]
1114:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         RCU_BDCTL = (reg & ~RCU_BDCTL_LXTALBPS);
 1702              		.loc 1 1114 9 is_stmt 1 view .LVU416
 1703              		.loc 1 1114 26 is_stmt 0 view .LVU417
 1704 002c 22F00402 		bic	r2, r2, #4
 1705              	.LVL154:
 1706              		.loc 1 1114 19 view .LVU418
 1707 0030 1A62     		str	r2, [r3, #32]
1115:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 1708              		.loc 1 1115 9 is_stmt 1 view .LVU419
1116:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC8M:
1117:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC48M:
1118:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_IRC40K:
1119:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL_CK:
1120:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
1121:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL1_CK:
1122:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case RCU_PLL2_CK:
1123:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
1124:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1125:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     default:
1126:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1127:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
1128:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1709              		.loc 1 1128 1 is_stmt 0 view .LVU420
 1710 0032 7047     		bx	lr
 1711              	.L130:
 1712              		.align	2
 1713              	.L129:
 1714 0034 00100240 		.word	1073876992
 1715              		.cfi_endproc
 1716              	.LFE149:
 1718              		.section	.text.rcu_hxtal_clock_monitor_enable,"ax",%progbits
 1719              		.align	1
 1720              		.global	rcu_hxtal_clock_monitor_enable
 1721              		.syntax unified
 1722              		.thumb
 1723              		.thumb_func
 1725              	rcu_hxtal_clock_monitor_enable:
 1726              	.LFB150:
1129:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1130:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1131:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      enable the HXTAL clock monitor
1132:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
1133:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1134:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1135:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1136:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1137:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_hxtal_clock_monitor_enable(void)
ARM GAS  /tmp/cc143s6M.s 			page 52


1138:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1727              		.loc 1 1138 1 is_stmt 1 view -0
 1728              		.cfi_startproc
 1729              		@ args = 0, pretend = 0, frame = 0
 1730              		@ frame_needed = 0, uses_anonymous_args = 0
 1731              		@ link register save eliminated.
1139:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL |= RCU_CTL_CKMEN;
 1732              		.loc 1 1139 5 view .LVU422
 1733              		.loc 1 1139 13 is_stmt 0 view .LVU423
 1734 0000 024A     		ldr	r2, .L132
 1735 0002 1368     		ldr	r3, [r2]
 1736 0004 43F40023 		orr	r3, r3, #524288
 1737 0008 1360     		str	r3, [r2]
1140:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1738              		.loc 1 1140 1 view .LVU424
 1739 000a 7047     		bx	lr
 1740              	.L133:
 1741              		.align	2
 1742              	.L132:
 1743 000c 00100240 		.word	1073876992
 1744              		.cfi_endproc
 1745              	.LFE150:
 1747              		.section	.text.rcu_hxtal_clock_monitor_disable,"ax",%progbits
 1748              		.align	1
 1749              		.global	rcu_hxtal_clock_monitor_disable
 1750              		.syntax unified
 1751              		.thumb
 1752              		.thumb_func
 1754              	rcu_hxtal_clock_monitor_disable:
 1755              	.LFB151:
1141:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1142:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1143:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      disable the HXTAL clock monitor
1144:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  none
1145:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1146:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1147:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1148:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_hxtal_clock_monitor_disable(void)
1149:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1756              		.loc 1 1149 1 is_stmt 1 view -0
 1757              		.cfi_startproc
 1758              		@ args = 0, pretend = 0, frame = 0
 1759              		@ frame_needed = 0, uses_anonymous_args = 0
 1760              		@ link register save eliminated.
1150:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL &= ~RCU_CTL_CKMEN;
 1761              		.loc 1 1150 5 view .LVU426
 1762              		.loc 1 1150 13 is_stmt 0 view .LVU427
 1763 0000 024A     		ldr	r2, .L135
 1764 0002 1368     		ldr	r3, [r2]
 1765 0004 23F40023 		bic	r3, r3, #524288
 1766 0008 1360     		str	r3, [r2]
1151:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1767              		.loc 1 1151 1 view .LVU428
 1768 000a 7047     		bx	lr
 1769              	.L136:
 1770              		.align	2
 1771              	.L135:
ARM GAS  /tmp/cc143s6M.s 			page 53


 1772 000c 00100240 		.word	1073876992
 1773              		.cfi_endproc
 1774              	.LFE151:
 1776              		.section	.text.rcu_irc8m_adjust_value_set,"ax",%progbits
 1777              		.align	1
 1778              		.global	rcu_irc8m_adjust_value_set
 1779              		.syntax unified
 1780              		.thumb
 1781              		.thumb_func
 1783              	rcu_irc8m_adjust_value_set:
 1784              	.LVL155:
 1785              	.LFB152:
1152:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1153:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1154:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      set the IRC8M adjust value
1155:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  irc8m_adjval: IRC8M adjust value, must be between 0 and 0x1F
1156:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        0x00 - 0x1F
1157:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1158:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1159:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1160:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_irc8m_adjust_value_set(uint32_t irc8m_adjval)
1161:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1786              		.loc 1 1161 1 is_stmt 1 view -0
 1787              		.cfi_startproc
 1788              		@ args = 0, pretend = 0, frame = 0
 1789              		@ frame_needed = 0, uses_anonymous_args = 0
 1790              		@ link register save eliminated.
1162:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t reg;
 1791              		.loc 1 1162 5 view .LVU430
1163:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
1164:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg = RCU_CTL;
 1792              		.loc 1 1164 5 view .LVU431
 1793              		.loc 1 1164 9 is_stmt 0 view .LVU432
 1794 0000 044A     		ldr	r2, .L138
 1795 0002 1368     		ldr	r3, [r2]
 1796              	.LVL156:
1165:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* reset the IRC8MADJ bits and set according to irc8m_adjval */
1166:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     reg &= ~RCU_CTL_IRC8MADJ;
 1797              		.loc 1 1166 5 is_stmt 1 view .LVU433
 1798              		.loc 1 1166 9 is_stmt 0 view .LVU434
 1799 0004 23F0F803 		bic	r3, r3, #248
 1800              	.LVL157:
1167:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_CTL = (reg | ((irc8m_adjval & RCU_IRC8M_ADJUST_MASK) << RCU_IRC8M_ADJUST_OFFSET));
 1801              		.loc 1 1167 5 is_stmt 1 view .LVU435
 1802              		.loc 1 1167 62 is_stmt 0 view .LVU436
 1803 0008 C000     		lsls	r0, r0, #3
 1804              	.LVL158:
 1805              		.loc 1 1167 62 view .LVU437
 1806 000a C0B2     		uxtb	r0, r0
 1807              		.loc 1 1167 20 view .LVU438
 1808 000c 1843     		orrs	r0, r0, r3
 1809              		.loc 1 1167 13 view .LVU439
 1810 000e 1060     		str	r0, [r2]
1168:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1811              		.loc 1 1168 1 view .LVU440
 1812 0010 7047     		bx	lr
 1813              	.L139:
ARM GAS  /tmp/cc143s6M.s 			page 54


 1814 0012 00BF     		.align	2
 1815              	.L138:
 1816 0014 00100240 		.word	1073876992
 1817              		.cfi_endproc
 1818              	.LFE152:
 1820              		.section	.text.rcu_deepsleep_voltage_set,"ax",%progbits
 1821              		.align	1
 1822              		.global	rcu_deepsleep_voltage_set
 1823              		.syntax unified
 1824              		.thumb
 1825              		.thumb_func
 1827              	rcu_deepsleep_voltage_set:
 1828              	.LVL159:
 1829              	.LFB153:
1169:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1170:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1171:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      deep-sleep mode voltage select
1172:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  dsvol: deep sleep mode voltage
1173:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1174:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1_0: the core voltage is 1.0V
1175:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_0_9: the core voltage is 0.9V
1176:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_0_8: the core voltage is 0.8V
1177:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_0_7: the core voltage is 0.7V
1178:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1179:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     none
1180:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1181:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** void rcu_deepsleep_voltage_set(uint32_t dsvol)
1182:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {    
 1830              		.loc 1 1182 1 is_stmt 1 view -0
 1831              		.cfi_startproc
 1832              		@ args = 0, pretend = 0, frame = 0
 1833              		@ frame_needed = 0, uses_anonymous_args = 0
 1834              		@ link register save eliminated.
1183:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     dsvol &= RCU_DSV_DSLPVS;
 1835              		.loc 1 1183 5 view .LVU442
 1836              		.loc 1 1183 11 is_stmt 0 view .LVU443
 1837 0000 00F00700 		and	r0, r0, #7
 1838              	.LVL160:
1184:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     RCU_DSV = dsvol;
 1839              		.loc 1 1184 5 is_stmt 1 view .LVU444
 1840              		.loc 1 1184 13 is_stmt 0 view .LVU445
 1841 0004 014B     		ldr	r3, .L141
 1842 0006 5863     		str	r0, [r3, #52]
1185:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 1843              		.loc 1 1185 1 view .LVU446
 1844 0008 7047     		bx	lr
 1845              	.L142:
 1846 000a 00BF     		.align	2
 1847              	.L141:
 1848 000c 00100240 		.word	1073876992
 1849              		.cfi_endproc
 1850              	.LFE153:
 1852              		.section	.text.rcu_clock_freq_get,"ax",%progbits
 1853              		.align	1
 1854              		.global	rcu_clock_freq_get
 1855              		.syntax unified
 1856              		.thumb
ARM GAS  /tmp/cc143s6M.s 			page 55


 1857              		.thumb_func
 1859              	rcu_clock_freq_get:
 1860              	.LVL161:
 1861              	.LFB154:
1186:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1187:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** /*!
1188:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \brief      get the system clock, bus and peripheral clock frequency
1189:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[in]  clock: the clock frequency which to get
1190:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1191:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        CK_SYS: system clock frequency
1192:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        CK_AHB: AHB clock frequency
1193:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        CK_APB1: APB1 clock frequency
1194:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****       \arg        CK_APB2: APB2 clock frequency
1195:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \param[out] none
1196:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     \retval     clock frequency of system, AHB, APB1, APB2
1197:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** */
1198:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** uint32_t rcu_clock_freq_get(rcu_clock_freq_enum clock)
1199:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** {
 1862              		.loc 1 1199 1 is_stmt 1 view -0
 1863              		.cfi_startproc
 1864              		@ args = 0, pretend = 0, frame = 32
 1865              		@ frame_needed = 0, uses_anonymous_args = 0
 1866              		.loc 1 1199 1 is_stmt 0 view .LVU448
 1867 0000 10B5     		push	{r4, lr}
 1868              	.LCFI2:
 1869              		.cfi_def_cfa_offset 8
 1870              		.cfi_offset 4, -8
 1871              		.cfi_offset 14, -4
 1872 0002 88B0     		sub	sp, sp, #32
 1873              	.LCFI3:
 1874              		.cfi_def_cfa_offset 40
 1875 0004 8446     		mov	ip, r0
1200:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t sws, ck_freq = 0U;
 1876              		.loc 1 1200 5 is_stmt 1 view .LVU449
 1877              	.LVL162:
1201:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t cksys_freq, ahb_freq, apb1_freq, apb2_freq;
 1878              		.loc 1 1201 5 view .LVU450
1202:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t pllsel, pllpresel, predv0sel, pllmf,ck_src, idx, clk_exp;
 1879              		.loc 1 1202 5 view .LVU451
1203:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #ifdef GD32F30X_CL
1204:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint32_t predv0, predv1, pll1mf;
1205:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
1206:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1207:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* exponent of AHB, APB1 and APB2 clock divider */
1208:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint8_t ahb_exp[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 1880              		.loc 1 1208 5 view .LVU452
 1881              		.loc 1 1208 13 is_stmt 0 view .LVU453
 1882 0006 3B4C     		ldr	r4, .L164
 1883 0008 94E80F00 		ldm	r4, {r0, r1, r2, r3}
 1884              	.LVL163:
 1885              		.loc 1 1208 13 view .LVU454
 1886 000c 0DF1200E 		add	lr, sp, #32
 1887 0010 0EE90F00 		stmdb	lr, {r0, r1, r2, r3}
1209:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1888              		.loc 1 1209 5 is_stmt 1 view .LVU455
 1889              		.loc 1 1209 13 is_stmt 0 view .LVU456
 1890 0014 02AB     		add	r3, sp, #8
ARM GAS  /tmp/cc143s6M.s 			page 56


 1891 0016 1034     		adds	r4, r4, #16
 1892 0018 94E80300 		ldm	r4, {r0, r1}
 1893 001c 83E80300 		stm	r3, {r0, r1}
1210:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1894              		.loc 1 1210 5 is_stmt 1 view .LVU457
 1895              		.loc 1 1210 13 is_stmt 0 view .LVU458
 1896 0020 6B46     		mov	r3, sp
 1897 0022 83E80300 		stm	r3, {r0, r1}
1211:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1212:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     sws = GET_BITS(RCU_CFG0, 2, 3);
 1898              		.loc 1 1212 5 is_stmt 1 view .LVU459
 1899              		.loc 1 1212 11 is_stmt 0 view .LVU460
 1900 0026 344B     		ldr	r3, .L164+4
 1901 0028 5B68     		ldr	r3, [r3, #4]
 1902              		.loc 1 1212 9 view .LVU461
 1903 002a C3F38103 		ubfx	r3, r3, #2, #2
 1904              	.LVL164:
1213:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     switch(sws){
 1905              		.loc 1 1213 5 is_stmt 1 view .LVU462
 1906 002e 022B     		cmp	r3, #2
 1907 0030 23D0     		beq	.L163
1214:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* IRC8M is selected as CK_SYS */
1215:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case SEL_IRC8M:
1216:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         cksys_freq = IRC8M_VALUE;
 1908              		.loc 1 1216 20 is_stmt 0 view .LVU463
 1909 0032 3248     		ldr	r0, .L164+8
 1910              	.LVL165:
 1911              	.L144:
1217:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1218:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* HXTAL is selected as CK_SYS */
1219:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case SEL_HXTAL:
1220:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         cksys_freq = HXTAL_VALUE;
1221:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1222:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* PLL is selected as CK_SYS */
1223:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case SEL_PLL:
1224:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* PLL clock source selection, HXTAL, IRC48M or IRC8M/2 */
1225:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         pllsel = (RCU_CFG0 & RCU_CFG0_PLLSEL);
1226:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1227:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(RCU_PLLSRC_HXTAL_IRC48M == pllsel) {
1228:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PLL clock source is HXTAL or IRC48M */
1229:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllpresel = (RCU_CFG1 & RCU_CFG1_PLLPRESEL);
1230:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             
1231:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             if(RCU_PLLPRESRC_HXTAL == pllpresel){
1232:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 /* PLL clock source is HXTAL */
1233:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 ck_src = HXTAL_VALUE;
1234:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }else{
1235:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 /* PLL clock source is IRC48 */
1236:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 ck_src = IRC48M_VALUE;
1237:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }
1238:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1239:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
1240:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             predv0sel = (RCU_CFG0 & RCU_CFG0_PREDV0);
1241:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PREDV0 input source clock divided by 2 */
1242:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             if(RCU_CFG0_PREDV0 == predv0sel){
1243:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 ck_src = HXTAL_VALUE/2U;
1244:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }
1245:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
ARM GAS  /tmp/cc143s6M.s 			page 57


1246:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             predv0sel = (RCU_CFG1 & RCU_CFG1_PREDV0SEL);
1247:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* source clock use PLL1 */
1248:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             if(RCU_PREDV0SRC_CKPLL1 == predv0sel){
1249:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 predv1 = ((RCU_CFG1 & RCU_CFG1_PREDV1) >> RCU_CFG1_PREDV1_OFFSET) + 1U;
1250:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 pll1mf = (uint32_t)((RCU_CFG1 & RCU_CFG1_PLL1MF) >> RCU_CFG1_PLL1MF_OFFSET) + 2U;
1251:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 if(17U == pll1mf){
1252:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                     pll1mf = 20U;
1253:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 }
1254:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 ck_src = (ck_src/predv1)*pll1mf;
1255:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }
1256:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             predv0 = (RCU_CFG1 & RCU_CFG1_PREDV0) + 1U;
1257:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             ck_src /= predv0;
1258:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
1259:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else{
1260:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PLL clock source is IRC8M/2 */
1261:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             ck_src = IRC8M_VALUE/2U;
1262:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
1263:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1264:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         /* PLL multiplication factor */
1265:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         pllmf = GET_BITS(RCU_CFG0, 18, 21);
1266:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
1267:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x10U;
1268:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
1269:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_5)){
1270:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x20U;
1271:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
1272:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(pllmf < 15U){
1273:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf += 2U;
1274:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else if((pllmf >= 15U) && (pllmf <= 62U)){
1275:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf += 1U;
1276:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else{
1277:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf = 63U;
1278:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
1279:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         cksys_freq = ck_src*pllmf;
1280:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     #ifdef GD32F30X_CL
1281:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if(15U == pllmf){
1282:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             cksys_freq = ck_src*6U + ck_src/2U;
1283:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
1284:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     #endif /* GD32F30X_CL */
1285:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1286:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1287:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* IRC8M is selected as CK_SYS */
1288:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     default:
1289:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         cksys_freq = IRC8M_VALUE;
1290:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1291:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
1292:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
1293:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* calculate AHB clock frequency */
1294:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     idx = GET_BITS(RCU_CFG0, 4, 7);
 1912              		.loc 1 1294 5 is_stmt 1 view .LVU464
 1913              		.loc 1 1294 11 is_stmt 0 view .LVU465
 1914 0034 3049     		ldr	r1, .L164+4
 1915 0036 4B68     		ldr	r3, [r1, #4]
 1916              		.loc 1 1294 9 view .LVU466
 1917 0038 C3F30313 		ubfx	r3, r3, #4, #4
 1918              	.LVL166:
1295:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     clk_exp = ahb_exp[idx];
ARM GAS  /tmp/cc143s6M.s 			page 58


 1919              		.loc 1 1295 5 is_stmt 1 view .LVU467
 1920              		.loc 1 1295 22 is_stmt 0 view .LVU468
 1921 003c 2033     		adds	r3, r3, #32
 1922              	.LVL167:
 1923              		.loc 1 1295 22 view .LVU469
 1924 003e 6B44     		add	r3, sp, r3
 1925              	.LVL168:
 1926              		.loc 1 1295 22 view .LVU470
 1927 0040 13F8102C 		ldrb	r2, [r3, #-16]	@ zero_extendqisi2
 1928              	.LVL169:
1296:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
 1929              		.loc 1 1296 5 is_stmt 1 view .LVU471
 1930              		.loc 1 1296 14 is_stmt 0 view .LVU472
 1931 0044 20FA02F2 		lsr	r2, r0, r2
 1932              	.LVL170:
1297:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
1298:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* calculate APB1 clock frequency */
1299:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     idx = GET_BITS(RCU_CFG0, 8, 10);
 1933              		.loc 1 1299 5 is_stmt 1 view .LVU473
 1934              		.loc 1 1299 11 is_stmt 0 view .LVU474
 1935 0048 4B68     		ldr	r3, [r1, #4]
 1936              	.LVL171:
 1937              		.loc 1 1299 9 view .LVU475
 1938 004a C3F30223 		ubfx	r3, r3, #8, #3
 1939              	.LVL172:
1300:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     clk_exp = apb1_exp[idx];
 1940              		.loc 1 1300 5 is_stmt 1 view .LVU476
 1941              		.loc 1 1300 23 is_stmt 0 view .LVU477
 1942 004e 2033     		adds	r3, r3, #32
 1943              	.LVL173:
 1944              		.loc 1 1300 23 view .LVU478
 1945 0050 6B44     		add	r3, sp, r3
 1946              	.LVL174:
 1947              		.loc 1 1300 23 view .LVU479
 1948 0052 13F8183C 		ldrb	r3, [r3, #-24]	@ zero_extendqisi2
 1949              	.LVL175:
1301:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
 1950              		.loc 1 1301 5 is_stmt 1 view .LVU480
 1951              		.loc 1 1301 15 is_stmt 0 view .LVU481
 1952 0056 22FA03F4 		lsr	r4, r2, r3
 1953              	.LVL176:
1302:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
1303:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* calculate APB2 clock frequency */
1304:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     idx = GET_BITS(RCU_CFG0, 11, 13);
 1954              		.loc 1 1304 5 is_stmt 1 view .LVU482
 1955              		.loc 1 1304 11 is_stmt 0 view .LVU483
 1956 005a 4B68     		ldr	r3, [r1, #4]
 1957              	.LVL177:
 1958              		.loc 1 1304 9 view .LVU484
 1959 005c C3F3C223 		ubfx	r3, r3, #11, #3
 1960              	.LVL178:
1305:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     clk_exp = apb2_exp[idx];
 1961              		.loc 1 1305 5 is_stmt 1 view .LVU485
 1962              		.loc 1 1305 23 is_stmt 0 view .LVU486
 1963 0060 2033     		adds	r3, r3, #32
 1964              	.LVL179:
 1965              		.loc 1 1305 23 view .LVU487
ARM GAS  /tmp/cc143s6M.s 			page 59


 1966 0062 6B44     		add	r3, sp, r3
 1967              	.LVL180:
 1968              		.loc 1 1305 23 view .LVU488
 1969 0064 13F8203C 		ldrb	r3, [r3, #-32]	@ zero_extendqisi2
 1970              	.LVL181:
1306:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     apb2_freq = ahb_freq >> clk_exp;
 1971              		.loc 1 1306 5 is_stmt 1 view .LVU489
 1972              		.loc 1 1306 15 is_stmt 0 view .LVU490
 1973 0068 22FA03F3 		lsr	r3, r2, r3
 1974              	.LVL182:
1307:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     
1308:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* return the clocks frequency */
1309:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     switch(clock){
 1975              		.loc 1 1309 5 is_stmt 1 view .LVU491
 1976 006c BCF1030F 		cmp	ip, #3
 1977 0070 37D8     		bhi	.L151
 1978 0072 DFE80CF0 		tbb	[pc, ip]
 1979              	.L153:
 1980 0076 39       		.byte	(.L143-.L153)/2
 1981 0077 38       		.byte	(.L155-.L153)/2
 1982 0078 3B       		.byte	(.L154-.L153)/2
 1983 0079 3D       		.byte	(.L152-.L153)/2
 1984              	.LVL183:
 1985              		.p2align 1
 1986              	.L163:
1225:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 1987              		.loc 1 1225 9 view .LVU492
1225:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 1988              		.loc 1 1225 19 is_stmt 0 view .LVU493
 1989 007a 1F4B     		ldr	r3, .L164+4
 1990              	.LVL184:
1225:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** 
 1991              		.loc 1 1225 19 view .LVU494
 1992 007c 5B68     		ldr	r3, [r3, #4]
 1993              	.LVL185:
1227:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PLL clock source is HXTAL or IRC48M */
 1994              		.loc 1 1227 9 is_stmt 1 view .LVU495
1227:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PLL clock source is HXTAL or IRC48M */
 1995              		.loc 1 1227 11 is_stmt 0 view .LVU496
 1996 007e 13F4803F 		tst	r3, #65536
 1997 0082 0ED0     		beq	.L158
1229:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             
 1998              		.loc 1 1229 13 is_stmt 1 view .LVU497
1229:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             
 1999              		.loc 1 1229 26 is_stmt 0 view .LVU498
 2000 0084 1C4B     		ldr	r3, .L164+4
 2001              	.LVL186:
1229:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             
 2002              		.loc 1 1229 26 view .LVU499
 2003 0086 DB6A     		ldr	r3, [r3, #44]
 2004              	.LVL187:
1231:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 /* PLL clock source is HXTAL */
 2005              		.loc 1 1231 13 is_stmt 1 view .LVU500
1231:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 /* PLL clock source is HXTAL */
 2006              		.loc 1 1231 15 is_stmt 0 view .LVU501
 2007 0088 13F0804F 		tst	r3, #1073741824
 2008 008c 07D1     		bne	.L159
ARM GAS  /tmp/cc143s6M.s 			page 60


1233:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }else{
 2009              		.loc 1 1233 24 view .LVU502
 2010 008e 1B49     		ldr	r1, .L164+8
 2011              	.L146:
 2012              	.LVL188:
1240:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PREDV0 input source clock divided by 2 */
 2013              		.loc 1 1240 13 is_stmt 1 view .LVU503
1240:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PREDV0 input source clock divided by 2 */
 2014              		.loc 1 1240 26 is_stmt 0 view .LVU504
 2015 0090 194B     		ldr	r3, .L164+4
 2016              	.LVL189:
1240:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             /* PREDV0 input source clock divided by 2 */
 2017              		.loc 1 1240 26 view .LVU505
 2018 0092 5B68     		ldr	r3, [r3, #4]
 2019              	.LVL190:
1242:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 ck_src = HXTAL_VALUE/2U;
 2020              		.loc 1 1242 13 is_stmt 1 view .LVU506
1242:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****                 ck_src = HXTAL_VALUE/2U;
 2021              		.loc 1 1242 15 is_stmt 0 view .LVU507
 2022 0094 13F4003F 		tst	r3, #131072
 2023 0098 04D0     		beq	.L145
1243:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }
 2024              		.loc 1 1243 24 view .LVU508
 2025 009a 1949     		ldr	r1, .L164+12
 2026              	.LVL191:
1243:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }
 2027              		.loc 1 1243 24 view .LVU509
 2028 009c 02E0     		b	.L145
 2029              	.LVL192:
 2030              	.L159:
1236:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             }
 2031              		.loc 1 1236 24 view .LVU510
 2032 009e 1949     		ldr	r1, .L164+16
 2033 00a0 F6E7     		b	.L146
 2034              	.LVL193:
 2035              	.L158:
1261:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 2036              		.loc 1 1261 20 view .LVU511
 2037 00a2 1749     		ldr	r1, .L164+12
 2038              	.LVL194:
 2039              	.L145:
1265:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 2040              		.loc 1 1265 9 is_stmt 1 view .LVU512
1265:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 2041              		.loc 1 1265 17 is_stmt 0 view .LVU513
 2042 00a4 144A     		ldr	r2, .L164+4
 2043 00a6 5368     		ldr	r3, [r2, #4]
1265:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 2044              		.loc 1 1265 15 view .LVU514
 2045 00a8 C3F38343 		ubfx	r3, r3, #18, #4
 2046              	.LVL195:
1266:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x10U;
 2047              		.loc 1 1266 9 is_stmt 1 view .LVU515
1266:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x10U;
 2048              		.loc 1 1266 13 is_stmt 0 view .LVU516
 2049 00ac 5268     		ldr	r2, [r2, #4]
1266:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x10U;
ARM GAS  /tmp/cc143s6M.s 			page 61


 2050              		.loc 1 1266 11 view .LVU517
 2051 00ae 12F0006F 		tst	r2, #134217728
 2052 00b2 01D0     		beq	.L147
1267:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 2053              		.loc 1 1267 13 is_stmt 1 view .LVU518
1267:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 2054              		.loc 1 1267 19 is_stmt 0 view .LVU519
 2055 00b4 43F01003 		orr	r3, r3, #16
 2056              	.LVL196:
 2057              	.L147:
1269:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x20U;
 2058              		.loc 1 1269 9 is_stmt 1 view .LVU520
1269:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x20U;
 2059              		.loc 1 1269 13 is_stmt 0 view .LVU521
 2060 00b8 0F4A     		ldr	r2, .L164+4
 2061 00ba 5268     		ldr	r2, [r2, #4]
1269:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf |= 0x20U;
 2062              		.loc 1 1269 11 view .LVU522
 2063 00bc 12F0804F 		tst	r2, #1073741824
 2064 00c0 01D0     		beq	.L148
1270:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 2065              		.loc 1 1270 13 is_stmt 1 view .LVU523
1270:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 2066              		.loc 1 1270 19 is_stmt 0 view .LVU524
 2067 00c2 43F02003 		orr	r3, r3, #32
 2068              	.LVL197:
 2069              	.L148:
1272:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf += 2U;
 2070              		.loc 1 1272 9 is_stmt 1 view .LVU525
1272:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf += 2U;
 2071              		.loc 1 1272 11 is_stmt 0 view .LVU526
 2072 00c6 0E2B     		cmp	r3, #14
 2073 00c8 03D8     		bhi	.L149
1273:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else if((pllmf >= 15U) && (pllmf <= 62U)){
 2074              		.loc 1 1273 13 is_stmt 1 view .LVU527
1273:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else if((pllmf >= 15U) && (pllmf <= 62U)){
 2075              		.loc 1 1273 19 is_stmt 0 view .LVU528
 2076 00ca 981C     		adds	r0, r3, #2
 2077              	.LVL198:
 2078              	.L150:
1279:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     #ifdef GD32F30X_CL
 2079              		.loc 1 1279 9 is_stmt 1 view .LVU529
1279:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     #ifdef GD32F30X_CL
 2080              		.loc 1 1279 20 is_stmt 0 view .LVU530
 2081 00cc 01FB00F0 		mul	r0, r1, r0
 2082              	.LVL199:
1286:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     /* IRC8M is selected as CK_SYS */
 2083              		.loc 1 1286 9 is_stmt 1 view .LVU531
 2084 00d0 B0E7     		b	.L144
 2085              	.LVL200:
 2086              	.L149:
1274:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf += 1U;
 2087              		.loc 1 1274 15 view .LVU532
1274:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf += 1U;
 2088              		.loc 1 1274 33 is_stmt 0 view .LVU533
 2089 00d2 A3F10F02 		sub	r2, r3, #15
1274:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****             pllmf += 1U;
ARM GAS  /tmp/cc143s6M.s 			page 62


 2090              		.loc 1 1274 17 view .LVU534
 2091 00d6 2F2A     		cmp	r2, #47
 2092 00d8 01D8     		bhi	.L161
1275:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else{
 2093              		.loc 1 1275 13 is_stmt 1 view .LVU535
1275:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else{
 2094              		.loc 1 1275 19 is_stmt 0 view .LVU536
 2095 00da 581C     		adds	r0, r3, #1
 2096              	.LVL201:
1275:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }else{
 2097              		.loc 1 1275 19 view .LVU537
 2098 00dc F6E7     		b	.L150
 2099              	.LVL202:
 2100              	.L161:
1277:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         }
 2101              		.loc 1 1277 19 view .LVU538
 2102 00de 3F20     		movs	r0, #63
 2103 00e0 F4E7     		b	.L150
 2104              	.LVL203:
 2105              	.L151:
 2106              		.loc 1 1309 5 view .LVU539
 2107 00e2 0020     		movs	r0, #0
 2108              	.LVL204:
 2109              		.loc 1 1309 5 view .LVU540
 2110 00e4 00E0     		b	.L143
 2111              	.LVL205:
 2112              	.L155:
1310:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case CK_SYS:
1311:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         ck_freq = cksys_freq;
1312:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1313:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case CK_AHB:
1314:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         ck_freq = ahb_freq;
 2113              		.loc 1 1314 9 is_stmt 1 view .LVU541
1315:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 2114              		.loc 1 1315 9 view .LVU542
1314:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 2115              		.loc 1 1314 17 is_stmt 0 view .LVU543
 2116 00e6 1046     		mov	r0, r2
 2117              	.LVL206:
 2118              	.L143:
1316:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case CK_APB1:
1317:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         ck_freq = apb1_freq;
1318:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1319:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case CK_APB2:
1320:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         ck_freq = apb2_freq;
1321:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1322:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     default:
1323:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
1324:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     }
1325:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     return ck_freq;
1326:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 2119              		.loc 1 1326 1 view .LVU544
 2120 00e8 08B0     		add	sp, sp, #32
 2121              	.LCFI4:
 2122              		.cfi_remember_state
 2123              		.cfi_def_cfa_offset 8
 2124              		@ sp needed
ARM GAS  /tmp/cc143s6M.s 			page 63


 2125 00ea 10BD     		pop	{r4, pc}
 2126              	.LVL207:
 2127              	.L154:
 2128              	.LCFI5:
 2129              		.cfi_restore_state
1317:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 2130              		.loc 1 1317 9 is_stmt 1 view .LVU545
1318:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case CK_APB2:
 2131              		.loc 1 1318 9 view .LVU546
1317:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 2132              		.loc 1 1317 17 is_stmt 0 view .LVU547
 2133 00ec 2046     		mov	r0, r4
 2134              	.LVL208:
1318:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     case CK_APB2:
 2135              		.loc 1 1318 9 view .LVU548
 2136 00ee FBE7     		b	.L143
 2137              	.LVL209:
 2138              	.L152:
1320:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 2139              		.loc 1 1320 9 is_stmt 1 view .LVU549
1321:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****     default:
 2140              		.loc 1 1321 9 view .LVU550
1320:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c ****         break;
 2141              		.loc 1 1320 17 is_stmt 0 view .LVU551
 2142 00f0 1846     		mov	r0, r3
 2143              	.LVL210:
1325:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 2144              		.loc 1 1325 5 is_stmt 1 view .LVU552
1325:Drivers/GD32F30x_standard_peripheral/Source/gd32f30x_rcu.c **** }
 2145              		.loc 1 1325 12 is_stmt 0 view .LVU553
 2146 00f2 F9E7     		b	.L143
 2147              	.L165:
 2148              		.align	2
 2149              	.L164:
 2150 00f4 00000000 		.word	.LANCHOR0
 2151 00f8 00100240 		.word	1073876992
 2152 00fc 00127A00 		.word	8000000
 2153 0100 00093D00 		.word	4000000
 2154 0104 006CDC02 		.word	48000000
 2155              		.cfi_endproc
 2156              	.LFE154:
 2158              		.section	.rodata
 2159              		.align	2
 2160              		.set	.LANCHOR0,. + 0
 2161              	.LC0:
 2162 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 2162      00000000 
 2162      01020304 
 2162      06
 2163 000d 070809   		.ascii	"\007\010\011"
 2164              	.LC1:
 2165 0010 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 2165      01020304 
 2166              		.text
 2167              	.Letext0:
 2168              		.file 2 "/home/arashamf/soft/ARM_toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/m
 2169              		.file 3 "/home/arashamf/soft/ARM_toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/s
ARM GAS  /tmp/cc143s6M.s 			page 64


 2170              		.file 4 "Drivers/CMSIS/GD/GD32F30x/Include/gd32f30x.h"
 2171              		.file 5 "Drivers/GD32F30x_standard_peripheral/Include/gd32f30x_rcu.h"
ARM GAS  /tmp/cc143s6M.s 			page 65


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f30x_rcu.c
     /tmp/cc143s6M.s:18     .text.rcu_periph_clock_enable:0000000000000000 $t
     /tmp/cc143s6M.s:24     .text.rcu_periph_clock_enable:0000000000000000 rcu_periph_clock_enable
     /tmp/cc143s6M.s:54     .text.rcu_periph_clock_disable:0000000000000000 $t
     /tmp/cc143s6M.s:60     .text.rcu_periph_clock_disable:0000000000000000 rcu_periph_clock_disable
     /tmp/cc143s6M.s:89     .text.rcu_periph_clock_sleep_enable:0000000000000000 $t
     /tmp/cc143s6M.s:95     .text.rcu_periph_clock_sleep_enable:0000000000000000 rcu_periph_clock_sleep_enable
     /tmp/cc143s6M.s:124    .text.rcu_periph_clock_sleep_disable:0000000000000000 $t
     /tmp/cc143s6M.s:130    .text.rcu_periph_clock_sleep_disable:0000000000000000 rcu_periph_clock_sleep_disable
     /tmp/cc143s6M.s:159    .text.rcu_periph_reset_enable:0000000000000000 $t
     /tmp/cc143s6M.s:165    .text.rcu_periph_reset_enable:0000000000000000 rcu_periph_reset_enable
     /tmp/cc143s6M.s:194    .text.rcu_periph_reset_disable:0000000000000000 $t
     /tmp/cc143s6M.s:200    .text.rcu_periph_reset_disable:0000000000000000 rcu_periph_reset_disable
     /tmp/cc143s6M.s:229    .text.rcu_bkp_reset_enable:0000000000000000 $t
     /tmp/cc143s6M.s:235    .text.rcu_bkp_reset_enable:0000000000000000 rcu_bkp_reset_enable
     /tmp/cc143s6M.s:253    .text.rcu_bkp_reset_enable:000000000000000c $d
     /tmp/cc143s6M.s:258    .text.rcu_bkp_reset_disable:0000000000000000 $t
     /tmp/cc143s6M.s:264    .text.rcu_bkp_reset_disable:0000000000000000 rcu_bkp_reset_disable
     /tmp/cc143s6M.s:282    .text.rcu_bkp_reset_disable:000000000000000c $d
     /tmp/cc143s6M.s:287    .text.rcu_system_clock_source_config:0000000000000000 $t
     /tmp/cc143s6M.s:293    .text.rcu_system_clock_source_config:0000000000000000 rcu_system_clock_source_config
     /tmp/cc143s6M.s:322    .text.rcu_system_clock_source_config:0000000000000010 $d
     /tmp/cc143s6M.s:327    .text.rcu_system_clock_source_get:0000000000000000 $t
     /tmp/cc143s6M.s:333    .text.rcu_system_clock_source_get:0000000000000000 rcu_system_clock_source_get
     /tmp/cc143s6M.s:350    .text.rcu_system_clock_source_get:000000000000000c $d
     /tmp/cc143s6M.s:355    .text.rcu_ahb_clock_config:0000000000000000 $t
     /tmp/cc143s6M.s:361    .text.rcu_ahb_clock_config:0000000000000000 rcu_ahb_clock_config
     /tmp/cc143s6M.s:390    .text.rcu_ahb_clock_config:0000000000000010 $d
     /tmp/cc143s6M.s:395    .text.rcu_apb1_clock_config:0000000000000000 $t
     /tmp/cc143s6M.s:401    .text.rcu_apb1_clock_config:0000000000000000 rcu_apb1_clock_config
     /tmp/cc143s6M.s:430    .text.rcu_apb1_clock_config:0000000000000010 $d
     /tmp/cc143s6M.s:435    .text.rcu_apb2_clock_config:0000000000000000 $t
     /tmp/cc143s6M.s:441    .text.rcu_apb2_clock_config:0000000000000000 rcu_apb2_clock_config
     /tmp/cc143s6M.s:470    .text.rcu_apb2_clock_config:0000000000000010 $d
     /tmp/cc143s6M.s:475    .text.rcu_ckout0_config:0000000000000000 $t
     /tmp/cc143s6M.s:481    .text.rcu_ckout0_config:0000000000000000 rcu_ckout0_config
     /tmp/cc143s6M.s:510    .text.rcu_ckout0_config:0000000000000010 $d
     /tmp/cc143s6M.s:515    .text.rcu_pll_config:0000000000000000 $t
     /tmp/cc143s6M.s:521    .text.rcu_pll_config:0000000000000000 rcu_pll_config
     /tmp/cc143s6M.s:557    .text.rcu_pll_config:0000000000000014 $d
     /tmp/cc143s6M.s:562    .text.rcu_pllpresel_config:0000000000000000 $t
     /tmp/cc143s6M.s:568    .text.rcu_pllpresel_config:0000000000000000 rcu_pllpresel_config
     /tmp/cc143s6M.s:598    .text.rcu_pllpresel_config:0000000000000010 $d
     /tmp/cc143s6M.s:603    .text.rcu_predv0_config:0000000000000000 $t
     /tmp/cc143s6M.s:609    .text.rcu_predv0_config:0000000000000000 rcu_predv0_config
     /tmp/cc143s6M.s:648    .text.rcu_predv0_config:0000000000000018 $d
     /tmp/cc143s6M.s:653    .text.rcu_adc_clock_config:0000000000000000 $t
     /tmp/cc143s6M.s:659    .text.rcu_adc_clock_config:0000000000000000 rcu_adc_clock_config
     /tmp/cc143s6M.s:693    .text.rcu_adc_clock_config:000000000000001a $d
     /tmp/cc143s6M.s:705    .text.rcu_adc_clock_config:0000000000000026 $t
     /tmp/cc143s6M.s:758    .text.rcu_adc_clock_config:0000000000000050 $d
     /tmp/cc143s6M.s:765    .text.rcu_usb_clock_config:0000000000000000 $t
     /tmp/cc143s6M.s:771    .text.rcu_usb_clock_config:0000000000000000 rcu_usb_clock_config
     /tmp/cc143s6M.s:800    .text.rcu_usb_clock_config:0000000000000010 $d
     /tmp/cc143s6M.s:805    .text.rcu_rtc_clock_config:0000000000000000 $t
     /tmp/cc143s6M.s:811    .text.rcu_rtc_clock_config:0000000000000000 rcu_rtc_clock_config
ARM GAS  /tmp/cc143s6M.s 			page 66


     /tmp/cc143s6M.s:840    .text.rcu_rtc_clock_config:0000000000000010 $d
     /tmp/cc143s6M.s:845    .text.rcu_ck48m_clock_config:0000000000000000 $t
     /tmp/cc143s6M.s:851    .text.rcu_ck48m_clock_config:0000000000000000 rcu_ck48m_clock_config
     /tmp/cc143s6M.s:880    .text.rcu_ck48m_clock_config:0000000000000014 $d
     /tmp/cc143s6M.s:885    .text.rcu_flag_get:0000000000000000 $t
     /tmp/cc143s6M.s:891    .text.rcu_flag_get:0000000000000000 rcu_flag_get
     /tmp/cc143s6M.s:925    .text.rcu_all_reset_flag_clear:0000000000000000 $t
     /tmp/cc143s6M.s:931    .text.rcu_all_reset_flag_clear:0000000000000000 rcu_all_reset_flag_clear
     /tmp/cc143s6M.s:949    .text.rcu_all_reset_flag_clear:000000000000000c $d
     /tmp/cc143s6M.s:954    .text.rcu_interrupt_flag_get:0000000000000000 $t
     /tmp/cc143s6M.s:960    .text.rcu_interrupt_flag_get:0000000000000000 rcu_interrupt_flag_get
     /tmp/cc143s6M.s:994    .text.rcu_interrupt_flag_clear:0000000000000000 $t
     /tmp/cc143s6M.s:1000   .text.rcu_interrupt_flag_clear:0000000000000000 rcu_interrupt_flag_clear
     /tmp/cc143s6M.s:1029   .text.rcu_interrupt_enable:0000000000000000 $t
     /tmp/cc143s6M.s:1035   .text.rcu_interrupt_enable:0000000000000000 rcu_interrupt_enable
     /tmp/cc143s6M.s:1064   .text.rcu_interrupt_disable:0000000000000000 $t
     /tmp/cc143s6M.s:1070   .text.rcu_interrupt_disable:0000000000000000 rcu_interrupt_disable
     /tmp/cc143s6M.s:1099   .text.rcu_lxtal_drive_capability_config:0000000000000000 $t
     /tmp/cc143s6M.s:1105   .text.rcu_lxtal_drive_capability_config:0000000000000000 rcu_lxtal_drive_capability_config
     /tmp/cc143s6M.s:1134   .text.rcu_lxtal_drive_capability_config:0000000000000010 $d
     /tmp/cc143s6M.s:1139   .text.rcu_osci_stab_wait:0000000000000000 $t
     /tmp/cc143s6M.s:1145   .text.rcu_osci_stab_wait:0000000000000000 rcu_osci_stab_wait
     /tmp/cc143s6M.s:1443   .text.rcu_osci_stab_wait:0000000000000114 $d
     /tmp/cc143s6M.s:1448   .text.rcu_deinit:0000000000000000 $t
     /tmp/cc143s6M.s:1454   .text.rcu_deinit:0000000000000000 rcu_deinit
     /tmp/cc143s6M.s:1508   .text.rcu_deinit:000000000000004c $d
     /tmp/cc143s6M.s:1513   .text.rcu_osci_on:0000000000000000 $t
     /tmp/cc143s6M.s:1519   .text.rcu_osci_on:0000000000000000 rcu_osci_on
     /tmp/cc143s6M.s:1548   .text.rcu_osci_off:0000000000000000 $t
     /tmp/cc143s6M.s:1554   .text.rcu_osci_off:0000000000000000 rcu_osci_off
     /tmp/cc143s6M.s:1583   .text.rcu_osci_bypass_mode_enable:0000000000000000 $t
     /tmp/cc143s6M.s:1589   .text.rcu_osci_bypass_mode_enable:0000000000000000 rcu_osci_bypass_mode_enable
     /tmp/cc143s6M.s:1646   .text.rcu_osci_bypass_mode_enable:0000000000000034 $d
     /tmp/cc143s6M.s:1651   .text.rcu_osci_bypass_mode_disable:0000000000000000 $t
     /tmp/cc143s6M.s:1657   .text.rcu_osci_bypass_mode_disable:0000000000000000 rcu_osci_bypass_mode_disable
     /tmp/cc143s6M.s:1714   .text.rcu_osci_bypass_mode_disable:0000000000000034 $d
     /tmp/cc143s6M.s:1719   .text.rcu_hxtal_clock_monitor_enable:0000000000000000 $t
     /tmp/cc143s6M.s:1725   .text.rcu_hxtal_clock_monitor_enable:0000000000000000 rcu_hxtal_clock_monitor_enable
     /tmp/cc143s6M.s:1743   .text.rcu_hxtal_clock_monitor_enable:000000000000000c $d
     /tmp/cc143s6M.s:1748   .text.rcu_hxtal_clock_monitor_disable:0000000000000000 $t
     /tmp/cc143s6M.s:1754   .text.rcu_hxtal_clock_monitor_disable:0000000000000000 rcu_hxtal_clock_monitor_disable
     /tmp/cc143s6M.s:1772   .text.rcu_hxtal_clock_monitor_disable:000000000000000c $d
     /tmp/cc143s6M.s:1777   .text.rcu_irc8m_adjust_value_set:0000000000000000 $t
     /tmp/cc143s6M.s:1783   .text.rcu_irc8m_adjust_value_set:0000000000000000 rcu_irc8m_adjust_value_set
     /tmp/cc143s6M.s:1816   .text.rcu_irc8m_adjust_value_set:0000000000000014 $d
     /tmp/cc143s6M.s:1821   .text.rcu_deepsleep_voltage_set:0000000000000000 $t
     /tmp/cc143s6M.s:1827   .text.rcu_deepsleep_voltage_set:0000000000000000 rcu_deepsleep_voltage_set
     /tmp/cc143s6M.s:1848   .text.rcu_deepsleep_voltage_set:000000000000000c $d
     /tmp/cc143s6M.s:1853   .text.rcu_clock_freq_get:0000000000000000 $t
     /tmp/cc143s6M.s:1859   .text.rcu_clock_freq_get:0000000000000000 rcu_clock_freq_get
     /tmp/cc143s6M.s:1980   .text.rcu_clock_freq_get:0000000000000076 $d
     /tmp/cc143s6M.s:1985   .text.rcu_clock_freq_get:000000000000007a $t
     /tmp/cc143s6M.s:2150   .text.rcu_clock_freq_get:00000000000000f4 $d
     /tmp/cc143s6M.s:2159   .rodata:0000000000000000 $d

NO UNDEFINED SYMBOLS
