v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 48300 46400 1 0 0 opamp-1.sym
{
T 49000 47200 5 10 0 0 0 0 1
device=OPAMP
T 49000 47000 5 10 1 1 0 0 1
refdes=U1
T 49000 47800 5 10 0 0 0 0 1
symversion=0.1
}
C 48300 45600 1 0 0 resistor-1.sym
{
T 48600 46000 5 10 0 0 0 0 1
device=RESISTOR
T 48500 45900 5 10 1 1 0 0 1
refdes=RA
T 48500 45400 5 10 1 1 0 0 1
value=10k
}
C 48000 45300 1 270 0 resistor-1.sym
{
T 48400 45000 5 10 0 0 270 0 1
device=RESISTOR
T 48300 45100 5 10 1 1 270 0 1
refdes=RB
T 48300 44600 5 10 1 1 0 0 1
value=5.5k
}
C 46100 46900 1 0 0 resistor-1.sym
{
T 46400 47300 5 10 0 0 0 0 1
device=RESISTOR
T 46300 47200 5 10 1 1 0 0 1
refdes=R2
T 46300 46700 5 10 1 1 0 0 1
value=10k
}
C 44800 46900 1 0 0 resistor-1.sym
{
T 45100 47300 5 10 0 0 0 0 1
device=RESISTOR
T 45000 47200 5 10 1 1 0 0 1
refdes=R1
T 44900 46700 5 10 1 1 0 0 1
value=10k
}
C 47400 46600 1 270 0 capacitor-1.sym
{
T 48100 46400 5 10 0 0 270 0 1
device=CAPACITOR
T 47900 46400 5 10 1 1 270 0 1
refdes=C2
T 48300 46400 5 10 0 0 270 0 1
symversion=0.1
T 46900 46100 5 10 1 1 0 0 1
value=0.1u
}
C 47100 47900 1 0 0 capacitor-1.sym
{
T 47300 48600 5 10 0 0 0 0 1
device=CAPACITOR
T 47300 48400 5 10 1 1 0 0 1
value=0.1u
T 47300 48800 5 10 0 0 0 0 1
symversion=0.1
T 47100 47900 5 10 1 1 0 0 1
refdes=C1
}
N 47000 47000 48300 47000 4
N 47600 46600 47600 47000 4
N 49200 45700 49300 45700 4
N 49300 45700 49300 48100 4
N 49300 48100 48000 48100 4
N 47100 48100 45900 48100 4
N 45900 48100 45900 47000 4
N 45700 47000 46100 47000 4
N 48100 45300 48100 46600 4
N 48100 46600 48300 46600 4
N 48300 45700 48100 45700 4
C 47500 43900 1 0 0 gnd-1.sym
N 47600 44200 47600 45700 4
N 47600 44400 48100 44400 4
C 49700 46700 1 0 0 output-1.sym
{
T 49800 47000 5 10 0 0 0 0 1
device=OUTPUT
}
C 43600 46900 1 0 0 input-1.sym
{
T 43600 47200 5 10 0 0 0 0 1
device=INPUT
}
N 44400 47000 44800 47000 4
N 49700 46800 49300 46800 4
