

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Wed Apr 26 22:35:38 2017

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        dct.prj
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.40|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  871|  871|  306|  306| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_Loop_Row_DCT_Loop_pr_fu_110  |Loop_Row_DCT_Loop_pr  |  305|  305|  305|  305|   none  |
        |grp_Loop_Col_DCT_Loop_pr_fu_139  |Loop_Col_DCT_Loop_pr  |  297|  297|  297|  297|   none  |
        |grp_write_data_fu_161            |write_data            |   66|   66|   66|   66|   none  |
        |grp_read_data_fu_168             |read_data             |   66|   66|   66|   66|   none  |
        |grp_Loop_Xpose_Row_Outer_fu_190  |Loop_Xpose_Row_Outer  |   66|   66|   66|   66|   none  |
        |grp_Loop_Xpose_Col_Outer_fu_196  |Loop_Xpose_Col_Outer  |   66|   66|   66|   66|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     19|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     16|    1205|    640|
|Memory           |        8|      -|     512|     32|
|Multiplexer      |        -|      -|       -|      8|
|Register         |        -|      -|       8|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        8|     16|    1725|    699|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      7|       1|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Loop_Col_DCT_Loop_pr_U0  |Loop_Col_DCT_Loop_pr  |        0|      8|  549|  176|
    |Loop_Row_DCT_Loop_pr_U0  |Loop_Row_DCT_Loop_pr  |        0|      8|  531|  220|
    |Loop_Xpose_Col_Outer_U0  |Loop_Xpose_Col_Outer  |        0|      0|   30|   64|
    |Loop_Xpose_Row_Outer_U0  |Loop_Xpose_Row_Outer  |        0|      0|   30|   64|
    |read_data_U0             |read_data             |        0|      0|   33|   54|
    |write_data_U0            |write_data            |        0|      0|   32|   62|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     16| 1205|  640|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+------------------+---------+----+----+------+-----+------+-------------+
    |     Memory     |      Module      | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------+---------+----+----+------+-----+------+-------------+
    |buf_2d_in_0_U   |dct_buf_2d_in_0   |        0|  64|   4|     8|   16|     2|          256|
    |buf_2d_in_1_U   |dct_buf_2d_in_0   |        0|  64|   4|     8|   16|     2|          256|
    |buf_2d_in_2_U   |dct_buf_2d_in_0   |        0|  64|   4|     8|   16|     2|          256|
    |buf_2d_in_3_U   |dct_buf_2d_in_0   |        0|  64|   4|     8|   16|     2|          256|
    |buf_2d_in_4_U   |dct_buf_2d_in_0   |        0|  64|   4|     8|   16|     2|          256|
    |buf_2d_in_5_U   |dct_buf_2d_in_0   |        0|  64|   4|     8|   16|     2|          256|
    |buf_2d_in_6_U   |dct_buf_2d_in_0   |        0|  64|   4|     8|   16|     2|          256|
    |buf_2d_in_7_U   |dct_buf_2d_in_0   |        0|  64|   4|     8|   16|     2|          256|
    |col_inbuf_U     |dct_col_inbuf     |        2|   0|   0|    64|   16|     2|         2048|
    |row_outbuf_i_U  |dct_row_outbuf_i  |        2|   0|   0|    64|   16|     2|         2048|
    |col_outbuf_i_U  |dct_row_outbuf_i  |        2|   0|   0|    64|   16|     2|         2048|
    |buf_2d_out_U    |dct_row_outbuf_i  |        2|   0|   0|    64|   16|     2|         2048|
    +----------------+------------------+---------+----+----+------+-----+------+-------------+
    |Total           |                  |        8| 512|  32|   320|  192|    24|        10240|
    +----------------+------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Loop_Row_DCT_Loop_pr_U0_ap_start   |    and   |      0|  0|   1|           1|           1|
    |ap_channel_done_buf_2d_in_0        |    and   |      0|  0|   1|           1|           1|
    |ap_channel_done_buf_2d_in_1        |    and   |      0|  0|   1|           1|           1|
    |ap_channel_done_buf_2d_in_2        |    and   |      0|  0|   1|           1|           1|
    |ap_channel_done_buf_2d_in_3        |    and   |      0|  0|   1|           1|           1|
    |ap_channel_done_buf_2d_in_4        |    and   |      0|  0|   1|           1|           1|
    |ap_channel_done_buf_2d_in_5        |    and   |      0|  0|   1|           1|           1|
    |ap_channel_done_buf_2d_in_6        |    and   |      0|  0|   1|           1|           1|
    |ap_channel_done_buf_2d_in_7        |    and   |      0|  0|   1|           1|           1|
    |ap_idle                            |    and   |      0|  0|   1|           1|           1|
    |read_data_U0_ap_continue           |    and   |      0|  0|   1|           1|           1|
    |ap_sync_channel_write_buf_2d_in_0  |    or    |      0|  0|   1|           1|           1|
    |ap_sync_channel_write_buf_2d_in_1  |    or    |      0|  0|   1|           1|           1|
    |ap_sync_channel_write_buf_2d_in_2  |    or    |      0|  0|   1|           1|           1|
    |ap_sync_channel_write_buf_2d_in_3  |    or    |      0|  0|   1|           1|           1|
    |ap_sync_channel_write_buf_2d_in_4  |    or    |      0|  0|   1|           1|           1|
    |ap_sync_channel_write_buf_2d_in_5  |    or    |      0|  0|   1|           1|           1|
    |ap_sync_channel_write_buf_2d_in_6  |    or    |      0|  0|   1|           1|           1|
    |ap_sync_channel_write_buf_2d_in_7  |    or    |      0|  0|   1|           1|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  19|          19|          19|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_buf_2d_in_0  |   1|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_1  |   1|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_2  |   1|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_3  |   1|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_4  |   1|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_5  |   1|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_6  |   1|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_7  |   1|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |   8|         16|    8|         16|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_buf_2d_in_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_7  |  1|   0|    1|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  |  8|   0|    8|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d0         | out |   16|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|input_r_we0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_address1   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce1        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d1         | out |   16|  ap_memory |    input_r   |     array    |
|input_r_q1         |  in |   16|  ap_memory |    input_r   |     array    |
|input_r_we1        | out |    1|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
|output_r_q0        |  in |   16|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_address1  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce1       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d1        | out |   16|  ap_memory |   output_r   |     array    |
|output_r_q1        |  in |   16|  ap_memory |   output_r   |     array    |
|output_r_we1       | out |    1|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

