//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Wed Sep 17 18:09:34 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/debugger/ip_debugger.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  w_bus_vdp_rdata_en,
  slot_wait_d_4,
  slot_rd_n_d,
  slot_wr_n_d,
  slot_iorq_n_d,
  ff_reset_n2_1,
  ff_busy,
  ff_bus_ready,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d,
  p_slot_data_0_7,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  ff_rdata
)
;
input clk85m;
input n36_6;
input w_bus_vdp_rdata_en;
input slot_wait_d_4;
input slot_rd_n_d;
input slot_wr_n_d;
input slot_iorq_n_d;
input ff_reset_n2_1;
input ff_busy;
input ff_bus_ready;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d;
output p_slot_data_0_7;
output w_bus_valid;
output [7:0] w_bus_wdata;
output [1:0] w_bus_address;
output [7:0] ff_rdata;
wire w_active;
wire n230_5;
wire n227_3;
wire ff_write_9;
wire ff_ioreq_7;
wire n73_5;
wire ff_write_10;
wire n89_7;
wire n89_8;
wire n73_7;
wire n89_10;
wire n20_11;
wire n23_7;
wire n92_10;
wire ff_active;
wire ff_initial_busy;
wire ff_slot_rd_n;
wire ff_slot_wr_n;
wire ff_slot_ioreq_n;
wire ff_pre_slot_rd_n;
wire ff_pre_slot_wr_n;
wire ff_pre_slot_ioreq_n;
wire ff_iorq_wr;
wire ff_iorq_rd;
wire ff_slot_address_7_7;
wire ff_slot_data_7_6;
wire [7:0] ff_slot_address;
wire VCC;
wire GND;
  LUT2 w_active_s0 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s0.INIT=4'hE;
  LUT2 n230_s2 (
    .F(n230_5),
    .I0(w_bus_ioreq),
    .I1(ff_reset_n2_1) 
);
defparam n230_s2.INIT=4'h7;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h8;
  LUT2 n227_s0 (
    .F(n227_3),
    .I0(ff_reset_n2_1),
    .I1(n73_7) 
);
defparam n227_s0.INIT=4'h8;
  LUT4 ff_write_s6 (
    .F(ff_write_9),
    .I0(ff_write_10),
    .I1(w_bus_write),
    .I2(ff_ioreq_7),
    .I3(ff_reset_n2_1) 
);
defparam ff_write_s6.INIT=16'h5CFF;
  LUT2 ff_ioreq_s4 (
    .F(ff_ioreq_7),
    .I0(w_bus_valid),
    .I1(ff_active) 
);
defparam ff_ioreq_s4.INIT=4'h1;
  LUT4 n73_s2 (
    .F(n73_5),
    .I0(ff_busy),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq),
    .I3(w_bus_valid) 
);
defparam n73_s2.INIT=16'h4F00;
  LUT2 ff_write_s7 (
    .F(ff_write_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam ff_write_s7.INIT=4'h4;
  LUT3 n89_s2 (
    .F(n89_7),
    .I0(ff_slot_address[2]),
    .I1(ff_slot_address[3]),
    .I2(n89_8) 
);
defparam n89_s2.INIT=8'h40;
  LUT4 n89_s3 (
    .F(n89_8),
    .I0(ff_slot_address[4]),
    .I1(ff_slot_address[5]),
    .I2(ff_slot_address[6]),
    .I3(ff_slot_address[7]) 
);
defparam n89_s3.INIT=16'h0100;
  LUT4 n73_s3 (
    .F(n73_7),
    .I0(w_active),
    .I1(w_bus_valid),
    .I2(ff_active),
    .I3(n89_7) 
);
defparam n73_s3.INIT=16'h0200;
  LUT2 p_slot_data_0_s3 (
    .F(p_slot_data_0_7),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam p_slot_data_0_s3.INIT=4'h7;
  LUT4 n89_s4 (
    .F(n89_10),
    .I0(n89_7),
    .I1(ff_active),
    .I2(ff_iorq_wr),
    .I3(ff_iorq_rd) 
);
defparam n89_s4.INIT=16'hEEE0;
  LUT4 n20_s3 (
    .F(n20_11),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_wr_n),
    .I2(ff_iorq_wr),
    .I3(ff_initial_busy) 
);
defparam n20_s3.INIT=16'hF011;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_rd_n),
    .I2(ff_iorq_rd),
    .I3(ff_initial_busy) 
);
defparam n23_s3.INIT=16'hF011;
  LUT3 n92_s4 (
    .F(n92_10),
    .I0(n73_7),
    .I1(n73_5),
    .I2(w_bus_valid) 
);
defparam n92_s4.INIT=8'h1E;
  DFFE ff_slot_address_7_s0 (
    .Q(ff_slot_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_6_s0 (
    .Q(ff_slot_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_5_s0 (
    .Q(ff_slot_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_4_s0 (
    .Q(ff_slot_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_3_s0 (
    .Q(ff_slot_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_2_s0 (
    .Q(ff_slot_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_1_s0 (
    .Q(ff_slot_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_0_s0 (
    .Q(ff_slot_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFR ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_active_s0.INIT=1'b0;
  DFFRE ff_ioreq_s0 (
    .Q(w_bus_ioreq),
    .D(n89_10),
    .CLK(clk85m),
    .CE(ff_ioreq_7),
    .RESET(n36_6) 
);
defparam ff_ioreq_s0.INIT=1'b0;
  DFFE ff_bus_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(ff_slot_address[1]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFE ff_bus_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(ff_slot_address[0]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_7_s0.INIT=1'b0;
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_6_s0.INIT=1'b0;
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_5_s0.INIT=1'b0;
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_4_s0.INIT=1'b0;
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_3_s0.INIT=1'b0;
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_2_s0.INIT=1'b0;
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_1_s0.INIT=1'b0;
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_0_s0.INIT=1'b0;
  DFFS ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(slot_wait_d_4),
    .CLK(clk85m),
    .SET(n36_6) 
);
defparam ff_initial_busy_s0.INIT=1'b1;
  DFF ff_write_s2 (
    .Q(w_bus_write),
    .D(ff_write_9),
    .CLK(clk85m) 
);
defparam ff_write_s2.INIT=1'b0;
  DFFS ff_slot_rd_n_s1 (
    .Q(ff_slot_rd_n),
    .D(ff_pre_slot_rd_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_slot_wr_n_s1 (
    .Q(ff_slot_wr_n),
    .D(ff_pre_slot_wr_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_slot_ioreq_n_s1 (
    .Q(ff_slot_ioreq_n),
    .D(ff_pre_slot_ioreq_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_ioreq_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_rd_n_s1 (
    .Q(ff_pre_slot_rd_n),
    .D(slot_rd_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_wr_n_s1 (
    .Q(ff_pre_slot_wr_n),
    .D(slot_wr_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_ioreq_n_s1 (
    .Q(ff_pre_slot_ioreq_n),
    .D(slot_iorq_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_ioreq_n_s1.INIT=1'b1;
  DFFC ff_iorq_wr_s3 (
    .Q(ff_iorq_wr),
    .D(n20_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_wr_s3.INIT=1'b0;
  DFFC ff_iorq_rd_s2 (
    .Q(ff_iorq_rd),
    .D(n23_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_rd_s2.INIT=1'b0;
  DFFR ff_valid_s2 (
    .Q(w_bus_valid),
    .D(n92_10),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_valid_s2.INIT=1'b0;
  INV ff_slot_address_7_s3 (
    .O(ff_slot_address_7_7),
    .I(ff_slot_ioreq_n) 
);
  INV ff_slot_data_7_s3 (
    .O(ff_slot_data_7_6),
    .I(ff_slot_wr_n) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  w_status_command_execute,
  n1199_9,
  w_status_border_detect,
  ff_border_detect_9,
  w_pre_vram_refresh,
  ff_vram_refresh,
  n198_5,
  ff_v_active_8,
  w_status_transfer_ready,
  w_sprite_collision,
  w_bus_ioreq,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  w_status_border_position,
  w_screen_pos_y,
  ff_half_count,
  w_register_write,
  w_pulse1,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  reg_yjk_mode,
  reg_yae_mode,
  reg_ext_palette_mode,
  reg_vram256k_mode,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  n1864_4,
  n1876_4,
  n1902_4,
  n1909_4,
  n1131_37,
  n1133_37,
  ff_vram_valid_8,
  ff_vram_address_17_7,
  n1232_14,
  n1130_44,
  ff_busy,
  w_pulse2,
  n1232_20,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_text_back_color,
  reg_blink_period,
  ff_status_register_pointer,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_bus_vdp_rdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input w_status_command_execute;
input n1199_9;
input w_status_border_detect;
input ff_border_detect_9;
input w_pre_vram_refresh;
input ff_vram_refresh;
input n198_5;
input ff_v_active_8;
input w_status_transfer_ready;
input w_sprite_collision;
input w_bus_ioreq;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [1:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input [8:0] w_status_border_position;
input [7:0] w_screen_pos_y;
input [12:0] ff_half_count;
output w_register_write;
output w_pulse1;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output reg_yjk_mode;
output reg_yae_mode;
output reg_ext_palette_mode;
output reg_vram256k_mode;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output n1864_4;
output n1876_4;
output n1902_4;
output n1909_4;
output n1131_37;
output n1133_37;
output ff_vram_valid_8;
output ff_vram_address_17_7;
output n1232_14;
output n1130_44;
output ff_busy;
output w_pulse2;
output n1232_20;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [17:10] reg_pattern_name_table_base;
output [17:6] reg_color_table_base;
output [17:11] reg_pattern_generator_table_base;
output [17:7] reg_sprite_attribute_table_base;
output [17:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_text_back_color;
output [7:0] reg_blink_period;
output [3:0] ff_status_register_pointer;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [4:0] w_palette_r;
output [4:0] w_palette_g;
output [4:0] w_palette_b;
output [7:0] w_bus_vdp_rdata;
output [17:0] w_cpu_vram_address;
output [7:0] w_palette_num;
wire n1137_28;
wire n1137_29;
wire n23_3;
wire n26_5;
wire n30_4;
wire n96_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n127_3;
wire n128_3;
wire n200_3;
wire n201_3;
wire n202_3;
wire n203_3;
wire n204_3;
wire n205_3;
wire n381_3;
wire n382_3;
wire n383_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n394_3;
wire n395_3;
wire n396_3;
wire n397_3;
wire n398_3;
wire n932_3;
wire n933_3;
wire n987_3;
wire n988_3;
wire n989_3;
wire n995_3;
wire n996_3;
wire n997_3;
wire n1062_3;
wire n1063_3;
wire n1064_3;
wire n1065_3;
wire n1066_3;
wire n1067_3;
wire n1068_3;
wire n1069_3;
wire n1175_3;
wire n1176_3;
wire n1177_3;
wire n1178_3;
wire n1179_3;
wire n1180_3;
wire n1181_3;
wire n1182_3;
wire n1739_4;
wire n1759_3;
wire n1130_37;
wire n1131_36;
wire n1132_38;
wire n1133_35;
wire n1134_39;
wire n1135_32;
wire n1135_34;
wire n1136_41;
wire n1137_37;
wire n1137_39;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_address_17_6;
wire ff_vram_address_13_6;
wire ff_palette_r_4_6;
wire ff_palette_g_4_5;
wire ff_palette_b_4_5;
wire n1232_8;
wire n1235_8;
wire n230_6;
wire n229_6;
wire n228_6;
wire n227_6;
wire n226_6;
wire n225_6;
wire n224_6;
wire n223_6;
wire n1071_8;
wire n1070_7;
wire n991_6;
wire n990_6;
wire n1137_41;
wire n1043_6;
wire n1232_10;
wire n1235_10;
wire n1183_6;
wire n200_4;
wire n203_4;
wire n381_4;
wire n382_4;
wire n383_4;
wire n384_4;
wire n385_4;
wire n386_4;
wire n387_4;
wire n388_4;
wire n389_4;
wire n390_4;
wire n392_4;
wire n1854_4;
wire n395_4;
wire n396_4;
wire n398_4;
wire n1857_4;
wire n1872_4;
wire n1944_4;
wire n1975_4;
wire n1062_4;
wire n1064_4;
wire n1065_4;
wire n1067_4;
wire n1175_4;
wire n1176_4;
wire n1177_4;
wire n1178_4;
wire n1179_4;
wire n1180_4;
wire n1181_4;
wire n1182_4;
wire n1130_39;
wire n1130_40;
wire n1131_38;
wire n1131_39;
wire n1132_39;
wire n1132_40;
wire n1133_36;
wire n1133_38;
wire n1133_39;
wire n1134_40;
wire n1134_41;
wire n1135_35;
wire n1135_36;
wire n1136_42;
wire n1137_42;
wire ff_vram_address_13_7;
wire ff_palette_r_4_7;
wire n1232_12;
wire n1232_13;
wire n1235_11;
wire n1235_12;
wire n1235_13;
wire n1235_14;
wire n396_5;
wire n1062_5;
wire n1062_6;
wire n1130_41;
wire n1131_40;
wire n1135_37;
wire n1136_43;
wire n1232_15;
wire n1232_16;
wire n1232_17;
wire n1232_18;
wire n1235_15;
wire n1235_16;
wire n1063_6;
wire n1066_6;
wire n391_6;
wire ff_vram_write_8;
wire ff_vram_valid_11;
wire n202_6;
wire n201_6;
wire n395_7;
wire n397_6;
wire n1130_46;
wire n1932_5;
wire n1894_6;
wire ff_vram_address_17_10;
wire n1902_6;
wire n1967_5;
wire n1940_5;
wire n1909_6;
wire n932_7;
wire n1917_5;
wire n1854_7;
wire n1960_5;
wire n1924_5;
wire n1884_6;
wire ff_vram_valid_13;
wire n1175_7;
wire n932_9;
wire n96_6;
wire n219_5;
wire n1733_7;
wire n1975_6;
wire n1920_5;
wire n1857_6;
wire n1980_5;
wire n1944_6;
wire n1872_6;
wire n1864_6;
wire n1986_5;
wire n1952_5;
wire n1891_5;
wire n1876_6;
wire n47_8;
wire n254_10;
wire n255_11;
wire ff_bus_write;
wire ff_port0;
wire ff_port1;
wire ff_port2;
wire ff_port3;
wire ff_bus_valid;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_type;
wire ff_2nd_access;
wire ff_frame_interrupt;
wire ff_line_interrupt;
wire n1137_31;
wire n1137_33;
wire n1137_35;
wire ff_color_palette_valid_6;
wire n131_5;
wire n243_8;
wire [7:0] ff_bus_wdata;
wire [7:0] reg_interrupt_line;
wire [7:0] ff_status_register;
wire [5:0] ff_register_pointer;
wire [1:0] ff_color_palette_phase;
wire VCC;
wire GND;
  LUT3 n1137_s30 (
    .F(n1137_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n1137_s30.INIT=8'hCA;
  LUT3 n1137_s31 (
    .F(n1137_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n1137_s31.INIT=8'hCA;
  LUT2 n23_s0 (
    .F(n23_3),
    .I0(w_bus_valid),
    .I1(ff_bus_ready) 
);
defparam n23_s0.INIT=4'h8;
  LUT2 n26_s2 (
    .F(n26_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n26_s2.INIT=4'h1;
  LUT2 n28_s1 (
    .F(n28_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n28_s1.INIT=4'h4;
  LUT2 n30_s1 (
    .F(n30_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n30_s1.INIT=4'h4;
  LUT2 n31_s0 (
    .F(n31_3),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n31_s0.INIT=4'h8;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(n96_6),
    .I1(ff_bus_wdata[7]),
    .I2(n1733_7) 
);
defparam n96_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(ff_bus_wdata[5]),
    .I1(ff_register_pointer[5]),
    .I2(n1733_7) 
);
defparam n123_s0.INIT=8'hAC;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(ff_bus_wdata[4]),
    .I1(ff_register_pointer[4]),
    .I2(n1733_7) 
);
defparam n124_s0.INIT=8'hAC;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(ff_bus_wdata[3]),
    .I1(ff_register_pointer[3]),
    .I2(n1733_7) 
);
defparam n125_s0.INIT=8'hAC;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_register_pointer[2]),
    .I2(n1733_7) 
);
defparam n126_s0.INIT=8'hAC;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(ff_bus_wdata[1]),
    .I1(ff_register_pointer[1]),
    .I2(n1733_7) 
);
defparam n127_s0.INIT=8'hAC;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(ff_bus_wdata[0]),
    .I1(ff_register_pointer[0]),
    .I2(n1733_7) 
);
defparam n128_s0.INIT=8'hAC;
  LUT3 n200_s0 (
    .F(n200_3),
    .I0(n200_4),
    .I1(w_register_data[5]),
    .I2(n96_6) 
);
defparam n200_s0.INIT=8'hAC;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(w_register_data[4]),
    .I1(ff_register_pointer[4]),
    .I2(n201_6),
    .I3(n96_6) 
);
defparam n201_s0.INIT=16'h3CAA;
  LUT3 n202_s0 (
    .F(n202_3),
    .I0(n202_6),
    .I1(w_register_data[3]),
    .I2(n96_6) 
);
defparam n202_s0.INIT=8'hAC;
  LUT4 n203_s0 (
    .F(n203_3),
    .I0(w_register_data[2]),
    .I1(ff_register_pointer[2]),
    .I2(n203_4),
    .I3(n96_6) 
);
defparam n203_s0.INIT=16'h3CAA;
  LUT4 n204_s0 (
    .F(n204_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n96_6) 
);
defparam n204_s0.INIT=16'h3CAA;
  LUT3 n205_s0 (
    .F(n205_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n96_6) 
);
defparam n205_s0.INIT=8'h3A;
  LUT4 n381_s0 (
    .F(n381_3),
    .I0(ff_bus_wdata[5]),
    .I1(w_cpu_vram_address[13]),
    .I2(n381_4),
    .I3(w_pulse2) 
);
defparam n381_s0.INIT=16'h3CAA;
  LUT3 n382_s0 (
    .F(n382_3),
    .I0(n382_4),
    .I1(ff_bus_wdata[4]),
    .I2(w_pulse2) 
);
defparam n382_s0.INIT=8'hAC;
  LUT3 n383_s0 (
    .F(n383_3),
    .I0(n383_4),
    .I1(ff_bus_wdata[3]),
    .I2(w_pulse2) 
);
defparam n383_s0.INIT=8'hAC;
  LUT4 n384_s0 (
    .F(n384_3),
    .I0(ff_bus_wdata[2]),
    .I1(w_cpu_vram_address[10]),
    .I2(n384_4),
    .I3(w_pulse2) 
);
defparam n384_s0.INIT=16'h3CAA;
  LUT3 n385_s0 (
    .F(n385_3),
    .I0(n385_4),
    .I1(ff_bus_wdata[1]),
    .I2(w_pulse2) 
);
defparam n385_s0.INIT=8'hAC;
  LUT3 n386_s0 (
    .F(n386_3),
    .I0(n386_4),
    .I1(ff_bus_wdata[0]),
    .I2(w_pulse2) 
);
defparam n386_s0.INIT=8'hAC;
  LUT4 n387_s0 (
    .F(n387_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n387_4),
    .I3(w_pulse2) 
);
defparam n387_s0.INIT=16'h3CAA;
  LUT3 n388_s0 (
    .F(n388_3),
    .I0(w_register_data[6]),
    .I1(n388_4),
    .I2(w_pulse2) 
);
defparam n388_s0.INIT=8'hCA;
  LUT3 n389_s0 (
    .F(n389_3),
    .I0(n389_4),
    .I1(w_register_data[5]),
    .I2(w_pulse2) 
);
defparam n389_s0.INIT=8'hAC;
  LUT4 n390_s0 (
    .F(n390_3),
    .I0(w_register_data[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n390_4),
    .I3(w_pulse2) 
);
defparam n390_s0.INIT=16'h3CAA;
  LUT3 n391_s0 (
    .F(n391_3),
    .I0(n391_6),
    .I1(w_register_data[3]),
    .I2(w_pulse2) 
);
defparam n391_s0.INIT=8'hAC;
  LUT4 n392_s0 (
    .F(n392_3),
    .I0(w_register_data[2]),
    .I1(w_cpu_vram_address[2]),
    .I2(n392_4),
    .I3(w_pulse2) 
);
defparam n392_s0.INIT=16'h3CAA;
  LUT4 n393_s0 (
    .F(n393_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_pulse2) 
);
defparam n393_s0.INIT=16'h3CAA;
  LUT3 n394_s0 (
    .F(n394_3),
    .I0(w_cpu_vram_address[0]),
    .I1(w_register_data[0]),
    .I2(w_pulse2) 
);
defparam n394_s0.INIT=8'h5C;
  LUT4 n395_s0 (
    .F(n395_3),
    .I0(ff_vram_type),
    .I1(w_register_data[3]),
    .I2(n395_4),
    .I3(w_pulse2) 
);
defparam n395_s0.INIT=16'hF088;
  LUT4 n396_s0 (
    .F(n396_3),
    .I0(ff_vram_type),
    .I1(w_register_data[2]),
    .I2(n396_4),
    .I3(w_pulse2) 
);
defparam n396_s0.INIT=16'hF088;
  LUT4 n397_s0 (
    .F(n397_3),
    .I0(ff_vram_type),
    .I1(w_register_data[1]),
    .I2(n397_6),
    .I3(w_pulse2) 
);
defparam n397_s0.INIT=16'hF088;
  LUT4 n398_s0 (
    .F(n398_3),
    .I0(ff_vram_type),
    .I1(w_register_data[0]),
    .I2(n398_4),
    .I3(w_pulse2) 
);
defparam n398_s0.INIT=16'hF088;
  LUT4 n932_s0 (
    .F(n932_3),
    .I0(n932_9),
    .I1(w_register_write),
    .I2(w_palette_valid),
    .I3(n932_7) 
);
defparam n932_s0.INIT=16'hFF10;
  LUT3 n933_s0 (
    .F(n933_3),
    .I0(w_register_write),
    .I1(n932_9),
    .I2(n932_7) 
);
defparam n933_s0.INIT=8'hF4;
  LUT3 n987_s0 (
    .F(n987_3),
    .I0(ff_bus_wdata[6]),
    .I1(ff_bus_wdata[4]),
    .I2(reg_ext_palette_mode) 
);
defparam n987_s0.INIT=8'hCA;
  LUT3 n988_s0 (
    .F(n988_3),
    .I0(ff_bus_wdata[3]),
    .I1(ff_bus_wdata[5]),
    .I2(reg_ext_palette_mode) 
);
defparam n988_s0.INIT=8'hAC;
  LUT3 n989_s0 (
    .F(n989_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_bus_wdata[4]),
    .I2(reg_ext_palette_mode) 
);
defparam n989_s0.INIT=8'hAC;
  LUT3 n995_s0 (
    .F(n995_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_bus_wdata[4]),
    .I2(reg_ext_palette_mode) 
);
defparam n995_s0.INIT=8'hCA;
  LUT3 n996_s0 (
    .F(n996_3),
    .I0(ff_bus_wdata[1]),
    .I1(ff_bus_wdata[3]),
    .I2(reg_ext_palette_mode) 
);
defparam n996_s0.INIT=8'hCA;
  LUT3 n997_s0 (
    .F(n997_3),
    .I0(ff_bus_wdata[0]),
    .I1(ff_bus_wdata[2]),
    .I2(reg_ext_palette_mode) 
);
defparam n997_s0.INIT=8'hCA;
  LUT4 n1062_s0 (
    .F(n1062_3),
    .I0(n1062_4),
    .I1(w_register_data[7]),
    .I2(w_register_write),
    .I3(reg_ext_palette_mode) 
);
defparam n1062_s0.INIT=16'hC500;
  LUT4 n1063_s0 (
    .F(n1063_3),
    .I0(n1063_6),
    .I1(w_register_data[6]),
    .I2(w_register_write),
    .I3(reg_ext_palette_mode) 
);
defparam n1063_s0.INIT=16'hC500;
  LUT4 n1064_s0 (
    .F(n1064_3),
    .I0(n1064_4),
    .I1(w_register_data[5]),
    .I2(w_register_write),
    .I3(reg_ext_palette_mode) 
);
defparam n1064_s0.INIT=16'hC500;
  LUT4 n1065_s0 (
    .F(n1065_3),
    .I0(n1065_4),
    .I1(w_register_data[4]),
    .I2(w_register_write),
    .I3(reg_ext_palette_mode) 
);
defparam n1065_s0.INIT=16'hC500;
  LUT4 n1066_s0 (
    .F(n1066_3),
    .I0(w_register_data[3]),
    .I1(w_palette_num[3]),
    .I2(n1066_6),
    .I3(w_register_write) 
);
defparam n1066_s0.INIT=16'hAA3C;
  LUT4 n1067_s0 (
    .F(n1067_3),
    .I0(w_register_data[2]),
    .I1(w_palette_num[2]),
    .I2(n1067_4),
    .I3(w_register_write) 
);
defparam n1067_s0.INIT=16'hAA3C;
  LUT4 n1068_s0 (
    .F(n1068_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n1068_s0.INIT=16'hAA3C;
  LUT3 n1069_s0 (
    .F(n1069_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1069_s0.INIT=8'hC5;
  LUT4 n1175_s0 (
    .F(n1175_3),
    .I0(n1175_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[7]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1175_s0.INIT=16'hF044;
  LUT4 n1176_s0 (
    .F(n1176_3),
    .I0(n1176_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[6]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1176_s0.INIT=16'hF044;
  LUT4 n1177_s0 (
    .F(n1177_3),
    .I0(n1177_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[5]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1177_s0.INIT=16'hF044;
  LUT4 n1178_s0 (
    .F(n1178_3),
    .I0(n1178_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[4]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1178_s0.INIT=16'hF044;
  LUT4 n1179_s0 (
    .F(n1179_3),
    .I0(n1179_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[3]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1179_s0.INIT=16'hF044;
  LUT4 n1180_s0 (
    .F(n1180_3),
    .I0(n1180_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[2]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1180_s0.INIT=16'hF044;
  LUT4 n1181_s0 (
    .F(n1181_3),
    .I0(n1181_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[1]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1181_s0.INIT=16'hF044;
  LUT4 n1182_s0 (
    .F(n1182_3),
    .I0(n1182_4),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata[0]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1182_s0.INIT=16'hF044;
  LUT3 n1739_s1 (
    .F(n1739_4),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1733_7) 
);
defparam n1739_s1.INIT=8'h3A;
  LUT3 n1759_s0 (
    .F(n1759_3),
    .I0(n96_6),
    .I1(n1857_4),
    .I2(n1944_4) 
);
defparam n1759_s0.INIT=8'h40;
  LUT4 n1130_s23 (
    .F(n1130_37),
    .I0(n1130_46),
    .I1(w_status_border_position[7]),
    .I2(n1130_39),
    .I3(n1130_40) 
);
defparam n1130_s23.INIT=16'h0D00;
  LUT4 n1131_s22 (
    .F(n1131_36),
    .I0(n1131_37),
    .I1(w_status_color[6]),
    .I2(n1131_38),
    .I3(n1131_39) 
);
defparam n1131_s22.INIT=16'h0D00;
  LUT4 n1132_s22 (
    .F(n1132_38),
    .I0(n1130_46),
    .I1(w_status_border_position[5]),
    .I2(n1132_39),
    .I3(n1132_40) 
);
defparam n1132_s22.INIT=16'h0D00;
  LUT4 n1133_s21 (
    .F(n1133_35),
    .I0(n1133_36),
    .I1(n1133_37),
    .I2(n1133_38),
    .I3(n1133_39) 
);
defparam n1133_s21.INIT=16'h0B00;
  LUT4 n1134_s23 (
    .F(n1134_39),
    .I0(n1130_46),
    .I1(w_status_border_position[3]),
    .I2(n1134_40),
    .I3(n1134_41) 
);
defparam n1134_s23.INIT=16'h0D00;
  LUT4 n1135_s20 (
    .F(n1135_32),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1135_s20.INIT=16'hC1CE;
  LUT4 n1135_s21 (
    .F(n1135_34),
    .I0(w_status_border_position[2]),
    .I1(n1135_35),
    .I2(n1135_36),
    .I3(ff_status_register_pointer[3]) 
);
defparam n1135_s21.INIT=16'hBB0F;
  LUT4 n1136_s23 (
    .F(n1136_41),
    .I0(w_status_border_position[1]),
    .I1(n1130_46),
    .I2(ff_status_register_pointer[3]),
    .I3(n1136_42) 
);
defparam n1136_s23.INIT=16'hB0BB;
  LUT3 n1137_s33 (
    .F(n1137_37),
    .I0(w_status_command_execute),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n1137_s33.INIT=8'hCA;
  LUT3 n1137_s25 (
    .F(n1137_39),
    .I0(n1137_35),
    .I1(ff_status_register_pointer[3]),
    .I2(n1137_42) 
);
defparam n1137_s25.INIT=8'hE0;
  LUT3 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(n1733_7),
    .I1(ff_2nd_access),
    .I2(ff_busy) 
);
defparam ff_register_write_s4.INIT=8'h0D;
  LUT3 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1733_7) 
);
defparam ff_register_num_5_s4.INIT=8'hCA;
  LUT3 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(ff_not_increment),
    .I1(n96_6),
    .I2(n1759_3) 
);
defparam ff_register_pointer_5_s3.INIT=8'hF4;
  LUT4 ff_vram_address_17_s3 (
    .F(ff_vram_address_17_6),
    .I0(ff_vram_address_17_7),
    .I1(ff_vram_type),
    .I2(ff_vram_address_17_10),
    .I3(w_pulse2) 
);
defparam ff_vram_address_17_s3.INIT=16'h44F0;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(ff_vram_address_17_10),
    .I1(n1733_7),
    .I2(ff_vram_address_13_7),
    .I3(w_pulse2) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT3 ff_palette_r_4_s3 (
    .F(ff_palette_r_4_6),
    .I0(ff_color_palette_phase[0]),
    .I1(ff_color_palette_phase[1]),
    .I2(ff_palette_r_4_7) 
);
defparam ff_palette_r_4_s3.INIT=8'h10;
  LUT4 ff_palette_g_4_s2 (
    .F(ff_palette_g_4_5),
    .I0(ff_color_palette_phase[0]),
    .I1(reg_ext_palette_mode),
    .I2(ff_color_palette_phase[1]),
    .I3(ff_palette_r_4_7) 
);
defparam ff_palette_g_4_s2.INIT=16'h3A00;
  LUT4 ff_palette_b_4_s2 (
    .F(ff_palette_b_4_5),
    .I0(ff_color_palette_phase[0]),
    .I1(reg_ext_palette_mode),
    .I2(ff_color_palette_phase[1]),
    .I3(ff_palette_r_4_7) 
);
defparam ff_palette_b_4_s2.INIT=16'hC100;
  LUT4 n1232_s3 (
    .F(n1232_8),
    .I0(n1232_20),
    .I1(n1232_12),
    .I2(n1232_13),
    .I3(n1232_10) 
);
defparam n1232_s3.INIT=16'h40FF;
  LUT4 n1235_s3 (
    .F(n1235_8),
    .I0(n1235_11),
    .I1(n1235_12),
    .I2(n1235_13),
    .I3(n1235_10) 
);
defparam n1235_s3.INIT=16'h80FF;
  LUT2 n230_s1 (
    .F(n230_6),
    .I0(ff_bus_wdata[0]),
    .I1(n219_5) 
);
defparam n230_s1.INIT=4'h8;
  LUT2 n229_s1 (
    .F(n229_6),
    .I0(ff_bus_wdata[1]),
    .I1(n219_5) 
);
defparam n229_s1.INIT=4'h8;
  LUT2 n228_s1 (
    .F(n228_6),
    .I0(ff_bus_wdata[2]),
    .I1(n219_5) 
);
defparam n228_s1.INIT=4'h8;
  LUT2 n227_s1 (
    .F(n227_6),
    .I0(ff_bus_wdata[3]),
    .I1(n219_5) 
);
defparam n227_s1.INIT=4'h8;
  LUT2 n226_s1 (
    .F(n226_6),
    .I0(ff_bus_wdata[4]),
    .I1(n219_5) 
);
defparam n226_s1.INIT=4'h8;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(ff_bus_wdata[5]),
    .I1(n219_5) 
);
defparam n225_s1.INIT=4'h8;
  LUT2 n224_s1 (
    .F(n224_6),
    .I0(ff_bus_wdata[6]),
    .I1(n219_5) 
);
defparam n224_s1.INIT=4'h8;
  LUT2 n223_s1 (
    .F(n223_6),
    .I0(ff_bus_wdata[7]),
    .I1(n219_5) 
);
defparam n223_s1.INIT=4'h8;
  LUT3 n1071_s3 (
    .F(n1071_8),
    .I0(w_register_write),
    .I1(ff_color_palette_phase[0]),
    .I2(ff_color_palette_phase[1]) 
);
defparam n1071_s3.INIT=8'h01;
  LUT4 n1070_s2 (
    .F(n1070_7),
    .I0(w_register_write),
    .I1(ff_color_palette_phase[1]),
    .I2(ff_color_palette_phase[0]),
    .I3(reg_ext_palette_mode) 
);
defparam n1070_s2.INIT=16'h1000;
  LUT2 n991_s1 (
    .F(n991_6),
    .I0(ff_bus_wdata[0]),
    .I1(reg_ext_palette_mode) 
);
defparam n991_s1.INIT=4'h8;
  LUT2 n990_s1 (
    .F(n990_6),
    .I0(ff_bus_wdata[1]),
    .I1(reg_ext_palette_mode) 
);
defparam n990_s1.INIT=4'h8;
  LUT2 n1137_s32 (
    .F(n1137_41),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_line_interrupt) 
);
defparam n1137_s32.INIT=4'h8;
  LUT4 n1043_s1 (
    .F(n1043_6),
    .I0(reg_ext_palette_mode),
    .I1(ff_color_palette_phase[0]),
    .I2(ff_color_palette_phase[1]),
    .I3(n932_9) 
);
defparam n1043_s1.INIT=16'hF400;
  LUT3 n1232_s4 (
    .F(n1232_10),
    .I0(n1232_20),
    .I1(ff_frame_interrupt_enable),
    .I2(n1199_9) 
);
defparam n1232_s4.INIT=8'hE0;
  LUT4 n1235_s4 (
    .F(n1235_10),
    .I0(n1133_37),
    .I1(n1235_14),
    .I2(ff_line_interrupt_enable),
    .I3(n1232_20) 
);
defparam n1235_s4.INIT=16'h77F0;
  LUT3 n1183_s1 (
    .F(n1183_6),
    .I0(ff_port0),
    .I1(n1175_7),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1183_s1.INIT=8'hF4;
  LUT3 n200_s1 (
    .F(n200_4),
    .I0(ff_register_pointer[4]),
    .I1(n201_6),
    .I2(ff_register_pointer[5]) 
);
defparam n200_s1.INIT=8'h78;
  LUT2 n203_s1 (
    .F(n203_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]) 
);
defparam n203_s1.INIT=4'h8;
  LUT4 n381_s1 (
    .F(n381_4),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[11]),
    .I2(w_cpu_vram_address[10]),
    .I3(n384_4) 
);
defparam n381_s1.INIT=16'h8000;
  LUT4 n382_s1 (
    .F(n382_4),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[10]),
    .I2(n384_4),
    .I3(w_cpu_vram_address[12]) 
);
defparam n382_s1.INIT=16'h7F80;
  LUT3 n383_s1 (
    .F(n383_4),
    .I0(w_cpu_vram_address[10]),
    .I1(n384_4),
    .I2(w_cpu_vram_address[11]) 
);
defparam n383_s1.INIT=8'h78;
  LUT4 n384_s1 (
    .F(n384_4),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[7]),
    .I3(n387_4) 
);
defparam n384_s1.INIT=16'h8000;
  LUT4 n385_s1 (
    .F(n385_4),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[7]),
    .I2(n387_4),
    .I3(w_cpu_vram_address[9]) 
);
defparam n385_s1.INIT=16'h7F80;
  LUT3 n386_s1 (
    .F(n386_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n387_4),
    .I2(w_cpu_vram_address[8]) 
);
defparam n386_s1.INIT=8'h78;
  LUT4 n387_s1 (
    .F(n387_4),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[4]),
    .I3(n390_4) 
);
defparam n387_s1.INIT=16'h8000;
  LUT4 n388_s1 (
    .F(n388_4),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[4]),
    .I2(n390_4),
    .I3(w_cpu_vram_address[6]) 
);
defparam n388_s1.INIT=16'h7F80;
  LUT3 n389_s1 (
    .F(n389_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n390_4),
    .I2(w_cpu_vram_address[5]) 
);
defparam n389_s1.INIT=8'h78;
  LUT4 n390_s1 (
    .F(n390_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[1]) 
);
defparam n390_s1.INIT=16'h8000;
  LUT2 n392_s1 (
    .F(n392_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n392_s1.INIT=4'h8;
  LUT4 n1854_s1 (
    .F(n1854_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_num[5]),
    .I3(w_register_write) 
);
defparam n1854_s1.INIT=16'h0100;
  LUT3 n395_s1 (
    .F(n395_4),
    .I0(n381_4),
    .I1(n395_7),
    .I2(w_cpu_vram_address[17]) 
);
defparam n395_s1.INIT=8'h78;
  LUT4 n396_s1 (
    .F(n396_4),
    .I0(w_cpu_vram_address[15]),
    .I1(n381_4),
    .I2(n396_5),
    .I3(w_cpu_vram_address[16]) 
);
defparam n396_s1.INIT=16'h7F80;
  LUT3 n398_s1 (
    .F(n398_4),
    .I0(w_cpu_vram_address[13]),
    .I1(n381_4),
    .I2(w_cpu_vram_address[14]) 
);
defparam n398_s1.INIT=8'h78;
  LUT3 n1857_s1 (
    .F(n1857_4),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]) 
);
defparam n1857_s1.INIT=8'h10;
  LUT3 n1864_s1 (
    .F(n1864_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]) 
);
defparam n1864_s1.INIT=8'h10;
  LUT4 n1872_s1 (
    .F(n1872_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1872_s1.INIT=16'h1000;
  LUT3 n1876_s1 (
    .F(n1876_4),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]) 
);
defparam n1876_s1.INIT=8'h40;
  LUT3 n1902_s1 (
    .F(n1902_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1902_s1.INIT=8'h40;
  LUT3 n1909_s1 (
    .F(n1909_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1909_s1.INIT=8'h80;
  LUT4 n1944_s1 (
    .F(n1944_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[5]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1944_s1.INIT=16'h1000;
  LUT4 n1975_s1 (
    .F(n1975_4),
    .I0(w_register_num[5]),
    .I1(w_register_num[3]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1975_s1.INIT=16'h4000;
  LUT4 n1062_s1 (
    .F(n1062_4),
    .I0(w_palette_num[6]),
    .I1(n1062_5),
    .I2(n1062_6),
    .I3(w_palette_num[7]) 
);
defparam n1062_s1.INIT=16'h807F;
  LUT3 n1064_s1 (
    .F(n1064_4),
    .I0(w_palette_num[4]),
    .I1(n1062_5),
    .I2(w_palette_num[5]) 
);
defparam n1064_s1.INIT=8'h87;
  LUT2 n1065_s1 (
    .F(n1065_4),
    .I0(w_palette_num[4]),
    .I1(n1062_5) 
);
defparam n1065_s1.INIT=4'h9;
  LUT2 n1067_s1 (
    .F(n1067_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n1067_s1.INIT=4'h8;
  LUT3 n1175_s1 (
    .F(n1175_4),
    .I0(ff_port0),
    .I1(ff_status_register[7]),
    .I2(ff_port1) 
);
defparam n1175_s1.INIT=8'h10;
  LUT3 n1176_s1 (
    .F(n1176_4),
    .I0(ff_port0),
    .I1(ff_status_register[6]),
    .I2(ff_port1) 
);
defparam n1176_s1.INIT=8'h10;
  LUT3 n1177_s1 (
    .F(n1177_4),
    .I0(ff_port0),
    .I1(ff_status_register[5]),
    .I2(ff_port1) 
);
defparam n1177_s1.INIT=8'h10;
  LUT3 n1178_s1 (
    .F(n1178_4),
    .I0(ff_port0),
    .I1(ff_status_register[4]),
    .I2(ff_port1) 
);
defparam n1178_s1.INIT=8'h10;
  LUT3 n1179_s1 (
    .F(n1179_4),
    .I0(ff_port0),
    .I1(ff_status_register[3]),
    .I2(ff_port1) 
);
defparam n1179_s1.INIT=8'h10;
  LUT3 n1180_s1 (
    .F(n1180_4),
    .I0(ff_port0),
    .I1(ff_status_register[2]),
    .I2(ff_port1) 
);
defparam n1180_s1.INIT=8'h10;
  LUT3 n1181_s1 (
    .F(n1181_4),
    .I0(ff_port0),
    .I1(ff_status_register[1]),
    .I2(ff_port1) 
);
defparam n1181_s1.INIT=8'h10;
  LUT3 n1182_s1 (
    .F(n1182_4),
    .I0(ff_port0),
    .I1(ff_status_register[0]),
    .I2(ff_port1) 
);
defparam n1182_s1.INIT=8'h10;
  LUT4 n1130_s25 (
    .F(n1130_39),
    .I0(n1135_35),
    .I1(ff_frame_interrupt),
    .I2(n1130_41),
    .I3(n1133_37) 
);
defparam n1130_s25.INIT=16'h0700;
  LUT4 n1130_s26 (
    .F(n1130_40),
    .I0(w_sprite_collision_y[7]),
    .I1(n1130_44),
    .I2(w_status_color[7]),
    .I3(n1131_37) 
);
defparam n1130_s26.INIT=16'hB0BB;
  LUT4 n1131_s23 (
    .F(n1131_37),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1131_s23.INIT=16'h4000;
  LUT2 n1131_s24 (
    .F(n1131_38),
    .I0(w_status_border_position[6]),
    .I1(n1130_46) 
);
defparam n1131_s24.INIT=4'h4;
  LUT4 n1131_s25 (
    .F(n1131_39),
    .I0(n1133_37),
    .I1(n1131_40),
    .I2(w_sprite_collision_y[6]),
    .I3(n1130_44) 
);
defparam n1131_s25.INIT=16'h7077;
  LUT4 n1132_s23 (
    .F(n1132_39),
    .I0(ff_status_register_pointer[1]),
    .I1(w_sprite_collision_x[5]),
    .I2(ff_status_register_pointer[0]),
    .I3(n1133_37) 
);
defparam n1132_s23.INIT=16'h7F00;
  LUT4 n1132_s24 (
    .F(n1132_40),
    .I0(w_sprite_collision_y[5]),
    .I1(n1130_44),
    .I2(w_status_color[5]),
    .I3(n1131_37) 
);
defparam n1132_s24.INIT=16'hB0BB;
  LUT4 n1133_s22 (
    .F(n1133_36),
    .I0(w_status_border_detect),
    .I1(w_sprite_collision_x[4]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n1133_s22.INIT=16'hCA00;
  LUT2 n1133_s23 (
    .F(n1133_37),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]) 
);
defparam n1133_s23.INIT=4'h1;
  LUT2 n1133_s24 (
    .F(n1133_38),
    .I0(w_sprite_collision_y[4]),
    .I1(n1130_44) 
);
defparam n1133_s24.INIT=4'h4;
  LUT4 n1133_s25 (
    .F(n1133_39),
    .I0(w_status_color[4]),
    .I1(n1131_37),
    .I2(w_status_border_position[4]),
    .I3(n1130_46) 
);
defparam n1133_s25.INIT=16'hB0BB;
  LUT4 n1134_s24 (
    .F(n1134_40),
    .I0(w_sprite_collision_x[3]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(n1133_37) 
);
defparam n1134_s24.INIT=16'h4F00;
  LUT4 n1134_s25 (
    .F(n1134_41),
    .I0(w_sprite_collision_y[3]),
    .I1(n1130_44),
    .I2(w_status_color[3]),
    .I3(n1131_37) 
);
defparam n1134_s25.INIT=16'hB0BB;
  LUT2 n1135_s22 (
    .F(n1135_35),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n1135_s22.INIT=4'h1;
  LUT4 n1135_s23 (
    .F(n1135_36),
    .I0(w_sprite_collision_x[2]),
    .I1(ff_status_register_pointer[1]),
    .I2(n1135_37),
    .I3(ff_status_register_pointer[2]) 
);
defparam n1135_s23.INIT=16'h0F77;
  LUT4 n1136_s24 (
    .F(n1136_42),
    .I0(w_sprite_collision_y[1]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(n1136_43) 
);
defparam n1136_s24.INIT=16'hF43F;
  LUT4 n1137_s27 (
    .F(n1137_42),
    .I0(w_status_border_position[0]),
    .I1(n1130_46),
    .I2(w_status_border_position[8]),
    .I3(ff_border_detect_9) 
);
defparam n1137_s27.INIT=16'hB0BB;
  LUT3 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n198_5) 
);
defparam ff_vram_valid_s5.INIT=8'h10;
  LUT2 ff_vram_address_17_s4 (
    .F(ff_vram_address_17_7),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]) 
);
defparam ff_vram_address_17_s4.INIT=4'h1;
  LUT2 ff_vram_address_13_s4 (
    .F(ff_vram_address_13_7),
    .I0(ff_bus_wdata[7]),
    .I1(ff_2nd_access) 
);
defparam ff_vram_address_13_s4.INIT=4'h4;
  LUT3 ff_palette_r_4_s4 (
    .F(ff_palette_r_4_7),
    .I0(w_register_write),
    .I1(ff_reset_n2_1),
    .I2(n932_9) 
);
defparam ff_palette_r_4_s4.INIT=8'h40;
  LUT4 n1232_s6 (
    .F(n1232_12),
    .I0(n1232_14),
    .I1(n1232_15),
    .I2(n1232_16),
    .I3(n1232_17) 
);
defparam n1232_s6.INIT=16'h8000;
  LUT4 n1232_s7 (
    .F(n1232_13),
    .I0(w_screen_pos_y[0]),
    .I1(w_screen_pos_y[1]),
    .I2(ff_v_active_8),
    .I3(n1232_18) 
);
defparam n1232_s7.INIT=16'h1000;
  LUT4 n1235_s5 (
    .F(n1235_11),
    .I0(w_screen_pos_y[5]),
    .I1(reg_interrupt_line[5]),
    .I2(w_screen_pos_y[7]),
    .I3(reg_interrupt_line[7]) 
);
defparam n1235_s5.INIT=16'h9009;
  LUT4 n1235_s6 (
    .F(n1235_12),
    .I0(n1232_20),
    .I1(reg_interrupt_line[3]),
    .I2(w_screen_pos_y[3]),
    .I3(n1235_15) 
);
defparam n1235_s6.INIT=16'h4100;
  LUT4 n1235_s7 (
    .F(n1235_13),
    .I0(w_screen_pos_y[6]),
    .I1(reg_interrupt_line[6]),
    .I2(ff_v_active_8),
    .I3(n1235_16) 
);
defparam n1235_s7.INIT=16'h9000;
  LUT2 n1235_s8 (
    .F(n1235_14),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[0]) 
);
defparam n1235_s8.INIT=4'h4;
  LUT2 n396_s2 (
    .F(n396_5),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[13]) 
);
defparam n396_s2.INIT=4'h8;
  LUT4 n1062_s2 (
    .F(n1062_5),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[3]),
    .I2(w_palette_num[2]),
    .I3(w_palette_num[1]) 
);
defparam n1062_s2.INIT=16'h8000;
  LUT2 n1062_s3 (
    .F(n1062_6),
    .I0(w_palette_num[4]),
    .I1(w_palette_num[5]) 
);
defparam n1062_s3.INIT=4'h8;
  LUT4 n1130_s27 (
    .F(n1130_41),
    .I0(w_status_transfer_ready),
    .I1(w_sprite_collision_x[7]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n1130_s27.INIT=16'hCA00;
  LUT4 n1131_s26 (
    .F(n1131_40),
    .I0(w_sprite_collision),
    .I1(w_sprite_collision_x[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1131_s26.INIT=16'h3FF5;
  LUT3 n1135_s24 (
    .F(n1135_37),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n1135_s24.INIT=8'hCA;
  LUT4 n1136_s25 (
    .F(n1136_43),
    .I0(w_status_color[1]),
    .I1(w_sprite_collision_x[1]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n1136_s25.INIT=16'h5F30;
  LUT3 n1232_s8 (
    .F(n1232_14),
    .I0(w_screen_pos_y[3]),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[6]) 
);
defparam n1232_s8.INIT=8'h10;
  LUT4 n1232_s9 (
    .F(n1232_15),
    .I0(ff_half_count[9]),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[11]),
    .I3(ff_half_count[12]) 
);
defparam n1232_s9.INIT=16'h0001;
  LUT4 n1232_s10 (
    .F(n1232_16),
    .I0(ff_half_count[2]),
    .I1(w_screen_pos_y[4]),
    .I2(w_screen_pos_y[7]),
    .I3(w_screen_pos_y[2]) 
);
defparam n1232_s10.INIT=16'h4000;
  LUT4 n1232_s11 (
    .F(n1232_17),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(ff_half_count[3]),
    .I3(ff_half_count[6]) 
);
defparam n1232_s11.INIT=16'h1000;
  LUT4 n1232_s12 (
    .F(n1232_18),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[7]) 
);
defparam n1232_s12.INIT=16'h0100;
  LUT4 n1235_s9 (
    .F(n1235_15),
    .I0(w_screen_pos_y[1]),
    .I1(reg_interrupt_line[1]),
    .I2(w_screen_pos_y[4]),
    .I3(reg_interrupt_line[4]) 
);
defparam n1235_s9.INIT=16'h9009;
  LUT4 n1235_s10 (
    .F(n1235_16),
    .I0(w_screen_pos_y[0]),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y[2]),
    .I3(reg_interrupt_line[2]) 
);
defparam n1235_s10.INIT=16'h9009;
  LUT4 n1063_s2 (
    .F(n1063_6),
    .I0(n1062_5),
    .I1(w_palette_num[4]),
    .I2(w_palette_num[5]),
    .I3(w_palette_num[6]) 
);
defparam n1063_s2.INIT=16'h807F;
  LUT3 n1066_s2 (
    .F(n1066_6),
    .I0(w_palette_num[2]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]) 
);
defparam n1066_s2.INIT=8'h80;
  LUT4 n391_s2 (
    .F(n391_6),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n391_s2.INIT=16'h7F80;
  LUT3 ff_vram_write_s4 (
    .F(ff_vram_write_8),
    .I0(ff_vram_valid_13),
    .I1(w_pulse2),
    .I2(w_cpu_vram_rdata_en) 
);
defparam ff_vram_write_s4.INIT=8'h02;
  LUT4 ff_vram_valid_s7 (
    .F(ff_vram_valid_11),
    .I0(ff_vram_valid_13),
    .I1(ff_vram_valid_8),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam ff_vram_valid_s7.INIT=16'h000E;
  LUT4 n1130_s29 (
    .F(n1130_44),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1130_s29.INIT=16'h0400;
  LUT4 n202_s2 (
    .F(n202_6),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(ff_register_pointer[3]) 
);
defparam n202_s2.INIT=16'h7F80;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n201_s2.INIT=16'h8000;
  LUT4 n395_s3 (
    .F(n395_7),
    .I0(w_cpu_vram_address[16]),
    .I1(w_cpu_vram_address[15]),
    .I2(w_cpu_vram_address[14]),
    .I3(w_cpu_vram_address[13]) 
);
defparam n395_s3.INIT=16'h8000;
  LUT4 n397_s2 (
    .F(n397_6),
    .I0(n381_4),
    .I1(w_cpu_vram_address[14]),
    .I2(w_cpu_vram_address[13]),
    .I3(w_cpu_vram_address[15]) 
);
defparam n397_s2.INIT=16'h7F80;
  LUT4 n1130_s30 (
    .F(n1130_46),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n1130_s30.INIT=16'h0004;
  LUT4 n1932_s1 (
    .F(n1932_5),
    .I0(n1872_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1932_s1.INIT=16'h2000;
  LUT4 n1894_s2 (
    .F(n1894_6),
    .I0(n1854_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1894_s2.INIT=16'h2000;
  LUT4 ff_vram_address_17_s6 (
    .F(ff_vram_address_17_10),
    .I0(n1872_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam ff_vram_address_17_s6.INIT=16'h2000;
  LUT4 n1902_s2 (
    .F(n1902_6),
    .I0(n1854_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1902_s2.INIT=16'h2000;
  LUT4 n1967_s1 (
    .F(n1967_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1944_4) 
);
defparam n1967_s1.INIT=16'h8000;
  LUT4 n1940_s1 (
    .F(n1940_5),
    .I0(n1872_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1940_s1.INIT=16'h8000;
  LUT4 n1909_s2 (
    .F(n1909_6),
    .I0(n1854_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1909_s2.INIT=16'h8000;
  LUT4 n932_s3 (
    .F(n932_7),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1944_4) 
);
defparam n932_s3.INIT=16'h0100;
  LUT4 n1917_s1 (
    .F(n1917_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1872_4) 
);
defparam n1917_s1.INIT=16'h0100;
  LUT4 n1854_s3 (
    .F(n1854_7),
    .I0(n1854_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1854_s3.INIT=16'h0002;
  LUT4 n1960_s1 (
    .F(n1960_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1944_4) 
);
defparam n1960_s1.INIT=16'h1000;
  LUT4 n1924_s1 (
    .F(n1924_5),
    .I0(n1872_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1924_s1.INIT=16'h0200;
  LUT4 n1884_s2 (
    .F(n1884_6),
    .I0(n1854_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1884_s2.INIT=16'h0200;
  LUT4 ff_vram_valid_s8 (
    .F(ff_vram_valid_13),
    .I0(w_pulse1),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam ff_vram_valid_s8.INIT=16'h0400;
  LUT3 n1175_s3 (
    .F(n1175_7),
    .I0(ff_bus_write),
    .I1(ff_busy),
    .I2(ff_bus_valid) 
);
defparam n1175_s3.INIT=8'h10;
  LUT4 n932_s4 (
    .F(n932_9),
    .I0(ff_bus_write),
    .I1(ff_port2),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n932_s4.INIT=16'h0800;
  LUT4 n96_s2 (
    .F(n96_6),
    .I0(ff_bus_write),
    .I1(ff_port3),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n96_s2.INIT=16'h0800;
  LUT4 n219_s1 (
    .F(n219_5),
    .I0(ff_bus_write),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n219_s1.INIT=16'h0800;
  LUT4 n1733_s3 (
    .F(n1733_7),
    .I0(ff_bus_write),
    .I1(ff_port1),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n1733_s3.INIT=16'h0800;
  LUT4 n1975_s2 (
    .F(n1975_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1975_4) 
);
defparam n1975_s2.INIT=16'h1000;
  LUT4 n1920_s1 (
    .F(n1920_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1872_4) 
);
defparam n1920_s1.INIT=16'h1000;
  LUT4 n1857_s2 (
    .F(n1857_6),
    .I0(n1854_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(w_register_num[0]) 
);
defparam n1857_s2.INIT=16'h0200;
  LUT4 n1980_s1 (
    .F(n1980_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1975_4) 
);
defparam n1980_s1.INIT=16'h1000;
  LUT4 n1944_s2 (
    .F(n1944_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1944_4) 
);
defparam n1944_s2.INIT=16'h1000;
  LUT4 n1872_s2 (
    .F(n1872_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1872_4) 
);
defparam n1872_s2.INIT=16'h1000;
  LUT4 n1864_s2 (
    .F(n1864_6),
    .I0(n1854_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(w_register_num[1]) 
);
defparam n1864_s2.INIT=16'h0200;
  LUT4 n1986_s1 (
    .F(n1986_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1975_4) 
);
defparam n1986_s1.INIT=16'h4000;
  LUT4 n1952_s1 (
    .F(n1952_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1944_4) 
);
defparam n1952_s1.INIT=16'h4000;
  LUT4 n1891_s1 (
    .F(n1891_5),
    .I0(n1872_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1891_s1.INIT=16'h2000;
  LUT4 n1876_s2 (
    .F(n1876_6),
    .I0(n1854_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1876_s2.INIT=16'h2000;
  LUT3 n47_s2 (
    .F(n47_8),
    .I0(w_bus_valid),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq) 
);
defparam n47_s2.INIT=8'h70;
  LUT4 n254_s4 (
    .F(n254_10),
    .I0(ff_vram_valid_13),
    .I1(ff_busy),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n254_s4.INIT=16'hCC0E;
  LUT4 n255_s5 (
    .F(n255_11),
    .I0(w_pulse2),
    .I1(ff_bus_write),
    .I2(ff_vram_valid_8),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n255_s5.INIT=16'hFF40;
  LUT4 n1232_s13 (
    .F(n1232_20),
    .I0(ff_port1),
    .I1(ff_bus_write),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n1232_s13.INIT=16'h0200;
  DFFCE ff_bus_write_s0 (
    .Q(ff_bus_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_7_s0 (
    .Q(ff_bus_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_6_s0 (
    .Q(ff_bus_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_5_s0 (
    .Q(ff_bus_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_4_s0 (
    .Q(ff_bus_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_3_s0 (
    .Q(ff_bus_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_2_s0 (
    .Q(ff_bus_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_1_s0 (
    .Q(ff_bus_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_0_s0 (
    .Q(ff_bus_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port0_s0 (
    .Q(ff_port0),
    .D(n26_5),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port1_s0 (
    .Q(ff_port1),
    .D(n28_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port2_s0 (
    .Q(ff_port2),
    .D(n30_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port3_s0 (
    .Q(ff_port3),
    .D(n31_3),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_valid_s0 (
    .Q(ff_bus_valid),
    .D(n23_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(ff_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(ff_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1739_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n96_3),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n123_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n124_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n125_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n126_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n127_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n128_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1759_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_pulse1),
    .D(n243_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(n219_5),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(n223_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(n224_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(n225_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(n226_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(n227_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(n228_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(n229_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(n230_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1854_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1854_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1854_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1857_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1857_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1854_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1857_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1857_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1857_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1857_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_17_s0 (
    .Q(reg_pattern_name_table_base[17]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1864_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_17_s0 (
    .Q(reg_color_table_base[17]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1872_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1872_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1872_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1872_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1876_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_17_s0 (
    .Q(reg_pattern_generator_table_base[17]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1884_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_17_s0 (
    .Q(reg_sprite_attribute_table_base[17]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1891_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1891_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1891_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1894_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_17_s0 (
    .Q(reg_sprite_pattern_generator_table_base[17]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1902_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1909_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1917_5),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(ff_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1917_5),
    .PRESET(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1917_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1920_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1920_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1920_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1920_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_7_s0 (
    .Q(reg_text_back_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_6_s0 (
    .Q(reg_text_back_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_5_s0 (
    .Q(reg_text_back_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_4_s0 (
    .Q(reg_text_back_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_3_s0 (
    .Q(reg_text_back_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_2_s0 (
    .Q(reg_text_back_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_1_s0 (
    .Q(reg_text_back_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_0_s0 (
    .Q(reg_text_back_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1924_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1932_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1940_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1940_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1940_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1940_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1944_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1944_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1944_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1944_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1944_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1944_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1944_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1944_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1952_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1967_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1975_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1975_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_yjk_mode_s0 (
    .Q(reg_yjk_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1975_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_yae_mode_s0 (
    .Q(reg_yae_mode),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1975_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1986_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1986_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1986_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1980_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1980_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1980_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1980_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1980_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1980_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_ext_palette_mode_s0 (
    .Q(reg_ext_palette_mode),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1960_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram256k_mode_s0 (
    .Q(reg_vram256k_mode),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1960_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n1043_6),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_6),
    .CLEAR(n36_6) 
);
  DFFE ff_palette_r_4_s0 (
    .Q(w_palette_r[4]),
    .D(n987_3),
    .CLK(clk85m),
    .CE(ff_palette_r_4_6) 
);
  DFFE ff_palette_r_3_s0 (
    .Q(w_palette_r[3]),
    .D(n988_3),
    .CLK(clk85m),
    .CE(ff_palette_r_4_6) 
);
  DFFE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(n989_3),
    .CLK(clk85m),
    .CE(ff_palette_r_4_6) 
);
  DFFE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(n990_6),
    .CLK(clk85m),
    .CE(ff_palette_r_4_6) 
);
  DFFE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(n991_6),
    .CLK(clk85m),
    .CE(ff_palette_r_4_6) 
);
  DFFE ff_palette_g_4_s0 (
    .Q(w_palette_g[4]),
    .D(n995_3),
    .CLK(clk85m),
    .CE(ff_palette_g_4_5) 
);
  DFFE ff_palette_g_3_s0 (
    .Q(w_palette_g[3]),
    .D(n996_3),
    .CLK(clk85m),
    .CE(ff_palette_g_4_5) 
);
  DFFE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(n997_3),
    .CLK(clk85m),
    .CE(ff_palette_g_4_5) 
);
  DFFE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(n990_6),
    .CLK(clk85m),
    .CE(ff_palette_g_4_5) 
);
  DFFE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(n991_6),
    .CLK(clk85m),
    .CE(ff_palette_g_4_5) 
);
  DFFE ff_palette_b_4_s0 (
    .Q(w_palette_b[4]),
    .D(n995_3),
    .CLK(clk85m),
    .CE(ff_palette_b_4_5) 
);
  DFFE ff_palette_b_3_s0 (
    .Q(w_palette_b[3]),
    .D(n996_3),
    .CLK(clk85m),
    .CE(ff_palette_b_4_5) 
);
  DFFE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(n997_3),
    .CLK(clk85m),
    .CE(ff_palette_b_4_5) 
);
  DFFE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(n990_6),
    .CLK(clk85m),
    .CE(ff_palette_b_4_5) 
);
  DFFE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(n991_6),
    .CLK(clk85m),
    .CE(ff_palette_b_4_5) 
);
  DFF ff_status_register_7_s0 (
    .Q(ff_status_register[7]),
    .D(n1130_37),
    .CLK(clk85m) 
);
  DFF ff_status_register_6_s0 (
    .Q(ff_status_register[6]),
    .D(n1131_36),
    .CLK(clk85m) 
);
  DFF ff_status_register_5_s0 (
    .Q(ff_status_register[5]),
    .D(n1132_38),
    .CLK(clk85m) 
);
  DFF ff_status_register_4_s0 (
    .Q(ff_status_register[4]),
    .D(n1133_35),
    .CLK(clk85m) 
);
  DFF ff_status_register_3_s0 (
    .Q(ff_status_register[3]),
    .D(n1134_39),
    .CLK(clk85m) 
);
  DFF ff_status_register_1_s0 (
    .Q(ff_status_register[1]),
    .D(n1136_41),
    .CLK(clk85m) 
);
  DFF ff_status_register_0_s0 (
    .Q(ff_status_register[0]),
    .D(n1137_39),
    .CLK(clk85m) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n1183_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n1175_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n1176_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n1177_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n1178_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n1179_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n1180_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n1181_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n1182_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFP ff_bus_ready_s0 (
    .Q(ff_bus_ready),
    .D(n47_8),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n131_5),
    .CLK(clk85m),
    .CE(n1733_7),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n202_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n203_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n204_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n205_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_17_s1 (
    .Q(w_cpu_vram_address[17]),
    .D(n395_3),
    .CLK(clk85m),
    .CE(ff_vram_address_17_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_17_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n396_3),
    .CLK(clk85m),
    .CE(ff_vram_address_17_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n397_3),
    .CLK(clk85m),
    .CE(ff_vram_address_17_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n398_3),
    .CLK(clk85m),
    .CE(ff_vram_address_17_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n381_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n382_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n383_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n384_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n385_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n386_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n387_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n388_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n389_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n390_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n391_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n392_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n393_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n394_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_7_s1 (
    .Q(w_palette_num[7]),
    .D(n1062_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_7_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_6_s1 (
    .Q(w_palette_num[6]),
    .D(n1063_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_6_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_5_s1 (
    .Q(w_palette_num[5]),
    .D(n1064_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_5_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_4_s1 (
    .Q(w_palette_num[4]),
    .D(n1065_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_4_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n1066_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n1067_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n1068_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n1069_3),
    .CLK(clk85m),
    .CE(n932_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_phase_1_s1 (
    .Q(ff_color_palette_phase[1]),
    .D(n1070_7),
    .CLK(clk85m),
    .CE(n933_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_phase_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_phase_0_s1 (
    .Q(ff_color_palette_phase[0]),
    .D(n1071_8),
    .CLK(clk85m),
    .CE(n933_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_phase_0_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1232_10),
    .CLK(clk85m),
    .CE(n1232_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n1235_10),
    .CLK(clk85m),
    .CE(n1235_8),
    .CLEAR(n36_6) 
);
  DFFS ff_status_register_2_s1 (
    .Q(ff_status_register[2]),
    .D(n1135_32),
    .CLK(clk85m),
    .SET(n1135_34) 
);
  DFFC ff_busy_s5 (
    .Q(ff_busy),
    .D(n254_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s5.INIT=1'b0;
  DFFC ff_vram_address_inc_s5 (
    .Q(w_pulse2),
    .D(n255_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s5.INIT=1'b0;
  MUX2_LUT5 n1137_s29 (
    .O(n1137_31),
    .I0(n1137_28),
    .I1(n1137_29),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT5 n1137_s28 (
    .O(n1137_33),
    .I0(n1137_41),
    .I1(n1137_37),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT6 n1137_s23 (
    .O(n1137_35),
    .I0(n1137_33),
    .I1(n1137_31),
    .S0(ff_status_register_pointer[2]) 
);
  INV ff_color_palette_valid_s3 (
    .O(ff_color_palette_valid_6),
    .I(w_register_write) 
);
  INV n131_s2 (
    .O(n131_5),
    .I(ff_2nd_access) 
);
  INV n243_s3 (
    .O(n243_8),
    .I(w_pulse1) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_50hz_mode,
  n1232_14,
  reg_interlace_mode,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_pre_vram_refresh,
  w_screen_v_active,
  ff_interleaving_page,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  ff_v_active_8,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y_Z,
  w_pixel_pos_x_Z,
  w_pixel_pos_y_Z,
  w_screen_pos_y,
  ff_blink_base
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_50hz_mode;
input n1232_14;
input reg_interlace_mode;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_pre_vram_refresh;
output w_screen_v_active;
output ff_interleaving_page;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output ff_v_active_8;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:3] w_screen_pos_y_Z;
output [8:3] w_pixel_pos_x_Z;
output [7:0] w_pixel_pos_y_Z;
output [7:0] w_screen_pos_y;
output [0:0] ff_blink_base;
wire n78_3;
wire n138_3;
wire n264_3;
wire ff_v_active_5;
wire n423_7;
wire n422_7;
wire n421_7;
wire n420_7;
wire n387_7;
wire n386_7;
wire n385_7;
wire n164_8;
wire n163_7;
wire n161_7;
wire n160_7;
wire n158_7;
wire n157_7;
wire n156_7;
wire n155_7;
wire n102_7;
wire n100_7;
wire n99_7;
wire n96_7;
wire n95_7;
wire n93_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n55_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire n309_11;
wire w_h_count_end_12;
wire n138_4;
wire n138_5;
wire n379_4;
wire n264_4;
wire n264_5;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n423_9;
wire n422_8;
wire n422_9;
wire n421_9;
wire n420_8;
wire n162_8;
wire n159_8;
wire n156_8;
wire n103_8;
wire n99_8;
wire n97_8;
wire n95_8;
wire n56_8;
wire n54_8;
wire n51_8;
wire n309_12;
wire w_h_count_end_15;
wire n379_5;
wire n379_6;
wire n264_6;
wire ff_v_active_7;
wire ff_blink_counter_3_11;
wire ff_blink_counter_3_12;
wire ff_interleaving_page_10;
wire n421_10;
wire n379_7;
wire n379_8;
wire n379_9;
wire n379_10;
wire ff_v_active_9;
wire ff_v_active_11;
wire n420_11;
wire n421_12;
wire n94_10;
wire n98_10;
wire n101_10;
wire n103_10;
wire n160_10;
wire n162_10;
wire n159_10;
wire n54_10;
wire n97_10;
wire n58_10;
wire n59_9;
wire n443_9;
wire ff_interleaving_page_12;
wire ff_blink_counter_3_14;
wire n94_12;
wire n98_12;
wire n101_12;
wire n104_9;
wire n105_9;
wire n222_7;
wire n379_12;
wire n423_11;
wire n56_10;
wire w_pixel_pos_x_3_2;
wire w_pixel_pos_x_4_2;
wire w_pixel_pos_x_5_2;
wire w_pixel_pos_x_6_2;
wire w_pixel_pos_x_7_2;
wire w_pixel_pos_x_8_0_COUT;
wire w_screen_pos_y_3_1;
wire w_screen_pos_y_3_2;
wire w_screen_pos_y_5_1;
wire w_screen_pos_y_5_2;
wire w_screen_pos_y_6_1;
wire w_screen_pos_y_6_2;
wire w_screen_pos_y_7_1;
wire w_screen_pos_y_7_2;
wire w_screen_pos_y_8_1;
wire w_screen_pos_y_9_6;
wire w_screen_pos_y_0_4;
wire w_screen_pos_y_1_5;
wire w_screen_pos_y_2_5;
wire w_screen_pos_y_4_5;
wire w_screen_pos_y_5_4;
wire w_screen_pos_y_6_4;
wire w_screen_pos_y_7_4;
wire w_screen_pos_y_8_4;
wire w_screen_pos_y_9_1_COUT;
wire w_pixel_pos_y_0_2;
wire w_pixel_pos_y_1_2;
wire w_pixel_pos_y_2_2;
wire w_pixel_pos_y_3_2;
wire w_pixel_pos_y_4_2;
wire w_pixel_pos_y_5_2;
wire w_pixel_pos_y_6_2;
wire w_pixel_pos_y_7_0_COUT;
wire w_screen_pos_y_1_8;
wire w_screen_pos_y_1_7;
wire w_screen_pos_y_2_8;
wire w_screen_pos_y_2_7;
wire w_screen_pos_y_4_8;
wire w_screen_pos_y_4_7;
wire w_screen_pos_y_3_7;
wire n296_6;
wire w_screen_pos_y_9_9;
wire n62_9;
wire w_screen_pos_x_7_12;
wire [12:8] w_screen_pos_x;
wire [8:3] ff_horizontal_offset_h;
wire [4:2] ff_top_line;
wire [3:1] ff_blink_base_0;
wire [3:0] ff_blink_counter;
wire [8:3] w_pixel_pos_x;
wire [9:8] w_screen_pos_y_0;
wire [7:0] w_pixel_pos_y;
wire VCC;
wire GND;
  LUT2 n78_s0 (
    .F(n78_3),
    .I0(w_v_count[0]),
    .I1(w_h_count_end) 
);
defparam n78_s0.INIT=4'h8;
  LUT4 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count[8]),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(w_h_count_end_14) 
);
defparam w_h_count_end_s8.INIT=16'h4000;
  LUT3 n138_s0 (
    .F(n138_3),
    .I0(w_h_count_end_12),
    .I1(n138_4),
    .I2(n138_5) 
);
defparam n138_s0.INIT=8'h80;
  LUT4 n264_s0 (
    .F(n264_3),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[3]),
    .I2(n264_4),
    .I3(n264_5) 
);
defparam n264_s0.INIT=16'h8000;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(n379_4),
    .I1(n264_3),
    .I2(ff_v_active_11),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hFE00;
  LUT3 w_screen_pos_x_9_s3 (
    .F(w_screen_pos_x[9]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]) 
);
defparam w_screen_pos_x_9_s3.INIT=8'h1E;
  LUT4 n423_s2 (
    .F(n423_7),
    .I0(n423_11),
    .I1(n423_9),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n423_s2.INIT=16'h000D;
  LUT4 n422_s2 (
    .F(n422_7),
    .I0(n423_11),
    .I1(n422_8),
    .I2(ff_blink_counter_3_10),
    .I3(n422_9) 
);
defparam n422_s2.INIT=16'h0D00;
  LUT4 n421_s2 (
    .F(n421_7),
    .I0(n421_12),
    .I1(ff_blink_counter_3_10),
    .I2(ff_blink_counter[2]),
    .I3(n421_9) 
);
defparam n421_s2.INIT=16'h0130;
  LUT4 n420_s2 (
    .F(n420_7),
    .I0(n420_8),
    .I1(ff_blink_counter_3_10),
    .I2(ff_blink_counter[3]),
    .I3(n420_11) 
);
defparam n420_s2.INIT=16'h0230;
  LUT3 n387_s2 (
    .F(n387_7),
    .I0(ff_blink_counter_3_9),
    .I1(ff_blink_base[0]),
    .I2(ff_blink_base_0[1]) 
);
defparam n387_s2.INIT=8'h14;
  LUT3 n386_s2 (
    .F(n386_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base_0[1]),
    .I2(ff_blink_base_0[2]) 
);
defparam n386_s2.INIT=8'h78;
  LUT4 n385_s2 (
    .F(n385_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base_0[1]),
    .I2(ff_blink_base_0[2]),
    .I3(ff_blink_base_0[3]) 
);
defparam n385_s2.INIT=16'h7D80;
  LUT2 n164_s3 (
    .F(n164_8),
    .I0(w_v_count[0]),
    .I1(n379_4) 
);
defparam n164_s3.INIT=4'h1;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(n379_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n163_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(w_v_count[2]),
    .I1(n162_8),
    .I2(n379_4),
    .I3(w_v_count[3]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(n379_4),
    .I1(w_v_count[4]),
    .I2(n160_10) 
);
defparam n160_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(w_v_count[5]),
    .I1(n159_8),
    .I2(n379_4),
    .I3(w_v_count[6]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT4 n157_s2 (
    .F(n157_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n159_8),
    .I3(w_v_count[7]) 
);
defparam n157_s2.INIT=16'h7F80;
  LUT2 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[8]),
    .I1(n156_8) 
);
defparam n156_s2.INIT=4'h6;
  LUT4 n155_s2 (
    .F(n155_7),
    .I0(w_v_count[8]),
    .I1(n156_8),
    .I2(n379_4),
    .I3(w_v_count[9]) 
);
defparam n155_s2.INIT=16'h0708;
  LUT4 n102_s2 (
    .F(n102_7),
    .I0(ff_half_count[2]),
    .I1(n103_8),
    .I2(n78_3),
    .I3(ff_half_count[3]) 
);
defparam n102_s2.INIT=16'h0708;
  LUT4 n100_s2 (
    .F(n100_7),
    .I0(ff_half_count[4]),
    .I1(n101_10),
    .I2(n78_3),
    .I3(ff_half_count[5]) 
);
defparam n100_s2.INIT=16'h0708;
  LUT4 n99_s2 (
    .F(n99_7),
    .I0(n101_10),
    .I1(n99_8),
    .I2(n78_3),
    .I3(ff_half_count[6]) 
);
defparam n99_s2.INIT=16'h0708;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(ff_half_count[8]),
    .I1(n97_8),
    .I2(n78_3),
    .I3(ff_half_count[9]) 
);
defparam n96_s2.INIT=16'h0708;
  LUT4 n95_s2 (
    .F(n95_7),
    .I0(n97_8),
    .I1(n95_8),
    .I2(n78_3),
    .I3(ff_half_count[10]) 
);
defparam n95_s2.INIT=16'h0708;
  LUT4 n93_s2 (
    .F(n93_7),
    .I0(ff_half_count[11]),
    .I1(n94_10),
    .I2(n78_3),
    .I3(ff_half_count[12]) 
);
defparam n93_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT3 n60_s2 (
    .F(n60_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n60_s2.INIT=8'h78;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(w_h_count_end),
    .I1(w_h_count[4]),
    .I2(n58_10) 
);
defparam n58_s2.INIT=8'h14;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(w_h_count[4]),
    .I1(n58_10),
    .I2(w_h_count_end),
    .I3(w_h_count[5]) 
);
defparam n57_s2.INIT=16'h0708;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(w_h_count[6]),
    .I1(n56_8),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT4 n53_s2 (
    .F(n53_7),
    .I0(w_h_count[8]),
    .I1(n54_8),
    .I2(w_h_count_end),
    .I3(w_h_count[9]) 
);
defparam n53_s2.INIT=16'h0708;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(n54_8),
    .I3(w_h_count[10]) 
);
defparam n52_s2.INIT=16'h7F80;
  LUT4 n51_s2 (
    .F(n51_7),
    .I0(n54_8),
    .I1(n51_8),
    .I2(w_h_count_end),
    .I3(w_h_count[11]) 
);
defparam n51_s2.INIT=16'h0708;
  LUT4 n309_s6 (
    .F(n309_11),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(ff_half_count[12]),
    .I3(n309_12) 
);
defparam n309_s6.INIT=16'h0001;
  LUT2 w_screen_pos_x_8_s4 (
    .F(w_screen_pos_x[8]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam w_screen_pos_x_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_11_s4 (
    .F(w_screen_pos_x[11]),
    .I0(ff_half_count[10]),
    .I1(n309_12),
    .I2(ff_half_count[11]) 
);
defparam w_screen_pos_x_11_s4.INIT=8'hE1;
  LUT4 w_screen_pos_x_12_s4 (
    .F(w_screen_pos_x[12]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n309_12),
    .I3(ff_half_count[12]) 
);
defparam w_screen_pos_x_12_s4.INIT=16'hFE01;
  LUT4 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count_end_15) 
);
defparam w_h_count_end_s9.INIT=16'h1000;
  LUT3 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_h_count_end_s10.INIT=8'h80;
  LUT3 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam w_h_count_end_s11.INIT=8'h40;
  LUT4 n138_s1 (
    .F(n138_4),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]),
    .I3(w_h_count[4]) 
);
defparam n138_s1.INIT=16'h0100;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[8]),
    .I3(w_v_count[0]) 
);
defparam n138_s2.INIT=16'h0100;
  LUT4 n379_s1 (
    .F(n379_4),
    .I0(n379_5),
    .I1(n379_6),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n379_s1.INIT=16'h0E00;
  LUT2 n264_s1 (
    .F(n264_4),
    .I0(w_v_count[0]),
    .I1(n264_6) 
);
defparam n264_s1.INIT=4'h8;
  LUT4 n264_s2 (
    .F(n264_5),
    .I0(w_screen_pos_y[5]),
    .I1(w_screen_pos_y[6]),
    .I2(w_screen_pos_y_0[8]),
    .I3(w_screen_pos_y_0[9]) 
);
defparam n264_s2.INIT=16'h8000;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base_0[1]),
    .I1(ff_blink_base_0[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base_0[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT2 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(ff_blink_counter_3_11),
    .I1(ff_blink_counter_3_12) 
);
defparam ff_blink_counter_3_s5.INIT=4'h8;
  LUT3 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(ff_interleaving_page_10),
    .I1(n423_11),
    .I2(ff_blink_counter_3_9) 
);
defparam ff_interleaving_page_s4.INIT=8'h40;
  LUT3 n423_s4 (
    .F(n423_9),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n423_s4.INIT=8'hCA;
  LUT3 n422_s3 (
    .F(n422_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page) 
);
defparam n422_s3.INIT=8'hCA;
  LUT2 n422_s4 (
    .F(n422_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]) 
);
defparam n422_s4.INIT=4'h9;
  LUT2 n421_s4 (
    .F(n421_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]) 
);
defparam n421_s4.INIT=4'h1;
  LUT3 n420_s3 (
    .F(n420_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n420_s3.INIT=8'hAC;
  LUT2 n162_s3 (
    .F(n162_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n162_s3.INIT=4'h8;
  LUT2 n159_s3 (
    .F(n159_8),
    .I0(w_v_count[4]),
    .I1(n160_10) 
);
defparam n159_s3.INIT=4'h8;
  LUT4 n156_s3 (
    .F(n156_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(n159_8) 
);
defparam n156_s3.INIT=16'h8000;
  LUT2 n103_s3 (
    .F(n103_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]) 
);
defparam n103_s3.INIT=4'h8;
  LUT2 n99_s3 (
    .F(n99_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]) 
);
defparam n99_s3.INIT=4'h8;
  LUT2 n97_s3 (
    .F(n97_8),
    .I0(ff_half_count[7]),
    .I1(n98_10) 
);
defparam n97_s3.INIT=4'h8;
  LUT2 n95_s3 (
    .F(n95_8),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]) 
);
defparam n95_s3.INIT=4'h8;
  LUT3 n56_s3 (
    .F(n56_8),
    .I0(w_h_count[4]),
    .I1(w_h_count[5]),
    .I2(n58_10) 
);
defparam n56_s3.INIT=8'h80;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n56_8) 
);
defparam n54_s3.INIT=8'h80;
  LUT3 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]) 
);
defparam n51_s3.INIT=8'h80;
  LUT3 n309_s7 (
    .F(n309_12),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]) 
);
defparam n309_s7.INIT=8'hE0;
  LUT2 w_h_count_end_s12 (
    .F(w_h_count_end_15),
    .I0(w_h_count[7]),
    .I1(w_h_count[9]) 
);
defparam w_h_count_end_s12.INIT=4'h8;
  LUT4 n379_s2 (
    .F(n379_5),
    .I0(reg_50hz_mode),
    .I1(w_v_count[5]),
    .I2(n379_7),
    .I3(n379_8) 
);
defparam n379_s2.INIT=16'h0100;
  LUT4 n379_s3 (
    .F(n379_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[2]),
    .I2(n379_9),
    .I3(n379_10) 
);
defparam n379_s3.INIT=16'h1000;
  LUT4 n264_s3 (
    .F(n264_6),
    .I0(w_screen_pos_y[0]),
    .I1(w_screen_pos_y[1]),
    .I2(w_screen_pos_y[4]),
    .I3(w_screen_pos_y[7]) 
);
defparam n264_s3.INIT=16'h8000;
  LUT4 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(n1232_14),
    .I1(ff_v_active_9),
    .I2(w_screen_pos_y[2]),
    .I3(reg_212lines_mode) 
);
defparam ff_v_active_s4.INIT=16'hF53F;
  LUT2 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(w_screen_pos_y_0[8]),
    .I1(w_screen_pos_y_0[9]) 
);
defparam ff_v_active_s5.INIT=4'h1;
  LUT4 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[7]),
    .I2(reg_blink_period[2]),
    .I3(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s6.INIT=16'h0001;
  LUT4 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(reg_blink_period[0]),
    .I3(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s7.INIT=16'h0001;
  LUT4 ff_interleaving_page_s5 (
    .F(ff_interleaving_page_10),
    .I0(n422_8),
    .I1(n420_8),
    .I2(n421_10),
    .I3(n423_9) 
);
defparam ff_interleaving_page_s5.INIT=16'h0001;
  LUT3 n421_s5 (
    .F(n421_10),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_interleaving_page) 
);
defparam n421_s5.INIT=8'hCA;
  LUT4 n379_s4 (
    .F(n379_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n379_s4.INIT=16'hEFF7;
  LUT4 n379_s5 (
    .F(n379_8),
    .I0(w_v_count[4]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(w_v_count[3]) 
);
defparam n379_s5.INIT=16'h0100;
  LUT4 n379_s6 (
    .F(n379_9),
    .I0(w_v_count[3]),
    .I1(w_v_count[7]),
    .I2(w_v_count[6]),
    .I3(w_v_count[4]) 
);
defparam n379_s6.INIT=16'h1000;
  LUT4 n379_s7 (
    .F(n379_10),
    .I0(reg_50hz_mode),
    .I1(reg_interlace_mode),
    .I2(w_v_count[0]),
    .I3(w_v_count[5]) 
);
defparam n379_s7.INIT=16'hF800;
  LUT3 ff_v_active_s6 (
    .F(ff_v_active_9),
    .I0(w_screen_pos_y[6]),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[3]) 
);
defparam ff_v_active_s6.INIT=8'h40;
  LUT4 ff_v_active_s7 (
    .F(ff_v_active_11),
    .I0(ff_v_active_7),
    .I1(w_v_count[0]),
    .I2(n264_6),
    .I3(ff_v_active_8) 
);
defparam ff_v_active_s7.INIT=16'h4000;
  LUT3 n420_s5 (
    .F(n420_11),
    .I0(ff_blink_counter[2]),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]) 
);
defparam n420_s5.INIT=8'h01;
  LUT4 n421_s6 (
    .F(n421_12),
    .I0(ff_blink_counter[3]),
    .I1(reg_blink_period[2]),
    .I2(reg_blink_period[6]),
    .I3(ff_interleaving_page) 
);
defparam n421_s6.INIT=16'h0511;
  LUT4 n94_s4 (
    .F(n94_10),
    .I0(ff_half_count[10]),
    .I1(n97_8),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[9]) 
);
defparam n94_s4.INIT=16'h8000;
  LUT4 n98_s4 (
    .F(n98_10),
    .I0(ff_half_count[6]),
    .I1(n101_10),
    .I2(ff_half_count[4]),
    .I3(ff_half_count[5]) 
);
defparam n98_s4.INIT=16'h8000;
  LUT4 n101_s4 (
    .F(n101_10),
    .I0(ff_half_count[2]),
    .I1(ff_half_count[3]),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n101_s4.INIT=16'h8000;
  LUT4 n103_s4 (
    .F(n103_10),
    .I0(n78_3),
    .I1(ff_half_count[2]),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n103_s4.INIT=16'h1444;
  LUT4 n160_s4 (
    .F(n160_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n160_s4.INIT=16'h8000;
  LUT4 n162_s4 (
    .F(n162_10),
    .I0(n379_4),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n162_s4.INIT=16'h1444;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(n379_4),
    .I1(w_v_count[5]),
    .I2(w_v_count[4]),
    .I3(n160_10) 
);
defparam n159_s4.INIT=16'h1444;
  LUT4 w_screen_pos_x_10_s5 (
    .F(w_screen_pos_x[10]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[9]) 
);
defparam w_screen_pos_x_10_s5.INIT=16'hA955;
  LUT4 n54_s4 (
    .F(n54_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(n56_8) 
);
defparam n54_s4.INIT=16'h6AAA;
  LUT4 n97_s4 (
    .F(n97_10),
    .I0(n78_3),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(n98_10) 
);
defparam n97_s4.INIT=16'h1444;
  LUT4 n58_s4 (
    .F(n58_10),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n58_s4.INIT=16'h8000;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n59_s3.INIT=16'h6AAA;
  LUT3 n443_s3 (
    .F(n443_9),
    .I0(ff_blink_counter_3_11),
    .I1(ff_blink_counter_3_12),
    .I2(ff_interleaving_page) 
);
defparam n443_s3.INIT=8'h8F;
  LUT4 ff_interleaving_page_s6 (
    .F(ff_interleaving_page_12),
    .I0(n379_12),
    .I1(ff_interleaving_page_9),
    .I2(ff_blink_counter_3_11),
    .I3(ff_blink_counter_3_12) 
);
defparam ff_interleaving_page_s6.INIT=16'hF888;
  LUT4 ff_blink_counter_3_s8 (
    .F(ff_blink_counter_3_14),
    .I0(ff_blink_counter_3_9),
    .I1(n379_12),
    .I2(ff_blink_counter_3_11),
    .I3(ff_blink_counter_3_12) 
);
defparam ff_blink_counter_3_s8.INIT=16'hF888;
  LUT4 n94_s5 (
    .F(n94_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[11]),
    .I3(n94_10) 
);
defparam n94_s5.INIT=16'h0770;
  LUT4 n98_s5 (
    .F(n98_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[7]),
    .I3(n98_10) 
);
defparam n98_s5.INIT=16'h0770;
  LUT4 n101_s5 (
    .F(n101_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[4]),
    .I3(n101_10) 
);
defparam n101_s5.INIT=16'h0770;
  LUT4 n104_s3 (
    .F(n104_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n104_s3.INIT=16'h0770;
  LUT3 n105_s3 (
    .F(n105_9),
    .I0(ff_half_count[0]),
    .I1(w_v_count[0]),
    .I2(w_h_count_end) 
);
defparam n105_s3.INIT=8'h15;
  LUT3 n222_s3 (
    .F(n222_7),
    .I0(w_h_count_end),
    .I1(n379_4),
    .I2(ff_blink_base[0]) 
);
defparam n222_s3.INIT=8'h78;
  LUT2 n379_s8 (
    .F(n379_12),
    .I0(w_h_count_end),
    .I1(n379_4) 
);
defparam n379_s8.INIT=4'h8;
  LUT4 n423_s5 (
    .F(n423_11),
    .I0(ff_blink_counter[3]),
    .I1(ff_blink_counter[2]),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter[1]) 
);
defparam n423_s5.INIT=16'h0001;
  LUT4 n56_s4 (
    .F(n56_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(n58_10) 
);
defparam n56_s4.INIT=16'h6AAA;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count[12]),
    .D(n93_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n94_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n95_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n96_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n97_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n98_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count[6]),
    .D(n99_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(ff_half_count[5]),
    .D(n100_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(ff_half_count[4]),
    .D(n101_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(ff_half_count[3]),
    .D(n102_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(ff_half_count[2]),
    .D(n103_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(ff_half_count[1]),
    .D(n104_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(ff_half_count[0]),
    .D(n105_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_pre_vram_refresh),
    .D(n138_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n155_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n159_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n162_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n164_8),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n264_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFP ff_top_line_4_s0 (
    .Q(ff_top_line[4]),
    .D(n296_6),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFC ff_top_line_2_s0 (
    .Q(ff_top_line[2]),
    .D(reg_212lines_mode),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_3_s0 (
    .Q(ff_blink_base_0[3]),
    .D(n385_7),
    .CLK(clk85m),
    .CE(n379_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_2_s0 (
    .Q(ff_blink_base_0[2]),
    .D(n386_7),
    .CLK(clk85m),
    .CE(n379_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_1_s0 (
    .Q(ff_blink_base_0[1]),
    .D(n387_7),
    .CLK(clk85m),
    .CE(n379_12),
    .CLEAR(n36_6) 
);
  DFF ff_screen_pos_x_13_s0 (
    .Q(w_screen_pos_x_Z[13]),
    .D(n309_11),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_12_s0 (
    .Q(w_screen_pos_x_Z[12]),
    .D(w_screen_pos_x[12]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_11_s0 (
    .Q(w_screen_pos_x_Z[11]),
    .D(w_screen_pos_x[11]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_10_s0 (
    .Q(w_screen_pos_x_Z[10]),
    .D(w_screen_pos_x[10]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_9_s0 (
    .Q(w_screen_pos_x_Z[9]),
    .D(w_screen_pos_x[9]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_8_s0 (
    .Q(w_screen_pos_x_Z[8]),
    .D(w_screen_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_7_s0 (
    .Q(w_screen_pos_x_Z[7]),
    .D(w_screen_pos_x_7_12),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_6_s0 (
    .Q(w_screen_pos_x_Z[6]),
    .D(ff_half_count[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(ff_half_count[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(ff_half_count[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(ff_half_count[3]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(ff_half_count[2]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(ff_half_count[1]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(ff_half_count[0]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_7_s0 (
    .Q(w_screen_pos_y_Z[7]),
    .D(w_screen_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_6_s0 (
    .Q(w_screen_pos_y_Z[6]),
    .D(w_screen_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_5_s0 (
    .Q(w_screen_pos_y_Z[5]),
    .D(w_screen_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_4_s0 (
    .Q(w_screen_pos_y_Z[4]),
    .D(w_screen_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_3_s0 (
    .Q(w_screen_pos_y_Z[3]),
    .D(w_screen_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_8_s0 (
    .Q(w_pixel_pos_x_Z[8]),
    .D(w_pixel_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_7_s0 (
    .Q(w_pixel_pos_x_Z[7]),
    .D(w_pixel_pos_x[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_6_s0 (
    .Q(w_pixel_pos_x_Z[6]),
    .D(w_pixel_pos_x[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_5_s0 (
    .Q(w_pixel_pos_x_Z[5]),
    .D(w_pixel_pos_x[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_4_s0 (
    .Q(w_pixel_pos_x_Z[4]),
    .D(w_pixel_pos_x[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_3_s0 (
    .Q(w_pixel_pos_x_Z[3]),
    .D(w_pixel_pos_x[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_7_s0 (
    .Q(w_pixel_pos_y_Z[7]),
    .D(w_pixel_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_6_s0 (
    .Q(w_pixel_pos_y_Z[6]),
    .D(w_pixel_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_5_s0 (
    .Q(w_pixel_pos_y_Z[5]),
    .D(w_pixel_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_4_s0 (
    .Q(w_pixel_pos_y_Z[4]),
    .D(w_pixel_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_3_s0 (
    .Q(w_pixel_pos_y_Z[3]),
    .D(w_pixel_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_2_s0 (
    .Q(w_pixel_pos_y_Z[2]),
    .D(w_pixel_pos_y[2]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_1_s0 (
    .Q(w_pixel_pos_y_Z[1]),
    .D(w_pixel_pos_y[1]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_0_s0 (
    .Q(w_pixel_pos_y_Z[0]),
    .D(w_pixel_pos_y[0]),
    .CLK(clk85m) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n420_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n421_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n422_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n423_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFPE ff_interleaving_page_s1 (
    .Q(ff_interleaving_page),
    .D(n443_9),
    .CLK(clk85m),
    .CE(ff_interleaving_page_12),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s1.INIT=1'b1;
  DFFC ff_blink_base_0_s1 (
    .Q(ff_blink_base[0]),
    .D(n222_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_0_s1.INIT=1'b0;
  ALU w_pixel_pos_x_3_s (
    .SUM(w_pixel_pos_x[3]),
    .COUT(w_pixel_pos_x_3_2),
    .I0(w_screen_pos_x_7_12),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_4_s (
    .SUM(w_pixel_pos_x[4]),
    .COUT(w_pixel_pos_x_4_2),
    .I0(w_screen_pos_x[8]),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_3_2) 
);
defparam w_pixel_pos_x_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_5_s (
    .SUM(w_pixel_pos_x[5]),
    .COUT(w_pixel_pos_x_5_2),
    .I0(w_screen_pos_x[9]),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_4_2) 
);
defparam w_pixel_pos_x_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_6_s (
    .SUM(w_pixel_pos_x[6]),
    .COUT(w_pixel_pos_x_6_2),
    .I0(w_screen_pos_x[10]),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_5_2) 
);
defparam w_pixel_pos_x_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_7_s (
    .SUM(w_pixel_pos_x[7]),
    .COUT(w_pixel_pos_x_7_2),
    .I0(w_screen_pos_x[11]),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_6_2) 
);
defparam w_pixel_pos_x_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_8_s (
    .SUM(w_pixel_pos_x[8]),
    .COUT(w_pixel_pos_x_8_0_COUT),
    .I0(w_screen_pos_x[12]),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_7_2) 
);
defparam w_pixel_pos_x_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_3_s (
    .SUM(w_screen_pos_y_3_1),
    .COUT(w_screen_pos_y_3_2),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_2_7) 
);
defparam w_screen_pos_y_3_s.ALU_MODE=0;
  ALU w_screen_pos_y_5_s (
    .SUM(w_screen_pos_y_5_1),
    .COUT(w_screen_pos_y_5_2),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_7) 
);
defparam w_screen_pos_y_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_6_s (
    .SUM(w_screen_pos_y_6_1),
    .COUT(w_screen_pos_y_6_2),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_5_2) 
);
defparam w_screen_pos_y_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_7_s (
    .SUM(w_screen_pos_y_7_1),
    .COUT(w_screen_pos_y_7_2),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_6_2) 
);
defparam w_screen_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_9_6),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s0 (
    .SUM(w_screen_pos_y[0]),
    .COUT(w_screen_pos_y_0_4),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s0.ALU_MODE=0;
  ALU w_screen_pos_y_1_s1 (
    .SUM(w_screen_pos_y[1]),
    .COUT(w_screen_pos_y_1_5),
    .I0(w_screen_pos_y_1_8),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_4) 
);
defparam w_screen_pos_y_1_s1.ALU_MODE=0;
  ALU w_screen_pos_y_2_s1 (
    .SUM(w_screen_pos_y[2]),
    .COUT(w_screen_pos_y_2_5),
    .I0(w_screen_pos_y_2_8),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_5) 
);
defparam w_screen_pos_y_2_s1.ALU_MODE=0;
  ALU w_screen_pos_y_4_s1 (
    .SUM(w_screen_pos_y[4]),
    .COUT(w_screen_pos_y_4_5),
    .I0(w_screen_pos_y_4_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_3_7) 
);
defparam w_screen_pos_y_4_s1.ALU_MODE=0;
  ALU w_screen_pos_y_5_s0 (
    .SUM(w_screen_pos_y[5]),
    .COUT(w_screen_pos_y_5_4),
    .I0(w_screen_pos_y_5_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_5) 
);
defparam w_screen_pos_y_5_s0.ALU_MODE=0;
  ALU w_screen_pos_y_6_s0 (
    .SUM(w_screen_pos_y[6]),
    .COUT(w_screen_pos_y_6_4),
    .I0(w_screen_pos_y_6_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_5_4) 
);
defparam w_screen_pos_y_6_s0.ALU_MODE=0;
  ALU w_screen_pos_y_7_s0 (
    .SUM(w_screen_pos_y[7]),
    .COUT(w_screen_pos_y_7_4),
    .I0(w_screen_pos_y_7_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_6_4) 
);
defparam w_screen_pos_y_7_s0.ALU_MODE=0;
  ALU w_screen_pos_y_8_s0 (
    .SUM(w_screen_pos_y_0[8]),
    .COUT(w_screen_pos_y_8_4),
    .I0(w_screen_pos_y_8_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_7_4) 
);
defparam w_screen_pos_y_8_s0.ALU_MODE=0;
  ALU w_screen_pos_y_9_s0 (
    .SUM(w_screen_pos_y_0[9]),
    .COUT(w_screen_pos_y_9_1_COUT),
    .I0(w_screen_pos_y_9_9),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_4) 
);
defparam w_screen_pos_y_9_s0.ALU_MODE=0;
  ALU w_pixel_pos_y_0_s (
    .SUM(w_pixel_pos_y[0]),
    .COUT(w_pixel_pos_y_0_2),
    .I0(w_screen_pos_y[0]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_1_s (
    .SUM(w_pixel_pos_y[1]),
    .COUT(w_pixel_pos_y_1_2),
    .I0(w_screen_pos_y[1]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_0_2) 
);
defparam w_pixel_pos_y_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_2_s (
    .SUM(w_pixel_pos_y[2]),
    .COUT(w_pixel_pos_y_2_2),
    .I0(w_screen_pos_y[2]),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_1_2) 
);
defparam w_pixel_pos_y_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_3_s (
    .SUM(w_pixel_pos_y[3]),
    .COUT(w_pixel_pos_y_3_2),
    .I0(w_screen_pos_y[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_2_2) 
);
defparam w_pixel_pos_y_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_4_s (
    .SUM(w_pixel_pos_y[4]),
    .COUT(w_pixel_pos_y_4_2),
    .I0(w_screen_pos_y[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_3_2) 
);
defparam w_pixel_pos_y_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_5_s (
    .SUM(w_pixel_pos_y[5]),
    .COUT(w_pixel_pos_y_5_2),
    .I0(w_screen_pos_y[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_4_2) 
);
defparam w_pixel_pos_y_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_6_s (
    .SUM(w_pixel_pos_y[6]),
    .COUT(w_pixel_pos_y_6_2),
    .I0(w_screen_pos_y[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_5_2) 
);
defparam w_pixel_pos_y_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_7_s (
    .SUM(w_pixel_pos_y[7]),
    .COUT(w_pixel_pos_y_7_0_COUT),
    .I0(w_screen_pos_y[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_6_2) 
);
defparam w_pixel_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s2 (
    .SUM(w_screen_pos_y_1_8),
    .COUT(w_screen_pos_y_1_7),
    .I0(w_v_count[2]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_y_1_s2.ALU_MODE=1;
  ALU w_screen_pos_y_2_s2 (
    .SUM(w_screen_pos_y_2_8),
    .COUT(w_screen_pos_y_2_7),
    .I0(w_v_count[3]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_7) 
);
defparam w_screen_pos_y_2_s2.ALU_MODE=1;
  ALU w_screen_pos_y_4_s2 (
    .SUM(w_screen_pos_y_4_8),
    .COUT(w_screen_pos_y_4_7),
    .I0(w_v_count[5]),
    .I1(ff_top_line[4]),
    .I3(GND),
    .CIN(w_screen_pos_y_3_2) 
);
defparam w_screen_pos_y_4_s2.ALU_MODE=1;
  ALU w_screen_pos_y_3_s2 (
    .SUM(w_screen_pos_y[3]),
    .COUT(w_screen_pos_y_3_7),
    .I0(w_screen_pos_y_3_1),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_5) 
);
defparam w_screen_pos_y_3_s2.ALU_MODE=1;
  INV n296_s2 (
    .O(n296_6),
    .I(reg_212lines_mode) 
);
  INV w_screen_pos_y_9_s3 (
    .O(w_screen_pos_y_9_9),
    .I(w_screen_pos_y_9_6) 
);
  INV n62_s4 (
    .O(n62_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_7_s6 (
    .O(w_screen_pos_x_7_12),
    .I(ff_half_count[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  n36_6,
  n144_4,
  reg_display_on,
  n535_4,
  w_address_s_pre_17_5,
  ff_vram_address_17_7,
  n358_8,
  n1267_5,
  w_screen_v_active,
  n1980_102,
  n481_6,
  w_sprite_mode2_4,
  w_sprite_mode2,
  n1333_21,
  w_next_0_4,
  w_next_0_5,
  ff_interleaving_page,
  reg_left_mask,
  reg_scroll_planes,
  reg_interleaving_mode,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z,
  w_horizontal_offset_l,
  w_pixel_pos_x_Z,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  w_pixel_pos_y_Z,
  reg_text_back_color,
  reg_color_table_base,
  reg_pattern_name_table_base,
  ff_blink_base,
  w_screen_mode_vram_valid,
  w_screen_mode_display_color_en,
  ff_state_1_7,
  n566_31,
  w_screen_mode_3_3,
  n2043_5,
  n1778_4,
  ff_next_vram2_7_10,
  n2043_6,
  n1778_6,
  n878_27,
  n2043_8,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  w_pixel_phase_x
)
;
input clk85m;
input n36_6;
input n144_4;
input reg_display_on;
input n535_4;
input w_address_s_pre_17_5;
input ff_vram_address_17_7;
input n358_8;
input n1267_5;
input w_screen_v_active;
input n1980_102;
input n481_6;
input w_sprite_mode2_4;
input w_sprite_mode2;
input n1333_21;
input w_next_0_4;
input w_next_0_5;
input ff_interleaving_page;
input reg_left_mask;
input reg_scroll_planes;
input reg_interleaving_mode;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [2:0] w_horizontal_offset_l;
input [8:3] w_pixel_pos_x_Z;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [17:11] reg_pattern_generator_table_base;
input [7:0] w_pixel_pos_y_Z;
input [7:0] reg_text_back_color;
input [17:6] reg_color_table_base;
input [17:10] reg_pattern_name_table_base;
input [0:0] ff_blink_base;
output w_screen_mode_vram_valid;
output w_screen_mode_display_color_en;
output ff_state_1_7;
output n566_31;
output w_screen_mode_3_3;
output n2043_5;
output n1778_4;
output ff_next_vram2_7_10;
output n2043_6;
output n1778_6;
output n878_27;
output n2043_8;
output [17:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [1:0] w_pixel_phase_x;
wire n850_2;
wire n851_2;
wire n852_2;
wire n853_2;
wire n830_6;
wire n830_7;
wire n831_6;
wire n831_7;
wire n832_6;
wire n832_7;
wire n833_6;
wire n833_7;
wire n834_6;
wire n834_7;
wire n835_6;
wire n835_7;
wire n836_6;
wire n836_7;
wire n837_6;
wire n837_7;
wire n866_28;
wire n867_28;
wire n868_28;
wire n869_28;
wire n1779_2;
wire n1505_4;
wire n1506_4;
wire n1507_4;
wire n1508_4;
wire n1511_4;
wire n1512_4;
wire n1513_4;
wire n1514_4;
wire n1515_4;
wire n1516_4;
wire n1519_4;
wire n1520_4;
wire n1521_4;
wire n1522_4;
wire n1523_4;
wire n1524_4;
wire n1525_4;
wire n1526_4;
wire n1527_4;
wire n1528_4;
wire n1529_4;
wire n1530_4;
wire n1531_4;
wire n1532_4;
wire n1534_4;
wire n1536_4;
wire n1537_4;
wire n1538_4;
wire n1539_4;
wire n1540_4;
wire n1545_4;
wire n1546_4;
wire n1547_4;
wire n1548_4;
wire n1778_3;
wire n1827_5;
wire n1828_4;
wire n1829_4;
wire n1830_4;
wire n854_29;
wire n855_29;
wire n856_29;
wire n857_29;
wire n858_22;
wire n859_22;
wire n860_22;
wire n861_22;
wire n862_30;
wire n863_29;
wire n864_29;
wire n865_29;
wire n878_25;
wire n879_25;
wire n880_25;
wire n881_25;
wire n882_26;
wire n883_24;
wire n884_24;
wire n885_24;
wire n1124_17;
wire n1125_16;
wire n1126_16;
wire n1127_16;
wire n1128_18;
wire n1129_18;
wire n1130_18;
wire n1131_18;
wire n1132_17;
wire n1133_17;
wire n1134_17;
wire n1135_17;
wire n1136_18;
wire n1137_17;
wire n1138_17;
wire n1139_17;
wire n1140_13;
wire n1141_13;
wire n1142_13;
wire n1143_13;
wire n1148_14;
wire n1149_14;
wire n1150_14;
wire n1151_14;
wire n1156_14;
wire n1157_14;
wire n1158_14;
wire n1159_14;
wire n1497_29;
wire n1498_29;
wire n1499_29;
wire n1500_29;
wire n1501_23;
wire n1502_23;
wire n1503_23;
wire n1504_23;
wire ff_screen_h_in_active_9;
wire n751_10;
wire n752_10;
wire n753_10;
wire n754_10;
wire n755_10;
wire n756_10;
wire n757_10;
wire n758_10;
wire n759_10;
wire n760_10;
wire n761_10;
wire n762_10;
wire n763_10;
wire n764_10;
wire n766_10;
wire n767_10;
wire n768_10;
wire ff_next_vram1_7_8;
wire ff_next_vram1_3_8;
wire ff_next_vram4_7_7;
wire ff_next_vram5_3_8;
wire n183_7;
wire n182_7;
wire n181_7;
wire n180_7;
wire n179_7;
wire n1826_7;
wire n1825_7;
wire n1824_7;
wire n1823_7;
wire n560_6;
wire n139_7;
wire n138_7;
wire n258_9;
wire w_screen_mode_3_4;
wire n1505_6;
wire n1506_6;
wire n1507_6;
wire n1508_6;
wire n1509_5;
wire n1509_6;
wire n1510_5;
wire n1511_5;
wire n1511_6;
wire n1511_8;
wire n1512_5;
wire n1512_6;
wire n1512_7;
wire n1513_5;
wire n1514_5;
wire n1515_5;
wire n1516_5;
wire n1517_5;
wire n1518_5;
wire n1519_5;
wire n1519_6;
wire n1519_7;
wire n1520_5;
wire n1520_6;
wire n1520_7;
wire n1521_5;
wire n1522_5;
wire n1523_5;
wire n1524_5;
wire n1525_5;
wire n1526_5;
wire n1527_5;
wire n1528_5;
wire n1529_5;
wire n1530_5;
wire n1531_5;
wire n1532_5;
wire n1533_5;
wire n1534_5;
wire n1535_5;
wire n1536_5;
wire n1537_5;
wire n1538_5;
wire n1539_5;
wire n1540_5;
wire n1541_5;
wire n1542_5;
wire n1543_5;
wire n1544_5;
wire n1545_5;
wire n1546_5;
wire n1547_5;
wire n1548_5;
wire n1549_5;
wire n1550_5;
wire n1551_5;
wire n1552_5;
wire n1553_5;
wire n1554_5;
wire n1555_5;
wire n1556_5;
wire n1557_5;
wire n1558_5;
wire n1559_5;
wire n1560_5;
wire n854_30;
wire n854_31;
wire n855_30;
wire n855_31;
wire n856_30;
wire n856_31;
wire n857_30;
wire n857_31;
wire n858_24;
wire n858_25;
wire n859_23;
wire n859_24;
wire n860_23;
wire n860_24;
wire n861_23;
wire n861_24;
wire n862_31;
wire n863_30;
wire n864_30;
wire n865_30;
wire n1124_18;
wire n1124_19;
wire n1124_20;
wire n1125_17;
wire n1125_18;
wire n1125_19;
wire n1126_17;
wire n1126_18;
wire n1126_19;
wire n1127_17;
wire n1127_18;
wire n1127_19;
wire n1128_19;
wire n1128_20;
wire n1129_19;
wire n1129_20;
wire n1129_21;
wire n1130_19;
wire n1130_20;
wire n1131_19;
wire n1131_20;
wire n1132_18;
wire n1132_19;
wire n1133_18;
wire n1133_19;
wire n1134_18;
wire n1134_19;
wire n1135_18;
wire n1135_19;
wire n1136_19;
wire n1137_18;
wire n1138_18;
wire n1139_18;
wire n1140_14;
wire n1140_15;
wire n1141_14;
wire n1142_14;
wire n1143_14;
wire n1144_14;
wire n1144_15;
wire n1146_14;
wire n1148_15;
wire n1149_15;
wire n1150_15;
wire n1151_15;
wire n1152_18;
wire n1497_30;
wire n1498_30;
wire n1499_30;
wire n1500_30;
wire n1501_24;
wire n1502_24;
wire n1503_24;
wire n1503_25;
wire n1504_24;
wire n1504_25;
wire ff_pos_x_5_9;
wire ff_next_vram6_7_8;
wire ff_screen_h_in_active_10;
wire n751_12;
wire n751_13;
wire n752_11;
wire n752_12;
wire n753_11;
wire n754_11;
wire n754_12;
wire n755_11;
wire n755_13;
wire n756_11;
wire n756_12;
wire n756_13;
wire n757_11;
wire n757_12;
wire n757_13;
wire n758_11;
wire n758_12;
wire n758_13;
wire n759_11;
wire n759_12;
wire n759_13;
wire n759_14;
wire n760_11;
wire n760_12;
wire n760_13;
wire n761_11;
wire n761_12;
wire n761_13;
wire n762_11;
wire n762_12;
wire n762_13;
wire n763_11;
wire n763_12;
wire n763_13;
wire n764_11;
wire n764_12;
wire n764_13;
wire n765_11;
wire n765_12;
wire n765_13;
wire n766_11;
wire n766_12;
wire n766_13;
wire n767_11;
wire n768_11;
wire n768_12;
wire n768_13;
wire ff_next_vram1_7_9;
wire ff_next_vram1_7_10;
wire ff_next_vram2_7_9;
wire ff_next_vram2_7_11;
wire ff_next_vram3_7_9;
wire ff_next_vram5_7_9;
wire ff_next_vram2_3_10;
wire n184_8;
wire n181_8;
wire n560_7;
wire n560_8;
wire n560_9;
wire n140_9;
wire n258_10;
wire n258_11;
wire n1505_7;
wire n1506_7;
wire n1507_7;
wire n1508_7;
wire n1509_8;
wire n1509_9;
wire n1510_7;
wire n1510_8;
wire n1511_9;
wire n1511_10;
wire n1512_8;
wire n1513_6;
wire n1514_6;
wire n1515_6;
wire n1516_6;
wire n1517_6;
wire n1517_7;
wire n1518_6;
wire n1518_7;
wire n1519_8;
wire n1519_9;
wire n1520_8;
wire n1525_7;
wire n1529_6;
wire n1530_6;
wire n1531_6;
wire n1532_6;
wire n1533_6;
wire n1533_7;
wire n1534_7;
wire n1534_8;
wire n1534_9;
wire n1535_6;
wire n1535_7;
wire n1536_7;
wire n1536_8;
wire n1537_6;
wire n1538_6;
wire n1539_6;
wire n1540_6;
wire n1541_6;
wire n1541_7;
wire n1542_6;
wire n1542_7;
wire n1543_6;
wire n1543_7;
wire n1544_6;
wire n1544_7;
wire n1545_6;
wire n1546_6;
wire n1547_6;
wire n1548_6;
wire n1549_6;
wire n1549_7;
wire n1550_6;
wire n1550_7;
wire n1551_6;
wire n1552_6;
wire n1553_6;
wire n1554_6;
wire n1555_6;
wire n1556_6;
wire n1557_6;
wire n1557_7;
wire n1558_6;
wire n1558_7;
wire n1559_6;
wire n1560_6;
wire n854_32;
wire n855_32;
wire n856_32;
wire n857_32;
wire n858_26;
wire n858_27;
wire n859_25;
wire n860_25;
wire n861_25;
wire n862_33;
wire n878_28;
wire n878_29;
wire n1124_22;
wire n1124_24;
wire n1125_20;
wire n1126_20;
wire n1127_20;
wire n1128_22;
wire n1128_23;
wire n1129_22;
wire n1129_23;
wire n1130_22;
wire n1130_23;
wire n1131_22;
wire n1131_23;
wire n1132_20;
wire n1501_25;
wire n1501_26;
wire n1502_25;
wire n1503_26;
wire n1504_26;
wire ff_pos_x_5_10;
wire ff_pos_x_5_11;
wire ff_screen_h_in_active_11;
wire n751_14;
wire n751_15;
wire n752_13;
wire n753_13;
wire n753_14;
wire n754_14;
wire n754_15;
wire n755_14;
wire n755_15;
wire n756_14;
wire n756_19;
wire n756_20;
wire n757_14;
wire n757_15;
wire n757_16;
wire n757_17;
wire n758_14;
wire n758_16;
wire n758_17;
wire n759_15;
wire n759_16;
wire n759_17;
wire n759_18;
wire n760_14;
wire n760_15;
wire n760_16;
wire n760_17;
wire n760_18;
wire n761_14;
wire n761_15;
wire n761_16;
wire n761_17;
wire n761_18;
wire n762_14;
wire n762_15;
wire n762_16;
wire n762_17;
wire n762_18;
wire n763_14;
wire n764_14;
wire n764_15;
wire n764_16;
wire n765_14;
wire n765_16;
wire n767_12;
wire n767_13;
wire n768_15;
wire n768_16;
wire ff_next_vram2_7_12;
wire n258_12;
wire n1505_9;
wire n1506_8;
wire n1513_7;
wire n1514_7;
wire n1515_7;
wire n1516_7;
wire n1517_8;
wire n1518_8;
wire n1521_7;
wire n1522_7;
wire n1523_7;
wire n1524_7;
wire n1525_8;
wire n1529_7;
wire n1530_7;
wire n1531_7;
wire n1532_7;
wire n1533_8;
wire n1533_9;
wire n1534_10;
wire n1535_8;
wire n1535_9;
wire n1536_10;
wire n1537_7;
wire n1538_7;
wire n1539_7;
wire n1540_7;
wire n1541_8;
wire n1542_8;
wire n1543_9;
wire n1544_9;
wire n1545_7;
wire n1546_7;
wire n1547_7;
wire n1548_7;
wire n1549_8;
wire n1549_9;
wire n1550_8;
wire n1550_9;
wire n1551_7;
wire n1551_8;
wire n1552_7;
wire n1552_8;
wire n1558_8;
wire n1559_7;
wire n1560_7;
wire n858_28;
wire n878_30;
wire n878_31;
wire n1124_25;
wire ff_pos_x_5_12;
wire ff_screen_h_in_active_12;
wire ff_screen_h_in_active_13;
wire n752_14;
wire n753_16;
wire n757_20;
wire n758_18;
wire n759_21;
wire n759_22;
wire n759_23;
wire n760_19;
wire n760_21;
wire n761_19;
wire n761_20;
wire n761_21;
wire n762_19;
wire n762_20;
wire n762_21;
wire n763_16;
wire n763_17;
wire n763_18;
wire n764_17;
wire n765_18;
wire n766_15;
wire n767_14;
wire n768_17;
wire n1551_9;
wire n1552_9;
wire n759_25;
wire n1521_9;
wire n1522_9;
wire n1523_9;
wire n1524_9;
wire n180_10;
wire n756_22;
wire n757_23;
wire n760_25;
wire n140_11;
wire n1778_9;
wire ff_next_vram5_7_11;
wire ff_next_vram3_7_12;
wire n1826_10;
wire ff_pattern7_7_7;
wire ff_next_vram7_3_9;
wire n1505_11;
wire n1155_17;
wire n1154_17;
wire n1153_17;
wire n1152_20;
wire ff_next_vram3_7_14;
wire ff_next_vram7_7_10;
wire n1147_16;
wire n1146_16;
wire n1145_16;
wire n1144_17;
wire n184_10;
wire n757_25;
wire n766_17;
wire n758_20;
wire n858_30;
wire n759_27;
wire n756_24;
wire n754_17;
wire n878_33;
wire n767_17;
wire n757_27;
wire n760_27;
wire n759_29;
wire n751_19;
wire ff_next_vram0_7_9;
wire n765_20;
wire ff_next_vram1_7_13;
wire n756_26;
wire n1127_24;
wire n1126_24;
wire n1125_24;
wire n1124_27;
wire ff_next_vram2_3_12;
wire ff_next_vram3_3_10;
wire ff_next_vram2_7_14;
wire n865_33;
wire n864_33;
wire n863_33;
wire n862_35;
wire n1510_10;
wire n1509_11;
wire n763_20;
wire n759_31;
wire n1131_25;
wire n1130_25;
wire n1128_25;
wire n1127_26;
wire n1126_26;
wire n1125_26;
wire n1124_29;
wire n755_17;
wire n1536_12;
wire n560_12;
wire n1534_12;
wire n1511_12;
wire n1508_9;
wire n1507_9;
wire n1506_10;
wire n1505_13;
wire n1560_9;
wire n1559_9;
wire n1558_10;
wire n1557_9;
wire n1556_8;
wire n1555_8;
wire n1554_8;
wire n1553_8;
wire n1552_11;
wire n1551_11;
wire n1550_11;
wire n1549_11;
wire n1544_11;
wire n1543_11;
wire n1542_10;
wire n1541_10;
wire n1535_11;
wire n1533_11;
wire n1518_10;
wire n1517_10;
wire n1510_12;
wire n1509_13;
wire n765_22;
wire n760_29;
wire n1544_13;
wire n1543_13;
wire n768_19;
wire n765_24;
wire n1500_34;
wire n1499_34;
wire n1498_34;
wire n1497_34;
wire n1147_18;
wire n1145_18;
wire ff_next_vram6_7_10;
wire n753_20;
wire n753_22;
wire ff_pos_x_5_14;
wire ff_next_vram6_3_10;
wire n1827_8;
wire ff_next_vram4_3_10;
wire n751_21;
wire ff_next_vram0_7_11;
wire n751_23;
wire n753_24;
wire n1497_36;
wire n1498_36;
wire n1499_36;
wire n1500_36;
wire n1525_10;
wire n1526_8;
wire n1527_8;
wire n1528_8;
wire n1536_14;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pattern_name_t12_pre_10_0_COUT;
wire w_pixel_phase_x_0_3;
wire w_pixel_phase_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n322_2;
wire n322_3;
wire n321_2;
wire n321_3;
wire n320_2;
wire n320_3;
wire n319_2;
wire n319_3;
wire n318_2;
wire n317_6;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire n830_9;
wire n831_9;
wire n832_9;
wire n833_9;
wire n834_9;
wire n835_9;
wire n836_9;
wire n837_9;
wire n866_30;
wire n867_30;
wire n868_30;
wire n869_30;
wire [3:3] w_screen_mode;
wire [2:0] ff_phase;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [10:3] w_pattern_name_t12_pre;
wire [9:2] w_scroll_pos_x;
wire [7:0] w_pos_x;
wire VCC;
wire GND;
  LUT3 n866_s28 (
    .F(n850_2),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n866_s28.INIT=8'hCA;
  LUT3 n867_s28 (
    .F(n851_2),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n867_s28.INIT=8'hCA;
  LUT3 n868_s28 (
    .F(n852_2),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n868_s28.INIT=8'hCA;
  LUT3 n869_s28 (
    .F(n853_2),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n869_s28.INIT=8'hCA;
  LUT3 n830_s6 (
    .F(n830_6),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n830_s6.INIT=8'hCA;
  LUT3 n830_s7 (
    .F(n830_7),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n830_s7.INIT=8'hCA;
  LUT3 n831_s6 (
    .F(n831_6),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n831_s6.INIT=8'hCA;
  LUT3 n831_s7 (
    .F(n831_7),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n831_s7.INIT=8'hCA;
  LUT3 n832_s6 (
    .F(n832_6),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n832_s6.INIT=8'hCA;
  LUT3 n832_s7 (
    .F(n832_7),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n832_s7.INIT=8'hCA;
  LUT3 n833_s6 (
    .F(n833_6),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n833_s6.INIT=8'hCA;
  LUT3 n833_s7 (
    .F(n833_7),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n833_s7.INIT=8'hCA;
  LUT3 n834_s6 (
    .F(n834_6),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n834_s6.INIT=8'hCA;
  LUT3 n834_s7 (
    .F(n834_7),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n834_s7.INIT=8'hCA;
  LUT3 n835_s6 (
    .F(n835_6),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n835_s6.INIT=8'hCA;
  LUT3 n835_s7 (
    .F(n835_7),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n835_s7.INIT=8'hCA;
  LUT3 n836_s6 (
    .F(n836_6),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n836_s6.INIT=8'hCA;
  LUT3 n836_s7 (
    .F(n836_7),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n836_s7.INIT=8'hCA;
  LUT3 n837_s6 (
    .F(n837_6),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n837_s6.INIT=8'hCA;
  LUT3 n837_s7 (
    .F(n837_7),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n837_s7.INIT=8'hCA;
  LUT3 n866_s27 (
    .F(n866_28),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(n566_31) 
);
defparam n866_s27.INIT=8'hCA;
  LUT3 n867_s27 (
    .F(n867_28),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(n566_31) 
);
defparam n867_s27.INIT=8'hCA;
  LUT3 n868_s27 (
    .F(n868_28),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(n566_31) 
);
defparam n868_s27.INIT=8'hCA;
  LUT3 n869_s27 (
    .F(n869_28),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(n566_31) 
);
defparam n869_s27.INIT=8'hCA;
  LUT3 w_screen_mode_3_s (
    .F(w_screen_mode[3]),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(w_screen_mode_3_4) 
);
defparam w_screen_mode_3_s.INIT=8'hF8;
  LUT4 n100_s4 (
    .F(ff_state_1_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n100_s4.INIT=16'h8000;
  LUT4 n2043_s0 (
    .F(n1779_2),
    .I0(n2043_8),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n2043_5),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n2043_s0.INIT=16'hD000;
  LUT2 n1505_s1 (
    .F(n1505_4),
    .I0(n1505_13),
    .I1(n1505_6) 
);
defparam n1505_s1.INIT=4'hE;
  LUT2 n1506_s1 (
    .F(n1506_4),
    .I0(n1506_10),
    .I1(n1506_6) 
);
defparam n1506_s1.INIT=4'hE;
  LUT2 n1507_s1 (
    .F(n1507_4),
    .I0(n1507_9),
    .I1(n1507_6) 
);
defparam n1507_s1.INIT=4'hE;
  LUT2 n1508_s1 (
    .F(n1508_4),
    .I0(n1508_9),
    .I1(n1508_6) 
);
defparam n1508_s1.INIT=4'hE;
  LUT4 n1511_s1 (
    .F(n1511_4),
    .I0(n1511_5),
    .I1(n1511_6),
    .I2(n1511_12),
    .I3(n1511_8) 
);
defparam n1511_s1.INIT=16'h1F00;
  LUT4 n1512_s1 (
    .F(n1512_4),
    .I0(n1512_5),
    .I1(n1512_6),
    .I2(n1511_12),
    .I3(n1512_7) 
);
defparam n1512_s1.INIT=16'h1F00;
  LUT2 n1513_s1 (
    .F(n1513_4),
    .I0(n1505_13),
    .I1(n1513_5) 
);
defparam n1513_s1.INIT=4'hE;
  LUT2 n1514_s1 (
    .F(n1514_4),
    .I0(n1506_10),
    .I1(n1514_5) 
);
defparam n1514_s1.INIT=4'hE;
  LUT2 n1515_s1 (
    .F(n1515_4),
    .I0(n1507_9),
    .I1(n1515_5) 
);
defparam n1515_s1.INIT=4'hE;
  LUT2 n1516_s1 (
    .F(n1516_4),
    .I0(n1508_9),
    .I1(n1516_5) 
);
defparam n1516_s1.INIT=4'hE;
  LUT4 n1519_s1 (
    .F(n1519_4),
    .I0(n1519_5),
    .I1(n1519_6),
    .I2(n1511_12),
    .I3(n1519_7) 
);
defparam n1519_s1.INIT=16'h1F00;
  LUT4 n1520_s1 (
    .F(n1520_4),
    .I0(n1520_5),
    .I1(n1520_6),
    .I2(n1511_12),
    .I3(n1520_7) 
);
defparam n1520_s1.INIT=16'h1F00;
  LUT2 n1521_s1 (
    .F(n1521_4),
    .I0(n1505_13),
    .I1(n1521_5) 
);
defparam n1521_s1.INIT=4'hE;
  LUT2 n1522_s1 (
    .F(n1522_4),
    .I0(n1506_10),
    .I1(n1522_5) 
);
defparam n1522_s1.INIT=4'hE;
  LUT2 n1523_s1 (
    .F(n1523_4),
    .I0(n1507_9),
    .I1(n1523_5) 
);
defparam n1523_s1.INIT=4'hE;
  LUT2 n1524_s1 (
    .F(n1524_4),
    .I0(n1508_9),
    .I1(n1524_5) 
);
defparam n1524_s1.INIT=4'hE;
  LUT4 n1525_s1 (
    .F(n1525_4),
    .I0(n1525_5),
    .I1(n1525_10),
    .I2(n1509_6),
    .I3(n1509_11) 
);
defparam n1525_s1.INIT=16'hFFE0;
  LUT4 n1526_s1 (
    .F(n1526_4),
    .I0(n1526_5),
    .I1(n1526_8),
    .I2(n1509_6),
    .I3(n1510_10) 
);
defparam n1526_s1.INIT=16'hFFE0;
  LUT4 n1527_s1 (
    .F(n1527_4),
    .I0(n1527_5),
    .I1(n1527_8),
    .I2(reg_backdrop_color[1]),
    .I3(n1509_6) 
);
defparam n1527_s1.INIT=16'hEEF0;
  LUT4 n1528_s1 (
    .F(n1528_4),
    .I0(n1528_5),
    .I1(n1528_8),
    .I2(reg_backdrop_color[0]),
    .I3(n1509_6) 
);
defparam n1528_s1.INIT=16'hEEF0;
  LUT2 n1529_s1 (
    .F(n1529_4),
    .I0(n1505_13),
    .I1(n1529_5) 
);
defparam n1529_s1.INIT=4'hE;
  LUT2 n1530_s1 (
    .F(n1530_4),
    .I0(n1506_10),
    .I1(n1530_5) 
);
defparam n1530_s1.INIT=4'hE;
  LUT2 n1531_s1 (
    .F(n1531_4),
    .I0(n1507_9),
    .I1(n1531_5) 
);
defparam n1531_s1.INIT=4'hE;
  LUT2 n1532_s1 (
    .F(n1532_4),
    .I0(n1508_9),
    .I1(n1532_5) 
);
defparam n1532_s1.INIT=4'hE;
  LUT3 n1534_s1 (
    .F(n1534_4),
    .I0(n1534_5),
    .I1(n1534_12),
    .I2(n1510_10) 
);
defparam n1534_s1.INIT=8'hF4;
  LUT4 n1536_s1 (
    .F(n1536_4),
    .I0(n1536_5),
    .I1(n1536_14),
    .I2(reg_backdrop_color[0]),
    .I3(n1509_6) 
);
defparam n1536_s1.INIT=16'h11F0;
  LUT2 n1537_s1 (
    .F(n1537_4),
    .I0(n1505_13),
    .I1(n1537_5) 
);
defparam n1537_s1.INIT=4'hE;
  LUT2 n1538_s1 (
    .F(n1538_4),
    .I0(n1506_10),
    .I1(n1538_5) 
);
defparam n1538_s1.INIT=4'hE;
  LUT2 n1539_s1 (
    .F(n1539_4),
    .I0(n1507_9),
    .I1(n1539_5) 
);
defparam n1539_s1.INIT=4'hE;
  LUT2 n1540_s1 (
    .F(n1540_4),
    .I0(n1508_9),
    .I1(n1540_5) 
);
defparam n1540_s1.INIT=4'hE;
  LUT2 n1545_s1 (
    .F(n1545_4),
    .I0(n1505_13),
    .I1(n1545_5) 
);
defparam n1545_s1.INIT=4'hE;
  LUT2 n1546_s1 (
    .F(n1546_4),
    .I0(n1506_10),
    .I1(n1546_5) 
);
defparam n1546_s1.INIT=4'hE;
  LUT2 n1547_s1 (
    .F(n1547_4),
    .I0(n1507_9),
    .I1(n1547_5) 
);
defparam n1547_s1.INIT=4'hE;
  LUT2 n1548_s1 (
    .F(n1548_4),
    .I0(n1508_9),
    .I1(n1548_5) 
);
defparam n1548_s1.INIT=4'hE;
  LUT4 n1778_s0 (
    .F(n1778_3),
    .I0(n1778_4),
    .I1(w_screen_pos_x_Z[7]),
    .I2(n1778_9),
    .I3(reg_display_on) 
);
defparam n1778_s0.INIT=16'h8F00;
  LUT3 n1827_s2 (
    .F(n1827_5),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern0[7]),
    .I2(n1827_8) 
);
defparam n1827_s2.INIT=8'hCA;
  LUT3 n1828_s1 (
    .F(n1828_4),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern0[6]),
    .I2(n1827_8) 
);
defparam n1828_s1.INIT=8'hCA;
  LUT3 n1829_s1 (
    .F(n1829_4),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern0[5]),
    .I2(n1827_8) 
);
defparam n1829_s1.INIT=8'hCA;
  LUT3 n1830_s1 (
    .F(n1830_4),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern0[4]),
    .I2(n1827_8) 
);
defparam n1830_s1.INIT=8'hCA;
  LUT4 n854_s21 (
    .F(n854_29),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(n854_30),
    .I3(n854_31) 
);
defparam n854_s21.INIT=16'h8F00;
  LUT4 n855_s21 (
    .F(n855_29),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(n855_30),
    .I3(n855_31) 
);
defparam n855_s21.INIT=16'h8F00;
  LUT4 n856_s21 (
    .F(n856_29),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(n856_30),
    .I3(n856_31) 
);
defparam n856_s21.INIT=16'h8F00;
  LUT4 n857_s21 (
    .F(n857_29),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(n857_30),
    .I3(n857_31) 
);
defparam n857_s21.INIT=16'h8F00;
  LUT4 n858_s18 (
    .F(n858_22),
    .I0(n858_30),
    .I1(n834_9),
    .I2(n858_24),
    .I3(n858_25) 
);
defparam n858_s18.INIT=16'h0E00;
  LUT4 n859_s18 (
    .F(n859_22),
    .I0(n858_30),
    .I1(n835_9),
    .I2(n859_23),
    .I3(n859_24) 
);
defparam n859_s18.INIT=16'h0E00;
  LUT4 n860_s18 (
    .F(n860_22),
    .I0(n858_30),
    .I1(n836_9),
    .I2(n860_23),
    .I3(n860_24) 
);
defparam n860_s18.INIT=16'h0E00;
  LUT4 n861_s18 (
    .F(n861_22),
    .I0(n858_30),
    .I1(n837_9),
    .I2(n861_23),
    .I3(n861_24) 
);
defparam n861_s18.INIT=16'h0E00;
  LUT4 n862_s24 (
    .F(n862_30),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[23]),
    .I2(n862_31),
    .I3(n862_35) 
);
defparam n862_s24.INIT=16'hFFF8;
  LUT4 n863_s23 (
    .F(n863_29),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(n863_30),
    .I3(n863_33) 
);
defparam n863_s23.INIT=16'hFFF8;
  LUT4 n864_s23 (
    .F(n864_29),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(n864_30),
    .I3(n864_33) 
);
defparam n864_s23.INIT=16'hFFF8;
  LUT4 n865_s23 (
    .F(n865_29),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(n865_30),
    .I3(n865_33) 
);
defparam n865_s23.INIT=16'hFFF8;
  LUT4 n878_s19 (
    .F(n878_25),
    .I0(ff_next_vram6[7]),
    .I1(n878_33),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(n566_31) 
);
defparam n878_s19.INIT=16'hF888;
  LUT4 n879_s19 (
    .F(n879_25),
    .I0(ff_next_vram6[6]),
    .I1(n878_33),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(n566_31) 
);
defparam n879_s19.INIT=16'hF888;
  LUT4 n880_s19 (
    .F(n880_25),
    .I0(ff_next_vram6[5]),
    .I1(n878_33),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(n566_31) 
);
defparam n880_s19.INIT=16'hF888;
  LUT4 n881_s19 (
    .F(n881_25),
    .I0(ff_next_vram6[4]),
    .I1(n878_33),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(n566_31) 
);
defparam n881_s19.INIT=16'hF888;
  LUT3 n882_s22 (
    .F(n882_26),
    .I0(w_screen_mode_vram_rdata[27]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(n566_31) 
);
defparam n882_s22.INIT=8'hAC;
  LUT3 n883_s20 (
    .F(n883_24),
    .I0(w_screen_mode_vram_rdata[26]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(n566_31) 
);
defparam n883_s20.INIT=8'hAC;
  LUT3 n884_s20 (
    .F(n884_24),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(n566_31) 
);
defparam n884_s20.INIT=8'hAC;
  LUT3 n885_s20 (
    .F(n885_24),
    .I0(w_screen_mode_vram_rdata[24]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(n566_31) 
);
defparam n885_s20.INIT=8'hAC;
  LUT3 n1124_s13 (
    .F(n1124_17),
    .I0(n1124_18),
    .I1(n1124_19),
    .I2(n1124_20) 
);
defparam n1124_s13.INIT=8'h01;
  LUT3 n1125_s12 (
    .F(n1125_16),
    .I0(n1125_17),
    .I1(n1125_18),
    .I2(n1125_19) 
);
defparam n1125_s12.INIT=8'h01;
  LUT3 n1126_s12 (
    .F(n1126_16),
    .I0(n1126_17),
    .I1(n1126_18),
    .I2(n1126_19) 
);
defparam n1126_s12.INIT=8'h01;
  LUT3 n1127_s12 (
    .F(n1127_16),
    .I0(n1127_17),
    .I1(n1127_18),
    .I2(n1127_19) 
);
defparam n1127_s12.INIT=8'h01;
  LUT4 n1128_s14 (
    .F(n1128_18),
    .I0(n878_33),
    .I1(n834_9),
    .I2(n1128_19),
    .I3(n1128_20) 
);
defparam n1128_s14.INIT=16'h8F00;
  LUT3 n1129_s14 (
    .F(n1129_18),
    .I0(n1129_19),
    .I1(n1129_20),
    .I2(n1129_21) 
);
defparam n1129_s14.INIT=8'hFE;
  LUT4 n1130_s14 (
    .F(n1130_18),
    .I0(n878_33),
    .I1(n836_9),
    .I2(n1130_19),
    .I3(n1130_20) 
);
defparam n1130_s14.INIT=16'h8F00;
  LUT4 n1131_s14 (
    .F(n1131_18),
    .I0(n878_33),
    .I1(n837_9),
    .I2(n1131_19),
    .I3(n1131_20) 
);
defparam n1131_s14.INIT=16'h8F00;
  LUT3 n1132_s13 (
    .F(n1132_17),
    .I0(n1132_18),
    .I1(n1132_19),
    .I2(ff_phase[2]) 
);
defparam n1132_s13.INIT=8'h35;
  LUT3 n1133_s13 (
    .F(n1133_17),
    .I0(n1133_18),
    .I1(n1133_19),
    .I2(ff_phase[2]) 
);
defparam n1133_s13.INIT=8'h35;
  LUT3 n1134_s13 (
    .F(n1134_17),
    .I0(n1134_18),
    .I1(n1134_19),
    .I2(ff_phase[2]) 
);
defparam n1134_s13.INIT=8'h35;
  LUT3 n1135_s13 (
    .F(n1135_17),
    .I0(n1135_18),
    .I1(n1135_19),
    .I2(ff_phase[2]) 
);
defparam n1135_s13.INIT=8'h35;
  LUT3 n1136_s14 (
    .F(n1136_18),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(n1136_19),
    .I2(ff_phase[2]) 
);
defparam n1136_s14.INIT=8'hCA;
  LUT3 n1137_s13 (
    .F(n1137_17),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(n1137_18),
    .I2(ff_phase[2]) 
);
defparam n1137_s13.INIT=8'hCA;
  LUT3 n1138_s13 (
    .F(n1138_17),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(n1138_18),
    .I2(ff_phase[2]) 
);
defparam n1138_s13.INIT=8'hCA;
  LUT3 n1139_s13 (
    .F(n1139_17),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(n1139_18),
    .I2(ff_phase[2]) 
);
defparam n1139_s13.INIT=8'hCA;
  LUT4 n1140_s9 (
    .F(n1140_13),
    .I0(n1140_14),
    .I1(ff_next_vram5[7]),
    .I2(n1140_15),
    .I3(ff_phase[1]) 
);
defparam n1140_s9.INIT=16'h4F44;
  LUT4 n1141_s9 (
    .F(n1141_13),
    .I0(n1140_14),
    .I1(ff_next_vram5[6]),
    .I2(n1141_14),
    .I3(ff_phase[1]) 
);
defparam n1141_s9.INIT=16'h4F44;
  LUT4 n1142_s9 (
    .F(n1142_13),
    .I0(n1140_14),
    .I1(ff_next_vram5[5]),
    .I2(n1142_14),
    .I3(ff_phase[1]) 
);
defparam n1142_s9.INIT=16'h4F44;
  LUT4 n1143_s9 (
    .F(n1143_13),
    .I0(n1140_14),
    .I1(ff_next_vram5[4]),
    .I2(n1143_14),
    .I3(ff_phase[1]) 
);
defparam n1143_s9.INIT=16'h4F44;
  LUT3 n1148_s10 (
    .F(n1148_14),
    .I0(n1148_15),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(ff_phase[1]) 
);
defparam n1148_s10.INIT=8'hC5;
  LUT3 n1149_s10 (
    .F(n1149_14),
    .I0(n1149_15),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(ff_phase[1]) 
);
defparam n1149_s10.INIT=8'hC5;
  LUT3 n1150_s10 (
    .F(n1150_14),
    .I0(n1150_15),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(ff_phase[1]) 
);
defparam n1150_s10.INIT=8'hC5;
  LUT3 n1151_s10 (
    .F(n1151_14),
    .I0(n1151_15),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(ff_phase[1]) 
);
defparam n1151_s10.INIT=8'hC5;
  LUT4 n1156_s10 (
    .F(n1156_14),
    .I0(ff_next_vram7[7]),
    .I1(n878_33),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[1]) 
);
defparam n1156_s10.INIT=16'hF088;
  LUT4 n1157_s10 (
    .F(n1157_14),
    .I0(ff_next_vram7[6]),
    .I1(n878_33),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[1]) 
);
defparam n1157_s10.INIT=16'hF088;
  LUT4 n1158_s10 (
    .F(n1158_14),
    .I0(ff_next_vram7[5]),
    .I1(n878_33),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[1]) 
);
defparam n1158_s10.INIT=16'hF088;
  LUT4 n1159_s10 (
    .F(n1159_14),
    .I0(ff_next_vram7[4]),
    .I1(n878_33),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[1]) 
);
defparam n1159_s10.INIT=16'hF088;
  LUT4 n1497_s21 (
    .F(n1497_29),
    .I0(n1497_30),
    .I1(n1497_36),
    .I2(n1497_34),
    .I3(n1511_12) 
);
defparam n1497_s21.INIT=16'hFAFC;
  LUT4 n1498_s21 (
    .F(n1498_29),
    .I0(n1498_30),
    .I1(n1498_36),
    .I2(n1498_34),
    .I3(n1511_12) 
);
defparam n1498_s21.INIT=16'hFAFC;
  LUT4 n1499_s21 (
    .F(n1499_29),
    .I0(n1499_30),
    .I1(n1499_36),
    .I2(n1499_34),
    .I3(n1511_12) 
);
defparam n1499_s21.INIT=16'hFAFC;
  LUT4 n1500_s21 (
    .F(n1500_29),
    .I0(n1500_30),
    .I1(n1500_36),
    .I2(n1500_34),
    .I3(n1511_12) 
);
defparam n1500_s21.INIT=16'hFAFC;
  LUT4 n1501_s19 (
    .F(n1501_23),
    .I0(n535_4),
    .I1(reg_backdrop_color[3]),
    .I2(n1501_24),
    .I3(n1511_12) 
);
defparam n1501_s19.INIT=16'h0F44;
  LUT4 n1502_s19 (
    .F(n1502_23),
    .I0(n535_4),
    .I1(reg_backdrop_color[2]),
    .I2(n1502_24),
    .I3(n1511_12) 
);
defparam n1502_s19.INIT=16'h0F44;
  LUT4 n1503_s19 (
    .F(n1503_23),
    .I0(n1503_24),
    .I1(n1503_25),
    .I2(reg_backdrop_color[1]),
    .I3(n1511_12) 
);
defparam n1503_s19.INIT=16'hBBF0;
  LUT4 n1504_s19 (
    .F(n1504_23),
    .I0(n1504_24),
    .I1(n1504_25),
    .I2(reg_backdrop_color[0]),
    .I3(n1511_12) 
);
defparam n1504_s19.INIT=16'hBBF0;
  LUT2 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(ff_screen_h_in_active_10),
    .I1(n258_9) 
);
defparam ff_screen_h_in_active_s4.INIT=4'h7;
  LUT4 n751_s6 (
    .F(n751_10),
    .I0(n751_21),
    .I1(reg_pattern_generator_table_base[17]),
    .I2(n751_12),
    .I3(n751_13) 
);
defparam n751_s6.INIT=16'hF4FF;
  LUT4 n752_s6 (
    .F(n752_10),
    .I0(n751_21),
    .I1(reg_pattern_generator_table_base[16]),
    .I2(n752_11),
    .I3(n752_12) 
);
defparam n752_s6.INIT=16'hF4FF;
  LUT3 n753_s6 (
    .F(n753_10),
    .I0(n751_21),
    .I1(reg_pattern_generator_table_base[15]),
    .I2(n753_11) 
);
defparam n753_s6.INIT=8'h4F;
  LUT4 n754_s6 (
    .F(n754_10),
    .I0(n751_21),
    .I1(reg_pattern_generator_table_base[14]),
    .I2(n754_11),
    .I3(n754_12) 
);
defparam n754_s6.INIT=16'hF4FF;
  LUT3 n755_s6 (
    .F(n755_10),
    .I0(n755_11),
    .I1(n755_17),
    .I2(n755_13) 
);
defparam n755_s6.INIT=8'h4F;
  LUT4 n756_s6 (
    .F(n756_10),
    .I0(n756_11),
    .I1(reg_pattern_generator_table_base[12]),
    .I2(n756_12),
    .I3(n756_13) 
);
defparam n756_s6.INIT=16'hF4FF;
  LUT4 n757_s6 (
    .F(n757_10),
    .I0(n757_11),
    .I1(reg_pattern_generator_table_base[11]),
    .I2(n757_12),
    .I3(n757_13) 
);
defparam n757_s6.INIT=16'hFFF4;
  LUT4 n758_s6 (
    .F(n758_10),
    .I0(n758_11),
    .I1(n758_12),
    .I2(n755_17),
    .I3(n758_13) 
);
defparam n758_s6.INIT=16'hB0FF;
  LUT4 n759_s6 (
    .F(n759_10),
    .I0(n759_11),
    .I1(n759_12),
    .I2(n759_13),
    .I3(n759_14) 
);
defparam n759_s6.INIT=16'hFEFF;
  LUT4 n760_s6 (
    .F(n760_10),
    .I0(n760_11),
    .I1(n755_17),
    .I2(n760_12),
    .I3(n760_13) 
);
defparam n760_s6.INIT=16'hF4FF;
  LUT3 n761_s6 (
    .F(n761_10),
    .I0(n761_11),
    .I1(n761_12),
    .I2(n761_13) 
);
defparam n761_s6.INIT=8'hEF;
  LUT3 n762_s6 (
    .F(n762_10),
    .I0(n762_11),
    .I1(n762_12),
    .I2(n762_13) 
);
defparam n762_s6.INIT=8'hEF;
  LUT4 n763_s6 (
    .F(n763_10),
    .I0(n763_11),
    .I1(ff_next_vram0[2]),
    .I2(n763_12),
    .I3(n763_13) 
);
defparam n763_s6.INIT=16'hF4FF;
  LUT4 n764_s6 (
    .F(n764_10),
    .I0(n764_11),
    .I1(ff_next_vram0_7_9),
    .I2(n764_12),
    .I3(n764_13) 
);
defparam n764_s6.INIT=16'h4FFF;
  LUT4 n766_s6 (
    .F(n766_10),
    .I0(n766_11),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n766_12),
    .I3(n766_13) 
);
defparam n766_s6.INIT=16'hFFF4;
  LUT3 n767_s6 (
    .F(n767_10),
    .I0(n766_11),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n767_11) 
);
defparam n767_s6.INIT=8'h4F;
  LUT4 n768_s6 (
    .F(n768_10),
    .I0(n768_11),
    .I1(n755_17),
    .I2(n768_12),
    .I3(n768_13) 
);
defparam n768_s6.INIT=16'hF4FF;
  LUT4 n566_s23 (
    .F(n566_31),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam n566_s23.INIT=16'h1000;
  LUT4 ff_next_vram1_7_s3 (
    .F(ff_next_vram1_7_8),
    .I0(ff_phase[1]),
    .I1(ff_next_vram1_7_9),
    .I2(ff_phase[0]),
    .I3(ff_next_vram1_7_10) 
);
defparam ff_next_vram1_7_s3.INIT=16'hFE00;
  LUT4 ff_next_vram1_3_s3 (
    .F(ff_next_vram1_3_8),
    .I0(ff_phase[1]),
    .I1(w_address_s_pre_17_5),
    .I2(ff_phase[0]),
    .I3(ff_next_vram1_7_10) 
);
defparam ff_next_vram1_3_s3.INIT=16'hFE00;
  LUT4 ff_next_vram4_7_s3 (
    .F(ff_next_vram4_7_7),
    .I0(ff_vram_address_17_7),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[0]),
    .I3(ff_next_vram0_7_11) 
);
defparam ff_next_vram4_7_s3.INIT=16'hD700;
  LUT3 ff_next_vram5_3_s3 (
    .F(ff_next_vram5_3_8),
    .I0(w_address_s_pre_17_5),
    .I1(ff_phase[1]),
    .I2(ff_next_vram5_7_9) 
);
defparam ff_next_vram5_3_s3.INIT=8'hE0;
  LUT3 n183_s2 (
    .F(n183_7),
    .I0(n184_8),
    .I1(ff_pos_x[1]),
    .I2(ff_pos_x[0]) 
);
defparam n183_s2.INIT=8'h14;
  LUT4 n182_s2 (
    .F(n182_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n184_8),
    .I3(ff_pos_x[2]) 
);
defparam n182_s2.INIT=16'h0708;
  LUT4 n181_s2 (
    .F(n181_7),
    .I0(ff_pos_x[0]),
    .I1(n181_8),
    .I2(n184_8),
    .I3(ff_pos_x[3]) 
);
defparam n181_s2.INIT=16'h0708;
  LUT3 n180_s2 (
    .F(n180_7),
    .I0(n184_8),
    .I1(ff_pos_x[4]),
    .I2(n180_10) 
);
defparam n180_s2.INIT=8'h14;
  LUT4 n179_s2 (
    .F(n179_7),
    .I0(ff_pos_x[4]),
    .I1(n180_10),
    .I2(n184_8),
    .I3(ff_pos_x[5]) 
);
defparam n179_s2.INIT=16'h0708;
  LUT3 n1826_s2 (
    .F(n1826_7),
    .I0(n1826_10),
    .I1(n2043_8),
    .I2(ff_pattern0[4]) 
);
defparam n1826_s2.INIT=8'h40;
  LUT3 n1825_s2 (
    .F(n1825_7),
    .I0(n1826_10),
    .I1(n2043_8),
    .I2(ff_pattern0[5]) 
);
defparam n1825_s2.INIT=8'h40;
  LUT3 n1824_s2 (
    .F(n1824_7),
    .I0(n1826_10),
    .I1(n2043_8),
    .I2(ff_pattern0[6]) 
);
defparam n1824_s2.INIT=8'h40;
  LUT3 n1823_s2 (
    .F(n1823_7),
    .I0(n1826_10),
    .I1(n2043_8),
    .I2(ff_pattern0[7]) 
);
defparam n1823_s2.INIT=8'h40;
  LUT4 n560_s1 (
    .F(n560_6),
    .I0(n560_7),
    .I1(n560_8),
    .I2(ff_next_vram6_7_8),
    .I3(n560_9) 
);
defparam n560_s1.INIT=16'hF400;
  LUT3 n139_s2 (
    .F(n139_7),
    .I0(n140_9),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]) 
);
defparam n139_s2.INIT=8'h28;
  LUT4 n138_s2 (
    .F(n138_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(n140_9),
    .I3(ff_phase[2]) 
);
defparam n138_s2.INIT=16'h7080;
  LUT4 n258_s4 (
    .F(n258_9),
    .I0(n258_10),
    .I1(n358_8),
    .I2(n258_11),
    .I3(n1267_5) 
);
defparam n258_s4.INIT=16'h9FDF;
  LUT4 w_screen_mode_3_s0 (
    .F(w_screen_mode_3_3),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[3]) 
);
defparam w_screen_mode_3_s0.INIT=16'h0100;
  LUT4 w_screen_mode_3_s1 (
    .F(w_screen_mode_3_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam w_screen_mode_3_s1.INIT=16'h0100;
  LUT2 n2043_s2 (
    .F(n2043_5),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam n2043_s2.INIT=4'h8;
  LUT4 n1505_s3 (
    .F(n1505_6),
    .I0(n1505_7),
    .I1(ff_pattern1[7]),
    .I2(n1505_11),
    .I3(n1509_6) 
);
defparam n1505_s3.INIT=16'h5C00;
  LUT4 n1506_s3 (
    .F(n1506_6),
    .I0(n1506_7),
    .I1(ff_pattern1[6]),
    .I2(n1505_11),
    .I3(n1509_6) 
);
defparam n1506_s3.INIT=16'h5C00;
  LUT4 n1507_s3 (
    .F(n1507_6),
    .I0(n1507_7),
    .I1(ff_pattern1[5]),
    .I2(n1505_11),
    .I3(n1509_6) 
);
defparam n1507_s3.INIT=16'h5C00;
  LUT4 n1508_s3 (
    .F(n1508_6),
    .I0(n1508_7),
    .I1(ff_pattern1[4]),
    .I2(n1505_11),
    .I3(n1509_6) 
);
defparam n1508_s3.INIT=16'h5C00;
  LUT4 n1509_s2 (
    .F(n1509_5),
    .I0(n1509_8),
    .I1(n1509_9),
    .I2(ff_pattern1[3]),
    .I3(n1505_11) 
);
defparam n1509_s2.INIT=16'hEE0F;
  LUT2 n1509_s3 (
    .F(n1509_6),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1509_s3.INIT=4'h8;
  LUT4 n1510_s2 (
    .F(n1510_5),
    .I0(n1510_7),
    .I1(n1510_8),
    .I2(ff_pattern1[2]),
    .I3(n1505_11) 
);
defparam n1510_s2.INIT=16'hEE0F;
  LUT4 n1511_s2 (
    .F(n1511_5),
    .I0(n1511_9),
    .I1(ff_next_vram0[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1511_s2.INIT=16'h0305;
  LUT4 n1511_s3 (
    .F(n1511_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1511_10),
    .I3(w_screen_mode[3]) 
);
defparam n1511_s3.INIT=16'h3500;
  LUT4 n1511_s5 (
    .F(n1511_8),
    .I0(ff_pattern1[1]),
    .I1(n1505_11),
    .I2(reg_backdrop_color[1]),
    .I3(n1509_6) 
);
defparam n1511_s5.INIT=16'hEEF0;
  LUT4 n1512_s2 (
    .F(n1512_5),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1511_10),
    .I3(w_screen_mode[3]) 
);
defparam n1512_s2.INIT=16'h3500;
  LUT4 n1512_s3 (
    .F(n1512_6),
    .I0(n1512_8),
    .I1(ff_next_vram0[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1512_s3.INIT=16'h0305;
  LUT4 n1512_s4 (
    .F(n1512_7),
    .I0(ff_pattern1[0]),
    .I1(n1505_11),
    .I2(reg_backdrop_color[0]),
    .I3(n1509_6) 
);
defparam n1512_s4.INIT=16'hEEF0;
  LUT4 n1513_s2 (
    .F(n1513_5),
    .I0(n1513_6),
    .I1(ff_pattern2[7]),
    .I2(n1505_11),
    .I3(n1509_6) 
);
defparam n1513_s2.INIT=16'h5C00;
  LUT4 n1514_s2 (
    .F(n1514_5),
    .I0(n1514_6),
    .I1(ff_pattern2[6]),
    .I2(n1505_11),
    .I3(n1509_6) 
);
defparam n1514_s2.INIT=16'h5C00;
  LUT4 n1515_s2 (
    .F(n1515_5),
    .I0(n1515_6),
    .I1(ff_pattern2[5]),
    .I2(n1505_11),
    .I3(n1509_6) 
);
defparam n1515_s2.INIT=16'h5C00;
  LUT4 n1516_s2 (
    .F(n1516_5),
    .I0(n1516_6),
    .I1(ff_pattern2[4]),
    .I2(n1505_11),
    .I3(n1509_6) 
);
defparam n1516_s2.INIT=16'h5C00;
  LUT4 n1517_s2 (
    .F(n1517_5),
    .I0(n1517_6),
    .I1(n1517_7),
    .I2(ff_pattern2[3]),
    .I3(n1505_11) 
);
defparam n1517_s2.INIT=16'hEEF0;
  LUT4 n1518_s2 (
    .F(n1518_5),
    .I0(n1518_6),
    .I1(n1518_7),
    .I2(ff_pattern2[2]),
    .I3(n1505_11) 
);
defparam n1518_s2.INIT=16'hEEF0;
  LUT4 n1519_s2 (
    .F(n1519_5),
    .I0(n1519_8),
    .I1(ff_next_vram1[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1519_s2.INIT=16'h0305;
  LUT4 n1519_s3 (
    .F(n1519_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1519_9),
    .I3(w_screen_mode[3]) 
);
defparam n1519_s3.INIT=16'h3500;
  LUT4 n1519_s4 (
    .F(n1519_7),
    .I0(ff_pattern2[1]),
    .I1(n1505_11),
    .I2(reg_backdrop_color[1]),
    .I3(n1509_6) 
);
defparam n1519_s4.INIT=16'hEEF0;
  LUT4 n1520_s2 (
    .F(n1520_5),
    .I0(n1520_8),
    .I1(ff_next_vram1[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1520_s2.INIT=16'h0305;
  LUT4 n1520_s3 (
    .F(n1520_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1519_9),
    .I3(w_screen_mode[3]) 
);
defparam n1520_s3.INIT=16'h3500;
  LUT4 n1520_s4 (
    .F(n1520_7),
    .I0(ff_pattern2[0]),
    .I1(n1505_11),
    .I2(reg_backdrop_color[0]),
    .I3(n1509_6) 
);
defparam n1520_s4.INIT=16'hEEF0;
  LUT4 n1521_s2 (
    .F(n1521_5),
    .I0(n1521_9),
    .I1(ff_pattern3[7]),
    .I2(n1505_11),
    .I3(n1509_6) 
);
defparam n1521_s2.INIT=16'h5C00;
  LUT4 n1522_s2 (
    .F(n1522_5),
    .I0(n1522_9),
    .I1(ff_pattern3[6]),
    .I2(n1505_11),
    .I3(n1509_6) 
);
defparam n1522_s2.INIT=16'h5C00;
  LUT4 n1523_s2 (
    .F(n1523_5),
    .I0(n1523_9),
    .I1(ff_pattern3[5]),
    .I2(n1505_11),
    .I3(n1509_6) 
);
defparam n1523_s2.INIT=16'h5C00;
  LUT4 n1524_s2 (
    .F(n1524_5),
    .I0(n1524_9),
    .I1(ff_pattern3[4]),
    .I2(n1505_11),
    .I3(n1509_6) 
);
defparam n1524_s2.INIT=16'h5C00;
  LUT4 n1525_s2 (
    .F(n1525_5),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(n1525_7),
    .I3(n1505_11) 
);
defparam n1525_s2.INIT=16'hAC00;
  LUT4 n1526_s2 (
    .F(n1526_5),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(n1525_7),
    .I3(n1505_11) 
);
defparam n1526_s2.INIT=16'hAC00;
  LUT4 n1527_s2 (
    .F(n1527_5),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1525_7),
    .I3(n1505_11) 
);
defparam n1527_s2.INIT=16'hCA00;
  LUT4 n1528_s2 (
    .F(n1528_5),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1525_7),
    .I3(n1505_11) 
);
defparam n1528_s2.INIT=16'hCA00;
  LUT4 n1529_s2 (
    .F(n1529_5),
    .I0(n1529_6),
    .I1(ff_pattern4[7]),
    .I2(n1505_11),
    .I3(n1509_6) 
);
defparam n1529_s2.INIT=16'h5C00;
  LUT4 n1530_s2 (
    .F(n1530_5),
    .I0(n1530_6),
    .I1(ff_pattern4[6]),
    .I2(n1505_11),
    .I3(n1509_6) 
);
defparam n1530_s2.INIT=16'h5C00;
  LUT4 n1531_s2 (
    .F(n1531_5),
    .I0(n1531_6),
    .I1(ff_pattern4[5]),
    .I2(n1505_11),
    .I3(n1509_6) 
);
defparam n1531_s2.INIT=16'h5C00;
  LUT4 n1532_s2 (
    .F(n1532_5),
    .I0(n1532_6),
    .I1(ff_pattern4[4]),
    .I2(n1505_11),
    .I3(n1509_6) 
);
defparam n1532_s2.INIT=16'h5C00;
  LUT4 n1533_s2 (
    .F(n1533_5),
    .I0(n1533_6),
    .I1(n1533_7),
    .I2(ff_pattern4[3]),
    .I3(n1505_11) 
);
defparam n1533_s2.INIT=16'hBB0F;
  LUT4 n1534_s2 (
    .F(n1534_5),
    .I0(n1534_7),
    .I1(ff_next_vram2[6]),
    .I2(n1534_8),
    .I3(n1534_9) 
);
defparam n1534_s2.INIT=16'h0700;
  LUT4 n1535_s2 (
    .F(n1535_5),
    .I0(n1535_6),
    .I1(n1535_7),
    .I2(ff_pattern4[1]),
    .I3(n1505_11) 
);
defparam n1535_s2.INIT=16'hEEF0;
  LUT4 n1536_s2 (
    .F(n1536_5),
    .I0(n1534_7),
    .I1(ff_next_vram2[4]),
    .I2(n1536_7),
    .I3(n1536_8) 
);
defparam n1536_s2.INIT=16'h0700;
  LUT4 n1537_s2 (
    .F(n1537_5),
    .I0(n1537_6),
    .I1(ff_pattern5[7]),
    .I2(n1505_11),
    .I3(n1509_6) 
);
defparam n1537_s2.INIT=16'h5C00;
  LUT4 n1538_s2 (
    .F(n1538_5),
    .I0(n1538_6),
    .I1(ff_pattern5[6]),
    .I2(n1505_11),
    .I3(n1509_6) 
);
defparam n1538_s2.INIT=16'h5C00;
  LUT4 n1539_s2 (
    .F(n1539_5),
    .I0(n1539_6),
    .I1(ff_pattern5[5]),
    .I2(n1505_11),
    .I3(n1509_6) 
);
defparam n1539_s2.INIT=16'h5C00;
  LUT4 n1540_s2 (
    .F(n1540_5),
    .I0(n1540_6),
    .I1(ff_pattern5[4]),
    .I2(n1505_11),
    .I3(n1509_6) 
);
defparam n1540_s2.INIT=16'h5C00;
  LUT4 n1541_s2 (
    .F(n1541_5),
    .I0(n1541_6),
    .I1(n1541_7),
    .I2(ff_pattern5[3]),
    .I3(n1505_11) 
);
defparam n1541_s2.INIT=16'hEEF0;
  LUT4 n1542_s2 (
    .F(n1542_5),
    .I0(n1542_6),
    .I1(n1542_7),
    .I2(ff_pattern5[2]),
    .I3(n1505_11) 
);
defparam n1542_s2.INIT=16'hBBF0;
  LUT4 n1543_s2 (
    .F(n1543_5),
    .I0(n1543_6),
    .I1(n1543_7),
    .I2(ff_pattern5[1]),
    .I3(n1505_11) 
);
defparam n1543_s2.INIT=16'hBBF0;
  LUT4 n1544_s2 (
    .F(n1544_5),
    .I0(n1544_6),
    .I1(n1544_7),
    .I2(ff_pattern5[0]),
    .I3(n1505_11) 
);
defparam n1544_s2.INIT=16'hBBF0;
  LUT4 n1545_s2 (
    .F(n1545_5),
    .I0(n1545_6),
    .I1(ff_pattern6[7]),
    .I2(n1505_11),
    .I3(n1509_6) 
);
defparam n1545_s2.INIT=16'h5C00;
  LUT4 n1546_s2 (
    .F(n1546_5),
    .I0(n1546_6),
    .I1(ff_pattern6[6]),
    .I2(n1505_11),
    .I3(n1509_6) 
);
defparam n1546_s2.INIT=16'h5C00;
  LUT4 n1547_s2 (
    .F(n1547_5),
    .I0(n1547_6),
    .I1(ff_pattern6[5]),
    .I2(n1505_11),
    .I3(n1509_6) 
);
defparam n1547_s2.INIT=16'h5C00;
  LUT4 n1548_s2 (
    .F(n1548_5),
    .I0(n1548_6),
    .I1(ff_pattern6[4]),
    .I2(n1505_11),
    .I3(n1509_6) 
);
defparam n1548_s2.INIT=16'h5C00;
  LUT4 n1549_s2 (
    .F(n1549_5),
    .I0(n1549_6),
    .I1(n1549_7),
    .I2(ff_pattern6[3]),
    .I3(n1505_11) 
);
defparam n1549_s2.INIT=16'hEEF0;
  LUT4 n1550_s2 (
    .F(n1550_5),
    .I0(n1550_6),
    .I1(n1550_7),
    .I2(ff_pattern6[2]),
    .I3(n1505_11) 
);
defparam n1550_s2.INIT=16'hBBF0;
  LUT3 n1551_s2 (
    .F(n1551_5),
    .I0(n1551_6),
    .I1(ff_pattern6[1]),
    .I2(n1505_11) 
);
defparam n1551_s2.INIT=8'h5C;
  LUT3 n1552_s2 (
    .F(n1552_5),
    .I0(n1552_6),
    .I1(ff_pattern6[0]),
    .I2(n1505_11) 
);
defparam n1552_s2.INIT=8'h5C;
  LUT4 n1553_s2 (
    .F(n1553_5),
    .I0(n1497_34),
    .I1(n1553_6),
    .I2(ff_pattern7[7]),
    .I3(n1505_11) 
);
defparam n1553_s2.INIT=16'hEEF0;
  LUT4 n1554_s2 (
    .F(n1554_5),
    .I0(n1498_34),
    .I1(n1554_6),
    .I2(ff_pattern7[6]),
    .I3(n1505_11) 
);
defparam n1554_s2.INIT=16'hEEF0;
  LUT4 n1555_s2 (
    .F(n1555_5),
    .I0(n1499_34),
    .I1(n1555_6),
    .I2(ff_pattern7[5]),
    .I3(n1505_11) 
);
defparam n1555_s2.INIT=16'hEEF0;
  LUT4 n1556_s2 (
    .F(n1556_5),
    .I0(n1500_34),
    .I1(n1556_6),
    .I2(ff_pattern7[4]),
    .I3(n1505_11) 
);
defparam n1556_s2.INIT=16'hEEF0;
  LUT4 n1557_s2 (
    .F(n1557_5),
    .I0(n1557_6),
    .I1(n1557_7),
    .I2(ff_pattern7[3]),
    .I3(n1505_11) 
);
defparam n1557_s2.INIT=16'hBBF0;
  LUT4 n1558_s2 (
    .F(n1558_5),
    .I0(n1558_6),
    .I1(n1558_7),
    .I2(ff_pattern7[2]),
    .I3(n1505_11) 
);
defparam n1558_s2.INIT=16'hBBF0;
  LUT4 n1559_s2 (
    .F(n1559_5),
    .I0(n1559_6),
    .I1(n1503_25),
    .I2(ff_pattern7[1]),
    .I3(n1505_11) 
);
defparam n1559_s2.INIT=16'hBBF0;
  LUT4 n1560_s2 (
    .F(n1560_5),
    .I0(n1560_6),
    .I1(n1504_25),
    .I2(ff_pattern7[0]),
    .I3(n1505_11) 
);
defparam n1560_s2.INIT=16'hBBF0;
  LUT3 n1778_s1 (
    .F(n1778_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]) 
);
defparam n1778_s1.INIT=8'h80;
  LUT3 n854_s22 (
    .F(n854_30),
    .I0(ff_next_vram2_3_10),
    .I1(n830_9),
    .I2(w_screen_mode[3]) 
);
defparam n854_s22.INIT=8'h0B;
  LUT4 n854_s23 (
    .F(n854_31),
    .I0(n854_32),
    .I1(ff_next_vram6_7_8),
    .I2(n830_9),
    .I3(w_screen_mode_3_4) 
);
defparam n854_s23.INIT=16'h7077;
  LUT3 n855_s22 (
    .F(n855_30),
    .I0(ff_next_vram2_3_10),
    .I1(n831_9),
    .I2(w_screen_mode[3]) 
);
defparam n855_s22.INIT=8'h0B;
  LUT4 n855_s23 (
    .F(n855_31),
    .I0(n855_32),
    .I1(ff_next_vram6_7_8),
    .I2(n831_9),
    .I3(w_screen_mode_3_4) 
);
defparam n855_s23.INIT=16'h7077;
  LUT3 n856_s22 (
    .F(n856_30),
    .I0(ff_next_vram2_3_10),
    .I1(n832_9),
    .I2(w_screen_mode[3]) 
);
defparam n856_s22.INIT=8'h0B;
  LUT4 n856_s23 (
    .F(n856_31),
    .I0(n856_32),
    .I1(ff_next_vram6_7_8),
    .I2(n832_9),
    .I3(w_screen_mode_3_4) 
);
defparam n856_s23.INIT=16'h7077;
  LUT3 n857_s22 (
    .F(n857_30),
    .I0(ff_next_vram2_3_10),
    .I1(n833_9),
    .I2(w_screen_mode[3]) 
);
defparam n857_s22.INIT=8'h0B;
  LUT4 n857_s23 (
    .F(n857_31),
    .I0(n857_32),
    .I1(ff_next_vram6_7_8),
    .I2(n833_9),
    .I3(w_screen_mode_3_4) 
);
defparam n857_s23.INIT=16'h7077;
  LUT2 n858_s20 (
    .F(n858_24),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_address_s_pre_17_5) 
);
defparam n858_s20.INIT=4'h4;
  LUT4 n858_s21 (
    .F(n858_25),
    .I0(n858_27),
    .I1(ff_next_vram6_7_8),
    .I2(w_screen_mode_vram_rdata[3]),
    .I3(n566_31) 
);
defparam n858_s21.INIT=16'h7077;
  LUT2 n859_s19 (
    .F(n859_23),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(n566_31) 
);
defparam n859_s19.INIT=4'h4;
  LUT4 n859_s20 (
    .F(n859_24),
    .I0(n859_25),
    .I1(ff_next_vram6_7_8),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(w_address_s_pre_17_5) 
);
defparam n859_s20.INIT=16'h7077;
  LUT2 n860_s19 (
    .F(n860_23),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(n566_31) 
);
defparam n860_s19.INIT=4'h4;
  LUT4 n860_s20 (
    .F(n860_24),
    .I0(n860_25),
    .I1(ff_next_vram6_7_8),
    .I2(w_screen_mode_vram_rdata[5]),
    .I3(w_address_s_pre_17_5) 
);
defparam n860_s20.INIT=16'h7077;
  LUT2 n861_s19 (
    .F(n861_23),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_address_s_pre_17_5) 
);
defparam n861_s19.INIT=4'h4;
  LUT4 n861_s20 (
    .F(n861_24),
    .I0(n861_25),
    .I1(ff_next_vram6_7_8),
    .I2(w_screen_mode_vram_rdata[0]),
    .I3(n566_31) 
);
defparam n861_s20.INIT=16'h7077;
  LUT4 n862_s25 (
    .F(n862_31),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n862_s25.INIT=16'hCA00;
  LUT4 n863_s24 (
    .F(n863_30),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n863_s24.INIT=16'hCA00;
  LUT4 n864_s24 (
    .F(n864_30),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n864_s24.INIT=16'hCA00;
  LUT4 n865_s24 (
    .F(n865_30),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n865_s24.INIT=16'hCA00;
  LUT3 n1124_s14 (
    .F(n1124_18),
    .I0(n878_33),
    .I1(ff_next_vram2[7]),
    .I2(n1124_27) 
);
defparam n1124_s14.INIT=8'h70;
  LUT4 n1124_s15 (
    .F(n1124_19),
    .I0(n878_33),
    .I1(n830_9),
    .I2(n1124_22),
    .I3(n1124_29) 
);
defparam n1124_s15.INIT=16'h0700;
  LUT4 n1124_s16 (
    .F(n1124_20),
    .I0(reg_text_back_color[7]),
    .I1(reg_backdrop_color[7]),
    .I2(n1124_24),
    .I3(ff_phase[2]) 
);
defparam n1124_s16.INIT=16'h5300;
  LUT4 n1125_s13 (
    .F(n1125_17),
    .I0(n878_33),
    .I1(n831_9),
    .I2(n1125_20),
    .I3(n1125_26) 
);
defparam n1125_s13.INIT=16'h0700;
  LUT3 n1125_s14 (
    .F(n1125_18),
    .I0(n878_33),
    .I1(ff_next_vram2[6]),
    .I2(n1125_24) 
);
defparam n1125_s14.INIT=8'h70;
  LUT4 n1125_s15 (
    .F(n1125_19),
    .I0(reg_text_back_color[6]),
    .I1(reg_backdrop_color[6]),
    .I2(n1124_24),
    .I3(ff_phase[2]) 
);
defparam n1125_s15.INIT=16'h5300;
  LUT4 n1126_s13 (
    .F(n1126_17),
    .I0(n878_33),
    .I1(n832_9),
    .I2(n1126_20),
    .I3(n1126_26) 
);
defparam n1126_s13.INIT=16'h0700;
  LUT3 n1126_s14 (
    .F(n1126_18),
    .I0(n878_33),
    .I1(ff_next_vram2[5]),
    .I2(n1126_24) 
);
defparam n1126_s14.INIT=8'h70;
  LUT4 n1126_s15 (
    .F(n1126_19),
    .I0(reg_text_back_color[5]),
    .I1(reg_backdrop_color[5]),
    .I2(n1124_24),
    .I3(ff_phase[2]) 
);
defparam n1126_s15.INIT=16'h5300;
  LUT4 n1127_s13 (
    .F(n1127_17),
    .I0(n878_33),
    .I1(n833_9),
    .I2(n1127_20),
    .I3(n1127_26) 
);
defparam n1127_s13.INIT=16'h0700;
  LUT3 n1127_s14 (
    .F(n1127_18),
    .I0(n878_33),
    .I1(ff_next_vram2[4]),
    .I2(n1127_24) 
);
defparam n1127_s14.INIT=8'h70;
  LUT4 n1127_s15 (
    .F(n1127_19),
    .I0(reg_text_back_color[4]),
    .I1(reg_backdrop_color[4]),
    .I2(n1124_24),
    .I3(ff_phase[2]) 
);
defparam n1127_s15.INIT=16'h5300;
  LUT3 n1128_s15 (
    .F(n1128_19),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[3]),
    .I2(n1128_25) 
);
defparam n1128_s15.INIT=8'h70;
  LUT4 n1128_s16 (
    .F(n1128_20),
    .I0(n1128_22),
    .I1(ff_phase[1]),
    .I2(n1128_23),
    .I3(ff_phase[2]) 
);
defparam n1128_s16.INIT=16'h0FDD;
  LUT4 n1129_s15 (
    .F(n1129_19),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(n566_31),
    .I3(ff_next_vram2_7_9) 
);
defparam n1129_s15.INIT=16'hAC00;
  LUT4 n1129_s16 (
    .F(n1129_20),
    .I0(reg_text_back_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(n1124_24),
    .I3(ff_phase[2]) 
);
defparam n1129_s16.INIT=16'hAC00;
  LUT4 n1129_s17 (
    .F(n1129_21),
    .I0(n878_33),
    .I1(n835_9),
    .I2(n1129_22),
    .I3(n1129_23) 
);
defparam n1129_s17.INIT=16'h8F00;
  LUT3 n1130_s15 (
    .F(n1130_19),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[1]),
    .I2(n1130_25) 
);
defparam n1130_s15.INIT=8'h70;
  LUT4 n1130_s16 (
    .F(n1130_20),
    .I0(ff_phase[1]),
    .I1(n1130_22),
    .I2(n1130_23),
    .I3(ff_phase[2]) 
);
defparam n1130_s16.INIT=16'h0FBB;
  LUT3 n1131_s15 (
    .F(n1131_19),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[0]),
    .I2(n1131_25) 
);
defparam n1131_s15.INIT=8'h70;
  LUT4 n1131_s16 (
    .F(n1131_20),
    .I0(n1131_22),
    .I1(ff_phase[1]),
    .I2(n1131_23),
    .I3(ff_phase[2]) 
);
defparam n1131_s16.INIT=16'h0FDD;
  LUT4 n1132_s14 (
    .F(n1132_18),
    .I0(ff_next_vram3[7]),
    .I1(n878_33),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[1]) 
);
defparam n1132_s14.INIT=16'h0F77;
  LUT3 n1132_s15 (
    .F(n1132_19),
    .I0(reg_text_back_color[7]),
    .I1(reg_backdrop_color[7]),
    .I2(n1132_20) 
);
defparam n1132_s15.INIT=8'h53;
  LUT4 n1133_s14 (
    .F(n1133_18),
    .I0(ff_next_vram3[6]),
    .I1(n878_33),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[1]) 
);
defparam n1133_s14.INIT=16'h0F77;
  LUT3 n1133_s15 (
    .F(n1133_19),
    .I0(reg_text_back_color[6]),
    .I1(reg_backdrop_color[6]),
    .I2(n1132_20) 
);
defparam n1133_s15.INIT=8'h53;
  LUT4 n1134_s14 (
    .F(n1134_18),
    .I0(ff_next_vram3[5]),
    .I1(n878_33),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[1]) 
);
defparam n1134_s14.INIT=16'h0F77;
  LUT3 n1134_s15 (
    .F(n1134_19),
    .I0(reg_text_back_color[5]),
    .I1(reg_backdrop_color[5]),
    .I2(n1132_20) 
);
defparam n1134_s15.INIT=8'h53;
  LUT4 n1135_s14 (
    .F(n1135_18),
    .I0(ff_next_vram3[4]),
    .I1(n878_33),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[1]) 
);
defparam n1135_s14.INIT=16'h0F77;
  LUT3 n1135_s15 (
    .F(n1135_19),
    .I0(reg_text_back_color[4]),
    .I1(reg_backdrop_color[4]),
    .I2(n1132_20) 
);
defparam n1135_s15.INIT=8'h53;
  LUT3 n1136_s15 (
    .F(n1136_19),
    .I0(reg_text_back_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(n1132_20) 
);
defparam n1136_s15.INIT=8'hAC;
  LUT3 n1137_s14 (
    .F(n1137_18),
    .I0(reg_text_back_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(n1132_20) 
);
defparam n1137_s14.INIT=8'hAC;
  LUT3 n1138_s14 (
    .F(n1138_18),
    .I0(reg_text_back_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1132_20) 
);
defparam n1138_s14.INIT=8'hAC;
  LUT3 n1139_s14 (
    .F(n1139_18),
    .I0(reg_text_back_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1132_20) 
);
defparam n1139_s14.INIT=8'hAC;
  LUT4 n1140_s10 (
    .F(n1140_14),
    .I0(ff_next_vram6_7_8),
    .I1(n566_31),
    .I2(n878_33),
    .I3(ff_phase[1]) 
);
defparam n1140_s10.INIT=16'hEE0F;
  LUT4 n1140_s11 (
    .F(n1140_15),
    .I0(ff_next_vram6_7_8),
    .I1(n830_9),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(n566_31) 
);
defparam n1140_s11.INIT=16'h0777;
  LUT4 n1141_s10 (
    .F(n1141_14),
    .I0(ff_next_vram6_7_8),
    .I1(n831_9),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(n566_31) 
);
defparam n1141_s10.INIT=16'h0777;
  LUT4 n1142_s10 (
    .F(n1142_14),
    .I0(ff_next_vram6_7_8),
    .I1(n832_9),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(n566_31) 
);
defparam n1142_s10.INIT=16'h0777;
  LUT4 n1143_s10 (
    .F(n1143_14),
    .I0(ff_next_vram6_7_8),
    .I1(n833_9),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(n566_31) 
);
defparam n1143_s10.INIT=16'h0777;
  LUT2 n1144_s10 (
    .F(n1144_14),
    .I0(n566_31),
    .I1(ff_phase[1]) 
);
defparam n1144_s10.INIT=4'h4;
  LUT4 n1144_s11 (
    .F(n1144_15),
    .I0(n566_31),
    .I1(ff_next_vram5[3]),
    .I2(n834_9),
    .I3(ff_next_vram6_7_8) 
);
defparam n1144_s11.INIT=16'h0FBB;
  LUT4 n1146_s10 (
    .F(n1146_14),
    .I0(n566_31),
    .I1(ff_next_vram5[1]),
    .I2(n836_9),
    .I3(ff_next_vram6_7_8) 
);
defparam n1146_s10.INIT=16'h0FBB;
  LUT4 n1148_s11 (
    .F(n1148_15),
    .I0(ff_next_vram1[7]),
    .I1(n878_33),
    .I2(n830_9),
    .I3(ff_phase[0]) 
);
defparam n1148_s11.INIT=16'h0F77;
  LUT4 n1149_s11 (
    .F(n1149_15),
    .I0(ff_next_vram1[6]),
    .I1(n878_33),
    .I2(n831_9),
    .I3(ff_phase[0]) 
);
defparam n1149_s11.INIT=16'h0F77;
  LUT4 n1150_s11 (
    .F(n1150_15),
    .I0(ff_next_vram1[5]),
    .I1(n878_33),
    .I2(n832_9),
    .I3(ff_phase[0]) 
);
defparam n1150_s11.INIT=16'h0F77;
  LUT4 n1151_s11 (
    .F(n1151_15),
    .I0(ff_next_vram1[4]),
    .I1(n878_33),
    .I2(n833_9),
    .I3(ff_phase[0]) 
);
defparam n1151_s11.INIT=16'h0F77;
  LUT2 n1152_s14 (
    .F(n1152_18),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]) 
);
defparam n1152_s14.INIT=4'h4;
  LUT2 n1497_s22 (
    .F(n1497_30),
    .I0(ff_next_vram7[7]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1497_s22.INIT=4'h8;
  LUT2 n1498_s22 (
    .F(n1498_30),
    .I0(ff_next_vram7[6]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1498_s22.INIT=4'h8;
  LUT2 n1499_s22 (
    .F(n1499_30),
    .I0(ff_next_vram7[5]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1499_s22.INIT=4'h8;
  LUT2 n1500_s22 (
    .F(n1500_30),
    .I0(ff_next_vram7[4]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1500_s22.INIT=4'h8;
  LUT4 n1501_s20 (
    .F(n1501_24),
    .I0(n1501_25),
    .I1(ff_next_vram7[3]),
    .I2(ff_next_vram2_3_10),
    .I3(n1501_26) 
);
defparam n1501_s20.INIT=16'h3500;
  LUT4 n1502_s20 (
    .F(n1502_24),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram7[2]),
    .I2(n1502_25),
    .I3(n1558_7) 
);
defparam n1502_s20.INIT=16'h0700;
  LUT4 n1503_s20 (
    .F(n1503_24),
    .I0(n1503_26),
    .I1(ff_next_vram7[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1503_s20.INIT=16'h0C0A;
  LUT3 n1503_s21 (
    .F(n1503_25),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2[1]),
    .I2(n1499_34) 
);
defparam n1503_s21.INIT=8'h07;
  LUT4 n1504_s20 (
    .F(n1504_24),
    .I0(n1504_26),
    .I1(ff_next_vram7[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1504_s20.INIT=16'h0C0A;
  LUT3 n1504_s21 (
    .F(n1504_25),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2[0]),
    .I2(n1500_34) 
);
defparam n1504_s21.INIT=8'h07;
  LUT3 ff_pos_x_5_s4 (
    .F(ff_pos_x_5_9),
    .I0(ff_pos_x_5_10),
    .I1(ff_pos_x_5_11),
    .I2(n1505_11) 
);
defparam ff_pos_x_5_s4.INIT=8'h07;
  LUT2 ff_next_vram6_7_s4 (
    .F(ff_next_vram6_7_8),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3) 
);
defparam ff_next_vram6_7_s4.INIT=4'h8;
  LUT4 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(ff_screen_h_in_active_11),
    .I1(ff_state_1_7),
    .I2(n184_8),
    .I3(n358_8) 
);
defparam ff_screen_h_in_active_s5.INIT=16'h770F;
  LUT3 n751_s8 (
    .F(n751_12),
    .I0(reg_color_table_base[17]),
    .I1(n862_33),
    .I2(n755_17) 
);
defparam n751_s8.INIT=8'h80;
  LUT4 n751_s9 (
    .F(n751_13),
    .I0(n751_19),
    .I1(reg_pattern_name_table_base[16]),
    .I2(reg_pattern_name_table_base[17]),
    .I3(n751_23) 
);
defparam n751_s9.INIT=16'h0777;
  LUT3 n752_s7 (
    .F(n752_11),
    .I0(reg_color_table_base[16]),
    .I1(n862_33),
    .I2(n755_17) 
);
defparam n752_s7.INIT=8'h80;
  LUT4 n752_s8 (
    .F(n752_12),
    .I0(ff_next_vram6_7_8),
    .I1(n755_17),
    .I2(reg_color_table_base[17]),
    .I3(n752_13) 
);
defparam n752_s8.INIT=16'h007F;
  LUT4 n753_s7 (
    .F(n753_11),
    .I0(n753_24),
    .I1(n862_33),
    .I2(n753_13),
    .I3(n753_14) 
);
defparam n753_s7.INIT=16'h0700;
  LUT4 n754_s7 (
    .F(n754_11),
    .I0(n754_17),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n751_23),
    .I3(reg_pattern_name_table_base[14]) 
);
defparam n754_s7.INIT=16'hE000;
  LUT4 n754_s8 (
    .F(n754_12),
    .I0(n753_24),
    .I1(ff_next_vram6_7_8),
    .I2(n754_14),
    .I3(n754_15) 
);
defparam n754_s8.INIT=16'h0007;
  LUT4 n755_s7 (
    .F(n755_11),
    .I0(ff_next_vram6_7_8),
    .I1(reg_color_table_base[14]),
    .I2(reg_color_table_base[13]),
    .I3(n862_33) 
);
defparam n755_s7.INIT=16'h0777;
  LUT4 n755_s9 (
    .F(n755_13),
    .I0(n751_21),
    .I1(reg_pattern_generator_table_base[13]),
    .I2(n755_14),
    .I3(n755_15) 
);
defparam n755_s9.INIT=16'h000B;
  LUT4 n756_s7 (
    .F(n756_11),
    .I0(n756_14),
    .I1(n756_24),
    .I2(n756_26),
    .I3(n759_29) 
);
defparam n756_s7.INIT=16'h004F;
  LUT3 n756_s8 (
    .F(n756_12),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n751_19) 
);
defparam n756_s8.INIT=8'h80;
  LUT4 n756_s9 (
    .F(n756_13),
    .I0(n756_22),
    .I1(n756_19),
    .I2(n755_17),
    .I3(n756_20) 
);
defparam n756_s9.INIT=16'h004F;
  LUT4 n757_s7 (
    .F(n757_11),
    .I0(n757_14),
    .I1(n756_24),
    .I2(n756_26),
    .I3(n751_15) 
);
defparam n757_s7.INIT=16'h004F;
  LUT3 n757_s8 (
    .F(n757_12),
    .I0(n757_15),
    .I1(n757_16),
    .I2(n757_17) 
);
defparam n757_s8.INIT=8'hB0;
  LUT4 n757_s9 (
    .F(n757_13),
    .I0(ff_next_vram6_7_8),
    .I1(reg_color_table_base[12]),
    .I2(n757_23),
    .I3(n755_17) 
);
defparam n757_s9.INIT=16'hF800;
  LUT4 n758_s7 (
    .F(n758_11),
    .I0(n758_14),
    .I1(ff_next_vram0[7]),
    .I2(n758_20),
    .I3(reg_color_table_base[10]) 
);
defparam n758_s7.INIT=16'hF800;
  LUT4 n758_s8 (
    .F(n758_12),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram0[7]),
    .I2(reg_color_table_base[11]),
    .I3(ff_next_vram6_7_8) 
);
defparam n758_s8.INIT=16'h0777;
  LUT4 n758_s9 (
    .F(n758_13),
    .I0(n751_14),
    .I1(ff_next_vram0[7]),
    .I2(n758_16),
    .I3(n758_17) 
);
defparam n758_s9.INIT=16'h0700;
  LUT4 n759_s7 (
    .F(n759_11),
    .I0(w_screen_mode_3_4),
    .I1(n755_17),
    .I2(n751_14),
    .I3(ff_next_vram0[6]) 
);
defparam n759_s7.INIT=16'hF800;
  LUT4 n759_s8 (
    .F(n759_12),
    .I0(ff_next_vram6_7_8),
    .I1(reg_color_table_base[10]),
    .I2(n759_15),
    .I3(n755_17) 
);
defparam n759_s8.INIT=16'hF800;
  LUT4 n759_s9 (
    .F(n759_13),
    .I0(n759_16),
    .I1(n759_17),
    .I2(n759_18),
    .I3(ff_next_vram0_7_9) 
);
defparam n759_s9.INIT=16'hEF00;
  LUT4 n759_s10 (
    .F(n759_14),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(n759_31),
    .I2(ff_next_vram4[6]),
    .I3(n759_29) 
);
defparam n759_s10.INIT=16'h0777;
  LUT4 n760_s7 (
    .F(n760_11),
    .I0(ff_next_vram6_7_8),
    .I1(reg_color_table_base[9]),
    .I2(n760_14),
    .I3(n760_15) 
);
defparam n760_s7.INIT=16'h0007;
  LUT3 n760_s8 (
    .F(n760_12),
    .I0(n760_16),
    .I1(n760_17),
    .I2(ff_next_vram0_7_9) 
);
defparam n760_s8.INIT=8'h70;
  LUT3 n760_s9 (
    .F(n760_13),
    .I0(n751_14),
    .I1(ff_next_vram0[5]),
    .I2(n760_18) 
);
defparam n760_s9.INIT=8'h70;
  LUT4 n761_s7 (
    .F(n761_11),
    .I0(n761_14),
    .I1(n761_15),
    .I2(n761_16),
    .I3(ff_next_vram0_7_9) 
);
defparam n761_s7.INIT=16'hEF00;
  LUT4 n761_s8 (
    .F(n761_12),
    .I0(n758_20),
    .I1(reg_color_table_base[7]),
    .I2(n761_17),
    .I3(n755_17) 
);
defparam n761_s8.INIT=16'h8F00;
  LUT3 n761_s9 (
    .F(n761_13),
    .I0(n751_14),
    .I1(ff_next_vram0[4]),
    .I2(n761_18) 
);
defparam n761_s9.INIT=8'h70;
  LUT4 n762_s7 (
    .F(n762_11),
    .I0(n758_20),
    .I1(reg_color_table_base[6]),
    .I2(n762_14),
    .I3(n755_17) 
);
defparam n762_s7.INIT=16'h8F00;
  LUT4 n762_s8 (
    .F(n762_12),
    .I0(n762_15),
    .I1(n762_16),
    .I2(n762_17),
    .I3(ff_next_vram0_7_9) 
);
defparam n762_s8.INIT=16'hDF00;
  LUT3 n762_s9 (
    .F(n762_13),
    .I0(n751_14),
    .I1(ff_next_vram0[3]),
    .I2(n762_18) 
);
defparam n762_s9.INIT=8'h70;
  LUT4 n763_s7 (
    .F(n763_11),
    .I0(n755_17),
    .I1(n878_33),
    .I2(n751_14),
    .I3(n756_24) 
);
defparam n763_s7.INIT=16'h27AF;
  LUT4 n763_s8 (
    .F(n763_12),
    .I0(n862_33),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n763_14),
    .I3(ff_next_vram0_7_9) 
);
defparam n763_s8.INIT=16'h8F00;
  LUT3 n763_s9 (
    .F(n763_13),
    .I0(n751_19),
    .I1(w_pos_x[5]),
    .I2(n763_20) 
);
defparam n763_s9.INIT=8'h07;
  LUT4 n764_s7 (
    .F(n764_11),
    .I0(n858_26),
    .I1(w_pos_x[7]),
    .I2(n764_14),
    .I3(n764_15) 
);
defparam n764_s7.INIT=16'h0B00;
  LUT4 n764_s8 (
    .F(n764_12),
    .I0(w_pos_x[4]),
    .I1(n759_31),
    .I2(ff_next_vram4[1]),
    .I3(n759_29) 
);
defparam n764_s8.INIT=16'h0777;
  LUT4 n764_s9 (
    .F(n764_13),
    .I0(n764_16),
    .I1(n755_17),
    .I2(n763_11),
    .I3(ff_next_vram0[1]) 
);
defparam n764_s9.INIT=16'hB0BB;
  LUT4 n765_s7 (
    .F(n765_11),
    .I0(n765_14),
    .I1(n765_24),
    .I2(w_pos_x[3]),
    .I3(n566_31) 
);
defparam n765_s7.INIT=16'h0EEE;
  LUT2 n765_s8 (
    .F(n765_12),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]) 
);
defparam n765_s8.INIT=4'h1;
  LUT4 n765_s9 (
    .F(n765_13),
    .I0(n765_16),
    .I1(n755_17),
    .I2(n763_11),
    .I3(ff_next_vram0[0]) 
);
defparam n765_s9.INIT=16'hB0BB;
  LUT4 n766_s7 (
    .F(n766_11),
    .I0(n758_14),
    .I1(n755_17),
    .I2(n751_14),
    .I3(n759_29) 
);
defparam n766_s7.INIT=16'h0007;
  LUT4 n766_s8 (
    .F(n766_12),
    .I0(w_address_s_pre_17_5),
    .I1(w_pos_x[3]),
    .I2(n766_17),
    .I3(ff_next_vram0_7_9) 
);
defparam n766_s8.INIT=16'h8F00;
  LUT4 n766_s9 (
    .F(n766_13),
    .I0(n758_20),
    .I1(ff_next_vram0[5]),
    .I2(n762_17),
    .I3(n755_17) 
);
defparam n766_s9.INIT=16'h8F00;
  LUT4 n767_s7 (
    .F(n767_11),
    .I0(n767_12),
    .I1(n1980_102),
    .I2(ff_next_vram0_7_9),
    .I3(n767_13) 
);
defparam n767_s7.INIT=16'h00EF;
  LUT4 n768_s7 (
    .F(n768_11),
    .I0(w_screen_mode_3_4),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n768_19),
    .I3(n768_15) 
);
defparam n768_s7.INIT=16'h0700;
  LUT3 n768_s8 (
    .F(n768_12),
    .I0(n759_29),
    .I1(n751_14),
    .I2(w_pixel_pos_y_Z[0]) 
);
defparam n768_s8.INIT=8'hE0;
  LUT4 n768_s9 (
    .F(n768_13),
    .I0(n1980_102),
    .I1(n768_16),
    .I2(ff_next_vram0_7_9),
    .I3(n759_31) 
);
defparam n768_s9.INIT=16'h00EF;
  LUT2 ff_next_vram1_7_s4 (
    .F(ff_next_vram1_7_9),
    .I0(ff_next_vram2_7_10),
    .I1(n566_31) 
);
defparam ff_next_vram1_7_s4.INIT=4'h1;
  LUT4 ff_next_vram1_7_s5 (
    .F(ff_next_vram1_7_10),
    .I0(ff_phase[0]),
    .I1(n858_30),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram1_7_13) 
);
defparam ff_next_vram1_7_s5.INIT=16'h8700;
  LUT2 ff_next_vram2_7_s4 (
    .F(ff_next_vram2_7_9),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]) 
);
defparam ff_next_vram2_7_s4.INIT=4'h1;
  LUT4 ff_next_vram2_7_s5 (
    .F(ff_next_vram2_7_10),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam ff_next_vram2_7_s5.INIT=16'h0100;
  LUT4 ff_next_vram2_7_s6 (
    .F(ff_next_vram2_7_11),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_next_vram2_7_12),
    .I3(n481_6) 
);
defparam ff_next_vram2_7_s6.INIT=16'h8100;
  LUT4 ff_next_vram3_7_s4 (
    .F(ff_next_vram3_7_9),
    .I0(w_screen_mode_3_4),
    .I1(ff_phase[2]),
    .I2(ff_next_vram6_7_8),
    .I3(ff_next_vram3_7_14) 
);
defparam ff_next_vram3_7_s4.INIT=16'hC100;
  LUT4 ff_next_vram5_7_s4 (
    .F(ff_next_vram5_7_9),
    .I0(w_screen_mode[3]),
    .I1(ff_phase[1]),
    .I2(n481_6),
    .I3(n765_12) 
);
defparam ff_next_vram5_7_s4.INIT=16'hD000;
  LUT4 ff_next_vram2_3_s5 (
    .F(ff_next_vram2_3_10),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_4) 
);
defparam ff_next_vram2_3_s5.INIT=16'hCA00;
  LUT3 n184_s3 (
    .F(n184_8),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_11),
    .I2(ff_pos_x_5_10) 
);
defparam n184_s3.INIT=8'h80;
  LUT2 n181_s3 (
    .F(n181_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]) 
);
defparam n181_s3.INIT=4'h8;
  LUT4 n560_s2 (
    .F(n560_7),
    .I0(n858_26),
    .I1(ff_phase[0]),
    .I2(n566_31),
    .I3(ff_phase[1]) 
);
defparam n560_s2.INIT=16'hCB00;
  LUT4 n560_s3 (
    .F(n560_8),
    .I0(ff_vram_address_17_7),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[1]),
    .I3(w_sprite_mode2) 
);
defparam n560_s3.INIT=16'h3F2A;
  LUT4 n560_s4 (
    .F(n560_9),
    .I0(n1152_18),
    .I1(ff_next_vram2_3_10),
    .I2(n144_4),
    .I3(n560_12) 
);
defparam n560_s4.INIT=16'h7000;
  LUT3 n140_s4 (
    .F(n140_9),
    .I0(ff_pos_x_5_9),
    .I1(ff_screen_h_in_active_11),
    .I2(n358_8) 
);
defparam n140_s4.INIT=8'h3A;
  LUT3 n258_s5 (
    .F(n258_10),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(n1333_21) 
);
defparam n258_s5.INIT=8'h40;
  LUT3 n258_s6 (
    .F(n258_11),
    .I0(w_screen_pos_x_Z[13]),
    .I1(ff_state_1_7),
    .I2(n258_12) 
);
defparam n258_s6.INIT=8'h40;
  LUT4 n2043_s3 (
    .F(n2043_6),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n2043_s3.INIT=16'h0100;
  LUT4 n1505_s4 (
    .F(n1505_7),
    .I0(n1505_9),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram0[7]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1505_s4.INIT=16'h0777;
  LUT4 n1506_s4 (
    .F(n1506_7),
    .I0(n1506_8),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram0[6]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1506_s4.INIT=16'h0777;
  LUT4 n1507_s4 (
    .F(n1507_7),
    .I0(n1511_9),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram0[5]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1507_s4.INIT=16'h0777;
  LUT4 n1508_s4 (
    .F(n1508_7),
    .I0(n1512_8),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram0[4]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1508_s4.INIT=16'h0777;
  LUT4 n1509_s5 (
    .F(n1509_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(n1511_10),
    .I3(w_screen_mode[3]) 
);
defparam n1509_s5.INIT=16'h5300;
  LUT4 n1509_s6 (
    .F(n1509_9),
    .I0(n1505_9),
    .I1(ff_next_vram0[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1509_s6.INIT=16'h0305;
  LUT4 n1510_s4 (
    .F(n1510_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(n1511_10),
    .I3(w_screen_mode[3]) 
);
defparam n1510_s4.INIT=16'h5300;
  LUT4 n1510_s5 (
    .F(n1510_8),
    .I0(n1506_8),
    .I1(ff_next_vram0[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1510_s5.INIT=16'h0305;
  LUT3 n1511_s6 (
    .F(n1511_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[7]) 
);
defparam n1511_s6.INIT=8'hAC;
  LUT2 n1511_s7 (
    .F(n1511_10),
    .I0(ff_next_vram1[6]),
    .I1(n878_28) 
);
defparam n1511_s7.INIT=4'h4;
  LUT3 n1512_s5 (
    .F(n1512_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[7]) 
);
defparam n1512_s5.INIT=8'hAC;
  LUT4 n1513_s3 (
    .F(n1513_6),
    .I0(n1513_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram1[7]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1513_s3.INIT=16'h0777;
  LUT4 n1514_s3 (
    .F(n1514_6),
    .I0(n1514_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram1[6]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1514_s3.INIT=16'h0777;
  LUT4 n1515_s3 (
    .F(n1515_6),
    .I0(n1515_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram1[5]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1515_s3.INIT=16'h0777;
  LUT4 n1516_s3 (
    .F(n1516_6),
    .I0(n1516_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram1[4]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1516_s3.INIT=16'h0777;
  LUT4 n1517_s3 (
    .F(n1517_6),
    .I0(n1517_8),
    .I1(ff_next_vram1[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1517_s3.INIT=16'h0C0A;
  LUT4 n1517_s4 (
    .F(n1517_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(n1519_9),
    .I3(w_screen_mode[3]) 
);
defparam n1517_s4.INIT=16'hAC00;
  LUT4 n1518_s3 (
    .F(n1518_6),
    .I0(n1518_8),
    .I1(ff_next_vram1[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1518_s3.INIT=16'h0C0A;
  LUT4 n1518_s4 (
    .F(n1518_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(n1519_9),
    .I3(w_screen_mode[3]) 
);
defparam n1518_s4.INIT=16'hAC00;
  LUT3 n1519_s5 (
    .F(n1519_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1519_s5.INIT=8'hAC;
  LUT2 n1519_s6 (
    .F(n1519_9),
    .I0(ff_next_vram1[4]),
    .I1(n878_28) 
);
defparam n1519_s6.INIT=4'h4;
  LUT3 n1520_s5 (
    .F(n1520_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]) 
);
defparam n1520_s5.INIT=8'hAC;
  LUT2 n1525_s4 (
    .F(n1525_7),
    .I0(w_screen_mode_3_4),
    .I1(n1525_8) 
);
defparam n1525_s4.INIT=4'h4;
  LUT4 n1529_s3 (
    .F(n1529_6),
    .I0(n1529_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram3[7]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1529_s3.INIT=16'h0777;
  LUT4 n1530_s3 (
    .F(n1530_6),
    .I0(n1530_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram3[6]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1530_s3.INIT=16'h0777;
  LUT4 n1531_s3 (
    .F(n1531_6),
    .I0(n1531_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram3[5]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1531_s3.INIT=16'h0777;
  LUT4 n1532_s3 (
    .F(n1532_6),
    .I0(n1532_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram3[4]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1532_s3.INIT=16'h0777;
  LUT4 n1533_s3 (
    .F(n1533_6),
    .I0(n1533_8),
    .I1(ff_next_vram3[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1533_s3.INIT=16'h030A;
  LUT4 n1533_s4 (
    .F(n1533_7),
    .I0(n1533_9),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram2[7]),
    .I3(w_screen_mode_3_4) 
);
defparam n1533_s4.INIT=16'h7077;
  LUT3 n1534_s4 (
    .F(n1534_7),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram1[4]),
    .I2(n858_30) 
);
defparam n1534_s4.INIT=8'h0E;
  LUT4 n1534_s5 (
    .F(n1534_8),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[6]),
    .I3(ff_next_vram6_7_8) 
);
defparam n1534_s5.INIT=16'hAC00;
  LUT4 n1534_s6 (
    .F(n1534_9),
    .I0(n1534_10),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram2_3_10),
    .I3(n1505_11) 
);
defparam n1534_s6.INIT=16'h3500;
  LUT4 n1535_s3 (
    .F(n1535_6),
    .I0(n1535_8),
    .I1(ff_next_vram3[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1535_s3.INIT=16'h0C0A;
  LUT4 n1535_s4 (
    .F(n1535_7),
    .I0(n1535_9),
    .I1(ff_next_vram2[5]),
    .I2(n878_28),
    .I3(w_screen_mode[3]) 
);
defparam n1535_s4.INIT=16'hAC00;
  LUT3 n1536_s4 (
    .F(n1536_7),
    .I0(ff_next_vram1[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1536_12) 
);
defparam n1536_s4.INIT=8'h40;
  LUT4 n1536_s5 (
    .F(n1536_8),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram3[0]),
    .I2(n1536_10),
    .I3(n1505_11) 
);
defparam n1536_s5.INIT=16'h0700;
  LUT4 n1537_s3 (
    .F(n1537_6),
    .I0(n1537_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram4[7]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1537_s3.INIT=16'h0777;
  LUT4 n1538_s3 (
    .F(n1538_6),
    .I0(n1538_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram4[6]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1538_s3.INIT=16'h0777;
  LUT4 n1539_s3 (
    .F(n1539_6),
    .I0(n1539_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram4[5]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1539_s3.INIT=16'h0777;
  LUT4 n1540_s3 (
    .F(n1540_6),
    .I0(n1540_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram4[4]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1540_s3.INIT=16'h0777;
  LUT4 n1541_s3 (
    .F(n1541_6),
    .I0(n1541_8),
    .I1(ff_next_vram2[3]),
    .I2(n878_28),
    .I3(w_screen_mode[3]) 
);
defparam n1541_s3.INIT=16'h5C00;
  LUT4 n1541_s4 (
    .F(n1541_7),
    .I0(n1521_7),
    .I1(ff_next_vram4[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1541_s4.INIT=16'h0C0A;
  LUT4 n1542_s3 (
    .F(n1542_6),
    .I0(n1542_8),
    .I1(ff_next_vram2[2]),
    .I2(n878_28),
    .I3(w_screen_mode[3]) 
);
defparam n1542_s3.INIT=16'h5C00;
  LUT4 n1542_s4 (
    .F(n1542_7),
    .I0(w_screen_mode[3]),
    .I1(n1522_7),
    .I2(ff_next_vram4[2]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1542_s4.INIT=16'h0FBB;
  LUT2 n1543_s3 (
    .F(n1543_6),
    .I0(ff_next_vram4[1]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1543_s3.INIT=4'h8;
  LUT4 n1543_s4 (
    .F(n1543_7),
    .I0(n1543_13),
    .I1(n1543_9),
    .I2(n1523_7),
    .I3(n1536_12) 
);
defparam n1543_s4.INIT=16'h0EEE;
  LUT2 n1544_s3 (
    .F(n1544_6),
    .I0(ff_next_vram4[0]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1544_s3.INIT=4'h8;
  LUT4 n1544_s4 (
    .F(n1544_7),
    .I0(n1544_13),
    .I1(n1544_9),
    .I2(n1524_7),
    .I3(n1536_12) 
);
defparam n1544_s4.INIT=16'h0EEE;
  LUT4 n1545_s3 (
    .F(n1545_6),
    .I0(n1545_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram5[7]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1545_s3.INIT=16'h0777;
  LUT4 n1546_s3 (
    .F(n1546_6),
    .I0(n1546_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram5[6]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1546_s3.INIT=16'h0777;
  LUT4 n1547_s3 (
    .F(n1547_6),
    .I0(n1547_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram5[5]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1547_s3.INIT=16'h0777;
  LUT4 n1548_s3 (
    .F(n1548_6),
    .I0(n1548_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram5[4]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1548_s3.INIT=16'h0777;
  LUT4 n1549_s3 (
    .F(n1549_6),
    .I0(n1549_8),
    .I1(ff_next_vram5[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1549_s3.INIT=16'h0C0A;
  LUT4 n1549_s4 (
    .F(n1549_7),
    .I0(n1549_9),
    .I1(ff_next_vram2[3]),
    .I2(n878_28),
    .I3(w_screen_mode[3]) 
);
defparam n1549_s4.INIT=16'h5C00;
  LUT4 n1550_s3 (
    .F(n1550_6),
    .I0(n1550_8),
    .I1(ff_next_vram2[2]),
    .I2(n878_28),
    .I3(w_screen_mode[3]) 
);
defparam n1550_s3.INIT=16'h5C00;
  LUT4 n1550_s4 (
    .F(n1550_7),
    .I0(w_screen_mode[3]),
    .I1(n1550_9),
    .I2(ff_next_vram5[2]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1550_s4.INIT=16'h0FBB;
  LUT3 n1551_s3 (
    .F(n1551_6),
    .I0(n1551_7),
    .I1(n1543_13),
    .I2(n1551_8) 
);
defparam n1551_s3.INIT=8'h0E;
  LUT3 n1552_s3 (
    .F(n1552_6),
    .I0(n1552_7),
    .I1(n1544_13),
    .I2(n1552_8) 
);
defparam n1552_s3.INIT=8'h0E;
  LUT2 n1553_s3 (
    .F(n1553_6),
    .I0(ff_next_vram6[7]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1553_s3.INIT=4'h8;
  LUT2 n1554_s3 (
    .F(n1554_6),
    .I0(ff_next_vram6[6]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1554_s3.INIT=4'h8;
  LUT2 n1555_s3 (
    .F(n1555_6),
    .I0(ff_next_vram6[5]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1555_s3.INIT=4'h8;
  LUT2 n1556_s3 (
    .F(n1556_6),
    .I0(ff_next_vram6[4]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1556_s3.INIT=4'h8;
  LUT4 n1557_s3 (
    .F(n1557_6),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[1]),
    .I3(n1536_12) 
);
defparam n1557_s3.INIT=16'hCA00;
  LUT3 n1557_s4 (
    .F(n1557_7),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram6[3]),
    .I2(n1501_26) 
);
defparam n1557_s4.INIT=8'h70;
  LUT4 n1558_s3 (
    .F(n1558_6),
    .I0(n1558_8),
    .I1(ff_next_vram6[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1558_s3.INIT=16'h0C0A;
  LUT3 n1558_s4 (
    .F(n1558_7),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2[2]),
    .I2(n1498_34) 
);
defparam n1558_s4.INIT=8'h07;
  LUT4 n1559_s3 (
    .F(n1559_6),
    .I0(n1559_7),
    .I1(ff_next_vram6[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1559_s3.INIT=16'h0C0A;
  LUT4 n1560_s3 (
    .F(n1560_6),
    .I0(n1560_7),
    .I1(ff_next_vram6[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1560_s3.INIT=16'h0C0A;
  LUT4 n1778_s3 (
    .F(n1778_6),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1778_s3.INIT=16'h0001;
  LUT3 n854_s24 (
    .F(n854_32),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n854_s24.INIT=8'h53;
  LUT3 n855_s24 (
    .F(n855_32),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n855_s24.INIT=8'h35;
  LUT3 n856_s24 (
    .F(n856_32),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n856_s24.INIT=8'h35;
  LUT3 n857_s24 (
    .F(n857_32),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n857_s24.INIT=8'h35;
  LUT2 n858_s22 (
    .F(n858_26),
    .I0(reg_screen_mode[1]),
    .I1(n858_28) 
);
defparam n858_s22.INIT=4'h4;
  LUT3 n858_s23 (
    .F(n858_27),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n858_s23.INIT=8'h35;
  LUT3 n859_s21 (
    .F(n859_25),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n859_s21.INIT=8'h35;
  LUT3 n860_s21 (
    .F(n860_25),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n860_s21.INIT=8'h35;
  LUT3 n861_s21 (
    .F(n861_25),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n861_s21.INIT=8'h35;
  LUT3 n862_s27 (
    .F(n862_33),
    .I0(n858_28),
    .I1(reg_screen_mode[1]),
    .I2(w_screen_mode_3_4) 
);
defparam n862_s27.INIT=8'h0D;
  LUT2 n878_s21 (
    .F(n878_27),
    .I0(reg_screen_mode[1]),
    .I1(n878_30) 
);
defparam n878_s21.INIT=4'h1;
  LUT4 n878_s22 (
    .F(n878_28),
    .I0(w_next_0_4),
    .I1(w_next_0_5),
    .I2(w_screen_mode_3_4),
    .I3(ff_next_vram2_7_10) 
);
defparam n878_s22.INIT=16'h000B;
  LUT2 n878_s23 (
    .F(n878_29),
    .I0(n566_31),
    .I1(n878_31) 
);
defparam n878_s23.INIT=4'h1;
  LUT2 n1124_s18 (
    .F(n1124_22),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1124_s18.INIT=4'h8;
  LUT4 n1124_s20 (
    .F(n1124_24),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[7]),
    .I2(ff_interleaving_page),
    .I3(n1124_25) 
);
defparam n1124_s20.INIT=16'h0C0A;
  LUT2 n1125_s16 (
    .F(n1125_20),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1125_s16.INIT=4'h8;
  LUT2 n1126_s16 (
    .F(n1126_20),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1126_s16.INIT=4'h8;
  LUT2 n1127_s16 (
    .F(n1127_20),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1127_s16.INIT=4'h8;
  LUT3 n1128_s18 (
    .F(n1128_22),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(n566_31) 
);
defparam n1128_s18.INIT=8'h53;
  LUT3 n1128_s19 (
    .F(n1128_23),
    .I0(reg_text_back_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(n1124_24) 
);
defparam n1128_s19.INIT=8'h53;
  LUT4 n1129_s18 (
    .F(n1129_22),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[2]),
    .I2(reg_backdrop_color[2]),
    .I3(ff_next_vram2_7_10) 
);
defparam n1129_s18.INIT=16'h0777;
  LUT2 n1129_s19 (
    .F(n1129_23),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]) 
);
defparam n1129_s19.INIT=4'h4;
  LUT3 n1130_s18 (
    .F(n1130_22),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(n566_31) 
);
defparam n1130_s18.INIT=8'h53;
  LUT3 n1130_s19 (
    .F(n1130_23),
    .I0(reg_text_back_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1124_24) 
);
defparam n1130_s19.INIT=8'h53;
  LUT3 n1131_s18 (
    .F(n1131_22),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(n566_31) 
);
defparam n1131_s18.INIT=8'h53;
  LUT3 n1131_s19 (
    .F(n1131_23),
    .I0(reg_text_back_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1124_24) 
);
defparam n1131_s19.INIT=8'h53;
  LUT4 n1132_s16 (
    .F(n1132_20),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[6]),
    .I2(ff_interleaving_page),
    .I3(n1124_25) 
);
defparam n1132_s16.INIT=16'h0C0A;
  LUT4 n1501_s21 (
    .F(n1501_25),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram1[0]) 
);
defparam n1501_s21.INIT=16'h0C0A;
  LUT4 n1501_s22 (
    .F(n1501_26),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2[3]),
    .I2(reg_backdrop_color[3]),
    .I3(ff_next_vram6_7_8) 
);
defparam n1501_s22.INIT=16'h0777;
  LUT4 n1502_s21 (
    .F(n1502_25),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[0]),
    .I3(n1536_12) 
);
defparam n1502_s21.INIT=16'hCA00;
  LUT3 n1503_s22 (
    .F(n1503_26),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[0]) 
);
defparam n1503_s22.INIT=8'hAC;
  LUT3 n1504_s22 (
    .F(n1504_26),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1504_s22.INIT=8'hAC;
  LUT3 ff_pos_x_5_s5 (
    .F(ff_pos_x_5_10),
    .I0(w_pixel_phase_x[0]),
    .I1(w_pixel_phase_x[1]),
    .I2(w_scroll_pos_x[2]) 
);
defparam ff_pos_x_5_s5.INIT=8'h80;
  LUT4 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]),
    .I3(ff_pos_x_5_12) 
);
defparam ff_pos_x_5_s6.INIT=16'h0100;
  LUT3 ff_screen_h_in_active_s6 (
    .F(ff_screen_h_in_active_11),
    .I0(ff_pos_x_5_10),
    .I1(ff_screen_h_in_active_12),
    .I2(ff_screen_h_in_active_13) 
);
defparam ff_screen_h_in_active_s6.INIT=8'h80;
  LUT3 n751_s10 (
    .F(n751_14),
    .I0(n862_33),
    .I1(n358_8),
    .I2(n756_26) 
);
defparam n751_s10.INIT=8'hB0;
  LUT4 n751_s11 (
    .F(n751_15),
    .I0(ff_next_vram6_7_8),
    .I1(w_screen_mode_3_4),
    .I2(ff_phase[0]),
    .I3(n1129_23) 
);
defparam n751_s11.INIT=16'hCA00;
  LUT4 n752_s9 (
    .F(n752_13),
    .I0(ff_next_vram0_7_9),
    .I1(reg_pattern_name_table_base[16]),
    .I2(n751_19),
    .I3(n752_14) 
);
defparam n752_s9.INIT=16'h00F8;
  LUT4 n753_s9 (
    .F(n753_13),
    .I0(n753_22),
    .I1(ff_next_vram2_3_10),
    .I2(n751_23),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n753_s9.INIT=16'hB000;
  LUT4 n753_s10 (
    .F(n753_14),
    .I0(ff_next_vram6_7_8),
    .I1(n755_17),
    .I2(reg_color_table_base[16]),
    .I3(n753_16) 
);
defparam n753_s10.INIT=16'h007F;
  LUT4 n754_s10 (
    .F(n754_14),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n566_31),
    .I3(n765_12) 
);
defparam n754_s10.INIT=16'h8000;
  LUT3 n754_s11 (
    .F(n754_15),
    .I0(reg_color_table_base[14]),
    .I1(n862_33),
    .I2(n755_17) 
);
defparam n754_s11.INIT=8'h80;
  LUT4 n755_s10 (
    .F(n755_14),
    .I0(n754_17),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n751_23),
    .I3(reg_pattern_name_table_base[13]) 
);
defparam n755_s10.INIT=16'hE000;
  LUT3 n755_s11 (
    .F(n755_15),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n751_19) 
);
defparam n755_s11.INIT=8'h80;
  LUT2 n756_s10 (
    .F(n756_14),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(n758_14) 
);
defparam n756_s10.INIT=4'h8;
  LUT4 n756_s15 (
    .F(n756_19),
    .I0(reg_color_table_base[13]),
    .I1(ff_next_vram6_7_8),
    .I2(reg_pattern_generator_table_base[12]),
    .I3(w_screen_mode_3_4) 
);
defparam n756_s15.INIT=16'h0777;
  LUT4 n756_s16 (
    .F(n756_20),
    .I0(n754_17),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n751_23),
    .I3(reg_pattern_name_table_base[12]) 
);
defparam n756_s16.INIT=16'hE000;
  LUT2 n757_s10 (
    .F(n757_14),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(n758_14) 
);
defparam n757_s10.INIT=4'h8;
  LUT4 n757_s11 (
    .F(n757_15),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(n878_29),
    .I2(n878_27),
    .I3(n878_28) 
);
defparam n757_s11.INIT=16'h0230;
  LUT4 n757_s12 (
    .F(n757_16),
    .I0(n757_27),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n757_20),
    .I3(n757_25) 
);
defparam n757_s12.INIT=16'h0700;
  LUT4 n757_s13 (
    .F(n757_17),
    .I0(ff_phase[1]),
    .I1(reg_pattern_name_table_base[11]),
    .I2(n757_20),
    .I3(n765_12) 
);
defparam n757_s13.INIT=16'hF400;
  LUT4 n758_s10 (
    .F(n758_14),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_4) 
);
defparam n758_s10.INIT=16'h1400;
  LUT4 n758_s12 (
    .F(n758_16),
    .I0(n758_18),
    .I1(n858_30),
    .I2(ff_next_vram0_7_9),
    .I3(reg_pattern_name_table_base[10]) 
);
defparam n758_s12.INIT=16'h7000;
  LUT4 n758_s13 (
    .F(n758_17),
    .I0(n751_19),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(ff_next_vram4[7]),
    .I3(n759_29) 
);
defparam n758_s13.INIT=16'h0777;
  LUT4 n759_s11 (
    .F(n759_15),
    .I0(n758_14),
    .I1(ff_next_vram0[6]),
    .I2(n758_20),
    .I3(reg_color_table_base[9]) 
);
defparam n759_s11.INIT=16'hF800;
  LUT4 n759_s12 (
    .F(n759_16),
    .I0(n759_21),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n759_22),
    .I3(n759_23) 
);
defparam n759_s12.INIT=16'h004F;
  LUT4 n759_s13 (
    .F(n759_17),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n759_27),
    .I3(n757_27) 
);
defparam n759_s13.INIT=16'hAC00;
  LUT4 n759_s14 (
    .F(n759_18),
    .I0(w_pattern_name_t12_pre[8]),
    .I1(ff_next_vram6_7_8),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(w_screen_mode_3_4) 
);
defparam n759_s14.INIT=16'h0777;
  LUT4 n760_s10 (
    .F(n760_14),
    .I0(n758_14),
    .I1(ff_next_vram0[5]),
    .I2(n758_20),
    .I3(reg_color_table_base[8]) 
);
defparam n760_s10.INIT=16'hF800;
  LUT2 n760_s11 (
    .F(n760_15),
    .I0(ff_next_vram0[5]),
    .I1(w_screen_mode_3_4) 
);
defparam n760_s11.INIT=4'h8;
  LUT4 n760_s12 (
    .F(n760_16),
    .I0(n757_27),
    .I1(reg_screen_mode[1]),
    .I2(n760_19),
    .I3(n760_29) 
);
defparam n760_s12.INIT=16'h001F;
  LUT3 n760_s13 (
    .F(n760_17),
    .I0(n760_21),
    .I1(n760_25),
    .I2(n878_28) 
);
defparam n760_s13.INIT=8'hCA;
  LUT4 n760_s14 (
    .F(n760_18),
    .I0(ff_next_vram6_7_8),
    .I1(n760_27),
    .I2(w_pixel_pos_y_Z[0]),
    .I3(n759_31) 
);
defparam n760_s14.INIT=16'h0777;
  LUT4 n761_s10 (
    .F(n761_14),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n759_27),
    .I3(n757_27) 
);
defparam n761_s10.INIT=16'hAC00;
  LUT3 n761_s11 (
    .F(n761_15),
    .I0(n761_19),
    .I1(n761_20),
    .I2(n878_28) 
);
defparam n761_s11.INIT=8'h35;
  LUT4 n761_s12 (
    .F(n761_16),
    .I0(w_pattern_name_t12_pre[6]),
    .I1(ff_next_vram6_7_8),
    .I2(w_pixel_pos_y_Z[5]),
    .I3(w_screen_mode_3_4) 
);
defparam n761_s12.INIT=16'h0777;
  LUT4 n761_s13 (
    .F(n761_17),
    .I0(reg_color_table_base[8]),
    .I1(ff_next_vram6_7_8),
    .I2(w_pattern_name_t12_pre[10]),
    .I3(n761_21) 
);
defparam n761_s13.INIT=16'h007F;
  LUT4 n761_s14 (
    .F(n761_18),
    .I0(w_pos_x[7]),
    .I1(n759_31),
    .I2(ff_next_vram4[4]),
    .I3(n759_29) 
);
defparam n761_s14.INIT=16'h0777;
  LUT4 n762_s10 (
    .F(n762_14),
    .I0(reg_color_table_base[7]),
    .I1(ff_next_vram6_7_8),
    .I2(w_pattern_name_t12_pre[9]),
    .I3(n762_19) 
);
defparam n762_s10.INIT=16'h007F;
  LUT3 n762_s11 (
    .F(n762_15),
    .I0(n762_20),
    .I1(n762_21),
    .I2(n878_28) 
);
defparam n762_s11.INIT=8'hCA;
  LUT4 n762_s12 (
    .F(n762_16),
    .I0(w_pos_x[7]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n759_27),
    .I3(n757_27) 
);
defparam n762_s12.INIT=16'hAC00;
  LUT4 n762_s13 (
    .F(n762_17),
    .I0(w_pattern_name_t12_pre[5]),
    .I1(ff_next_vram6_7_8),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(w_screen_mode_3_4) 
);
defparam n762_s13.INIT=16'h0777;
  LUT4 n762_s14 (
    .F(n762_18),
    .I0(w_pos_x[6]),
    .I1(n759_31),
    .I2(ff_next_vram4[3]),
    .I3(n759_29) 
);
defparam n762_s14.INIT=16'h0777;
  LUT4 n763_s10 (
    .F(n763_14),
    .I0(w_address_s_pre_17_5),
    .I1(w_pos_x[6]),
    .I2(n763_16),
    .I3(n763_17) 
);
defparam n763_s10.INIT=16'h0700;
  LUT4 n764_s10 (
    .F(n764_14),
    .I0(w_pos_x[4]),
    .I1(w_pattern_name_t12_pre[4]),
    .I2(n878_28),
    .I3(n759_21) 
);
defparam n764_s10.INIT=16'h00AC;
  LUT4 n764_s11 (
    .F(n764_15),
    .I0(w_address_s_pre_17_5),
    .I1(w_pos_x[5]),
    .I2(n768_19),
    .I3(n764_17) 
);
defparam n764_s11.INIT=16'h0007;
  LUT3 n764_s12 (
    .F(n764_16),
    .I0(n758_20),
    .I1(ff_next_vram0[7]),
    .I2(n760_29) 
);
defparam n764_s12.INIT=8'h07;
  LUT4 n765_s10 (
    .F(n765_14),
    .I0(n858_26),
    .I1(w_pos_x[6]),
    .I2(n765_22),
    .I3(n765_18) 
);
defparam n765_s10.INIT=16'h0B00;
  LUT4 n765_s12 (
    .F(n765_16),
    .I0(ff_next_vram6_7_8),
    .I1(w_pattern_name_t12_pre[6]),
    .I2(ff_next_vram0[6]),
    .I3(n758_20) 
);
defparam n765_s12.INIT=16'h0777;
  LUT4 n767_s8 (
    .F(n767_12),
    .I0(n757_27),
    .I1(w_pos_x[4]),
    .I2(n767_14),
    .I3(n767_17) 
);
defparam n767_s8.INIT=16'h0007;
  LUT4 n767_s9 (
    .F(n767_13),
    .I0(n758_20),
    .I1(ff_next_vram0[4]),
    .I2(n763_17),
    .I3(n755_17) 
);
defparam n767_s9.INIT=16'h8F00;
  LUT4 n768_s11 (
    .F(n768_15),
    .I0(ff_next_vram0[3]),
    .I1(n862_33),
    .I2(w_pixel_pos_y_Z[0]),
    .I3(n758_14) 
);
defparam n768_s11.INIT=16'h0F77;
  LUT4 n768_s12 (
    .F(n768_16),
    .I0(ff_next_vram6_7_8),
    .I1(w_pos_x[3]),
    .I2(n768_17),
    .I3(n878_29) 
);
defparam n768_s12.INIT=16'hBB0F;
  LUT4 ff_next_vram2_7_s7 (
    .F(ff_next_vram2_7_12),
    .I0(w_screen_mode_3_4),
    .I1(ff_phase[0]),
    .I2(ff_next_vram6_7_8),
    .I3(ff_phase[2]) 
);
defparam ff_next_vram2_7_s7.INIT=16'h03FE;
  LUT3 n258_s7 (
    .F(n258_12),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]) 
);
defparam n258_s7.INIT=8'h10;
  LUT3 n1505_s6 (
    .F(n1505_9),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[7]) 
);
defparam n1505_s6.INIT=8'hCA;
  LUT3 n1506_s5 (
    .F(n1506_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1506_s5.INIT=8'hCA;
  LUT3 n1513_s4 (
    .F(n1513_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[5]) 
);
defparam n1513_s4.INIT=8'hCA;
  LUT3 n1514_s4 (
    .F(n1514_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[5]) 
);
defparam n1514_s4.INIT=8'hCA;
  LUT3 n1515_s4 (
    .F(n1515_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[5]) 
);
defparam n1515_s4.INIT=8'hAC;
  LUT3 n1516_s4 (
    .F(n1516_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]) 
);
defparam n1516_s4.INIT=8'hAC;
  LUT3 n1517_s5 (
    .F(n1517_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[6]) 
);
defparam n1517_s5.INIT=8'hCA;
  LUT3 n1518_s5 (
    .F(n1518_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[6]) 
);
defparam n1518_s5.INIT=8'hCA;
  LUT3 n1521_s4 (
    .F(n1521_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[3]) 
);
defparam n1521_s4.INIT=8'hCA;
  LUT3 n1522_s4 (
    .F(n1522_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[3]) 
);
defparam n1522_s4.INIT=8'hCA;
  LUT3 n1523_s4 (
    .F(n1523_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1523_s4.INIT=8'hAC;
  LUT3 n1524_s4 (
    .F(n1524_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1524_s4.INIT=8'hAC;
  LUT4 n1525_s5 (
    .F(n1525_8),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram1[5]),
    .I2(ff_next_vram1[2]),
    .I3(ff_next_vram6_7_8) 
);
defparam n1525_s5.INIT=16'h0FBB;
  LUT3 n1529_s4 (
    .F(n1529_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[7]) 
);
defparam n1529_s4.INIT=8'hAC;
  LUT3 n1530_s4 (
    .F(n1530_7),
    .I0(ff_next_vram3[2]),
    .I1(ff_next_vram3[6]),
    .I2(ff_next_vram5[7]) 
);
defparam n1530_s4.INIT=8'hCA;
  LUT3 n1531_s4 (
    .F(n1531_7),
    .I0(ff_next_vram3[1]),
    .I1(ff_next_vram3[5]),
    .I2(ff_next_vram5[7]) 
);
defparam n1531_s4.INIT=8'hCA;
  LUT3 n1532_s4 (
    .F(n1532_7),
    .I0(ff_next_vram3[0]),
    .I1(ff_next_vram3[4]),
    .I2(ff_next_vram5[7]) 
);
defparam n1532_s4.INIT=8'hCA;
  LUT3 n1533_s5 (
    .F(n1533_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[4]) 
);
defparam n1533_s5.INIT=8'h35;
  LUT3 n1533_s6 (
    .F(n1533_9),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[6]) 
);
defparam n1533_s6.INIT=8'h53;
  LUT3 n1534_s7 (
    .F(n1534_10),
    .I0(ff_next_vram1[4]),
    .I1(w_screen_mode[3]),
    .I2(ff_next_vram2[2]) 
);
defparam n1534_s7.INIT=8'h10;
  LUT3 n1535_s5 (
    .F(n1535_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1535_s5.INIT=8'hAC;
  LUT3 n1535_s6 (
    .F(n1535_9),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[6]) 
);
defparam n1535_s6.INIT=8'hAC;
  LUT4 n1536_s7 (
    .F(n1536_10),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[6]),
    .I3(ff_next_vram6_7_8) 
);
defparam n1536_s7.INIT=16'hAC00;
  LUT3 n1537_s4 (
    .F(n1537_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[5]) 
);
defparam n1537_s4.INIT=8'hAC;
  LUT3 n1538_s4 (
    .F(n1538_7),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[5]) 
);
defparam n1538_s4.INIT=8'hAC;
  LUT3 n1539_s4 (
    .F(n1539_7),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[5]) 
);
defparam n1539_s4.INIT=8'hAC;
  LUT3 n1540_s4 (
    .F(n1540_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[5]) 
);
defparam n1540_s4.INIT=8'hAC;
  LUT3 n1541_s5 (
    .F(n1541_8),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[4]) 
);
defparam n1541_s5.INIT=8'h53;
  LUT3 n1542_s5 (
    .F(n1542_8),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[4]) 
);
defparam n1542_s5.INIT=8'h53;
  LUT4 n1543_s6 (
    .F(n1543_9),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[4]),
    .I3(n878_28) 
);
defparam n1543_s6.INIT=16'h5300;
  LUT4 n1544_s6 (
    .F(n1544_9),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[4]),
    .I3(n878_28) 
);
defparam n1544_s6.INIT=16'h5300;
  LUT3 n1545_s4 (
    .F(n1545_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[3]) 
);
defparam n1545_s4.INIT=8'hAC;
  LUT3 n1546_s4 (
    .F(n1546_7),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[3]) 
);
defparam n1546_s4.INIT=8'hAC;
  LUT3 n1547_s4 (
    .F(n1547_7),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[3]) 
);
defparam n1547_s4.INIT=8'hAC;
  LUT3 n1548_s4 (
    .F(n1548_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[3]) 
);
defparam n1548_s4.INIT=8'hAC;
  LUT3 n1549_s5 (
    .F(n1549_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[2]) 
);
defparam n1549_s5.INIT=8'hCA;
  LUT3 n1549_s6 (
    .F(n1549_9),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[2]) 
);
defparam n1549_s6.INIT=8'h53;
  LUT3 n1550_s5 (
    .F(n1550_8),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[2]) 
);
defparam n1550_s5.INIT=8'h53;
  LUT3 n1550_s6 (
    .F(n1550_9),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[2]) 
);
defparam n1550_s6.INIT=8'hCA;
  LUT4 n1551_s4 (
    .F(n1551_7),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[2]),
    .I3(n878_28) 
);
defparam n1551_s4.INIT=16'h5300;
  LUT4 n1551_s5 (
    .F(n1551_8),
    .I0(n1551_9),
    .I1(ff_next_vram5[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1551_s5.INIT=16'h0C0A;
  LUT4 n1552_s4 (
    .F(n1552_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[2]),
    .I3(n878_28) 
);
defparam n1552_s4.INIT=16'h5300;
  LUT4 n1552_s5 (
    .F(n1552_8),
    .I0(n1552_9),
    .I1(ff_next_vram5[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1552_s5.INIT=16'h0C0A;
  LUT3 n1558_s5 (
    .F(n1558_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[1]) 
);
defparam n1558_s5.INIT=8'hCA;
  LUT3 n1559_s4 (
    .F(n1559_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1559_s4.INIT=8'hAC;
  LUT3 n1560_s4 (
    .F(n1560_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1560_s4.INIT=8'hAC;
  LUT4 n858_s24 (
    .F(n858_28),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam n858_s24.INIT=16'h07B8;
  LUT4 n878_s24 (
    .F(n878_30),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam n878_s24.INIT=16'hF4CF;
  LUT4 n878_s25 (
    .F(n878_31),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[4]) 
);
defparam n878_s25.INIT=16'h0110;
  LUT2 n1124_s21 (
    .F(n1124_25),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]) 
);
defparam n1124_s21.INIT=4'h1;
  LUT4 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_pos_x_5_s7.INIT=16'h0001;
  LUT3 ff_screen_h_in_active_s7 (
    .F(ff_screen_h_in_active_12),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]) 
);
defparam ff_screen_h_in_active_s7.INIT=8'h80;
  LUT4 ff_screen_h_in_active_s8 (
    .F(ff_screen_h_in_active_13),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_screen_h_in_active_s8.INIT=16'h8000;
  LUT3 n752_s10 (
    .F(n752_14),
    .I0(n753_22),
    .I1(reg_pattern_name_table_base[15]),
    .I2(n566_31) 
);
defparam n752_s10.INIT=8'h70;
  LUT3 n753_s12 (
    .F(n753_16),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n751_19) 
);
defparam n753_s12.INIT=8'h80;
  LUT3 n757_s16 (
    .F(n757_20),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n566_31) 
);
defparam n757_s16.INIT=8'h80;
  LUT4 n758_s14 (
    .F(n758_18),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_next_vram1_7_9),
    .I2(w_pattern_name_t12_pre[9]),
    .I3(w_screen_mode[3]) 
);
defparam n758_s14.INIT=16'h0F77;
  LUT3 n759_s17 (
    .F(n759_21),
    .I0(n878_30),
    .I1(n566_31),
    .I2(n878_31) 
);
defparam n759_s17.INIT=8'hA3;
  LUT3 n759_s18 (
    .F(n759_22),
    .I0(n2043_6),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n878_28) 
);
defparam n759_s18.INIT=8'h70;
  LUT4 n759_s19 (
    .F(n759_23),
    .I0(n759_21),
    .I1(w_pattern_name_t12_pre[9]),
    .I2(n878_28),
    .I3(n759_25) 
);
defparam n759_s19.INIT=16'h000B;
  LUT4 n760_s15 (
    .F(n760_19),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n878_28),
    .I3(n878_27) 
);
defparam n760_s15.INIT=16'hCACC;
  LUT4 n760_s17 (
    .F(n760_21),
    .I0(n2043_6),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(w_pattern_name_t12_pre[8]),
    .I3(n759_21) 
);
defparam n760_s17.INIT=16'h7707;
  LUT4 n761_s15 (
    .F(n761_19),
    .I0(n2043_6),
    .I1(w_pos_x[7]),
    .I2(w_pattern_name_t12_pre[7]),
    .I3(n759_21) 
);
defparam n761_s15.INIT=16'h7707;
  LUT4 n761_s16 (
    .F(n761_20),
    .I0(w_pos_x[7]),
    .I1(n759_21),
    .I2(w_pixel_pos_y_Z[0]),
    .I3(n2043_6) 
);
defparam n761_s16.INIT=16'h0DDD;
  LUT4 n761_s17 (
    .F(n761_21),
    .I0(reg_color_table_base[7]),
    .I1(n758_14),
    .I2(w_screen_mode_3_4),
    .I3(ff_next_vram0[4]) 
);
defparam n761_s17.INIT=16'hF800;
  LUT4 n762_s15 (
    .F(n762_19),
    .I0(reg_color_table_base[6]),
    .I1(n758_14),
    .I2(w_screen_mode_3_4),
    .I3(ff_next_vram0[3]) 
);
defparam n762_s15.INIT=16'hF800;
  LUT4 n762_s16 (
    .F(n762_20),
    .I0(n2043_6),
    .I1(w_pos_x[6]),
    .I2(w_pattern_name_t12_pre[6]),
    .I3(n759_21) 
);
defparam n762_s16.INIT=16'h7707;
  LUT4 n762_s17 (
    .F(n762_21),
    .I0(w_pos_x[6]),
    .I1(n759_21),
    .I2(w_pos_x[7]),
    .I3(n2043_6) 
);
defparam n762_s17.INIT=16'h0DDD;
  LUT2 n763_s12 (
    .F(n763_16),
    .I0(w_pattern_name_t12_pre[5]),
    .I1(ff_next_vram2_7_10) 
);
defparam n763_s12.INIT=4'h8;
  LUT4 n763_s13 (
    .F(n763_17),
    .I0(w_pattern_name_t12_pre[4]),
    .I1(ff_next_vram6_7_8),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_screen_mode_3_4) 
);
defparam n763_s13.INIT=16'h0777;
  LUT4 n763_s14 (
    .F(n763_18),
    .I0(reg_color_table_base[6]),
    .I1(w_pattern_name_t12_pre[8]),
    .I2(ff_next_vram4[2]),
    .I3(ff_phase[0]) 
);
defparam n763_s14.INIT=16'h770F;
  LUT3 n764_s13 (
    .F(n764_17),
    .I0(n878_28),
    .I1(n2043_6),
    .I2(w_pos_x[4]) 
);
defparam n764_s13.INIT=8'h40;
  LUT4 n765_s14 (
    .F(n765_18),
    .I0(ff_next_vram2_7_10),
    .I1(w_pattern_name_t12_pre[3]),
    .I2(w_pos_x[4]),
    .I3(w_address_s_pre_17_5) 
);
defparam n765_s14.INIT=16'h0777;
  LUT4 n766_s11 (
    .F(n766_15),
    .I0(ff_pos_x[2]),
    .I1(ff_next_vram2_7_10),
    .I2(ff_pos_x[1]),
    .I3(ff_next_vram6_7_8) 
);
defparam n766_s11.INIT=16'h0777;
  LUT4 n767_s10 (
    .F(n767_14),
    .I0(ff_pos_x[0]),
    .I1(w_pos_x[4]),
    .I2(n878_28),
    .I3(w_screen_mode[3]) 
);
defparam n767_s10.INIT=16'hAC00;
  LUT2 n768_s13 (
    .F(n768_17),
    .I0(n878_28),
    .I1(ff_pos_x[0]) 
);
defparam n768_s13.INIT=4'h4;
  LUT3 n1551_s6 (
    .F(n1551_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1551_s6.INIT=8'hAC;
  LUT3 n1552_s6 (
    .F(n1552_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1552_s6.INIT=8'hAC;
  LUT2 n759_s21 (
    .F(n759_25),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(n2043_6) 
);
defparam n759_s21.INIT=4'h8;
  LUT4 n1521_s5 (
    .F(n1521_9),
    .I0(n1521_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram2[7]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1521_s5.INIT=16'h0777;
  LUT4 n1522_s5 (
    .F(n1522_9),
    .I0(n1522_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram2[6]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1522_s5.INIT=16'h0777;
  LUT4 n1523_s5 (
    .F(n1523_9),
    .I0(n1523_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram2[5]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1523_s5.INIT=16'h0777;
  LUT4 n1524_s5 (
    .F(n1524_9),
    .I0(n1524_7),
    .I1(ff_next_vram6_7_8),
    .I2(ff_next_vram2[4]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1524_s5.INIT=16'h0777;
  LUT4 n180_s4 (
    .F(n180_10),
    .I0(ff_pos_x[0]),
    .I1(ff_pos_x[3]),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[2]) 
);
defparam n180_s4.INIT=16'h8000;
  LUT4 n756_s17 (
    .F(n756_22),
    .I0(n758_20),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n758_14),
    .I3(reg_color_table_base[12]) 
);
defparam n756_s17.INIT=16'hEA00;
  LUT4 n757_s18 (
    .F(n757_23),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(n758_14),
    .I2(n758_20),
    .I3(reg_color_table_base[11]) 
);
defparam n757_s18.INIT=16'hF800;
  LUT4 n760_s20 (
    .F(n760_25),
    .I0(n759_21),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(w_pixel_pos_y_Z[1]),
    .I3(n2043_6) 
);
defparam n760_s20.INIT=16'h0BBB;
  LUT4 n140_s5 (
    .F(n140_11),
    .I0(ff_phase[0]),
    .I1(ff_pos_x_5_9),
    .I2(ff_screen_h_in_active_11),
    .I3(n358_8) 
);
defparam n140_s5.INIT=16'h0544;
  LUT4 n1778_s5 (
    .F(n1778_9),
    .I0(reg_left_mask),
    .I1(n1778_6),
    .I2(w_screen_pos_x_Z[12]),
    .I3(w_screen_pos_x_Z[13]) 
);
defparam n1778_s5.INIT=16'h0008;
  LUT4 ff_next_vram5_7_s5 (
    .F(ff_next_vram5_7_11),
    .I0(ff_next_vram2_7_10),
    .I1(n566_31),
    .I2(ff_phase[1]),
    .I3(ff_next_vram5_7_9) 
);
defparam ff_next_vram5_7_s5.INIT=16'hF100;
  LUT4 ff_next_vram3_7_s6 (
    .F(ff_next_vram3_7_12),
    .I0(ff_next_vram2_7_10),
    .I1(n566_31),
    .I2(ff_next_vram2_7_9),
    .I3(ff_next_vram3_7_9) 
);
defparam ff_next_vram3_7_s6.INIT=16'h1F00;
  LUT4 n1826_s4 (
    .F(n1826_10),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n1826_s4.INIT=16'h4000;
  LUT4 ff_pattern7_7_s2 (
    .F(ff_pattern7_7_7),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam ff_pattern7_7_s2.INIT=16'h4000;
  LUT4 ff_next_vram7_3_s3 (
    .F(ff_next_vram7_3_9),
    .I0(n1144_14),
    .I1(w_address_s_pre_17_5),
    .I2(ff_phase[1]),
    .I3(ff_next_vram5_7_9) 
);
defparam ff_next_vram7_3_s3.INIT=16'h5400;
  LUT3 n1505_s7 (
    .F(n1505_11),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam n1505_s7.INIT=8'h20;
  LUT4 n1155_s12 (
    .F(n1155_17),
    .I0(n837_9),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1155_s12.INIT=16'hCACC;
  LUT4 n1154_s12 (
    .F(n1154_17),
    .I0(n836_9),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1154_s12.INIT=16'hCACC;
  LUT4 n1153_s12 (
    .F(n1153_17),
    .I0(n835_9),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1153_s12.INIT=16'hCACC;
  LUT4 n1152_s15 (
    .F(n1152_20),
    .I0(n834_9),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1152_s15.INIT=16'hCACC;
  LUT4 ff_next_vram3_7_s7 (
    .F(ff_next_vram3_7_14),
    .I0(ff_phase[0]),
    .I1(n566_31),
    .I2(ff_phase[1]),
    .I3(n481_6) 
);
defparam ff_next_vram3_7_s7.INIT=16'h4500;
  LUT3 ff_next_vram7_7_s4 (
    .F(ff_next_vram7_7_10),
    .I0(n566_31),
    .I1(ff_phase[1]),
    .I2(ff_next_vram5_7_11) 
);
defparam ff_next_vram7_7_s4.INIT=8'hB0;
  LUT4 n1147_s11 (
    .F(n1147_16),
    .I0(n1147_18),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(n566_31),
    .I3(ff_phase[1]) 
);
defparam n1147_s11.INIT=16'hCACC;
  LUT4 n1146_s11 (
    .F(n1146_16),
    .I0(n566_31),
    .I1(ff_phase[1]),
    .I2(w_screen_mode_vram_rdata[17]),
    .I3(n1146_14) 
);
defparam n1146_s11.INIT=16'hB0F4;
  LUT4 n1145_s11 (
    .F(n1145_16),
    .I0(n1145_18),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(n566_31),
    .I3(ff_phase[1]) 
);
defparam n1145_s11.INIT=16'hCACC;
  LUT4 n1144_s12 (
    .F(n1144_17),
    .I0(n566_31),
    .I1(ff_phase[1]),
    .I2(w_screen_mode_vram_rdata[19]),
    .I3(n1144_15) 
);
defparam n1144_s12.INIT=16'hB0F4;
  LUT4 n184_s4 (
    .F(n184_10),
    .I0(ff_pos_x[0]),
    .I1(ff_state_1_7),
    .I2(ff_pos_x_5_11),
    .I3(ff_pos_x_5_10) 
);
defparam n184_s4.INIT=16'h1555;
  LUT4 n757_s19 (
    .F(n757_25),
    .I0(w_screen_mode[3]),
    .I1(w_pattern_name_t12_pre[10]),
    .I2(reg_screen_mode[1]),
    .I3(n858_28) 
);
defparam n757_s19.INIT=16'h0700;
  LUT4 n766_s12 (
    .F(n766_17),
    .I0(reg_screen_mode[1]),
    .I1(n858_28),
    .I2(w_pos_x[5]),
    .I3(n766_15) 
);
defparam n766_s12.INIT=16'h4F00;
  LUT4 n758_s15 (
    .F(n758_20),
    .I0(w_screen_mode_3_4),
    .I1(reg_screen_mode[1]),
    .I2(n858_28),
    .I3(n758_14) 
);
defparam n758_s15.INIT=16'h0045;
  LUT3 n858_s25 (
    .F(n858_30),
    .I0(ff_next_vram2_7_10),
    .I1(reg_screen_mode[1]),
    .I2(n858_28) 
);
defparam n858_s25.INIT=8'h10;
  LUT3 n759_s22 (
    .F(n759_27),
    .I0(n878_28),
    .I1(reg_screen_mode[1]),
    .I2(n878_30) 
);
defparam n759_s22.INIT=8'h01;
  LUT4 n756_s18 (
    .F(n756_24),
    .I0(n878_28),
    .I1(n878_29),
    .I2(reg_screen_mode[1]),
    .I3(n878_30) 
);
defparam n756_s18.INIT=16'h777E;
  LUT4 n754_s12 (
    .F(n754_17),
    .I0(reg_screen_mode[1]),
    .I1(n878_30),
    .I2(n878_28),
    .I3(n878_29) 
);
defparam n754_s12.INIT=16'hFE0F;
  LUT4 n878_s26 (
    .F(n878_33),
    .I0(reg_screen_mode[1]),
    .I1(n878_30),
    .I2(n878_28),
    .I3(n878_29) 
);
defparam n878_s26.INIT=16'hFE00;
  LUT4 n767_s12 (
    .F(n767_17),
    .I0(n878_28),
    .I1(n566_31),
    .I2(n878_31),
    .I3(ff_pos_x[1]) 
);
defparam n767_s12.INIT=16'h5400;
  LUT3 n757_s20 (
    .F(n757_27),
    .I0(w_screen_mode[3]),
    .I1(n566_31),
    .I2(n878_31) 
);
defparam n757_s20.INIT=8'h01;
  LUT4 n760_s21 (
    .F(n760_27),
    .I0(ff_phase[1]),
    .I1(ff_next_vram4[5]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n760_s21.INIT=16'h0008;
  LUT4 n759_s23 (
    .F(n759_29),
    .I0(ff_phase[1]),
    .I1(ff_next_vram6_7_8),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n759_s23.INIT=16'h0008;
  LUT3 n751_s14 (
    .F(n751_19),
    .I0(n566_31),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n751_s14.INIT=8'h02;
  LUT3 ff_next_vram0_7_s4 (
    .F(ff_next_vram0_7_9),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam ff_next_vram0_7_s4.INIT=8'h01;
  LUT4 n765_s15 (
    .F(n765_20),
    .I0(n765_11),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(n765_13) 
);
defparam n765_s15.INIT=16'h01FF;
  LUT4 ff_next_vram1_7_s7 (
    .F(ff_next_vram1_7_13),
    .I0(n751_19),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n481_6) 
);
defparam ff_next_vram1_7_s7.INIT=16'hAB00;
  LUT3 n756_s19 (
    .F(n756_26),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam n756_s19.INIT=8'h02;
  LUT4 n1127_s19 (
    .F(n1127_24),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n1127_s19.INIT=16'h0007;
  LUT4 n1126_s19 (
    .F(n1126_24),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n1126_s19.INIT=16'h0007;
  LUT4 n1125_s19 (
    .F(n1125_24),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n1125_s19.INIT=16'h0007;
  LUT4 n1124_s22 (
    .F(n1124_27),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n1124_s22.INIT=16'h0007;
  LUT4 ff_next_vram2_3_s6 (
    .F(ff_next_vram2_3_12),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram2_7_11) 
);
defparam ff_next_vram2_3_s6.INIT=16'hFE00;
  LUT4 ff_next_vram3_3_s4 (
    .F(ff_next_vram3_3_10),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(w_address_s_pre_17_5),
    .I3(ff_next_vram3_7_9) 
);
defparam ff_next_vram3_3_s4.INIT=16'hFE00;
  LUT4 ff_next_vram2_7_s8 (
    .F(ff_next_vram2_7_14),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(ff_next_vram2_7_10),
    .I3(ff_next_vram2_7_11) 
);
defparam ff_next_vram2_7_s8.INIT=16'hEF00;
  LUT4 n865_s26 (
    .F(n865_33),
    .I0(ff_next_vram4[4]),
    .I1(n858_28),
    .I2(reg_screen_mode[1]),
    .I3(w_screen_mode_3_4) 
);
defparam n865_s26.INIT=16'h00A2;
  LUT4 n864_s26 (
    .F(n864_33),
    .I0(ff_next_vram4[5]),
    .I1(n858_28),
    .I2(reg_screen_mode[1]),
    .I3(w_screen_mode_3_4) 
);
defparam n864_s26.INIT=16'h00A2;
  LUT4 n863_s26 (
    .F(n863_33),
    .I0(ff_next_vram4[6]),
    .I1(n858_28),
    .I2(reg_screen_mode[1]),
    .I3(w_screen_mode_3_4) 
);
defparam n863_s26.INIT=16'h00A2;
  LUT4 n862_s28 (
    .F(n862_35),
    .I0(ff_next_vram4[7]),
    .I1(n858_28),
    .I2(reg_screen_mode[1]),
    .I3(w_screen_mode_3_4) 
);
defparam n862_s28.INIT=16'h00A2;
  LUT4 n1510_s6 (
    .F(n1510_10),
    .I0(n1509_6),
    .I1(reg_screen_mode[2]),
    .I2(n2043_6),
    .I3(reg_backdrop_color[2]) 
);
defparam n1510_s6.INIT=16'h4500;
  LUT4 n1509_s7 (
    .F(n1509_11),
    .I0(n1509_6),
    .I1(reg_screen_mode[2]),
    .I2(n2043_6),
    .I3(reg_backdrop_color[3]) 
);
defparam n1509_s7.INIT=16'h4500;
  LUT4 n763_s15 (
    .F(n763_20),
    .I0(n763_18),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_next_vram6_7_8) 
);
defparam n763_s15.INIT=16'h1000;
  LUT4 n759_s24 (
    .F(n759_31),
    .I0(ff_phase[0]),
    .I1(n566_31),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n759_s24.INIT=16'h0400;
  LUT4 n1131_s20 (
    .F(n1131_25),
    .I0(ff_next_vram2_7_10),
    .I1(reg_backdrop_color[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1131_s20.INIT=16'h0700;
  LUT4 n1130_s20 (
    .F(n1130_25),
    .I0(ff_next_vram2_7_10),
    .I1(reg_backdrop_color[1]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1130_s20.INIT=16'h0700;
  LUT4 n1128_s20 (
    .F(n1128_25),
    .I0(ff_next_vram2_7_10),
    .I1(reg_backdrop_color[3]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1128_s20.INIT=16'h0700;
  LUT4 n1127_s20 (
    .F(n1127_26),
    .I0(ff_next_vram2_7_10),
    .I1(reg_backdrop_color[4]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1127_s20.INIT=16'h0700;
  LUT4 n1126_s20 (
    .F(n1126_26),
    .I0(ff_next_vram2_7_10),
    .I1(reg_backdrop_color[5]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1126_s20.INIT=16'h0700;
  LUT4 n1125_s20 (
    .F(n1125_26),
    .I0(ff_next_vram2_7_10),
    .I1(reg_backdrop_color[6]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1125_s20.INIT=16'h0700;
  LUT4 n1124_s23 (
    .F(n1124_29),
    .I0(ff_next_vram2_7_10),
    .I1(reg_backdrop_color[7]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1124_s23.INIT=16'h0700;
  LUT3 n755_s12 (
    .F(n755_17),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n755_s12.INIT=8'h20;
  LUT4 n1536_s8 (
    .F(n1536_12),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(w_screen_mode_3_4),
    .I3(ff_next_vram2_3_10) 
);
defparam n1536_s8.INIT=16'h0007;
  LUT4 n560_s6 (
    .F(n560_12),
    .I0(ff_phase[2]),
    .I1(reg_display_on),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n560_s6.INIT=16'h4000;
  LUT4 n1534_s8 (
    .F(n1534_12),
    .I0(n1505_11),
    .I1(ff_pattern4[2]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1534_s8.INIT=16'hE000;
  LUT3 n1511_s8 (
    .F(n1511_12),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1505_11) 
);
defparam n1511_s8.INIT=8'h80;
  LUT4 n1508_s5 (
    .F(n1508_9),
    .I0(n1500_36),
    .I1(n1500_34),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1508_s5.INIT=16'h0EEE;
  LUT4 n1507_s5 (
    .F(n1507_9),
    .I0(n1499_36),
    .I1(n1499_34),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1507_s5.INIT=16'h0EEE;
  LUT4 n1506_s6 (
    .F(n1506_10),
    .I0(n1498_36),
    .I1(n1498_34),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1506_s6.INIT=16'h0EEE;
  LUT4 n1505_s8 (
    .F(n1505_13),
    .I0(n1497_36),
    .I1(n1497_34),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1505_s8.INIT=16'h0EEE;
  LUT4 n1560_s5 (
    .F(n1560_9),
    .I0(n1560_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1560_s5.INIT=16'hACCC;
  LUT4 n1559_s5 (
    .F(n1559_9),
    .I0(n1559_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1559_s5.INIT=16'hACCC;
  LUT4 n1558_s6 (
    .F(n1558_10),
    .I0(n1558_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1510_10) 
);
defparam n1558_s6.INIT=16'hFF80;
  LUT4 n1557_s5 (
    .F(n1557_9),
    .I0(n1557_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1509_11) 
);
defparam n1557_s5.INIT=16'hFF80;
  LUT4 n1556_s4 (
    .F(n1556_8),
    .I0(n1556_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1508_9) 
);
defparam n1556_s4.INIT=16'hFF80;
  LUT4 n1555_s4 (
    .F(n1555_8),
    .I0(n1555_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1507_9) 
);
defparam n1555_s4.INIT=16'hFF80;
  LUT4 n1554_s4 (
    .F(n1554_8),
    .I0(n1554_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1506_10) 
);
defparam n1554_s4.INIT=16'hFF80;
  LUT4 n1553_s4 (
    .F(n1553_8),
    .I0(n1553_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1505_13) 
);
defparam n1553_s4.INIT=16'hFF80;
  LUT4 n1552_s7 (
    .F(n1552_11),
    .I0(n1552_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1552_s7.INIT=16'hACCC;
  LUT4 n1551_s7 (
    .F(n1551_11),
    .I0(n1551_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1551_s7.INIT=16'hACCC;
  LUT4 n1550_s7 (
    .F(n1550_11),
    .I0(n1550_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1510_10) 
);
defparam n1550_s7.INIT=16'hFF80;
  LUT4 n1549_s7 (
    .F(n1549_11),
    .I0(n1549_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1509_11) 
);
defparam n1549_s7.INIT=16'hFF80;
  LUT4 n1544_s7 (
    .F(n1544_11),
    .I0(n1544_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1544_s7.INIT=16'hACCC;
  LUT4 n1543_s7 (
    .F(n1543_11),
    .I0(n1543_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1543_s7.INIT=16'hACCC;
  LUT4 n1542_s6 (
    .F(n1542_10),
    .I0(n1542_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1510_10) 
);
defparam n1542_s6.INIT=16'hFF80;
  LUT4 n1541_s6 (
    .F(n1541_10),
    .I0(n1541_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1509_11) 
);
defparam n1541_s6.INIT=16'hFF80;
  LUT4 n1535_s7 (
    .F(n1535_11),
    .I0(n1535_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1535_s7.INIT=16'hACCC;
  LUT4 n1533_s7 (
    .F(n1533_11),
    .I0(n1533_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1509_11) 
);
defparam n1533_s7.INIT=16'hFF40;
  LUT4 n1518_s6 (
    .F(n1518_10),
    .I0(n1518_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1510_10) 
);
defparam n1518_s6.INIT=16'hFF80;
  LUT4 n1517_s6 (
    .F(n1517_10),
    .I0(n1517_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1509_11) 
);
defparam n1517_s6.INIT=16'hFF80;
  LUT4 n1510_s7 (
    .F(n1510_12),
    .I0(n1510_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1510_10) 
);
defparam n1510_s7.INIT=16'hFF40;
  LUT4 n1509_s8 (
    .F(n1509_13),
    .I0(n1509_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1509_11) 
);
defparam n1509_s8.INIT=16'hFF40;
  LUT4 n765_s16 (
    .F(n765_22),
    .I0(ff_pos_x[2]),
    .I1(ff_phase[1]),
    .I2(reg_screen_mode[0]),
    .I3(w_screen_mode_3_3) 
);
defparam n765_s16.INIT=16'hE000;
  LUT3 n760_s22 (
    .F(n760_29),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n760_s22.INIT=8'h80;
  LUT4 n1544_s8 (
    .F(n1544_13),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2[0]),
    .I2(reg_screen_mode[0]),
    .I3(w_screen_mode_3_3) 
);
defparam n1544_s8.INIT=16'h0777;
  LUT4 n1543_s8 (
    .F(n1543_13),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2[1]),
    .I2(reg_screen_mode[0]),
    .I3(w_screen_mode_3_3) 
);
defparam n1543_s8.INIT=16'h0777;
  LUT3 n768_s14 (
    .F(n768_19),
    .I0(w_pattern_name_t12_pre[3]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n768_s14.INIT=8'h80;
  LUT4 n765_s17 (
    .F(n765_24),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(ff_next_vram4[0]),
    .I3(ff_phase[1]) 
);
defparam n765_s17.INIT=16'h7F00;
  LUT3 n1500_s25 (
    .F(n1500_34),
    .I0(reg_backdrop_color[0]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n1500_s25.INIT=8'h80;
  LUT3 n1499_s25 (
    .F(n1499_34),
    .I0(reg_backdrop_color[1]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n1499_s25.INIT=8'h80;
  LUT3 n1498_s25 (
    .F(n1498_34),
    .I0(reg_backdrop_color[2]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n1498_s25.INIT=8'h80;
  LUT3 n1497_s25 (
    .F(n1497_34),
    .I0(reg_backdrop_color[3]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n1497_s25.INIT=8'h80;
  LUT4 n1147_s12 (
    .F(n1147_18),
    .I0(ff_next_vram5[0]),
    .I1(n837_9),
    .I2(reg_screen_mode[0]),
    .I3(w_screen_mode_3_3) 
);
defparam n1147_s12.INIT=16'hCAAA;
  LUT4 n1145_s12 (
    .F(n1145_18),
    .I0(n835_9),
    .I1(ff_next_vram5[2]),
    .I2(reg_screen_mode[0]),
    .I3(w_screen_mode_3_3) 
);
defparam n1145_s12.INIT=16'hACCC;
  LUT3 n2043_s4 (
    .F(n2043_8),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(n2043_6) 
);
defparam n2043_s4.INIT=8'h07;
  LUT3 ff_next_vram6_7_s5 (
    .F(ff_next_vram6_7_10),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(ff_next_vram4_7_7) 
);
defparam ff_next_vram6_7_s5.INIT=8'h70;
  LUT4 n753_s15 (
    .F(n753_20),
    .I0(GND),
    .I1(w_pixel_pos_x_Z[8]),
    .I2(w_pos_x_7_4),
    .I3(reg_scroll_planes) 
);
defparam n753_s15.INIT=16'h9600;
  LUT4 n753_s16 (
    .F(n753_22),
    .I0(n753_20),
    .I1(ff_blink_base[0]),
    .I2(ff_interleaving_page),
    .I3(reg_interleaving_mode) 
);
defparam n753_s16.INIT=16'h4055;
  LUT4 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_14),
    .I0(ff_pos_x_5_10),
    .I1(ff_pos_x_5_11),
    .I2(n1505_11),
    .I3(ff_state_1_7) 
);
defparam ff_pos_x_5_s8.INIT=16'hF800;
  LUT4 ff_next_vram6_3_s5 (
    .F(ff_next_vram6_3_10),
    .I0(n878_33),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3),
    .I3(ff_next_vram4_7_7) 
);
defparam ff_next_vram6_3_s5.INIT=16'h1500;
  LUT4 n1827_s4 (
    .F(n1827_8),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(n2043_6),
    .I3(n1826_10) 
);
defparam n1827_s4.INIT=16'h00F8;
  LUT4 ff_next_vram4_3_s5 (
    .F(ff_next_vram4_3_10),
    .I0(ff_next_vram2_7_10),
    .I1(reg_screen_mode[1]),
    .I2(n858_28),
    .I3(ff_next_vram0_7_11) 
);
defparam ff_next_vram4_3_s5.INIT=16'h1000;
  LUT4 n751_s15 (
    .F(n751_21),
    .I0(n862_33),
    .I1(n358_8),
    .I2(n756_26),
    .I3(n751_15) 
);
defparam n751_s15.INIT=16'h004F;
  LUT4 ff_next_vram0_7_s5 (
    .F(ff_next_vram0_7_11),
    .I0(n481_6),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam ff_next_vram0_7_s5.INIT=16'h0002;
  LUT4 n751_s16 (
    .F(n751_23),
    .I0(n566_31),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n751_s16.INIT=16'h0001;
  LUT4 n753_s17 (
    .F(n753_24),
    .I0(reg_color_table_base[15]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n753_s17.INIT=16'h0800;
  LUT4 n1497_s26 (
    .F(n1497_36),
    .I0(reg_backdrop_color[7]),
    .I1(w_next_0_5),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n1497_s26.INIT=16'h8000;
  LUT4 n1498_s26 (
    .F(n1498_36),
    .I0(reg_backdrop_color[6]),
    .I1(w_next_0_5),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n1498_s26.INIT=16'h8000;
  LUT4 n1499_s26 (
    .F(n1499_36),
    .I0(reg_backdrop_color[5]),
    .I1(w_next_0_5),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n1499_s26.INIT=16'h8000;
  LUT4 n1500_s26 (
    .F(n1500_36),
    .I0(reg_backdrop_color[4]),
    .I1(w_next_0_5),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n1500_s26.INIT=16'h8000;
  LUT4 n1525_s6 (
    .F(n1525_10),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_pattern3[3]) 
);
defparam n1525_s6.INIT=16'hDF00;
  LUT4 n1526_s4 (
    .F(n1526_8),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_pattern3[2]) 
);
defparam n1526_s4.INIT=16'hDF00;
  LUT4 n1527_s4 (
    .F(n1527_8),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_pattern3[1]) 
);
defparam n1527_s4.INIT=16'hDF00;
  LUT4 n1528_s4 (
    .F(n1528_8),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_pattern3[0]) 
);
defparam n1528_s4.INIT=16'hDF00;
  LUT4 n1536_s9 (
    .F(n1536_14),
    .I0(ff_pattern4[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1536_s9.INIT=16'h5155;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n139_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n140_11),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n560_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_17_s0 (
    .Q(w_screen_mode_vram_address[17]),
    .D(n751_10),
    .CLK(clk85m),
    .CE(n144_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n752_10),
    .CLK(clk85m),
    .CE(n144_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n753_10),
    .CLK(clk85m),
    .CE(n144_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n754_10),
    .CLK(clk85m),
    .CE(n144_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n755_10),
    .CLK(clk85m),
    .CE(n144_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n756_10),
    .CLK(clk85m),
    .CE(n144_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n757_10),
    .CLK(clk85m),
    .CE(n144_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n758_10),
    .CLK(clk85m),
    .CE(n144_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n759_10),
    .CLK(clk85m),
    .CE(n144_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n760_10),
    .CLK(clk85m),
    .CE(n144_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n761_10),
    .CLK(clk85m),
    .CE(n144_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n762_10),
    .CLK(clk85m),
    .CE(n144_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n763_10),
    .CLK(clk85m),
    .CE(n144_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n764_10),
    .CLK(clk85m),
    .CE(n144_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n765_20),
    .CLK(clk85m),
    .CE(n144_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n766_10),
    .CLK(clk85m),
    .CE(n144_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n767_10),
    .CLK(clk85m),
    .CE(n144_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n768_10),
    .CLK(clk85m),
    .CE(n144_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n854_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n855_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n856_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n857_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n858_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n859_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n860_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n861_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n1148_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n1149_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n1150_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n1151_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n1152_20),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n1153_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n1154_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n1155_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n1124_17),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n1125_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n1126_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n1127_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n1128_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n1129_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n1130_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n1131_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n1132_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n1133_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n1134_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n1135_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n1136_18),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n1137_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n1138_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n1139_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n862_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n863_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n864_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n865_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n866_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n867_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n868_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n869_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n1140_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n1141_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n1142_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n1143_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n1144_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n1145_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n1146_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n1147_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n878_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n879_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n880_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n881_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n882_26),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n883_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n884_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n885_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1156_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1157_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1158_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1159_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1505_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1506_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1507_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1508_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1509_13),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1510_12),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1511_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1512_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1513_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1514_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1515_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1516_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1517_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1518_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1519_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1520_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1521_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1522_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1523_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1524_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1525_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1526_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1527_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1528_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1529_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1530_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1531_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1532_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1533_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1534_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1535_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1536_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1537_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1538_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1539_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1540_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1541_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1542_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1543_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1544_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1545_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1546_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1547_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1548_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1549_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1550_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1551_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1552_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1553_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1554_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1555_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1556_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1557_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1558_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1559_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1560_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1497_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1498_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1499_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1500_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1501_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1502_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1503_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1504_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFE ff_display_color_en_s0 (
    .Q(w_screen_mode_display_color_en),
    .D(n1778_3),
    .CLK(clk85m),
    .CE(n1779_2) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n138_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n180_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n181_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n182_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n183_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_pos_x_0_s1 (
    .Q(ff_pos_x[0]),
    .D(n184_10),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n258_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1823_7),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1824_7),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1825_7),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1826_7),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(n1827_5),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(n1828_4),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(n1829_4),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(n1830_4),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n322_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n321_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n320_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n319_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n318_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_10_s (
    .SUM(w_pattern_name_t12_pre[10]),
    .COUT(w_pattern_name_t12_pre_10_0_COUT),
    .I0(n317_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_9_2) 
);
defparam w_pattern_name_t12_pre_10_s.ALU_MODE=0;
  ALU w_pixel_phase_x_0_s (
    .SUM(w_pixel_phase_x[0]),
    .COUT(w_pixel_phase_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pixel_phase_x_0_s.ALU_MODE=1;
  ALU w_pixel_phase_x_1_s (
    .SUM(w_pixel_phase_x[1]),
    .COUT(w_pixel_phase_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pixel_phase_x_0_3) 
);
defparam w_pixel_phase_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pixel_phase_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(w_screen_pos_x_Z[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n322_s (
    .SUM(n322_2),
    .COUT(n322_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n322_s.ALU_MODE=0;
  ALU n321_s (
    .SUM(n321_2),
    .COUT(n321_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n322_3) 
);
defparam n321_s.ALU_MODE=0;
  ALU n320_s (
    .SUM(n320_2),
    .COUT(n320_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n321_3) 
);
defparam n320_s.ALU_MODE=0;
  ALU n319_s (
    .SUM(n319_2),
    .COUT(n319_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n320_3) 
);
defparam n319_s.ALU_MODE=0;
  ALU n318_s (
    .SUM(n318_2),
    .COUT(n317_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n319_3) 
);
defparam n318_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  MUX2_LUT5 n830_s5 (
    .O(n830_9),
    .I0(n830_6),
    .I1(n830_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n831_s5 (
    .O(n831_9),
    .I0(n831_6),
    .I1(n831_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n832_s5 (
    .O(n832_9),
    .I0(n832_6),
    .I1(n832_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n833_s5 (
    .O(n833_9),
    .I0(n833_6),
    .I1(n833_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n834_s5 (
    .O(n834_9),
    .I0(n834_6),
    .I1(n834_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n835_s5 (
    .O(n835_9),
    .I0(n835_6),
    .I1(n835_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n836_s5 (
    .O(n836_9),
    .I0(n836_6),
    .I1(n836_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n837_s5 (
    .O(n837_9),
    .I0(n837_6),
    .I1(n837_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n866_s26 (
    .O(n866_30),
    .I0(n866_28),
    .I1(n850_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n867_s26 (
    .O(n867_30),
    .I0(n867_28),
    .I1(n851_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n868_s26 (
    .O(n868_30),
    .I0(n868_28),
    .I1(n852_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n869_s26 (
    .O(n869_30),
    .I0(n869_28),
    .I1(n853_2),
    .S0(w_screen_mode[3]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  w_screen_v_active,
  reg_display_on,
  n144_4,
  reg_sprite_magify,
  n1267_4,
  reg_sprite_16x16,
  reg_sprite_disable,
  n870_16,
  w_sprite_mode2,
  w_screen_mode_3_3,
  ff_next_vram2_7_10,
  n1778_6,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_7,
  w_screen_pos_x_Z_12,
  w_screen_pos_x_Z_13,
  reg_screen_mode,
  ff_vram_valid,
  w_selected_en,
  n481_6,
  n358_8,
  w_selected_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input w_screen_v_active;
input reg_display_on;
input n144_4;
input reg_sprite_magify;
input n1267_4;
input reg_sprite_16x16;
input reg_sprite_disable;
input n870_16;
input w_sprite_mode2;
input w_screen_mode_3_3;
input ff_next_vram2_7_10;
input n1778_6;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_7;
input w_screen_pos_x_Z_12;
input w_screen_pos_x_Z_13;
input [0:0] reg_screen_mode;
output ff_vram_valid;
output w_selected_en;
output n481_6;
output n358_8;
output [4:0] w_selected_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n481_4;
wire n479_3;
wire ff_vram_valid_6;
wire ff_selected_count_3_6;
wire ff_select_finish_8;
wire ff_selected_en_6;
wire n362_7;
wire n360_7;
wire n368_9;
wire n165_7;
wire n164_7;
wire n136_6;
wire n129_7;
wire n128_7;
wire n127_7;
wire n126_7;
wire n125_7;
wire n358_7;
wire n481_5;
wire ff_selected_count_3_7;
wire ff_select_finish_9;
wire ff_selected_en_7;
wire n361_8;
wire n136_8;
wire n126_8;
wire ff_select_finish_10;
wire ff_selected_en_8;
wire ff_selected_en_9;
wire ff_select_finish_11;
wire ff_selected_en_10;
wire n361_10;
wire n136_10;
wire n363_9;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n270_9;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire VCC;
wire GND;
  LUT4 n481_s1 (
    .F(n481_4),
    .I0(w_screen_v_active),
    .I1(reg_display_on),
    .I2(n481_5),
    .I3(n481_6) 
);
defparam n481_s1.INIT=16'h8000;
  LUT3 n479_s0 (
    .F(n479_3),
    .I0(n144_4),
    .I1(n481_5),
    .I2(ff_vram_valid_6) 
);
defparam n479_s0.INIT=8'h80;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT3 ff_vram_valid_s2 (
    .F(ff_vram_valid_6),
    .I0(w_screen_pos_x_Z_13),
    .I1(w_screen_v_active),
    .I2(reg_display_on) 
);
defparam ff_vram_valid_s2.INIT=8'h40;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(ff_selected_count_3_7),
    .I1(n1267_4),
    .I2(w_selected_en),
    .I3(n358_7) 
);
defparam ff_selected_count_3_s3.INIT=16'h40FF;
  LUT4 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_selected_count_3_7),
    .I1(n1267_4),
    .I2(ff_select_finish_9),
    .I3(n358_7) 
);
defparam ff_select_finish_s3.INIT=16'h80FF;
  LUT4 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(ff_selected_en_7),
    .I1(n368_9),
    .I2(n1267_4),
    .I3(n358_7) 
);
defparam ff_selected_en_s3.INIT=16'hB0BB;
  LUT3 n362_s2 (
    .F(n362_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n358_7) 
);
defparam n362_s2.INIT=8'h60;
  LUT4 n360_s2 (
    .F(n360_7),
    .I0(w_selected_count[2]),
    .I1(n361_8),
    .I2(w_selected_count[3]),
    .I3(n358_7) 
);
defparam n360_s2.INIT=16'h7800;
  LUT3 n368_s4 (
    .F(n368_9),
    .I0(ff_select_finish_9),
    .I1(n358_7),
    .I2(ff_selected_count_3_7) 
);
defparam n368_s4.INIT=8'h40;
  LUT2 n165_s2 (
    .F(n165_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n165_s2.INIT=4'h4;
  LUT2 n164_s2 (
    .F(n164_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n164_s2.INIT=4'h4;
  LUT4 n136_s1 (
    .F(n136_6),
    .I0(n136_10),
    .I1(n136_8),
    .I2(n144_4),
    .I3(n481_5) 
);
defparam n136_s1.INIT=16'hE000;
  LUT2 n129_s2 (
    .F(n129_7),
    .I0(w_selected_plane_num[0]),
    .I1(n136_10) 
);
defparam n129_s2.INIT=4'h1;
  LUT3 n128_s2 (
    .F(n128_7),
    .I0(n136_10),
    .I1(w_selected_plane_num[1]),
    .I2(w_selected_plane_num[0]) 
);
defparam n128_s2.INIT=8'h14;
  LUT4 n127_s2 (
    .F(n127_7),
    .I0(w_selected_plane_num[1]),
    .I1(w_selected_plane_num[0]),
    .I2(n136_10),
    .I3(w_selected_plane_num[2]) 
);
defparam n127_s2.INIT=16'h0708;
  LUT3 n126_s2 (
    .F(n126_7),
    .I0(n136_10),
    .I1(w_selected_plane_num[3]),
    .I2(n126_8) 
);
defparam n126_s2.INIT=8'h14;
  LUT4 n125_s2 (
    .F(n125_7),
    .I0(w_selected_plane_num[3]),
    .I1(n126_8),
    .I2(n136_10),
    .I3(w_selected_plane_num[4]) 
);
defparam n125_s2.INIT=16'h0708;
  LUT3 n358_s2 (
    .F(n358_7),
    .I0(reg_sprite_disable),
    .I1(n870_16),
    .I2(n358_8) 
);
defparam n358_s2.INIT=8'h10;
  LUT3 n481_s2 (
    .F(n481_5),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_screen_pos_x_Z_5),
    .I2(w_screen_pos_x_Z_6) 
);
defparam n481_s2.INIT=8'h40;
  LUT4 n481_s3 (
    .F(n481_6),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n481_s3.INIT=16'h1000;
  LUT4 ff_selected_count_3_s4 (
    .F(ff_selected_count_3_7),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_2),
    .I2(w_screen_pos_x_Z_3),
    .I3(w_screen_pos_x_Z_1) 
);
defparam ff_selected_count_3_s4.INIT=16'h0100;
  LUT3 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(ff_y[3]),
    .I1(w_sprite_mode2),
    .I2(ff_select_finish_10) 
);
defparam ff_select_finish_s4.INIT=8'h90;
  LUT4 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(ff_selected_en_8),
    .I1(w_offset_y[4]),
    .I2(ff_selected_en_9),
    .I3(n136_8) 
);
defparam ff_selected_en_s4.INIT=16'hB000;
  LUT2 n361_s3 (
    .F(n361_8),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]) 
);
defparam n361_s3.INIT=4'h8;
  LUT4 n136_s3 (
    .F(n136_8),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(w_selected_count[3]) 
);
defparam n136_s3.INIT=16'h000B;
  LUT3 n126_s3 (
    .F(n126_8),
    .I0(w_selected_plane_num[1]),
    .I1(w_selected_plane_num[0]),
    .I2(w_selected_plane_num[2]) 
);
defparam n126_s3.INIT=8'h80;
  LUT3 n358_s3 (
    .F(n358_8),
    .I0(w_screen_mode_3_3),
    .I1(reg_screen_mode[0]),
    .I2(ff_next_vram2_7_10) 
);
defparam n358_s3.INIT=8'h07;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(ff_y[0]),
    .I1(ff_y[1]),
    .I2(ff_y[2]),
    .I3(ff_select_finish_11) 
);
defparam ff_select_finish_s5.INIT=16'h0100;
  LUT2 ff_selected_en_s5 (
    .F(ff_selected_en_8),
    .I0(reg_sprite_16x16),
    .I1(reg_sprite_magify) 
);
defparam ff_selected_en_s5.INIT=4'h8;
  LUT4 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(reg_sprite_magify),
    .I1(reg_sprite_16x16),
    .I2(w_offset_y[3]),
    .I3(ff_selected_en_10) 
);
defparam ff_selected_en_s6.INIT=16'hEF00;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(ff_y[5]),
    .I1(ff_y[4]),
    .I2(ff_y[6]),
    .I3(ff_y[7]) 
);
defparam ff_select_finish_s6.INIT=16'h4000;
  LUT4 ff_selected_en_s7 (
    .F(ff_selected_en_10),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(w_offset_y[7]),
    .I3(n270_9) 
);
defparam ff_selected_en_s7.INIT=16'h0100;
  LUT4 n361_s4 (
    .F(n361_10),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]),
    .I3(n358_7) 
);
defparam n361_s4.INIT=16'h6A00;
  LUT4 n136_s4 (
    .F(n136_10),
    .I0(w_screen_pos_x_Z_7),
    .I1(n1778_6),
    .I2(w_screen_pos_x_Z_12),
    .I3(w_screen_pos_x_Z_13) 
);
defparam n136_s4.INIT=16'h0004;
  LUT4 n363_s3 (
    .F(n363_9),
    .I0(w_selected_count[0]),
    .I1(reg_sprite_disable),
    .I2(n870_16),
    .I3(n358_8) 
);
defparam n363_s3.INIT=16'h0100;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(w_selected_plane_num[3]),
    .D(n126_7),
    .CLK(clk85m),
    .CE(n479_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(w_selected_plane_num[2]),
    .D(n127_7),
    .CLK(clk85m),
    .CE(n479_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(w_selected_plane_num[1]),
    .D(n128_7),
    .CLK(clk85m),
    .CE(n479_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_0_s0 (
    .Q(w_selected_plane_num[0]),
    .D(n129_7),
    .CLK(clk85m),
    .CE(n479_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n136_6),
    .CLK(clk85m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n165_7),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(w_selected_plane_num[4]),
    .D(n125_7),
    .CLK(clk85m),
    .CE(n479_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n360_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n361_10),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n362_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n363_9),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n358_7),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n368_9),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n270_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_state_1_7,
  ff_reset_n2_1,
  w_selected_en,
  reg_display_on,
  n1778_4,
  w_screen_v_active,
  n1778_6,
  reg_sprite_16x16,
  n144_4,
  n215_8,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_plane_num,
  w_screen_pos_x_Z,
  w_sprite_vram_rdata8,
  reg_sprite_attribute_table_base_7,
  reg_sprite_attribute_table_base_8,
  reg_sprite_attribute_table_base_10,
  reg_sprite_attribute_table_base_11,
  reg_sprite_attribute_table_base_12,
  reg_sprite_attribute_table_base_13,
  reg_sprite_attribute_table_base_14,
  reg_sprite_attribute_table_base_15,
  reg_sprite_attribute_table_base_16,
  reg_sprite_pattern_generator_table_base,
  w_selected_count,
  ff_active,
  w_ic_vram_valid,
  n870_16,
  n1333_18,
  n1267_4,
  n1267_5,
  n1333_21,
  w_plane_x,
  ff_state,
  w_makeup_plane,
  ff_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_5,
  w_color_6,
  w_color_7,
  w_pattern
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_state_1_7;
input ff_reset_n2_1;
input w_selected_en;
input reg_display_on;
input n1778_4;
input w_screen_v_active;
input n1778_6;
input reg_sprite_16x16;
input n144_4;
input n215_8;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input [4:0] w_selected_plane_num;
input [13:7] w_screen_pos_x_Z;
input [7:0] w_sprite_vram_rdata8;
input reg_sprite_attribute_table_base_7;
input reg_sprite_attribute_table_base_8;
input reg_sprite_attribute_table_base_10;
input reg_sprite_attribute_table_base_11;
input reg_sprite_attribute_table_base_12;
input reg_sprite_attribute_table_base_13;
input reg_sprite_attribute_table_base_14;
input reg_sprite_attribute_table_base_15;
input reg_sprite_attribute_table_base_16;
input [17:11] reg_sprite_pattern_generator_table_base;
input [3:0] w_selected_count;
output ff_active;
output w_ic_vram_valid;
output n870_16;
output n1333_18;
output n1267_4;
output n1267_5;
output n1333_21;
output [7:0] w_plane_x;
output [1:0] ff_state;
output [2:0] w_makeup_plane;
output [17:0] ff_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_5;
output w_color_6;
output w_color_7;
output [7:0] w_pattern;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire ff_current_plane_2_6;
wire ff_active_8;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_0 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire \ff_selected_ram[0]_ER_101 ;
wire \ff_selected_ram[0]_ER_103 ;
wire \ff_selected_ram[0]_ER_105 ;
wire \ff_selected_ram[0]_ER_107 ;
wire \ff_selected_ram[0]_ER_109 ;
wire \ff_selected_ram[0]_ER_111 ;
wire \ff_selected_ram[0]_ER_113 ;
wire \ff_selected_ram[0]_ER_115 ;
wire \ff_selected_ram[0]_ER_117 ;
wire \ff_selected_ram[0]_ER_119 ;
wire n1562_7;
wire n1580_8;
wire n1579_8;
wire n1578_8;
wire n1574_8;
wire n1573_8;
wire n1572_8;
wire n1571_8;
wire n1570_8;
wire n1569_8;
wire n1568_8;
wire ff_selected_q_31_7;
wire ff_current_plane_2_8;
wire ff_active_9;
wire ff_active_10;
wire ff_vram_valid_7;
wire n1512_9;
wire n1581_9;
wire n1580_9;
wire n1580_10;
wire n1577_9;
wire n1576_9;
wire n1585_9;
wire n1267_6;
wire ff_active_12;
wire ff_active_13;
wire ff_active_14;
wire ff_active_15;
wire ff_current_plane_2_10;
wire ff_active_17;
wire ff_screen_h_active_11;
wire n1267_8;
wire n1512_11;
wire n1585_11;
wire ff_selected_q_31_9;
wire n1567_12;
wire n1575_10;
wire n1576_11;
wire n1577_11;
wire n1581_11;
wire n1582_10;
wire n1583_10;
wire n1584_10;
wire n1513_10;
wire n1514_11;
wire n1511_10;
wire ff_vram_valid_9;
wire n1567_14;
wire n1301_9;
wire n1302_11;
wire ff_sprite_mode2;
wire ff_screen_h_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_1 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_2 ;
wire \ff_selected_ram[0]_ER_3 ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_26 ;
wire \ff_selected_ram[0]_ER_27 ;
wire \ff_selected_ram[0]_ER_28 ;
wire \ff_selected_ram[0]_ER_29 ;
wire \ff_selected_ram[0]_ER_30 ;
wire \ff_selected_ram[0]_ER_init_31 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_32 ;
wire [31:0] ff_selected_q;
wire [3:3] ff_current_plane;
wire [3:2] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s77  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s77 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s78  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s78 .INIT=8'hCA;
  LUT4 n1333_s14 (
    .F(n870_16),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n1333_18),
    .I3(n1333_21) 
);
defparam n1333_s14.INIT=16'h8000;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(ff_selected_q[31]),
    .I1(w_sprite_vram_rdata8[7]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hCA;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT4 ff_current_plane_2_s3 (
    .F(ff_current_plane_2_6),
    .I0(ff_selected_q_31_7),
    .I1(w_selected_en),
    .I2(ff_current_plane_2_10),
    .I3(ff_current_plane_2_8) 
);
defparam ff_current_plane_2_s3.INIT=16'hF8FF;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(n870_16),
    .I1(ff_active_9),
    .I2(ff_active_10),
    .I3(ff_active_17) 
);
defparam ff_active_s3.INIT=16'hFF40;
  LUT4 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(w_selected_en),
    .I2(reg_display_on),
    .I3(ff_selected_q_31_7) 
);
defparam ff_current_plane_3_s4.INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=16'h0100;
  LUT4 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=16'h8000;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_init_31 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_0 ),
    .I0(\ff_selected_ram[0]_ER_init_32 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_3 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_2 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s74  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s74 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s75  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s75 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s76  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s76 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s77  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s77 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s78  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s78 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s79  (
    .F(\ff_selected_ram[0]_ER_101 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s79 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s80  (
    .F(\ff_selected_ram[0]_ER_103 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s80 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s81  (
    .F(\ff_selected_ram[0]_ER_105 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s81 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s82  (
    .F(\ff_selected_ram[0]_ER_107 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s82 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s83  (
    .F(\ff_selected_ram[0]_ER_109 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_28 ) 
);
defparam \ff_selected_ram[0]_ER_s83 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s84  (
    .F(\ff_selected_ram[0]_ER_111 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_27 ) 
);
defparam \ff_selected_ram[0]_ER_s84 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s85  (
    .F(\ff_selected_ram[0]_ER_113 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_26 ) 
);
defparam \ff_selected_ram[0]_ER_s85 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s86  (
    .F(\ff_selected_ram[0]_ER_115 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s86 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s87  (
    .F(\ff_selected_ram[0]_ER_117 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_30 ) 
);
defparam \ff_selected_ram[0]_ER_s87 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s88  (
    .F(\ff_selected_ram[0]_ER_119 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_29 ) 
);
defparam \ff_selected_ram[0]_ER_s88 .INIT=4'h8;
  LUT2 n1562_s2 (
    .F(n1562_7),
    .I0(reg_display_on),
    .I1(ff_active_17) 
);
defparam n1562_s2.INIT=4'h8;
  LUT4 n1580_s3 (
    .F(n1580_8),
    .I0(n1580_9),
    .I1(ff_selected_q[24]),
    .I2(n1580_10),
    .I3(ff_current_plane_2_8) 
);
defparam n1580_s3.INIT=16'h0D00;
  LUT4 n1579_s3 (
    .F(n1579_8),
    .I0(ff_selected_q[25]),
    .I1(ff_selected_q[14]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_8) 
);
defparam n1579_s3.INIT=16'hAC00;
  LUT4 n1578_s3 (
    .F(n1578_8),
    .I0(ff_selected_q[26]),
    .I1(ff_selected_q[15]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_8) 
);
defparam n1578_s3.INIT=16'hAC00;
  LUT4 n1574_s3 (
    .F(n1574_8),
    .I0(reg_sprite_attribute_table_base_10),
    .I1(ff_selected_q[19]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_8) 
);
defparam n1574_s3.INIT=16'hAC00;
  LUT4 n1573_s3 (
    .F(n1573_8),
    .I0(reg_sprite_attribute_table_base_11),
    .I1(reg_sprite_pattern_generator_table_base[11]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_8) 
);
defparam n1573_s3.INIT=16'hAC00;
  LUT4 n1572_s3 (
    .F(n1572_8),
    .I0(reg_sprite_attribute_table_base_12),
    .I1(reg_sprite_pattern_generator_table_base[12]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_8) 
);
defparam n1572_s3.INIT=16'hAC00;
  LUT4 n1571_s3 (
    .F(n1571_8),
    .I0(reg_sprite_attribute_table_base_13),
    .I1(reg_sprite_pattern_generator_table_base[13]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_8) 
);
defparam n1571_s3.INIT=16'hAC00;
  LUT4 n1570_s3 (
    .F(n1570_8),
    .I0(reg_sprite_attribute_table_base_14),
    .I1(reg_sprite_pattern_generator_table_base[14]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_8) 
);
defparam n1570_s3.INIT=16'hAC00;
  LUT4 n1569_s3 (
    .F(n1569_8),
    .I0(reg_sprite_attribute_table_base_15),
    .I1(reg_sprite_pattern_generator_table_base[15]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_8) 
);
defparam n1569_s3.INIT=16'hAC00;
  LUT4 n1568_s3 (
    .F(n1568_8),
    .I0(reg_sprite_attribute_table_base_16),
    .I1(reg_sprite_pattern_generator_table_base[16]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_8) 
);
defparam n1568_s3.INIT=16'hAC00;
  LUT2 w_color_6_s (
    .F(w_color_6),
    .I0(ff_sprite_mode2),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_color_6_s.INIT=4'h8;
  LUT2 w_color_5_s (
    .F(w_color_5),
    .I0(ff_sprite_mode2),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_color_5_s.INIT=4'h8;
  LUT3 n1333_s15 (
    .F(n1333_18),
    .I0(w_screen_pos_x_Z[7]),
    .I1(ff_state_1_7),
    .I2(n1778_4) 
);
defparam n1333_s15.INIT=8'h80;
  LUT3 n1267_s1 (
    .F(n1267_4),
    .I0(w_screen_v_active),
    .I1(reg_display_on),
    .I2(n1778_4) 
);
defparam n1267_s1.INIT=8'h80;
  LUT4 n1267_s2 (
    .F(n1267_5),
    .I0(w_screen_pos_x_Z[13]),
    .I1(ff_state_1_7),
    .I2(n1778_6),
    .I3(n1267_6) 
);
defparam n1267_s2.INIT=16'h4000;
  LUT2 ff_selected_q_31_s3 (
    .F(ff_selected_q_31_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_selected_q_31_s3.INIT=4'h8;
  LUT2 ff_current_plane_2_s5 (
    .F(ff_current_plane_2_8),
    .I0(n870_16),
    .I1(ff_active_17) 
);
defparam ff_current_plane_2_s5.INIT=4'h1;
  LUT2 ff_active_s4 (
    .F(ff_active_9),
    .I0(ff_active_12),
    .I1(ff_active_13) 
);
defparam ff_active_s4.INIT=4'h1;
  LUT4 ff_active_s5 (
    .F(ff_active_10),
    .I0(ff_selected_q_31_7),
    .I1(ff_state_1_7),
    .I2(n1580_9),
    .I3(ff_active) 
);
defparam ff_active_s5.INIT=16'h4000;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_state_1_7),
    .I1(n1580_9),
    .I2(ff_active),
    .I3(ff_selected_q_31_7) 
);
defparam ff_vram_valid_s4.INIT=16'h008F;
  LUT2 n1512_s4 (
    .F(n1512_9),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]) 
);
defparam n1512_s4.INIT=4'h8;
  LUT4 n1581_s4 (
    .F(n1581_9),
    .I0(ff_selected_q[12]),
    .I1(ff_selected_q[3]),
    .I2(reg_sprite_16x16),
    .I3(ff_state[1]) 
);
defparam n1581_s4.INIT=16'hCCCA;
  LUT2 n1580_s4 (
    .F(n1580_9),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1580_s4.INIT=4'h8;
  LUT3 n1580_s5 (
    .F(n1580_10),
    .I0(ff_selected_q[13]),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]) 
);
defparam n1580_s5.INIT=8'h0D;
  LUT4 n1577_s4 (
    .F(n1577_9),
    .I0(ff_selected_q[27]),
    .I1(reg_sprite_attribute_table_base_7),
    .I2(ff_selected_q[16]),
    .I3(n1580_9) 
);
defparam n1577_s4.INIT=16'h770F;
  LUT4 n1576_s4 (
    .F(n1576_9),
    .I0(ff_selected_q[28]),
    .I1(reg_sprite_attribute_table_base_8),
    .I2(ff_selected_q[17]),
    .I3(n1580_9) 
);
defparam n1576_s4.INIT=16'h770F;
  LUT4 n1585_s4 (
    .F(n1585_9),
    .I0(reg_sprite_16x16),
    .I1(ff_sprite_mode2),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1585_s4.INIT=16'h305F;
  LUT2 n1267_s3 (
    .F(n1267_6),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[12]) 
);
defparam n1267_s3.INIT=4'h4;
  LUT4 ff_active_s7 (
    .F(ff_active_12),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[0]) 
);
defparam ff_active_s7.INIT=16'hEB7D;
  LUT4 ff_active_s8 (
    .F(ff_active_13),
    .I0(w_selected_count[2]),
    .I1(ff_active_15),
    .I2(w_makeup_plane[2]),
    .I3(n1512_9) 
);
defparam ff_active_s8.INIT=16'hE77B;
  LUT4 ff_active_s9 (
    .F(ff_active_14),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam ff_active_s9.INIT=16'h0001;
  LUT2 ff_active_s10 (
    .F(ff_active_15),
    .I0(w_selected_count[3]),
    .I1(ff_current_plane[3]) 
);
defparam ff_active_s10.INIT=4'h9;
  LUT3 ff_current_plane_2_s6 (
    .F(ff_current_plane_2_10),
    .I0(ff_active_12),
    .I1(ff_active_13),
    .I2(ff_active_10) 
);
defparam ff_current_plane_2_s6.INIT=8'hE0;
  LUT4 ff_active_s11 (
    .F(ff_active_17),
    .I0(ff_active_14),
    .I1(w_screen_v_active),
    .I2(n1778_4),
    .I3(n1267_5) 
);
defparam ff_active_s11.INIT=16'h4000;
  LUT4 ff_screen_h_active_s5 (
    .F(ff_screen_h_active_11),
    .I0(n870_16),
    .I1(w_screen_v_active),
    .I2(n1778_4),
    .I3(n1267_5) 
);
defparam ff_screen_h_active_s5.INIT=16'hEAAA;
  LUT4 n1267_s4 (
    .F(n1267_8),
    .I0(w_screen_v_active),
    .I1(reg_display_on),
    .I2(n1778_4),
    .I3(n1267_5) 
);
defparam n1267_s4.INIT=16'h8000;
  LUT4 n1512_s5 (
    .F(n1512_11),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_2_8) 
);
defparam n1512_s5.INIT=16'h6A00;
  LUT4 n1333_s17 (
    .F(n1333_21),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[11]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1333_s17.INIT=16'h8000;
  LUT4 n1585_s5 (
    .F(n1585_11),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(n144_4),
    .I3(n1585_9) 
);
defparam n1585_s5.INIT=16'h0070;
  LUT4 ff_selected_q_31_s4 (
    .F(ff_selected_q_31_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(reg_display_on),
    .I3(ff_reset_n2_1) 
);
defparam ff_selected_q_31_s4.INIT=16'h7F00;
  LUT4 w_pattern_7_s0 (
    .F(w_pattern[7]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_7_s0.INIT=16'hEF00;
  LUT4 w_pattern_6_s0 (
    .F(w_pattern[6]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_6_s0.INIT=16'hEF00;
  LUT4 w_pattern_5_s0 (
    .F(w_pattern[5]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_5_s0.INIT=16'hEF00;
  LUT4 w_pattern_4_s0 (
    .F(w_pattern[4]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_4_s0.INIT=16'hEF00;
  LUT4 w_pattern_3_s0 (
    .F(w_pattern[3]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_3_s0.INIT=16'hEF00;
  LUT4 w_pattern_2_s0 (
    .F(w_pattern[2]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_2_s0.INIT=16'hEF00;
  LUT4 w_pattern_1_s0 (
    .F(w_pattern[1]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_1_s0.INIT=16'hEF00;
  LUT4 w_pattern_0_s1 (
    .F(w_pattern[0]),
    .I0(reg_sprite_16x16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_0_s1.INIT=16'hEF00;
  LUT4 n1567_s5 (
    .F(n1567_12),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(reg_sprite_pattern_generator_table_base[17]),
    .I3(ff_current_plane_2_8) 
);
defparam n1567_s5.INIT=16'h7000;
  LUT4 n1575_s4 (
    .F(n1575_10),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_selected_q[18]),
    .I3(ff_current_plane_2_8) 
);
defparam n1575_s4.INIT=16'h7000;
  LUT3 n1576_s5 (
    .F(n1576_11),
    .I0(n1576_9),
    .I1(n870_16),
    .I2(ff_active_17) 
);
defparam n1576_s5.INIT=8'h01;
  LUT3 n1577_s5 (
    .F(n1577_11),
    .I0(n1577_9),
    .I1(n870_16),
    .I2(ff_active_17) 
);
defparam n1577_s5.INIT=8'h01;
  LUT3 n1581_s5 (
    .F(n1581_11),
    .I0(n1581_9),
    .I1(n870_16),
    .I2(ff_active_17) 
);
defparam n1581_s5.INIT=8'h02;
  LUT3 n1582_s4 (
    .F(n1582_10),
    .I0(ff_selected_q[2]),
    .I1(n870_16),
    .I2(ff_active_17) 
);
defparam n1582_s4.INIT=8'h02;
  LUT3 n1583_s4 (
    .F(n1583_10),
    .I0(ff_selected_q[1]),
    .I1(n870_16),
    .I2(ff_active_17) 
);
defparam n1583_s4.INIT=8'h02;
  LUT3 n1584_s4 (
    .F(n1584_10),
    .I0(ff_selected_q[0]),
    .I1(n870_16),
    .I2(ff_active_17) 
);
defparam n1584_s4.INIT=8'h02;
  LUT4 n1513_s4 (
    .F(n1513_10),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(n870_16),
    .I3(ff_active_17) 
);
defparam n1513_s4.INIT=16'h0006;
  LUT3 n1514_s5 (
    .F(n1514_11),
    .I0(w_makeup_plane[0]),
    .I1(n870_16),
    .I2(ff_active_17) 
);
defparam n1514_s5.INIT=8'h01;
  LUT4 n1511_s4 (
    .F(n1511_10),
    .I0(ff_current_plane[3]),
    .I1(n215_8),
    .I2(n870_16),
    .I3(ff_active_17) 
);
defparam n1511_s4.INIT=16'h0006;
  LUT3 ff_vram_valid_s5 (
    .F(ff_vram_valid_9),
    .I0(n870_16),
    .I1(ff_active_17),
    .I2(ff_vram_valid_7) 
);
defparam ff_vram_valid_s5.INIT=8'hEF;
  LUT4 n1567_s6 (
    .F(n1567_14),
    .I0(ff_active),
    .I1(n1585_11),
    .I2(n870_16),
    .I3(ff_active_17) 
);
defparam n1567_s6.INIT=16'hFFF8;
  LUT4 n1301_s3 (
    .F(n1301_9),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n870_16),
    .I3(n1267_8) 
);
defparam n1301_s3.INIT=16'h0006;
  LUT3 n1302_s5 (
    .F(n1302_11),
    .I0(ff_state[0]),
    .I1(n870_16),
    .I2(n1267_8) 
);
defparam n1302_s5.INIT=8'h01;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_119 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_28_s0 (
    .Q(ff_selected_q[28]),
    .D(\ff_selected_ram[0]_ER_117 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_27_s0 (
    .Q(ff_selected_q[27]),
    .D(\ff_selected_ram[0]_ER_115 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_26_s0 (
    .Q(ff_selected_q[26]),
    .D(\ff_selected_ram[0]_ER_113 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_25_s0 (
    .Q(ff_selected_q[25]),
    .D(\ff_selected_ram[0]_ER_111 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_24_s0 (
    .Q(ff_selected_q[24]),
    .D(\ff_selected_ram[0]_ER_109 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_107 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_105 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_103 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_101 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1267_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n870_16),
    .CLK(clk85m),
    .CE(ff_screen_h_active_11),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1301_9),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1302_11),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(w_makeup_plane[2]),
    .D(n1512_11),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(w_makeup_plane[1]),
    .D(n1513_10),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_current_plane_0_s1 (
    .Q(w_makeup_plane[0]),
    .D(n1514_11),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1562_7),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n1511_10),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b1;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_1 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  DFFCE ff_vram_address_17_s1 (
    .Q(ff_vram_address[17]),
    .D(n1567_12),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s1 (
    .Q(ff_vram_address[16]),
    .D(n1568_8),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s1 (
    .Q(ff_vram_address[15]),
    .D(n1569_8),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s1 (
    .Q(ff_vram_address[14]),
    .D(n1570_8),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s1 (
    .Q(ff_vram_address[13]),
    .D(n1571_8),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s1 (
    .Q(ff_vram_address[12]),
    .D(n1572_8),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s1 (
    .Q(ff_vram_address[11]),
    .D(n1573_8),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s1 (
    .Q(ff_vram_address[10]),
    .D(n1574_8),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s1 (
    .Q(ff_vram_address[9]),
    .D(n1575_10),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s1 (
    .Q(ff_vram_address[8]),
    .D(n1576_11),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s1 (
    .Q(ff_vram_address[7]),
    .D(n1577_11),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s1 (
    .Q(ff_vram_address[6]),
    .D(n1578_8),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s1 (
    .Q(ff_vram_address[5]),
    .D(n1579_8),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s1 (
    .Q(ff_vram_address[4]),
    .D(n1580_8),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s1 (
    .Q(ff_vram_address[3]),
    .D(n1581_11),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s1 (
    .Q(ff_vram_address[2]),
    .D(n1582_10),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s1 (
    .Q(ff_vram_address[1]),
    .D(n1583_10),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s1 (
    .Q(ff_vram_address[0]),
    .D(n1584_10),
    .CLK(clk85m),
    .CE(n1567_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_ic_vram_valid),
    .D(n1585_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_2 ,\ff_selected_ram[0]_ER_3 ,\ff_selected_ram[0]_ER_4 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_5 ,\ff_selected_ram[0]_ER_6 ,\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_9 ,\ff_selected_ram[0]_ER_10 ,\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_13 ,\ff_selected_ram[0]_ER_14 ,\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_17 ,\ff_selected_ram[0]_ER_18 ,\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_21 ,\ff_selected_ram[0]_ER_22 ,\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({\ff_selected_ram[0]_ER_25 ,\ff_selected_ram[0]_ER_26 ,\ff_selected_ram[0]_ER_27 ,\ff_selected_ram[0]_ER_28 }),
    .DI(w_selected_plane_num[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_7_s  (
    .DO({DO[3:2],\ff_selected_ram[0]_ER_29 ,\ff_selected_ram[0]_ER_30 }),
    .DI({GND,GND,w_selected_color_7,w_selected_plane_num[4]}),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_31 ),
    .I(ff_reset_n2_1) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s73  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(w_makeup_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s74  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(w_makeup_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_32 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(w_makeup_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  n870_16,
  ff_state_1_7,
  reg_sprite_magify,
  ff_active,
  n481_6,
  n1130_44,
  n1232_20,
  n361_6,
  w_sprite_mode2,
  reg_color0_opaque,
  reg_sprite_16x16,
  w_screen_v_active,
  n1333_18,
  n1333_21,
  n1133_37,
  reg_display_on,
  w_pattern,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_5,
  w_color_6,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z,
  w_pixel_pos_y_Z,
  ff_state,
  ff_status_register_pointer,
  w_makeup_plane,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1199_9,
  n215_8,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input n870_16;
input ff_state_1_7;
input reg_sprite_magify;
input ff_active;
input n481_6;
input n1130_44;
input n1232_20;
input n361_6;
input w_sprite_mode2;
input reg_color0_opaque;
input reg_sprite_16x16;
input w_screen_v_active;
input n1333_18;
input n1333_21;
input n1133_37;
input reg_display_on;
input [7:0] w_pattern;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_5;
input w_color_6;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input [13:2] w_screen_pos_x_Z;
input [7:0] w_pixel_pos_y_Z;
input [1:0] ff_state;
input [1:0] ff_status_register_pointer;
input [2:0] w_makeup_plane;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1199_9;
output n215_8;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_6_10;
wire w_color_6_11;
wire w_color_6_12;
wire w_color_6_13;
wire w_color_3_10;
wire w_color_3_11;
wire w_color_3_12;
wire w_color_3_13;
wire w_color_2_10;
wire w_color_2_11;
wire w_color_2_12;
wire w_color_2_13;
wire w_color_1_10;
wire w_color_1_11;
wire w_color_1_12;
wire w_color_1_13;
wire w_color_0_10;
wire w_color_0_11;
wire w_color_0_12;
wire w_color_0_13;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_5_30;
wire w_color_5_31;
wire w_color_5_32;
wire w_color_5_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire ff_current_plane_3_8;
wire n1173_7;
wire n1164_7;
wire n1162_7;
wire n1064_7;
wire n1063_7;
wire n1062_7;
wire n1061_7;
wire n1024_6;
wire n915_9;
wire n914_9;
wire n912_10;
wire n215_5;
wire n207_5;
wire n725_5;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire n1174_8;
wire n1165_8;
wire n1028_7;
wire n1024_7;
wire n1024_8;
wire n1024_9;
wire n1024_10;
wire n913_10;
wire ff_sprite_collision_9;
wire ff_sprite_collision_10;
wire n1024_11;
wire n1024_12;
wire n1024_13;
wire n1024_14;
wire ff_sprite_collision_11;
wire n1024_15;
wire n1024_16;
wire n913_12;
wire ff_active_11;
wire n1172_10;
wire n1174_10;
wire n1161_9;
wire n1165_10;
wire n733_6;
wire n538_6;
wire n223_6;
wire n231_7;
wire n741_6;
wire n546_6;
wire n239_6;
wire n247_7;
wire n749_6;
wire n554_6;
wire n255_6;
wire n263_7;
wire n765_6;
wire n570_6;
wire n287_6;
wire n295_7;
wire n773_6;
wire n578_6;
wire n303_6;
wire n311_7;
wire n781_6;
wire n586_6;
wire n319_6;
wire n327_7;
wire n1163_12;
wire n1025_8;
wire n1026_8;
wire n1027_8;
wire n1028_9;
wire n530_7;
wire n902_9;
wire n1060_10;
wire ff_pre_pixel_color_en_14;
wire n1249_9;
wire n1272_10;
wire n1273_10;
wire n1274_10;
wire n1275_10;
wire n1276_10;
wire n279_9;
wire n271_6;
wire n562_6;
wire n757_6;
wire n215_10;
wire n207_7;
wire n530_9;
wire n725_7;
wire n1163_14;
wire n1166_9;
wire n1167_10;
wire n1168_9;
wire n1169_9;
wire n1171_9;
wire n1172_12;
wire n1175_9;
wire n1176_9;
wire n1177_9;
wire n1178_9;
wire n1179_9;
wire ff_sprite_collision_x_8_9;
wire ff_sprite_collision_13;
wire ff_color_en;
wire ff_active_33;
wire ff_pre_pixel_color_en;
wire ff_last_cc_base_pixel;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n975_9;
wire n929_1_SUM;
wire n929_3;
wire n930_1_SUM;
wire n930_3;
wire n931_1_SUM;
wire n931_3;
wire n932_1_SUM;
wire n933_2;
wire w_color_6_15;
wire w_color_6_17;
wire w_color_3_15;
wire w_color_3_17;
wire w_color_2_15;
wire w_color_2_17;
wire w_color_1_15;
wire w_color_1_17;
wire w_color_0_15;
wire w_color_0_17;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_5_35;
wire w_color_5_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_visible_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_current_plane;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_6_s16 (
    .F(w_color_6_10),
    .I0(ff_color0[6]),
    .I1(ff_color1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_6_s16.INIT=8'hCA;
  LUT3 w_color_6_s17 (
    .F(w_color_6_11),
    .I0(ff_color2[6]),
    .I1(ff_color3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_6_s17.INIT=8'hCA;
  LUT3 w_color_6_s18 (
    .F(w_color_6_12),
    .I0(ff_color4[6]),
    .I1(ff_color5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_6_s18.INIT=8'hCA;
  LUT3 w_color_6_s19 (
    .F(w_color_6_13),
    .I0(ff_color6[6]),
    .I1(ff_color7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_6_s19.INIT=8'hCA;
  LUT3 w_color_3_s16 (
    .F(w_color_3_10),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s16.INIT=8'hCA;
  LUT3 w_color_3_s17 (
    .F(w_color_3_11),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s17.INIT=8'hCA;
  LUT3 w_color_3_s18 (
    .F(w_color_3_12),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s18.INIT=8'hCA;
  LUT3 w_color_3_s19 (
    .F(w_color_3_13),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s19.INIT=8'hCA;
  LUT3 w_color_2_s16 (
    .F(w_color_2_10),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s16.INIT=8'hCA;
  LUT3 w_color_2_s17 (
    .F(w_color_2_11),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s17.INIT=8'hCA;
  LUT3 w_color_2_s18 (
    .F(w_color_2_12),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s18.INIT=8'hCA;
  LUT3 w_color_2_s19 (
    .F(w_color_2_13),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s19.INIT=8'hCA;
  LUT3 w_color_1_s16 (
    .F(w_color_1_10),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s16.INIT=8'hCA;
  LUT3 w_color_1_s17 (
    .F(w_color_1_11),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s17.INIT=8'hCA;
  LUT3 w_color_1_s18 (
    .F(w_color_1_12),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s18.INIT=8'hCA;
  LUT3 w_color_1_s19 (
    .F(w_color_1_13),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s19.INIT=8'hCA;
  LUT3 w_color_0_s16 (
    .F(w_color_0_10),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s16.INIT=8'hCA;
  LUT3 w_color_0_s17 (
    .F(w_color_0_11),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s17.INIT=8'hCA;
  LUT3 w_color_0_s18 (
    .F(w_color_0_12),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s18.INIT=8'hCA;
  LUT3 w_color_0_s19 (
    .F(w_color_0_13),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s19.INIT=8'hCA;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_5_s32 (
    .F(w_color_5_30),
    .I0(ff_color0[5]),
    .I1(ff_color1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_5_s32.INIT=8'hCA;
  LUT3 w_color_5_s33 (
    .F(w_color_5_31),
    .I0(ff_color2[5]),
    .I1(ff_color3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_5_s33.INIT=8'hCA;
  LUT3 w_color_5_s34 (
    .F(w_color_5_32),
    .I0(ff_color4[5]),
    .I1(ff_color5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_5_s34.INIT=8'hCA;
  LUT3 w_color_5_s35 (
    .F(w_color_5_33),
    .I0(ff_color6[5]),
    .I1(ff_color7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_5_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT4 ff_current_plane_3_s3 (
    .F(ff_current_plane_3_8),
    .I0(ff_active_33),
    .I1(n933_2),
    .I2(ff_state_1_7),
    .I3(ff_active_11) 
);
defparam ff_current_plane_3_s3.INIT=16'h00F8;
  LUT4 n1173_s2 (
    .F(n1173_7),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(n1174_8),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1173_s2.INIT=16'h0708;
  LUT4 n1164_s2 (
    .F(n1164_7),
    .I0(n1165_8),
    .I1(w_screen_pos_x_Z[8]),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1164_s2.INIT=16'h0B04;
  LUT4 n1162_s2 (
    .F(n1162_7),
    .I0(w_screen_pos_x_Z[10]),
    .I1(n1163_12),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1162_s2.INIT=16'h0708;
  LUT2 n1064_s2 (
    .F(n1064_7),
    .I0(n870_16),
    .I1(ff_color[0]) 
);
defparam n1064_s2.INIT=4'h4;
  LUT2 n1063_s2 (
    .F(n1063_7),
    .I0(n870_16),
    .I1(ff_color[1]) 
);
defparam n1063_s2.INIT=4'h4;
  LUT2 n1062_s2 (
    .F(n1062_7),
    .I0(n870_16),
    .I1(ff_color[2]) 
);
defparam n1062_s2.INIT=4'h4;
  LUT2 n1061_s2 (
    .F(n1061_7),
    .I0(n870_16),
    .I1(ff_color[3]) 
);
defparam n1061_s2.INIT=4'h4;
  LUT4 n1024_s1 (
    .F(n1024_6),
    .I0(n1024_7),
    .I1(n1024_8),
    .I2(n1024_9),
    .I3(n1024_10) 
);
defparam n1024_s1.INIT=16'hAC00;
  LUT2 n915_s4 (
    .F(n915_9),
    .I0(ff_current_plane[0]),
    .I1(ff_state_1_7) 
);
defparam n915_s4.INIT=4'h1;
  LUT3 n914_s4 (
    .F(n914_9),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n914_s4.INIT=8'h14;
  LUT4 n912_s5 (
    .F(n912_10),
    .I0(ff_current_plane[2]),
    .I1(n913_10),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[3]) 
);
defparam n912_s5.INIT=16'h0708;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_active),
    .I3(n481_6) 
);
defparam n215_s2.INIT=16'h4000;
  LUT4 n207_s2 (
    .F(n207_5),
    .I0(ff_state[0]),
    .I1(ff_active),
    .I2(ff_state[1]),
    .I3(n481_6) 
);
defparam n207_s2.INIT=16'h4000;
  LUT4 n725_s2 (
    .F(n725_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active),
    .I3(n481_6) 
);
defparam n725_s2.INIT=16'h1000;
  LUT2 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(n1130_44),
    .I1(n1232_20) 
);
defparam ff_sprite_collision_s4.INIT=4'h8;
  LUT3 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(n361_6),
    .I1(ff_sprite_collision_9),
    .I2(ff_sprite_collision_10) 
);
defparam ff_sprite_collision_s5.INIT=8'h40;
  LUT2 n1174_s3 (
    .F(n1174_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]) 
);
defparam n1174_s3.INIT=4'h8;
  LUT2 n1165_s3 (
    .F(n1165_8),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]) 
);
defparam n1165_s3.INIT=4'h1;
  LUT2 n1028_s2 (
    .F(n1028_7),
    .I0(w_sprite_mode2),
    .I1(w_screen_pos_x_Z[2]) 
);
defparam n1028_s2.INIT=4'h4;
  LUT3 n1024_s2 (
    .F(n1024_7),
    .I0(w_pattern_0_449),
    .I1(w_pattern_0_447),
    .I2(n1024_11) 
);
defparam n1024_s2.INIT=8'hAC;
  LUT3 n1024_s3 (
    .F(n1024_8),
    .I0(w_pattern_0_445),
    .I1(w_pattern_0_443),
    .I2(n1024_11) 
);
defparam n1024_s3.INIT=8'hAC;
  LUT3 n1024_s4 (
    .F(n1024_9),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1024_s4.INIT=8'hCA;
  LUT4 n1024_s5 (
    .F(n1024_10),
    .I0(n1028_7),
    .I1(n1024_12),
    .I2(n1024_13),
    .I3(n1024_14) 
);
defparam n1024_s5.INIT=16'h1000;
  LUT2 n913_s5 (
    .F(n913_10),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]) 
);
defparam n913_s5.INIT=4'h8;
  LUT3 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(ff_sprite_collision_11),
    .I1(reg_color0_opaque),
    .I2(w_sprite_collision) 
);
defparam ff_sprite_collision_s6.INIT=8'h0D;
  LUT4 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(w_color_4[6]),
    .I1(ff_last_cc_base_pixel),
    .I2(w_color_4[5]),
    .I3(ff_pre_pixel_color_en) 
);
defparam ff_sprite_collision_s7.INIT=16'h0700;
  LUT3 n1024_s6 (
    .F(n1024_11),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[3]),
    .I2(reg_sprite_magify) 
);
defparam n1024_s6.INIT=8'hCA;
  LUT4 n1024_s7 (
    .F(n1024_12),
    .I0(n1024_15),
    .I1(n1024_16),
    .I2(w_offset_x[8]),
    .I3(n975_9) 
);
defparam n1024_s7.INIT=16'hF53F;
  LUT4 n1024_s8 (
    .F(n1024_13),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam n1024_s8.INIT=16'hF331;
  LUT4 n1024_s9 (
    .F(n1024_14),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_v_active),
    .I2(n933_2),
    .I3(ff_active_33) 
);
defparam n1024_s9.INIT=16'h4000;
  LUT4 ff_sprite_collision_s8 (
    .F(ff_sprite_collision_11),
    .I0(ff_pre_pixel_color[0]),
    .I1(ff_pre_pixel_color[1]),
    .I2(ff_pre_pixel_color[2]),
    .I3(ff_pre_pixel_color[3]) 
);
defparam ff_sprite_collision_s8.INIT=16'h0001;
  LUT4 n1024_s10 (
    .F(n1024_15),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[6]),
    .I3(w_offset_x[7]) 
);
defparam n1024_s10.INIT=16'h0001;
  LUT4 n1024_s11 (
    .F(n1024_16),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[6]),
    .I3(w_offset_x[7]) 
);
defparam n1024_s11.INIT=16'h8000;
  LUT4 n913_s6 (
    .F(n913_12),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam n913_s6.INIT=16'h1444;
  LUT4 ff_active_s5 (
    .F(ff_active_11),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n1333_18),
    .I3(n1333_21) 
);
defparam ff_active_s5.INIT=16'h1000;
  LUT4 n1172_s4 (
    .F(n1172_10),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1172_s4.INIT=16'h8000;
  LUT4 n1174_s4 (
    .F(n1174_10),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1174_s4.INIT=16'h1444;
  LUT4 n1199_s3 (
    .F(n1199_9),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(n1133_37),
    .I3(n1232_20) 
);
defparam n1199_s3.INIT=16'hEFFF;
  LUT3 n215_s4 (
    .F(n215_8),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]) 
);
defparam n215_s4.INIT=8'h80;
  LUT4 n1161_s3 (
    .F(n1161_9),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[6]),
    .I2(w_screen_pos_x_Z[7]),
    .I3(n1333_21) 
);
defparam n1161_s3.INIT=16'h5400;
  LUT4 n1165_s4 (
    .F(n1165_10),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(w_screen_pos_x_Z[7]) 
);
defparam n1165_s4.INIT=16'h1114;
  LUT4 n733_s2 (
    .F(n733_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n725_5) 
);
defparam n733_s2.INIT=16'h4000;
  LUT4 n538_s2 (
    .F(n538_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n530_7) 
);
defparam n538_s2.INIT=16'h4000;
  LUT4 n223_s2 (
    .F(n223_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n207_5) 
);
defparam n223_s2.INIT=16'h4000;
  LUT4 n231_s3 (
    .F(n231_7),
    .I0(n215_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n231_s3.INIT=16'h2000;
  LUT4 n741_s2 (
    .F(n741_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n725_5) 
);
defparam n741_s2.INIT=16'h4000;
  LUT4 n546_s2 (
    .F(n546_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n530_7) 
);
defparam n546_s2.INIT=16'h4000;
  LUT4 n239_s2 (
    .F(n239_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n207_5) 
);
defparam n239_s2.INIT=16'h4000;
  LUT4 n247_s3 (
    .F(n247_7),
    .I0(n215_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[2]) 
);
defparam n247_s3.INIT=16'h2000;
  LUT4 n749_s2 (
    .F(n749_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n725_5) 
);
defparam n749_s2.INIT=16'h1000;
  LUT4 n554_s2 (
    .F(n554_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n530_7) 
);
defparam n554_s2.INIT=16'h1000;
  LUT4 n255_s2 (
    .F(n255_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n207_5) 
);
defparam n255_s2.INIT=16'h1000;
  LUT4 n263_s3 (
    .F(n263_7),
    .I0(n215_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n263_s3.INIT=16'h0200;
  LUT4 n765_s2 (
    .F(n765_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n725_5) 
);
defparam n765_s2.INIT=16'h1000;
  LUT4 n570_s2 (
    .F(n570_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n530_7) 
);
defparam n570_s2.INIT=16'h1000;
  LUT4 n287_s2 (
    .F(n287_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n207_5) 
);
defparam n287_s2.INIT=16'h1000;
  LUT4 n295_s3 (
    .F(n295_7),
    .I0(n215_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[1]) 
);
defparam n295_s3.INIT=16'h0200;
  LUT4 n773_s2 (
    .F(n773_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n725_5) 
);
defparam n773_s2.INIT=16'h1000;
  LUT4 n578_s2 (
    .F(n578_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n530_7) 
);
defparam n578_s2.INIT=16'h1000;
  LUT4 n303_s2 (
    .F(n303_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n207_5) 
);
defparam n303_s2.INIT=16'h1000;
  LUT4 n311_s3 (
    .F(n311_7),
    .I0(n215_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[0]) 
);
defparam n311_s3.INIT=16'h0200;
  LUT4 n781_s2 (
    .F(n781_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n725_5) 
);
defparam n781_s2.INIT=16'h0100;
  LUT4 n586_s2 (
    .F(n586_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n530_7) 
);
defparam n586_s2.INIT=16'h0100;
  LUT4 n319_s2 (
    .F(n319_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n207_5) 
);
defparam n319_s2.INIT=16'h0100;
  LUT4 n327_s3 (
    .F(n327_7),
    .I0(n215_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n327_s3.INIT=16'h0002;
  LUT4 n1163_s5 (
    .F(n1163_12),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1163_s5.INIT=16'hE000;
  LUT4 n1025_s2 (
    .F(n1025_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_sprite_mode2),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_color_4[3]) 
);
defparam n1025_s2.INIT=16'h4500;
  LUT4 n1026_s2 (
    .F(n1026_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_sprite_mode2),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_color_4[2]) 
);
defparam n1026_s2.INIT=16'h4500;
  LUT4 n1027_s2 (
    .F(n1027_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_sprite_mode2),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_color_4[1]) 
);
defparam n1027_s2.INIT=16'h4500;
  LUT4 n1028_s3 (
    .F(n1028_9),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_sprite_mode2),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_color_4[0]) 
);
defparam n1028_s3.INIT=16'h4500;
  LUT4 n530_s3 (
    .F(n530_7),
    .I0(ff_active),
    .I1(n481_6),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n530_s3.INIT=16'h8000;
  LUT4 n902_s3 (
    .F(n902_9),
    .I0(ff_active_11),
    .I1(ff_active_33),
    .I2(reg_display_on),
    .I3(n870_16) 
);
defparam n902_s3.INIT=16'hF044;
  LUT4 n1060_s4 (
    .F(n1060_10),
    .I0(n361_6),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_color_en),
    .I3(n870_16) 
);
defparam n1060_s4.INIT=16'h00F4;
  LUT3 ff_pre_pixel_color_en_s6 (
    .F(ff_pre_pixel_color_en_14),
    .I0(n870_16),
    .I1(n361_6),
    .I2(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s6.INIT=8'hEF;
  LUT4 n1249_s3 (
    .F(n1249_9),
    .I0(ff_pre_pixel_color_en),
    .I1(n361_6),
    .I2(ff_last_cc_base_pixel),
    .I3(w_color_4[6]) 
);
defparam n1249_s3.INIT=16'h30DC;
  LUT4 n1272_s4 (
    .F(n1272_10),
    .I0(ff_pixel_color_en),
    .I1(ff_pre_pixel_color_en),
    .I2(n870_16),
    .I3(n361_6) 
);
defparam n1272_s4.INIT=16'h0C0A;
  LUT4 n1273_s4 (
    .F(n1273_10),
    .I0(ff_pixel_color[3]),
    .I1(ff_pre_pixel_color[3]),
    .I2(n870_16),
    .I3(n361_6) 
);
defparam n1273_s4.INIT=16'h0C0A;
  LUT4 n1274_s4 (
    .F(n1274_10),
    .I0(ff_pixel_color[2]),
    .I1(ff_pre_pixel_color[2]),
    .I2(n870_16),
    .I3(n361_6) 
);
defparam n1274_s4.INIT=16'h0C0A;
  LUT4 n1275_s4 (
    .F(n1275_10),
    .I0(ff_pixel_color[1]),
    .I1(ff_pre_pixel_color[1]),
    .I2(n870_16),
    .I3(n361_6) 
);
defparam n1275_s4.INIT=16'h0C0A;
  LUT4 n1276_s4 (
    .F(n1276_10),
    .I0(ff_pixel_color[0]),
    .I1(ff_pre_pixel_color[0]),
    .I2(n870_16),
    .I3(n361_6) 
);
defparam n1276_s4.INIT=16'h0C0A;
  LUT4 n279_s4 (
    .F(n279_9),
    .I0(n215_5),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[1]) 
);
defparam n279_s4.INIT=16'h2000;
  LUT4 n271_s2 (
    .F(n271_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n207_5) 
);
defparam n271_s2.INIT=16'h4000;
  LUT4 n562_s2 (
    .F(n562_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n530_7) 
);
defparam n562_s2.INIT=16'h4000;
  LUT4 n757_s2 (
    .F(n757_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n725_5) 
);
defparam n757_s2.INIT=16'h4000;
  LUT4 n215_s5 (
    .F(n215_10),
    .I0(n215_5),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[1]) 
);
defparam n215_s5.INIT=16'h8000;
  LUT4 n207_s3 (
    .F(n207_7),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n207_5) 
);
defparam n207_s3.INIT=16'h8000;
  LUT4 n530_s4 (
    .F(n530_9),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n530_7) 
);
defparam n530_s4.INIT=16'h8000;
  LUT4 n725_s3 (
    .F(n725_7),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n725_5) 
);
defparam n725_s3.INIT=16'h8000;
  LUT4 n1163_s6 (
    .F(n1163_14),
    .I0(n1130_44),
    .I1(n1232_20),
    .I2(w_screen_pos_x_Z[10]),
    .I3(n1163_12) 
);
defparam n1163_s6.INIT=16'h0770;
  LUT4 n1166_s3 (
    .F(n1166_9),
    .I0(n1130_44),
    .I1(n1232_20),
    .I2(w_screen_pos_x_Z[7]),
    .I3(w_screen_pos_x_Z[6]) 
);
defparam n1166_s3.INIT=16'h7007;
  LUT3 n1167_s4 (
    .F(n1167_10),
    .I0(w_screen_pos_x_Z[6]),
    .I1(n1130_44),
    .I2(n1232_20) 
);
defparam n1167_s4.INIT=8'h15;
  LUT3 n1168_s3 (
    .F(n1168_9),
    .I0(n1130_44),
    .I1(n1232_20),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam n1168_s3.INIT=8'h70;
  LUT3 n1169_s3 (
    .F(n1169_9),
    .I0(n1130_44),
    .I1(n1232_20),
    .I2(w_screen_pos_x_Z[4]) 
);
defparam n1169_s3.INIT=8'h70;
  LUT4 n1171_s3 (
    .F(n1171_9),
    .I0(n1130_44),
    .I1(n1232_20),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1172_10) 
);
defparam n1171_s3.INIT=16'h7000;
  LUT4 n1172_s5 (
    .F(n1172_12),
    .I0(n1130_44),
    .I1(n1232_20),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1172_10) 
);
defparam n1172_s5.INIT=16'h0770;
  LUT4 n1175_s3 (
    .F(n1175_9),
    .I0(n1130_44),
    .I1(n1232_20),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1175_s3.INIT=16'h0770;
  LUT3 n1176_s3 (
    .F(n1176_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(n1130_44),
    .I2(n1232_20) 
);
defparam n1176_s3.INIT=8'h15;
  LUT3 n1177_s3 (
    .F(n1177_9),
    .I0(n1130_44),
    .I1(n1232_20),
    .I2(w_pixel_pos_y_Z[2]) 
);
defparam n1177_s3.INIT=8'h70;
  LUT3 n1178_s3 (
    .F(n1178_9),
    .I0(n1130_44),
    .I1(n1232_20),
    .I2(w_pixel_pos_y_Z[1]) 
);
defparam n1178_s3.INIT=8'h70;
  LUT3 n1179_s3 (
    .F(n1179_9),
    .I0(n1130_44),
    .I1(n1232_20),
    .I2(w_pixel_pos_y_Z[0]) 
);
defparam n1179_s3.INIT=8'h70;
  LUT4 ff_sprite_collision_x_8_s5 (
    .F(ff_sprite_collision_x_8_9),
    .I0(ff_sprite_collision_8),
    .I1(n1130_44),
    .I2(n1232_20),
    .I3(n1199_9) 
);
defparam ff_sprite_collision_x_8_s5.INIT=16'hEA00;
  LUT4 ff_sprite_collision_s9 (
    .F(ff_sprite_collision_13),
    .I0(n1130_44),
    .I1(n1232_20),
    .I2(ff_sprite_collision_8),
    .I3(n1199_9) 
);
defparam ff_sprite_collision_s9.INIT=16'h70FF;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n327_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n303_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n311_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n295_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n279_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n255_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n263_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n239_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n247_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n223_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n231_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_6_s0 (
    .Q(ff_color0[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_5_s0 (
    .Q(ff_color0[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_6_s0 (
    .Q(ff_color1[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_5_s0 (
    .Q(ff_color1[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_6_s0 (
    .Q(ff_color2[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_5_s0 (
    .Q(ff_color2[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_6_s0 (
    .Q(ff_color3[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_5_s0 (
    .Q(ff_color3[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_6_s0 (
    .Q(ff_color4[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_5_s0 (
    .Q(ff_color4[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_6_s0 (
    .Q(ff_color5[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_5_s0 (
    .Q(ff_color5[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_6_s0 (
    .Q(ff_color6[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_5_s0 (
    .Q(ff_color6[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_6_s0 (
    .Q(ff_color7[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_5_s0 (
    .Q(ff_color7[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n530_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_visible_planes_3_s0 (
    .Q(ff_visible_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n870_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_visible_planes_2_s0 (
    .Q(ff_visible_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n870_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_visible_planes_1_s0 (
    .Q(ff_visible_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n870_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_visible_planes_0_s0 (
    .Q(ff_visible_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n870_16),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1024_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(n1025_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(n1026_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(n1027_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(n1028_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1161_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1162_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1163_14),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1164_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1165_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1166_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1167_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1168_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1169_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1171_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1172_12),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1173_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1174_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1175_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1176_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1177_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1178_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1179_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n319_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1061_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1062_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1063_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1064_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1199_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_13),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n912_10),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n913_12),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n914_9),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_0_s1 (
    .Q(ff_current_plane[0]),
    .D(n915_9),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFC ff_active_s6 (
    .Q(ff_active_33),
    .D(n902_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_active_s6.INIT=1'b0;
  DFFC ff_pre_pixel_color_en_s5 (
    .Q(ff_pre_pixel_color_en),
    .D(n1060_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s5.INIT=1'b0;
  DFFC ff_last_cc_base_pixel_s4 (
    .Q(ff_last_cc_base_pixel),
    .D(n1249_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_last_cc_base_pixel_s4.INIT=1'b0;
  DFFC ff_pixel_color_en_s4 (
    .Q(ff_pixel_color_en),
    .D(n1272_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s4.INIT=1'b0;
  DFFC ff_pixel_color_3_s3 (
    .Q(ff_pixel_color[3]),
    .D(n1273_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s3.INIT=1'b0;
  DFFC ff_pixel_color_2_s3 (
    .Q(ff_pixel_color[2]),
    .D(n1274_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s3.INIT=1'b0;
  DFFC ff_pixel_color_1_s3 (
    .Q(ff_pixel_color[1]),
    .D(n1275_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s3.INIT=1'b0;
  DFFC ff_pixel_color_0_s3 (
    .Q(ff_pixel_color[0]),
    .D(n1276_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n975_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n929_s0 (
    .SUM(n929_1_SUM),
    .COUT(n929_3),
    .I0(ff_current_plane[0]),
    .I1(ff_visible_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n929_s0.ALU_MODE=3;
  ALU n930_s0 (
    .SUM(n930_1_SUM),
    .COUT(n930_3),
    .I0(ff_current_plane[1]),
    .I1(ff_visible_planes[1]),
    .I3(GND),
    .CIN(n929_3) 
);
defparam n930_s0.ALU_MODE=3;
  ALU n931_s0 (
    .SUM(n931_1_SUM),
    .COUT(n931_3),
    .I0(ff_current_plane[2]),
    .I1(ff_visible_planes[2]),
    .I3(GND),
    .CIN(n930_3) 
);
defparam n931_s0.ALU_MODE=3;
  ALU n932_s0 (
    .SUM(n932_1_SUM),
    .COUT(n933_2),
    .I0(ff_current_plane[3]),
    .I1(ff_visible_planes[3]),
    .I3(GND),
    .CIN(n931_3) 
);
defparam n932_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_6_s14 (
    .O(w_color_6_15),
    .I0(w_color_6_10),
    .I1(w_color_6_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_6_s15 (
    .O(w_color_6_17),
    .I0(w_color_6_12),
    .I1(w_color_6_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s14 (
    .O(w_color_3_15),
    .I0(w_color_3_10),
    .I1(w_color_3_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s15 (
    .O(w_color_3_17),
    .I0(w_color_3_12),
    .I1(w_color_3_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s14 (
    .O(w_color_2_15),
    .I0(w_color_2_10),
    .I1(w_color_2_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s15 (
    .O(w_color_2_17),
    .I0(w_color_2_12),
    .I1(w_color_2_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s14 (
    .O(w_color_1_15),
    .I0(w_color_1_10),
    .I1(w_color_1_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s15 (
    .O(w_color_1_17),
    .I0(w_color_1_12),
    .I1(w_color_1_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s14 (
    .O(w_color_0_15),
    .I0(w_color_0_10),
    .I1(w_color_0_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s15 (
    .O(w_color_0_17),
    .I0(w_color_0_12),
    .I1(w_color_0_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_5_s30 (
    .O(w_color_5_35),
    .I0(w_color_5_30),
    .I1(w_color_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_5_s31 (
    .O(w_color_5_37),
    .I0(w_color_5_32),
    .I1(w_color_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_6_s13 (
    .O(w_color_4[6]),
    .I0(w_color_6_15),
    .I1(w_color_6_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s13 (
    .O(w_color_4[3]),
    .I0(w_color_3_15),
    .I1(w_color_3_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s13 (
    .O(w_color_4[2]),
    .I0(w_color_2_15),
    .I1(w_color_2_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s13 (
    .O(w_color_4[1]),
    .I0(w_color_1_15),
    .I1(w_color_1_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s13 (
    .O(w_color_4[0]),
    .I0(w_color_0_15),
    .I1(w_color_0_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_5_s29 (
    .O(w_color_4[5]),
    .I0(w_color_5_35),
    .I1(w_color_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  w_screen_v_active,
  reg_display_on,
  n144_4,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  w_screen_mode_3_3,
  ff_next_vram2_7_10,
  n1778_6,
  ff_state_1_7,
  ff_reset_n2_1,
  n1778_4,
  n1130_44,
  n1232_20,
  n361_6,
  reg_color0_opaque,
  n1133_37,
  reg_screen_mode,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z,
  w_sprite_vram_rdata8,
  reg_sprite_attribute_table_base_7,
  reg_sprite_attribute_table_base_8,
  reg_sprite_attribute_table_base_10,
  reg_sprite_attribute_table_base_11,
  reg_sprite_attribute_table_base_12,
  reg_sprite_attribute_table_base_13,
  reg_sprite_attribute_table_base_14,
  reg_sprite_attribute_table_base_15,
  reg_sprite_attribute_table_base_16,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sprite_mode2,
  w_sprite_mode2_4,
  ff_vram_valid,
  n481_6,
  n358_8,
  w_ic_vram_valid,
  n1267_5,
  n1333_21,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1199_9,
  w_selected_plane_num,
  ff_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input w_screen_v_active;
input reg_display_on;
input n144_4;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input w_screen_mode_3_3;
input ff_next_vram2_7_10;
input n1778_6;
input ff_state_1_7;
input ff_reset_n2_1;
input n1778_4;
input n1130_44;
input n1232_20;
input n361_6;
input reg_color0_opaque;
input n1133_37;
input [4:0] reg_screen_mode;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [7:0] w_sprite_vram_rdata8;
input reg_sprite_attribute_table_base_7;
input reg_sprite_attribute_table_base_8;
input reg_sprite_attribute_table_base_10;
input reg_sprite_attribute_table_base_11;
input reg_sprite_attribute_table_base_12;
input reg_sprite_attribute_table_base_13;
input reg_sprite_attribute_table_base_14;
input reg_sprite_attribute_table_base_15;
input reg_sprite_attribute_table_base_16;
input [17:11] reg_sprite_pattern_generator_table_base;
input [1:0] ff_status_register_pointer;
output w_sprite_mode2;
output w_sprite_mode2_4;
output ff_vram_valid;
output n481_6;
output n358_8;
output w_ic_vram_valid;
output n1267_5;
output n1333_21;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1199_9;
output [4:0] w_selected_plane_num;
output [17:0] ff_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_selected_en;
wire ff_active;
wire n870_16;
wire n1333_18;
wire n1267_4;
wire n215_8;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [1:0] ff_state;
wire [2:0] w_makeup_plane;
wire [7:0] w_color;
wire [7:0] w_pattern;
wire VCC;
wire GND;
  LUT4 w_sprite_mode2_s0 (
    .F(w_sprite_mode2),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam w_sprite_mode2_s0.INIT=16'hBC00;
  LUT2 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam w_sprite_mode2_s1.INIT=4'h1;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .n144_4(n144_4),
    .reg_sprite_magify(reg_sprite_magify),
    .n1267_4(n1267_4),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n870_16(n870_16),
    .w_sprite_mode2(w_sprite_mode2),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .ff_next_vram2_7_10(ff_next_vram2_7_10),
    .n1778_6(n1778_6),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_7(w_screen_pos_x_Z[7]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_screen_pos_x_Z_13(w_screen_pos_x_Z[13]),
    .reg_screen_mode(reg_screen_mode[0]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .n481_6(n481_6),
    .n358_8(n358_8),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_selected_en(w_selected_en),
    .reg_display_on(reg_display_on),
    .n1778_4(n1778_4),
    .w_screen_v_active(w_screen_v_active),
    .n1778_6(n1778_6),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n144_4(n144_4),
    .n215_8(n215_8),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:7]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_attribute_table_base_7(reg_sprite_attribute_table_base_7),
    .reg_sprite_attribute_table_base_8(reg_sprite_attribute_table_base_8),
    .reg_sprite_attribute_table_base_10(reg_sprite_attribute_table_base_10),
    .reg_sprite_attribute_table_base_11(reg_sprite_attribute_table_base_11),
    .reg_sprite_attribute_table_base_12(reg_sprite_attribute_table_base_12),
    .reg_sprite_attribute_table_base_13(reg_sprite_attribute_table_base_13),
    .reg_sprite_attribute_table_base_14(reg_sprite_attribute_table_base_14),
    .reg_sprite_attribute_table_base_15(reg_sprite_attribute_table_base_15),
    .reg_sprite_attribute_table_base_16(reg_sprite_attribute_table_base_16),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[17:11]),
    .w_selected_count(w_selected_count[3:0]),
    .ff_active(ff_active),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n870_16(n870_16),
    .n1333_18(n1333_18),
    .n1267_4(n1267_4),
    .n1267_5(n1267_5),
    .n1333_21(n1333_21),
    .w_plane_x(w_plane_x[7:0]),
    .ff_state(ff_state[1:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_vram_address(ff_vram_address[17:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_5(w_color[5]),
    .w_color_6(w_color[6]),
    .w_color_7(w_color[7]),
    .w_pattern(w_pattern[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n870_16(n870_16),
    .ff_state_1_7(ff_state_1_7),
    .reg_sprite_magify(reg_sprite_magify),
    .ff_active(ff_active),
    .n481_6(n481_6),
    .n1130_44(n1130_44),
    .n1232_20(n1232_20),
    .n361_6(n361_6),
    .w_sprite_mode2(w_sprite_mode2),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_sprite_16x16(reg_sprite_16x16),
    .w_screen_v_active(w_screen_v_active),
    .n1333_18(n1333_18),
    .n1333_21(n1333_21),
    .n1133_37(n1133_37),
    .reg_display_on(reg_display_on),
    .w_pattern(w_pattern[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_5(w_color[5]),
    .w_color_6(w_color[6]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:2]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_state(ff_state[1:0]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1199_9(n1199_9),
    .n215_8(n215_8),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_50hz_mode,
  n1232_14,
  reg_interlace_mode,
  n144_4,
  reg_display_on,
  n535_4,
  w_address_s_pre_17_5,
  ff_vram_address_17_7,
  n1980_102,
  w_next_0_4,
  w_next_0_5,
  reg_left_mask,
  reg_scroll_planes,
  reg_interleaving_mode,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  ff_reset_n2_1,
  n1130_44,
  n1232_20,
  n361_6,
  reg_color0_opaque,
  n1133_37,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  reg_text_back_color,
  reg_color_table_base,
  reg_pattern_name_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_attribute_table_base_7,
  reg_sprite_attribute_table_base_8,
  reg_sprite_attribute_table_base_10,
  reg_sprite_attribute_table_base_11,
  reg_sprite_attribute_table_base_12,
  reg_sprite_attribute_table_base_13,
  reg_sprite_attribute_table_base_14,
  reg_sprite_attribute_table_base_15,
  reg_sprite_attribute_table_base_16,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_pre_vram_refresh,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  ff_v_active_8,
  w_screen_mode_vram_valid,
  w_screen_mode_display_color_en,
  n566_31,
  w_screen_mode_3_3,
  n2043_5,
  ff_next_vram2_7_10,
  n2043_6,
  n878_27,
  n2043_8,
  w_sprite_mode2,
  w_sprite_mode2_4,
  ff_vram_valid,
  n358_8,
  w_ic_vram_valid,
  n1333_21,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1199_9,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  w_pixel_phase_x,
  w_selected_plane_num,
  ff_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_50hz_mode;
input n1232_14;
input reg_interlace_mode;
input n144_4;
input reg_display_on;
input n535_4;
input w_address_s_pre_17_5;
input ff_vram_address_17_7;
input n1980_102;
input w_next_0_4;
input w_next_0_5;
input reg_left_mask;
input reg_scroll_planes;
input reg_interleaving_mode;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input ff_reset_n2_1;
input n1130_44;
input n1232_20;
input n361_6;
input reg_color0_opaque;
input n1133_37;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [17:11] reg_pattern_generator_table_base;
input [7:0] reg_text_back_color;
input [17:6] reg_color_table_base;
input [17:10] reg_pattern_name_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input reg_sprite_attribute_table_base_7;
input reg_sprite_attribute_table_base_8;
input reg_sprite_attribute_table_base_10;
input reg_sprite_attribute_table_base_11;
input reg_sprite_attribute_table_base_12;
input reg_sprite_attribute_table_base_13;
input reg_sprite_attribute_table_base_14;
input reg_sprite_attribute_table_base_15;
input reg_sprite_attribute_table_base_16;
input [17:11] reg_sprite_pattern_generator_table_base;
input [1:0] ff_status_register_pointer;
output w_pre_vram_refresh;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output ff_v_active_8;
output w_screen_mode_vram_valid;
output w_screen_mode_display_color_en;
output n566_31;
output w_screen_mode_3_3;
output n2043_5;
output ff_next_vram2_7_10;
output n2043_6;
output n878_27;
output n2043_8;
output w_sprite_mode2;
output w_sprite_mode2_4;
output ff_vram_valid;
output n358_8;
output w_ic_vram_valid;
output n1333_21;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1199_9;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:0] w_screen_pos_y;
output [17:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [1:0] w_pixel_phase_x;
output [4:0] w_selected_plane_num;
output [17:0] ff_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_interleaving_page;
wire ff_state_1_7;
wire n1778_4;
wire n1778_6;
wire n481_6;
wire n1267_5;
wire [2:0] w_horizontal_offset_l;
wire [7:3] w_screen_pos_y_Z;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire [0:0] ff_blink_base;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .n1232_14(n1232_14),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .ff_interleaving_page(ff_interleaving_page),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .ff_v_active_8(ff_v_active_8),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .ff_blink_base(ff_blink_base[0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n144_4(n144_4),
    .reg_display_on(reg_display_on),
    .n535_4(n535_4),
    .w_address_s_pre_17_5(w_address_s_pre_17_5),
    .ff_vram_address_17_7(ff_vram_address_17_7),
    .n358_8(n358_8),
    .n1267_5(n1267_5),
    .w_screen_v_active(w_screen_v_active),
    .n1980_102(n1980_102),
    .n481_6(n481_6),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_sprite_mode2(w_sprite_mode2),
    .n1333_21(n1333_21),
    .w_next_0_4(w_next_0_4),
    .w_next_0_5(w_next_0_5),
    .ff_interleaving_page(ff_interleaving_page),
    .reg_left_mask(reg_left_mask),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[17:11]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_color_table_base(reg_color_table_base[17:6]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[17:10]),
    .ff_blink_base(ff_blink_base[0]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .ff_state_1_7(ff_state_1_7),
    .n566_31(n566_31),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .n2043_5(n2043_5),
    .n1778_4(n1778_4),
    .ff_next_vram2_7_10(ff_next_vram2_7_10),
    .n2043_6(n2043_6),
    .n1778_6(n1778_6),
    .n878_27(n878_27),
    .n2043_8(n2043_8),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[17:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .n144_4(n144_4),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .ff_next_vram2_7_10(ff_next_vram2_7_10),
    .n1778_6(n1778_6),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1778_4(n1778_4),
    .n1130_44(n1130_44),
    .n1232_20(n1232_20),
    .n361_6(n361_6),
    .reg_color0_opaque(reg_color0_opaque),
    .n1133_37(n1133_37),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_attribute_table_base_7(reg_sprite_attribute_table_base_7),
    .reg_sprite_attribute_table_base_8(reg_sprite_attribute_table_base_8),
    .reg_sprite_attribute_table_base_10(reg_sprite_attribute_table_base_10),
    .reg_sprite_attribute_table_base_11(reg_sprite_attribute_table_base_11),
    .reg_sprite_attribute_table_base_12(reg_sprite_attribute_table_base_12),
    .reg_sprite_attribute_table_base_13(reg_sprite_attribute_table_base_13),
    .reg_sprite_attribute_table_base_14(reg_sprite_attribute_table_base_14),
    .reg_sprite_attribute_table_base_15(reg_sprite_attribute_table_base_15),
    .reg_sprite_attribute_table_base_16(reg_sprite_attribute_table_base_16),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[17:11]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_sprite_mode2(w_sprite_mode2),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .n481_6(n481_6),
    .n358_8(n358_8),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1267_5(n1267_5),
    .n1333_21(n1333_21),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1199_9(n1199_9),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .ff_vram_address(ff_vram_address[17:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_start,
  ff_cache_flush_start,
  ff_cache_vram_valid,
  ff_cache_vram_write,
  w_command_vram_rdata_en,
  n386_7,
  w_pulse1,
  ff_vram_valid_8,
  ff_cache_vram_address,
  w_command_vram_rdata,
  ff_cache_vram_wdata,
  w_screen_pos_x_Z,
  w_command_vram_write,
  w_command_vram_valid,
  w_cache_flush_end,
  n5388_7,
  w_cache_vram_rdata_en,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata
)
;
input clk85m;
input n36_6;
input ff_start;
input ff_cache_flush_start;
input ff_cache_vram_valid;
input ff_cache_vram_write;
input w_command_vram_rdata_en;
input n386_7;
input w_pulse1;
input ff_vram_valid_8;
input [17:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [7:0] ff_cache_vram_wdata;
input [3:3] w_screen_pos_x_Z;
output w_command_vram_write;
output w_command_vram_valid;
output w_cache_flush_end;
output n5388_7;
output w_cache_vram_rdata_en;
output [17:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
wire n85_6;
wire n85_7;
wire n86_6;
wire n86_7;
wire n87_6;
wire n87_7;
wire n88_6;
wire n88_7;
wire n89_6;
wire n89_7;
wire n90_6;
wire n90_7;
wire n91_6;
wire n91_7;
wire n92_6;
wire n92_7;
wire n93_6;
wire n93_7;
wire n94_6;
wire n94_7;
wire n95_6;
wire n95_7;
wire n96_6;
wire n96_7;
wire n97_6;
wire n97_7;
wire n98_6;
wire n98_7;
wire n99_6;
wire n99_7;
wire n100_6;
wire n100_7;
wire n101_6;
wire n101_7;
wire n102_6;
wire n102_7;
wire n103_6;
wire n103_7;
wire n104_6;
wire n104_7;
wire n105_6;
wire n105_7;
wire n106_6;
wire n106_7;
wire n107_6;
wire n107_7;
wire n108_6;
wire n108_7;
wire n109_6;
wire n109_7;
wire n110_6;
wire n110_7;
wire n111_6;
wire n111_7;
wire n112_6;
wire n112_7;
wire n113_6;
wire n113_7;
wire n114_6;
wire n114_7;
wire n115_6;
wire n115_7;
wire n116_6;
wire n116_7;
wire n117_6;
wire n117_7;
wire n118_6;
wire n118_7;
wire n119_6;
wire n119_7;
wire n120_6;
wire n120_7;
wire n121_6;
wire n121_7;
wire n122_6;
wire n122_7;
wire n123_6;
wire n123_7;
wire n124_6;
wire n124_7;
wire n125_6;
wire n125_7;
wire n126_6;
wire n126_7;
wire n127_6;
wire n127_7;
wire n128_6;
wire n128_7;
wire n129_6;
wire n129_7;
wire n130_6;
wire n130_7;
wire n131_6;
wire n131_7;
wire n132_6;
wire n132_7;
wire n476_6;
wire n476_7;
wire n479_6;
wire n479_7;
wire n480_6;
wire n480_7;
wire n481_6;
wire n481_7;
wire n482_6;
wire n482_7;
wire n483_6;
wire n483_7;
wire n484_6;
wire n484_7;
wire n485_6;
wire n485_7;
wire n486_6;
wire n486_7;
wire n519_6;
wire n519_7;
wire n522_6;
wire n522_7;
wire n523_6;
wire n523_7;
wire n524_6;
wire n524_7;
wire n525_6;
wire n525_7;
wire n526_6;
wire n526_7;
wire n527_6;
wire n527_7;
wire n528_6;
wire n528_7;
wire n529_6;
wire n529_7;
wire n562_6;
wire n562_7;
wire n565_6;
wire n565_7;
wire n566_6;
wire n566_7;
wire n567_6;
wire n567_7;
wire n568_6;
wire n568_7;
wire n569_6;
wire n569_7;
wire n570_6;
wire n570_7;
wire n571_6;
wire n571_7;
wire n572_6;
wire n572_7;
wire n605_6;
wire n605_7;
wire n608_6;
wire n608_7;
wire n609_6;
wire n609_7;
wire n610_6;
wire n610_7;
wire n611_6;
wire n611_7;
wire n612_6;
wire n612_7;
wire n613_6;
wire n613_7;
wire n614_6;
wire n614_7;
wire n615_6;
wire n615_7;
wire n4875_6;
wire n4875_7;
wire n4876_6;
wire n4876_7;
wire n4877_6;
wire n4877_7;
wire n4878_6;
wire n4878_7;
wire n4879_6;
wire n4879_7;
wire n4880_6;
wire n4880_7;
wire n4881_6;
wire n4881_7;
wire n4882_6;
wire n4882_7;
wire w_cache2_hit;
wire n5184_5;
wire n5185_4;
wire n5186_4;
wire n5187_4;
wire n5188_4;
wire n5189_4;
wire n5190_4;
wire n5191_4;
wire n5192_4;
wire n5193_4;
wire n5194_4;
wire n5195_4;
wire n5196_4;
wire n5197_4;
wire n5198_4;
wire n5199_4;
wire n5260_5;
wire n5261_4;
wire n5262_4;
wire n5263_4;
wire n5264_4;
wire n5265_4;
wire n5266_4;
wire n5267_4;
wire n5268_5;
wire n5269_4;
wire n5270_4;
wire n5271_4;
wire n5272_4;
wire n5273_4;
wire n5274_4;
wire n5275_4;
wire n5276_5;
wire n5277_4;
wire n5278_4;
wire n5279_4;
wire n5280_4;
wire n5281_4;
wire n5282_4;
wire n5283_4;
wire n5284_5;
wire n5285_4;
wire n5286_4;
wire n5287_4;
wire n5288_4;
wire n5289_4;
wire n5290_4;
wire n5291_4;
wire n5965_9;
wire n5966_9;
wire n5967_9;
wire n5968_9;
wire n5969_9;
wire n5970_9;
wire n5971_9;
wire n5972_9;
wire n5973_9;
wire n5974_9;
wire n5975_9;
wire n5976_9;
wire n5977_9;
wire n5978_9;
wire n5979_9;
wire n5980_9;
wire n5981_4;
wire n5982_4;
wire n5983_4;
wire n5984_4;
wire n5985_4;
wire n5986_4;
wire n5987_4;
wire n5988_4;
wire n5989_4;
wire n5990_4;
wire n5991_4;
wire n5992_4;
wire n5993_4;
wire n5994_4;
wire n5995_4;
wire n5996_4;
wire n5997_4;
wire n5998_4;
wire n5999_4;
wire n6000_4;
wire n6001_4;
wire n6002_4;
wire n6003_4;
wire n6004_4;
wire n6005_4;
wire n6006_4;
wire n6007_4;
wire n6008_4;
wire n6009_4;
wire n6010_4;
wire n6011_4;
wire n6012_4;
wire n6013_9;
wire n6014_9;
wire n6015_9;
wire n6016_9;
wire ff_cache0_already_read_8;
wire ff_cache1_already_read_8;
wire ff_cache2_already_read_8;
wire ff_cache3_already_read_9;
wire ff_flush_state_1_7;
wire n6823_7;
wire ff_vram_wdata_31_7;
wire ff_cache0_address_16_10;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_address_17_10;
wire ff_cache1_data_31_10;
wire ff_cache1_data_23_10;
wire ff_cache1_data_15_10;
wire ff_cache1_data_7_10;
wire ff_cache2_address_17_10;
wire ff_cache2_data_31_10;
wire ff_cache2_data_23_10;
wire ff_cache2_data_15_10;
wire ff_cache2_data_7_10;
wire ff_cache3_address_17_10;
wire ff_cache3_data_31_10;
wire ff_cache3_data_23_10;
wire ff_cache3_data_15_10;
wire ff_cache3_data_7_10;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_busy_8;
wire ff_cache0_data_mask_2_11;
wire ff_cache0_data_mask_1_10;
wire ff_cache0_data_mask_0_10;
wire ff_cache0_data_mask_3_10;
wire ff_vram_valid_7;
wire ff_cache1_data_mask_3_12;
wire ff_cache1_data_mask_2_11;
wire ff_cache1_data_mask_1_11;
wire ff_cache1_data_mask_0_11;
wire ff_cache2_data_mask_3_12;
wire ff_cache2_data_mask_2_11;
wire ff_cache2_data_mask_1_11;
wire ff_cache2_data_mask_0_11;
wire n6535_8;
wire n6533_10;
wire n6826_9;
wire n6824_11;
wire n6823_9;
wire n6822_10;
wire n5964_9;
wire n5114_8;
wire n5115_7;
wire n5116_7;
wire n5117_7;
wire n5118_7;
wire n5119_7;
wire n5120_7;
wire n5121_7;
wire n1387_4;
wire n5965_10;
wire n5965_11;
wire n5965_12;
wire n5966_10;
wire n5966_11;
wire n5966_12;
wire n5967_10;
wire n5967_11;
wire n5967_12;
wire n5968_10;
wire n5968_11;
wire n5968_12;
wire n5969_10;
wire n5969_11;
wire n5970_10;
wire n5970_12;
wire n5971_10;
wire n5971_11;
wire n5971_12;
wire n5971_13;
wire n5972_10;
wire n5972_11;
wire n5972_12;
wire n5973_10;
wire n5973_11;
wire n5974_10;
wire n5974_11;
wire n5974_12;
wire n5975_10;
wire n5975_11;
wire n5975_12;
wire n5976_10;
wire n5976_11;
wire n5976_12;
wire n5977_10;
wire n5977_11;
wire n5978_10;
wire n5978_11;
wire n5978_12;
wire n5979_10;
wire n5979_11;
wire n5980_10;
wire n5980_11;
wire n5981_6;
wire n5981_7;
wire n5981_8;
wire n5982_6;
wire n5982_7;
wire n5983_5;
wire n5983_6;
wire n5984_5;
wire n5984_6;
wire n5984_7;
wire n5985_5;
wire n5985_6;
wire n5986_5;
wire n5986_6;
wire n5986_7;
wire n5987_5;
wire n5987_6;
wire n5988_5;
wire n5988_6;
wire n5988_7;
wire n5988_8;
wire n5989_6;
wire n5989_8;
wire n5990_6;
wire n5990_7;
wire n5991_5;
wire n5991_6;
wire n5992_5;
wire n5992_6;
wire n5993_5;
wire n5993_6;
wire n5994_5;
wire n5994_6;
wire n5995_5;
wire n5995_6;
wire n5996_5;
wire n5996_8;
wire n5997_5;
wire n5997_6;
wire n5998_5;
wire n5998_6;
wire n5998_7;
wire n5999_5;
wire n5999_6;
wire n6000_5;
wire n6000_6;
wire n6001_5;
wire n6001_6;
wire n6002_6;
wire n6002_7;
wire n6003_5;
wire n6003_6;
wire n6004_5;
wire n6004_6;
wire n6005_5;
wire n6005_6;
wire n6006_6;
wire n6006_7;
wire n6007_5;
wire n6007_6;
wire n6008_5;
wire n6008_6;
wire n6009_5;
wire n6009_6;
wire n6009_7;
wire n6010_5;
wire n6010_6;
wire n6011_5;
wire n6011_6;
wire n6012_5;
wire n6012_6;
wire n6013_10;
wire n6013_11;
wire n6013_12;
wire n6014_10;
wire n6014_11;
wire n6014_12;
wire n6015_10;
wire n6015_11;
wire n6015_12;
wire n6016_10;
wire n6016_11;
wire n6016_12;
wire ff_cache0_already_read_9;
wire ff_cache1_already_read_10;
wire ff_cache1_already_read_11;
wire ff_cache2_already_read_9;
wire ff_cache3_already_read_10;
wire ff_cache_vram_rdata_en_7;
wire ff_flush_state_2_9;
wire ff_flush_state_2_10;
wire ff_flush_state_2_11;
wire n6822_11;
wire ff_vram_wdata_31_8;
wire ff_cache0_address_16_11;
wire ff_cache0_data_31_11;
wire ff_cache0_data_31_13;
wire ff_cache0_data_23_12;
wire ff_cache0_data_15_12;
wire ff_cache0_data_7_12;
wire ff_cache1_address_17_11;
wire ff_cache1_data_31_11;
wire ff_cache1_data_31_12;
wire ff_cache1_data_23_11;
wire ff_cache1_data_15_11;
wire ff_cache1_data_7_11;
wire ff_cache2_address_17_11;
wire ff_cache2_data_31_11;
wire ff_cache2_data_23_11;
wire ff_cache2_data_15_11;
wire ff_cache2_data_7_11;
wire ff_cache3_address_17_11;
wire ff_cache3_data_31_11;
wire ff_cache3_data_31_12;
wire ff_cache3_data_23_11;
wire ff_cache3_data_15_11;
wire ff_cache3_data_7_11;
wire ff_vram_address_17_15;
wire ff_cache0_data_en_9;
wire ff_cache0_data_en_10;
wire ff_cache1_data_en_9;
wire ff_cache1_data_en_10;
wire ff_cache2_data_en_9;
wire ff_cache2_data_en_10;
wire ff_cache3_data_en_9;
wire ff_busy_9;
wire ff_cache0_data_mask_2_12;
wire ff_cache0_data_mask_2_13;
wire ff_cache0_data_mask_2_15;
wire ff_cache0_data_mask_1_11;
wire ff_cache0_data_mask_0_11;
wire ff_cache3_data_mask_3_13;
wire ff_cache3_data_mask_2_11;
wire ff_cache3_data_mask_1_11;
wire ff_cache3_data_mask_0_11;
wire ff_cache0_data_mask_3_11;
wire ff_vram_valid_8_34;
wire ff_vram_valid_9;
wire ff_cache1_data_mask_3_13;
wire ff_cache1_data_mask_3_14;
wire ff_cache1_data_mask_2_12;
wire ff_cache1_data_mask_1_12;
wire ff_cache1_data_mask_0_12;
wire ff_cache2_data_mask_3_13;
wire ff_cache2_data_mask_3_14;
wire ff_cache2_data_mask_3_15;
wire ff_cache2_data_mask_2_12;
wire ff_cache2_data_mask_1_12;
wire ff_cache2_data_mask_0_12;
wire n6535_10;
wire n6308_8;
wire n6533_11;
wire n6824_12;
wire n6824_13;
wire n6824_14;
wire n6822_14;
wire n5964_11;
wire n5964_12;
wire n5753_9;
wire n5753_10;
wire n5753_11;
wire n5752_9;
wire n5751_9;
wire n5750_9;
wire n5735_9;
wire n5965_13;
wire n5965_14;
wire n5965_15;
wire n5965_16;
wire n5965_17;
wire n5965_18;
wire n5966_13;
wire n5966_14;
wire n5966_15;
wire n5966_16;
wire n5967_13;
wire n5967_14;
wire n5967_15;
wire n5967_16;
wire n5968_13;
wire n5968_14;
wire n5968_15;
wire n5968_16;
wire n5969_12;
wire n5969_13;
wire n5969_14;
wire n5970_14;
wire n5971_14;
wire n5971_16;
wire n5971_17;
wire n5971_18;
wire n5972_13;
wire n5972_14;
wire n5972_15;
wire n5972_16;
wire n5973_12;
wire n5973_13;
wire n5973_14;
wire n5973_15;
wire n5974_13;
wire n5974_14;
wire n5974_15;
wire n5974_16;
wire n5975_13;
wire n5975_14;
wire n5975_15;
wire n5975_16;
wire n5976_13;
wire n5976_14;
wire n5976_15;
wire n5976_16;
wire n5977_12;
wire n5977_13;
wire n5977_14;
wire n5978_13;
wire n5978_14;
wire n5978_15;
wire n5978_16;
wire n5979_12;
wire n5979_13;
wire n5980_12;
wire n5980_13;
wire n5981_12;
wire n5981_13;
wire n5981_14;
wire n5982_8;
wire n5982_9;
wire n5982_11;
wire n5982_12;
wire n5983_7;
wire n5983_8;
wire n5983_10;
wire n5983_11;
wire n5984_10;
wire n5984_12;
wire n5984_13;
wire n5984_14;
wire n5985_7;
wire n5985_9;
wire n5985_11;
wire n5985_12;
wire n5986_14;
wire n5986_15;
wire n5987_7;
wire n5987_8;
wire n5987_10;
wire n5987_11;
wire n5988_11;
wire n5988_13;
wire n5988_14;
wire n5989_12;
wire n5989_13;
wire n5989_14;
wire n5990_11;
wire n5990_12;
wire n5990_13;
wire n5991_7;
wire n5991_8;
wire n5991_9;
wire n5991_10;
wire n5992_7;
wire n5992_8;
wire n5992_10;
wire n5992_11;
wire n5993_7;
wire n5993_8;
wire n5993_10;
wire n5993_11;
wire n5994_7;
wire n5994_8;
wire n5994_10;
wire n5994_11;
wire n5995_7;
wire n5995_8;
wire n5995_9;
wire n5995_10;
wire n5996_9;
wire n5996_10;
wire n5996_12;
wire n5996_14;
wire n5996_15;
wire n5997_9;
wire n5998_9;
wire n5998_10;
wire n5998_12;
wire n5998_13;
wire n5999_7;
wire n5999_8;
wire n5999_10;
wire n5999_11;
wire n6000_7;
wire n6000_8;
wire n6000_10;
wire n6000_11;
wire n6001_8;
wire n6001_9;
wire n6001_10;
wire n6001_11;
wire n6002_11;
wire n6002_12;
wire n6002_13;
wire n6003_7;
wire n6003_10;
wire n6003_11;
wire n6004_7;
wire n6004_8;
wire n6004_11;
wire n6004_12;
wire n6005_8;
wire n6005_9;
wire n6005_10;
wire n6005_11;
wire n6006_11;
wire n6006_12;
wire n6006_13;
wire n6006_14;
wire n6007_7;
wire n6007_8;
wire n6007_10;
wire n6007_11;
wire n6008_7;
wire n6008_8;
wire n6008_10;
wire n6008_11;
wire n6009_10;
wire n6009_12;
wire n6010_7;
wire n6010_8;
wire n6010_10;
wire n6010_11;
wire n6011_7;
wire n6011_8;
wire n6011_10;
wire n6011_11;
wire n6012_8;
wire n6012_9;
wire n6012_10;
wire n6012_11;
wire n6013_13;
wire n6013_14;
wire n6013_15;
wire n6013_16;
wire n6014_15;
wire n6015_14;
wire n6015_15;
wire n6016_13;
wire ff_cache0_already_read_13;
wire ff_cache0_already_read_14;
wire ff_cache1_already_read_12;
wire ff_cache2_already_read_12;
wire ff_cache3_already_read_12;
wire ff_cache_vram_rdata_en_10;
wire n6822_16;
wire n6822_17;
wire n6822_18;
wire ff_vram_wdata_31_9;
wire ff_cache0_address_16_12;
wire ff_cache0_address_16_13;
wire ff_cache1_address_17_12;
wire ff_cache1_address_17_13;
wire ff_cache2_address_17_13;
wire ff_cache2_address_17_14;
wire ff_cache2_address_17_15;
wire ff_cache3_address_17_14;
wire ff_cache1_data_en_11;
wire ff_cache0_data_mask_2_16;
wire ff_cache0_data_mask_2_17;
wire ff_cache3_data_mask_3_14;
wire ff_cache1_data_mask_3_16;
wire n6824_16;
wire n5964_13;
wire n5964_14;
wire n5965_19;
wire n5965_20;
wire n5965_21;
wire n5965_22;
wire n5969_15;
wire n5969_16;
wire n5970_15;
wire n5970_16;
wire n5970_17;
wire n5970_18;
wire n5971_19;
wire n5971_20;
wire n5973_17;
wire n5977_15;
wire n5979_14;
wire n5979_15;
wire n5979_16;
wire n5980_14;
wire n5980_15;
wire n5982_16;
wire n5983_15;
wire n5985_15;
wire n5987_15;
wire n5992_15;
wire n5993_15;
wire n5996_17;
wire n5997_12;
wire n5997_13;
wire n5998_15;
wire n5999_15;
wire n6003_12;
wire n6003_13;
wire n6003_14;
wire n6003_15;
wire n6006_15;
wire n6006_16;
wire n6007_15;
wire n6009_13;
wire n6009_14;
wire n6009_15;
wire n6011_15;
wire n6013_19;
wire n6013_20;
wire n6013_21;
wire n6014_17;
wire n6014_18;
wire n6015_16;
wire n6015_17;
wire n6016_14;
wire n6016_15;
wire n6016_16;
wire ff_cache2_already_read_13;
wire ff_cache_vram_rdata_en_11;
wire ff_cache1_address_17_14;
wire ff_cache0_data_mask_2_18;
wire n6824_17;
wire n5997_14;
wire n5997_15;
wire ff_cache_vram_rdata_en_13;
wire n6014_20;
wire ff_cache2_address_17_17;
wire ff_cache3_already_read_14;
wire ff_cache2_already_read_15;
wire ff_cache3_data_mask_0_13;
wire ff_cache3_data_mask_1_13;
wire ff_cache3_data_mask_2_13;
wire ff_cache3_data_mask_3_18;
wire n5997_17;
wire ff_cache0_already_read_16;
wire ff_cache1_data_31_17;
wire n5985_17;
wire n6308_10;
wire ff_vram_address_17_17;
wire ff_vram_address_17_19;
wire n5970_20;
wire ff_cache0_data_31_15;
wire n5732_10;
wire n5740_11;
wire n5745_11;
wire n5750_11;
wire ff_cache0_data_23_14;
wire n5733_10;
wire n5741_11;
wire n5746_11;
wire n5751_11;
wire ff_cache0_data_15_14;
wire n5734_10;
wire n5742_11;
wire n5747_11;
wire n5752_11;
wire ff_cache0_data_7_14;
wire n5735_11;
wire n5743_11;
wire n5748_11;
wire n5753_13;
wire ff_cache3_address_17_16;
wire n6012_18;
wire n6004_18;
wire n6001_18;
wire n5984_19;
wire ff_cache3_address_17_18;
wire n5973_19;
wire n5971_22;
wire n6535_12;
wire ff_cache1_data_mask_3_19;
wire n5996_19;
wire n5982_18;
wire ff_cache3_data_mask_3_20;
wire ff_cache3_data_31_15;
wire ff_cache2_data_31_14;
wire ff_cache0_already_read_18;
wire ff_cache2_data_mask_3_19;
wire n5964_16;
wire ff_cache0_data_mask_2_20;
wire n6822_20;
wire ff_cache_vram_rdata_en_17;
wire n5989_18;
wire n5970_22;
wire n6821_11;
wire ff_cache1_data_31_19;
wire n6823_13;
wire n5121_10;
wire n6822_24;
wire ff_cache_vram_rdata_en_19;
wire ff_cache1_data_mask_3_21;
wire ff_cache1_data_31_21;
wire n1394_5;
wire n1393_5;
wire n1392_5;
wire n1391_5;
wire n1390_5;
wire n1389_5;
wire n1388_5;
wire n1387_6;
wire ff_cache1_already_read_16;
wire ff_cache2_data_mask_3_21;
wire n6010_17;
wire n6008_17;
wire n6005_17;
wire n6000_17;
wire n5995_18;
wire n5994_17;
wire n5991_18;
wire n6002_17;
wire n5990_17;
wire n5989_20;
wire n5986_18;
wire n5981_18;
wire n5995_20;
wire n5991_20;
wire n5986_20;
wire n6822_26;
wire n6006_18;
wire n6002_19;
wire n5990_19;
wire n5989_22;
wire n5981_20;
wire n6012_20;
wire n6004_20;
wire n6001_20;
wire n5988_18;
wire n6015_19;
wire n5997_19;
wire n6013_23;
wire n6012_22;
wire n6011_17;
wire n6010_19;
wire n6008_19;
wire n6005_19;
wire n6001_22;
wire n6000_19;
wire n5999_17;
wire n5998_18;
wire n5995_22;
wire n5992_17;
wire n5991_22;
wire n5990_21;
wire n5989_24;
wire n5987_17;
wire n5985_19;
wire n5983_17;
wire n5982_20;
wire n6009_17;
wire n6007_17;
wire n6006_20;
wire n6004_22;
wire n6003_17;
wire n6002_21;
wire n5996_21;
wire n5994_19;
wire n5993_17;
wire n5988_20;
wire n5986_22;
wire n5984_21;
wire n5981_22;
wire n6011_19;
wire n6010_21;
wire n6008_21;
wire n6007_19;
wire n6005_21;
wire n6004_24;
wire n6001_24;
wire n5999_19;
wire n5998_20;
wire n5995_24;
wire n5994_21;
wire n5993_19;
wire n5991_24;
wire n5989_26;
wire n5987_19;
wire n5986_24;
wire n5984_23;
wire n5983_19;
wire n5982_22;
wire n6012_24;
wire n6009_19;
wire n6006_22;
wire n6003_19;
wire n6002_23;
wire n6000_21;
wire n5997_21;
wire n5996_23;
wire n5992_19;
wire n5990_23;
wire n5988_22;
wire n5985_21;
wire n5981_24;
wire n6009_21;
wire n6013_25;
wire n6012_26;
wire n6010_23;
wire n6007_21;
wire n6004_26;
wire n6002_25;
wire n6001_26;
wire n6000_23;
wire n5996_25;
wire n5995_26;
wire n5994_23;
wire n5993_21;
wire n5992_21;
wire n5991_26;
wire n5990_25;
wire n5985_23;
wire n5982_24;
wire n5981_26;
wire n6824_19;
wire n6014_22;
wire n6011_21;
wire n6008_23;
wire n6005_23;
wire n5999_21;
wire n5998_22;
wire n5989_28;
wire n5988_24;
wire n5987_21;
wire n5986_26;
wire n5984_25;
wire n5983_21;
wire n6012_28;
wire n6011_23;
wire n6008_25;
wire n6007_23;
wire n6005_25;
wire n6004_28;
wire n6002_27;
wire n6000_25;
wire n5999_23;
wire n5997_23;
wire n5995_28;
wire n5994_25;
wire n5993_23;
wire n5992_23;
wire n5991_28;
wire n5988_26;
wire n5987_23;
wire n5984_27;
wire n5983_23;
wire n5981_28;
wire n6010_25;
wire n6001_28;
wire n5998_24;
wire n5990_27;
wire n5989_30;
wire n5986_28;
wire n5982_26;
wire n6823_15;
wire ff_cache_vram_rdata_en_21;
wire n5984_29;
wire n5986_30;
wire n5996_27;
wire n6006_24;
wire ff_cache_vram_rdata_en_23;
wire ff_cache_vram_rdata_en_25;
wire n5122_10;
wire ff_cache_vram_rdata_7_11;
wire ff_cache3_data_mask_3_22;
wire ff_cache0_already_read_20;
wire ff_cache2_already_read_17;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire ff_busy;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n19_1_SUM;
wire n19_3;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n36_1_SUM;
wire n36_3;
wire n37_1_SUM;
wire n37_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n53_1_SUM;
wire n53_3;
wire n54_1_SUM;
wire n54_3;
wire n55_1_SUM;
wire n55_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n70_1_SUM;
wire n70_3;
wire n71_1_SUM;
wire n71_3;
wire n72_1_SUM;
wire n72_3;
wire n73_1_SUM;
wire n73_3;
wire n85_9;
wire n86_9;
wire n87_9;
wire n88_9;
wire n89_9;
wire n90_9;
wire n91_9;
wire n92_9;
wire n93_9;
wire n94_9;
wire n95_9;
wire n96_9;
wire n97_9;
wire n98_9;
wire n99_9;
wire n100_9;
wire n101_9;
wire n102_9;
wire n103_9;
wire n105_9;
wire n107_9;
wire n108_9;
wire n109_9;
wire n110_9;
wire n111_9;
wire n112_9;
wire n113_9;
wire n114_9;
wire n115_9;
wire n117_9;
wire n118_9;
wire n119_9;
wire n120_9;
wire n121_9;
wire n122_9;
wire n123_9;
wire n124_9;
wire n125_9;
wire n127_9;
wire n128_9;
wire n129_9;
wire n130_9;
wire n131_9;
wire n132_9;
wire n476_9;
wire n479_9;
wire n480_9;
wire n481_9;
wire n482_9;
wire n483_9;
wire n484_9;
wire n485_9;
wire n486_9;
wire n519_9;
wire n522_9;
wire n523_9;
wire n524_9;
wire n525_9;
wire n526_9;
wire n527_9;
wire n528_9;
wire n529_9;
wire n565_9;
wire n566_9;
wire n567_9;
wire n568_9;
wire n569_9;
wire n570_9;
wire n571_9;
wire n572_9;
wire n608_9;
wire n609_9;
wire n610_9;
wire n611_9;
wire n612_9;
wire n613_9;
wire n614_9;
wire n615_9;
wire n4875_9;
wire n4876_9;
wire n4877_9;
wire n4878_9;
wire n4879_9;
wire n4880_9;
wire n4881_9;
wire n4882_9;
wire n1242_3;
wire n1243_3;
wire n1244_3;
wire n1245_3;
wire n1246_3;
wire n1247_3;
wire n1248_3;
wire n1249_3;
wire n5114_6;
wire n5115_5;
wire n5116_5;
wire n5117_5;
wire n5118_5;
wire n5119_5;
wire n5120_5;
wire n5121_5;
wire [17:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [17:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [17:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [17:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [2:0] ff_flush_state;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n85_s6 (
    .F(n85_6),
    .I0(ff_cache0_address[17]),
    .I1(ff_cache1_address[17]),
    .I2(ff_priority[0]) 
);
defparam n85_s6.INIT=8'hCA;
  LUT3 n85_s7 (
    .F(n85_7),
    .I0(ff_cache2_address[17]),
    .I1(ff_cache3_address[17]),
    .I2(ff_priority[0]) 
);
defparam n85_s7.INIT=8'hCA;
  LUT3 n86_s6 (
    .F(n86_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n86_s6.INIT=8'hCA;
  LUT3 n86_s7 (
    .F(n86_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n86_s7.INIT=8'hCA;
  LUT3 n87_s6 (
    .F(n87_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n87_s6.INIT=8'hCA;
  LUT3 n87_s7 (
    .F(n87_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n87_s7.INIT=8'hCA;
  LUT3 n88_s6 (
    .F(n88_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n88_s6.INIT=8'hCA;
  LUT3 n88_s7 (
    .F(n88_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n88_s7.INIT=8'hCA;
  LUT3 n89_s6 (
    .F(n89_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n89_s6.INIT=8'hCA;
  LUT3 n89_s7 (
    .F(n89_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n89_s7.INIT=8'hCA;
  LUT3 n90_s6 (
    .F(n90_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n90_s6.INIT=8'hCA;
  LUT3 n90_s7 (
    .F(n90_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n90_s7.INIT=8'hCA;
  LUT3 n91_s6 (
    .F(n91_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n91_s6.INIT=8'hCA;
  LUT3 n91_s7 (
    .F(n91_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n91_s7.INIT=8'hCA;
  LUT3 n92_s6 (
    .F(n92_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n92_s6.INIT=8'hCA;
  LUT3 n92_s7 (
    .F(n92_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n92_s7.INIT=8'hCA;
  LUT3 n93_s6 (
    .F(n93_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n93_s6.INIT=8'hCA;
  LUT3 n93_s7 (
    .F(n93_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n93_s7.INIT=8'hCA;
  LUT3 n94_s6 (
    .F(n94_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n94_s6.INIT=8'hCA;
  LUT3 n94_s7 (
    .F(n94_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n94_s7.INIT=8'hCA;
  LUT3 n95_s6 (
    .F(n95_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n95_s6.INIT=8'hCA;
  LUT3 n95_s7 (
    .F(n95_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n95_s7.INIT=8'hCA;
  LUT3 n96_s6 (
    .F(n96_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n96_s6.INIT=8'hCA;
  LUT3 n96_s7 (
    .F(n96_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n96_s7.INIT=8'hCA;
  LUT3 n97_s6 (
    .F(n97_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n97_s6.INIT=8'hCA;
  LUT3 n97_s7 (
    .F(n97_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n97_s7.INIT=8'hCA;
  LUT3 n98_s6 (
    .F(n98_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n98_s6.INIT=8'hCA;
  LUT3 n98_s7 (
    .F(n98_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n98_s7.INIT=8'hCA;
  LUT3 n99_s6 (
    .F(n99_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n99_s6.INIT=8'hCA;
  LUT3 n99_s7 (
    .F(n99_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n99_s7.INIT=8'hCA;
  LUT3 n100_s6 (
    .F(n100_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n100_s6.INIT=8'hCA;
  LUT3 n100_s7 (
    .F(n100_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n100_s7.INIT=8'hCA;
  LUT3 n101_s6 (
    .F(n101_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n101_s6.INIT=8'hCA;
  LUT3 n101_s7 (
    .F(n101_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n101_s7.INIT=8'hCA;
  LUT3 n102_s6 (
    .F(n102_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n102_s6.INIT=8'hCA;
  LUT3 n102_s7 (
    .F(n102_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n102_s7.INIT=8'hCA;
  LUT3 n103_s6 (
    .F(n103_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n103_s6.INIT=8'hCA;
  LUT3 n103_s7 (
    .F(n103_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n103_s7.INIT=8'hCA;
  LUT3 n104_s3 (
    .F(n104_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n104_s3.INIT=8'hCA;
  LUT3 n104_s4 (
    .F(n104_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n104_s4.INIT=8'hCA;
  LUT3 n105_s6 (
    .F(n105_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n105_s6.INIT=8'hCA;
  LUT3 n105_s7 (
    .F(n105_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n105_s7.INIT=8'hCA;
  LUT3 n106_s3 (
    .F(n106_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n106_s3.INIT=8'hCA;
  LUT3 n106_s4 (
    .F(n106_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n106_s4.INIT=8'hCA;
  LUT3 n107_s6 (
    .F(n107_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n107_s6.INIT=8'hCA;
  LUT3 n107_s7 (
    .F(n107_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n107_s7.INIT=8'hCA;
  LUT3 n108_s6 (
    .F(n108_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n108_s6.INIT=8'hCA;
  LUT3 n108_s7 (
    .F(n108_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n108_s7.INIT=8'hCA;
  LUT3 n109_s6 (
    .F(n109_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n109_s6.INIT=8'hCA;
  LUT3 n109_s7 (
    .F(n109_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n109_s7.INIT=8'hCA;
  LUT3 n110_s6 (
    .F(n110_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n110_s6.INIT=8'hCA;
  LUT3 n110_s7 (
    .F(n110_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n110_s7.INIT=8'hCA;
  LUT3 n111_s6 (
    .F(n111_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n111_s6.INIT=8'hCA;
  LUT3 n111_s7 (
    .F(n111_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n111_s7.INIT=8'hCA;
  LUT3 n112_s6 (
    .F(n112_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n112_s6.INIT=8'hCA;
  LUT3 n112_s7 (
    .F(n112_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n112_s7.INIT=8'hCA;
  LUT3 n113_s6 (
    .F(n113_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n113_s6.INIT=8'hCA;
  LUT3 n113_s7 (
    .F(n113_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n113_s7.INIT=8'hCA;
  LUT3 n114_s6 (
    .F(n114_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n114_s6.INIT=8'hCA;
  LUT3 n114_s7 (
    .F(n114_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n114_s7.INIT=8'hCA;
  LUT3 n115_s6 (
    .F(n115_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n115_s6.INIT=8'hCA;
  LUT3 n115_s7 (
    .F(n115_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n115_s7.INIT=8'hCA;
  LUT3 n116_s3 (
    .F(n116_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n116_s3.INIT=8'hCA;
  LUT3 n116_s4 (
    .F(n116_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n116_s4.INIT=8'hCA;
  LUT3 n117_s6 (
    .F(n117_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n117_s6.INIT=8'hCA;
  LUT3 n117_s7 (
    .F(n117_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n117_s7.INIT=8'hCA;
  LUT3 n118_s6 (
    .F(n118_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n118_s6.INIT=8'hCA;
  LUT3 n118_s7 (
    .F(n118_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n118_s7.INIT=8'hCA;
  LUT3 n119_s6 (
    .F(n119_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n119_s6.INIT=8'hCA;
  LUT3 n119_s7 (
    .F(n119_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n119_s7.INIT=8'hCA;
  LUT3 n120_s6 (
    .F(n120_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n120_s6.INIT=8'hCA;
  LUT3 n120_s7 (
    .F(n120_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n120_s7.INIT=8'hCA;
  LUT3 n121_s6 (
    .F(n121_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n121_s6.INIT=8'hCA;
  LUT3 n121_s7 (
    .F(n121_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n121_s7.INIT=8'hCA;
  LUT3 n122_s6 (
    .F(n122_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n122_s6.INIT=8'hCA;
  LUT3 n122_s7 (
    .F(n122_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n122_s7.INIT=8'hCA;
  LUT3 n123_s6 (
    .F(n123_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n123_s6.INIT=8'hCA;
  LUT3 n123_s7 (
    .F(n123_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n123_s7.INIT=8'hCA;
  LUT3 n124_s6 (
    .F(n124_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n124_s6.INIT=8'hCA;
  LUT3 n124_s7 (
    .F(n124_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n124_s7.INIT=8'hCA;
  LUT3 n125_s6 (
    .F(n125_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n125_s6.INIT=8'hCA;
  LUT3 n125_s7 (
    .F(n125_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n125_s7.INIT=8'hCA;
  LUT3 n126_s3 (
    .F(n126_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n126_s3.INIT=8'hCA;
  LUT3 n126_s4 (
    .F(n126_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n126_s4.INIT=8'hCA;
  LUT3 n127_s6 (
    .F(n127_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n127_s6.INIT=8'hCA;
  LUT3 n127_s7 (
    .F(n127_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n127_s7.INIT=8'hCA;
  LUT3 n128_s6 (
    .F(n128_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n128_s6.INIT=8'hCA;
  LUT3 n128_s7 (
    .F(n128_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n128_s7.INIT=8'hCA;
  LUT3 n129_s6 (
    .F(n129_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n129_s6.INIT=8'hCA;
  LUT3 n129_s7 (
    .F(n129_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n129_s7.INIT=8'hCA;
  LUT3 n130_s6 (
    .F(n130_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n130_s6.INIT=8'hCA;
  LUT3 n130_s7 (
    .F(n130_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n130_s7.INIT=8'hCA;
  LUT3 n131_s6 (
    .F(n131_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n131_s6.INIT=8'hCA;
  LUT3 n131_s7 (
    .F(n131_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n131_s7.INIT=8'hCA;
  LUT3 n132_s6 (
    .F(n132_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n132_s6.INIT=8'hCA;
  LUT3 n132_s7 (
    .F(n132_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n132_s7.INIT=8'hCA;
  LUT3 n476_s6 (
    .F(n476_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s6.INIT=8'hCA;
  LUT3 n476_s7 (
    .F(n476_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s7.INIT=8'hCA;
  LUT3 n479_s6 (
    .F(n479_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n479_s6.INIT=8'hCA;
  LUT3 n479_s7 (
    .F(n479_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n479_s7.INIT=8'hCA;
  LUT3 n480_s6 (
    .F(n480_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n480_s6.INIT=8'hCA;
  LUT3 n480_s7 (
    .F(n480_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n480_s7.INIT=8'hCA;
  LUT3 n481_s6 (
    .F(n481_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n481_s6.INIT=8'hCA;
  LUT3 n481_s7 (
    .F(n481_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n481_s7.INIT=8'hCA;
  LUT3 n482_s6 (
    .F(n482_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n482_s6.INIT=8'hCA;
  LUT3 n482_s7 (
    .F(n482_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n482_s7.INIT=8'hCA;
  LUT3 n483_s6 (
    .F(n483_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n483_s6.INIT=8'hCA;
  LUT3 n483_s7 (
    .F(n483_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n483_s7.INIT=8'hCA;
  LUT3 n484_s6 (
    .F(n484_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n484_s6.INIT=8'hCA;
  LUT3 n484_s7 (
    .F(n484_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n484_s7.INIT=8'hCA;
  LUT3 n485_s6 (
    .F(n485_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n485_s6.INIT=8'hCA;
  LUT3 n485_s7 (
    .F(n485_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n485_s7.INIT=8'hCA;
  LUT3 n486_s6 (
    .F(n486_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n486_s6.INIT=8'hCA;
  LUT3 n486_s7 (
    .F(n486_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n486_s7.INIT=8'hCA;
  LUT3 n519_s6 (
    .F(n519_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n519_s6.INIT=8'hCA;
  LUT3 n519_s7 (
    .F(n519_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n519_s7.INIT=8'hCA;
  LUT3 n522_s6 (
    .F(n522_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n522_s6.INIT=8'hCA;
  LUT3 n522_s7 (
    .F(n522_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n522_s7.INIT=8'hCA;
  LUT3 n523_s6 (
    .F(n523_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n523_s6.INIT=8'hCA;
  LUT3 n523_s7 (
    .F(n523_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n523_s7.INIT=8'hCA;
  LUT3 n524_s6 (
    .F(n524_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n524_s6.INIT=8'hCA;
  LUT3 n524_s7 (
    .F(n524_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n524_s7.INIT=8'hCA;
  LUT3 n525_s6 (
    .F(n525_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n525_s6.INIT=8'hCA;
  LUT3 n525_s7 (
    .F(n525_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n525_s7.INIT=8'hCA;
  LUT3 n526_s6 (
    .F(n526_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n526_s6.INIT=8'hCA;
  LUT3 n526_s7 (
    .F(n526_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n526_s7.INIT=8'hCA;
  LUT3 n527_s6 (
    .F(n527_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n527_s6.INIT=8'hCA;
  LUT3 n527_s7 (
    .F(n527_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n527_s7.INIT=8'hCA;
  LUT3 n528_s6 (
    .F(n528_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n528_s6.INIT=8'hCA;
  LUT3 n528_s7 (
    .F(n528_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n528_s7.INIT=8'hCA;
  LUT3 n529_s6 (
    .F(n529_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n529_s6.INIT=8'hCA;
  LUT3 n529_s7 (
    .F(n529_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n529_s7.INIT=8'hCA;
  LUT3 n562_s3 (
    .F(n562_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n562_s3.INIT=8'hCA;
  LUT3 n562_s4 (
    .F(n562_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n562_s4.INIT=8'hCA;
  LUT3 n1242_s3 (
    .F(n565_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1242_s3.INIT=8'hCA;
  LUT3 n1242_s4 (
    .F(n565_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1242_s4.INIT=8'hCA;
  LUT3 n1243_s3 (
    .F(n566_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1243_s3.INIT=8'hCA;
  LUT3 n1243_s4 (
    .F(n566_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1243_s4.INIT=8'hCA;
  LUT3 n1244_s3 (
    .F(n567_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1244_s3.INIT=8'hCA;
  LUT3 n1244_s4 (
    .F(n567_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1244_s4.INIT=8'hCA;
  LUT3 n1245_s3 (
    .F(n568_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1245_s3.INIT=8'hCA;
  LUT3 n1245_s4 (
    .F(n568_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1245_s4.INIT=8'hCA;
  LUT3 n1246_s3 (
    .F(n569_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1246_s3.INIT=8'hCA;
  LUT3 n1246_s4 (
    .F(n569_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1246_s4.INIT=8'hCA;
  LUT3 n1247_s3 (
    .F(n570_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1247_s3.INIT=8'hCA;
  LUT3 n1247_s4 (
    .F(n570_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1247_s4.INIT=8'hCA;
  LUT3 n1248_s3 (
    .F(n571_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1248_s3.INIT=8'hCA;
  LUT3 n1248_s4 (
    .F(n571_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1248_s4.INIT=8'hCA;
  LUT3 n1249_s3 (
    .F(n572_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1249_s3.INIT=8'hCA;
  LUT3 n1249_s4 (
    .F(n572_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1249_s4.INIT=8'hCA;
  LUT3 n605_s3 (
    .F(n605_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n605_s3.INIT=8'hCA;
  LUT3 n605_s4 (
    .F(n605_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n605_s4.INIT=8'hCA;
  LUT3 n1242_s5 (
    .F(n608_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1242_s5.INIT=8'hCA;
  LUT3 n1242_s6 (
    .F(n608_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1242_s6.INIT=8'hCA;
  LUT3 n1243_s5 (
    .F(n609_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1243_s5.INIT=8'hCA;
  LUT3 n1243_s6 (
    .F(n609_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1243_s6.INIT=8'hCA;
  LUT3 n1244_s5 (
    .F(n610_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1244_s5.INIT=8'hCA;
  LUT3 n1244_s6 (
    .F(n610_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1244_s6.INIT=8'hCA;
  LUT3 n1245_s5 (
    .F(n611_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1245_s5.INIT=8'hCA;
  LUT3 n1245_s6 (
    .F(n611_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1245_s6.INIT=8'hCA;
  LUT3 n1246_s5 (
    .F(n612_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1246_s5.INIT=8'hCA;
  LUT3 n1246_s6 (
    .F(n612_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1246_s6.INIT=8'hCA;
  LUT3 n1247_s5 (
    .F(n613_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1247_s5.INIT=8'hCA;
  LUT3 n1247_s6 (
    .F(n613_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1247_s6.INIT=8'hCA;
  LUT3 n1248_s5 (
    .F(n614_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1248_s5.INIT=8'hCA;
  LUT3 n1248_s6 (
    .F(n614_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1248_s6.INIT=8'hCA;
  LUT3 n1249_s5 (
    .F(n615_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1249_s5.INIT=8'hCA;
  LUT3 n1249_s6 (
    .F(n615_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1249_s6.INIT=8'hCA;
  LUT3 n4875_s6 (
    .F(n4875_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4875_s6.INIT=8'hCA;
  LUT3 n4875_s7 (
    .F(n4875_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4875_s7.INIT=8'hCA;
  LUT3 n4876_s6 (
    .F(n4876_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4876_s6.INIT=8'hCA;
  LUT3 n4876_s7 (
    .F(n4876_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4876_s7.INIT=8'hCA;
  LUT3 n4877_s6 (
    .F(n4877_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4877_s6.INIT=8'hCA;
  LUT3 n4877_s7 (
    .F(n4877_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4877_s7.INIT=8'hCA;
  LUT3 n4878_s6 (
    .F(n4878_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4878_s6.INIT=8'hCA;
  LUT3 n4878_s7 (
    .F(n4878_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4878_s7.INIT=8'hCA;
  LUT3 n4879_s6 (
    .F(n4879_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4879_s6.INIT=8'hCA;
  LUT3 n4879_s7 (
    .F(n4879_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4879_s7.INIT=8'hCA;
  LUT3 n4880_s6 (
    .F(n4880_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4880_s6.INIT=8'hCA;
  LUT3 n4880_s7 (
    .F(n4880_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4880_s7.INIT=8'hCA;
  LUT3 n4881_s6 (
    .F(n4881_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4881_s6.INIT=8'hCA;
  LUT3 n4881_s7 (
    .F(n4881_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4881_s7.INIT=8'hCA;
  LUT3 n4882_s6 (
    .F(n4882_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4882_s6.INIT=8'hCA;
  LUT3 n4882_s7 (
    .F(n4882_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4882_s7.INIT=8'hCA;
  LUT2 w_cache2_hit_s0 (
    .F(w_cache2_hit),
    .I0(n55_3),
    .I1(ff_cache2_data_en) 
);
defparam w_cache2_hit_s0.INIT=4'h4;
  LUT3 n5184_s2 (
    .F(n5184_5),
    .I0(ff_cache_vram_address[17]),
    .I1(w_command_vram_address[17]),
    .I2(n5388_7) 
);
defparam n5184_s2.INIT=8'hCA;
  LUT3 n5185_s1 (
    .F(n5185_4),
    .I0(ff_cache_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5388_7) 
);
defparam n5185_s1.INIT=8'hCA;
  LUT3 n5186_s1 (
    .F(n5186_4),
    .I0(ff_cache_vram_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5388_7) 
);
defparam n5186_s1.INIT=8'hCA;
  LUT3 n5187_s1 (
    .F(n5187_4),
    .I0(ff_cache_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5388_7) 
);
defparam n5187_s1.INIT=8'hCA;
  LUT3 n5188_s1 (
    .F(n5188_4),
    .I0(ff_cache_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5388_7) 
);
defparam n5188_s1.INIT=8'hCA;
  LUT3 n5189_s1 (
    .F(n5189_4),
    .I0(ff_cache_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5388_7) 
);
defparam n5189_s1.INIT=8'hCA;
  LUT3 n5190_s1 (
    .F(n5190_4),
    .I0(ff_cache_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5388_7) 
);
defparam n5190_s1.INIT=8'hCA;
  LUT3 n5191_s1 (
    .F(n5191_4),
    .I0(ff_cache_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5388_7) 
);
defparam n5191_s1.INIT=8'hCA;
  LUT3 n5192_s1 (
    .F(n5192_4),
    .I0(ff_cache_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5388_7) 
);
defparam n5192_s1.INIT=8'hCA;
  LUT3 n5193_s1 (
    .F(n5193_4),
    .I0(ff_cache_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5388_7) 
);
defparam n5193_s1.INIT=8'hCA;
  LUT3 n5194_s1 (
    .F(n5194_4),
    .I0(ff_cache_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5388_7) 
);
defparam n5194_s1.INIT=8'hCA;
  LUT3 n5195_s1 (
    .F(n5195_4),
    .I0(ff_cache_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5388_7) 
);
defparam n5195_s1.INIT=8'hCA;
  LUT3 n5196_s1 (
    .F(n5196_4),
    .I0(ff_cache_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5388_7) 
);
defparam n5196_s1.INIT=8'hCA;
  LUT3 n5197_s1 (
    .F(n5197_4),
    .I0(ff_cache_vram_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5388_7) 
);
defparam n5197_s1.INIT=8'hCA;
  LUT3 n5198_s1 (
    .F(n5198_4),
    .I0(ff_cache_vram_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5388_7) 
);
defparam n5198_s1.INIT=8'hCA;
  LUT3 n5199_s1 (
    .F(n5199_4),
    .I0(ff_cache_vram_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5388_7) 
);
defparam n5199_s1.INIT=8'hCA;
  LUT3 n5260_s2 (
    .F(n5260_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(n5388_7) 
);
defparam n5260_s2.INIT=8'hCA;
  LUT3 n5261_s1 (
    .F(n5261_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(n5388_7) 
);
defparam n5261_s1.INIT=8'hCA;
  LUT3 n5262_s1 (
    .F(n5262_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(n5388_7) 
);
defparam n5262_s1.INIT=8'hCA;
  LUT3 n5263_s1 (
    .F(n5263_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(n5388_7) 
);
defparam n5263_s1.INIT=8'hCA;
  LUT3 n5264_s1 (
    .F(n5264_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(n5388_7) 
);
defparam n5264_s1.INIT=8'hCA;
  LUT3 n5265_s1 (
    .F(n5265_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(n5388_7) 
);
defparam n5265_s1.INIT=8'hCA;
  LUT3 n5266_s1 (
    .F(n5266_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(n5388_7) 
);
defparam n5266_s1.INIT=8'hCA;
  LUT3 n5267_s1 (
    .F(n5267_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(n5388_7) 
);
defparam n5267_s1.INIT=8'hCA;
  LUT3 n5268_s2 (
    .F(n5268_5),
    .I0(w_command_vram_rdata[23]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5388_7) 
);
defparam n5268_s2.INIT=8'hAC;
  LUT3 n5269_s1 (
    .F(n5269_4),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5388_7) 
);
defparam n5269_s1.INIT=8'hAC;
  LUT3 n5270_s1 (
    .F(n5270_4),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5388_7) 
);
defparam n5270_s1.INIT=8'hAC;
  LUT3 n5271_s1 (
    .F(n5271_4),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5388_7) 
);
defparam n5271_s1.INIT=8'hAC;
  LUT3 n5272_s1 (
    .F(n5272_4),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5388_7) 
);
defparam n5272_s1.INIT=8'hAC;
  LUT3 n5273_s1 (
    .F(n5273_4),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5388_7) 
);
defparam n5273_s1.INIT=8'hAC;
  LUT3 n5274_s1 (
    .F(n5274_4),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5388_7) 
);
defparam n5274_s1.INIT=8'hAC;
  LUT3 n5275_s1 (
    .F(n5275_4),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5388_7) 
);
defparam n5275_s1.INIT=8'hAC;
  LUT3 n5276_s2 (
    .F(n5276_5),
    .I0(w_command_vram_rdata[15]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5388_7) 
);
defparam n5276_s2.INIT=8'hAC;
  LUT3 n5277_s1 (
    .F(n5277_4),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5388_7) 
);
defparam n5277_s1.INIT=8'hAC;
  LUT3 n5278_s1 (
    .F(n5278_4),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5388_7) 
);
defparam n5278_s1.INIT=8'hAC;
  LUT3 n5279_s1 (
    .F(n5279_4),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5388_7) 
);
defparam n5279_s1.INIT=8'hAC;
  LUT3 n5280_s1 (
    .F(n5280_4),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5388_7) 
);
defparam n5280_s1.INIT=8'hAC;
  LUT3 n5281_s1 (
    .F(n5281_4),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5388_7) 
);
defparam n5281_s1.INIT=8'hAC;
  LUT3 n5282_s1 (
    .F(n5282_4),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5388_7) 
);
defparam n5282_s1.INIT=8'hAC;
  LUT3 n5283_s1 (
    .F(n5283_4),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5388_7) 
);
defparam n5283_s1.INIT=8'hAC;
  LUT3 n5284_s2 (
    .F(n5284_5),
    .I0(w_command_vram_rdata[7]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5388_7) 
);
defparam n5284_s2.INIT=8'hAC;
  LUT3 n5285_s1 (
    .F(n5285_4),
    .I0(w_command_vram_rdata[6]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5388_7) 
);
defparam n5285_s1.INIT=8'hAC;
  LUT3 n5286_s1 (
    .F(n5286_4),
    .I0(w_command_vram_rdata[5]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5388_7) 
);
defparam n5286_s1.INIT=8'hAC;
  LUT3 n5287_s1 (
    .F(n5287_4),
    .I0(w_command_vram_rdata[4]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5388_7) 
);
defparam n5287_s1.INIT=8'hAC;
  LUT3 n5288_s1 (
    .F(n5288_4),
    .I0(w_command_vram_rdata[3]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5388_7) 
);
defparam n5288_s1.INIT=8'hAC;
  LUT3 n5289_s1 (
    .F(n5289_4),
    .I0(w_command_vram_rdata[2]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5388_7) 
);
defparam n5289_s1.INIT=8'hAC;
  LUT3 n5290_s1 (
    .F(n5290_4),
    .I0(w_command_vram_rdata[1]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5388_7) 
);
defparam n5290_s1.INIT=8'hAC;
  LUT3 n5291_s1 (
    .F(n5291_4),
    .I0(w_command_vram_rdata[0]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5388_7) 
);
defparam n5291_s1.INIT=8'hAC;
  LUT3 n5965_s6 (
    .F(n5965_9),
    .I0(n5965_10),
    .I1(n5965_11),
    .I2(n5965_12) 
);
defparam n5965_s6.INIT=8'h0B;
  LUT3 n5966_s6 (
    .F(n5966_9),
    .I0(n5966_10),
    .I1(n5966_11),
    .I2(n5966_12) 
);
defparam n5966_s6.INIT=8'h0B;
  LUT3 n5967_s6 (
    .F(n5967_9),
    .I0(n5967_10),
    .I1(n5967_11),
    .I2(n5967_12) 
);
defparam n5967_s6.INIT=8'h0B;
  LUT3 n5968_s6 (
    .F(n5968_9),
    .I0(n5968_10),
    .I1(n5968_11),
    .I2(n5968_12) 
);
defparam n5968_s6.INIT=8'h0B;
  LUT2 n5969_s6 (
    .F(n5969_9),
    .I0(n5969_10),
    .I1(n5969_11) 
);
defparam n5969_s6.INIT=4'h1;
  LUT3 n5970_s6 (
    .F(n5970_9),
    .I0(n5970_10),
    .I1(n5970_22),
    .I2(n5970_12) 
);
defparam n5970_s6.INIT=8'h70;
  LUT4 n5971_s6 (
    .F(n5971_9),
    .I0(n5971_10),
    .I1(n5971_11),
    .I2(n5971_12),
    .I3(n5971_13) 
);
defparam n5971_s6.INIT=16'h00BF;
  LUT3 n5972_s6 (
    .F(n5972_9),
    .I0(n5972_10),
    .I1(n5972_11),
    .I2(n5972_12) 
);
defparam n5972_s6.INIT=8'h0B;
  LUT2 n5973_s6 (
    .F(n5973_9),
    .I0(n5973_10),
    .I1(n5973_11) 
);
defparam n5973_s6.INIT=4'h1;
  LUT3 n5974_s6 (
    .F(n5974_9),
    .I0(n5974_10),
    .I1(n5974_11),
    .I2(n5974_12) 
);
defparam n5974_s6.INIT=8'h0B;
  LUT3 n5975_s6 (
    .F(n5975_9),
    .I0(n5975_10),
    .I1(n5975_11),
    .I2(n5975_12) 
);
defparam n5975_s6.INIT=8'h0B;
  LUT3 n5976_s6 (
    .F(n5976_9),
    .I0(n5976_10),
    .I1(n5976_11),
    .I2(n5976_12) 
);
defparam n5976_s6.INIT=8'h0B;
  LUT2 n5977_s6 (
    .F(n5977_9),
    .I0(n5977_10),
    .I1(n5977_11) 
);
defparam n5977_s6.INIT=4'h1;
  LUT3 n5978_s6 (
    .F(n5978_9),
    .I0(n5978_10),
    .I1(n5978_11),
    .I2(n5978_12) 
);
defparam n5978_s6.INIT=8'h0B;
  LUT2 n5979_s6 (
    .F(n5979_9),
    .I0(n5979_10),
    .I1(n5979_11) 
);
defparam n5979_s6.INIT=4'h1;
  LUT2 n5980_s6 (
    .F(n5980_9),
    .I0(n5980_10),
    .I1(n5980_11) 
);
defparam n5980_s6.INIT=4'h1;
  LUT4 n5981_s1 (
    .F(n5981_4),
    .I0(n5981_20),
    .I1(n5981_6),
    .I2(n5981_7),
    .I3(n5981_8) 
);
defparam n5981_s1.INIT=16'h0700;
  LUT4 n5982_s1 (
    .F(n5982_4),
    .I0(n5982_18),
    .I1(n102_9),
    .I2(n5982_6),
    .I3(n5982_7) 
);
defparam n5982_s1.INIT=16'h000D;
  LUT4 n5983_s1 (
    .F(n5983_4),
    .I0(n5982_18),
    .I1(n103_9),
    .I2(n5983_5),
    .I3(n5983_6) 
);
defparam n5983_s1.INIT=16'h000D;
  LUT4 n5984_s1 (
    .F(n5984_4),
    .I0(n5984_5),
    .I1(n5984_6),
    .I2(n5984_7),
    .I3(n5984_29) 
);
defparam n5984_s1.INIT=16'h0007;
  LUT4 n5985_s1 (
    .F(n5985_4),
    .I0(n5985_5),
    .I1(n5985_6),
    .I2(n105_9),
    .I3(n5982_18) 
);
defparam n5985_s1.INIT=16'hF011;
  LUT4 n5986_s1 (
    .F(n5986_4),
    .I0(n5986_5),
    .I1(n5986_6),
    .I2(n5986_7),
    .I3(n5986_30) 
);
defparam n5986_s1.INIT=16'h0007;
  LUT4 n5987_s1 (
    .F(n5987_4),
    .I0(n5982_18),
    .I1(n107_9),
    .I2(n5987_5),
    .I3(n5987_6) 
);
defparam n5987_s1.INIT=16'h000D;
  LUT4 n5988_s1 (
    .F(n5988_4),
    .I0(n5988_5),
    .I1(n5988_6),
    .I2(n5988_7),
    .I3(n5988_8) 
);
defparam n5988_s1.INIT=16'h008F;
  LUT4 n5989_s1 (
    .F(n5989_4),
    .I0(n5989_22),
    .I1(n5989_6),
    .I2(n5989_18),
    .I3(n5989_8) 
);
defparam n5989_s1.INIT=16'h7077;
  LUT4 n5990_s1 (
    .F(n5990_4),
    .I0(n5990_19),
    .I1(n5990_6),
    .I2(n5989_18),
    .I3(n5990_7) 
);
defparam n5990_s1.INIT=16'h7770;
  LUT4 n5991_s1 (
    .F(n5991_4),
    .I0(n5982_18),
    .I1(n111_9),
    .I2(n5991_5),
    .I3(n5991_6) 
);
defparam n5991_s1.INIT=16'h000D;
  LUT4 n5992_s1 (
    .F(n5992_4),
    .I0(n5982_18),
    .I1(n112_9),
    .I2(n5992_5),
    .I3(n5992_6) 
);
defparam n5992_s1.INIT=16'h000D;
  LUT4 n5993_s1 (
    .F(n5993_4),
    .I0(n5982_18),
    .I1(n113_9),
    .I2(n5993_5),
    .I3(n5993_6) 
);
defparam n5993_s1.INIT=16'h000D;
  LUT4 n5994_s1 (
    .F(n5994_4),
    .I0(n5994_5),
    .I1(n5994_6),
    .I2(n114_9),
    .I3(n5982_18) 
);
defparam n5994_s1.INIT=16'hF111;
  LUT4 n5995_s1 (
    .F(n5995_4),
    .I0(n5982_18),
    .I1(n115_9),
    .I2(n5995_5),
    .I3(n5995_6) 
);
defparam n5995_s1.INIT=16'h000D;
  LUT4 n5996_s1 (
    .F(n5996_4),
    .I0(n5996_5),
    .I1(n5996_19),
    .I2(n5996_27),
    .I3(n5996_8) 
);
defparam n5996_s1.INIT=16'h000B;
  LUT4 n5997_s1 (
    .F(n5997_4),
    .I0(n5982_18),
    .I1(n117_9),
    .I2(n5997_5),
    .I3(n5997_6) 
);
defparam n5997_s1.INIT=16'h000D;
  LUT3 n5998_s1 (
    .F(n5998_4),
    .I0(n5998_5),
    .I1(n5998_6),
    .I2(n5998_7) 
);
defparam n5998_s1.INIT=8'h10;
  LUT4 n5999_s1 (
    .F(n5999_4),
    .I0(n5982_18),
    .I1(n119_9),
    .I2(n5999_5),
    .I3(n5999_6) 
);
defparam n5999_s1.INIT=16'h000D;
  LUT4 n6000_s1 (
    .F(n6000_4),
    .I0(n6000_5),
    .I1(n6000_6),
    .I2(n120_9),
    .I3(n5982_18) 
);
defparam n6000_s1.INIT=16'hF011;
  LUT4 n6001_s1 (
    .F(n6001_4),
    .I0(n5982_18),
    .I1(n121_9),
    .I2(n6001_5),
    .I3(n6001_6) 
);
defparam n6001_s1.INIT=16'h000D;
  LUT4 n6002_s1 (
    .F(n6002_4),
    .I0(n6002_19),
    .I1(n6002_6),
    .I2(n5989_18),
    .I3(n6002_7) 
);
defparam n6002_s1.INIT=16'h7077;
  LUT4 n6003_s1 (
    .F(n6003_4),
    .I0(n5982_18),
    .I1(n123_9),
    .I2(n6003_5),
    .I3(n6003_6) 
);
defparam n6003_s1.INIT=16'h000D;
  LUT4 n6004_s1 (
    .F(n6004_4),
    .I0(n5982_18),
    .I1(n124_9),
    .I2(n6004_5),
    .I3(n6004_6) 
);
defparam n6004_s1.INIT=16'h000D;
  LUT4 n6005_s1 (
    .F(n6005_4),
    .I0(n6005_5),
    .I1(n6005_6),
    .I2(n125_9),
    .I3(n5982_18) 
);
defparam n6005_s1.INIT=16'hF111;
  LUT4 n6006_s1 (
    .F(n6006_4),
    .I0(n6006_18),
    .I1(n6006_6),
    .I2(n6006_7),
    .I3(n6006_24) 
);
defparam n6006_s1.INIT=16'h0007;
  LUT4 n6007_s1 (
    .F(n6007_4),
    .I0(n5982_18),
    .I1(n127_9),
    .I2(n6007_5),
    .I3(n6007_6) 
);
defparam n6007_s1.INIT=16'h000D;
  LUT4 n6008_s1 (
    .F(n6008_4),
    .I0(n6008_5),
    .I1(n6008_6),
    .I2(n128_9),
    .I3(n5982_18) 
);
defparam n6008_s1.INIT=16'hF111;
  LUT4 n6009_s1 (
    .F(n6009_4),
    .I0(n6009_5),
    .I1(n5988_6),
    .I2(n6009_6),
    .I3(n6009_7) 
);
defparam n6009_s1.INIT=16'h008F;
  LUT4 n6010_s1 (
    .F(n6010_4),
    .I0(n6010_5),
    .I1(n6010_6),
    .I2(n130_9),
    .I3(n5982_18) 
);
defparam n6010_s1.INIT=16'hF111;
  LUT4 n6011_s1 (
    .F(n6011_4),
    .I0(n5982_18),
    .I1(n131_9),
    .I2(n6011_5),
    .I3(n6011_6) 
);
defparam n6011_s1.INIT=16'h000D;
  LUT4 n6012_s1 (
    .F(n6012_4),
    .I0(n5982_18),
    .I1(n132_9),
    .I2(n6012_5),
    .I3(n6012_6) 
);
defparam n6012_s1.INIT=16'h000D;
  LUT4 n6013_s6 (
    .F(n6013_9),
    .I0(n6013_10),
    .I1(n6013_11),
    .I2(n6013_12),
    .I3(ff_priority[1]) 
);
defparam n6013_s6.INIT=16'h0305;
  LUT4 n6014_s6 (
    .F(n6014_9),
    .I0(n6014_10),
    .I1(n6014_11),
    .I2(n6014_12),
    .I3(ff_priority[1]) 
);
defparam n6014_s6.INIT=16'h0305;
  LUT4 n6015_s6 (
    .F(n6015_9),
    .I0(n6015_10),
    .I1(n6015_11),
    .I2(n6015_12),
    .I3(ff_priority[1]) 
);
defparam n6015_s6.INIT=16'h0305;
  LUT4 n6016_s6 (
    .F(n6016_9),
    .I0(n6016_10),
    .I1(n6016_11),
    .I2(n6016_12),
    .I3(ff_priority[1]) 
);
defparam n6016_s6.INIT=16'h0305;
  LUT3 ff_cache0_already_read_s4 (
    .F(ff_cache0_already_read_8),
    .I0(ff_cache0_already_read_9),
    .I1(ff_cache0_already_read_16),
    .I2(ff_cache0_already_read_20) 
);
defparam ff_cache0_already_read_s4.INIT=8'hE0;
  LUT4 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(ff_cache1_already_read_16),
    .I1(ff_cache1_already_read_10),
    .I2(n5388_7),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_cache1_already_read_s4.INIT=16'hF800;
  LUT2 ff_cache2_already_read_s4 (
    .F(ff_cache2_already_read_8),
    .I0(ff_cache2_already_read_9),
    .I1(ff_cache2_already_read_17) 
);
defparam ff_cache2_already_read_s4.INIT=4'h4;
  LUT2 ff_cache3_already_read_s5 (
    .F(ff_cache3_already_read_9),
    .I0(ff_cache0_already_read_20),
    .I1(ff_cache3_already_read_10) 
);
defparam ff_cache3_already_read_s5.INIT=4'h8;
  LUT4 ff_flush_state_2_s3 (
    .F(ff_flush_state_1_7),
    .I0(ff_flush_state_2_9),
    .I1(ff_flush_state_2_10),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state_2_11) 
);
defparam ff_flush_state_2_s3.INIT=16'h01FF;
  LUT4 n6822_s3 (
    .F(n6823_7),
    .I0(n6822_11),
    .I1(n6822_20),
    .I2(n6822_26),
    .I3(ff_start) 
);
defparam n6822_s3.INIT=16'hFF40;
  LUT4 ff_vram_wdata_31_s4 (
    .F(ff_vram_wdata_31_7),
    .I0(ff_vram_wdata_31_8),
    .I1(n5970_22),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state_2_11) 
);
defparam ff_vram_wdata_31_s4.INIT=16'h0B00;
  LUT3 ff_cache0_address_16_s5 (
    .F(ff_cache0_address_16_10),
    .I0(ff_cache0_address_16_11),
    .I1(ff_cache0_already_read_16),
    .I2(ff_cache0_already_read_20) 
);
defparam ff_cache0_address_16_s5.INIT=8'hE0;
  LUT4 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache0_data_31_13),
    .I3(ff_cache0_already_read_20) 
);
defparam ff_cache0_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache0_data_23_12),
    .I3(ff_cache0_already_read_20) 
);
defparam ff_cache0_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache0_data_15_12),
    .I3(ff_cache0_already_read_20) 
);
defparam ff_cache0_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache0_data_7_12),
    .I3(ff_cache0_already_read_20) 
);
defparam ff_cache0_data_7_s5.INIT=16'hF800;
  LUT3 ff_cache1_address_17_s5 (
    .F(ff_cache1_address_17_10),
    .I0(ff_cache1_address_17_11),
    .I1(n5388_7),
    .I2(ff_cache1_already_read_11) 
);
defparam ff_cache1_address_17_s5.INIT=8'hD0;
  LUT2 ff_cache1_data_31_s5 (
    .F(ff_cache1_data_31_10),
    .I0(ff_cache1_data_31_11),
    .I1(ff_cache1_data_31_12) 
);
defparam ff_cache1_data_31_s5.INIT=4'h4;
  LUT2 ff_cache1_data_23_s5 (
    .F(ff_cache1_data_23_10),
    .I0(ff_cache1_data_23_11),
    .I1(ff_cache1_data_31_12) 
);
defparam ff_cache1_data_23_s5.INIT=4'h4;
  LUT2 ff_cache1_data_15_s5 (
    .F(ff_cache1_data_15_10),
    .I0(ff_cache1_data_15_11),
    .I1(ff_cache1_data_31_12) 
);
defparam ff_cache1_data_15_s5.INIT=4'h4;
  LUT2 ff_cache1_data_7_s5 (
    .F(ff_cache1_data_7_10),
    .I0(ff_cache1_data_7_11),
    .I1(ff_cache1_data_31_12) 
);
defparam ff_cache1_data_7_s5.INIT=4'h4;
  LUT3 ff_cache2_address_17_s5 (
    .F(ff_cache2_address_17_10),
    .I0(ff_cache2_address_17_11),
    .I1(ff_cache2_address_17_17),
    .I2(ff_cache0_already_read_20) 
);
defparam ff_cache2_address_17_s5.INIT=8'hE0;
  LUT2 ff_cache2_data_31_s5 (
    .F(ff_cache2_data_31_10),
    .I0(ff_cache2_data_31_11),
    .I1(ff_cache2_already_read_17) 
);
defparam ff_cache2_data_31_s5.INIT=4'h4;
  LUT2 ff_cache2_data_23_s5 (
    .F(ff_cache2_data_23_10),
    .I0(ff_cache2_data_23_11),
    .I1(ff_cache2_already_read_17) 
);
defparam ff_cache2_data_23_s5.INIT=4'h4;
  LUT2 ff_cache2_data_15_s5 (
    .F(ff_cache2_data_15_10),
    .I0(ff_cache2_data_15_11),
    .I1(ff_cache2_already_read_17) 
);
defparam ff_cache2_data_15_s5.INIT=4'h4;
  LUT2 ff_cache2_data_7_s5 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_data_7_11),
    .I1(ff_cache2_already_read_17) 
);
defparam ff_cache2_data_7_s5.INIT=4'h4;
  LUT3 ff_cache3_address_17_s5 (
    .F(ff_cache3_address_17_10),
    .I0(ff_cache3_address_17_11),
    .I1(ff_cache3_address_17_18),
    .I2(ff_cache0_already_read_20) 
);
defparam ff_cache3_address_17_s5.INIT=8'hE0;
  LUT2 ff_cache3_data_31_s5 (
    .F(ff_cache3_data_31_10),
    .I0(ff_cache3_data_31_11),
    .I1(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_31_s5.INIT=4'h4;
  LUT2 ff_cache3_data_23_s5 (
    .F(ff_cache3_data_23_10),
    .I0(ff_cache3_data_23_11),
    .I1(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_23_s5.INIT=4'h4;
  LUT2 ff_cache3_data_15_s5 (
    .F(ff_cache3_data_15_10),
    .I0(ff_cache3_data_15_11),
    .I1(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_15_s5.INIT=4'h4;
  LUT2 ff_cache3_data_7_s5 (
    .F(ff_cache3_data_7_10),
    .I0(ff_cache3_data_7_11),
    .I1(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_7_s5.INIT=4'h4;
  LUT3 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache0_data_en_9),
    .I1(ff_cache0_data_en_10),
    .I2(ff_start) 
);
defparam ff_cache0_data_en_s3.INIT=8'hF4;
  LUT4 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_cache1_data_en_9),
    .I1(n6822_26),
    .I2(ff_cache1_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=16'hFF40;
  LUT3 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(ff_cache2_data_en_9),
    .I1(ff_cache2_data_en_10),
    .I2(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=8'hF4;
  LUT4 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_cache3_already_read_10),
    .I1(ff_flush_state_2_10),
    .I2(ff_cache3_data_en_9),
    .I3(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_busy_s3 (
    .F(ff_busy_8),
    .I0(w_command_vram_valid),
    .I1(ff_busy_9),
    .I2(n5970_22),
    .I3(ff_flush_state_2_11) 
);
defparam ff_busy_s3.INIT=16'h10FF;
  LUT4 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_2_11),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_2_13),
    .I2(ff_cache0_data_mask_2_20),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_2_s6.INIT=16'h1F00;
  LUT4 ff_cache0_data_mask_1_s5 (
    .F(ff_cache0_data_mask_1_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_1_11),
    .I2(ff_cache0_data_mask_2_20),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_1_s5.INIT=16'h1F00;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_0_11),
    .I2(ff_cache0_data_mask_2_20),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'h1F00;
  LUT4 ff_cache0_data_mask_3_s5 (
    .F(ff_cache0_data_mask_3_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_3_11),
    .I2(ff_cache0_data_mask_2_20),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_3_s5.INIT=16'h1F00;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_vram_valid_8_34),
    .I1(ff_vram_valid_9),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam ff_vram_valid_s4.INIT=16'hFF0E;
  LUT3 ff_cache1_data_mask_3_s7 (
    .F(ff_cache1_data_mask_3_12),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_3_14),
    .I2(ff_cache1_data_mask_3_19) 
);
defparam ff_cache1_data_mask_3_s7.INIT=8'h10;
  LUT3 ff_cache1_data_mask_2_s6 (
    .F(ff_cache1_data_mask_2_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_2_12),
    .I2(ff_cache1_data_mask_3_19) 
);
defparam ff_cache1_data_mask_2_s6.INIT=8'h10;
  LUT3 ff_cache1_data_mask_1_s6 (
    .F(ff_cache1_data_mask_1_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_1_12),
    .I2(ff_cache1_data_mask_3_19) 
);
defparam ff_cache1_data_mask_1_s6.INIT=8'h10;
  LUT3 ff_cache1_data_mask_0_s6 (
    .F(ff_cache1_data_mask_0_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_0_12),
    .I2(ff_cache1_data_mask_3_19) 
);
defparam ff_cache1_data_mask_0_s6.INIT=8'h10;
  LUT3 ff_cache2_data_mask_3_s7 (
    .F(ff_cache2_data_mask_3_12),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_3_14),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_3_s7.INIT=8'h10;
  LUT3 ff_cache2_data_mask_2_s6 (
    .F(ff_cache2_data_mask_2_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_2_12),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_2_s6.INIT=8'h10;
  LUT3 ff_cache2_data_mask_1_s6 (
    .F(ff_cache2_data_mask_1_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_1_12),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_1_s6.INIT=8'h10;
  LUT3 ff_cache2_data_mask_0_s6 (
    .F(ff_cache2_data_mask_0_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_0_12),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_0_s6.INIT=8'h10;
  LUT4 n6535_s3 (
    .F(n6535_8),
    .I0(ff_cache_flush_start),
    .I1(n6535_12),
    .I2(n6535_10),
    .I3(ff_start) 
);
defparam n6535_s3.INIT=16'h00FE;
  LUT3 n6533_s5 (
    .F(n6533_10),
    .I0(n6533_11),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6533_s5.INIT=8'h0E;
  LUT4 n6826_s4 (
    .F(n6826_9),
    .I0(w_cache_vram_rdata_en),
    .I1(n5388_7),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n6826_s4.INIT=16'h00F1;
  LUT4 n6824_s6 (
    .F(n6824_11),
    .I0(n6824_12),
    .I1(n6824_13),
    .I2(ff_flush_state_2_9),
    .I3(n6824_14) 
);
defparam n6824_s6.INIT=16'hFE00;
  LUT4 n6823_s3 (
    .F(n6823_9),
    .I0(n6823_13),
    .I1(ff_priority[0]),
    .I2(ff_start),
    .I3(n6823_15) 
);
defparam n6823_s3.INIT=16'h0A03;
  LUT4 n6822_s4 (
    .F(n6822_10),
    .I0(n6822_14),
    .I1(n6822_24),
    .I2(ff_start),
    .I3(n6823_15) 
);
defparam n6822_s4.INIT=16'h0C0A;
  LUT4 n5964_s4 (
    .F(n5964_9),
    .I0(n5964_16),
    .I1(n5964_11),
    .I2(ff_flush_state_2_9),
    .I3(n5964_12) 
);
defparam n5964_s4.INIT=16'h000D;
  LUT4 w_cache_flush_end_s (
    .F(w_cache_flush_end),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state[0]) 
);
defparam w_cache_flush_end_s.INIT=16'h0100;
  LUT3 n5388_s2 (
    .F(n5388_7),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5388_s2.INIT=8'hEF;
  LUT3 n5114_s7 (
    .F(n5114_8),
    .I0(n479_9),
    .I1(n4875_9),
    .I2(n5388_7) 
);
defparam n5114_s7.INIT=8'hCA;
  LUT3 n5115_s5 (
    .F(n5115_7),
    .I0(n480_9),
    .I1(n4876_9),
    .I2(n5388_7) 
);
defparam n5115_s5.INIT=8'hCA;
  LUT3 n5116_s5 (
    .F(n5116_7),
    .I0(n481_9),
    .I1(n4877_9),
    .I2(n5388_7) 
);
defparam n5116_s5.INIT=8'hCA;
  LUT3 n5117_s5 (
    .F(n5117_7),
    .I0(n482_9),
    .I1(n4878_9),
    .I2(n5388_7) 
);
defparam n5117_s5.INIT=8'hCA;
  LUT3 n5118_s5 (
    .F(n5118_7),
    .I0(n483_9),
    .I1(n4879_9),
    .I2(n5388_7) 
);
defparam n5118_s5.INIT=8'hCA;
  LUT3 n5119_s5 (
    .F(n5119_7),
    .I0(n484_9),
    .I1(n4880_9),
    .I2(n5388_7) 
);
defparam n5119_s5.INIT=8'hCA;
  LUT3 n5120_s5 (
    .F(n5120_7),
    .I0(n485_9),
    .I1(n4881_9),
    .I2(n5388_7) 
);
defparam n5120_s5.INIT=8'hCA;
  LUT3 n5121_s6 (
    .F(n5121_7),
    .I0(n486_9),
    .I1(n4882_9),
    .I2(n5388_7) 
);
defparam n5121_s6.INIT=8'hCA;
  LUT2 n1387_s1 (
    .F(n1387_4),
    .I0(n37_3),
    .I1(ff_cache1_data_en) 
);
defparam n1387_s1.INIT=4'h4;
  LUT4 n5965_s7 (
    .F(n5965_10),
    .I0(ff_cache1_address[17]),
    .I1(w_command_vram_address[17]),
    .I2(n5965_13),
    .I3(n6535_12) 
);
defparam n5965_s7.INIT=16'hAC00;
  LUT4 n5965_s8 (
    .F(n5965_11),
    .I0(n5965_14),
    .I1(n5965_15),
    .I2(n5965_16),
    .I3(n5965_17) 
);
defparam n5965_s8.INIT=16'h0100;
  LUT4 n5965_s9 (
    .F(n5965_12),
    .I0(n85_9),
    .I1(ff_cache_vram_address[17]),
    .I2(n5989_18),
    .I3(n5965_18) 
);
defparam n5965_s9.INIT=16'h0305;
  LUT4 n5966_s7 (
    .F(n5966_10),
    .I0(ff_cache1_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5965_13),
    .I3(n6535_12) 
);
defparam n5966_s7.INIT=16'hAC00;
  LUT4 n5966_s8 (
    .F(n5966_11),
    .I0(n5966_13),
    .I1(n5966_14),
    .I2(n5966_15),
    .I3(n5966_16) 
);
defparam n5966_s8.INIT=16'h0100;
  LUT4 n5966_s9 (
    .F(n5966_12),
    .I0(n86_9),
    .I1(ff_cache_vram_address[16]),
    .I2(n5989_18),
    .I3(n5965_18) 
);
defparam n5966_s9.INIT=16'h0305;
  LUT4 n5967_s7 (
    .F(n5967_10),
    .I0(ff_cache1_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5965_13),
    .I3(n6535_12) 
);
defparam n5967_s7.INIT=16'hAC00;
  LUT4 n5967_s8 (
    .F(n5967_11),
    .I0(n5967_13),
    .I1(n5967_14),
    .I2(n5967_15),
    .I3(n5967_16) 
);
defparam n5967_s8.INIT=16'h0100;
  LUT4 n5967_s9 (
    .F(n5967_12),
    .I0(n87_9),
    .I1(ff_cache_vram_address[15]),
    .I2(n5989_18),
    .I3(n5965_18) 
);
defparam n5967_s9.INIT=16'h0305;
  LUT4 n5968_s7 (
    .F(n5968_10),
    .I0(ff_cache1_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5965_13),
    .I3(n6535_12) 
);
defparam n5968_s7.INIT=16'hAC00;
  LUT4 n5968_s8 (
    .F(n5968_11),
    .I0(n5968_13),
    .I1(n5968_14),
    .I2(n5968_15),
    .I3(n5968_16) 
);
defparam n5968_s8.INIT=16'h0100;
  LUT4 n5968_s9 (
    .F(n5968_12),
    .I0(n88_9),
    .I1(ff_cache_vram_address[14]),
    .I2(n5989_18),
    .I3(n5965_18) 
);
defparam n5968_s9.INIT=16'h0305;
  LUT4 n5969_s7 (
    .F(n5969_10),
    .I0(n5969_12),
    .I1(w_command_vram_address[13]),
    .I2(n5969_13),
    .I3(n5969_14) 
);
defparam n5969_s7.INIT=16'h0B00;
  LUT4 n5969_s8 (
    .F(n5969_11),
    .I0(n89_9),
    .I1(ff_cache_vram_address[13]),
    .I2(n5989_18),
    .I3(n5965_18) 
);
defparam n5969_s8.INIT=16'h0305;
  LUT4 n5970_s7 (
    .F(n5970_10),
    .I0(ff_cache_vram_address[12]),
    .I1(n90_9),
    .I2(ff_cache_vram_write),
    .I3(n5964_11) 
);
defparam n5970_s7.INIT=16'h3335;
  LUT4 n5970_s9 (
    .F(n5970_12),
    .I0(n5970_20),
    .I1(n5970_14),
    .I2(n90_9),
    .I3(ff_flush_state_2_9) 
);
defparam n5970_s9.INIT=16'hF0BB;
  LUT4 n5971_s7 (
    .F(n5971_10),
    .I0(n5971_14),
    .I1(ff_flush_state[1]),
    .I2(n5971_22),
    .I3(ff_flush_state[2]) 
);
defparam n5971_s7.INIT=16'h0E03;
  LUT4 n5971_s8 (
    .F(n5971_11),
    .I0(n5971_16),
    .I1(ff_cache2_address[11]),
    .I2(ff_flush_state_2_9),
    .I3(n5971_17) 
);
defparam n5971_s8.INIT=16'h0007;
  LUT4 n5971_s9 (
    .F(n5971_12),
    .I0(ff_cache3_address[11]),
    .I1(n5971_18),
    .I2(n5969_12),
    .I3(w_command_vram_address[11]) 
);
defparam n5971_s9.INIT=16'h7077;
  LUT4 n5971_s10 (
    .F(n5971_13),
    .I0(n91_9),
    .I1(ff_cache_vram_address[11]),
    .I2(n5989_18),
    .I3(n5965_18) 
);
defparam n5971_s10.INIT=16'h0305;
  LUT4 n5972_s7 (
    .F(n5972_10),
    .I0(ff_cache1_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5965_13),
    .I3(n6535_12) 
);
defparam n5972_s7.INIT=16'hAC00;
  LUT4 n5972_s8 (
    .F(n5972_11),
    .I0(n5972_13),
    .I1(n5972_14),
    .I2(n5972_15),
    .I3(n5972_16) 
);
defparam n5972_s8.INIT=16'h0100;
  LUT4 n5972_s9 (
    .F(n5972_12),
    .I0(n92_9),
    .I1(ff_cache_vram_address[10]),
    .I2(n5989_18),
    .I3(n5965_18) 
);
defparam n5972_s9.INIT=16'h0305;
  LUT4 n5973_s7 (
    .F(n5973_10),
    .I0(n5973_12),
    .I1(n5973_13),
    .I2(n5973_14),
    .I3(n5973_15) 
);
defparam n5973_s7.INIT=16'hB000;
  LUT4 n5973_s8 (
    .F(n5973_11),
    .I0(n93_9),
    .I1(ff_cache_vram_address[9]),
    .I2(n5989_18),
    .I3(n5965_18) 
);
defparam n5973_s8.INIT=16'h0305;
  LUT4 n5974_s7 (
    .F(n5974_10),
    .I0(ff_cache1_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5965_13),
    .I3(n6535_12) 
);
defparam n5974_s7.INIT=16'hAC00;
  LUT4 n5974_s8 (
    .F(n5974_11),
    .I0(n5974_13),
    .I1(n5974_14),
    .I2(n5974_15),
    .I3(n5974_16) 
);
defparam n5974_s8.INIT=16'h0100;
  LUT4 n5974_s9 (
    .F(n5974_12),
    .I0(n94_9),
    .I1(ff_cache_vram_address[8]),
    .I2(n5989_18),
    .I3(n5965_18) 
);
defparam n5974_s9.INIT=16'h0305;
  LUT4 n5975_s7 (
    .F(n5975_10),
    .I0(ff_cache1_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5965_13),
    .I3(n6535_12) 
);
defparam n5975_s7.INIT=16'hAC00;
  LUT4 n5975_s8 (
    .F(n5975_11),
    .I0(n5975_13),
    .I1(n5975_14),
    .I2(n5975_15),
    .I3(n5975_16) 
);
defparam n5975_s8.INIT=16'h0100;
  LUT4 n5975_s9 (
    .F(n5975_12),
    .I0(n95_9),
    .I1(ff_cache_vram_address[7]),
    .I2(n5989_18),
    .I3(n5965_18) 
);
defparam n5975_s9.INIT=16'h0305;
  LUT4 n5976_s7 (
    .F(n5976_10),
    .I0(ff_cache1_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5965_13),
    .I3(n6535_12) 
);
defparam n5976_s7.INIT=16'hAC00;
  LUT4 n5976_s8 (
    .F(n5976_11),
    .I0(n5976_13),
    .I1(n5976_14),
    .I2(n5976_15),
    .I3(n5976_16) 
);
defparam n5976_s8.INIT=16'h0100;
  LUT4 n5976_s9 (
    .F(n5976_12),
    .I0(n96_9),
    .I1(ff_cache_vram_address[6]),
    .I2(n5989_18),
    .I3(n5965_18) 
);
defparam n5976_s9.INIT=16'h0305;
  LUT4 n5977_s7 (
    .F(n5977_10),
    .I0(n5977_12),
    .I1(n5973_13),
    .I2(n5977_13),
    .I3(n5977_14) 
);
defparam n5977_s7.INIT=16'hB000;
  LUT4 n5977_s8 (
    .F(n5977_11),
    .I0(n97_9),
    .I1(ff_cache_vram_address[5]),
    .I2(n5989_18),
    .I3(n5965_18) 
);
defparam n5977_s8.INIT=16'h0305;
  LUT4 n5978_s7 (
    .F(n5978_10),
    .I0(ff_cache1_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5965_13),
    .I3(n6535_12) 
);
defparam n5978_s7.INIT=16'hAC00;
  LUT4 n5978_s8 (
    .F(n5978_11),
    .I0(n5978_13),
    .I1(n5978_14),
    .I2(n5978_15),
    .I3(n5978_16) 
);
defparam n5978_s8.INIT=16'h0100;
  LUT4 n5978_s9 (
    .F(n5978_12),
    .I0(n98_9),
    .I1(ff_cache_vram_address[4]),
    .I2(n5989_18),
    .I3(n5965_18) 
);
defparam n5978_s9.INIT=16'h0305;
  LUT4 n5979_s7 (
    .F(n5979_10),
    .I0(n5979_12),
    .I1(n5973_13),
    .I2(ff_flush_state_2_9),
    .I3(n5979_13) 
);
defparam n5979_s7.INIT=16'h0B00;
  LUT4 n5979_s8 (
    .F(n5979_11),
    .I0(n99_9),
    .I1(ff_cache_vram_address[3]),
    .I2(n5989_18),
    .I3(n5965_18) 
);
defparam n5979_s8.INIT=16'h0305;
  LUT4 n5980_s7 (
    .F(n5980_10),
    .I0(n5969_12),
    .I1(w_command_vram_address[2]),
    .I2(n5980_12),
    .I3(n5980_13) 
);
defparam n5980_s7.INIT=16'h0B00;
  LUT4 n5980_s8 (
    .F(n5980_11),
    .I0(n100_9),
    .I1(ff_cache_vram_address[2]),
    .I2(n5989_18),
    .I3(n5965_18) 
);
defparam n5980_s8.INIT=16'h0305;
  LUT4 n5981_s3 (
    .F(n5981_6),
    .I0(n5981_24),
    .I1(n6535_10),
    .I2(n5981_18),
    .I3(n5981_12) 
);
defparam n5981_s3.INIT=16'h0700;
  LUT4 n5981_s4 (
    .F(n5981_7),
    .I0(n5981_22),
    .I1(n5981_24),
    .I2(ff_priority[0]),
    .I3(n5981_13) 
);
defparam n5981_s4.INIT=16'h3500;
  LUT3 n5981_s5 (
    .F(n5981_8),
    .I0(n5982_18),
    .I1(n101_9),
    .I2(n5981_14) 
);
defparam n5981_s5.INIT=8'h0D;
  LUT3 n5982_s3 (
    .F(n5982_6),
    .I0(n5982_8),
    .I1(n5982_9),
    .I2(n5996_19) 
);
defparam n5982_s3.INIT=8'h70;
  LUT4 n5982_s4 (
    .F(n5982_7),
    .I0(n5982_26),
    .I1(n6533_11),
    .I2(n5982_11),
    .I3(n5982_12) 
);
defparam n5982_s4.INIT=16'h7000;
  LUT3 n5983_s2 (
    .F(n5983_5),
    .I0(n5983_7),
    .I1(n5983_8),
    .I2(n5996_19) 
);
defparam n5983_s2.INIT=8'hE0;
  LUT4 n5983_s3 (
    .F(n5983_6),
    .I0(n5983_21),
    .I1(n6535_12),
    .I2(n5983_10),
    .I3(n5983_11) 
);
defparam n5983_s3.INIT=16'h7000;
  LUT4 n5984_s2 (
    .F(n5984_5),
    .I0(n5984_21),
    .I1(n6308_8),
    .I2(w_command_vram_wdata[28]),
    .I3(n5984_10) 
);
defparam n5984_s2.INIT=16'h7707;
  LUT4 n5984_s3 (
    .F(n5984_6),
    .I0(n5984_25),
    .I1(ff_cache1_data_en_10),
    .I2(n5989_18),
    .I3(n5984_12) 
);
defparam n5984_s3.INIT=16'h7000;
  LUT4 n5984_s4 (
    .F(n5984_7),
    .I0(n5984_13),
    .I1(n5984_14),
    .I2(n5984_19),
    .I3(n5996_19) 
);
defparam n5984_s4.INIT=16'hF400;
  LUT4 n5985_s2 (
    .F(n5985_5),
    .I0(n5985_7),
    .I1(n5985_17),
    .I2(n5985_9),
    .I3(n5964_16) 
);
defparam n5985_s2.INIT=16'hFE00;
  LUT4 n5985_s3 (
    .F(n5985_6),
    .I0(n5985_21),
    .I1(n6535_10),
    .I2(n5985_11),
    .I3(n5985_12) 
);
defparam n5985_s3.INIT=16'h7000;
  LUT4 n5986_s2 (
    .F(n5986_5),
    .I0(n5986_28),
    .I1(n6533_11),
    .I2(n5986_22),
    .I3(n6308_8) 
);
defparam n5986_s2.INIT=16'h0777;
  LUT4 n5986_s3 (
    .F(n5986_6),
    .I0(n5986_26),
    .I1(n6535_12),
    .I2(n5986_18),
    .I3(n5986_20) 
);
defparam n5986_s3.INIT=16'h0700;
  LUT3 n5986_s4 (
    .F(n5986_7),
    .I0(n5986_14),
    .I1(n5986_15),
    .I2(n5996_19) 
);
defparam n5986_s4.INIT=8'hE0;
  LUT3 n5987_s2 (
    .F(n5987_5),
    .I0(n5987_7),
    .I1(n5987_8),
    .I2(n5996_19) 
);
defparam n5987_s2.INIT=8'hE0;
  LUT4 n5987_s3 (
    .F(n5987_6),
    .I0(n5987_21),
    .I1(n6535_12),
    .I2(n5987_10),
    .I3(n5987_11) 
);
defparam n5987_s3.INIT=16'h7000;
  LUT4 n5988_s2 (
    .F(n5988_5),
    .I0(n5988_20),
    .I1(n5988_22),
    .I2(ff_priority[1]),
    .I3(n5988_11) 
);
defparam n5988_s2.INIT=16'hAFC0;
  LUT3 n5988_s3 (
    .F(n5988_6),
    .I0(w_command_vram_write),
    .I1(ff_busy),
    .I2(ff_cache_vram_write) 
);
defparam n5988_s3.INIT=8'h07;
  LUT3 n5988_s4 (
    .F(n5988_7),
    .I0(n5988_6),
    .I1(n108_9),
    .I2(n5989_18) 
);
defparam n5988_s4.INIT=8'h0B;
  LUT4 n5988_s5 (
    .F(n5988_8),
    .I0(n5988_24),
    .I1(ff_cache1_data_en_10),
    .I2(n5988_13),
    .I3(n5988_14) 
);
defparam n5988_s5.INIT=16'h7000;
  LUT4 n5989_s3 (
    .F(n5989_6),
    .I0(n5989_28),
    .I1(n6535_12),
    .I2(n5989_20),
    .I3(n5989_12) 
);
defparam n5989_s3.INIT=16'h0700;
  LUT4 n5989_s5 (
    .F(n5989_8),
    .I0(n5989_13),
    .I1(n5989_14),
    .I2(n109_9),
    .I3(n5988_6) 
);
defparam n5989_s5.INIT=16'hEE0F;
  LUT4 n5990_s3 (
    .F(n5990_6),
    .I0(n5990_27),
    .I1(n6533_11),
    .I2(n5990_17),
    .I3(n5990_11) 
);
defparam n5990_s3.INIT=16'h0700;
  LUT4 n5990_s4 (
    .F(n5990_7),
    .I0(n5990_12),
    .I1(n5990_13),
    .I2(n110_9),
    .I3(n5988_6) 
);
defparam n5990_s4.INIT=16'hEEF0;
  LUT3 n5991_s2 (
    .F(n5991_5),
    .I0(n5991_7),
    .I1(n5991_8),
    .I2(n5996_19) 
);
defparam n5991_s2.INIT=8'h70;
  LUT3 n5991_s3 (
    .F(n5991_6),
    .I0(n5991_9),
    .I1(n5991_10),
    .I2(n5991_20) 
);
defparam n5991_s3.INIT=8'h80;
  LUT4 n5992_s2 (
    .F(n5992_5),
    .I0(n5992_7),
    .I1(n5992_8),
    .I2(ff_priority[0]),
    .I3(n5996_19) 
);
defparam n5992_s2.INIT=16'hCA00;
  LUT4 n5992_s3 (
    .F(n5992_6),
    .I0(n5992_19),
    .I1(n6535_10),
    .I2(n5992_10),
    .I3(n5992_11) 
);
defparam n5992_s3.INIT=16'h7000;
  LUT3 n5993_s2 (
    .F(n5993_5),
    .I0(n5993_7),
    .I1(n5993_8),
    .I2(n5996_19) 
);
defparam n5993_s2.INIT=8'hE0;
  LUT4 n5993_s3 (
    .F(n5993_6),
    .I0(n5993_17),
    .I1(n6308_8),
    .I2(n5993_10),
    .I3(n5993_11) 
);
defparam n5993_s3.INIT=16'h7000;
  LUT4 n5994_s2 (
    .F(n5994_5),
    .I0(n5988_6),
    .I1(n5994_7),
    .I2(n5994_8),
    .I3(n5989_18) 
);
defparam n5994_s2.INIT=16'h007F;
  LUT4 n5994_s3 (
    .F(n5994_6),
    .I0(n5994_19),
    .I1(n6308_8),
    .I2(n5994_10),
    .I3(n5994_11) 
);
defparam n5994_s3.INIT=16'h7000;
  LUT3 n5995_s2 (
    .F(n5995_5),
    .I0(n5995_7),
    .I1(n5995_8),
    .I2(n5996_19) 
);
defparam n5995_s2.INIT=8'h70;
  LUT3 n5995_s3 (
    .F(n5995_6),
    .I0(n5995_9),
    .I1(n5995_10),
    .I2(n5995_20) 
);
defparam n5995_s3.INIT=8'h80;
  LUT4 n5996_s2 (
    .F(n5996_5),
    .I0(n5996_9),
    .I1(n5996_10),
    .I2(n5996_23),
    .I3(n5996_12) 
);
defparam n5996_s2.INIT=16'hF0BB;
  LUT4 n5996_s5 (
    .F(n5996_8),
    .I0(n5996_21),
    .I1(n6308_8),
    .I2(n5996_14),
    .I3(n5996_15) 
);
defparam n5996_s5.INIT=16'h7000;
  LUT4 n5997_s2 (
    .F(n5997_5),
    .I0(n5997_17),
    .I1(n5997_21),
    .I2(n5996_12),
    .I3(n5996_19) 
);
defparam n5997_s2.INIT=16'h3A00;
  LUT4 n5997_s3 (
    .F(n5997_6),
    .I0(n5997_21),
    .I1(n6535_10),
    .I2(n5997_9),
    .I3(n5997_19) 
);
defparam n5997_s3.INIT=16'h7000;
  LUT4 n5998_s2 (
    .F(n5998_5),
    .I0(n5998_24),
    .I1(n6533_11),
    .I2(n5998_9),
    .I3(n5998_10) 
);
defparam n5998_s2.INIT=16'h7000;
  LUT4 n5998_s3 (
    .F(n5998_6),
    .I0(n5998_24),
    .I1(n5998_22),
    .I2(ff_priority[0]),
    .I3(n5998_12) 
);
defparam n5998_s3.INIT=16'h3500;
  LUT3 n5998_s4 (
    .F(n5998_7),
    .I0(n5982_18),
    .I1(n118_9),
    .I2(n5998_13) 
);
defparam n5998_s4.INIT=8'h0D;
  LUT4 n5999_s2 (
    .F(n5999_5),
    .I0(n5999_7),
    .I1(n5999_8),
    .I2(ff_priority[1]),
    .I3(n5996_19) 
);
defparam n5999_s2.INIT=16'hCA00;
  LUT4 n5999_s3 (
    .F(n5999_6),
    .I0(n5999_21),
    .I1(n6535_12),
    .I2(n5999_10),
    .I3(n5999_11) 
);
defparam n5999_s3.INIT=16'h7000;
  LUT4 n6000_s2 (
    .F(n6000_5),
    .I0(n6000_7),
    .I1(n6000_8),
    .I2(ff_priority[1]),
    .I3(n5964_16) 
);
defparam n6000_s2.INIT=16'hCA00;
  LUT4 n6000_s3 (
    .F(n6000_6),
    .I0(n6000_21),
    .I1(n6535_10),
    .I2(n6000_10),
    .I3(n6000_11) 
);
defparam n6000_s3.INIT=16'h7000;
  LUT4 n6001_s2 (
    .F(n6001_5),
    .I0(n6001_28),
    .I1(n6533_11),
    .I2(n6001_8),
    .I3(n6001_9) 
);
defparam n6001_s2.INIT=16'h7000;
  LUT4 n6001_s3 (
    .F(n6001_6),
    .I0(n6001_10),
    .I1(n6001_11),
    .I2(n6001_18),
    .I3(n5996_19) 
);
defparam n6001_s3.INIT=16'hF400;
  LUT4 n6002_s3 (
    .F(n6002_6),
    .I0(n6002_21),
    .I1(n6308_8),
    .I2(n6002_17),
    .I3(n6002_11) 
);
defparam n6002_s3.INIT=16'h0700;
  LUT4 n6002_s4 (
    .F(n6002_7),
    .I0(n6002_12),
    .I1(n6002_13),
    .I2(n122_9),
    .I3(n5988_6) 
);
defparam n6002_s4.INIT=16'h770F;
  LUT4 n6003_s2 (
    .F(n6003_5),
    .I0(n6003_7),
    .I1(n6003_19),
    .I2(n5996_12),
    .I3(n5996_19) 
);
defparam n6003_s2.INIT=16'h3A00;
  LUT4 n6003_s3 (
    .F(n6003_6),
    .I0(n6003_17),
    .I1(n6308_8),
    .I2(n6003_10),
    .I3(n6003_11) 
);
defparam n6003_s3.INIT=16'h7000;
  LUT4 n6004_s2 (
    .F(n6004_5),
    .I0(n6004_7),
    .I1(n6004_8),
    .I2(n6004_18),
    .I3(n5996_19) 
);
defparam n6004_s2.INIT=16'hF400;
  LUT4 n6004_s3 (
    .F(n6004_6),
    .I0(n6004_22),
    .I1(n6308_8),
    .I2(n6004_11),
    .I3(n6004_12) 
);
defparam n6004_s3.INIT=16'h7000;
  LUT4 n6005_s2 (
    .F(n6005_5),
    .I0(n6005_23),
    .I1(n6535_12),
    .I2(n6005_8),
    .I3(n6005_9) 
);
defparam n6005_s2.INIT=16'h7000;
  LUT4 n6005_s3 (
    .F(n6005_6),
    .I0(n6005_10),
    .I1(n6005_11),
    .I2(n5988_6),
    .I3(n5989_18) 
);
defparam n6005_s3.INIT=16'h00EF;
  LUT4 n6006_s3 (
    .F(n6006_6),
    .I0(n6006_22),
    .I1(n6535_10),
    .I2(n6006_11),
    .I3(n6006_12) 
);
defparam n6006_s3.INIT=16'h0700;
  LUT4 n6006_s4 (
    .F(n6006_7),
    .I0(n6006_13),
    .I1(n6006_14),
    .I2(ff_priority[1]),
    .I3(n5996_19) 
);
defparam n6006_s4.INIT=16'hC500;
  LUT3 n6007_s2 (
    .F(n6007_5),
    .I0(n6007_7),
    .I1(n6007_8),
    .I2(n5996_19) 
);
defparam n6007_s2.INIT=8'h70;
  LUT4 n6007_s3 (
    .F(n6007_6),
    .I0(n6007_17),
    .I1(n6308_8),
    .I2(n6007_10),
    .I3(n6007_11) 
);
defparam n6007_s3.INIT=16'h7000;
  LUT4 n6008_s2 (
    .F(n6008_5),
    .I0(n6008_7),
    .I1(n6008_8),
    .I2(n5988_6),
    .I3(n5989_18) 
);
defparam n6008_s2.INIT=16'h00EF;
  LUT4 n6008_s3 (
    .F(n6008_6),
    .I0(n6008_23),
    .I1(n6535_12),
    .I2(n6008_10),
    .I3(n6008_11) 
);
defparam n6008_s3.INIT=16'h7000;
  LUT4 n6009_s2 (
    .F(n6009_5),
    .I0(n6009_17),
    .I1(n6009_19),
    .I2(ff_priority[1]),
    .I3(n6009_10) 
);
defparam n6009_s2.INIT=16'hAFC0;
  LUT3 n6009_s3 (
    .F(n6009_6),
    .I0(n5988_6),
    .I1(n129_9),
    .I2(n5989_18) 
);
defparam n6009_s3.INIT=8'h0B;
  LUT4 n6009_s4 (
    .F(n6009_7),
    .I0(n5984_10),
    .I1(w_command_vram_wdata[3]),
    .I2(n6009_21),
    .I3(n6009_12) 
);
defparam n6009_s4.INIT=16'h0B00;
  LUT4 n6010_s2 (
    .F(n6010_5),
    .I0(n6010_7),
    .I1(n6010_8),
    .I2(n5988_6),
    .I3(n5989_18) 
);
defparam n6010_s2.INIT=16'h00EF;
  LUT4 n6010_s3 (
    .F(n6010_6),
    .I0(n6010_25),
    .I1(n6533_11),
    .I2(n6010_10),
    .I3(n6010_11) 
);
defparam n6010_s3.INIT=16'h7000;
  LUT3 n6011_s2 (
    .F(n6011_5),
    .I0(n6011_7),
    .I1(n6011_8),
    .I2(n5996_19) 
);
defparam n6011_s2.INIT=8'h70;
  LUT4 n6011_s3 (
    .F(n6011_6),
    .I0(n6011_21),
    .I1(n6535_12),
    .I2(n6011_10),
    .I3(n6011_11) 
);
defparam n6011_s3.INIT=16'h7000;
  LUT4 n6012_s2 (
    .F(n6012_5),
    .I0(n6012_24),
    .I1(n6535_10),
    .I2(n6012_8),
    .I3(n6012_9) 
);
defparam n6012_s2.INIT=16'h7000;
  LUT4 n6012_s3 (
    .F(n6012_6),
    .I0(n6012_10),
    .I1(n6012_11),
    .I2(n6012_18),
    .I3(n5996_19) 
);
defparam n6012_s3.INIT=16'hF400;
  LUT4 n6013_s7 (
    .F(n6013_10),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(n6013_13),
    .I3(ff_priority[0]) 
);
defparam n6013_s7.INIT=16'h0503;
  LUT4 n6013_s8 (
    .F(n6013_11),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(n6013_14),
    .I3(ff_priority[0]) 
);
defparam n6013_s8.INIT=16'h0503;
  LUT4 n6013_s9 (
    .F(n6013_12),
    .I0(n5969_12),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n6013_15),
    .I3(n6013_16) 
);
defparam n6013_s9.INIT=16'hB000;
  LUT4 n6014_s7 (
    .F(n6014_10),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(n6013_13),
    .I3(ff_priority[0]) 
);
defparam n6014_s7.INIT=16'h0503;
  LUT4 n6014_s8 (
    .F(n6014_11),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(n6013_14),
    .I3(ff_priority[0]) 
);
defparam n6014_s8.INIT=16'h0503;
  LUT4 n6014_s9 (
    .F(n6014_12),
    .I0(n5969_12),
    .I1(n6014_20),
    .I2(n6014_22),
    .I3(n6014_15) 
);
defparam n6014_s9.INIT=16'hF800;
  LUT4 n6015_s7 (
    .F(n6015_10),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(n6013_13),
    .I3(ff_priority[0]) 
);
defparam n6015_s7.INIT=16'h0503;
  LUT4 n6015_s8 (
    .F(n6015_11),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(n6013_14),
    .I3(ff_priority[0]) 
);
defparam n6015_s8.INIT=16'h0503;
  LUT4 n6015_s9 (
    .F(n6015_12),
    .I0(n6015_19),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n6015_14),
    .I3(n6015_15) 
);
defparam n6015_s9.INIT=16'hB000;
  LUT4 n6016_s7 (
    .F(n6016_10),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(n6013_13),
    .I3(ff_priority[0]) 
);
defparam n6016_s7.INIT=16'h0503;
  LUT4 n6016_s8 (
    .F(n6016_11),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(n6013_14),
    .I3(ff_priority[0]) 
);
defparam n6016_s8.INIT=16'h0503;
  LUT3 n6016_s9 (
    .F(n6016_12),
    .I0(n6015_19),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n6016_13) 
);
defparam n6016_s9.INIT=8'hB0;
  LUT4 ff_cache0_already_read_s5 (
    .F(ff_cache0_already_read_9),
    .I0(ff_cache0_data_en),
    .I1(n5388_7),
    .I2(ff_cache_vram_write),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache0_already_read_s5.INIT=16'h1000;
  LUT4 ff_cache1_already_read_s6 (
    .F(ff_cache1_already_read_10),
    .I0(ff_cache1_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n19_3) 
);
defparam ff_cache1_already_read_s6.INIT=16'h4000;
  LUT4 ff_cache1_already_read_s7 (
    .F(ff_cache1_already_read_11),
    .I0(w_command_vram_rdata_en),
    .I1(ff_cache1_already_read_12),
    .I2(n5388_7),
    .I3(ff_cache0_already_read_20) 
);
defparam ff_cache1_already_read_s7.INIT=16'h8F00;
  LUT4 ff_cache2_already_read_s5 (
    .F(ff_cache2_already_read_9),
    .I0(n5753_10),
    .I1(ff_cache2_data_en),
    .I2(ff_cache2_already_read_15),
    .I3(ff_cache2_address_17_17) 
);
defparam ff_cache2_already_read_s5.INIT=16'h00EF;
  LUT4 ff_cache3_already_read_s6 (
    .F(ff_cache3_already_read_10),
    .I0(n5388_7),
    .I1(ff_cache3_already_read_14),
    .I2(ff_cache3_address_17_18),
    .I3(ff_cache3_already_read_12) 
);
defparam ff_cache3_already_read_s6.INIT=16'h00F4;
  LUT2 ff_cache_vram_rdata_en_s4 (
    .F(ff_cache_vram_rdata_en_7),
    .I0(ff_cache_vram_rdata_en_10),
    .I1(n6823_15) 
);
defparam ff_cache_vram_rdata_en_s4.INIT=4'h4;
  LUT2 ff_flush_state_2_s4 (
    .F(ff_flush_state_2_9),
    .I0(ff_busy),
    .I1(w_command_vram_write) 
);
defparam ff_flush_state_2_s4.INIT=4'h8;
  LUT3 ff_flush_state_2_s5 (
    .F(ff_flush_state_2_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam ff_flush_state_2_s5.INIT=8'h01;
  LUT2 ff_flush_state_2_s6 (
    .F(ff_flush_state_2_11),
    .I0(ff_start),
    .I1(ff_cache_flush_start) 
);
defparam ff_flush_state_2_s6.INIT=4'h1;
  LUT4 n6822_s5 (
    .F(n6822_11),
    .I0(n6822_16),
    .I1(n6822_17),
    .I2(n6822_18),
    .I3(ff_cache_vram_rdata_en_21) 
);
defparam n6822_s5.INIT=16'h00EF;
  LUT4 ff_vram_wdata_31_s5 (
    .F(ff_vram_wdata_31_8),
    .I0(w_cache_vram_rdata_en),
    .I1(n5388_7),
    .I2(n6822_16),
    .I3(ff_vram_wdata_31_9) 
);
defparam ff_vram_wdata_31_s5.INIT=16'h0100;
  LUT4 ff_cache0_address_16_s6 (
    .F(ff_cache0_address_16_11),
    .I0(ff_cache0_address_16_12),
    .I1(n6823_15),
    .I2(ff_cache0_data_mask_2_12),
    .I3(ff_cache0_address_16_13) 
);
defparam ff_cache0_address_16_s6.INIT=16'h000D;
  LUT4 ff_cache0_data_31_s6 (
    .F(ff_cache0_data_31_11),
    .I0(ff_cache0_address_16_12),
    .I1(ff_cache0_already_read_18),
    .I2(n5735_9),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_31_s6.INIT=16'hF400;
  LUT2 ff_cache0_data_31_s8 (
    .F(ff_cache0_data_31_13),
    .I0(ff_cache0_data_mask[3]),
    .I1(ff_cache0_already_read_16) 
);
defparam ff_cache0_data_31_s8.INIT=4'h8;
  LUT2 ff_cache0_data_23_s7 (
    .F(ff_cache0_data_23_12),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_already_read_16) 
);
defparam ff_cache0_data_23_s7.INIT=4'h8;
  LUT2 ff_cache0_data_15_s7 (
    .F(ff_cache0_data_15_12),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_cache0_already_read_16) 
);
defparam ff_cache0_data_15_s7.INIT=4'h8;
  LUT2 ff_cache0_data_7_s7 (
    .F(ff_cache0_data_7_12),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_already_read_16) 
);
defparam ff_cache0_data_7_s7.INIT=4'h8;
  LUT4 ff_cache1_address_17_s6 (
    .F(ff_cache1_address_17_11),
    .I0(ff_vram_wdata_31_9),
    .I1(ff_cache1_address_17_12),
    .I2(ff_cache_vram_write),
    .I3(ff_cache1_address_17_13) 
);
defparam ff_cache1_address_17_s6.INIT=16'h007F;
  LUT4 ff_cache1_data_31_s6 (
    .F(ff_cache1_data_31_11),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache1_data_mask[3]),
    .I3(ff_cache1_data_31_17) 
);
defparam ff_cache1_data_31_s6.INIT=16'h0BBB;
  LUT2 ff_cache1_data_31_s7 (
    .F(ff_cache1_data_31_12),
    .I0(ff_cache1_data_31_19),
    .I1(ff_cache0_already_read_20) 
);
defparam ff_cache1_data_31_s7.INIT=4'h4;
  LUT4 ff_cache1_data_23_s6 (
    .F(ff_cache1_data_23_11),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_31_17) 
);
defparam ff_cache1_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache1_data_15_s6 (
    .F(ff_cache1_data_15_11),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache1_data_mask[1]),
    .I3(ff_cache1_data_31_17) 
);
defparam ff_cache1_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache1_data_7_s6 (
    .F(ff_cache1_data_7_11),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache1_data_mask[0]),
    .I3(ff_cache1_data_31_17) 
);
defparam ff_cache1_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_address_17_s6 (
    .F(ff_cache2_address_17_11),
    .I0(ff_cache2_address_17_13),
    .I1(ff_cache_vram_write),
    .I2(ff_cache2_address_17_14),
    .I3(ff_cache0_address_16_13) 
);
defparam ff_cache2_address_17_s6.INIT=16'h00F8;
  LUT4 ff_cache2_data_31_s6 (
    .F(ff_cache2_data_31_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache2_data_mask[3]),
    .I3(ff_cache2_address_17_17) 
);
defparam ff_cache2_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_23_s6 (
    .F(ff_cache2_data_23_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_address_17_17) 
);
defparam ff_cache2_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_15_s6 (
    .F(ff_cache2_data_15_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache2_data_mask[1]),
    .I3(ff_cache2_address_17_17) 
);
defparam ff_cache2_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_7_s6 (
    .F(ff_cache2_data_7_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache2_data_mask[0]),
    .I3(ff_cache2_address_17_17) 
);
defparam ff_cache2_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_address_17_s6 (
    .F(ff_cache3_address_17_11),
    .I0(ff_cache3_address_17_16),
    .I1(ff_cache_vram_write),
    .I2(ff_cache3_address_17_14),
    .I3(ff_cache0_address_16_13) 
);
defparam ff_cache3_address_17_s6.INIT=16'h00F8;
  LUT4 ff_cache3_data_31_s6 (
    .F(ff_cache3_data_31_11),
    .I0(ff_cache3_data_31_15),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache3_data_mask[3]),
    .I3(ff_cache3_address_17_18) 
);
defparam ff_cache3_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_31_s7 (
    .F(ff_cache3_data_31_12),
    .I0(w_cache2_hit),
    .I1(ff_cache2_already_read_12),
    .I2(n5388_7),
    .I3(ff_cache0_already_read_20) 
);
defparam ff_cache3_data_31_s7.INIT=16'hF400;
  LUT4 ff_cache3_data_23_s6 (
    .F(ff_cache3_data_23_11),
    .I0(ff_cache3_data_31_15),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_address_17_18) 
);
defparam ff_cache3_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_15_s6 (
    .F(ff_cache3_data_15_11),
    .I0(ff_cache3_data_31_15),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache3_data_mask[1]),
    .I3(ff_cache3_address_17_18) 
);
defparam ff_cache3_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_7_s6 (
    .F(ff_cache3_data_7_11),
    .I0(ff_cache3_data_31_15),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache3_data_mask[0]),
    .I3(ff_cache3_address_17_18) 
);
defparam ff_cache3_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_vram_address_17_s11 (
    .F(ff_vram_address_17_15),
    .I0(w_cache_vram_rdata_en),
    .I1(n6822_16),
    .I2(ff_cache0_address_16_13),
    .I3(n5970_22) 
);
defparam ff_vram_address_17_s11.INIT=16'hFE00;
  LUT4 ff_cache0_data_en_s4 (
    .F(ff_cache0_data_en_9),
    .I0(n5388_7),
    .I1(n6822_16),
    .I2(ff_vram_wdata_31_9),
    .I3(ff_cache0_data_mask_2_20) 
);
defparam ff_cache0_data_en_s4.INIT=16'hBF00;
  LUT3 ff_cache0_data_en_s5 (
    .F(ff_cache0_data_en_10),
    .I0(n6822_20),
    .I1(n6533_11),
    .I2(n6822_26) 
);
defparam ff_cache0_data_en_s5.INIT=8'hE0;
  LUT3 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(ff_cache1_data_en_11),
    .I1(ff_cache3_already_read_12),
    .I2(ff_flush_state[2]) 
);
defparam ff_cache1_data_en_s4.INIT=8'h0D;
  LUT2 ff_cache1_data_en_s5 (
    .F(ff_cache1_data_en_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]) 
);
defparam ff_cache1_data_en_s5.INIT=4'h1;
  LUT4 ff_cache2_data_en_s4 (
    .F(ff_cache2_data_en_9),
    .I0(ff_cache2_already_read_15),
    .I1(ff_cache2_address_17_17),
    .I2(ff_cache3_already_read_12),
    .I3(ff_flush_state_2_10) 
);
defparam ff_cache2_data_en_s4.INIT=16'hF100;
  LUT3 ff_cache2_data_en_s5 (
    .F(ff_cache2_data_en_10),
    .I0(n6822_20),
    .I1(n6308_8),
    .I2(n6822_26) 
);
defparam ff_cache2_data_en_s5.INIT=8'hE0;
  LUT3 ff_cache3_data_en_s4 (
    .F(ff_cache3_data_en_9),
    .I0(n6822_20),
    .I1(n6535_10),
    .I2(n6822_26) 
);
defparam ff_cache3_data_en_s4.INIT=8'hE0;
  LUT3 ff_busy_s4 (
    .F(ff_busy_9),
    .I0(w_cache_vram_rdata_en),
    .I1(n6823_15),
    .I2(ff_cache_vram_rdata_en_21) 
);
defparam ff_busy_s4.INIT=8'h01;
  LUT4 ff_cache0_data_mask_2_s7 (
    .F(ff_cache0_data_mask_2_12),
    .I0(ff_cache0_data_mask_2_16),
    .I1(ff_vram_wdata_31_9),
    .I2(ff_cache0_already_read_13),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_mask_2_s7.INIT=16'h007F;
  LUT4 ff_cache0_data_mask_2_s8 (
    .F(ff_cache0_data_mask_2_13),
    .I0(n5388_7),
    .I1(n5735_9),
    .I2(n5751_9),
    .I3(ff_cache0_address_16_13) 
);
defparam ff_cache0_data_mask_2_s8.INIT=16'hBF00;
  LUT3 ff_cache0_data_mask_2_s10 (
    .F(ff_cache0_data_mask_2_15),
    .I0(ff_start),
    .I1(ff_cache0_data_mask_2_17),
    .I2(ff_cache0_data_en_10) 
);
defparam ff_cache0_data_mask_2_s10.INIT=8'h10;
  LUT4 ff_cache0_data_mask_1_s6 (
    .F(ff_cache0_data_mask_1_11),
    .I0(n5388_7),
    .I1(n5735_9),
    .I2(n5752_9),
    .I3(ff_cache0_address_16_13) 
);
defparam ff_cache0_data_mask_1_s6.INIT=16'hBF00;
  LUT4 ff_cache0_data_mask_0_s6 (
    .F(ff_cache0_data_mask_0_11),
    .I0(n5388_7),
    .I1(n5735_9),
    .I2(n5753_9),
    .I3(ff_cache0_address_16_13) 
);
defparam ff_cache0_data_mask_0_s6.INIT=16'hBF00;
  LUT4 ff_cache3_data_mask_3_s8 (
    .F(ff_cache3_data_mask_3_13),
    .I0(n5750_9),
    .I1(n5753_10),
    .I2(ff_cache3_data_mask_3_20),
    .I3(ff_cache3_data_mask_3_22) 
);
defparam ff_cache3_data_mask_3_s8.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_2_s6 (
    .F(ff_cache3_data_mask_2_11),
    .I0(n5751_9),
    .I1(n5753_10),
    .I2(ff_cache3_data_mask_3_20),
    .I3(ff_cache3_data_mask_3_22) 
);
defparam ff_cache3_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_1_s6 (
    .F(ff_cache3_data_mask_1_11),
    .I0(n5752_9),
    .I1(n5753_10),
    .I2(ff_cache3_data_mask_3_20),
    .I3(ff_cache3_data_mask_3_22) 
);
defparam ff_cache3_data_mask_1_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_0_s6 (
    .F(ff_cache3_data_mask_0_11),
    .I0(n5753_9),
    .I1(n5753_10),
    .I2(ff_cache3_data_mask_3_20),
    .I3(ff_cache3_data_mask_3_22) 
);
defparam ff_cache3_data_mask_0_s6.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_3_s6 (
    .F(ff_cache0_data_mask_3_11),
    .I0(n5388_7),
    .I1(n5735_9),
    .I2(n5750_9),
    .I3(ff_cache0_address_16_13) 
);
defparam ff_cache0_data_mask_3_s6.INIT=16'hBF00;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8_34),
    .I0(ff_cache_vram_rdata_en_10),
    .I1(n5996_19),
    .I2(w_command_vram_valid),
    .I3(ff_vram_address_17_15) 
);
defparam ff_vram_valid_s5.INIT=16'h000B;
  LUT4 ff_vram_valid_s6 (
    .F(ff_vram_valid_9),
    .I0(n386_7),
    .I1(w_pulse1),
    .I2(w_screen_pos_x_Z[3]),
    .I3(ff_vram_valid_8) 
);
defparam ff_vram_valid_s6.INIT=16'h3A00;
  LUT4 ff_cache1_data_mask_3_s8 (
    .F(ff_cache1_data_mask_3_13),
    .I0(ff_cache1_address_17_13),
    .I1(ff_cache1_data_31_19),
    .I2(ff_cache1_data_mask_3_16),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache1_data_mask_3_s8.INIT=16'h004F;
  LUT4 ff_cache1_data_mask_3_s9 (
    .F(ff_cache1_data_mask_3_14),
    .I0(n5750_9),
    .I1(n1387_4),
    .I2(ff_cache0_already_read_18),
    .I3(n5753_11) 
);
defparam ff_cache1_data_mask_3_s9.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_2_s7 (
    .F(ff_cache1_data_mask_2_12),
    .I0(n5751_9),
    .I1(n1387_4),
    .I2(ff_cache0_already_read_18),
    .I3(n5753_11) 
);
defparam ff_cache1_data_mask_2_s7.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_1_s7 (
    .F(ff_cache1_data_mask_1_12),
    .I0(n5752_9),
    .I1(n1387_4),
    .I2(ff_cache0_already_read_18),
    .I3(n5753_11) 
);
defparam ff_cache1_data_mask_1_s7.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_0_s7 (
    .F(ff_cache1_data_mask_0_12),
    .I0(n5753_9),
    .I1(n1387_4),
    .I2(ff_cache0_already_read_18),
    .I3(n5753_11) 
);
defparam ff_cache1_data_mask_0_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_3_s8 (
    .F(ff_cache2_data_mask_3_13),
    .I0(ff_cache2_already_read_12),
    .I1(ff_cache2_address_17_14),
    .I2(n5388_7),
    .I3(ff_cache2_data_mask_3_19) 
);
defparam ff_cache2_data_mask_3_s8.INIT=16'hF100;
  LUT4 ff_cache2_data_mask_3_s9 (
    .F(ff_cache2_data_mask_3_14),
    .I0(n5750_9),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_16),
    .I3(n5753_11) 
);
defparam ff_cache2_data_mask_3_s9.INIT=16'h0700;
  LUT3 ff_cache2_data_mask_3_s10 (
    .F(ff_cache2_data_mask_3_15),
    .I0(ff_start),
    .I1(ff_cache2_data_mask_3_21),
    .I2(ff_cache2_data_en_10) 
);
defparam ff_cache2_data_mask_3_s10.INIT=8'h10;
  LUT4 ff_cache2_data_mask_2_s7 (
    .F(ff_cache2_data_mask_2_12),
    .I0(n5751_9),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_16),
    .I3(n5753_11) 
);
defparam ff_cache2_data_mask_2_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_1_s7 (
    .F(ff_cache2_data_mask_1_12),
    .I0(n5752_9),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_16),
    .I3(n5753_11) 
);
defparam ff_cache2_data_mask_1_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_0_s7 (
    .F(ff_cache2_data_mask_0_12),
    .I0(n5753_9),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_16),
    .I3(n5753_11) 
);
defparam ff_cache2_data_mask_0_s7.INIT=16'h0700;
  LUT3 n6535_s5 (
    .F(n6535_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]) 
);
defparam n6535_s5.INIT=8'h10;
  LUT3 n6308_s3 (
    .F(n6308_8),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]) 
);
defparam n6308_s3.INIT=8'h40;
  LUT3 n6533_s6 (
    .F(n6533_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n6533_s6.INIT=8'h40;
  LUT4 n6824_s7 (
    .F(n6824_12),
    .I0(n6824_19),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5969_12) 
);
defparam n6824_s7.INIT=16'h2C00;
  LUT3 n6824_s8 (
    .F(n6824_13),
    .I0(n6824_16),
    .I1(ff_cache_vram_write),
    .I2(ff_flush_state_2_10) 
);
defparam n6824_s8.INIT=8'hB0;
  LUT2 n6824_s9 (
    .F(n6824_14),
    .I0(ff_start),
    .I1(w_command_vram_valid) 
);
defparam n6824_s9.INIT=4'h1;
  LUT2 n6822_s8 (
    .F(n6822_14),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6822_s8.INIT=4'h6;
  LUT3 n5964_s6 (
    .F(n5964_11),
    .I0(n5964_13),
    .I1(n5964_14),
    .I2(ff_vram_wdata_31_9) 
);
defparam n5964_s6.INIT=8'hE0;
  LUT3 n5964_s7 (
    .F(n5964_12),
    .I0(w_command_vram_write),
    .I1(ff_flush_state_2_10),
    .I2(n6824_12) 
);
defparam n5964_s7.INIT=8'h01;
  LUT2 n5753_s4 (
    .F(n5753_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam n5753_s4.INIT=4'h1;
  LUT2 n5753_s5 (
    .F(n5753_10),
    .I0(n73_3),
    .I1(ff_cache3_data_en) 
);
defparam n5753_s5.INIT=4'h4;
  LUT3 n5753_s6 (
    .F(n5753_11),
    .I0(n5388_7),
    .I1(ff_cache_vram_write),
    .I2(ff_flush_state_2_10) 
);
defparam n5753_s6.INIT=8'h40;
  LUT2 n5752_s4 (
    .F(n5752_9),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam n5752_s4.INIT=4'h4;
  LUT2 n5751_s4 (
    .F(n5751_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam n5751_s4.INIT=4'h4;
  LUT2 n5750_s4 (
    .F(n5750_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam n5750_s4.INIT=4'h8;
  LUT2 n5735_s4 (
    .F(n5735_9),
    .I0(n19_3),
    .I1(ff_cache0_data_en) 
);
defparam n5735_s4.INIT=4'h4;
  LUT2 n5965_s10 (
    .F(n5965_13),
    .I0(n5965_19),
    .I1(ff_cache1_data_en) 
);
defparam n5965_s10.INIT=4'h4;
  LUT4 n5965_s11 (
    .F(n5965_14),
    .I0(ff_cache3_address[17]),
    .I1(w_command_vram_address[17]),
    .I2(n5965_20),
    .I3(n6535_10) 
);
defparam n5965_s11.INIT=16'hAC00;
  LUT4 n5965_s12 (
    .F(n5965_15),
    .I0(ff_cache0_address[17]),
    .I1(w_command_vram_address[17]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_11) 
);
defparam n5965_s12.INIT=16'hAC00;
  LUT4 n5965_s13 (
    .F(n5965_16),
    .I0(ff_cache2_address[17]),
    .I1(w_command_vram_address[17]),
    .I2(n5965_21),
    .I3(n6308_8) 
);
defparam n5965_s13.INIT=16'hAC00;
  LUT4 n5965_s14 (
    .F(n5965_17),
    .I0(n5965_22),
    .I1(w_command_vram_address[17]),
    .I2(n5984_10),
    .I3(ff_flush_state_2_9) 
);
defparam n5965_s14.INIT=16'h00F1;
  LUT4 n5965_s15 (
    .F(n5965_18),
    .I0(n5964_14),
    .I1(n5964_13),
    .I2(ff_vram_wdata_31_9),
    .I3(n5988_6) 
);
defparam n5965_s15.INIT=16'h1F00;
  LUT4 n5966_s10 (
    .F(n5966_13),
    .I0(ff_cache3_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5965_20),
    .I3(n6535_10) 
);
defparam n5966_s10.INIT=16'hAC00;
  LUT4 n5966_s11 (
    .F(n5966_14),
    .I0(ff_cache0_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_11) 
);
defparam n5966_s11.INIT=16'hAC00;
  LUT4 n5966_s12 (
    .F(n5966_15),
    .I0(ff_cache2_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5965_21),
    .I3(n6308_8) 
);
defparam n5966_s12.INIT=16'hAC00;
  LUT4 n5966_s13 (
    .F(n5966_16),
    .I0(n5965_22),
    .I1(w_command_vram_address[16]),
    .I2(n5984_10),
    .I3(ff_flush_state_2_9) 
);
defparam n5966_s13.INIT=16'h00F1;
  LUT4 n5967_s10 (
    .F(n5967_13),
    .I0(ff_cache3_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5965_20),
    .I3(n6535_10) 
);
defparam n5967_s10.INIT=16'hAC00;
  LUT4 n5967_s11 (
    .F(n5967_14),
    .I0(ff_cache0_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_11) 
);
defparam n5967_s11.INIT=16'hAC00;
  LUT4 n5967_s12 (
    .F(n5967_15),
    .I0(ff_cache2_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5965_21),
    .I3(n6308_8) 
);
defparam n5967_s12.INIT=16'hAC00;
  LUT4 n5967_s13 (
    .F(n5967_16),
    .I0(n5965_22),
    .I1(w_command_vram_address[15]),
    .I2(n5984_10),
    .I3(ff_flush_state_2_9) 
);
defparam n5967_s13.INIT=16'h00F1;
  LUT4 n5968_s10 (
    .F(n5968_13),
    .I0(ff_cache3_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5965_20),
    .I3(n6535_10) 
);
defparam n5968_s10.INIT=16'hAC00;
  LUT4 n5968_s11 (
    .F(n5968_14),
    .I0(ff_cache0_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_11) 
);
defparam n5968_s11.INIT=16'hAC00;
  LUT4 n5968_s12 (
    .F(n5968_15),
    .I0(ff_cache2_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5965_21),
    .I3(n6308_8) 
);
defparam n5968_s12.INIT=16'hAC00;
  LUT4 n5968_s13 (
    .F(n5968_16),
    .I0(n5965_22),
    .I1(w_command_vram_address[14]),
    .I2(n5984_10),
    .I3(ff_flush_state_2_9) 
);
defparam n5968_s13.INIT=16'h00F1;
  LUT4 n5969_s9 (
    .F(n5969_12),
    .I0(n5965_20),
    .I1(n6535_10),
    .I2(n5965_21),
    .I3(n6308_8) 
);
defparam n5969_s9.INIT=16'hB0BB;
  LUT4 n5969_s10 (
    .F(n5969_13),
    .I0(ff_cache0_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_11) 
);
defparam n5969_s10.INIT=16'hAC00;
  LUT4 n5969_s11 (
    .F(n5969_14),
    .I0(n5969_15),
    .I1(n5973_13),
    .I2(ff_flush_state_2_9),
    .I3(n5969_16) 
);
defparam n5969_s11.INIT=16'h0B00;
  LUT3 n5970_s11 (
    .F(n5970_14),
    .I0(n5970_16),
    .I1(n5970_17),
    .I2(n5970_18) 
);
defparam n5970_s11.INIT=8'h01;
  LUT4 n5971_s11 (
    .F(n5971_14),
    .I0(ff_cache1_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(ff_flush_state[0]),
    .I3(n5965_13) 
);
defparam n5971_s11.INIT=16'h0A0C;
  LUT3 n5971_s13 (
    .F(n5971_16),
    .I0(n5971_19),
    .I1(ff_cache2_data_en),
    .I2(n6308_8) 
);
defparam n5971_s13.INIT=8'h40;
  LUT4 n5971_s14 (
    .F(n5971_17),
    .I0(ff_cache0_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_11) 
);
defparam n5971_s14.INIT=16'hAC00;
  LUT3 n5971_s15 (
    .F(n5971_18),
    .I0(n5971_20),
    .I1(ff_cache3_data_en),
    .I2(n6535_10) 
);
defparam n5971_s15.INIT=8'h40;
  LUT4 n5972_s10 (
    .F(n5972_13),
    .I0(ff_cache3_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5965_20),
    .I3(n6535_10) 
);
defparam n5972_s10.INIT=16'hAC00;
  LUT4 n5972_s11 (
    .F(n5972_14),
    .I0(ff_cache0_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_11) 
);
defparam n5972_s11.INIT=16'hAC00;
  LUT4 n5972_s12 (
    .F(n5972_15),
    .I0(ff_cache2_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5965_21),
    .I3(n6308_8) 
);
defparam n5972_s12.INIT=16'hAC00;
  LUT4 n5972_s13 (
    .F(n5972_16),
    .I0(n5965_22),
    .I1(w_command_vram_address[10]),
    .I2(n5984_10),
    .I3(ff_flush_state_2_9) 
);
defparam n5972_s13.INIT=16'h00F1;
  LUT4 n5973_s9 (
    .F(n5973_12),
    .I0(ff_cache1_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5965_22),
    .I3(n5973_19) 
);
defparam n5973_s9.INIT=16'h0503;
  LUT3 n5973_s10 (
    .F(n5973_13),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5973_s10.INIT=8'hD3;
  LUT4 n5973_s11 (
    .F(n5973_14),
    .I0(ff_cache2_address[9]),
    .I1(n5971_16),
    .I2(n5969_12),
    .I3(w_command_vram_address[9]) 
);
defparam n5973_s11.INIT=16'h7077;
  LUT4 n5973_s12 (
    .F(n5973_15),
    .I0(n5971_18),
    .I1(ff_cache3_address[9]),
    .I2(ff_flush_state_2_9),
    .I3(n5973_17) 
);
defparam n5973_s12.INIT=16'h0007;
  LUT4 n5974_s10 (
    .F(n5974_13),
    .I0(ff_cache3_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5965_20),
    .I3(n6535_10) 
);
defparam n5974_s10.INIT=16'hAC00;
  LUT4 n5974_s11 (
    .F(n5974_14),
    .I0(ff_cache2_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5965_21),
    .I3(n6308_8) 
);
defparam n5974_s11.INIT=16'hAC00;
  LUT4 n5974_s12 (
    .F(n5974_15),
    .I0(ff_cache0_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_11) 
);
defparam n5974_s12.INIT=16'hAC00;
  LUT4 n5974_s13 (
    .F(n5974_16),
    .I0(n5965_22),
    .I1(w_command_vram_address[8]),
    .I2(n5984_10),
    .I3(ff_flush_state_2_9) 
);
defparam n5974_s13.INIT=16'h00F1;
  LUT4 n5975_s10 (
    .F(n5975_13),
    .I0(ff_cache3_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5965_20),
    .I3(n6535_10) 
);
defparam n5975_s10.INIT=16'hAC00;
  LUT4 n5975_s11 (
    .F(n5975_14),
    .I0(ff_cache2_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5965_21),
    .I3(n6308_8) 
);
defparam n5975_s11.INIT=16'hAC00;
  LUT4 n5975_s12 (
    .F(n5975_15),
    .I0(ff_cache0_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_11) 
);
defparam n5975_s12.INIT=16'hAC00;
  LUT4 n5975_s13 (
    .F(n5975_16),
    .I0(n5965_22),
    .I1(w_command_vram_address[7]),
    .I2(n5984_10),
    .I3(ff_flush_state_2_9) 
);
defparam n5975_s13.INIT=16'h00F1;
  LUT4 n5976_s10 (
    .F(n5976_13),
    .I0(ff_cache3_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5965_20),
    .I3(n6535_10) 
);
defparam n5976_s10.INIT=16'hAC00;
  LUT4 n5976_s11 (
    .F(n5976_14),
    .I0(ff_cache0_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_11) 
);
defparam n5976_s11.INIT=16'hAC00;
  LUT4 n5976_s12 (
    .F(n5976_15),
    .I0(ff_cache2_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5965_21),
    .I3(n6308_8) 
);
defparam n5976_s12.INIT=16'hAC00;
  LUT4 n5976_s13 (
    .F(n5976_16),
    .I0(n5965_22),
    .I1(w_command_vram_address[6]),
    .I2(n5984_10),
    .I3(ff_flush_state_2_9) 
);
defparam n5976_s13.INIT=16'h00F1;
  LUT4 n5977_s9 (
    .F(n5977_12),
    .I0(ff_cache1_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5965_22),
    .I3(n5973_19) 
);
defparam n5977_s9.INIT=16'h0503;
  LUT4 n5977_s10 (
    .F(n5977_13),
    .I0(ff_cache2_address[5]),
    .I1(n5971_16),
    .I2(n5969_12),
    .I3(w_command_vram_address[5]) 
);
defparam n5977_s10.INIT=16'h7077;
  LUT4 n5977_s11 (
    .F(n5977_14),
    .I0(n5971_18),
    .I1(ff_cache3_address[5]),
    .I2(ff_flush_state_2_9),
    .I3(n5977_15) 
);
defparam n5977_s11.INIT=16'h0007;
  LUT4 n5978_s10 (
    .F(n5978_13),
    .I0(ff_cache3_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5965_20),
    .I3(n6535_10) 
);
defparam n5978_s10.INIT=16'hAC00;
  LUT4 n5978_s11 (
    .F(n5978_14),
    .I0(ff_cache2_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5965_21),
    .I3(n6308_8) 
);
defparam n5978_s11.INIT=16'hAC00;
  LUT4 n5978_s12 (
    .F(n5978_15),
    .I0(ff_cache0_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_11) 
);
defparam n5978_s12.INIT=16'hAC00;
  LUT4 n5978_s13 (
    .F(n5978_16),
    .I0(n5965_22),
    .I1(w_command_vram_address[4]),
    .I2(n5984_10),
    .I3(ff_flush_state_2_9) 
);
defparam n5978_s13.INIT=16'h00F1;
  LUT4 n5979_s9 (
    .F(n5979_12),
    .I0(ff_cache1_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5965_22),
    .I3(n5973_19) 
);
defparam n5979_s9.INIT=16'h0503;
  LUT3 n5979_s10 (
    .F(n5979_13),
    .I0(n5979_14),
    .I1(n5979_15),
    .I2(n5979_16) 
);
defparam n5979_s10.INIT=8'h01;
  LUT4 n5980_s9 (
    .F(n5980_12),
    .I0(ff_cache0_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_11) 
);
defparam n5980_s9.INIT=16'hAC00;
  LUT4 n5980_s10 (
    .F(n5980_13),
    .I0(n5980_14),
    .I1(n5973_13),
    .I2(ff_flush_state_2_9),
    .I3(n5980_15) 
);
defparam n5980_s10.INIT=16'h0B00;
  LUT4 n5981_s9 (
    .F(n5981_12),
    .I0(n5981_28),
    .I1(n6533_11),
    .I2(n5981_26),
    .I3(n6535_12) 
);
defparam n5981_s9.INIT=16'h0777;
  LUT2 n5981_s10 (
    .F(n5981_13),
    .I0(ff_priority[1]),
    .I1(n5996_19) 
);
defparam n5981_s10.INIT=4'h8;
  LUT4 n5981_s11 (
    .F(n5981_14),
    .I0(n5981_28),
    .I1(n5981_26),
    .I2(ff_priority[0]),
    .I3(n5998_12) 
);
defparam n5981_s11.INIT=16'h3500;
  LUT4 n5982_s5 (
    .F(n5982_8),
    .I0(n5982_26),
    .I1(n5982_22),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5982_s5.INIT=16'hCFFA;
  LUT4 n5982_s6 (
    .F(n5982_9),
    .I0(n5982_20),
    .I1(n5982_24),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5982_s6.INIT=16'hFACF;
  LUT3 n5982_s8 (
    .F(n5982_11),
    .I0(n5982_20),
    .I1(n6308_8),
    .I2(n5982_16) 
);
defparam n5982_s8.INIT=8'h70;
  LUT4 n5982_s9 (
    .F(n5982_12),
    .I0(n5982_22),
    .I1(n6535_10),
    .I2(n5982_24),
    .I3(n6535_12) 
);
defparam n5982_s9.INIT=16'h0777;
  LUT4 n5983_s4 (
    .F(n5983_7),
    .I0(n5983_17),
    .I1(n5983_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5983_s4.INIT=16'h3500;
  LUT4 n5983_s5 (
    .F(n5983_8),
    .I0(n5983_23),
    .I1(n5983_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5983_s5.INIT=16'h0305;
  LUT4 n5983_s7 (
    .F(n5983_10),
    .I0(n5983_19),
    .I1(n6535_10),
    .I2(n5983_23),
    .I3(n6533_11) 
);
defparam n5983_s7.INIT=16'h0777;
  LUT3 n5983_s8 (
    .F(n5983_11),
    .I0(n5983_17),
    .I1(n6308_8),
    .I2(n5983_15) 
);
defparam n5983_s8.INIT=8'h70;
  LUT2 n5984_s7 (
    .F(n5984_10),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5984_s7.INIT=4'h6;
  LUT4 n5984_s9 (
    .F(n5984_12),
    .I0(n5984_23),
    .I1(n6535_10),
    .I2(n5984_27),
    .I3(n6533_11) 
);
defparam n5984_s9.INIT=16'h0777;
  LUT3 n5984_s10 (
    .F(n5984_13),
    .I0(n5984_25),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]) 
);
defparam n5984_s10.INIT=8'hE0;
  LUT4 n5984_s11 (
    .F(n5984_14),
    .I0(n5984_27),
    .I1(ff_priority[0]),
    .I2(n5984_21),
    .I3(ff_priority[1]) 
);
defparam n5984_s11.INIT=16'h0FDD;
  LUT4 n5985_s4 (
    .F(n5985_7),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_already_read_13) 
);
defparam n5985_s4.INIT=16'h5300;
  LUT4 n5985_s6 (
    .F(n5985_9),
    .I0(n5985_19),
    .I1(n5985_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5985_s6.INIT=16'h3500;
  LUT4 n5985_s8 (
    .F(n5985_11),
    .I0(n5965_22),
    .I1(w_command_vram_wdata[27]),
    .I2(n5984_10),
    .I3(n5985_15) 
);
defparam n5985_s8.INIT=16'h00F1;
  LUT4 n5985_s9 (
    .F(n5985_12),
    .I0(n5985_19),
    .I1(n6308_8),
    .I2(n5985_23),
    .I3(n6535_12) 
);
defparam n5985_s9.INIT=16'h0777;
  LUT4 n5986_s11 (
    .F(n5986_14),
    .I0(n5986_28),
    .I1(n5986_22),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5986_s11.INIT=16'h0305;
  LUT4 n5986_s12 (
    .F(n5986_15),
    .I0(n5986_26),
    .I1(n5986_24),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5986_s12.INIT=16'h3500;
  LUT4 n5987_s4 (
    .F(n5987_7),
    .I0(n5987_17),
    .I1(n5987_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5987_s4.INIT=16'h3500;
  LUT4 n5987_s5 (
    .F(n5987_8),
    .I0(n5987_23),
    .I1(n5987_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5987_s5.INIT=16'h0305;
  LUT4 n5987_s7 (
    .F(n5987_10),
    .I0(n5987_23),
    .I1(n6533_11),
    .I2(n5987_17),
    .I3(n6308_8) 
);
defparam n5987_s7.INIT=16'h0777;
  LUT3 n5987_s8 (
    .F(n5987_11),
    .I0(n5987_19),
    .I1(n6535_10),
    .I2(n5987_15) 
);
defparam n5987_s8.INIT=8'h70;
  LUT4 n5988_s8 (
    .F(n5988_11),
    .I0(n5988_26),
    .I1(n5988_24),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5988_s8.INIT=16'h0CFA;
  LUT3 n5988_s10 (
    .F(n5988_13),
    .I0(n5988_22),
    .I1(n6535_10),
    .I2(n5988_18) 
);
defparam n5988_s10.INIT=8'h70;
  LUT4 n5988_s11 (
    .F(n5988_14),
    .I0(n5988_26),
    .I1(n6533_11),
    .I2(n5988_20),
    .I3(n6308_8) 
);
defparam n5988_s11.INIT=16'h0777;
  LUT4 n5989_s9 (
    .F(n5989_12),
    .I0(n5989_26),
    .I1(n6535_10),
    .I2(n5989_24),
    .I3(n6308_8) 
);
defparam n5989_s9.INIT=16'h0777;
  LUT4 n5989_s10 (
    .F(n5989_13),
    .I0(n5989_24),
    .I1(n5989_26),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5989_s10.INIT=16'h3500;
  LUT4 n5989_s11 (
    .F(n5989_14),
    .I0(n5989_30),
    .I1(n5989_28),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5989_s11.INIT=16'h0305;
  LUT4 n5990_s8 (
    .F(n5990_11),
    .I0(n5990_21),
    .I1(n6308_8),
    .I2(n5990_25),
    .I3(n6535_12) 
);
defparam n5990_s8.INIT=16'h0777;
  LUT4 n5990_s9 (
    .F(n5990_12),
    .I0(n5990_27),
    .I1(n5990_25),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5990_s9.INIT=16'h0C0A;
  LUT4 n5990_s10 (
    .F(n5990_13),
    .I0(n5990_21),
    .I1(n5990_23),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5990_s10.INIT=16'hCA00;
  LUT4 n5991_s4 (
    .F(n5991_7),
    .I0(n5991_28),
    .I1(n5991_24),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5991_s4.INIT=16'hCFFA;
  LUT4 n5991_s5 (
    .F(n5991_8),
    .I0(n5991_22),
    .I1(n5991_26),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5991_s5.INIT=16'hFACF;
  LUT3 n5991_s6 (
    .F(n5991_9),
    .I0(n5991_28),
    .I1(n6533_11),
    .I2(n5991_18) 
);
defparam n5991_s6.INIT=8'h07;
  LUT4 n5991_s7 (
    .F(n5991_10),
    .I0(n5991_22),
    .I1(n6308_8),
    .I2(n5991_26),
    .I3(n6535_12) 
);
defparam n5991_s7.INIT=16'h0777;
  LUT3 n5992_s4 (
    .F(n5992_7),
    .I0(n5992_23),
    .I1(n5992_17),
    .I2(ff_priority[1]) 
);
defparam n5992_s4.INIT=8'h35;
  LUT3 n5992_s5 (
    .F(n5992_8),
    .I0(n5992_21),
    .I1(n5992_19),
    .I2(ff_priority[1]) 
);
defparam n5992_s5.INIT=8'h35;
  LUT3 n5992_s7 (
    .F(n5992_10),
    .I0(n5992_17),
    .I1(n6308_8),
    .I2(n5992_15) 
);
defparam n5992_s7.INIT=8'h70;
  LUT4 n5992_s8 (
    .F(n5992_11),
    .I0(n5992_23),
    .I1(n6533_11),
    .I2(n5992_21),
    .I3(n6535_12) 
);
defparam n5992_s8.INIT=16'h0777;
  LUT4 n5993_s4 (
    .F(n5993_7),
    .I0(n5993_23),
    .I1(n5993_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5993_s4.INIT=16'h0305;
  LUT4 n5993_s5 (
    .F(n5993_8),
    .I0(n5993_21),
    .I1(n5993_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5993_s5.INIT=16'h3500;
  LUT3 n5993_s7 (
    .F(n5993_10),
    .I0(n5993_21),
    .I1(n6535_12),
    .I2(n5993_15) 
);
defparam n5993_s7.INIT=8'h70;
  LUT4 n5993_s8 (
    .F(n5993_11),
    .I0(n5993_19),
    .I1(n6535_10),
    .I2(n5993_23),
    .I3(n6533_11) 
);
defparam n5993_s8.INIT=16'h0777;
  LUT4 n5994_s4 (
    .F(n5994_7),
    .I0(n5994_25),
    .I1(n5994_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5994_s4.INIT=16'hCFFA;
  LUT4 n5994_s5 (
    .F(n5994_8),
    .I0(n5994_19),
    .I1(n5994_23),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5994_s5.INIT=16'hFACF;
  LUT3 n5994_s7 (
    .F(n5994_10),
    .I0(n5994_25),
    .I1(n6533_11),
    .I2(n5994_17) 
);
defparam n5994_s7.INIT=8'h07;
  LUT4 n5994_s8 (
    .F(n5994_11),
    .I0(n5994_21),
    .I1(n6535_10),
    .I2(n5994_23),
    .I3(n6535_12) 
);
defparam n5994_s8.INIT=16'h0777;
  LUT4 n5995_s4 (
    .F(n5995_7),
    .I0(n5995_28),
    .I1(n5995_24),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5995_s4.INIT=16'hCFFA;
  LUT4 n5995_s5 (
    .F(n5995_8),
    .I0(n5995_22),
    .I1(n5995_26),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5995_s5.INIT=16'hFACF;
  LUT3 n5995_s6 (
    .F(n5995_9),
    .I0(n5995_28),
    .I1(n6533_11),
    .I2(n5995_18) 
);
defparam n5995_s6.INIT=8'h07;
  LUT4 n5995_s7 (
    .F(n5995_10),
    .I0(n5995_22),
    .I1(n6308_8),
    .I2(n5995_26),
    .I3(n6535_12) 
);
defparam n5995_s7.INIT=16'h0777;
  LUT4 n5996_s6 (
    .F(n5996_9),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_already_read_13) 
);
defparam n5996_s6.INIT=16'hAC00;
  LUT4 n5996_s7 (
    .F(n5996_10),
    .I0(n5996_21),
    .I1(ff_priority[1]),
    .I2(n5996_25),
    .I3(ff_priority[0]) 
);
defparam n5996_s7.INIT=16'h0777;
  LUT2 n5996_s9 (
    .F(n5996_12),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n5996_s9.INIT=4'h8;
  LUT4 n5996_s11 (
    .F(n5996_14),
    .I0(n5984_10),
    .I1(w_command_vram_wdata[16]),
    .I2(n5996_17),
    .I3(n5989_18) 
);
defparam n5996_s11.INIT=16'h0B00;
  LUT4 n5996_s12 (
    .F(n5996_15),
    .I0(n5996_23),
    .I1(n6535_10),
    .I2(n5996_25),
    .I3(ff_cache1_data_en_10) 
);
defparam n5996_s12.INIT=16'h0777;
  LUT3 n5997_s6 (
    .F(n5997_9),
    .I0(n5997_23),
    .I1(n6533_11),
    .I2(n5997_13) 
);
defparam n5997_s6.INIT=8'h70;
  LUT3 n5998_s6 (
    .F(n5998_9),
    .I0(n5998_20),
    .I1(n6535_10),
    .I2(n5998_15) 
);
defparam n5998_s6.INIT=8'h70;
  LUT4 n5998_s7 (
    .F(n5998_10),
    .I0(n5998_18),
    .I1(n6308_8),
    .I2(n5998_22),
    .I3(n6535_12) 
);
defparam n5998_s7.INIT=16'h0777;
  LUT2 n5998_s9 (
    .F(n5998_12),
    .I0(ff_priority[1]),
    .I1(n5996_19) 
);
defparam n5998_s9.INIT=4'h4;
  LUT4 n5998_s10 (
    .F(n5998_13),
    .I0(n5998_18),
    .I1(n5998_20),
    .I2(ff_priority[0]),
    .I3(n5981_13) 
);
defparam n5998_s10.INIT=16'h3500;
  LUT3 n5999_s4 (
    .F(n5999_7),
    .I0(n5999_23),
    .I1(n5999_21),
    .I2(ff_priority[0]) 
);
defparam n5999_s4.INIT=8'h35;
  LUT3 n5999_s5 (
    .F(n5999_8),
    .I0(n5999_17),
    .I1(n5999_19),
    .I2(ff_priority[0]) 
);
defparam n5999_s5.INIT=8'h35;
  LUT3 n5999_s7 (
    .F(n5999_10),
    .I0(n5999_17),
    .I1(n6308_8),
    .I2(n5999_15) 
);
defparam n5999_s7.INIT=8'h70;
  LUT4 n5999_s8 (
    .F(n5999_11),
    .I0(n5999_19),
    .I1(n6535_10),
    .I2(n5999_23),
    .I3(n6533_11) 
);
defparam n5999_s8.INIT=16'h0777;
  LUT3 n6000_s4 (
    .F(n6000_7),
    .I0(n6000_25),
    .I1(n6000_23),
    .I2(ff_priority[0]) 
);
defparam n6000_s4.INIT=8'h35;
  LUT3 n6000_s5 (
    .F(n6000_8),
    .I0(n6000_19),
    .I1(n6000_21),
    .I2(ff_priority[0]) 
);
defparam n6000_s5.INIT=8'h35;
  LUT3 n6000_s7 (
    .F(n6000_10),
    .I0(n6000_23),
    .I1(n6535_12),
    .I2(n6000_17) 
);
defparam n6000_s7.INIT=8'h07;
  LUT4 n6000_s8 (
    .F(n6000_11),
    .I0(n6000_25),
    .I1(n6533_11),
    .I2(n6000_19),
    .I3(n6308_8) 
);
defparam n6000_s8.INIT=16'h0777;
  LUT3 n6001_s5 (
    .F(n6001_8),
    .I0(n6001_22),
    .I1(n6308_8),
    .I2(n6001_20) 
);
defparam n6001_s5.INIT=8'h70;
  LUT4 n6001_s6 (
    .F(n6001_9),
    .I0(n6001_24),
    .I1(n6535_10),
    .I2(n6001_26),
    .I3(ff_cache1_data_en_10) 
);
defparam n6001_s6.INIT=16'h0777;
  LUT3 n6001_s7 (
    .F(n6001_10),
    .I0(n6001_26),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]) 
);
defparam n6001_s7.INIT=8'hE0;
  LUT4 n6001_s8 (
    .F(n6001_11),
    .I0(n6001_28),
    .I1(ff_priority[0]),
    .I2(n6001_22),
    .I3(ff_priority[1]) 
);
defparam n6001_s8.INIT=16'h0FDD;
  LUT4 n6002_s8 (
    .F(n6002_11),
    .I0(n6002_27),
    .I1(n6533_11),
    .I2(n6002_25),
    .I3(n6535_12) 
);
defparam n6002_s8.INIT=16'h0777;
  LUT4 n6002_s9 (
    .F(n6002_12),
    .I0(n6002_21),
    .I1(n6002_25),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6002_s9.INIT=16'hFACF;
  LUT4 n6002_s10 (
    .F(n6002_13),
    .I0(n6002_27),
    .I1(n6002_23),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6002_s10.INIT=16'hCFFA;
  LUT3 n6003_s4 (
    .F(n6003_7),
    .I0(n6003_17),
    .I1(ff_priority[1]),
    .I2(n6003_12) 
);
defparam n6003_s4.INIT=8'h70;
  LUT3 n6003_s7 (
    .F(n6003_10),
    .I0(n6003_13),
    .I1(n6535_12),
    .I2(n6003_14) 
);
defparam n6003_s7.INIT=8'h70;
  LUT4 n6003_s8 (
    .F(n6003_11),
    .I0(n6003_19),
    .I1(n6535_10),
    .I2(n6003_15),
    .I3(n6533_11) 
);
defparam n6003_s8.INIT=16'h0777;
  LUT3 n6004_s4 (
    .F(n6004_7),
    .I0(n6004_26),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]) 
);
defparam n6004_s4.INIT=8'hE0;
  LUT4 n6004_s5 (
    .F(n6004_8),
    .I0(n6004_28),
    .I1(ff_priority[0]),
    .I2(n6004_22),
    .I3(ff_priority[1]) 
);
defparam n6004_s5.INIT=16'h0FDD;
  LUT4 n6004_s8 (
    .F(n6004_11),
    .I0(n6004_24),
    .I1(n6535_10),
    .I2(n6004_26),
    .I3(ff_cache1_data_en_10) 
);
defparam n6004_s8.INIT=16'h0777;
  LUT3 n6004_s9 (
    .F(n6004_12),
    .I0(n6004_28),
    .I1(n6533_11),
    .I2(n6004_20) 
);
defparam n6004_s9.INIT=8'h70;
  LUT3 n6005_s5 (
    .F(n6005_8),
    .I0(n6005_25),
    .I1(n6533_11),
    .I2(n6005_17) 
);
defparam n6005_s5.INIT=8'h07;
  LUT4 n6005_s6 (
    .F(n6005_9),
    .I0(n6005_21),
    .I1(n6535_10),
    .I2(n6005_19),
    .I3(n6308_8) 
);
defparam n6005_s6.INIT=16'h0777;
  LUT4 n6005_s7 (
    .F(n6005_10),
    .I0(n6005_25),
    .I1(n6005_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6005_s7.INIT=16'h0305;
  LUT4 n6005_s8 (
    .F(n6005_11),
    .I0(n6005_23),
    .I1(n6005_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6005_s8.INIT=16'h3500;
  LUT4 n6006_s8 (
    .F(n6006_11),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5965_13),
    .I3(n6535_12) 
);
defparam n6006_s8.INIT=16'hAC00;
  LUT4 n6006_s9 (
    .F(n6006_12),
    .I0(n5965_22),
    .I1(w_command_vram_wdata[6]),
    .I2(n5984_10),
    .I3(n6006_15) 
);
defparam n6006_s9.INIT=16'h00F1;
  LUT4 n6006_s10 (
    .F(n6006_13),
    .I0(ff_cache1_data[6]),
    .I1(n6006_16),
    .I2(ff_priority[0]),
    .I3(n5965_13) 
);
defparam n6006_s10.INIT=16'hACCC;
  LUT3 n6006_s11 (
    .F(n6006_14),
    .I0(n6006_20),
    .I1(n6006_22),
    .I2(ff_priority[0]) 
);
defparam n6006_s11.INIT=8'h35;
  LUT4 n6007_s4 (
    .F(n6007_7),
    .I0(n6007_23),
    .I1(n6007_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6007_s4.INIT=16'hCFFA;
  LUT4 n6007_s5 (
    .F(n6007_8),
    .I0(n6007_17),
    .I1(n6007_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6007_s5.INIT=16'hFACF;
  LUT4 n6007_s7 (
    .F(n6007_10),
    .I0(n6007_19),
    .I1(n6535_10),
    .I2(n6007_23),
    .I3(n6533_11) 
);
defparam n6007_s7.INIT=16'h0777;
  LUT3 n6007_s8 (
    .F(n6007_11),
    .I0(n6007_21),
    .I1(n6535_12),
    .I2(n6007_15) 
);
defparam n6007_s8.INIT=8'h70;
  LUT4 n6008_s4 (
    .F(n6008_7),
    .I0(n6008_19),
    .I1(n6008_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6008_s4.INIT=16'h3500;
  LUT4 n6008_s5 (
    .F(n6008_8),
    .I0(n6008_25),
    .I1(n6008_23),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6008_s5.INIT=16'h0305;
  LUT3 n6008_s7 (
    .F(n6008_10),
    .I0(n6008_21),
    .I1(n6535_10),
    .I2(n6008_17) 
);
defparam n6008_s7.INIT=8'h07;
  LUT4 n6008_s8 (
    .F(n6008_11),
    .I0(n6008_25),
    .I1(n6533_11),
    .I2(n6008_19),
    .I3(n6308_8) 
);
defparam n6008_s8.INIT=16'h0777;
  LUT4 n6009_s7 (
    .F(n6009_10),
    .I0(n6009_13),
    .I1(n6009_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6009_s7.INIT=16'h0CFA;
  LUT4 n6009_s9 (
    .F(n6009_12),
    .I0(n6009_19),
    .I1(n6535_10),
    .I2(n5989_18),
    .I3(n6009_15) 
);
defparam n6009_s9.INIT=16'h7000;
  LUT4 n6010_s4 (
    .F(n6010_7),
    .I0(n6010_25),
    .I1(n6010_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6010_s4.INIT=16'h0305;
  LUT4 n6010_s5 (
    .F(n6010_8),
    .I0(n6010_23),
    .I1(n6010_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6010_s5.INIT=16'h3500;
  LUT4 n6010_s7 (
    .F(n6010_10),
    .I0(n6010_21),
    .I1(n6535_10),
    .I2(n6010_23),
    .I3(n6535_12) 
);
defparam n6010_s7.INIT=16'h0777;
  LUT3 n6010_s8 (
    .F(n6010_11),
    .I0(n6010_19),
    .I1(n6308_8),
    .I2(n6010_17) 
);
defparam n6010_s8.INIT=8'h07;
  LUT4 n6011_s4 (
    .F(n6011_7),
    .I0(n6011_23),
    .I1(n6011_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6011_s4.INIT=16'hCFFA;
  LUT4 n6011_s5 (
    .F(n6011_8),
    .I0(n6011_17),
    .I1(n6011_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6011_s5.INIT=16'hFACF;
  LUT3 n6011_s7 (
    .F(n6011_10),
    .I0(n6011_17),
    .I1(n6308_8),
    .I2(n6011_15) 
);
defparam n6011_s7.INIT=8'h70;
  LUT4 n6011_s8 (
    .F(n6011_11),
    .I0(n6011_19),
    .I1(n6535_10),
    .I2(n6011_23),
    .I3(n6533_11) 
);
defparam n6011_s8.INIT=16'h0777;
  LUT3 n6012_s5 (
    .F(n6012_8),
    .I0(n6012_22),
    .I1(n6308_8),
    .I2(n6012_20) 
);
defparam n6012_s5.INIT=8'h70;
  LUT4 n6012_s6 (
    .F(n6012_9),
    .I0(n6012_28),
    .I1(n6533_11),
    .I2(n6012_26),
    .I3(ff_cache1_data_en_10) 
);
defparam n6012_s6.INIT=16'h0777;
  LUT3 n6012_s7 (
    .F(n6012_10),
    .I0(n6012_26),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]) 
);
defparam n6012_s7.INIT=8'hE0;
  LUT4 n6012_s8 (
    .F(n6012_11),
    .I0(n6012_28),
    .I1(ff_priority[0]),
    .I2(n6012_22),
    .I3(ff_priority[1]) 
);
defparam n6012_s8.INIT=16'h0FDD;
  LUT4 n6013_s10 (
    .F(n6013_13),
    .I0(n6013_25),
    .I1(ff_vram_wdata_31_9),
    .I2(n5996_19),
    .I3(n5982_18) 
);
defparam n6013_s10.INIT=16'h007F;
  LUT4 n6013_s11 (
    .F(n6013_14),
    .I0(n6013_23),
    .I1(ff_vram_wdata_31_9),
    .I2(n5996_19),
    .I3(n5982_18) 
);
defparam n6013_s11.INIT=16'h007F;
  LUT4 n6013_s12 (
    .F(n6013_15),
    .I0(n5971_16),
    .I1(ff_cache2_data_mask[3]),
    .I2(n6013_19),
    .I3(n6013_20) 
);
defparam n6013_s12.INIT=16'h0007;
  LUT3 n6013_s13 (
    .F(n6013_16),
    .I0(n5971_18),
    .I1(ff_cache3_data_mask[3]),
    .I2(n6013_21) 
);
defparam n6013_s13.INIT=8'h70;
  LUT4 n6014_s12 (
    .F(n6014_15),
    .I0(n5971_16),
    .I1(ff_cache2_data_mask[2]),
    .I2(n6014_17),
    .I3(n6014_18) 
);
defparam n6014_s12.INIT=16'h0700;
  LUT3 n6015_s11 (
    .F(n6015_14),
    .I0(n5971_16),
    .I1(ff_cache2_data_mask[1]),
    .I2(n5989_18) 
);
defparam n6015_s11.INIT=8'h70;
  LUT4 n6015_s12 (
    .F(n6015_15),
    .I0(n5971_18),
    .I1(ff_cache3_data_mask[1]),
    .I2(n6015_16),
    .I3(n6015_17) 
);
defparam n6015_s12.INIT=16'h0007;
  LUT4 n6016_s10 (
    .F(n6016_13),
    .I0(n6016_14),
    .I1(n6016_15),
    .I2(n5989_18),
    .I3(n6016_16) 
);
defparam n6016_s10.INIT=16'h1000;
  LUT2 ff_cache0_already_read_s9 (
    .F(ff_cache0_already_read_13),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache0_already_read_s9.INIT=4'h1;
  LUT2 ff_cache0_already_read_s10 (
    .F(ff_cache0_already_read_14),
    .I0(ff_start),
    .I1(n6822_26) 
);
defparam ff_cache0_already_read_s10.INIT=4'h4;
  LUT2 ff_cache1_already_read_s8 (
    .F(ff_cache1_already_read_12),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]) 
);
defparam ff_cache1_already_read_s8.INIT=4'h4;
  LUT2 ff_cache2_already_read_s8 (
    .F(ff_cache2_already_read_12),
    .I0(ff_cache_vram_write),
    .I1(n6822_24) 
);
defparam ff_cache2_already_read_s8.INIT=4'h8;
  LUT3 ff_cache3_already_read_s8 (
    .F(ff_cache3_already_read_12),
    .I0(n6822_16),
    .I1(ff_vram_wdata_31_9),
    .I2(n5388_7) 
);
defparam ff_cache3_already_read_s8.INIT=8'h07;
  LUT4 ff_cache_vram_rdata_en_s7 (
    .F(ff_cache_vram_rdata_en_10),
    .I0(ff_cache0_already_read),
    .I1(n476_9),
    .I2(n5735_9),
    .I3(ff_cache_vram_rdata_en_11) 
);
defparam ff_cache_vram_rdata_en_s7.INIT=16'h004F;
  LUT3 n6822_s10 (
    .F(n6822_16),
    .I0(ff_cache3_already_read_14),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_write) 
);
defparam n6822_s10.INIT=8'h70;
  LUT3 n6822_s11 (
    .F(n6822_17),
    .I0(ff_cache_vram_rdata_en_11),
    .I1(ff_vram_wdata_31_9),
    .I2(ff_cache_vram_write) 
);
defparam n6822_s11.INIT=8'h3E;
  LUT4 n6822_s12 (
    .F(n6822_18),
    .I0(ff_cache0_already_read),
    .I1(n476_9),
    .I2(n5735_9),
    .I3(n5388_7) 
);
defparam n6822_s12.INIT=16'h004F;
  LUT4 ff_vram_wdata_31_s6 (
    .F(ff_vram_wdata_31_9),
    .I0(w_cache2_hit),
    .I1(n1387_4),
    .I2(n5753_10),
    .I3(n5735_9) 
);
defparam ff_vram_wdata_31_s6.INIT=16'h0001;
  LUT4 ff_cache0_address_16_s7 (
    .F(ff_cache0_address_16_12),
    .I0(ff_cache3_data_en),
    .I1(ff_cache0_already_read_13),
    .I2(ff_cache3_already_read_14),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_16_s7.INIT=16'h7F00;
  LUT3 ff_cache0_address_16_s8 (
    .F(ff_cache0_address_16_13),
    .I0(n5121_10),
    .I1(ff_cache0_already_read_18),
    .I2(n6823_15) 
);
defparam ff_cache0_address_16_s8.INIT=8'h07;
  LUT4 ff_cache1_address_17_s7 (
    .F(ff_cache1_address_17_12),
    .I0(ff_cache1_already_read_12),
    .I1(ff_cache1_address_17_14),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache1_address_17_s7.INIT=16'h8F00;
  LUT4 ff_cache1_address_17_s8 (
    .F(ff_cache1_address_17_13),
    .I0(ff_cache_vram_write),
    .I1(n5965_13),
    .I2(ff_vram_wdata_31_9),
    .I3(ff_cache1_already_read_12) 
);
defparam ff_cache1_address_17_s8.INIT=16'h4000;
  LUT4 ff_cache2_address_17_s8 (
    .F(ff_cache2_address_17_13),
    .I0(ff_cache3_data_en),
    .I1(ff_cache2_address_17_15),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_13) 
);
defparam ff_cache2_address_17_s8.INIT=16'h8F00;
  LUT4 ff_cache2_address_17_s9 (
    .F(ff_cache2_address_17_14),
    .I0(ff_cache_vram_write),
    .I1(n5965_21),
    .I2(ff_vram_wdata_31_9),
    .I3(ff_cache2_address_17_15) 
);
defparam ff_cache2_address_17_s9.INIT=16'h4000;
  LUT2 ff_cache2_address_17_s10 (
    .F(ff_cache2_address_17_15),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache2_address_17_s10.INIT=4'h4;
  LUT4 ff_cache3_address_17_s9 (
    .F(ff_cache3_address_17_14),
    .I0(ff_cache_vram_write),
    .I1(n5965_20),
    .I2(ff_vram_wdata_31_9),
    .I3(n5996_12) 
);
defparam ff_cache3_address_17_s9.INIT=16'h4000;
  LUT4 ff_cache1_data_en_s6 (
    .F(ff_cache1_data_en_11),
    .I0(n5388_7),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_31_17),
    .I3(w_cache_vram_rdata_en) 
);
defparam ff_cache1_data_en_s6.INIT=16'h00F4;
  LUT2 ff_cache0_data_mask_2_s11 (
    .F(ff_cache0_data_mask_2_16),
    .I0(ff_cache0_data_mask_2_18),
    .I1(ff_cache0_data_en) 
);
defparam ff_cache0_data_mask_2_s11.INIT=4'h4;
  LUT3 ff_cache0_data_mask_2_s12 (
    .F(ff_cache0_data_mask_2_17),
    .I0(n19_3),
    .I1(ff_cache0_address_16_12),
    .I2(n5753_11) 
);
defparam ff_cache0_data_mask_2_s12.INIT=8'h80;
  LUT4 ff_cache3_data_mask_3_s9 (
    .F(ff_cache3_data_mask_3_14),
    .I0(w_cache2_hit),
    .I1(ff_cache2_already_read_12),
    .I2(ff_cache3_address_17_14),
    .I3(n5388_7) 
);
defparam ff_cache3_data_mask_3_s9.INIT=16'h00F4;
  LUT4 ff_cache1_data_mask_3_s11 (
    .F(ff_cache1_data_mask_3_16),
    .I0(w_command_vram_rdata_en),
    .I1(ff_cache1_already_read_12),
    .I2(n5388_7),
    .I3(w_cache_vram_rdata_en) 
);
defparam ff_cache1_data_mask_3_s11.INIT=16'h008F;
  LUT4 n6824_s11 (
    .F(n6824_16),
    .I0(n5971_20),
    .I1(n5971_19),
    .I2(ff_priority[1]),
    .I3(n6824_17) 
);
defparam n6824_s11.INIT=16'h305F;
  LUT4 n5964_s8 (
    .F(n5964_13),
    .I0(ff_cache0_data_mask_2_16),
    .I1(n5965_13),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5964_s8.INIT=16'h0C0A;
  LUT4 n5964_s9 (
    .F(n5964_14),
    .I0(n5965_21),
    .I1(n5965_20),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5964_s9.INIT=16'hCA00;
  LUT4 n5965_s16 (
    .F(n5965_19),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam n5965_s16.INIT=16'h8000;
  LUT2 n5965_s17 (
    .F(n5965_20),
    .I0(n5971_20),
    .I1(ff_cache3_data_en) 
);
defparam n5965_s17.INIT=4'h4;
  LUT2 n5965_s18 (
    .F(n5965_21),
    .I0(n5971_19),
    .I1(ff_cache2_data_en) 
);
defparam n5965_s18.INIT=4'h4;
  LUT2 n5965_s19 (
    .F(n5965_22),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]) 
);
defparam n5965_s19.INIT=4'h1;
  LUT4 n5969_s12 (
    .F(n5969_15),
    .I0(ff_cache1_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5965_22),
    .I3(n5973_19) 
);
defparam n5969_s12.INIT=16'h0503;
  LUT4 n5969_s13 (
    .F(n5969_16),
    .I0(ff_cache3_address[13]),
    .I1(n5971_18),
    .I2(ff_cache2_address[13]),
    .I3(n5971_16) 
);
defparam n5969_s13.INIT=16'h0777;
  LUT4 n5970_s12 (
    .F(n5970_15),
    .I0(ff_cache1_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5965_22),
    .I3(n5973_19) 
);
defparam n5970_s12.INIT=16'h0503;
  LUT4 n5970_s13 (
    .F(n5970_16),
    .I0(ff_cache3_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5965_20),
    .I3(n6535_10) 
);
defparam n5970_s13.INIT=16'hAC00;
  LUT4 n5970_s14 (
    .F(n5970_17),
    .I0(ff_cache0_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_11) 
);
defparam n5970_s14.INIT=16'hAC00;
  LUT4 n5970_s15 (
    .F(n5970_18),
    .I0(ff_cache2_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5965_21),
    .I3(n6308_8) 
);
defparam n5970_s15.INIT=16'hAC00;
  LUT4 n5971_s16 (
    .F(n5971_19),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam n5971_s16.INIT=16'h8000;
  LUT4 n5971_s17 (
    .F(n5971_20),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam n5971_s17.INIT=16'h8000;
  LUT4 n5973_s14 (
    .F(n5973_17),
    .I0(ff_cache0_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_11) 
);
defparam n5973_s14.INIT=16'hAC00;
  LUT4 n5977_s12 (
    .F(n5977_15),
    .I0(ff_cache0_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_11) 
);
defparam n5977_s12.INIT=16'hAC00;
  LUT4 n5979_s11 (
    .F(n5979_14),
    .I0(ff_cache0_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_11) 
);
defparam n5979_s11.INIT=16'hAC00;
  LUT4 n5979_s12 (
    .F(n5979_15),
    .I0(ff_cache3_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5965_20),
    .I3(n6535_10) 
);
defparam n5979_s12.INIT=16'hAC00;
  LUT4 n5979_s13 (
    .F(n5979_16),
    .I0(ff_cache2_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5965_21),
    .I3(n6308_8) 
);
defparam n5979_s13.INIT=16'hAC00;
  LUT4 n5980_s11 (
    .F(n5980_14),
    .I0(ff_cache1_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5965_22),
    .I3(n5973_19) 
);
defparam n5980_s11.INIT=16'h0503;
  LUT4 n5980_s12 (
    .F(n5980_15),
    .I0(ff_cache3_address[2]),
    .I1(n5971_18),
    .I2(ff_cache2_address[2]),
    .I3(n5971_16) 
);
defparam n5980_s12.INIT=16'h0777;
  LUT4 n5982_s13 (
    .F(n5982_16),
    .I0(n5965_22),
    .I1(w_command_vram_wdata[30]),
    .I2(n5984_10),
    .I3(ff_flush_state_2_9) 
);
defparam n5982_s13.INIT=16'h00F1;
  LUT4 n5983_s12 (
    .F(n5983_15),
    .I0(n5965_22),
    .I1(w_command_vram_wdata[29]),
    .I2(n5984_10),
    .I3(ff_flush_state_2_9) 
);
defparam n5983_s12.INIT=16'h00F1;
  LUT4 n5985_s12 (
    .F(n5985_15),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_11) 
);
defparam n5985_s12.INIT=16'hAC00;
  LUT4 n5987_s12 (
    .F(n5987_15),
    .I0(n5965_22),
    .I1(w_command_vram_wdata[25]),
    .I2(n5984_10),
    .I3(ff_flush_state_2_9) 
);
defparam n5987_s12.INIT=16'h00F1;
  LUT4 n5992_s12 (
    .F(n5992_15),
    .I0(n5965_22),
    .I1(w_command_vram_wdata[20]),
    .I2(n5984_10),
    .I3(ff_flush_state_2_9) 
);
defparam n5992_s12.INIT=16'h00F1;
  LUT4 n5993_s12 (
    .F(n5993_15),
    .I0(n5965_22),
    .I1(w_command_vram_wdata[19]),
    .I2(n5984_10),
    .I3(ff_flush_state_2_9) 
);
defparam n5993_s12.INIT=16'h00F1;
  LUT4 n5996_s14 (
    .F(n5996_17),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_11) 
);
defparam n5996_s14.INIT=16'hAC00;
  LUT4 n5997_s9 (
    .F(n5997_12),
    .I0(n5997_14),
    .I1(ff_priority[1]),
    .I2(n5997_15),
    .I3(ff_priority[0]) 
);
defparam n5997_s9.INIT=16'h0777;
  LUT4 n5997_s10 (
    .F(n5997_13),
    .I0(n5997_14),
    .I1(n6308_8),
    .I2(n5997_15),
    .I3(ff_cache1_data_en_10) 
);
defparam n5997_s10.INIT=16'h0777;
  LUT4 n5998_s12 (
    .F(n5998_15),
    .I0(n5965_22),
    .I1(w_command_vram_wdata[14]),
    .I2(n5984_10),
    .I3(ff_flush_state_2_9) 
);
defparam n5998_s12.INIT=16'h00F1;
  LUT4 n5999_s12 (
    .F(n5999_15),
    .I0(n5965_22),
    .I1(w_command_vram_wdata[13]),
    .I2(n5984_10),
    .I3(ff_flush_state_2_9) 
);
defparam n5999_s12.INIT=16'h00F1;
  LUT4 n6003_s9 (
    .F(n6003_12),
    .I0(ff_priority[1]),
    .I1(n6003_15),
    .I2(n6003_13),
    .I3(ff_priority[0]) 
);
defparam n6003_s9.INIT=16'h0FBB;
  LUT4 n6003_s10 (
    .F(n6003_13),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5965_19),
    .I3(ff_cache1_data_en) 
);
defparam n6003_s10.INIT=16'hCACC;
  LUT4 n6003_s11 (
    .F(n6003_14),
    .I0(n5965_22),
    .I1(w_command_vram_wdata[9]),
    .I2(n5984_10),
    .I3(ff_flush_state_2_9) 
);
defparam n6003_s11.INIT=16'h00F1;
  LUT4 n6003_s12 (
    .F(n6003_15),
    .I0(ff_cache0_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n6003_s12.INIT=16'hCACC;
  LUT4 n6006_s12 (
    .F(n6006_15),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_11) 
);
defparam n6006_s12.INIT=16'hAC00;
  LUT4 n6006_s13 (
    .F(n6006_16),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_priority[0]),
    .I3(ff_cache0_data_mask_2_16) 
);
defparam n6006_s13.INIT=16'hCACC;
  LUT4 n6007_s12 (
    .F(n6007_15),
    .I0(n5965_22),
    .I1(w_command_vram_wdata[5]),
    .I2(n5984_10),
    .I3(ff_flush_state_2_9) 
);
defparam n6007_s12.INIT=16'h00F1;
  LUT4 n6009_s10 (
    .F(n6009_13),
    .I0(ff_cache0_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n6009_s10.INIT=16'hCACC;
  LUT4 n6009_s11 (
    .F(n6009_14),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5965_19),
    .I3(ff_cache1_data_en) 
);
defparam n6009_s11.INIT=16'hCACC;
  LUT4 n6009_s12 (
    .F(n6009_15),
    .I0(n6009_13),
    .I1(n6533_11),
    .I2(n6009_14),
    .I3(ff_cache1_data_en_10) 
);
defparam n6009_s12.INIT=16'h0777;
  LUT4 n6011_s12 (
    .F(n6011_15),
    .I0(n5965_22),
    .I1(w_command_vram_wdata[1]),
    .I2(n5984_10),
    .I3(ff_flush_state_2_9) 
);
defparam n6011_s12.INIT=16'h00F1;
  LUT4 n6013_s16 (
    .F(n6013_19),
    .I0(w_command_vram_wdata_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_11) 
);
defparam n6013_s16.INIT=16'hCA00;
  LUT4 n6013_s17 (
    .F(n6013_20),
    .I0(ff_cache1_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5965_13),
    .I3(n6535_12) 
);
defparam n6013_s17.INIT=16'hAC00;
  LUT4 n6013_s18 (
    .F(n6013_21),
    .I0(n5965_22),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5984_10),
    .I3(ff_flush_state_2_9) 
);
defparam n6013_s18.INIT=16'h00F1;
  LUT4 n6014_s14 (
    .F(n6014_17),
    .I0(w_command_vram_wdata_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_11) 
);
defparam n6014_s14.INIT=16'hCA00;
  LUT3 n6014_s15 (
    .F(n6014_18),
    .I0(n5971_18),
    .I1(ff_cache3_data_mask[2]),
    .I2(n5989_18) 
);
defparam n6014_s15.INIT=8'h70;
  LUT4 n6015_s13 (
    .F(n6015_16),
    .I0(w_command_vram_wdata_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_11) 
);
defparam n6015_s13.INIT=16'hCA00;
  LUT4 n6015_s14 (
    .F(n6015_17),
    .I0(ff_cache1_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5965_13),
    .I3(n6535_12) 
);
defparam n6015_s14.INIT=16'hAC00;
  LUT4 n6016_s11 (
    .F(n6016_14),
    .I0(ff_cache1_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5965_13),
    .I3(n6535_12) 
);
defparam n6016_s11.INIT=16'hAC00;
  LUT4 n6016_s12 (
    .F(n6016_15),
    .I0(w_command_vram_wdata_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6533_11) 
);
defparam n6016_s12.INIT=16'hCA00;
  LUT4 n6016_s13 (
    .F(n6016_16),
    .I0(ff_cache3_data_mask[0]),
    .I1(n5971_18),
    .I2(ff_cache2_data_mask[0]),
    .I3(n5971_16) 
);
defparam n6016_s13.INIT=16'h0777;
  LUT2 ff_cache2_already_read_s9 (
    .F(ff_cache2_already_read_13),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s9.INIT=4'h8;
  LUT4 ff_cache_vram_rdata_en_s8 (
    .F(ff_cache_vram_rdata_en_11),
    .I0(ff_cache_vram_rdata_en_19),
    .I1(ff_cache_vram_rdata_en_13),
    .I2(n5735_9),
    .I3(ff_cache0_already_read_18) 
);
defparam ff_cache_vram_rdata_en_s8.INIT=16'h000E;
  LUT2 ff_cache1_address_17_s9 (
    .F(ff_cache1_address_17_14),
    .I0(ff_cache2_data_en),
    .I1(ff_cache3_data_en) 
);
defparam ff_cache1_address_17_s9.INIT=4'h8;
  LUT4 ff_cache0_data_mask_2_s13 (
    .F(ff_cache0_data_mask_2_18),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam ff_cache0_data_mask_2_s13.INIT=16'h8000;
  LUT4 n6824_s12 (
    .F(n6824_17),
    .I0(ff_cache0_data_mask_2_18),
    .I1(n5965_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6824_s12.INIT=16'h0CFA;
  LUT4 n5997_s11 (
    .F(n5997_14),
    .I0(ff_cache2_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n5997_s11.INIT=16'hCACC;
  LUT4 n5997_s12 (
    .F(n5997_15),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5965_19),
    .I3(ff_cache1_data_en) 
);
defparam n5997_s12.INIT=16'hCACC;
  LUT4 ff_cache_vram_rdata_en_s10 (
    .F(ff_cache_vram_rdata_en_13),
    .I0(ff_cache_vram_rdata_en_25),
    .I1(ff_cache_vram_rdata_en_23),
    .I2(n1387_4),
    .I3(w_cache2_hit) 
);
defparam ff_cache_vram_rdata_en_s10.INIT=16'h0305;
  LUT4 n6014_s16 (
    .F(n6014_20),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_en),
    .I2(n6535_12),
    .I3(n5984_10) 
);
defparam n6014_s16.INIT=16'h4F00;
  LUT4 ff_cache2_address_17_s11 (
    .F(ff_cache2_address_17_17),
    .I0(w_command_vram_rdata_en),
    .I1(n5388_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache2_address_17_s11.INIT=16'h0800;
  LUT3 ff_cache3_already_read_s9 (
    .F(ff_cache3_already_read_14),
    .I0(ff_cache2_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_en) 
);
defparam ff_cache3_already_read_s9.INIT=8'h80;
  LUT3 ff_cache2_already_read_s10 (
    .F(ff_cache2_already_read_15),
    .I0(n5388_7),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s10.INIT=8'h40;
  LUT4 ff_cache3_data_mask_0_s7 (
    .F(ff_cache3_data_mask_0_13),
    .I0(ff_cache3_address_17_18),
    .I1(ff_cache3_data_mask_3_14),
    .I2(ff_flush_state_2_10),
    .I3(ff_cache3_data_mask_0_11) 
);
defparam ff_cache3_data_mask_0_s7.INIT=16'hEF00;
  LUT4 ff_cache3_data_mask_1_s7 (
    .F(ff_cache3_data_mask_1_13),
    .I0(ff_cache3_address_17_18),
    .I1(ff_cache3_data_mask_3_14),
    .I2(ff_flush_state_2_10),
    .I3(ff_cache3_data_mask_1_11) 
);
defparam ff_cache3_data_mask_1_s7.INIT=16'hEF00;
  LUT4 ff_cache3_data_mask_2_s7 (
    .F(ff_cache3_data_mask_2_13),
    .I0(ff_cache3_address_17_18),
    .I1(ff_cache3_data_mask_3_14),
    .I2(ff_flush_state_2_10),
    .I3(ff_cache3_data_mask_2_11) 
);
defparam ff_cache3_data_mask_2_s7.INIT=16'hEF00;
  LUT4 ff_cache3_data_mask_3_s12 (
    .F(ff_cache3_data_mask_3_18),
    .I0(ff_cache3_address_17_18),
    .I1(ff_cache3_data_mask_3_14),
    .I2(ff_flush_state_2_10),
    .I3(ff_cache3_data_mask_3_13) 
);
defparam ff_cache3_data_mask_3_s12.INIT=16'hEF00;
  LUT4 n5997_s13 (
    .F(n5997_17),
    .I0(n5997_23),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5997_12) 
);
defparam n5997_s13.INIT=16'hFD00;
  LUT4 ff_cache0_already_read_s11 (
    .F(ff_cache0_already_read_16),
    .I0(w_command_vram_rdata_en),
    .I1(n5388_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache0_already_read_s11.INIT=16'h0008;
  LUT4 ff_cache1_data_31_s11 (
    .F(ff_cache1_data_31_17),
    .I0(w_command_vram_rdata_en),
    .I1(n5388_7),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam ff_cache1_data_31_s11.INIT=16'h0800;
  LUT3 n5985_s13 (
    .F(n5985_17),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(n5985_23) 
);
defparam n5985_s13.INIT=8'h04;
  LUT4 n6308_s4 (
    .F(n6308_10),
    .I0(n6308_8),
    .I1(n6535_12),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam n6308_s4.INIT=16'h000E;
  LUT3 ff_vram_address_17_s12 (
    .F(ff_vram_address_17_17),
    .I0(ff_start),
    .I1(ff_cache_flush_start),
    .I2(ff_vram_valid_8_34) 
);
defparam ff_vram_address_17_s12.INIT=8'h10;
  LUT4 ff_vram_address_17_s13 (
    .F(ff_vram_address_17_19),
    .I0(w_command_vram_valid),
    .I1(ff_vram_address_17_15),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_vram_address_17_s13.INIT=16'h0001;
  LUT4 n5970_s16 (
    .F(n5970_20),
    .I0(n5970_15),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5970_s16.INIT=16'h5105;
  LUT3 ff_cache0_data_31_s9 (
    .F(ff_cache0_data_31_15),
    .I0(n5388_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_31_s9.INIT=8'h40;
  LUT4 n5732_s4 (
    .F(n5732_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5735_9),
    .I3(n5753_11) 
);
defparam n5732_s4.INIT=16'h07FF;
  LUT4 n5740_s5 (
    .F(n5740_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1387_4),
    .I3(n5753_11) 
);
defparam n5740_s5.INIT=16'h07FF;
  LUT4 n5745_s5 (
    .F(n5745_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5753_11) 
);
defparam n5745_s5.INIT=16'h07FF;
  LUT4 n5750_s5 (
    .F(n5750_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5753_10),
    .I3(n5753_11) 
);
defparam n5750_s5.INIT=16'h07FF;
  LUT3 ff_cache0_data_23_s8 (
    .F(ff_cache0_data_23_14),
    .I0(n5388_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_23_s8.INIT=8'h10;
  LUT4 n5733_s4 (
    .F(n5733_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5735_9),
    .I3(n5753_11) 
);
defparam n5733_s4.INIT=16'h0BFF;
  LUT4 n5741_s5 (
    .F(n5741_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1387_4),
    .I3(n5753_11) 
);
defparam n5741_s5.INIT=16'h0BFF;
  LUT4 n5746_s5 (
    .F(n5746_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5753_11) 
);
defparam n5746_s5.INIT=16'h0BFF;
  LUT4 n5751_s5 (
    .F(n5751_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5753_10),
    .I3(n5753_11) 
);
defparam n5751_s5.INIT=16'h0BFF;
  LUT3 ff_cache0_data_15_s8 (
    .F(ff_cache0_data_15_14),
    .I0(n5388_7),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_15_s8.INIT=8'h10;
  LUT4 n5734_s4 (
    .F(n5734_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5735_9),
    .I3(n5753_11) 
);
defparam n5734_s4.INIT=16'h0BFF;
  LUT4 n5742_s5 (
    .F(n5742_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1387_4),
    .I3(n5753_11) 
);
defparam n5742_s5.INIT=16'h0BFF;
  LUT4 n5747_s5 (
    .F(n5747_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(n5753_11) 
);
defparam n5747_s5.INIT=16'h0BFF;
  LUT4 n5752_s5 (
    .F(n5752_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5753_10),
    .I3(n5753_11) 
);
defparam n5752_s5.INIT=16'h0BFF;
  LUT3 ff_cache0_data_7_s8 (
    .F(ff_cache0_data_7_14),
    .I0(n5388_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_7_s8.INIT=8'h01;
  LUT4 n5735_s5 (
    .F(n5735_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5735_9),
    .I3(n5753_11) 
);
defparam n5735_s5.INIT=16'h0EFF;
  LUT4 n5743_s5 (
    .F(n5743_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1387_4),
    .I3(n5753_11) 
);
defparam n5743_s5.INIT=16'h0EFF;
  LUT4 n5748_s5 (
    .F(n5748_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5753_11) 
);
defparam n5748_s5.INIT=16'h0EFF;
  LUT4 n5753_s7 (
    .F(n5753_13),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5753_10),
    .I3(n5753_11) 
);
defparam n5753_s7.INIT=16'h0EFF;
  LUT4 ff_cache3_address_17_s10 (
    .F(ff_cache3_address_17_16),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_already_read_14) 
);
defparam ff_cache3_address_17_s10.INIT=16'h8F00;
  LUT3 n6012_s14 (
    .F(n6012_18),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n6012_24) 
);
defparam n6012_s14.INIT=8'h08;
  LUT3 n6004_s14 (
    .F(n6004_18),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n6004_24) 
);
defparam n6004_s14.INIT=8'h08;
  LUT3 n6001_s14 (
    .F(n6001_18),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n6001_24) 
);
defparam n6001_s14.INIT=8'h08;
  LUT3 n5984_s15 (
    .F(n5984_19),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n5984_23) 
);
defparam n5984_s15.INIT=8'h08;
  LUT4 ff_cache3_address_17_s11 (
    .F(ff_cache3_address_17_18),
    .I0(w_command_vram_rdata_en),
    .I1(n5388_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache3_address_17_s11.INIT=16'h8000;
  LUT4 n5973_s15 (
    .F(n5973_19),
    .I0(n5965_19),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_cache1_data_en) 
);
defparam n5973_s15.INIT=16'h0100;
  LUT3 n5971_s18 (
    .F(n5971_22),
    .I0(w_command_vram_address[11]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5971_s18.INIT=8'h54;
  LUT3 n6535_s6 (
    .F(n6535_12),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n6535_s6.INIT=8'h02;
  LUT4 ff_cache1_data_mask_3_s13 (
    .F(ff_cache1_data_mask_3_19),
    .I0(ff_cache1_data_mask_3_21),
    .I1(ff_cache0_already_read_14),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam ff_cache1_data_mask_3_s13.INIT=16'h0004;
  LUT4 n5996_s15 (
    .F(n5996_19),
    .I0(ff_flush_state_2_10),
    .I1(w_command_vram_write),
    .I2(ff_busy),
    .I3(ff_cache_vram_write) 
);
defparam n5996_s15.INIT=16'h002A;
  LUT4 n5982_s14 (
    .F(n5982_18),
    .I0(n5989_18),
    .I1(w_command_vram_write),
    .I2(ff_busy),
    .I3(ff_cache_vram_write) 
);
defparam n5982_s14.INIT=16'h5540;
  LUT4 ff_cache3_data_mask_3_s13 (
    .F(ff_cache3_data_mask_3_20),
    .I0(ff_cache3_address_17_16),
    .I1(n73_3),
    .I2(ff_cache3_data_en),
    .I3(n5753_11) 
);
defparam ff_cache3_data_mask_3_s13.INIT=16'h7500;
  LUT3 ff_cache3_data_31_s9 (
    .F(ff_cache3_data_31_15),
    .I0(n73_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache3_address_17_16) 
);
defparam ff_cache3_data_31_s9.INIT=8'h0B;
  LUT4 ff_cache2_data_31_s8 (
    .F(ff_cache2_data_31_14),
    .I0(ff_cache2_address_17_13),
    .I1(n73_3),
    .I2(ff_cache3_data_en),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_31_s8.INIT=16'h0075;
  LUT4 ff_cache0_already_read_s12 (
    .F(ff_cache0_already_read_18),
    .I0(w_cache2_hit),
    .I1(n1387_4),
    .I2(n73_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache0_already_read_s12.INIT=16'h1011;
  LUT4 ff_cache2_data_mask_3_s13 (
    .F(ff_cache2_data_mask_3_19),
    .I0(ff_cache2_address_17_17),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache2_data_mask_3_s13.INIT=16'h0001;
  LUT4 n5964_s10 (
    .F(n5964_16),
    .I0(ff_cache_vram_write),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5964_s10.INIT=16'h0001;
  LUT4 ff_cache0_data_mask_2_s14 (
    .F(ff_cache0_data_mask_2_20),
    .I0(ff_cache0_already_read_16),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache0_data_mask_2_s14.INIT=16'h0001;
  LUT4 n6822_s13 (
    .F(n6822_20),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6822_s13.INIT=16'h0001;
  LUT4 ff_cache_vram_rdata_en_s13 (
    .F(ff_cache_vram_rdata_en_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache_vram_rdata_en_s13.INIT=16'h0100;
  LUT4 n5989_s14 (
    .F(n5989_18),
    .I0(ff_flush_state_2_9),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5989_s14.INIT=16'h5554;
  LUT4 n5970_s17 (
    .F(n5970_22),
    .I0(ff_flush_state_2_9),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5970_s17.INIT=16'h0001;
  LUT4 n6821_s5 (
    .F(n6821_11),
    .I0(ff_start),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6821_s5.INIT=16'h0001;
  LUT4 ff_cache1_data_31_s12 (
    .F(ff_cache1_data_31_19),
    .I0(n19_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n5388_7) 
);
defparam ff_cache1_data_31_s12.INIT=16'h004F;
  LUT4 n6823_s6 (
    .F(n6823_13),
    .I0(n1387_4),
    .I1(w_cache2_hit),
    .I2(n19_3),
    .I3(ff_cache0_data_en) 
);
defparam n6823_s6.INIT=16'hB0BB;
  LUT3 n5121_s5 (
    .F(n5121_10),
    .I0(n5388_7),
    .I1(n19_3),
    .I2(ff_cache0_data_en) 
);
defparam n5121_s5.INIT=8'h45;
  LUT4 n6822_s15 (
    .F(n6822_24),
    .I0(n37_3),
    .I1(ff_cache1_data_en),
    .I2(n19_3),
    .I3(ff_cache0_data_en) 
);
defparam n6822_s15.INIT=16'hB0BB;
  LUT4 ff_cache_vram_rdata_en_s14 (
    .F(ff_cache_vram_rdata_en_19),
    .I0(n519_9),
    .I1(ff_cache1_already_read),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache_vram_rdata_en_s14.INIT=16'h0D00;
  LUT4 ff_cache1_data_mask_3_s14 (
    .F(ff_cache1_data_mask_3_21),
    .I0(n37_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_address_17_12),
    .I3(n5753_11) 
);
defparam ff_cache1_data_mask_3_s14.INIT=16'h0B00;
  LUT4 ff_cache1_data_31_s13 (
    .F(ff_cache1_data_31_21),
    .I0(ff_cache1_address_17_12),
    .I1(ff_cache1_already_read_16),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache1_data_31_s13.INIT=16'h7077;
  LUT4 n5121_s7 (
    .F(n1394_5),
    .I0(n529_9),
    .I1(n1249_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5121_s7.INIT=16'hCACC;
  LUT4 n5120_s6 (
    .F(n1393_5),
    .I0(n528_9),
    .I1(n1248_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5120_s6.INIT=16'hCACC;
  LUT4 n5119_s6 (
    .F(n1392_5),
    .I0(n527_9),
    .I1(n1247_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5119_s6.INIT=16'hCACC;
  LUT4 n5118_s6 (
    .F(n1391_5),
    .I0(n526_9),
    .I1(n1246_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5118_s6.INIT=16'hCACC;
  LUT4 n5117_s6 (
    .F(n1390_5),
    .I0(n525_9),
    .I1(n1245_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5117_s6.INIT=16'hCACC;
  LUT4 n5116_s6 (
    .F(n1389_5),
    .I0(n524_9),
    .I1(n1244_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5116_s6.INIT=16'hCACC;
  LUT4 n5115_s6 (
    .F(n1388_5),
    .I0(n523_9),
    .I1(n1243_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5115_s6.INIT=16'hCACC;
  LUT4 n5114_s8 (
    .F(n1387_6),
    .I0(n522_9),
    .I1(n1242_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5114_s8.INIT=16'hCACC;
  LUT4 ff_cache1_already_read_s10 (
    .F(ff_cache1_already_read_16),
    .I0(n55_3),
    .I1(ff_cache2_data_en),
    .I2(n73_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache1_already_read_s10.INIT=16'hB0BB;
  LUT4 ff_cache2_data_mask_3_s14 (
    .F(ff_cache2_data_mask_3_21),
    .I0(n55_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache2_address_17_13),
    .I3(n5753_11) 
);
defparam ff_cache2_data_mask_3_s14.INIT=16'h0B00;
  LUT4 n6010_s13 (
    .F(n6010_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[2]),
    .I3(n5984_10) 
);
defparam n6010_s13.INIT=16'h00F1;
  LUT4 n6008_s13 (
    .F(n6008_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[4]),
    .I3(n5984_10) 
);
defparam n6008_s13.INIT=16'h00F1;
  LUT4 n6005_s13 (
    .F(n6005_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[7]),
    .I3(n5984_10) 
);
defparam n6005_s13.INIT=16'h00F1;
  LUT4 n6000_s13 (
    .F(n6000_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[12]),
    .I3(n5984_10) 
);
defparam n6000_s13.INIT=16'h00F1;
  LUT4 n5995_s14 (
    .F(n5995_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[17]),
    .I3(n5984_10) 
);
defparam n5995_s14.INIT=16'h00F1;
  LUT4 n5994_s13 (
    .F(n5994_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[18]),
    .I3(n5984_10) 
);
defparam n5994_s13.INIT=16'h00F1;
  LUT4 n5991_s14 (
    .F(n5991_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[21]),
    .I3(n5984_10) 
);
defparam n5991_s14.INIT=16'h00F1;
  LUT4 n6002_s13 (
    .F(n6002_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[10]),
    .I3(n5984_10) 
);
defparam n6002_s13.INIT=16'h00F1;
  LUT4 n5990_s13 (
    .F(n5990_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[22]),
    .I3(n5984_10) 
);
defparam n5990_s13.INIT=16'h00F1;
  LUT4 n5989_s15 (
    .F(n5989_20),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[23]),
    .I3(n5984_10) 
);
defparam n5989_s15.INIT=16'h00F1;
  LUT4 n5986_s14 (
    .F(n5986_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[26]),
    .I3(n5984_10) 
);
defparam n5986_s14.INIT=16'h00F1;
  LUT4 n5981_s14 (
    .F(n5981_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[31]),
    .I3(n5984_10) 
);
defparam n5981_s14.INIT=16'h00F1;
  LUT4 n5995_s15 (
    .F(n5995_20),
    .I0(n5995_24),
    .I1(n6535_10),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5995_s15.INIT=16'h0777;
  LUT4 n5991_s15 (
    .F(n5991_20),
    .I0(n5991_24),
    .I1(n6535_10),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5991_s15.INIT=16'h0777;
  LUT4 n5986_s15 (
    .F(n5986_20),
    .I0(n5986_24),
    .I1(n6535_10),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5986_s15.INIT=16'h0777;
  LUT4 n6822_s16 (
    .F(n6822_26),
    .I0(w_command_vram_valid),
    .I1(ff_cache_flush_start),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n6822_s16.INIT=16'h0111;
  LUT4 n6006_s14 (
    .F(n6006_18),
    .I0(n6006_20),
    .I1(n6308_8),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n6006_s14.INIT=16'h0777;
  LUT4 n6002_s14 (
    .F(n6002_19),
    .I0(n6002_23),
    .I1(n6535_10),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n6002_s14.INIT=16'h0777;
  LUT4 n5990_s14 (
    .F(n5990_19),
    .I0(n5990_23),
    .I1(n6535_10),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5990_s14.INIT=16'h0777;
  LUT4 n5989_s16 (
    .F(n5989_22),
    .I0(n5989_30),
    .I1(n6533_11),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5989_s16.INIT=16'h0777;
  LUT4 n5981_s15 (
    .F(n5981_20),
    .I0(n5981_22),
    .I1(n6308_8),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5981_s15.INIT=16'h0777;
  LUT4 n6012_s15 (
    .F(n6012_20),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[0]),
    .I3(n5989_18) 
);
defparam n6012_s15.INIT=16'h6F00;
  LUT4 n6004_s15 (
    .F(n6004_20),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[8]),
    .I3(n5989_18) 
);
defparam n6004_s15.INIT=16'h6F00;
  LUT4 n6001_s15 (
    .F(n6001_20),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[11]),
    .I3(n5989_18) 
);
defparam n6001_s15.INIT=16'h6F00;
  LUT4 n5988_s14 (
    .F(n5988_18),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[24]),
    .I3(n5989_18) 
);
defparam n5988_s14.INIT=16'h6F00;
  LUT3 n6015_s15 (
    .F(n6015_19),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(n5969_12) 
);
defparam n6015_s15.INIT=8'h60;
  LUT4 n5997_s14 (
    .F(n5997_19),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[15]),
    .I3(n5989_18) 
);
defparam n5997_s14.INIT=16'h6F00;
  LUT4 n6013_s19 (
    .F(n6013_23),
    .I0(n5971_19),
    .I1(ff_cache2_data_en),
    .I2(n5965_20),
    .I3(ff_priority[0]) 
);
defparam n6013_s19.INIT=16'hF044;
  LUT4 n6012_s16 (
    .F(n6012_22),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n6012_s16.INIT=16'hCACC;
  LUT4 n6011_s13 (
    .F(n6011_17),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n6011_s13.INIT=16'hCACC;
  LUT4 n6010_s14 (
    .F(n6010_19),
    .I0(ff_cache2_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n6010_s14.INIT=16'hCACC;
  LUT4 n6008_s14 (
    .F(n6008_19),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n6008_s14.INIT=16'hCACC;
  LUT4 n6005_s14 (
    .F(n6005_19),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n6005_s14.INIT=16'hCACC;
  LUT4 n6001_s16 (
    .F(n6001_22),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n6001_s16.INIT=16'hCACC;
  LUT4 n6000_s14 (
    .F(n6000_19),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n6000_s14.INIT=16'hCACC;
  LUT4 n5999_s13 (
    .F(n5999_17),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n5999_s13.INIT=16'hCACC;
  LUT4 n5998_s14 (
    .F(n5998_18),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n5998_s14.INIT=16'hCACC;
  LUT4 n5995_s16 (
    .F(n5995_22),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n5995_s16.INIT=16'hCACC;
  LUT4 n5992_s13 (
    .F(n5992_17),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n5992_s13.INIT=16'hCACC;
  LUT4 n5991_s16 (
    .F(n5991_22),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n5991_s16.INIT=16'hCACC;
  LUT4 n5990_s15 (
    .F(n5990_21),
    .I0(ff_cache2_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n5990_s15.INIT=16'hCACC;
  LUT4 n5989_s17 (
    .F(n5989_24),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n5989_s17.INIT=16'hCACC;
  LUT4 n5987_s13 (
    .F(n5987_17),
    .I0(ff_cache2_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n5987_s13.INIT=16'hCACC;
  LUT4 n5985_s14 (
    .F(n5985_19),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n5985_s14.INIT=16'hCACC;
  LUT4 n5983_s13 (
    .F(n5983_17),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n5983_s13.INIT=16'hCACC;
  LUT4 n5982_s15 (
    .F(n5982_20),
    .I0(ff_cache2_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n5982_s15.INIT=16'hCACC;
  LUT4 n6009_s13 (
    .F(n6009_17),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n6009_s13.INIT=16'hCACC;
  LUT4 n6007_s13 (
    .F(n6007_17),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n6007_s13.INIT=16'hCACC;
  LUT4 n6006_s15 (
    .F(n6006_20),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n6006_s15.INIT=16'hCACC;
  LUT4 n6004_s16 (
    .F(n6004_22),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n6004_s16.INIT=16'hCACC;
  LUT4 n6003_s13 (
    .F(n6003_17),
    .I0(ff_cache2_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n6003_s13.INIT=16'hCACC;
  LUT4 n6002_s15 (
    .F(n6002_21),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n6002_s15.INIT=16'hCACC;
  LUT4 n5996_s16 (
    .F(n5996_21),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n5996_s16.INIT=16'hCACC;
  LUT4 n5994_s14 (
    .F(n5994_19),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n5994_s14.INIT=16'hCACC;
  LUT4 n5993_s13 (
    .F(n5993_17),
    .I0(ff_cache2_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n5993_s13.INIT=16'hCACC;
  LUT4 n5988_s15 (
    .F(n5988_20),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n5988_s15.INIT=16'hCACC;
  LUT4 n5986_s16 (
    .F(n5986_22),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n5986_s16.INIT=16'hCACC;
  LUT4 n5984_s16 (
    .F(n5984_21),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n5984_s16.INIT=16'hCACC;
  LUT4 n5981_s16 (
    .F(n5981_22),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5971_19),
    .I3(ff_cache2_data_en) 
);
defparam n5981_s16.INIT=16'hCACC;
  LUT4 n6011_s14 (
    .F(n6011_19),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n6011_s14.INIT=16'hCACC;
  LUT4 n6010_s15 (
    .F(n6010_21),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n6010_s15.INIT=16'hCACC;
  LUT4 n6008_s15 (
    .F(n6008_21),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n6008_s15.INIT=16'hCACC;
  LUT4 n6007_s14 (
    .F(n6007_19),
    .I0(ff_cache3_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n6007_s14.INIT=16'hCACC;
  LUT4 n6005_s15 (
    .F(n6005_21),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n6005_s15.INIT=16'hCACC;
  LUT4 n6004_s17 (
    .F(n6004_24),
    .I0(ff_cache3_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n6004_s17.INIT=16'hCACC;
  LUT4 n6001_s17 (
    .F(n6001_24),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n6001_s17.INIT=16'hCACC;
  LUT4 n5999_s14 (
    .F(n5999_19),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n5999_s14.INIT=16'hCACC;
  LUT4 n5998_s15 (
    .F(n5998_20),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n5998_s15.INIT=16'hCACC;
  LUT4 n5995_s17 (
    .F(n5995_24),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n5995_s17.INIT=16'hCACC;
  LUT4 n5994_s15 (
    .F(n5994_21),
    .I0(ff_cache3_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n5994_s15.INIT=16'hCACC;
  LUT4 n5993_s14 (
    .F(n5993_19),
    .I0(ff_cache3_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n5993_s14.INIT=16'hCACC;
  LUT4 n5991_s17 (
    .F(n5991_24),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n5991_s17.INIT=16'hCACC;
  LUT4 n5989_s18 (
    .F(n5989_26),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n5989_s18.INIT=16'hCACC;
  LUT4 n5987_s14 (
    .F(n5987_19),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n5987_s14.INIT=16'hCACC;
  LUT4 n5986_s17 (
    .F(n5986_24),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n5986_s17.INIT=16'hCACC;
  LUT4 n5984_s17 (
    .F(n5984_23),
    .I0(ff_cache3_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n5984_s17.INIT=16'hCACC;
  LUT4 n5983_s14 (
    .F(n5983_19),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n5983_s14.INIT=16'hCACC;
  LUT4 n5982_s16 (
    .F(n5982_22),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n5982_s16.INIT=16'hCACC;
  LUT4 n6012_s17 (
    .F(n6012_24),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n6012_s17.INIT=16'hCACC;
  LUT4 n6009_s14 (
    .F(n6009_19),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n6009_s14.INIT=16'hCACC;
  LUT4 n6006_s16 (
    .F(n6006_22),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n6006_s16.INIT=16'hCACC;
  LUT4 n6003_s14 (
    .F(n6003_19),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n6003_s14.INIT=16'hCACC;
  LUT4 n6002_s16 (
    .F(n6002_23),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n6002_s16.INIT=16'hCACC;
  LUT4 n6000_s15 (
    .F(n6000_21),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n6000_s15.INIT=16'hCACC;
  LUT4 n5997_s15 (
    .F(n5997_21),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n5997_s15.INIT=16'hCACC;
  LUT4 n5996_s17 (
    .F(n5996_23),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n5996_s17.INIT=16'hCACC;
  LUT4 n5992_s14 (
    .F(n5992_19),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n5992_s14.INIT=16'hCACC;
  LUT4 n5990_s16 (
    .F(n5990_23),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n5990_s16.INIT=16'hCACC;
  LUT4 n5988_s16 (
    .F(n5988_22),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n5988_s16.INIT=16'hCACC;
  LUT4 n5985_s15 (
    .F(n5985_21),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n5985_s15.INIT=16'hCACC;
  LUT4 n5981_s17 (
    .F(n5981_24),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5971_20),
    .I3(ff_cache3_data_en) 
);
defparam n5981_s17.INIT=16'hCACC;
  LUT4 n6009_s15 (
    .F(n6009_21),
    .I0(n6009_17),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[0]) 
);
defparam n6009_s15.INIT=16'h2000;
  LUT4 n6013_s20 (
    .F(n6013_25),
    .I0(ff_cache0_data_mask_2_16),
    .I1(n5965_19),
    .I2(ff_cache1_data_en),
    .I3(ff_priority[0]) 
);
defparam n6013_s20.INIT=16'h30AA;
  LUT4 n6012_s18 (
    .F(n6012_26),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5965_19),
    .I3(ff_cache1_data_en) 
);
defparam n6012_s18.INIT=16'hCACC;
  LUT4 n6010_s16 (
    .F(n6010_23),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5965_19),
    .I3(ff_cache1_data_en) 
);
defparam n6010_s16.INIT=16'hCACC;
  LUT4 n6007_s15 (
    .F(n6007_21),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5965_19),
    .I3(ff_cache1_data_en) 
);
defparam n6007_s15.INIT=16'hCACC;
  LUT4 n6004_s18 (
    .F(n6004_26),
    .I0(ff_cache1_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5965_19),
    .I3(ff_cache1_data_en) 
);
defparam n6004_s18.INIT=16'hCACC;
  LUT4 n6002_s17 (
    .F(n6002_25),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5965_19),
    .I3(ff_cache1_data_en) 
);
defparam n6002_s17.INIT=16'hCACC;
  LUT4 n6001_s18 (
    .F(n6001_26),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5965_19),
    .I3(ff_cache1_data_en) 
);
defparam n6001_s18.INIT=16'hCACC;
  LUT4 n6000_s16 (
    .F(n6000_23),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5965_19),
    .I3(ff_cache1_data_en) 
);
defparam n6000_s16.INIT=16'hCACC;
  LUT4 n5996_s18 (
    .F(n5996_25),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5965_19),
    .I3(ff_cache1_data_en) 
);
defparam n5996_s18.INIT=16'hCACC;
  LUT4 n5995_s18 (
    .F(n5995_26),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5965_19),
    .I3(ff_cache1_data_en) 
);
defparam n5995_s18.INIT=16'hCACC;
  LUT4 n5994_s16 (
    .F(n5994_23),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5965_19),
    .I3(ff_cache1_data_en) 
);
defparam n5994_s16.INIT=16'hCACC;
  LUT4 n5993_s15 (
    .F(n5993_21),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5965_19),
    .I3(ff_cache1_data_en) 
);
defparam n5993_s15.INIT=16'hCACC;
  LUT4 n5992_s15 (
    .F(n5992_21),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5965_19),
    .I3(ff_cache1_data_en) 
);
defparam n5992_s15.INIT=16'hCACC;
  LUT4 n5991_s18 (
    .F(n5991_26),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5965_19),
    .I3(ff_cache1_data_en) 
);
defparam n5991_s18.INIT=16'hCACC;
  LUT4 n5990_s17 (
    .F(n5990_25),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5965_19),
    .I3(ff_cache1_data_en) 
);
defparam n5990_s17.INIT=16'hCACC;
  LUT4 n5985_s16 (
    .F(n5985_23),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5965_19),
    .I3(ff_cache1_data_en) 
);
defparam n5985_s16.INIT=16'hCACC;
  LUT4 n5982_s17 (
    .F(n5982_24),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5965_19),
    .I3(ff_cache1_data_en) 
);
defparam n5982_s17.INIT=16'hCACC;
  LUT4 n5981_s18 (
    .F(n5981_26),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5965_19),
    .I3(ff_cache1_data_en) 
);
defparam n5981_s18.INIT=16'hCACC;
  LUT4 n6824_s13 (
    .F(n6824_19),
    .I0(n5965_19),
    .I1(ff_cache1_data_en),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_flush_state[0]) 
);
defparam n6824_s13.INIT=16'hF044;
  LUT4 n6014_s17 (
    .F(n6014_22),
    .I0(n6535_12),
    .I1(n5965_19),
    .I2(ff_cache1_data_en),
    .I3(w_command_vram_wdata_mask[2]) 
);
defparam n6014_s17.INIT=16'h00DF;
  LUT4 n6011_s15 (
    .F(n6011_21),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5965_19),
    .I3(ff_cache1_data_en) 
);
defparam n6011_s15.INIT=16'hCACC;
  LUT4 n6008_s16 (
    .F(n6008_23),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5965_19),
    .I3(ff_cache1_data_en) 
);
defparam n6008_s16.INIT=16'hCACC;
  LUT4 n6005_s16 (
    .F(n6005_23),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5965_19),
    .I3(ff_cache1_data_en) 
);
defparam n6005_s16.INIT=16'hCACC;
  LUT4 n5999_s15 (
    .F(n5999_21),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5965_19),
    .I3(ff_cache1_data_en) 
);
defparam n5999_s15.INIT=16'hCACC;
  LUT4 n5998_s16 (
    .F(n5998_22),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5965_19),
    .I3(ff_cache1_data_en) 
);
defparam n5998_s16.INIT=16'hCACC;
  LUT4 n5989_s19 (
    .F(n5989_28),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5965_19),
    .I3(ff_cache1_data_en) 
);
defparam n5989_s19.INIT=16'hCACC;
  LUT4 n5988_s17 (
    .F(n5988_24),
    .I0(ff_cache1_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5965_19),
    .I3(ff_cache1_data_en) 
);
defparam n5988_s17.INIT=16'hCACC;
  LUT4 n5987_s15 (
    .F(n5987_21),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5965_19),
    .I3(ff_cache1_data_en) 
);
defparam n5987_s15.INIT=16'hCACC;
  LUT4 n5986_s18 (
    .F(n5986_26),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5965_19),
    .I3(ff_cache1_data_en) 
);
defparam n5986_s18.INIT=16'hCACC;
  LUT4 n5984_s18 (
    .F(n5984_25),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5965_19),
    .I3(ff_cache1_data_en) 
);
defparam n5984_s18.INIT=16'hCACC;
  LUT4 n5983_s15 (
    .F(n5983_21),
    .I0(ff_cache1_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5965_19),
    .I3(ff_cache1_data_en) 
);
defparam n5983_s15.INIT=16'hCACC;
  LUT4 n6012_s19 (
    .F(n6012_28),
    .I0(ff_cache0_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n6012_s19.INIT=16'hCACC;
  LUT4 n6011_s16 (
    .F(n6011_23),
    .I0(ff_cache0_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n6011_s16.INIT=16'hCACC;
  LUT4 n6008_s17 (
    .F(n6008_25),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n6008_s17.INIT=16'hCACC;
  LUT4 n6007_s16 (
    .F(n6007_23),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n6007_s16.INIT=16'hCACC;
  LUT4 n6005_s17 (
    .F(n6005_25),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n6005_s17.INIT=16'hCACC;
  LUT4 n6004_s19 (
    .F(n6004_28),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n6004_s19.INIT=16'hCACC;
  LUT4 n6002_s18 (
    .F(n6002_27),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n6002_s18.INIT=16'hCACC;
  LUT4 n6000_s17 (
    .F(n6000_25),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n6000_s17.INIT=16'hCACC;
  LUT4 n5999_s16 (
    .F(n5999_23),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5999_s16.INIT=16'hCACC;
  LUT4 n5997_s16 (
    .F(n5997_23),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5997_s16.INIT=16'hCACC;
  LUT4 n5995_s19 (
    .F(n5995_28),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5995_s19.INIT=16'hCACC;
  LUT4 n5994_s17 (
    .F(n5994_25),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5994_s17.INIT=16'hCACC;
  LUT4 n5993_s16 (
    .F(n5993_23),
    .I0(ff_cache0_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5993_s16.INIT=16'hCACC;
  LUT4 n5992_s16 (
    .F(n5992_23),
    .I0(ff_cache0_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5992_s16.INIT=16'hCACC;
  LUT4 n5991_s19 (
    .F(n5991_28),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5991_s19.INIT=16'hCACC;
  LUT4 n5988_s18 (
    .F(n5988_26),
    .I0(ff_cache0_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5988_s18.INIT=16'hCACC;
  LUT4 n5987_s16 (
    .F(n5987_23),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5987_s16.INIT=16'hCACC;
  LUT4 n5984_s19 (
    .F(n5984_27),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5984_s19.INIT=16'hCACC;
  LUT4 n5983_s16 (
    .F(n5983_23),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5983_s16.INIT=16'hCACC;
  LUT4 n5981_s19 (
    .F(n5981_28),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5981_s19.INIT=16'hCACC;
  LUT4 n6010_s17 (
    .F(n6010_25),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n6010_s17.INIT=16'hCACC;
  LUT4 n6001_s19 (
    .F(n6001_28),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n6001_s19.INIT=16'hCACC;
  LUT4 n5998_s17 (
    .F(n5998_24),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5998_s17.INIT=16'hCACC;
  LUT4 n5990_s18 (
    .F(n5990_27),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5990_s18.INIT=16'hCACC;
  LUT4 n5989_s20 (
    .F(n5989_30),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5989_s20.INIT=16'hCACC;
  LUT4 n5986_s19 (
    .F(n5986_28),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5986_s19.INIT=16'hCACC;
  LUT4 n5982_s18 (
    .F(n5982_26),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_cache0_data_mask_2_18),
    .I3(ff_cache0_data_en) 
);
defparam n5982_s18.INIT=16'hCACC;
  LUT4 n6823_s7 (
    .F(n6823_15),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n6823_s7.INIT=16'h0100;
  LUT4 ff_cache_vram_rdata_en_s15 (
    .F(ff_cache_vram_rdata_en_21),
    .I0(w_command_vram_rdata_en),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache_vram_rdata_en_s15.INIT=16'hA8AA;
  LUT4 n5984_s20 (
    .F(n5984_29),
    .I0(n104_6),
    .I1(n104_7),
    .I2(ff_priority[1]),
    .I3(n5982_18) 
);
defparam n5984_s20.INIT=16'h3500;
  LUT4 n5986_s20 (
    .F(n5986_30),
    .I0(n106_6),
    .I1(n106_7),
    .I2(ff_priority[1]),
    .I3(n5982_18) 
);
defparam n5986_s20.INIT=16'h3500;
  LUT4 n5996_s19 (
    .F(n5996_27),
    .I0(n116_6),
    .I1(n116_7),
    .I2(ff_priority[1]),
    .I3(n5982_18) 
);
defparam n5996_s19.INIT=16'h3500;
  LUT4 n6006_s17 (
    .F(n6006_24),
    .I0(n126_6),
    .I1(n126_7),
    .I2(ff_priority[1]),
    .I3(n5982_18) 
);
defparam n6006_s17.INIT=16'h3500;
  LUT4 ff_cache_vram_rdata_en_s16 (
    .F(ff_cache_vram_rdata_en_23),
    .I0(ff_cache2_already_read),
    .I1(n562_6),
    .I2(n562_7),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache_vram_rdata_en_s16.INIT=16'h5044;
  LUT4 ff_cache_vram_rdata_en_s17 (
    .F(ff_cache_vram_rdata_en_25),
    .I0(ff_cache3_already_read),
    .I1(n605_6),
    .I2(n605_7),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache_vram_rdata_en_s17.INIT=16'h5044;
  LUT4 n5122_s4 (
    .F(n5122_10),
    .I0(ff_cache_vram_rdata_en_21),
    .I1(ff_cache_vram_rdata_en_7),
    .I2(w_cache_vram_rdata_en),
    .I3(ff_cache_vram_rdata_en_17) 
);
defparam n5122_s4.INIT=16'h0EF0;
  LUT4 ff_cache_vram_rdata_7_s7 (
    .F(ff_cache_vram_rdata_7_11),
    .I0(ff_cache_vram_rdata_en_21),
    .I1(ff_cache_vram_rdata_en_10),
    .I2(n6823_15),
    .I3(ff_cache0_already_read_20) 
);
defparam ff_cache_vram_rdata_7_s7.INIT=16'hBA00;
  LUT4 ff_cache3_data_mask_3_s14 (
    .F(ff_cache3_data_mask_3_22),
    .I0(n6822_20),
    .I1(n6535_10),
    .I2(ff_start),
    .I3(n6822_26) 
);
defparam ff_cache3_data_mask_3_s14.INIT=16'h0E00;
  LUT3 ff_cache0_already_read_s13 (
    .F(ff_cache0_already_read_20),
    .I0(ff_start),
    .I1(n6822_26),
    .I2(n6822_20) 
);
defparam ff_cache0_already_read_s13.INIT=8'h40;
  LUT4 ff_cache2_already_read_s11 (
    .F(ff_cache2_already_read_17),
    .I0(ff_cache_vram_write),
    .I1(n6822_24),
    .I2(n5388_7),
    .I3(ff_cache0_already_read_20) 
);
defparam ff_cache2_already_read_s11.INIT=16'hF800;
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n5188_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n5189_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n5190_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n5191_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n5192_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n5193_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n5194_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n5195_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n5196_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n5197_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n5198_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n5199_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n5260_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n5261_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n5262_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n5263_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n5264_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n5265_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n5266_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n5267_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n5268_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n5269_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n5270_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n5271_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n5272_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n5273_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n5274_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n5275_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n5276_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n5277_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n5278_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n5279_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n5280_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n5281_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n5282_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n5283_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n5284_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n5285_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n5286_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n5287_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n5288_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n5289_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n5290_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n5291_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n5733_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n5734_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n5735_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n5388_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_17_s0 (
    .Q(ff_cache1_address[17]),
    .D(n5184_5),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n5188_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n5189_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n5190_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n5191_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n5192_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n5193_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n5194_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n5195_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n5196_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n5197_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n5198_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n5199_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n5260_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n5261_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n5262_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n5263_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n5264_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n5265_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n5266_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n5267_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n5268_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n5269_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n5270_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n5271_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n5272_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n5273_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n5274_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n5275_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n5276_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n5277_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n5278_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n5279_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n5280_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n5281_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n5282_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n5283_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n5284_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n5285_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n5286_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n5287_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n5288_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n5289_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n5290_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n5291_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n5740_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n5741_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n5742_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n5743_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n5388_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_17_s0 (
    .Q(ff_cache2_address[17]),
    .D(n5184_5),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n5188_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n5189_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n5190_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n5191_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n5192_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n5193_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n5194_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n5195_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n5196_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n5197_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n5198_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n5199_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n5260_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n5261_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n5262_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n5263_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n5264_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n5265_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n5266_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n5267_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n5268_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n5269_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n5270_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n5271_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n5272_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n5273_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n5274_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n5275_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n5276_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n5277_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n5278_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n5279_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n5280_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n5281_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n5282_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n5283_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n5284_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n5285_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n5286_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n5287_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n5288_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n5289_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n5290_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n5291_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n5745_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n5746_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n5747_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n5748_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n5388_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_17_s0 (
    .Q(ff_cache3_address[17]),
    .D(n5184_5),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n5188_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n5189_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n5190_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n5191_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n5192_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n5193_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n5194_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n5195_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n5196_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n5197_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n5198_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n5199_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n5260_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n5261_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n5262_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n5263_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n5264_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n5265_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n5266_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n5267_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n5268_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n5269_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n5270_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n5271_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n5272_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n5273_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n5274_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n5275_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n5276_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n5277_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n5278_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n5279_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n5280_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n5281_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n5282_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n5283_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n5284_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n5285_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n5286_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n5287_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n5288_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n5289_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n5290_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n5291_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n5750_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_18),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n5751_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_13),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n5752_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_13),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n5753_13),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_13),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n5388_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_17_s0 (
    .Q(w_command_vram_address[17]),
    .D(n5965_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[16]),
    .D(n5966_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[15]),
    .D(n5967_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[14]),
    .D(n5968_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[13]),
    .D(n5969_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[12]),
    .D(n5970_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[11]),
    .D(n5971_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[10]),
    .D(n5972_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[9]),
    .D(n5973_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[8]),
    .D(n5974_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[7]),
    .D(n5975_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[6]),
    .D(n5976_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[5]),
    .D(n5977_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[4]),
    .D(n5978_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[3]),
    .D(n5979_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[2]),
    .D(n5980_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n5964_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n5981_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n5982_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n5983_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n5984_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n5985_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n5986_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n5987_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n5988_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n5989_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n5990_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n5991_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n5992_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n5993_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n5994_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n5995_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n5996_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n5997_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n5998_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n5999_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n6000_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n6001_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n6002_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n6003_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n6004_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n6005_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n6006_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n6007_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n6008_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n6009_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n6010_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n6011_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n6012_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n6013_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n6014_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n6015_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n6016_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n5114_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n5115_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n5116_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n5117_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n5118_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n5119_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n5120_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n5121_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_17_s0 (
    .Q(ff_cache0_address[17]),
    .D(n5184_5),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n5732_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n6533_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n6308_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n6535_8),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n6821_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n6821_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n6821_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n6821_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n6822_10),
    .CLK(clk85m),
    .CE(n6823_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n6823_9),
    .CLK(clk85m),
    .CE(n6823_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n6824_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_busy_s1 (
    .Q(ff_busy),
    .D(n6826_9),
    .CLK(clk85m),
    .CE(ff_busy_8),
    .PRESET(n36_6) 
);
  DFFC ff_cache_vram_rdata_en_s18 (
    .Q(w_cache_vram_rdata_en),
    .D(n5122_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_cache_vram_rdata_en_s18.INIT=1'b0;
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n19_s0 (
    .SUM(n19_1_SUM),
    .COUT(n19_3),
    .I0(ff_cache0_address[17]),
    .I1(ff_cache_vram_address[17]),
    .I3(GND),
    .CIN(n18_3) 
);
defparam n19_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n36_s0 (
    .SUM(n36_1_SUM),
    .COUT(n36_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n35_3) 
);
defparam n36_s0.ALU_MODE=3;
  ALU n37_s0 (
    .SUM(n37_1_SUM),
    .COUT(n37_3),
    .I0(ff_cache1_address[17]),
    .I1(ff_cache_vram_address[17]),
    .I3(GND),
    .CIN(n36_3) 
);
defparam n37_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n53_s0 (
    .SUM(n53_1_SUM),
    .COUT(n53_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n52_3) 
);
defparam n53_s0.ALU_MODE=3;
  ALU n54_s0 (
    .SUM(n54_1_SUM),
    .COUT(n54_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n53_3) 
);
defparam n54_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache2_address[17]),
    .I1(ff_cache_vram_address[17]),
    .I3(GND),
    .CIN(n54_3) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  ALU n70_s0 (
    .SUM(n70_1_SUM),
    .COUT(n70_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n69_3) 
);
defparam n70_s0.ALU_MODE=3;
  ALU n71_s0 (
    .SUM(n71_1_SUM),
    .COUT(n71_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n70_3) 
);
defparam n71_s0.ALU_MODE=3;
  ALU n72_s0 (
    .SUM(n72_1_SUM),
    .COUT(n72_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n71_3) 
);
defparam n72_s0.ALU_MODE=3;
  ALU n73_s0 (
    .SUM(n73_1_SUM),
    .COUT(n73_3),
    .I0(ff_cache3_address[17]),
    .I1(ff_cache_vram_address[17]),
    .I3(GND),
    .CIN(n72_3) 
);
defparam n73_s0.ALU_MODE=3;
  MUX2_LUT5 n85_s5 (
    .O(n85_9),
    .I0(n85_6),
    .I1(n85_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n86_s5 (
    .O(n86_9),
    .I0(n86_6),
    .I1(n86_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n87_s5 (
    .O(n87_9),
    .I0(n87_6),
    .I1(n87_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n88_s5 (
    .O(n88_9),
    .I0(n88_6),
    .I1(n88_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n89_s5 (
    .O(n89_9),
    .I0(n89_6),
    .I1(n89_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n90_s5 (
    .O(n90_9),
    .I0(n90_6),
    .I1(n90_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n91_s5 (
    .O(n91_9),
    .I0(n91_6),
    .I1(n91_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n92_s5 (
    .O(n92_9),
    .I0(n92_6),
    .I1(n92_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n93_s5 (
    .O(n93_9),
    .I0(n93_6),
    .I1(n93_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n94_s5 (
    .O(n94_9),
    .I0(n94_6),
    .I1(n94_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n95_s5 (
    .O(n95_9),
    .I0(n95_6),
    .I1(n95_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n96_s5 (
    .O(n96_9),
    .I0(n96_6),
    .I1(n96_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n97_s5 (
    .O(n97_9),
    .I0(n97_6),
    .I1(n97_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n98_s5 (
    .O(n98_9),
    .I0(n98_6),
    .I1(n98_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n99_s5 (
    .O(n99_9),
    .I0(n99_6),
    .I1(n99_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n100_s5 (
    .O(n100_9),
    .I0(n100_6),
    .I1(n100_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n101_s5 (
    .O(n101_9),
    .I0(n101_6),
    .I1(n101_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n102_s5 (
    .O(n102_9),
    .I0(n102_6),
    .I1(n102_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n103_s5 (
    .O(n103_9),
    .I0(n103_6),
    .I1(n103_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n105_s5 (
    .O(n105_9),
    .I0(n105_6),
    .I1(n105_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n107_s5 (
    .O(n107_9),
    .I0(n107_6),
    .I1(n107_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n108_s5 (
    .O(n108_9),
    .I0(n108_6),
    .I1(n108_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n109_s5 (
    .O(n109_9),
    .I0(n109_6),
    .I1(n109_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n110_s5 (
    .O(n110_9),
    .I0(n110_6),
    .I1(n110_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n111_s5 (
    .O(n111_9),
    .I0(n111_6),
    .I1(n111_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n112_s5 (
    .O(n112_9),
    .I0(n112_6),
    .I1(n112_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n113_s5 (
    .O(n113_9),
    .I0(n113_6),
    .I1(n113_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n114_s5 (
    .O(n114_9),
    .I0(n114_6),
    .I1(n114_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n115_s5 (
    .O(n115_9),
    .I0(n115_6),
    .I1(n115_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n117_s5 (
    .O(n117_9),
    .I0(n117_6),
    .I1(n117_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n118_s5 (
    .O(n118_9),
    .I0(n118_6),
    .I1(n118_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n119_s5 (
    .O(n119_9),
    .I0(n119_6),
    .I1(n119_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n120_s5 (
    .O(n120_9),
    .I0(n120_6),
    .I1(n120_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n121_s5 (
    .O(n121_9),
    .I0(n121_6),
    .I1(n121_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n122_s5 (
    .O(n122_9),
    .I0(n122_6),
    .I1(n122_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n123_s5 (
    .O(n123_9),
    .I0(n123_6),
    .I1(n123_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n124_s5 (
    .O(n124_9),
    .I0(n124_6),
    .I1(n124_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n125_s5 (
    .O(n125_9),
    .I0(n125_6),
    .I1(n125_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n127_s5 (
    .O(n127_9),
    .I0(n127_6),
    .I1(n127_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n128_s5 (
    .O(n128_9),
    .I0(n128_6),
    .I1(n128_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n129_s5 (
    .O(n129_9),
    .I0(n129_6),
    .I1(n129_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n130_s5 (
    .O(n130_9),
    .I0(n130_6),
    .I1(n130_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n131_s5 (
    .O(n131_9),
    .I0(n131_6),
    .I1(n131_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n132_s5 (
    .O(n132_9),
    .I0(n132_6),
    .I1(n132_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n476_s5 (
    .O(n476_9),
    .I0(n476_6),
    .I1(n476_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n479_s5 (
    .O(n479_9),
    .I0(n479_6),
    .I1(n479_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n480_s5 (
    .O(n480_9),
    .I0(n480_6),
    .I1(n480_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n481_s5 (
    .O(n481_9),
    .I0(n481_6),
    .I1(n481_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n482_s5 (
    .O(n482_9),
    .I0(n482_6),
    .I1(n482_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n483_s5 (
    .O(n483_9),
    .I0(n483_6),
    .I1(n483_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n484_s5 (
    .O(n484_9),
    .I0(n484_6),
    .I1(n484_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n485_s5 (
    .O(n485_9),
    .I0(n485_6),
    .I1(n485_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n486_s5 (
    .O(n486_9),
    .I0(n486_6),
    .I1(n486_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n519_s5 (
    .O(n519_9),
    .I0(n519_6),
    .I1(n519_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n522_s5 (
    .O(n522_9),
    .I0(n522_6),
    .I1(n522_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n523_s5 (
    .O(n523_9),
    .I0(n523_6),
    .I1(n523_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n524_s5 (
    .O(n524_9),
    .I0(n524_6),
    .I1(n524_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n525_s5 (
    .O(n525_9),
    .I0(n525_6),
    .I1(n525_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n526_s5 (
    .O(n526_9),
    .I0(n526_6),
    .I1(n526_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n527_s5 (
    .O(n527_9),
    .I0(n527_6),
    .I1(n527_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n528_s5 (
    .O(n528_9),
    .I0(n528_6),
    .I1(n528_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n529_s5 (
    .O(n529_9),
    .I0(n529_6),
    .I1(n529_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1242_s2 (
    .O(n565_9),
    .I0(n565_6),
    .I1(n565_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1243_s2 (
    .O(n566_9),
    .I0(n566_6),
    .I1(n566_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1244_s2 (
    .O(n567_9),
    .I0(n567_6),
    .I1(n567_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1245_s2 (
    .O(n568_9),
    .I0(n568_6),
    .I1(n568_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1246_s2 (
    .O(n569_9),
    .I0(n569_6),
    .I1(n569_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1247_s2 (
    .O(n570_9),
    .I0(n570_6),
    .I1(n570_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1248_s2 (
    .O(n571_9),
    .I0(n571_6),
    .I1(n571_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1249_s2 (
    .O(n572_9),
    .I0(n572_6),
    .I1(n572_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1242_s1 (
    .O(n608_9),
    .I0(n608_6),
    .I1(n608_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1243_s1 (
    .O(n609_9),
    .I0(n609_6),
    .I1(n609_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1244_s1 (
    .O(n610_9),
    .I0(n610_6),
    .I1(n610_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1245_s1 (
    .O(n611_9),
    .I0(n611_6),
    .I1(n611_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1246_s1 (
    .O(n612_9),
    .I0(n612_6),
    .I1(n612_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1247_s1 (
    .O(n613_9),
    .I0(n613_6),
    .I1(n613_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1248_s1 (
    .O(n614_9),
    .I0(n614_6),
    .I1(n614_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1249_s1 (
    .O(n615_9),
    .I0(n615_6),
    .I1(n615_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4875_s5 (
    .O(n4875_9),
    .I0(n4875_6),
    .I1(n4875_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4876_s5 (
    .O(n4876_9),
    .I0(n4876_6),
    .I1(n4876_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4877_s5 (
    .O(n4877_9),
    .I0(n4877_6),
    .I1(n4877_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4878_s5 (
    .O(n4878_9),
    .I0(n4878_6),
    .I1(n4878_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4879_s5 (
    .O(n4879_9),
    .I0(n4879_6),
    .I1(n4879_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4880_s5 (
    .O(n4880_9),
    .I0(n4880_6),
    .I1(n4880_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4881_s5 (
    .O(n4881_9),
    .I0(n4881_6),
    .I1(n4881_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4882_s5 (
    .O(n4882_9),
    .I0(n4882_6),
    .I1(n4882_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n1242_s0 (
    .O(n1242_3),
    .I0(n608_9),
    .I1(n565_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1243_s0 (
    .O(n1243_3),
    .I0(n609_9),
    .I1(n566_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1244_s0 (
    .O(n1244_3),
    .I0(n610_9),
    .I1(n567_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1245_s0 (
    .O(n1245_3),
    .I0(n611_9),
    .I1(n568_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1246_s0 (
    .O(n1246_3),
    .I0(n612_9),
    .I1(n569_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1247_s0 (
    .O(n1247_3),
    .I0(n613_9),
    .I1(n570_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1248_s0 (
    .O(n1248_3),
    .I0(n614_9),
    .I1(n571_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1249_s0 (
    .O(n1249_3),
    .I0(n615_9),
    .I1(n572_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT5 n5114_s4 (
    .O(n5114_6),
    .I0(n5114_8),
    .I1(n1387_6),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5115_s3 (
    .O(n5115_5),
    .I0(n5115_7),
    .I1(n1388_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5116_s3 (
    .O(n5116_5),
    .I0(n5116_7),
    .I1(n1389_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5117_s3 (
    .O(n5117_5),
    .I0(n5117_7),
    .I1(n1390_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5118_s3 (
    .O(n5118_5),
    .I0(n5118_7),
    .I1(n1391_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5119_s3 (
    .O(n5119_5),
    .I0(n5119_7),
    .I1(n1392_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5120_s3 (
    .O(n5120_5),
    .I0(n5120_7),
    .I1(n1393_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5121_s3 (
    .O(n5121_5),
    .I0(n5121_7),
    .I1(n1394_5),
    .S0(n5121_10) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  n1876_4,
  n1864_4,
  w_register_write,
  reg_vram256k_mode,
  n1909_4,
  n1902_4,
  n566_31,
  w_sprite_mode2_4,
  ff_reset_n2_1,
  n1131_37,
  n1232_20,
  n590_7,
  n2043_6,
  n878_27,
  w_command_vram_rdata_en,
  n386_7,
  w_pulse1,
  ff_vram_valid_8,
  w_register_data,
  reg_screen_mode,
  w_register_num,
  ff_status_register_pointer,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  w_status_transfer_ready,
  w_status_command_execute,
  w_status_border_detect,
  w_address_s_pre_17_5,
  w_next_0_4,
  w_next_0_5,
  n1980_102,
  ff_border_detect_9,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_border_position,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input n1876_4;
input n1864_4;
input w_register_write;
input reg_vram256k_mode;
input n1909_4;
input n1902_4;
input n566_31;
input w_sprite_mode2_4;
input ff_reset_n2_1;
input n1131_37;
input n1232_20;
input n590_7;
input n2043_6;
input n878_27;
input w_command_vram_rdata_en;
input n386_7;
input w_pulse1;
input ff_vram_valid_8;
input [7:0] w_register_data;
input [4:0] reg_screen_mode;
input [5:0] w_register_num;
input [3:0] ff_status_register_pointer;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output w_status_transfer_ready;
output w_status_command_execute;
output w_status_border_detect;
output w_address_s_pre_17_5;
output w_next_0_4;
output w_next_0_5;
output n1980_102;
output ff_border_detect_9;
output w_command_vram_write;
output w_command_vram_valid;
output [8:0] w_status_border_position;
output [7:0] w_status_color;
output [17:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire w_address_s_pre_17_3;
wire w_address_d_pre_17_3;
wire n1559_6;
wire n1559_7;
wire n1560_6;
wire n1560_7;
wire n323_3;
wire n324_3;
wire n325_3;
wire n326_3;
wire n327_3;
wire n328_3;
wire n329_3;
wire n330_3;
wire n331_3;
wire n368_3;
wire n376_3;
wire n416_3;
wire n417_3;
wire n418_3;
wire n419_3;
wire n420_3;
wire n421_3;
wire n422_3;
wire n423_3;
wire n424_3;
wire n425_3;
wire n426_3;
wire n622_6;
wire n623_6;
wire n624_6;
wire n625_6;
wire n626_6;
wire n627_6;
wire n628_6;
wire n629_6;
wire n630_6;
wire n660_2;
wire n668_3;
wire n748_3;
wire n749_3;
wire n750_3;
wire n751_3;
wire n752_3;
wire n753_3;
wire n754_3;
wire n755_3;
wire n756_3;
wire n757_3;
wire n758_3;
wire n1098_3;
wire n1101_3;
wire n1102_3;
wire n1104_3;
wire n1105_3;
wire n1106_3;
wire n1145_4;
wire n1148_4;
wire n1237_3;
wire n1238_3;
wire n1239_3;
wire n1240_3;
wire n1241_3;
wire n1242_3;
wire n1243_3;
wire n1244_3;
wire n1245_3;
wire n1246_3;
wire n1247_3;
wire n1303_3;
wire n1304_3;
wire n1305_3;
wire n1306_3;
wire n1307_3;
wire n1308_3;
wire n1309_3;
wire n1310_3;
wire n1311_3;
wire n1312_3;
wire n1392_3;
wire n1410_3;
wire n1411_3;
wire n1412_3;
wire n1413_3;
wire n1414_3;
wire n1415_3;
wire n1416_3;
wire n1417_3;
wire n2070_8;
wire n2071_9;
wire n2072_8;
wire n2073_10;
wire n1970_96;
wire n1971_96;
wire n1972_96;
wire n1973_96;
wire n1974_96;
wire n1975_96;
wire n1976_96;
wire n1977_96;
wire n1978_96;
wire n1979_96;
wire n1980_96;
wire n1981_96;
wire n1982_96;
wire n1983_96;
wire n1984_96;
wire n1985_96;
wire n1986_96;
wire n2001_96;
wire n2002_95;
wire ff_sx_9_8;
wire ff_read_color_8;
wire ff_transfer_ready_6;
wire ff_command_execute_6;
wire n2065_8;
wire ff_source_7_6;
wire ff_cache_vram_wdata_7_11;
wire ff_next_state_3_12;
wire ff_state_2_11;
wire ff_cache_flush_start_11;
wire ff_next_state_1_12;
wire ff_cache_vram_valid_13;
wire ff_cache_vram_write_16;
wire n2000_113;
wire n1997_126;
wire n1995_112;
wire n1951_160;
wire n1576_7;
wire n1575_7;
wire n1480_8;
wire n1433_9;
wire n1302_7;
wire n1301_7;
wire n1958_92;
wire n1957_90;
wire n1956_90;
wire n1955_90;
wire n1954_90;
wire n1953_90;
wire n1952_92;
wire n2069_12;
wire n2068_13;
wire n2066_12;
wire n2065_10;
wire n2064_13;
wire n1998_114;
wire n1996_107;
wire ff_cache_vram_address_17_12;
wire ff_xsel_1_12;
wire ff_state_0_13;
wire ff_border_detect_6;
wire n1999_127;
wire n1969_102;
wire n2638_4;
wire n323_4;
wire n323_5;
wire n324_4;
wire n325_4;
wire n326_4;
wire n327_4;
wire n328_4;
wire n329_4;
wire n330_4;
wire n331_4;
wire n368_4;
wire n368_5;
wire n622_7;
wire n658_4;
wire n2868_4;
wire n1096_5;
wire n1096_6;
wire n1097_4;
wire n1098_4;
wire n1098_5;
wire n1099_4;
wire n1099_5;
wire n1100_4;
wire n1101_4;
wire n1101_5;
wire n1102_4;
wire n1102_5;
wire n1103_4;
wire n1103_5;
wire n1104_4;
wire n1104_5;
wire n1105_4;
wire n1106_4;
wire n1106_5;
wire n1145_5;
wire n1237_4;
wire n1238_4;
wire n1239_4;
wire n1240_4;
wire n1241_4;
wire n1242_4;
wire n1243_4;
wire n1245_4;
wire n1303_4;
wire n1304_4;
wire n1305_4;
wire n1306_4;
wire n1307_4;
wire n1308_4;
wire n1309_4;
wire n1310_4;
wire n1311_4;
wire n1312_4;
wire n2070_9;
wire n2070_10;
wire n2070_11;
wire n2071_10;
wire n2071_11;
wire n2071_12;
wire n2071_13;
wire n2072_9;
wire n2072_10;
wire n2072_11;
wire n2073_11;
wire n2073_12;
wire n2073_13;
wire n1970_97;
wire n1970_98;
wire n1971_97;
wire n1971_98;
wire n1972_97;
wire n1972_98;
wire n1973_97;
wire n1973_98;
wire n1974_97;
wire n1974_98;
wire n1975_97;
wire n1975_98;
wire n1976_97;
wire n1976_98;
wire n1977_97;
wire n1977_98;
wire n1978_97;
wire n1978_98;
wire n1979_97;
wire n1979_99;
wire n1980_98;
wire n1980_99;
wire n1981_97;
wire n1981_98;
wire n1982_97;
wire n1982_98;
wire n1983_97;
wire n1983_98;
wire n1984_97;
wire n1984_98;
wire n1984_99;
wire n1985_97;
wire n1985_98;
wire n1986_97;
wire ff_read_color_9;
wire ff_read_color_10;
wire ff_transfer_ready_7;
wire ff_transfer_ready_8;
wire n2065_11;
wire n2065_13;
wire n2065_14;
wire ff_dx_8_9;
wire ff_cache_vram_wdata_7_12;
wire ff_cache_vram_wdata_7_13;
wire ff_cache_vram_wdata_7_14;
wire ff_cache_vram_wdata_7_15;
wire ff_next_state_5_13;
wire ff_state_5_13;
wire ff_state_5_14;
wire ff_state_5_15;
wire ff_cache_flush_start_12;
wire ff_count_valid_13;
wire ff_count_valid_14;
wire ff_count_valid_15;
wire ff_cache_vram_valid_14;
wire ff_cache_vram_valid_16;
wire ff_cache_vram_write_17;
wire n1997_127;
wire n1997_128;
wire n1997_129;
wire n1995_115;
wire n1995_116;
wire n1951_162;
wire n1576_8;
wire n1576_9;
wire n1575_8;
wire n1574_8;
wire n1480_9;
wire n1302_8;
wire n1959_94;
wire n1959_95;
wire n1959_96;
wire n1958_94;
wire n1958_95;
wire n1957_91;
wire n1957_92;
wire n1957_93;
wire n1956_91;
wire n1956_93;
wire n1956_94;
wire n1955_91;
wire n1955_92;
wire n1955_93;
wire n1954_91;
wire n1954_92;
wire n1953_91;
wire n1953_92;
wire n1953_93;
wire n1952_93;
wire n1952_94;
wire n1952_95;
wire n2069_13;
wire n2069_14;
wire n2069_15;
wire n2068_14;
wire n2068_15;
wire n2068_17;
wire n2066_13;
wire n2066_14;
wire n2065_15;
wire n2065_16;
wire n2064_14;
wire n2064_15;
wire n1998_115;
wire n1998_116;
wire ff_cache_vram_address_17_13;
wire ff_cache_vram_address_17_15;
wire ff_xsel_1_13;
wire ff_state_0_14;
wire ff_state_0_15;
wire n1999_128;
wire n1969_103;
wire n323_6;
wire n323_7;
wire n323_8;
wire n368_6;
wire n368_7;
wire n368_8;
wire n622_8;
wire n658_5;
wire n1096_7;
wire n1096_8;
wire n1096_9;
wire n1097_6;
wire n1098_6;
wire n1099_6;
wire n1099_7;
wire n1100_6;
wire n1101_7;
wire n1102_6;
wire n1103_6;
wire n1104_6;
wire n1104_7;
wire n1105_6;
wire n1105_7;
wire n1106_6;
wire n1106_7;
wire n1145_6;
wire n1145_7;
wire n1237_5;
wire n1392_6;
wire n2070_12;
wire n2070_13;
wire n2070_14;
wire n2070_16;
wire n2070_17;
wire n2070_18;
wire n2071_14;
wire n2071_16;
wire n2071_17;
wire n2072_13;
wire n2072_14;
wire n2072_15;
wire n2072_17;
wire n2072_18;
wire n2072_19;
wire n2072_20;
wire n2073_14;
wire n2073_15;
wire n2073_16;
wire n2073_17;
wire n1970_100;
wire n1970_101;
wire n1971_99;
wire n1972_99;
wire n1973_99;
wire n1974_99;
wire n1975_99;
wire n1976_99;
wire n1977_99;
wire n1978_99;
wire n1979_100;
wire n1979_101;
wire n1980_100;
wire n1980_101;
wire n1981_100;
wire n1981_101;
wire n1982_99;
wire n1983_99;
wire n1983_100;
wire n1984_100;
wire n1984_101;
wire n1984_102;
wire n1985_99;
wire n1986_98;
wire ff_read_color_11;
wire ff_transfer_ready_9;
wire ff_transfer_ready_11;
wire ff_transfer_ready_12;
wire n2065_17;
wire n2065_18;
wire ff_source_7_8;
wire ff_cache_vram_wdata_7_16;
wire ff_cache_vram_wdata_7_17;
wire ff_next_state_5_14;
wire ff_state_5_16;
wire ff_state_5_17;
wire ff_state_5_18;
wire ff_cache_flush_start_14;
wire ff_cache_flush_start_16;
wire ff_count_valid_16;
wire ff_count_valid_17;
wire ff_cache_vram_valid_17;
wire ff_cache_vram_valid_18;
wire n1995_117;
wire n1951_163;
wire n1302_9;
wire n1302_10;
wire n1302_11;
wire n1959_97;
wire n1959_98;
wire n1959_99;
wire n1958_96;
wire n1958_97;
wire n1957_95;
wire n1956_95;
wire n1956_96;
wire n1956_97;
wire n1956_98;
wire n1956_99;
wire n1956_100;
wire n1955_94;
wire n1955_95;
wire n1954_93;
wire n1954_94;
wire n1953_94;
wire n1953_95;
wire n1953_96;
wire n1953_97;
wire n1953_98;
wire n1952_96;
wire n1952_97;
wire n2069_17;
wire n2069_18;
wire n2069_19;
wire n2069_20;
wire n2069_21;
wire n2068_19;
wire n2066_15;
wire n2065_19;
wire n2065_20;
wire n2065_21;
wire n2065_22;
wire n2064_17;
wire n1998_117;
wire ff_cache_vram_address_17_16;
wire n323_9;
wire n368_9;
wire n368_10;
wire n1098_8;
wire n1098_9;
wire n1101_8;
wire n1102_7;
wire n1103_7;
wire n1105_8;
wire n1145_8;
wire n2070_19;
wire n2070_20;
wire n2070_21;
wire n2071_18;
wire n2071_19;
wire n2073_18;
wire n2073_21;
wire n1970_102;
wire n1970_103;
wire n1979_102;
wire n1980_103;
wire n1981_102;
wire n1983_101;
wire n1984_103;
wire ff_cache_vram_wdata_7_18;
wire ff_cache_flush_start_17;
wire ff_count_valid_18;
wire n1959_100;
wire n1959_101;
wire n1959_102;
wire n1958_98;
wire n1958_99;
wire n1958_100;
wire n1958_101;
wire n1957_97;
wire n1957_98;
wire n1956_101;
wire n1956_102;
wire n1956_103;
wire n1956_104;
wire n1955_96;
wire n1955_98;
wire n1955_99;
wire n1954_95;
wire n1954_96;
wire n1953_99;
wire n1952_98;
wire n1952_99;
wire n1952_100;
wire n2068_20;
wire n2068_21;
wire n2068_22;
wire n2065_23;
wire n2064_18;
wire n2070_22;
wire n2070_23;
wire n2070_24;
wire n2071_20;
wire n2071_21;
wire n2073_22;
wire n1970_104;
wire n1959_103;
wire n1959_104;
wire n1959_105;
wire n1958_102;
wire n1957_100;
wire n1954_97;
wire n2068_23;
wire ff_cache_vram_address_17_18;
wire ff_count_valid_20;
wire ff_dx_8_11;
wire n2072_24;
wire n1096_12;
wire n1098_11;
wire n1244_6;
wire n1571_9;
wire n1572_9;
wire n1573_10;
wire n1574_11;
wire n1956_106;
wire n1097_8;
wire n1100_8;
wire n1105_10;
wire n1573_12;
wire n1569_9;
wire n1574_13;
wire n1570_9;
wire n1955_101;
wire ff_source_7_10;
wire n2072_26;
wire n1957_102;
wire n1957_104;
wire n2993_5;
wire n2728_5;
wire n1520_5;
wire n2064_20;
wire ff_next_state_5_16;
wire n1951_165;
wire n1995_119;
wire n2072_28;
wire n2072_30;
wire ff_transfer_ready_14;
wire n2071_23;
wire n2871_5;
wire n2639_5;
wire n1392_8;
wire n2729_5;
wire n2070_26;
wire n2069_23;
wire n1959_107;
wire n2068_25;
wire n1999_131;
wire ff_cache_vram_valid_20;
wire ff_state_5_20;
wire n2868_6;
wire n2638_6;
wire n2073_24;
wire n2073_26;
wire ff_cache_flush_start_21;
wire ff_cache_flush_start_23;
wire n1995_121;
wire n2063_7;
wire n2062_7;
wire n2061_7;
wire n2060_7;
wire n2059_7;
wire n2058_7;
wire n2057_7;
wire n2056_9;
wire n1996_110;
wire n1958_104;
wire n2001_99;
wire n1103_9;
wire n1100_10;
wire n1099_9;
wire n1097_10;
wire n1096_14;
wire n1957_106;
wire n322_9;
wire n2065_25;
wire n1392_10;
wire n1101_10;
wire n1981_104;
wire n1980_105;
wire n1979_104;
wire n1970_106;
wire n1577_10;
wire ff_read_pixel_7_15;
wire n1578_10;
wire n1579_10;
wire n1580_10;
wire n1581_10;
wire n1582_10;
wire n1583_10;
wire n1584_10;
wire n1096_16;
wire n2067_16;
wire ff_next_state_0_15;
wire n2068_27;
wire ff_maj;
wire ff_eq;
wire ff_dix;
wire ff_diy;
wire ff_start;
wire ff_cache_vram_write;
wire ff_read_color;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_count_valid;
wire ff_border_detect_request;
wire \w_next_sx[0]_1_1 ;
wire \w_next_sx[1]_1_1 ;
wire \w_next_sx[2]_1_1 ;
wire \w_next_sx[3]_1_1 ;
wire \w_next_sx[4]_1_1 ;
wire \w_next_sx[5]_1_1 ;
wire \w_next_sx[6]_1_1 ;
wire \w_next_sx[7]_1_1 ;
wire \w_next_sx[8]_1_1 ;
wire \w_next_sx[9]_1_0_COUT ;
wire \w_next_sy[0]_1_1 ;
wire \w_next_sy[1]_1_1 ;
wire \w_next_sy[2]_1_1 ;
wire \w_next_sy[3]_1_1 ;
wire \w_next_sy[4]_1_1 ;
wire \w_next_sy[5]_1_1 ;
wire \w_next_sy[6]_1_1 ;
wire \w_next_sy[7]_1_1 ;
wire \w_next_sy[8]_1_1 ;
wire \w_next_sy[9]_1_1 ;
wire \w_next_sy[10]_1_0_COUT ;
wire \w_next_dx[0]_1_1 ;
wire \w_next_dx[1]_1_1 ;
wire \w_next_dx[2]_1_1 ;
wire \w_next_dx[3]_1_1 ;
wire \w_next_dx[4]_1_1 ;
wire \w_next_dx[5]_1_1 ;
wire \w_next_dx[6]_1_1 ;
wire \w_next_dx[7]_1_1 ;
wire \w_next_dx[8]_1_1 ;
wire \w_next_dx[9]_1_0_COUT ;
wire \w_next_dy[0]_1_1 ;
wire \w_next_dy[1]_1_1 ;
wire \w_next_dy[2]_1_1 ;
wire \w_next_dy[3]_1_1 ;
wire \w_next_dy[4]_1_1 ;
wire \w_next_dy[5]_1_1 ;
wire \w_next_dy[6]_1_1 ;
wire \w_next_dy[7]_1_1 ;
wire \w_next_dy[8]_1_1 ;
wire \w_next_dy[9]_1_1 ;
wire \w_next_dy[10]_1_1 ;
wire \w_next_dy[11]_1_0_COUT ;
wire n1276_1;
wire n1276_2;
wire n1275_1;
wire n1275_2;
wire n1274_1;
wire n1274_2;
wire n1273_1;
wire n1273_2;
wire n1272_1;
wire n1272_2;
wire n1271_1;
wire n1271_2;
wire n1270_1;
wire n1270_2;
wire n1269_1;
wire n1269_2;
wire n1268_1;
wire n1268_2;
wire n1267_1;
wire n1267_2;
wire n1266_1;
wire n1266_2;
wire n1265_1;
wire n1265_0_COUT;
wire w_next_nyb_0_3;
wire w_next_nyb_1_3;
wire w_next_nyb_2_3;
wire w_next_nyb_3_3;
wire w_next_nyb_4_3;
wire w_next_nyb_5_3;
wire w_next_nyb_6_3;
wire w_next_nyb_7_3;
wire w_next_nyb_8_3;
wire w_next_nyb_9_3;
wire w_next_nyb_10_3;
wire n1371_9;
wire n1062_2;
wire n1062_3;
wire n1061_2;
wire n1061_3;
wire n1060_2;
wire n1060_3;
wire n1059_2;
wire n1059_3;
wire n1058_2;
wire n1058_3;
wire n1057_2;
wire n1057_3;
wire n1056_2;
wire n1056_3;
wire n1055_2;
wire n1055_3;
wire n1054_2;
wire n1054_3;
wire n1053_2;
wire n1053_3;
wire n1737_1_SUM;
wire n1737_3;
wire n1738_1_SUM;
wire n1738_3;
wire n1739_1_SUM;
wire n1739_3;
wire n1740_1_SUM;
wire n1740_3;
wire n1741_1_SUM;
wire n1741_3;
wire n1742_1_SUM;
wire n1742_3;
wire n1743_1_SUM;
wire n1743_3;
wire n1744_1_SUM;
wire n1744_3;
wire n1559_9;
wire n1560_9;
wire n1969_100;
wire ff_dix_3_4;
wire ff_diy_3_4;
wire w_cache_flush_end;
wire n5388_7;
wire w_cache_vram_rdata_en;
wire [2:0] w_next;
wire [8:0] reg_sx;
wire [8:0] reg_dx;
wire [10:0] reg_nx;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [17:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [7:0] ff_source;
wire [5:0] ff_next_state;
wire [1:0] ff_xsel;
wire [9:9] ff_sx;
wire [10:0] ff_sy;
wire [10:0] ff_dy;
wire [10:0] ff_nx;
wire [10:0] ff_ny;
wire [11:0] ff_nyb;
wire [7:0] ff_color;
wire [8:0] ff_dx;
wire [5:0] ff_state;
wire [7:0] ff_read_byte;
wire [9:0] w_next_sx;
wire [10:0] w_next_sy;
wire [9:0] w_next_dx;
wire [11:0] w_next_dy;
wire [11:0] w_next_nyb;
wire [7:0] w_cache_vram_rdata;
wire VCC;
wire GND;
  LUT3 n1969_s99 (
    .F(w_address_s_pre_17_3),
    .I0(ff_sy[9]),
    .I1(ff_sy[10]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1969_s99.INIT=8'hCA;
  LUT3 n1969_s100 (
    .F(w_address_d_pre_17_3),
    .I0(ff_dy[9]),
    .I1(ff_dy[10]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1969_s100.INIT=8'hCA;
  LUT3 n1559_s6 (
    .F(n1559_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_xsel[0]) 
);
defparam n1559_s6.INIT=8'hCA;
  LUT3 n1559_s7 (
    .F(n1559_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n1559_s7.INIT=8'hCA;
  LUT3 n1560_s6 (
    .F(n1560_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_xsel[0]) 
);
defparam n1560_s6.INIT=8'hCA;
  LUT3 n1560_s7 (
    .F(n1560_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n1560_s7.INIT=8'hCA;
  LUT4 w_next_0_s0 (
    .F(w_next[0]),
    .I0(w_next_0_4),
    .I1(w_next_0_5),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam w_next_0_s0.INIT=16'h8FFF;
  LUT3 n323_s0 (
    .F(n323_3),
    .I0(n323_4),
    .I1(w_next_sx[8]),
    .I2(n323_5) 
);
defparam n323_s0.INIT=8'hCA;
  LUT3 n324_s0 (
    .F(n324_3),
    .I0(n324_4),
    .I1(w_next_sx[7]),
    .I2(n323_5) 
);
defparam n324_s0.INIT=8'hC5;
  LUT3 n325_s0 (
    .F(n325_3),
    .I0(n325_4),
    .I1(w_next_sx[6]),
    .I2(n323_5) 
);
defparam n325_s0.INIT=8'hCA;
  LUT3 n326_s0 (
    .F(n326_3),
    .I0(n326_4),
    .I1(w_next_sx[5]),
    .I2(n323_5) 
);
defparam n326_s0.INIT=8'hCA;
  LUT3 n327_s0 (
    .F(n327_3),
    .I0(n327_4),
    .I1(w_next_sx[4]),
    .I2(n323_5) 
);
defparam n327_s0.INIT=8'hCA;
  LUT3 n328_s0 (
    .F(n328_3),
    .I0(n328_4),
    .I1(w_next_sx[3]),
    .I2(n323_5) 
);
defparam n328_s0.INIT=8'hCA;
  LUT3 n329_s0 (
    .F(n329_3),
    .I0(n329_4),
    .I1(w_next_sx[2]),
    .I2(n323_5) 
);
defparam n329_s0.INIT=8'hCA;
  LUT3 n330_s0 (
    .F(n330_3),
    .I0(n330_4),
    .I1(w_next_sx[1]),
    .I2(n323_5) 
);
defparam n330_s0.INIT=8'hCA;
  LUT3 n331_s0 (
    .F(n331_3),
    .I0(n331_4),
    .I1(w_next_sx[0]),
    .I2(n323_5) 
);
defparam n331_s0.INIT=8'hCA;
  LUT4 n368_s0 (
    .F(n368_3),
    .I0(n368_4),
    .I1(n368_5),
    .I2(n1876_4),
    .I3(n2638_4) 
);
defparam n368_s0.INIT=16'hF444;
  LUT4 n376_s0 (
    .F(n376_3),
    .I0(n368_4),
    .I1(n368_5),
    .I2(n1864_4),
    .I3(n2638_4) 
);
defparam n376_s0.INIT=16'hF444;
  LUT4 n416_s0 (
    .F(n416_3),
    .I0(w_next_sy[10]),
    .I1(w_register_data[2]),
    .I2(w_register_write),
    .I3(reg_vram256k_mode) 
);
defparam n416_s0.INIT=16'h0AC0;
  LUT3 n417_s0 (
    .F(n417_3),
    .I0(w_next_sy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n417_s0.INIT=8'hCA;
  LUT3 n418_s0 (
    .F(n418_3),
    .I0(w_next_sy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n418_s0.INIT=8'hCA;
  LUT3 n419_s0 (
    .F(n419_3),
    .I0(w_next_sy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n419_s0.INIT=8'hCA;
  LUT3 n420_s0 (
    .F(n420_3),
    .I0(w_next_sy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n420_s0.INIT=8'hCA;
  LUT3 n421_s0 (
    .F(n421_3),
    .I0(w_next_sy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n421_s0.INIT=8'hCA;
  LUT3 n422_s0 (
    .F(n422_3),
    .I0(w_next_sy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n422_s0.INIT=8'hCA;
  LUT3 n423_s0 (
    .F(n423_3),
    .I0(w_next_sy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n423_s0.INIT=8'hCA;
  LUT3 n424_s0 (
    .F(n424_3),
    .I0(w_next_sy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n424_s0.INIT=8'hCA;
  LUT3 n425_s0 (
    .F(n425_3),
    .I0(w_next_sy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n425_s0.INIT=8'hCA;
  LUT3 n426_s0 (
    .F(n426_3),
    .I0(w_next_sy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n426_s0.INIT=8'hCA;
  LUT3 n622_s3 (
    .F(n622_6),
    .I0(w_next_dx[8]),
    .I1(reg_dx[8]),
    .I2(n622_7) 
);
defparam n622_s3.INIT=8'hAC;
  LUT3 n623_s3 (
    .F(n623_6),
    .I0(w_next_dx[7]),
    .I1(reg_dx[7]),
    .I2(n622_7) 
);
defparam n623_s3.INIT=8'hAC;
  LUT3 n624_s3 (
    .F(n624_6),
    .I0(w_next_dx[6]),
    .I1(reg_dx[6]),
    .I2(n622_7) 
);
defparam n624_s3.INIT=8'hAC;
  LUT3 n625_s3 (
    .F(n625_6),
    .I0(w_next_dx[5]),
    .I1(reg_dx[5]),
    .I2(n622_7) 
);
defparam n625_s3.INIT=8'hAC;
  LUT3 n626_s3 (
    .F(n626_6),
    .I0(w_next_dx[4]),
    .I1(reg_dx[4]),
    .I2(n622_7) 
);
defparam n626_s3.INIT=8'hAC;
  LUT3 n627_s3 (
    .F(n627_6),
    .I0(w_next_dx[3]),
    .I1(reg_dx[3]),
    .I2(n622_7) 
);
defparam n627_s3.INIT=8'hAC;
  LUT3 n628_s3 (
    .F(n628_6),
    .I0(w_next_dx[2]),
    .I1(reg_dx[2]),
    .I2(n622_7) 
);
defparam n628_s3.INIT=8'hAC;
  LUT3 n629_s3 (
    .F(n629_6),
    .I0(w_next_dx[1]),
    .I1(reg_dx[1]),
    .I2(n622_7) 
);
defparam n629_s3.INIT=8'hAC;
  LUT3 n630_s3 (
    .F(n630_6),
    .I0(w_next_dx[0]),
    .I1(reg_dx[0]),
    .I2(n622_7) 
);
defparam n630_s3.INIT=8'hAC;
  LUT3 n658_s0 (
    .F(n660_2),
    .I0(n2638_4),
    .I1(n1909_4),
    .I2(n658_4) 
);
defparam n658_s0.INIT=8'hF8;
  LUT3 n668_s0 (
    .F(n668_3),
    .I0(n2638_4),
    .I1(n1902_4),
    .I2(n658_4) 
);
defparam n668_s0.INIT=8'hF8;
  LUT4 n748_s0 (
    .F(n748_3),
    .I0(w_next_dy[10]),
    .I1(w_register_data[2]),
    .I2(w_register_write),
    .I3(reg_vram256k_mode) 
);
defparam n748_s0.INIT=16'hCA00;
  LUT3 n749_s0 (
    .F(n749_3),
    .I0(w_next_dy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n749_s0.INIT=8'hCA;
  LUT3 n750_s0 (
    .F(n750_3),
    .I0(w_next_dy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n750_s0.INIT=8'hCA;
  LUT3 n751_s0 (
    .F(n751_3),
    .I0(w_next_dy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n751_s0.INIT=8'hCA;
  LUT3 n752_s0 (
    .F(n752_3),
    .I0(w_next_dy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n752_s0.INIT=8'hCA;
  LUT3 n753_s0 (
    .F(n753_3),
    .I0(w_next_dy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n753_s0.INIT=8'hCA;
  LUT3 n754_s0 (
    .F(n754_3),
    .I0(w_next_dy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n754_s0.INIT=8'hCA;
  LUT3 n755_s0 (
    .F(n755_3),
    .I0(w_next_dy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n755_s0.INIT=8'hCA;
  LUT3 n756_s0 (
    .F(n756_3),
    .I0(w_next_dy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n756_s0.INIT=8'hCA;
  LUT3 n757_s0 (
    .F(n757_3),
    .I0(w_next_dy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n757_s0.INIT=8'hCA;
  LUT3 n758_s0 (
    .F(n758_3),
    .I0(w_next_dy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n758_s0.INIT=8'hCA;
  LUT3 n1098_s0 (
    .F(n1098_3),
    .I0(n1098_4),
    .I1(n1098_5),
    .I2(ff_start) 
);
defparam n1098_s0.INIT=8'hCA;
  LUT4 n1101_s0 (
    .F(n1101_3),
    .I0(n1101_4),
    .I1(n1101_5),
    .I2(n1101_10),
    .I3(n1096_5) 
);
defparam n1101_s0.INIT=16'hCCC5;
  LUT4 n1102_s0 (
    .F(n1102_3),
    .I0(n1102_4),
    .I1(ff_nx[4]),
    .I2(n1102_5),
    .I3(n1096_5) 
);
defparam n1102_s0.INIT=16'h3C55;
  LUT4 n1104_s0 (
    .F(n1104_3),
    .I0(n1060_2),
    .I1(n1104_4),
    .I2(n368_4),
    .I3(n1104_5) 
);
defparam n1104_s0.INIT=16'hBF00;
  LUT3 n1105_s0 (
    .F(n1105_3),
    .I0(n1105_4),
    .I1(n1105_10),
    .I2(ff_start) 
);
defparam n1105_s0.INIT=8'hCA;
  LUT4 n1106_s0 (
    .F(n1106_3),
    .I0(n1096_5),
    .I1(ff_nx[0]),
    .I2(n1106_4),
    .I3(n1106_5) 
);
defparam n1106_s0.INIT=16'h0007;
  LUT3 n1145_s1 (
    .F(n1145_4),
    .I0(n2868_4),
    .I1(n1876_4),
    .I2(n1145_5) 
);
defparam n1145_s1.INIT=8'hF8;
  LUT3 n1148_s1 (
    .F(n1148_4),
    .I0(n2868_4),
    .I1(n1864_4),
    .I2(n1145_5) 
);
defparam n1148_s1.INIT=8'hF8;
  LUT4 n1237_s0 (
    .F(n1237_3),
    .I0(w_register_data[2]),
    .I1(reg_vram256k_mode),
    .I2(n1237_4),
    .I3(w_register_write) 
);
defparam n1237_s0.INIT=16'h88F0;
  LUT3 n1238_s0 (
    .F(n1238_3),
    .I0(n1238_4),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n1238_s0.INIT=8'hC5;
  LUT3 n1239_s0 (
    .F(n1239_3),
    .I0(n1239_4),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1239_s0.INIT=8'hC5;
  LUT4 n1240_s0 (
    .F(n1240_3),
    .I0(w_register_data[7]),
    .I1(ff_ny[7]),
    .I2(n1240_4),
    .I3(w_register_write) 
);
defparam n1240_s0.INIT=16'hAA3C;
  LUT3 n1241_s0 (
    .F(n1241_3),
    .I0(n1241_4),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n1241_s0.INIT=8'hC5;
  LUT3 n1242_s0 (
    .F(n1242_3),
    .I0(n1242_4),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n1242_s0.INIT=8'hC5;
  LUT4 n1243_s0 (
    .F(n1243_3),
    .I0(w_register_data[4]),
    .I1(ff_ny[4]),
    .I2(n1243_4),
    .I3(w_register_write) 
);
defparam n1243_s0.INIT=16'hAA3C;
  LUT3 n1244_s0 (
    .F(n1244_3),
    .I0(n1244_6),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1244_s0.INIT=8'hC5;
  LUT4 n1245_s0 (
    .F(n1245_3),
    .I0(w_register_data[2]),
    .I1(ff_ny[2]),
    .I2(n1245_4),
    .I3(w_register_write) 
);
defparam n1245_s0.INIT=16'hAA3C;
  LUT4 n1246_s0 (
    .F(n1246_3),
    .I0(w_register_data[1]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(w_register_write) 
);
defparam n1246_s0.INIT=16'hAAC3;
  LUT3 n1247_s0 (
    .F(n1247_3),
    .I0(ff_ny[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1247_s0.INIT=8'hC5;
  LUT3 n1303_s0 (
    .F(n1303_3),
    .I0(n1303_4),
    .I1(reg_nx[10]),
    .I2(ff_start) 
);
defparam n1303_s0.INIT=8'hCA;
  LUT3 n1304_s0 (
    .F(n1304_3),
    .I0(n1304_4),
    .I1(reg_nx[9]),
    .I2(ff_start) 
);
defparam n1304_s0.INIT=8'hCA;
  LUT3 n1305_s0 (
    .F(n1305_3),
    .I0(n1305_4),
    .I1(reg_nx[8]),
    .I2(ff_start) 
);
defparam n1305_s0.INIT=8'hCA;
  LUT3 n1306_s0 (
    .F(n1306_3),
    .I0(n1306_4),
    .I1(reg_nx[7]),
    .I2(ff_start) 
);
defparam n1306_s0.INIT=8'hCA;
  LUT3 n1307_s0 (
    .F(n1307_3),
    .I0(n1307_4),
    .I1(reg_nx[6]),
    .I2(ff_start) 
);
defparam n1307_s0.INIT=8'hCA;
  LUT3 n1308_s0 (
    .F(n1308_3),
    .I0(n1308_4),
    .I1(reg_nx[5]),
    .I2(ff_start) 
);
defparam n1308_s0.INIT=8'hCA;
  LUT3 n1309_s0 (
    .F(n1309_3),
    .I0(n1309_4),
    .I1(reg_nx[4]),
    .I2(ff_start) 
);
defparam n1309_s0.INIT=8'hCA;
  LUT3 n1310_s0 (
    .F(n1310_3),
    .I0(n1310_4),
    .I1(reg_nx[3]),
    .I2(ff_start) 
);
defparam n1310_s0.INIT=8'hCA;
  LUT3 n1311_s0 (
    .F(n1311_3),
    .I0(n1311_4),
    .I1(reg_nx[2]),
    .I2(ff_start) 
);
defparam n1311_s0.INIT=8'hCA;
  LUT3 n1312_s0 (
    .F(n1312_3),
    .I0(n1312_4),
    .I1(reg_nx[1]),
    .I2(ff_start) 
);
defparam n1312_s0.INIT=8'hCA;
  LUT3 n1392_s0 (
    .F(n1392_3),
    .I0(w_register_write),
    .I1(n1392_10),
    .I2(n1392_8) 
);
defparam n1392_s0.INIT=8'hF4;
  LUT3 n1410_s0 (
    .F(n1410_3),
    .I0(w_status_color[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n1410_s0.INIT=8'hCA;
  LUT3 n1411_s0 (
    .F(n1411_3),
    .I0(w_status_color[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n1411_s0.INIT=8'hCA;
  LUT3 n1412_s0 (
    .F(n1412_3),
    .I0(w_status_color[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n1412_s0.INIT=8'hCA;
  LUT3 n1413_s0 (
    .F(n1413_3),
    .I0(w_status_color[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n1413_s0.INIT=8'hCA;
  LUT3 n1414_s0 (
    .F(n1414_3),
    .I0(w_status_color[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1414_s0.INIT=8'hCA;
  LUT3 n1415_s0 (
    .F(n1415_3),
    .I0(w_status_color[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n1415_s0.INIT=8'hCA;
  LUT3 n1416_s0 (
    .F(n1416_3),
    .I0(w_status_color[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n1416_s0.INIT=8'hCA;
  LUT3 n1417_s0 (
    .F(n1417_3),
    .I0(w_status_color[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1417_s0.INIT=8'hCA;
  LUT3 n2070_s5 (
    .F(n2070_8),
    .I0(n2070_9),
    .I1(n2070_10),
    .I2(n2070_11) 
);
defparam n2070_s5.INIT=8'h4F;
  LUT4 n2071_s6 (
    .F(n2071_9),
    .I0(n2071_10),
    .I1(n2071_11),
    .I2(n2071_12),
    .I3(n2071_13) 
);
defparam n2071_s6.INIT=16'h8F00;
  LUT4 n2072_s5 (
    .F(n2072_8),
    .I0(n2072_9),
    .I1(n2072_10),
    .I2(ff_start),
    .I3(n2072_11) 
);
defparam n2072_s5.INIT=16'h0EFF;
  LUT3 n2073_s7 (
    .F(n2073_10),
    .I0(n2073_11),
    .I1(n2073_12),
    .I2(n2073_13) 
);
defparam n2073_s7.INIT=8'h0D;
  LUT4 n1970_s92 (
    .F(n1970_96),
    .I0(n1970_97),
    .I1(n1970_98),
    .I2(n1970_106),
    .I3(n566_31) 
);
defparam n1970_s92.INIT=16'hF011;
  LUT4 n1971_s92 (
    .F(n1971_96),
    .I0(n1969_102),
    .I1(n1971_97),
    .I2(n1970_97),
    .I3(n1971_98) 
);
defparam n1971_s92.INIT=16'h440F;
  LUT4 n1972_s92 (
    .F(n1972_96),
    .I0(n1969_102),
    .I1(n1971_97),
    .I2(n1972_97),
    .I3(n1972_98) 
);
defparam n1972_s92.INIT=16'hEEF0;
  LUT4 n1973_s92 (
    .F(n1973_96),
    .I0(n1969_102),
    .I1(n1973_97),
    .I2(n1972_97),
    .I3(n1973_98) 
);
defparam n1973_s92.INIT=16'hEEF0;
  LUT4 n1974_s92 (
    .F(n1974_96),
    .I0(n1973_97),
    .I1(n1974_97),
    .I2(n1969_102),
    .I3(n1974_98) 
);
defparam n1974_s92.INIT=16'h0AFC;
  LUT4 n1975_s92 (
    .F(n1975_96),
    .I0(n1974_97),
    .I1(n1975_97),
    .I2(n1969_102),
    .I3(n1975_98) 
);
defparam n1975_s92.INIT=16'h0AFC;
  LUT4 n1976_s92 (
    .F(n1976_96),
    .I0(n1975_97),
    .I1(n1976_97),
    .I2(n1969_102),
    .I3(n1976_98) 
);
defparam n1976_s92.INIT=16'h0AFC;
  LUT4 n1977_s92 (
    .F(n1977_96),
    .I0(n1976_97),
    .I1(n1977_97),
    .I2(n1969_102),
    .I3(n1977_98) 
);
defparam n1977_s92.INIT=16'h0AFC;
  LUT4 n1978_s92 (
    .F(n1978_96),
    .I0(n1977_97),
    .I1(n1969_102),
    .I2(n1978_97),
    .I3(n1978_98) 
);
defparam n1978_s92.INIT=16'h0F22;
  LUT4 n1979_s92 (
    .F(n1979_96),
    .I0(n1979_97),
    .I1(n1979_104),
    .I2(n1978_97),
    .I3(n1979_99) 
);
defparam n1979_s92.INIT=16'h8F88;
  LUT4 n1980_s92 (
    .F(n1980_96),
    .I0(n1980_105),
    .I1(n1980_98),
    .I2(n1979_104),
    .I3(n1980_99) 
);
defparam n1980_s92.INIT=16'hBB0B;
  LUT3 n1981_s92 (
    .F(n1981_96),
    .I0(n1981_97),
    .I1(n1981_98),
    .I2(n1981_104) 
);
defparam n1981_s92.INIT=8'hF1;
  LUT3 n1982_s92 (
    .F(n1982_96),
    .I0(n1982_97),
    .I1(n1981_98),
    .I2(n1982_98) 
);
defparam n1982_s92.INIT=8'hA3;
  LUT4 n1983_s92 (
    .F(n1983_96),
    .I0(n1982_97),
    .I1(n1983_97),
    .I2(n1983_98),
    .I3(n566_31) 
);
defparam n1983_s92.INIT=16'hEEF0;
  LUT3 n1984_s92 (
    .F(n1984_96),
    .I0(n1984_97),
    .I1(n1984_98),
    .I2(n1984_99) 
);
defparam n1984_s92.INIT=8'hA3;
  LUT3 n1985_s92 (
    .F(n1985_96),
    .I0(n1985_97),
    .I1(n1984_97),
    .I2(n1985_98) 
);
defparam n1985_s92.INIT=8'h5C;
  LUT4 n1986_s92 (
    .F(n1986_96),
    .I0(n1985_97),
    .I1(n1986_97),
    .I2(n1970_106),
    .I3(n566_31) 
);
defparam n1986_s92.INIT=16'h11F0;
  LUT3 n2001_s92 (
    .F(n2001_96),
    .I0(ff_dx[1]),
    .I1(w_status_border_position[1]),
    .I2(n2001_99) 
);
defparam n2001_s92.INIT=8'hCA;
  LUT3 n2002_s91 (
    .F(n2002_95),
    .I0(ff_dx[0]),
    .I1(w_status_border_position[0]),
    .I2(n2001_99) 
);
defparam n2002_s91.INIT=8'hCA;
  LUT4 w_address_s_pre_17_s2 (
    .F(w_address_s_pre_17_5),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam w_address_s_pre_17_s2.INIT=16'h1800;
  LUT4 ff_sx_9_s3 (
    .F(ff_sx_9_8),
    .I0(ff_cache_vram_valid),
    .I1(w_status_command_execute),
    .I2(ff_count_valid),
    .I3(ff_start) 
);
defparam ff_sx_9_s3.INIT=16'hFF40;
  LUT3 ff_read_color_s3 (
    .F(ff_read_color_8),
    .I0(ff_start),
    .I1(ff_read_color_9),
    .I2(ff_read_color_10) 
);
defparam ff_read_color_s3.INIT=8'hFE;
  LUT4 ff_transfer_ready_s3 (
    .F(ff_transfer_ready_6),
    .I0(n1392_8),
    .I1(ff_read_color_9),
    .I2(ff_transfer_ready_7),
    .I3(ff_transfer_ready_8) 
);
defparam ff_transfer_ready_s3.INIT=16'hFFFE;
  LUT2 ff_command_execute_s3 (
    .F(ff_command_execute_6),
    .I0(ff_start),
    .I1(w_cache_flush_end) 
);
defparam ff_command_execute_s3.INIT=4'hE;
  LUT4 n2065_s3 (
    .F(n2065_8),
    .I0(n2065_11),
    .I1(n2065_25),
    .I2(n2065_13),
    .I3(n2065_14) 
);
defparam n2065_s3.INIT=16'hE0FF;
  LUT3 ff_source_7_s2 (
    .F(ff_source_7_6),
    .I0(ff_source_7_10),
    .I1(ff_start),
    .I2(ff_reset_n2_1) 
);
defparam ff_source_7_s2.INIT=8'hE0;
  LUT4 ff_cache_vram_wdata_7_s6 (
    .F(ff_cache_vram_wdata_7_11),
    .I0(ff_cache_vram_wdata_7_12),
    .I1(ff_cache_vram_wdata_7_13),
    .I2(ff_cache_vram_wdata_7_14),
    .I3(ff_cache_vram_wdata_7_15) 
);
defparam ff_cache_vram_wdata_7_s6.INIT=16'h0B00;
  LUT2 ff_next_state_5_s7 (
    .F(ff_next_state_3_12),
    .I0(ff_next_state_5_16),
    .I1(ff_next_state_5_13) 
);
defparam ff_next_state_5_s7.INIT=4'h4;
  LUT4 ff_state_5_s6 (
    .F(ff_state_2_11),
    .I0(ff_state_5_20),
    .I1(ff_state_5_13),
    .I2(ff_state_5_14),
    .I3(ff_state_5_15) 
);
defparam ff_state_5_s6.INIT=16'h000D;
  LUT4 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_11),
    .I0(ff_cache_vram_valid),
    .I1(ff_cache_flush_start_12),
    .I2(ff_cache_flush_start_21),
    .I3(ff_start) 
);
defparam ff_cache_flush_start_s6.INIT=16'hFF04;
  LUT2 ff_next_state_0_s8 (
    .F(ff_next_state_1_12),
    .I0(ff_next_state_5_16),
    .I1(ff_next_state_0_15) 
);
defparam ff_next_state_0_s8.INIT=4'h4;
  LUT3 ff_cache_vram_valid_s8 (
    .F(ff_cache_vram_valid_13),
    .I0(ff_cache_vram_valid_14),
    .I1(ff_cache_vram_valid_20),
    .I2(ff_cache_vram_valid_16) 
);
defparam ff_cache_vram_valid_s8.INIT=8'h0B;
  LUT3 ff_cache_vram_write_s12 (
    .F(ff_cache_vram_write_16),
    .I0(ff_cache_vram_write_17),
    .I1(ff_cache_vram_valid_14),
    .I2(ff_cache_vram_wdata_7_15) 
);
defparam ff_cache_vram_write_s12.INIT=8'h40;
  LUT4 n2000_s97 (
    .F(n2000_113),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(ff_state[4]) 
);
defparam n2000_s97.INIT=16'h00F8;
  LUT4 n1997_s108 (
    .F(n1997_126),
    .I0(n1997_127),
    .I1(n1997_128),
    .I2(ff_state[4]),
    .I3(n1997_129) 
);
defparam n1997_s108.INIT=16'h0700;
  LUT4 n1995_s98 (
    .F(n1995_112),
    .I0(n1995_121),
    .I1(n1995_119),
    .I2(n1995_115),
    .I3(n1995_116) 
);
defparam n1995_s98.INIT=16'hFF10;
  LUT4 n1951_s132 (
    .F(n1951_160),
    .I0(ff_cache_vram_write),
    .I1(n1951_165),
    .I2(n1951_162),
    .I3(ff_state[5]) 
);
defparam n1951_s132.INIT=16'h008F;
  LUT4 n1576_s2 (
    .F(n1576_7),
    .I0(n1576_8),
    .I1(n1560_9),
    .I2(ff_start),
    .I3(n1576_9) 
);
defparam n1576_s2.INIT=16'h0C0A;
  LUT4 n1575_s2 (
    .F(n1575_7),
    .I0(n1575_8),
    .I1(n1559_9),
    .I2(ff_start),
    .I3(n1576_9) 
);
defparam n1575_s2.INIT=16'h0C0A;
  LUT3 n1480_s3 (
    .F(n1480_8),
    .I0(n1480_9),
    .I1(ff_transfer_ready_7),
    .I2(n1392_8) 
);
defparam n1480_s3.INIT=8'h0E;
  LUT3 n1433_s4 (
    .F(n1433_9),
    .I0(ff_start),
    .I1(n1131_37),
    .I2(n1232_20) 
);
defparam n1433_s4.INIT=8'h40;
  LUT4 n1302_s2 (
    .F(n1302_7),
    .I0(n1266_1),
    .I1(w_next_nyb[10]),
    .I2(ff_start),
    .I3(n1302_8) 
);
defparam n1302_s2.INIT=16'h0C0A;
  LUT4 n1301_s2 (
    .F(n1301_7),
    .I0(n1265_1),
    .I1(w_next_nyb[11]),
    .I2(ff_start),
    .I3(n1302_8) 
);
defparam n1301_s2.INIT=16'h0C0A;
  LUT4 n1958_s86 (
    .F(n1958_92),
    .I0(n1958_104),
    .I1(n1958_94),
    .I2(ff_cache_vram_wdata_7_13),
    .I3(n1958_95) 
);
defparam n1958_s86.INIT=16'hFFE0;
  LUT4 n1957_s84 (
    .F(n1957_90),
    .I0(n1957_91),
    .I1(n1957_92),
    .I2(ff_state[5]),
    .I3(n1957_93) 
);
defparam n1957_s84.INIT=16'h000D;
  LUT4 n1956_s84 (
    .F(n1956_90),
    .I0(n1956_91),
    .I1(n1956_106),
    .I2(n1956_93),
    .I3(n1956_94) 
);
defparam n1956_s84.INIT=16'h00F4;
  LUT4 n1955_s84 (
    .F(n1955_90),
    .I0(n1955_91),
    .I1(n1955_92),
    .I2(ff_state[5]),
    .I3(n1955_93) 
);
defparam n1955_s84.INIT=16'h0C0A;
  LUT4 n1954_s84 (
    .F(n1954_90),
    .I0(n1954_91),
    .I1(n1954_92),
    .I2(ff_state[5]),
    .I3(n1955_93) 
);
defparam n1954_s84.INIT=16'h0C0A;
  LUT4 n1953_s84 (
    .F(n1953_90),
    .I0(n1953_91),
    .I1(n1953_92),
    .I2(ff_state[5]),
    .I3(n1953_93) 
);
defparam n1953_s84.INIT=16'h0B00;
  LUT4 n1952_s86 (
    .F(n1952_92),
    .I0(n1952_93),
    .I1(n1952_94),
    .I2(ff_state[5]),
    .I3(n1952_95) 
);
defparam n1952_s86.INIT=16'h444F;
  LUT4 n2069_s7 (
    .F(n2069_12),
    .I0(n2069_13),
    .I1(n2069_14),
    .I2(n2069_15),
    .I3(n2069_23) 
);
defparam n2069_s7.INIT=16'h4F44;
  LUT4 n2068_s8 (
    .F(n2068_13),
    .I0(n2068_14),
    .I1(n2068_15),
    .I2(n2068_27),
    .I3(n2068_17) 
);
defparam n2068_s8.INIT=16'hFFE0;
  LUT4 n2066_s7 (
    .F(n2066_12),
    .I0(n2066_13),
    .I1(n2066_14),
    .I2(ff_state[5]),
    .I3(ff_start) 
);
defparam n2066_s7.INIT=16'h00EF;
  LUT4 n2065_s4 (
    .F(n2065_10),
    .I0(ff_eq),
    .I1(n2065_15),
    .I2(ff_state[4]),
    .I3(n2065_16) 
);
defparam n2065_s4.INIT=16'hF800;
  LUT4 n2064_s8 (
    .F(n2064_13),
    .I0(n2064_14),
    .I1(ff_cache_vram_wdata_7_13),
    .I2(ff_start),
    .I3(n2064_15) 
);
defparam n2064_s8.INIT=16'h0007;
  LUT4 n1998_s98 (
    .F(n1998_114),
    .I0(n1998_115),
    .I1(n1998_116),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1998_s98.INIT=16'hFCFA;
  LUT4 n1996_s93 (
    .F(n1996_107),
    .I0(n1997_128),
    .I1(ff_next_state[4]),
    .I2(n1996_110),
    .I3(n1995_116) 
);
defparam n1996_s93.INIT=16'h008F;
  LUT4 ff_cache_vram_address_17_s8 (
    .F(ff_cache_vram_address_17_12),
    .I0(ff_cache_vram_address_17_13),
    .I1(ff_cache_vram_address_17_18),
    .I2(ff_cache_vram_address_17_15),
    .I3(n2067_16) 
);
defparam ff_cache_vram_address_17_s8.INIT=16'h1000;
  LUT4 ff_xsel_1_s8 (
    .F(ff_xsel_1_12),
    .I0(ff_xsel_1_13),
    .I1(ff_cache_vram_address_17_15),
    .I2(ff_state[3]),
    .I3(ff_next_state_0_15) 
);
defparam ff_xsel_1_s8.INIT=16'h8F00;
  LUT4 ff_state_0_s8 (
    .F(ff_state_0_13),
    .I0(ff_state_0_14),
    .I1(n2065_16),
    .I2(ff_state_0_15),
    .I3(ff_state_2_11) 
);
defparam ff_state_0_s8.INIT=16'h7F00;
  LUT4 ff_border_detect_s3 (
    .F(ff_border_detect_6),
    .I0(ff_border_detect_9),
    .I1(n1232_20),
    .I2(ff_border_detect_request),
    .I3(w_cache_flush_end) 
);
defparam ff_border_detect_s3.INIT=16'hF088;
  LUT4 n1999_s107 (
    .F(n1999_127),
    .I0(n1999_128),
    .I1(ff_state[0]),
    .I2(ff_state[4]),
    .I3(n1999_131) 
);
defparam n1999_s107.INIT=16'h000D;
  LUT2 n1969_s97 (
    .F(n1969_102),
    .I0(ff_state[4]),
    .I1(n1969_103) 
);
defparam n1969_s97.INIT=4'hE;
  LUT2 w_next_0_s1 (
    .F(w_next_0_4),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]) 
);
defparam w_next_0_s1.INIT=4'h8;
  LUT3 w_next_0_s2 (
    .F(w_next_0_5),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]) 
);
defparam w_next_0_s2.INIT=8'h10;
  LUT4 n2638_s1 (
    .F(n2638_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2638_s1.INIT=16'h1000;
  LUT4 n323_s1 (
    .F(n323_4),
    .I0(reg_dx[8]),
    .I1(reg_sx[8]),
    .I2(n323_6),
    .I3(n323_7) 
);
defparam n323_s1.INIT=16'h0A0C;
  LUT3 n323_s2 (
    .F(n323_5),
    .I0(n323_8),
    .I1(n368_4),
    .I2(ff_start) 
);
defparam n323_s2.INIT=8'h0E;
  LUT4 n324_s1 (
    .F(n324_4),
    .I0(reg_dx[7]),
    .I1(reg_sx[7]),
    .I2(n323_6),
    .I3(n323_7) 
);
defparam n324_s1.INIT=16'h0503;
  LUT4 n325_s1 (
    .F(n325_4),
    .I0(reg_dx[6]),
    .I1(reg_sx[6]),
    .I2(n323_6),
    .I3(n323_7) 
);
defparam n325_s1.INIT=16'h0A0C;
  LUT4 n326_s1 (
    .F(n326_4),
    .I0(reg_dx[5]),
    .I1(reg_sx[5]),
    .I2(n323_6),
    .I3(n323_7) 
);
defparam n326_s1.INIT=16'h0A0C;
  LUT4 n327_s1 (
    .F(n327_4),
    .I0(reg_dx[4]),
    .I1(reg_sx[4]),
    .I2(n323_6),
    .I3(n323_7) 
);
defparam n327_s1.INIT=16'h0A0C;
  LUT4 n328_s1 (
    .F(n328_4),
    .I0(reg_dx[3]),
    .I1(reg_sx[3]),
    .I2(n323_6),
    .I3(n323_7) 
);
defparam n328_s1.INIT=16'h0A0C;
  LUT4 n329_s1 (
    .F(n329_4),
    .I0(reg_dx[2]),
    .I1(reg_sx[2]),
    .I2(n323_6),
    .I3(n323_7) 
);
defparam n329_s1.INIT=16'h0A0C;
  LUT4 n330_s1 (
    .F(n330_4),
    .I0(reg_dx[1]),
    .I1(reg_sx[1]),
    .I2(n323_6),
    .I3(n323_7) 
);
defparam n330_s1.INIT=16'h0A0C;
  LUT4 n331_s1 (
    .F(n331_4),
    .I0(reg_dx[0]),
    .I1(reg_sx[0]),
    .I2(n323_6),
    .I3(n323_7) 
);
defparam n331_s1.INIT=16'h0A0C;
  LUT3 n368_s1 (
    .F(n368_4),
    .I0(n368_6),
    .I1(n368_7),
    .I2(n368_8) 
);
defparam n368_s1.INIT=8'h01;
  LUT4 n368_s2 (
    .F(n368_5),
    .I0(w_register_write),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_execute),
    .I3(ff_count_valid) 
);
defparam n368_s2.INIT=16'h1000;
  LUT4 n622_s4 (
    .F(n622_7),
    .I0(ff_dx_8_9),
    .I1(n368_4),
    .I2(ff_start),
    .I3(n622_8) 
);
defparam n622_s4.INIT=16'h050C;
  LUT4 n658_s1 (
    .F(n658_4),
    .I0(n658_5),
    .I1(n368_4),
    .I2(n622_8),
    .I3(n368_5) 
);
defparam n658_s1.INIT=16'h5300;
  LUT4 n2868_s1 (
    .F(n2868_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[3]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2868_s1.INIT=16'h4000;
  LUT2 n1096_s2 (
    .F(n1096_5),
    .I0(ff_start),
    .I1(n622_8) 
);
defparam n1096_s2.INIT=4'h4;
  LUT4 n1096_s3 (
    .F(n1096_6),
    .I0(n1096_9),
    .I1(n323_7),
    .I2(n1096_16),
    .I3(n1101_10) 
);
defparam n1096_s3.INIT=16'h0FDD;
  LUT3 n1097_s1 (
    .F(n1097_4),
    .I0(n1097_6),
    .I1(n1053_2),
    .I2(n1101_10) 
);
defparam n1097_s1.INIT=8'h35;
  LUT4 n1098_s1 (
    .F(n1098_4),
    .I0(n1098_6),
    .I1(n1096_8),
    .I2(ff_nx[8]),
    .I3(n622_8) 
);
defparam n1098_s1.INIT=16'h3CAA;
  LUT4 n1098_s2 (
    .F(n1098_5),
    .I0(n590_7),
    .I1(reg_nx[8]),
    .I2(n1098_11),
    .I3(n323_7) 
);
defparam n1098_s2.INIT=16'h553C;
  LUT4 n1099_s1 (
    .F(n1099_4),
    .I0(n323_7),
    .I1(n1099_6),
    .I2(n1055_2),
    .I3(n1101_10) 
);
defparam n1099_s1.INIT=16'hF0EE;
  LUT4 n1099_s2 (
    .F(n1099_5),
    .I0(ff_nx[5]),
    .I1(ff_nx[6]),
    .I2(n1099_7),
    .I3(ff_nx[7]) 
);
defparam n1099_s2.INIT=16'hEF10;
  LUT3 n1100_s1 (
    .F(n1100_4),
    .I0(n1100_6),
    .I1(n1056_2),
    .I2(n1101_10) 
);
defparam n1100_s1.INIT=8'h3A;
  LUT3 n1101_s1 (
    .F(n1101_4),
    .I0(n323_7),
    .I1(reg_nx[5]),
    .I2(n1101_7) 
);
defparam n1101_s1.INIT=8'h41;
  LUT4 n1101_s2 (
    .F(n1101_5),
    .I0(n1057_2),
    .I1(ff_nx[5]),
    .I2(n1099_7),
    .I3(n622_8) 
);
defparam n1101_s2.INIT=16'h3CAA;
  LUT3 n1102_s1 (
    .F(n1102_4),
    .I0(n1102_6),
    .I1(n1058_2),
    .I2(n1101_10) 
);
defparam n1102_s1.INIT=8'h3A;
  LUT4 n1102_s2 (
    .F(n1102_5),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n1102_s2.INIT=16'h0001;
  LUT4 n1103_s1 (
    .F(n1103_4),
    .I0(n323_7),
    .I1(n1103_6),
    .I2(n1059_2),
    .I3(n1101_10) 
);
defparam n1103_s1.INIT=16'hF0EE;
  LUT4 n1103_s2 (
    .F(n1103_5),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n1103_s2.INIT=16'hFE01;
  LUT2 n1104_s1 (
    .F(n1104_4),
    .I0(ff_start),
    .I1(n622_8) 
);
defparam n1104_s1.INIT=4'h1;
  LUT4 n1104_s2 (
    .F(n1104_5),
    .I0(n1101_10),
    .I1(n1104_6),
    .I2(n1104_7),
    .I3(n1096_5) 
);
defparam n1104_s2.INIT=16'h0FBB;
  LUT4 n1105_s1 (
    .F(n1105_4),
    .I0(n1105_6),
    .I1(ff_nx[0]),
    .I2(ff_nx[1]),
    .I3(n622_8) 
);
defparam n1105_s1.INIT=16'hC3AA;
  LUT4 n1106_s1 (
    .F(n1106_4),
    .I0(n1106_6),
    .I1(n1062_2),
    .I2(n368_4),
    .I3(n1104_4) 
);
defparam n1106_s1.INIT=16'h3500;
  LUT4 n1106_s2 (
    .F(n1106_5),
    .I0(n1106_7),
    .I1(n590_7),
    .I2(n323_7),
    .I3(ff_start) 
);
defparam n1106_s2.INIT=16'h3A00;
  LUT4 n1145_s2 (
    .F(n1145_5),
    .I0(n368_4),
    .I1(n1145_6),
    .I2(ff_start),
    .I3(n1145_7) 
);
defparam n1145_s2.INIT=16'hF100;
  LUT3 n1237_s1 (
    .F(n1237_4),
    .I0(n1237_5),
    .I1(n1240_4),
    .I2(ff_ny[10]) 
);
defparam n1237_s1.INIT=8'h78;
  LUT4 n1238_s1 (
    .F(n1238_4),
    .I0(ff_ny[7]),
    .I1(ff_ny[8]),
    .I2(n1240_4),
    .I3(ff_ny[9]) 
);
defparam n1238_s1.INIT=16'h10EF;
  LUT3 n1239_s1 (
    .F(n1239_4),
    .I0(ff_ny[7]),
    .I1(n1240_4),
    .I2(ff_ny[8]) 
);
defparam n1239_s1.INIT=8'h4B;
  LUT4 n1240_s1 (
    .F(n1240_4),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(ff_ny[6]),
    .I3(n1243_4) 
);
defparam n1240_s1.INIT=16'h0100;
  LUT4 n1241_s1 (
    .F(n1241_4),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(n1243_4),
    .I3(ff_ny[6]) 
);
defparam n1241_s1.INIT=16'h10EF;
  LUT3 n1242_s1 (
    .F(n1242_4),
    .I0(ff_ny[4]),
    .I1(n1243_4),
    .I2(ff_ny[5]) 
);
defparam n1242_s1.INIT=8'h4B;
  LUT4 n1243_s1 (
    .F(n1243_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]),
    .I3(ff_ny[3]) 
);
defparam n1243_s1.INIT=16'h0001;
  LUT2 n1245_s1 (
    .F(n1245_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]) 
);
defparam n1245_s1.INIT=4'h1;
  LUT3 n1303_s1 (
    .F(n1303_4),
    .I0(n1267_1),
    .I1(w_next_nyb[9]),
    .I2(n1302_8) 
);
defparam n1303_s1.INIT=8'hCA;
  LUT3 n1304_s1 (
    .F(n1304_4),
    .I0(n1268_1),
    .I1(w_next_nyb[8]),
    .I2(n1302_8) 
);
defparam n1304_s1.INIT=8'hCA;
  LUT3 n1305_s1 (
    .F(n1305_4),
    .I0(n1269_1),
    .I1(w_next_nyb[7]),
    .I2(n1302_8) 
);
defparam n1305_s1.INIT=8'hCA;
  LUT3 n1306_s1 (
    .F(n1306_4),
    .I0(n1270_1),
    .I1(w_next_nyb[6]),
    .I2(n1302_8) 
);
defparam n1306_s1.INIT=8'hCA;
  LUT3 n1307_s1 (
    .F(n1307_4),
    .I0(n1271_1),
    .I1(w_next_nyb[5]),
    .I2(n1302_8) 
);
defparam n1307_s1.INIT=8'hCA;
  LUT3 n1308_s1 (
    .F(n1308_4),
    .I0(n1272_1),
    .I1(w_next_nyb[4]),
    .I2(n1302_8) 
);
defparam n1308_s1.INIT=8'hCA;
  LUT3 n1309_s1 (
    .F(n1309_4),
    .I0(n1273_1),
    .I1(w_next_nyb[3]),
    .I2(n1302_8) 
);
defparam n1309_s1.INIT=8'hCA;
  LUT3 n1310_s1 (
    .F(n1310_4),
    .I0(n1274_1),
    .I1(w_next_nyb[2]),
    .I2(n1302_8) 
);
defparam n1310_s1.INIT=8'hCA;
  LUT3 n1311_s1 (
    .F(n1311_4),
    .I0(n1275_1),
    .I1(w_next_nyb[1]),
    .I2(n1302_8) 
);
defparam n1311_s1.INIT=8'hCA;
  LUT3 n1312_s1 (
    .F(n1312_4),
    .I0(n1276_1),
    .I1(w_next_nyb[0]),
    .I2(n1302_8) 
);
defparam n1312_s1.INIT=8'hCA;
  LUT4 n2070_s6 (
    .F(n2070_9),
    .I0(n2070_12),
    .I1(n2070_13),
    .I2(n2070_14),
    .I3(ff_state[1]) 
);
defparam n2070_s6.INIT=16'h000D;
  LUT4 n2070_s7 (
    .F(n2070_10),
    .I0(ff_state_5_13),
    .I1(ff_state[0]),
    .I2(ff_state_0_15),
    .I3(n2070_26) 
);
defparam n2070_s7.INIT=16'hEF00;
  LUT4 n2070_s8 (
    .F(n2070_11),
    .I0(n2065_16),
    .I1(n2070_16),
    .I2(n2070_17),
    .I3(n2070_18) 
);
defparam n2070_s8.INIT=16'h0007;
  LUT2 n2071_s7 (
    .F(n2071_10),
    .I0(ff_state[1]),
    .I1(ff_state[3]) 
);
defparam n2071_s7.INIT=4'h1;
  LUT4 n2071_s8 (
    .F(n2071_11),
    .I0(ff_state[4]),
    .I1(n368_4),
    .I2(n1145_6),
    .I3(n1998_116) 
);
defparam n2071_s8.INIT=16'h1000;
  LUT4 n2071_s9 (
    .F(n2071_12),
    .I0(n2071_14),
    .I1(n2071_23),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n2071_s9.INIT=16'h0B00;
  LUT3 n2071_s10 (
    .F(n2071_13),
    .I0(n2071_16),
    .I1(n2071_17),
    .I2(ff_start) 
);
defparam n2071_s10.INIT=8'h3A;
  LUT4 n2072_s6 (
    .F(n2072_9),
    .I0(n2072_30),
    .I1(n2072_13),
    .I2(ff_cache_vram_wdata_7_13),
    .I3(ff_cache_vram_address_17_15) 
);
defparam n2072_s6.INIT=16'h10B0;
  LUT4 n2072_s7 (
    .F(n2072_10),
    .I0(n2071_11),
    .I1(n2072_14),
    .I2(n2072_15),
    .I3(n2072_24) 
);
defparam n2072_s7.INIT=16'h0E00;
  LUT4 n2072_s8 (
    .F(n2072_11),
    .I0(n2072_17),
    .I1(n2072_18),
    .I2(n2072_19),
    .I3(n2072_20) 
);
defparam n2072_s8.INIT=16'h00EF;
  LUT4 n2073_s8 (
    .F(n2073_11),
    .I0(n2073_14),
    .I1(n2070_14),
    .I2(n2073_15),
    .I3(n2073_16) 
);
defparam n2073_s8.INIT=16'h0D00;
  LUT4 n2073_s9 (
    .F(n2073_12),
    .I0(ff_state[2]),
    .I1(n2073_17),
    .I2(n1959_95),
    .I3(ff_state[3]) 
);
defparam n2073_s9.INIT=16'h1000;
  LUT4 n2073_s10 (
    .F(n2073_13),
    .I0(ff_command[3]),
    .I1(ff_command[2]),
    .I2(ff_command[0]),
    .I3(ff_start) 
);
defparam n2073_s10.INIT=16'h0E00;
  LUT4 n1970_s93 (
    .F(n1970_97),
    .I0(ff_sy[9]),
    .I1(ff_sy[8]),
    .I2(n1969_102),
    .I3(w_address_s_pre_17_5) 
);
defparam n1970_s93.INIT=16'h0503;
  LUT4 n1970_s94 (
    .F(n1970_98),
    .I0(ff_dy[9]),
    .I1(ff_dy[8]),
    .I2(w_address_s_pre_17_5),
    .I3(n1969_102) 
);
defparam n1970_s94.INIT=16'h5300;
  LUT3 n1971_s93 (
    .F(n1971_97),
    .I0(ff_sy[7]),
    .I1(ff_sy[8]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1971_s93.INIT=8'hCA;
  LUT4 n1971_s94 (
    .F(n1971_98),
    .I0(n1971_99),
    .I1(n1969_102),
    .I2(n1970_98),
    .I3(n566_31) 
);
defparam n1971_s94.INIT=16'hF077;
  LUT4 n1972_s93 (
    .F(n1972_97),
    .I0(ff_sy[6]),
    .I1(ff_sy[7]),
    .I2(n1969_102),
    .I3(w_address_s_pre_17_5) 
);
defparam n1972_s93.INIT=16'h0C0A;
  LUT4 n1972_s94 (
    .F(n1972_98),
    .I0(n1969_102),
    .I1(n1971_99),
    .I2(n1972_99),
    .I3(n566_31) 
);
defparam n1972_s94.INIT=16'hDDF0;
  LUT3 n1973_s93 (
    .F(n1973_97),
    .I0(ff_sy[5]),
    .I1(ff_sy[6]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1973_s93.INIT=8'hCA;
  LUT4 n1973_s94 (
    .F(n1973_98),
    .I0(n1969_102),
    .I1(n1973_99),
    .I2(n1972_99),
    .I3(n566_31) 
);
defparam n1973_s94.INIT=16'hF0DD;
  LUT3 n1974_s93 (
    .F(n1974_97),
    .I0(ff_sy[4]),
    .I1(ff_sy[5]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1974_s93.INIT=8'hCA;
  LUT4 n1974_s94 (
    .F(n1974_98),
    .I0(n1973_99),
    .I1(n1974_99),
    .I2(n1969_102),
    .I3(n566_31) 
);
defparam n1974_s94.INIT=16'h5F30;
  LUT3 n1975_s93 (
    .F(n1975_97),
    .I0(ff_sy[3]),
    .I1(ff_sy[4]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1975_s93.INIT=8'hCA;
  LUT4 n1975_s94 (
    .F(n1975_98),
    .I0(n1974_99),
    .I1(n1975_99),
    .I2(n1969_102),
    .I3(n566_31) 
);
defparam n1975_s94.INIT=16'h5F30;
  LUT3 n1976_s93 (
    .F(n1976_97),
    .I0(ff_sy[2]),
    .I1(ff_sy[3]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1976_s93.INIT=8'hCA;
  LUT4 n1976_s94 (
    .F(n1976_98),
    .I0(n1975_99),
    .I1(n1976_99),
    .I2(n1969_102),
    .I3(n566_31) 
);
defparam n1976_s94.INIT=16'h5F30;
  LUT3 n1977_s93 (
    .F(n1977_97),
    .I0(ff_sy[1]),
    .I1(ff_sy[2]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1977_s93.INIT=8'hCA;
  LUT4 n1977_s94 (
    .F(n1977_98),
    .I0(n1976_99),
    .I1(n1977_99),
    .I2(n1969_102),
    .I3(n566_31) 
);
defparam n1977_s94.INIT=16'h5F30;
  LUT4 n1978_s93 (
    .F(n1978_97),
    .I0(ff_sy[0]),
    .I1(ff_sy[1]),
    .I2(n1969_102),
    .I3(w_address_s_pre_17_5) 
);
defparam n1978_s93.INIT=16'h0305;
  LUT4 n1978_s94 (
    .F(n1978_98),
    .I0(n1978_99),
    .I1(n1977_99),
    .I2(n1969_102),
    .I3(n566_31) 
);
defparam n1978_s94.INIT=16'hC0AF;
  LUT3 n1979_s93 (
    .F(n1979_97),
    .I0(n1979_100),
    .I1(ff_sy[0]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1979_s93.INIT=8'hCA;
  LUT4 n1979_s95 (
    .F(n1979_99),
    .I0(n1969_102),
    .I1(n1978_99),
    .I2(n1979_101),
    .I3(n566_31) 
);
defparam n1979_s95.INIT=16'hDDF0;
  LUT3 n1980_s94 (
    .F(n1980_98),
    .I0(n1980_100),
    .I1(n1979_101),
    .I2(n566_31) 
);
defparam n1980_s94.INIT=8'h35;
  LUT3 n1980_s95 (
    .F(n1980_99),
    .I0(n1980_101),
    .I1(w_status_border_position[6]),
    .I2(n1980_102) 
);
defparam n1980_s95.INIT=8'hAC;
  LUT4 n1981_s93 (
    .F(n1981_97),
    .I0(n1980_100),
    .I1(n1969_102),
    .I2(n1981_100),
    .I3(n566_31) 
);
defparam n1981_s93.INIT=16'h77F0;
  LUT4 n1981_s94 (
    .F(n1981_98),
    .I0(n1981_101),
    .I1(w_status_border_position[5]),
    .I2(n1969_102),
    .I3(n1980_102) 
);
defparam n1981_s94.INIT=16'h0A03;
  LUT4 n1982_s93 (
    .F(n1982_97),
    .I0(n1982_99),
    .I1(w_status_border_position[4]),
    .I2(n1969_102),
    .I3(n1980_102) 
);
defparam n1982_s93.INIT=16'h0A0C;
  LUT3 n1982_s94 (
    .F(n1982_98),
    .I0(n1983_97),
    .I1(n1981_100),
    .I2(n566_31) 
);
defparam n1982_s94.INIT=8'hC5;
  LUT4 n1983_s93 (
    .F(n1983_97),
    .I0(n1983_99),
    .I1(ff_dx[4]),
    .I2(n1980_102),
    .I3(n1969_102) 
);
defparam n1983_s93.INIT=16'hAC00;
  LUT2 n1983_s94 (
    .F(n1983_98),
    .I0(n1984_98),
    .I1(n1983_100) 
);
defparam n1983_s94.INIT=4'h1;
  LUT4 n1984_s93 (
    .F(n1984_97),
    .I0(n1984_100),
    .I1(w_status_border_position[2]),
    .I2(n1969_102),
    .I3(n1980_102) 
);
defparam n1984_s93.INIT=16'h0A0C;
  LUT4 n1984_s94 (
    .F(n1984_98),
    .I0(n1984_101),
    .I1(w_status_border_position[3]),
    .I2(n1969_102),
    .I3(n1980_102) 
);
defparam n1984_s94.INIT=16'h0A03;
  LUT3 n1984_s95 (
    .F(n1984_99),
    .I0(n1984_102),
    .I1(n1983_100),
    .I2(n566_31) 
);
defparam n1984_s95.INIT=8'hC5;
  LUT4 n1985_s93 (
    .F(n1985_97),
    .I0(n1985_99),
    .I1(w_status_border_position[1]),
    .I2(n1969_102),
    .I3(n1980_102) 
);
defparam n1985_s93.INIT=16'h0A03;
  LUT3 n1985_s94 (
    .F(n1985_98),
    .I0(n1986_97),
    .I1(n1984_102),
    .I2(n566_31) 
);
defparam n1985_s94.INIT=8'hC5;
  LUT4 n1986_s93 (
    .F(n1986_97),
    .I0(n1986_98),
    .I1(ff_dx[1]),
    .I2(n1980_102),
    .I3(n1969_102) 
);
defparam n1986_s93.INIT=16'hA300;
  LUT2 ff_read_color_s4 (
    .F(ff_read_color_9),
    .I0(n1131_37),
    .I1(n1232_20) 
);
defparam ff_read_color_s4.INIT=4'h8;
  LUT4 ff_read_color_s5 (
    .F(ff_read_color_10),
    .I0(ff_state[2]),
    .I1(ff_state[5]),
    .I2(n1995_115),
    .I3(ff_read_color_11) 
);
defparam ff_read_color_s5.INIT=16'h4000;
  LUT4 ff_transfer_ready_s4 (
    .F(ff_transfer_ready_7),
    .I0(ff_transfer_ready_9),
    .I1(ff_transfer_ready_14),
    .I2(ff_command[2]),
    .I3(ff_transfer_ready_11) 
);
defparam ff_transfer_ready_s4.INIT=16'hCA00;
  LUT3 ff_transfer_ready_s5 (
    .F(ff_transfer_ready_8),
    .I0(n1392_10),
    .I1(ff_start),
    .I2(ff_transfer_ready_12) 
);
defparam ff_transfer_ready_s5.INIT=8'hE0;
  LUT4 n2065_s5 (
    .F(n2065_11),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_state_0_15),
    .I3(n2065_17) 
);
defparam n2065_s5.INIT=16'h8000;
  LUT2 n2065_s7 (
    .F(n2065_13),
    .I0(ff_cache_vram_valid),
    .I1(ff_state[5]) 
);
defparam n2065_s7.INIT=4'h1;
  LUT4 n2065_s8 (
    .F(n2065_14),
    .I0(ff_transfer_ready_9),
    .I1(w_cache_flush_end),
    .I2(ff_count_valid_14),
    .I3(ff_start) 
);
defparam n2065_s8.INIT=16'h007F;
  LUT2 ff_dx_8_s4 (
    .F(ff_dx_8_9),
    .I0(ff_maj),
    .I1(n1302_8) 
);
defparam ff_dx_8_s4.INIT=4'h8;
  LUT3 ff_cache_vram_wdata_7_s7 (
    .F(ff_cache_vram_wdata_7_12),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(n1999_131) 
);
defparam ff_cache_vram_wdata_7_s7.INIT=8'hE0;
  LUT2 ff_cache_vram_wdata_7_s8 (
    .F(ff_cache_vram_wdata_7_13),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam ff_cache_vram_wdata_7_s8.INIT=4'h1;
  LUT4 ff_cache_vram_wdata_7_s9 (
    .F(ff_cache_vram_wdata_7_14),
    .I0(ff_cache_vram_wdata_7_16),
    .I1(ff_state[2]),
    .I2(ff_state[5]),
    .I3(ff_cache_vram_wdata_7_17) 
);
defparam ff_cache_vram_wdata_7_s9.INIT=16'h0700;
  LUT4 ff_cache_vram_wdata_7_s10 (
    .F(ff_cache_vram_wdata_7_15),
    .I0(ff_transfer_ready_9),
    .I1(ff_state[5]),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_vram_wdata_7_s10.INIT=16'h000B;
  LUT4 ff_next_state_5_s9 (
    .F(ff_next_state_5_13),
    .I0(n2065_25),
    .I1(ff_reset_n2_1),
    .I2(ff_cache_vram_valid_20),
    .I3(ff_next_state_5_14) 
);
defparam ff_next_state_5_s9.INIT=16'h4000;
  LUT4 ff_state_5_s8 (
    .F(ff_state_5_13),
    .I0(n368_7),
    .I1(n368_8),
    .I2(n368_6),
    .I3(n1145_6) 
);
defparam ff_state_5_s8.INIT=16'hFE00;
  LUT4 ff_state_5_s9 (
    .F(ff_state_5_14),
    .I0(ff_state_5_13),
    .I1(ff_state_5_16),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_state_5_s9.INIT=16'h00F4;
  LUT4 ff_state_5_s10 (
    .F(ff_state_5_15),
    .I0(ff_state_5_17),
    .I1(ff_state_5_18),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam ff_state_5_s10.INIT=16'h0D00;
  LUT4 ff_cache_flush_start_s7 (
    .F(ff_cache_flush_start_12),
    .I0(n1995_115),
    .I1(n2065_11),
    .I2(ff_cache_flush_start_14),
    .I3(ff_state[5]) 
);
defparam ff_cache_flush_start_s7.INIT=16'hF0EE;
  LUT4 ff_count_valid_s8 (
    .F(ff_count_valid_13),
    .I0(n2071_23),
    .I1(n2066_13),
    .I2(ff_state_5_13),
    .I3(ff_count_valid_16) 
);
defparam ff_count_valid_s8.INIT=16'h7077;
  LUT2 ff_count_valid_s9 (
    .F(ff_count_valid_14),
    .I0(ff_cache_vram_valid),
    .I1(ff_state[5]) 
);
defparam ff_count_valid_s9.INIT=4'h4;
  LUT4 ff_count_valid_s10 (
    .F(ff_count_valid_15),
    .I0(n2065_11),
    .I1(ff_count_valid_17),
    .I2(n2065_13),
    .I3(ff_start) 
);
defparam ff_count_valid_s10.INIT=16'h00EF;
  LUT4 ff_cache_vram_valid_s9 (
    .F(ff_cache_vram_valid_14),
    .I0(n2043_6),
    .I1(n1995_115),
    .I2(ff_cache_vram_valid_17),
    .I3(ff_cache_vram_address_17_15) 
);
defparam ff_cache_vram_valid_s9.INIT=16'hBF00;
  LUT4 ff_cache_vram_valid_s11 (
    .F(ff_cache_vram_valid_16),
    .I0(ff_cache_vram_valid_18),
    .I1(ff_cache_vram_write_17),
    .I2(ff_start),
    .I3(n5388_7) 
);
defparam ff_cache_vram_valid_s11.INIT=16'h0D00;
  LUT4 ff_cache_vram_write_s13 (
    .F(ff_cache_vram_write_17),
    .I0(n1995_115),
    .I1(ff_xsel_1_13),
    .I2(ff_cache_vram_address_17_18),
    .I3(ff_state[5]) 
);
defparam ff_cache_vram_write_s13.INIT=16'h00F8;
  LUT3 n1997_s109 (
    .F(n1997_127),
    .I0(ff_state[3]),
    .I1(ff_next_state[3]),
    .I2(ff_state[0]) 
);
defparam n1997_s109.INIT=8'h10;
  LUT2 n1997_s110 (
    .F(n1997_128),
    .I0(n2043_6),
    .I1(ff_dx[8]) 
);
defparam n1997_s110.INIT=4'h4;
  LUT4 n1997_s111 (
    .F(n1997_129),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1997_s111.INIT=16'hF23F;
  LUT2 n1995_s101 (
    .F(n1995_115),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1995_s101.INIT=4'h1;
  LUT3 n1995_s102 (
    .F(n1995_116),
    .I0(ff_state[4]),
    .I1(n1995_117),
    .I2(n1999_131) 
);
defparam n1995_s102.INIT=8'h10;
  LUT4 n1951_s134 (
    .F(n1951_162),
    .I0(ff_state[2]),
    .I1(n1951_163),
    .I2(ff_state[4]),
    .I3(ff_cache_vram_wdata_7_12) 
);
defparam n1951_s134.INIT=16'h004F;
  LUT4 n1576_s3 (
    .F(n1576_8),
    .I0(w_cache_vram_rdata[4]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]),
    .I3(n590_7) 
);
defparam n1576_s3.INIT=16'hCCCA;
  LUT2 n1576_s4 (
    .F(n1576_9),
    .I0(reg_screen_mode[3]),
    .I1(n566_31) 
);
defparam n1576_s4.INIT=4'h4;
  LUT4 n1575_s3 (
    .F(n1575_8),
    .I0(w_cache_vram_rdata[5]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]),
    .I3(n590_7) 
);
defparam n1575_s3.INIT=16'hCCCA;
  LUT3 n1574_s3 (
    .F(n1574_8),
    .I0(n566_31),
    .I1(ff_xsel[0]),
    .I2(n590_7) 
);
defparam n1574_s3.INIT=8'h0B;
  LUT3 n1480_s4 (
    .F(n1480_9),
    .I0(ff_start),
    .I1(n1392_10),
    .I2(ff_transfer_ready_12) 
);
defparam n1480_s4.INIT=8'h40;
  LUT4 n1302_s3 (
    .F(n1302_8),
    .I0(n1302_9),
    .I1(n1302_10),
    .I2(n1302_11),
    .I3(n1371_9) 
);
defparam n1302_s3.INIT=16'h7F00;
  LUT3 n1959_s88 (
    .F(n1959_94),
    .I0(n1959_97),
    .I1(ff_read_byte[0]),
    .I2(n1959_98) 
);
defparam n1959_s88.INIT=8'hAC;
  LUT2 n1959_s89 (
    .F(n1959_95),
    .I0(ff_state[5]),
    .I1(ff_state[4]) 
);
defparam n1959_s89.INIT=4'h4;
  LUT4 n1959_s90 (
    .F(n1959_96),
    .I0(n1959_99),
    .I1(ff_color[0]),
    .I2(n1999_128),
    .I3(ff_cache_vram_wdata_7_13) 
);
defparam n1959_s90.INIT=16'hAC00;
  LUT4 n1958_s88 (
    .F(n1958_94),
    .I0(n1958_96),
    .I1(ff_read_byte[1]),
    .I2(n1958_97),
    .I3(n1999_128) 
);
defparam n1958_s88.INIT=16'hCA00;
  LUT4 n1958_s89 (
    .F(n1958_95),
    .I0(n1958_96),
    .I1(ff_read_byte[1]),
    .I2(n1959_98),
    .I3(n1959_95) 
);
defparam n1958_s89.INIT=16'hAC00;
  LUT4 n1957_s85 (
    .F(n1957_91),
    .I0(n1957_104),
    .I1(n1957_95),
    .I2(n590_7),
    .I3(n1955_93) 
);
defparam n1957_s85.INIT=16'hC500;
  LUT4 n1957_s86 (
    .F(n1957_92),
    .I0(n1957_95),
    .I1(n1959_97),
    .I2(n566_31),
    .I3(n1957_102) 
);
defparam n1957_s86.INIT=16'hC500;
  LUT4 n1957_s87 (
    .F(n1957_93),
    .I0(ff_color[2]),
    .I1(ff_read_byte[2]),
    .I2(n1955_93),
    .I3(ff_state[4]) 
);
defparam n1957_s87.INIT=16'h0305;
  LUT4 n1956_s85 (
    .F(n1956_91),
    .I0(n1958_96),
    .I1(n566_31),
    .I2(n1956_95),
    .I3(n1956_96) 
);
defparam n1956_s85.INIT=16'h0007;
  LUT4 n1956_s87 (
    .F(n1956_93),
    .I0(n1956_98),
    .I1(n590_7),
    .I2(ff_state[5]),
    .I3(n1955_93) 
);
defparam n1956_s87.INIT=16'h0C0A;
  LUT4 n1956_s88 (
    .F(n1956_94),
    .I0(n1956_99),
    .I1(n1956_100),
    .I2(n590_7),
    .I3(n1955_93) 
);
defparam n1956_s88.INIT=16'hE000;
  LUT3 n1955_s85 (
    .F(n1955_91),
    .I0(ff_color[4]),
    .I1(ff_read_byte[4]),
    .I2(ff_state[4]) 
);
defparam n1955_s85.INIT=8'hCA;
  LUT3 n1955_s86 (
    .F(n1955_92),
    .I0(n1955_94),
    .I1(n1955_95),
    .I2(n590_7) 
);
defparam n1955_s86.INIT=8'h3A;
  LUT4 n1955_s87 (
    .F(n1955_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1955_s87.INIT=16'hC788;
  LUT3 n1954_s85 (
    .F(n1954_91),
    .I0(ff_color[5]),
    .I1(ff_read_byte[5]),
    .I2(ff_state[4]) 
);
defparam n1954_s85.INIT=8'hCA;
  LUT3 n1954_s86 (
    .F(n1954_92),
    .I0(n1954_93),
    .I1(n1954_94),
    .I2(n590_7) 
);
defparam n1954_s86.INIT=8'h3A;
  LUT4 n1953_s85 (
    .F(n1953_91),
    .I0(n1957_95),
    .I1(n1953_94),
    .I2(ff_dx[0]),
    .I3(n566_31) 
);
defparam n1953_s85.INIT=16'h0C05;
  LUT4 n1953_s86 (
    .F(n1953_92),
    .I0(n1953_95),
    .I1(ff_read_byte[6]),
    .I2(n590_7),
    .I3(n1955_93) 
);
defparam n1953_s86.INIT=16'h0B00;
  LUT4 n1953_s87 (
    .F(n1953_93),
    .I0(n1953_96),
    .I1(n1953_97),
    .I2(n1953_98),
    .I3(n1955_93) 
);
defparam n1953_s87.INIT=16'hBBF0;
  LUT4 n1952_s87 (
    .F(n1952_93),
    .I0(n1958_96),
    .I1(n566_31),
    .I2(n1956_96),
    .I3(n1953_95) 
);
defparam n1952_s87.INIT=16'h0700;
  LUT4 n1952_s88 (
    .F(n1952_94),
    .I0(n1953_95),
    .I1(ff_read_byte[7]),
    .I2(n1952_96),
    .I3(n1956_97) 
);
defparam n1952_s88.INIT=16'h0E00;
  LUT4 n1952_s89 (
    .F(n1952_95),
    .I0(n1952_96),
    .I1(n590_7),
    .I2(n1952_97),
    .I3(n1955_93) 
);
defparam n1952_s89.INIT=16'hBB0F;
  LUT4 n2069_s8 (
    .F(n2069_13),
    .I0(ff_state_5_13),
    .I1(ff_state[0]),
    .I2(n2069_17),
    .I3(n2069_18) 
);
defparam n2069_s8.INIT=16'h00F1;
  LUT4 n2069_s9 (
    .F(n2069_14),
    .I0(ff_state_5_13),
    .I1(n1951_163),
    .I2(n2069_19),
    .I3(n2070_26) 
);
defparam n2069_s9.INIT=16'hEF00;
  LUT4 n2069_s10 (
    .F(n2069_15),
    .I0(n2071_11),
    .I1(ff_state[1]),
    .I2(n2069_20),
    .I3(ff_state[5]) 
);
defparam n2069_s10.INIT=16'h0D00;
  LUT4 n2068_s9 (
    .F(n2068_14),
    .I0(ff_state_5_13),
    .I1(ff_state[0]),
    .I2(ff_state[4]),
    .I3(ff_xsel_1_13) 
);
defparam n2068_s9.INIT=16'h0B00;
  LUT4 n2068_s10 (
    .F(n2068_15),
    .I0(ff_next_state[5]),
    .I1(ff_state[1]),
    .I2(n2069_19),
    .I3(n2072_14) 
);
defparam n2068_s10.INIT=16'h2C00;
  LUT4 n2068_s12 (
    .F(n2068_17),
    .I0(n2068_25),
    .I1(ff_state_5_13),
    .I2(n2068_19),
    .I3(n2065_16) 
);
defparam n2068_s12.INIT=16'h8F00;
  LUT2 n2066_s8 (
    .F(n2066_13),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n2066_s8.INIT=4'h4;
  LUT4 n2066_s9 (
    .F(n2066_14),
    .I0(ff_next_state[1]),
    .I1(ff_next_state[2]),
    .I2(ff_next_state[3]),
    .I3(n2066_15) 
);
defparam n2066_s9.INIT=16'h8000;
  LUT4 n2065_s9 (
    .F(n2065_15),
    .I0(n2065_19),
    .I1(n2065_20),
    .I2(n2065_21),
    .I3(n2065_22) 
);
defparam n2065_s9.INIT=16'h8000;
  LUT2 n2065_s10 (
    .F(n2065_16),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n2065_s10.INIT=4'h1;
  LUT4 n2064_s9 (
    .F(n2064_14),
    .I0(ff_eq),
    .I1(n2065_15),
    .I2(n2064_20),
    .I3(ff_state[3]) 
);
defparam n2064_s9.INIT=16'hF0BB;
  LUT3 n2064_s10 (
    .F(n2064_15),
    .I0(n2064_17),
    .I1(ff_state[5]),
    .I2(ff_state[4]) 
);
defparam n2064_s10.INIT=8'hE0;
  LUT3 n1998_s99 (
    .F(n1998_115),
    .I0(n1998_117),
    .I1(n2043_6),
    .I2(n1995_121) 
);
defparam n1998_s99.INIT=8'h0D;
  LUT2 n1998_s100 (
    .F(n1998_116),
    .I0(ff_state[2]),
    .I1(ff_state[0]) 
);
defparam n1998_s100.INIT=4'h4;
  LUT4 ff_cache_vram_address_17_s9 (
    .F(ff_cache_vram_address_17_13),
    .I0(n2043_6),
    .I1(ff_cache_vram_valid_17),
    .I2(ff_state[1]),
    .I3(ff_cache_vram_address_17_16) 
);
defparam ff_cache_vram_address_17_s9.INIT=16'h4F00;
  LUT4 ff_cache_vram_address_17_s11 (
    .F(ff_cache_vram_address_17_15),
    .I0(n368_4),
    .I1(n1392_6),
    .I2(n1145_6),
    .I3(n2065_25) 
);
defparam ff_cache_vram_address_17_s11.INIT=16'h00BF;
  LUT2 ff_xsel_1_s9 (
    .F(ff_xsel_1_13),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam ff_xsel_1_s9.INIT=4'h1;
  LUT2 ff_state_0_s9 (
    .F(ff_state_0_14),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam ff_state_0_s9.INIT=4'h6;
  LUT2 ff_state_0_s10 (
    .F(ff_state_0_15),
    .I0(ff_state[2]),
    .I1(ff_state[1]) 
);
defparam ff_state_0_s10.INIT=4'h4;
  LUT2 n1999_s108 (
    .F(n1999_128),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n1999_s108.INIT=4'h8;
  LUT4 n1969_s98 (
    .F(n1969_103),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n1969_s98.INIT=16'hB7CA;
  LUT3 n323_s3 (
    .F(n323_6),
    .I0(ff_command[3]),
    .I1(ff_start),
    .I2(n323_9) 
);
defparam n323_s3.INIT=8'h80;
  LUT4 n323_s4 (
    .F(n323_7),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam n323_s4.INIT=16'h4000;
  LUT4 n323_s5 (
    .F(n323_8),
    .I0(ff_command[0]),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(ff_command[1]) 
);
defparam n323_s5.INIT=16'h1000;
  LUT4 n368_s3 (
    .F(n368_6),
    .I0(ff_nx[10]),
    .I1(n1102_5),
    .I2(n368_9),
    .I3(n1096_7) 
);
defparam n368_s3.INIT=16'h4000;
  LUT4 n368_s4 (
    .F(n368_7),
    .I0(n2043_6),
    .I1(w_next_dx[8]),
    .I2(w_next_dx[9]),
    .I3(n368_10) 
);
defparam n368_s4.INIT=16'hF400;
  LUT4 n368_s5 (
    .F(n368_8),
    .I0(n2043_6),
    .I1(w_next_sx[8]),
    .I2(w_next_sx[9]),
    .I3(n323_9) 
);
defparam n368_s5.INIT=16'h00F4;
  LUT4 n622_s5 (
    .F(n622_8),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[0]) 
);
defparam n622_s5.INIT=16'h4000;
  LUT2 n658_s2 (
    .F(n658_5),
    .I0(ff_maj),
    .I1(n1302_8) 
);
defparam n658_s2.INIT=4'h4;
  LUT2 n1096_s4 (
    .F(n1096_7),
    .I0(ff_nx[8]),
    .I1(ff_nx[9]) 
);
defparam n1096_s4.INIT=4'h1;
  LUT2 n1096_s5 (
    .F(n1096_8),
    .I0(n1102_5),
    .I1(n368_9) 
);
defparam n1096_s5.INIT=4'h8;
  LUT4 n1096_s6 (
    .F(n1096_9),
    .I0(reg_nx[9]),
    .I1(reg_nx[8]),
    .I2(n1098_11),
    .I3(reg_nx[10]) 
);
defparam n1096_s6.INIT=16'hEF10;
  LUT4 n1097_s3 (
    .F(n1097_6),
    .I0(reg_nx[8]),
    .I1(n1098_11),
    .I2(n323_7),
    .I3(reg_nx[9]) 
);
defparam n1097_s3.INIT=16'h0B04;
  LUT4 n1098_s3 (
    .F(n1098_6),
    .I0(n323_7),
    .I1(n1098_8),
    .I2(n1054_2),
    .I3(n368_4) 
);
defparam n1098_s3.INIT=16'hF0BB;
  LUT4 n1099_s3 (
    .F(n1099_6),
    .I0(reg_nx[6]),
    .I1(reg_nx[5]),
    .I2(n1101_7),
    .I3(reg_nx[7]) 
);
defparam n1099_s3.INIT=16'hEF10;
  LUT2 n1099_s4 (
    .F(n1099_7),
    .I0(ff_nx[4]),
    .I1(n1102_5) 
);
defparam n1099_s4.INIT=4'h4;
  LUT4 n1100_s3 (
    .F(n1100_6),
    .I0(reg_nx[5]),
    .I1(n1101_7),
    .I2(n323_7),
    .I3(reg_nx[6]) 
);
defparam n1100_s3.INIT=16'h040B;
  LUT3 n1101_s4 (
    .F(n1101_7),
    .I0(reg_nx[4]),
    .I1(n622_8),
    .I2(n1101_8) 
);
defparam n1101_s4.INIT=8'h10;
  LUT3 n1102_s3 (
    .F(n1102_6),
    .I0(n323_7),
    .I1(reg_nx[4]),
    .I2(n1102_7) 
);
defparam n1102_s3.INIT=8'h41;
  LUT4 n1103_s3 (
    .F(n1103_6),
    .I0(reg_nx[2]),
    .I1(n622_8),
    .I2(n1103_7),
    .I3(reg_nx[3]) 
);
defparam n1103_s3.INIT=16'hEF10;
  LUT4 n1104_s3 (
    .F(n1104_6),
    .I0(n622_8),
    .I1(n1103_7),
    .I2(n323_7),
    .I3(reg_nx[2]) 
);
defparam n1104_s3.INIT=16'h040B;
  LUT3 n1104_s4 (
    .F(n1104_7),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]) 
);
defparam n1104_s4.INIT=8'h1E;
  LUT4 n1105_s3 (
    .F(n1105_6),
    .I0(n323_7),
    .I1(n1105_8),
    .I2(n1061_2),
    .I3(n368_4) 
);
defparam n1105_s3.INIT=16'hF0EE;
  LUT3 n1105_s4 (
    .F(n1105_7),
    .I0(n1105_8),
    .I1(reg_nx[1]),
    .I2(n622_8) 
);
defparam n1105_s4.INIT=8'hCA;
  LUT3 n1106_s3 (
    .F(n1106_6),
    .I0(reg_nx[0]),
    .I1(n323_7),
    .I2(w_next[0]) 
);
defparam n1106_s3.INIT=8'h10;
  LUT3 n1106_s4 (
    .F(n1106_7),
    .I0(w_next[0]),
    .I1(reg_nx[0]),
    .I2(n622_8) 
);
defparam n1106_s4.INIT=8'h3D;
  LUT3 n1145_s3 (
    .F(n1145_6),
    .I0(n1243_4),
    .I1(n1237_5),
    .I2(n1145_8) 
);
defparam n1145_s3.INIT=8'h80;
  LUT3 n1145_s4 (
    .F(n1145_7),
    .I0(w_register_write),
    .I1(n622_8),
    .I2(ff_sx_9_8) 
);
defparam n1145_s4.INIT=8'h10;
  LUT3 n1237_s2 (
    .F(n1237_5),
    .I0(ff_ny[7]),
    .I1(ff_ny[8]),
    .I2(ff_ny[9]) 
);
defparam n1237_s2.INIT=8'h01;
  LUT3 n1392_s3 (
    .F(n1392_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n1392_s3.INIT=8'h01;
  LUT2 n2070_s9 (
    .F(n2070_12),
    .I0(ff_state[0]),
    .I1(ff_state[2]) 
);
defparam n2070_s9.INIT=4'h1;
  LUT3 n2070_s10 (
    .F(n2070_13),
    .I0(n368_6),
    .I1(n368_7),
    .I2(n2070_19) 
);
defparam n2070_s10.INIT=8'h01;
  LUT4 n2070_s11 (
    .F(n2070_14),
    .I0(n368_4),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(n1145_6) 
);
defparam n2070_s11.INIT=16'h4000;
  LUT4 n2070_s13 (
    .F(n2070_16),
    .I0(ff_state[4]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(n2070_20) 
);
defparam n2070_s13.INIT=16'hD4BD;
  LUT4 n2070_s14 (
    .F(n2070_17),
    .I0(ff_command[2]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_start) 
);
defparam n2070_s14.INIT=16'hE000;
  LUT4 n2070_s15 (
    .F(n2070_18),
    .I0(n2070_21),
    .I1(ff_state[4]),
    .I2(ff_state[2]),
    .I3(n2068_27) 
);
defparam n2070_s15.INIT=16'h4100;
  LUT3 n2071_s11 (
    .F(n2071_14),
    .I0(ff_next_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam n2071_s11.INIT=8'hD3;
  LUT3 n2071_s13 (
    .F(n2071_16),
    .I0(n2071_18),
    .I1(ff_state_5_13),
    .I2(n2071_19) 
);
defparam n2071_s13.INIT=8'hE0;
  LUT3 n2071_s14 (
    .F(n2071_17),
    .I0(ff_command[3]),
    .I1(ff_command[2]),
    .I2(ff_command[1]) 
);
defparam n2071_s14.INIT=8'h3D;
  LUT4 n2072_s10 (
    .F(n2072_13),
    .I0(ff_state[3]),
    .I1(n2065_18),
    .I2(ff_cache_flush_start_23),
    .I3(ff_cache_flush_start_16) 
);
defparam n2072_s10.INIT=16'h0001;
  LUT2 n2072_s11 (
    .F(n2072_14),
    .I0(ff_state[2]),
    .I1(ff_state[4]) 
);
defparam n2072_s11.INIT=4'h8;
  LUT4 n2072_s12 (
    .F(n2072_15),
    .I0(ff_next_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n2072_s12.INIT=16'hCF70;
  LUT4 n2072_s14 (
    .F(n2072_17),
    .I0(n368_4),
    .I1(n1145_6),
    .I2(ff_state[0]),
    .I3(n2072_28) 
);
defparam n2072_s14.INIT=16'hBF00;
  LUT4 n2072_s15 (
    .F(n2072_18),
    .I0(n368_4),
    .I1(ff_state[0]),
    .I2(n1145_6),
    .I3(n2072_26) 
);
defparam n2072_s15.INIT=16'hEF00;
  LUT4 n2072_s16 (
    .F(n2072_19),
    .I0(n2070_13),
    .I1(n2070_12),
    .I2(ff_cache_vram_wdata_7_16),
    .I3(n2070_26) 
);
defparam n2072_s16.INIT=16'h4F00;
  LUT4 n2072_s17 (
    .F(n2072_20),
    .I0(ff_command[3]),
    .I1(ff_command[2]),
    .I2(ff_command[1]),
    .I3(ff_start) 
);
defparam n2072_s17.INIT=16'h0E00;
  LUT4 n2073_s11 (
    .F(n2073_14),
    .I0(n2070_13),
    .I1(ff_state[2]),
    .I2(n1959_95),
    .I3(n2073_18) 
);
defparam n2073_s11.INIT=16'hE000;
  LUT4 n2073_s12 (
    .F(n2073_15),
    .I0(n368_4),
    .I1(n2070_12),
    .I2(n1145_6),
    .I3(n2073_26) 
);
defparam n2073_s12.INIT=16'hBF00;
  LUT4 n2073_s13 (
    .F(n2073_16),
    .I0(n2073_24),
    .I1(n2065_18),
    .I2(ff_start),
    .I3(n2073_21) 
);
defparam n2073_s13.INIT=16'h000D;
  LUT4 n2073_s14 (
    .F(n2073_17),
    .I0(ff_state_5_13),
    .I1(ff_state[0]),
    .I2(n2065_17),
    .I3(ff_state[1]) 
);
defparam n2073_s14.INIT=16'h0FEE;
  LUT3 n1970_s96 (
    .F(n1970_100),
    .I0(n1970_102),
    .I1(w_status_border_position[0]),
    .I2(n1980_102) 
);
defparam n1970_s96.INIT=8'hAC;
  LUT4 n1970_s97 (
    .F(n1970_101),
    .I0(ff_dx[1]),
    .I1(n1970_103),
    .I2(w_address_s_pre_17_5),
    .I3(n878_27) 
);
defparam n1970_s97.INIT=16'hACCC;
  LUT3 n1971_s95 (
    .F(n1971_99),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1971_s95.INIT=8'hCA;
  LUT4 n1972_s95 (
    .F(n1972_99),
    .I0(ff_dy[6]),
    .I1(ff_dy[7]),
    .I2(w_address_s_pre_17_5),
    .I3(n1969_102) 
);
defparam n1972_s95.INIT=16'hCA00;
  LUT3 n1973_s95 (
    .F(n1973_99),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1973_s95.INIT=8'hCA;
  LUT3 n1974_s95 (
    .F(n1974_99),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1974_s95.INIT=8'hCA;
  LUT3 n1975_s95 (
    .F(n1975_99),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1975_s95.INIT=8'hCA;
  LUT3 n1976_s95 (
    .F(n1976_99),
    .I0(ff_dy[2]),
    .I1(ff_dy[3]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1976_s95.INIT=8'hCA;
  LUT3 n1977_s95 (
    .F(n1977_99),
    .I0(ff_dy[1]),
    .I1(ff_dy[2]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1977_s95.INIT=8'hCA;
  LUT3 n1978_s95 (
    .F(n1978_99),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1978_s95.INIT=8'hCA;
  LUT3 n1979_s96 (
    .F(n1979_100),
    .I0(w_status_border_position[8]),
    .I1(w_status_border_position[7]),
    .I2(n2043_6) 
);
defparam n1979_s96.INIT=8'hAC;
  LUT4 n1979_s97 (
    .F(n1979_101),
    .I0(n1979_102),
    .I1(ff_dy[0]),
    .I2(w_address_s_pre_17_5),
    .I3(n1969_102) 
);
defparam n1979_s97.INIT=16'hCA00;
  LUT3 n1980_s96 (
    .F(n1980_100),
    .I0(n1980_103),
    .I1(ff_dx[6]),
    .I2(n1980_102) 
);
defparam n1980_s96.INIT=8'hAC;
  LUT3 n1980_s97 (
    .F(n1980_101),
    .I0(w_status_border_position[8]),
    .I1(w_status_border_position[7]),
    .I2(reg_screen_mode[2]) 
);
defparam n1980_s97.INIT=8'hCA;
  LUT4 n1980_s98 (
    .F(n1980_102),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_4) 
);
defparam n1980_s98.INIT=16'h2C00;
  LUT4 n1981_s96 (
    .F(n1981_100),
    .I0(n1981_102),
    .I1(ff_dx[5]),
    .I2(n1980_102),
    .I3(n1969_102) 
);
defparam n1981_s96.INIT=16'hA300;
  LUT3 n1981_s97 (
    .F(n1981_101),
    .I0(w_status_border_position[7]),
    .I1(w_status_border_position[6]),
    .I2(reg_screen_mode[2]) 
);
defparam n1981_s97.INIT=8'h35;
  LUT3 n1982_s95 (
    .F(n1982_99),
    .I0(w_status_border_position[6]),
    .I1(w_status_border_position[5]),
    .I2(reg_screen_mode[2]) 
);
defparam n1982_s95.INIT=8'hCA;
  LUT3 n1983_s95 (
    .F(n1983_99),
    .I0(ff_dx[6]),
    .I1(ff_dx[5]),
    .I2(reg_screen_mode[2]) 
);
defparam n1983_s95.INIT=8'hCA;
  LUT4 n1983_s96 (
    .F(n1983_100),
    .I0(n1983_101),
    .I1(ff_dx[3]),
    .I2(n1980_102),
    .I3(n1969_102) 
);
defparam n1983_s96.INIT=16'hA300;
  LUT3 n1984_s96 (
    .F(n1984_100),
    .I0(w_status_border_position[4]),
    .I1(w_status_border_position[3]),
    .I2(reg_screen_mode[2]) 
);
defparam n1984_s96.INIT=8'hCA;
  LUT3 n1984_s97 (
    .F(n1984_101),
    .I0(w_status_border_position[5]),
    .I1(w_status_border_position[4]),
    .I2(reg_screen_mode[2]) 
);
defparam n1984_s97.INIT=8'h35;
  LUT4 n1984_s98 (
    .F(n1984_102),
    .I0(n1984_103),
    .I1(ff_dx[2]),
    .I2(n1980_102),
    .I3(n1969_102) 
);
defparam n1984_s98.INIT=16'hAC00;
  LUT3 n1985_s95 (
    .F(n1985_99),
    .I0(w_status_border_position[3]),
    .I1(w_status_border_position[2]),
    .I2(reg_screen_mode[2]) 
);
defparam n1985_s95.INIT=8'h35;
  LUT3 n1986_s94 (
    .F(n1986_98),
    .I0(ff_dx[3]),
    .I1(ff_dx[2]),
    .I2(reg_screen_mode[2]) 
);
defparam n1986_s94.INIT=8'h35;
  LUT2 ff_read_color_s6 (
    .F(ff_read_color_11),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam ff_read_color_s6.INIT=4'h4;
  LUT4 ff_transfer_ready_s6 (
    .F(ff_transfer_ready_9),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(n1999_128) 
);
defparam ff_transfer_ready_s6.INIT=16'h8000;
  LUT4 ff_transfer_ready_s8 (
    .F(ff_transfer_ready_11),
    .I0(ff_state[5]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_command[0]) 
);
defparam ff_transfer_ready_s8.INIT=16'h4000;
  LUT4 ff_transfer_ready_s9 (
    .F(ff_transfer_ready_12),
    .I0(ff_command[0]),
    .I1(ff_command[2]),
    .I2(ff_command[1]),
    .I3(ff_command[3]) 
);
defparam ff_transfer_ready_s9.INIT=16'h1000;
  LUT3 n2065_s11 (
    .F(n2065_17),
    .I0(ff_eq),
    .I1(n1744_3),
    .I2(ff_state[0]) 
);
defparam n2065_s11.INIT=8'h90;
  LUT4 n2065_s12 (
    .F(n2065_18),
    .I0(n2043_6),
    .I1(w_status_border_position[8]),
    .I2(ff_sx[9]),
    .I3(n1995_117) 
);
defparam n2065_s12.INIT=16'hF400;
  LUT3 ff_source_7_s4 (
    .F(ff_source_7_8),
    .I0(ff_state[1]),
    .I1(ff_state[4]),
    .I2(ff_state[3]) 
);
defparam ff_source_7_s4.INIT=8'hE7;
  LUT3 ff_cache_vram_wdata_7_s11 (
    .F(ff_cache_vram_wdata_7_16),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam ff_cache_vram_wdata_7_s11.INIT=8'h41;
  LUT2 ff_cache_vram_wdata_7_s12 (
    .F(ff_cache_vram_wdata_7_17),
    .I0(ff_cache_vram_wdata_7_18),
    .I1(ff_state[4]) 
);
defparam ff_cache_vram_wdata_7_s12.INIT=4'h8;
  LUT3 ff_next_state_5_s10 (
    .F(ff_next_state_5_14),
    .I0(ff_source_7_10),
    .I1(ff_state[4]),
    .I2(ff_cache_vram_address_17_13) 
);
defparam ff_next_state_5_s10.INIT=8'h0B;
  LUT3 ff_state_5_s11 (
    .F(ff_state_5_16),
    .I0(ff_state[5]),
    .I1(w_status_transfer_ready),
    .I2(ff_transfer_ready_14) 
);
defparam ff_state_5_s11.INIT=8'h40;
  LUT4 ff_state_5_s12 (
    .F(ff_state_5_17),
    .I0(w_cache_flush_end),
    .I1(ff_transfer_ready_9),
    .I2(w_cache_vram_rdata_en),
    .I3(ff_transfer_ready_14) 
);
defparam ff_state_5_s12.INIT=16'hB0BB;
  LUT4 ff_state_5_s13 (
    .F(ff_state_5_18),
    .I0(ff_state[2]),
    .I1(ff_read_color),
    .I2(n1995_115),
    .I3(ff_read_color_11) 
);
defparam ff_state_5_s13.INIT=16'h1000;
  LUT4 ff_cache_flush_start_s9 (
    .F(ff_cache_flush_start_14),
    .I0(ff_state[0]),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_state[1]),
    .I3(n2071_23) 
);
defparam ff_cache_flush_start_s9.INIT=16'hF800;
  LUT4 ff_cache_flush_start_s11 (
    .F(ff_cache_flush_start_16),
    .I0(n2043_6),
    .I1(ff_cache_flush_start_17),
    .I2(ff_read_color_11),
    .I3(ff_state[2]) 
);
defparam ff_cache_flush_start_s11.INIT=16'h00F1;
  LUT4 ff_count_valid_s11 (
    .F(ff_count_valid_16),
    .I0(ff_state[2]),
    .I1(ff_read_color),
    .I2(n1995_115),
    .I3(ff_read_color_11) 
);
defparam ff_count_valid_s11.INIT=16'h4000;
  LUT4 ff_count_valid_s12 (
    .F(ff_count_valid_17),
    .I0(n2065_18),
    .I1(ff_count_valid_18),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam ff_count_valid_s12.INIT=16'h0305;
  LUT3 ff_cache_vram_valid_s12 (
    .F(ff_cache_vram_valid_17),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(w_status_border_position[8]) 
);
defparam ff_cache_vram_valid_s12.INIT=8'h10;
  LUT3 ff_cache_vram_valid_s13 (
    .F(ff_cache_vram_valid_18),
    .I0(ff_transfer_ready_9),
    .I1(ff_state[5]),
    .I2(ff_cache_vram_valid) 
);
defparam ff_cache_vram_valid_s13.INIT=8'h0B;
  LUT3 n1995_s103 (
    .F(n1995_117),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n1995_s103.INIT=8'h10;
  LUT2 n1951_s135 (
    .F(n1951_163),
    .I0(ff_state[3]),
    .I1(ff_state[1]) 
);
defparam n1951_s135.INIT=4'h4;
  LUT4 n1302_s4 (
    .F(n1302_9),
    .I0(w_next_nyb[4]),
    .I1(w_next_nyb[5]),
    .I2(w_next_nyb[6]),
    .I3(w_next_nyb[7]) 
);
defparam n1302_s4.INIT=16'h0001;
  LUT4 n1302_s5 (
    .F(n1302_10),
    .I0(w_next_nyb[8]),
    .I1(w_next_nyb[9]),
    .I2(w_next_nyb[10]),
    .I3(w_next_nyb[11]) 
);
defparam n1302_s5.INIT=16'h0001;
  LUT4 n1302_s6 (
    .F(n1302_11),
    .I0(w_next_nyb[0]),
    .I1(w_next_nyb[1]),
    .I2(w_next_nyb[2]),
    .I3(w_next_nyb[3]) 
);
defparam n1302_s6.INIT=16'h0001;
  LUT4 n1959_s91 (
    .F(n1959_97),
    .I0(ff_logical_opration[2]),
    .I1(n1959_100),
    .I2(n1959_101),
    .I3(n1959_102) 
);
defparam n1959_s91.INIT=16'h303B;
  LUT4 n1959_s92 (
    .F(n1959_98),
    .I0(n1999_128),
    .I1(ff_state[2]),
    .I2(n1958_97),
    .I3(ff_state[3]) 
);
defparam n1959_s92.INIT=16'h0C05;
  LUT3 n1959_s93 (
    .F(n1959_99),
    .I0(n1959_97),
    .I1(ff_read_byte[0]),
    .I2(n1958_97) 
);
defparam n1959_s93.INIT=8'hCA;
  LUT4 n1958_s90 (
    .F(n1958_96),
    .I0(n1958_98),
    .I1(n1958_99),
    .I2(n1958_100),
    .I3(n1958_101) 
);
defparam n1958_s90.INIT=16'hB0BB;
  LUT4 n1958_s91 (
    .F(n1958_97),
    .I0(ff_dx[1]),
    .I1(n566_31),
    .I2(ff_dx[0]),
    .I3(n590_7) 
);
defparam n1958_s91.INIT=16'h004F;
  LUT4 n1957_s89 (
    .F(n1957_95),
    .I0(n1957_97),
    .I1(n1957_98),
    .I2(n1957_106),
    .I3(ff_source[2]) 
);
defparam n1957_s89.INIT=16'h030A;
  LUT3 n1956_s89 (
    .F(n1956_95),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n566_31) 
);
defparam n1956_s89.INIT=8'hD3;
  LUT3 n1956_s90 (
    .F(n1956_96),
    .I0(n566_31),
    .I1(n1956_100),
    .I2(n1956_99) 
);
defparam n1956_s90.INIT=8'h01;
  LUT2 n1956_s91 (
    .F(n1956_97),
    .I0(ff_state[5]),
    .I1(n1955_93) 
);
defparam n1956_s91.INIT=4'h4;
  LUT3 n1956_s92 (
    .F(n1956_98),
    .I0(ff_color[3]),
    .I1(ff_read_byte[3]),
    .I2(ff_state[4]) 
);
defparam n1956_s92.INIT=8'hCA;
  LUT4 n1956_s93 (
    .F(n1956_99),
    .I0(n1956_101),
    .I1(n1956_102),
    .I2(n1959_101),
    .I3(ff_source[3]) 
);
defparam n1956_s93.INIT=16'h030A;
  LUT4 n1956_s94 (
    .F(n1956_100),
    .I0(n1959_101),
    .I1(n1956_103),
    .I2(n1956_104),
    .I3(w_status_color[3]) 
);
defparam n1956_s94.INIT=16'h00FE;
  LUT3 n1955_s88 (
    .F(n1955_94),
    .I0(n1959_97),
    .I1(ff_read_byte[4]),
    .I2(n1955_96) 
);
defparam n1955_s88.INIT=8'hCA;
  LUT4 n1955_s89 (
    .F(n1955_95),
    .I0(n1955_101),
    .I1(n1955_98),
    .I2(n1955_99),
    .I3(ff_source[4]) 
);
defparam n1955_s89.INIT=16'h0FEE;
  LUT3 n1954_s87 (
    .F(n1954_93),
    .I0(n1958_96),
    .I1(ff_read_byte[5]),
    .I2(n1955_96) 
);
defparam n1954_s87.INIT=8'hCA;
  LUT4 n1954_s88 (
    .F(n1954_94),
    .I0(w_status_color[5]),
    .I1(n1959_101),
    .I2(n1954_95),
    .I3(n1954_96) 
);
defparam n1954_s88.INIT=16'h4770;
  LUT2 n1953_s88 (
    .F(n1953_94),
    .I0(ff_dx[1]),
    .I1(n1959_97) 
);
defparam n1953_s88.INIT=4'h4;
  LUT3 n1953_s89 (
    .F(n1953_95),
    .I0(n566_31),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]) 
);
defparam n1953_s89.INIT=8'h07;
  LUT4 n1953_s90 (
    .F(n1953_96),
    .I0(n1958_100),
    .I1(w_status_color[6]),
    .I2(ff_source[6]),
    .I3(n1955_101) 
);
defparam n1953_s90.INIT=16'h000E;
  LUT3 n1953_s91 (
    .F(n1953_97),
    .I0(n1953_99),
    .I1(ff_source[6]),
    .I2(n590_7) 
);
defparam n1953_s91.INIT=8'h70;
  LUT3 n1953_s92 (
    .F(n1953_98),
    .I0(ff_color[6]),
    .I1(ff_read_byte[6]),
    .I2(ff_state[4]) 
);
defparam n1953_s92.INIT=8'hCA;
  LUT4 n1952_s90 (
    .F(n1952_96),
    .I0(n1952_98),
    .I1(n1952_99),
    .I2(ff_source[7]),
    .I3(n1952_100) 
);
defparam n1952_s90.INIT=16'h3A00;
  LUT3 n1952_s91 (
    .F(n1952_97),
    .I0(ff_color[7]),
    .I1(ff_read_byte[7]),
    .I2(ff_state[4]) 
);
defparam n1952_s91.INIT=8'hCA;
  LUT3 n2069_s12 (
    .F(n2069_17),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[3]) 
);
defparam n2069_s12.INIT=8'hA3;
  LUT4 n2069_s13 (
    .F(n2069_18),
    .I0(n2073_18),
    .I1(n2070_13),
    .I2(n2070_12),
    .I3(n2071_10) 
);
defparam n2069_s13.INIT=16'h3F0A;
  LUT2 n2069_s14 (
    .F(n2069_19),
    .I0(ff_state[0]),
    .I1(ff_state[2]) 
);
defparam n2069_s14.INIT=4'h8;
  LUT4 n2069_s15 (
    .F(n2069_20),
    .I0(ff_read_color_11),
    .I1(ff_next_state[4]),
    .I2(n2066_13),
    .I3(n2072_14) 
);
defparam n2069_s15.INIT=16'hF800;
  LUT4 n2069_s16 (
    .F(n2069_21),
    .I0(n1392_6),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_state[3]) 
);
defparam n2069_s16.INIT=16'hCF31;
  LUT4 n2068_s14 (
    .F(n2068_19),
    .I0(ff_state[0]),
    .I1(n2070_13),
    .I2(n2068_21),
    .I3(n2068_22) 
);
defparam n2068_s14.INIT=16'h4F00;
  LUT4 n2066_s10 (
    .F(n2066_15),
    .I0(ff_state[1]),
    .I1(ff_next_state[0]),
    .I2(ff_next_state[4]),
    .I3(ff_next_state[5]) 
);
defparam n2066_s10.INIT=16'h4000;
  LUT4 n2065_s13 (
    .F(n2065_19),
    .I0(w_status_border_position[4]),
    .I1(reg_sx[4]),
    .I2(w_status_border_position[1]),
    .I3(reg_sx[1]) 
);
defparam n2065_s13.INIT=16'h9009;
  LUT4 n2065_s14 (
    .F(n2065_20),
    .I0(ff_sx[9]),
    .I1(reg_sx[7]),
    .I2(w_status_border_position[7]),
    .I3(n2065_23) 
);
defparam n2065_s14.INIT=16'h4100;
  LUT4 n2065_s15 (
    .F(n2065_21),
    .I0(w_status_border_position[6]),
    .I1(reg_sx[6]),
    .I2(w_status_border_position[5]),
    .I3(reg_sx[5]) 
);
defparam n2065_s15.INIT=16'h9009;
  LUT4 n2065_s16 (
    .F(n2065_22),
    .I0(w_status_border_position[2]),
    .I1(reg_sx[2]),
    .I2(w_status_border_position[0]),
    .I3(reg_sx[0]) 
);
defparam n2065_s16.INIT=16'h9009;
  LUT4 n2064_s12 (
    .F(n2064_17),
    .I0(ff_count_valid),
    .I1(n1951_163),
    .I2(n1998_116),
    .I3(n2064_18) 
);
defparam n2064_s12.INIT=16'h004F;
  LUT3 n1998_s101 (
    .F(n1998_117),
    .I0(ff_next_state[2]),
    .I1(ff_state[0]),
    .I2(ff_dx[8]) 
);
defparam n1998_s101.INIT=8'h40;
  LUT3 ff_cache_vram_address_17_s12 (
    .F(ff_cache_vram_address_17_16),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam ff_cache_vram_address_17_s12.INIT=8'h01;
  LUT4 n323_s6 (
    .F(n323_9),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[0]),
    .I3(ff_command[1]) 
);
defparam n323_s6.INIT=16'hF13F;
  LUT4 n368_s6 (
    .F(n368_9),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]),
    .I2(ff_nx[6]),
    .I3(ff_nx[7]) 
);
defparam n368_s6.INIT=16'h0001;
  LUT4 n368_s7 (
    .F(n368_10),
    .I0(ff_command[2]),
    .I1(ff_command[0]),
    .I2(ff_command[1]),
    .I3(ff_command[3]) 
);
defparam n368_s7.INIT=16'hEF00;
  LUT4 n1098_s5 (
    .F(n1098_8),
    .I0(reg_nx[4]),
    .I1(n1098_9),
    .I2(n1101_8),
    .I3(reg_nx[8]) 
);
defparam n1098_s5.INIT=16'h40BF;
  LUT3 n1098_s6 (
    .F(n1098_9),
    .I0(reg_nx[7]),
    .I1(reg_nx[6]),
    .I2(reg_nx[5]) 
);
defparam n1098_s6.INIT=8'h01;
  LUT4 n1101_s5 (
    .F(n1101_8),
    .I0(reg_nx[3]),
    .I1(reg_nx[2]),
    .I2(reg_nx[1]),
    .I3(reg_nx[0]) 
);
defparam n1101_s5.INIT=16'h0001;
  LUT4 n1102_s4 (
    .F(n1102_7),
    .I0(reg_nx[3]),
    .I1(reg_nx[2]),
    .I2(n622_8),
    .I3(n1103_7) 
);
defparam n1102_s4.INIT=16'h0100;
  LUT2 n1103_s4 (
    .F(n1103_7),
    .I0(reg_nx[1]),
    .I1(reg_nx[0]) 
);
defparam n1103_s4.INIT=4'h1;
  LUT4 n1105_s5 (
    .F(n1105_8),
    .I0(w_next[0]),
    .I1(n566_31),
    .I2(reg_nx[1]),
    .I3(reg_nx[0]) 
);
defparam n1105_s5.INIT=16'hB00B;
  LUT4 n1145_s5 (
    .F(n1145_8),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(ff_ny[6]),
    .I3(ff_ny[10]) 
);
defparam n1145_s5.INIT=16'h0001;
  LUT4 n2070_s16 (
    .F(n2070_19),
    .I0(ff_dy[8]),
    .I1(n2070_22),
    .I2(n2070_23),
    .I3(n2070_24) 
);
defparam n2070_s16.INIT=16'h4000;
  LUT4 n2070_s17 (
    .F(n2070_20),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[4]),
    .I3(ff_state[1]) 
);
defparam n2070_s17.INIT=16'hF641;
  LUT4 n2070_s18 (
    .F(n2070_21),
    .I0(ff_next_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n2070_s18.INIT=16'hF34F;
  LUT4 n2071_s15 (
    .F(n2071_18),
    .I0(ff_state[4]),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(n2071_20) 
);
defparam n2071_s15.INIT=16'h3FFD;
  LUT3 n2071_s16 (
    .F(n2071_19),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(n2071_21) 
);
defparam n2071_s16.INIT=8'h7E;
  LUT4 n2073_s15 (
    .F(n2073_18),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n2073_s15.INIT=16'hE305;
  LUT4 n2073_s18 (
    .F(n2073_21),
    .I0(ff_state[2]),
    .I1(ff_state[4]),
    .I2(n2073_22),
    .I3(n2072_24) 
);
defparam n2073_s18.INIT=16'h1800;
  LUT3 n1970_s98 (
    .F(n1970_102),
    .I0(w_status_border_position[2]),
    .I1(w_status_border_position[1]),
    .I2(reg_screen_mode[2]) 
);
defparam n1970_s98.INIT=8'hCA;
  LUT3 n1970_s99 (
    .F(n1970_103),
    .I0(n1970_104),
    .I1(ff_dx[0]),
    .I2(n2043_6) 
);
defparam n1970_s99.INIT=8'hAC;
  LUT3 n1979_s98 (
    .F(n1979_102),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(n2043_6) 
);
defparam n1979_s98.INIT=8'hAC;
  LUT3 n1980_s99 (
    .F(n1980_103),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(reg_screen_mode[2]) 
);
defparam n1980_s99.INIT=8'hCA;
  LUT3 n1981_s98 (
    .F(n1981_102),
    .I0(ff_dx[7]),
    .I1(ff_dx[6]),
    .I2(reg_screen_mode[2]) 
);
defparam n1981_s98.INIT=8'h35;
  LUT3 n1983_s97 (
    .F(n1983_101),
    .I0(ff_dx[5]),
    .I1(ff_dx[4]),
    .I2(reg_screen_mode[2]) 
);
defparam n1983_s97.INIT=8'h35;
  LUT3 n1984_s99 (
    .F(n1984_103),
    .I0(ff_dx[4]),
    .I1(ff_dx[3]),
    .I2(reg_screen_mode[2]) 
);
defparam n1984_s99.INIT=8'hCA;
  LUT4 ff_cache_vram_wdata_7_s13 (
    .F(ff_cache_vram_wdata_7_18),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam ff_cache_vram_wdata_7_s13.INIT=16'hDFF3;
  LUT4 ff_cache_flush_start_s12 (
    .F(ff_cache_flush_start_17),
    .I0(w_status_border_position[8]),
    .I1(ff_state[1]),
    .I2(ff_dx[8]),
    .I3(ff_state[0]) 
);
defparam ff_cache_flush_start_s12.INIT=16'h0F77;
  LUT3 ff_count_valid_s13 (
    .F(ff_count_valid_18),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]) 
);
defparam ff_count_valid_s13.INIT=8'hD3;
  LUT4 n1959_s94 (
    .F(n1959_100),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[0]),
    .I3(w_status_color[0]) 
);
defparam n1959_s94.INIT=16'h004F;
  LUT3 n1959_s95 (
    .F(n1959_101),
    .I0(ff_source[0]),
    .I1(n1959_103),
    .I2(n1959_104) 
);
defparam n1959_s95.INIT=8'h40;
  LUT3 n1959_s96 (
    .F(n1959_102),
    .I0(n1956_101),
    .I1(n1959_105),
    .I2(ff_source[0]) 
);
defparam n1959_s96.INIT=8'h3A;
  LUT4 n1958_s92 (
    .F(n1958_98),
    .I0(w_status_color[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[1]) 
);
defparam n1958_s92.INIT=16'h7C00;
  LUT4 n1958_s93 (
    .F(n1958_99),
    .I0(ff_source[0]),
    .I1(n1959_104),
    .I2(n1959_103),
    .I3(n1958_102) 
);
defparam n1958_s93.INIT=16'hBF00;
  LUT4 n1958_s94 (
    .F(n1958_100),
    .I0(ff_source[0]),
    .I1(n1959_103),
    .I2(n1959_104),
    .I3(ff_logical_opration[2]) 
);
defparam n1958_s94.INIT=16'hBF00;
  LUT4 n1958_s95 (
    .F(n1958_101),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[1]),
    .I3(w_status_color[1]) 
);
defparam n1958_s95.INIT=16'h004F;
  LUT4 n1957_s91 (
    .F(n1957_97),
    .I0(n1959_101),
    .I1(n1954_95),
    .I2(w_status_color[2]),
    .I3(n1957_100) 
);
defparam n1957_s91.INIT=16'h0BBB;
  LUT4 n1957_s92 (
    .F(n1957_98),
    .I0(w_status_color[2]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1957_s92.INIT=16'hDEF3;
  LUT3 n1956_s95 (
    .F(n1956_101),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]) 
);
defparam n1956_s95.INIT=8'hE3;
  LUT4 n1956_s96 (
    .F(n1956_102),
    .I0(w_status_color[3]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1956_s96.INIT=16'hDFF3;
  LUT2 n1956_s97 (
    .F(n1956_103),
    .I0(ff_source[3]),
    .I1(ff_logical_opration[2]) 
);
defparam n1956_s97.INIT=4'h1;
  LUT3 n1956_s98 (
    .F(n1956_104),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[2]) 
);
defparam n1956_s98.INIT=8'h04;
  LUT3 n1955_s90 (
    .F(n1955_96),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n566_31) 
);
defparam n1955_s90.INIT=8'hBC;
  LUT3 n1955_s92 (
    .F(n1955_98),
    .I0(n1954_95),
    .I1(n1959_101),
    .I2(w_status_color[4]) 
);
defparam n1955_s92.INIT=8'h0D;
  LUT4 n1955_s93 (
    .F(n1955_99),
    .I0(w_status_color[4]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1955_s93.INIT=16'hDEF3;
  LUT3 n1954_s89 (
    .F(n1954_95),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]) 
);
defparam n1954_s89.INIT=8'h10;
  LUT4 n1954_s90 (
    .F(n1954_96),
    .I0(n1957_100),
    .I1(w_status_color[5]),
    .I2(n1954_97),
    .I3(ff_source[5]) 
);
defparam n1954_s90.INIT=16'hF077;
  LUT4 n1953_s93 (
    .F(n1953_99),
    .I0(w_status_color[6]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1953_s93.INIT=16'hDEF3;
  LUT4 n1952_s92 (
    .F(n1952_98),
    .I0(n1959_101),
    .I1(n1954_95),
    .I2(w_status_color[7]),
    .I3(n1957_100) 
);
defparam n1952_s92.INIT=16'h0BBB;
  LUT4 n1952_s93 (
    .F(n1952_99),
    .I0(w_status_color[7]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1952_s93.INIT=16'hDEF3;
  LUT3 n1952_s94 (
    .F(n1952_100),
    .I0(n1959_101),
    .I1(w_status_color[7]),
    .I2(n590_7) 
);
defparam n1952_s94.INIT=8'h70;
  LUT4 n2068_s15 (
    .F(n2068_20),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[3]) 
);
defparam n2068_s15.INIT=16'hF53C;
  LUT3 n2068_s16 (
    .F(n2068_21),
    .I0(ff_state[2]),
    .I1(ff_state[4]),
    .I2(ff_cache_vram_wdata_7_16) 
);
defparam n2068_s16.INIT=8'h40;
  LUT3 n2068_s17 (
    .F(n2068_22),
    .I0(n2068_23),
    .I1(ff_state[4]),
    .I2(n2065_11) 
);
defparam n2068_s17.INIT=8'h0D;
  LUT4 n2065_s17 (
    .F(n2065_23),
    .I0(w_status_border_position[8]),
    .I1(reg_sx[8]),
    .I2(w_status_border_position[3]),
    .I3(reg_sx[3]) 
);
defparam n2065_s17.INIT=16'h9009;
  LUT4 n2064_s13 (
    .F(n2064_18),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n2064_s13.INIT=16'h6100;
  LUT4 n2070_s19 (
    .F(n2070_22),
    .I0(ff_dy[9]),
    .I1(ff_dy[10]),
    .I2(ff_diy),
    .I3(w_next_dy[11]) 
);
defparam n2070_s19.INIT=16'h1000;
  LUT4 n2070_s20 (
    .F(n2070_23),
    .I0(ff_dy[3]),
    .I1(ff_dy[2]),
    .I2(ff_dy[1]),
    .I3(ff_dy[0]) 
);
defparam n2070_s20.INIT=16'h0001;
  LUT4 n2070_s21 (
    .F(n2070_24),
    .I0(ff_dy[7]),
    .I1(ff_dy[6]),
    .I2(ff_dy[5]),
    .I3(ff_dy[4]) 
);
defparam n2070_s21.INIT=16'h0001;
  LUT3 n2071_s17 (
    .F(n2071_20),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[3]) 
);
defparam n2071_s17.INIT=8'hAC;
  LUT4 n2071_s18 (
    .F(n2071_21),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[4]) 
);
defparam n2071_s18.INIT=16'h438E;
  LUT4 n2073_s19 (
    .F(n2073_22),
    .I0(ff_next_state[0]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n2073_s19.INIT=16'hC073;
  LUT3 n1970_s100 (
    .F(n1970_104),
    .I0(ff_dx[2]),
    .I1(ff_dx[1]),
    .I2(reg_screen_mode[2]) 
);
defparam n1970_s100.INIT=8'hCA;
  LUT4 n1959_s97 (
    .F(n1959_103),
    .I0(ff_source[2]),
    .I1(ff_source[3]),
    .I2(ff_source[4]),
    .I3(ff_source[5]) 
);
defparam n1959_s97.INIT=16'h0001;
  LUT4 n1959_s98 (
    .F(n1959_104),
    .I0(ff_source[1]),
    .I1(ff_source[6]),
    .I2(ff_source[7]),
    .I3(ff_logical_opration[3]) 
);
defparam n1959_s98.INIT=16'h0100;
  LUT4 n1959_s99 (
    .F(n1959_105),
    .I0(w_status_color[0]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1959_s99.INIT=16'hDFF3;
  LUT4 n1958_s96 (
    .F(n1958_102),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_source[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1958_s96.INIT=16'h3EE3;
  LUT2 n1957_s94 (
    .F(n1957_100),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[1]) 
);
defparam n1957_s94.INIT=4'h4;
  LUT4 n1954_s91 (
    .F(n1954_97),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[1]),
    .I2(w_status_color[5]),
    .I3(ff_logical_opration[0]) 
);
defparam n1954_s91.INIT=16'h4100;
  LUT4 n2068_s18 (
    .F(n2068_23),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n2068_s18.INIT=16'h3DFE;
  LUT4 ff_cache_vram_address_17_s13 (
    .F(ff_cache_vram_address_17_18),
    .I0(ff_cache_vram_wdata_7_16),
    .I1(n2070_12),
    .I2(ff_cache_vram_wdata_7_18),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_address_17_s13.INIT=16'hD000;
  LUT4 ff_count_valid_s14 (
    .F(ff_count_valid_20),
    .I0(ff_count_valid_13),
    .I1(ff_cache_vram_valid),
    .I2(ff_state[5]),
    .I3(ff_count_valid_15) 
);
defparam ff_count_valid_s14.INIT=16'h10FF;
  LUT4 ff_dx_8_s5 (
    .F(ff_dx_8_11),
    .I0(n1096_5),
    .I1(ff_maj),
    .I2(n1302_8),
    .I3(ff_sx_9_8) 
);
defparam ff_dx_8_s5.INIT=16'h7F00;
  LUT3 n2072_s20 (
    .F(n2072_24),
    .I0(ff_state[5]),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam n2072_s20.INIT=8'h82;
  LUT4 n1096_s8 (
    .F(n1096_12),
    .I0(ff_nx[8]),
    .I1(ff_nx[9]),
    .I2(n1096_8),
    .I3(ff_nx[10]) 
);
defparam n1096_s8.INIT=16'hEF10;
  LUT4 n1098_s7 (
    .F(n1098_11),
    .I0(reg_nx[7]),
    .I1(reg_nx[6]),
    .I2(reg_nx[5]),
    .I3(n1101_7) 
);
defparam n1098_s7.INIT=16'h0100;
  LUT4 n1244_s2 (
    .F(n1244_6),
    .I0(ff_ny[2]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(ff_ny[3]) 
);
defparam n1244_s2.INIT=16'h01FE;
  LUT3 n1571_s3 (
    .F(n1571_9),
    .I0(n590_7),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[5]) 
);
defparam n1571_s3.INIT=8'h20;
  LUT3 n1572_s3 (
    .F(n1572_9),
    .I0(n590_7),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[4]) 
);
defparam n1572_s3.INIT=8'h20;
  LUT4 n1573_s4 (
    .F(n1573_10),
    .I0(n1574_8),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[3]),
    .I3(n1573_12) 
);
defparam n1573_s4.INIT=16'hFF10;
  LUT4 n1574_s5 (
    .F(n1574_11),
    .I0(n1574_8),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[2]),
    .I3(n1574_13) 
);
defparam n1574_s5.INIT=16'hFF10;
  LUT4 n1956_s99 (
    .F(n1956_106),
    .I0(n1956_95),
    .I1(ff_read_byte[3]),
    .I2(ff_state[5]),
    .I3(n1955_93) 
);
defparam n1956_s99.INIT=16'h0D00;
  LUT4 n1097_s4 (
    .F(n1097_8),
    .I0(ff_nx[8]),
    .I1(n1102_5),
    .I2(n368_9),
    .I3(ff_nx[9]) 
);
defparam n1097_s4.INIT=16'h40BF;
  LUT4 n1100_s4 (
    .F(n1100_8),
    .I0(ff_nx[5]),
    .I1(ff_nx[4]),
    .I2(n1102_5),
    .I3(ff_nx[6]) 
);
defparam n1100_s4.INIT=16'hEF10;
  LUT4 n1105_s6 (
    .F(n1105_10),
    .I0(n1105_7),
    .I1(reg_screen_mode[3]),
    .I2(n566_31),
    .I3(n323_7) 
);
defparam n1105_s6.INIT=16'hCFAA;
  LUT4 n1573_s5 (
    .F(n1573_12),
    .I0(ff_xsel[0]),
    .I1(n566_31),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[7]) 
);
defparam n1573_s5.INIT=16'h0100;
  LUT3 n1569_s3 (
    .F(n1569_9),
    .I0(n590_7),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[7]) 
);
defparam n1569_s3.INIT=8'h20;
  LUT4 n1574_s6 (
    .F(n1574_13),
    .I0(ff_xsel[0]),
    .I1(n566_31),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[6]) 
);
defparam n1574_s6.INIT=16'h0100;
  LUT3 n1570_s3 (
    .F(n1570_9),
    .I0(n590_7),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[6]) 
);
defparam n1570_s3.INIT=8'h20;
  LUT4 n1955_s94 (
    .F(n1955_101),
    .I0(n1959_101),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1955_s94.INIT=16'h5405;
  LUT4 ff_source_7_s5 (
    .F(ff_source_7_10),
    .I0(ff_source_7_8),
    .I1(ff_cache_vram_valid),
    .I2(ff_state[5]),
    .I3(n1998_116) 
);
defparam ff_source_7_s5.INIT=16'h0100;
  LUT4 ff_border_detect_s5 (
    .F(ff_border_detect_9),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam ff_border_detect_s5.INIT=16'h0400;
  LUT4 n2072_s21 (
    .F(n2072_26),
    .I0(n2065_17),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[3]) 
);
defparam n2072_s21.INIT=16'h1000;
  LUT4 n1957_s95 (
    .F(n1957_102),
    .I0(n590_7),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]),
    .I3(n566_31) 
);
defparam n1957_s95.INIT=16'h0450;
  LUT4 n1957_s96 (
    .F(n1957_104),
    .I0(ff_read_byte[2]),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]),
    .I3(n566_31) 
);
defparam n1957_s96.INIT=16'hA20A;
  LUT4 n2993_s1 (
    .F(n2993_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2868_4) 
);
defparam n2993_s1.INIT=16'h4000;
  LUT4 n2728_s1 (
    .F(n2728_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2638_4) 
);
defparam n2728_s1.INIT=16'h4000;
  LUT4 n1520_s1 (
    .F(n1520_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2868_4) 
);
defparam n1520_s1.INIT=16'h4000;
  LUT4 n2064_s14 (
    .F(n2064_20),
    .I0(ff_state[0]),
    .I1(ff_count_valid),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n2064_s14.INIT=16'h0007;
  LUT4 ff_next_state_5_s11 (
    .F(ff_next_state_5_16),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state_5_13),
    .I3(n1995_116) 
);
defparam ff_next_state_5_s11.INIT=16'hFE00;
  LUT3 n1951_s136 (
    .F(n1951_165),
    .I0(n2043_6),
    .I1(ff_dx[8]),
    .I2(n1996_110) 
);
defparam n1951_s136.INIT=8'h40;
  LUT4 n1995_s104 (
    .F(n1995_119),
    .I0(n2043_6),
    .I1(ff_dx[8]),
    .I2(ff_next_state[5]),
    .I3(ff_state[0]) 
);
defparam n1995_s104.INIT=16'hBF00;
  LUT4 n2072_s22 (
    .F(n2072_28),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n2072_s22.INIT=16'hB000;
  LUT3 n2072_s23 (
    .F(n2072_30),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[3]) 
);
defparam n2072_s23.INIT=8'hB0;
  LUT4 ff_transfer_ready_s10 (
    .F(ff_transfer_ready_14),
    .I0(ff_state[3]),
    .I1(ff_read_color_11),
    .I2(ff_state[2]),
    .I3(ff_state[4]) 
);
defparam ff_transfer_ready_s10.INIT=16'h8000;
  LUT3 n2071_s19 (
    .F(n2071_23),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[4]) 
);
defparam n2071_s19.INIT=8'h80;
  LUT4 n2871_s1 (
    .F(n2871_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2868_4) 
);
defparam n2871_s1.INIT=16'h0100;
  LUT4 n2639_s1 (
    .F(n2639_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2638_4) 
);
defparam n2639_s1.INIT=16'h0100;
  LUT4 n1392_s4 (
    .F(n1392_8),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2868_4) 
);
defparam n1392_s4.INIT=16'h1000;
  LUT4 n2729_s1 (
    .F(n2729_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2638_4) 
);
defparam n2729_s1.INIT=16'h1000;
  LUT3 n2070_s22 (
    .F(n2070_26),
    .I0(ff_start),
    .I1(ff_state[5]),
    .I2(ff_state[4]) 
);
defparam n2070_s22.INIT=8'h10;
  LUT4 n2069_s17 (
    .F(n2069_23),
    .I0(ff_start),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(n2069_21) 
);
defparam n2069_s17.INIT=16'h4500;
  LUT4 n1959_s100 (
    .F(n1959_107),
    .I0(n1959_94),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(n1959_96) 
);
defparam n1959_s100.INIT=16'hFF20;
  LUT4 n2068_s19 (
    .F(n2068_25),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[4]),
    .I3(n2068_20) 
);
defparam n2068_s19.INIT=16'hB000;
  LUT3 n1999_s110 (
    .F(n1999_131),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[3]) 
);
defparam n1999_s110.INIT=8'hB0;
  LUT3 ff_cache_vram_valid_s14 (
    .F(ff_cache_vram_valid_20),
    .I0(ff_cache_vram_valid),
    .I1(ff_start),
    .I2(ff_state[5]) 
);
defparam ff_cache_vram_valid_s14.INIT=8'h01;
  LUT4 ff_state_5_s14 (
    .F(ff_state_5_20),
    .I0(w_status_transfer_ready),
    .I1(ff_start),
    .I2(ff_state[5]),
    .I3(ff_transfer_ready_9) 
);
defparam ff_state_5_s14.INIT=16'h0200;
  LUT4 n2868_s2 (
    .F(n2868_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2868_4) 
);
defparam n2868_s2.INIT=16'h1000;
  LUT4 n2638_s2 (
    .F(n2638_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2638_4) 
);
defparam n2638_s2.INIT=16'h1000;
  LUT4 n2073_s20 (
    .F(n2073_24),
    .I0(ff_state[3]),
    .I1(n1392_6),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n2073_s20.INIT=16'h0001;
  LUT4 n2073_s21 (
    .F(n2073_26),
    .I0(n1999_128),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n2073_s21.INIT=16'h0004;
  LUT4 ff_cache_flush_start_s14 (
    .F(ff_cache_flush_start_21),
    .I0(ff_cache_flush_start_23),
    .I1(ff_cache_flush_start_16),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam ff_cache_flush_start_s14.INIT=16'h0001;
  LUT4 ff_cache_flush_start_s15 (
    .F(ff_cache_flush_start_23),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(n2043_6),
    .I3(ff_dx[8]) 
);
defparam ff_cache_flush_start_s15.INIT=16'h0400;
  LUT3 n1995_s105 (
    .F(n1995_121),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]) 
);
defparam n1995_s105.INIT=8'hB0;
  LUT4 n2063_s3 (
    .F(n2063_7),
    .I0(ff_color[0]),
    .I1(w_status_color[0]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n2063_s3.INIT=16'hACAA;
  LUT4 n2062_s3 (
    .F(n2062_7),
    .I0(ff_color[1]),
    .I1(w_status_color[1]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n2062_s3.INIT=16'hACAA;
  LUT4 n2061_s3 (
    .F(n2061_7),
    .I0(ff_color[2]),
    .I1(w_status_color[2]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n2061_s3.INIT=16'hACAA;
  LUT4 n2060_s3 (
    .F(n2060_7),
    .I0(ff_color[3]),
    .I1(w_status_color[3]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n2060_s3.INIT=16'hACAA;
  LUT4 n2059_s3 (
    .F(n2059_7),
    .I0(ff_color[4]),
    .I1(w_status_color[4]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n2059_s3.INIT=16'hACAA;
  LUT4 n2058_s3 (
    .F(n2058_7),
    .I0(ff_color[5]),
    .I1(w_status_color[5]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n2058_s3.INIT=16'hACAA;
  LUT4 n2057_s3 (
    .F(n2057_7),
    .I0(ff_color[6]),
    .I1(w_status_color[6]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n2057_s3.INIT=16'hACAA;
  LUT4 n2056_s5 (
    .F(n2056_9),
    .I0(ff_color[7]),
    .I1(w_status_color[7]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n2056_s5.INIT=16'hACAA;
  LUT4 n1996_s95 (
    .F(n1996_110),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(n1995_115),
    .I3(ff_state[0]) 
);
defparam n1996_s95.INIT=16'h7000;
  LUT3 n1958_s97 (
    .F(n1958_104),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_color[1]) 
);
defparam n1958_s97.INIT=8'h70;
  LUT4 n2001_s94 (
    .F(n2001_99),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(n1995_115) 
);
defparam n2001_s94.INIT=16'h9500;
  LUT4 n1103_s5 (
    .F(n1103_9),
    .I0(n1103_4),
    .I1(n1103_5),
    .I2(ff_start),
    .I3(n622_8) 
);
defparam n1103_s5.INIT=16'hACAA;
  LUT4 n1100_s5 (
    .F(n1100_10),
    .I0(n1100_4),
    .I1(n1100_8),
    .I2(ff_start),
    .I3(n622_8) 
);
defparam n1100_s5.INIT=16'h5C55;
  LUT4 n1099_s5 (
    .F(n1099_9),
    .I0(n1099_4),
    .I1(n1099_5),
    .I2(ff_start),
    .I3(n622_8) 
);
defparam n1099_s5.INIT=16'hACAA;
  LUT4 n1097_s5 (
    .F(n1097_10),
    .I0(n1097_4),
    .I1(n1097_8),
    .I2(ff_start),
    .I3(n622_8) 
);
defparam n1097_s5.INIT=16'h5355;
  LUT4 n1096_s9 (
    .F(n1096_14),
    .I0(n1096_12),
    .I1(ff_start),
    .I2(n622_8),
    .I3(n1096_6) 
);
defparam n1096_s9.INIT=16'h20FF;
  LUT4 n1957_s97 (
    .F(n1957_106),
    .I0(w_status_color[2]),
    .I1(ff_source[0]),
    .I2(n1959_103),
    .I3(n1959_104) 
);
defparam n1957_s97.INIT=16'h2000;
  LUT4 n322_s3 (
    .F(n322_9),
    .I0(w_next_sx[9]),
    .I1(n323_8),
    .I2(n368_4),
    .I3(ff_start) 
);
defparam n322_s3.INIT=16'h00A8;
  LUT3 n2065_s18 (
    .F(n2065_25),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(n2065_18) 
);
defparam n2065_s18.INIT=8'h10;
  LUT4 n1392_s5 (
    .F(n1392_10),
    .I0(ff_state[5]),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(n1392_6) 
);
defparam n1392_s5.INIT=16'h0200;
  LUT4 w_next_2_s3 (
    .F(w_next[2]),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(reg_screen_mode[2]),
    .I3(n2043_6) 
);
defparam w_next_2_s3.INIT=16'h0800;
  LUT3 w_next_1_s3 (
    .F(w_next[1]),
    .I0(reg_screen_mode[2]),
    .I1(n2043_6),
    .I2(w_next[0]) 
);
defparam w_next_1_s3.INIT=8'h0B;
  LUT4 n1101_s6 (
    .F(n1101_10),
    .I0(ff_start),
    .I1(n368_6),
    .I2(n368_7),
    .I3(n368_8) 
);
defparam n1101_s6.INIT=16'h0001;
  LUT4 n1981_s99 (
    .F(n1981_104),
    .I0(ff_state[4]),
    .I1(n1969_103),
    .I2(n1980_99),
    .I3(n566_31) 
);
defparam n1981_s99.INIT=16'h1000;
  LUT4 n1980_s100 (
    .F(n1980_105),
    .I0(n1979_97),
    .I1(n566_31),
    .I2(ff_state[4]),
    .I3(n1969_103) 
);
defparam n1980_s100.INIT=16'h000B;
  LUT3 n1979_s99 (
    .F(n1979_104),
    .I0(n566_31),
    .I1(ff_state[4]),
    .I2(n1969_103) 
);
defparam n1979_s99.INIT=8'h01;
  LUT4 n1970_s101 (
    .F(n1970_106),
    .I0(n1970_100),
    .I1(n1970_101),
    .I2(ff_state[4]),
    .I3(n1969_103) 
);
defparam n1970_s101.INIT=16'hCCCA;
  LUT4 n1577_s4 (
    .F(n1577_10),
    .I0(ff_read_byte[7]),
    .I1(w_cache_vram_rdata[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1577_s4.INIT=16'h0C0A;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_15),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_start) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n1578_s4 (
    .F(n1578_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1578_s4.INIT=16'h0C0A;
  LUT4 n1579_s4 (
    .F(n1579_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1579_s4.INIT=16'h0C0A;
  LUT4 n1580_s4 (
    .F(n1580_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1580_s4.INIT=16'h0C0A;
  LUT4 n1581_s4 (
    .F(n1581_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1581_s4.INIT=16'h0C0A;
  LUT4 n1582_s4 (
    .F(n1582_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1582_s4.INIT=16'h0C0A;
  LUT4 n1583_s4 (
    .F(n1583_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1583_s4.INIT=16'h0C0A;
  LUT4 n1584_s4 (
    .F(n1584_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1584_s4.INIT=16'h0C0A;
  LUT4 n1096_s10 (
    .F(n1096_16),
    .I0(n622_8),
    .I1(GND),
    .I2(ff_nx[10]),
    .I3(n1053_3) 
);
defparam n1096_s10.INIT=16'h1441;
  LUT4 n2067_s10 (
    .F(n2067_16),
    .I0(n1951_165),
    .I1(ff_cache_vram_valid),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n2067_s10.INIT=16'h0001;
  LUT4 ff_next_state_0_s10 (
    .F(ff_next_state_0_15),
    .I0(n2043_6),
    .I1(ff_dx[8]),
    .I2(n1996_110),
    .I3(ff_next_state_5_13) 
);
defparam ff_next_state_0_s10.INIT=16'hBF00;
  LUT4 n2068_s20 (
    .F(n2068_27),
    .I0(ff_start),
    .I1(ff_state[5]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n2068_s20.INIT=16'h4004;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2639_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2639_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2639_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2639_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2639_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2639_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2639_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2639_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2728_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2729_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2729_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2729_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2729_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2729_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2729_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2729_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2729_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_10_s0 (
    .Q(reg_nx[10]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2868_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_9_s0 (
    .Q(reg_nx[9]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2868_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_8_s0 (
    .Q(reg_nx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2868_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_7_s0 (
    .Q(reg_nx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2871_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_6_s0 (
    .Q(reg_nx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2871_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_5_s0 (
    .Q(reg_nx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2871_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_4_s0 (
    .Q(reg_nx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2871_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_3_s0 (
    .Q(reg_nx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2871_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_2_s0 (
    .Q(reg_nx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2871_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_1_s0 (
    .Q(reg_nx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2871_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_0_s0 (
    .Q(reg_nx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2871_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_maj_s0 (
    .Q(ff_maj),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2993_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_eq_s0 (
    .Q(ff_eq),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2993_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_dix_s0 (
    .Q(ff_dix),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2993_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_diy_s0 (
    .Q(ff_diy),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2993_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1520_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1520_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1520_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1520_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1520_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1520_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1520_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1520_5),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n1520_5),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_17_s0 (
    .Q(ff_cache_vram_address[17]),
    .D(n1969_100),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n1970_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n1971_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n1972_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n1973_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n1974_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n1975_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n1976_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n1977_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n1978_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n1979_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n1980_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n1981_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n1982_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n1983_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n1984_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n1985_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n1986_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n1951_160),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n1952_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n1953_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n1954_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n1955_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n1956_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n1957_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n1958_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n1959_107),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(n2056_9),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(n2057_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(n2058_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(n2059_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(n2060_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(n2061_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(n2062_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(n2063_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n1995_112),
    .CLK(clk85m),
    .CE(ff_next_state_3_12) 
);
  DFFE ff_next_state_4_s0 (
    .Q(ff_next_state[4]),
    .D(n1996_107),
    .CLK(clk85m),
    .CE(ff_next_state_3_12) 
);
  DFFE ff_next_state_3_s0 (
    .Q(ff_next_state[3]),
    .D(n1997_126),
    .CLK(clk85m),
    .CE(ff_next_state_3_12) 
);
  DFFE ff_next_state_2_s0 (
    .Q(ff_next_state[2]),
    .D(n1998_114),
    .CLK(clk85m),
    .CE(ff_next_state_3_12) 
);
  DFFE ff_next_state_1_s0 (
    .Q(ff_next_state[1]),
    .D(n1999_127),
    .CLK(clk85m),
    .CE(ff_next_state_1_12) 
);
  DFFE ff_next_state_0_s0 (
    .Q(ff_next_state[0]),
    .D(n2000_113),
    .CLK(clk85m),
    .CE(ff_next_state_1_12) 
);
  DFFE ff_xsel_1_s0 (
    .Q(ff_xsel[1]),
    .D(n2001_96),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFE ff_xsel_0_s0 (
    .Q(ff_xsel[0]),
    .D(n2002_95),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2638_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_9_s1 (
    .Q(ff_sx[9]),
    .D(n322_9),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_9_s1.INIT=1'b0;
  DFFCE ff_sx_8_s1 (
    .Q(w_status_border_position[8]),
    .D(n323_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_8_s1.INIT=1'b0;
  DFFCE ff_sx_7_s1 (
    .Q(w_status_border_position[7]),
    .D(n324_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_7_s1.INIT=1'b0;
  DFFCE ff_sx_6_s1 (
    .Q(w_status_border_position[6]),
    .D(n325_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_6_s1.INIT=1'b0;
  DFFCE ff_sx_5_s1 (
    .Q(w_status_border_position[5]),
    .D(n326_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_5_s1.INIT=1'b0;
  DFFCE ff_sx_4_s1 (
    .Q(w_status_border_position[4]),
    .D(n327_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_4_s1.INIT=1'b0;
  DFFCE ff_sx_3_s1 (
    .Q(w_status_border_position[3]),
    .D(n328_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_3_s1.INIT=1'b0;
  DFFCE ff_sx_2_s1 (
    .Q(w_status_border_position[2]),
    .D(n329_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_2_s1.INIT=1'b0;
  DFFCE ff_sx_1_s1 (
    .Q(w_status_border_position[1]),
    .D(n330_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_1_s1.INIT=1'b0;
  DFFCE ff_sx_0_s1 (
    .Q(w_status_border_position[0]),
    .D(n331_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_0_s1.INIT=1'b0;
  DFFCE ff_sy_10_s1 (
    .Q(ff_sy[10]),
    .D(n416_3),
    .CLK(clk85m),
    .CE(n368_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_10_s1.INIT=1'b0;
  DFFCE ff_sy_9_s1 (
    .Q(ff_sy[9]),
    .D(n417_3),
    .CLK(clk85m),
    .CE(n368_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_9_s1.INIT=1'b0;
  DFFCE ff_sy_8_s1 (
    .Q(ff_sy[8]),
    .D(n418_3),
    .CLK(clk85m),
    .CE(n368_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_8_s1.INIT=1'b0;
  DFFCE ff_sy_7_s1 (
    .Q(ff_sy[7]),
    .D(n419_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_7_s1.INIT=1'b0;
  DFFCE ff_sy_6_s1 (
    .Q(ff_sy[6]),
    .D(n420_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_6_s1.INIT=1'b0;
  DFFCE ff_sy_5_s1 (
    .Q(ff_sy[5]),
    .D(n421_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_5_s1.INIT=1'b0;
  DFFCE ff_sy_4_s1 (
    .Q(ff_sy[4]),
    .D(n422_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_4_s1.INIT=1'b0;
  DFFCE ff_sy_3_s1 (
    .Q(ff_sy[3]),
    .D(n423_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_3_s1.INIT=1'b0;
  DFFCE ff_sy_2_s1 (
    .Q(ff_sy[2]),
    .D(n424_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_2_s1.INIT=1'b0;
  DFFCE ff_sy_1_s1 (
    .Q(ff_sy[1]),
    .D(n425_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_1_s1.INIT=1'b0;
  DFFCE ff_sy_0_s1 (
    .Q(ff_sy[0]),
    .D(n426_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_0_s1.INIT=1'b0;
  DFFCE ff_dy_10_s1 (
    .Q(ff_dy[10]),
    .D(n748_3),
    .CLK(clk85m),
    .CE(n660_2),
    .CLEAR(n36_6) 
);
defparam ff_dy_10_s1.INIT=1'b0;
  DFFCE ff_dy_9_s1 (
    .Q(ff_dy[9]),
    .D(n749_3),
    .CLK(clk85m),
    .CE(n660_2),
    .CLEAR(n36_6) 
);
defparam ff_dy_9_s1.INIT=1'b0;
  DFFCE ff_dy_8_s1 (
    .Q(ff_dy[8]),
    .D(n750_3),
    .CLK(clk85m),
    .CE(n660_2),
    .CLEAR(n36_6) 
);
defparam ff_dy_8_s1.INIT=1'b0;
  DFFCE ff_dy_7_s1 (
    .Q(ff_dy[7]),
    .D(n751_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_7_s1.INIT=1'b0;
  DFFCE ff_dy_6_s1 (
    .Q(ff_dy[6]),
    .D(n752_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_6_s1.INIT=1'b0;
  DFFCE ff_dy_5_s1 (
    .Q(ff_dy[5]),
    .D(n753_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_5_s1.INIT=1'b0;
  DFFCE ff_dy_4_s1 (
    .Q(ff_dy[4]),
    .D(n754_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_4_s1.INIT=1'b0;
  DFFCE ff_dy_3_s1 (
    .Q(ff_dy[3]),
    .D(n755_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_3_s1.INIT=1'b0;
  DFFCE ff_dy_2_s1 (
    .Q(ff_dy[2]),
    .D(n756_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_2_s1.INIT=1'b0;
  DFFCE ff_dy_1_s1 (
    .Q(ff_dy[1]),
    .D(n757_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_1_s1.INIT=1'b0;
  DFFCE ff_dy_0_s1 (
    .Q(ff_dy[0]),
    .D(n758_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_0_s1.INIT=1'b0;
  DFFCE ff_nx_10_s1 (
    .Q(ff_nx[10]),
    .D(n1096_14),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_10_s1.INIT=1'b0;
  DFFCE ff_nx_9_s1 (
    .Q(ff_nx[9]),
    .D(n1097_10),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_9_s1.INIT=1'b0;
  DFFCE ff_nx_8_s1 (
    .Q(ff_nx[8]),
    .D(n1098_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_8_s1.INIT=1'b0;
  DFFCE ff_nx_7_s1 (
    .Q(ff_nx[7]),
    .D(n1099_9),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_7_s1.INIT=1'b0;
  DFFCE ff_nx_6_s1 (
    .Q(ff_nx[6]),
    .D(n1100_10),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_6_s1.INIT=1'b0;
  DFFCE ff_nx_5_s1 (
    .Q(ff_nx[5]),
    .D(n1101_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_5_s1.INIT=1'b0;
  DFFCE ff_nx_4_s1 (
    .Q(ff_nx[4]),
    .D(n1102_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_4_s1.INIT=1'b0;
  DFFCE ff_nx_3_s1 (
    .Q(ff_nx[3]),
    .D(n1103_9),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_3_s1.INIT=1'b0;
  DFFCE ff_nx_2_s1 (
    .Q(ff_nx[2]),
    .D(n1104_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_2_s1.INIT=1'b0;
  DFFCE ff_nx_1_s1 (
    .Q(ff_nx[1]),
    .D(n1105_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_1_s1.INIT=1'b0;
  DFFCE ff_nx_0_s1 (
    .Q(ff_nx[0]),
    .D(n1106_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_0_s1.INIT=1'b0;
  DFFCE ff_ny_10_s1 (
    .Q(ff_ny[10]),
    .D(n1237_3),
    .CLK(clk85m),
    .CE(n1145_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_10_s1.INIT=1'b0;
  DFFCE ff_ny_9_s1 (
    .Q(ff_ny[9]),
    .D(n1238_3),
    .CLK(clk85m),
    .CE(n1145_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_9_s1.INIT=1'b0;
  DFFCE ff_ny_8_s1 (
    .Q(ff_ny[8]),
    .D(n1239_3),
    .CLK(clk85m),
    .CE(n1145_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_8_s1.INIT=1'b0;
  DFFCE ff_ny_7_s1 (
    .Q(ff_ny[7]),
    .D(n1240_3),
    .CLK(clk85m),
    .CE(n1148_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_7_s1.INIT=1'b0;
  DFFCE ff_ny_6_s1 (
    .Q(ff_ny[6]),
    .D(n1241_3),
    .CLK(clk85m),
    .CE(n1148_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_6_s1.INIT=1'b0;
  DFFCE ff_ny_5_s1 (
    .Q(ff_ny[5]),
    .D(n1242_3),
    .CLK(clk85m),
    .CE(n1148_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_5_s1.INIT=1'b0;
  DFFCE ff_ny_4_s1 (
    .Q(ff_ny[4]),
    .D(n1243_3),
    .CLK(clk85m),
    .CE(n1148_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_4_s1.INIT=1'b0;
  DFFCE ff_ny_3_s1 (
    .Q(ff_ny[3]),
    .D(n1244_3),
    .CLK(clk85m),
    .CE(n1148_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_3_s1.INIT=1'b0;
  DFFCE ff_ny_2_s1 (
    .Q(ff_ny[2]),
    .D(n1245_3),
    .CLK(clk85m),
    .CE(n1148_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_2_s1.INIT=1'b0;
  DFFCE ff_ny_1_s1 (
    .Q(ff_ny[1]),
    .D(n1246_3),
    .CLK(clk85m),
    .CE(n1148_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_1_s1.INIT=1'b0;
  DFFCE ff_ny_0_s1 (
    .Q(ff_ny[0]),
    .D(n1247_3),
    .CLK(clk85m),
    .CE(n1148_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_0_s1.INIT=1'b0;
  DFFCE ff_nyb_11_s1 (
    .Q(ff_nyb[11]),
    .D(n1301_7),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_11_s1.INIT=1'b0;
  DFFCE ff_nyb_10_s1 (
    .Q(ff_nyb[10]),
    .D(n1302_7),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_10_s1.INIT=1'b0;
  DFFCE ff_nyb_9_s1 (
    .Q(ff_nyb[9]),
    .D(n1303_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_9_s1.INIT=1'b0;
  DFFCE ff_nyb_8_s1 (
    .Q(ff_nyb[8]),
    .D(n1304_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_8_s1.INIT=1'b0;
  DFFCE ff_nyb_7_s1 (
    .Q(ff_nyb[7]),
    .D(n1305_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_7_s1.INIT=1'b0;
  DFFCE ff_nyb_6_s1 (
    .Q(ff_nyb[6]),
    .D(n1306_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_6_s1.INIT=1'b0;
  DFFCE ff_nyb_5_s1 (
    .Q(ff_nyb[5]),
    .D(n1307_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_5_s1.INIT=1'b0;
  DFFCE ff_nyb_4_s1 (
    .Q(ff_nyb[4]),
    .D(n1308_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_4_s1.INIT=1'b0;
  DFFCE ff_nyb_3_s1 (
    .Q(ff_nyb[3]),
    .D(n1309_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_3_s1.INIT=1'b0;
  DFFCE ff_nyb_2_s1 (
    .Q(ff_nyb[2]),
    .D(n1310_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_2_s1.INIT=1'b0;
  DFFCE ff_nyb_1_s1 (
    .Q(ff_nyb[1]),
    .D(n1311_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_1_s1.INIT=1'b0;
  DFFCE ff_nyb_0_s1 (
    .Q(ff_nyb[0]),
    .D(n1312_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_0_s1.INIT=1'b0;
  DFFCE ff_color_7_s1 (
    .Q(ff_color[7]),
    .D(n1410_3),
    .CLK(clk85m),
    .CE(n1392_3),
    .CLEAR(n36_6) 
);
defparam ff_color_7_s1.INIT=1'b0;
  DFFCE ff_color_6_s1 (
    .Q(ff_color[6]),
    .D(n1411_3),
    .CLK(clk85m),
    .CE(n1392_3),
    .CLEAR(n36_6) 
);
defparam ff_color_6_s1.INIT=1'b0;
  DFFCE ff_color_5_s1 (
    .Q(ff_color[5]),
    .D(n1412_3),
    .CLK(clk85m),
    .CE(n1392_3),
    .CLEAR(n36_6) 
);
defparam ff_color_5_s1.INIT=1'b0;
  DFFCE ff_color_4_s1 (
    .Q(ff_color[4]),
    .D(n1413_3),
    .CLK(clk85m),
    .CE(n1392_3),
    .CLEAR(n36_6) 
);
defparam ff_color_4_s1.INIT=1'b0;
  DFFCE ff_color_3_s1 (
    .Q(ff_color[3]),
    .D(n1414_3),
    .CLK(clk85m),
    .CE(n1392_3),
    .CLEAR(n36_6) 
);
defparam ff_color_3_s1.INIT=1'b0;
  DFFCE ff_color_2_s1 (
    .Q(ff_color[2]),
    .D(n1415_3),
    .CLK(clk85m),
    .CE(n1392_3),
    .CLEAR(n36_6) 
);
defparam ff_color_2_s1.INIT=1'b0;
  DFFCE ff_color_1_s1 (
    .Q(ff_color[1]),
    .D(n1416_3),
    .CLK(clk85m),
    .CE(n1392_3),
    .CLEAR(n36_6) 
);
defparam ff_color_1_s1.INIT=1'b0;
  DFFCE ff_color_0_s1 (
    .Q(ff_color[0]),
    .D(n1417_3),
    .CLK(clk85m),
    .CE(n1392_3),
    .CLEAR(n36_6) 
);
defparam ff_color_0_s1.INIT=1'b0;
  DFFCE ff_read_color_s1 (
    .Q(ff_read_color),
    .D(n1433_9),
    .CLK(clk85m),
    .CE(ff_read_color_8),
    .CLEAR(n36_6) 
);
defparam ff_read_color_s1.INIT=1'b0;
  DFFCE ff_transfer_ready_s1 (
    .Q(w_status_transfer_ready),
    .D(n1480_8),
    .CLK(clk85m),
    .CE(ff_transfer_ready_6),
    .CLEAR(n36_6) 
);
defparam ff_transfer_ready_s1.INIT=1'b0;
  DFFCE ff_command_execute_s1 (
    .Q(w_status_command_execute),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_execute_6),
    .CLEAR(n36_6) 
);
defparam ff_command_execute_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n1569_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n1570_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n1571_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n1572_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n1573_10),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n1574_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_read_pixel_1_s1 (
    .Q(w_status_color[1]),
    .D(n1575_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s1.INIT=1'b0;
  DFFCE ff_read_pixel_0_s1 (
    .Q(w_status_color[0]),
    .D(n1576_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s1.INIT=1'b0;
  DFFCE ff_dx_8_s1 (
    .Q(ff_dx[8]),
    .D(n622_6),
    .CLK(clk85m),
    .CE(ff_dx_8_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_7_s1 (
    .Q(ff_dx[7]),
    .D(n623_6),
    .CLK(clk85m),
    .CE(ff_dx_8_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_6_s1 (
    .Q(ff_dx[6]),
    .D(n624_6),
    .CLK(clk85m),
    .CE(ff_dx_8_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_5_s1 (
    .Q(ff_dx[5]),
    .D(n625_6),
    .CLK(clk85m),
    .CE(ff_dx_8_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_4_s1 (
    .Q(ff_dx[4]),
    .D(n626_6),
    .CLK(clk85m),
    .CE(ff_dx_8_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_3_s1 (
    .Q(ff_dx[3]),
    .D(n627_6),
    .CLK(clk85m),
    .CE(ff_dx_8_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_2_s1 (
    .Q(ff_dx[2]),
    .D(n628_6),
    .CLK(clk85m),
    .CE(ff_dx_8_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_1_s1 (
    .Q(ff_dx[1]),
    .D(n629_6),
    .CLK(clk85m),
    .CE(ff_dx_8_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_0_s1 (
    .Q(ff_dx[0]),
    .D(n630_6),
    .CLK(clk85m),
    .CE(ff_dx_8_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_s1 (
    .Q(w_status_border_detect),
    .D(w_cache_flush_end),
    .CLK(clk85m),
    .CE(ff_border_detect_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n2068_13),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s1 (
    .Q(ff_state[4]),
    .D(n2069_12),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n2070_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n2071_9),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n2072_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n2073_10),
    .CLK(clk85m),
    .CE(ff_state_0_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s1 (
    .Q(ff_cache_flush_start),
    .D(n2066_12),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s1 (
    .Q(ff_cache_vram_valid),
    .D(n2067_16),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_valid_s1 (
    .Q(ff_count_valid),
    .D(n2064_13),
    .CLK(clk85m),
    .CE(ff_count_valid_20),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_request_s1 (
    .Q(ff_border_detect_request),
    .D(n2065_10),
    .CLK(clk85m),
    .CE(n2065_8),
    .CLEAR(n36_6) 
);
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n1577_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n1578_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n1579_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n1580_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n1581_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n1582_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n1583_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n1584_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  ALU \w_next_sx[0]_1_s  (
    .SUM(w_next_sx[0]),
    .COUT(\w_next_sx[0]_1_1 ),
    .I0(w_status_border_position[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_sx[0]_1_s .ALU_MODE=2;
  ALU \w_next_sx[1]_1_s  (
    .SUM(w_next_sx[1]),
    .COUT(\w_next_sx[1]_1_1 ),
    .I0(w_status_border_position[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[0]_1_1 ) 
);
defparam \w_next_sx[1]_1_s .ALU_MODE=2;
  ALU \w_next_sx[2]_1_s  (
    .SUM(w_next_sx[2]),
    .COUT(\w_next_sx[2]_1_1 ),
    .I0(w_status_border_position[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[1]_1_1 ) 
);
defparam \w_next_sx[2]_1_s .ALU_MODE=2;
  ALU \w_next_sx[3]_1_s  (
    .SUM(w_next_sx[3]),
    .COUT(\w_next_sx[3]_1_1 ),
    .I0(w_status_border_position[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[2]_1_1 ) 
);
defparam \w_next_sx[3]_1_s .ALU_MODE=2;
  ALU \w_next_sx[4]_1_s  (
    .SUM(w_next_sx[4]),
    .COUT(\w_next_sx[4]_1_1 ),
    .I0(w_status_border_position[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[3]_1_1 ) 
);
defparam \w_next_sx[4]_1_s .ALU_MODE=2;
  ALU \w_next_sx[5]_1_s  (
    .SUM(w_next_sx[5]),
    .COUT(\w_next_sx[5]_1_1 ),
    .I0(w_status_border_position[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[4]_1_1 ) 
);
defparam \w_next_sx[5]_1_s .ALU_MODE=2;
  ALU \w_next_sx[6]_1_s  (
    .SUM(w_next_sx[6]),
    .COUT(\w_next_sx[6]_1_1 ),
    .I0(w_status_border_position[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[5]_1_1 ) 
);
defparam \w_next_sx[6]_1_s .ALU_MODE=2;
  ALU \w_next_sx[7]_1_s  (
    .SUM(w_next_sx[7]),
    .COUT(\w_next_sx[7]_1_1 ),
    .I0(w_status_border_position[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[6]_1_1 ) 
);
defparam \w_next_sx[7]_1_s .ALU_MODE=2;
  ALU \w_next_sx[8]_1_s  (
    .SUM(w_next_sx[8]),
    .COUT(\w_next_sx[8]_1_1 ),
    .I0(w_status_border_position[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[7]_1_1 ) 
);
defparam \w_next_sx[8]_1_s .ALU_MODE=2;
  ALU \w_next_sx[9]_1_s  (
    .SUM(w_next_sx[9]),
    .COUT(\w_next_sx[9]_1_0_COUT ),
    .I0(ff_sx[9]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[8]_1_1 ) 
);
defparam \w_next_sx[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[0]_1_s  (
    .SUM(w_next_sy[0]),
    .COUT(\w_next_sy[0]_1_1 ),
    .I0(ff_sy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_sy[0]_1_s .ALU_MODE=2;
  ALU \w_next_sy[1]_1_s  (
    .SUM(w_next_sy[1]),
    .COUT(\w_next_sy[1]_1_1 ),
    .I0(ff_sy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[0]_1_1 ) 
);
defparam \w_next_sy[1]_1_s .ALU_MODE=2;
  ALU \w_next_sy[2]_1_s  (
    .SUM(w_next_sy[2]),
    .COUT(\w_next_sy[2]_1_1 ),
    .I0(ff_sy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[1]_1_1 ) 
);
defparam \w_next_sy[2]_1_s .ALU_MODE=2;
  ALU \w_next_sy[3]_1_s  (
    .SUM(w_next_sy[3]),
    .COUT(\w_next_sy[3]_1_1 ),
    .I0(ff_sy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[2]_1_1 ) 
);
defparam \w_next_sy[3]_1_s .ALU_MODE=2;
  ALU \w_next_sy[4]_1_s  (
    .SUM(w_next_sy[4]),
    .COUT(\w_next_sy[4]_1_1 ),
    .I0(ff_sy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[3]_1_1 ) 
);
defparam \w_next_sy[4]_1_s .ALU_MODE=2;
  ALU \w_next_sy[5]_1_s  (
    .SUM(w_next_sy[5]),
    .COUT(\w_next_sy[5]_1_1 ),
    .I0(ff_sy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[4]_1_1 ) 
);
defparam \w_next_sy[5]_1_s .ALU_MODE=2;
  ALU \w_next_sy[6]_1_s  (
    .SUM(w_next_sy[6]),
    .COUT(\w_next_sy[6]_1_1 ),
    .I0(ff_sy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[5]_1_1 ) 
);
defparam \w_next_sy[6]_1_s .ALU_MODE=2;
  ALU \w_next_sy[7]_1_s  (
    .SUM(w_next_sy[7]),
    .COUT(\w_next_sy[7]_1_1 ),
    .I0(ff_sy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[6]_1_1 ) 
);
defparam \w_next_sy[7]_1_s .ALU_MODE=2;
  ALU \w_next_sy[8]_1_s  (
    .SUM(w_next_sy[8]),
    .COUT(\w_next_sy[8]_1_1 ),
    .I0(ff_sy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[7]_1_1 ) 
);
defparam \w_next_sy[8]_1_s .ALU_MODE=2;
  ALU \w_next_sy[9]_1_s  (
    .SUM(w_next_sy[9]),
    .COUT(\w_next_sy[9]_1_1 ),
    .I0(ff_sy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[8]_1_1 ) 
);
defparam \w_next_sy[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[10]_1_s  (
    .SUM(w_next_sy[10]),
    .COUT(\w_next_sy[10]_1_0_COUT ),
    .I0(ff_sy[10]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[9]_1_1 ) 
);
defparam \w_next_sy[10]_1_s .ALU_MODE=2;
  ALU \w_next_dx[0]_1_s  (
    .SUM(w_next_dx[0]),
    .COUT(\w_next_dx[0]_1_1 ),
    .I0(ff_dx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_dx[0]_1_s .ALU_MODE=2;
  ALU \w_next_dx[1]_1_s  (
    .SUM(w_next_dx[1]),
    .COUT(\w_next_dx[1]_1_1 ),
    .I0(ff_dx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[0]_1_1 ) 
);
defparam \w_next_dx[1]_1_s .ALU_MODE=2;
  ALU \w_next_dx[2]_1_s  (
    .SUM(w_next_dx[2]),
    .COUT(\w_next_dx[2]_1_1 ),
    .I0(ff_dx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[1]_1_1 ) 
);
defparam \w_next_dx[2]_1_s .ALU_MODE=2;
  ALU \w_next_dx[3]_1_s  (
    .SUM(w_next_dx[3]),
    .COUT(\w_next_dx[3]_1_1 ),
    .I0(ff_dx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[2]_1_1 ) 
);
defparam \w_next_dx[3]_1_s .ALU_MODE=2;
  ALU \w_next_dx[4]_1_s  (
    .SUM(w_next_dx[4]),
    .COUT(\w_next_dx[4]_1_1 ),
    .I0(ff_dx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[3]_1_1 ) 
);
defparam \w_next_dx[4]_1_s .ALU_MODE=2;
  ALU \w_next_dx[5]_1_s  (
    .SUM(w_next_dx[5]),
    .COUT(\w_next_dx[5]_1_1 ),
    .I0(ff_dx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[4]_1_1 ) 
);
defparam \w_next_dx[5]_1_s .ALU_MODE=2;
  ALU \w_next_dx[6]_1_s  (
    .SUM(w_next_dx[6]),
    .COUT(\w_next_dx[6]_1_1 ),
    .I0(ff_dx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[5]_1_1 ) 
);
defparam \w_next_dx[6]_1_s .ALU_MODE=2;
  ALU \w_next_dx[7]_1_s  (
    .SUM(w_next_dx[7]),
    .COUT(\w_next_dx[7]_1_1 ),
    .I0(ff_dx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[6]_1_1 ) 
);
defparam \w_next_dx[7]_1_s .ALU_MODE=2;
  ALU \w_next_dx[8]_1_s  (
    .SUM(w_next_dx[8]),
    .COUT(\w_next_dx[8]_1_1 ),
    .I0(ff_dx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[7]_1_1 ) 
);
defparam \w_next_dx[8]_1_s .ALU_MODE=2;
  ALU \w_next_dx[9]_1_s  (
    .SUM(w_next_dx[9]),
    .COUT(\w_next_dx[9]_1_0_COUT ),
    .I0(GND),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[8]_1_1 ) 
);
defparam \w_next_dx[9]_1_s .ALU_MODE=2;
  ALU \w_next_dy[0]_1_s  (
    .SUM(w_next_dy[0]),
    .COUT(\w_next_dy[0]_1_1 ),
    .I0(ff_dy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_dy[0]_1_s .ALU_MODE=2;
  ALU \w_next_dy[1]_1_s  (
    .SUM(w_next_dy[1]),
    .COUT(\w_next_dy[1]_1_1 ),
    .I0(ff_dy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[0]_1_1 ) 
);
defparam \w_next_dy[1]_1_s .ALU_MODE=2;
  ALU \w_next_dy[2]_1_s  (
    .SUM(w_next_dy[2]),
    .COUT(\w_next_dy[2]_1_1 ),
    .I0(ff_dy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[1]_1_1 ) 
);
defparam \w_next_dy[2]_1_s .ALU_MODE=2;
  ALU \w_next_dy[3]_1_s  (
    .SUM(w_next_dy[3]),
    .COUT(\w_next_dy[3]_1_1 ),
    .I0(ff_dy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[2]_1_1 ) 
);
defparam \w_next_dy[3]_1_s .ALU_MODE=2;
  ALU \w_next_dy[4]_1_s  (
    .SUM(w_next_dy[4]),
    .COUT(\w_next_dy[4]_1_1 ),
    .I0(ff_dy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[3]_1_1 ) 
);
defparam \w_next_dy[4]_1_s .ALU_MODE=2;
  ALU \w_next_dy[5]_1_s  (
    .SUM(w_next_dy[5]),
    .COUT(\w_next_dy[5]_1_1 ),
    .I0(ff_dy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[4]_1_1 ) 
);
defparam \w_next_dy[5]_1_s .ALU_MODE=2;
  ALU \w_next_dy[6]_1_s  (
    .SUM(w_next_dy[6]),
    .COUT(\w_next_dy[6]_1_1 ),
    .I0(ff_dy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[5]_1_1 ) 
);
defparam \w_next_dy[6]_1_s .ALU_MODE=2;
  ALU \w_next_dy[7]_1_s  (
    .SUM(w_next_dy[7]),
    .COUT(\w_next_dy[7]_1_1 ),
    .I0(ff_dy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[6]_1_1 ) 
);
defparam \w_next_dy[7]_1_s .ALU_MODE=2;
  ALU \w_next_dy[8]_1_s  (
    .SUM(w_next_dy[8]),
    .COUT(\w_next_dy[8]_1_1 ),
    .I0(ff_dy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[7]_1_1 ) 
);
defparam \w_next_dy[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[9]_1_s  (
    .SUM(w_next_dy[9]),
    .COUT(\w_next_dy[9]_1_1 ),
    .I0(ff_dy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[8]_1_1 ) 
);
defparam \w_next_dy[9]_1_s .ALU_MODE=2;
  ALU \w_next_dy[10]_1_s  (
    .SUM(w_next_dy[10]),
    .COUT(\w_next_dy[10]_1_1 ),
    .I0(ff_dy[10]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[9]_1_1 ) 
);
defparam \w_next_dy[10]_1_s .ALU_MODE=2;
  ALU \w_next_dy[11]_1_s  (
    .SUM(w_next_dy[11]),
    .COUT(\w_next_dy[11]_1_0_COUT ),
    .I0(GND),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[10]_1_1 ) 
);
defparam \w_next_dy[11]_1_s .ALU_MODE=2;
  ALU n1276_s (
    .SUM(n1276_1),
    .COUT(n1276_2),
    .I0(w_next_nyb[0]),
    .I1(reg_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1276_s.ALU_MODE=0;
  ALU n1275_s (
    .SUM(n1275_1),
    .COUT(n1275_2),
    .I0(w_next_nyb[1]),
    .I1(reg_nx[1]),
    .I3(GND),
    .CIN(n1276_2) 
);
defparam n1275_s.ALU_MODE=0;
  ALU n1274_s (
    .SUM(n1274_1),
    .COUT(n1274_2),
    .I0(w_next_nyb[2]),
    .I1(reg_nx[2]),
    .I3(GND),
    .CIN(n1275_2) 
);
defparam n1274_s.ALU_MODE=0;
  ALU n1273_s (
    .SUM(n1273_1),
    .COUT(n1273_2),
    .I0(w_next_nyb[3]),
    .I1(reg_nx[3]),
    .I3(GND),
    .CIN(n1274_2) 
);
defparam n1273_s.ALU_MODE=0;
  ALU n1272_s (
    .SUM(n1272_1),
    .COUT(n1272_2),
    .I0(w_next_nyb[4]),
    .I1(reg_nx[4]),
    .I3(GND),
    .CIN(n1273_2) 
);
defparam n1272_s.ALU_MODE=0;
  ALU n1271_s (
    .SUM(n1271_1),
    .COUT(n1271_2),
    .I0(w_next_nyb[5]),
    .I1(reg_nx[5]),
    .I3(GND),
    .CIN(n1272_2) 
);
defparam n1271_s.ALU_MODE=0;
  ALU n1270_s (
    .SUM(n1270_1),
    .COUT(n1270_2),
    .I0(w_next_nyb[6]),
    .I1(reg_nx[6]),
    .I3(GND),
    .CIN(n1271_2) 
);
defparam n1270_s.ALU_MODE=0;
  ALU n1269_s (
    .SUM(n1269_1),
    .COUT(n1269_2),
    .I0(w_next_nyb[7]),
    .I1(reg_nx[7]),
    .I3(GND),
    .CIN(n1270_2) 
);
defparam n1269_s.ALU_MODE=0;
  ALU n1268_s (
    .SUM(n1268_1),
    .COUT(n1268_2),
    .I0(w_next_nyb[8]),
    .I1(reg_nx[8]),
    .I3(GND),
    .CIN(n1269_2) 
);
defparam n1268_s.ALU_MODE=0;
  ALU n1267_s (
    .SUM(n1267_1),
    .COUT(n1267_2),
    .I0(w_next_nyb[9]),
    .I1(reg_nx[9]),
    .I3(GND),
    .CIN(n1268_2) 
);
defparam n1267_s.ALU_MODE=0;
  ALU n1266_s (
    .SUM(n1266_1),
    .COUT(n1266_2),
    .I0(w_next_nyb[10]),
    .I1(reg_nx[10]),
    .I3(GND),
    .CIN(n1267_2) 
);
defparam n1266_s.ALU_MODE=0;
  ALU n1265_s (
    .SUM(n1265_1),
    .COUT(n1265_0_COUT),
    .I0(w_next_nyb[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n1266_2) 
);
defparam n1265_s.ALU_MODE=0;
  ALU w_next_nyb_0_s (
    .SUM(w_next_nyb[0]),
    .COUT(w_next_nyb_0_3),
    .I0(ff_nyb[0]),
    .I1(ff_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_next_nyb_0_s.ALU_MODE=1;
  ALU w_next_nyb_1_s (
    .SUM(w_next_nyb[1]),
    .COUT(w_next_nyb_1_3),
    .I0(ff_nyb[1]),
    .I1(ff_ny[1]),
    .I3(GND),
    .CIN(w_next_nyb_0_3) 
);
defparam w_next_nyb_1_s.ALU_MODE=1;
  ALU w_next_nyb_2_s (
    .SUM(w_next_nyb[2]),
    .COUT(w_next_nyb_2_3),
    .I0(ff_nyb[2]),
    .I1(ff_ny[2]),
    .I3(GND),
    .CIN(w_next_nyb_1_3) 
);
defparam w_next_nyb_2_s.ALU_MODE=1;
  ALU w_next_nyb_3_s (
    .SUM(w_next_nyb[3]),
    .COUT(w_next_nyb_3_3),
    .I0(ff_nyb[3]),
    .I1(ff_ny[3]),
    .I3(GND),
    .CIN(w_next_nyb_2_3) 
);
defparam w_next_nyb_3_s.ALU_MODE=1;
  ALU w_next_nyb_4_s (
    .SUM(w_next_nyb[4]),
    .COUT(w_next_nyb_4_3),
    .I0(ff_nyb[4]),
    .I1(ff_ny[4]),
    .I3(GND),
    .CIN(w_next_nyb_3_3) 
);
defparam w_next_nyb_4_s.ALU_MODE=1;
  ALU w_next_nyb_5_s (
    .SUM(w_next_nyb[5]),
    .COUT(w_next_nyb_5_3),
    .I0(ff_nyb[5]),
    .I1(ff_ny[5]),
    .I3(GND),
    .CIN(w_next_nyb_4_3) 
);
defparam w_next_nyb_5_s.ALU_MODE=1;
  ALU w_next_nyb_6_s (
    .SUM(w_next_nyb[6]),
    .COUT(w_next_nyb_6_3),
    .I0(ff_nyb[6]),
    .I1(ff_ny[6]),
    .I3(GND),
    .CIN(w_next_nyb_5_3) 
);
defparam w_next_nyb_6_s.ALU_MODE=1;
  ALU w_next_nyb_7_s (
    .SUM(w_next_nyb[7]),
    .COUT(w_next_nyb_7_3),
    .I0(ff_nyb[7]),
    .I1(ff_ny[7]),
    .I3(GND),
    .CIN(w_next_nyb_6_3) 
);
defparam w_next_nyb_7_s.ALU_MODE=1;
  ALU w_next_nyb_8_s (
    .SUM(w_next_nyb[8]),
    .COUT(w_next_nyb_8_3),
    .I0(ff_nyb[8]),
    .I1(ff_ny[8]),
    .I3(GND),
    .CIN(w_next_nyb_7_3) 
);
defparam w_next_nyb_8_s.ALU_MODE=1;
  ALU w_next_nyb_9_s (
    .SUM(w_next_nyb[9]),
    .COUT(w_next_nyb_9_3),
    .I0(ff_nyb[9]),
    .I1(ff_ny[9]),
    .I3(GND),
    .CIN(w_next_nyb_8_3) 
);
defparam w_next_nyb_9_s.ALU_MODE=1;
  ALU w_next_nyb_10_s (
    .SUM(w_next_nyb[10]),
    .COUT(w_next_nyb_10_3),
    .I0(ff_nyb[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_9_3) 
);
defparam w_next_nyb_10_s.ALU_MODE=1;
  ALU w_next_nyb_11_s (
    .SUM(w_next_nyb[11]),
    .COUT(n1371_9),
    .I0(ff_nyb[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_10_3) 
);
defparam w_next_nyb_11_s.ALU_MODE=1;
  ALU n1062_s (
    .SUM(n1062_2),
    .COUT(n1062_3),
    .I0(ff_nx[0]),
    .I1(w_next[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n1062_s.ALU_MODE=1;
  ALU n1061_s (
    .SUM(n1061_2),
    .COUT(n1061_3),
    .I0(ff_nx[1]),
    .I1(w_next[1]),
    .I3(GND),
    .CIN(n1062_3) 
);
defparam n1061_s.ALU_MODE=1;
  ALU n1060_s (
    .SUM(n1060_2),
    .COUT(n1060_3),
    .I0(ff_nx[2]),
    .I1(w_next[2]),
    .I3(GND),
    .CIN(n1061_3) 
);
defparam n1060_s.ALU_MODE=1;
  ALU n1059_s (
    .SUM(n1059_2),
    .COUT(n1059_3),
    .I0(ff_nx[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n1060_3) 
);
defparam n1059_s.ALU_MODE=1;
  ALU n1058_s (
    .SUM(n1058_2),
    .COUT(n1058_3),
    .I0(ff_nx[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n1059_3) 
);
defparam n1058_s.ALU_MODE=1;
  ALU n1057_s (
    .SUM(n1057_2),
    .COUT(n1057_3),
    .I0(ff_nx[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n1058_3) 
);
defparam n1057_s.ALU_MODE=1;
  ALU n1056_s (
    .SUM(n1056_2),
    .COUT(n1056_3),
    .I0(ff_nx[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n1057_3) 
);
defparam n1056_s.ALU_MODE=1;
  ALU n1055_s (
    .SUM(n1055_2),
    .COUT(n1055_3),
    .I0(ff_nx[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n1056_3) 
);
defparam n1055_s.ALU_MODE=1;
  ALU n1054_s (
    .SUM(n1054_2),
    .COUT(n1054_3),
    .I0(ff_nx[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n1055_3) 
);
defparam n1054_s.ALU_MODE=1;
  ALU n1053_s (
    .SUM(n1053_2),
    .COUT(n1053_3),
    .I0(ff_nx[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n1054_3) 
);
defparam n1053_s.ALU_MODE=1;
  ALU n1737_s0 (
    .SUM(n1737_1_SUM),
    .COUT(n1737_3),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1737_s0.ALU_MODE=3;
  ALU n1738_s0 (
    .SUM(n1738_1_SUM),
    .COUT(n1738_3),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I3(GND),
    .CIN(n1737_3) 
);
defparam n1738_s0.ALU_MODE=3;
  ALU n1739_s0 (
    .SUM(n1739_1_SUM),
    .COUT(n1739_3),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I3(GND),
    .CIN(n1738_3) 
);
defparam n1739_s0.ALU_MODE=3;
  ALU n1740_s0 (
    .SUM(n1740_1_SUM),
    .COUT(n1740_3),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I3(GND),
    .CIN(n1739_3) 
);
defparam n1740_s0.ALU_MODE=3;
  ALU n1741_s0 (
    .SUM(n1741_1_SUM),
    .COUT(n1741_3),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I3(GND),
    .CIN(n1740_3) 
);
defparam n1741_s0.ALU_MODE=3;
  ALU n1742_s0 (
    .SUM(n1742_1_SUM),
    .COUT(n1742_3),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I3(GND),
    .CIN(n1741_3) 
);
defparam n1742_s0.ALU_MODE=3;
  ALU n1743_s0 (
    .SUM(n1743_1_SUM),
    .COUT(n1743_3),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I3(GND),
    .CIN(n1742_3) 
);
defparam n1743_s0.ALU_MODE=3;
  ALU n1744_s0 (
    .SUM(n1744_1_SUM),
    .COUT(n1744_3),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I3(GND),
    .CIN(n1743_3) 
);
defparam n1744_s0.ALU_MODE=3;
  MUX2_LUT5 n1559_s5 (
    .O(n1559_9),
    .I0(n1559_6),
    .I1(n1559_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n1560_s5 (
    .O(n1560_9),
    .I0(n1560_6),
    .I1(n1560_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n1969_s96 (
    .O(n1969_100),
    .I0(w_address_s_pre_17_3),
    .I1(w_address_d_pre_17_3),
    .S0(n1969_102) 
);
  INV ff_dix_3_s2 (
    .O(ff_dix_3_4),
    .I(ff_dix) 
);
  INV ff_diy_3_s2 (
    .O(ff_diy_3_4),
    .I(ff_diy) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_start(ff_start),
    .ff_cache_flush_start(ff_cache_flush_start),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .ff_cache_vram_write(ff_cache_vram_write),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n386_7(n386_7),
    .w_pulse1(w_pulse1),
    .ff_vram_valid_8(ff_vram_valid_8),
    .ff_cache_vram_address(ff_cache_vram_address[17:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_cache_flush_end(w_cache_flush_end),
    .n5388_7(n5388_7),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_address(w_command_vram_address[17:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_pre_vram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  ff_reset_n2_1,
  n361_6,
  ff_sdr_ready,
  ff_vram_valid_8,
  w_screen_mode_vram_valid,
  w_cpu_vram_write,
  w_command_vram_write,
  n566_31,
  w_pulse1,
  ff_vram_valid,
  w_ic_vram_valid,
  w_screen_mode_3_3,
  ff_next_vram2_7_10,
  w_sprite_mode2,
  w_command_vram_valid,
  reg_sprite_disable,
  w_sdram_rdata,
  w_screen_pos_x_Z,
  w_command_vram_wdata_mask,
  w_cpu_vram_wdata,
  w_command_vram_wdata,
  w_cpu_vram_address,
  reg_sprite_attribute_table_base,
  ff_vram_address,
  w_screen_mode_vram_address,
  w_command_vram_address,
  reg_screen_mode,
  w_selected_plane_num,
  w_sdram_refresh,
  w_sdram_write,
  ff_vram_refresh,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n198_5,
  n386_7,
  ff_vram_valid_8_35,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_pre_vram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input ff_reset_n2_1;
input n361_6;
input ff_sdr_ready;
input ff_vram_valid_8;
input w_screen_mode_vram_valid;
input w_cpu_vram_write;
input w_command_vram_write;
input n566_31;
input w_pulse1;
input ff_vram_valid;
input w_ic_vram_valid;
input w_screen_mode_3_3;
input ff_next_vram2_7_10;
input w_sprite_mode2;
input w_command_vram_valid;
input reg_sprite_disable;
input [31:0] w_sdram_rdata;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_command_vram_wdata_mask;
input [7:0] w_cpu_vram_wdata;
input [31:0] w_command_vram_wdata;
input [17:0] w_cpu_vram_address;
input [17:7] reg_sprite_attribute_table_base;
input [17:0] ff_vram_address;
input [17:0] w_screen_mode_vram_address;
input [17:2] w_command_vram_address;
input [0:0] reg_screen_mode;
input [4:0] w_selected_plane_num;
output w_sdram_refresh;
output w_sdram_write;
output ff_vram_refresh;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n198_5;
output n386_7;
output ff_vram_valid_8_35;
output w_sdram_valid;
output [17:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n19_3;
wire n198_3;
wire n199_3;
wire n200_3;
wire n201_3;
wire n371_5;
wire n372_5;
wire n373_5;
wire n374_5;
wire n375_5;
wire n376_5;
wire n377_5;
wire n378_5;
wire n379_5;
wire n380_5;
wire n381_5;
wire n382_5;
wire n383_5;
wire n384_5;
wire n385_5;
wire n386_5;
wire n387_5;
wire n1511_3;
wire n1638_3;
wire n1543_3;
wire n1583_3;
wire n1591_3;
wire ff_vram_refresh_8;
wire ff_vram_wdata_mask_3_5;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire ff_vram_rdata_sel_0_8;
wire n38_9;
wire n34_11;
wire n421_9;
wire n420_9;
wire n419_9;
wire n418_9;
wire n417_9;
wire n416_9;
wire n415_9;
wire n414_9;
wire n413_9;
wire n412_9;
wire n411_9;
wire n410_9;
wire n409_9;
wire n408_9;
wire n407_9;
wire n406_9;
wire n405_9;
wire n404_9;
wire n403_9;
wire n402_9;
wire n401_9;
wire n400_9;
wire n399_9;
wire n398_9;
wire n397_9;
wire n396_9;
wire n395_9;
wire n394_9;
wire n393_9;
wire n392_9;
wire n391_9;
wire n390_9;
wire n389_10;
wire n42_6;
wire n198_4;
wire n199_4;
wire n199_5;
wire n370_6;
wire n370_7;
wire n370_8;
wire n371_6;
wire n371_7;
wire n371_8;
wire n372_6;
wire n372_7;
wire n372_8;
wire n373_6;
wire n373_7;
wire n373_8;
wire n374_6;
wire n374_7;
wire n374_8;
wire n375_6;
wire n375_7;
wire n375_8;
wire n376_6;
wire n376_7;
wire n376_8;
wire n377_6;
wire n377_7;
wire n377_8;
wire n378_6;
wire n378_7;
wire n378_8;
wire n379_6;
wire n379_7;
wire n379_8;
wire n380_6;
wire n380_7;
wire n380_8;
wire n381_6;
wire n381_7;
wire n381_8;
wire n382_6;
wire n382_7;
wire n382_8;
wire n383_6;
wire n383_7;
wire n383_8;
wire n384_6;
wire n384_7;
wire n384_8;
wire n385_6;
wire n385_7;
wire n385_8;
wire n386_6;
wire n387_6;
wire n387_7;
wire n42_7;
wire n370_9;
wire n370_10;
wire n371_9;
wire n371_10;
wire n372_9;
wire n372_10;
wire n373_9;
wire n373_10;
wire n374_9;
wire n374_10;
wire n375_9;
wire n375_10;
wire n376_9;
wire n376_10;
wire n377_9;
wire n377_10;
wire n378_9;
wire n378_10;
wire n379_9;
wire n379_10;
wire n380_9;
wire n380_10;
wire n381_9;
wire n381_10;
wire n382_9;
wire n382_10;
wire n383_9;
wire n383_10;
wire n384_9;
wire n384_10;
wire n385_9;
wire n385_10;
wire n386_8;
wire n387_8;
wire n370_11;
wire n379_11;
wire n380_11;
wire ff_vram_write_9;
wire ff_vram_valid_12;
wire n386_11;
wire n370_13;
wire n388_10;
wire n388_12;
wire [1:0] ff_vram_address_0;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n19_s0.INIT=8'h10;
  LUT3 n198_s0 (
    .F(n198_3),
    .I0(n198_4),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n198_5) 
);
defparam n198_s0.INIT=8'h5C;
  LUT4 n199_s0 (
    .F(n199_3),
    .I0(n199_4),
    .I1(n199_5),
    .I2(w_command_vram_wdata_mask[2]),
    .I3(n198_5) 
);
defparam n199_s0.INIT=16'hBBB0;
  LUT4 n200_s0 (
    .F(n200_3),
    .I0(n199_5),
    .I1(n199_4),
    .I2(w_command_vram_wdata_mask[1]),
    .I3(n198_5) 
);
defparam n200_s0.INIT=16'hBBB0;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(n198_5),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n199_4),
    .I3(n199_5) 
);
defparam n201_s0.INIT=16'hFFF4;
  LUT4 n371_s2 (
    .F(n371_5),
    .I0(n371_6),
    .I1(n371_7),
    .I2(n371_8),
    .I3(n370_8) 
);
defparam n371_s2.INIT=16'h0305;
  LUT4 n372_s2 (
    .F(n372_5),
    .I0(n372_6),
    .I1(n372_7),
    .I2(n372_8),
    .I3(n370_8) 
);
defparam n372_s2.INIT=16'hEE0F;
  LUT4 n373_s2 (
    .F(n373_5),
    .I0(n373_6),
    .I1(n373_7),
    .I2(n373_8),
    .I3(n370_8) 
);
defparam n373_s2.INIT=16'hEE0F;
  LUT4 n374_s2 (
    .F(n374_5),
    .I0(n374_6),
    .I1(n374_7),
    .I2(n374_8),
    .I3(n370_8) 
);
defparam n374_s2.INIT=16'hEE0F;
  LUT4 n375_s2 (
    .F(n375_5),
    .I0(n375_6),
    .I1(n375_7),
    .I2(n375_8),
    .I3(n370_8) 
);
defparam n375_s2.INIT=16'h030A;
  LUT4 n376_s2 (
    .F(n376_5),
    .I0(n376_6),
    .I1(n376_7),
    .I2(n376_8),
    .I3(n370_8) 
);
defparam n376_s2.INIT=16'h030A;
  LUT4 n377_s2 (
    .F(n377_5),
    .I0(n377_6),
    .I1(n377_7),
    .I2(n377_8),
    .I3(n370_8) 
);
defparam n377_s2.INIT=16'h030A;
  LUT4 n378_s2 (
    .F(n378_5),
    .I0(n378_6),
    .I1(n378_7),
    .I2(n378_8),
    .I3(n370_8) 
);
defparam n378_s2.INIT=16'h030A;
  LUT4 n379_s2 (
    .F(n379_5),
    .I0(n379_6),
    .I1(n379_7),
    .I2(n379_8),
    .I3(n370_8) 
);
defparam n379_s2.INIT=16'hEE0F;
  LUT4 n380_s2 (
    .F(n380_5),
    .I0(n380_6),
    .I1(n380_7),
    .I2(n380_8),
    .I3(n370_8) 
);
defparam n380_s2.INIT=16'hEE0F;
  LUT4 n381_s2 (
    .F(n381_5),
    .I0(n381_6),
    .I1(n381_7),
    .I2(n381_8),
    .I3(n370_8) 
);
defparam n381_s2.INIT=16'hEE0F;
  LUT4 n382_s2 (
    .F(n382_5),
    .I0(n382_6),
    .I1(n382_7),
    .I2(n382_8),
    .I3(n370_8) 
);
defparam n382_s2.INIT=16'hEE0F;
  LUT4 n383_s2 (
    .F(n383_5),
    .I0(n383_6),
    .I1(n383_7),
    .I2(n383_8),
    .I3(n370_8) 
);
defparam n383_s2.INIT=16'hEE0F;
  LUT4 n384_s2 (
    .F(n384_5),
    .I0(n384_6),
    .I1(n384_7),
    .I2(n384_8),
    .I3(n370_8) 
);
defparam n384_s2.INIT=16'hEE0F;
  LUT4 n385_s2 (
    .F(n385_5),
    .I0(n385_6),
    .I1(n385_7),
    .I2(n385_8),
    .I3(n370_8) 
);
defparam n385_s2.INIT=16'h030A;
  LUT3 n386_s2 (
    .F(n386_5),
    .I0(n386_6),
    .I1(n199_5),
    .I2(n386_7) 
);
defparam n386_s2.INIT=8'hC5;
  LUT2 n387_s2 (
    .F(n387_5),
    .I0(n387_6),
    .I1(n387_7) 
);
defparam n387_s2.INIT=4'hE;
  LUT4 n1511_s0 (
    .F(n1511_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1511_s0.INIT=16'h1000;
  LUT2 n1638_s0 (
    .F(n1638_3),
    .I0(ff_reset_n2_1),
    .I1(n1543_3) 
);
defparam n1638_s0.INIT=4'h8;
  LUT4 n1543_s0 (
    .F(n1543_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1543_s0.INIT=16'h1000;
  LUT4 n1583_s0 (
    .F(n1583_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1583_s0.INIT=16'h4000;
  LUT4 n1591_s0 (
    .F(n1591_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1591_s0.INIT=16'h1000;
  LUT3 ff_vram_refresh_s3 (
    .F(ff_vram_refresh_8),
    .I0(w_sdram_refresh),
    .I1(n361_6),
    .I2(w_pre_vram_refresh) 
);
defparam ff_vram_refresh_s3.INIT=8'hF4;
  LUT4 ff_vram_wdata_mask_3_s2 (
    .F(ff_vram_wdata_mask_3_5),
    .I0(ff_vram_valid_12),
    .I1(n386_7),
    .I2(ff_reset_n2_1),
    .I3(n388_12) 
);
defparam ff_vram_wdata_mask_3_s2.INIT=16'h4000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT3 ff_vram_rdata_sel_1_s4 (
    .F(ff_vram_rdata_sel_0_8),
    .I0(n19_3),
    .I1(ff_sdr_ready),
    .I2(n386_7) 
);
defparam ff_vram_rdata_sel_1_s4.INIT=8'hBF;
  LUT4 n38_s4 (
    .F(n38_9),
    .I0(n370_8),
    .I1(ff_vram_valid_8),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n38_s4.INIT=16'hF800;
  LUT4 n34_s6 (
    .F(n34_11),
    .I0(ff_vram_valid_8),
    .I1(n370_8),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n34_s6.INIT=16'h0B00;
  LUT4 n421_s4 (
    .F(n421_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n421_s4.INIT=16'hAC00;
  LUT4 n420_s4 (
    .F(n420_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n420_s4.INIT=16'hAC00;
  LUT4 n419_s4 (
    .F(n419_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n419_s4.INIT=16'hAC00;
  LUT4 n418_s4 (
    .F(n418_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n418_s4.INIT=16'hAC00;
  LUT4 n417_s4 (
    .F(n417_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n417_s4.INIT=16'hAC00;
  LUT4 n416_s4 (
    .F(n416_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n416_s4.INIT=16'hAC00;
  LUT4 n415_s4 (
    .F(n415_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n415_s4.INIT=16'hAC00;
  LUT4 n414_s4 (
    .F(n414_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n414_s4.INIT=16'hAC00;
  LUT4 n413_s4 (
    .F(n413_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[8]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n413_s4.INIT=16'hAC00;
  LUT4 n412_s4 (
    .F(n412_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[9]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n412_s4.INIT=16'hAC00;
  LUT4 n411_s4 (
    .F(n411_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[10]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n411_s4.INIT=16'hAC00;
  LUT4 n410_s4 (
    .F(n410_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[11]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n410_s4.INIT=16'hAC00;
  LUT4 n409_s4 (
    .F(n409_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[12]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n409_s4.INIT=16'hAC00;
  LUT4 n408_s4 (
    .F(n408_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[13]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n408_s4.INIT=16'hAC00;
  LUT4 n407_s4 (
    .F(n407_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[14]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n407_s4.INIT=16'hAC00;
  LUT4 n406_s4 (
    .F(n406_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[15]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n406_s4.INIT=16'hAC00;
  LUT4 n405_s4 (
    .F(n405_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[16]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n405_s4.INIT=16'hAC00;
  LUT4 n404_s4 (
    .F(n404_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[17]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n404_s4.INIT=16'hAC00;
  LUT4 n403_s4 (
    .F(n403_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[18]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n403_s4.INIT=16'hAC00;
  LUT4 n402_s4 (
    .F(n402_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[19]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n402_s4.INIT=16'hAC00;
  LUT4 n401_s4 (
    .F(n401_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[20]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n401_s4.INIT=16'hAC00;
  LUT4 n400_s4 (
    .F(n400_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[21]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n400_s4.INIT=16'hAC00;
  LUT4 n399_s4 (
    .F(n399_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[22]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n399_s4.INIT=16'hAC00;
  LUT4 n398_s4 (
    .F(n398_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[23]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n398_s4.INIT=16'hAC00;
  LUT4 n397_s4 (
    .F(n397_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n397_s4.INIT=16'hAC00;
  LUT4 n396_s4 (
    .F(n396_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n396_s4.INIT=16'hAC00;
  LUT4 n395_s4 (
    .F(n395_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n395_s4.INIT=16'hAC00;
  LUT4 n394_s4 (
    .F(n394_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n394_s4.INIT=16'hAC00;
  LUT4 n393_s4 (
    .F(n393_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n393_s4.INIT=16'hAC00;
  LUT4 n392_s4 (
    .F(n392_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n392_s4.INIT=16'hAC00;
  LUT4 n391_s4 (
    .F(n391_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n391_s4.INIT=16'hAC00;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n390_s4.INIT=16'hAC00;
  LUT4 n389_s5 (
    .F(n389_10),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n389_s5.INIT=16'hAC00;
  LUT4 n42_s1 (
    .F(n42_6),
    .I0(ff_vram_valid_8),
    .I1(n42_7),
    .I2(ff_sdr_ready),
    .I3(n386_7) 
);
defparam n42_s1.INIT=16'h1000;
  LUT4 n198_s1 (
    .F(n198_4),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(n566_31),
    .I3(w_cpu_vram_address[1]) 
);
defparam n198_s1.INIT=16'hAC00;
  LUT3 n198_s2 (
    .F(n198_5),
    .I0(w_pulse1),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n19_3) 
);
defparam n198_s2.INIT=8'h80;
  LUT4 n199_s1 (
    .F(n199_4),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(n566_31),
    .I3(n198_5) 
);
defparam n199_s1.INIT=16'hAC00;
  LUT4 n199_s2 (
    .F(n199_5),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[2]),
    .I2(n566_31),
    .I3(n198_5) 
);
defparam n199_s2.INIT=16'hCA00;
  LUT4 n370_s3 (
    .F(n370_6),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[17]),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[17]) 
);
defparam n370_s3.INIT=16'h0777;
  LUT3 n370_s4 (
    .F(n370_7),
    .I0(n370_9),
    .I1(w_screen_mode_vram_address[17]),
    .I2(w_screen_mode_vram_valid) 
);
defparam n370_s4.INIT=8'hCA;
  LUT2 n370_s5 (
    .F(n370_8),
    .I0(w_ic_vram_valid),
    .I1(n370_10) 
);
defparam n370_s5.INIT=4'h1;
  LUT4 n371_s3 (
    .F(n371_6),
    .I0(ff_vram_address[0]),
    .I1(w_ic_vram_valid),
    .I2(n371_9),
    .I3(n566_31) 
);
defparam n371_s3.INIT=16'h77F0;
  LUT4 n371_s4 (
    .F(n371_7),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n371_s4.INIT=16'h5300;
  LUT4 n371_s5 (
    .F(n371_8),
    .I0(n371_10),
    .I1(w_command_vram_address[16]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n371_s5.INIT=16'hA300;
  LUT4 n372_s3 (
    .F(n372_6),
    .I0(n372_9),
    .I1(w_command_vram_address[15]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n372_s3.INIT=16'h0A0C;
  LUT4 n372_s4 (
    .F(n372_7),
    .I0(w_screen_mode_vram_address[15]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n372_s4.INIT=16'hCA00;
  LUT3 n372_s5 (
    .F(n372_8),
    .I0(n372_10),
    .I1(n371_9),
    .I2(n566_31) 
);
defparam n372_s5.INIT=8'hCA;
  LUT4 n373_s3 (
    .F(n373_6),
    .I0(n373_9),
    .I1(w_command_vram_address[14]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n373_s3.INIT=16'h0A0C;
  LUT4 n373_s4 (
    .F(n373_7),
    .I0(w_screen_mode_vram_address[14]),
    .I1(w_screen_mode_vram_address[15]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n373_s4.INIT=16'hCA00;
  LUT3 n373_s5 (
    .F(n373_8),
    .I0(n373_10),
    .I1(n372_10),
    .I2(n566_31) 
);
defparam n373_s5.INIT=8'hCA;
  LUT4 n374_s3 (
    .F(n374_6),
    .I0(n374_9),
    .I1(w_command_vram_address[13]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n374_s3.INIT=16'h0A0C;
  LUT4 n374_s4 (
    .F(n374_7),
    .I0(w_screen_mode_vram_address[13]),
    .I1(w_screen_mode_vram_address[14]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n374_s4.INIT=16'hCA00;
  LUT3 n374_s5 (
    .F(n374_8),
    .I0(n374_10),
    .I1(n373_10),
    .I2(n566_31) 
);
defparam n374_s5.INIT=8'hCA;
  LUT3 n375_s3 (
    .F(n375_6),
    .I0(n375_9),
    .I1(n374_10),
    .I2(n566_31) 
);
defparam n375_s3.INIT=8'h35;
  LUT4 n375_s4 (
    .F(n375_7),
    .I0(w_screen_mode_vram_address[12]),
    .I1(w_screen_mode_vram_address[13]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n375_s4.INIT=16'h3500;
  LUT4 n375_s5 (
    .F(n375_8),
    .I0(n375_10),
    .I1(w_command_vram_address[12]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n375_s5.INIT=16'hA300;
  LUT3 n376_s3 (
    .F(n376_6),
    .I0(n376_9),
    .I1(n375_9),
    .I2(n566_31) 
);
defparam n376_s3.INIT=8'h35;
  LUT4 n376_s4 (
    .F(n376_7),
    .I0(w_screen_mode_vram_address[11]),
    .I1(w_screen_mode_vram_address[12]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n376_s4.INIT=16'h3500;
  LUT4 n376_s5 (
    .F(n376_8),
    .I0(n376_10),
    .I1(w_command_vram_address[11]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n376_s5.INIT=16'hA300;
  LUT3 n377_s3 (
    .F(n377_6),
    .I0(n377_9),
    .I1(n376_9),
    .I2(n566_31) 
);
defparam n377_s3.INIT=8'h35;
  LUT4 n377_s4 (
    .F(n377_7),
    .I0(w_screen_mode_vram_address[10]),
    .I1(w_screen_mode_vram_address[11]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n377_s4.INIT=16'h3500;
  LUT4 n377_s5 (
    .F(n377_8),
    .I0(n377_10),
    .I1(w_command_vram_address[10]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n377_s5.INIT=16'hA300;
  LUT3 n378_s3 (
    .F(n378_6),
    .I0(n378_9),
    .I1(n377_9),
    .I2(n566_31) 
);
defparam n378_s3.INIT=8'h35;
  LUT4 n378_s4 (
    .F(n378_7),
    .I0(w_screen_mode_vram_address[9]),
    .I1(w_screen_mode_vram_address[10]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n378_s4.INIT=16'h3500;
  LUT4 n378_s5 (
    .F(n378_8),
    .I0(n378_10),
    .I1(w_command_vram_address[9]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n378_s5.INIT=16'hA300;
  LUT4 n379_s3 (
    .F(n379_6),
    .I0(n379_9),
    .I1(w_command_vram_address[8]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n379_s3.INIT=16'h0A0C;
  LUT4 n379_s4 (
    .F(n379_7),
    .I0(w_screen_mode_vram_address[8]),
    .I1(w_screen_mode_vram_address[9]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n379_s4.INIT=16'hCA00;
  LUT3 n379_s5 (
    .F(n379_8),
    .I0(n379_10),
    .I1(n378_9),
    .I2(n566_31) 
);
defparam n379_s5.INIT=8'hCA;
  LUT4 n380_s3 (
    .F(n380_6),
    .I0(n380_9),
    .I1(w_command_vram_address[7]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n380_s3.INIT=16'h0A0C;
  LUT4 n380_s4 (
    .F(n380_7),
    .I0(w_screen_mode_vram_address[7]),
    .I1(w_screen_mode_vram_address[8]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n380_s4.INIT=16'hCA00;
  LUT3 n380_s5 (
    .F(n380_8),
    .I0(n380_10),
    .I1(n379_10),
    .I2(n566_31) 
);
defparam n380_s5.INIT=8'hCA;
  LUT4 n381_s3 (
    .F(n381_6),
    .I0(n381_9),
    .I1(w_command_vram_address[6]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n381_s3.INIT=16'h0A0C;
  LUT4 n381_s4 (
    .F(n381_7),
    .I0(w_screen_mode_vram_address[6]),
    .I1(w_screen_mode_vram_address[7]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n381_s4.INIT=16'hCA00;
  LUT3 n381_s5 (
    .F(n381_8),
    .I0(n381_10),
    .I1(n380_10),
    .I2(n566_31) 
);
defparam n381_s5.INIT=8'hCA;
  LUT4 n382_s3 (
    .F(n382_6),
    .I0(n382_9),
    .I1(w_command_vram_address[5]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n382_s3.INIT=16'h0A0C;
  LUT4 n382_s4 (
    .F(n382_7),
    .I0(w_screen_mode_vram_address[5]),
    .I1(w_screen_mode_vram_address[6]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n382_s4.INIT=16'hCA00;
  LUT3 n382_s5 (
    .F(n382_8),
    .I0(n382_10),
    .I1(n381_10),
    .I2(n566_31) 
);
defparam n382_s5.INIT=8'hCA;
  LUT4 n383_s3 (
    .F(n383_6),
    .I0(n383_9),
    .I1(w_command_vram_address[4]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n383_s3.INIT=16'h0A0C;
  LUT4 n383_s4 (
    .F(n383_7),
    .I0(w_screen_mode_vram_address[4]),
    .I1(w_screen_mode_vram_address[5]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n383_s4.INIT=16'hCA00;
  LUT3 n383_s5 (
    .F(n383_8),
    .I0(n383_10),
    .I1(n382_10),
    .I2(n566_31) 
);
defparam n383_s5.INIT=8'hCA;
  LUT4 n384_s3 (
    .F(n384_6),
    .I0(n384_9),
    .I1(w_command_vram_address[3]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n384_s3.INIT=16'h0A0C;
  LUT4 n384_s4 (
    .F(n384_7),
    .I0(w_screen_mode_vram_address[3]),
    .I1(w_screen_mode_vram_address[4]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n384_s4.INIT=16'hCA00;
  LUT3 n384_s5 (
    .F(n384_8),
    .I0(n384_10),
    .I1(n383_10),
    .I2(n566_31) 
);
defparam n384_s5.INIT=8'hCA;
  LUT3 n385_s3 (
    .F(n385_6),
    .I0(n385_9),
    .I1(n384_10),
    .I2(n566_31) 
);
defparam n385_s3.INIT=8'h35;
  LUT4 n385_s4 (
    .F(n385_7),
    .I0(w_screen_mode_vram_address[2]),
    .I1(w_screen_mode_vram_address[3]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n385_s4.INIT=16'h3500;
  LUT4 n385_s5 (
    .F(n385_8),
    .I0(n385_10),
    .I1(w_command_vram_address[2]),
    .I2(n198_5),
    .I3(n386_7) 
);
defparam n385_s5.INIT=16'hA300;
  LUT3 n386_s3 (
    .F(n386_6),
    .I0(n386_8),
    .I1(n386_11),
    .I2(n566_31) 
);
defparam n386_s3.INIT=8'hCA;
  LUT3 n386_s4 (
    .F(n386_7),
    .I0(w_ic_vram_valid),
    .I1(w_screen_mode_vram_valid),
    .I2(n370_10) 
);
defparam n386_s4.INIT=8'h01;
  LUT4 n387_s3 (
    .F(n387_6),
    .I0(n199_4),
    .I1(n387_8),
    .I2(w_screen_mode_vram_valid),
    .I3(n370_8) 
);
defparam n387_s3.INIT=16'hCA00;
  LUT4 n387_s4 (
    .F(n387_7),
    .I0(ff_vram_address[1]),
    .I1(ff_vram_address[0]),
    .I2(n566_31),
    .I3(w_ic_vram_valid) 
);
defparam n387_s4.INIT=16'hAC00;
  LUT3 n42_s2 (
    .F(n42_7),
    .I0(n19_3),
    .I1(ff_vram_rdata_sel[2]),
    .I2(ff_vram_valid_8_35) 
);
defparam n42_s2.INIT=8'h0B;
  LUT3 n370_s6 (
    .F(n370_9),
    .I0(w_cpu_vram_address[17]),
    .I1(w_command_vram_address[17]),
    .I2(n198_5) 
);
defparam n370_s6.INIT=8'hAC;
  LUT4 n370_s7 (
    .F(n370_10),
    .I0(w_screen_mode_3_3),
    .I1(reg_screen_mode[0]),
    .I2(ff_next_vram2_7_10),
    .I3(n370_11) 
);
defparam n370_s7.INIT=16'h0700;
  LUT4 n371_s6 (
    .F(n371_9),
    .I0(reg_sprite_attribute_table_base[16]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[16]) 
);
defparam n371_s6.INIT=16'h0777;
  LUT3 n371_s7 (
    .F(n371_10),
    .I0(w_cpu_vram_address[16]),
    .I1(w_cpu_vram_address[0]),
    .I2(n566_31) 
);
defparam n371_s7.INIT=8'h35;
  LUT3 n372_s6 (
    .F(n372_9),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[16]),
    .I2(n566_31) 
);
defparam n372_s6.INIT=8'hCA;
  LUT4 n372_s7 (
    .F(n372_10),
    .I0(reg_sprite_attribute_table_base[15]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[15]) 
);
defparam n372_s7.INIT=16'h0777;
  LUT3 n373_s6 (
    .F(n373_9),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[15]),
    .I2(n566_31) 
);
defparam n373_s6.INIT=8'hCA;
  LUT4 n373_s7 (
    .F(n373_10),
    .I0(reg_sprite_attribute_table_base[14]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[14]) 
);
defparam n373_s7.INIT=16'h0777;
  LUT3 n374_s6 (
    .F(n374_9),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(n566_31) 
);
defparam n374_s6.INIT=8'hCA;
  LUT4 n374_s7 (
    .F(n374_10),
    .I0(reg_sprite_attribute_table_base[13]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[13]) 
);
defparam n374_s7.INIT=16'h0777;
  LUT4 n375_s6 (
    .F(n375_9),
    .I0(reg_sprite_attribute_table_base[12]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[12]) 
);
defparam n375_s6.INIT=16'h0777;
  LUT3 n375_s7 (
    .F(n375_10),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[13]),
    .I2(n566_31) 
);
defparam n375_s7.INIT=8'h35;
  LUT4 n376_s6 (
    .F(n376_9),
    .I0(reg_sprite_attribute_table_base[11]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[11]) 
);
defparam n376_s6.INIT=16'h0777;
  LUT3 n376_s7 (
    .F(n376_10),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[12]),
    .I2(n566_31) 
);
defparam n376_s7.INIT=8'h35;
  LUT4 n377_s6 (
    .F(n377_9),
    .I0(reg_sprite_attribute_table_base[10]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[10]) 
);
defparam n377_s6.INIT=16'h0777;
  LUT3 n377_s7 (
    .F(n377_10),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(n566_31) 
);
defparam n377_s7.INIT=8'h35;
  LUT4 n378_s6 (
    .F(n378_9),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[9]),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[9]) 
);
defparam n378_s6.INIT=16'h0777;
  LUT3 n378_s7 (
    .F(n378_10),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(n566_31) 
);
defparam n378_s7.INIT=8'h35;
  LUT3 n379_s6 (
    .F(n379_9),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[9]),
    .I2(n566_31) 
);
defparam n379_s6.INIT=8'hCA;
  LUT4 n379_s7 (
    .F(n379_10),
    .I0(w_sprite_mode2),
    .I1(reg_sprite_attribute_table_base[8]),
    .I2(ff_vram_valid),
    .I3(n379_11) 
);
defparam n379_s7.INIT=16'h00BF;
  LUT3 n380_s6 (
    .F(n380_9),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(n566_31) 
);
defparam n380_s6.INIT=8'hCA;
  LUT4 n380_s7 (
    .F(n380_10),
    .I0(w_sprite_mode2),
    .I1(reg_sprite_attribute_table_base[7]),
    .I2(ff_vram_valid),
    .I3(n380_11) 
);
defparam n380_s7.INIT=16'h00BF;
  LUT3 n381_s6 (
    .F(n381_9),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[7]),
    .I2(n566_31) 
);
defparam n381_s6.INIT=8'hCA;
  LUT4 n381_s7 (
    .F(n381_10),
    .I0(w_selected_plane_num[4]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[6]) 
);
defparam n381_s7.INIT=16'h0777;
  LUT3 n382_s6 (
    .F(n382_9),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[6]),
    .I2(n566_31) 
);
defparam n382_s6.INIT=8'hCA;
  LUT4 n382_s7 (
    .F(n382_10),
    .I0(w_selected_plane_num[3]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[5]) 
);
defparam n382_s7.INIT=16'h0777;
  LUT3 n383_s6 (
    .F(n383_9),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(n566_31) 
);
defparam n383_s6.INIT=8'hCA;
  LUT4 n383_s7 (
    .F(n383_10),
    .I0(w_selected_plane_num[2]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[4]) 
);
defparam n383_s7.INIT=16'h0777;
  LUT3 n384_s6 (
    .F(n384_9),
    .I0(w_cpu_vram_address[3]),
    .I1(w_cpu_vram_address[4]),
    .I2(n566_31) 
);
defparam n384_s6.INIT=8'hCA;
  LUT4 n384_s7 (
    .F(n384_10),
    .I0(w_selected_plane_num[1]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[3]) 
);
defparam n384_s7.INIT=16'h0777;
  LUT4 n385_s6 (
    .F(n385_9),
    .I0(w_selected_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[2]) 
);
defparam n385_s6.INIT=16'h0777;
  LUT3 n385_s7 (
    .F(n385_10),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[3]),
    .I2(n566_31) 
);
defparam n385_s7.INIT=8'h35;
  LUT4 n386_s5 (
    .F(n386_8),
    .I0(n370_10),
    .I1(w_screen_mode_vram_address[1]),
    .I2(ff_vram_address[1]),
    .I3(w_ic_vram_valid) 
);
defparam n386_s5.INIT=16'h0FBB;
  LUT3 n387_s5 (
    .F(n387_8),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n566_31) 
);
defparam n387_s5.INIT=8'hCA;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8_35),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(w_command_vram_valid),
    .I3(n19_3) 
);
defparam ff_vram_valid_s5.INIT=16'h1000;
  LUT2 n370_s8 (
    .F(n370_11),
    .I0(reg_sprite_disable),
    .I1(ff_vram_valid) 
);
defparam n370_s8.INIT=4'h4;
  LUT2 n379_s8 (
    .F(n379_11),
    .I0(w_ic_vram_valid),
    .I1(ff_vram_address[8]) 
);
defparam n379_s8.INIT=4'h8;
  LUT2 n380_s8 (
    .F(n380_11),
    .I0(w_ic_vram_valid),
    .I1(ff_vram_address[7]) 
);
defparam n380_s8.INIT=4'h8;
  LUT4 ff_vram_write_s5 (
    .F(ff_vram_write_9),
    .I0(ff_vram_valid_12),
    .I1(n386_7),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam ff_vram_write_s5.INIT=16'h0700;
  LUT4 ff_vram_valid_s7 (
    .F(ff_vram_valid_12),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n198_5),
    .I3(ff_vram_valid_8_35) 
);
defparam ff_vram_valid_s7.INIT=16'h00EF;
  LUT4 n386_s7 (
    .F(n386_11),
    .I0(n385_9),
    .I1(w_screen_mode_vram_address[2]),
    .I2(w_ic_vram_valid),
    .I3(n370_10) 
);
defparam n386_s7.INIT=16'hAAA3;
  LUT4 n370_s9 (
    .F(n370_13),
    .I0(n370_6),
    .I1(n370_7),
    .I2(w_ic_vram_valid),
    .I3(n370_10) 
);
defparam n370_s9.INIT=16'h555C;
  LUT4 n388_s4 (
    .F(n388_10),
    .I0(ff_vram_valid_12),
    .I1(n386_7),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam n388_s4.INIT=16'h0700;
  LUT2 n388_s5 (
    .F(n388_12),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready) 
);
defparam n388_s5.INIT=4'h4;
  DFFC ff_vram_refresh_pulse_s0 (
    .Q(w_sdram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_17_s0 (
    .Q(w_sdram_address[17]),
    .D(n370_13),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n371_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n372_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n373_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n374_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n375_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n376_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n377_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n378_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n379_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n380_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n381_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n382_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n383_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n384_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n385_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address_0[1]),
    .D(n386_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address_0[0]),
    .D(n387_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n389_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n390_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n391_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n392_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n393_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n394_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n395_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n396_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n397_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n398_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n399_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n400_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n401_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n402_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n403_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n404_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n405_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n406_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n407_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n408_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n409_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n410_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n411_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n412_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n413_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n414_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n415_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n416_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n417_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n418_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n419_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n420_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n421_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n198_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n199_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address_0[1]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address_0[0]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFC ff_vram_rdata_sel_2_s0 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n42_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n34_11),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_0_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_rdata_sel_1_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n38_9),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_0_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_rdata_sel_0_s1.INIT=1'b0;
  DFFCE ff_vram_refresh_s1 (
    .Q(ff_vram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CE(ff_vram_refresh_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_refresh_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFC ff_vram_valid_s8 (
    .Q(w_sdram_valid),
    .D(n388_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s8.INIT=1'b0;
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  w_palette_valid,
  ff_display_color_oe,
  w_palette_b,
  w_palette_r,
  w_palette_g,
  w_palette_num,
  ff_display_color,
  w_display_b16,
  w_display_r16,
  w_display_g16
)
;
input clk85m;
input w_palette_valid;
input ff_display_color_oe;
input [4:0] w_palette_b;
input [4:0] w_palette_r;
input [4:0] w_palette_g;
input [7:0] w_palette_num;
input [7:0] ff_display_color;
output [4:0] w_display_b16;
output [4:0] w_display_r16;
output [4:0] w_display_g16;
wire [31:15] DO;
wire VCC;
wire GND;
  SDPB ram_b_ram_b_0_0_s (
    .DO({DO[31:15],w_display_g16[4:0],w_display_r16[4:0],w_display_b16[4:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_palette_g[4:0],w_palette_r[4:0],w_palette_b[4:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,w_palette_num[7:0],GND,GND,VCC,VCC}),
    .ADB({GND,GND,ff_display_color[7:0],GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(w_palette_valid),
    .CEB(ff_display_color_oe),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ram_b_ram_b_0_0_s.BIT_WIDTH_0=16;
defparam ram_b_ram_b_0_0_s.BIT_WIDTH_1=16;
defparam ram_b_ram_b_0_0_s.READ_MODE=1'b0;
defparam ram_b_ram_b_0_0_s.RESET_MODE="SYNC";
defparam ram_b_ram_b_0_0_s.BLK_SEL_0=3'b000;
defparam ram_b_ram_b_0_0_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  w_screen_mode_display_color_en,
  reg_yjk_mode,
  reg_yae_mode,
  reg_ext_palette_mode,
  w_sprite_display_color_en,
  n2043_8,
  n2043_5,
  w_palette_valid,
  n2043_6,
  n358_8,
  reg_color0_opaque,
  w_next_0_5,
  w_screen_mode_3_3,
  ff_next_vram2_7_10,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_screen_pos_x_Z,
  w_screen_mode_display_color,
  reg_backdrop_color,
  w_pixel_phase_x,
  reg_screen_mode_0,
  reg_screen_mode_2,
  reg_screen_mode_3,
  reg_screen_mode_4,
  w_sprite_display_color,
  n535_4,
  n590_7,
  n361_6,
  n144_4,
  w_vdp_r,
  w_vdp_g,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input w_screen_mode_display_color_en;
input reg_yjk_mode;
input reg_yae_mode;
input reg_ext_palette_mode;
input w_sprite_display_color_en;
input n2043_8;
input n2043_5;
input w_palette_valid;
input n2043_6;
input n358_8;
input reg_color0_opaque;
input w_next_0_5;
input w_screen_mode_3_3;
input ff_next_vram2_7_10;
input [7:0] w_palette_num;
input [4:0] w_palette_r;
input [4:0] w_palette_g;
input [4:0] w_palette_b;
input [3:0] w_screen_pos_x_Z;
input [7:0] w_screen_mode_display_color;
input [7:0] reg_backdrop_color;
input [1:0] w_pixel_phase_x;
input reg_screen_mode_0;
input reg_screen_mode_2;
input reg_screen_mode_3;
input reg_screen_mode_4;
input [3:0] w_sprite_display_color;
output n535_4;
output n590_7;
output n361_6;
output n144_4;
output [7:0] w_vdp_r;
output [7:0] w_vdp_g;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n88_3;
wire n90_3;
wire n91_3;
wire n92_3;
wire n93_3;
wire n94_3;
wire n122_3;
wire n123_3;
wire n124_3;
wire n110_4;
wire n222_3;
wire n535_3;
wire n536_3;
wire n537_3;
wire n538_3;
wire n590_4;
wire n599_3;
wire n600_3;
wire n601_3;
wire n602_3;
wire n603_3;
wire n604_3;
wire n605_3;
wire n606_4;
wire n646_3;
wire n687_3;
wire n688_3;
wire n689_3;
wire n690_3;
wire n691_3;
wire n692_3;
wire n693_3;
wire n694_3;
wire n695_3;
wire n696_3;
wire n697_3;
wire n698_3;
wire n699_3;
wire n700_3;
wire n701_3;
wire n702_3;
wire n758_4;
wire n759_4;
wire n760_4;
wire n761_4;
wire n762_4;
wire n763_4;
wire n780_3;
wire n781_3;
wire w_b_4_4;
wire ff_display_color_3_9;
wire n551_6;
wire n550_6;
wire n549_6;
wire n548_6;
wire n353_6;
wire n351_6;
wire n350_6;
wire n349_6;
wire n343_6;
wire n342_6;
wire n341_6;
wire n340_6;
wire n339_6;
wire n333_6;
wire n332_6;
wire n331_6;
wire n330_6;
wire n329_6;
wire w_palette_valid_36;
wire n779_6;
wire n775_7;
wire n776_7;
wire n777_7;
wire n778_7;
wire n90_4;
wire n91_4;
wire n92_4;
wire n93_4;
wire n94_4;
wire n535_5;
wire n535_7;
wire n536_4;
wire n536_5;
wire n536_6;
wire n537_4;
wire n537_5;
wire n538_4;
wire n538_5;
wire n538_6;
wire n556_4;
wire n599_4;
wire n602_4;
wire n606_5;
wire n687_4;
wire n687_5;
wire n689_5;
wire n691_4;
wire n693_4;
wire n694_4;
wire n695_4;
wire n695_5;
wire n697_5;
wire n699_4;
wire n701_4;
wire n702_4;
wire n780_4;
wire n781_4;
wire w_b_4_6;
wire n551_7;
wire n551_9;
wire n550_7;
wire n549_7;
wire n548_7;
wire n353_7;
wire n352_7;
wire n774_10;
wire n535_8;
wire n535_9;
wire n535_10;
wire n535_11;
wire n536_7;
wire n536_8;
wire n536_10;
wire n536_11;
wire n537_6;
wire n537_7;
wire n537_8;
wire n538_7;
wire n538_8;
wire n538_9;
wire n538_10;
wire n538_11;
wire n688_6;
wire n689_6;
wire n696_6;
wire n697_6;
wire n781_5;
wire n551_10;
wire n550_8;
wire n549_8;
wire n548_8;
wire n536_12;
wire n537_9;
wire n537_10;
wire n537_11;
wire n781_6;
wire w_b_4_8;
wire n352_9;
wire n535_14;
wire n688_8;
wire n696_8;
wire n535_16;
wire n116_7;
wire n538_14;
wire n537_14;
wire n698_6;
wire n697_8;
wire n696_10;
wire n690_6;
wire n689_8;
wire n688_10;
wire n779_9;
wire n22_8;
wire n774_12;
wire n775_10;
wire n779_11;
wire w_r_4_7;
wire w_g_4_6;
wire n551_12;
wire n556_6;
wire n536_14;
wire ff_yjk_en;
wire ff_yjk_rgb_en;
wire ff_display_color_oe;
wire ff_rgb_load;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire w_r_yjk_0_2;
wire w_r_yjk_1_2;
wire w_r_yjk_2_2;
wire w_r_yjk_3_2;
wire w_r_yjk_4_2;
wire w_r_yjk_5_2;
wire w_g_yjk_0_2;
wire w_g_yjk_1_2;
wire w_g_yjk_2_2;
wire w_g_yjk_3_2;
wire w_g_yjk_4_2;
wire w_g_yjk_5_2;
wire w_b_jk_1_2;
wire w_b_jk_2_2;
wire w_b_jk_3_2;
wire w_b_jk_4_2;
wire w_b_jk_5_2;
wire w_b_jk_6_2;
wire w_b_jk_7_0_COUT;
wire w_b_y_2_3;
wire w_b_y_3_3;
wire w_b_y_4_3;
wire w_b_y_5_3;
wire w_b_yjk_pre_0_3;
wire n311_2;
wire n311_3;
wire n310_2;
wire n310_3;
wire n309_2;
wire n309_3;
wire n308_2;
wire n308_3;
wire n307_2;
wire n307_3;
wire n306_2;
wire n306_3;
wire n305_2;
wire n305_3;
wire n304_2;
wire n304_0_COUT;
wire n776_5;
wire n777_5;
wire n778_5;
wire ff_palette_num_3_9;
wire [7:0] w_palette_num_0;
wire [4:0] w_palette_r_0;
wire [4:0] w_palette_g_0;
wire [4:0] w_palette_b_0;
wire [4:0] ff_palette_num;
wire [4:2] ff_palette_r;
wire [4:2] ff_palette_g;
wire [4:2] ff_palette_b;
wire [8:0] ff_display_color_delay0;
wire [8:0] ff_display_color_delay1;
wire [8:0] ff_display_color_delay2;
wire [8:0] ff_display_color_delay3;
wire [8:0] ff_display_color_delay4;
wire [5:0] ff_j;
wire [5:0] ff_k;
wire [4:0] ff_y;
wire [4:0] ff_yjk_r;
wire [4:0] ff_yjk_g;
wire [4:0] ff_yjk_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [5:0] w_r_yjk;
wire [5:0] w_g_yjk;
wire [7:1] w_b_jk;
wire [7:2] w_b_y;
wire [0:0] w_b_yjk_pre;
wire [4:0] w_display_b16;
wire [4:0] w_display_r16;
wire [4:0] w_display_g16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 w_palette_num_3_s2 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s2.INIT=8'hAC;
  LUT3 w_palette_num_2_s2 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s2.INIT=8'hCA;
  LUT3 w_palette_num_1_s2 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s2.INIT=8'hCA;
  LUT3 w_palette_num_0_s2 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s2.INIT=8'hCA;
  LUT3 w_palette_r_4_s0 (
    .F(w_palette_r_0[4]),
    .I0(ff_palette_r[4]),
    .I1(w_palette_r[4]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_4_s0.INIT=8'hCA;
  LUT3 w_palette_r_3_s0 (
    .F(w_palette_r_0[3]),
    .I0(ff_palette_r[3]),
    .I1(w_palette_r[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_3_s0.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_4_s0 (
    .F(w_palette_g_0[4]),
    .I0(ff_palette_g[4]),
    .I1(w_palette_g[4]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_4_s0.INIT=8'hCA;
  LUT3 w_palette_g_3_s0 (
    .F(w_palette_g_0[3]),
    .I0(ff_palette_g[3]),
    .I1(w_palette_g[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_3_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_4_s0 (
    .F(w_palette_b_0[4]),
    .I0(ff_palette_b[4]),
    .I1(w_palette_b[4]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_4_s0.INIT=8'hCA;
  LUT3 w_palette_b_3_s0 (
    .F(w_palette_b_0[3]),
    .I0(ff_palette_b[3]),
    .I1(w_palette_b[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_3_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 n88_s0 (
    .F(n88_3),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n88_s0.INIT=8'h01;
  LUT3 n90_s0 (
    .F(n90_3),
    .I0(n90_4),
    .I1(w_screen_mode_display_color[7]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n90_s0.INIT=8'hCA;
  LUT3 n91_s0 (
    .F(n91_3),
    .I0(n91_4),
    .I1(w_screen_mode_display_color[6]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n91_s0.INIT=8'hCA;
  LUT3 n92_s0 (
    .F(n92_3),
    .I0(n92_4),
    .I1(w_screen_mode_display_color[5]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n92_s0.INIT=8'hCA;
  LUT3 n93_s0 (
    .F(n93_3),
    .I0(n93_4),
    .I1(w_screen_mode_display_color[4]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n93_s0.INIT=8'hCA;
  LUT4 n94_s0 (
    .F(n94_3),
    .I0(reg_yjk_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n94_4),
    .I3(w_screen_mode_display_color_en) 
);
defparam n94_s0.INIT=16'hF044;
  LUT4 n122_s0 (
    .F(n122_3),
    .I0(reg_backdrop_color[2]),
    .I1(w_screen_mode_display_color[2]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n122_s0.INIT=16'hCCCA;
  LUT4 n123_s0 (
    .F(n123_3),
    .I0(reg_backdrop_color[1]),
    .I1(w_screen_mode_display_color[1]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n123_s0.INIT=16'hCCCA;
  LUT4 n124_s0 (
    .F(n124_3),
    .I0(reg_backdrop_color[0]),
    .I1(w_screen_mode_display_color[0]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n124_s0.INIT=16'hCCCA;
  LUT3 n110_s1 (
    .F(n110_4),
    .I0(w_screen_mode_display_color[3]),
    .I1(reg_yae_mode),
    .I2(w_screen_mode_display_color_en) 
);
defparam n110_s1.INIT=8'h8F;
  LUT3 n222_s0 (
    .F(n222_3),
    .I0(w_pixel_phase_x[0]),
    .I1(w_pixel_phase_x[1]),
    .I2(n144_4) 
);
defparam n222_s0.INIT=8'h80;
  LUT4 n535_s0 (
    .F(n535_3),
    .I0(n535_4),
    .I1(n535_5),
    .I2(n535_16),
    .I3(n535_7) 
);
defparam n535_s0.INIT=16'hFF10;
  LUT4 n536_s0 (
    .F(n536_3),
    .I0(n536_4),
    .I1(n536_5),
    .I2(n535_16),
    .I3(n536_6) 
);
defparam n536_s0.INIT=16'hDC0C;
  LUT2 n537_s0 (
    .F(n537_3),
    .I0(n537_4),
    .I1(n537_5) 
);
defparam n537_s0.INIT=4'h1;
  LUT3 n538_s0 (
    .F(n538_3),
    .I0(n538_4),
    .I1(n538_5),
    .I2(n538_6) 
);
defparam n538_s0.INIT=8'h4F;
  LUT4 n590_s1 (
    .F(n590_4),
    .I0(reg_ext_palette_mode),
    .I1(reg_yjk_mode),
    .I2(n590_7),
    .I3(n361_6) 
);
defparam n590_s1.INIT=16'h1000;
  LUT3 n599_s0 (
    .F(n599_3),
    .I0(ff_display_color[7]),
    .I1(n599_4),
    .I2(w_sprite_display_color_en) 
);
defparam n599_s0.INIT=8'hCA;
  LUT3 n600_s0 (
    .F(n600_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n600_s0.INIT=8'hCA;
  LUT3 n601_s0 (
    .F(n601_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n601_s0.INIT=8'hCA;
  LUT4 n602_s0 (
    .F(n602_3),
    .I0(n602_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n602_s0.INIT=16'h44F0;
  LUT3 n603_s0 (
    .F(n603_3),
    .I0(ff_display_color[3]),
    .I1(n602_4),
    .I2(w_sprite_display_color_en) 
);
defparam n603_s0.INIT=8'h3A;
  LUT3 n604_s0 (
    .F(n604_3),
    .I0(ff_display_color[2]),
    .I1(n602_4),
    .I2(w_sprite_display_color_en) 
);
defparam n604_s0.INIT=8'h3A;
  LUT4 n605_s0 (
    .F(n605_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n605_s0.INIT=16'h88F0;
  LUT2 n606_s1 (
    .F(n606_4),
    .I0(ff_display_color[0]),
    .I1(n606_5) 
);
defparam n606_s1.INIT=4'hE;
  LUT4 n646_s0 (
    .F(n646_3),
    .I0(n2043_8),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(n2043_5) 
);
defparam n646_s0.INIT=16'h0700;
  LUT4 n687_s0 (
    .F(n687_3),
    .I0(n687_4),
    .I1(n687_5),
    .I2(reg_ext_palette_mode),
    .I3(w_display_r16[4]) 
);
defparam n687_s0.INIT=16'hF444;
  LUT4 n688_s0 (
    .F(n688_3),
    .I0(n688_8),
    .I1(n688_10),
    .I2(w_display_r16[3]),
    .I3(reg_ext_palette_mode) 
);
defparam n688_s0.INIT=16'hF011;
  LUT4 n689_s0 (
    .F(n689_3),
    .I0(n689_8),
    .I1(n689_5),
    .I2(reg_ext_palette_mode),
    .I3(w_display_r16[2]) 
);
defparam n689_s0.INIT=16'hF444;
  LUT4 n690_s0 (
    .F(n690_3),
    .I0(n687_4),
    .I1(n690_6),
    .I2(w_display_r16[1]),
    .I3(reg_ext_palette_mode) 
);
defparam n690_s0.INIT=16'hF011;
  LUT3 n691_s0 (
    .F(n691_3),
    .I0(n691_4),
    .I1(w_display_r16[0]),
    .I2(reg_ext_palette_mode) 
);
defparam n691_s0.INIT=8'hC5;
  LUT4 n692_s0 (
    .F(n692_3),
    .I0(n689_8),
    .I1(n687_5),
    .I2(reg_ext_palette_mode),
    .I3(w_display_r16[4]) 
);
defparam n692_s0.INIT=16'hF444;
  LUT4 n693_s0 (
    .F(n693_3),
    .I0(n688_10),
    .I1(n693_4),
    .I2(w_display_r16[3]),
    .I3(reg_ext_palette_mode) 
);
defparam n693_s0.INIT=16'hF011;
  LUT4 n694_s0 (
    .F(n694_3),
    .I0(n689_5),
    .I1(n694_4),
    .I2(reg_ext_palette_mode),
    .I3(w_display_r16[2]) 
);
defparam n694_s0.INIT=16'hF888;
  LUT4 n695_s0 (
    .F(n695_3),
    .I0(n695_4),
    .I1(n695_5),
    .I2(reg_ext_palette_mode),
    .I3(w_display_g16[4]) 
);
defparam n695_s0.INIT=16'hF444;
  LUT4 n696_s0 (
    .F(n696_3),
    .I0(n696_8),
    .I1(n696_10),
    .I2(w_display_g16[3]),
    .I3(reg_ext_palette_mode) 
);
defparam n696_s0.INIT=16'hF011;
  LUT4 n697_s0 (
    .F(n697_3),
    .I0(n697_8),
    .I1(n697_5),
    .I2(reg_ext_palette_mode),
    .I3(w_display_g16[2]) 
);
defparam n697_s0.INIT=16'hF444;
  LUT4 n698_s0 (
    .F(n698_3),
    .I0(n695_4),
    .I1(n698_6),
    .I2(w_display_g16[1]),
    .I3(reg_ext_palette_mode) 
);
defparam n698_s0.INIT=16'hF011;
  LUT3 n699_s0 (
    .F(n699_3),
    .I0(n699_4),
    .I1(w_display_g16[0]),
    .I2(reg_ext_palette_mode) 
);
defparam n699_s0.INIT=8'hC5;
  LUT4 n700_s0 (
    .F(n700_3),
    .I0(n697_8),
    .I1(n695_5),
    .I2(reg_ext_palette_mode),
    .I3(w_display_g16[4]) 
);
defparam n700_s0.INIT=16'hF444;
  LUT4 n701_s0 (
    .F(n701_3),
    .I0(n696_10),
    .I1(n701_4),
    .I2(w_display_g16[3]),
    .I3(reg_ext_palette_mode) 
);
defparam n701_s0.INIT=16'hF011;
  LUT4 n702_s0 (
    .F(n702_3),
    .I0(n697_5),
    .I1(n702_4),
    .I2(reg_ext_palette_mode),
    .I3(w_display_g16[2]) 
);
defparam n702_s0.INIT=16'hF888;
  LUT3 n758_s1 (
    .F(n758_4),
    .I0(ff_display_color256[1]),
    .I1(w_display_b16[4]),
    .I2(n590_7) 
);
defparam n758_s1.INIT=8'hAC;
  LUT3 n759_s1 (
    .F(n759_4),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[3]),
    .I2(n590_7) 
);
defparam n759_s1.INIT=8'hAC;
  LUT3 n776_s6 (
    .F(n760_4),
    .I0(w_display_b16[2]),
    .I1(ff_display_color256[1]),
    .I2(n590_7) 
);
defparam n776_s6.INIT=8'hCA;
  LUT3 n777_s6 (
    .F(n761_4),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[4]),
    .I2(n590_7) 
);
defparam n777_s6.INIT=8'hAC;
  LUT3 n778_s6 (
    .F(n762_4),
    .I0(w_display_b16[3]),
    .I1(ff_display_color256[1]),
    .I2(n590_7) 
);
defparam n778_s6.INIT=8'hCA;
  LUT3 n763_s1 (
    .F(n763_4),
    .I0(w_display_b16[2]),
    .I1(ff_display_color256[0]),
    .I2(n590_7) 
);
defparam n763_s1.INIT=8'hCA;
  LUT3 n780_s0 (
    .F(n780_3),
    .I0(n780_4),
    .I1(n775_7),
    .I2(n779_9) 
);
defparam n780_s0.INIT=8'h5C;
  LUT3 n781_s0 (
    .F(n781_3),
    .I0(n781_4),
    .I1(w_display_b16[2]),
    .I2(reg_ext_palette_mode) 
);
defparam n781_s0.INIT=8'hCA;
  LUT4 w_b_4_s1 (
    .F(w_b_4_4),
    .I0(w_b_4_8),
    .I1(w_b_4_6),
    .I2(n304_2),
    .I3(n361_6) 
);
defparam w_b_4_s1.INIT=16'h7800;
  LUT3 ff_display_color_7_s5 (
    .F(ff_display_color_3_9),
    .I0(n2043_8),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n88_3) 
);
defparam ff_display_color_7_s5.INIT=8'h70;
  LUT4 n551_s1 (
    .F(n551_6),
    .I0(n551_7),
    .I1(reg_backdrop_color[4]),
    .I2(n551_12),
    .I3(n551_9) 
);
defparam n551_s1.INIT=16'h0E00;
  LUT4 n550_s1 (
    .F(n550_6),
    .I0(n551_7),
    .I1(reg_backdrop_color[5]),
    .I2(n551_12),
    .I3(n550_7) 
);
defparam n550_s1.INIT=16'h0E00;
  LUT4 n549_s1 (
    .F(n549_6),
    .I0(n551_7),
    .I1(reg_backdrop_color[6]),
    .I2(n551_12),
    .I3(n549_7) 
);
defparam n549_s1.INIT=16'h0E00;
  LUT4 n548_s1 (
    .F(n548_6),
    .I0(n551_7),
    .I1(reg_backdrop_color[7]),
    .I2(n551_12),
    .I3(n548_7) 
);
defparam n548_s1.INIT=16'h0E00;
  LUT2 w_palette_r_1_s1 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_num[4]),
    .I1(w_palette_r[1]) 
);
defparam w_palette_r_1_s1.INIT=4'h8;
  LUT2 w_palette_r_0_s1 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_num[4]),
    .I1(w_palette_r[0]) 
);
defparam w_palette_r_0_s1.INIT=4'h8;
  LUT2 w_palette_g_1_s1 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_num[4]),
    .I1(w_palette_g[1]) 
);
defparam w_palette_g_1_s1.INIT=4'h8;
  LUT2 w_palette_g_0_s1 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_num[4]),
    .I1(w_palette_g[0]) 
);
defparam w_palette_g_0_s1.INIT=4'h8;
  LUT2 w_palette_b_1_s1 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_num[4]),
    .I1(w_palette_b[1]) 
);
defparam w_palette_b_1_s1.INIT=4'h8;
  LUT2 w_palette_b_0_s1 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_num[4]),
    .I1(w_palette_b[0]) 
);
defparam w_palette_b_0_s1.INIT=4'h8;
  LUT2 w_palette_num_4_s3 (
    .F(w_palette_num_0[4]),
    .I0(ff_palette_num[4]),
    .I1(w_palette_num[4]) 
);
defparam w_palette_num_4_s3.INIT=4'h8;
  LUT2 w_palette_num_5_s3 (
    .F(w_palette_num_0[5]),
    .I0(ff_palette_num[4]),
    .I1(w_palette_num[5]) 
);
defparam w_palette_num_5_s3.INIT=4'h8;
  LUT2 w_palette_num_6_s3 (
    .F(w_palette_num_0[6]),
    .I0(ff_palette_num[4]),
    .I1(w_palette_num[6]) 
);
defparam w_palette_num_6_s3.INIT=4'h8;
  LUT2 w_palette_num_7_s3 (
    .F(w_palette_num_0[7]),
    .I0(ff_palette_num[4]),
    .I1(w_palette_num[7]) 
);
defparam w_palette_num_7_s3.INIT=4'h8;
  LUT3 n353_s1 (
    .F(n353_6),
    .I0(n310_2),
    .I1(n311_2),
    .I2(n353_7) 
);
defparam n353_s1.INIT=8'hF6;
  LUT4 n351_s1 (
    .F(n351_6),
    .I0(n309_2),
    .I1(n352_7),
    .I2(n308_2),
    .I3(n353_7) 
);
defparam n351_s1.INIT=16'hFF78;
  LUT3 n350_s1 (
    .F(n350_6),
    .I0(n307_2),
    .I1(w_b_4_8),
    .I2(n353_7) 
);
defparam n350_s1.INIT=8'hF6;
  LUT4 n349_s1 (
    .F(n349_6),
    .I0(n307_2),
    .I1(w_b_4_8),
    .I2(n305_2),
    .I3(n306_2) 
);
defparam n349_s1.INIT=16'h7FF8;
  LUT2 n343_s1 (
    .F(n343_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[0]) 
);
defparam n343_s1.INIT=4'hE;
  LUT2 n342_s1 (
    .F(n342_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[1]) 
);
defparam n342_s1.INIT=4'hE;
  LUT2 n341_s1 (
    .F(n341_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[2]) 
);
defparam n341_s1.INIT=4'hE;
  LUT2 n340_s1 (
    .F(n340_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[3]) 
);
defparam n340_s1.INIT=4'hE;
  LUT2 n339_s1 (
    .F(n339_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[4]) 
);
defparam n339_s1.INIT=4'hE;
  LUT2 n333_s1 (
    .F(n333_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[0]) 
);
defparam n333_s1.INIT=4'hE;
  LUT2 n332_s1 (
    .F(n332_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[1]) 
);
defparam n332_s1.INIT=4'hE;
  LUT2 n331_s1 (
    .F(n331_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[2]) 
);
defparam n331_s1.INIT=4'hE;
  LUT2 n330_s1 (
    .F(n330_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[3]) 
);
defparam n330_s1.INIT=4'hE;
  LUT2 n329_s1 (
    .F(n329_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[4]) 
);
defparam n329_s1.INIT=4'hE;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_36),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT3 n774_s4 (
    .F(n779_6),
    .I0(ff_yjk_b[4]),
    .I1(w_display_b16[4]),
    .I2(reg_ext_palette_mode) 
);
defparam n774_s4.INIT=8'hCA;
  LUT3 n775_s4 (
    .F(n775_7),
    .I0(ff_yjk_b[3]),
    .I1(w_display_b16[3]),
    .I2(reg_ext_palette_mode) 
);
defparam n775_s4.INIT=8'hCA;
  LUT3 n776_s5 (
    .F(n776_7),
    .I0(ff_yjk_b[2]),
    .I1(w_display_b16[2]),
    .I2(reg_ext_palette_mode) 
);
defparam n776_s5.INIT=8'hCA;
  LUT3 n777_s5 (
    .F(n777_7),
    .I0(ff_yjk_b[1]),
    .I1(w_display_b16[1]),
    .I2(reg_ext_palette_mode) 
);
defparam n777_s5.INIT=8'hCA;
  LUT3 n778_s5 (
    .F(n778_7),
    .I0(ff_yjk_b[0]),
    .I1(w_display_b16[0]),
    .I2(reg_ext_palette_mode) 
);
defparam n778_s5.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90_4),
    .I0(reg_backdrop_color[3]),
    .I1(reg_backdrop_color[7]),
    .I2(reg_yjk_mode) 
);
defparam n90_s1.INIT=8'hAC;
  LUT3 n91_s1 (
    .F(n91_4),
    .I0(reg_backdrop_color[2]),
    .I1(reg_backdrop_color[6]),
    .I2(reg_yjk_mode) 
);
defparam n91_s1.INIT=8'hAC;
  LUT3 n92_s1 (
    .F(n92_4),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[5]),
    .I2(reg_yjk_mode) 
);
defparam n92_s1.INIT=8'hAC;
  LUT3 n93_s1 (
    .F(n93_4),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[4]),
    .I2(reg_yjk_mode) 
);
defparam n93_s1.INIT=8'hAC;
  LUT3 n94_s1 (
    .F(n94_4),
    .I0(reg_yjk_mode),
    .I1(reg_yae_mode),
    .I2(w_screen_mode_display_color[3]) 
);
defparam n94_s1.INIT=8'h70;
  LUT2 n535_s1 (
    .F(n535_4),
    .I0(reg_screen_mode_2),
    .I1(n2043_6) 
);
defparam n535_s1.INIT=4'h4;
  LUT4 n535_s2 (
    .F(n535_5),
    .I0(w_sprite_display_color[3]),
    .I1(w_sprite_display_color_en),
    .I2(reg_backdrop_color[3]),
    .I3(n535_8) 
);
defparam n535_s2.INIT=16'h770F;
  LUT3 n535_s4 (
    .F(n535_7),
    .I0(n535_10),
    .I1(n535_16),
    .I2(n535_11) 
);
defparam n535_s4.INIT=8'hB0;
  LUT3 n536_s1 (
    .F(n536_4),
    .I0(w_sprite_display_color_en),
    .I1(w_sprite_display_color[2]),
    .I2(n535_8) 
);
defparam n536_s1.INIT=8'h70;
  LUT3 n536_s2 (
    .F(n536_5),
    .I0(n535_16),
    .I1(n536_7),
    .I2(n536_8) 
);
defparam n536_s2.INIT=8'h70;
  LUT4 n536_s3 (
    .F(n536_6),
    .I0(n536_14),
    .I1(n536_10),
    .I2(reg_backdrop_color[2]),
    .I3(n536_11) 
);
defparam n536_s3.INIT=16'h00F1;
  LUT4 n537_s1 (
    .F(n537_4),
    .I0(n144_4),
    .I1(n537_6),
    .I2(n535_16),
    .I3(n537_7) 
);
defparam n537_s1.INIT=16'h004F;
  LUT4 n537_s2 (
    .F(n537_5),
    .I0(n537_8),
    .I1(reg_backdrop_color[1]),
    .I2(n590_7),
    .I3(n538_5) 
);
defparam n537_s2.INIT=16'h3500;
  LUT4 n538_s1 (
    .F(n538_4),
    .I0(n538_7),
    .I1(n538_8),
    .I2(reg_backdrop_color[0]),
    .I3(n590_7) 
);
defparam n538_s1.INIT=16'h0FEE;
  LUT3 n538_s2 (
    .F(n538_5),
    .I0(n535_9),
    .I1(n144_4),
    .I2(n358_8) 
);
defparam n538_s2.INIT=8'h40;
  LUT4 n538_s3 (
    .F(n538_6),
    .I0(n538_9),
    .I1(n538_10),
    .I2(n538_11),
    .I3(n535_16) 
);
defparam n538_s3.INIT=16'hBB0F;
  LUT4 n556_s1 (
    .F(n556_4),
    .I0(ff_display_color_delay3[8]),
    .I1(reg_yjk_mode),
    .I2(reg_ext_palette_mode),
    .I3(n590_7) 
);
defparam n556_s1.INIT=16'h0B00;
  LUT4 n599_s1 (
    .F(n599_4),
    .I0(ff_display_color[1]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[2]),
    .I3(ff_display_color[3]) 
);
defparam n599_s1.INIT=16'hF100;
  LUT4 n602_s1 (
    .F(n602_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n602_s1.INIT=16'h00EF;
  LUT4 n606_s2 (
    .F(n606_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n606_s2.INIT=16'h1000;
  LUT4 n687_s1 (
    .F(n687_4),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[4]),
    .I2(n774_10),
    .I3(n590_7) 
);
defparam n687_s1.INIT=16'h0503;
  LUT3 n687_s2 (
    .F(n687_5),
    .I0(n774_10),
    .I1(ff_yjk_r[4]),
    .I2(reg_ext_palette_mode) 
);
defparam n687_s2.INIT=8'h0D;
  LUT3 n689_s2 (
    .F(n689_5),
    .I0(n774_10),
    .I1(ff_yjk_r[2]),
    .I2(reg_ext_palette_mode) 
);
defparam n689_s2.INIT=8'h0D;
  LUT3 n691_s1 (
    .F(n691_4),
    .I0(n688_6),
    .I1(ff_yjk_r[0]),
    .I2(n774_10) 
);
defparam n691_s1.INIT=8'h35;
  LUT3 n693_s1 (
    .F(n693_4),
    .I0(n689_6),
    .I1(n688_6),
    .I2(n687_4) 
);
defparam n693_s1.INIT=8'h70;
  LUT4 n694_s1 (
    .F(n694_4),
    .I0(n687_4),
    .I1(n774_10),
    .I2(n688_6),
    .I3(n689_6) 
);
defparam n694_s1.INIT=16'h5FFC;
  LUT4 n695_s1 (
    .F(n695_4),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[4]),
    .I2(n774_10),
    .I3(n590_7) 
);
defparam n695_s1.INIT=16'h0503;
  LUT3 n695_s2 (
    .F(n695_5),
    .I0(n774_10),
    .I1(ff_yjk_g[4]),
    .I2(reg_ext_palette_mode) 
);
defparam n695_s2.INIT=8'h0D;
  LUT3 n697_s2 (
    .F(n697_5),
    .I0(n774_10),
    .I1(ff_yjk_g[2]),
    .I2(reg_ext_palette_mode) 
);
defparam n697_s2.INIT=8'h0D;
  LUT3 n699_s1 (
    .F(n699_4),
    .I0(n696_6),
    .I1(ff_yjk_g[0]),
    .I2(n774_10) 
);
defparam n699_s1.INIT=8'h35;
  LUT3 n701_s1 (
    .F(n701_4),
    .I0(n697_6),
    .I1(n696_6),
    .I2(n695_4) 
);
defparam n701_s1.INIT=8'h70;
  LUT4 n702_s1 (
    .F(n702_4),
    .I0(n695_4),
    .I1(n774_10),
    .I2(n696_6),
    .I3(n697_6) 
);
defparam n702_s1.INIT=16'h5FFC;
  LUT4 n780_s1 (
    .F(n780_4),
    .I0(n590_7),
    .I1(w_display_b16[2]),
    .I2(w_display_b16[3]),
    .I3(n758_4) 
);
defparam n780_s1.INIT=16'h00BF;
  LUT3 n781_s1 (
    .F(n781_4),
    .I0(n781_5),
    .I1(ff_yjk_b[2]),
    .I2(n774_10) 
);
defparam n781_s1.INIT=8'hCA;
  LUT3 w_b_4_s3 (
    .F(w_b_4_6),
    .I0(n307_2),
    .I1(n306_2),
    .I2(n305_2) 
);
defparam w_b_4_s3.INIT=8'h80;
  LUT3 n551_s2 (
    .F(n551_7),
    .I0(ff_display_color_delay0[8]),
    .I1(ff_display_color_delay3[8]),
    .I2(reg_yjk_mode) 
);
defparam n551_s2.INIT=8'hCA;
  LUT4 n551_s4 (
    .F(n551_9),
    .I0(ff_display_color_delay0[4]),
    .I1(ff_display_color_delay0[8]),
    .I2(n551_10),
    .I3(reg_yjk_mode) 
);
defparam n551_s4.INIT=16'hF0BB;
  LUT4 n550_s2 (
    .F(n550_7),
    .I0(ff_display_color_delay0[5]),
    .I1(ff_display_color_delay0[8]),
    .I2(n550_8),
    .I3(reg_yjk_mode) 
);
defparam n550_s2.INIT=16'hF0BB;
  LUT4 n549_s2 (
    .F(n549_7),
    .I0(ff_display_color_delay0[6]),
    .I1(ff_display_color_delay0[8]),
    .I2(n549_8),
    .I3(reg_yjk_mode) 
);
defparam n549_s2.INIT=16'hF0BB;
  LUT4 n548_s2 (
    .F(n548_7),
    .I0(ff_display_color_delay0[7]),
    .I1(ff_display_color_delay0[8]),
    .I2(n548_8),
    .I3(reg_yjk_mode) 
);
defparam n548_s2.INIT=16'hF0BB;
  LUT4 n353_s2 (
    .F(n353_7),
    .I0(n307_2),
    .I1(n306_2),
    .I2(w_b_4_8),
    .I3(n305_2) 
);
defparam n353_s2.INIT=16'h7F80;
  LUT2 n352_s2 (
    .F(n352_7),
    .I0(n310_2),
    .I1(n311_2) 
);
defparam n352_s2.INIT=4'h8;
  LUT3 n774_s6 (
    .F(n774_10),
    .I0(ff_yjk_rgb_en),
    .I1(reg_yae_mode),
    .I2(reg_yjk_mode) 
);
defparam n774_s6.INIT=8'h70;
  LUT3 n535_s5 (
    .F(n535_8),
    .I0(n536_7),
    .I1(n535_14),
    .I2(n536_14) 
);
defparam n535_s5.INIT=8'h0B;
  LUT3 n535_s6 (
    .F(n535_9),
    .I0(n551_7),
    .I1(n590_7),
    .I2(n144_4) 
);
defparam n535_s6.INIT=8'h80;
  LUT4 n535_s7 (
    .F(n535_10),
    .I0(n535_4),
    .I1(n590_7),
    .I2(n536_7),
    .I3(n144_4) 
);
defparam n535_s7.INIT=16'h0305;
  LUT3 n535_s8 (
    .F(n535_11),
    .I0(ff_display_color_delay0[3]),
    .I1(ff_display_color_delay3[3]),
    .I2(reg_yjk_mode) 
);
defparam n535_s8.INIT=8'hCA;
  LUT3 n536_s4 (
    .F(n536_7),
    .I0(n536_12),
    .I1(reg_color0_opaque),
    .I2(w_sprite_display_color_en) 
);
defparam n536_s4.INIT=8'hD0;
  LUT3 n536_s5 (
    .F(n536_8),
    .I0(ff_display_color_delay0[2]),
    .I1(ff_display_color_delay3[2]),
    .I2(reg_yjk_mode) 
);
defparam n536_s5.INIT=8'hCA;
  LUT3 n536_s7 (
    .F(n536_10),
    .I0(w_sprite_display_color_en),
    .I1(w_sprite_display_color[2]),
    .I2(n536_8) 
);
defparam n536_s7.INIT=8'h07;
  LUT4 n536_s8 (
    .F(n536_11),
    .I0(n536_8),
    .I1(n536_7),
    .I2(n144_4),
    .I3(n535_4) 
);
defparam n536_s8.INIT=16'hDF00;
  LUT4 n537_s3 (
    .F(n537_6),
    .I0(reg_backdrop_color[1]),
    .I1(n537_9),
    .I2(w_sprite_display_color[1]),
    .I3(n536_7) 
);
defparam n537_s3.INIT=16'h0F77;
  LUT4 n537_s4 (
    .F(n537_7),
    .I0(n535_9),
    .I1(n536_7),
    .I2(n358_8),
    .I3(n537_10) 
);
defparam n537_s4.INIT=16'hBF00;
  LUT4 n537_s5 (
    .F(n537_8),
    .I0(n537_11),
    .I1(n537_10),
    .I2(n537_14),
    .I3(n536_7) 
);
defparam n537_s5.INIT=16'h0FEE;
  LUT4 n538_s4 (
    .F(n538_7),
    .I0(n538_14),
    .I1(n535_14),
    .I2(n536_7),
    .I3(n538_11) 
);
defparam n538_s4.INIT=16'h0007;
  LUT4 n538_s5 (
    .F(n538_8),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color[0]),
    .I2(n535_4),
    .I3(n536_7) 
);
defparam n538_s5.INIT=16'h5300;
  LUT4 n538_s6 (
    .F(n538_9),
    .I0(n535_14),
    .I1(reg_backdrop_color[0]),
    .I2(n536_7),
    .I3(n538_11) 
);
defparam n538_s6.INIT=16'h0007;
  LUT3 n538_s7 (
    .F(n538_10),
    .I0(n536_7),
    .I1(w_sprite_display_color[0]),
    .I2(n144_4) 
);
defparam n538_s7.INIT=8'h0D;
  LUT3 n538_s8 (
    .F(n538_11),
    .I0(ff_display_color_delay0[0]),
    .I1(ff_display_color_delay3[0]),
    .I2(reg_yjk_mode) 
);
defparam n538_s8.INIT=8'hCA;
  LUT3 n688_s3 (
    .F(n688_6),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[3]),
    .I2(n590_7) 
);
defparam n688_s3.INIT=8'hAC;
  LUT3 n689_s3 (
    .F(n689_6),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[2]),
    .I2(n590_7) 
);
defparam n689_s3.INIT=8'hAC;
  LUT3 n696_s3 (
    .F(n696_6),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[3]),
    .I2(n590_7) 
);
defparam n696_s3.INIT=8'hAC;
  LUT3 n697_s3 (
    .F(n697_6),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[2]),
    .I2(n590_7) 
);
defparam n697_s3.INIT=8'hAC;
  LUT3 n781_s2 (
    .F(n781_5),
    .I0(n781_6),
    .I1(ff_display_color256[0]),
    .I2(n590_7) 
);
defparam n781_s2.INIT=8'hCA;
  LUT3 n551_s5 (
    .F(n551_10),
    .I0(ff_display_color_delay3[4]),
    .I1(reg_ext_palette_mode),
    .I2(ff_display_color_delay3[8]) 
);
defparam n551_s5.INIT=8'hAC;
  LUT3 n550_s3 (
    .F(n550_8),
    .I0(ff_display_color_delay3[5]),
    .I1(reg_ext_palette_mode),
    .I2(ff_display_color_delay3[8]) 
);
defparam n550_s3.INIT=8'hAC;
  LUT3 n549_s3 (
    .F(n549_8),
    .I0(ff_display_color_delay3[6]),
    .I1(reg_ext_palette_mode),
    .I2(ff_display_color_delay3[8]) 
);
defparam n549_s3.INIT=8'hAC;
  LUT3 n548_s3 (
    .F(n548_8),
    .I0(ff_display_color_delay3[7]),
    .I1(reg_ext_palette_mode),
    .I2(ff_display_color_delay3[8]) 
);
defparam n548_s3.INIT=8'hAC;
  LUT4 n536_s9 (
    .F(n536_12),
    .I0(w_sprite_display_color[0]),
    .I1(w_sprite_display_color[1]),
    .I2(w_sprite_display_color[2]),
    .I3(w_sprite_display_color[3]) 
);
defparam n536_s9.INIT=16'h0001;
  LUT4 n537_s6 (
    .F(n537_9),
    .I0(reg_color0_opaque),
    .I1(n535_11),
    .I2(n538_11),
    .I3(n536_8) 
);
defparam n537_s6.INIT=16'h0001;
  LUT3 n537_s7 (
    .F(n537_10),
    .I0(ff_display_color_delay0[1]),
    .I1(ff_display_color_delay3[1]),
    .I2(reg_yjk_mode) 
);
defparam n537_s7.INIT=8'hCA;
  LUT4 n537_s8 (
    .F(n537_11),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[3]),
    .I2(n535_4),
    .I3(n537_9) 
);
defparam n537_s8.INIT=16'hCA00;
  LUT3 n781_s3 (
    .F(n781_6),
    .I0(w_display_b16[4]),
    .I1(w_display_b16[3]),
    .I2(w_display_b16[2]) 
);
defparam n781_s3.INIT=8'hBC;
  LUT4 w_b_4_s4 (
    .F(w_b_4_8),
    .I0(n309_2),
    .I1(n308_2),
    .I2(n310_2),
    .I3(n311_2) 
);
defparam w_b_4_s4.INIT=16'h8000;
  LUT4 n352_s3 (
    .F(n352_9),
    .I0(n309_2),
    .I1(n310_2),
    .I2(n311_2),
    .I3(n353_7) 
);
defparam n352_s3.INIT=16'hFF6A;
  LUT4 n535_s10 (
    .F(n535_14),
    .I0(n537_9),
    .I1(ff_display_color_delay0[1]),
    .I2(ff_display_color_delay3[1]),
    .I3(reg_yjk_mode) 
);
defparam n535_s10.INIT=16'h0A22;
  LUT3 n590_s3 (
    .F(n590_7),
    .I0(w_next_0_5),
    .I1(reg_screen_mode_3),
    .I2(reg_screen_mode_4) 
);
defparam n590_s3.INIT=8'h80;
  LUT4 n688_s4 (
    .F(n688_8),
    .I0(n774_10),
    .I1(ff_display_color256[3]),
    .I2(w_display_r16[3]),
    .I3(n590_7) 
);
defparam n688_s4.INIT=16'h1105;
  LUT4 n696_s4 (
    .F(n696_8),
    .I0(n774_10),
    .I1(ff_display_color256[6]),
    .I2(w_display_g16[3]),
    .I3(n590_7) 
);
defparam n696_s4.INIT=16'h1105;
  LUT4 n535_s11 (
    .F(n535_16),
    .I0(n535_9),
    .I1(w_screen_mode_3_3),
    .I2(reg_screen_mode_0),
    .I3(ff_next_vram2_7_10) 
);
defparam n535_s11.INIT=16'h0015;
  LUT4 n361_s2 (
    .F(n361_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[0]) 
);
defparam n361_s2.INIT=16'h0100;
  LUT4 n116_s3 (
    .F(n116_7),
    .I0(reg_yjk_mode),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n116_s3.INIT=16'h0001;
  LUT4 n144_s0 (
    .F(n144_4),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n144_s0.INIT=16'h0001;
  LUT4 n538_s10 (
    .F(n538_14),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[2]),
    .I2(reg_screen_mode_2),
    .I3(n2043_6) 
);
defparam n538_s10.INIT=16'hACAA;
  LUT4 n537_s10 (
    .F(n537_14),
    .I0(w_sprite_display_color[3]),
    .I1(w_sprite_display_color[1]),
    .I2(reg_screen_mode_2),
    .I3(n2043_6) 
);
defparam n537_s10.INIT=16'h3533;
  LUT4 n698_s2 (
    .F(n698_6),
    .I0(ff_yjk_g[1]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n698_s2.INIT=16'h1500;
  LUT4 n697_s4 (
    .F(n697_8),
    .I0(ff_yjk_rgb_en),
    .I1(reg_yae_mode),
    .I2(reg_yjk_mode),
    .I3(n697_6) 
);
defparam n697_s4.INIT=16'h008F;
  LUT4 n696_s5 (
    .F(n696_10),
    .I0(ff_yjk_g[3]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n696_s5.INIT=16'h1500;
  LUT4 n690_s2 (
    .F(n690_6),
    .I0(ff_yjk_r[1]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n690_s2.INIT=16'h1500;
  LUT4 n689_s4 (
    .F(n689_8),
    .I0(ff_yjk_rgb_en),
    .I1(reg_yae_mode),
    .I2(reg_yjk_mode),
    .I3(n689_6) 
);
defparam n689_s4.INIT=16'h008F;
  LUT4 n688_s5 (
    .F(n688_10),
    .I0(ff_yjk_r[3]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n688_s5.INIT=16'h1500;
  LUT4 n779_s4 (
    .F(n779_9),
    .I0(reg_ext_palette_mode),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n779_s4.INIT=16'h4055;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  LUT3 n774_s7 (
    .F(n774_12),
    .I0(n758_4),
    .I1(n779_6),
    .I2(n779_9) 
);
defparam n774_s7.INIT=8'hAC;
  LUT3 n775_s5 (
    .F(n775_10),
    .I0(n775_7),
    .I1(n759_4),
    .I2(n779_9) 
);
defparam n775_s5.INIT=8'hCA;
  LUT3 n779_s5 (
    .F(n779_11),
    .I0(n763_4),
    .I1(n779_6),
    .I2(n779_9) 
);
defparam n779_s5.INIT=8'hAC;
  LUT4 w_r_4_s2 (
    .F(w_r_4_7),
    .I0(GND),
    .I1(ff_j[5]),
    .I2(w_r_yjk_5_2),
    .I3(n361_6) 
);
defparam w_r_4_s2.INIT=16'h9600;
  LUT4 w_g_4_s2 (
    .F(w_g_4_6),
    .I0(GND),
    .I1(ff_k[5]),
    .I2(w_g_yjk_5_2),
    .I3(n361_6) 
);
defparam w_g_4_s2.INIT=16'h9600;
  LUT4 n551_s6 (
    .F(n551_12),
    .I0(n536_14),
    .I1(n2043_8),
    .I2(w_screen_pos_x_Z[3]),
    .I3(n88_3) 
);
defparam n551_s6.INIT=16'h1500;
  LUT4 n556_s2 (
    .F(n556_6),
    .I0(n556_4),
    .I1(n2043_8),
    .I2(w_screen_pos_x_Z[3]),
    .I3(n88_3) 
);
defparam n556_s2.INIT=16'h1500;
  LUT4 n536_s10 (
    .F(n536_14),
    .I0(n144_4),
    .I1(w_next_0_5),
    .I2(reg_screen_mode_3),
    .I3(reg_screen_mode_4) 
);
defparam n536_s10.INIT=16'h8000;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_4_s0 (
    .Q(ff_palette_r[4]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_3_s0 (
    .Q(ff_palette_r[3]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_4_s0 (
    .Q(ff_palette_g[4]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_3_s0 (
    .Q(ff_palette_g[3]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_4_s0 (
    .Q(ff_palette_b[4]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_3_s0 (
    .Q(ff_palette_b[3]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFSE ff_display_color_delay0_8_s0 (
    .Q(ff_display_color_delay0[8]),
    .D(n110_4),
    .CLK(clk85m),
    .CE(n88_3),
    .SET(n116_7) 
);
  DFFE ff_display_color_delay0_7_s0 (
    .Q(ff_display_color_delay0[7]),
    .D(n90_3),
    .CLK(clk85m),
    .CE(n88_3) 
);
  DFFE ff_display_color_delay0_6_s0 (
    .Q(ff_display_color_delay0[6]),
    .D(n91_3),
    .CLK(clk85m),
    .CE(n88_3) 
);
  DFFE ff_display_color_delay0_5_s0 (
    .Q(ff_display_color_delay0[5]),
    .D(n92_3),
    .CLK(clk85m),
    .CE(n88_3) 
);
  DFFE ff_display_color_delay0_4_s0 (
    .Q(ff_display_color_delay0[4]),
    .D(n93_3),
    .CLK(clk85m),
    .CE(n88_3) 
);
  DFFE ff_display_color_delay0_3_s0 (
    .Q(ff_display_color_delay0[3]),
    .D(n94_3),
    .CLK(clk85m),
    .CE(n88_3) 
);
  DFFE ff_display_color_delay0_2_s0 (
    .Q(ff_display_color_delay0[2]),
    .D(n122_3),
    .CLK(clk85m),
    .CE(n88_3) 
);
  DFFE ff_display_color_delay0_1_s0 (
    .Q(ff_display_color_delay0[1]),
    .D(n123_3),
    .CLK(clk85m),
    .CE(n88_3) 
);
  DFFE ff_display_color_delay0_0_s0 (
    .Q(ff_display_color_delay0[0]),
    .D(n124_3),
    .CLK(clk85m),
    .CE(n88_3) 
);
  DFFE ff_display_color_delay1_8_s0 (
    .Q(ff_display_color_delay1[8]),
    .D(ff_display_color_delay0[8]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay1_7_s0 (
    .Q(ff_display_color_delay1[7]),
    .D(ff_display_color_delay0[7]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay1_6_s0 (
    .Q(ff_display_color_delay1[6]),
    .D(ff_display_color_delay0[6]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay1_5_s0 (
    .Q(ff_display_color_delay1[5]),
    .D(ff_display_color_delay0[5]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay1_4_s0 (
    .Q(ff_display_color_delay1[4]),
    .D(ff_display_color_delay0[4]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay1_3_s0 (
    .Q(ff_display_color_delay1[3]),
    .D(ff_display_color_delay0[3]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay1_2_s0 (
    .Q(ff_display_color_delay1[2]),
    .D(ff_display_color_delay0[2]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay1_1_s0 (
    .Q(ff_display_color_delay1[1]),
    .D(ff_display_color_delay0[1]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay1_0_s0 (
    .Q(ff_display_color_delay1[0]),
    .D(ff_display_color_delay0[0]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay2_8_s0 (
    .Q(ff_display_color_delay2[8]),
    .D(ff_display_color_delay1[8]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay2_7_s0 (
    .Q(ff_display_color_delay2[7]),
    .D(ff_display_color_delay1[7]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay2_6_s0 (
    .Q(ff_display_color_delay2[6]),
    .D(ff_display_color_delay1[6]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay2_5_s0 (
    .Q(ff_display_color_delay2[5]),
    .D(ff_display_color_delay1[5]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay2_4_s0 (
    .Q(ff_display_color_delay2[4]),
    .D(ff_display_color_delay1[4]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay2_3_s0 (
    .Q(ff_display_color_delay2[3]),
    .D(ff_display_color_delay1[3]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay2_2_s0 (
    .Q(ff_display_color_delay2[2]),
    .D(ff_display_color_delay1[2]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay2_1_s0 (
    .Q(ff_display_color_delay2[1]),
    .D(ff_display_color_delay1[1]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay2_0_s0 (
    .Q(ff_display_color_delay2[0]),
    .D(ff_display_color_delay1[0]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay3_8_s0 (
    .Q(ff_display_color_delay3[8]),
    .D(ff_display_color_delay2[8]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay3_7_s0 (
    .Q(ff_display_color_delay3[7]),
    .D(ff_display_color_delay2[7]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay3_6_s0 (
    .Q(ff_display_color_delay3[6]),
    .D(ff_display_color_delay2[6]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay3_5_s0 (
    .Q(ff_display_color_delay3[5]),
    .D(ff_display_color_delay2[5]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay3_4_s0 (
    .Q(ff_display_color_delay3[4]),
    .D(ff_display_color_delay2[4]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay3_3_s0 (
    .Q(ff_display_color_delay3[3]),
    .D(ff_display_color_delay2[3]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay3_2_s0 (
    .Q(ff_display_color_delay3[2]),
    .D(ff_display_color_delay2[2]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay3_1_s0 (
    .Q(ff_display_color_delay3[1]),
    .D(ff_display_color_delay2[1]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay3_0_s0 (
    .Q(ff_display_color_delay3[0]),
    .D(ff_display_color_delay2[0]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay4_8_s0 (
    .Q(ff_display_color_delay4[8]),
    .D(ff_display_color_delay3[8]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay4_7_s0 (
    .Q(ff_display_color_delay4[7]),
    .D(ff_display_color_delay3[7]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay4_6_s0 (
    .Q(ff_display_color_delay4[6]),
    .D(ff_display_color_delay3[6]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay4_5_s0 (
    .Q(ff_display_color_delay4[5]),
    .D(ff_display_color_delay3[5]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay4_4_s0 (
    .Q(ff_display_color_delay4[4]),
    .D(ff_display_color_delay3[4]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay4_3_s0 (
    .Q(ff_display_color_delay4[3]),
    .D(ff_display_color_delay3[3]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay4_2_s0 (
    .Q(ff_display_color_delay4[2]),
    .D(ff_display_color_delay3[2]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay4_1_s0 (
    .Q(ff_display_color_delay4[1]),
    .D(ff_display_color_delay3[1]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_display_color_delay4_0_s0 (
    .Q(ff_display_color_delay4[0]),
    .D(ff_display_color_delay3[0]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_j_5_s0 (
    .Q(ff_j[5]),
    .D(ff_display_color_delay1[2]),
    .CLK(clk85m),
    .CE(n222_3) 
);
  DFFE ff_j_4_s0 (
    .Q(ff_j[4]),
    .D(ff_display_color_delay1[1]),
    .CLK(clk85m),
    .CE(n222_3) 
);
  DFFE ff_j_3_s0 (
    .Q(ff_j[3]),
    .D(ff_display_color_delay1[0]),
    .CLK(clk85m),
    .CE(n222_3) 
);
  DFFE ff_j_2_s0 (
    .Q(ff_j[2]),
    .D(ff_display_color_delay2[2]),
    .CLK(clk85m),
    .CE(n222_3) 
);
  DFFE ff_j_1_s0 (
    .Q(ff_j[1]),
    .D(ff_display_color_delay2[1]),
    .CLK(clk85m),
    .CE(n222_3) 
);
  DFFE ff_j_0_s0 (
    .Q(ff_j[0]),
    .D(ff_display_color_delay2[0]),
    .CLK(clk85m),
    .CE(n222_3) 
);
  DFFE ff_k_5_s0 (
    .Q(ff_k[5]),
    .D(ff_display_color_delay3[2]),
    .CLK(clk85m),
    .CE(n222_3) 
);
  DFFE ff_k_4_s0 (
    .Q(ff_k[4]),
    .D(ff_display_color_delay3[1]),
    .CLK(clk85m),
    .CE(n222_3) 
);
  DFFE ff_k_3_s0 (
    .Q(ff_k[3]),
    .D(ff_display_color_delay3[0]),
    .CLK(clk85m),
    .CE(n222_3) 
);
  DFFE ff_k_2_s0 (
    .Q(ff_k[2]),
    .D(ff_display_color_delay4[2]),
    .CLK(clk85m),
    .CE(n222_3) 
);
  DFFE ff_k_1_s0 (
    .Q(ff_k[1]),
    .D(ff_display_color_delay4[1]),
    .CLK(clk85m),
    .CE(n222_3) 
);
  DFFE ff_k_0_s0 (
    .Q(ff_k[0]),
    .D(ff_display_color_delay4[0]),
    .CLK(clk85m),
    .CE(n222_3) 
);
  DFFE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(ff_display_color_delay4[7]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(ff_display_color_delay4[6]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(ff_display_color_delay4[5]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(ff_display_color_delay4[4]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(ff_display_color_delay4[3]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFE ff_yjk_en_s0 (
    .Q(ff_yjk_en),
    .D(ff_display_color_delay4[8]),
    .CLK(clk85m),
    .CE(n144_4) 
);
  DFFRE ff_yjk_r_4_s0 (
    .Q(ff_yjk_r[4]),
    .D(n329_6),
    .CLK(clk85m),
    .CE(n361_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_3_s0 (
    .Q(ff_yjk_r[3]),
    .D(n330_6),
    .CLK(clk85m),
    .CE(n361_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_2_s0 (
    .Q(ff_yjk_r[2]),
    .D(n331_6),
    .CLK(clk85m),
    .CE(n361_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_1_s0 (
    .Q(ff_yjk_r[1]),
    .D(n332_6),
    .CLK(clk85m),
    .CE(n361_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_0_s0 (
    .Q(ff_yjk_r[0]),
    .D(n333_6),
    .CLK(clk85m),
    .CE(n361_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_g_4_s0 (
    .Q(ff_yjk_g[4]),
    .D(n339_6),
    .CLK(clk85m),
    .CE(n361_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_3_s0 (
    .Q(ff_yjk_g[3]),
    .D(n340_6),
    .CLK(clk85m),
    .CE(n361_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_2_s0 (
    .Q(ff_yjk_g[2]),
    .D(n341_6),
    .CLK(clk85m),
    .CE(n361_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_1_s0 (
    .Q(ff_yjk_g[1]),
    .D(n342_6),
    .CLK(clk85m),
    .CE(n361_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_0_s0 (
    .Q(ff_yjk_g[0]),
    .D(n343_6),
    .CLK(clk85m),
    .CE(n361_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_b_4_s0 (
    .Q(ff_yjk_b[4]),
    .D(n349_6),
    .CLK(clk85m),
    .CE(n361_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_3_s0 (
    .Q(ff_yjk_b[3]),
    .D(n350_6),
    .CLK(clk85m),
    .CE(n361_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_2_s0 (
    .Q(ff_yjk_b[2]),
    .D(n351_6),
    .CLK(clk85m),
    .CE(n361_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_1_s0 (
    .Q(ff_yjk_b[1]),
    .D(n352_9),
    .CLK(clk85m),
    .CE(n361_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_0_s0 (
    .Q(ff_yjk_b[0]),
    .D(n353_6),
    .CLK(clk85m),
    .CE(n361_6),
    .RESET(w_b_4_4) 
);
  DFFE ff_yjk_rgb_en_s0 (
    .Q(ff_yjk_rgb_en),
    .D(ff_yjk_en),
    .CLK(clk85m),
    .CE(n361_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n556_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n599_3),
    .CLK(clk85m),
    .CE(n590_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n600_3),
    .CLK(clk85m),
    .CE(n590_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n601_3),
    .CLK(clk85m),
    .CE(n590_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n602_3),
    .CLK(clk85m),
    .CE(n590_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n603_3),
    .CLK(clk85m),
    .CE(n590_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n604_3),
    .CLK(clk85m),
    .CE(n590_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n605_3),
    .CLK(clk85m),
    .CE(n590_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n606_4),
    .CLK(clk85m),
    .CE(n590_4),
    .CLEAR(n36_6) 
);
  DFF ff_rgb_load_s0 (
    .Q(ff_rgb_load),
    .D(n646_3),
    .CLK(clk85m) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r[7]),
    .D(n687_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r[6]),
    .D(n688_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r[5]),
    .D(n689_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_4_s0 (
    .Q(w_vdp_r[4]),
    .D(n690_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_3_s0 (
    .Q(w_vdp_r[3]),
    .D(n691_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_2_s0 (
    .Q(w_vdp_r[2]),
    .D(n692_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r[1]),
    .D(n693_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r[0]),
    .D(n694_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g[7]),
    .D(n695_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g[6]),
    .D(n696_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g[5]),
    .D(n697_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_4_s0 (
    .Q(w_vdp_g[4]),
    .D(n698_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_3_s0 (
    .Q(w_vdp_g[3]),
    .D(n699_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_2_s0 (
    .Q(w_vdp_g[2]),
    .D(n700_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g[1]),
    .D(n701_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g[0]),
    .D(n702_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n774_12),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n775_10),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n776_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n777_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(n778_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(n779_11),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n780_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n781_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n548_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n549_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n550_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n551_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n535_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n536_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n537_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n538_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_9),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  ALU w_r_yjk_0_s (
    .SUM(w_r_yjk[0]),
    .COUT(w_r_yjk_0_2),
    .I0(ff_y[0]),
    .I1(ff_j[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_r_yjk_0_s.ALU_MODE=0;
  ALU w_r_yjk_1_s (
    .SUM(w_r_yjk[1]),
    .COUT(w_r_yjk_1_2),
    .I0(ff_y[1]),
    .I1(ff_j[1]),
    .I3(GND),
    .CIN(w_r_yjk_0_2) 
);
defparam w_r_yjk_1_s.ALU_MODE=0;
  ALU w_r_yjk_2_s (
    .SUM(w_r_yjk[2]),
    .COUT(w_r_yjk_2_2),
    .I0(ff_y[2]),
    .I1(ff_j[2]),
    .I3(GND),
    .CIN(w_r_yjk_1_2) 
);
defparam w_r_yjk_2_s.ALU_MODE=0;
  ALU w_r_yjk_3_s (
    .SUM(w_r_yjk[3]),
    .COUT(w_r_yjk_3_2),
    .I0(ff_y[3]),
    .I1(ff_j[3]),
    .I3(GND),
    .CIN(w_r_yjk_2_2) 
);
defparam w_r_yjk_3_s.ALU_MODE=0;
  ALU w_r_yjk_4_s (
    .SUM(w_r_yjk[4]),
    .COUT(w_r_yjk_4_2),
    .I0(ff_y[4]),
    .I1(ff_j[4]),
    .I3(GND),
    .CIN(w_r_yjk_3_2) 
);
defparam w_r_yjk_4_s.ALU_MODE=0;
  ALU w_r_yjk_5_s (
    .SUM(w_r_yjk[5]),
    .COUT(w_r_yjk_5_2),
    .I0(GND),
    .I1(ff_j[5]),
    .I3(GND),
    .CIN(w_r_yjk_4_2) 
);
defparam w_r_yjk_5_s.ALU_MODE=0;
  ALU w_g_yjk_0_s (
    .SUM(w_g_yjk[0]),
    .COUT(w_g_yjk_0_2),
    .I0(ff_y[0]),
    .I1(ff_k[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_g_yjk_0_s.ALU_MODE=0;
  ALU w_g_yjk_1_s (
    .SUM(w_g_yjk[1]),
    .COUT(w_g_yjk_1_2),
    .I0(ff_y[1]),
    .I1(ff_k[1]),
    .I3(GND),
    .CIN(w_g_yjk_0_2) 
);
defparam w_g_yjk_1_s.ALU_MODE=0;
  ALU w_g_yjk_2_s (
    .SUM(w_g_yjk[2]),
    .COUT(w_g_yjk_2_2),
    .I0(ff_y[2]),
    .I1(ff_k[2]),
    .I3(GND),
    .CIN(w_g_yjk_1_2) 
);
defparam w_g_yjk_2_s.ALU_MODE=0;
  ALU w_g_yjk_3_s (
    .SUM(w_g_yjk[3]),
    .COUT(w_g_yjk_3_2),
    .I0(ff_y[3]),
    .I1(ff_k[3]),
    .I3(GND),
    .CIN(w_g_yjk_2_2) 
);
defparam w_g_yjk_3_s.ALU_MODE=0;
  ALU w_g_yjk_4_s (
    .SUM(w_g_yjk[4]),
    .COUT(w_g_yjk_4_2),
    .I0(ff_y[4]),
    .I1(ff_k[4]),
    .I3(GND),
    .CIN(w_g_yjk_3_2) 
);
defparam w_g_yjk_4_s.ALU_MODE=0;
  ALU w_g_yjk_5_s (
    .SUM(w_g_yjk[5]),
    .COUT(w_g_yjk_5_2),
    .I0(GND),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_g_yjk_4_2) 
);
defparam w_g_yjk_5_s.ALU_MODE=0;
  ALU w_b_jk_1_s (
    .SUM(w_b_jk[1]),
    .COUT(w_b_jk_1_2),
    .I0(ff_j[0]),
    .I1(ff_k[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_jk_1_s.ALU_MODE=0;
  ALU w_b_jk_2_s (
    .SUM(w_b_jk[2]),
    .COUT(w_b_jk_2_2),
    .I0(ff_j[1]),
    .I1(ff_k[2]),
    .I3(GND),
    .CIN(w_b_jk_1_2) 
);
defparam w_b_jk_2_s.ALU_MODE=0;
  ALU w_b_jk_3_s (
    .SUM(w_b_jk[3]),
    .COUT(w_b_jk_3_2),
    .I0(ff_j[2]),
    .I1(ff_k[3]),
    .I3(GND),
    .CIN(w_b_jk_2_2) 
);
defparam w_b_jk_3_s.ALU_MODE=0;
  ALU w_b_jk_4_s (
    .SUM(w_b_jk[4]),
    .COUT(w_b_jk_4_2),
    .I0(ff_j[3]),
    .I1(ff_k[4]),
    .I3(GND),
    .CIN(w_b_jk_3_2) 
);
defparam w_b_jk_4_s.ALU_MODE=0;
  ALU w_b_jk_5_s (
    .SUM(w_b_jk[5]),
    .COUT(w_b_jk_5_2),
    .I0(ff_j[4]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_4_2) 
);
defparam w_b_jk_5_s.ALU_MODE=0;
  ALU w_b_jk_6_s (
    .SUM(w_b_jk[6]),
    .COUT(w_b_jk_6_2),
    .I0(ff_j[5]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_5_2) 
);
defparam w_b_jk_6_s.ALU_MODE=0;
  ALU w_b_jk_7_s (
    .SUM(w_b_jk[7]),
    .COUT(w_b_jk_7_0_COUT),
    .I0(ff_j[5]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_6_2) 
);
defparam w_b_jk_7_s.ALU_MODE=0;
  ALU w_b_y_2_s (
    .SUM(w_b_y[2]),
    .COUT(w_b_y_2_3),
    .I0(ff_y[0]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_y_2_s.ALU_MODE=0;
  ALU w_b_y_3_s (
    .SUM(w_b_y[3]),
    .COUT(w_b_y_3_3),
    .I0(ff_y[1]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_b_y_2_3) 
);
defparam w_b_y_3_s.ALU_MODE=0;
  ALU w_b_y_4_s (
    .SUM(w_b_y[4]),
    .COUT(w_b_y_4_3),
    .I0(ff_y[2]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_b_y_3_3) 
);
defparam w_b_y_4_s.ALU_MODE=0;
  ALU w_b_y_5_s (
    .SUM(w_b_y[5]),
    .COUT(w_b_y_5_3),
    .I0(ff_y[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_4_3) 
);
defparam w_b_y_5_s.ALU_MODE=0;
  ALU w_b_y_6_s (
    .SUM(w_b_y[6]),
    .COUT(w_b_y[7]),
    .I0(ff_y[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_5_3) 
);
defparam w_b_y_6_s.ALU_MODE=0;
  ALU w_b_yjk_pre_0_s (
    .SUM(w_b_yjk_pre[0]),
    .COUT(w_b_yjk_pre_0_3),
    .I0(ff_y[0]),
    .I1(ff_k[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_b_yjk_pre_0_s.ALU_MODE=1;
  ALU n311_s (
    .SUM(n311_2),
    .COUT(n311_3),
    .I0(ff_y[1]),
    .I1(w_b_jk[1]),
    .I3(GND),
    .CIN(w_b_yjk_pre_0_3) 
);
defparam n311_s.ALU_MODE=1;
  ALU n310_s (
    .SUM(n310_2),
    .COUT(n310_3),
    .I0(w_b_y[2]),
    .I1(w_b_jk[2]),
    .I3(GND),
    .CIN(n311_3) 
);
defparam n310_s.ALU_MODE=1;
  ALU n309_s (
    .SUM(n309_2),
    .COUT(n309_3),
    .I0(w_b_y[3]),
    .I1(w_b_jk[3]),
    .I3(GND),
    .CIN(n310_3) 
);
defparam n309_s.ALU_MODE=1;
  ALU n308_s (
    .SUM(n308_2),
    .COUT(n308_3),
    .I0(w_b_y[4]),
    .I1(w_b_jk[4]),
    .I3(GND),
    .CIN(n309_3) 
);
defparam n308_s.ALU_MODE=1;
  ALU n307_s (
    .SUM(n307_2),
    .COUT(n307_3),
    .I0(w_b_y[5]),
    .I1(w_b_jk[5]),
    .I3(GND),
    .CIN(n308_3) 
);
defparam n307_s.ALU_MODE=1;
  ALU n306_s (
    .SUM(n306_2),
    .COUT(n306_3),
    .I0(w_b_y[6]),
    .I1(w_b_jk[6]),
    .I3(GND),
    .CIN(n307_3) 
);
defparam n306_s.ALU_MODE=1;
  ALU n305_s (
    .SUM(n305_2),
    .COUT(n305_3),
    .I0(w_b_y[7]),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n306_3) 
);
defparam n305_s.ALU_MODE=1;
  ALU n304_s (
    .SUM(n304_2),
    .COUT(n304_0_COUT),
    .I0(GND),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n305_3) 
);
defparam n304_s.ALU_MODE=1;
  MUX2_LUT5 n776_s3 (
    .O(n776_5),
    .I0(n776_7),
    .I1(n760_4),
    .S0(n779_9) 
);
  MUX2_LUT5 n777_s3 (
    .O(n777_5),
    .I0(n777_7),
    .I1(n761_4),
    .S0(n779_9) 
);
  MUX2_LUT5 n778_s3 (
    .O(n778_5),
    .I0(n778_7),
    .I1(n762_4),
    .S0(n779_9) 
);
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .w_palette_valid(w_palette_valid_36),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_b(w_palette_b_0[4:0]),
    .w_palette_r(w_palette_r_0[4:0]),
    .w_palette_g(w_palette_g_0[4:0]),
    .w_palette_num(w_palette_num_0[7:0]),
    .ff_display_color(ff_display_color[7:0]),
    .w_display_b16(w_display_b16[4:0]),
    .w_display_r16(w_display_r16[4:0]),
    .w_display_g16(w_display_g16[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g,
  w_even_address,
  w_vdp_r,
  w_v_count,
  w_write_pos,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [9:0] w_even_address;
input [7:0] w_vdp_r;
input [1:1] w_v_count;
input [10:10] w_write_pos;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hEF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g[7:0],w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g,
  w_odd_address,
  w_vdp_r,
  w_write_pos,
  w_v_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [9:0] w_odd_address;
input [7:0] w_vdp_r;
input [10:10] w_write_pos;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hBF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g[7:0],w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  w_h_count_end_13,
  n1333_21,
  clk85m,
  w_screen_pos_x_Z,
  reg_display_adjust,
  w_h_count_0,
  w_h_count_2,
  w_h_count_3,
  w_h_count_4,
  w_h_count_5,
  w_h_count_6,
  w_h_count_7,
  w_h_count_8,
  w_h_count_9,
  w_h_count_10,
  w_h_count_11,
  w_v_count,
  w_vdp_b,
  w_vdp_g,
  w_vdp_r,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input w_h_count_end_13;
input n1333_21;
input clk85m;
input [13:3] w_screen_pos_x_Z;
input [3:0] reg_display_adjust;
input w_h_count_0;
input w_h_count_2;
input w_h_count_3;
input w_h_count_4;
input w_h_count_5;
input w_h_count_6;
input w_h_count_7;
input w_h_count_8;
input w_h_count_9;
input w_h_count_10;
input w_h_count_11;
input [1:1] w_v_count;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [7:0] w_vdp_r;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n9_7;
wire n6_7;
wire n5_5;
wire n7_9;
wire n8_10;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire n10_10;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT3 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam w_even_we_s0.INIT=8'h10;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT3 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam w_odd_we_s0.INIT=8'h40;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n9_s3 (
    .F(n9_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]) 
);
defparam n9_s3.INIT=4'h6;
  LUT2 n6_s3 (
    .F(n6_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n1333_21) 
);
defparam n6_s3.INIT=4'h6;
  LUT3 n5_s2 (
    .F(n5_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n1333_21),
    .I2(w_screen_pos_x_Z[13]) 
);
defparam n5_s2.INIT=8'h78;
  LUT4 n7_s4 (
    .F(n7_9),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n7_s4.INIT=16'h7F80;
  LUT3 n8_s5 (
    .F(n8_10),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]) 
);
defparam n8_s5.INIT=8'h6A;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_9),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_5),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z[4]),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z[6]),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  INV n10_s5 (
    .O(n10_10),
    .I(w_screen_pos_x_Z[8]) 
);
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_13933_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_13933_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_13933_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13933_DIAREG_G[22]),
    .I2(ff_imem_13933_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13933_DIAREG_G[21]),
    .I2(ff_imem_13933_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13933_DIAREG_G[20]),
    .I2(ff_imem_13933_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13933_DIAREG_G[19]),
    .I2(ff_imem_13933_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13933_DIAREG_G[18]),
    .I2(ff_imem_13933_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13933_DIAREG_G[17]),
    .I2(ff_imem_13933_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13933_DIAREG_G[16]),
    .I2(ff_imem_13933_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13933_DIAREG_G[15]),
    .I2(ff_imem_13933_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13933_DIAREG_G[14]),
    .I2(ff_imem_13933_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13933_DIAREG_G[13]),
    .I2(ff_imem_13933_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13933_DIAREG_G[12]),
    .I2(ff_imem_13933_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13933_DIAREG_G[11]),
    .I2(ff_imem_13933_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13933_DIAREG_G[10]),
    .I2(ff_imem_13933_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13933_DIAREG_G[9]),
    .I2(ff_imem_13933_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13933_DIAREG_G[8]),
    .I2(ff_imem_13933_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13933_DIAREG_G[7]),
    .I2(ff_imem_13933_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13933_DIAREG_G[6]),
    .I2(ff_imem_13933_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13933_DIAREG_G[5]),
    .I2(ff_imem_13933_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13933_DIAREG_G[4]),
    .I2(ff_imem_13933_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13933_DIAREG_G[3]),
    .I2(ff_imem_13933_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13933_DIAREG_G[2]),
    .I2(ff_imem_13933_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13933_DIAREG_G[1]),
    .I2(ff_imem_13933_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_13933_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_13933_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13933_DIAREG_G[23]),
    .I2(ff_imem_13933_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT3 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_even[4]),
    .I1(n83),
    .I2(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_even[6]),
    .I1(n81),
    .I2(ff_address_even[2]),
    .I3(n85) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_even[0]),
    .I1(n87),
    .I2(ff_address_even[7]),
    .I3(n80) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h9009;
  LUT3 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_we_even),
    .I1(ff_imem_n29_DOAL_G_0_18),
    .I2(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=8'h80;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_even[5]),
    .I1(n82),
    .I2(ff_address_even[9]),
    .I3(n78) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(n81),
    .I1(ff_address_even[6]),
    .I2(ff_address_even[1]),
    .I3(n86) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_even[3]),
    .I1(n84),
    .I2(ff_address_even[8]),
    .I3(n79) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13933_REDUCAREG_G_s (
    .Q(ff_imem_13933_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_13933_DIAREG_G_0_s (
    .Q(ff_imem_13933_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13933_DIAREG_G_1_s (
    .Q(ff_imem_13933_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_13933_DIAREG_G_2_s (
    .Q(ff_imem_13933_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_13933_DIAREG_G_3_s (
    .Q(ff_imem_13933_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_13933_DIAREG_G_4_s (
    .Q(ff_imem_13933_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_13933_DIAREG_G_5_s (
    .Q(ff_imem_13933_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_13933_DIAREG_G_6_s (
    .Q(ff_imem_13933_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_13933_DIAREG_G_7_s (
    .Q(ff_imem_13933_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_13933_DIAREG_G_8_s (
    .Q(ff_imem_13933_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_13933_DIAREG_G_9_s (
    .Q(ff_imem_13933_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_13933_DIAREG_G_10_s (
    .Q(ff_imem_13933_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_13933_DIAREG_G_11_s (
    .Q(ff_imem_13933_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_13933_DIAREG_G_12_s (
    .Q(ff_imem_13933_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_13933_DIAREG_G_13_s (
    .Q(ff_imem_13933_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_13933_DIAREG_G_14_s (
    .Q(ff_imem_13933_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_13933_DIAREG_G_15_s (
    .Q(ff_imem_13933_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_13933_DIAREG_G_16_s (
    .Q(ff_imem_13933_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_13933_DIAREG_G_17_s (
    .Q(ff_imem_13933_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_13933_DIAREG_G_18_s (
    .Q(ff_imem_13933_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_13933_DIAREG_G_19_s (
    .Q(ff_imem_13933_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_13933_DIAREG_G_20_s (
    .Q(ff_imem_13933_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_13933_DIAREG_G_21_s (
    .Q(ff_imem_13933_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_13933_DIAREG_G_22_s (
    .Q(ff_imem_13933_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_13933_DIAREG_G_23_s (
    .Q(ff_imem_13933_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_13933_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_13933_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_14034_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13933_DIAREG_G[22]),
    .I2(ff_imem_14034_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13933_DIAREG_G[21]),
    .I2(ff_imem_14034_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13933_DIAREG_G[20]),
    .I2(ff_imem_14034_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13933_DIAREG_G[19]),
    .I2(ff_imem_14034_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13933_DIAREG_G[18]),
    .I2(ff_imem_14034_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13933_DIAREG_G[17]),
    .I2(ff_imem_14034_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13933_DIAREG_G[16]),
    .I2(ff_imem_14034_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13933_DIAREG_G[15]),
    .I2(ff_imem_14034_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13933_DIAREG_G[14]),
    .I2(ff_imem_14034_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13933_DIAREG_G[13]),
    .I2(ff_imem_14034_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13933_DIAREG_G[12]),
    .I2(ff_imem_14034_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13933_DIAREG_G[11]),
    .I2(ff_imem_14034_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13933_DIAREG_G[10]),
    .I2(ff_imem_14034_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13933_DIAREG_G[9]),
    .I2(ff_imem_14034_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13933_DIAREG_G[8]),
    .I2(ff_imem_14034_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13933_DIAREG_G[7]),
    .I2(ff_imem_14034_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13933_DIAREG_G[6]),
    .I2(ff_imem_14034_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13933_DIAREG_G[5]),
    .I2(ff_imem_14034_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13933_DIAREG_G[4]),
    .I2(ff_imem_14034_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13933_DIAREG_G[3]),
    .I2(ff_imem_14034_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13933_DIAREG_G[2]),
    .I2(ff_imem_14034_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13933_DIAREG_G[1]),
    .I2(ff_imem_14034_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_13933_DIAREG_G[0]),
    .I2(ff_imem_14034_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13933_DIAREG_G[23]),
    .I2(ff_imem_14034_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT3 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_odd[0]),
    .I1(n98),
    .I2(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_odd[1]),
    .I1(n97),
    .I2(ff_address_odd[9]),
    .I3(n89) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_odd[3]),
    .I1(n95),
    .I2(ff_address_odd[6]),
    .I3(n92) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h9009;
  LUT3 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_we_odd),
    .I1(ff_imem_n29_DOAL_G_0_18),
    .I2(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=8'h80;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_odd[4]),
    .I1(n94),
    .I2(ff_address_odd[8]),
    .I3(n90) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(n97),
    .I1(ff_address_odd[1]),
    .I2(ff_address_odd[7]),
    .I3(n91) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_odd[2]),
    .I1(n96),
    .I2(ff_address_odd[5]),
    .I3(n93) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_14034_REDUCAREG_G_s (
    .Q(ff_imem_14034_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_13933_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_13933_DIAREG_G(ff_imem_13933_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_13933_DIAREG_G(ff_imem_13933_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_h_count_end_13,
  w_h_count_end,
  w_h_count_end_14,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_h_count_end_13;
input w_h_count_end;
input w_h_count_end_14;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire n75_9;
wire n103_6;
wire w_gain_6_5;
wire ff_h_en_8;
wire ff_v_en_6;
wire ff_vs_5;
wire ff_numerator_7_8;
wire ff_active_8;
wire ff_hs_6;
wire n218_7;
wire n217_7;
wire n216_7;
wire n215_7;
wire n165_7;
wire n164_7;
wire n163_7;
wire n162_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n62_7;
wire n75_10;
wire n75_11;
wire n103_7;
wire n103_8;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_h_en_11;
wire ff_v_en_7;
wire ff_vs_6;
wire ff_x_position_r_9_9;
wire n218_8;
wire n216_8;
wire n163_8;
wire n162_8;
wire n160_8;
wire n157_8;
wire n22_8;
wire n103_9;
wire ff_h_en_12;
wire ff_v_en_8;
wire n216_9;
wire ff_x_position_r_9_12;
wire n159_10;
wire n215_10;
wire n22_10;
wire n41_9;
wire n219_11;
wire ff_numerator_3_9;
wire ff_v_en;
wire ff_h_en;
wire ff_active;
wire ff_tap1_b_0_5;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire ff_tap1_b_0_18;
wire n77_6;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 n75_s6 (
    .F(n75_9),
    .I0(w_h_count[3]),
    .I1(w_h_count_end_13),
    .I2(n75_10),
    .I3(n75_11) 
);
defparam n75_s6.INIT=16'h4000;
  LUT2 n103_s3 (
    .F(n103_6),
    .I0(n103_7),
    .I1(n103_8) 
);
defparam n103_s3.INIT=4'h8;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT3 ff_h_en_s3 (
    .F(ff_h_en_8),
    .I0(ff_h_en_9),
    .I1(ff_h_en_10),
    .I2(ff_h_en_11) 
);
defparam ff_h_en_s3.INIT=8'hE0;
  LUT4 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(w_h_count_end),
    .I3(ff_v_en_7) 
);
defparam ff_v_en_s2.INIT=16'h6000;
  LUT3 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(ff_vs_6),
    .I1(n103_7),
    .I2(w_h_count_end) 
);
defparam ff_vs_s2.INIT=8'h40;
  LUT3 ff_numerator_7_s3 (
    .F(ff_numerator_7_8),
    .I0(ff_active),
    .I1(w_h_count[0]),
    .I2(ff_x_position_r_9_12) 
);
defparam ff_numerator_7_s3.INIT=8'hF8;
  LUT2 ff_active_s3 (
    .F(ff_active_8),
    .I0(ff_x_position_r_9_12),
    .I1(n22_10) 
);
defparam ff_active_s3.INIT=4'hB;
  LUT2 ff_hs_s3 (
    .F(ff_hs_6),
    .I0(w_h_count_end),
    .I1(n75_9) 
);
defparam ff_hs_s3.INIT=4'hE;
  LUT3 n218_s2 (
    .F(n218_7),
    .I0(ff_x_position_r_9_12),
    .I1(ff_numerator[4]),
    .I2(n218_8) 
);
defparam n218_s2.INIT=8'h41;
  LUT4 n217_s2 (
    .F(n217_7),
    .I0(n218_8),
    .I1(ff_numerator[4]),
    .I2(ff_x_position_r_9_12),
    .I3(ff_numerator[5]) 
);
defparam n217_s2.INIT=16'h0B04;
  LUT2 n216_s2 (
    .F(n216_7),
    .I0(ff_x_position_r_9_12),
    .I1(n216_8) 
);
defparam n216_s2.INIT=4'h1;
  LUT4 n215_s2 (
    .F(n215_7),
    .I0(ff_numerator[6]),
    .I1(n215_10),
    .I2(ff_x_position_r_9_12),
    .I3(ff_numerator[7]) 
);
defparam n215_s2.INIT=16'h0E01;
  LUT3 n165_s2 (
    .F(n165_7),
    .I0(ff_x_position_r_9_12),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]) 
);
defparam n165_s2.INIT=8'h14;
  LUT4 n164_s2 (
    .F(n164_7),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r_9_12),
    .I3(ff_x_position_r[2]) 
);
defparam n164_s2.INIT=16'h0708;
  LUT2 n163_s2 (
    .F(n163_7),
    .I0(ff_x_position_r_9_12),
    .I1(n163_8) 
);
defparam n163_s2.INIT=4'h4;
  LUT3 n162_s2 (
    .F(n162_7),
    .I0(ff_x_position_r_9_12),
    .I1(ff_x_position_r[4]),
    .I2(n162_8) 
);
defparam n162_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(ff_x_position_r[4]),
    .I1(n162_8),
    .I2(ff_x_position_r_9_12),
    .I3(ff_x_position_r[5]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT4 n160_s2 (
    .F(n160_7),
    .I0(n162_8),
    .I1(n160_8),
    .I2(ff_x_position_r_9_12),
    .I3(ff_x_position_r[6]) 
);
defparam n160_s2.INIT=16'h0708;
  LUT3 n159_s2 (
    .F(n159_7),
    .I0(ff_x_position_r_9_12),
    .I1(ff_x_position_r[7]),
    .I2(n159_10) 
);
defparam n159_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(ff_x_position_r[7]),
    .I1(n159_10),
    .I2(ff_x_position_r_9_12),
    .I3(ff_x_position_r[8]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT2 n157_s2 (
    .F(n157_7),
    .I0(ff_x_position_r_9_12),
    .I1(n157_8) 
);
defparam n157_s2.INIT=4'h4;
  LUT3 n62_s2 (
    .F(n62_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(ff_v_en_7) 
);
defparam n62_s2.INIT=8'hBF;
  LUT4 n75_s7 (
    .F(n75_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count[9]) 
);
defparam n75_s7.INIT=16'h0100;
  LUT4 n75_s8 (
    .F(n75_11),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam n75_s8.INIT=16'h1000;
  LUT4 n103_s4 (
    .F(n103_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(w_v_count[0]),
    .I3(n103_9) 
);
defparam n103_s4.INIT=16'h1000;
  LUT4 n103_s5 (
    .F(n103_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[1]),
    .I3(w_v_count[4]) 
);
defparam n103_s5.INIT=16'h1000;
  LUT3 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12) 
);
defparam ff_h_en_s4.INIT=8'h40;
  LUT3 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n75_10) 
);
defparam ff_h_en_s5.INIT=8'h80;
  LUT4 ff_h_en_s6 (
    .F(ff_h_en_11),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_h_count_end_14) 
);
defparam ff_h_en_s6.INIT=16'h1000;
  LUT3 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[2]),
    .I1(n103_9),
    .I2(ff_v_en_8) 
);
defparam ff_v_en_s3.INIT=8'h40;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[4]),
    .I2(w_v_count[3]),
    .I3(w_v_count[2]) 
);
defparam ff_vs_s3.INIT=16'hEFF7;
  LUT3 ff_x_position_r_9_s4 (
    .F(ff_x_position_r_9_9),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n215_10) 
);
defparam ff_x_position_r_9_s4.INIT=8'h01;
  LUT3 n218_s3 (
    .F(n218_8),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[6]),
    .I2(ff_x_position_r[0]) 
);
defparam n218_s3.INIT=8'h0E;
  LUT4 n216_s3 (
    .F(n216_8),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(n216_9) 
);
defparam n216_s3.INIT=16'h3CF5;
  LUT4 n163_s3 (
    .F(n163_8),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]),
    .I3(ff_x_position_r[3]) 
);
defparam n163_s3.INIT=16'h7F80;
  LUT4 n162_s3 (
    .F(n162_8),
    .I0(ff_x_position_r[3]),
    .I1(ff_x_position_r[2]),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n162_s3.INIT=16'h8000;
  LUT2 n160_s3 (
    .F(n160_8),
    .I0(ff_x_position_r[5]),
    .I1(ff_x_position_r[4]) 
);
defparam n160_s3.INIT=4'h8;
  LUT4 n157_s3 (
    .F(n157_8),
    .I0(ff_x_position_r[8]),
    .I1(ff_x_position_r[7]),
    .I2(n159_10),
    .I3(ff_x_position_r[9]) 
);
defparam n157_s3.INIT=16'h7F80;
  LUT4 n22_s3 (
    .F(n22_8),
    .I0(w_h_count[2]),
    .I1(w_h_count[1]),
    .I2(w_h_count[0]),
    .I3(w_h_count_end_14) 
);
defparam n22_s3.INIT=16'h4000;
  LUT3 n103_s6 (
    .F(n103_9),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]),
    .I2(w_v_count[8]) 
);
defparam n103_s6.INIT=8'h01;
  LUT4 ff_h_en_s7 (
    .F(ff_h_en_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[10]),
    .I3(w_h_count[11]) 
);
defparam ff_h_en_s7.INIT=16'h0100;
  LUT4 ff_v_en_s4 (
    .F(ff_v_en_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[4]),
    .I3(w_v_count[3]) 
);
defparam ff_v_en_s4.INIT=16'h0100;
  LUT2 n216_s4 (
    .F(n216_9),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n216_s4.INIT=4'h8;
  LUT4 ff_x_position_r_9_s6 (
    .F(ff_x_position_r_9_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n75_10),
    .I3(n22_8) 
);
defparam ff_x_position_r_9_s6.INIT=16'h8000;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(ff_x_position_r[6]),
    .I1(n162_8),
    .I2(ff_x_position_r[5]),
    .I3(ff_x_position_r[4]) 
);
defparam n159_s4.INIT=16'h8000;
  LUT3 n215_s4 (
    .F(n215_10),
    .I0(ff_x_position_r[0]),
    .I1(ff_numerator[4]),
    .I2(ff_numerator[5]) 
);
defparam n215_s4.INIT=8'h80;
  LUT4 n22_s4 (
    .F(n22_10),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12),
    .I3(n22_8) 
);
defparam n22_s4.INIT=16'hBFFF;
  LUT4 n41_s3 (
    .F(n41_9),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12),
    .I3(ff_h_en_11) 
);
defparam n41_s3.INIT=16'hBFFF;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  LUT4 n219_s5 (
    .F(n219_11),
    .I0(ff_x_position_r_9_12),
    .I1(ff_x_position_r_9_9),
    .I2(ff_numerator_7_8),
    .I3(ff_x_position_r[0]) 
);
defparam n219_s5.INIT=16'h4F10;
  LUT3 ff_numerator_3_s3 (
    .F(ff_numerator_3_9),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r_9_12),
    .I2(ff_numerator_7_8) 
);
defparam ff_numerator_3_s3.INIT=8'hD0;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n62_7),
    .CLK(clk85m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(n103_6),
    .CLK(clk85m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFCE ff_h_en_s1 (
    .Q(ff_h_en),
    .D(n41_9),
    .CLK(clk85m),
    .CE(ff_h_en_8),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s1.INIT=1'b0;
  DFFCE ff_x_position_r_9_s1 (
    .Q(ff_x_position_r[9]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_9_s1.INIT=1'b0;
  DFFCE ff_x_position_r_8_s1 (
    .Q(ff_x_position_r[8]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_8_s1.INIT=1'b0;
  DFFCE ff_x_position_r_7_s1 (
    .Q(ff_x_position_r[7]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_7_s1.INIT=1'b0;
  DFFCE ff_x_position_r_6_s1 (
    .Q(ff_x_position_r[6]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_6_s1.INIT=1'b0;
  DFFCE ff_x_position_r_5_s1 (
    .Q(ff_x_position_r[5]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_5_s1.INIT=1'b0;
  DFFCE ff_x_position_r_4_s1 (
    .Q(ff_x_position_r[4]),
    .D(n162_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_4_s1.INIT=1'b0;
  DFFCE ff_x_position_r_3_s1 (
    .Q(ff_x_position_r[3]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_3_s1.INIT=1'b0;
  DFFCE ff_x_position_r_2_s1 (
    .Q(ff_x_position_r[2]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_2_s1.INIT=1'b0;
  DFFCE ff_x_position_r_1_s1 (
    .Q(ff_x_position_r[1]),
    .D(n165_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_1_s1.INIT=1'b0;
  DFFCE ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n215_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFCE ff_numerator_6_s1 (
    .Q(ff_numerator[6]),
    .D(n216_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_6_s1.INIT=1'b0;
  DFFCE ff_numerator_5_s1 (
    .Q(ff_numerator[5]),
    .D(n217_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_5_s1.INIT=1'b0;
  DFFCE ff_numerator_4_s1 (
    .Q(ff_numerator[4]),
    .D(n218_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_4_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n22_10),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(n75_9),
    .CLK(clk85m),
    .CE(ff_hs_6),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFC ff_x_position_r_0_s3 (
    .Q(ff_x_position_r[0]),
    .D(n219_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_0_s3.INIT=1'b0;
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="ASYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_bus_ioreq,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_pulse1,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  ff_busy,
  w_pulse2,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_bus_ioreq;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_pulse1;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output ff_busy;
output w_pulse2;
output w_sdram_refresh;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_bus_vdp_rdata;
output [17:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_register_write;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire reg_yjk_mode;
wire reg_yae_mode;
wire reg_ext_palette_mode;
wire reg_vram256k_mode;
wire w_palette_valid;
wire n1864_4;
wire n1876_4;
wire n1902_4;
wire n1909_4;
wire n1131_37;
wire n1133_37;
wire ff_vram_valid_8;
wire ff_vram_address_17_7;
wire n1232_14;
wire n1130_44;
wire n1232_20;
wire w_pre_vram_refresh;
wire w_h_count_end;
wire w_h_count_end_13;
wire w_h_count_end_14;
wire ff_v_active_8;
wire w_screen_mode_vram_valid;
wire w_screen_mode_display_color_en;
wire n566_31;
wire w_screen_mode_3_3;
wire n2043_5;
wire ff_next_vram2_7_10;
wire n2043_6;
wire n878_27;
wire n2043_8;
wire w_sprite_mode2;
wire w_sprite_mode2_4;
wire ff_vram_valid;
wire n358_8;
wire w_ic_vram_valid;
wire n1333_21;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire n1199_9;
wire w_status_transfer_ready;
wire w_status_command_execute;
wire w_status_border_detect;
wire w_address_s_pre_17_5;
wire w_next_0_4;
wire w_next_0_5;
wire n1980_102;
wire ff_border_detect_9;
wire w_command_vram_write;
wire w_command_vram_valid;
wire ff_vram_refresh;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n198_5;
wire n386_7;
wire ff_vram_valid_8_37;
wire n535_4;
wire n590_7;
wire n361_6;
wire n144_4;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [17:10] reg_pattern_name_table_base;
wire [17:6] reg_color_table_base;
wire [17:11] reg_pattern_generator_table_base;
wire [17:7] reg_sprite_attribute_table_base;
wire [17:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_text_back_color;
wire [7:0] reg_blink_period;
wire [3:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [4:0] w_palette_r;
wire [4:0] w_palette_g;
wire [4:0] w_palette_b;
wire [17:0] w_cpu_vram_address;
wire [7:0] w_palette_num;
wire [11:0] w_h_count;
wire [12:0] ff_half_count;
wire [9:0] w_v_count;
wire [13:0] w_screen_pos_x_Z;
wire [7:0] w_screen_pos_y;
wire [17:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [1:0] w_pixel_phase_x;
wire [4:0] w_selected_plane_num;
wire [17:0] ff_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [8:0] w_status_border_position;
wire [7:0] w_status_color;
wire [17:2] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_execute(w_status_command_execute),
    .n1199_9(n1199_9),
    .w_status_border_detect(w_status_border_detect),
    .ff_border_detect_9(ff_border_detect_9),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .n198_5(n198_5),
    .ff_v_active_8(ff_v_active_8),
    .w_status_transfer_ready(w_status_transfer_ready),
    .w_sprite_collision(w_sprite_collision),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_register_write(w_register_write),
    .w_pulse1(w_pulse1),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .reg_yjk_mode(reg_yjk_mode),
    .reg_yae_mode(reg_yae_mode),
    .reg_ext_palette_mode(reg_ext_palette_mode),
    .reg_vram256k_mode(reg_vram256k_mode),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .n1864_4(n1864_4),
    .n1876_4(n1876_4),
    .n1902_4(n1902_4),
    .n1909_4(n1909_4),
    .n1131_37(n1131_37),
    .n1133_37(n1133_37),
    .ff_vram_valid_8(ff_vram_valid_8),
    .ff_vram_address_17_7(ff_vram_address_17_7),
    .n1232_14(n1232_14),
    .n1130_44(n1130_44),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .n1232_20(n1232_20),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[17:10]),
    .reg_color_table_base(reg_color_table_base[17:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[17:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[17:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[17:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[4:0]),
    .w_palette_g(w_palette_g[4:0]),
    .w_palette_b(w_palette_b[4:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[17:0]),
    .w_palette_num(w_palette_num[7:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .n1232_14(n1232_14),
    .reg_interlace_mode(reg_interlace_mode),
    .n144_4(n144_4),
    .reg_display_on(reg_display_on),
    .n535_4(n535_4),
    .w_address_s_pre_17_5(w_address_s_pre_17_5),
    .ff_vram_address_17_7(ff_vram_address_17_7),
    .n1980_102(n1980_102),
    .w_next_0_4(w_next_0_4),
    .w_next_0_5(w_next_0_5),
    .reg_left_mask(reg_left_mask),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1130_44(n1130_44),
    .n1232_20(n1232_20),
    .n361_6(n361_6),
    .reg_color0_opaque(reg_color0_opaque),
    .n1133_37(n1133_37),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[17:11]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_color_table_base(reg_color_table_base[17:6]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[17:10]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_attribute_table_base_7(reg_sprite_attribute_table_base[7]),
    .reg_sprite_attribute_table_base_8(reg_sprite_attribute_table_base[8]),
    .reg_sprite_attribute_table_base_10(reg_sprite_attribute_table_base[10]),
    .reg_sprite_attribute_table_base_11(reg_sprite_attribute_table_base[11]),
    .reg_sprite_attribute_table_base_12(reg_sprite_attribute_table_base[12]),
    .reg_sprite_attribute_table_base_13(reg_sprite_attribute_table_base[13]),
    .reg_sprite_attribute_table_base_14(reg_sprite_attribute_table_base[14]),
    .reg_sprite_attribute_table_base_15(reg_sprite_attribute_table_base[15]),
    .reg_sprite_attribute_table_base_16(reg_sprite_attribute_table_base[16]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[17:11]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .ff_v_active_8(ff_v_active_8),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .n566_31(n566_31),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .n2043_5(n2043_5),
    .ff_next_vram2_7_10(ff_next_vram2_7_10),
    .n2043_6(n2043_6),
    .n878_27(n878_27),
    .n2043_8(n2043_8),
    .w_sprite_mode2(w_sprite_mode2),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .n358_8(n358_8),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1333_21(n1333_21),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1199_9(n1199_9),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[17:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0]),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .ff_vram_address(ff_vram_address[17:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n1876_4(n1876_4),
    .n1864_4(n1864_4),
    .w_register_write(w_register_write),
    .reg_vram256k_mode(reg_vram256k_mode),
    .n1909_4(n1909_4),
    .n1902_4(n1902_4),
    .n566_31(n566_31),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1131_37(n1131_37),
    .n1232_20(n1232_20),
    .n590_7(n590_7),
    .n2043_6(n2043_6),
    .n878_27(n878_27),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n386_7(n386_7),
    .w_pulse1(w_pulse1),
    .ff_vram_valid_8(ff_vram_valid_8_37),
    .w_register_data(w_register_data[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_register_num(w_register_num[5:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_status_transfer_ready(w_status_transfer_ready),
    .w_status_command_execute(w_status_command_execute),
    .w_status_border_detect(w_status_border_detect),
    .w_address_s_pre_17_5(w_address_s_pre_17_5),
    .w_next_0_4(w_next_0_4),
    .w_next_0_5(w_next_0_5),
    .n1980_102(n1980_102),
    .ff_border_detect_9(ff_border_detect_9),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[17:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n361_6(n361_6),
    .ff_sdr_ready(ff_sdr_ready),
    .ff_vram_valid_8(ff_vram_valid_8),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .n566_31(n566_31),
    .w_pulse1(w_pulse1),
    .ff_vram_valid(ff_vram_valid),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .ff_next_vram2_7_10(ff_next_vram2_7_10),
    .w_sprite_mode2(w_sprite_mode2),
    .w_command_vram_valid(w_command_vram_valid),
    .reg_sprite_disable(reg_sprite_disable),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_cpu_vram_address(w_cpu_vram_address[17:0]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[17:7]),
    .ff_vram_address(ff_vram_address[17:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[17:0]),
    .w_command_vram_address(w_command_vram_address[17:2]),
    .reg_screen_mode(reg_screen_mode[0]),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .ff_vram_refresh(ff_vram_refresh),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n198_5(n198_5),
    .n386_7(n386_7),
    .ff_vram_valid_8_35(ff_vram_valid_8_37),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[17:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .reg_yjk_mode(reg_yjk_mode),
    .reg_yae_mode(reg_yae_mode),
    .reg_ext_palette_mode(reg_ext_palette_mode),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .n2043_8(n2043_8),
    .n2043_5(n2043_5),
    .w_palette_valid(w_palette_valid),
    .n2043_6(n2043_6),
    .n358_8(n358_8),
    .reg_color0_opaque(reg_color0_opaque),
    .w_next_0_5(w_next_0_5),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .ff_next_vram2_7_10(ff_next_vram2_7_10),
    .w_palette_num(w_palette_num[7:0]),
    .w_palette_r(w_palette_r[4:0]),
    .w_palette_g(w_palette_g[4:0]),
    .w_palette_b(w_palette_b[4:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0]),
    .reg_screen_mode_0(reg_screen_mode[0]),
    .reg_screen_mode_2(reg_screen_mode[2]),
    .reg_screen_mode_3(reg_screen_mode[3]),
    .reg_screen_mode_4(reg_screen_mode[4]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .n535_4(n535_4),
    .n590_7(n590_7),
    .n361_6(n361_6),
    .n144_4(n144_4),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .w_h_count_end_13(w_h_count_end_13),
    .n1333_21(n1333_21),
    .clk85m(clk85m),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:3]),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_h_count_0(w_h_count[0]),
    .w_h_count_2(w_h_count[2]),
    .w_h_count_3(w_h_count[3]),
    .w_h_count_4(w_h_count[4]),
    .w_h_count_5(w_h_count[5]),
    .w_h_count_6(w_h_count[6]),
    .w_h_count_7(w_h_count[7]),
    .w_h_count_8(w_h_count[8]),
    .w_h_count_9(w_h_count[9]),
    .w_h_count_10(w_h_count[10]),
    .w_h_count_11(w_h_count[11]),
    .w_v_count(w_v_count[1]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_14(w_h_count_end_14),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
L5EkSZflpxOpcxztYbi8YpQ+VH8ya7ql8cZshFMHJJDIH4RBxDomS0LlufwM94cfNWL5lTUh9ZZN
Iree71weTfEnrrgsS01hgLACG66RlmYEAFeS3JJoMMXyInTe4XIJos9NzLQ0kwzbfwS8Q8jvuUsE
NvewdfP9G849njJuzi2YGPXCaFisE28tXmUXUkuYNI8uulNspUfWuM5UOlSIyA/a+l22Bf6/+IqS
c7TcHVPKrlwgVa6KEwLuqLBHgSrv4DuJXXvUiPMrGe+Py8RwDliW08+1kfMQ1HBMmJRrFtF5azJj
8NWkGh+88pO6N6UpqX0dmNx8VbYrkIrfgEUy6g==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
y/nRUSs6JFNyvdPdShR4NQ7Q3KxrN9e+XLtt6FUq/HfYoJpIKzjQa7Yep0K5ffZITkQco69GrtSc
CGdg59TWNQIj3MR9mQkJTt5LF1Jj6vxNqPYaCnQ/ZqQpv92l5B8k8XDgu3JIIO5Bet4QFQYpZ6QS
T7VQ5bxGWF7zHBAKv6awzQ1t8b7IkYQHTcQpag0z6r7Sl6N5Wxo3ZjiuOX15tF1v6l8Bqp0KxmiP
kys6Rl+zsMyDs6TGF4MV6oVEvogaxCSpjrRpTelzpmbEUnS2YOpjG1G2jBxAFtxTwahDUyuStztl
SVLD7AIb0wVk1iEBJGZNurrOoGwaKOl+H0CTh0Bj51qdAtFJaYXfqL0rAOPWe484NWsMwSuJwaMa
25FraG7Fv/q+zTCK0deU+Q1guv7lPDo7cp/PzXex9whBdweZK7bt9oTnxMiyufvoZ1QlnJx1HQ3Z
xhU0D7AaDP87+JWlblapUXje58Q+fqRUkxoETgbXto+r0ldRjjDCy4j47cP/sw7a9L+GsCGLkENK
uYcHQWYkONIS6Zue1IsSHrtCZug6draKcKPhd8PXh3eRQTqnLEco05WbZTmqWvBduwk3IpzrT4Gg
sKo/yjKM+Ymw0cQak888TarocQTLDmvVrXOFluzA6YS2hfUL/ZQrRIb7ZG36zmFlc4D04hNA6/2K
TZU/w7AE6Nx1btYDY0911VvLO4AOLj/FyNyMYdOUEIUqfvLZMu4OK0y+5PVtvjnsM0VLIwbhI0sS
hEWZi//cqRMiNNXiyYVr5bm3iXpdFY8gRwkKSb5oFwVe5VT3LUP2RtCMht/SjsIGfVOB9H2J4I3g
bvOJfn7dtLcaC86MJBdy+8XZPyMFExSH8+9aw+HMw18hJhtumHH7mMnlnIYTkTVuI+c3qDSjzyDz
r7PImh3lwquj4KP+SSZiOwSoN31nQTgXCLpKyd2fUXMCeEfCRcaeHDHteFs3KNB4CB9duINWMZrr
DEiVLz4D/1SYvBtKEpLqUC5Hv+vuzAtqL6VZSTRQT5+CcvNFZL0JVEMLC1lgp5dwF4P5dHrFg3Lp
tePL8hfbknZjlc+Y+6q2Pm4oO5L60rVAeEdxV9EMmUZuAOYO+taVKTNbeg9a+N+6eRdqp8ulrDG+
798//xNBpTBf6A1zFWy9N5Fuywc4bYjK+SpxFYPA2tjMfmRi8r4XD0f22WULPpR9pTNBmBLxPutL
QXKadfKl3BwJ9O9dvoB7gHzVDkQ7me5BaDRFoLmeyl2nPYmbwHh4APXkMugz0Di/X8DgSstKjP8L
d79+EU1hbH4+FDf/1DGFXAFS4cTRDGRl/naoYMnhiVutYZa6zosV/4KNg88s0hUI9MwEY3CltZ+H
LU6ynVml3TKsWZQcngTyzAkyzRimTdfVXqjMU0IzN7lOAdfsvOBnVP45zIm8Qg2rxHrQvQ9kJyjP
Nlrkd3EN/zdk15J24KDT7jptCD+IBrBlM7rIKF+O92X/6oaOaf0DCJgm2WpRu1nWZkRWxhOwj8dh
6VnBQcl7ljFGJQIn50Bk0vqWM8cXkBOx5Q29YVEaPw2ufSbM9javYI1HaGmQKaFpZkuiioyDr8kh
E5t0pBP9w1oY5ynxsT/S/cQkHbRuZBSJCcchdoALI92RxQRCPn9h42qATJSgD352g1a7zhpcsezw
S2Lh95UHk1BMSZ92ewHVnlL+CNxtW4V8zxfc2UEnyqZaKkEgykxstV9TMQ5SThXIrxNcuPR1bwo8
nSNrOD6TjlGGWCUzCncHfzYO9dOpIRFPlLEFzcUSxcrDRBvZ72vivNz3hcEqNxsWnCTOZcHgcwxU
gPzna/lBmao061uwNyycQZQOBgzhLJozUO+hX7e0DzqxJnsUJaiyFWEl12uVJ9nfUvNuWZ4p3vtS
b9jT02hHSCjfksRuaYUpKYfluDWf2/2G1oSk0Cg1Sjo+R4YjW7I98iiGL5/DdN123D8qNL61MtMQ
bTSP2PaQh4ZGIKpem3Q+heM8PBMdwZdLdwO9pNDIXurpNKFBXaJJsiCUt4bo8aqDS8cnRobAusTO
z62G27N/9Oizb23qzGrLb93Sv1Yz4RPHeUzBpFdpXmIap2iyJXDV0cQrx9MTXSIy1OnYWwwF8mop
RxQJaH2nErgvmoZJKVXiyqxTJ+l0XhAKYdQkJsYEuT1MN/81Cu0mTxyi7AnWggZgWTekIiu8khwD
1xJMgOkZ6V+LH2k95kZ69FHFdqsSf6DJFrgMPRAExrA63d2vneBe1RWtghFyqNOXYrEsgihH6OgX
ZT+r4Yn8X0zENUXTfq1q5wfVKNcmf61Om8tYofnbZmOWK/GmDK8G/ntirICgCb+CIKNq7lqfoM31
18T/Kmh0iBUzj9tvOuXZMRiw+ImYQCHyW5FzS3eUPVwVVeAZ333q3Te5iEW4T4AcyboJgwsj5odh
vJ2fZVTvGf3RetfmcvHKK7Q82TA1dgYyrjORIw+DT7X5vtbyaPCjDngJSHNWpW3Dx/pksP0SVl1F
nyc9gpe4WlR4PIjOklZA9ZZns+ay1wfzyeAJIHRvHm4BHimPvfJaNbPdrZMZMWvu3UxxnaU03qy2
+xMfHrg5E+7em8moF4TWBEfy751SGQV+H2Kab5AyVVKVgE1M7qCffz1kWW4dMxDycaFFXZMe9d1O
Ac7robxawurNIJcwGu+0ln04iMkFaM/XUXdWz4+alH+KUDukcuTzRIRTuYrMgLABnmL0hd6V2TcF
cyzQkBnQKhwrJ2GMWzRbNuRvkxMndCwsoigarsgmsbS1wZhfmlaU10tdtmWceUriFhcZYIMYsqvE
mY8JLpt9Cp4GGehY3b9xbHZMTNi8XUWibguF3bU7uD0B1+Hy6k/3/bcI+uQ7sQ2fLaC225mO4cJf
Yhg1Zuq6XOFIHy4NX5YvfFHL9PBkvub+1k1kGmLdteK3Y6qlYASG+/OBApjVnGQMTgz9sgokA74L
vxssZ98rkFpklYRdhGfytKvrCtBzDywkRLElb/5mHPCTUM/7GobnrZv60vkExhlSs6HL0nzdktZt
XkhqQRURgRuG7MVqgXPAV4GlnZEqOyooDLieAEZs5qlEkIrjbcAY5ukc5N7CEZO8pByK70wyn/10
JK3mlubXrgXtRolGaHrDJIivI0ds0VqtSQJ1edrPETsTzjPQT1oKWUisEoEPBmf1dyncVhqy/T42
jFPsDi2zFDpoD+YtAjkvRE0hqsuGgrCOV9mtGxTF+lgiqKB/2BNFcCS689dQ6YCSrMXn4/q3DQbx
3xvA95rPHgN3aQPKKb+pjJNe8ozn5oYxj/R/8MfB9P2JmfBmXyrs4SoPcTjEJi7AsjXipt6O8+j+
/O97EZwXcikfmfi29l1XeltAon92u/1THQwl3evTV0DRIBh1Qj0Yn/sghkHe6lvtDA0J7LGdIeHt
a2A+p9dHKlPGr1dbkVPKAknhCkUgVKAKUNenOJ19/5qcBEcdB7aBrFMthyMM7sBAVoagxPmAqfaH
7Drh3/2IgkbsjLkX4EmPDDQilEYMketign8zRkplAaXATE3EXkEnlQYW+LwKWXbHb3yNKKZsNedj
Ek9eeHsDULt/Du4wItdDKzGfHRu8Wt9lzhy7TTdyrWaXJDr87jK+otf3EhDIAUnxKXjEV1aSKI7F
sFvCAx0549zoRIMgM0I8Ej115I4PxXniONBCBETQ7TQecy+Wgg7q0ac4Wt2eCZqaXwQ5AzG9zM1x
+4OL0XvyslYa9GjyoO1FybmTH9fcQX7VvS5XoQPPkOsMxAgKf33WGj/X9xBEDrgv74l0nhUGRj1G
E0mshdCDPkOKAsY47OyyY+iY94WJ7rlIcoRpXXtct1QmSsWwIijZjYqpNnvivLz4i9Md3CClLn/d
dWWUoFct6lV5Rzb5GEC+AAaYi8HFDKpPmAIOd/CR7nC4hDqIRjAJydfatGbuJnFz237YAlz9g9hL
T4zOULspmPCOiLn1gN1/irVl7HfeJr/4UCVfp7i08M/ps5gGfQT8ioWZEzu3DPqEZMeLTNo8ZNdB
17ZmDAseODZVwmdnvbszlAFXQYCix2STBBGgkHI3Uipbi1WDPBTcihLEUFznIHzIJXFGSWDXqHfM
PQW+u2KUySgSoKetE+JO3nPUfpwKsvMUXrFk3B8YFkxkSqXsUB3+ETAAZBbUG6KMpMSMgYMClguw
R3fLxbPkf9IOgkMeD6ZgI5iKe6xQgYaz6fjoVgOSPasYtxxPbJCAsEO7yfzVKhBM/mPYrMG8PeY9
8TN8Rn6TvBNzB9ilX5DCgplYNlactCnnAemGs3/NZdNmvtCojCngsZVVtY1XHfNjsLjwezMVJbCJ
jCs3zrFmVU/Glf2diqWwGMSiTOk4bHLYo3qb2NVjyulKuBvk1WqQ54Xo07HGl5/2md4dcA5H8v/6
ycwTGth9B31hBlg8YiYkH1BVUFKD3KvrIMqEJdWXusqb9y7+c/wERLDwUK3s4iGmBSYYYJ9FvCcL
jfLnQuebigtVFqbhcRqsLc4jWauW5g74fNwmNCm1FCJf33ZrYZsEoAuhJdziwOw458yRqYEJzFDJ
WywWH/xzigMN5+FwkX7s8QZnYeWe/RFes5C2rLviJSRDh6cabopyoF2IDtQQbpQFadQwjsQADewa
RyVrRiR9VkY+pP69oxl04CTfy5yrka+3Rvq4JMbSxnR2Ng/2demZ+KFM8JEDQx90nGxToDmplZti
HsTxZ6Req2qDWMXDkZajrveg1OOiPaFf10qbaVvTUDJegYEYMT3FCRCSss1m3vwAlq94oIs+mLk5
gw6jlXqAiEPDHwGnT6njNQz1IiUSA3dY84SQk375av2zBHIEs45/LbqQdDH8BFsAoDFd3l8cFbHi
xl6XyRo1f0duuWfpdZJe/3Zb5tQ8WiHPemqNqrWxjXNleQaEtK/Txwx7uRk96HG2Gl2DIFU/ZSUq
00UI3QI+gsaOHX9v0e9ih3HpTQ2DYcxwGUrSGVjncCEmCuTS9VdhgxcaQ09/iWa46AhYj59NrSba
XXsShVjBJMqFVvhJGb8uOqpQVWlD51FwONwt1TmIhm5fMXWEBb6HGwV1OuKIsjXIZmCmBeDS5QNg
V+UEQ2pnfLSXm4KdIvWyt9Or6YrmQypUgnbXhWrfpc7SMwwi5pDrUjfjtlSK7wz/oadwZSKnHkuN
AwsdDJIYAGutTl1aEziF891QtTBgMN+lkYLVtWC+T9KOuwVH6nv9x7FCRrjRBVdwq6rKoQxq/Llk
wvxOXcqjcz9Pb/DT+Y+oBePQL+4VY8jIuFZjU4JzrZ/KSAOKq1z9wj0H+5CSOrOrQXeOPtk8yCbq
sC+MqZGqE6XGEx52wd9kNwGDtTQMs8yu2rIPUCnxAr9ScK8Iq6KDnLWejFcbtwcECZdzXxoK0g+G
lJcTLAcvl44GK+9BgFwju2vFNOmuwMJK8Q3Sw0yWhTgORZ93AYE+ZtzUsCaZU/K5ea1tXqyPXiNz
yBidZjx3qm8ugkt2MJWEcpXZt3/T/XN5sH5/Vc9odKIqYhTHIa9jQ/Rd1aTLT395qR8FGLMvOxzw
RuM+Vt7I2fbH/TvX+BPnJona9YOJ/AgVNmavQsIq6vvzFjk08gi+4fd7Zo97WqeFbIn4Hj+jhkYu
EFaukeHMXySwNEgLpxO9JZMouynXmRFFcVRxkwITS9vv710WGXOZ+IGahLUC5pDSyCKnm0w3vUVJ
1G7w/MOFCuQD72X2uSvZqDmkBSTSDzvGb5HsYIk5AQV48sGuTHBuQTHKabRUhH/yu1YQDz5++3x0
+/imQLGd5TuFNTNhnxymvO+loHMfWtiygs8Es9aEwXXhjLywlOS+ZwNk7UNMn1ckcRMAJ2pC5z9Y
ny/reU9e3QKsIvZoKJsRrRPRi2AvQotWxp6oeNAaG1h5qx0hymG4WaYObBD5XTBytLTOi17WvuE8
0T10xHAMeRi1B+5LwsHIiHDYoZbsBEAKEJhj68CS/REsoRUqfr+ArBdYyVHRRJuwpZBVTxoTm06Q
Ynk7k2sOmpGzB6MoILw/2E4CnVD/FCBXWHG7ZuNVW2XTbnP93shMg4yAhp/sE0LVXSWlZvtdH/IN
g+L1upWE3UyRb/udpfZQZAGBQLg2yJykUz4wYAxvKqrt1grqpQEeI2lbcuE/6Bd0u7tCKDsNlZht
yWhv1t+nkQufrNoQIMqaDL4bScoVw4enxaXWINGXE0q++gcGSCK/iLRAYB73PO/gd88wD5o5Fr5y
k31z6r8hVs/LEV/uv/x1neo+Fn+2TAYW5PB41ObPQCzJRWprh7CDWqgBVpLtrx7C1akK7QlfzmLs
2y9EKztRqV2I4nn7XvnPMIMZOGrSbgKB4EzHoWvbtuPoj/AyvwuRvzmr0ANFe6isPgV5l/KOmA4T
S4yjU5xq0RHwXHPl1oy8kmQeCArb3fgtyD/bstXT3/06fQ+lFo4/CwYG0qzMS94jV7HYkFGkpvUV
7ZafW5VPXKnZAu0zl7hlgNyK4GvGsJeFgiXA9fXlvuGcPEmGgURjaPH/0YWYRI4slmMTIEnp3OOC
pyX8773yU/gMJx+cyZ52FyDS6wJi9iCmcuE7bLoONg1+ve128MvtwV5sqgKaBo1h/ubeFGKBT7Of
wpIz4gWhCuhWUmxl9OWCWw4zOe0yh6+nEAQYTDaqC7Rfvh/u0EgPVCsqeEFSAGEJ9kgLf5QpwtKa
cIhCdwxNMQZoq6XNh4PSG/wdbhrqv7AnS1iKBPnadUTsByP+vqRE68Py50uGo/MyIlmxNiYa67SM
83SjBn6bljNNN0qSTody4maQid9GKI1Mo8pImBO+XGvVeFNG6nqktBDdk3VwQKUFheYZT+XwAxT+
MLGOHAZARDhjMcXUj9+3ZHqe+lVMX4Ww6ZfmPWGDsHtAEyWXYPsUmckJY+ygFrHypp96sibN2cEM
K/7HoF5P/VpF2csW23GBsGbqT2+0nNg5FnPTWKR9cJ7ASvapPu+Z9dOAjGGw64DeJdNvthoyUWGt
zt8HZOWhRj0XC5v7HiQ1A+bxJ/bl8spFUSq0n1gUiBlU3YNdflhyNQuZ2E8ZHShGDVHKPS5Bpft1
uud69a41+PaW074PXMBjKRrj8BsbF2uF7E80av7T56KBXLk9r/vg4ufq6pKfElN2eKifqv1Dux78
eO48yOI2GMzXgA+KVsLrdhbOzD6YBN4VOKO6B9xHqq4Obk4c/xaFSzjWn2zCQwxkL4fJcX4eZPyz
VzoVOoK59fKOc/vxLTSK3JWtUErzjRsfc+ne4JcfyRUg2SzB0VjnXfN5AdEWp+o0REZJeOCPaCzu
LXhkDNTO6wC/Iq+e+4WwTXmWBELtmdMsLUMZ8bjOQcxi+w0D5cyCMAUa+pDL/gF5DT89vt1rKIqj
FmWoc9dH6xTUidafs7h6jYA+QLLLJKDU2ufdG9HI4MO6GIptduhmgI/i0JpZra2rIqgDDjiiiCdl
WtlVYP4GpjYrFkNmI0y4QuGhHNzyGyVTgGdvQYhQ66cJcjw0OiQ1DTHbAIBBtIVRwMC578BW21PM
hXe8WyFeyNAfawBZ9NpVBvFO6Ug74I0C4AdDNKt98EphjEIjQBp8pBMjOYQAT6emSMzW0FL8YDxa
FGegbbKpi09sohAewcJMaMW7klJwyilA5sqeRu1paXqATa+RvfPD9CTZeJTwil98r4ez7IpIJpAn
EZGUBHBFdY7+AbWz4T+Pu4y0XHh561wo/D1FpueugjwC8vY+HsDp3vqWNzdtkOOfiUrTSY2grRxo
FKOtQi5/L2+3sfMIvOtYyHcFV7cNhWKyE1PEyeagNzoUmA2FJyRwpmMyE6If3jEQ0EFw1t68NJkd
Y3ZbIXGIXfzLaQcu3fioZ92vozbE4O4CHBWAgorykGCrIw7T5I1DrDS4I5Mkvoq8jFEES5YPOX0L
TSHOD16SkolxK0xzt1ffenQH+zxBDlI99ihvCtG1mfDYxGGaVDPTOAPC7Be7kGXPJiy4xcQNGPyr
0hpxCC+/EnoRFhfS53wU7asTvgAcaDaigbpTyUCZTdCFg5ucki0nMt7ozWWtyIyRSnNJWRIM7nrz
3Y8H4DxFLJI8TUY4BBA84x8kNmAQqQ8o8YOR6jLIB2rjRVls+MTvHyQdty/ShaHy3s4Sv8ookolx
TgqS5TfvuSLbyiQzC/0GuMLKszZd4g1HXI+pAVgyNe3PQnDiZD/SxcLzKZk7sgg5Stmt8bJ0vfwE
fSRb79SKA4o4r6jbY2jlpUk+gOIC3HH/9W87ky4DEPige4hDfk+AglH6FFITFX5qEESl7npBsrJ2
+Zm5OXvoB1TebhnuYrP6EwvSrY5+XAIhUZUo3A86nxhbu1MHY+nAC67hSbKiCHnt5To2Z012DsfH
h2jTGzIogQwZlxhyHLHkppUBNIeXvLUkM8NA4CTWOrgEDs0eQSef2Du8v52LVjTF/GudqMGrwQQq
EeQy0Hftl9PPntaoHci0JHdjUxfB+lIEa7rDrEtZT539KszzWCTwVzd35W6Ta5Kufpo6tqWkVbwn
WQ0ooEVquQ5/kgAox4TWe5M2uc5ry+3y/C2tmMIMs65FMWgp8w5yE9OxhLyteXh1kAAAAaN5Xo4G
GXRM+dMwi7hNHEHqZY3AIq/+h5zK2h9uYzetcXAZT2j6qiQtIi2D26MjViR6Vcb8WHZCkiajThMi
1GmPRJd+LA+p4SJEhkR55v+0UjMUFELwWMG4XZDyj18d/x3DFlWO5HPznxEP1Mu/0sD6JLvEsVGL
R7QAz9b9J8/hnWFZFqlaHQowKByTRvkb6UuGy4GsS8+jel/tZxSVd8yayH281uHsEQpaWU134j3Y
xeoRX1nf8admOYmrGh5e9Un8Ltfpsm8i5LoUkJnoM5+4nVO0xA5lU9QVr1HQXFLIaefo3MAnQAt3
FUCqYh97993mDvZ45HtcJfOluMO4GJ2uwqmBcX8VC62E/oem4v6vMPEn3MC9djX8/kFY5jo9ncvT
53omb7rM5T1+DqEFQyn/+/bDY+eA2HVEVKSNqr6RUcnZuGiyChMH5NmXCoHtEMfWBOj82EVZ03eS
1/WOBBosMXQF8RvD/M0teK/lVsXqnjwzSSP3NCOgqlzwIURzWWBG/RZZbPGWjyxo7BMYKnyG99SH
Xt0Zi33/Um/CZl0lU5sQrxB/5rVVzINvL9s860oLFw5uPI0raEZOvuXxTxI/at4YY8JAJOyfujgv
BwwV+McXSkdOe99/jdnMxrf1PtADRYmUMr2otPNRIZixBYKXZLqS0lvo37qJXf/bhmegx7j7cEoY
kwhsNgMJXFiMq6N65hoUAyOrxJvoxhWnnRou7rJhcw8Ii/BEl8wEhyE/4yFec0w62OLXQSLOZQqo
CLYRf7cPE/C7yfDpOelIt6lIfb0U8V2tW5M1g7uG1nuW6S0qS3tlrJd2oG5ej51wIZEjsToWKFN7
w9Zt1eCkuSNhpaqT6DIWRrfnILFEiuFo1JEnVwCtAQTn/GkqtBVCs/Bee+tB3q1Msv+6vicENZtQ
NSPeF6uEFkfh22qYXresQdFpdj6aC3Jk3UhegW4HIjE4RKpjRgdyY1J7aZ0Sx3UAS9nwTTquk9b6
EoxQD9Xq+Tjb294XzUT/E5thYgmtFZ/vuem8COnF9CqGkkRejv8tmVJwuwe9hbg76fIswHpKhDGQ
hD2AXcpIWcfZVE+inYREvQYvsKcqFTEZ7Av533YADQWhI9EHZuzJfqpIDFGAQ0dPG4Oq0r67oHNt
r2aIHmBjrBIrlPfdug3AE4xD/mza7tTmLKVpnUYJTzB263k0Gvblt5aoVOCDWuMkT7efzAbdMVfZ
tzdse5JxHSMf23n+0ZaSq6HcoiYBuYeaJzFg8XaYa9WEhEQNwsTBba0y0QuWV0A45VVxZ9WOrArZ
oi606g6YZC76F1XtcnQbkf1ldIqZSpE1n+iaWc6bf+G+AyygJfpLue3bjsgxBV5xkuz1SW9nS76J
VOGBJUWCxp00BU8hLwbS1uXeBEqbOFyODZ/piJUBPxiQQy3Xw49vdEpBe4VJjdhczH3+wO3sJYXD
0JhY996DpzfF9JVkeHO4EiDIwzRFiqBiGahUavgdG4mAhxs9q1YZWpAHFmVX1yIiYHMhGgQVK+yn
/n5VAHMODiVzDcMjWEQSo5cYM9wbDa4US0HXPvumjTpLzWyKLec4+zzPkYXOIizatfNWdhd3HY26
Rh6s/epe1cmWgEpz4IXsKiQkr7T9iKsBvfXJRrssRVDmjlV/EJVA9sWDrsGkE0fJQoQ8MTBx745F
GxCD20X2PdBRAWNufdEgcXK+FzbZPwLU1FyMpvFi/MaDyGYti6sxa6PEjjbcSFA8lJL5gkERFFec
3Z+mHoUNVLVcDb4ZsvB0jR9q3IipFLtjt2Cm/etGktSJCL9TwzHOTtcI8JkbzvBHCTfQ2bR3MgE6
M2uMO83A65hJrYfDr22imWTq+bdiskxBo+a7GxPsF8gfRuGeZ32mkq0P+Rt++P6c/ArRHqu4ypy8
hByq7vsWOS/zh5hYY7h6FtZTHUjQRo+nBhi3PvjKPceQBFj+adcuadiBX8vktQ23F20t3TtDOevc
wuWxn4P/2bD1Vv/XoLQCFDj/Vn2JMJko3cRVPKc+2F/l5xsQPD6Yq+FAoIZmjvu0X7c2fZimE8dA
z91M+GsffJAfBFzASRPzfvVppcD9T7qEA/TqrKooTlsPVIewTi7rxNhxC9sAY24myVxMQ6HttFaj
fT8Q/3oHuOjty5D+LFu+tjHEmfBR76Exu2pZEAN5UqiyjK4j2J2nir2I7SGc4ltHNdH2vVntR2ff
BSoQmMctwb9g5rD/HzAkuOqNq5BN3k+kKZg6Xa2V2ao3K+dfz6xoymGrASCov6l/2rO10hdiiEK2
TEyWnZReLOMUJ+DynNIPjEexTaF5fDUptmeF/ALD7E2Chh1Ru39z4LS1RX2burL8Rn49m42VtXmY
P1Rjzaz+7sTjpTDL4pSEsPzc3T4dVkY+Oqw6/VDFnOQVK85tBqr36ZElMJyOvlfHxsvUHzhBiIsA
ds7ZQf2xWwHRGtdt/PY6YCaKQH+mtf3wYVfV/OPxmMZxDInT+TfTbRmZNIFaWFuOjJHvJSwF23Aa
oFJ9zoz3OugZrmq1VUL45YPDBLq+kKSZkthdImC+mU0qEOSWH4JtcQIjZZscVnc3RLpnc15nfGGk
81I3HWgZ1jPE10y8pUmTvxy2pVYqp0fQtKZDM7kEiGj3kVm+y9ihVxnm3I1vEFZ7MgoOuyut6OID
elpw4x5pIEy+SXIcEvkg1Bgus4IOzJjl1QNNBb0mI6ESgE/4rI9rx6AzD/RRDy2aw1N4r4AVxLwr
kF87njdaqxkkHzMU64phEyM4wqJWsOIrqkfdqwJZri5C+Ko6EpypvNKR8p64jsq3OCrqj6tiCjPu
QXp8QgjtyHi8lOTVm89FwLCeRvacdxAO/RXwV8+90v1iHyT0eYx9PzctRfULDdwNN6DL0hDT5Tn6
EwkHgW9NrhBX6yLT6pE9hpKf0o2W2GH/lwN2Zk8O/gPS+itn0f7MpCjw/jSWS5xU8k8YcQuRBSh9
eF0ndM/5MUDBvs860rU80RyqsZT1aNNiz/9FU1Ue04dBoidns+7RwwG/Sf2PG4RVlTGTJylWcwvq
AZlyaOFivBzEs/EJ1ivXGg7kcHX0QZM+R+ETf44FxRcosg6luJaPSfGZlMeU6e2RjuHF9bFmOmeG
UMbTKgFGLaD3ruI66WBtK9dFgmUfcHm22JP7IG6MlCAE7xxvhTrtB3NEDlUIFCGnbkhkxCy9hzz2
KE26uj0t0Dg2QH+lRO53IjKeuANRcn2ppXnc8T1SLzDjo5p7JXgKY88sK9IrfYeLH197ABpYPREZ
yld8jWEiIfGxBfEUr3OLwxywygFy4huqFhQfmzFNtf6YVew1co4JxB4AcSwVAo92qnzfeoetB3yN
vPFNsVeOHcZjat2Gaa74Ll6m/YKosE27RMEq9yfivgwf6Xgv1S5qHxVnhXc0oczWPKh5Yp0INvYk
x7b2KYLaSGGoFvxre7pKwSN3CxTBJWSwUWADt2swdrMdjuU50XZdqAN77k1uOY1fWwIT3dENAeLi
OsdVUFmOlBoYkI/LtHC/PL2cfDthB7tR9QReOyFZlWtcVNdWnzfczAWmWekG7pToMsjjemE/nSBL
yT1Of2smt6WJU7YMCCj2f7WY6i/CgkNm8it885sEiLxm4pM9Oz7AzkUPuTFUj7XiwBlXjGXf54y4
YG6rsFveYtIXRc9MI1miWWGqb+kDPnMOJfB2NZqf6cG78b+PHHXDpF8qagiM1GpzUy5BXURBpnrH
UB0B7Q7ZpD+eu2kKfpJwbfZreAN1VwF0Q3UF1ELvBW+zKPVgOnTNe2y1IbuA4eKAF2SZ49851042
u7YgEg1JDlptFBmBYHL3XavEojde12a0lGx2Ge+EtulX2rKVelNv5ektQt/mEeAL14IFBjO2Nv4m
4SBCr0TErln/vXO44YAH6jRxz44ztAz2DbuMgw4xWMU6zxz8css7L+9G3/h3V134BX7rhyz/DBr7
nXerWDMxoGOBJohN3Pu8BDwlY5YP7Nq7mNTpxJviNqIEGU9AiLk9K7v1gzb/UiWy9K1TH7HEGJf3
/yfHysCkqEx1O44c2oDWvlltm8IOxvew4hYtVB2DJU5IXvmgEcvRwgnwxXzlK8iwRCOOPGWmYpRi
B/b6JgXXBHPEN/1moPHiW4DuNtQZ8aKHcEnNnv/zkvqX3lg8Y3DwCFMVoYYOGRO5vTonPZtu1a48
GTV+/QfbKtMbRXJTRKQG6OMEaVpVYfYCTGDe54QSJgkDNpqCBczfh8LUbirvR82pPCOtqRYteu7t
nemB+5XWcHHvq2C8BjfqHhlXn7tu4NWlF5NxqfQZwBRQkaU0htqPH+jIhpKjLP6NYfWaACKAaKDp
tB3VBJYBryNC7oIulkaDzfQZnKaD3GgzV6ZzTZWPboPSyxll/9gyRP08zaZKshmSWcCcN309wYe9
9yMkKa+BU5yKwSGg9NZO3PeTAMdgR6/uyOwHXU8Yl9SXkpabjt1Y8HkRPLEEjnJRbwjdHh7oFs1Y
R+A+cu+rlUjWKEkdaZcqdDsAdQAo/qZhq5k9CEx77npxEDSKrXX96obghATh7lN9zWqlPXTKjCUv
K806ReTmAqZSZDQpOfCpY1/o/onEgS2zxoAhFswmDeq7CbMBMnKPKwUC2FIuK0U4r+JI45eCUygM
V2KmrO3pxwuIW7wcPMf5jBje3SKFmr+6b6o/7oDSM9s4upwmPcN7mt8sEsZNxqo4nAa1H6P+k4rV
0tj65mzoLxv5f/LP/zEySz1HtZbzAqVYXCo5zvD9FQhIooH8TJ0kXJDaw0dGKfLbX2Nt+BKLwtzy
Mc1YNNlp/N6Fdm3JI3F/nyrnV0CArtwxmLmZtKBMUNzHPSoXFi6BjTkIOxtttLwjqpkkgWY+Frbh
kqx5XtQ4o9ycBloiemeNB4pGaVbvVltYecOTd5WWBAXg/ZBM6zHbHihYxd3Ut3bdch0zYz9CTag/
UkjGTD84iDeIGTtRhJL2ipzBquxu+hUjRl4XrlI+OTfpLAFKtcjv3+HKpOfrh1TulyWEOOeVvBBk
4xhlVI8lwCFtscLEnzMrCST6zjRCnGwEr7XLqv75ZHLJCGuHwI/4fRWZ8ebD6qqYOC40+kGRjhA3
SXJ9UgfZVjVVRiDk1ySwIgPmI8tZImGzSkS4gyA/1/76PXHKANZ+SImNejc5+bEo5g/lc4OUbygZ
+kjCxsTih+aB5htxFOWXLUkwlQ4GwWY1rrdrwPNnM1erscqT4Q8jAyVyGODDj9DQLECo27aWHrBu
KRLWCycZdb62zm+LEPhxySGVNaLpliFG65vRl9Hzj9tIz5f1N5wcAn6udGFtrGfqWLHQEK/B+kRU
dpO8BUF41Jq3AwFFHfoDbCissz81jeqTDuUfEbMEp4RTH0U+5jNjdITdATyytD4ppM2ndEoJkMvW
wVnTZ6t+WVZn5zuupT0wZcsVDGlWJpFfaCRPFstabw8CLvjwHDM3Hjz2PF5pCDzo1b2XV1sozgOS
gMsAmGTlKS7APAJegg6K57SpCuZRxmpzhfd8mHxBd7ocAJMpmPZy4DieBE2G45Mou4eaV8Oph+Iy
Yf+d4qf/QKpmFa41QEK4uGO7Ph/Cb2WgZbyL/buoHWjbtNGMsdB17C/AO97O0Q6seZDv2Bb41lok
JWmnwalnFSYKBSNJSL1DK06gPsxeAU5P+m8HYanGugJbQLd5P9c+18iYMnicW6WbH4xDIXxXXQ1L
Ze8Nzq3BXdev2JLKDIzpRFlvgruUfXa7sb0FqlDtTomluksfwfgyZ98UI5Q1YGimAnfeEKLAG6OY
Tja7WmcBk2GW4oHl+56J/G+ZsNiHkcQJjSP9HklsTxlkjpXSwrAXqUvTBX1zVR9ZEQNihyNFScjG
Bku0ln4NtxqnurxygZSUtDGYoIchOo89JghC6gJqAOC4g7lD/X3P+XDW/vV/tnYB7B2WvSeBYQsZ
8mcf9ztBPlcFsUFwfJ3DfM4Wx4RV6Fa1bQILNuO6IEmC14DQPA3VxyGRnWzK1PCCLlEkl3ET70zb
S1RYPYJVkz+CEW8a9jPA6XvFA1f909Oyu0OAox4iyx0oi+k4A2ohstPWx5rPBRHTIbJcW55kRDue
BC8jX4whm/NkFPznkBawvuAx+GKKFL5bLdyDp0Q0pDmXF5vlyQYQPX60FjQ53n2a6gUdtaz97QEl
XrxoCzKO6d2/4zmPb820xWUCAhbumIJNP8PSQ52ot6/X5g8Kp+JjW4FOgevFpR8rMN6HaXluDpka
JuICDgdGZUXoxuJiuzIznvGedWZjIOcMGuwqHeXLYTQIN/BImKp8+jUSYiL3isNjQYPP20QlsOLG
jxCyBVQo2FWFa57f1mRA3CEfw1MXZGQ3yAkmLmDE3VD8Xpzb85clYofGAjP1aFHjDYEmwCP5saRo
b8gc8QspBKUZxvseeDYXD+MwqMOmSwl5vibCsofKVRfbkF75GSGLoZdmbIdT07XLJJDCtY2qMTpR
a55XGj0VvGQAk/p4/6g3iU2ZzCcbG2nXtWYRTk09T6h87r1YrCPOpnmMkex5vqkMGY/jpJ0R7PLv
UE0a7XiqP2Tyu7NJ7PAkq2BRfTRh2ID4pr0y6LRJRHiC0SMFmC2hVKcHd0wCmyGCkXudSH8WSzQW
xJPbhc2EypVlrul41g7bAXVwhJx1f4Gm/A/zCJnz8GkeBvdjtwuUKJjzTeKwN6ryh5IBnY3bgnUP
v2WqhHj9Q86JfV+aRsfaSAdD/ote8OciAgzN4oJJHeuGu0M/MvCBehEXtK8IdRPJjmEgYRUsZkRG
wW0PsFT+a2JchbSnucRQnhYpUnJlUp3hwDNy6Oc0bTLRhOJ06ZEGSwoXVyXOOzbqECEx7+KDH89H
fQBfD5PG+WfQhUhmmS8VQFcbJviLyKaQ5XSaiMhNWuTX7vYBm3+1bh277v8migSjFFpBT587TkPN
/WD8IefbIO1XuVbkMLewXykWCHmlbZBgBc+Kdcynz+dRso9q86dwBr96T9D/V4HXykB6lfUqnx6w
iEnOzhxHpvGNMQBhdqgXc2cfB7BnM9y/+zItOsY0smypL/1bJWkOO2QRKLBEWDochNs7FJgDC807
oSZluMff6+dptdderRuBeoK602nNE7s+hAtzjSJ2kQINCMCDGsPK/IKiugrCMY86Gs5MdYHzkB6C
h/z6HBzZzpCOPEZ/OAtnwWWunuFhzfPltWrI17UbxJYt2TGgMGIRvXQTm6ABiVwi2uttkg8feizS
eVxemMG5DQrrQcvPiOGFTa8Mzd4SjdpXKjHS760CalY7NCVFxFDTgrTYoKLLEJ9bxiMOglPZ3PjZ
3MMULH+Y+i/oHyHih/BLzm7N/0u9/NlAeEa4J6Sm5zDxmzw3UYVOq8p7Rr8uWZesD7NhyXbz8NDE
AUH/M0/jGc0Uh+cnVa1rFW5p7oavUFu4FV6RfkAkLJVb6ZRRwiEsgcOIXNhKs+yJFIV0QF/B0QBc
gWuB0O/BjKAuJ7EDfh7BEodKKhPm5WM7uDTiDQ41TIw30t8tkwWtaRjgjM2xtQ213qUeq1bxFRGM
lipRwUB8gCqGDLdfMlNi/6aQKM31URIbQPgjEprZQ0DmyWZmAOebbTSz6QaEAx0xm8zzew+bfMnt
FKBYxDABjUnDMeS7qHuLvuPvtdNQ2bQyW8FMl1+DmYCiMvpeDP+mqMxJjQ+2GuAL6pCtgU/HhyVz
PNq2NeiSpnoJda/MUXT7mSTfd6+1bKdcytVhspqO9x0KMoxbn4ohF2ClTyO05/1QWKEx2YA6NBFn
cbfn5M4ptrnYtOx1iACq4sYLccKnr78SNvgKrgcRuiOtL6ASXJ1TcCrNbtGk309mFjTVbsXRLlYJ
X2q2QooQkZNEavNM0fspCqUh0zFNu7qgIWK4MthshL1qAu/l64jEO1ogd6JJl9HMQFomVsWFzoTf
VhfbAy3IrLCDK3GtLDx6Q7TmxoTIU2NChJElABeWktfStGWxwIlGb21uLKh0tdLG+fKSmLt5prBi
+whAtSWwMjBp2Kx4JjzFMq5z9ElYoRtMLGvcbiPPf14K8tXSUb/i8sz6pyIGb+67CI4KduvmIEji
UbMprPsoo/xYfrp6ueJ10ywCB6Gjh5GdfJqbafpMH+KFKYq054Xf7V3ERBo5kHiuMYi8hw/qPROH
fLhxOmvNVaGBtL2wHntq8Lx7V6ok7QdYP1g03DZzrRN3vNvWU6XpYVzgd+96eKU2glQxS4BE0pc1
Xc1UN1vdjB73ddJIgn6/JXRISeZc8JFPzQsPt9STYDoalxQDTogVQ4xs3RfPxABOYNclYN4BbTlH
zIO5smjx0u8EyPbxsBMuvhvvojAJhnthUR+IA99VQlvZ+Rbn3YXG01X8/D2XdvBTzalLlBVZkpQ5
3INYJAEVcKx3mgkKdO65mV4tJhp3KcVTfqK/rawQIkigXu9tr7e8m34sPoRfAhYC8CDhyToRvxOf
Y7NQsBSPjdAAMe1kF2Z+QcI3jC3slUws/oV05mXp6io30X70Tz1PjVi4RjNkIooyeG92x2uQ/1rf
YHz7RhIUnvUx8SXdV+mZFnVNlUqlbK2Ckvr0Rj5WeKa5GDOqJMO4YOQ+Ji8cAPNx7pH1rd4PROq0
m+miYoZmHNQ3HsRjmV5SiR3hirJrZncSzqENZpWtG57P1pFrF3zB4kL8KgLvJzeM8CKXdYcVbVOU
v9Uo9gO6hARsjQvMz+K7U1HNBaKigItsAsT3/P2nuMlK08bIn/5+Nnshwbxp43OBaLBII4VBpywk
0JUSYH0k29TAtKqJDvOZmWhStKfmXMk3dbmhrDuX3vi0RKkcE5mTtL6MlAjl2jFZgkfwaPd7f6gR
sMFVTexS+mvTE3mghZ/p+3ckUzw5B5w8C7tps5XNN7Tz+aCeWTdZV6mE4WoAYLM4lrzxgyqwP5A/
3vPbjT1tbFFTIsysbEF32jZ6UBZlUeLf/qzD3wo+AMYybkckLCocrtT2r83r+evcNoA9mEzw+T8U
hYNwSLc7Ca6ZZbgAor+93ON27+W/gEHMA3h/IQ3/eAS+igxj2VhB7ZfS9wQR4iSJ+irqkOQyEkiG
hx+fnpE6mhA3wzWqsMLdJMMEjPQwCFSdKmdhmmjhKXqxUh15SUgvw6S/GJeksjLAE/HBpWdohgAK
q6qjSX4fqhN1IIW5Uxzch6yqMxjAGK1gQwNKi7WEA6NxRIezKBSpoHYBLQWqe9d0smd0iNYu3pIx
PnYGGo7kxyc8iBJXHCBmHaek3d5H6Pb+wevvwHRRrss4BhyYB9U7ACmGwph+3tAnXX/FGN8jSJmM
LU+dbLumsdPJ5yWmFK15VEi9zkfrfz2fJgCXQYVD7VPQTMyZDV3/yE0OWXTYcLHP2+Hexc6LZUaF
zYR/J6aU/c3MgGNqZb5ioY+vRm2eK3STqhLHNHthsrRsyVWHCoTUn1dvRVpZC1ThESRxw1z8taDm
YLoLGguR8+2p1QdQal9iiBN1r3bULVF0u2VsDwgnrXkdhyUM7tDPCxrj9CEKbriaa4vpT5tfa8Cc
mhfW38aYZgDarsNGYnaNbhSRu5KndKvdiFZOM5B8gddOiw2QUHdDieJ+bXWQLeEuLqFcD5bVVQeK
XWfvB+Ew17ENSyaKjKAh1AEgdwwNxnlCHH8VsG4CHjXimwrUujansAqnuhfZEFBPRkDScXRJSj5F
xHaVHjP5OOEVvbqXU9oZ4XD5muGZyT5EGB7M4erumku0FD2e8QkB2FPfcinkxgjCWI72gbWdoKXX
ESOMu1vaScua4F+VBJE2nqcV4oc+R+6uUuFooKDquir4eCJDdWDjyuB9FqiPbjFULcKsTxm4MAH2
8EzMkYqWneSnO+I/Y6gvq4aY/14M76cIxJSNwQw5kq5WquexQdJ+73xbbwzJUtpiDfVD+iy7p99k
HrI/nVshZuK8rByIjVYNhfvviI7JVXrX3dCFMA4O44mKaW+pdTiEaWv3mMezIJuplNO6pAa1M3xU
4UBk24uWX3K5CzWCONhtB9//LpSW1yAkMS5QWnDhD/K5YUPxxTRWEJEIimVZ3tOTriabNRnoaFdJ
ozmILAp5pi0xa4KkgzH2EDg1eMGG15sfisAIlyhQlIL0TIwInu5Ga9jfkNZ+FeleVjhfPsg4hjaY
eZxwbm4fDCFaR69+/RT51GG3KgeGiCNMMGsc86rQDWh4WMFLCAKUfQoKfF83My06wyaW11S1zclu
PDO9wiN6WbPjBatRzdCcm3/UkAGnYtPGak12hQUc+ZJ2ODoI04lZFYT7fDXmmdbvMB4oX5KZfj4B
uvDhqF/3EVluvzTXDxoXWEfKI/PlfMkvrE0rrr34KPGRYR+0rkLa1r8zPoDe7uhwHhNLdm/nHEZ+
XKZ6uMg9HugCa40juau+C822eX2TtPmlOwfPANXnMgZPJ4bUEVLObCfL1gnN6cMoJT5m2ArpbOXM
MV+FvpaTtPO2VZTIOyrtCSx0fnT8YeEEDFI2U0hGzB8fI6u+RwQ6VCtDF+B56tXXAYhgVk/0VpZz
QndhQ3yDpjBpUvJgfQqjJG8AfKZhAARg2SvndEUWQ+c4R7iTurFAaxzO2GPq1Qit54jbnNcO7cBl
Min6vH+h2LDYdCEid/ctJMhOO7V5Ir3NQLA+uF3MkFPy73TnWMYpvq+aGG6/pKqKX8cOtNqNGZmn
QdGyAXmpleVDqYxTZxcpT5fQPeUfnRLZORHV9zuSpblQ40rg/2SIftv/VcDsBn/yMp+fODL8SOvg
5kznnoNeZjiypY44wO/e2fU4tSniy9CmmeFAxyG64SvUOqvmIxyKdl1BlcIAGs7ACzu0XrearBKR
jalWOQUFm7c35hx4ES2jRG4FowY/7uKHQum/+NLnq08TrhfWAPsr6lwOPfjpGFtLQEBb+snB5otS
U7cSUpFD4XUD/fcJKTzR6QC+W4GWSDWBehjtpkt/8Q/ODUKTabaR0qFRgtq7vGXnzkbWzSO8MH4X
M9Dlaw9MDvLYB6ph5xsPLOtJrxHSnWgLj2WdkvtXXE+SdBCkheSI76ArNQmEBBiZ8aUyc7YkbzsU
Oe8QX3/Klfu5LJOyOwDo0jX7y4AJDTuCtGE9/UjzMlLQSB5CV1p10kidfLfv8wA9r2UO21wimNY6
hmYBkFTqZ0g2PM6qJzXkGj8CGIJC+Ei8i0pp6O9n2SfA3kYHKZj3monkXYFcJ5+tvqb3g5Vp5Egp
MmA4FRnlHYjyZr2gaWH4l2bz/T6npkhuJLKSKAv12Za995cWIG1xzqN9m/LAc8rtVXQ6m3qaJYT6
wei6Fx+KrWVgx6mrBM/mQlYJpnT6OjYbH+f2dS2o1+OnGYdKuhY7ag6Y+kK+P5aqYt+Qnps/xtOL
JiqRQh412dvjxEz5hIUCk6kELET5MUVGHJfxWrXOqAx9i1oir3UgHiIHOwh6Bg6getqplz1lKUum
iKFH51rNUksQIA40e4XOjmRBSUgUXRMCbImyWjvOlZR9wYdcvKeIeIPTjsL9VezeCN4f5hpjbXmK
xIUJiOB5vPUEg/U+14ZXCuBtr+Ab9YLj74EmYYuhll7wmsgmLUCn3k7sdd0xHHrn1G4e67/THgND
gYZiXaQLBFt/A1E0sBIBrQjhfCwWRvEFgn8zPbyB8Avu5uEUsAE+H2fMg3LdR8P1J4Y7j36iRqDa
q2e9pnrBk1aJBWWUVOrsIEcheoI557/7P7DS6eQq7lsBb3PcI7w6aCmEyS5ShwetgN2ppai+wMXC
SjvQv7fSE+hmgDhXplN56xXMFn5midErbs/02C5DKvRKhIAMPbUuwGVGYvqOMV90QY0AR0XUh0S9
15q2T0LjYI/FPFnqbTN2D8ykZ3Kpw2i+0GqQZG4uuw16TAYmtUevD4JigO0W6MgAYuHHyjQ1B/vn
5yYbOiKY/oNp2B0z9CdgVUuGKH+Ni+UXzFuHTxE4MWHBZbrN+DbmnzoY5vTK2Na4cDyfBN6uHln5
lRNNq6E9HtwtHaNZr04LEwXq87r5xUy83pdqiPDEahtphFNQwoaI+4J+JWr8EBawrtuX2AkhmYXQ
vZ2pn57BoORqqulWgbTHnGR+rV8jEEYt7+uFP+24w5x2Ho6PfGhCsUVCsYIbWRm2Y20nZlRatuAx
N8wpSl4RRwsHW2Mf16b16wSZuTSh2toZ7NKbMX6keCbEOqUzbeH/UDFjzCcjMzW4HXnJnrhjoOCJ
mIQZlv5LmefYRyDjhiVksQpuWaV6e5O0325sfvmkTbhEE6ysvTv723aAfPGepebQ1m5lZ1Gfah+I
gDyBJ5sWrveAMktN3TCtJD8omtq2VgUPtMXSlLini8r3estqm0PI0B3C+IfRsghnqwKcWGBToJUW
SSNFxXRQdNTrpGWbuHcim/FV4XugHmy4pRiHaA9HkCcIWetnR9BxvKMdZp0x7WQ6x33DA2PKcUu7
a61Q35x5Xa2bneCYOIVZ/HiwfGFwIRSrSmRWDVXevcMld0KlZqDp+Cqf9Ak8V7cJtn5ZD/EgYVuL
pLEVCSEFLpFDHGmkD5zhbCpACbv/iAibPttFTiJuu+Y4a86pMMsuZQY6bVE/BH7b2t5qRNISsc0y
9/l0J9nCAeCARjJsh5BFFNmt4M+ZEiSpRfkORRblwS4eFHVDln8xqdlWy+znEb9HIeum3kmC6wMN
Fcdz/xBD88wPtb/4mWVzx4iiktecifwdpVJVQ9Hb1kDtNBCIUFO2FnWsyghPSXQiSwjguw2m8fPm
yuALV1roM3S5Z+R3FoUHfRIC+7ZD0YsR+6imhOytMMReecytCO1wshrHjYifJnTqVpXMbd0NV2do
Tzil6dec8JtS3E0a2yel9nAWqW1ah8GYFIjG6zsUck0J70cBmpR4z6EnUNt7VjHmAU6A4EVIRV2Y
IOnq6S9JJQRwivllsBdL9BKkYNQkqOeKY120Rk6BFiwJlNx+/w1AOP2ak9mXzVnzHWoN/Yzv0tKF
T7MOPNMAFZfSZAjRBVogtTyU6eULZQsuX1YUSAuloTBnr308m3Gr7HTX1bwwar61LaVCFHE2hg/w
4XKNkKFyoXAHkmo0zxQ38xqE3upeapZ78cY6xGNDgSx29i8gWp9NJXUPx0/yi5DL0fSggj1xyL5J
8CxI5bEmmWz3044uzJp1h8eSNjJwNaF8njkvYhsj2Es4rhSFD/RmnJVYZAq6am2ESYpkFAzybUl4
l8KGlUJ7XEWSlFi9U7jBod6jslZBpvJXJ0YqJ6cf4VD+fzEgA8E2MjCPWQEhV1ZKynXkpKGCoQjw
aXAYsCIxB137FvLwsX79twQyuUO9Gz/YiNvUpjHvbiE6h2X+s6e1IF6UHyUSFni5aMRkDL0CTTRU
ZuNHOa3k4IHnpJtqg4v22e1Fwk/ETclexKaAVHLixtLSwAXZ3P+R+pAxn1itsiTh+TU2IrEE6v+m
JDHeq+cnf9wEFLUBnbOdYQe4hh4r3SkuiuvY7OTt01JMeKkIbPIAECrMz99yoB9duPtx/7yC4Kxv
QYrkKU3v4WXX/Q+j7ik2tnpSb+g/4qNnOlLFBn9ynY3sMYZIf/uqGQ/SDljw4ZZGf+oAvzse06UZ
xCwMURNwUfISLCmy4XyGfHdFjUByU9nhsWFSnFGtWVMpFdBeQgVeZ4CZ5RRN7Fh1dCt28o922IjZ
ldg+I8nPy+31AGd4T/qvUL7JSmYNuDdr5YbT5yMQPZOVkdzfkbDlkAJsStOImPxkvbhtmb3S35Z4
V+7agMikgqubbgIC4kJGgqILt3ZF1fCa2vgFW67bDivKhaQIuVUhBSpWmlxKQ9ibZ/6ZN6FF5NKM
7PIKaJ+QLl4B6wi8Hv/xZeflhAw8ppkHNDyYbPMQSRzZZorICc5OJacYJ+9/2W5WuX0cXhT0fUF+
1j/znMtYWTPzlazODkZeS76FCngKq8mTtIhpuBr0I8wrD8wCCgo44C8Ikxf8jQs+MgYBZCx+LTQr
8E8ex7v8UgqEqXAeT0wiX2JCz+JBmn6RUatH9ZnYejLkH8vX62uevNZ3LRITuccIbha6odKb0Pi/
LzYYQkTvPGCV7Sh/7YZRJ3DMqRYSHPk2seOTFomV8F+5sH+L+rcMwciEMxYzbL//j+WkTh7ZY9Jd
Bo3HJQH673G4R1REPpWiVnuq9tq7FoxIC56XetJ3zd5G/vNBwKAfYmKRMNgFnxJJ8G3Qdt6WSr+d
Bz+tP9pZwS6S5aqA5Qwkj/mqRq/cblk5EhOmHX4uUYeUMfMvdHs7BldSG+YHE6R6I3/ggXe6IQ1m
xtARjUrM2cf6+g7lb7yA1Td0Dh+E0u7RpABrPGONUUTMWQpFqZSGt6NaP9Nj77jPcnhgNGootLN+
Rm4C2RJNxkL4kPrve+3/Hg5S3OJ+8HRmacjPguAT5eE5jtnPP/OVQW1PouSu3dhLcpyfftGjQReO
PtlpNkMHddO5+qTA+YagiamPCVO/k1U1so8PE5hnUYaRN28DvETsybkvsV7L8XYya1vf/ChxRQG9
kJIv8t+P2OY6vh0g9lew9RFPe7sE0qU+JfSHkGoZyH3gUp3H9VSeJZR0rcxb4PnlnEcwVxXdOt2j
JTSV4TYIK1mwaAYlCN6UcLFO02Nv6pPSqVNhWZp1tc5vfyTFqzHdNVkr3PzpWBqDM2jubyW5/DWt
Ktkf/V1lBp4jtib80GaCg0k9jzi8w1tNSUkpCTxSHaSJNdt6/a28j3N1mvoPx6hIeOsUjRaHg/RR
hXoqeNgCIVJF4pY5xzm+RXfVxtKKs3OCVmL0EY1wVxhwdSi6NLnQs1pf6hs4EmQq6Z8jYUpMGmeQ
y4+YmpwTeXKdKEnPISXLHM42Ot6Yg+UUEXN35yUfhfvCv2aPGqwKRNwYNIp6MkJKJQRO+FKBl2nG
6QmwlvMqr1m3dMsOG7jLOUMoOLQiQX5g6dnKwejCfNI8BBIMslXlZaz/1FSm8DdQtIFUy628aU3E
RAlkM7+aba/8sHHH15w83i0ZYcNHtqmlD+rLLqsxW/dlrt5YgFWIjVsNq7oYdR7rf4d+u0uxwXlx
s1dEefHfuWh/OLuvZEMr/D6vV3IvpYx4sTphjx1lXxzd3rb3B2sJn1diMSw8tdGXHuL/pE9AhLNn
xRLQRrU1tlrluyBVyFcEejsrumMknLw7Vb2lQfljg+LWxAwiCIKKNcGQJqWThgrsx5XzgQqmZ/mo
FQHjKRmNwCJmC4Qdm0vGYZcTzhRXsLYxhMa77VLjehKDEPRFeiG7UDcHrF255dKeMCIgpsFWj+3E
Ot8ddfh28JNIhw7FjY/ynY6AbYuTJ/LshWzMUdGCO/9ArENPOFvjw5yUYg9WYM3Q4pcWO+VCJqAI
Qk6wCi5aCaws8R9tpv04XpiEdNsLLvBtG0r6QdnQ1mfObUCnuZDlCA4HQlUB3SLdampFWbMfCUmp
jUgGgCD/PWUm9FSH1diiqhzA4eSqdFv59D5H+P7tL4IpHpz34pLlmB69TOvpF3kYYvnlnhOXGkYO
bmtAdnpA/oocj5UZw9f6WRKC1PpX8ifknfDY5nVMZaDeflA4NJjdp+EL1TbMaYkfRB3rHGYlfrKE
lZ8eDEiRAX09uFn6oJDa768R/uGH1vV7/iNPBT7EQzxSUiD7zAvtFIlsOnxNqDHaLHgv5bmxizwe
q8bJo4c+BsxsoiYOr9pnYNfurcP4VaeibizKi30lQx+kE/RCHmLhPWV70w9h7eTX6Jx+TLb16adg
BWnpxfUl+jrX48DpaiOZPSxPoToL/7OkBI4r6O234CRaSaDtKxkdPmbqk8gKXfw7OufWvdsknrjS
0/bVoCsiGJtwVVw2yxITm4sO22qkLqeBx9pLjvyaK18ipbk9fovIPwog4KPNbQYwVJTrmhzkvB0d
Du4QchwLFRKm5I02x3Ga/1l9+bUUp+fN1ZAq9Lx/EYa7vnPbdSwEYWlVDjDX6yAuwVuv+CaKBB1I
eTCTNvLQklUdivMlYkIB3VfEQe2oFeE9T8cm5uYxoVRTPwPiQJG/A59L/FI8GyceOXMcau1w4VNa
D60tzY1a3enNikQ8u12Vu2dVz5d5gxgM+wmg4B3/QtaJyDHkYuT4s4yc9AvsfMe+6gB2i10FA/cF
46rHxQCqra3TqH3P8RL1LISnjmplleHGUPlQAqwAFroxq1jN/W8knQSs4a9SeOgbtgpqtd9qFLxj
jg/84AX7+9VJdpiz4AYvNJoPCIomKzSDTaS3NOhtMSJmKShL7iIWwgyBDWMtBi9hUCYcY7DyIQND
+PDSOMxHv+GfpcEu4ki9oq8qw6soLZC+8+CCP8xzznM7zN6hmvjcxLa6off9GPzM1y63SVfPqNnN
xu0zi/R3ny/jTOZpHnFvH3sQ2QaiMb5/WctFVFVrc8cO62Uep4XcKZsx59pP+l4EfdB3Z8U0TEqq
sjzjR65GRfQknA8OCi5J20AGLx0LaOPlktrwh3rl6zMHxzxIIb/ZdisfMk0Z/iFIZs8H9Tj3M4k8
YyYXSz3fksXFjLJrP78aLIGDmGQulKbBGdVFdwZRR8DeBFhn/DWhdjIDf1oy/9lA1kTw/KC2IE63
8v812LnnTpLuUR30txOAjI1W1i6dfU029BJounQRVAcUaxoBP69zuJAzG21U4l1Dm1hRX8Ok/Wlw
fr1jSz7afVU8W6dZkiaMR4tb6V33bZ8nIK5cu6pfdSfJR1RSRgihN2DLsxKAvIKfiFJp5XcDk7gu
ykpi7Xfeg0iehVDjaDb6TbUFzbVf5cMmUCa/OExkvA73iIYkbPVzH6TMl3JEbaXQmtUvTv7VHOi/
Tpq7b6DRL+FsT1asFaTNPBY55mwGQ4Qcw9LIRNINb36Hvx2cDnxJvw0zi+SNTcZB4dtobvWvlYqs
Jjn41zJF5dC5ADAlstdg79tZsUUvOk3UUFijGSsk/uXhbl9/VgN/7QdFYabw/fH/N9NaZlWT2z7+
/e7euKqg7UtwtL5SHCf+jt5YV9Jlbz03GhiBUAlSJ6N6g0ApSFFE0pThpqInboHfqSFpbXcLGxGU
CHaVMBuz2BQ9hUh5Wd+ejkqJxh7qoudLH93zQheC4JexzoxgzKYAa3iCXry0oczFEnZpvUSfAXQY
za7m7mTL9+o0tQcunD/3CmWAshCUcitfFCpyDMQBSJ/zWpwPOWj/TPNIay7ih4BGhkfdAY1JMnSx
ZLAhlNeqMLKxVWSsr5OuYvVN5ZNEbuTNh3/AU4mOkE98a++wt8MnOoviX5jFnY6hoW3ZJ47Qsx0R
YET1C1xsms8zBScme9CPdzlwoRzdlK24/03OWT0/0iNRLRB7FaAVeWzjz89it/VPrnOQpUn/1URt
x8D/P+47nEBa0UXvWYNX7MJmmQ4AYNRYMu7XYJkho1CvICgja66k+/bDwEqB0GL0F+XDBHszO79r
+cEjaE6iQGa0Xsmtkmp3MJ8RlaWDh7LDqNZR90KJDrRLFYCIVLoH4gM5BqYPwVg0iAbDAvbe2H3g
kPyOxZ8mS+HZLUJ2EFnZsFsiOD3P6yhXSIoYllcq2DSmtb3SBYnc5x8WZL0QDjzVcidrLLjzkgYV
z1IidTkZFd6bSXgMzFc7vJeGq45XE6ZDCJ6ftk5oH3DzsKSgKLT4BPvWs/6BdGZ+6KH7W0YKs/p4
v41A2EHkhE+pIhmvSTfoZz5g9cZikbD1yz//ueflcXeR+hGmkG12WSRAnKeuQ+lXj+bmvZkPhr7T
vewfO7oTW3SViARcv4Yrgc8TX015t7d3oJnB1NX1otDTX4ERFiKDYNhWMYzaF0DH58I23Cq3M3Kz
PciFGCW+2bmMtv9Z1UiATSktgRMJ/aZMJKiJpDmf57af5LxNptJUAp2qpkpZUmNuCJXQGIgAZ/aT
xJxYECbJQFrW0Nb/bTmcAgCoQMj2jpZ06BufAi0xisnhU1UTdPZOrU+Tg1um1ua/Tyo8bK8DWd4/
duGzp5q19lVhHIfpgJGmeLFV0YqpsxRa6JjyBmsBRHUIU3bt8wKiJB7UBjl6f4nrtLRx0ZOs6/Mu
8OLO2kmaq+tzplz13c5jj1lf9VILTlsXGLVV2pErzDc4sjGwtVsupPFkq+17YwvDyNXnde+wWx3g
TEX4UrhHBpzDgzLw5lK+EgSh7Y4U8PfVY6+Mv0NgmYQvaABvE2DJ2Fqq7ptqmwulvdPTy2pnBcR+
yvJgtKqjdOroarFMid+7O4j409E3kzXfJoc9FXnWAKpdBZlQYVCRq8lQA2+Rq+uecIVpn/OcLJRh
M55Y40VBKA6Mii/m8Cgp/brniZAz8k5Fnlr402Xyi47ZQBuu5PHM3XWq8GSASgSSesHxbm/H4ZQv
9hmJzqp/d/KcbkXOAP/8tRvwEEGjqlITCI2kzn31kQwhj6kbPtwbZDDnMcV1A6it2pElLmHmZ5/2
hchnmJIlmalJ4v2jws1jRGliVGYN7IIZUM02twrPry3LWvL07xFiuI/lZiwEx46w7IuXbEeoN8+X
bLr12RIpz3yp3GhDUPwmAJB5thE10h41fEA2Bbw+LBVhREdx8EHt5d/RSc7KHAy+IeaFBOUy8/av
rgkn7ZzBV010zmbk0ZZo9XZ/l1nj2dNp2naIFpfcoyVm5Z3C8meDGyBFnY9jQFrZTg83b2lBldQF
yKYzutUHzlkWiA/6P2fpEtAUZ8Cyv7dlu7JQGUaTyJ96K5rssqtdJTFqMlWfRymrJvlUoSwYzODX
1fGYtQeeFZNqewkcCZ53lpL07yrWthX4V2e8BzhRA0Bf7uxHilGvr0rnNwB+KCi5Hx1dicoUB4Wk
shzzPFbeX7TBAcz0nW9CQv2ime0jVeMO5mFyWl2lXL5Sz4lJb8lcRSG1U2S/NBjubLdG1qEwkDQY
zzZcD2TedXpl5QkIVpas88t4dcNQiC7zk6MNSe9+xgLBdLfLxYB7O2TGk7V3tZUF2vgmiQCbNYCn
8RHCP3Gg+mccIqCXGnhvzu0BAa4QMPiZs4DNYeWIWLfZaDSa08dIpU5Au94lP0X8QOKYeUGsXkeQ
NR0cJKJTYYbcHR4tZn5lYikgOzhNz+9zvJAmh/o0xXLyqAL2VWe80jyfBXkD6Kikua9E8FqzOH4e
SCZGw+OlXUslrRe545U10saThXseOTIyI6Rw9xvB5kFqfxwS+7Oqdk9rKyaOFTJt7SVD1FvbZt7s
kmBFRs3YeBVsSh9z1B91O9CDHC/nG+PRbZgKKRVgquvb6amnPZGgHMdx32i1Mwh2jor4xryGNG9O
e5xUM4TSyu3w6fZNPP+pdaJ1T3qHb3S9dXO3Bp0lftssHXJWTSYC6uJBJAQ6NC0bB3XCAd7ASQu8
USloZBvbp4ZAf8YyIOjF4L6+M1boPQmRJ3QgMGfpyUFYZTearFykC6vciyi5BorqmyUqKIE863zs
L3V6GezBulh3CwD5p3oH1g2tapSjf5iVu5HwWZvg+UDZbz2FQyXhwBeAs9M/22BRcsqmvWBOJA64
WjcsMKU8UGfjteswYDC8OU+F6Binbe8gMAVoodNrJtsyfRCDN/AezPPI8kdCcmi6GfV4RXldz/3e
VbN9IwsR1NrD6sBNwXT2F4nAlG1+P3R0/sMtcIhI0bS7Ya3fGwc/LB4pZW2l7msA4UM8SEciq+c2
JzkX4UgUhkpqIq5Apokez3shB4g965dmtnpYf2clAiW9AR0bMSFLSp592mgmUoI6xoaiJz+z4AOL
pc7t2PbKRETE9bDs1ITDC0Vsz2KvFOH+iUdP8k2IgKWLd+nkPGPxnQQ1tXKeVh5hGgypghv7RPxR
RKNLup86ifHxgHUGW1QtX8b1MHPonDj+IenXRTpgTcAjoLfDYDNankPBwzpltsaR9x4s+StFIx0n
6dxAh+mtnBwX2KRNWVBVqcgc4k9bkCGwjGcNKhrlM5R57qqUWWr7GeIC/AZe4LrqKFjNtnieB021
7Lj1mGMWbPRJisV45IVmB/wZWrX8IV/uEjab452QEgB/e8GbAj1mf91/t0KtqGCrAIbha75IvyRq
BmVPCGcuVH+QCpjFUFKbzXAePAeTTG7aQYMHBxBF6x81zGYutg4LQkkX+0itHk3FOJag1yeTV6Jk
s+CRCRooo6ub25QpgZKDF27qieQqybdVYbwC7QWL5d4U3lEQAz6FtqXveGu/9XmPA6lfIyR2bJb/
VOEYhOtnEyMzffAJ2lHyWjppRRJhux9pWvRaOg+Ne/x+n7tuIsnr8oVSD4cbWbVk8TNoAiFwP7Gn
nXSivmXXafFodkyEmH0T7zTQj/XNrLAIlVUnERnHD4rEfp9gbKZhEehuTdNMQxiJIfVvqR7g7fSd
Du2caXFUjW4g5gQta6VMVQQJcwakewszIDi1F+nWXgk7DpKqyT67Ov6O/F45L1j4sSroQ5lnD3mR
foZ0TSFb1tHwSS15i11BBZKiz0r6TkgZzj1gKs7qGAO2LKnUffQWBMoXdSon6ve1IYnG1j4ykNNs
i6S8uqhldi8FdoZ936LXIBf4z1nAtBXZOfgszwMqAeBZdpgyR9HHL4vjwkdaavDwC/dUeP2ndrxZ
sso5DXx8q11XBQkC1LoaNE3VoM81kwVF6wofXF2hf/YZgLpY6+YxeYK67XWjnu6tvJNXYZZiiypH
wZW96+kSFMjB3c+kjMqsftHQs6ANzUWZyFiJW54yk+2d7IGtf7dIcsdRhCgDh2chUskHTR5U4Q7b
FZzKV7fC7Lk8ZvMY9oOEW0nMx9lmvLJRmhB5JVuiBPUxMrrVSqhIL8+3nmpm3BWOhXVncKI5X9up
18fI3XCunjme/fWyQRQvyCDOh76/3Q0gXxbHa1ISC8LmKGOgckuXipP8i4+bkeDvn/y1bN2u7LDL
Be6+x+8mvLJEm3UU6hQQQ592n/Ho4WSmcIZB0qfGR+ttaBqV8AOqqKtYje36YblkexFhDM8/PsW6
xxn/J89DNx+wshbfpRbZ9G5RcJZfinhhtPVDIgZvHVD2+DjcCC+Ceg3vXbDlf/BfSV5fHb/Fob/X
ovEpGA8UAcbAfVGI88/Pr0IptbEqc1owrdXSn2dINUYG539cyu8E8eu6K1+YyEWGaClVSvCzboHG
OFeVTyw+3zZvERimToqxFFXR8MJ1bDc0jkE6MGZGFRPJISIOr9pQeCuA+6uFRCfsV2tBa5U03vY+
XLxL1GXGQqXU7piWsnlrV2x/J+q2hKdYGuNLCpzG8z+rZxtbwuExFy5ufqaJJkjnjrMm5hE5GeHK
jHBi9vAH++L6L7PsCBXOdBy33vtBZ45HiuIFPPimvzsNCC73Y/DOkfur2Twkg/HyoYlEO3kKy5RC
zHYB3DtuUG4DJt1WMPbvXw4wrJ8ivYjbZct68E4jCPGEjns2FqSdkGfWOh1dpLOS+kOYygGb9uBu
OwRZgXvmXOfsrLVU2VBma6yrcfaCf/FUhd7EnUkMT3dDGTkbwbLHA1/deBc+CL8wySsrvnEPklo+
Sl8LOszK6JRxvPem/JjdfWD0IjJx//f09AXgLE/XJDdmPy+2cqMtZzD17aXTiCMpOoMh+zK6dWUp
9sy/B7gkQcT5xWUMbiRGiqvllL9zV6khhhsNikv4/2ubclsNblUdFU95bCKkHqh4np/mBwiRKZWg
fYUhb5D1kZi/SxrO3tqO7SDd+37mKodkJvs/oOgN1xM6Tulsc1an+tdNgjMya9d7OkHC63qIU0ja
hT7+77dNYCUDsjb6JeYG9OK2ZIs5fW8fUX4GfZbrv7UwRfzw8LdGM4w6dj+ZeEuiA8Wlk0OsRCNJ
ZPZ/uSsv8LgHc9jz9ILKxZgR9o5B/uQgcDhj6ibMQptu+6uGfi1AoH/q+nKc37TrqUD/qEE5vrgV
iKJgyhO07yQf0Ii8/7ah2phL7/WbfA0zYPaQRaawJBFRcpeX+8eZ9ZZ+vi++XjXUQTEt6AY28I29
egrMY+k+6Pe/BSK+E0knAcN3OrHcoJEwYjmJ5rnIIp67XJq5diG8f5kIuJncJGZjYg4owMMRQ01y
TD84VKTFGtvHVlBf9ve/rtvgN/MnCrofgaxmFFPEJHMAtN9oWZoak1NV5RKdSDmE/AriBOU1zjw0
lS9A46SQzkrPjl9bvpT4Tvv3IO/LJW8MRajQkT2EtPyCzrMhDtK3Gf/q7y61zwqAtCYBUdhQWquy
O4A+ZL6SjIsv1SKIuL2vCEvhZKlKbOubrlNqkKbGwqlTyj5Mn4T3tmF13zRR6EItf/0+MqYOnrqR
8TnRW1+ydy7HlYarGIgvJ69NpMcHZyM73UEg0mNddk14atD56+N/DZHWLG1OaXTpAGsFBwfUDuYx
xkn1LDl3Q+C96s1fTfhnitg0VVa9S4RshVzie+6C+GUPrOqXs13Z/aXtVLmJ1vBG35cBG69ewO9U
Wrz6XBseAQbjm2WOFvR1c36RwcDt63blfVM1Cx+aWMHPq8nZbuy3TcEjTjdKKcpwCiCxSpLWBXX/
Mlg+E8PEDGH5bWvpt6iV8ge3y2bNcas4bH01n6JlE68vpnzYNw11qyd8Y/V0zQxDWc8Bgv0BB5LZ
I6+5uMt5zchHjgvzone3IRmtlPOjYH5u3Ki1qsjan/FrVz9xYcNUF3QusU4jv4nL2W8lYb/dukED
Hi4sqdVdPRWg4520kwt0Buvykd6qShGx5MtpauhsUfPq32ThJKcKArNZE2R2tZdNUaL/oKd6/EBU
y1XSR8skk57Xc2Shlb1malnYHFeqf0obtBdQnL2zP4EKT3Rk0IamIHflyIi1LPW7lSrA3MD3JfvC
hh+KYoWeJbpxk+hrya/fXag4DA9mod3w7whe3DB05Bc2OyjDtPR1P4jNAI3Nh1n8UBm2DEEtA8Zb
tyexcevaEkw6oUVkIl6YFrfjqwnWkR11GP8m7spRi4d1B5gXP+GKkPwDY105kyWU4EcB1cKkWkYV
5TJ19FxYBR1QaiEJrUI4rnaKnVJSbT2zpMtSPVNc0bEJrt4HuNmeLqjUZqn23lLz5usOIx59cqin
aaSbvfNtMoTlkuXyZXpdlOP9+FVb1Xtj17NynW0RIXAN+BMIy6EFefBumlqLtQkbehZWzyWiJz8e
Owjv8JXm0dksZkhNU3xCcXR3HMRfKPBNtNV7qm4aTWPyOTIIV3E2qNNM/Xm9GNcSpgEXi7eLxBRp
U0aU7nFWlBAvlDNEZYZBi27a/S/0csaGKsvOHIhpPygQ/hCI8/MXvUcUfluKGLfHhaJQU4nRZZcy
UOf3D8pVbSrsumSZwiPr1Iw1JmohClQ3JKy90ZN17XnsergKkFE4kneI3TBYW+IPc30QeduTaqoY
MSEmRFFItau2z+ttcsfp1MuQ4yrWPZCiQfNpAORu2eQ8r00DoTJ2vMRUp6xWyeNuILLdqW5U714O
KfWk3qsAMbZ9hpapKv/rx2Yh51jgAwz/bUXymnb3TczoR826tJ8+bu9ms/1nQ5CCw44380By6J3P
weKv+xrGTw30Tqk+i3t7TDeSOUsmgHNDNdA81DPGjtal67d7WaWxM+EesIYo+7EgS8eE3tWR7mWO
L4JZPlnL7tfDBs5vqlZ0CgI9fsTvzVlL6XANEjbA8TXTEwXn61pGqmwiFscYuNTTpXHUBk26nWy5
zHa14nSGK9W510krFnt+nOcs/Swuh1IyHIj/bfOb4U7yqj1nv3+9gC0ohM4AWsPYPj8sz+ColwI3
HEiVA3Sojo62/6nw424mcoML9qyGz8pGKlvH0+wGTyTCHqkvtIIopGQi9q5S9EI7J7s3ZWjFa724
A1VAYTQc89Z7CY4IY68E8sylhcchrGUVYpN9Nr8q1WsLBLRsC7kLWdYd2P0igt+hV7ocFlLfGzIb
WwpuA7PfQnr9yeGSFWCv26+OPBjo+Jjt1lWWvINjDqll+AKV4mBs/LldB/khHP+eaTS8bvSFGZbL
P5OpGlFY2nnehlW5OWYH7WTzdjhpTyPpKgdOGYLjxrfOSsf7lwhjkb3uVEI/AYKFJT0nqZBsn3JO
K2yg0NxrQRjcySh9Y+7Aa4iUE4SecS+D6VOONU/NO7V3G4UpooE4H7HIkknnFZAGqPS2/fEiuex/
nlJhxLiESHuUGGZljJyXoknagiJ6bQoO5aN0njKbwlHhWlAeFUEjX5UkGkICUvnoYx6763nOQED+
ubmjyMvuV4q0N9Z5tl9x+AT/GyesOdAXm4wUf/bAoMk6DZGL+9SFYri0/qiul9PbebcqrGSg16pf
iEOP/8VOdPqRMRax1AJ6ErRbNAuIB+boVf0mwrVrwLU7BpJMuXA6t5SEoffUHTum+6Ihbn3tFyCT
DW5D6zXjBRYOZScfdUtp7YCY0XshiUXfWD5hMsSk+/LILN5x9BGjTFqnFLiXm2aupyCVrgdqUeNP
H8/zAUyi5XnFuE2zD2ZUTzDLScBvVZ40ALzCZ/F0o38utUAYS4T9rW6Ic7v4ncJVJukAkPff5w7L
XZHHTxoUK1NYU0Zl5CS1MNc4CJJX9LXt1682gMdDmYsgbu+RUiAGLM/uEHJn5qMDBFN3i0g0WYIg
FK1ShmRW8IWUJBaWYVHe0tJWxfVOBbLMbsmQbxsO4fWLloFUUqj1r4zYs1vxGqoMjDEFeT12fYS1
IvCD1Vxy5hA+WJqi+RCtIov7GglKjH0xU14PMqNbDZGsezkoJXuXkS2qbQKtPbFCN7wsG1U6Jhgr
UfJkzvrOnIl/83qNAwHsOXe0zw7YHgJkCOtbyjaW7snns0kM1SvxBHxqw4v8cKGIETBf7Xhl/hwL
HDrq6ColzFAxku5uhGIqqc9Djb+pvfOYkJGYktW87Gv4bbg21aa4yeWUpbKOP2eKaWaok1X5IRET
b971kM9Om3zDiQ8jKCnroyJgQviVEHyvWEy88DPqjZKFmJ3i3mGW18hW/ezOx1tm+2Hb4JP3SPB+
l1t8GWkJ01omedLqHIAzAngb4Bujsy6+T7JiJF44SYXro0iUOihRbdg2z/fOH4p5Ug4kyjXmJiLj
OaFUzzbMp7c7QHH5U4mRt1AiAr1UQlAVWUtlSFwZlUVDQZmZZIb3ugOFsc9qLaHTk/Tn+fFm+T5+
Of6ciZpdilTuTp/v+DueE87DYvlA2LW9X3hXX/+x8uVburbsCaoXgbglkrpfIOezTURNUBEBk3yC
ztRtOXGAQn/pHHtFOZXpWDeKm2hzt2vFw5l0n1XsR3C7LPoKsdRwwqUeamk4JvKVOeTknFyQ6Qgl
dupRm08C6nPfxzxLQY5z+wVTfKkwidEaAwt3drVgqy6AQRE8d983dE2UiiVOfGRq/XpXcNYSjj0J
te0wt/c+V7+RrlH3fha8XkjpDqomHGdiJ3HzifjAyaLHzt9UuR3M6b1j6Hbr7N9wQw2TyP4HQKZy
ILZwBuKz8DH6C9++ANZh02BI9rA4Qom5WfMOpZFOiK//YinGDpuzTyxftjETNBL3v+XGik6gz3iD
WxYHI9JAeI2+ZWuDa82/PfDvEJHaB2j376H9PlKFZe35S8efD+8O5FRA4auxuYGEGc+ghOow6QTZ
Ti+++hPp6GbQAjcVvhG1Osez8V7OuN9Ta7ye4Hx86jxkEj5qmCpqCFgUZXeNcCbaJLPwrxTm4kRn
o98uveindOb0pvOV+kKmIYL6sgaXrOWiztZ2zZRHKDcf3jq17AEWrU0zLcNXkdHEKvT+SDVa1abf
QsBy6nxSxLHl/XUPTn36oFFjceKF7vHj1qPves+fKDXPzfdiFJnqAF+RU8DpBQLuKr74ERkoR/g5
THFJfY8cw2NMu5eybpLpncoAUCMEwBFtkkpiUbElfsIL1NAyHyKWWkGGt3uEbLPoLwvZRsJCPuHo
ePfSQCZDQPyoBIrWNHtBN7CCI9oG/vJRE+XHLl8+2bmZycgZYe1t9ViN53i3WJOHQegQRP9Pveu2
Zi7vPDw6KabfwfYt6JLVjbh2DMBIuAbaPhgtX9Sfam5UFlDjeHJqNnc1H6xEKw0I+UHz1JKg4MEw
aohOUWAK1xwlhLix9TV5kFliembdNhUDw+UkLhB0gpmazKwA9U38920gH1EDxXt7LEmBocSvSSeQ
piYFYxsmsjUwfdsdKguqBs2VGRQpB8IFWXo3/fRNgiV7GFauxCkd6qz37+yoyXPSDcy+EzixlaIx
BWXBwwvpTY8lhFz+avKXJJgrUPROv7siFO2O4muRLZCfGMbbIk/hbcGd4ZrGrxQPIeneBd4XRUW7
iszEH1t3GBHUyA9w5iu1lrvOxmvczfqNQIsL28ZmPZ9+osoMMZ6QpiX+OH+1kG9Pf/cigu4viMWM
vJVplhtl3+38V8TeeyDq1DJGYedqdUOS6wS+xH3Y3Xh2rtQrl5cKAdSu3U7qSJqarwkqcbWluJHK
RqQ6ZWPxfjkB2njfTs02pFRVJzgP1VAwcas4aN8cdwSk8o1opwSAktXOEmI7NPf9f8dEKgYUk6p6
A6HTRIPor+KurET3Wwy1a1fCJDI23HOvehmajbbR02SaR748FTQp8oMAxHtxBw7ajKpW6s/5FUx+
M4pPO8mWAiGZZ+0CNoWW5gDWgQYrgjqOk/ZVvKTJ9chNB4GvfvpIaE2s6rdvoHZUak5WZMSuuf38
Ov+798mEsISE3motZGafDDxTHDHqtUL96dfpEqLTSIPlTF4gWeDQBsowETaZIQvRCoW+XJ4BgQP8
PcMdMavC5PBa5YSWRtMrEjkLH3/G3szArLu7Z5vGCAD3nJRQupnRbDOTrC0v87ZYun98sD6QkbsV
rrjdTJjVGRaRp6CbdDYTSoua3/nrMpe5lrRaq68T2AImvl3UT9Oz3ey7o7Q5R87u5JsTdOvLutqR
hrFoLwCuSn+XiKc7epwQW6EeG2Ee7Aw6tO7koFJvyyAdNxOzIsbbPf9maVF8yMJ6Rpv/OvAKAY48
wyZvMMEyUiRV6QxaPvjDlP2Wqtn6Uj/PTYuVRejH2XdPLiLEeC+06BnkOCzMPSz7Ypzw302JC+rG
mjDFc6lBn0+CyNDzv7aXdnYmbQajRTvAv8dQdpoyryaj6iK3CeqowHo4nA6R85bRGEBRUXwnUgiQ
10LD6/qvZni0RZ19zB0qaR3CbhWWc/7On0amNRo9OJzbu9eruXwGi1NkgcM5Z8Xh5hpW2hQPUaz8
zpvzk4buaK0Dol0XzzJMgD77tdRVKQv7UlA2fJ1WAoJJac3Rm4UVP5+ETs86uv/eOdaIcy8g4IpK
O24dz90P+1UVRNU1kfDGIsvUIRddg5oRq7t2lkh3CHj/6EEdSftkoF5L5xo2QlELSvR9dnnppKRj
XLndEEM7KEeAOknwSKO9T3LVXU5RRkpLoAougjiWoj4qE+NrsTKM3wf0jZdUfZ7JECMisiuWjOD/
/DV7B3pLP72f+ctG4S0ShEs/Sa1TKbCkCQbEgxKdA3JzPR+0XgMm/pTlfnAGSlCnjXCAq6PFiqzk
KT8dGJh5TBYtACc9yqUl2dPfJ9f6CT+E7XYkdk8mMpgkL9VG23gZLzRaefJFjGL3hE2xO/qEAzOQ
ElodAvZVS/6Qe+rHeZ6tkVL8yThJG7wx2rwABr0ZB7zLxwVjoXUF7HsEOSzoWFb8lBMQ85kewmtX
8xQp/oGppTVxXDMDwZTuPOIN9hwYg6O9liK6koAxSzpJ2ELlQQdndafx45wb3CPBI2tV+AAHRvgh
wxJRfJLZWO8YR9314iYtVkf6VsuXBqyq4Ag8i58uQID6jYnbjk+gsbSuDwNB3I3cYvtCDFgMEFoz
mdjkOYOytYYTQ120zjubr0NbhT818n1ccc+EOS2RpUR6FavWUXd100HJWcamd93mS7EAdYqZgTGw
xzth0HaTZEJgEqMzq7g4aUCV7Uf+zn+KQrfRnc0l40mM0U5KAhpDe8B4F4ijeRJbaY8rqd7pIqem
86jhxc7AJR9Bh5U1PY4DbyTuJLMBNyfZPf2uS5ylPFOrFoQpyWOGSW4WbkTMesOL/DKDPQ8ChCbM
OTZN0sI5huMYxXUM0yxYzYf4CRvu1Eny/nZrOAsR+DYGzlbWmYSbGcgQ6bk2vZULvLuA0iWPaQ2v
ydjkH5pltVrsgZv7lCY6U++5zxW68YB3cfZtV8vpLL2eEjjuSzl3wL6eOEgEo0FSithusBEL7aL3
0H9SAexrT1iWSAh22Z81CRDEwQRe4qdeUGORJTKpNiC7rwvqczcRQ89iFtLqtzyHDsPfBm+tk7eD
Zfq9Hh2mSC+94+66jCcJojw0M49KzqfQiamp3YFlCVsSSdS/9XZ+ywRLJKStbjx5BFaJX2J4wCq6
KW/X+bfQiBlJAP7+GszHk+JlJsBwH0zQh7NNLzjQlMM1whmRs+kH28ppWTXCPHJVSx9OZkVPnn8L
Nmnl84USsGSVm+Falo3QCozASAMQmXYfyz9ujgrPeOF2SWjoCFwvz+hjxV1jlMGCUh13G2fOJq8I
8XnK7f0ZB4McUGnWJKdHNe3W8psium4jmlWEW8kCmvV94or9rP6AGXmed3jfjYFd90607O8kmaig
QIMZ53EPJ5b2XrUwByL6vuPHhgFFBmYS5/q0v1GwczAn+GYXf7xZW7nCIXnOqBc7geDbNk4CXBY0
7mZHCiiScerLYInK9r835aHN+1/IxawYf3wr3vy6HeaST/5sgukJUGej5TRzS5eg5bTTeihDgkZm
9ZoTfWl8k0zDfcVZcD9q9vpQphKZeRwjqlV2LWQ3+FNubCtomw1d9hFTJrXuzGZIRiC4601NJmLL
BpdABEh3fxNcwjkY9G6q9G3fx/8ApeAAEWBvkPiAkxpLzYzGa7y0eD2GhAIlit89XnLG/5uVOXf2
HGiNruK9vzwqu9Pz26qAl/Vy3y0elPY1lzLvjKO49m3bG7KmAITHjM3stQLrBwi4F27AUH0nrjcO
3UtMFFKjbXSE4PqTisTUzVOGYjEAJgj7KhwKAr49o2WrUKeImqnCFIg2SRYlydA3jB0hobUvJWgP
vZrsGVDxfrJNvqBjXRe99caCAnVxbfea9j4BFHbz4kM+4aSb+M/+n6vM+SxPvAGIED2y6ySPNQAu
RGna28lW+41PEDffHTKHYuOeXDNgh163EIGEkZTv04esWe4Ym3UeNdtobpZ5rx2C1b13IYOdLxS1
HQI0F3zs+DUHZ/So8BBiYJJIz1xNrHHpUv8x9GkRIE85TumWLlLGPd0+FNskvL3g5znOzxgONUuV
+W44cB6QL+iAUEvGD+Bumd2MaRttreyh/JOsHQ43omUH+AcDZ7NyVaRPTJZbiwnNqOsERDj3Jc1p
9supTHHDChnp1pqHJVRYLWjpf7lc//wYLIUtyPFQnwlh8+uVcj/Z3DIl2n55HPHfwSoKi25iXYmu
bqHdCabzKOXhFOaXXm39nV9C2KRBu+v1OFgJ6YJldf1jksz0HKV7c78qCeuCmcE56M8CIBJh3lF9
K/xnjfdRCHPdWRCMXK2HorCMuSS4Yb+iaw/3/cxWwiCANkHxxlQtSi0/WUS6arAVN1AdNYRTzqqP
hXfd+JFd/DU3IVFPVhFRAce7r1eApIQHgFVtW1WXkhYObbpLU+/1YSa2471ERDv8VX0N00Zh3jbB
MxfNG4Ht/AY9iHXblcLtoHWi69bJI25cLkAjL86asqMcWsiERkeFEEXFi0ST2GE2pXRmXNj4bQy2
sJXYIraraTYmn5kubBGgjAyyVNOYkHRTzcKStDfB77PKTdDSnrglBiVQOinxgO9t9jmx7f8X/X2i
rfslTfmMWex+FPmjUd8fzaBAH/HCK+Tiu/lkRPkMcQ4KShm1GyQWV/P40XPt4e1pIxT/fq+qr2ji
yhyiCcSak/juEKBL5nrowQOaHaFpAC4B+TdBwARPyn6q2WOEcn5AzWsz6kTecW7Xn9oi6VYVsG1e
sr7UKhWzVUG+3uSPwXnWZ95ysNs8VYKqxLCP3KXQMSC6gYcrIm/40886iMzKzsyutzPnJqLkY5D1
x2rb5/6XI8s17selyIkQmXMgGc+z2s9FrI+zhe/zawjhhuN+6FyjnyYQVX3XN8DKfrHc5HsZnfEy
KLFYcGgmvcWalpBOTOmoMPS6EtvDkAR4cC3H+ltGNxnxzkcbL0E6UNfqGuaO2y+xQ4qDxAdRyhv2
XyDYXIySYKjO8fpZRXVBOc8ukZIvJ04kOz/D9fGgMeFt9/7Pp+YinfdlpAQgV85vqy2qU7G/YROU
IHeAR6+N4BTMASuA7ZB4V50VAFc2GAodBcLEKXT+Y9LBba6mIniyZVqVp/mOCncVJ5eFZk7TNihJ
zC3OJSGBdTTUFIXxmk4sczIdah5iKGrSzAdnJwVzp2NZXFEKpYkGxBb/ZcLmdG12Pf8N8Qy3pAth
+350kll2YIWt30cNyfsoe5/Q6MLIInzlJbwsIKc/pHpi+n+mdZB0FJ4z6qPjMd5hpH0L0SKJh0wK
cM8o5UXVF+ZkHc3uoMrwvDo0U1tJYf1y9D32azj3GhRlMYrwaGaB+6Lvu1tbrf/4bqPSK5TiIcKk
xEOXct+6XOGMnN2MjsWIZUK8I7j7Ceqpuso5wOmFnOJJiXbdAZgwrH0JeQNe+aDyAYwoGl6n9oLz
xlpsH5J5PBjH3mcteL3lOqStsgGKNpVv1Oip7PF0tkOy1cop/cOHFVFyJvfj60FI2LLO/jg0ShI+
rDk+mJLwoB3TUGFocYwZABmPDWiQ4T71/BgnIGmxhjypx5tp9B2zw5jv9EYYygg01oLolhv3zfdZ
6U5rOUrj3kPF1B8MnuOufniWR3yWzBwYlQ5V9zztzVEa/MiO9gdCirbDyCXrNQ5Icq0IZrEPYw7b
JX9oEcvVGCihZcZKn6GEMf+gGf72rYPPToaEmj/DgLQyN40WBK36cPGKM7DvbAw+Ao+EONFORoss
VD8Nk+yUZBoRooxFjsTSNnqXQzZqAUUMotknHiJbJHk1Mdh6xtsIKQnDzaQjenHv8FOkm/Wd4Kny
AEvEfgHcOBH115fftsOdeApGI5Lq52bz0qRA/DfC0xk0wRedn2Ie8UsCVFW7G7qFHNlaXMKLkXFC
N2hBZGRfGOASxid2q0Xd+O6IKMudt2cQ8yh2iJxB+2WQskRyFZJc9lCmlOsWduFh2Sk8mPoBVE5y
Gy/E8XyTp7yM4sfmdvTqSQQpMxdye3XJMtzeehDKSWnhIBzEOqZZ0HZcDlv9JEyIs0A2xJ66m7OQ
fxlrNKm1Ear2mygZlHscx5sgMzstopsJ85JMQ8wEj6Ve6nUfHxk5pXkpD1DY9cF1tb+Ul8W739t9
jb2p6CN2jBWs9cikMmWs6/TwFXLzRxixzZoXPjDIXpRTlNdgt/Npmm8wXTeybLTBTkftWGE8L8fH
JOg+c+iwXZtJEnKWXzmgPJljjhitovqlTnxR9Ixr8XGDNMiqFcD+o6wRXy+01FBbAM+689totGzK
vx6WBHjneNSMaoRRHLbMEe6sGJjXpq2b7ON/lGk9/9orCJtAIMqIhS94muto+NXJNIjpKCsp5INn
RC6XoxUSKtY5Txxstz9gRGXIh1PY2O8G6xsoKSZRQVop00IAoHsuAwMhWd7U5a5kwWjCH/a1donB
DzjpBrJpolrmzOQprVfuha/NdeJl9/E+J0xKXfN79Q0gcPMRLmu60OGpjvBmHdcKs8/Y91NxJcuu
o58JIt4lHNUtqSaB9Jdp5xyRixFtbZGOXZ4ODpV8OV3m51s/IC/HjSQ2fZrKww+2maAzq1leAWSQ
FtNVcay3Tg6hYB+kvUQC5B+1oaBHGEe7r05NrBT0tfpGjE1zaz45ANDF1xMwm5ISHaVD6hAVNqs0
338KU5JrKQTLm9AKpZSrOUV0D4goM9zdL63vv2ib9+pKvwPJ7IK3fcITO37feGTt5kGNN5roDE0Y
Qf6eeTnVxbwEJ6bnq5b8Qz+qUAdxKUb0ZisdQrutyZleaiFRUf3VzKxG7olDp2jPVRbfB5L2vIU1
7if6PFQNMGBrG5FQYd3W8at1iLquShj6A/qd1tGBdeIHI1wqSfCqXpxsHucbsMkCf2gWoRcuPk+h
UG/1SqM2UlHsQRgiot/8a0/QbsVQya/xN9KNZ8OHdIPgu6MSuEYDKnMOtQvnjpJMjKZiF4rsLC2v
qvQCXwuBLge0DQa7N9K3MY9uM3kjYQI6JuyGsHN7MCa91oRBiOQKAmkJTIO/862SBoV4+mjDbFj7
B0B6qAOi08CETCExOn/d6X5Fbg75xIVqaMBgx8mmHH53kBPszvYD5ulZ33zeBhJV7JtsbEx3WjCh
FSeLLZr9Qj7J+EkbwNrO7HcPwRv5SOBwGyOOeBv9Vij7YzSM2DMPwa/ExWFG8f/1CYrokAZtQ9Gc
pFd/sdQV76GXFQe0f4EBHh87iVvumr4xmzufYjmtLlki9mnT/Mq15HV2M0RVC1M6HN4PR12fB66s
krsmbfPASIH6jiHEj26CfFpdktSXgh04zsr//hOu/FWKHYVn7bVTlXog4CwB6A1VhDAfYVUQ3WVf
EKh705L+1qgxhl8jv+jnEUGTfD1+wRbjRWCm8VSCaEE/tFJui4pIDgYn5E9KX0Gy3Tzs44iwk5KX
jbaiV3PVTUh3FnK7cp9BtBwFFht5bZhCmpGWqkIny5FoMd1DCRTPNef3v/Y1NxKrDQJRlsWXjTXs
LrcQr8qq7GjK5JX8uC0wYQOOxVgCyGMgvyxKNPP1ntooVeTJy0FHEQ8IlmTFYQQgMQFq+SuuIoea
kHClJhE7AWpQXElhfF0UduMUh6/3XRXwfFPUaZfsjHScYWWr0NLNLxFWlmQ8EVO6Ql1i3b/DkKj9
efwzPRzQoMDS+vJLmlhBfjgNq3FcKDPZ0AbOaMAleF9NFc+evJdBNV/CVDin+xnRFwdFwxJCfgjQ
2EGPBS5WMfBPVSezAbMtFUJbc5vlquYN9PiS6RZOAEAd6KwMbipBBPujMauKciytytWqa2WaDN0Y
I4dX07GZlguWnKuYF5wQb7UMa/cKt9ZGPm4Bx7pFsokqu6LOkeIRkK6JzxOBfb/vlUm6HGWI5GBG
uAchWzmBbeOHyiLm+L6F352dkUy9y+jXNpcNZmSw+alcn8EOPpZKzhv8XwDXZRtu1/kWIGtBQT2/
ZnAXGh0aYXZZM+AMbk8iqOrZUCrSuNTnG8xxjabDKxgYApMIrKlMk9eSUn6jMEd+TEPwWYfRtqtv
2GZ+BWQehYeQBZzeSS+1dP4csbezI5SDba1glV+Otyl1Lkx29XHWM8aR2kW0+8ZSKPYsNwUvMEqB
ezVcRrEnju//e0DJdwSOq1rIMoBCWeYbideq2X1ALfpNpoIElW/jV5nwVx1WEat0rG9M22LdiIlS
U80negsP7BRQuunXLsCv7VtYarlPPtqa7a9PPE2gV7MICS7ZqdIqt10Mlsgr4KSeyEvRgDQiKXAx
1Gq1x6o0nJUriF4H3MXR4s3jRxirK7yC4trw9zePSFKBx99K7v/GjruK55jeWCuyZR9MCW6CHHEt
xgPfAAWmwMg98sgzcBElPcBFT3hXBDMv6ycbBhYAtJ75jVE82MiEqpXWq96mObhzsOOTOXsQ6Exc
JjGRINNTbjOx5Ao32XClgo8ina4OTIkq1f4D0BDxRl+GooJxcMKFh41/NFx9UKsESLJexJumxZSB
YnDZsJCLkukBjT8P28IUkx0Ca74h75Y6SuJNG7oj6sUWfgAEBZC1GqBcUYLojf5unKPbv0rfZ9uN
vDncPLqdc00JbUvG9zdmweB0AnP81QSu9W8bkDEE7dH2uxZvIFoF/nj6vzHkJnNyh4uDAe5k0b+g
PdIjTUN03XAVxX5RYXULkZ0/wvrGiwHo8DMyogGdhqMe7gYIEjBD1SlJ7qn3eAfifKoSwd4r8UmK
d8Wrq30rgc3oia4o87LWXrL3NPhSSkQDgPAV6Wa512DUOEe/tOrpZfmd0JroD4W67vkiNoTq5EJN
Ywd+PMY+9QxycsoV5ayVAdjHnNqqREaObJoBNVKjk+NFGWarI6N64B5ChJZPL32hhDpkOlVxftMN
qazHm5Ux+FkndW36bITe07JteDvutqS3VnSeJjnth5rKzmdU9siQjgEdq2nPLqpEBFe3V6Cbxovy
78J3FLZtOzeqewD5QKfUBYDbd7TFh0gs444+YfmjDYknQH1NiggiExYY6Bccz/0ONjDRijfN9AzJ
gXhxU5A8WjCyA0bybJ3rwBphTWnaYKndqWpYpG0xAi9uT/xbTlzAbfNCc08CLDvDqAKSi59NR+s5
qkzVkBmD0Ykr6SgcqEHQI6WcrBFhQNWF2SUZ0z2LkYJaaZNEri9Pl+tsjg06lBsEKhDHfVEPvOj6
1zow07exgX4Ea2OkpuZcBR5dye4mVuY1W5B/uoVWkqhcUVofJGK0Kx7XQAM99uWPogSXVzy8us/8
Uhq8FKWv2h4wtSi3zC4xLalOwaUJIkCSdKPYZOuf1pqkK30EB6B4uzH1uZeYQbHhMBzeeM0LalSi
I1rhOZmFx/uANDS3R4aa2IWfMiEwbiJFRaQoZoyUKXzfg8MCqhfa799E+AcUXSHYs1d/tjlNp5o5
EXaqT64aEEwC0wNsV4pX8CBwaul/bQJHtMNcfGRaPwcdJP+8sJClRSoQDnTpJQuFBeT3/c0gJUGX
UUy4j2a0uL8FalwsuvMRjCUygbFLRZ0j86bnZ2k+H1XUNW/F7zXV0hX53XgLZFbiHbXM02JZGM1L
0fxXfefAkQ8Gd1xZh3cfq/pV8Rkimv46hU1tDXLKfWxq54AsjLiQ8YGDap+Ictjbf2VkvmBHb6Ok
h53GXZkIz1AB24o7OqmCRxlddp1al1wmvTUEU82Q1gnK9huO0b9wKRLmohWabd/gj7QUOUNmAwvv
8BaaJUeD6dyYnPmHHAFv0RqfGhKLjih5pErfJJQEOAL2XyknhJ0rGLlYL287rUOvdPyr9Zz+NhRe
W2KAkYB9zBvWDEyj8hfahoHzArqdFTwfTHmJEr6k2zwULaml7PRqu3G/WQhIzj3rHezdP5022zCq
XgcVsd2Kq4/QyM8VXOEhJyd5HUn+wESt/oJ3eS+IcpmXrPaLbPfV1gHPsfWV+mK+DICoZrBhGCNO
uYfu0Ur9eIw2xC6yMZbqbx1JrWLy54oMZYjA6u6AmturnZeNlkGd/RI3LY8SOFk7w3S1PzGjOVjv
hYxL/oJFtIwknBSkT6fCYejm5XYnAEUwLeTuzYJkVU0HPgvLdH1heLnHQVytv9enTLrunZfpmvOJ
3XGJ9A21NYL5TGxVg7saLca/usKdmGz0PJx6Cn9BfpWvvMqnCDAzAYMBu2EJVI65lrS/rF0v/iRy
WNGgBP6H0ufygqgaXlqqhq4H8xv70TaWOIEKprcYCaisApmq13mpbYq0p6qUCnZXb06+IcoG4khq
YSeuA+mPaXey4Kv1VpVdnktMvIxi9gsv70nvAJsCeCjV7GGvdD/sifoNrpFcoZrEjYU0QSpOnhW3
lbW8gNDNvuzpSntvhVqqI+00DPyELaJAk04V9wS/doWPTAgGq/7LLKvVhuLgsVlAeBwZTy6fpbR+
bpbg21Xs/occ9i8NnIlM1Si0m+LGy8Bnxrj0ie0XO1txk8hRSMMiPfmDgrsbLkma5tr2cQ5/40zN
g9wLTWCih1gSDBmB487e+7bpwuK6civbmzbopDD8/AOSqe0xszrj4IEV2KTAGvY7iFFn7aK4biXY
yBKMz0yx3G3UNDDr3mDOg3vEIYcJQxSawy8PazEgIEK254kbFl8JURTDqjQvScuGfgPhswKVdvYG
XHiqsX5CuxdnoHfpbviTTVU+U+M2AIz4hYJqQQU0hh3PTeELJtqMvxrdbB+/MC5JYj67YvNlbL6I
UhQ3zxQr2z99UGXZhzcNW4zBSNTG3S1MZigEWJ3085MMTRmgve4Y2hYNkTRFCJinOWn4R9CoS3U3
qQT3B9n3I/sbDuDCkkfeNDZailQ+AQJAdpSMp0fd1ydde6WmXNU/aFNRjKkro/gTUhALveZ+1cQi
+wE6cLRTqrtszyCfedof4FvB9DGQUoGw8U70L35nnfPmaQOBKMdlsyIOJCVlJ0iD9/zpViWYNe7f
b3gpEVhIUylZnU7Wzro1x7l/zuzXPx35Vwc4l98bJlAd7wSqEkwV/N8g2WKk2bYOnZu01Pz2LBSQ
sYbLu4++eL2QWpeVpe4NKjD73zFYWtaC2RSouJoyQC1Ae8tkvSoMoS0wfm2jVOEWELlELs6QIK+U
IETOF+PQGs1rnTXiHHue7WTMV1QjQuCc2YTiMWWJMTG9hQBRUKEnAuYWtM3cwqXlITEEA5zt0gPR
dLAe5qxn5AemMIbHBMxpk/AzGsv7kFVXcqZmqD3ZbnwKMORowSu5PH/dkgLJnihJ/gPb9okD1StH
TZJAl7g2MUY/N0ftbf075RBEYIWSAEqW/l8+AvbTbnfkamkiCZk4AtZLbf+PKWnxdnrxrHSBtBiq
yYPWHStEX+19Z6denUii1dk3ZyfYE6MnwmCE7NRw0Tx8matuiRcJUOoxooM3Ud58kbgY8LQSgeIR
QUpUrdNUIpHVXrLmMVJO4EKyxI2Y3Rb8YkZryZfQiOXG2plOKk5SUSJmXmvC2zdvBPGLcLqoQ1cj
VyAFDofKunyuNSxgVoambURXmpkKWJXobo30YTmZW4h3JuE3uTe2Lwdc5GQNU6ziW0TuWvF1thS8
KB9GWSuhoire5PG2tFPqPOtT8Q0xMBUQADJdoy9ENdK2dEmNqREJbrlI49CGfuDYuVNwPEbPSD2b
eV/89JhJOn2M4hvAk7SVs2j3K0A2C2rr8Cu5J2M9ThaNSgk7qA8vzRWg8BhWOf6hC7QmLsbZgctH
KSjH7PGbCeVvhDmqPsyv8isX546qOm4eiGu2YLLi9fqa1LF9co119gndH2nTuCmru7ysLcs6+X+Y
XtZfln6JTh5uxo6gjmzAgKwHHmZdVq7GoaJiCvxKprc9is6A61QxJJBAbQNWkLBuAgmzh+nPbNq3
HlRB+80shBqnpAp4FQY3UpAX/n2GAU5y6JvIC+bZfOyEOP1xywBwuqHuHXV5PMlIbysQFR0Ke59C
J0OgqsknVfGEpi44Q7venyJHVLTnhDz2m9mmtS9+X619h/olauKp2NLYCsLWeh3eTTwlq0+w3BAa
Oh2vm7XRjoDtZUkBtl4D3ZM3usTFukFsNhvY8Vk+SVuhjBaxFxagKUqEJOEDyyWxwVa8S5mw0y65
7ZLyAIpaAZWELmrTYD09p4uUi5i5P13/30gNKHHtIKM1a8xJS8scO2WHDKQpP9/9aaWqXQsNAw88
6Va6updF1Y+Zoly9Rv+RVnKtvyxaiJMviWYMszC4cGKHfFbXa61EHXywIR2f4QnsLb3CbxI1f6xX
FaZaJnocKu3jL/xw0nbav1kU4EzIRWIfrAizE8Zj4Z1Gyj1KRngm4NHKP54XhiyyHI5KdkYRTGXn
4EMu8OSKjWAVKW3MQulrlE4WM8lCovSY2Eknimx/QkRcJcYGkxWzKXf+B7qrdPvIT1eHo0eH5VT2
DyLiwaLeeTOGP4x6h1seOESqG8PX20xUp3s9NRiOXm1anoxfdbTghYyrldVin7woppZahR94czxh
nRB5sFeEF0oC1NaeIjf59Syprln29kq2/eK/xWrGALOZab/kAaMy8zKyjM1wMSjPTMgGMZSzq4G6
W/1wfYoMwTk17oIMPHOrhms9Ro+62qQdMOClEbPT/P00XuieMQklGsLHdozVImpeJ8x7ALH+udFY
Hymq3dKZz5sEoHKhXsNYAtRpjblMpsFkJMbXrg80QqAQERMdII1j9l0q7D+hmN1/8hgZFOwuZ6l/
4yzw2h//uDbYNp9evIWQHk8hwQNVkSM+CraguKql9YB91C9SMYfDYlS/9DvdWep6tt8QzvJKjwLw
G+ib+zBr3mQlVOWTQ+JVNotMRZwoUsOrOpL46snNK1AUcdOq6VXsuHIPZAae0cfXT9ClHyiJwVz2
/S03pp1ZKpwrchtXt97TMYAbScxjKvTA/crVgr8qTqxGhDpt74Z4MugG2M2+XsbUP1cqTKHfqBTu
cDqxyNKw4oLW96cXpr/CPDTisoOXzSu8jijsvryUCEm0mP4ZfjPtjcwEz00owBz4MGLPF22v3PcB
v0ZWaofQiTvZLNL+BU99NuHmdOTs6BDBnsBxbTerYrvzshm+L/C41jWw6Kd5KzRwKEnwvW9pIo9t
lJrZsJCdTsqEglD5au6crMFkhI9UCHg85kq6vDiHiafqWikJyjxakQBlARrXoo1oVB2hY5kXd3jb
I6hdnhgq1hUvnFycczmU0G/LdTQkCroRaRTjTFdJTdZXME/QtWNAfezeTN9hVEPApyb/a97Nsqk5
GJgboOpbIHA3vflgZdTikGKDlClqthM/6LVXlcmpZ27I4HXzHZJSLeeIp/VC6ZdSYV4DquroDEH7
f+PktfK6uCuoxaJzMhrorJyjMeNT2p8Il/uQDq4hMEYGMvuA0RWTJZbd2qFvOO+FpuUfFH3FpTKq
5AuW1/9zlZKRj0G35I+8F/bHLmZUlFeOM4aeF1NTN2VMhc/f7e1Oj90koFoEun27RYOZyOqcwQ8n
jlANEAj88xFFVCnpj+WNm+6dj6mb9B0qNOvdPXcafPXMLkE5b7XuYGywCDDmA99uSsNdbqK7lbdi
lLsO4J7VOpFIi7Ypowx7yANrxpkAWyXLJsR0WZy/ayOfaP21WZMHCUoenmFGUeJcFEwpp/1mXIgd
AuuJtq7KQ9++n2puSKs6avZXBHsK62r0sl1QE7JAKpKJ8ncVZfdGkFW+BLrtmo7TQBfzYoPoVeDi
VIeaPybmJn2zYNtYI+nNDVmmBRbYK98WkXEXPzQfeXOEErN6V8ghAADwHI2gSKW26qZ+FDkuisWt
oKumuix1cv/B4kHAV9b2ZgRi6TWVAFwK/tqtxUpZBCkI1H4sEn+oouJssS4CbVPrxli67iTLCby5
W8x11gXYht4DWmzrRWBOxNgHneJ2M9Vp96w/A6OAKWAqYnoEyqvHFemMJfXiv57+fIZr6lt7fV8X
507J3nXNDVx8FsJ0HblgofjOnSBaRQsqLK5iHuKaI4fSdJhAi5wrqinOY62SDLTGXHqj8PA5TvXK
rD2FeJ+M8f4pbRaodxTtnLFSPvjsehWNquvm4ptNjS+vbHme4dxIFDJMdc8I4sTEjmgk6QLnxO4j
lxvEDzJijXHY2npEHxs06WMvqBweEUOe0GWzw5pzH9Mv8aiY5SXPDSz49qYeKdZOnSeaJ5YgXG5R
beYCLvAnxLGl8/KCFR9pbycV+CsNrv1LwVh+oZZRsnlAU3n2S+j/IuK5m4OK/TaIBheFNZjfgcC3
psa5XCRnhm/wAYSu1/znWH9vgx8264r7BLu60hvz5VbfVwmDJyeiYSdohOiU1z6vLIcHtXizlt8A
FsWRRWptmQRMuZaKhGBHMAZPDn+Z/oB5qpJTorJub7vyzRF1jOwhQZVsjwfCvE6l8gkof4OPx1OR
dgB3M5kHapNQVHhJQmQVzf4GJemTHqeSSZJFaq38CYtjwwGH9FDhfzfxrblYlhp2oJoeZsVglpZ9
wqRVM9J0L+7iOW5My+iIJ+QY+hY3F0uLkHs3YZJPTxrUzPrz8mJA3O0vZtOEaXfjXXdb+eHMlHnZ
YbvAbdDuNO9VK0y4UbLv+bwvaxG8SWznj5A7OgyQaQtUue5D1q2PrD/i6eg0FQC2gLLw2+/RhmCR
kvlvJcDt4OUn1ujHS/sOScQCLMd0Ih/v3qx5cAT9PnJffs6iy3gkNiLPeHPbdUmlHS9HibYDtGqJ
O7xxYPKiVCxGYqZxgPF6P+zUcTrGWKAll3hhvE5u51VwqJEMDUzAVysf+wlLjKw3cQlb5lEOUj+f
hlhc17eDj0vEHh2wVRJ+xoj5rc6cPjUJk+b44ZRCLhWjIxFGGKauYnGrUn1OihGQngD/f+S9sHVC
3ZaKxS4e4mCHPJoFB3vlfv+mTx8UdJpNLg1Cp9VuJCGQTW5miEZ77RXZOsE+Fp51R6Mtd3j/lhVa
OrOlla/bqVFvSoKMu8oxSJNrdzCoztXCXwm+34Xkr/fZdCndyIvJA6PtfD5xyJ0sImq8jf3LcckB
y/OSNcuX00Q8lVPV4rdC9Z99X8Qh8ElYIao2h7bzmy3HED5ngM6OU+TsH4QfRatWMDVzJhaYosQk
PaunbSKjThtEIz+EEn0VxUsrmTo4+48/v3fnHT4JcmTK44xV8PnSbBbj+Rf6oaQDxppdnliIB7p0
351qHSTLx1uXJHgFSmGk9t6vIrXBkGjE27qAwBfX5P2mz5faAK3zVX0KPj9sQ2FW7fpkL+zpGqkF
trKL1vQI6Sau74whkiKZ5t9+CPHlLLxtE7UHEDlWl8Lg4UcPB+8L7n+UUOtkoYt/x/x5l4RubQMt
iR7/gcp2DNmS07iU2ncWBJq2gm58W/d13aYPV0jNLJKVeOqYbxhftrod6XI0M8Di4RTi/XfkXkLX
5MqUPzRAOl3WLoDSe3lP7PyCMXOATx3bWNzN4w7yCruR7ACaQQiQ5pBsrFvphgYweRekp2veBVqb
kl6fPd4mngEOlWoBjgkUbuqtMi9sfFKtjnvjqBBxDz02QF6wDCheTMSPYPdi4EESrCiCj/lfJ/SL
MLdNV3MXkmgeTi7G8yrF482TVfjm9fDgXvkJX7SKjq07pn0sjC2CW3bWVPv75RZYYcVHwOJKBTIt
/FrMFinRAj0v8cgebGYShhao6nyGxVOAz9xinW7S5EQsj27AoD0US7jBRf1D+5HTAG3pTfbBrjKB
WtxMJZDn5+VSrkvMoFbyfiDEGgpuegDoaZSZZJLC0dlL0KU77YKLh6JmxZ4DOYruPWeR+GuzqBJ2
DnYltU82ST9Xiin4Meyejksy6fPD5qCYW6lRVwqsgDAsN1mvqCDPYoy9tx7n675brsKwsQf4W6Jj
YFt+uZHvEWHt+eKmONJ1DZM7UBh64mcNvBasYqFJBR3gvZIC2juGkQIsyrYqL2dWNlY79BncMf1l
5BA2avCvro9IdCI7ap3LbH7R9+8x2k/qm9Vov2uvdj2/jz9UnQw0CNVAXLsCPZBCCzvQZeirgAux
u0gX1GbBJY2j2b1NKinXzDErVw1f41w0czks+zaBrtwg0sB51o+U3qPA0j95qZ8WdOoYF2oDYDVW
25hhzyyPpm8KPGJys1gL7kBWB6/HmQQC07DOXqggRuVxKjQVdjHvkOa9vfu7fgfTE0R8/x05ST8d
V0gyR2HroHZqgAjGsXBAuJHA6ec57Z1aulx1GJ6E9tnIiwqUhs/O6AMzz0SIbAYTXZxfA/9PYLtz
b6GkjNCMx/OzZcquwECI9Oam9ekqb/peucFzVutg+DADTzD9YR8pYfWK+l8FqmWJDim4Ihx+xkHO
6/ct9siHpjXx05QNkDMks8aeSUv4lRoHlPZEHL+ZkogqlLRZm1GQr0iEvmBSfOXo7jCGQZAnp6/g
X2bNCtk7+Rc72BSpnWuVVNd4q4p2f8ddWfBJwqVYmRV3Bx5q4GIIMICmaG+GWzL6Cv2jldOdK2oC
nl55xRS+KHhzy7JmHQe/Djc/8ohUYHTX9n0rTtUekWLLQezP9Gc3bUBm/lkBU1tlElhCGmPuYsay
0TmxzePhrV0pIP6GlXrurX9aSQctsw9spbUgE1lE787wN7rXMdllRW0my/ZOzJPLgMhnHqbUQG0S
XJ0Y+HsLA/J/iTD1ykcFzf7W9DmvzbKRApz7P4dh10S0vdMJR/pN69BI8Zm1G0dWDUyiCjx91mXm
Zmq4FrkUNLjltSVxLA8aALh1Wa3OaTXgdQwKCXfRYELmoxq1pDSjs/YmbJlvlXhYLt0ryv7CU6SX
h54Hq03vFAELSAaHvHxlkraZs+7Oci+sNNgz/gCvA5JI1bZfinwl7tW2AdYELF1U+2PJFRTN4MCF
LXoOU6eB5uxw/VwfGG+Nk8NflsAbG5tl0mcj3jU7BiBFEzKQ7ClE61s7qo1+ekBi0LATIAJWSuIN
LmbqVm3uAzY9SSjdDhTuc/JP/x+KcaILDSyj3zDfX6o6+1wA4Ynf5HepOqaj49Yh7jNy86W+HWND
rWxAygTdmUmTfZR8bPKDoROXw75QdAl6unudMtOgSVx2nrjCpLzM9ZN6Ujzg1YnbDlHp0YJFTl6L
tJrjieLwLHcoyl2tlhxQTJyS0Z5ALUeHWW6DLES0R/R1ZGTi2NP5oT1yRKTFnEa9FPuDThPbJXsG
43EIEcNYEionxb4vQhP/merWQnEyNf4f0NkCtuE57y2XD8LUTMGxqj+7mnyprQF8m11woEieUTUz
3t0/ZtTAYPilsh8ptzLyDCB3XS6sdraApZ8ZPr+/CKvTki96Bqcgsb/v/0+WaBdeQAPDk50rMKjE
P+EFYYkyU8AraM44H6fVVOX3zrbPg8VOAvlCNdEyMUwuNgdBalsklj8pTu/K5r31GYa0Wv9DZ+78
si4p4+IuR3fSpTPQY8VwIbxg0qDLKJ97bEz0FM8VhNfoTvAtIJBKBmB/ikQC9nTx9HtBtbJVVabG
VkkKgQTQYDYyiSMXHUmwDZaFEVokcqyMomA+jNGlRVIoCVRl7cAxxmt5fF5XDyaBKm5V1ywdaRtJ
8kjnR8AxRZ1RkYQZNU3em5ufj2Kp99YJuu1Z2a/QqNjjyi9s/2PZlDS8iPNKUsiOalsRRDvGrbCz
ZQtVScqNWFRzv90PgvcaLUd6A9TpxQJlRcBmK5emImySod8gJEumkH5usYkVcVBP5akX5fzqFGhP
ksVXuKGRfQEywMI0lP25qHxFVrJbjbdvKzcFbNqMfYqqxMyspKFtgsZ2n9c/FQFp1+vg6QZ+pS6I
W9xouza8wCJ128anL1KcTYjI02v7IhYmJkqlZHQMALrjsIksBhX1YKy1VeJznC3Mxt0GP+ebHJUQ
bdAxNqoFlD9AJHziK7EJzRxtXxIgmjV1si+eAd7SKdNq0YwuCBkycJ5tDh2QEOtQE1GDoSEruL32
bROuWZrnjpZpCOvIDeIdvz8/3qbRv9Jva61n3wCVZCd3fLwSKhguMoBT9Y5xd7xd8HA0KiTri/kf
tZOxx1K/fybVxl42FNrU7lxLvGunYhfgZxgVyxpJ6hHon2qJ19MIM2feF2IGBLFSIdbbbOe9yn1a
FP7i0xdXMbJS0MBfKMFMksTQ6/0wmMoEFoyWuGvlwMtEwqmV+LCZW4jiLe1vOnrLtDmktv6NlGev
a2mbYeoluUGPCBIYVPmLY6ABC6aNVSR65QTeJrMKVL1BkMRQH10dI5+tNmEBQgALGcUGQw378sJl
Ms/2gdS1kX7cKjnau1Q28UJG2zrbD1bUwNK6XW30qn/uupUSoW5NI+hFGxu2Nh+VgXmp736vSSej
5vunMeRfo7eJlkWyKmGPGz/GC969MnSnYS4hncTNrlVmIWEUlUsvQ3xPqk1Y9ljJ+qN0ki9LMaGA
WoUClpqV7FOaFimrLdKCch7pV4Ae5f6bU033b13N/J/bHoEfkoJlwq+h2GYOu/A/EwCe2Hrh+I/9
ToAft1cn7QqjvdqpgiDLKBSrZdzFJAHDfh0ZxO6zv84ACxW85je0Tfs4h1nBJqZKBexf53Itjgt/
J31a3S24DeqwWZMHlvmywROTX0oY1lBDM6nEtsIyf6IIBzI/A+bA1+TJM7irI8CUQnts6BZdBUYL
P7zNMe0hqdH9QDj2vILXPtDwSrS4lil4+Rf4S1U8XNkKUaRiB1xHl4jTT26P/gL+Ai7dWRxCdSX/
3gN2swvRZ1J+tM2qAkV0YzAJlTR/KP1fw3TfbtfwsZ7LhW3vdBQuoi2pn+76XyZuEAJEarolq1I0
ViCDhgO31TbAmnq6M7u9SmA8LuH34I0xxw30W5NOSw0eGW1zZp8RNY3zqDsJodhiUGSXiJzKdbF1
aKiB1XptaHFik2C4/AkhGhjZofsSTusjfi4NZThlB3A1tqVyofdXjuG1h7S9D2A3pdhY1DvckvHP
2LRLRaBIkdKZL4Cn+DRSxVYvowzDpu0d+WUS2U3jN2/anABrnA1kBmTbSWdzcYbA0Ea+8E3PQMnZ
lR4SoZBoIoadjdnUzT2zrXthnZSURktkIXFCPHWLWYhbQw1iwggaaiQXY4ng9MnUwK+NEaEISLXd
Sf762SPlgmre773kaTe9/PKvUCAmIisTF7CzPh0kGicAq5r7kwZMoKhZVvoatDpPeJdbxhS0g09d
p/R2QtRqbsknl87MVMYjz5vhlQKT1yhQY74G3mtsoSTo6baiE69c8NucptnFpOZBIzLvZBVeLgTT
Vrm/yoMdPUe6pcR6TsEcVtA6wGwDogrInftbzDsciWGk15SLyrAMKwhbdMUBD62+CN5YCa1LcL/h
VeuPVi9ivNhKBufUXp/a9Bd4urQyR9TWsdLX+MB8pTljPofOdTFBJiRZiLQIDhridJbZXfrciKyF
E3WcrBZ0KD30O3P8mnTN0HcKe0rcPto4zVxBTgeSxVOnzGckFFmUZIz5lWRveWaJOr/s3AjciTMq
9swX/uFRHz4ak7Zk7qjqpuG2RWKWPGEDoQtVC5KHthj4hY1tcBYMueNd9x7qE/vdvrjRyX39B2TQ
kqFpTgXjkhI2EB+odpSI2FpIv6HxttT6PdqXmSzcsPi2eNYJxPAZMTpSigF4XAI2Qj6a+7ZGWTut
HCqDiAts1LrrVWUYVMmDSSxGNQ2jND+7RqftADMEWE7amD3XVqSyP+9LcXRow4UFMCA1/8v4MVa/
T5hmcVv9IGy7kR/lsW8M0IX7er4+MNvljVtTc9Y+Eyq+62uwlWPqWbCIv35mVhP9opcZT+QdQFod
GLyxbVUO8Tv6ZKnddBZqg+wMPYrxv343Q1+RF0MsgvQnPdchgVipUCYakiHSQakt1J9k2y0Eems3
0ztq3PVIb///ldtLV5lmyK5wXNTI83hIvBEBkZAlTgl5WF3JHKWGtlhNZ8fy3z3NquiJidDa5nzI
4q8xuxegT78SxJ9Bz/IKli86msEtjePEBPZlrMPqsl4Ddo9Oh63ojmMfsb9KJWDFLw77PrsVphSJ
cEndYK6YKYA+S3+mXcpXC2CoWwS1ONl9c78eaJ6vJBjj/1ZNbbIFaim1HLj96sADkpCru32uJwnz
fhtr0dYVQD3wMlUSiUyeUOAT7OmuaZ+oBiJlFnbekRJO+ccjQ+CKxsTCIAM7EJncz86APmZlrhE2
ZLPUQbqa2naSsB3ODH60R2Y4gQa09dGawE9xN+Zs8S6vZKGH9EWgzf8C9vQ2GiKOPHBTNj7ed3Ej
q6d3TCZtXnGtifi/V33SFGdLXafVcZyJMR0Kz7ipICBf9Dyu15dpSaE95H2Zd3OECO0VfqEyH2F7
HrH4iurGSnOZ8zbaSG3neD3EVdDyTIGFO2QQP2Oz6rfFde1w+Sw4FzUGY7emyMGi1hHaBjeyclzU
+8u5Uil2rKQ/wTmAkse98hSQVzX+sfRAq0Gk2YiFHpUrPpmeXQTZ/Yqi69rbCV6Eh1T7Xzj3JU+z
FWu4LaNUzXjMQaELwv2s8IiRAVZkEiEU8To3LcLEp+7/wBJwNR+bt4s0+CMV8UaEtzrsn76iSqSc
CiKpc2gTSBb7btPlSatDGUcuH/rOm42gdS/URw6KKYjCBd9RpgSNZjYgcM8iSIxb5cuJIWh3GRSO
5L3SExA3/4t8WXxaPC4A3r7i1Ia0j4oC4+vb1YhI/2EmMXHx5dEt5LIEzzE5nmMAJJ4dexFkuGBP
sYJOzH7A0DejIvqsdrGRKeeW32RSSILTPpcpS744qxkSZV4BreT47eEq/Fsxdrd44PNanrwNBVEG
lfxIKvhz5iyDVpuNlHJL1jHlzAOlA8f3GeRAS289eKAGdfyT4bc2zZsbBbtUoE8Dl22/HybV7W1d
UHyn9ZlSHAvbz8WO9XvsWZ6VFmBFhULnZErb2NYMr6yYZwH6fSKdMattdcxOSX+ZrbvfynK9kWk7
Jtjp6AXCqZIoClzpGZAux3Ue6/O5THXVLnHcKCTWXn55MZ2dLDqblIooG1/1ID5Pt4l++u7/h/fT
lnt+OnDkVp4onTwW8tXYBqHVT490adAU4QTNQJpKc7eth+ohORP5vYoC/gOiFr9LMGq3sXWhlz+4
KzI1K7pERnGSjz7fGYxigM9EGme+VaVPTZpKjUfRNi8b8ux7tPVZpXk6JT/EhndKeuOl0eVmNdC8
t+8PcNovfNF/6ZW6q5aZ0F0319bbO+RcgNc2+OhavE1zyjP7UsR0piPdfzOm0HPZdjRmM6E6CLIf
qzAD7WYAqJmmP6JNWppuLpJelQa5UFr4mbumv5Kmk28Ypg7gLJMsH1U6sOozBCSB5bazphM/NO+Z
2FCeyYgmvNrjkEBb14uhPiBIWMNVSiEI5GM1uyuanu5zSHr7KjYC2vpr68MPLr2+4RPq1ZAfql6c
1Yo6sgjp3bmX96ErZI5DrqmVC0XrCjIpoSIkkhiTxv2ev59v9VzUYlW9qG6LPNDs+3iZKbVVqNb2
bHC60wA7D6gbe1+GrUFCUSe9aTlAvV2sXGhdiKkkvN3Kbgm48Tw7iYw9BYbO0apSc39Nye1+W/j5
skB0y402HWxviNfHdOupe5y6GJuxHv5F8onBelho8GxHViDMaiVDUTQusM2we3XXoUbZ3bRNXhOc
drQHozUN/53E0eWpPny4KKGefP//9hRKudjomHXiVr9QBb1q6Mxdc3S5tKI2FbCNawUq9PNEezW/
+lW/MKQ0Sa8eyguO2jN3MP3RC3kgLAfH0I+17+nlW69EHBTD6TxjHqvfnfSNIxA8rLVDb/Ez7h3m
hM6xIoz4hauNIVUFgGbmJ1lNcw7bxwe6Sd3hLgxivJqkZIC1nVIiPHva35sFKDsev93NJvQokxmR
O5PSOUNn2oYsMwtJpxHEnIJYVHoyNRkKLVK5weGdLOsbvoTJFSSi+j3C9fzykmqk5h/lEWBjbka2
9mjfBBCyMYV8R3FCWYOZ4++FD5O9n6lfFcO7OyU2w/Nbbuh+qgZeNJOmvsCYBRNMNlMThT5u4E/2
/7zO+9eWOblmCTUu3Q7AJ2M6Ihs84nivOI3VljAznIoi6GDyZiVmJHshlZLa8zx0ujUzjpQs/NHY
prEDeTnS48ItqUnRpjNLeB39MI6ZFaRmSipAX2XEhX1ldLPO9Ee1pSLKvMYNxllyAQ3WluWHlLeY
qNeU/zBHB8K0ffjEwFupj3k0tyalUZCpAkDKvzDhd/uXgmm322z5mpeqq1w/AJmqRqnNKge3Sz/r
+g+WWM4CHT+/WAk53nzQrZwiBbdgJBRq2L+LBXrXwn6BIHjSgDfKRBn0so/FFfkmknCrTGi4aqcD
/2HmRtXWj7MKi1D73Ks9CKMTjxIqG/5l61g5CQ2CAQeDD9gBhrdr731PMKrOsGlWERWMdd6WW6z1
WH2WBlRoYCbtzztUgHsXHeHfmcCA56SsLBwl746BD/IdGPbNM18R8wo9leGZ6jR62s2V8MXW1mSi
Q6tCnT5JgvZR33JE6C0KEZrFZgAQO8QJWMIi7rG9Or/YAhtc04w0p2sF7oB3rQS4IzpyNCadNijR
Gx1ttjLrTaxz7Fw/OvI3Yd18h0zAHIZueMa9hxMOULtcuOQv42DCIKmAaM2yDQkHAttr7+6Imy4V
uYeOrGriBe99hS8kA7HPxfvG3k8nkhdhiJSlBrcAqd2g05Lrsmkq4NUnXYuWih+QG4+UdIXk4Il2
bhnSF3P1YLMKV8fdET0/fEbQTHOLnxuprdyEMWe1T9Oa7MB6/ANLh9zk8bbvZXVA6Ds05DpXrcwj
G1kQMi5dwn4sBYn/wzwLXoi9lRNJNDsWp+hQM+e9zTo6bc6MccIt5SjNoJWUoVLtBLA/9QkDwBUO
JQ1/l0du5mhQqjgkbSBjP0L2JstBJ18QYvzNhRheJyj+wIHtGJNVLCk+mvt7wcgSCCLNQ38I9pd3
vbxoZePdOVa7ILG6OeSmOBPIEWtTCowOVM6woB+ga5Pkz2MZGKmuyeJIZ0UsQscltypXPDZii793
aXdXKy/PtBLpw9IR9s6wI6eB3OCrcQ7ZSMbiTB745ATZ3gjcyZtsy5OAOk4NsWEo4IQyyZJr2Sdo
crzq1WYei40Skx922afwJF6qu8uT0MtcMXpuGN/AW9fzh+Qi8aKmDBcesypgxxC15hYhOeKtd7GI
YQCV1k7gPc5GlBkEdetMzT/1EZTRA+/1nk54hSr6o1nWkWkgPkhdjO3ifUWoSzVQWZudDyKxzsYU
Dedla6tizsOJw1UQvhykVLrWTxsbxTuejGspH82ejRP9/UBaYhEEHm6fzjU1kKuQK109kyRXaIbu
dQSEC/2AIVvQcPjOAzrKHCc4VAqrgGMcO8BFyZ6mEMhAS6cDcI03TZyfuRxwIZHLWi+bx9WEAWxy
AV8eq4vuJYi6ua8l1mOHMjrhHKfLfoDUMZ400Vjq55f8ZcJduWEV6hE6F1YC9nsgjJe8oXMzD3uy
SgRY3XwN3yQgtjeQaVEy6UUquGjIVS9/f2IBQl425GtLeCkTsS3OVoplqdXSx/yPBJ+oe3OjF4a7
a0arRTRiO24PM39B0wKnuK20Dgi0J7qNVWhrOCmePyV4qr7zoDFoGWhuTfynC1wp4buqOEu0QSgR
C8QVPxeFtEtQFPzI8htjqdjv7DwPLAXxHd411/BetUeZ+k6CEgpg1EGlUs7sWlDLthg2VF1pNbZe
qgLOuAGgcpBtLMyqxiX4RWj6zmBywasp1Q0lDeb0sXSvdwXufBKzPdJdpoQDWK7Tc290hygUu5HR
z0WTuhp+QE7KWvWqOZs3ovulsqPR22yRqy7tv4tPTcEZe1jKh3FsnoSeGqy97ck8vCZxtWeYk2Ek
Nkv1xLdtdRm9gWWIn0OeJFaVm9JY5hYYFkKhzde0t9u0IPNDcVDI2OquZhVgAK8Gk7wqJhYZfQer
u9HB3ywYFdPCO5A/rNg8XWBg6Ma80jPq19a4F1ZdRNUKCCPD2F37AEZMxx0jKrVK9Dx/k4HhpRlT
QXn1fVoxANLRtbBifr/1yRBz6RpWiY5HUFRzR7ShkydZe+IAQWhzNT7pzQFcXwUryoyBEW6n5rPi
I1VVoV8OXFXY9r93yscbgHd6BX0oyrJQDK5QzGxDTbLV5r/K7FQfhOogXr2rfVJcwyiMtXDsrcg/
VVVvQJL8FLCXE7JzroD2XLiVsvzEdhaco7OZ+ckOPMOPInQGIO4xXDN1Z756FXu7KuLHV3zcSGUK
3wedECWfNODNqneUNEGNbA5oQ7XagufBrYD7WLAoLVMFO+pUlPCjqMPj0GnKZ+R7wZX5m3fBzcOX
rzE8p0bW4iURQtuacGYiegfZzM3epVLLyJe7evUbeogV7YWWY44yV4pQlRZwol0S35rc2WkBoOXR
1aNbnZPQVm82hPLrVIXUH6GUpQy6THaKnzBTmhvdl9hhlhMu6jKzWkaOBsQ3dI0lFLbtrygCgsl2
hKpC373yh4jKbGA8lKSnMhuB/lRqmI0nKk+ucu/pBrQbGDtBBotuqDjki2QU9qdKgu73DsGQrYKj
W6fkRLl/FASCoyg11ATmYYQtOIMzaab/TgO9y//S+4n4LZiUBBhIhoOKplgS8e0SzNQili/RlQ6F
JTsrJ2aUDBb0hhZ4XhsJsyJ22iyLx2U9cdMofeJ/PBjZMEMGVXR+LBJJZRB4Umx+sTBsLV+LR0g9
spouqba23wzc6sTZTwYSbvhLdLTPWGtOm9KooYb3s0TnowK3o6aXrE4YK5FtJ69kY1rESty3/o6O
af4k+lHeimpDiPl1f8qDXzLn1zaHU5iOt1vvzALCjLiKGjRqz9MWfl/7Tfin/1eJRYeTgI9XN4KT
jPgHuojp2/E1VFIsedwoOmFUKWEixhboYCo2crn+m8uPkLPC2qaqrwSfbu/ecDWnt0dsO16Abfdx
pbpAQJkjTYYO+Wjm3RL2xdPXQooYUCzqkxk/hbz+9dqKlWXxFzld8EnCkyAVsu0pyVzL+N7S87Z8
gLY/+LsiNuwTfwx9kkxXo97TVrhg181pKiKbI09Hxpwzay5kmDaMNGtS4NyKIbAkmfUz6vYZpYOy
SU2iFkHCZqSh4kN3cVkaF7pybc8xrSUAFtHIDzEVLSI1MyWorcN1X9eL9sVX+0t+bA2XVf4OGeah
U5vh+RDcMb6uh7YV9beTqTYuKmY7D6q4+gX0voiVhnRjEiaZzKNlbkWU4PfryhM0pCq73qWQl9ml
4K0JM7AElRYERvFIfGRt9zYB9qzzUBDDXCnMnz4h58ECs1N5x2FErUZZlhJPqu99gz/f9NhI++ep
ivETt+mu9f387M4wTuKsIWFPvRE8htBXA7saYgn3v/0zAWC0H6pt+Ve2Dm7jGVezoHlvMntZxOPF
sNPtGAgmgTB08cncz2aZn94dAu0dNFrwKEbWWSLtDQwyVK8jO8ADVZ3Au1A/Ct+uxwuwl2OIqdGt
fGh7Wc8ltleGxmnPkvswCuk1OdQmu1MilbXUwja4v0iCbRBzLDWF53jGTj76kEe5JFY3lx5yyA75
/HGKasRWOuhiA19hTx8cpbmXPImwbT/3gdka+VplN4fvoDV0IFrB3lKCL/J6a/CS4YE5X3lRtqP8
tWjJVerHIS+Ej8DfQIB97/hXu8ao/ZHulOM2mM8rQifAhWSibdwji6FOu3uGw6EY40kcHtBSRvXN
iMvSqLrNj+95nr1R5UfhuBQghVNTsfB6u2jNj5MWKzauP80H3fQQ0ymCpzg7y/JWGSA0TLY638ar
PF8fIRHwshOqaJY4Kjow+aM4ml5EWxqBNRZ1PuRDl50j8MjAkv5n91Vv4xqQldlY90k60ke7R/Qk
HFs1v5wHuewd51F5AyGp4lXiP0rigXlwJp8aB/iY0Qj4Cp3s+C2aoWgygm92akb4Q70xd6ejmLPt
jS5zdyRQUl3AH6nKIEYM/m0VKon2sz2Lai5CymFczuRHvauLU84cdtwrpkGHbKj8yP/rkvithhQG
oI2rqh/UXahnkHFpApu5s+4AqfmV7WvM83TvyGiRiljWr4+ILKzpDnpCE6DXS/lzk0Zns86w2Bh7
+ziyuBrRIM+/zXvPHvMYAjsBIAU/kcm/CahZpAv4JkJhmlhnBjxUmtmbvQ8Wg2a6efpoArvrydya
iOiUtKOCl8FMLAmsuCvC9jpszYugpzU43nr71Pissv94xoNvVUTVJfafZa/RbEKp7XAisIygiXMc
Dw2YkPkPBpo3kVTO5nddjl+j/D1t4PCk9PjA04tfWdXVKHhGwGDF3uFEaAsX68mleUAm6H1BGeey
tgLnNEY/6chSiHGWNHy4unbSO5DepwLpHuVo1KkRKKxCZmUVKIWKasxsNipnnDsRFGc0tspN22ES
fFG9Hf9C8DZzRvCW/agTVUOxDRIviKPBEauDz4HFolE8IYKXiPgFR6ECQVT2KNm6N7k1yD9vLhjq
S9RVc6mR2SfwXifAh1FpoHoiQ/DPaRhe9x1Vn8Hb8ouvLgmVmEDmeJBXi4tB7n3Z/qodvegrcJ+q
6PPUD1s6aeut2Gk38Y3GjJFfR7mHmNq4+wXyrMWdvVklFhAkWnVyxloKzIK6BdTt3qlaqoEk57w+
LVM7NHeKNFutks8g4MhS+CWo86AVV4R1/24ETRXEC0t+yjAKg6gBLYrov0dBPyeMw9q5o5Szt9ek
ow+rj5JjZXCEpPdt55N7L6oEX7R2BHC+ZQQStOJxvhi7KfxTyth8J4nHtfG9VqFKpKs8cO0hpV4F
r5rvBQPFhpNf2oyM6gjVoIx6VtOS9aPz5hcfsRh/WjPZNKWE5KRd2AHZTZ6PoDIodxb9vBiwY9YX
9QftvRHo0KmEmBQUIvD9RnNA7Y6f/Qm0ekBf3MsNmMofdnjZrylkYJbYwdaUdP64MyiZEdE4+vAW
3GDWmK9TqT1OUeRTycRNnjtLLDtdpj2WhvA63V8l9p3yaFBHkmAzS/xqTR+fkzcmCF9iabrvXLJn
BMBDgvqQC6LyclhNGCuAxqaQL/3/CPN1sISj8WIyQjZnU9Zo4Hnf6cfdt6uEd6ZcoMvSg0aGV3dA
lif62CwaoE348ZoCKywafIqVBAIY02UR+Bdiugk2WTKh5gvqe3jIlrBxCmI8eV+q6Ex4z09mBlkz
63rLImyUipDi60KEzkZV40Id4TD1m6rwu/xNI7CdmJRhef8Jh3hTZr8FkkmkQFp7kIpu1VmXLeUJ
lvNHTcDESUBJcUBPEPDlnipDc3cy63767PsQD4LWQSC1PYSMF3GOO6sj3/5dXiNSwLjPnptl5IIT
HrI1YLoTE9/u+95qKWUc9/f5t6YJRV7LAkg4Wlm2JjoTM2aYf5gAM00t7RQ2F+PXz9HXgEWBCKQl
uKJxBQv7zhfIk2Ps1Sym/9h0ACdWFWK5P1XrJQBfLWsXCp5U0zwZW3vFInhHrnZjEjZXVwG7H1A8
qlIvez2A0G5cZ/ZW2i/HOjCHaKTrY9vm0m9oVLmOSe4zUxhWofIZr02oE6uKed+cuOHtOe3DYe2O
3P3JQJOq4mFFa8dXCNHYig6+oY3p3vbhJw7d1uE9XibzlVznSrRUQSGFOt+S4euERV9xUayHCNwj
4iWtWFzS9GReN6QbhABidHqkr7+oSIa0kVqQYLGmaR0NhkETTotRT6NWaMfq3ay132t1cEgv0kgy
cBZTOX2PiEbKSOKQ4Gm3s4MB8fgEq80ojEKUjda5Nm8vNVbFrk/f5/agez1I0/9Bo025uOY4PvP5
oHjrd6ttOCxrMoVuhfCdyoztjDGl/HgzvRls3nsfTVp9Lh/lu4s9Ws1MFAHkln20xFRaCgtB78ZQ
UuOdMGvFfVvI4bWg0KLZj5u9/4BZhMbUtK8yovW7O7ySBr90j1cROEumZctQKeN3EBKyhFJNJXN4
TuBg6etuLE+XDoh8i2uGorI45mwENrvHp2TQKKJwSCtpqoW1ReVG10cK0t0hagwhjSiU++gDIjIF
ClM3eMIoYs6x/VEBAnDmNj/wcGQgIhYXXx7a7vuS4RV6RGL/WvyBpqyPXo2exszA28DiGffPGqeT
fodRAqd8+pjxrkLgz8rbiZA3b4+/e+y4cVeLVHW3OG8ydCTIb7aDRRTZPKpgDHhEH+o/YVx5N/d3
p5dYR4r45x/euk69qEMSU8Gea/AIYijg4LUd02+gNGT5sG0L15XsC6RKl8X5u942Q1kgGmYwQxKL
iWzdRJmCpEkpasJt8PlLgbhpJMhvjV49KFhSP9mBqkqfO5t7RLxJ2wv0PDbyJKboXDHTefnae3vT
tORBOMq19gqUjjduyGVljl3R6vQ6wjxnmCAlgWvRsVOiJxA4W4PpsJksUqAgJfIlZ1OzpqgLfA8Z
Ta+lqBgv0GWLymKzUh37EhpM4SH6JAuifSoPoZNRhznpiFKCt6B0m0vdpyVrz6vkJKgAt4Q8upsi
6/l2pZdS1FvUgOq9N9QCZrqaRe3TnJyQWalXh13wkMIFI9JxUEPYhh7SKcEV+H9iYzdHKFEuCN0F
wUeKQyHWC0u3a7Lm2+zNj+FcNp+mQZS4IzPPTMT2PU6pJu3JI0QFjhG0+cFQVSwuHIJv5TUrMg0N
l5O1mDK3wUdqEmgjxBE3N/fHRs1Yv00Pb2nerctmKW3XpRbbeGHKxOwW9gWKMMGJs8WEtAqLZIOT
koFy+MV8TjYmbtUYSplf74ESe2SiwjSBzEdxeCXyw02UiNuopyAcrnq24OMAWWSVnpGMEXF6OEPi
Ej5ywhsuKi2e/Niz4yAwVm4/8qfYH0om7HxEOGw131dqJmX0nMw68XJLwVhdAaYbsU8+9hSi9xfx
3E6WOPFVY36ce/Zw9CZgotjf1nSMUhurLUSWt4bj98mv28fwzO5AUZUezdE0Q/kX2CXa7n79Zm7c
cGh3XInnHoRZPOxkextnxI5J5GrxkhMfhkdBtshN64RMjdXKPIz9tHw35eNI+4xpo26+A3Cd8vcS
zMLClSj4OWeqHyNwlbsIi5AC7SvNV0CLG0VqpWLT9XH40pf4/e/k7J7+L+88dlZ5M2PtaHLMEU7+
OS/FUocWQmlreDKPu4ufElHmq38XGGZ3viEA4OF16LGh2VUKgP9uhlW+xThZzxXDNoWgGKWXIF4r
zs9FwcjTXGmxWgo0JiT5A0HlM9j3AIQTc2ZFgc4KaZ1ZiNpS823poq9rQa++7gqwYLSipLA/5srY
sK/yEO3FnZGGUB7d3xmpupMx1yvAJpUXgz8EbQ1h4ayHh3pF7TqT85jRVj5WM9KQJ+NeshaPcUDQ
nRLOhj/pad5L77fnifRpylXTzbrFY/BnVs41cV9vf48LdgMyrhuUx7Pfkt1xGEv7wz+3//2+OFjQ
SO43WzGvhBYdZjvWH9hJbVigMWJk6HW+Soj0YNajljo94AbGXqDeNc/VbjstihE0R7ZSfviDEnQ3
WkgawRxOmPZtCXvvbT4xWsvUHYIifk99GGlWLvpBdemqUZjJw7MAnT6lDSysq4XX3SWO5gHpBOvy
KZ7xFvzGnF2rODfTdxrzGTGAzu2Cs22Kbrm63cxfyKXORho/ZoB3yVEEHm6nDBjxYIaniLyD3rmG
T9XlCbv7wgW8ZlRyVfb7VM3bzdrkFZhjffj19IOqYdZHso0MCfUxdJ8iOvNVX9EVhLldEl9MYVq3
FrJ1RKUeU2SagFGANBULs/WbmAw9JJUrehSRY6RgnMKQ3u/kuEPboUrTCwCez0DxCBiOBsLqHhLc
sxDjz21OVVswvtBUYQPp6hJNwtWDjTYh9r9mNkaRRg7woEQ2iKJYqD3Ug0hMx+dWtZEiBrVMGZZ9
UdKIFohCvocirkL8/eHn5625csap+TZUaBoHPRRFsvru5Pr9gVA+jb54JvpL/ECz200Cr3mvhk4p
OxOri/OZbuM558NS+N7ObTU0hG8yAQvdcpN8EGIRNwJEYDAMmGpYvoYoDMk9smgEpSquWzr/47ZT
MbFDWG2TxBaG31revpvSi/0OkC7ymOojLX8yskiZshlSzZnHSkbfjhkDCsKa3StIQsfYteaWq27T
20f+IsY1YDTtsJhTDSUg9h37002rG8GDuLY6u3zVY/1aI7aWbX2a1vedxwHmDW14J1Cud5+uq5eN
Fyf/6CgW46iph6bkxhlz/YDRUxXAFDzUnTdnO2eFT6crX2ZVB+Sb06I37Hz3Vgq40ErqhcnBI2rj
Yez/zaJvbK2Kf9ypClvzzvKpffZx3q9IV0PMo4bhltI1+qHcNwx6QxNMfpPPN4/9XS8q7hvuao2o
inKPgpUvg6zTd8QIdystOzu1VSJTI2CkpaSkbIU5sRnhkmwJHN70tTdV2xloMg0LGzWO8cmV6d2W
gcHooTfZWFmcKchI5xA15g7PdkLoRcLwgAiaPzHxSfkIh04WsbvmB/bZoXGAiYROQPrg83xqZjzx
fJvVXFeWMer+JOpN4/BxLyN9FCGHDDbPUEtAtZLvwVIKpsVreXpUquztE2+GA8HfMS5lhJcLN+ow
EKYnyBH4+S8kF3cVfg4o9yZWSlAKZIZYxq/kqWFVCMKo3Rvi9EdfVYPjxl6I3HCt+Z5KhonYqdEn
OyXlJwP5VeOL4BNj2RI11ivE5L9vmj/8binu8mi6yrjU3tNB3LgpLVWNTl4EgKk2JIVR3aS0VrAc
TRQzX/D5z5JHgBiBmRIe/SdVWGzFxIk8lVfQWSUxqki7YJAxhpWEJhXQHoDK3U9IizWFImdgW70e
DVQbqFNGiSGchkWq/cK1CQllp+weTo78pCq526UEDcp4MwMRDEAY6rqrpyXK6fkZ+PPe5IvyuS/g
b8JiScnbTpdT9oO5N26HMmpoRMo/AM6czWO2vcAt74nu7HjC8Gq+dIzkTMDYmL4WPnXCxkRPR5uk
kCbuDllJjApgkd77PMumTpzwBsOr6ocqOwAZbtijSri+6P3l5XMolpoMP9NJKcQMZxxBnnC9QDJU
ErXA78nAKN4hmFd258RVQfKZJZBEquaK3nP6tmxkGO4kWUhVlRBZtYZ+9Iwodjp3DnAGOcsyvAfV
f1C6h2/h+BSNmIs5v9Nqqqf6Mr83piAmtSQGws6GbL0E8lEp8EHxMy2FEfB3u3g/jXLhWD/VcxSF
FN8Zmkmhrw3ue9fmQd8oN7r1jm1lA2/zqrSgD1Z4vuiCyFt/2WR9v4Ib62V+/fo52ejCewaEfSrG
kDW/Yvwq/M3qiOjM/VNQxykYe/DFY6AIg09FezVQ/2Nr3E09/VhRr+YNXMenVPd8W9JTxyxQhpUx
jkLiLasguTuxLiTBwgfpKKOdwTE+9oUAWCtIbDbci2mqhIF84PwXGdV3GVxxxaJb9vVRtrPGcbT1
TqKLlYas33YqEKPA7FBhaWsPgQpbXVNs8VyzLCyZhXVgDukZwQvtTn8syjgoGg84kyCt4XETdne2
pz8wuSkvvIfofcEEcQ5dXWdbGyum2gPPLwibfYnAuBrWxsJvxpADm6oeiGaoDEhVFOLaGVdcokBd
yFN/VIVDKpLuKIhUeoo/tF4EIEo+qPSdLIrEemxpiS2iCNiHEh3CTxBj/lsmK1X4toQZ26llSEzO
Nsv0FYAKOma7c/gOYmPDNLRjSAdJm8F9gBOMccFLviTCclmI/zeezpvea4FpcTUfSnQx9Ya/MQji
+YazRUgj002g76symUOuS3ue1GDpH+2lt3PBlgOznPVCOSRCiAO2/YmNirLvKXRbvkzJdbXAUtjE
T7p1WohazDq2iQF6wuW4zEwYcBkXuMNL6sw/Dzqlh2tnG1ecBent+d1UBCCQXnzOXVGja5BEl6xU
uoleeW7/TWPiIoDAZVGOxmRoI5DvnAbeoqSor54FzQI8iHYjTEr9w691HFUgISMjWHuGmNQsyXRo
fHxuLOf99kZiywsumhtka+k2g/rXoCqoCeo7X/lpDnnztCPnUa3I4FOHYYlt2ZSQETF7GlpiuzTP
LsCJZtiQh0oAa4SrrKthImSYNRhJ1sDLqsjH0a/ThIdT3jCGihw2MUYeC4fxpratjTsdAltikQZo
4t0iMZvJEARoPh4RK6w+NCj5Bf2Ur9wDTBH/ea2qU/1IkALe+zzl1RKp6ZV1jT8vBjmxPkDWsQf3
ArCSfT2LtCVmmNCTxQEOuS2B0wUk3vozt0HmkJfzCEkxrNZ2GOM66T9jXF3zvdNeALwnrN1z3yXU
RQt10sbYaVzhB8yrFLGta5rBiDZ7t1YrDvfJwqRo248rAwYCRc7wB4vBAJhG42zscVYHGYJLucY6
Hx3IjL8LCRVRwvVNJ6dLWB4aXJn/+1Ie5urUfgt8BN5Lq310zckuPYdOZXY+YfDnTEB12gadksVL
eBhmrFrY44RzMQ75meT0u7n6rSH8PMrinm7F2moiMcl6GHluu4mSxDHUR0P0TeYWri85KCGb9ewM
qN3DeWAAlZcwF0jqZhsziqyyULTzRfZ3Zlzxqgr9+OAUexLe+eYk57PkeAyXMQcFGvK7PtTTVeN5
UyMjKiwHp8pIripQZb/pGp69SxiLRC9lcdkvhZiAtYvKK5hyI1T6rYjgnb+HTlq64wn8/jFFCsTO
Jdoan+2/CNvjQgXPDbXaAHK5Aw8BR7DTJpeW6U/06sYrhKhuCmosP/itG0nG7Ukdp6tYtmiltwA5
R5RJVtKn1t5VSk4NcIjpdEO+qmz30ytnWdZLFut/+Jq/OfksYCiF7Mi8JHcTNpSX1rCEj+zptAGw
asTuSBMwxaeDCkh3ZEXbixyRjv/bdaFTGLlKRhc2VQL483ZUMAPebUl7MPJyqJ+IYKMu58TTELR/
7KUwGIEkMEYenkvJ6xcDMQ3cRFf2jZlmJe4I75AbSJ2eH/Fi6f1L5ckY3ofNwP500fty84iDg1oj
DmJcCVcreySrNso+PRu1x2YESnT5VIEnck1ScJFU6ypJw/y3vbL3truQMxEIdD3ouO9VqstabfS0
w9SaxdEkMqPCIUTHMoAOt5x2mwSTAQ/XCakfrFFLEm2BdZYiRtoxDOTvljv2dyRdw/fVMiYr5Zp9
8msPskrpdres4Bbbv/GHbhzIwbs4rL26hraWaAP3exukmowfqWq0noyTyzscDEJc5iYc2bjXVXdv
kwswL4prlqsky5oqt0jlSDYE3CcvNBe9piCcluVPJ75b6XWOVcnN4XOSydfDyIDJiZ3Nd9zFULRQ
SAndEMpiaB0hHh62Puo5ZSbOHXi1N9Vt+cD31q6oyA3wuQiXl3hv5iflmGUJx2+Mv51r5xh4z+6F
MFFSuKqnQO8DJ1akS9fPQHTknURqAV4Ev7eemtWAAY4ZQ5mI6WmVozvS4aYaGv72ZcX1meqmVgGi
YDjwmeuzJ9u7qbI7zEYp4Ww/ewYd6dKjfnUmFzj4bqliln4ZWOM/Pa/A+L0uW6UUdbOmmGZar58B
rZqQEqr5qbTstvf3s9+wgXgUQah32w6SZmBoUEY+uZsRf3va5pvqSWLN1bGZZMqCpcSKH0syoa6v
JvFwfnjulLneEwb4G7UEfNwRoyWNbC9C3oLQRmPQVVdzySC7PbGDrfISpQnC1N9U4xPZ/ZJ4Xk+q
lhKffrPuyK+2nRAv92o0/Em87X7br/LA4FsyBS09FxU+O8MrxIs1IKa1Upss6MLdhqFGMhV9X8uO
X8sHp8eD9ZBqGLYV7KSwGIDGnFQDNY0NpJS2tG8eI8XtLuCmQW500/0h/ddM6BjzO7i0yQeHDeaM
7J73RA3sV/MmeRIMiLVmRVVzBJqykwPN9eqoeSBzpUDTsM7QBUe8xtgEeASLIOKoxRH1EYtbfRwt
RzJPLNJwzNev3OLeByABKPnNqtkG6UcTHJRc0QeVr5nUe5Aelp+UXEy8bZH/7ACobI7004Mrbdv4
pXJb+jWr8+IUJbYqtP9h3VpzUjABnTWwZio8y7Ef6GRJTtKmA+FnDCxM9mvLS6SJ4TEbrcoATT36
UcDf62n0kgqPSTpaN3ZXnjDiDcBP/sPAoO+qAkblJzyD6BC818DKykClghxLbOdf9GcfiwsnQ10m
G7SJH7J6L2HxmwATGw48nQVhJrDZFuMjWfrdhQAcS63110lWEgLPOj0in8J6h/GtWSp/iNxyg6oA
2DZZI1CfLvQK9qy6tyXZAEvmPFdklP4eRRKgi37GolG593jtM3pHkEkMy5Pa1xBKMyzHQxPNOePW
wHIZwQHzM5Eqi0ttzNnw171Bb/hFXPgMdDh1qIZcowYvPq2sx0qFE2ALLRC+fQee5a0ZPlwn723J
wdTmfy3ukxx/qNtCqvAWbnW9fptJfg9SAQPXGwzEl9XPYLpWy8/vbHsfOKnXANQVcC8ObLWBkWb9
lhLTvOfNXlVp8YbmGuv9bpKV6nmZ7x8w4XpPwABz5iXy1M9h0hcOso5L+qqQ2ygBJzzuNgiTRB1c
GjyJ0uwn0KpxD/pxMVfruS/WQAZngxXOEwvBInrBcewJ3DuFDfg17OzuK2pL7aBU6TZv08FYzyzq
pEw+GK1uj3UooKDX2csRgxkXFzSUiyfRo2L5UrI/M3ylzkD96Aaf7rNQZufv8cLuzMud3+Vd4vJx
UpF7hIXG5uH1J2cQo3WRLepJvOm/ZUyK1hOia5XjYP7vNwkWXVtlM7tbzjRb8xlqjC1tL3S9ePZB
TmFL9+V+CCf65UinFJo6X8b9iTEib9R/zb3peN69wfTxRfyWjmW16DPxtFGcP5hOquT8frI+wniD
21u6ZwabO3XPGapR0eJCR0DsNDGj68BBpUIW/knSgP5ejkvbSfgnFEYwukR5RcUJBZtm9I6L7oAx
txUSs5HZVsb5GF0bNKYazATTLteo2fp1B/iyFDNbvArQfSJpaUIbYpBkX/4oeMjpBDDTjMieX7XT
yzY9MWQp1CoPrYXwBmYTLxGEz6DQKktXsZo3kgWDdScTsvbSAgNiyHk6Nm9UjHQN64QdenwHIglI
8lHZ6uCLAEFfm1U2zlmkbKHPGGtnWhHFPje9K/AOlKxRQIKXPn8jLqPp1JSDKtYkSjhBndQeUxRw
L3ny3+2P3qHQ7bLc1QJguiqaKX9Xxm3fz+WxHYGJ1gnAF9MAYn8ohix2N367CpHJ18OdzIXnAh4K
vdQHvbe+32ndwcMEdNp7+0Ylqogy8OPlfvnDJthp1RZsWdFMfwDL0Ya88GJ8sfG0fHlaneRVxCfG
oK/l1e1ZoV/e9nogfkBZJFfpypzYgx4qs7fefTwPH3stB1hGEjKP/7osqT9LLdsAcifDU8GMluP5
CrbtodT+CJvN6eNQYHZj62KJ77PgLDFYMigVfv7L6HkG8isj42ZOcRlREmeazV5049Q4YzDhG7sV
jTudPhto3zVvyoE1nUhBHgWfKRBVmlRJ3JYwYWKbUpoak8V04yRFPiwIYpXMNEnC+HqSGPFnckb9
2PXuZH4ItzHJgXcO/oR3x6ZxjUSB1LeitRpnnlmp5c3W/u/2onU6w2RMSz7Dyt8ooanmvX6D5Zf1
TBEeLgg9pvZ53SYteQ1Af/NrjPszuK7fBNL34v8dNamGh2AKiIXb8qE44dCivypIpxksn6uIwMp+
KKB2aj3wOyPCl3Obar7cGfoVyVnos7G6gqXPi9+ggb3SBQ4BU1gt2Bc0syIVy2FND/hrxIv643RT
Wv/rWbGx38qaQuS4/TVJlzVzNEkNIO8RP5ApcL2mbl2vKnlBZg3KvogZ/QZ2VFMVPB3QeDqiTUFY
MTDjicLOm948Pd+efYMjzWPI45+TkAmlIZbV6890EcCrHgQlnEJAbPycWPruKJV4AJw+39rsGmSv
HjqCtNUnFh5f3p9Jiu02k102XkVH5++4cEVej4V3afqmcDJjMV0nj2jlSaeXycM7OpXp2o+Ygkuj
q4sVK/Z1H4YuwAdxcavB3Ly75q3hpubFz+32sTgcEVtVdMSPaXU/6IxV6tHbTgfVxkyc23igZonw
FOjGfimEf3tCkaX52dAxMgQhIOK+jUPzLSvI8YSklmCiaydFZcF7sxh37qfM8v8V+J6y7oMZD38w
Q/4uC9xCBDEKeNmtrXN5mpXXL6LUv0vB5QeBbNxyKZWoFA740oohaRh/K7qZrJo+X01WteyxJrfS
L2MWPD6WJIr7Id3ZyeJXH1FgQoet9It6oRglmhBopBSbciDgy+4OKtvxNyMHN1kosD5BIy4qW6sL
03FbDKWmvAnOyXtpCplkyz9SZQqoMJ6aH0bS72OKfHY05R+1P5iDgS37hBmq1hgb9I2H/bBYoED+
zWaOhTeFG7VTG4nIdAVuItu+NNgrTiuCgt9VifeMUNLy0ES+7Ntsf4MZFI57yBqq3iS0fwDqpT6V
s9NUPLjvQoXvzkmInQlDuJ58mQuq19oe8jnJV07aE1A4OLzZIITrhaVBwftxmQ4WBl3GWNMIo/ov
QrQmsaczJjvcT3gHXEp3hG8Xzs3Xnkf8hCtDSaNTwg0i5ogFXEgDsFCdrS11abX00fN7WeMvy584
4+qBsCIyPOr6ynMu4tBq7R+S2pKayv7Qj2G7cXQcnKNM6lr+hCR2fL9aYMAyn/FVJ6WLGD00au+h
zxo9vQ5PplFWHaIEFuuOPrXlnydv6oGKjMShMaYbKMphCkvDHp4rzZlX4rObSUfJYAytm0h1psFS
Td9hvwMnJb1STQAZuGUOxWEYb6LCrnTRCEk+iwabpymxdekoUnGX646H4duXyfQmL1/Lj/mIYjFD
swSvE3Xt+SDB/8gvIvRK9UFP0HkPntV/tuQZPGUP5pkHmpfI9ssfc2aNSDQL6IeenFu0iVc2m4js
qCYwIo9pQV8VkHTDZhSF1hQsYY6A5yr74RYiWpF7cDgDfirQOPSDjaxykkDHtCVGu/QIMKPOL24d
8cHppycVrzST1zJf6/hOPMJ07szJKqkVjujXkgtDryZjIU7Wf008g2k/lGzZJUqwOxcif1+7/ahs
sbh6tLIACOZNbvY+9bPTycyilf9Arrq1Ib7+GvCr99I5sWmHDl5ri0CG46d6HbwxpFIEsX/xkYqO
8Mz95uTfm9sKYrmUU9+MsYjke0MhHIPmQQE9Ydf71UesXmRdG56jl3bw3D6C2p4q1hAMYd+iD48T
x3fVDapXwKn+aIiC9lEPvZPZJKRRmMN8z5u+uXxnHYgb3zor+XDbPB6vYeNaxhNrdt15tQCLxAXv
21KpsxJQ+RJzpHGUk/YFYdXQ/I+Z8kO5Za+jhUed/BAZNODCZQlmSBC2MAkYk8AzHQ1bdb6NV/RT
O0b9TPh6Snz9CJlM/dqMJoTrMcsmyD+qQK4Um7SZp8m9oCPIJRoObGgFh8tum60z+aagjt3m7NhI
oKssNEFf9Bap5xyjVFGYtS9bUDBPy5nuB6zBEyR9tGCS5+2LcYLr3j+OwnwUZbDvpWOP8lap58tA
cvO9u2Jj47pgEVCKlkb8nDBjfVzBWXSDIpDDVTE6lSUub0tXfrf7QsmLjcAx+NRqcl70tpqbYZ6m
vJschwUyaayMcrRy+Tjt8tpAbH+Q0lAWwjETmkmViWp7io6ERqMWKTPDi/TPKlHK2jzHi8YObpmZ
L94bWlweJuDNQKWfTckN53AaX8vPoG7fff+c/qKmbLSVG6uOWHEhAG9ydOB7BovzpxANihPVuLyR
P9RDk5JG3sDGp9SkekHE2E6lONOYt/dcU+r1DQ6r/2EaIZvgtLdRT3xyCaBLfqmt2rv1SIadbWP5
vv810DGhn9LLQWrOuulv3y+qi6jaPO+cwuUvZ56jsL1b28VSTf+Ag6/QMHJs8gW0rHUTmnzKUd/9
3a0qLNaK2Hj5h3byS5MzJq83OyNUbQoJWVhFiiWozS0rku+6M2vmna+l0EGEWDA/AX20qDnW4BJZ
PxBufOh+aLr7CYOH4I4m05CxU5r+iQq7NcFyPaUfrJTJLxCYOHSpg2QGi9Pu1pbqLt6UIRSL7IUv
imgLncabaBXxRXB5OnGAwJbBonYcqFzfhy2veVF08c2oflbGK62MCRJ88ZfsiY+ey6LrtVzg2Nms
PN6Q7OuVgDvzW1nlDSzUxR0qPZz4bzeDiae0I++twSVvBvdmbrFrl2PTY2/Qnxaty5p4gBSO18GT
/BgBeUS5iPFEZZYIpiN5lO3bUCh9MKE6Pyoo+E2v0DQq73GuDitRkKCcBgNPlF5qzIVipldrgv3m
oThRMgFs89XIrTlGgFRJqNcT8Thm6CLgZHOGTFe3Gg1yoMH4GMQc1yofEjnkHnJX5XtTSUlGOWfh
FkSLmPYsGVQsNOZnHrn94eBGAqbCpLiLU0NbtIRrPtLiX6865/w0hC7IlMGaw628Y1I2k78zPy09
9jObfryzmSZq+nV5/DaQnpcNovQ4UsOCa44dtsd7UeSLUdh/VeDXwTCWy94ujAghA1yRQHhRv9D9
tqq96BMa/CtiMBA3eYQqomU30Pc3dtRXvGRw+t+kVw0cUQ5DBB85/KCpx9mA7LZ24zuhnvaP0QX6
Yp9MkUwfDihOsrYTYKqxDdZw5XrYyo1K1q5sdVrROLBOWu8lGkVZsXxq2vuWGjioa5f5fR1AAlLi
rYzIYw907CgYQTNz21QfkSSI3wESxuWDtw1XgwzceBk11D2lfqVsZCK0NCDd5FevhIM/rmYlNv7D
nyc3lmQDjkBxpM1glZ08WLjlCEKqsl6Gc7gnfTyn8EIac9BIaIXZd7LNSKq7lHpSuJXqDcNFlqkO
+4ppAxe610jl2D88jzoElfk9OP1vgGPpCemI0K6f8ZZUUW1cyl8mxyHr+x6cDl61ES/g9h9yjnjf
0KMb/oQuQFfDrbjHZEd0HwqLEQJ3BGnPZfLbcaOylav6DEfBxVxVppiA2zHLTf7NZiO0wIK2daZq
sOCykVBvJR15Dwz5I1GjrgkbUH0VSxZfsgBu1aX3mcWiGqnD/RDhuOE/yrziLAJ2aPioxLEIhqQV
vhlfTRAG6qjyH2BSsq0ksjMNZd2Bys9tMaNFDUt/Hd6stbMq1+NVp2zIkHdevW3GnR57bfhOdWpV
12KUXifQt7B6d2MuliayAgo2+PqrBeP0tp4L5TgZJPAPwbJJwdJqCcO2vj2tlBjaZJCp8viXKg5t
x/ND4TfilP7QTGnuvpE186YqNPYcizf4NyKWAiXaBJSZidMdcz3p144dXX7DscOFJOiKxhrETsHs
q2Ts8CZUrwQq4wF53NJhK7cD1dIcoH/4Mygz4CvWg7YShjPYuwdfD7g1l9vpI/UTDjHC+NVjMqxW
OahgKUUA6Um/x8pOwvit782ZaBVSAG+5Bz1UZabFRxUEFoe4HUrr8VPe5YQ7Zukp26tGEPR+/tbH
PqvrFL0NNQQ3p5kunuizRGVptjIVMeQ3Ywy47byZh+T7PaD38edaOlehRVcKZZ0Xpzlk5ekeeDhf
yemFoDocF0yjPlFiS04MJpSQYQxBHMUU3/R7vBzLqkHArpGxBA7mCiljE1yeCVPJUeNHFiekmQYs
T1VBwkhHnnBRStnVatA8lEhgD1jml4ukXZmelNnfgtnCnv1w31v0jWYWrtXMqDnH/OQLxS5CxtTb
bO+3UKpAbYuafELuqSTXdVgqBcaew2/qwTmRYX9VM7SEm3six7hbGcHIictkbwN2tHUcauc2GCqH
Cb6U/4cvt5k5BgW5dVktqZzezNDXM9P2oyVHb7POipsfOznCs5CS6f8dX0cIX0K9VS3IzwVurJh8
dSCDUJiTwtAbmMBKN2Mx/Ve12brnue1LOLXy4x/hIaXtK/RHVbd8gxi4IHzzgAsW+lBgEGa/1Jbr
31QufKcu8In8wp9zChItdbspeMVJVauxH0VF1eCifmYcqWlPLBPNApVe1k7L13afJfQVPA2xl4I9
dJFY+zpGsXtrNjp8XGVp9cLhfsEZSt0TqSGn96RIxRAGnWxEx+li0Ocn5qR8praSrOCZdtw6K1J5
7ThCKia2ky6nzvkw0RBnnL15mSj7YEvl3VRJimJUSe5XGv6r+wTnHgDWHZZ8WJ1QyeY6O1ceQaIz
+5xsWKOBFFqCtiAXK+4XjGMMYVPOyxXzqAid2SaXeXaeXGMJsTthtoTh80tBB7G4CSYumGIUCqGy
oqgbEpzMaykMM7A/I47bIHFFXBc7v/8uqXnC0O3fUY2WCWmF41Mv5evAZT2Azx4bhVT1lWLyYWZr
HAL0sGq1jbnXtIawO0SYBt5d98tWYg1EH1DQ/DdNlEUj+NH6btKBZrr/mZ32iWgmfatur66WSxQ/
mTS9R/zWms5nhAt3n5wp500kxKP8tllUd7hTegIQwQwKUB7F1S/9LXvdrhIJMphhk1SSiIRTBVha
Uh/ZU/ZBe7gFw6i1bYA4v2ARwfRacmrywfHQsOFfSXIApb3ECcviGD4MROUSg9qpKggl/SA39K1g
Ial3M7nKayE+3mc7xhlOlBLOP5rgnAmAERxe1Ww8Zt1zMzcrQR/d7TjbHy6CQNMvS2G+eHNVeJyV
IXq0NjDo6aa2kFflWoYOtLv8c2F9nf3nMB3vKDGo3vYZ0aWg7rbvLXM9rcc+FnY9C95WJEnYPqXE
HozQZZnaMwm0vbeDYMEVTUxVm6SlvpOSAqZ8qWuzA8rGxKMrdZaQ/Tq0Ie/66U1walY9xvT+nD34
LS/cTL7BaeFpmUDplbZ7zlmHr6xtVQwqcJ6fLT7K3s/+Jxd/X3EQ8A5aVIpKOAQlISkBeA+sdYAO
3vnD4Jw/Q3XXiHKdnYe7VN3Ii5dPQ81eh5VpGVSe86reXt8YSy02nqAI2BpwoI6akTQ6zyqis3ds
q/Mj7RpVZouyB+Mu9dSt+Pc5T68GB2WDK16yD53Y9a7luiQawn+mi7P8fkY7IyP6yO83evaVco6o
U271Rm79OVRHRofULDXdQ4FJenwHQ4Gj5JrZwM+9zqv/I8/46k54HwxaLs/ELxGL1MPgtFolt7JG
KrOVZc8iUwFO2iFYnmJgDZry5lu8+HiWuzvJcbOO8Td6028RMPSCzF/E791izlov0pRMQIMAh72a
S42rB4CLb+SZwuKoZTWDQWheWpmvTdcvYVf7TSLX43j2LBDoiAi9+oyA9y8ugWwsbXipdkMMmoLh
DS6Qvta1fNKRlYftZos6Bpf9yGLZ/kTV7GCRpy/3JTXTMgaLnPCkAzcUT425zBUHo6Yjkjv/VhF7
F9v8mePRjDEu2RkRe2RwPzaPnAkpRv4MY9wwy0i/aoS/JCu5/VEmC2+uZmuRSfn9dva/bjocQsFr
tb6GV2X6lMQatQBBYFje1ZZB3DdvuA5k5GPrOOtl+zZN1eYjzBOQuquk1S+xPX+Co7PTK3u0fxde
DybP0OYvqq6gpcblQEZWvRtK7zx45uI54wDfhPgCXtPVwdcFzUbjJgp0z8GoYIg/6RJxJA0hyssi
DvOuk47r5T9wgr1KA60iEOkAh5EPlv0vGgrbqJZn/bAMDkgaaxTjcjSv3euhjLB5bytJ6he5PZqD
auB+0UefgiY9oWpleadpR29L2a8fTh/oMKgiP41BQ3L1cAj4SRrNWtndRViNVSTNAjTmqg2HYPRo
xbbFAJV/wFV2Z4RXOhixPIGtAWKqu84YrSvsiVSFeZme3vW0LoTQUkLmxCBKtpjdQZUyYFK4g3yC
p9WAvgHEo02xYbWcwbmw3R1ndUqR5rG3WlFJaRu0jTSgCAi2S7/wKINCzbG2+GA4Nrmmklb/7E4E
PVV9ZSh05jfDFNsvlanU+3AF2GjLykg2zVPkpE3Bimu4luaQDSZUyY0BDhwCslWD+yAvqhMW5g/6
DlZX2vMXthsCFMcEfUyHZQk97pSyN9ckFZLqMN9Fs1XlalgEekJRUEKqB2yyrgcMYsoqsThD/JgA
EQtNoznAWGwiKMGhiMJApAXT9V8qc3wNAsh2PI3IdsC6ArPUeNpw8V3kQ/j08JVEo/aF+Wy6oZGM
5npgdTGpy4IA0rcPb4HKYmTswyocTA3uvYdC6rTOULDGOz+xOJlIUq8p/lOX8+T5mSZ1gDbS8W/E
s9C1aLS0NFM1IvQgtss9zbNlXv351awRsFb/CzWx71Tbib8DeNiusrxRy9pR/rPzUMbNceOzLkm5
J4KdbM7vcppVtrynBGdA6aSdHEIzwCHirWqCL1EDfPnRJtn86NQcb5GBwy6n9gWlGJd/0+2CFvh+
2BMQfp16YP7GYnY/L/9JphtGP1ECHFvMfbc0u6HC9lAim7vtOHwG1E4dY4CYNrRMzU0du0AHV/7Z
7yXpT/daCamMUiVK7oOMJuoVKtpHfSIqKtLEk6Kqzf2RoxO3UJWOUNP4y3jLU2zpwi9SkuQgDERN
WK71bIXbga4qwzrAqO80L06shO28+o5AzSb+N+/WLU2oNejeC/HDVTdpyJoJVcjicK0cnjTOJHCP
Lzg308aECRsIYJGdVeSsWkfsTF0KFmjDt202Qbf0+sSQEkMy3VNP7tWlqDniuojLr7yBYcw06Pur
zLN1AWLvleCGDNBxqeH/jnxF4rWe9nhfSd6MTAj1HqLaJzuLFrWPk+OobDk0GOo8KQZNICAX7rDD
q8a162aX/350AAzfZEFvRGjAqvHtczECUZpqqoBq4wuLYMUqYuUfJuL4jGeSp/fE2JZogw7EJhnO
/73nm+k/d3JaiK3u/ecLwuNb7LaXQEVTHrr9ypt2h7m1Qx1BAMNhJaQGEL10KBn9YiwVfHVYAZJP
HLVK2B/LWUiSoEvLAdX/WH+GWkuQI3B+tOQJdeQcm+JQlnDUgF7tigMewQDMn/2AkvBCqljNvnTs
yWWVL+GSfW7KD8RncqiPXLwqHLhN8ovK/4Sx1MrUpznjSJFsbDF1XbTHpaLHgYfkEAbRbzl3wX3l
8v7URHiwhyWUhXYtKHdz1EVuNdTcSkKmEfKRr8MdmuIxKHf/Cjjjg59kZojJGchWoEKWnsC3QzX9
aDKkylrr/1KmcIStW2L3LoU5HXo6I2WjTvhjGMkY5Uij0WXQ2UYuV8QN/esIECiVYpOgJTcU+P4/
HiLumbkJDF986FQeGNBy0uQWxAc+Laq0GFSe2+jU1XA8qM/0kia1+HKydvxp2Vrhkob/HxwnZcPb
L4ZUL1EXInzbFQFpLpNxfYYlInCxEqTgVg8tOJ9gko0hkgHpj2mpLrWhCxRvR9Yw4+O4K6xSn1R/
pnainJeOYvJH8FQ2ONH574OZiuu/ReE0rflITWLRojVi+LSTydcsjPhN0yxl1rgLgXJw3KyHMHwc
XFet9x1DzMkfDMQYQNKkoNcnaRBGAd9b00BGN9V0edxtoSRGnxPbK+5+EkvRxQ8MTvJGRE4Mly+D
cn65o8c/kS+qSnGsm9eUvgVexqU5cYW5ILeCZc4utE+DagZRWHWwXWlqBMsUaOlBKOUvnjpYjPaV
zs5YMYQmmvbTZ5E4qu8uc/VJYQ/+RrVyNlmEMZGCCkz8ZptW20iOJ3In9s7dy5/wRCC5F7YbbK2I
MJSLaO6pb+P5mhHBVetB1XpS1OUwR8UAaH37xOcU90e6DOZgbYfmscLqkBzTzlM8jMx1+Janna8m
3ZeCLS+t15XSxgRlapyhzdekvUxsbNF+4rccIJLxaeFP+7P7ztf1bwbw63ELF2BsM3B3EjpeT0Ms
+NzpoiLt3U5GDA831ZQbMxZoZNNsCgGivrtxes/blCzyVfNeTHW4LoFOwQfrLFVHan40/96SnFen
EZQA0jqwmUQlg4cGfaHgj3AOq0I7gB5PNYvqHT3httSasXiolA4FK0Vb1YNvf68uF7saJor5FB91
7YwmxdlqZi6nQTnTRJtekeqwogWrSNPaMHkYdpLh993YdqkXG/xdNJe5brL6TleiIR90B8mcFatj
zY6HiDJdfWJdySLBZpt1CnwubNP+aabcm40UoWZMjxBavQk9sSM1kzLHp2lSoTYIkT/+ouPX5tv+
1RwxcWa2OYYYzLnwcOWe9tkYPtCz8qBRK+IzeoXTPc0OZzi13LtF2n+MJ0NMjuyIrPcCCDKpDB03
iGaWKZJ53UKHtXXTGKHQAsqBxKGEP78Oe0oXby7ryr1UQ1RriC4JC4LdmEFQuC5voyEG/7ajFbYZ
mQzNvq/FUp++7N24AEm0e9Am/J+SkzgAciBCsGVBjEgw/DM3NgQqPgdc5rpuFXLipGWu5c9H4xx9
ngagdtZME+iFILxwZ3rqK/OVJnpssitQ+jK7dI4n9IUlqjGBhBPMzTV+jr3yp2YDDHpdtKTAdH32
Hn4iuquQDJ4IIyZf3yIxtZ0lZyr5m01O33t3viO+BArnLSExMZzM5m/J5wtQLW8hMoQVfxlWU0au
rqcdKZxlS6melFkGIyjb3PxxDiLlMkce/CRRgvN0e7uwaFiYPvH4HqSDeH3QCeBoFB7MY7dNu1ip
dISqF0FA8vocuRrV2ki8fVqxj3CAuUKieXh/zzPBxvCAGnl+dw57h+uwomf+z5E/m13UgLFrcy+w
Rh/dvS59bfudZZrhwqUjXertRJkUuUltE1u9a4QHQB0GRyyIspqsSvcRhW5TPglifr56ppA5aNta
ruVQC7rMeBM7irhH+FHz1ibCyvL5uoeQo93BNOH/228x0UU3t3iWMJfjThknJ1Gfp8osFyPs/gCu
ej0wtIUTR5LNaWdW7xHT4iXuiDvdoCzMzhs4lHIkkb//M/dfy73plKLP1s2pbIdKwhqMHtEsY16c
7U780RoMM2MQhT0zFT5KPr8mc0lKSF5Lybkcacwin6qDM56i8Lpr6TG/TXxg5UJbrVqyFw4/yfkO
zMC4JhQ7zOziJRYYe5QuLUpQdKyh0m+P9FvNL/fJ7Ku53D6OOCyioobsBCfqtwIT5g7WXpnev6ja
9TlthccmOpHAK5TnEK2c68Zf/M5qKlPA+1ON0kXJcrnyT3WQvNny8g+65Yubn29DxyFH4Cp5Z4Hw
m2rwNByGEtPDK1Hz2Jq851fNJyqqgXRBrnXq/ayC0enw6N9KA9y4MtsT+1GuFMYAm69Aw1XOoLEd
tQuFBL9oMYDfotFcsIx1RKXlGhyL1xHpRSNfbW8ttRZCBj3jBdhPl4KfFoAYakQHKoUmH47RacJz
sexIdLY3L1qbz8SpNRO+oJNFrDVbG/Ad/bd/eO7PPbU7CjZHOZb4R/7T384hmXkEnWdY9mC9T95C
NZXOEnH+tFBNmrNm43byHTHF40Zd8LPWSmKs26u2CGr0aBce3ZGC6CDGh6elNHlO9zQeld8hO7Dz
q/HWXEtcQokfO69C0mnqYgtoYMYZFnkD0BNCbidUaApUOqp4K1nPthD6cjzXMHjzqLbrA2e5LjVZ
WJMNU0xyMWHzzzu/SOpYITyu1LU2xsSXGROMnZlekF0ph11JNxnhSi8D6Ip5khClCy+Vu/qQIB84
UfK1YBRvdzKMNAT4b6/9o5uZ9ybkh1p1NxJaIFxv7a9DKl+PXta/Tt8l41x72Il1NEad0Wh+o9wC
G/Ja/4hf/PbLJLY/VxFz1JC1ZkjrP017anVNHN5ZYGhjOHMmreRfMsp9GHPA7JcgBYa+NX6JyiuY
zuCfAWXOF4EBAxC2K/u9gvyCFEZ8oW/t/lk4crZ0Imz0U5AawlqJ9ETrqg8VuJaJTfc8ncVL8Ani
R/qmDnnjYvPypd91inkOCmh3N50ZPMDJ4iy+a5A0PwVIdbMbwCtQxsGrBa1pkNLCSYbB1yQnbIOi
TCUgG85P7X48e3v6jSY5SyWe
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  ff_reset_n2_1,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input ff_reset_n2_1;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  w_sdram_valid,
  w_sdram_refresh,
  ff_reset_n2_1,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input w_sdram_valid;
input w_sdram_refresh;
input ff_reset_n2_1;
input w_sdram_write;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [17:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n810_5;
wire n245_6;
wire n581_6;
wire n291_3;
wire n302_3;
wire n390_3;
wire n1223_5;
wire n544_4;
wire n914_5;
wire n917_4;
wire ff_write_8;
wire n274_9;
wire n259_11;
wire n262_13;
wire n265_12;
wire n268_11;
wire n271_12;
wire n394_11;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n529_11;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n21_6;
wire n463_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n314_10;
wire n312_10;
wire n526_17;
wire n352_6;
wire n346_6;
wire n344_6;
wire n341_6;
wire n10_4;
wire n10_5;
wire n810_6;
wire n356_4;
wire n544_6;
wire ff_main_timer_12_7;
wire ff_main_timer_12_8;
wire ff_write_9;
wire n259_12;
wire n262_14;
wire n265_14;
wire n268_12;
wire n271_13;
wire n468_12;
wire n471_11;
wire n320_11;
wire n353_7;
wire n346_7;
wire n544_7;
wire ff_main_timer_12_9;
wire ff_main_timer_12_10;
wire ff_write_10;
wire n265_15;
wire ff_main_timer_12_12;
wire n316_13;
wire n259_15;
wire n353_9;
wire n468_14;
wire n314_13;
wire n390_7;
wire n544_9;
wire n20_8;
wire n383_5;
wire n291_6;
wire n387_5;
wire n356_6;
wire n390_9;
wire n371_6;
wire n265_17;
wire n523_26;
wire n527_16;
wire ff_sdr_address_9_8;
wire n342_9;
wire n348_9;
wire n354_9;
wire n465_12;
wire n463_9;
wire ff_main_timer_14_17;
wire ff_write;
wire ff_do_refresh;
wire ff_do_main_state;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [7:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(w_sdram_valid),
    .I1(w_sdram_refresh),
    .I2(n10_4),
    .I3(n10_5) 
);
defparam n10_s0.INIT=16'hE000;
  LUT4 n810_s2 (
    .F(n810_5),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[4]),
    .I3(n810_6) 
);
defparam n810_s2.INIT=16'h4000;
  LUT4 n245_s3 (
    .F(n245_6),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[0]),
    .I3(n10_4) 
);
defparam n245_s3.INIT=16'h4000;
  LUT3 n581_s3 (
    .F(n581_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n10_5) 
);
defparam n581_s3.INIT=8'h80;
  LUT3 n291_s0 (
    .F(n291_3),
    .I0(ff_main_state[3]),
    .I1(ff_main_timer_12_12),
    .I2(n291_6) 
);
defparam n291_s0.INIT=8'h10;
  LUT3 n302_s0 (
    .F(n302_3),
    .I0(ff_main_timer_12_12),
    .I1(ff_main_state[3]),
    .I2(n291_6) 
);
defparam n302_s0.INIT=8'h40;
  LUT2 n390_s0 (
    .F(n390_3),
    .I0(n390_9),
    .I1(n390_7) 
);
defparam n390_s0.INIT=4'hE;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(ff_reset_n2_1),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT3 n544_s1 (
    .F(n544_4),
    .I0(n544_9),
    .I1(n544_6),
    .I2(ff_sdr_ready) 
);
defparam n544_s1.INIT=8'h35;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT2 n917_s1 (
    .F(n917_4),
    .I0(ff_reset_n2_1),
    .I1(n810_5) 
);
defparam n917_s1.INIT=4'h7;
  LUT3 ff_write_s3 (
    .F(ff_write_8),
    .I0(ff_write_9),
    .I1(ff_main_state[4]),
    .I2(n10_3) 
);
defparam ff_write_s3.INIT=8'hF4;
  LUT3 n274_s5 (
    .F(n274_9),
    .I0(ff_write_9),
    .I1(ff_main_state[4]),
    .I2(n245_6) 
);
defparam n274_s5.INIT=8'hF4;
  LUT4 n259_s7 (
    .F(n259_11),
    .I0(n259_12),
    .I1(ff_write_9),
    .I2(ff_do_refresh),
    .I3(n581_6) 
);
defparam n259_s7.INIT=16'hF888;
  LUT4 n262_s9 (
    .F(n262_13),
    .I0(n262_14),
    .I1(ff_write_9),
    .I2(n274_9),
    .I3(n259_11) 
);
defparam n262_s9.INIT=16'hF8FA;
  LUT4 n265_s8 (
    .F(n265_12),
    .I0(n245_6),
    .I1(n390_9),
    .I2(n265_17),
    .I3(n265_14) 
);
defparam n265_s8.INIT=16'hFFFE;
  LUT4 n268_s7 (
    .F(n268_11),
    .I0(ff_write_9),
    .I1(n268_12),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n268_s7.INIT=16'h8F70;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_13),
    .I1(n268_12),
    .I2(ff_main_state[0]),
    .I3(ff_write_9) 
);
defparam n271_s8.INIT=16'hD755;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_6),
    .I2(ff_main_timer_12_12) 
);
defparam n394_s6.INIT=8'h10;
  LUT4 n468_s5 (
    .F(n468_10),
    .I0(n468_14),
    .I1(n468_12),
    .I2(n390_7),
    .I3(n544_9) 
);
defparam n468_s5.INIT=16'h0007;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(ff_wdata_mask[3]),
    .I1(n471_11),
    .I2(n468_12),
    .I3(n390_9) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(ff_wdata_mask[2]),
    .I1(n471_11),
    .I2(n468_12),
    .I3(n390_9) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(ff_wdata_mask[1]),
    .I1(n471_11),
    .I2(n468_12),
    .I3(n390_9) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(ff_wdata_mask[0]),
    .I1(n471_11),
    .I2(n468_12),
    .I3(n390_9) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n529_s6 (
    .F(n529_11),
    .I0(ff_col_address[7]),
    .I1(n265_17),
    .I2(ff_row_address[7]),
    .I3(n245_6) 
);
defparam n529_s6.INIT=16'hF888;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n265_17),
    .I2(ff_row_address[6]),
    .I3(n245_6) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n265_17),
    .I2(ff_row_address[4]),
    .I3(n245_6) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n265_17),
    .I2(ff_row_address[3]),
    .I3(n245_6) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n265_17),
    .I2(ff_row_address[2]),
    .I3(n245_6) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n265_17),
    .I2(ff_row_address[1]),
    .I3(n245_6) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n265_17),
    .I2(ff_row_address[0]),
    .I3(n245_6) 
);
defparam n536_s6.INIT=16'hF888;
  LUT2 n21_s1 (
    .F(n21_6),
    .I0(w_sdram_write),
    .I1(n10_3) 
);
defparam n21_s1.INIT=4'h8;
  LUT4 n463_s1 (
    .F(n463_6),
    .I0(n265_17),
    .I1(n523_26),
    .I2(ff_sdr_ready),
    .I3(n463_9) 
);
defparam n463_s1.INIT=16'hBF00;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n320_11),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[7]),
    .I1(n316_13),
    .I2(ff_main_timer[8]) 
);
defparam n316_s4.INIT=8'hB4;
  LUT2 n314_s4 (
    .F(n314_10),
    .I0(ff_main_timer[10]),
    .I1(n314_13) 
);
defparam n314_s4.INIT=4'h6;
  LUT4 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(n314_13),
    .I3(ff_main_timer[12]) 
);
defparam n312_s4.INIT=16'hEF10;
  LUT3 n526_s10 (
    .F(n526_17),
    .I0(n544_9),
    .I1(n581_6),
    .I2(ff_sdr_ready) 
);
defparam n526_s10.INIT=8'hCA;
  LUT4 n352_s1 (
    .F(n352_6),
    .I0(ff_main_timer[2]),
    .I1(n353_7),
    .I2(n371_6),
    .I3(ff_main_timer[3]) 
);
defparam n352_s1.INIT=16'h0B04;
  LUT4 n346_s1 (
    .F(n346_6),
    .I0(n346_7),
    .I1(n316_13),
    .I2(n371_6),
    .I3(ff_main_timer[9]) 
);
defparam n346_s1.INIT=16'h0708;
  LUT4 n344_s1 (
    .F(n344_6),
    .I0(ff_main_timer[10]),
    .I1(n314_13),
    .I2(n371_6),
    .I3(ff_main_timer[11]) 
);
defparam n344_s1.INIT=16'h0B04;
  LUT4 n341_s1 (
    .F(n341_6),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer_12_7),
    .I2(n371_6),
    .I3(ff_main_timer[14]) 
);
defparam n341_s1.INIT=16'h0B04;
  LUT2 n10_s1 (
    .F(n10_4),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]) 
);
defparam n10_s1.INIT=4'h4;
  LUT3 n10_s2 (
    .F(n10_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]) 
);
defparam n10_s2.INIT=8'h10;
  LUT2 n810_s3 (
    .F(n810_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]) 
);
defparam n810_s3.INIT=4'h1;
  LUT3 n356_s1 (
    .F(n356_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n356_s1.INIT=8'h01;
  LUT3 n544_s3 (
    .F(n544_6),
    .I0(n265_17),
    .I1(ff_col_address[5]),
    .I2(n544_7) 
);
defparam n544_s3.INIT=8'h70;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(n320_11),
    .I1(ff_main_timer_12_9),
    .I2(n346_7),
    .I3(ff_main_timer_12_10) 
);
defparam ff_main_timer_12_s3.INIT=16'h8000;
  LUT2 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer[14]) 
);
defparam ff_main_timer_12_s4.INIT=4'h1;
  LUT4 ff_write_s4 (
    .F(ff_write_9),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[4]),
    .I3(ff_write_10) 
);
defparam ff_write_s4.INIT=16'hDDB4;
  LUT4 n259_s8 (
    .F(n259_12),
    .I0(n268_12),
    .I1(ff_main_state[3]),
    .I2(n259_15),
    .I3(ff_main_state[4]) 
);
defparam n259_s8.INIT=16'hBF40;
  LUT3 n262_s10 (
    .F(n262_14),
    .I0(n268_12),
    .I1(n259_15),
    .I2(ff_main_state[3]) 
);
defparam n262_s10.INIT=8'hB4;
  LUT4 n265_s10 (
    .F(n265_14),
    .I0(n268_12),
    .I1(n265_15),
    .I2(ff_main_state[2]),
    .I3(ff_write_9) 
);
defparam n265_s10.INIT=16'hB400;
  LUT4 n268_s8 (
    .F(n268_12),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer_12_8),
    .I2(ff_do_main_state),
    .I3(ff_sdr_ready) 
);
defparam n268_s8.INIT=16'h0F77;
  LUT3 n271_s9 (
    .F(n271_13),
    .I0(n10_3),
    .I1(n265_17),
    .I2(n371_6) 
);
defparam n271_s9.INIT=8'h01;
  LUT4 n468_s7 (
    .F(n468_12),
    .I0(ff_do_refresh),
    .I1(n245_6),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam n468_s7.INIT=16'hF800;
  LUT2 n471_s6 (
    .F(n471_11),
    .I0(ff_write),
    .I1(n265_17) 
);
defparam n471_s6.INIT=4'h8;
  LUT4 n320_s5 (
    .F(n320_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n320_s5.INIT=16'h0001;
  LUT2 n353_s2 (
    .F(n353_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]) 
);
defparam n353_s2.INIT=4'h1;
  LUT2 n346_s2 (
    .F(n346_7),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]) 
);
defparam n346_s2.INIT=4'h1;
  LUT4 n544_s4 (
    .F(n544_7),
    .I0(n581_6),
    .I1(O_sdram_addr_d_5),
    .I2(ff_row_address[5]),
    .I3(n245_6) 
);
defparam n544_s4.INIT=16'h0FBB;
  LUT3 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_9),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]) 
);
defparam ff_main_timer_12_s5.INIT=8'h01;
  LUT4 ff_main_timer_12_s6 (
    .F(ff_main_timer_12_10),
    .I0(ff_main_timer[9]),
    .I1(ff_main_timer[10]),
    .I2(ff_main_timer[11]),
    .I3(ff_main_timer[12]) 
);
defparam ff_main_timer_12_s6.INIT=16'h0001;
  LUT4 ff_write_s5 (
    .F(ff_write_10),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[3]) 
);
defparam ff_write_s5.INIT=16'h8EE8;
  LUT2 n265_s11 (
    .F(n265_15),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n265_s11.INIT=4'h8;
  LUT3 ff_main_timer_12_s7 (
    .F(ff_main_timer_12_12),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer[13]),
    .I2(ff_main_timer[14]) 
);
defparam ff_main_timer_12_s7.INIT=8'hFD;
  LUT4 n316_s6 (
    .F(n316_13),
    .I0(n320_11),
    .I1(ff_main_timer[4]),
    .I2(ff_main_timer[5]),
    .I3(ff_main_timer[6]) 
);
defparam n316_s6.INIT=16'h0002;
  LUT3 n259_s10 (
    .F(n259_15),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n259_s10.INIT=8'h80;
  LUT4 n353_s3 (
    .F(n353_9),
    .I0(n371_6),
    .I1(ff_main_timer[2]),
    .I2(ff_main_timer[0]),
    .I3(ff_main_timer[1]) 
);
defparam n353_s3.INIT=16'h4441;
  LUT4 n468_s8 (
    .F(n468_14),
    .I0(n581_6),
    .I1(ff_do_refresh),
    .I2(ff_do_refresh),
    .I3(ff_write) 
);
defparam n468_s8.INIT=16'h7770;
  LUT4 n314_s6 (
    .F(n314_13),
    .I0(ff_main_timer[9]),
    .I1(ff_main_timer[7]),
    .I2(ff_main_timer[8]),
    .I3(n316_13) 
);
defparam n314_s6.INIT=16'h0100;
  LUT4 n390_s3 (
    .F(n390_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(n810_6) 
);
defparam n390_s3.INIT=16'h1000;
  LUT3 n544_s5 (
    .F(n544_9),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n356_4) 
);
defparam n544_s5.INIT=8'h40;
  LUT4 n20_s2 (
    .F(n20_8),
    .I0(w_sdram_refresh),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n10_5) 
);
defparam n20_s2.INIT=16'h2000;
  LUT3 n383_s1 (
    .F(n383_5),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n356_4) 
);
defparam n383_s1.INIT=8'hB0;
  LUT4 n291_s2 (
    .F(n291_6),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[2]) 
);
defparam n291_s2.INIT=16'h0004;
  LUT3 n387_s1 (
    .F(n387_5),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_4) 
);
defparam n387_s1.INIT=8'hE0;
  LUT3 n356_s2 (
    .F(n356_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_4) 
);
defparam n356_s2.INIT=8'h10;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n390_s4.INIT=16'h0002;
  LUT4 n371_s2 (
    .F(n371_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n390_7) 
);
defparam n371_s2.INIT=16'hFF01;
  LUT4 n265_s12 (
    .F(n265_17),
    .I0(ff_do_refresh),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n10_5) 
);
defparam n265_s12.INIT=16'h4000;
  LUT4 n523_s21 (
    .F(n523_26),
    .I0(n245_6),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n10_5) 
);
defparam n523_s21.INIT=16'hEAAA;
  LUT4 n527_s9 (
    .F(n527_16),
    .I0(n523_26),
    .I1(O_sdram_addr_d_9),
    .I2(n544_9),
    .I3(ff_sdr_ready) 
);
defparam n527_s9.INIT=16'h440F;
  LUT2 ff_sdr_address_9_s4 (
    .F(ff_sdr_address_9_8),
    .I0(n523_26),
    .I1(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s4.INIT=4'hB;
  LUT4 n342_s3 (
    .F(n342_9),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer_12_12),
    .I2(n371_6),
    .I3(ff_main_timer[13]) 
);
defparam n342_s3.INIT=16'h0708;
  LUT4 n348_s3 (
    .F(n348_9),
    .I0(ff_main_timer_12_12),
    .I1(n316_13),
    .I2(n371_6),
    .I3(ff_main_timer[7]) 
);
defparam n348_s3.INIT=16'h0708;
  LUT4 n354_s3 (
    .F(n354_9),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer_12_12),
    .I2(n371_6),
    .I3(ff_main_timer[1]) 
);
defparam n354_s3.INIT=16'h0B04;
  LUT4 n465_s6 (
    .F(n465_12),
    .I0(n581_6),
    .I1(ff_sdr_ready),
    .I2(n390_9),
    .I3(n390_7) 
);
defparam n465_s6.INIT=16'h0007;
  LUT4 n463_s3 (
    .F(n463_9),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_4),
    .I3(n390_7) 
);
defparam n463_s3.INIT=16'h001F;
  LUT4 ff_main_timer_14_s7 (
    .F(ff_main_timer_14_17),
    .I0(n371_6),
    .I1(ff_main_timer_12_7),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer[14]) 
);
defparam ff_main_timer_14_s7.INIT=16'hFFFB;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_7_s0 (
    .Q(ff_row_address[7]),
    .D(w_sdram_address[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_13),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n291_3),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_3),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_12),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_12),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_12),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_12),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_12),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_12),
    .RESET(n371_6) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_6),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_12),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_6),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_4) 
);
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n21_6),
    .CLK(clk85m),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_8),
    .CLK(clk85m),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n245_6),
    .CLK(clk85m),
    .CE(n274_9),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_5) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_17),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_8),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFSE ff_main_timer_14_s3 (
    .Q(ff_main_timer[14]),
    .D(n341_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_17),
    .SET(n356_6) 
);
defparam ff_main_timer_14_s3.INIT=1'b1;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_17),
    .SET(n356_6) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n346_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_17),
    .SET(n356_6) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n352_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_17),
    .SET(n383_5) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_9),
    .CLK(clk85m),
    .CE(ff_main_timer_14_17),
    .SET(n387_5) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFR ff_sdr_address_9_s3 (
    .Q(O_sdram_addr_d_9),
    .D(n527_16),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s3.INIT=1'b0;
  DFFS ff_main_timer_13_s5 (
    .Q(ff_main_timer[13]),
    .D(n342_9),
    .CLK(clk85m),
    .SET(n356_6) 
);
defparam ff_main_timer_13_s5.INIT=1'b1;
  DFFS ff_main_timer_7_s5 (
    .Q(ff_main_timer[7]),
    .D(n348_9),
    .CLK(clk85m),
    .SET(n356_6) 
);
defparam ff_main_timer_7_s5.INIT=1'b1;
  DFFS ff_main_timer_1_s5 (
    .Q(ff_main_timer[1]),
    .D(n354_9),
    .CLK(clk85m),
    .SET(n390_3) 
);
defparam ff_main_timer_1_s5.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module ip_ws2812_led (
  clk85m,
  n36_6,
  ff_wr,
  w_green,
  w_red,
  w_blue,
  ws2812_led_d,
  w_sending
)
;
input clk85m;
input n36_6;
input ff_wr;
input [5:4] w_green;
input [5:5] w_red;
input [5:5] w_blue;
output ws2812_led_d;
output w_sending;
wire n124_5;
wire n125_5;
wire n128_5;
wire n131_5;
wire n133_5;
wire n135_5;
wire n138_6;
wire n304_3;
wire n305_3;
wire n312_3;
wire n320_3;
wire n102_92;
wire n103_90;
wire n104_90;
wire n106_90;
wire n107_93;
wire n119_85;
wire n122_86;
wire n111_89;
wire n112_88;
wire n114_88;
wire n115_88;
wire n172_4;
wire n124_6;
wire n128_7;
wire n131_6;
wire n131_7;
wire n132_6;
wire n132_7;
wire n132_8;
wire n133_6;
wire n135_6;
wire n104_91;
wire n104_92;
wire n121_86;
wire ff_send_data_23_9;
wire ff_sending_7;
wire n111_91;
wire n172_5;
wire n102_95;
wire ff_send_data_23_10;
wire n111_92;
wire ff_send_data_23_11;
wire n111_94;
wire n102_97;
wire n102_99;
wire n105_92;
wire n119_89;
wire n108_84;
wire ff_led_11;
wire n172_7;
wire n128_11;
wire ff_count_14_9;
wire ff_state_5_10;
wire ff_sending_9;
wire n121_88;
wire n132_10;
wire n302_10;
wire ff_send_data_23_30;
wire n303_10;
wire n306_10;
wire n307_10;
wire n308_10;
wire n309_10;
wire n310_10;
wire n311_10;
wire n313_10;
wire n314_10;
wire n315_10;
wire n316_10;
wire n317_10;
wire n318_10;
wire n319_10;
wire n321_9;
wire n119_91;
wire [5:0] ff_state;
wire [14:0] ff_count;
wire [23:4] ff_send_data;
wire VCC;
wire GND;
  LUT4 n124_s2 (
    .F(n124_5),
    .I0(n172_4),
    .I1(ff_count[13]),
    .I2(n124_6),
    .I3(ff_count[14]) 
);
defparam n124_s2.INIT=16'hCF20;
  LUT4 n125_s2 (
    .F(n125_5),
    .I0(n172_4),
    .I1(ff_count[14]),
    .I2(ff_count[13]),
    .I3(n124_6) 
);
defparam n125_s2.INIT=16'h0EF0;
  LUT3 n128_s2 (
    .F(n128_5),
    .I0(n128_11),
    .I1(ff_count[10]),
    .I2(n128_7) 
);
defparam n128_s2.INIT=8'h14;
  LUT4 n131_s2 (
    .F(n131_5),
    .I0(n131_6),
    .I1(n172_4),
    .I2(ff_count[7]),
    .I3(n131_7) 
);
defparam n131_s2.INIT=16'h0DF0;
  LUT3 n133_s2 (
    .F(n133_5),
    .I0(n128_11),
    .I1(ff_count[5]),
    .I2(n133_6) 
);
defparam n133_s2.INIT=8'h14;
  LUT4 n135_s2 (
    .F(n135_5),
    .I0(n132_7),
    .I1(n132_6),
    .I2(ff_count[3]),
    .I3(n135_6) 
);
defparam n135_s2.INIT=16'h0DD0;
  LUT2 n138_s3 (
    .F(n138_6),
    .I0(ff_count[0]),
    .I1(n128_11) 
);
defparam n138_s3.INIT=4'h1;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_green[5]),
    .I1(ff_send_data[20]),
    .I2(n172_7) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_green[4]),
    .I1(ff_send_data[19]),
    .I2(n172_7) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(w_red[5]),
    .I1(ff_send_data[12]),
    .I2(n172_7) 
);
defparam n312_s0.INIT=8'hAC;
  LUT3 n320_s0 (
    .F(n320_3),
    .I0(w_blue[5]),
    .I1(ff_send_data[4]),
    .I2(n172_7) 
);
defparam n320_s0.INIT=8'hAC;
  LUT4 n102_s80 (
    .F(n102_92),
    .I0(ff_state[4]),
    .I1(n102_99),
    .I2(ff_state[5]),
    .I3(n102_97) 
);
defparam n102_s80.INIT=16'h00F8;
  LUT3 n103_s78 (
    .F(n103_90),
    .I0(n102_97),
    .I1(ff_state[4]),
    .I2(n102_99) 
);
defparam n103_s78.INIT=8'h14;
  LUT4 n104_s78 (
    .F(n104_90),
    .I0(ff_state[2]),
    .I1(n104_91),
    .I2(n104_92),
    .I3(ff_state[3]) 
);
defparam n104_s78.INIT=16'h0708;
  LUT3 n106_s78 (
    .F(n106_90),
    .I0(n102_97),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n106_s78.INIT=8'h14;
  LUT2 n107_s81 (
    .F(n107_93),
    .I0(ff_state[0]),
    .I1(n102_97) 
);
defparam n107_s81.INIT=4'h1;
  LUT4 n119_s79 (
    .F(n119_85),
    .I0(n119_91),
    .I1(ff_count[4]),
    .I2(n119_89),
    .I3(n132_7) 
);
defparam n119_s79.INIT=16'hAA3C;
  LUT4 n122_s80 (
    .F(n122_86),
    .I0(n119_91),
    .I1(ff_count[1]),
    .I2(ff_count[0]),
    .I3(n132_7) 
);
defparam n122_s80.INIT=16'hAAC3;
  LUT4 n111_s81 (
    .F(n111_89),
    .I0(n131_6),
    .I1(n111_94),
    .I2(n111_91),
    .I3(ff_count[12]) 
);
defparam n111_s81.INIT=16'h3740;
  LUT4 n112_s80 (
    .F(n112_88),
    .I0(ff_count[10]),
    .I1(n128_7),
    .I2(n132_7),
    .I3(ff_count[11]) 
);
defparam n112_s80.INIT=16'h0B04;
  LUT4 n114_s80 (
    .F(n114_88),
    .I0(n131_6),
    .I1(ff_count[8]),
    .I2(n111_94),
    .I3(ff_count[9]) 
);
defparam n114_s80.INIT=16'h4F10;
  LUT3 n115_s80 (
    .F(n115_88),
    .I0(n131_6),
    .I1(ff_count[8]),
    .I2(n111_94) 
);
defparam n115_s80.INIT=8'h1C;
  LUT2 n172_s1 (
    .F(n172_4),
    .I0(ff_state[0]),
    .I1(n172_5) 
);
defparam n172_s1.INIT=4'h4;
  LUT3 n124_s3 (
    .F(n124_6),
    .I0(ff_count[12]),
    .I1(n111_94),
    .I2(n111_91) 
);
defparam n124_s3.INIT=8'h40;
  LUT3 n128_s4 (
    .F(n128_7),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(n111_94) 
);
defparam n128_s4.INIT=8'h10;
  LUT4 n131_s3 (
    .F(n131_6),
    .I0(ff_count[12]),
    .I1(ff_count[13]),
    .I2(ff_count[14]),
    .I3(n111_91) 
);
defparam n131_s3.INIT=16'h0100;
  LUT3 n131_s4 (
    .F(n131_7),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(n133_6) 
);
defparam n131_s4.INIT=8'h10;
  LUT3 n132_s3 (
    .F(n132_6),
    .I0(n172_5),
    .I1(ff_send_data[23]),
    .I2(n108_84) 
);
defparam n132_s3.INIT=8'h3A;
  LUT2 n132_s4 (
    .F(n132_7),
    .I0(n111_94),
    .I1(n131_6) 
);
defparam n132_s4.INIT=4'h8;
  LUT3 n132_s5 (
    .F(n132_8),
    .I0(ff_count[5]),
    .I1(n133_6),
    .I2(ff_count[6]) 
);
defparam n132_s5.INIT=8'hB4;
  LUT3 n133_s3 (
    .F(n133_6),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(n135_6) 
);
defparam n133_s3.INIT=8'h10;
  LUT3 n135_s3 (
    .F(n135_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n135_s3.INIT=8'h01;
  LUT2 n104_s79 (
    .F(n104_91),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n104_s79.INIT=4'h8;
  LUT2 n104_s80 (
    .F(n104_92),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n104_s80.INIT=4'h8;
  LUT3 n121_s80 (
    .F(n121_86),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n121_s80.INIT=8'hE1;
  LUT4 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(n172_5),
    .I1(n102_97),
    .I2(n131_6),
    .I3(ff_send_data_23_10) 
);
defparam ff_send_data_23_s4.INIT=16'h1000;
  LUT4 ff_sending_s4 (
    .F(ff_sending_7),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n102_95),
    .I3(n104_92) 
);
defparam ff_sending_s4.INIT=16'h4000;
  LUT4 n111_s83 (
    .F(n111_91),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(ff_count[10]),
    .I3(ff_count[11]) 
);
defparam n111_s83.INIT=16'h0001;
  LUT4 n172_s2 (
    .F(n172_5),
    .I0(ff_state[1]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n102_95) 
);
defparam n172_s2.INIT=16'h0100;
  LUT2 n102_s83 (
    .F(n102_95),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n102_s83.INIT=4'h1;
  LUT4 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_state[0]),
    .I1(ff_count[0]),
    .I2(n111_92),
    .I3(ff_send_data_23_11) 
);
defparam ff_send_data_23_s5.INIT=16'h8000;
  LUT3 n111_s84 (
    .F(n111_92),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(ff_count[7]) 
);
defparam n111_s84.INIT=8'h01;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_count[3]),
    .I3(ff_count[4]) 
);
defparam ff_send_data_23_s6.INIT=16'h0001;
  LUT4 n111_s85 (
    .F(n111_94),
    .I0(n133_6),
    .I1(ff_count[5]),
    .I2(ff_count[6]),
    .I3(ff_count[7]) 
);
defparam n111_s85.INIT=16'h0002;
  LUT4 n102_s84 (
    .F(n102_97),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(n104_92) 
);
defparam n102_s84.INIT=16'hFE00;
  LUT4 n102_s85 (
    .F(n102_99),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n102_s85.INIT=16'h8000;
  LUT4 n105_s79 (
    .F(n105_92),
    .I0(n104_92),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n105_s79.INIT=16'h1444;
  LUT4 n119_s82 (
    .F(n119_89),
    .I0(ff_count[3]),
    .I1(ff_count[0]),
    .I2(ff_count[1]),
    .I3(ff_count[2]) 
);
defparam n119_s82.INIT=16'h0001;
  LUT3 n108_s77 (
    .F(n108_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n108_s77.INIT=8'h70;
  LUT4 ff_led_s7 (
    .F(ff_led_11),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(ff_state[0]),
    .I3(n172_5) 
);
defparam ff_led_s7.INIT=16'h0B00;
  LUT4 n172_s3 (
    .F(n172_7),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(ff_state[0]),
    .I3(n172_5) 
);
defparam n172_s3.INIT=16'h0400;
  LUT4 n128_s6 (
    .F(n128_11),
    .I0(ff_state[0]),
    .I1(n172_5),
    .I2(n111_94),
    .I3(n131_6) 
);
defparam n128_s6.INIT=16'hB000;
  LUT4 ff_count_14_s3 (
    .F(ff_count_14_9),
    .I0(n102_97),
    .I1(ff_led_11),
    .I2(n111_94),
    .I3(n131_6) 
);
defparam ff_count_14_s3.INIT=16'h1FFF;
  LUT3 ff_state_5_s5 (
    .F(ff_state_5_10),
    .I0(ff_led_11),
    .I1(n111_94),
    .I2(n131_6) 
);
defparam ff_state_5_s5.INIT=8'h40;
  LUT4 ff_sending_s5 (
    .F(ff_sending_9),
    .I0(n111_94),
    .I1(n131_6),
    .I2(ff_sending_7),
    .I3(n172_7) 
);
defparam ff_sending_s5.INIT=16'hFF80;
  LUT4 n121_s81 (
    .F(n121_88),
    .I0(n119_91),
    .I1(n111_94),
    .I2(n131_6),
    .I3(n121_86) 
);
defparam n121_s81.INIT=16'h7F00;
  LUT4 n132_s6 (
    .F(n132_10),
    .I0(n132_6),
    .I1(n111_94),
    .I2(n131_6),
    .I3(n132_8) 
);
defparam n132_s6.INIT=16'h7F00;
  LUT4 n302_s4 (
    .F(n302_10),
    .I0(ff_send_data[22]),
    .I1(ff_send_data[23]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n302_s4.INIT=16'h0A0C;
  LUT2 ff_send_data_23_s8 (
    .F(ff_send_data_23_30),
    .I0(n172_7),
    .I1(ff_send_data_23_9) 
);
defparam ff_send_data_23_s8.INIT=4'hE;
  LUT4 n303_s4 (
    .F(n303_10),
    .I0(ff_send_data[21]),
    .I1(ff_send_data[22]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n303_s4.INIT=16'h0A0C;
  LUT4 n306_s4 (
    .F(n306_10),
    .I0(ff_send_data[19]),
    .I1(ff_send_data[18]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n306_s4.INIT=16'h0C0A;
  LUT4 n307_s4 (
    .F(n307_10),
    .I0(ff_send_data[18]),
    .I1(ff_send_data[17]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n307_s4.INIT=16'h0C0A;
  LUT4 n308_s4 (
    .F(n308_10),
    .I0(ff_send_data[17]),
    .I1(ff_send_data[16]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n308_s4.INIT=16'h0C0A;
  LUT4 n309_s4 (
    .F(n309_10),
    .I0(ff_send_data[16]),
    .I1(ff_send_data[15]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n309_s4.INIT=16'h0C0A;
  LUT4 n310_s4 (
    .F(n310_10),
    .I0(ff_send_data[15]),
    .I1(ff_send_data[14]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n310_s4.INIT=16'h0C0A;
  LUT4 n311_s4 (
    .F(n311_10),
    .I0(ff_send_data[14]),
    .I1(ff_send_data[13]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n311_s4.INIT=16'h0C0A;
  LUT4 n313_s4 (
    .F(n313_10),
    .I0(ff_send_data[12]),
    .I1(ff_send_data[11]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n313_s4.INIT=16'h0C0A;
  LUT4 n314_s4 (
    .F(n314_10),
    .I0(ff_send_data[11]),
    .I1(ff_send_data[10]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n314_s4.INIT=16'h0C0A;
  LUT4 n315_s4 (
    .F(n315_10),
    .I0(ff_send_data[10]),
    .I1(ff_send_data[9]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n315_s4.INIT=16'h0C0A;
  LUT4 n316_s4 (
    .F(n316_10),
    .I0(ff_send_data[9]),
    .I1(ff_send_data[8]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n316_s4.INIT=16'h0C0A;
  LUT4 n317_s4 (
    .F(n317_10),
    .I0(ff_send_data[8]),
    .I1(ff_send_data[7]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n317_s4.INIT=16'h0C0A;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_send_data[7]),
    .I1(ff_send_data[6]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n318_s4.INIT=16'h0C0A;
  LUT4 n319_s4 (
    .F(n319_10),
    .I0(ff_send_data[6]),
    .I1(ff_send_data[5]),
    .I2(n172_7),
    .I3(ff_send_data_23_9) 
);
defparam n319_s4.INIT=16'h0C0A;
  LUT4 n321_s3 (
    .F(n321_9),
    .I0(ff_send_data_23_9),
    .I1(ff_send_data[4]),
    .I2(w_green[4]),
    .I3(n172_7) 
);
defparam n321_s3.INIT=16'hF044;
  LUT4 n119_s83 (
    .F(n119_91),
    .I0(ff_send_data[23]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_state[0]) 
);
defparam n119_s83.INIT=16'h1500;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n102_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n103_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n104_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n105_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n106_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n107_93),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n108_84),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n111_89),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_12_s1.INIT=1'b0;
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n112_88),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n114_88),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_9_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n115_88),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n119_85),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_4_s1.INIT=1'b0;
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n121_88),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_2_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n122_86),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n304_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_30),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n305_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_30),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_30),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_30),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_sending_s1 (
    .Q(w_sending),
    .D(n172_7),
    .CLK(clk85m),
    .CE(ff_sending_9),
    .CLEAR(n36_6) 
);
defparam ff_sending_s1.INIT=1'b0;
  DFFCE ff_count_14_s1 (
    .Q(ff_count[14]),
    .D(n124_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n125_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n128_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n131_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n132_10),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n133_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n135_5),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n138_6),
    .CLK(clk85m),
    .CE(ff_count_14_9),
    .CLEAR(n36_6) 
);
  DFFC ff_send_data_23_s7 (
    .Q(ff_send_data[23]),
    .D(n302_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s7.INIT=1'b0;
  DFFC ff_send_data_22_s3 (
    .Q(ff_send_data[22]),
    .D(n303_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s3.INIT=1'b0;
  DFFC ff_send_data_19_s3 (
    .Q(ff_send_data[19]),
    .D(n306_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s3.INIT=1'b0;
  DFFC ff_send_data_18_s3 (
    .Q(ff_send_data[18]),
    .D(n307_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s3.INIT=1'b0;
  DFFC ff_send_data_17_s3 (
    .Q(ff_send_data[17]),
    .D(n308_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s3.INIT=1'b0;
  DFFC ff_send_data_16_s3 (
    .Q(ff_send_data[16]),
    .D(n309_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s3.INIT=1'b0;
  DFFC ff_send_data_15_s3 (
    .Q(ff_send_data[15]),
    .D(n310_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s3.INIT=1'b0;
  DFFC ff_send_data_14_s3 (
    .Q(ff_send_data[14]),
    .D(n311_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s3.INIT=1'b0;
  DFFC ff_send_data_12_s3 (
    .Q(ff_send_data[12]),
    .D(n313_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s3.INIT=1'b0;
  DFFC ff_send_data_11_s3 (
    .Q(ff_send_data[11]),
    .D(n314_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s3.INIT=1'b0;
  DFFC ff_send_data_10_s3 (
    .Q(ff_send_data[10]),
    .D(n315_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s3.INIT=1'b0;
  DFFC ff_send_data_9_s3 (
    .Q(ff_send_data[9]),
    .D(n316_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s3.INIT=1'b0;
  DFFC ff_send_data_8_s3 (
    .Q(ff_send_data[8]),
    .D(n317_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s3.INIT=1'b0;
  DFFC ff_send_data_7_s3 (
    .Q(ff_send_data[7]),
    .D(n318_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s3.INIT=1'b0;
  DFFC ff_send_data_6_s3 (
    .Q(ff_send_data[6]),
    .D(n319_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s3.INIT=1'b0;
  DFFC ff_send_data_4_s3 (
    .Q(ff_send_data[4]),
    .D(n321_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s3.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module ip_debugger (
  clk85m,
  n36_6,
  w_bus_valid,
  w_pulse1,
  w_pulse2,
  w_sending,
  n28_4,
  n31_3,
  w_bus_address,
  ff_wr,
  w_red,
  w_green,
  w_blue
)
;
input clk85m;
input n36_6;
input w_bus_valid;
input w_pulse1;
input w_pulse2;
input w_sending;
input n28_4;
input n31_3;
input [1:0] w_bus_address;
output ff_wr;
output [5:5] w_red;
output [5:4] w_green;
output [5:5] w_blue;
wire ff_blue_5_5;
wire n605_3;
wire ff_wr_8;
wire n339_9;
wire n331_8;
wire n66_6;
wire n64_6;
wire n63_6;
wire n62_6;
wire n61_6;
wire n60_6;
wire n59_6;
wire n58_6;
wire n57_6;
wire n56_6;
wire n55_6;
wire n54_6;
wire n53_6;
wire n52_6;
wire n51_6;
wire n50_6;
wire n49_6;
wire n48_6;
wire n47_6;
wire n46_6;
wire n44_6;
wire n43_6;
wire n472_4;
wire n339_10;
wire n65_7;
wire n63_7;
wire n61_7;
wire n58_7;
wire n57_7;
wire n55_7;
wire n52_7;
wire n51_7;
wire n47_7;
wire n45_7;
wire n43_7;
wire n472_5;
wire n57_8;
wire n49_8;
wire n298_11;
wire n240_11;
wire n54_9;
wire n65_9;
wire n45_9;
wire n46_9;
wire n49_10;
wire n50_9;
wire n60_9;
wire n67_8;
wire n42_9;
wire ff_counter_24_10;
wire ff_on;
wire [25:0] ff_counter;
wire VCC;
wire GND;
  LUT4 n472_s0 (
    .F(ff_blue_5_5),
    .I0(ff_counter[25]),
    .I1(ff_on),
    .I2(n472_4),
    .I3(n605_3) 
);
defparam n472_s0.INIT=16'hFF40;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2) 
);
defparam n605_s0.INIT=8'hFE;
  LUT2 ff_wr_s3 (
    .F(ff_wr_8),
    .I0(ff_blue_5_5),
    .I1(w_sending) 
);
defparam ff_wr_s3.INIT=4'hB;
  LUT2 n339_s4 (
    .F(n339_9),
    .I0(w_pulse1),
    .I1(n339_10) 
);
defparam n339_s4.INIT=4'h1;
  LUT4 n331_s3 (
    .F(n331_8),
    .I0(w_bus_address[1]),
    .I1(w_pulse2),
    .I2(w_bus_valid),
    .I3(w_pulse1) 
);
defparam n331_s3.INIT=16'hFF10;
  LUT3 n66_s1 (
    .F(n66_6),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]) 
);
defparam n66_s1.INIT=8'hEB;
  LUT4 n64_s1 (
    .F(n64_6),
    .I0(ff_counter[2]),
    .I1(n65_7),
    .I2(n605_3),
    .I3(ff_counter[3]) 
);
defparam n64_s1.INIT=16'hFBF4;
  LUT3 n63_s1 (
    .F(n63_6),
    .I0(n605_3),
    .I1(n63_7),
    .I2(ff_counter[4]) 
);
defparam n63_s1.INIT=8'hBE;
  LUT4 n62_s1 (
    .F(n62_6),
    .I0(ff_counter[4]),
    .I1(n63_7),
    .I2(n605_3),
    .I3(ff_counter[5]) 
);
defparam n62_s1.INIT=16'hFBF4;
  LUT4 n61_s1 (
    .F(n61_6),
    .I0(n63_7),
    .I1(n61_7),
    .I2(n605_3),
    .I3(ff_counter[6]) 
);
defparam n61_s1.INIT=16'hF7F8;
  LUT3 n60_s1 (
    .F(n60_6),
    .I0(n605_3),
    .I1(n60_9),
    .I2(ff_counter[7]) 
);
defparam n60_s1.INIT=8'hBE;
  LUT4 n59_s1 (
    .F(n59_6),
    .I0(ff_counter[7]),
    .I1(n60_9),
    .I2(n605_3),
    .I3(ff_counter[8]) 
);
defparam n59_s1.INIT=16'hFBF4;
  LUT4 n58_s1 (
    .F(n58_6),
    .I0(n58_7),
    .I1(n60_9),
    .I2(n605_3),
    .I3(ff_counter[9]) 
);
defparam n58_s1.INIT=16'hF7F8;
  LUT3 n57_s1 (
    .F(n57_6),
    .I0(n605_3),
    .I1(n57_7),
    .I2(ff_counter[10]) 
);
defparam n57_s1.INIT=8'hBE;
  LUT4 n56_s1 (
    .F(n56_6),
    .I0(ff_counter[10]),
    .I1(n57_7),
    .I2(n605_3),
    .I3(ff_counter[11]) 
);
defparam n56_s1.INIT=16'hFBF4;
  LUT4 n55_s1 (
    .F(n55_6),
    .I0(n57_7),
    .I1(n55_7),
    .I2(n605_3),
    .I3(ff_counter[12]) 
);
defparam n55_s1.INIT=16'hF7F8;
  LUT3 n54_s1 (
    .F(n54_6),
    .I0(n605_3),
    .I1(n54_9),
    .I2(ff_counter[13]) 
);
defparam n54_s1.INIT=8'hBE;
  LUT4 n53_s1 (
    .F(n53_6),
    .I0(ff_counter[13]),
    .I1(n54_9),
    .I2(n605_3),
    .I3(ff_counter[14]) 
);
defparam n53_s1.INIT=16'hFBF4;
  LUT4 n52_s1 (
    .F(n52_6),
    .I0(n52_7),
    .I1(n54_9),
    .I2(n605_3),
    .I3(ff_counter[15]) 
);
defparam n52_s1.INIT=16'hF7F8;
  LUT4 n51_s1 (
    .F(n51_6),
    .I0(n51_7),
    .I1(n54_9),
    .I2(n605_3),
    .I3(ff_counter[16]) 
);
defparam n51_s1.INIT=16'hF7F8;
  LUT4 n50_s1 (
    .F(n50_6),
    .I0(n54_9),
    .I1(n50_9),
    .I2(n605_3),
    .I3(ff_counter[17]) 
);
defparam n50_s1.INIT=16'hF7F8;
  LUT3 n49_s1 (
    .F(n49_6),
    .I0(n605_3),
    .I1(ff_counter[18]),
    .I2(n49_10) 
);
defparam n49_s1.INIT=8'hBE;
  LUT4 n48_s1 (
    .F(n48_6),
    .I0(ff_counter[18]),
    .I1(n49_10),
    .I2(n605_3),
    .I3(ff_counter[19]) 
);
defparam n48_s1.INIT=16'hFBF4;
  LUT4 n47_s1 (
    .F(n47_6),
    .I0(n47_7),
    .I1(n49_10),
    .I2(n605_3),
    .I3(ff_counter[20]) 
);
defparam n47_s1.INIT=16'hF7F8;
  LUT4 n46_s1 (
    .F(n46_6),
    .I0(n54_9),
    .I1(n46_9),
    .I2(n605_3),
    .I3(ff_counter[21]) 
);
defparam n46_s1.INIT=16'hF7F8;
  LUT4 n44_s1 (
    .F(n44_6),
    .I0(ff_counter[22]),
    .I1(n45_7),
    .I2(n605_3),
    .I3(ff_counter[23]) 
);
defparam n44_s1.INIT=16'hFBF4;
  LUT4 n43_s1 (
    .F(n43_6),
    .I0(n43_7),
    .I1(n45_7),
    .I2(n605_3),
    .I3(ff_counter[24]) 
);
defparam n43_s1.INIT=16'hF7F8;
  LUT4 n472_s1 (
    .F(n472_4),
    .I0(ff_counter[24]),
    .I1(n43_7),
    .I2(n472_5),
    .I3(n54_9) 
);
defparam n472_s1.INIT=16'h4000;
  LUT4 n339_s5 (
    .F(n339_10),
    .I0(w_bus_valid),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[0]),
    .I3(w_pulse2) 
);
defparam n339_s5.INIT=16'h00D7;
  LUT2 n65_s2 (
    .F(n65_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]) 
);
defparam n65_s2.INIT=4'h1;
  LUT4 n63_s2 (
    .F(n63_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]),
    .I3(ff_counter[3]) 
);
defparam n63_s2.INIT=16'h0001;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]) 
);
defparam n61_s2.INIT=4'h1;
  LUT2 n58_s2 (
    .F(n58_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]) 
);
defparam n58_s2.INIT=4'h1;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(ff_counter[6]),
    .I1(n63_7),
    .I2(n61_7),
    .I3(n57_8) 
);
defparam n57_s2.INIT=16'h4000;
  LUT2 n55_s2 (
    .F(n55_7),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]) 
);
defparam n55_s2.INIT=4'h1;
  LUT2 n52_s2 (
    .F(n52_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]) 
);
defparam n52_s2.INIT=4'h1;
  LUT3 n51_s2 (
    .F(n51_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]),
    .I2(ff_counter[15]) 
);
defparam n51_s2.INIT=8'h01;
  LUT2 n47_s2 (
    .F(n47_7),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]) 
);
defparam n47_s2.INIT=4'h1;
  LUT2 n45_s2 (
    .F(n45_7),
    .I0(n472_5),
    .I1(n54_9) 
);
defparam n45_s2.INIT=4'h8;
  LUT2 n43_s2 (
    .F(n43_7),
    .I0(ff_counter[22]),
    .I1(ff_counter[23]) 
);
defparam n43_s2.INIT=4'h1;
  LUT4 n472_s2 (
    .F(n472_5),
    .I0(ff_counter[20]),
    .I1(ff_counter[21]),
    .I2(n49_8),
    .I3(n47_7) 
);
defparam n472_s2.INIT=16'h1000;
  LUT3 n57_s3 (
    .F(n57_8),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(ff_counter[9]) 
);
defparam n57_s3.INIT=8'h01;
  LUT3 n49_s3 (
    .F(n49_8),
    .I0(ff_counter[16]),
    .I1(ff_counter[17]),
    .I2(n51_7) 
);
defparam n49_s3.INIT=8'h10;
  LUT4 n298_s5 (
    .F(n298_11),
    .I0(n28_4),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n298_s5.INIT=16'h0100;
  LUT4 n240_s5 (
    .F(n240_11),
    .I0(n31_3),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n240_s5.INIT=16'h0200;
  LUT4 n54_s3 (
    .F(n54_9),
    .I0(ff_counter[12]),
    .I1(n57_7),
    .I2(ff_counter[10]),
    .I3(ff_counter[11]) 
);
defparam n54_s3.INIT=16'h0004;
  LUT4 n65_s3 (
    .F(n65_9),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]),
    .I3(ff_counter[2]) 
);
defparam n65_s3.INIT=16'hFEAB;
  LUT4 n45_s3 (
    .F(n45_9),
    .I0(n605_3),
    .I1(ff_counter[22]),
    .I2(n472_5),
    .I3(n54_9) 
);
defparam n45_s3.INIT=16'hBEEE;
  LUT4 n46_s3 (
    .F(n46_9),
    .I0(ff_counter[20]),
    .I1(n49_8),
    .I2(ff_counter[18]),
    .I3(ff_counter[19]) 
);
defparam n46_s3.INIT=16'h0004;
  LUT4 n49_s4 (
    .F(n49_10),
    .I0(ff_counter[16]),
    .I1(ff_counter[17]),
    .I2(n51_7),
    .I3(n54_9) 
);
defparam n49_s4.INIT=16'h1000;
  LUT4 n50_s3 (
    .F(n50_9),
    .I0(ff_counter[16]),
    .I1(ff_counter[13]),
    .I2(ff_counter[14]),
    .I3(ff_counter[15]) 
);
defparam n50_s3.INIT=16'h0001;
  LUT4 n60_s3 (
    .F(n60_9),
    .I0(ff_counter[6]),
    .I1(n63_7),
    .I2(ff_counter[4]),
    .I3(ff_counter[5]) 
);
defparam n60_s3.INIT=16'h0004;
  LUT4 n67_s2 (
    .F(n67_8),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(ff_counter[0]) 
);
defparam n67_s2.INIT=16'hFEFF;
  LUT3 n42_s3 (
    .F(n42_9),
    .I0(n472_4),
    .I1(ff_counter[25]),
    .I2(n605_3) 
);
defparam n42_s3.INIT=8'hF4;
  LUT3 ff_counter_24_s4 (
    .F(ff_counter_24_10),
    .I0(ff_counter[25]),
    .I1(n605_3),
    .I2(n472_4) 
);
defparam ff_counter_24_s4.INIT=8'hEF;
  DFFCE ff_counter_24_s1 (
    .Q(ff_counter[24]),
    .D(n43_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_24_s1.INIT=1'b0;
  DFFCE ff_counter_23_s1 (
    .Q(ff_counter[23]),
    .D(n44_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_23_s1.INIT=1'b0;
  DFFCE ff_counter_22_s1 (
    .Q(ff_counter[22]),
    .D(n45_9),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_22_s1.INIT=1'b0;
  DFFCE ff_counter_21_s1 (
    .Q(ff_counter[21]),
    .D(n46_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_21_s1.INIT=1'b0;
  DFFCE ff_counter_20_s1 (
    .Q(ff_counter[20]),
    .D(n47_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_20_s1.INIT=1'b0;
  DFFCE ff_counter_19_s1 (
    .Q(ff_counter[19]),
    .D(n48_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_19_s1.INIT=1'b0;
  DFFCE ff_counter_18_s1 (
    .Q(ff_counter[18]),
    .D(n49_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_18_s1.INIT=1'b0;
  DFFCE ff_counter_17_s1 (
    .Q(ff_counter[17]),
    .D(n50_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_17_s1.INIT=1'b0;
  DFFCE ff_counter_16_s1 (
    .Q(ff_counter[16]),
    .D(n51_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_16_s1.INIT=1'b0;
  DFFCE ff_counter_15_s1 (
    .Q(ff_counter[15]),
    .D(n52_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_15_s1.INIT=1'b0;
  DFFCE ff_counter_14_s1 (
    .Q(ff_counter[14]),
    .D(n53_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_14_s1.INIT=1'b0;
  DFFCE ff_counter_13_s1 (
    .Q(ff_counter[13]),
    .D(n54_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_13_s1.INIT=1'b0;
  DFFCE ff_counter_12_s1 (
    .Q(ff_counter[12]),
    .D(n55_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_12_s1.INIT=1'b0;
  DFFCE ff_counter_11_s1 (
    .Q(ff_counter[11]),
    .D(n56_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_11_s1.INIT=1'b0;
  DFFCE ff_counter_10_s1 (
    .Q(ff_counter[10]),
    .D(n57_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_10_s1.INIT=1'b0;
  DFFCE ff_counter_9_s1 (
    .Q(ff_counter[9]),
    .D(n58_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_9_s1.INIT=1'b0;
  DFFCE ff_counter_8_s1 (
    .Q(ff_counter[8]),
    .D(n59_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_8_s1.INIT=1'b0;
  DFFCE ff_counter_7_s1 (
    .Q(ff_counter[7]),
    .D(n60_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_7_s1.INIT=1'b0;
  DFFCE ff_counter_6_s1 (
    .Q(ff_counter[6]),
    .D(n61_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_6_s1.INIT=1'b0;
  DFFCE ff_counter_5_s1 (
    .Q(ff_counter[5]),
    .D(n62_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_5_s1.INIT=1'b0;
  DFFCE ff_counter_4_s1 (
    .Q(ff_counter[4]),
    .D(n63_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_4_s1.INIT=1'b0;
  DFFCE ff_counter_3_s1 (
    .Q(ff_counter[3]),
    .D(n64_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_3_s1.INIT=1'b0;
  DFFCE ff_counter_2_s1 (
    .Q(ff_counter[2]),
    .D(n65_9),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_2_s1.INIT=1'b0;
  DFFCE ff_counter_1_s1 (
    .Q(ff_counter[1]),
    .D(n66_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_1_s1.INIT=1'b0;
  DFFCE ff_counter_0_s1 (
    .Q(ff_counter[0]),
    .D(n67_8),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_0_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(ff_wr),
    .D(ff_blue_5_5),
    .CLK(clk85m),
    .CE(ff_wr_8),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  DFFCE ff_on_s1 (
    .Q(ff_on),
    .D(n605_3),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_on_s1.INIT=1'b0;
  DFFCE ff_red_5_s1 (
    .Q(w_red[5]),
    .D(n298_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_red_5_s1.INIT=1'b0;
  DFFCE ff_green_5_s1 (
    .Q(w_green[5]),
    .D(n331_8),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_5_s1.INIT=1'b0;
  DFFCE ff_green_4_s1 (
    .Q(w_green[4]),
    .D(n240_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_4_s1.INIT=1'b0;
  DFFCE ff_blue_5_s1 (
    .Q(w_blue[5]),
    .D(n339_9),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_blue_5_s1.INIT=1'b0;
  DFFC ff_counter_25_s3 (
    .Q(ff_counter[25]),
    .D(n42_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_25_s3.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_debugger */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire ff_reset_n1;
wire ff_reset_n2_1;
wire ff_reset_n0;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d;
wire p_slot_data_0_7;
wire w_bus_valid;
wire w_pulse1;
wire w_bus_vdp_rdata_en;
wire ff_bus_ready;
wire n28_4;
wire n31_3;
wire ff_busy;
wire w_pulse2;
wire w_sdram_refresh;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire ws2812_led_d;
wire w_sending;
wire ff_wr;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_wdata;
wire [1:0] w_bus_address;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [17:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [5:5] w_red;
wire [5:4] w_green;
wire [5:5] w_blue;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(slot_data_dir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  DFF ff_reset_n1_s0 (
    .Q(ff_reset_n1),
    .D(ff_reset_n0),
    .CLK(clk85m) 
);
defparam ff_reset_n1_s0.INIT=1'b0;
  DFF ff_reset_n2_1_s0 (
    .Q(ff_reset_n2_1),
    .D(ff_reset_n1),
    .CLK(clk85m) 
);
defparam ff_reset_n2_1_s0.INIT=1'b0;
  DFF ff_reset_n0_s0 (
    .Q(ff_reset_n0),
    .D(slot_reset_n_d),
    .CLK(clk85m) 
);
defparam ff_reset_n0_s0.INIT=1'b0;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_iorq_n_d(slot_iorq_n_d),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_busy(ff_busy),
    .ff_bus_ready(ff_bus_ready),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d(slot_data_dir_d),
    .p_slot_data_0_7(p_slot_data_0_7),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_bus_ioreq(w_bus_ioreq),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_pulse1(w_pulse1),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[17:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_refresh(w_sdram_refresh),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[17:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  ip_ws2812_led u_led (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_wr(ff_wr),
    .w_green(w_green[5:4]),
    .w_red(w_red[5]),
    .w_blue(w_blue[5]),
    .ws2812_led_d(ws2812_led_d),
    .w_sending(w_sending)
);
  ip_debugger u_debugger (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_valid(w_bus_valid),
    .w_pulse1(w_pulse1),
    .w_pulse2(w_pulse2),
    .w_sending(w_sending),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .w_bus_address(w_bus_address[1:0]),
    .ff_wr(ff_wr),
    .w_red(w_red[5]),
    .w_green(w_green[5:4]),
    .w_blue(w_blue[5])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
