// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matmul_hw,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.270000,HLS_SYN_LAT=11276,HLS_SYN_TPT=none,HLS_SYN_MEM=32,HLS_SYN_DSP=129,HLS_SYN_FF=3978,HLS_SYN_LUT=2737}" *)

module matmul_hw (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_0_Addr_A,
        a_0_EN_A,
        a_0_WEN_A,
        a_0_Din_A,
        a_0_Dout_A,
        a_0_Clk_A,
        a_0_Rst_A,
        a_1_Addr_A,
        a_1_EN_A,
        a_1_WEN_A,
        a_1_Din_A,
        a_1_Dout_A,
        a_1_Clk_A,
        a_1_Rst_A,
        a_2_Addr_A,
        a_2_EN_A,
        a_2_WEN_A,
        a_2_Din_A,
        a_2_Dout_A,
        a_2_Clk_A,
        a_2_Rst_A,
        b_0_Addr_A,
        b_0_EN_A,
        b_0_WEN_A,
        b_0_Din_A,
        b_0_Dout_A,
        b_0_Clk_A,
        b_0_Rst_A,
        b_1_Addr_A,
        b_1_EN_A,
        b_1_WEN_A,
        b_1_Din_A,
        b_1_Dout_A,
        b_1_Clk_A,
        b_1_Rst_A,
        b_2_Addr_A,
        b_2_EN_A,
        b_2_WEN_A,
        b_2_Din_A,
        b_2_Dout_A,
        b_2_Clk_A,
        b_2_Rst_A,
        c_Addr_A,
        c_EN_A,
        c_WEN_A,
        c_Din_A,
        c_Dout_A,
        c_Clk_A,
        c_Rst_A
);

parameter    ap_ST_fsm_state1 = 13'b1;
parameter    ap_ST_fsm_pp0_stage0 = 13'b10;
parameter    ap_ST_fsm_pp0_stage1 = 13'b100;
parameter    ap_ST_fsm_pp0_stage2 = 13'b1000;
parameter    ap_ST_fsm_pp0_stage3 = 13'b10000;
parameter    ap_ST_fsm_pp0_stage4 = 13'b100000;
parameter    ap_ST_fsm_pp0_stage5 = 13'b1000000;
parameter    ap_ST_fsm_pp0_stage6 = 13'b10000000;
parameter    ap_ST_fsm_pp0_stage7 = 13'b100000000;
parameter    ap_ST_fsm_pp0_stage8 = 13'b1000000000;
parameter    ap_ST_fsm_pp0_stage9 = 13'b10000000000;
parameter    ap_ST_fsm_pp0_stage10 = 13'b100000000000;
parameter    ap_ST_fsm_state24 = 13'b1000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv11_400 = 11'b10000000000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv6_20 = 6'b100000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv10_B = 10'b1011;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv7_20 = 7'b100000;
parameter    ap_const_lv10_2 = 10'b10;
parameter    ap_const_lv58_1 = 58'b1;
parameter    ap_const_lv10_3 = 10'b11;
parameter    ap_const_lv8_60 = 8'b1100000;
parameter    ap_const_lv10_4 = 10'b100;
parameter    ap_const_lv58_2 = 58'b10;
parameter    ap_const_lv10_5 = 10'b101;
parameter    ap_const_lv8_A0 = 8'b10100000;
parameter    ap_const_lv10_6 = 10'b110;
parameter    ap_const_lv58_3 = 58'b11;
parameter    ap_const_lv10_7 = 10'b111;
parameter    ap_const_lv9_E0 = 9'b11100000;
parameter    ap_const_lv10_8 = 10'b1000;
parameter    ap_const_lv58_4 = 58'b100;
parameter    ap_const_lv10_9 = 10'b1001;
parameter    ap_const_lv9_120 = 9'b100100000;
parameter    ap_const_lv58_5 = 58'b101;
parameter    ap_const_lv10_A = 10'b1010;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv32_C = 32'b1100;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] a_0_Addr_A;
output   a_0_EN_A;
output  [3:0] a_0_WEN_A;
output  [31:0] a_0_Din_A;
input  [31:0] a_0_Dout_A;
output   a_0_Clk_A;
output   a_0_Rst_A;
output  [31:0] a_1_Addr_A;
output   a_1_EN_A;
output  [3:0] a_1_WEN_A;
output  [31:0] a_1_Din_A;
input  [31:0] a_1_Dout_A;
output   a_1_Clk_A;
output   a_1_Rst_A;
output  [31:0] a_2_Addr_A;
output   a_2_EN_A;
output  [3:0] a_2_WEN_A;
output  [31:0] a_2_Din_A;
input  [31:0] a_2_Dout_A;
output   a_2_Clk_A;
output   a_2_Rst_A;
output  [31:0] b_0_Addr_A;
output   b_0_EN_A;
output  [3:0] b_0_WEN_A;
output  [31:0] b_0_Din_A;
input  [31:0] b_0_Dout_A;
output   b_0_Clk_A;
output   b_0_Rst_A;
output  [31:0] b_1_Addr_A;
output   b_1_EN_A;
output  [3:0] b_1_WEN_A;
output  [31:0] b_1_Din_A;
input  [31:0] b_1_Dout_A;
output   b_1_Clk_A;
output   b_1_Rst_A;
output  [31:0] b_2_Addr_A;
output   b_2_EN_A;
output  [3:0] b_2_WEN_A;
output  [31:0] b_2_Din_A;
input  [31:0] b_2_Dout_A;
output   b_2_Clk_A;
output   b_2_Rst_A;
output  [31:0] c_Addr_A;
output   c_EN_A;
output  [3:0] c_WEN_A;
output  [31:0] c_Din_A;
input  [31:0] c_Dout_A;
output   c_Clk_A;
output   c_Rst_A;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_0_EN_A;
reg a_1_EN_A;
reg a_2_EN_A;
reg b_0_EN_A;
reg b_1_EN_A;
reg b_2_EN_A;
reg c_EN_A;
reg[3:0] c_WEN_A;

(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [10:0] indvar_flatten_reg_1538;
reg   [5:0] i_reg_1549;
reg   [5:0] j_reg_1560;
reg   [31:0] reg_1571;
wire   [0:0] ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
reg   [0:0] exitcond_flatten_reg_3036;
wire   [0:0] ap_CS_fsm_pp0_stage4;
wire   [0:0] ap_CS_fsm_pp0_stage7;
reg   [0:0] tmp_3_reg_3269;
reg   [31:0] reg_1575;
wire   [0:0] ap_CS_fsm_pp0_stage2;
wire   [0:0] ap_CS_fsm_pp0_stage5;
wire   [0:0] ap_CS_fsm_pp0_stage8;
reg   [31:0] reg_1579;
wire   [0:0] ap_CS_fsm_pp0_stage3;
wire   [0:0] ap_CS_fsm_pp0_stage6;
wire   [0:0] ap_CS_fsm_pp0_stage9;
wire   [0:0] ap_CS_fsm_pp0_stage10;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3036;
reg   [31:0] reg_1583;
reg   [31:0] reg_1587;
wire   [0:0] exitcond_flatten_fu_1591_p2;
wire   [10:0] indvar_flatten_next_fu_1597_p2;
reg   [10:0] indvar_flatten_next_reg_3040;
wire   [5:0] j_mid2_fu_1615_p3;
reg   [5:0] j_mid2_reg_3045;
reg   [5:0] ap_pipeline_reg_pp0_iter1_j_mid2_reg_3045;
wire   [0:0] tmp_mid2_fu_1635_p3;
reg   [0:0] tmp_mid2_reg_3061;
wire   [5:0] tmp_1_mid2_v_fu_1643_p3;
reg   [5:0] tmp_1_mid2_v_reg_3065;
reg   [5:0] ap_pipeline_reg_pp0_iter1_tmp_1_mid2_v_reg_3065;
wire   [9:0] tmp_18_fu_1675_p2;
reg   [9:0] tmp_18_reg_3072;
wire   [63:0] tmp_6_fu_1686_p1;
reg   [63:0] tmp_6_reg_3090;
wire   [9:0] tmp_1_fu_1696_p2;
reg   [9:0] tmp_1_reg_3141;
wire   [63:0] tmp_9_fu_1753_p1;
reg   [63:0] tmp_9_reg_3206;
wire   [0:0] tmp_3_fu_1780_p2;
wire   [7:0] tmp_6_cast2_fu_1785_p1;
reg   [7:0] tmp_6_cast2_reg_3305;
wire   [31:0] b_copy_0_q0;
reg  signed [31:0] b_copy_0_load_reg_3325;
wire   [31:0] b_copy_11_q0;
reg  signed [31:0] b_copy_11_load_reg_3335;
wire   [31:0] b_copy_22_q0;
reg  signed [31:0] b_copy_22_load_reg_3345;
wire  signed [31:0] a_row_22_1_fu_1831_p3;
wire  signed [31:0] a_row_11_1_fu_1838_p3;
wire  signed [31:0] a_row_0_1_fu_1845_p3;
wire   [31:0] b_copy_1_q0;
reg  signed [31:0] b_copy_1_load_reg_3400;
wire   [31:0] b_copy_12_q0;
reg  signed [31:0] b_copy_12_load_reg_3410;
wire   [31:0] b_copy_23_q0;
reg  signed [31:0] b_copy_23_load_reg_3420;
wire  signed [31:0] a_row_23_1_fu_1922_p3;
wire  signed [31:0] a_row_12_1_fu_1929_p3;
wire  signed [31:0] a_row_1_1_fu_1936_p3;
wire   [31:0] b_copy_2_q0;
reg  signed [31:0] b_copy_2_load_reg_3475;
wire   [31:0] b_copy_13_q0;
reg  signed [31:0] b_copy_13_load_reg_3485;
wire   [31:0] b_copy_24_q0;
reg  signed [31:0] b_copy_24_load_reg_3495;
wire  signed [31:0] a_row_24_1_fu_2015_p3;
wire  signed [31:0] a_row_13_1_fu_2022_p3;
wire  signed [31:0] a_row_2_1_fu_2029_p3;
wire   [31:0] b_copy_3_q0;
reg  signed [31:0] b_copy_3_load_reg_3550;
wire   [31:0] b_copy_14_q0;
reg  signed [31:0] b_copy_14_load_reg_3560;
wire   [31:0] b_copy_25_q0;
reg  signed [31:0] b_copy_25_load_reg_3570;
wire  signed [31:0] a_row_25_1_fu_2106_p3;
wire  signed [31:0] a_row_14_1_fu_2113_p3;
wire  signed [31:0] a_row_3_1_fu_2120_p3;
wire   [8:0] tmp_6_cast1_fu_2142_p1;
reg   [8:0] tmp_6_cast1_reg_3610;
wire   [31:0] b_copy_4_q0;
reg  signed [31:0] b_copy_4_load_reg_3630;
wire   [31:0] b_copy_15_q0;
reg  signed [31:0] b_copy_15_load_reg_3640;
wire   [31:0] b_copy_26_q0;
reg  signed [31:0] b_copy_26_load_reg_3650;
wire  signed [31:0] a_row_26_1_fu_2203_p3;
wire  signed [31:0] a_row_15_1_fu_2210_p3;
wire  signed [31:0] a_row_4_1_fu_2217_p3;
wire   [31:0] b_copy_5_q0;
reg  signed [31:0] b_copy_5_load_reg_3705;
wire   [31:0] b_copy_16_q0;
reg  signed [31:0] b_copy_16_load_reg_3715;
wire   [31:0] b_copy_27_q0;
reg  signed [31:0] b_copy_27_load_reg_3725;
wire  signed [31:0] a_row_27_1_fu_2294_p3;
wire  signed [31:0] a_row_16_1_fu_2301_p3;
wire  signed [31:0] a_row_5_1_fu_2308_p3;
wire   [31:0] grp_fu_1877_p2;
reg   [31:0] tmp_s_reg_3780;
wire   [31:0] b_copy_6_q0;
reg  signed [31:0] b_copy_6_load_reg_3785;
wire   [31:0] grp_fu_1882_p2;
reg   [31:0] tmp_2_10_reg_3795;
wire   [31:0] b_copy_17_q0;
reg  signed [31:0] b_copy_17_load_reg_3800;
wire   [31:0] grp_fu_1887_p2;
reg   [31:0] tmp_2_21_reg_3810;
wire   [31:0] b_copy_28_q0;
reg  signed [31:0] b_copy_28_load_reg_3815;
reg   [31:0] a_row_31_reg_3835;
wire  signed [31:0] a_row_28_1_fu_2377_p3;
wire  signed [31:0] a_row_17_1_fu_2384_p3;
wire  signed [31:0] a_row_6_1_fu_2391_p3;
wire   [31:0] grp_fu_1970_p2;
reg   [31:0] tmp_2_1_reg_3865;
wire   [31:0] b_copy_7_q0;
reg  signed [31:0] b_copy_7_load_reg_3870;
wire   [31:0] grp_fu_1975_p2;
reg   [31:0] tmp_2_11_reg_3880;
wire   [31:0] b_copy_18_q0;
reg  signed [31:0] b_copy_18_load_reg_3885;
wire   [31:0] grp_fu_1980_p2;
reg   [31:0] tmp_2_22_reg_3895;
wire   [31:0] b_copy_29_q0;
reg  signed [31:0] b_copy_29_load_reg_3900;
wire   [5:0] j_1_fu_2437_p2;
reg   [5:0] j_1_reg_3910;
wire  signed [31:0] a_row_29_1_fu_2462_p3;
wire  signed [31:0] a_row_18_1_fu_2469_p3;
wire  signed [31:0] a_row_7_1_fu_2476_p3;
wire   [31:0] grp_fu_2061_p2;
reg   [31:0] tmp_2_2_reg_3940;
wire   [31:0] b_copy_8_q0;
reg  signed [31:0] b_copy_8_load_reg_3945;
wire   [31:0] grp_fu_2066_p2;
reg   [31:0] tmp_2_12_reg_3955;
wire   [31:0] b_copy_19_q0;
reg  signed [31:0] b_copy_19_load_reg_3960;
wire   [31:0] grp_fu_2071_p2;
reg   [31:0] tmp_2_23_reg_3970;
wire   [31:0] b_copy_30_q0;
reg  signed [31:0] b_copy_30_load_reg_3975;
wire   [31:0] tmp4_fu_2513_p2;
reg   [31:0] tmp4_reg_3985;
wire   [31:0] tmp23_fu_2517_p2;
reg   [31:0] tmp23_reg_3990;
wire  signed [31:0] a_row_30_1_fu_2541_p3;
wire  signed [31:0] a_row_19_1_fu_2548_p3;
wire  signed [31:0] a_row_8_1_fu_2555_p3;
wire   [31:0] grp_fu_2158_p2;
reg   [31:0] tmp_2_3_reg_4020;
wire   [31:0] b_copy_9_q0;
reg  signed [31:0] b_copy_9_load_reg_4025;
wire   [31:0] grp_fu_2163_p2;
reg   [31:0] tmp_2_13_reg_4035;
wire   [31:0] b_copy_20_q0;
reg  signed [31:0] b_copy_20_load_reg_4040;
wire   [31:0] grp_fu_2168_p2;
reg   [31:0] tmp_2_24_reg_4050;
wire   [31:0] b_copy_31_q0;
reg  signed [31:0] b_copy_31_load_reg_4055;
wire   [31:0] tmp14_fu_2592_p2;
reg   [31:0] tmp14_reg_4060;
wire  signed [31:0] a_row_31_1_fu_2622_p3;
wire  signed [31:0] a_row_21_1_fu_2628_p3;
reg  signed [31:0] a_row_21_1_reg_4070;
wire  signed [31:0] a_row_20_1_fu_2635_p3;
wire  signed [31:0] a_row_10_1_fu_2642_p3;
reg  signed [31:0] a_row_10_1_reg_4080;
wire  signed [31:0] a_row_9_1_fu_2649_p3;
wire   [11:0] tmp_39_fu_2684_p2;
reg   [11:0] tmp_39_reg_4090;
wire   [31:0] grp_fu_2249_p2;
reg   [31:0] tmp_2_4_reg_4095;
wire   [31:0] b_copy_10_q0;
reg  signed [31:0] b_copy_10_load_reg_4100;
wire   [31:0] grp_fu_2254_p2;
reg   [31:0] tmp_2_14_reg_4105;
wire   [31:0] b_copy_21_q0;
reg  signed [31:0] b_copy_21_load_reg_4110;
wire   [31:0] grp_fu_2259_p2;
reg   [31:0] tmp_2_25_reg_4115;
wire   [31:0] tmp3_fu_2709_p2;
reg   [31:0] tmp3_reg_4120;
wire   [31:0] tmp26_fu_2714_p2;
reg   [31:0] tmp26_reg_4125;
wire   [31:0] grp_fu_2342_p2;
reg   [31:0] tmp_2_5_reg_4130;
wire   [31:0] grp_fu_2347_p2;
reg   [31:0] tmp_2_15_reg_4135;
wire   [31:0] grp_fu_2352_p2;
reg   [31:0] tmp_2_26_reg_4140;
wire   [31:0] tmp13_fu_2730_p2;
reg   [31:0] tmp13_reg_4145;
wire   [31:0] grp_fu_2422_p2;
reg   [31:0] tmp_2_6_reg_4150;
wire   [31:0] grp_fu_2427_p2;
reg   [31:0] tmp_2_16_reg_4155;
wire   [31:0] grp_fu_2432_p2;
reg   [31:0] tmp_2_27_reg_4160;
wire   [31:0] tmp7_fu_2735_p2;
reg   [31:0] tmp7_reg_4165;
wire   [31:0] tmp25_fu_2743_p2;
reg   [31:0] tmp25_reg_4170;
wire   [31:0] grp_fu_2498_p2;
reg   [31:0] tmp_2_7_reg_4175;
wire   [31:0] grp_fu_2503_p2;
reg   [31:0] tmp_2_17_reg_4180;
wire   [31:0] grp_fu_2508_p2;
reg   [31:0] tmp_2_28_reg_4185;
wire   [31:0] tmp19_fu_2748_p2;
reg   [31:0] tmp19_reg_4190;
wire   [31:0] grp_fu_2577_p2;
reg   [31:0] tmp_2_8_reg_4195;
wire   [31:0] grp_fu_2582_p2;
reg   [31:0] tmp_2_18_reg_4200;
wire   [31:0] grp_fu_2587_p2;
reg   [31:0] tmp_2_29_reg_4205;
wire   [31:0] tmp2_fu_2761_p2;
reg   [31:0] tmp2_reg_4210;
wire   [31:0] tmp29_fu_2766_p2;
reg   [31:0] tmp29_reg_4215;
wire   [31:0] grp_fu_2690_p2;
reg   [31:0] tmp_2_9_reg_4220;
wire   [31:0] grp_fu_2695_p2;
reg   [31:0] tmp_2_19_reg_4225;
wire   [31:0] grp_fu_2700_p2;
reg   [31:0] tmp_2_30_reg_4230;
wire   [31:0] tmp18_fu_2774_p2;
reg   [31:0] tmp18_reg_4235;
wire   [31:0] grp_fu_2718_p2;
reg   [31:0] tmp_2_s_reg_4240;
wire   [31:0] grp_fu_2722_p2;
reg   [31:0] tmp_2_20_reg_4245;
wire   [31:0] tmp11_fu_2779_p2;
reg   [31:0] tmp11_reg_4250;
wire   [31:0] tmp24_fu_2792_p2;
reg   [31:0] tmp24_reg_4255;
wire   [31:0] tmp1_fu_2811_p2;
reg   [31:0] tmp1_reg_4260;
wire   [31:0] tmp17_fu_2825_p2;
reg   [31:0] tmp17_reg_4265;
reg   [4:0] b_copy_0_address0;
reg    b_copy_0_ce0;
reg    b_copy_0_we0;
reg   [4:0] b_copy_1_address0;
reg    b_copy_1_ce0;
reg    b_copy_1_we0;
reg   [4:0] b_copy_2_address0;
reg    b_copy_2_ce0;
reg    b_copy_2_we0;
reg   [4:0] b_copy_3_address0;
reg    b_copy_3_ce0;
reg    b_copy_3_we0;
reg   [4:0] b_copy_4_address0;
reg    b_copy_4_ce0;
reg    b_copy_4_we0;
reg   [4:0] b_copy_5_address0;
reg    b_copy_5_ce0;
reg    b_copy_5_we0;
reg   [4:0] b_copy_6_address0;
reg    b_copy_6_ce0;
reg    b_copy_6_we0;
reg   [4:0] b_copy_7_address0;
reg    b_copy_7_ce0;
reg    b_copy_7_we0;
reg   [4:0] b_copy_8_address0;
reg    b_copy_8_ce0;
reg    b_copy_8_we0;
reg   [4:0] b_copy_9_address0;
reg    b_copy_9_ce0;
reg    b_copy_9_we0;
reg   [4:0] b_copy_10_address0;
reg    b_copy_10_ce0;
reg    b_copy_10_we0;
reg   [4:0] b_copy_11_address0;
reg    b_copy_11_ce0;
reg    b_copy_11_we0;
reg   [4:0] b_copy_12_address0;
reg    b_copy_12_ce0;
reg    b_copy_12_we0;
reg   [4:0] b_copy_13_address0;
reg    b_copy_13_ce0;
reg    b_copy_13_we0;
reg   [4:0] b_copy_14_address0;
reg    b_copy_14_ce0;
reg    b_copy_14_we0;
reg   [4:0] b_copy_15_address0;
reg    b_copy_15_ce0;
reg    b_copy_15_we0;
reg   [4:0] b_copy_16_address0;
reg    b_copy_16_ce0;
reg    b_copy_16_we0;
reg   [4:0] b_copy_17_address0;
reg    b_copy_17_ce0;
reg    b_copy_17_we0;
reg   [4:0] b_copy_18_address0;
reg    b_copy_18_ce0;
reg    b_copy_18_we0;
reg   [4:0] b_copy_19_address0;
reg    b_copy_19_ce0;
reg    b_copy_19_we0;
reg   [4:0] b_copy_20_address0;
reg    b_copy_20_ce0;
reg    b_copy_20_we0;
reg   [4:0] b_copy_21_address0;
reg    b_copy_21_ce0;
reg    b_copy_21_we0;
reg   [4:0] b_copy_22_address0;
reg    b_copy_22_ce0;
reg    b_copy_22_we0;
reg   [4:0] b_copy_23_address0;
reg    b_copy_23_ce0;
reg    b_copy_23_we0;
reg   [4:0] b_copy_24_address0;
reg    b_copy_24_ce0;
reg    b_copy_24_we0;
reg   [4:0] b_copy_25_address0;
reg    b_copy_25_ce0;
reg    b_copy_25_we0;
reg   [4:0] b_copy_26_address0;
reg    b_copy_26_ce0;
reg    b_copy_26_we0;
reg   [4:0] b_copy_27_address0;
reg    b_copy_27_ce0;
reg    b_copy_27_we0;
reg   [4:0] b_copy_28_address0;
reg    b_copy_28_ce0;
reg    b_copy_28_we0;
reg   [4:0] b_copy_29_address0;
reg    b_copy_29_ce0;
reg    b_copy_29_we0;
reg   [4:0] b_copy_30_address0;
reg    b_copy_30_ce0;
reg    b_copy_30_we0;
reg   [4:0] b_copy_31_address0;
reg    b_copy_31_ce0;
reg    b_copy_31_we0;
reg   [10:0] indvar_flatten_phi_fu_1542_p4;
reg   [5:0] i_phi_fu_1553_p4;
reg   [5:0] j_phi_fu_1564_p4;
wire   [63:0] tmp_18_cast_fu_1681_p1;
wire   [63:0] tmp_19_cast_fu_1707_p1;
wire   [63:0] tmp_30_cast_fu_1721_p1;
wire  signed [63:0] tmp_1_cast_fu_1728_p1;
wire  signed [63:0] tmp_20_cast_fu_1738_p1;
wire   [63:0] tmp_30_fu_1743_p3;
wire  signed [63:0] tmp_4_cast_fu_1764_p1;
wire  signed [63:0] tmp_21_cast_fu_1775_p1;
wire   [63:0] tmp_32_cast_fu_1794_p1;
wire  signed [63:0] tmp_5_cast_fu_1815_p1;
wire  signed [63:0] tmp_22_cast_fu_1826_p1;
wire   [63:0] tmp_32_fu_1867_p3;
wire  signed [63:0] tmp_7_cast_fu_1906_p1;
wire  signed [63:0] tmp_23_cast_fu_1917_p1;
wire   [63:0] tmp_34_cast_fu_1963_p1;
wire  signed [63:0] tmp_8_cast_fu_1999_p1;
wire  signed [63:0] tmp_24_cast_fu_2010_p1;
wire   [63:0] tmp_34_fu_2051_p3;
wire  signed [63:0] tmp_10_cast_fu_2090_p1;
wire  signed [63:0] tmp_25_cast_fu_2101_p1;
wire   [63:0] tmp_36_cast_fu_2151_p1;
wire  signed [63:0] tmp_11_cast_fu_2187_p1;
wire  signed [63:0] tmp_26_cast_fu_2198_p1;
wire   [63:0] tmp_36_fu_2239_p3;
wire  signed [63:0] tmp_12_cast_fu_2278_p1;
wire  signed [63:0] tmp_27_cast_fu_2289_p1;
wire   [63:0] tmp_38_cast_fu_2335_p1;
wire  signed [63:0] tmp_13_cast_fu_2371_p1;
wire   [63:0] tmp_38_fu_2413_p3;
wire  signed [63:0] tmp_14_cast_fu_2456_p1;
wire  signed [63:0] tmp_15_cast_fu_2535_p1;
wire   [63:0] tmp_40_cast_fu_2830_p1;
reg   [31:0] a_row_0_2_fu_126;
reg   [31:0] a_row_1_2_fu_130;
reg   [31:0] a_row_2_2_fu_134;
reg   [31:0] a_row_3_2_fu_138;
reg   [31:0] a_row_4_2_fu_142;
reg   [31:0] a_row_5_2_fu_146;
reg   [31:0] a_row_6_2_fu_150;
reg   [31:0] a_row_7_2_fu_154;
reg   [31:0] a_row_8_2_fu_158;
reg   [31:0] a_row_9_2_fu_162;
reg   [31:0] a_row_10_2_fu_166;
reg   [31:0] a_row_11_2_fu_170;
reg   [31:0] a_row_12_2_fu_174;
reg   [31:0] a_row_13_2_fu_178;
reg   [31:0] a_row_14_2_fu_182;
reg   [31:0] a_row_15_2_fu_186;
reg   [31:0] a_row_16_2_fu_190;
reg   [31:0] a_row_17_2_fu_194;
reg   [31:0] a_row_18_2_fu_198;
reg   [31:0] a_row_19_2_fu_202;
reg   [31:0] a_row_20_2_fu_206;
reg   [31:0] a_row_21_2_fu_210;
reg   [31:0] a_row_22_2_fu_214;
reg   [31:0] a_row_23_2_fu_218;
reg   [31:0] a_row_24_2_fu_222;
reg   [31:0] a_row_25_2_fu_226;
reg   [31:0] a_row_26_2_fu_230;
reg   [31:0] a_row_27_2_fu_234;
reg   [31:0] a_row_28_2_fu_238;
reg   [31:0] a_row_29_2_fu_242;
reg   [31:0] a_row_30_2_fu_246;
reg   [31:0] a_row_31_2_fu_250;
reg   [31:0] a_2_Addr_A_orig;
reg   [31:0] b_0_Addr_A_orig;
reg   [31:0] b_1_Addr_A_orig;
reg   [31:0] b_2_Addr_A_orig;
reg   [31:0] a_0_Addr_A_orig;
reg   [31:0] a_1_Addr_A_orig;
wire   [31:0] c_Addr_A_orig;
wire   [0:0] exitcond_fu_1609_p2;
wire   [5:0] i_1_fu_1603_p2;
wire   [0:0] tmp_mid1_fu_1623_p2;
wire   [0:0] tmp_fu_1629_p2;
wire   [8:0] tmp_16_fu_1651_p3;
wire   [6:0] tmp_17_fu_1663_p3;
wire   [9:0] p_shl1_cast_fu_1671_p1;
wire   [9:0] p_shl_cast_fu_1659_p1;
wire   [5:0] tmp_1_fu_1696_p0;
wire   [9:0] tmp_19_fu_1702_p2;
wire   [6:0] tmp_6_cast_fu_1712_p1;
wire   [6:0] tmp_29_fu_1715_p2;
wire   [9:0] tmp_20_fu_1733_p2;
wire   [9:0] tmp_4_fu_1759_p2;
wire   [9:0] tmp_21_fu_1770_p2;
wire   [7:0] tmp_31_fu_1788_p2;
wire   [9:0] tmp_5_fu_1810_p2;
wire   [9:0] tmp_22_fu_1821_p2;
wire  signed [31:0] grp_fu_1877_p0;
wire  signed [31:0] grp_fu_1882_p0;
wire  signed [31:0] grp_fu_1887_p0;
wire   [9:0] tmp_7_fu_1901_p2;
wire   [9:0] tmp_23_fu_1912_p2;
wire   [7:0] tmp_33_fu_1958_p2;
wire  signed [31:0] grp_fu_1970_p0;
wire  signed [31:0] grp_fu_1975_p0;
wire  signed [31:0] grp_fu_1980_p0;
wire   [9:0] tmp_8_fu_1994_p2;
wire   [9:0] tmp_24_fu_2005_p2;
wire  signed [31:0] grp_fu_2061_p0;
wire  signed [31:0] grp_fu_2066_p0;
wire  signed [31:0] grp_fu_2071_p0;
wire   [9:0] tmp_10_fu_2085_p2;
wire   [9:0] tmp_25_fu_2096_p2;
wire   [8:0] tmp_35_fu_2145_p2;
wire  signed [31:0] grp_fu_2158_p0;
wire  signed [31:0] grp_fu_2163_p0;
wire  signed [31:0] grp_fu_2168_p0;
wire   [9:0] tmp_11_fu_2182_p2;
wire   [9:0] tmp_26_fu_2193_p2;
wire  signed [31:0] grp_fu_2249_p0;
wire  signed [31:0] grp_fu_2254_p0;
wire  signed [31:0] grp_fu_2259_p0;
wire   [9:0] tmp_12_fu_2273_p2;
wire   [9:0] tmp_27_fu_2284_p2;
wire   [8:0] tmp_37_fu_2330_p2;
wire  signed [31:0] grp_fu_2342_p0;
wire  signed [31:0] grp_fu_2347_p0;
wire  signed [31:0] grp_fu_2352_p0;
wire   [9:0] tmp_13_fu_2366_p2;
wire  signed [31:0] grp_fu_2422_p0;
wire  signed [31:0] grp_fu_2427_p0;
wire  signed [31:0] grp_fu_2432_p0;
wire   [9:0] tmp_14_fu_2451_p2;
wire  signed [31:0] grp_fu_2498_p0;
wire  signed [31:0] grp_fu_2503_p0;
wire  signed [31:0] grp_fu_2508_p0;
wire   [9:0] tmp_15_fu_2530_p2;
wire  signed [31:0] grp_fu_2577_p0;
wire  signed [31:0] grp_fu_2582_p0;
wire  signed [31:0] grp_fu_2587_p0;
wire   [10:0] tmp_28_fu_2611_p3;
wire   [11:0] tmp_29_cast_fu_2618_p1;
wire   [11:0] tmp_9_cast_fu_2681_p1;
wire  signed [31:0] grp_fu_2690_p0;
wire  signed [31:0] grp_fu_2695_p0;
wire  signed [31:0] grp_fu_2700_p0;
wire   [31:0] tmp5_fu_2705_p2;
wire   [31:0] tmp15_fu_2726_p2;
wire   [31:0] tmp27_fu_2739_p2;
wire   [31:0] tmp8_fu_2752_p2;
wire   [31:0] tmp6_fu_2756_p2;
wire   [31:0] tmp20_fu_2770_p2;
wire   [31:0] tmp30_fu_2783_p2;
wire   [31:0] tmp28_fu_2787_p2;
wire   [31:0] tmp12_fu_2797_p2;
wire   [31:0] tmp10_fu_2801_p2;
wire   [31:0] tmp9_fu_2806_p2;
wire   [31:0] tmp22_fu_2816_p2;
wire   [31:0] tmp21_fu_2820_p2;
wire   [31:0] tmp16_fu_2834_p2;
wire   [0:0] ap_CS_fsm_state24;
reg   [12:0] ap_NS_fsm;
wire   [9:0] tmp_1_fu_1696_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 13'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_0_address0),
    .ce0(b_copy_0_ce0),
    .we0(b_copy_0_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_0_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_1_address0),
    .ce0(b_copy_1_ce0),
    .we0(b_copy_1_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_1_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_2_address0),
    .ce0(b_copy_2_ce0),
    .we0(b_copy_2_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_2_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_3_address0),
    .ce0(b_copy_3_ce0),
    .we0(b_copy_3_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_3_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_4_address0),
    .ce0(b_copy_4_ce0),
    .we0(b_copy_4_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_4_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_5_address0),
    .ce0(b_copy_5_ce0),
    .we0(b_copy_5_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_5_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_6_address0),
    .ce0(b_copy_6_ce0),
    .we0(b_copy_6_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_6_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_7_address0),
    .ce0(b_copy_7_ce0),
    .we0(b_copy_7_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_7_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_8_address0),
    .ce0(b_copy_8_ce0),
    .we0(b_copy_8_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_8_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_9_address0),
    .ce0(b_copy_9_ce0),
    .we0(b_copy_9_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_9_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_10_address0),
    .ce0(b_copy_10_ce0),
    .we0(b_copy_10_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_10_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_11_address0),
    .ce0(b_copy_11_ce0),
    .we0(b_copy_11_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_11_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_12_address0),
    .ce0(b_copy_12_ce0),
    .we0(b_copy_12_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_12_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_13_address0),
    .ce0(b_copy_13_ce0),
    .we0(b_copy_13_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_13_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_14_address0),
    .ce0(b_copy_14_ce0),
    .we0(b_copy_14_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_14_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_15_address0),
    .ce0(b_copy_15_ce0),
    .we0(b_copy_15_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_15_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_16_address0),
    .ce0(b_copy_16_ce0),
    .we0(b_copy_16_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_16_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_17_address0),
    .ce0(b_copy_17_ce0),
    .we0(b_copy_17_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_17_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_18_address0),
    .ce0(b_copy_18_ce0),
    .we0(b_copy_18_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_18_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_19_address0),
    .ce0(b_copy_19_ce0),
    .we0(b_copy_19_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_19_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_20_address0),
    .ce0(b_copy_20_ce0),
    .we0(b_copy_20_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_20_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_21_address0),
    .ce0(b_copy_21_ce0),
    .we0(b_copy_21_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_21_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_22_address0),
    .ce0(b_copy_22_ce0),
    .we0(b_copy_22_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_22_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_23_address0),
    .ce0(b_copy_23_ce0),
    .we0(b_copy_23_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_23_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_24_address0),
    .ce0(b_copy_24_ce0),
    .we0(b_copy_24_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_24_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_25_address0),
    .ce0(b_copy_25_ce0),
    .we0(b_copy_25_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_25_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_26_address0),
    .ce0(b_copy_26_ce0),
    .we0(b_copy_26_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_26_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_27_address0),
    .ce0(b_copy_27_ce0),
    .we0(b_copy_27_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_27_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_28_address0),
    .ce0(b_copy_28_ce0),
    .we0(b_copy_28_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_28_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_29_address0),
    .ce0(b_copy_29_ce0),
    .we0(b_copy_29_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_29_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_30_address0),
    .ce0(b_copy_30_ce0),
    .we0(b_copy_30_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_30_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
b_copy_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_31_address0),
    .ce0(b_copy_31_ce0),
    .we0(b_copy_31_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_31_q0)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1877_p0),
    .din1(b_copy_0_load_reg_3325),
    .ce(1'b1),
    .dout(grp_fu_1877_p2)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1882_p0),
    .din1(b_copy_11_load_reg_3335),
    .ce(1'b1),
    .dout(grp_fu_1882_p2)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1887_p0),
    .din1(b_copy_22_load_reg_3345),
    .ce(1'b1),
    .dout(grp_fu_1887_p2)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1970_p0),
    .din1(b_copy_1_load_reg_3400),
    .ce(1'b1),
    .dout(grp_fu_1970_p2)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1975_p0),
    .din1(b_copy_12_load_reg_3410),
    .ce(1'b1),
    .dout(grp_fu_1975_p2)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1980_p0),
    .din1(b_copy_23_load_reg_3420),
    .ce(1'b1),
    .dout(grp_fu_1980_p2)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2061_p0),
    .din1(b_copy_2_load_reg_3475),
    .ce(1'b1),
    .dout(grp_fu_2061_p2)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2066_p0),
    .din1(b_copy_13_load_reg_3485),
    .ce(1'b1),
    .dout(grp_fu_2066_p2)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2071_p0),
    .din1(b_copy_24_load_reg_3495),
    .ce(1'b1),
    .dout(grp_fu_2071_p2)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2158_p0),
    .din1(b_copy_3_load_reg_3550),
    .ce(1'b1),
    .dout(grp_fu_2158_p2)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2163_p0),
    .din1(b_copy_14_load_reg_3560),
    .ce(1'b1),
    .dout(grp_fu_2163_p2)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2168_p0),
    .din1(b_copy_25_load_reg_3570),
    .ce(1'b1),
    .dout(grp_fu_2168_p2)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2249_p0),
    .din1(b_copy_4_load_reg_3630),
    .ce(1'b1),
    .dout(grp_fu_2249_p2)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2254_p0),
    .din1(b_copy_15_load_reg_3640),
    .ce(1'b1),
    .dout(grp_fu_2254_p2)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2259_p0),
    .din1(b_copy_26_load_reg_3650),
    .ce(1'b1),
    .dout(grp_fu_2259_p2)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2342_p0),
    .din1(b_copy_5_load_reg_3705),
    .ce(1'b1),
    .dout(grp_fu_2342_p2)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2347_p0),
    .din1(b_copy_16_load_reg_3715),
    .ce(1'b1),
    .dout(grp_fu_2347_p2)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2352_p0),
    .din1(b_copy_27_load_reg_3725),
    .ce(1'b1),
    .dout(grp_fu_2352_p2)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2422_p0),
    .din1(b_copy_6_load_reg_3785),
    .ce(1'b1),
    .dout(grp_fu_2422_p2)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2427_p0),
    .din1(b_copy_17_load_reg_3800),
    .ce(1'b1),
    .dout(grp_fu_2427_p2)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2432_p0),
    .din1(b_copy_28_load_reg_3815),
    .ce(1'b1),
    .dout(grp_fu_2432_p2)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2498_p0),
    .din1(b_copy_7_load_reg_3870),
    .ce(1'b1),
    .dout(grp_fu_2498_p2)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2503_p0),
    .din1(b_copy_18_load_reg_3885),
    .ce(1'b1),
    .dout(grp_fu_2503_p2)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2508_p0),
    .din1(b_copy_29_load_reg_3900),
    .ce(1'b1),
    .dout(grp_fu_2508_p2)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2577_p0),
    .din1(b_copy_8_load_reg_3945),
    .ce(1'b1),
    .dout(grp_fu_2577_p2)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2582_p0),
    .din1(b_copy_19_load_reg_3960),
    .ce(1'b1),
    .dout(grp_fu_2582_p2)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2587_p0),
    .din1(b_copy_30_load_reg_3975),
    .ce(1'b1),
    .dout(grp_fu_2587_p2)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2690_p0),
    .din1(b_copy_9_load_reg_4025),
    .ce(1'b1),
    .dout(grp_fu_2690_p2)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2695_p0),
    .din1(b_copy_20_load_reg_4040),
    .ce(1'b1),
    .dout(grp_fu_2695_p2)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2700_p0),
    .din1(b_copy_31_load_reg_4055),
    .ce(1'b1),
    .dout(grp_fu_2700_p2)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_row_10_1_reg_4080),
    .din1(b_copy_10_load_reg_4100),
    .ce(1'b1),
    .dout(grp_fu_2718_p2)
);

matmul_hw_mul_32sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_mul_32sdEe_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_row_21_1_reg_4070),
    .din1(b_copy_21_load_reg_4110),
    .ce(1'b1),
    .dout(grp_fu_2722_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == exitcond_flatten_fu_1591_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & ~(exitcond_flatten_reg_3036 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_reg_1549 <= tmp_1_mid2_v_reg_3065;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_1549 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_reg_1538 <= indvar_flatten_next_reg_3040;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_1538 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_reg_1560 <= j_1_reg_3910;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        j_reg_1560 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        a_row_0_2_fu_126 <= a_row_0_1_fu_1845_p3;
        a_row_11_2_fu_170 <= a_row_11_1_fu_1838_p3;
        a_row_22_2_fu_214 <= a_row_22_1_fu_1831_p3;
        b_copy_12_load_reg_3410 <= b_copy_12_q0;
        b_copy_1_load_reg_3400 <= b_copy_1_q0;
        b_copy_23_load_reg_3420 <= b_copy_23_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3036))) begin
        a_row_10_1_reg_4080 <= a_row_10_1_fu_2642_p3;
        a_row_21_1_reg_4070 <= a_row_21_1_fu_2628_p3;
        tmp26_reg_4125 <= tmp26_fu_2714_p2;
        tmp3_reg_4120 <= tmp3_fu_2709_p2;
        tmp_2_14_reg_4105 <= grp_fu_2254_p2;
        tmp_2_25_reg_4115 <= grp_fu_2259_p2;
        tmp_2_4_reg_4095 <= grp_fu_2249_p2;
        tmp_39_reg_4090 <= tmp_39_fu_2684_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3036))) begin
        a_row_10_2_fu_166 <= a_row_10_1_fu_2642_p3;
        a_row_20_2_fu_206 <= a_row_20_1_fu_2635_p3;
        a_row_21_2_fu_210 <= a_row_21_1_fu_2628_p3;
        a_row_31_2_fu_250 <= a_row_31_1_fu_2622_p3;
        a_row_9_2_fu_162 <= a_row_9_1_fu_2649_p3;
        b_copy_10_load_reg_4100 <= b_copy_10_q0;
        b_copy_21_load_reg_4110 <= b_copy_21_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        a_row_12_2_fu_174 <= a_row_12_1_fu_1929_p3;
        a_row_1_2_fu_130 <= a_row_1_1_fu_1936_p3;
        a_row_23_2_fu_218 <= a_row_23_1_fu_1922_p3;
        b_copy_13_load_reg_3485 <= b_copy_13_q0;
        b_copy_24_load_reg_3495 <= b_copy_24_q0;
        b_copy_2_load_reg_3475 <= b_copy_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        a_row_13_2_fu_178 <= a_row_13_1_fu_2022_p3;
        a_row_24_2_fu_222 <= a_row_24_1_fu_2015_p3;
        a_row_2_2_fu_134 <= a_row_2_1_fu_2029_p3;
        b_copy_14_load_reg_3560 <= b_copy_14_q0;
        b_copy_25_load_reg_3570 <= b_copy_25_q0;
        b_copy_3_load_reg_3550 <= b_copy_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        a_row_14_2_fu_182 <= a_row_14_1_fu_2113_p3;
        a_row_25_2_fu_226 <= a_row_25_1_fu_2106_p3;
        a_row_3_2_fu_138 <= a_row_3_1_fu_2120_p3;
        b_copy_15_load_reg_3640 <= b_copy_15_q0;
        b_copy_26_load_reg_3650 <= b_copy_26_q0;
        b_copy_4_load_reg_3630 <= b_copy_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        a_row_15_2_fu_186 <= a_row_15_1_fu_2210_p3;
        a_row_26_2_fu_230 <= a_row_26_1_fu_2203_p3;
        a_row_4_2_fu_142 <= a_row_4_1_fu_2217_p3;
        b_copy_16_load_reg_3715 <= b_copy_16_q0;
        b_copy_27_load_reg_3725 <= b_copy_27_q0;
        b_copy_5_load_reg_3705 <= b_copy_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        a_row_16_2_fu_190 <= a_row_16_1_fu_2301_p3;
        a_row_27_2_fu_234 <= a_row_27_1_fu_2294_p3;
        a_row_5_2_fu_146 <= a_row_5_1_fu_2308_p3;
        b_copy_17_load_reg_3800 <= b_copy_17_q0;
        b_copy_28_load_reg_3815 <= b_copy_28_q0;
        b_copy_6_load_reg_3785 <= b_copy_6_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        a_row_17_2_fu_194 <= a_row_17_1_fu_2384_p3;
        a_row_28_2_fu_238 <= a_row_28_1_fu_2377_p3;
        a_row_6_2_fu_150 <= a_row_6_1_fu_2391_p3;
        b_copy_18_load_reg_3885 <= b_copy_18_q0;
        b_copy_29_load_reg_3900 <= b_copy_29_q0;
        b_copy_7_load_reg_3870 <= b_copy_7_q0;
        j_1_reg_3910 <= j_1_fu_2437_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        a_row_18_2_fu_198 <= a_row_18_1_fu_2469_p3;
        a_row_29_2_fu_242 <= a_row_29_1_fu_2462_p3;
        a_row_7_2_fu_154 <= a_row_7_1_fu_2476_p3;
        b_copy_19_load_reg_3960 <= b_copy_19_q0;
        b_copy_30_load_reg_3975 <= b_copy_30_q0;
        b_copy_8_load_reg_3945 <= b_copy_8_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3036))) begin
        a_row_19_2_fu_202 <= a_row_19_1_fu_2548_p3;
        a_row_30_2_fu_246 <= a_row_30_1_fu_2541_p3;
        a_row_8_2_fu_158 <= a_row_8_1_fu_2555_p3;
        b_copy_20_load_reg_4040 <= b_copy_20_q0;
        b_copy_31_load_reg_4055 <= b_copy_31_q0;
        b_copy_9_load_reg_4025 <= b_copy_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & ~(1'b0 == tmp_3_reg_3269) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        a_row_31_reg_3835 <= a_2_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3036 <= exitcond_flatten_reg_3036;
        ap_pipeline_reg_pp0_iter1_j_mid2_reg_3045 <= j_mid2_reg_3045;
        ap_pipeline_reg_pp0_iter1_tmp_1_mid2_v_reg_3065 <= tmp_1_mid2_v_reg_3065;
        exitcond_flatten_reg_3036 <= exitcond_flatten_fu_1591_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        b_copy_0_load_reg_3325 <= b_copy_0_q0;
        b_copy_11_load_reg_3335 <= b_copy_11_q0;
        b_copy_22_load_reg_3345 <= b_copy_22_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_next_reg_3040 <= indvar_flatten_next_fu_1597_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_1591_p2))) begin
        j_mid2_reg_3045 <= j_mid2_fu_1615_p3;
        tmp_18_reg_3072[9 : 1] <= tmp_18_fu_1675_p2[9 : 1];
        tmp_mid2_reg_3061 <= tmp_mid2_fu_1635_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & ~(1'b0 == tmp_3_reg_3269)))) begin
        reg_1571 <= a_2_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & ~(1'b0 == tmp_3_reg_3269) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & ~(1'b0 == tmp_3_reg_3269) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        reg_1575 <= a_2_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & ~(1'b0 == tmp_3_reg_3269)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & ~(1'b0 == tmp_3_reg_3269) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & ~(1'b0 == tmp_3_reg_3269) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & ~(1'b0 == tmp_3_reg_3269) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & ~(1'b0 == tmp_3_reg_3269) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & ~(1'b0 == tmp_3_reg_3269) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((exitcond_flatten_reg_3036 == 1'b0) & ~(1'b0 == tmp_3_reg_3269) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & ~(1'b0 == tmp_3_reg_3269) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3036)))) begin
        reg_1579 <= a_0_Dout_A;
        reg_1583 <= a_1_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & ~(1'b0 == tmp_3_reg_3269) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & ~(1'b0 == tmp_3_reg_3269) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_1587 <= a_2_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3036))) begin
        tmp11_reg_4250 <= tmp11_fu_2779_p2;
        tmp24_reg_4255 <= tmp24_fu_2792_p2;
        tmp_2_20_reg_4245 <= grp_fu_2722_p2;
        tmp_2_s_reg_4240 <= grp_fu_2718_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3036))) begin
        tmp13_reg_4145 <= tmp13_fu_2730_p2;
        tmp_2_15_reg_4135 <= grp_fu_2347_p2;
        tmp_2_26_reg_4140 <= grp_fu_2352_p2;
        tmp_2_5_reg_4130 <= grp_fu_2342_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3036))) begin
        tmp14_reg_4060 <= tmp14_fu_2592_p2;
        tmp_2_13_reg_4035 <= grp_fu_2163_p2;
        tmp_2_24_reg_4050 <= grp_fu_2168_p2;
        tmp_2_3_reg_4020 <= grp_fu_2158_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3036))) begin
        tmp17_reg_4265 <= tmp17_fu_2825_p2;
        tmp1_reg_4260 <= tmp1_fu_2811_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3036))) begin
        tmp18_reg_4235 <= tmp18_fu_2774_p2;
        tmp_2_19_reg_4225 <= grp_fu_2695_p2;
        tmp_2_30_reg_4230 <= grp_fu_2700_p2;
        tmp_2_9_reg_4220 <= grp_fu_2690_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3036))) begin
        tmp19_reg_4190 <= tmp19_fu_2748_p2;
        tmp_2_17_reg_4180 <= grp_fu_2503_p2;
        tmp_2_28_reg_4185 <= grp_fu_2508_p2;
        tmp_2_7_reg_4175 <= grp_fu_2498_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp23_reg_3990 <= tmp23_fu_2517_p2;
        tmp4_reg_3985 <= tmp4_fu_2513_p2;
        tmp_2_12_reg_3955 <= grp_fu_2066_p2;
        tmp_2_23_reg_3970 <= grp_fu_2071_p2;
        tmp_2_2_reg_3940 <= grp_fu_2061_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3036))) begin
        tmp25_reg_4170 <= tmp25_fu_2743_p2;
        tmp7_reg_4165 <= tmp7_fu_2735_p2;
        tmp_2_16_reg_4155 <= grp_fu_2427_p2;
        tmp_2_27_reg_4160 <= grp_fu_2432_p2;
        tmp_2_6_reg_4150 <= grp_fu_2422_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3036))) begin
        tmp29_reg_4215 <= tmp29_fu_2766_p2;
        tmp2_reg_4210 <= tmp2_fu_2761_p2;
        tmp_2_18_reg_4200 <= grp_fu_2582_p2;
        tmp_2_29_reg_4205 <= grp_fu_2587_p2;
        tmp_2_8_reg_4195 <= grp_fu_2577_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_1591_p2))) begin
        tmp_1_mid2_v_reg_3065 <= tmp_1_mid2_v_fu_1643_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_3036 == 1'b0))) begin
        tmp_1_reg_3141 <= tmp_1_fu_1696_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        tmp_2_10_reg_3795 <= grp_fu_1882_p2;
        tmp_2_21_reg_3810 <= grp_fu_1887_p2;
        tmp_s_reg_3780 <= grp_fu_1877_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp_2_11_reg_3880 <= grp_fu_1975_p2;
        tmp_2_1_reg_3865 <= grp_fu_1970_p2;
        tmp_2_22_reg_3895 <= grp_fu_1980_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_3_reg_3269 <= tmp_3_fu_1780_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        tmp_6_cast1_reg_3610[5 : 0] <= tmp_6_cast1_fu_2142_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        tmp_6_cast2_reg_3305[5 : 0] <= tmp_6_cast2_fu_1785_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_1591_p2) & ~(1'b0 == tmp_mid2_fu_1635_p3))) begin
        tmp_6_reg_3090[5 : 0] <= tmp_6_fu_1686_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_9_reg_3206[5 : 0] <= tmp_9_fu_1753_p1[5 : 0];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        a_0_Addr_A_orig = tmp_15_cast_fu_2535_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        a_0_Addr_A_orig = tmp_14_cast_fu_2456_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        a_0_Addr_A_orig = tmp_13_cast_fu_2371_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        a_0_Addr_A_orig = tmp_12_cast_fu_2278_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        a_0_Addr_A_orig = tmp_11_cast_fu_2187_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        a_0_Addr_A_orig = tmp_10_cast_fu_2090_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        a_0_Addr_A_orig = tmp_8_cast_fu_1999_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        a_0_Addr_A_orig = tmp_7_cast_fu_1906_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        a_0_Addr_A_orig = tmp_5_cast_fu_1815_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        a_0_Addr_A_orig = tmp_4_cast_fu_1764_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        a_0_Addr_A_orig = tmp_1_cast_fu_1728_p1;
    end else begin
        a_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        a_0_EN_A = 1'b1;
    end else begin
        a_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        a_1_Addr_A_orig = tmp_15_cast_fu_2535_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        a_1_Addr_A_orig = tmp_14_cast_fu_2456_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        a_1_Addr_A_orig = tmp_13_cast_fu_2371_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        a_1_Addr_A_orig = tmp_12_cast_fu_2278_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        a_1_Addr_A_orig = tmp_11_cast_fu_2187_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        a_1_Addr_A_orig = tmp_10_cast_fu_2090_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        a_1_Addr_A_orig = tmp_8_cast_fu_1999_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        a_1_Addr_A_orig = tmp_7_cast_fu_1906_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        a_1_Addr_A_orig = tmp_5_cast_fu_1815_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        a_1_Addr_A_orig = tmp_4_cast_fu_1764_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        a_1_Addr_A_orig = tmp_1_cast_fu_1728_p1;
    end else begin
        a_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        a_1_EN_A = 1'b1;
    end else begin
        a_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            a_2_Addr_A_orig = tmp_27_cast_fu_2289_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            a_2_Addr_A_orig = tmp_26_cast_fu_2198_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_2_Addr_A_orig = tmp_25_cast_fu_2101_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_2_Addr_A_orig = tmp_24_cast_fu_2010_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_2_Addr_A_orig = tmp_23_cast_fu_1917_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_2_Addr_A_orig = tmp_22_cast_fu_1826_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_2_Addr_A_orig = tmp_21_cast_fu_1775_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_2_Addr_A_orig = tmp_20_cast_fu_1738_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_2_Addr_A_orig = tmp_19_cast_fu_1707_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_2_Addr_A_orig = tmp_18_cast_fu_1681_p1;
        end else begin
            a_2_Addr_A_orig = 'bx;
        end
    end else begin
        a_2_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_2_EN_A = 1'b1;
    end else begin
        a_2_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_0_Addr_A_orig = tmp_38_fu_2413_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_0_Addr_A_orig = tmp_38_cast_fu_2335_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_0_Addr_A_orig = tmp_36_fu_2239_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_0_Addr_A_orig = tmp_36_cast_fu_2151_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_0_Addr_A_orig = tmp_34_fu_2051_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_0_Addr_A_orig = tmp_34_cast_fu_1963_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_0_Addr_A_orig = tmp_32_fu_1867_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_0_Addr_A_orig = tmp_32_cast_fu_1794_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_0_Addr_A_orig = tmp_30_fu_1743_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_0_Addr_A_orig = tmp_30_cast_fu_1721_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_0_Addr_A_orig = tmp_6_fu_1686_p1;
        end else begin
            b_0_Addr_A_orig = 'bx;
        end
    end else begin
        b_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_0_EN_A = 1'b1;
    end else begin
        b_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_1_Addr_A_orig = tmp_38_fu_2413_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_1_Addr_A_orig = tmp_38_cast_fu_2335_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_1_Addr_A_orig = tmp_36_fu_2239_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_1_Addr_A_orig = tmp_36_cast_fu_2151_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_1_Addr_A_orig = tmp_34_fu_2051_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_1_Addr_A_orig = tmp_34_cast_fu_1963_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_1_Addr_A_orig = tmp_32_fu_1867_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_1_Addr_A_orig = tmp_32_cast_fu_1794_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_1_Addr_A_orig = tmp_30_fu_1743_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_1_Addr_A_orig = tmp_30_cast_fu_1721_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_1_Addr_A_orig = tmp_6_fu_1686_p1;
        end else begin
            b_1_Addr_A_orig = 'bx;
        end
    end else begin
        b_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_1_EN_A = 1'b1;
    end else begin
        b_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_2_Addr_A_orig = tmp_38_cast_fu_2335_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_2_Addr_A_orig = tmp_36_fu_2239_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_2_Addr_A_orig = tmp_36_cast_fu_2151_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_2_Addr_A_orig = tmp_34_fu_2051_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_2_Addr_A_orig = tmp_34_cast_fu_1963_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_2_Addr_A_orig = tmp_32_fu_1867_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_2_Addr_A_orig = tmp_32_cast_fu_1794_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_2_Addr_A_orig = tmp_30_fu_1743_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_2_Addr_A_orig = tmp_30_cast_fu_1721_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_2_Addr_A_orig = tmp_6_fu_1686_p1;
        end else begin
            b_2_Addr_A_orig = 'bx;
        end
    end else begin
        b_2_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_2_EN_A = 1'b1;
    end else begin
        b_2_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_0_address0 = tmp_9_fu_1753_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_0_address0 = tmp_6_reg_3090;
        end else begin
            b_copy_0_address0 = 'bx;
        end
    end else begin
        b_copy_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_0_ce0 = 1'b1;
    end else begin
        b_copy_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_0_we0 = 1'b1;
    end else begin
        b_copy_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter1)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_10_address0 = tmp_9_reg_3206;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_copy_10_address0 = tmp_6_reg_3090;
        end else begin
            b_copy_10_address0 = 'bx;
        end
    end else begin
        b_copy_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_10_ce0 = 1'b1;
    end else begin
        b_copy_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_10_we0 = 1'b1;
    end else begin
        b_copy_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_11_address0 = tmp_9_fu_1753_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_11_address0 = tmp_6_reg_3090;
        end else begin
            b_copy_11_address0 = 'bx;
        end
    end else begin
        b_copy_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_11_ce0 = 1'b1;
    end else begin
        b_copy_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_11_we0 = 1'b1;
    end else begin
        b_copy_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_12_address0 = tmp_9_reg_3206;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_12_address0 = tmp_6_reg_3090;
        end else begin
            b_copy_12_address0 = 'bx;
        end
    end else begin
        b_copy_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        b_copy_12_ce0 = 1'b1;
    end else begin
        b_copy_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_12_we0 = 1'b1;
    end else begin
        b_copy_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_13_address0 = tmp_9_reg_3206;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_13_address0 = tmp_6_reg_3090;
        end else begin
            b_copy_13_address0 = 'bx;
        end
    end else begin
        b_copy_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        b_copy_13_ce0 = 1'b1;
    end else begin
        b_copy_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_13_we0 = 1'b1;
    end else begin
        b_copy_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_14_address0 = tmp_9_reg_3206;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_14_address0 = tmp_6_reg_3090;
        end else begin
            b_copy_14_address0 = 'bx;
        end
    end else begin
        b_copy_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        b_copy_14_ce0 = 1'b1;
    end else begin
        b_copy_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_14_we0 = 1'b1;
    end else begin
        b_copy_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_15_address0 = tmp_9_reg_3206;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_15_address0 = tmp_6_reg_3090;
        end else begin
            b_copy_15_address0 = 'bx;
        end
    end else begin
        b_copy_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_15_ce0 = 1'b1;
    end else begin
        b_copy_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_15_we0 = 1'b1;
    end else begin
        b_copy_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_copy_16_address0 = tmp_9_reg_3206;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_16_address0 = tmp_6_reg_3090;
        end else begin
            b_copy_16_address0 = 'bx;
        end
    end else begin
        b_copy_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_16_ce0 = 1'b1;
    end else begin
        b_copy_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_16_we0 = 1'b1;
    end else begin
        b_copy_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_copy_17_address0 = tmp_9_reg_3206;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_copy_17_address0 = tmp_6_reg_3090;
        end else begin
            b_copy_17_address0 = 'bx;
        end
    end else begin
        b_copy_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        b_copy_17_ce0 = 1'b1;
    end else begin
        b_copy_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_17_we0 = 1'b1;
    end else begin
        b_copy_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_copy_18_address0 = tmp_9_reg_3206;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_copy_18_address0 = tmp_6_reg_3090;
        end else begin
            b_copy_18_address0 = 'bx;
        end
    end else begin
        b_copy_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        b_copy_18_ce0 = 1'b1;
    end else begin
        b_copy_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage8) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_18_we0 = 1'b1;
    end else begin
        b_copy_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_copy_19_address0 = tmp_9_reg_3206;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_copy_19_address0 = tmp_6_reg_3090;
        end else begin
            b_copy_19_address0 = 'bx;
        end
    end else begin
        b_copy_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        b_copy_19_ce0 = 1'b1;
    end else begin
        b_copy_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_19_we0 = 1'b1;
    end else begin
        b_copy_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_1_address0 = tmp_9_reg_3206;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_1_address0 = tmp_6_reg_3090;
        end else begin
            b_copy_1_address0 = 'bx;
        end
    end else begin
        b_copy_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        b_copy_1_ce0 = 1'b1;
    end else begin
        b_copy_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_1_we0 = 1'b1;
    end else begin
        b_copy_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_20_address0 = tmp_9_reg_3206;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        b_copy_20_address0 = tmp_6_reg_3090;
    end else begin
        b_copy_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_20_ce0 = 1'b1;
    end else begin
        b_copy_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage10) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_20_we0 = 1'b1;
    end else begin
        b_copy_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter1)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_21_address0 = tmp_9_reg_3206;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_copy_21_address0 = tmp_6_reg_3090;
        end else begin
            b_copy_21_address0 = 'bx;
        end
    end else begin
        b_copy_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_21_ce0 = 1'b1;
    end else begin
        b_copy_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_21_we0 = 1'b1;
    end else begin
        b_copy_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_22_address0 = tmp_9_fu_1753_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_22_address0 = tmp_6_reg_3090;
        end else begin
            b_copy_22_address0 = 'bx;
        end
    end else begin
        b_copy_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_22_ce0 = 1'b1;
    end else begin
        b_copy_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_22_we0 = 1'b1;
    end else begin
        b_copy_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_23_address0 = tmp_9_reg_3206;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_23_address0 = tmp_6_reg_3090;
        end else begin
            b_copy_23_address0 = 'bx;
        end
    end else begin
        b_copy_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        b_copy_23_ce0 = 1'b1;
    end else begin
        b_copy_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_23_we0 = 1'b1;
    end else begin
        b_copy_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_24_address0 = tmp_9_reg_3206;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_24_address0 = tmp_6_reg_3090;
        end else begin
            b_copy_24_address0 = 'bx;
        end
    end else begin
        b_copy_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        b_copy_24_ce0 = 1'b1;
    end else begin
        b_copy_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_24_we0 = 1'b1;
    end else begin
        b_copy_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_25_address0 = tmp_9_reg_3206;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_25_address0 = tmp_6_reg_3090;
        end else begin
            b_copy_25_address0 = 'bx;
        end
    end else begin
        b_copy_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        b_copy_25_ce0 = 1'b1;
    end else begin
        b_copy_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_25_we0 = 1'b1;
    end else begin
        b_copy_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_26_address0 = tmp_9_reg_3206;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_26_address0 = tmp_6_reg_3090;
        end else begin
            b_copy_26_address0 = 'bx;
        end
    end else begin
        b_copy_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_26_ce0 = 1'b1;
    end else begin
        b_copy_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_26_we0 = 1'b1;
    end else begin
        b_copy_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_copy_27_address0 = tmp_9_reg_3206;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_27_address0 = tmp_6_reg_3090;
        end else begin
            b_copy_27_address0 = 'bx;
        end
    end else begin
        b_copy_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_27_ce0 = 1'b1;
    end else begin
        b_copy_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_27_we0 = 1'b1;
    end else begin
        b_copy_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_copy_28_address0 = tmp_9_reg_3206;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_copy_28_address0 = tmp_6_reg_3090;
        end else begin
            b_copy_28_address0 = 'bx;
        end
    end else begin
        b_copy_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        b_copy_28_ce0 = 1'b1;
    end else begin
        b_copy_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_28_we0 = 1'b1;
    end else begin
        b_copy_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_copy_29_address0 = tmp_9_reg_3206;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_copy_29_address0 = tmp_6_reg_3090;
        end else begin
            b_copy_29_address0 = 'bx;
        end
    end else begin
        b_copy_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        b_copy_29_ce0 = 1'b1;
    end else begin
        b_copy_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage8) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_29_we0 = 1'b1;
    end else begin
        b_copy_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_2_address0 = tmp_9_reg_3206;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_2_address0 = tmp_6_reg_3090;
        end else begin
            b_copy_2_address0 = 'bx;
        end
    end else begin
        b_copy_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        b_copy_2_ce0 = 1'b1;
    end else begin
        b_copy_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_2_we0 = 1'b1;
    end else begin
        b_copy_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_copy_30_address0 = tmp_9_reg_3206;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_copy_30_address0 = tmp_6_reg_3090;
        end else begin
            b_copy_30_address0 = 'bx;
        end
    end else begin
        b_copy_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        b_copy_30_ce0 = 1'b1;
    end else begin
        b_copy_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_30_we0 = 1'b1;
    end else begin
        b_copy_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_31_address0 = tmp_9_reg_3206;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        b_copy_31_address0 = tmp_6_reg_3090;
    end else begin
        b_copy_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_31_ce0 = 1'b1;
    end else begin
        b_copy_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage10) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_31_we0 = 1'b1;
    end else begin
        b_copy_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_3_address0 = tmp_9_reg_3206;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_3_address0 = tmp_6_reg_3090;
        end else begin
            b_copy_3_address0 = 'bx;
        end
    end else begin
        b_copy_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        b_copy_3_ce0 = 1'b1;
    end else begin
        b_copy_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_3_we0 = 1'b1;
    end else begin
        b_copy_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_4_address0 = tmp_9_reg_3206;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_4_address0 = tmp_6_reg_3090;
        end else begin
            b_copy_4_address0 = 'bx;
        end
    end else begin
        b_copy_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_4_ce0 = 1'b1;
    end else begin
        b_copy_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_4_we0 = 1'b1;
    end else begin
        b_copy_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_copy_5_address0 = tmp_9_reg_3206;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_5_address0 = tmp_6_reg_3090;
        end else begin
            b_copy_5_address0 = 'bx;
        end
    end else begin
        b_copy_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_5_ce0 = 1'b1;
    end else begin
        b_copy_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_5_we0 = 1'b1;
    end else begin
        b_copy_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_copy_6_address0 = tmp_9_reg_3206;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_copy_6_address0 = tmp_6_reg_3090;
        end else begin
            b_copy_6_address0 = 'bx;
        end
    end else begin
        b_copy_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        b_copy_6_ce0 = 1'b1;
    end else begin
        b_copy_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_6_we0 = 1'b1;
    end else begin
        b_copy_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_copy_7_address0 = tmp_9_reg_3206;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_copy_7_address0 = tmp_6_reg_3090;
        end else begin
            b_copy_7_address0 = 'bx;
        end
    end else begin
        b_copy_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        b_copy_7_ce0 = 1'b1;
    end else begin
        b_copy_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage8) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_7_we0 = 1'b1;
    end else begin
        b_copy_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_copy_8_address0 = tmp_9_reg_3206;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_copy_8_address0 = tmp_6_reg_3090;
        end else begin
            b_copy_8_address0 = 'bx;
        end
    end else begin
        b_copy_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        b_copy_8_ce0 = 1'b1;
    end else begin
        b_copy_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_8_we0 = 1'b1;
    end else begin
        b_copy_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_9_address0 = tmp_9_reg_3206;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        b_copy_9_address0 = tmp_6_reg_3090;
    end else begin
        b_copy_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_9_ce0 = 1'b1;
    end else begin
        b_copy_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage10) & ~(1'b0 == tmp_mid2_reg_3061))) begin
        b_copy_9_we0 = 1'b1;
    end else begin
        b_copy_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        c_EN_A = 1'b1;
    end else begin
        c_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3036))) begin
        c_WEN_A = ap_const_lv4_F;
    end else begin
        c_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_phi_fu_1553_p4 = tmp_1_mid2_v_reg_3065;
    end else begin
        i_phi_fu_1553_p4 = i_reg_1549;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_phi_fu_1542_p4 = indvar_flatten_next_reg_3040;
    end else begin
        indvar_flatten_phi_fu_1542_p4 = indvar_flatten_reg_1538;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_3036 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_phi_fu_1564_p4 = j_1_reg_3910;
    end else begin
        j_phi_fu_1564_p4 = j_reg_1560;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_flatten_fu_1591_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage2;
        end
        ap_ST_fsm_pp0_stage2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage3;
        end
        ap_ST_fsm_pp0_stage3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage4;
        end
        ap_ST_fsm_pp0_stage4 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage5;
        end
        ap_ST_fsm_pp0_stage5 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage6;
        end
        ap_ST_fsm_pp0_stage6 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage7;
        end
        ap_ST_fsm_pp0_stage7 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage8;
        end
        ap_ST_fsm_pp0_stage8 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage9;
        end
        ap_ST_fsm_pp0_stage9 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage10;
        end
        ap_ST_fsm_pp0_stage10 : begin
            if (~((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b1 == ap_enable_reg_pp0_iter0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_0_Addr_A = a_0_Addr_A_orig << ap_const_lv32_2;

assign a_0_Clk_A = ap_clk;

assign a_0_Din_A = ap_const_lv32_0;

assign a_0_Rst_A = ap_rst;

assign a_0_WEN_A = ap_const_lv4_0;

assign a_1_Addr_A = a_1_Addr_A_orig << ap_const_lv32_2;

assign a_1_Clk_A = ap_clk;

assign a_1_Din_A = ap_const_lv32_0;

assign a_1_Rst_A = ap_rst;

assign a_1_WEN_A = ap_const_lv4_0;

assign a_2_Addr_A = a_2_Addr_A_orig << ap_const_lv32_2;

assign a_2_Clk_A = ap_clk;

assign a_2_Din_A = ap_const_lv32_0;

assign a_2_Rst_A = ap_rst;

assign a_2_WEN_A = ap_const_lv4_0;

assign a_row_0_1_fu_1845_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1579 : a_row_0_2_fu_126);

assign a_row_10_1_fu_2642_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? a_0_Dout_A : a_row_10_2_fu_166);

assign a_row_11_1_fu_1838_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1583 : a_row_11_2_fu_170);

assign a_row_12_1_fu_1929_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1583 : a_row_12_2_fu_174);

assign a_row_13_1_fu_2022_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1583 : a_row_13_2_fu_178);

assign a_row_14_1_fu_2113_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1583 : a_row_14_2_fu_182);

assign a_row_15_1_fu_2210_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1583 : a_row_15_2_fu_186);

assign a_row_16_1_fu_2301_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1583 : a_row_16_2_fu_190);

assign a_row_17_1_fu_2384_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1583 : a_row_17_2_fu_194);

assign a_row_18_1_fu_2469_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1583 : a_row_18_2_fu_198);

assign a_row_19_1_fu_2548_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1583 : a_row_19_2_fu_202);

assign a_row_1_1_fu_1936_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1579 : a_row_1_2_fu_130);

assign a_row_20_1_fu_2635_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1583 : a_row_20_2_fu_206);

assign a_row_21_1_fu_2628_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? a_1_Dout_A : a_row_21_2_fu_210);

assign a_row_22_1_fu_1831_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1571 : a_row_22_2_fu_214);

assign a_row_23_1_fu_1922_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1575 : a_row_23_2_fu_218);

assign a_row_24_1_fu_2015_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1587 : a_row_24_2_fu_222);

assign a_row_25_1_fu_2106_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1571 : a_row_25_2_fu_226);

assign a_row_26_1_fu_2203_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1575 : a_row_26_2_fu_230);

assign a_row_27_1_fu_2294_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1587 : a_row_27_2_fu_234);

assign a_row_28_1_fu_2377_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1571 : a_row_28_2_fu_238);

assign a_row_29_1_fu_2462_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1575 : a_row_29_2_fu_242);

assign a_row_2_1_fu_2029_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1579 : a_row_2_2_fu_134);

assign a_row_30_1_fu_2541_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1587 : a_row_30_2_fu_246);

assign a_row_31_1_fu_2622_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? a_row_31_reg_3835 : a_row_31_2_fu_250);

assign a_row_3_1_fu_2120_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1579 : a_row_3_2_fu_138);

assign a_row_4_1_fu_2217_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1579 : a_row_4_2_fu_142);

assign a_row_5_1_fu_2308_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1579 : a_row_5_2_fu_146);

assign a_row_6_1_fu_2391_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1579 : a_row_6_2_fu_150);

assign a_row_7_1_fu_2476_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1579 : a_row_7_2_fu_154);

assign a_row_8_1_fu_2555_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1579 : a_row_8_2_fu_158);

assign a_row_9_1_fu_2649_p3 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1579 : a_row_9_2_fu_162);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[ap_const_lv32_B];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[ap_const_lv32_9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[ap_const_lv32_A];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state24 = ap_CS_fsm[ap_const_lv32_C];

assign b_0_Addr_A = b_0_Addr_A_orig << ap_const_lv32_2;

assign b_0_Clk_A = ap_clk;

assign b_0_Din_A = ap_const_lv32_0;

assign b_0_Rst_A = ap_rst;

assign b_0_WEN_A = ap_const_lv4_0;

assign b_1_Addr_A = b_1_Addr_A_orig << ap_const_lv32_2;

assign b_1_Clk_A = ap_clk;

assign b_1_Din_A = ap_const_lv32_0;

assign b_1_Rst_A = ap_rst;

assign b_1_WEN_A = ap_const_lv4_0;

assign b_2_Addr_A = b_2_Addr_A_orig << ap_const_lv32_2;

assign b_2_Clk_A = ap_clk;

assign b_2_Din_A = ap_const_lv32_0;

assign b_2_Rst_A = ap_rst;

assign b_2_WEN_A = ap_const_lv4_0;

assign c_Addr_A = c_Addr_A_orig << ap_const_lv32_2;

assign c_Addr_A_orig = tmp_40_cast_fu_2830_p1;

assign c_Clk_A = ap_clk;

assign c_Din_A = (tmp1_reg_4260 + tmp16_fu_2834_p2);

assign c_Rst_A = ap_rst;

assign exitcond_flatten_fu_1591_p2 = ((indvar_flatten_phi_fu_1542_p4 == ap_const_lv11_400) ? 1'b1 : 1'b0);

assign exitcond_fu_1609_p2 = ((j_phi_fu_1564_p4 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign grp_fu_1877_p0 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1579 : a_row_0_2_fu_126);

assign grp_fu_1882_p0 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1583 : a_row_11_2_fu_170);

assign grp_fu_1887_p0 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1571 : a_row_22_2_fu_214);

assign grp_fu_1970_p0 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1579 : a_row_1_2_fu_130);

assign grp_fu_1975_p0 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1583 : a_row_12_2_fu_174);

assign grp_fu_1980_p0 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1575 : a_row_23_2_fu_218);

assign grp_fu_2061_p0 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1579 : a_row_2_2_fu_134);

assign grp_fu_2066_p0 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1583 : a_row_13_2_fu_178);

assign grp_fu_2071_p0 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1587 : a_row_24_2_fu_222);

assign grp_fu_2158_p0 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1579 : a_row_3_2_fu_138);

assign grp_fu_2163_p0 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1583 : a_row_14_2_fu_182);

assign grp_fu_2168_p0 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1571 : a_row_25_2_fu_226);

assign grp_fu_2249_p0 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1579 : a_row_4_2_fu_142);

assign grp_fu_2254_p0 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1583 : a_row_15_2_fu_186);

assign grp_fu_2259_p0 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1575 : a_row_26_2_fu_230);

assign grp_fu_2342_p0 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1579 : a_row_5_2_fu_146);

assign grp_fu_2347_p0 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1583 : a_row_16_2_fu_190);

assign grp_fu_2352_p0 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1587 : a_row_27_2_fu_234);

assign grp_fu_2422_p0 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1579 : a_row_6_2_fu_150);

assign grp_fu_2427_p0 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1583 : a_row_17_2_fu_194);

assign grp_fu_2432_p0 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1571 : a_row_28_2_fu_238);

assign grp_fu_2498_p0 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1579 : a_row_7_2_fu_154);

assign grp_fu_2503_p0 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1583 : a_row_18_2_fu_198);

assign grp_fu_2508_p0 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1575 : a_row_29_2_fu_242);

assign grp_fu_2577_p0 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1579 : a_row_8_2_fu_158);

assign grp_fu_2582_p0 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1583 : a_row_19_2_fu_202);

assign grp_fu_2587_p0 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1587 : a_row_30_2_fu_246);

assign grp_fu_2690_p0 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1579 : a_row_9_2_fu_162);

assign grp_fu_2695_p0 = ((tmp_3_reg_3269[0:0] === 1'b1) ? reg_1583 : a_row_20_2_fu_206);

assign grp_fu_2700_p0 = ((tmp_3_reg_3269[0:0] === 1'b1) ? a_row_31_reg_3835 : a_row_31_2_fu_250);

assign i_1_fu_1603_p2 = (i_phi_fu_1553_p4 + ap_const_lv6_1);

assign indvar_flatten_next_fu_1597_p2 = (indvar_flatten_phi_fu_1542_p4 + ap_const_lv11_1);

assign j_1_fu_2437_p2 = (j_mid2_reg_3045 + ap_const_lv6_1);

assign j_mid2_fu_1615_p3 = ((exitcond_fu_1609_p2[0:0] === 1'b1) ? ap_const_lv6_0 : j_phi_fu_1564_p4);

assign p_shl1_cast_fu_1671_p1 = tmp_17_fu_1663_p3;

assign p_shl_cast_fu_1659_p1 = tmp_16_fu_1651_p3;

assign tmp10_fu_2801_p2 = (tmp11_reg_4250 + tmp12_fu_2797_p2);

assign tmp11_fu_2779_p2 = (tmp_2_9_reg_4220 + tmp_2_8_reg_4195);

assign tmp12_fu_2797_p2 = (tmp_2_10_reg_3795 + tmp_2_s_reg_4240);

assign tmp13_fu_2730_p2 = (tmp14_reg_4060 + tmp15_fu_2726_p2);

assign tmp14_fu_2592_p2 = (tmp_2_12_reg_3955 + tmp_2_11_reg_3880);

assign tmp15_fu_2726_p2 = (tmp_2_14_reg_4105 + tmp_2_13_reg_4035);

assign tmp16_fu_2834_p2 = (tmp17_reg_4265 + tmp24_reg_4255);

assign tmp17_fu_2825_p2 = (tmp18_reg_4235 + tmp21_fu_2820_p2);

assign tmp18_fu_2774_p2 = (tmp19_reg_4190 + tmp20_fu_2770_p2);

assign tmp19_fu_2748_p2 = (tmp_2_16_reg_4155 + tmp_2_15_reg_4135);

assign tmp1_fu_2811_p2 = (tmp2_reg_4210 + tmp9_fu_2806_p2);

assign tmp20_fu_2770_p2 = (tmp_2_18_reg_4200 + tmp_2_17_reg_4180);

assign tmp21_fu_2820_p2 = (tmp22_fu_2816_p2 + tmp23_reg_3990);

assign tmp22_fu_2816_p2 = (tmp_2_20_reg_4245 + tmp_2_19_reg_4225);

assign tmp23_fu_2517_p2 = (tmp_2_22_reg_3895 + tmp_2_21_reg_3810);

assign tmp24_fu_2792_p2 = (tmp25_reg_4170 + tmp28_fu_2787_p2);

assign tmp25_fu_2743_p2 = (tmp26_reg_4125 + tmp27_fu_2739_p2);

assign tmp26_fu_2714_p2 = (tmp_2_24_reg_4050 + tmp_2_23_reg_3970);

assign tmp27_fu_2739_p2 = (tmp_2_26_reg_4140 + tmp_2_25_reg_4115);

assign tmp28_fu_2787_p2 = (tmp29_reg_4215 + tmp30_fu_2783_p2);

assign tmp29_fu_2766_p2 = (tmp_2_28_reg_4185 + tmp_2_27_reg_4160);

assign tmp2_fu_2761_p2 = (tmp3_reg_4120 + tmp6_fu_2756_p2);

assign tmp30_fu_2783_p2 = (tmp_2_30_reg_4230 + tmp_2_29_reg_4205);

assign tmp3_fu_2709_p2 = (tmp4_reg_3985 + tmp5_fu_2705_p2);

assign tmp4_fu_2513_p2 = (tmp_2_1_reg_3865 + tmp_s_reg_3780);

assign tmp5_fu_2705_p2 = (tmp_2_3_reg_4020 + tmp_2_2_reg_3940);

assign tmp6_fu_2756_p2 = (tmp7_reg_4165 + tmp8_fu_2752_p2);

assign tmp7_fu_2735_p2 = (tmp_2_5_reg_4130 + tmp_2_4_reg_4095);

assign tmp8_fu_2752_p2 = (tmp_2_7_reg_4175 + tmp_2_6_reg_4150);

assign tmp9_fu_2806_p2 = (tmp10_fu_2801_p2 + tmp13_reg_4145);

assign tmp_10_cast_fu_2090_p1 = $signed(tmp_10_fu_2085_p2);

assign tmp_10_fu_2085_p2 = (tmp_1_reg_3141 + ap_const_lv10_5);

assign tmp_11_cast_fu_2187_p1 = $signed(tmp_11_fu_2182_p2);

assign tmp_11_fu_2182_p2 = (tmp_1_reg_3141 + ap_const_lv10_6);

assign tmp_12_cast_fu_2278_p1 = $signed(tmp_12_fu_2273_p2);

assign tmp_12_fu_2273_p2 = (tmp_1_reg_3141 + ap_const_lv10_7);

assign tmp_13_cast_fu_2371_p1 = $signed(tmp_13_fu_2366_p2);

assign tmp_13_fu_2366_p2 = (tmp_1_reg_3141 + ap_const_lv10_8);

assign tmp_14_cast_fu_2456_p1 = $signed(tmp_14_fu_2451_p2);

assign tmp_14_fu_2451_p2 = (tmp_1_reg_3141 + ap_const_lv10_9);

assign tmp_15_cast_fu_2535_p1 = $signed(tmp_15_fu_2530_p2);

assign tmp_15_fu_2530_p2 = (tmp_1_reg_3141 + ap_const_lv10_A);

assign tmp_16_fu_1651_p3 = {{tmp_1_mid2_v_fu_1643_p3}, {ap_const_lv3_0}};

assign tmp_17_fu_1663_p3 = {{tmp_1_mid2_v_fu_1643_p3}, {1'b0}};

assign tmp_18_cast_fu_1681_p1 = tmp_18_fu_1675_p2;

assign tmp_18_fu_1675_p2 = (p_shl1_cast_fu_1671_p1 + p_shl_cast_fu_1659_p1);

assign tmp_19_cast_fu_1707_p1 = tmp_19_fu_1702_p2;

assign tmp_19_fu_1702_p2 = (tmp_18_reg_3072 | ap_const_lv10_1);

assign tmp_1_cast_fu_1728_p1 = $signed(tmp_1_reg_3141);

assign tmp_1_fu_1696_p0 = tmp_1_fu_1696_p00;

assign tmp_1_fu_1696_p00 = tmp_1_mid2_v_reg_3065;

assign tmp_1_fu_1696_p2 = (tmp_1_fu_1696_p0 * $signed('hB));

assign tmp_1_mid2_v_fu_1643_p3 = ((exitcond_fu_1609_p2[0:0] === 1'b1) ? i_1_fu_1603_p2 : i_phi_fu_1553_p4);

assign tmp_20_cast_fu_1738_p1 = $signed(tmp_20_fu_1733_p2);

assign tmp_20_fu_1733_p2 = (tmp_18_reg_3072 + ap_const_lv10_2);

assign tmp_21_cast_fu_1775_p1 = $signed(tmp_21_fu_1770_p2);

assign tmp_21_fu_1770_p2 = (tmp_18_reg_3072 + ap_const_lv10_3);

assign tmp_22_cast_fu_1826_p1 = $signed(tmp_22_fu_1821_p2);

assign tmp_22_fu_1821_p2 = (tmp_18_reg_3072 + ap_const_lv10_4);

assign tmp_23_cast_fu_1917_p1 = $signed(tmp_23_fu_1912_p2);

assign tmp_23_fu_1912_p2 = (tmp_18_reg_3072 + ap_const_lv10_5);

assign tmp_24_cast_fu_2010_p1 = $signed(tmp_24_fu_2005_p2);

assign tmp_24_fu_2005_p2 = (tmp_18_reg_3072 + ap_const_lv10_6);

assign tmp_25_cast_fu_2101_p1 = $signed(tmp_25_fu_2096_p2);

assign tmp_25_fu_2096_p2 = (tmp_18_reg_3072 + ap_const_lv10_7);

assign tmp_26_cast_fu_2198_p1 = $signed(tmp_26_fu_2193_p2);

assign tmp_26_fu_2193_p2 = (tmp_18_reg_3072 + ap_const_lv10_8);

assign tmp_27_cast_fu_2289_p1 = $signed(tmp_27_fu_2284_p2);

assign tmp_27_fu_2284_p2 = (tmp_18_reg_3072 + ap_const_lv10_9);

assign tmp_28_fu_2611_p3 = {{ap_pipeline_reg_pp0_iter1_tmp_1_mid2_v_reg_3065}, {ap_const_lv5_0}};

assign tmp_29_cast_fu_2618_p1 = tmp_28_fu_2611_p3;

assign tmp_29_fu_1715_p2 = (tmp_6_cast_fu_1712_p1 + ap_const_lv7_20);

assign tmp_30_cast_fu_1721_p1 = tmp_29_fu_1715_p2;

assign tmp_30_fu_1743_p3 = {{ap_const_lv58_1}, {j_mid2_reg_3045}};

assign tmp_31_fu_1788_p2 = (tmp_6_cast2_fu_1785_p1 + ap_const_lv8_60);

assign tmp_32_cast_fu_1794_p1 = tmp_31_fu_1788_p2;

assign tmp_32_fu_1867_p3 = {{ap_const_lv58_2}, {j_mid2_reg_3045}};

assign tmp_33_fu_1958_p2 = ($signed(tmp_6_cast2_reg_3305) + $signed(ap_const_lv8_A0));

assign tmp_34_cast_fu_1963_p1 = tmp_33_fu_1958_p2;

assign tmp_34_fu_2051_p3 = {{ap_const_lv58_3}, {j_mid2_reg_3045}};

assign tmp_35_fu_2145_p2 = (tmp_6_cast1_fu_2142_p1 + ap_const_lv9_E0);

assign tmp_36_cast_fu_2151_p1 = tmp_35_fu_2145_p2;

assign tmp_36_fu_2239_p3 = {{ap_const_lv58_4}, {j_mid2_reg_3045}};

assign tmp_37_fu_2330_p2 = ($signed(tmp_6_cast1_reg_3610) + $signed(ap_const_lv9_120));

assign tmp_38_cast_fu_2335_p1 = tmp_37_fu_2330_p2;

assign tmp_38_fu_2413_p3 = {{ap_const_lv58_5}, {j_mid2_reg_3045}};

assign tmp_39_fu_2684_p2 = (tmp_29_cast_fu_2618_p1 + tmp_9_cast_fu_2681_p1);

assign tmp_3_fu_1780_p2 = ((j_mid2_reg_3045 == ap_const_lv6_0) ? 1'b1 : 1'b0);

assign tmp_40_cast_fu_2830_p1 = tmp_39_reg_4090;

assign tmp_4_cast_fu_1764_p1 = $signed(tmp_4_fu_1759_p2);

assign tmp_4_fu_1759_p2 = (tmp_1_reg_3141 + ap_const_lv10_1);

assign tmp_5_cast_fu_1815_p1 = $signed(tmp_5_fu_1810_p2);

assign tmp_5_fu_1810_p2 = (tmp_1_reg_3141 + ap_const_lv10_2);

assign tmp_6_cast1_fu_2142_p1 = j_mid2_reg_3045;

assign tmp_6_cast2_fu_1785_p1 = j_mid2_reg_3045;

assign tmp_6_cast_fu_1712_p1 = j_mid2_reg_3045;

assign tmp_6_fu_1686_p1 = j_mid2_fu_1615_p3;

assign tmp_7_cast_fu_1906_p1 = $signed(tmp_7_fu_1901_p2);

assign tmp_7_fu_1901_p2 = (tmp_1_reg_3141 + ap_const_lv10_3);

assign tmp_8_cast_fu_1999_p1 = $signed(tmp_8_fu_1994_p2);

assign tmp_8_fu_1994_p2 = (tmp_1_reg_3141 + ap_const_lv10_4);

assign tmp_9_cast_fu_2681_p1 = ap_pipeline_reg_pp0_iter1_j_mid2_reg_3045;

assign tmp_9_fu_1753_p1 = j_mid2_reg_3045;

assign tmp_fu_1629_p2 = ((i_phi_fu_1553_p4 == ap_const_lv6_0) ? 1'b1 : 1'b0);

assign tmp_mid1_fu_1623_p2 = ((i_1_fu_1603_p2 == ap_const_lv6_0) ? 1'b1 : 1'b0);

assign tmp_mid2_fu_1635_p3 = ((exitcond_fu_1609_p2[0:0] === 1'b1) ? tmp_mid1_fu_1623_p2 : tmp_fu_1629_p2);

always @ (posedge ap_clk) begin
    tmp_18_reg_3072[0] <= 1'b0;
    tmp_6_reg_3090[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_9_reg_3206[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    tmp_6_cast2_reg_3305[7:6] <= 2'b00;
    tmp_6_cast1_reg_3610[8:6] <= 3'b000;
end

endmodule //matmul_hw
