#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Oct 20 13:51:11 2023
# Process ID: 22816
# Current directory: F:/FPGA_Project/05_ip_2port_ram/prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29968 F:\FPGA_Project\05_ip_2port_ram\prj\ip_1port_ram.xpr
# Log file: F:/FPGA_Project/05_ip_2port_ram/prj/vivado.log
# Journal file: F:/FPGA_Project/05_ip_2port_ram/prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {false} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {32} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Operating_Mode_B {WRITE_FIRST} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTB_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100} CONFIG.EN_SAFETY_CKT {false}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files f:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  f:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files f:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
launch_runs blk_mem_gen_0_synth_1 -jobs 16
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files f:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -directory F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.ip_user_files -ipstatic_source_dir F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/vivado2020_2_lib} {questa=F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.cache/compile_simlib/questa} {riviera=F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.cache/compile_simlib/riviera} {activehdl=F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation -install_path D:/modeltech64_2020.4/win64 -gcc_install_path D:/modeltech64_2020.4/vivado2020_2_lib
launch_simulation -install_path D:/modeltech64_2020.4/win64 -gcc_install_path D:/modeltech64_2020.4/vivado2020_2_lib
launch_simulation -install_path D:/modeltech64_2020.4/win64 -gcc_install_path D:/modeltech64_2020.4/vivado2020_2_lib
set_property -dict [list CONFIG.Write_Depth_A {128}] [get_ips blk_mem_gen_0]
generate_target all [get_files  f:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files f:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs blk_mem_gen_0_synth_1 -jobs 16
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files f:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -directory F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.ip_user_files -ipstatic_source_dir F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/vivado2020_2_lib} {questa=F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.cache/compile_simlib/questa} {riviera=F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.cache/compile_simlib/riviera} {activehdl=F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Write_Depth_A {256}] [get_ips blk_mem_gen_0]
generate_target all [get_files  f:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files f:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs blk_mem_gen_0_synth_1 -jobs 16
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files f:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -directory F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.ip_user_files/sim_scripts -ip_user_files_dir F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.ip_user_files -ipstatic_source_dir F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_2020.4/vivado2020_2_lib} {questa=F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.cache/compile_simlib/questa} {riviera=F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.cache/compile_simlib/riviera} {activehdl=F:/FPGA_Project/05_ip_2port_ram/prj/ip_1port_ram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -install_path D:/modeltech64_2020.4/win64 -gcc_install_path D:/modeltech64_2020.4/vivado2020_2_lib
launch_simulation -install_path D:/modeltech64_2020.4/win64 -gcc_install_path D:/modeltech64_2020.4/vivado2020_2_lib
launch_simulation -install_path D:/modeltech64_2020.4/win64 -gcc_install_path D:/modeltech64_2020.4/vivado2020_2_lib
