 cpu.read_reqs : Accumulator : Sum.u64 = 437500; SumSQ.u64 = 437500; Count.u64 = 437500; 
 cpu.write_reqs : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu.split_read_reqs : Accumulator : Sum.u64 = 62500; SumSQ.u64 = 62500; Count.u64 = 62500; 
 cpu.split_write_reqs : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu.cycles_with_issue : Accumulator : Sum.u64 = 502002; SumSQ.u64 = 502002; Count.u64 = 502002; 
 cpu.cycles_no_issue : Accumulator : Sum.u64 = 52338509; SumSQ.u64 = 52338509; Count.u64 = 52338509; 
 cpu.total_bytes_read : Accumulator : Sum.u64 = 4000000; SumSQ.u64 = 32000000; Count.u64 = 500000; 
 cpu.total_bytes_write : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu.req_latency : Accumulator : Sum.u64 = 421116378; SumSQ.u64 = 421014774600; Count.u64 = 562500; 
 cpu.time : Accumulator : Sum.u64 = 26420256; SumSQ.u64 = 698029927105536; Count.u64 = 1; 
 cpu.cycles_hit_fence : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu.cycles_max_issue : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu.cycles_max_reorder : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 cpu.cycles : Accumulator : Sum.u64 = 52840512; SumSQ.u64 = 52840512; Count.u64 = 52840512; 
 l1cache.prefetch_opportunities : Accumulator : Sum.u64 = 151248; SumSQ.u64 = 151248; Count.u64 = 151248; 
 l1cache.prefetches_issued : Accumulator : Sum.u64 = 61525; SumSQ.u64 = 61525; Count.u64 = 61525; 
 l1cache.prefetches_canceled_by_page_boundary : Accumulator : Sum.u64 = 2691; SumSQ.u64 = 2691; Count.u64 = 2691; 
 l1cache.prefetches_canceled_by_history : Accumulator : Sum.u64 = 89723; SumSQ.u64 = 89723; Count.u64 = 89723; 
 l1cache.CacheHits : Accumulator : Sum.u64 = 520008; SumSQ.u64 = 520008; Count.u64 = 520008; 
 l1cache.GetSHit_Arrival : Accumulator : Sum.u64 = 20016; SumSQ.u64 = 20016; Count.u64 = 20016; 
 l1cache.GetXHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSExHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSHit_Blocked : Accumulator : Sum.u64 = 499992; SumSQ.u64 = 499992; Count.u64 = 499992; 
 l1cache.GetXHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSExHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.CacheMisses : Accumulator : Sum.u64 = 62509; SumSQ.u64 = 62509; Count.u64 = 62509; 
 l1cache.GetSMiss_Arrival : Accumulator : Sum.u64 = 62509; SumSQ.u64 = 62509; Count.u64 = 62509; 
 l1cache.GetXMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSExMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSExMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetS_recv : Accumulator : Sum.u64 = 624025; SumSQ.u64 = 624025; Count.u64 = 624025; 
 l1cache.GetX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSEx_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSResp_recv : Accumulator : Sum.u64 = 62508; SumSQ.u64 = 62508; Count.u64 = 62508; 
 l1cache.GetXResp_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.PutX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.FetchInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.FetchInvX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.Inv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSMiss_IS : Accumulator : Sum.u64 = 62509; SumSQ.u64 = 62509; Count.u64 = 62509; 
 l1cache.GetXMiss_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetXMiss_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSExMiss_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSExMiss_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 

------------------------------------------------------------------------
--- Cache Stats
--- Name: l1cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           582517
     GetS:                                       582517
     GetX:                                       0
     GetSEx:                                     0
- Total misses:                                  62509
     GetS, miss on arrival:                      62509
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      0
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    520008
     GetS, hit on arrival:                       20016
     GetS, hit after being blocked:              499992
     GetX, hit on arrival:                       0
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     89.269%
- Miss ratio:                                    10.731%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   62509
- GetX   I->M:                                   0
- GetX   S->M:                                   0
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 62477]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    686533
- Requests handled by MSHR (MSHR hits):          562500
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        2004
- Latency GetS   I->S                            2004

Simulation is complete, simulated time: 26.4203 ms
