INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:57:19 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.075ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_4_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        5.943ns  (logic 2.016ns (33.921%)  route 3.927ns (66.079%))
  Logic Levels:           17  (CARRY4=7 LUT3=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2044, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X33Y85         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_4_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_4_q_reg/Q
                         net (fo=48, routed)          0.440     1.164    lsq1/handshake_lsq_lsq1_core/ldq_alloc_4_q
    SLICE_X34Y85         LUT4 (Prop_lut4_I0_O)        0.043     1.207 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_i_8/O
                         net (fo=1, routed)           0.000     1.207    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_i_8_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.458 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.458    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.611 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/O[1]
                         net (fo=5, routed)           0.212     1.823    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_6
    SLICE_X35Y85         LUT3 (Prop_lut3_I1_O)        0.119     1.942 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_8/O
                         net (fo=33, routed)          0.499     2.441    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_2
    SLICE_X35Y88         LUT6 (Prop_lut6_I2_O)        0.043     2.484 f  lsq1/handshake_lsq_lsq1_core/dataReg[29]_i_2/O
                         net (fo=3, routed)           0.311     2.795    lsq1/handshake_lsq_lsq1_core/dataReg[29]_i_2_n_0
    SLICE_X36Y88         LUT5 (Prop_lut5_I2_O)        0.043     2.838 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_14/O
                         net (fo=14, routed)          0.516     3.354    lsq1/handshake_lsq_lsq1_core/dataReg_reg[29]
    SLICE_X41Y87         LUT6 (Prop_lut6_I1_O)        0.043     3.397 r  lsq1/handshake_lsq_lsq1_core/level4_c1[17]_i_3/O
                         net (fo=50, routed)          0.465     3.863    lsq1/handshake_lsq_lsq1_core/dataReg_reg[29]_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.043     3.906 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__0_i_3/O
                         net (fo=1, routed)           0.098     4.004    addf0/operator/ltOp_carry__1_0[1]
    SLICE_X43Y86         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     4.246 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.246    addf0/operator/ltOp_carry__0_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.295 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.295    addf0/operator/ltOp_carry__1_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.344 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.344    addf0/operator/ltOp_carry__2_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.471 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=87, routed)          0.204     4.675    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X41Y89         LUT6 (Prop_lut6_I5_O)        0.130     4.805 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.173     4.977    addf0/operator/p_1_in[0]
    SLICE_X39Y90         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.261     5.238 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.418     5.656    addf0/operator/RightShifterComponent/O[1]
    SLICE_X38Y91         LUT4 (Prop_lut4_I0_O)        0.118     5.774 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.112     5.887    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.043     5.930 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.191     6.120    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X39Y93         LUT3 (Prop_lut3_I1_O)        0.043     6.163 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.288     6.451    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X38Y92         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=2044, unset)         0.483     4.683    addf0/operator/RightShifterComponent/clk
    SLICE_X38Y92         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
    SLICE_X38Y92         FDRE (Setup_fdre_C_R)       -0.271     4.376    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          4.376    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                 -2.075    




