FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$74F164$I47$Q7";
2"VCC\G";
3"CLK";
4"UN$1$74F07$I41$Y2";
5"UN$1$74F07$I41$Y0";
6"UN$1$PICKERING113FC$I60$CNTRL";
7"UN$1$PICKERING113FC$I63$CNTRL";
8"UN$1$PICKERING113FC$I61$CNTRL";
9"PULSE_IN_ANAL<4>";
10"PULSE_IN_ANAL<7>";
11"UN$1$PICKERING113FC$I62$CNTRL";
12"PULSE_IN_ANAL<6>";
13"PULSE_IN_ANAL<5>";
14"PULSE_IN_ANAL<0>";
15"PULSE_IN_ANAL<2>";
16"PULSE_IN_ANAL<3>";
17"UN$1$CAENBUFFER$I20$CNTRL";
18"UN$1$CAENBUFFER$I18$VREF5M";
19"UN$1$CAENBUFFER$I18$CNTRL";
20"UN$1$CAENBUFFER$I22$CNTRL";
21"UN$1$CAENBUFFER$I19$CNTRL";
22"UN$1$CAENBUFFER$I5$CNTRL";
23"UN$1$CAENBUFFER$I19$INANAL";
24"PULSE_IN_ANAL<9>";
25"UN$1$CAENBUFFER$I18$INANAL";
26"UN$1$CAENBUFFER$I20$INANAL";
27"VCC\G";
28"UN$1$CAENBUFFER$I23$CNTRL";
29"GND\G";
30"UN$1$74F164$I49$Q2";
31"UN$1$74F164$I49$Q0";
32"GND\G";
33"GND\G";
34"UN$1$74F164$I47$Q2";
35"LE";
36"GND\G";
37"UN$1$74F164$I49$Q3";
38"UN$1$74F164$I49$Q4";
39"UN$1$74F164$I49$Q7";
40"PULSE_IN_ANAL<8>";
41"PULSE_IN_ANAL<11>";
42"PULSE_IN_ANAL<10>";
43"GND\G";
44"UN$1$74F164$I49$Q6";
45"VCC\G";
46"CAEN_OUT_ANAL<0>";
47"SCOPE_OUT_ANAL<1>";
48"SCOPE_OUT_ANAL<0>";
49"SCOPE_OUT_ANAL<7>";
50"SCOPE_OUT_ANAL<4>";
51"CAEN_OUT_ANAL<3>";
52"SCOPE_OUT_ANAL<3>";
53"SCOPE_OUT_ANAL<2>";
54"CAEN_OUT_ANAL<2>";
55"SCOPE_OUT_ANAL<5>";
56"CAEN_OUT_ANAL<4>";
57"CAEN_OUT_ANAL<5>";
58"SCOPE_OUT_ANAL<6>";
59"CAEN_OUT_ANAL<6>";
60"CAEN_OUT_ANAL<7>";
61"CAEN_OUT_ANAL<1>";
62"UN$1$74F164$I47$Q3";
63"UN$1$74F164$I49$Q5";
64"VCC\G";
65"GND\G";
66"DATA";
67"VCC\G";
68"VCC\G";
69"GND\G";
70"UN$1$74F07$I41$A0";
71"UN$1$74F07$I41$A1";
72"UN$1$74F07$I41$A2";
73"UN$1$74F164$I47$Q1";
74"UN$1$74F164$I47$Q0";
75"VCC\G";
76"VCC\G";
77"UN$1$CAENBUFFER$I24$CNTRL";
78"DATA_RDY";
79"UN$1$74F164$I49$Q1";
80"UN$1$CAENBUFFER$I21$CNTRL";
81"PULSE_IN_ANAL<1>";
82"VCC\G";
83"VCC\G";
84"UN$1$CAENBUFFER$I5$INANAL";
85"UN$1$74F07$I41$A3";
86"VCC\G";
87"UN$1$74F07$I41$Y3";
88"UN$1$74F07$I41$Y1";
%"OUTPORT"
"1","(2550,4525)","0","standard","I1";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"48;
%"OUTPORT"
"1","(2550,2750)","0","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"56;
%"OUTPORT"
"1","(2550,2875)","0","standard","I11";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"50;
%"OUTPORT"
"1","(2550,2450)","0","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"55;
%"OUTPORT"
"1","(2550,2325)","0","standard","I13";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"57;
%"OUTPORT"
"1","(2550,1925)","0","standard","I14";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"59;
%"OUTPORT"
"1","(2550,2050)","0","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"58;
%"OUTPORT"
"1","(2550,1500)","0","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"60;
%"OUTPORT"
"1","(2550,1625)","0","standard","I17";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"49;
%"CAEN_BUFFER"
"1","(1200,4000)","0","tubii_tk2_lib","I18";
;
ROOM"CAEN_ANALOG"
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"OUT_ATT"
VHDL_MODE"OUT"61;
"OUT_CLIP"
VHDL_MODE"OUT"47;
"CNTRL"
VHDL_MODE"IN"19;
"IN_ANAL"
VHDL_MODE"IN"25;
"VREF5M"
VHDL_MODE"IN"18;
%"CAEN_BUFFER"
"1","(1200,3575)","0","tubii_tk2_lib","I19";
;
ROOM"CAEN_ANALOG"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"OUT_ATT"
VHDL_MODE"OUT"54;
"OUT_CLIP"
VHDL_MODE"OUT"53;
"CNTRL"
VHDL_MODE"IN"21;
"IN_ANAL"
VHDL_MODE"IN"23;
"VREF5M"
VHDL_MODE"IN"18;
%"OUTPORT"
"1","(2550,4400)","0","standard","I2";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"46;
%"CAEN_BUFFER"
"1","(1200,3150)","0","tubii_tk2_lib","I20";
;
ROOM"CAEN_ANALOG"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"OUT_ATT"
VHDL_MODE"OUT"51;
"OUT_CLIP"
VHDL_MODE"OUT"52;
"CNTRL"
VHDL_MODE"IN"17;
"IN_ANAL"
VHDL_MODE"IN"26;
"VREF5M"
VHDL_MODE"IN"18;
%"CAEN_BUFFER"
"1","(1200,2750)","0","tubii_tk2_lib","I21";
;
ROOM"CAEN_ANALOG"
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"OUT_ATT"
VHDL_MODE"OUT"56;
"OUT_CLIP"
VHDL_MODE"OUT"50;
"CNTRL"
VHDL_MODE"IN"80;
"IN_ANAL"
VHDL_MODE"IN"40;
"VREF5M"
VHDL_MODE"IN"18;
%"CAEN_BUFFER"
"1","(1200,2325)","0","tubii_tk2_lib","I22";
;
ROOM"CAEN_ANALOG"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"OUT_ATT"
VHDL_MODE"OUT"57;
"OUT_CLIP"
VHDL_MODE"OUT"55;
"CNTRL"
VHDL_MODE"IN"20;
"IN_ANAL"
VHDL_MODE"IN"24;
"VREF5M"
VHDL_MODE"IN"18;
%"CAEN_BUFFER"
"1","(1200,1925)","0","tubii_tk2_lib","I23";
;
ROOM"CAEN_ANALOG"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"OUT_ATT"
VHDL_MODE"OUT"59;
"OUT_CLIP"
VHDL_MODE"OUT"58;
"CNTRL"
VHDL_MODE"IN"28;
"IN_ANAL"
VHDL_MODE"IN"42;
"VREF5M"
VHDL_MODE"IN"18;
%"CAEN_BUFFER"
"1","(1200,1500)","0","tubii_tk2_lib","I24";
;
ROOM"CAEN_ANALOG"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"OUT_ATT"
VHDL_MODE"OUT"60;
"OUT_CLIP"
VHDL_MODE"OUT"49;
"CNTRL"
VHDL_MODE"IN"77;
"IN_ANAL"
VHDL_MODE"IN"41;
"VREF5M"
VHDL_MODE"IN"18;
%"INPORT"
"1","(-2100,4475)","0","standard","I25";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"81;
%"INPORT"
"1","(-2100,4550)","0","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"14;
%"INPORT"
"1","(-2100,4400)","0","standard","I27";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"15;
%"INPORT"
"1","(-2100,4325)","0","standard","I28";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"16;
%"INPORT"
"1","(-2100,4250)","0","standard","I29";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"9;
%"OUTPORT"
"1","(2550,4000)","0","standard","I3";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"61;
%"INPORT"
"1","(-2100,4175)","0","standard","I30";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"13;
%"INPORT"
"1","(-2100,4100)","0","standard","I31";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"12;
%"INPORT"
"1","(-2100,4025)","0","standard","I32";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"10;
%"RSMD0805"
"1","(-1600,3450)","0","resistors","I35";
;
ROOM"CAEN_ANALOG"
VALUE"100"
PACKTYPE"0805"
POSTOL"5%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
CDS_LIB"resistors"
$LOCATION"R183"
CDS_LOCATION"R183"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"4;
"B<0>"
$PN"2"6;
%"RSMD0805"
"1","(-1600,3400)","0","resistors","I36";
;
ROOM"CAEN_ANALOG"
VALUE"100"
POSTOL"5%"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
$LOCATION"R185"
CDS_LOCATION"R185"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"87;
"B<0>"
$PN"2"11;
%"RSMD0805"
"1","(-1600,3500)","0","resistors","I37";
;
ROOM"CAEN_ANALOG"
VALUE"100"
TOL"1%"
CDS_LIB"resistors"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
PACKTYPE"0805"
$LOCATION"R184"
CDS_LOCATION"R184"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"88;
"B<0>"
$PN"2"8;
%"RSMD0805"
"1","(-1600,3550)","0","resistors","I38";
;
ROOM"CAEN_ANALOG"
VALUE"100"
POSTOL"5%"
PACKTYPE"0805"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
CDS_LIB"resistors"
$LOCATION"R186"
CDS_LOCATION"R186"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"7;
%"OUTPORT"
"1","(2550,4125)","0","standard","I4";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"47;
%"74F07"
"1","(-1925,3450)","0","ttl","I41";
;
ROOM"CAEN_ANALOG"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,150,125,-150"
$LOCATION"U101"
CDS_LOCATION"U101"
$SEC"1"
CDS_SEC"1";
"Y0"
$PN"2"5;
"Y1"
$PN"4"88;
"Y2"
$PN"6"4;
"Y3"
$PN"8"87;
"Y4"
$PN"10"0;
"Y5"
$PN"12"0;
"A0"
$PN"1"70;
"A1"
$PN"3"71;
"A2"
$PN"5"72;
"A3"
$PN"9"85;
"A4"
$PN"11"0;
"A5"
$PN"13"0;
%"CSMD0805"
"1","(-2650,3750)","0","capacitors","I42";
;
ROOM"CAEN_ANALOG"
PACKTYPE"0805"
VALUE"0.1UF"
VOLTAGE"50V"
PART_NAME"CSMD0805"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
TOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
$LOCATION"C139"
CDS_LOCATION"C139"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"69;
"A<0>"
$PN"1"75;
%"HCT374"
"1","(-2550,3275)","0","ttl","I43";
;
ROOM"CAEN_ANALOG"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-225"
$LOCATION"U99"
CDS_LOCATION"U99"
$SEC"1"
CDS_SEC"1";
"CLK"
$PN"11"78;
"OE* \B"
$PN"1"33;
"Q7"
$PN"12"0;
"Q6"
$PN"13"0;
"Q5"
$PN"14"0;
"Q4"
$PN"15"0;
"Q3"
$PN"16"85;
"Q2"
$PN"17"72;
"Q1"
$PN"18"71;
"Q0"
$PN"19"70;
"D7"
$PN"9"0;
"D6"
$PN"8"0;
"D5"
$PN"7"0;
"D4"
$PN"6"0;
"D3"
$PN"5"62;
"D2"
$PN"4"34;
"D1"
$PN"3"73;
"D0"
$PN"2"74;
"GND"
$PN"10"69;
"VCC"
$PN"20"75;
%"CSMD0805"
"1","(-2525,2775)","0","capacitors","I44";
;
ROOM"CAEN_ANALOG"
PACKTYPE"0805"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0805"
POSTOL"10%"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
TOL_ON_OFF"ON"
TOL"5%"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
$LOCATION"C140"
CDS_LOCATION"C140"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"29;
"A<0>"
$PN"1"76;
%"HCT374"
"1","(-2450,2275)","0","ttl","I45";
;
ROOM"CAEN_ANALOG"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-225"
CDS_LIB"ttl"
$LOCATION"U100"
CDS_LOCATION"U100"
$SEC"1"
CDS_SEC"1";
"CLK"
$PN"11"78;
"OE* \B"
$PN"1"43;
"Q7"
$PN"12"28;
"Q6"
$PN"13"22;
"Q5"
$PN"14"20;
"Q4"
$PN"15"19;
"Q3"
$PN"16"80;
"Q2"
$PN"17"17;
"Q1"
$PN"18"77;
"Q0"
$PN"19"21;
"D7"
$PN"9"39;
"D6"
$PN"8"44;
"D5"
$PN"7"63;
"D4"
$PN"6"38;
"D3"
$PN"5"37;
"D2"
$PN"4"30;
"D1"
$PN"3"79;
"D0"
$PN"2"31;
"GND"
$PN"10"29;
"VCC"
$PN"20"76;
%"CSMD0805"
"1","(-3300,3725)","0","capacitors","I46";
;
ROOM"CAEN_ANALOG"
PACKTYPE"0805"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0805"
POSTOL"10%"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
NEEDS_NO_SIZE"TRUE"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"5%"
$LOCATION"C137"
CDS_LOCATION"C137"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"64;
"A<0>"
$PN"1"65;
%"74F164"
"2","(-3200,3250)","0","misc","I47";
;
ROOM"CAEN_ANALOG"
PACK_TYPE"2"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-300"
CDS_LIB"misc"
$LOCATION"U98"
CDS_LOCATION"U98"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"64;
"GND"
$PN"7"65;
"Q7"
$PN"13"1;
"Q6"
$PN"12"0;
"Q5"
$PN"11"0;
"Q4"
$PN"10"0;
"Q3"
$PN"6"62;
"Q2"
$PN"5"34;
"Q1"
$PN"4"73;
"Q0"
$PN"3"74;
"CP"
$PN"8"3;
"DSB"
$PN"2"35;
"MR* \B"
$PN"9"2;
"DSA"
$PN"1"66;
%"CSMD0805"
"1","(-3225,2750)","0","capacitors","I48";
;
ROOM"CAEN_ANALOG"
PACKTYPE"0805"
VOLTAGE"50V"
PART_NAME"CSMD0805"
VALUE"0.1UF"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
TOL"5%"
POSTOL"10%"
$LOCATION"C138"
CDS_LOCATION"C138"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"67;
"A<0>"
$PN"1"36;
%"74F164"
"2","(-3225,2300)","0","misc","I49";
;
ROOM"CAEN_ANALOG"
PACK_TYPE"2"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-300"
CDS_LIB"misc"
$LOCATION"U97"
CDS_LOCATION"U97"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"67;
"GND"
$PN"7"36;
"Q7"
$PN"13"39;
"Q6"
$PN"12"44;
"Q5"
$PN"11"63;
"Q4"
$PN"10"38;
"Q3"
$PN"6"37;
"Q2"
$PN"5"30;
"Q1"
$PN"4"79;
"Q0"
$PN"3"31;
"CP"
$PN"8"3;
"DSB"
$PN"2"35;
"MR* \B"
$PN"9"68;
"DSA"
$PN"1"1;
%"CAEN_BUFFER"
"1","(1200,4400)","0","tubii_tk2_lib","I5";
;
ROOM"CAEN_ANALOG"
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"OUT_ATT"
VHDL_MODE"OUT"46;
"OUT_CLIP"
VHDL_MODE"OUT"48;
"CNTRL"
VHDL_MODE"IN"22;
"IN_ANAL"
VHDL_MODE"IN"84;
"VREF5M"
VHDL_MODE"IN"18;
%"INPORT"
"1","(-1925,950)","0","standard","I50";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"40;
%"INPORT"
"1","(-1925,825)","0","standard","I51";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"24;
%"INPORT"
"1","(-1925,675)","0","standard","I52";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"42;
%"INPORT"
"1","(-1925,525)","0","standard","I53";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"41;
%"INPORT"
"1","(-3950,3250)","0","standard","I54";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"35;
%"INPORT"
"1","(-3950,3325)","0","standard","I55";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"66;
%"INPORT"
"1","(-3950,3175)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"3;
%"INPORT"
"1","(-3925,2800)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"78;
%"VREF_GEN"
"1","(-425,4625)","0","tubii_tk2_lib","I58";
;
ROOM"CAEN_ANALOG"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"VREF5M"
VHDL_MODE"OUT"18;
%"CSMD0805"
"1","(-1925,3150)","0","capacitors","I59";
;
ROOM"CAEN_ANALOG"
PACKTYPE"0805"
VALUE"0.1UF"
VOLTAGE"50V"
PART_NAME"CSMD0805"
POSTOL"10%"
TOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
$LOCATION"C182"
CDS_LOCATION"C182"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"45;
"A<0>"
$PN"1"32;
%"OUTPORT"
"1","(2550,3700)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"53;
%"PICKERING113FC"
"1","(-675,3950)","0","misc","I60";
;
ROOM"CAEN_ANALOG"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LIB"misc"
$LOCATION"U105"
CDS_LOCATION"U105"
$SEC"1"
CDS_SEC"1";
"IN1"
$PN"1"14;
"IN2"
$PN"2"81;
"OUT"
$PN"6"84;
"CNTRL+"
$PN"4"6;
"CNTRL-"
$PN"3"83;
%"PICKERING113FC"
"1","(-725,3250)","0","misc","I61";
;
ROOM"CAEN_ANALOG"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LIB"misc"
$LOCATION"U102"
CDS_LOCATION"U102"
$SEC"1"
CDS_SEC"1";
"IN1"
$PN"1"15;
"IN2"
$PN"2"16;
"OUT"
$PN"6"25;
"CNTRL+"
$PN"4"8;
"CNTRL-"
$PN"3"86;
%"PICKERING113FC"
"1","(-700,2475)","0","misc","I62";
;
ROOM"CAEN_ANALOG"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LIB"misc"
$LOCATION"U104"
CDS_LOCATION"U104"
$SEC"1"
CDS_SEC"1";
"IN1"
$PN"1"9;
"IN2"
$PN"2"13;
"OUT"
$PN"6"23;
"CNTRL+"
$PN"4"11;
"CNTRL-"
$PN"3"82;
%"PICKERING113FC"
"1","(-725,1800)","0","misc","I63";
;
ROOM"CAEN_ANALOG"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LIB"misc"
$LOCATION"U103"
CDS_LOCATION"U103"
$SEC"1"
CDS_SEC"1";
"IN1"
$PN"1"12;
"IN2"
$PN"2"10;
"OUT"
$PN"6"26;
"CNTRL+"
$PN"4"7;
"CNTRL-"
$PN"3"27;
%"OUTPORT"
"1","(2550,3575)","0","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"54;
%"OUTPORT"
"1","(2550,3275)","0","standard","I8";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"52;
%"OUTPORT"
"1","(2550,3150)","0","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"51;
END.
