INFO-FLOW: Workspace D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1 opened at Mon Dec 29 22:58:00 +0800 2025
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed medium 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.105 sec.
Command         ap_source done; 0.105 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.157 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Command     set_part done; 0.211 sec.
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       config_compile -blackbox  
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling ./xf_canny_accel.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted ./xf_canny_accel.cpp 
Execute         get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "./xf_canny_accel.cpp"   -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E ./xf_canny_accel.cpp -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp
WARNING: [HLS 200-40] In file included from ./xf_canny_accel.cpp:30:
./xf_canny_config.h:14:10: fatal error: 'xf_threshold.hpp' file not found
#include "xf_threshold.hpp"
         ^
1 error generated.
Command         clang done; error code: 2; 1.856 sec.
Command       elaborate done; error code: 2; 1.873 sec.
Command     csynth_design done; error code: 2; 1.895 sec.
Command   ap_source done; error code: 1; 2.137 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1 opened at Mon Dec 29 23:08:55 +0800 2025
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xc7z020clg400-1 
Execute         add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute           get_default_platform 
Execute           license_isbetapart xc7z020 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute             config_chip_info -quiet -speed medium 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.114 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute         get_default_platform 
Command       set_part done; 0.159 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Command     open_solution done; 0.305 sec.
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed medium 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.108 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.152 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       config_compile -blackbox  
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling ./xf_canny_accel.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted ./xf_canny_accel.cpp 
Execute         get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "./xf_canny_accel.cpp"   -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E ./xf_canny_accel.cpp -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp
Command         clang done; 0.83 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.972 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp"  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc
ERROR: [HLS 200-70] Compilation errors found: In file included from ./xf_canny_accel.cpp:1:
./xf_canny_accel.cpp:75:29: error: use of undeclared identifier 'INPUT_PTR_WIDTH'
void xf_canny_accel(ap_uint<INPUT_PTR_WIDTH> *img_inp,
                            ^
./xf_canny_accel.cpp:75:29: error: use of undeclared identifier 'INPUT_PTR_WIDTH'
./xf_canny_accel.cpp:76:29: error: use of undeclared identifier 'OUTPUT_PTR_WIDTH'
                    ap_uint<OUTPUT_PTR_WIDTH> *img_out,
                            ^
./xf_canny_accel.cpp:88:6: error: no member named 'cv' in namespace 'xf'
 xf::cv::Mat<XF_8UC1, 720, 1280, XF_NPPC1> imgInput(rows, cols);
 ~~~~^
./xf_canny_accel.cpp:88:44: error: use of undeclared identifier 'imgInput'
 xf::cv::Mat<XF_8UC1, 720, 1280, XF_NPPC1> imgInput(rows, cols);
                                           ^
./xf_canny_accel.cpp:89:9: error: no member named 'cv' in namespace 'xf'
    xf::cv::Mat<XF_8UC1, 720, 1280, XF_NPPC1> imgOutput(rows, cols);
    ~~~~^
./xf_canny_accel.cpp:89:47: error: use of undeclared identifier 'imgOutput'
    xf::cv::Mat<XF_8UC1, 720, 1280, XF_NPPC1> imgOutput(rows, cols);
                                              ^
./xf_canny_accel.cpp:94:6: error: no member named 'cv' in namespace 'xf'
 xf::cv::Array2xfMat<INPUT_PTR_WIDTH, XF_8UC1, 720, 1280, XF_NPPC1>(img_inp, imgInput);
 ~~~~^
./xf_canny_accel.cpp:94:22: error: use of undeclared identifier 'INPUT_PTR_WIDTH'
 xf::cv::Array2xfMat<INPUT_PTR_WIDTH, XF_8UC1, 720, 1280, XF_NPPC1>(img_inp, imgInput);
                     ^
./xf_canny_accel.cpp:94:78: error: use of undeclared identifier 'imgInput'
 xf::cv::Array2xfMat<INPUT_PTR_WIDTH, XF_8UC1, 720, 1280, XF_NPPC1>(img_inp, imgInput);
                                                                             ^
./xf_canny_accel.cpp:97:22: error: use of undeclared identifier 'imgInput'
    binary_threshold(imgInput, imgOutput, low_threshold);
                     ^
./xf_canny_accel.cpp:100:9: error: no member named 'cv' in namespace 'xf'
    xf::cv::xfMat2Array<OUTPUT_PTR_WIDTH, XF_8UC1, 720, 1280, XF_NPPC1>(imgOutput, img_out);
    ~~~~^
./xf_canny_accel.cpp:100:25: error: use of undeclared identifier 'OUTPUT_PTR_WIDTH'
    xf::cv::xfMat2Array<OUTPUT_PTR_WIDTH, XF_8UC1, 720, 1280, XF_NPPC1>(imgOutput, img_out);
                        ^
./xf_canny_accel.cpp:100:73: error: use of undeclared identifier 'imgOutput'
    xf::cv::xfMat2Array<OUTPUT_PTR_WIDTH, XF_8UC1, 720, 1280, XF_NPPC1>(imgOutput, img_out);
                                                                        ^
./xf_canny_accel.cpp:104:27: error: no member named 'cv' in namespace 'xf'
void binary_threshold(xf::cv::Mat<XF_8UC1, 720, 1280, XF_NPPC1>& src,
                      ~~~~^
./xf_canny_accel.cpp:104:6: error: variable has incomplete type 'void'
void binary_threshold(xf::cv::Mat<XF_8UC1, 720, 1280, XF_NPPC1>& src,
     ^
./xf_canny_accel.cpp:106:37: error: expected ';' after top level declarator
                      int threshold)
                                    ^
                                    ;
17 errors generated.
Command         clang done; error code: 2; 0.893 sec.
Command       elaborate done; error code: 2; 2.711 sec.
Command     csynth_design done; error code: 2; 2.734 sec.
Command   ap_source done; error code: 1; 3.209 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1 opened at Mon Dec 29 23:10:40 +0800 2025
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xc7z020clg400-1 
Execute         add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute           get_default_platform 
Execute           license_isbetapart xc7z020 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute             config_chip_info -quiet -speed medium 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.109 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute         get_default_platform 
Command       set_part done; 0.148 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Command     open_solution done; 0.285 sec.
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed medium 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.137 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       config_compile -blackbox  
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling ./xf_canny_accel.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted ./xf_canny_accel.cpp 
Execute         get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "./xf_canny_accel.cpp"   -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E ./xf_canny_accel.cpp -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp
Command         clang done; 0.754 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.328 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp"  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc
ERROR: [HLS 200-70] Compilation errors found: In file included from ./xf_canny_accel.cpp:1:
./xf_canny_accel.cpp:77:27: error: no member named 'cv' in namespace 'xf'
void binary_threshold(xf::cv::Mat<XF_8UC1, 720, 1280, XF_NPPC1>& src,
                      ~~~~^
./xf_canny_accel.cpp:77:6: error: variable has incomplete type 'void'
void binary_threshold(xf::cv::Mat<XF_8UC1, 720, 1280, XF_NPPC1>& src,
     ^
./xf_canny_accel.cpp:79:37: error: expected ';' after top level declarator
                      int threshold)
                                    ^
                                    ;
3 errors generated.
Command         clang done; error code: 2; 0.796 sec.
Command       elaborate done; error code: 2; 1.889 sec.
Command     csynth_design done; error code: 2; 1.907 sec.
Command   ap_source done; error code: 1; 2.344 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1 opened at Mon Dec 29 23:17:36 +0800 2025
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.103 sec.
Command       ap_source done; 0.104 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xc7z020clg400-1 
Execute         add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute           get_default_platform 
Execute           license_isbetapart xc7z020 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute             config_chip_info -quiet -speed medium 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.124 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute         get_default_platform 
Command       set_part done; 0.17 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Command     open_solution done; 0.351 sec.
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed medium 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.108 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.15 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       config_compile -blackbox  
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling ./xf_canny_accel.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted ./xf_canny_accel.cpp 
Execute         get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "./xf_canny_accel.cpp"   -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E ./xf_canny_accel.cpp -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp
WARNING: [HLS 200-40] In file included from ./xf_canny_accel.cpp:30:
./xf_headers.h:49:10: fatal error: 'opencv/cv.h' file not found
#include "opencv/cv.h"
         ^
1 error generated.
Command         clang done; error code: 2; 1.778 sec.
Command       elaborate done; error code: 2; 1.794 sec.
Command     csynth_design done; error code: 2; 1.818 sec.
Command   ap_source done; error code: 1; 2.341 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1 opened at Mon Dec 29 23:18:43 +0800 2025
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xc7z020clg400-1 
Execute         add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute           get_default_platform 
Execute           license_isbetapart xc7z020 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute             config_chip_info -quiet -speed medium 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.114 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute         get_default_platform 
Command       set_part done; 0.157 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Command     open_solution done; 0.308 sec.
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed medium 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.108 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.153 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       config_compile -blackbox  
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling ./xf_canny_accel.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted ./xf_canny_accel.cpp 
Execute         get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "./xf_canny_accel.cpp"   -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E ./xf_canny_accel.cpp -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp
Command         clang done; 0.864 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.852 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp"  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc
ERROR: [HLS 200-70] Compilation errors found: In file included from ./xf_canny_accel.cpp:1:
./xf_canny_accel.cpp:91:54: error: no member named 'read' in 'xf::Mat<0, 720, 1280, 1>'
 typename DataType<XF_8UC1,XF_NPPC1>::name val = src.read(i * src.cols + j);
                                                 ~~~ ^
./xf_canny_accel.cpp:94:21: error: no member named 'write' in 'xf::Mat<0, 720, 1280, 1>'
                dst.write(i * src.cols + j, (typename DataType<XF_8UC1,XF_NPPC1>::name)255);
                ~~~ ^
./xf_canny_accel.cpp:96:21: error: no member named 'write' in 'xf::Mat<0, 720, 1280, 1>'
                dst.write(i * src.cols + j, (typename DataType<XF_8UC1,XF_NPPC1>::name)0);
                ~~~ ^
3 errors generated.
Command         clang done; error code: 2; 0.907 sec.
Command       elaborate done; error code: 2; 2.64 sec.
Command     csynth_design done; error code: 2; 2.662 sec.
Command   ap_source done; error code: 1; 3.141 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1 opened at Mon Dec 29 23:22:18 +0800 2025
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xc7z020clg400-1 
Execute         add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute           get_default_platform 
Execute           license_isbetapart xc7z020 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute             config_chip_info -quiet -speed medium 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.103 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute         get_default_platform 
Command       set_part done; 0.141 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Command     open_solution done; 0.27 sec.
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed medium 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.133 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       config_compile -blackbox  
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling ./xf_canny_accel.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted ./xf_canny_accel.cpp 
Execute         get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "./xf_canny_accel.cpp"   -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E ./xf_canny_accel.cpp -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp
WARNING: [HLS 200-40] In file included from ./xf_canny_accel.cpp:30:
./xf_headers.h:49:10: fatal error: 'opencv/cv.h' file not found
#include "opencv/cv.h"
         ^
1 error generated.
Command         clang done; error code: 2; 0.749 sec.
Command       elaborate done; error code: 2; 0.762 sec.
Command     csynth_design done; error code: 2; 0.779 sec.
Command   ap_source done; error code: 1; 1.195 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1 opened at Mon Dec 29 23:26:15 +0800 2025
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xc7z020clg400-1 
Execute         add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute           get_default_platform 
Execute           license_isbetapart xc7z020 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute             config_chip_info -quiet -speed medium 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.101 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute         get_default_platform 
Command       set_part done; 0.14 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Command     open_solution done; 0.27 sec.
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed medium 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.136 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       config_compile -blackbox  
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling ./xf_canny_accel.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted ./xf_canny_accel.cpp 
Execute         get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "./xf_canny_accel.cpp"   -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E ./xf_canny_accel.cpp -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp
Command         clang done; 0.764 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.337 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp"  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc
ERROR: [HLS 200-70] Compilation errors found: In file included from ./xf_canny_accel.cpp:1:
In file included from ./xf_canny_accel.cpp:30:
In file included from ./xf_headers.h:65:
In file included from ./include\common/xf_sw_utils.h:34:
In file included from D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception_ptr.h:132:13: error: unknown type name 'type_info'
      const type_info*
            ^
In file included from ./xf_canny_accel.cpp:1:
In file included from ./xf_canny_accel.cpp:30:
In file included from ./xf_headers.h:65:
In file included from ./include\common/xf_sw_utils.h:34:
In file included from D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:62:5: error: the parameter for this explicitly-defaulted copy constructor is const, but a member or base requires it to be non-const
    nested_exception(const nested_exception&) = default;
    ^
D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:64:23: error: the parameter for this explicitly-defaulted copy assignment operator is const, but a member or base requires it to be non-const
    nested_exception& operator=(const nested_exception&) = default;
                      ^
D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:77:28: error: exception specification in declaration does not match previous declaration
  inline nested_exception::~nested_exception() = default;
                           ^
D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:66:20: note: previous declaration is here
    inline virtual ~nested_exception();
                   ^
D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:122:61: error: redefinition of default argument
    __throw_with_nested(_Ex&& __ex, const nested_exception* = 0)
                                                            ^ ~
D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:110:56: note: previous definition is here
    __throw_with_nested(_Ex&&, const nested_exception* = 0)
                                                       ^ ~
In file included from ./xf_canny_accel.cpp:1:
In file included from ./xf_canny_accel.cpp:30:
In file included from ./xf_headers.h:65:
./include\common/xf_sw_utils.h:57:3: error: use of undeclared identifier 'cv'
  cv::Mat img_load = cv::imread(img,type);
  ^
./include\common/xf_sw_utils.h:59:45: error: use of undeclared identifier 'img_load'
  xf::Mat<_PTYPE, _ROWS, _COLS, _NPC> input(img_load.rows, img_load.cols);
                                            ^
./include\common/xf_sw_utils.h:61:6: error: use of undeclared identifier 'img_load'
  if(img_load.data == __null){
     ^
./include\common/xf_sw_utils.h:66:16: error: use of undeclared identifier 'img_load'
  input.copyTo(img_load.data);
               ^
./include\common/xf_sw_utils.h:74:23: error: use of undeclared identifier 'CV_8UC1'; did you mean 'XF_8UC1'?
  int list_ptype[] = {CV_8UC1, CV_16UC1, CV_16SC1, CV_32SC1, CV_32FC1, CV_32SC1, CV_16UC1, CV_32SC1, CV_8UC1, CV_8UC3, CV_16UC3, CV_16SC3};
                      ^~~~~~~
                      XF_8UC1
./include\common/xf_params.h:347:2: note: 'XF_8UC1' declared here
 XF_8UC1 = 0,
 ^
In file included from ./xf_canny_accel.cpp:1:
In file included from ./xf_canny_accel.cpp:30:
In file included from ./xf_headers.h:65:
./include\common/xf_sw_utils.h:74:32: error: use of undeclared identifier 'CV_16UC1'; did you mean 'XF_16UC1'?
  int list_ptype[] = {CV_8UC1, CV_16UC1, CV_16SC1, CV_32SC1, CV_32FC1, CV_32SC1, CV_16UC1, CV_32SC1, CV_8UC1, CV_8UC3, CV_16UC3, CV_16SC3};
                               ^~~~~~~~
                               XF_16UC1
./include\common/xf_params.h:348:2: note: 'XF_16UC1' declared here
 XF_16UC1 = 1,
 ^
In file included from ./xf_canny_accel.cpp:1:
In file included from ./xf_canny_accel.cpp:30:
In file included from ./xf_headers.h:65:
./include\common/xf_sw_utils.h:74:42: error: use of undeclared identifier 'CV_16SC1'; did you mean 'XF_16SC1'?
  int list_ptype[] = {CV_8UC1, CV_16UC1, CV_16SC1, CV_32SC1, CV_32FC1, CV_32SC1, CV_16UC1, CV_32SC1, CV_8UC1, CV_8UC3, CV_16UC3, CV_16SC3};
                                         ^~~~~~~~
                                         XF_16SC1
./include\common/xf_params.h:349:2: note: 'XF_16SC1' declared here
 XF_16SC1 = 2,
 ^
In file included from ./xf_canny_accel.cpp:1:
In file included from ./xf_canny_accel.cpp:30:
In file included from ./xf_headers.h:65:
./include\common/xf_sw_utils.h:74:52: error: use of undeclared identifier 'CV_32SC1'; did you mean 'XF_32SC1'?
  int list_ptype[] = {CV_8UC1, CV_16UC1, CV_16SC1, CV_32SC1, CV_32FC1, CV_32SC1, CV_16UC1, CV_32SC1, CV_8UC1, CV_8UC3, CV_16UC3, CV_16SC3};
                                                   ^~~~~~~~
                                                   XF_32SC1
./include\common/xf_params.h:352:2: note: 'XF_32SC1' declared here
 XF_32SC1 = 5,
 ^
In file included from ./xf_canny_accel.cpp:1:
In file included from ./xf_canny_accel.cpp:30:
In file included from ./xf_headers.h:65:
./include\common/xf_sw_utils.h:74:62: error: use of undeclared identifier 'CV_32FC1'; did you mean 'XF_32FC1'?
  int list_ptype[] = {CV_8UC1, CV_16UC1, CV_16SC1, CV_32SC1, CV_32FC1, CV_32SC1, CV_16UC1, CV_32SC1, CV_8UC1, CV_8UC3, CV_16UC3, CV_16SC3};
                                                             ^~~~~~~~
                                                             XF_32FC1
./include\common/xf_params.h:351:2: note: 'XF_32FC1' declared here
 XF_32FC1 = 4,
 ^
In file included from ./xf_canny_accel.cpp:1:
In file included from ./xf_canny_accel.cpp:30:
In file included from ./xf_headers.h:65:
./include\common/xf_sw_utils.h:74:72: error: use of undeclared identifier 'CV_32SC1'; did you mean 'XF_32SC1'?
  int list_ptype[] = {CV_8UC1, CV_16UC1, CV_16SC1, CV_32SC1, CV_32FC1, CV_32SC1, CV_16UC1, CV_32SC1, CV_8UC1, CV_8UC3, CV_16UC3, CV_16SC3};
                                                                       ^~~~~~~~
                                                                       XF_32SC1
./include\common/xf_params.h:352:2: note: 'XF_32SC1' declared here
 XF_32SC1 = 5,
 ^
In file included from ./xf_canny_accel.cpp:1:
In file included from ./xf_canny_accel.cpp:30:
In file included from ./xf_headers.h:65:
./include\common/xf_sw_utils.h:74:82: error: use of undeclared identifier 'CV_16UC1'; did you mean 'XF_16UC1'?
  int list_ptype[] = {CV_8UC1, CV_16UC1, CV_16SC1, CV_32SC1, CV_32FC1, CV_32SC1, CV_16UC1, CV_32SC1, CV_8UC1, CV_8UC3, CV_16UC3, CV_16SC3};
                                                                                 ^~~~~~~~
                                                                                 XF_16UC1
./include\common/xf_params.h:348:2: note: 'XF_16UC1' declared here
 XF_16UC1 = 1,
 ^
In file included from ./xf_canny_accel.cpp:1:
In file included from ./xf_canny_accel.cpp:30:
In file included from ./xf_headers.h:65:
./include\common/xf_sw_utils.h:74:92: error: use of undeclared identifier 'CV_32SC1'; did you mean 'XF_32SC1'?
  int list_ptype[] = {CV_8UC1, CV_16UC1, CV_16SC1, CV_32SC1, CV_32FC1, CV_32SC1, CV_16UC1, CV_32SC1, CV_8UC1, CV_8UC3, CV_16UC3, CV_16SC3};
                                                                                           ^~~~~~~~
                                                                                           XF_32SC1
./include\common/xf_params.h:352:2: note: 'XF_32SC1' declared here
 XF_32SC1 = 5,
 ^
In file included from ./xf_canny_accel.cpp:1:
In file included from ./xf_canny_accel.cpp:30:
In file included from ./xf_headers.h:65:
./include\common/xf_sw_utils.h:74:102: error: use of undeclared identifier 'CV_8UC1'; did you mean 'XF_8UC1'?
  int list_ptype[] = {CV_8UC1, CV_16UC1, CV_16SC1, CV_32SC1, CV_32FC1, CV_32SC1, CV_16UC1, CV_32SC1, CV_8UC1, CV_8UC3, CV_16UC3, CV_16SC3};
                                                                                                     ^~~~~~~
                                                                                                     XF_8UC1
./include\common/xf_params.h:347:2: note: 'XF_8UC1' declared here
 XF_8UC1 = 0,
 ^
In file included from ./xf_canny_accel.cpp:1:
In file included from ./xf_canny_accel.cpp:30:
In file included from ./xf_headers.h:65:
./include\common/xf_sw_utils.h:74:111: error: use of undeclared identifier 'CV_8UC3'; did you mean 'XF_8UC3'?
  int list_ptype[] = {CV_8UC1, CV_16UC1, CV_16SC1, CV_32SC1, CV_32FC1, CV_32SC1, CV_16UC1, CV_32SC1, CV_8UC1, CV_8UC3, CV_16UC3, CV_16SC3};
                                                                                                              ^~~~~~~
                                                                                                              XF_8UC3
./include\common/xf_params.h:356:2: note: 'XF_8UC3' declared here
 XF_8UC3 = 9,
 ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
Command         clang done; error code: 2; 0.867 sec.
Command       elaborate done; error code: 2; 1.98 sec.
Command     csynth_design done; error code: 2; 1.997 sec.
Command   ap_source done; error code: 1; 2.416 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1 opened at Mon Dec 29 23:28:33 +0800 2025
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xc7z020clg400-1 
Execute         add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute           get_default_platform 
Execute           license_isbetapart xc7z020 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute             config_chip_info -quiet -speed medium 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.104 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute         get_default_platform 
Command       set_part done; 0.142 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Command     open_solution done; 0.275 sec.
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed medium 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.133 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       config_compile -blackbox  
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling ./xf_canny_accel.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted ./xf_canny_accel.cpp 
Execute         get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "./xf_canny_accel.cpp"   -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E ./xf_canny_accel.cpp -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp
Command         clang done; 0.735 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.287 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp"  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc
ERROR: [HLS 200-70] Compilation errors found: In file included from ./xf_canny_accel.cpp:1:
./xf_canny_accel.cpp:90:54: error: no member named 'read' in 'xf::Mat<0, 720, 1280, 1>'
 typename DataType<XF_8UC1,XF_NPPC1>::name val = src.read(i * src.cols + j);
                                                 ~~~ ^
./xf_canny_accel.cpp:93:21: error: no member named 'write' in 'xf::Mat<0, 720, 1280, 1>'
                dst.write(i * src.cols + j, (typename DataType<XF_8UC1,XF_NPPC1>::name)255);
                ~~~ ^
./xf_canny_accel.cpp:95:21: error: no member named 'write' in 'xf::Mat<0, 720, 1280, 1>'
                dst.write(i * src.cols + j, (typename DataType<XF_8UC1,XF_NPPC1>::name)0);
                ~~~ ^
3 errors generated.
Command         clang done; error code: 2; 0.778 sec.
Command       elaborate done; error code: 2; 1.813 sec.
Command     csynth_design done; error code: 2; 1.83 sec.
Command   ap_source done; error code: 1; 2.25 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1 opened at Mon Dec 29 23:30:54 +0800 2025
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xc7z020clg400-1 
Execute         add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute           get_default_platform 
Execute           license_isbetapart xc7z020 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute             config_chip_info -quiet -speed medium 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.102 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute         get_default_platform 
Command       set_part done; 0.141 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Command     open_solution done; 0.27 sec.
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed medium 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.132 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       config_compile -blackbox  
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling ./xf_canny_accel.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted ./xf_canny_accel.cpp 
Execute         get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "./xf_canny_accel.cpp"   -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E ./xf_canny_accel.cpp -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp
Command         clang done; 0.736 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.284 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp"  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc
ERROR: [HLS 200-70] Compilation errors found: In file included from ./xf_canny_accel.cpp:1:
./xf_canny_accel.cpp:79:27: error: no member named 'cv' in namespace 'xf'
void binary_threshold(xf::cv::Mat<XF_8UC1, 720, 1280, XF_NPPC1>& src,
                      ~~~~^
./xf_canny_accel.cpp:79:6: error: variable has incomplete type 'void'
void binary_threshold(xf::cv::Mat<XF_8UC1, 720, 1280, XF_NPPC1>& src,
     ^
./xf_canny_accel.cpp:81:37: error: expected ';' after top level declarator
                      int threshold)
                                    ^
                                    ;
3 errors generated.
Command         clang done; error code: 2; 0.773 sec.
Command       elaborate done; error code: 2; 1.805 sec.
Command     csynth_design done; error code: 2; 1.821 sec.
Command   ap_source done; error code: 1; 2.237 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1 opened at Mon Dec 29 23:32:37 +0800 2025
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xc7z020clg400-1 
Execute         add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute           get_default_platform 
Execute           license_isbetapart xc7z020 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute             config_chip_info -quiet -speed medium 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.106 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute         get_default_platform 
Command       set_part done; 0.144 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Command     open_solution done; 0.274 sec.
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed medium 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.132 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       config_compile -blackbox  
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling ./xf_canny_accel.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted ./xf_canny_accel.cpp 
Execute         get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "./xf_canny_accel.cpp"   -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E ./xf_canny_accel.cpp -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp
Command         clang done; 0.734 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.285 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp"  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc
Command         clang done; 0.779 sec.
INFO-FLOW: Done: GCC PP time: 1.8 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x -directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.27 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x -directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.268 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_canny_accel.pp.0.cpp.diag.yml D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_canny_accel.pp.0.cpp.out.log 2> D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_canny_accel.pp.0.cpp.err.log 
Command         ap_eval done; 0.947 sec.
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:639:2
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:714:2
Execute         send_msg_by_id WARNING @200-471@%s%s 2 ./xf_canny_accel.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ./xf_canny_accel.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/tidy-3.1.xf_canny_accel.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/tidy-3.1.xf_canny_accel.pp.0.cpp.out.log 2> D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/tidy-3.1.xf_canny_accel.pp.0.cpp.err.log 
Command           ap_eval done; 0.366 sec.
Execute           ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-legacy-rewriter.xf_canny_accel.pp.0.cpp.out.log 2> D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-legacy-rewriter.xf_canny_accel.pp.0.cpp.err.log 
Command           ap_eval done; 1.08 sec.
Command         tidy_31 done; 1.456 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.1.cpp std=c++0x 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.848 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.2.cpp"  -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.bc" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.2.cpp -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.bc
Command         clang done; 0.812 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.g.bc -hls-opt -except-internalize Canny_accel -LD:/Vivado/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.843 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 106.137 ; gain = 20.914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 106.137 ; gain = 20.914
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.pp.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Vivado/Vivado/2018.3/win64/lib -lfloatconversion -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.255 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Canny_accel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.0.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:676) in function 'void xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, hls::stream<ap_uint<FORWARD_REFERENCE> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:624) in function 'void xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&)' completely with a factor of 1.
ERROR: [SYNCHK 200-79] Cannot find the top function 'Canny_accel' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
Command           transform done; error code: 1; 
ERROR: [HLS 200-70] Synthesizability check failed.
Command         opt_and_import_c done; error code: 2; 0.362 sec.
Command       elaborate done; error code: 2; 8.818 sec.
Command     csynth_design done; error code: 2; 8.835 sec.
Command   ap_source done; error code: 1; 9.255 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1 opened at Mon Dec 29 23:34:29 +0800 2025
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xc7z020clg400-1 
Execute         add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute           get_default_platform 
Execute           license_isbetapart xc7z020 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute             config_chip_info -quiet -speed medium 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.103 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute         get_default_platform 
Command       set_part done; 0.142 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Command     open_solution done; 0.271 sec.
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed medium 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.135 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       config_compile -blackbox  
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling ./xf_canny_accel.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted ./xf_canny_accel.cpp 
Execute         get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "./xf_canny_accel.cpp"   -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E ./xf_canny_accel.cpp -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp
Command         clang done; 0.74 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.287 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp"  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc
Command         clang done; 0.775 sec.
INFO-FLOW: Done: GCC PP time: 1.8 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x -directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.267 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x -directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.259 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_canny_accel.pp.0.cpp.diag.yml D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_canny_accel.pp.0.cpp.out.log 2> D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_canny_accel.pp.0.cpp.err.log 
Command         ap_eval done; 0.278 sec.
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:639:2
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:714:2
Execute         send_msg_by_id WARNING @200-471@%s%s 2 ./xf_canny_accel.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ./xf_canny_accel.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/tidy-3.1.xf_canny_accel.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/tidy-3.1.xf_canny_accel.pp.0.cpp.out.log 2> D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/tidy-3.1.xf_canny_accel.pp.0.cpp.err.log 
Command           ap_eval done; 0.331 sec.
Execute           ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-legacy-rewriter.xf_canny_accel.pp.0.cpp.out.log 2> D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-legacy-rewriter.xf_canny_accel.pp.0.cpp.err.log 
Command           ap_eval done; 0.444 sec.
Command         tidy_31 done; 0.784 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.1.cpp std=c++0x 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.786 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.2.cpp"  -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.bc" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.2.cpp -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.bc
Command         clang done; 0.8 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.g.bc -hls-opt -except-internalize Canny_accel -LD:/Vivado/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.536 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 106.316 ; gain = 21.277
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 106.316 ; gain = 21.277
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.pp.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Vivado/Vivado/2018.3/win64/lib -lfloatconversion -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.246 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Canny_accel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.0.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:676) in function 'void xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, hls::stream<ap_uint<FORWARD_REFERENCE> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:624) in function 'void xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&)' completely with a factor of 1.
ERROR: [SYNCHK 200-79] Cannot find the top function 'Canny_accel' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
Command           transform done; error code: 1; 
ERROR: [HLS 200-70] Synthesizability check failed.
Command         opt_and_import_c done; error code: 2; 0.31 sec.
Command       elaborate done; error code: 2; 6.032 sec.
Command     csynth_design done; error code: 2; 6.048 sec.
Command   ap_source done; error code: 1; 6.467 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1 opened at Mon Dec 29 23:34:56 +0800 2025
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xc7z020clg400-1 
Execute         add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute           get_default_platform 
Execute           license_isbetapart xc7z020 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute             config_chip_info -quiet -speed medium 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.102 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute         get_default_platform 
Command       set_part done; 0.14 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Command     open_solution done; 0.267 sec.
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed medium 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.135 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       config_compile -blackbox  
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling ./xf_canny_accel.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted ./xf_canny_accel.cpp 
Execute         get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "./xf_canny_accel.cpp"   -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E ./xf_canny_accel.cpp -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp
Command         clang done; 0.717 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.29 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp"  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc
Command         clang done; 0.771 sec.
INFO-FLOW: Done: GCC PP time: 1.8 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x -directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.265 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x -directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.262 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_canny_accel.pp.0.cpp.diag.yml D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_canny_accel.pp.0.cpp.out.log 2> D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_canny_accel.pp.0.cpp.err.log 
Command         ap_eval done; 0.282 sec.
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:639:2
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:714:2
Execute         send_msg_by_id WARNING @200-471@%s%s 2 ./xf_canny_accel.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ./xf_canny_accel.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/tidy-3.1.xf_canny_accel.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/tidy-3.1.xf_canny_accel.pp.0.cpp.out.log 2> D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/tidy-3.1.xf_canny_accel.pp.0.cpp.err.log 
Command           ap_eval done; 0.336 sec.
Execute           ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-legacy-rewriter.xf_canny_accel.pp.0.cpp.out.log 2> D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-legacy-rewriter.xf_canny_accel.pp.0.cpp.err.log 
Command           ap_eval done; 0.442 sec.
Command         tidy_31 done; 0.788 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.1.cpp std=c++0x 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.78 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.2.cpp"  -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.bc" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.2.cpp -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.bc
Command         clang done; 0.805 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.g.bc -hls-opt -except-internalize Canny_accel -LD:/Vivado/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.554 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 105.691 ; gain = 21.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 105.691 ; gain = 21.176
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.pp.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Vivado/Vivado/2018.3/win64/lib -lfloatconversion -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.244 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Canny_accel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.0.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:676) in function 'void xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, hls::stream<ap_uint<FORWARD_REFERENCE> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:624) in function 'void xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'xf::Mat<0, 720, 1280, 1>::init' into 'xf::Mat<0, 720, 1280, 1>::Mat.1' (./include\common/xf_structs.h:553).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 110.414 ; gain = 25.898
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.1.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ./include\common/xf_utility.h:688: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 114.453 ; gain = 29.938
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.1.bc to D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:665) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:605) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:672) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:684) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:687) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:612) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:615) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:621) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:669) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:609) in dimension 1 completely.
WARNING: [XFORM 203-713] All the elements of global array 'dstMat.data.V' should be updated in process function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgInput.data.V' should be updated in process function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgOutput.data.V' should be updated in process function 'binary_threshold', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54'
	 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::xfMat2Array<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'
	 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'Canny_accel', detected/extracted 4 process function(s): 
	 'Block_Mat.exit45_proc49'
	 'xf::Array2xfMat<8, 0, 720, 1280, 1>'
	 'binary_threshold'
	 'xf::xfMat2Array<8, 0, 720, 1280, 1>'.
Command           transform done; 0.317 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.25 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 139.234 ; gain = 54.719
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.2.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./xf_canny_accel.cpp:85:16) in function 'binary_threshold'.
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'xfMat2hlsStrm' (./include\common/xf_utility.h:660:33)
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2Array<8, 0, 720, 1280, 1>' to 'xfMat2Array' (./include\common/xf_utility.h:711:2)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'hlsStrm2xfMat' (./include\common/xf_utility.h:599:33)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>' to 'hlsStrm2Array' (./include\common/xf_utility.h:698:30)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2xfMat<8, 0, 720, 1280, 1>' to 'Array2xfMat' (./include\common/xf_utility.h:636:2)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54' to 'Array2hlsStrm54' (./include\common/xf_utility.h:584:30)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_proc49' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'dstPtr.V' (./include\common/xf_utility.h:706:14). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'srcPtr.V' (./include\common/xf_utility.h:592:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_pro12' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
Command           transform done; 0.78 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 213.172 ; gain = 128.656
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.798 sec.
Command       elaborate done; 7.522 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Canny_accel' ...
Execute         ap_set_top_model Canny_accel 
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit45_pro' to 'Block_Mat_exit45_pro'.
Execute         get_model_list Canny_accel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model Canny_accel 
Execute         preproc_iomode -model xfMat2Array 
Execute         preproc_iomode -model hlsStrm2Array 
Execute         preproc_iomode -model xfMat2hlsStrm9 
Execute         preproc_iomode -model binary_threshold 
Execute         preproc_iomode -model Array2xfMat 
Execute         preproc_iomode -model hlsStrm2xfMat 
Execute         preproc_iomode -model Array2hlsStrm54 
Execute         preproc_iomode -model Block_Mat.exit45_pro 
Execute         get_model_list Canny_accel -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: Configuring Module : Block_Mat.exit45_pro ...
Execute         set_default_model Block_Mat.exit45_pro 
Execute         apply_spec_resource_limit Block_Mat.exit45_pro 
INFO-FLOW: Configuring Module : Array2hlsStrm54 ...
Execute         set_default_model Array2hlsStrm54 
Execute         apply_spec_resource_limit Array2hlsStrm54 
INFO-FLOW: Configuring Module : hlsStrm2xfMat ...
Execute         set_default_model hlsStrm2xfMat 
Execute         apply_spec_resource_limit hlsStrm2xfMat 
INFO-FLOW: Configuring Module : Array2xfMat ...
Execute         set_default_model Array2xfMat 
Execute         apply_spec_resource_limit Array2xfMat 
INFO-FLOW: Configuring Module : binary_threshold ...
Execute         set_default_model binary_threshold 
Execute         apply_spec_resource_limit binary_threshold 
INFO-FLOW: Configuring Module : xfMat2hlsStrm9 ...
Execute         set_default_model xfMat2hlsStrm9 
Execute         apply_spec_resource_limit xfMat2hlsStrm9 
INFO-FLOW: Configuring Module : hlsStrm2Array ...
Execute         set_default_model hlsStrm2Array 
Execute         apply_spec_resource_limit hlsStrm2Array 
INFO-FLOW: Configuring Module : xfMat2Array ...
Execute         set_default_model xfMat2Array 
Execute         apply_spec_resource_limit xfMat2Array 
INFO-FLOW: Configuring Module : Canny_accel ...
Execute         set_default_model Canny_accel 
Execute         apply_spec_resource_limit Canny_accel 
INFO-FLOW: Model list for preprocess: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: Preprocessing Module: Block_Mat.exit45_pro ...
Execute         set_default_model Block_Mat.exit45_pro 
Execute         cdfg_preprocess -model Block_Mat.exit45_pro 
Execute         rtl_gen_preprocess Block_Mat.exit45_pro 
INFO-FLOW: Preprocessing Module: Array2hlsStrm54 ...
Execute         set_default_model Array2hlsStrm54 
Execute         cdfg_preprocess -model Array2hlsStrm54 
Execute         rtl_gen_preprocess Array2hlsStrm54 
INFO-FLOW: Preprocessing Module: hlsStrm2xfMat ...
Execute         set_default_model hlsStrm2xfMat 
Execute         cdfg_preprocess -model hlsStrm2xfMat 
Execute         rtl_gen_preprocess hlsStrm2xfMat 
INFO-FLOW: Preprocessing Module: Array2xfMat ...
Execute         set_default_model Array2xfMat 
Execute         cdfg_preprocess -model Array2xfMat 
Execute         rtl_gen_preprocess Array2xfMat 
INFO-FLOW: Preprocessing Module: binary_threshold ...
Execute         set_default_model binary_threshold 
Execute         cdfg_preprocess -model binary_threshold 
Execute         rtl_gen_preprocess binary_threshold 
INFO-FLOW: Preprocessing Module: xfMat2hlsStrm9 ...
Execute         set_default_model xfMat2hlsStrm9 
Execute         cdfg_preprocess -model xfMat2hlsStrm9 
Execute         rtl_gen_preprocess xfMat2hlsStrm9 
INFO-FLOW: Preprocessing Module: hlsStrm2Array ...
Execute         set_default_model hlsStrm2Array 
Execute         cdfg_preprocess -model hlsStrm2Array 
Execute         rtl_gen_preprocess hlsStrm2Array 
INFO-FLOW: Preprocessing Module: xfMat2Array ...
Execute         set_default_model xfMat2Array 
Execute         cdfg_preprocess -model xfMat2Array 
Execute         rtl_gen_preprocess xfMat2Array 
INFO-FLOW: Preprocessing Module: Canny_accel ...
Execute         set_default_model Canny_accel 
Execute         cdfg_preprocess -model Canny_accel 
Execute         rtl_gen_preprocess Canny_accel 
INFO-FLOW: Model list for synthesis: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_Mat.exit45_pro 
Execute         schedule -model Block_Mat.exit45_pro 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.145 sec.
INFO: [HLS 200-111]  Elapsed time: 8.869 seconds; current allocated memory: 170.837 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.sched.adb -f 
INFO-FLOW: Finish scheduling Block_Mat.exit45_pro.
Execute         set_default_model Block_Mat.exit45_pro 
Execute         bind -model Block_Mat.exit45_pro 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Block_Mat.exit45_pro
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.031 seconds; current allocated memory: 171.030 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.bind.adb -f 
INFO-FLOW: Finish binding Block_Mat.exit45_pro.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Array2hlsStrm54 
Execute         schedule -model Array2hlsStrm54 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.173 sec.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 171.373 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.sched.adb -f 
INFO-FLOW: Finish scheduling Array2hlsStrm54.
Execute         set_default_model Array2hlsStrm54 
Execute         bind -model Array2hlsStrm54 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Array2hlsStrm54
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 171.857 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.bind.adb -f 
INFO-FLOW: Finish binding Array2hlsStrm54.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model hlsStrm2xfMat 
Execute         schedule -model hlsStrm2xfMat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 172.049 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.sched.adb -f 
INFO-FLOW: Finish scheduling hlsStrm2xfMat.
Execute         set_default_model hlsStrm2xfMat 
Execute         bind -model hlsStrm2xfMat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=hlsStrm2xfMat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 172.204 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.bind.adb -f 
INFO-FLOW: Finish binding hlsStrm2xfMat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Array2xfMat 
Execute         schedule -model Array2xfMat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.037 seconds; current allocated memory: 172.252 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.sched.adb -f 
INFO-FLOW: Finish scheduling Array2xfMat.
Execute         set_default_model Array2xfMat 
Execute         bind -model Array2xfMat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Array2xfMat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.033 seconds; current allocated memory: 172.460 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.bind.adb -f 
INFO-FLOW: Finish binding Array2xfMat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model binary_threshold 
Execute         schedule -model binary_threshold 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 172.642 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.sched.adb -f 
INFO-FLOW: Finish scheduling binary_threshold.
Execute         set_default_model binary_threshold 
Execute         bind -model binary_threshold 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=binary_threshold
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 172.842 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.bind.adb -f 
INFO-FLOW: Finish binding binary_threshold.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xfMat2hlsStrm9 
Execute         schedule -model xfMat2hlsStrm9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.148 sec.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 173.035 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2hlsStrm9.
Execute         set_default_model xfMat2hlsStrm9 
Execute         bind -model xfMat2hlsStrm9 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=xfMat2hlsStrm9
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 173.458 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.bind.adb -f 
INFO-FLOW: Finish binding xfMat2hlsStrm9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model hlsStrm2Array 
Execute         schedule -model hlsStrm2Array 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 173.630 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.sched.adb -f 
INFO-FLOW: Finish scheduling hlsStrm2Array.
Execute         set_default_model hlsStrm2Array 
Execute         bind -model hlsStrm2Array 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=hlsStrm2Array
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 173.850 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.bind.adb -f 
INFO-FLOW: Finish binding hlsStrm2Array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xfMat2Array 
Execute         schedule -model xfMat2Array 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 173.897 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2Array.
Execute         set_default_model xfMat2Array 
Execute         bind -model xfMat2Array 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=xfMat2Array
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 174.058 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.bind.adb -f 
INFO-FLOW: Finish binding xfMat2Array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Canny_accel 
Execute         schedule -model Canny_accel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 174.190 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.sched.adb -f 
INFO-FLOW: Finish scheduling Canny_accel.
Execute         set_default_model Canny_accel 
Execute         bind -model Canny_accel 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Canny_accel
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 174.522 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.bind.adb -f 
INFO-FLOW: Finish binding Canny_accel.
Execute         get_model_list Canny_accel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Block_Mat.exit45_pro 
Execute         rtl_gen_preprocess Array2hlsStrm54 
Execute         rtl_gen_preprocess hlsStrm2xfMat 
Execute         rtl_gen_preprocess Array2xfMat 
Execute         rtl_gen_preprocess binary_threshold 
Execute         rtl_gen_preprocess xfMat2hlsStrm9 
Execute         rtl_gen_preprocess hlsStrm2Array 
Execute         rtl_gen_preprocess xfMat2Array 
Execute         rtl_gen_preprocess Canny_accel 
INFO-FLOW: Model list for RTL generation: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Block_Mat.exit45_pro -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit45_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 174.698 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_Mat.exit45_pro -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Block_Mat_exit45_pro -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Block_Mat.exit45_pro -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Block_Mat_exit45_pro 
Execute         gen_rtl Block_Mat.exit45_pro -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Block_Mat_exit45_pro 
Execute         gen_tb_info Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Block_Mat_exit45_pro_csynth.rpt -f 
Execute         report -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Block_Mat_exit45_pro_csynth.xml -f -x 
Execute         report -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.verbose.rpt -verbose -f 
Execute         db_write -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Array2hlsStrm54 -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32s_32s_32_5_1' to 'Canny_accel_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2hlsStrm54'.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 175.373 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Array2hlsStrm54 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Array2hlsStrm54 -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Array2hlsStrm54 -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Array2hlsStrm54 
Execute         gen_rtl Array2hlsStrm54 -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Array2hlsStrm54 
Execute         gen_tb_info Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54 -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2hlsStrm54_csynth.rpt -f 
Execute         report -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2hlsStrm54_csynth.xml -f -x 
Execute         report -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.verbose.rpt -verbose -f 
Execute         db_write -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model hlsStrm2xfMat -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 175.786 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl hlsStrm2xfMat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/hlsStrm2xfMat -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl hlsStrm2xfMat -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/hlsStrm2xfMat 
Execute         gen_rtl hlsStrm2xfMat -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/hlsStrm2xfMat 
Execute         gen_tb_info hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2xfMat_csynth.rpt -f 
Execute         report -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2xfMat_csynth.xml -f -x 
Execute         report -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.verbose.rpt -verbose -f 
Execute         db_write -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Array2xfMat -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2xfMat_U0' to 'start_for_hlsStrmcud' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 176.448 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Array2xfMat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Array2xfMat -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Array2xfMat -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Array2xfMat 
Execute         gen_rtl Array2xfMat -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Array2xfMat 
Execute         gen_tb_info Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2xfMat_csynth.rpt -f 
Execute         report -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2xfMat_csynth.xml -f -x 
Execute         report -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.verbose.rpt -verbose -f 
Execute         db_write -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model binary_threshold -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32ns_32ns_64_5_1' to 'Canny_accel_mul_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32s_31ns_32_5_1' to 'Canny_accel_mul_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'binary_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 176.989 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl binary_threshold -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/binary_threshold -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl binary_threshold -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/binary_threshold 
Execute         gen_rtl binary_threshold -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/binary_threshold 
Execute         gen_tb_info binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/binary_threshold_csynth.rpt -f 
Execute         report -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/binary_threshold_csynth.xml -f -x 
Execute         report -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.verbose.rpt -verbose -f 
Execute         db_write -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model xfMat2hlsStrm9 -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2hlsStrm9'.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 177.510 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xfMat2hlsStrm9 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/xfMat2hlsStrm9 -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl xfMat2hlsStrm9 -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/xfMat2hlsStrm9 
Execute         gen_rtl xfMat2hlsStrm9 -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/xfMat2hlsStrm9 
Execute         gen_tb_info xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9 -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2hlsStrm9_csynth.rpt -f 
Execute         report -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2hlsStrm9_csynth.xml -f -x 
Execute         report -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.verbose.rpt -verbose -f 
Execute         db_write -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model hlsStrm2Array -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 178.067 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl hlsStrm2Array -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/hlsStrm2Array -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl hlsStrm2Array -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/hlsStrm2Array 
Execute         gen_rtl hlsStrm2Array -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/hlsStrm2Array 
Execute         gen_tb_info hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2Array_csynth.rpt -f 
Execute         report -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2Array_csynth.xml -f -x 
Execute         report -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.verbose.rpt -verbose -f 
Execute         db_write -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model xfMat2Array -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2Array_U0' to 'start_for_hlsStrmfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 178.748 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xfMat2Array -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/xfMat2Array -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl xfMat2Array -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/xfMat2Array 
Execute         gen_rtl xfMat2Array -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/xfMat2Array 
Execute         gen_tb_info xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2Array_csynth.rpt -f 
Execute         report -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2Array_csynth.xml -f -x 
Execute         report -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.verbose.rpt -verbose -f 
Execute         db_write -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Canny_accel -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_inp_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_out_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/low_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/high_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Canny_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'img_inp_V', 'img_out_V', 'rows', 'cols', 'low_threshold' and 'high_threshold' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgInput_data_V' to 'Canny_accel_imgIng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgOutput_data_V' to 'Canny_accel_imgOuhbi' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Canny_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 180.410 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Canny_accel -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Canny_accel -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Canny_accel -istop -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Canny_accel 
Execute         gen_rtl Canny_accel -istop -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Canny_accel 
Execute         export_constraint_db -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl -f -tool general 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.design.xml -verbose -f -dv 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.sdaccel.xml -verbose -f -sdaccel 
Execute         gen_tb_info Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Canny_accel_csynth.rpt -f 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Canny_accel_csynth.xml -f -x 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.verbose.rpt -verbose -f 
Execute         db_write -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.adb -f 
Execute         sc_get_clocks Canny_accel 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain Canny_accel 
INFO-FLOW: Model list for RTL component generation: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: Handling components in module [Block_Mat_exit45_pro] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
INFO-FLOW: Handling components in module [Array2hlsStrm54] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
INFO-FLOW: Found component Canny_accel_mul_3bkb.
INFO-FLOW: Append model Canny_accel_mul_3bkb
INFO-FLOW: Handling components in module [hlsStrm2xfMat] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
INFO-FLOW: Handling components in module [Array2xfMat] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component start_for_hlsStrmcud.
INFO-FLOW: Append model start_for_hlsStrmcud
INFO-FLOW: Handling components in module [binary_threshold] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
INFO-FLOW: Found component Canny_accel_mul_3dEe.
INFO-FLOW: Append model Canny_accel_mul_3dEe
INFO-FLOW: Found component Canny_accel_mul_3eOg.
INFO-FLOW: Append model Canny_accel_mul_3eOg
INFO-FLOW: Handling components in module [xfMat2hlsStrm9] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
INFO-FLOW: Handling components in module [hlsStrm2Array] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
INFO-FLOW: Handling components in module [xfMat2Array] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
INFO-FLOW: Found component fifo_w8_d2_A_x.
INFO-FLOW: Append model fifo_w8_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component start_for_hlsStrmfYi.
INFO-FLOW: Append model start_for_hlsStrmfYi
INFO-FLOW: Handling components in module [Canny_accel] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component Canny_accel_control_s_axi.
INFO-FLOW: Append model Canny_accel_control_s_axi
INFO-FLOW: Found component Canny_accel_gmem0_m_axi.
INFO-FLOW: Append model Canny_accel_gmem0_m_axi
INFO-FLOW: Found component Canny_accel_gmem1_m_axi.
INFO-FLOW: Append model Canny_accel_gmem1_m_axi
INFO-FLOW: Append model Block_Mat_exit45_pro
INFO-FLOW: Append model Array2hlsStrm54
INFO-FLOW: Append model hlsStrm2xfMat
INFO-FLOW: Append model Array2xfMat
INFO-FLOW: Append model binary_threshold
INFO-FLOW: Append model xfMat2hlsStrm9
INFO-FLOW: Append model hlsStrm2Array
INFO-FLOW: Append model xfMat2Array
INFO-FLOW: Append model Canny_accel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Canny_accel_mul_3bkb fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A start_for_hlsStrmcud Canny_accel_mul_3dEe Canny_accel_mul_3eOg fifo_w8_d2_A_x fifo_w32_d2_A_x fifo_w32_d2_A_x fifo_w32_d2_A_x start_for_hlsStrmfYi fifo_w32_d2_A_x_x fifo_w32_d2_A_x_x fifo_w32_d4_A fifo_w32_d4_A fifo_w32_d3_A fifo_w32_d2_A_x_x fifo_w32_d4_A fifo_w32_d2_A_x_x fifo_w32_d2_A_x_x Canny_accel_control_s_axi Canny_accel_gmem0_m_axi Canny_accel_gmem1_m_axi Block_Mat_exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: To file: write model Canny_accel_mul_3bkb
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model start_for_hlsStrmcud
INFO-FLOW: To file: write model Canny_accel_mul_3dEe
INFO-FLOW: To file: write model Canny_accel_mul_3eOg
INFO-FLOW: To file: write model fifo_w8_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model start_for_hlsStrmfYi
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model Canny_accel_control_s_axi
INFO-FLOW: To file: write model Canny_accel_gmem0_m_axi
INFO-FLOW: To file: write model Canny_accel_gmem1_m_axi
INFO-FLOW: To file: write model Block_Mat_exit45_pro
INFO-FLOW: To file: write model Array2hlsStrm54
INFO-FLOW: To file: write model hlsStrm2xfMat
INFO-FLOW: To file: write model Array2xfMat
INFO-FLOW: To file: write model binary_threshold
INFO-FLOW: To file: write model xfMat2hlsStrm9
INFO-FLOW: To file: write model hlsStrm2Array
INFO-FLOW: To file: write model xfMat2Array
INFO-FLOW: To file: write model Canny_accel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3bkb_MulnS_0'
Command         ap_source done; 0.335 sec.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_rows_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_cols_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmcud_U(start_for_hlsStrmcud)' using Shift Registers.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3dEe_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3eOg_MulnS_2'
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_rows_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_cols_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstPtr_V_offset_c_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmfYi_U(start_for_hlsStrmfYi)' using Shift Registers.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgIng8j_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgOuhbi_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_rows_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_cols_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'low_threshold_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_inp_V_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c13_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c14_U(fifo_w32_d2_A_x_x)' using Shift Registers.
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Command         ap_source done; 0.342 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=Canny_accel xml_exists=0
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=33 #gSsdmPorts=0
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_export -xo 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute         sc_get_clocks Canny_accel 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 240.309 ; gain = 155.793
INFO: [SYSC 207-301] Generating SystemC RTL for Canny_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for Canny_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for Canny_accel.
Command       autosyn done; 5.767 sec.
Execute       get_part 
Execute       get_config_export -sdx_tcl 
Command     csynth_design done; 13.31 sec.
Execute     export_design -rtl verilog -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=Canny_accel
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=Canny_accel
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/impl/ip/pack.bat
ERROR: [IMPL 213-28] Failed to generate IP.
Command     export_design done; error code: 2; 7.688 sec.
Command   ap_source done; error code: 1; 21.414 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1 opened at Mon Dec 29 23:40:04 +0800 2025
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xc7z020clg400-1 
Execute         add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute           get_default_platform 
Execute           license_isbetapart xc7z020 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute             config_chip_info -quiet -speed medium 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.104 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute         get_default_platform 
Command       set_part done; 0.143 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       config_export -format=ip_catalog 
Execute       config_export -rtl=verilog 
Command     open_solution done; 0.275 sec.
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed medium 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.138 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       config_compile -blackbox  
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling ./xf_canny_accel.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted ./xf_canny_accel.cpp 
Execute         get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "./xf_canny_accel.cpp"   -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E ./xf_canny_accel.cpp -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp
Command         clang done; 0.754 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.29 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp"  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc
Command         clang done; 0.801 sec.
INFO-FLOW: Done: GCC PP time: 1.8 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x -directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.288 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x -directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.287 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_canny_accel.pp.0.cpp.diag.yml D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_canny_accel.pp.0.cpp.out.log 2> D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_canny_accel.pp.0.cpp.err.log 
Command         ap_eval done; 0.291 sec.
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:639:2
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:714:2
Execute         send_msg_by_id WARNING @200-471@%s%s 2 ./xf_canny_accel.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ./xf_canny_accel.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/tidy-3.1.xf_canny_accel.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/tidy-3.1.xf_canny_accel.pp.0.cpp.out.log 2> D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/tidy-3.1.xf_canny_accel.pp.0.cpp.err.log 
Command           ap_eval done; 0.382 sec.
Execute           ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-legacy-rewriter.xf_canny_accel.pp.0.cpp.out.log 2> D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-legacy-rewriter.xf_canny_accel.pp.0.cpp.err.log 
Command           ap_eval done; 0.503 sec.
Command         tidy_31 done; 0.899 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.1.cpp std=c++0x 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.808 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.2.cpp"  -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.bc" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.2.cpp -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.bc
Command         clang done; 0.824 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.g.bc -hls-opt -except-internalize Canny_accel -LD:/Vivado/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.631 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 105.801 ; gain = 20.582
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 105.801 ; gain = 20.582
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.pp.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Vivado/Vivado/2018.3/win64/lib -lfloatconversion -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.265 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Canny_accel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.0.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:676) in function 'void xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, hls::stream<ap_uint<FORWARD_REFERENCE> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:624) in function 'void xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'xf::Mat<0, 720, 1280, 1>::init' into 'xf::Mat<0, 720, 1280, 1>::Mat.1' (./include\common/xf_structs.h:553).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 110.398 ; gain = 25.180
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.1.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ./include\common/xf_utility.h:688: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 114.668 ; gain = 29.449
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.1.bc to D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:665) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:605) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:672) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:684) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:687) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:612) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:615) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:621) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:669) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:609) in dimension 1 completely.
WARNING: [XFORM 203-713] All the elements of global array 'dstMat.data.V' should be updated in process function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgInput.data.V' should be updated in process function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgOutput.data.V' should be updated in process function 'binary_threshold', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54'
	 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::xfMat2Array<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'
	 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'Canny_accel', detected/extracted 4 process function(s): 
	 'Block_Mat.exit45_proc49'
	 'xf::Array2xfMat<8, 0, 720, 1280, 1>'
	 'binary_threshold'
	 'xf::xfMat2Array<8, 0, 720, 1280, 1>'.
Command           transform done; 0.33 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.255 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 139.543 ; gain = 54.324
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.2.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./xf_canny_accel.cpp:85:16) in function 'binary_threshold'.
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'xfMat2hlsStrm' (./include\common/xf_utility.h:660:33)
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2Array<8, 0, 720, 1280, 1>' to 'xfMat2Array' (./include\common/xf_utility.h:711:2)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'hlsStrm2xfMat' (./include\common/xf_utility.h:599:33)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>' to 'hlsStrm2Array' (./include\common/xf_utility.h:698:30)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2xfMat<8, 0, 720, 1280, 1>' to 'Array2xfMat' (./include\common/xf_utility.h:636:2)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54' to 'Array2hlsStrm54' (./include\common/xf_utility.h:584:30)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_proc49' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'dstPtr.V' (./include\common/xf_utility.h:706:14). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'srcPtr.V' (./include\common/xf_utility.h:592:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_pro12' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
Command           transform done; 0.78 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 212.953 ; gain = 127.734
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.833 sec.
Command       elaborate done; 7.955 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Canny_accel' ...
Execute         ap_set_top_model Canny_accel 
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit45_pro' to 'Block_Mat_exit45_pro'.
Execute         get_model_list Canny_accel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model Canny_accel 
Execute         preproc_iomode -model xfMat2Array 
Execute         preproc_iomode -model hlsStrm2Array 
Execute         preproc_iomode -model xfMat2hlsStrm9 
Execute         preproc_iomode -model binary_threshold 
Execute         preproc_iomode -model Array2xfMat 
Execute         preproc_iomode -model hlsStrm2xfMat 
Execute         preproc_iomode -model Array2hlsStrm54 
Execute         preproc_iomode -model Block_Mat.exit45_pro 
Execute         get_model_list Canny_accel -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: Configuring Module : Block_Mat.exit45_pro ...
Execute         set_default_model Block_Mat.exit45_pro 
Execute         apply_spec_resource_limit Block_Mat.exit45_pro 
INFO-FLOW: Configuring Module : Array2hlsStrm54 ...
Execute         set_default_model Array2hlsStrm54 
Execute         apply_spec_resource_limit Array2hlsStrm54 
INFO-FLOW: Configuring Module : hlsStrm2xfMat ...
Execute         set_default_model hlsStrm2xfMat 
Execute         apply_spec_resource_limit hlsStrm2xfMat 
INFO-FLOW: Configuring Module : Array2xfMat ...
Execute         set_default_model Array2xfMat 
Execute         apply_spec_resource_limit Array2xfMat 
INFO-FLOW: Configuring Module : binary_threshold ...
Execute         set_default_model binary_threshold 
Execute         apply_spec_resource_limit binary_threshold 
INFO-FLOW: Configuring Module : xfMat2hlsStrm9 ...
Execute         set_default_model xfMat2hlsStrm9 
Execute         apply_spec_resource_limit xfMat2hlsStrm9 
INFO-FLOW: Configuring Module : hlsStrm2Array ...
Execute         set_default_model hlsStrm2Array 
Execute         apply_spec_resource_limit hlsStrm2Array 
INFO-FLOW: Configuring Module : xfMat2Array ...
Execute         set_default_model xfMat2Array 
Execute         apply_spec_resource_limit xfMat2Array 
INFO-FLOW: Configuring Module : Canny_accel ...
Execute         set_default_model Canny_accel 
Execute         apply_spec_resource_limit Canny_accel 
INFO-FLOW: Model list for preprocess: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: Preprocessing Module: Block_Mat.exit45_pro ...
Execute         set_default_model Block_Mat.exit45_pro 
Execute         cdfg_preprocess -model Block_Mat.exit45_pro 
Execute         rtl_gen_preprocess Block_Mat.exit45_pro 
INFO-FLOW: Preprocessing Module: Array2hlsStrm54 ...
Execute         set_default_model Array2hlsStrm54 
Execute         cdfg_preprocess -model Array2hlsStrm54 
Execute         rtl_gen_preprocess Array2hlsStrm54 
INFO-FLOW: Preprocessing Module: hlsStrm2xfMat ...
Execute         set_default_model hlsStrm2xfMat 
Execute         cdfg_preprocess -model hlsStrm2xfMat 
Execute         rtl_gen_preprocess hlsStrm2xfMat 
INFO-FLOW: Preprocessing Module: Array2xfMat ...
Execute         set_default_model Array2xfMat 
Execute         cdfg_preprocess -model Array2xfMat 
Execute         rtl_gen_preprocess Array2xfMat 
INFO-FLOW: Preprocessing Module: binary_threshold ...
Execute         set_default_model binary_threshold 
Execute         cdfg_preprocess -model binary_threshold 
Execute         rtl_gen_preprocess binary_threshold 
INFO-FLOW: Preprocessing Module: xfMat2hlsStrm9 ...
Execute         set_default_model xfMat2hlsStrm9 
Execute         cdfg_preprocess -model xfMat2hlsStrm9 
Execute         rtl_gen_preprocess xfMat2hlsStrm9 
INFO-FLOW: Preprocessing Module: hlsStrm2Array ...
Execute         set_default_model hlsStrm2Array 
Execute         cdfg_preprocess -model hlsStrm2Array 
Execute         rtl_gen_preprocess hlsStrm2Array 
INFO-FLOW: Preprocessing Module: xfMat2Array ...
Execute         set_default_model xfMat2Array 
Execute         cdfg_preprocess -model xfMat2Array 
Execute         rtl_gen_preprocess xfMat2Array 
INFO-FLOW: Preprocessing Module: Canny_accel ...
Execute         set_default_model Canny_accel 
Execute         cdfg_preprocess -model Canny_accel 
Execute         rtl_gen_preprocess Canny_accel 
INFO-FLOW: Model list for synthesis: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_Mat.exit45_pro 
Execute         schedule -model Block_Mat.exit45_pro 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.132 sec.
INFO: [HLS 200-111]  Elapsed time: 9.276 seconds; current allocated memory: 170.869 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.sched.adb -f 
INFO-FLOW: Finish scheduling Block_Mat.exit45_pro.
Execute         set_default_model Block_Mat.exit45_pro 
Execute         bind -model Block_Mat.exit45_pro 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Block_Mat.exit45_pro
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 171.062 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.bind.adb -f 
INFO-FLOW: Finish binding Block_Mat.exit45_pro.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Array2hlsStrm54 
Execute         schedule -model Array2hlsStrm54 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 171.373 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.sched.adb -f 
INFO-FLOW: Finish scheduling Array2hlsStrm54.
Execute         set_default_model Array2hlsStrm54 
Execute         bind -model Array2hlsStrm54 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Array2hlsStrm54
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 171.857 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.bind.adb -f 
INFO-FLOW: Finish binding Array2hlsStrm54.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model hlsStrm2xfMat 
Execute         schedule -model hlsStrm2xfMat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 172.049 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.sched.adb -f 
INFO-FLOW: Finish scheduling hlsStrm2xfMat.
Execute         set_default_model hlsStrm2xfMat 
Execute         bind -model hlsStrm2xfMat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=hlsStrm2xfMat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 172.204 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.bind.adb -f 
INFO-FLOW: Finish binding hlsStrm2xfMat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Array2xfMat 
Execute         schedule -model Array2xfMat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.034 seconds; current allocated memory: 172.252 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.sched.adb -f 
INFO-FLOW: Finish scheduling Array2xfMat.
Execute         set_default_model Array2xfMat 
Execute         bind -model Array2xfMat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Array2xfMat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.032 seconds; current allocated memory: 172.460 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.bind.adb -f 
INFO-FLOW: Finish binding Array2xfMat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model binary_threshold 
Execute         schedule -model binary_threshold 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 172.642 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.sched.adb -f 
INFO-FLOW: Finish scheduling binary_threshold.
Execute         set_default_model binary_threshold 
Execute         bind -model binary_threshold 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=binary_threshold
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 172.843 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.bind.adb -f 
INFO-FLOW: Finish binding binary_threshold.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xfMat2hlsStrm9 
Execute         schedule -model xfMat2hlsStrm9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.149 sec.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 173.036 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2hlsStrm9.
Execute         set_default_model xfMat2hlsStrm9 
Execute         bind -model xfMat2hlsStrm9 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=xfMat2hlsStrm9
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 173.458 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.bind.adb -f 
INFO-FLOW: Finish binding xfMat2hlsStrm9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model hlsStrm2Array 
Execute         schedule -model hlsStrm2Array 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 173.630 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.sched.adb -f 
INFO-FLOW: Finish scheduling hlsStrm2Array.
Execute         set_default_model hlsStrm2Array 
Execute         bind -model hlsStrm2Array 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=hlsStrm2Array
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 173.850 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.bind.adb -f 
INFO-FLOW: Finish binding hlsStrm2Array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xfMat2Array 
Execute         schedule -model xfMat2Array 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 173.897 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2Array.
Execute         set_default_model xfMat2Array 
Execute         bind -model xfMat2Array 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=xfMat2Array
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 174.059 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.bind.adb -f 
INFO-FLOW: Finish binding xfMat2Array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Canny_accel 
Execute         schedule -model Canny_accel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 174.191 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.sched.adb -f 
INFO-FLOW: Finish scheduling Canny_accel.
Execute         set_default_model Canny_accel 
Execute         bind -model Canny_accel 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Canny_accel
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 174.523 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.bind.adb -f 
INFO-FLOW: Finish binding Canny_accel.
Execute         get_model_list Canny_accel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Block_Mat.exit45_pro 
Execute         rtl_gen_preprocess Array2hlsStrm54 
Execute         rtl_gen_preprocess hlsStrm2xfMat 
Execute         rtl_gen_preprocess Array2xfMat 
Execute         rtl_gen_preprocess binary_threshold 
Execute         rtl_gen_preprocess xfMat2hlsStrm9 
Execute         rtl_gen_preprocess hlsStrm2Array 
Execute         rtl_gen_preprocess xfMat2Array 
Execute         rtl_gen_preprocess Canny_accel 
INFO-FLOW: Model list for RTL generation: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Block_Mat.exit45_pro -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit45_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 174.714 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_Mat.exit45_pro -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Block_Mat_exit45_pro -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Block_Mat.exit45_pro -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Block_Mat_exit45_pro 
Execute         gen_rtl Block_Mat.exit45_pro -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Block_Mat_exit45_pro 
Execute         gen_tb_info Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Block_Mat_exit45_pro_csynth.rpt -f 
Execute         report -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Block_Mat_exit45_pro_csynth.xml -f -x 
Execute         report -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.verbose.rpt -verbose -f 
Execute         db_write -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Array2hlsStrm54 -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32s_32s_32_5_1' to 'Canny_accel_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2hlsStrm54'.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 175.373 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Array2hlsStrm54 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Array2hlsStrm54 -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Array2hlsStrm54 -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Array2hlsStrm54 
Execute         gen_rtl Array2hlsStrm54 -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Array2hlsStrm54 
Execute         gen_tb_info Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54 -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2hlsStrm54_csynth.rpt -f 
Execute         report -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2hlsStrm54_csynth.xml -f -x 
Execute         report -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.verbose.rpt -verbose -f 
Execute         db_write -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model hlsStrm2xfMat -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 175.786 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl hlsStrm2xfMat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/hlsStrm2xfMat -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl hlsStrm2xfMat -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/hlsStrm2xfMat 
Execute         gen_rtl hlsStrm2xfMat -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/hlsStrm2xfMat 
Execute         gen_tb_info hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2xfMat_csynth.rpt -f 
Execute         report -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2xfMat_csynth.xml -f -x 
Execute         report -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.verbose.rpt -verbose -f 
Execute         db_write -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Array2xfMat -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2xfMat_U0' to 'start_for_hlsStrmcud' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 176.448 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Array2xfMat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Array2xfMat -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Array2xfMat -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Array2xfMat 
Execute         gen_rtl Array2xfMat -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Array2xfMat 
Execute         gen_tb_info Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2xfMat_csynth.rpt -f 
Execute         report -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2xfMat_csynth.xml -f -x 
Execute         report -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.verbose.rpt -verbose -f 
Execute         db_write -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model binary_threshold -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32ns_32ns_64_5_1' to 'Canny_accel_mul_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32s_31ns_32_5_1' to 'Canny_accel_mul_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'binary_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 177.005 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl binary_threshold -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/binary_threshold -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl binary_threshold -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/binary_threshold 
Execute         gen_rtl binary_threshold -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/binary_threshold 
Execute         gen_tb_info binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/binary_threshold_csynth.rpt -f 
Execute         report -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/binary_threshold_csynth.xml -f -x 
Execute         report -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.verbose.rpt -verbose -f 
Execute         db_write -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model xfMat2hlsStrm9 -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2hlsStrm9'.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 177.510 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xfMat2hlsStrm9 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/xfMat2hlsStrm9 -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl xfMat2hlsStrm9 -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/xfMat2hlsStrm9 
Execute         gen_rtl xfMat2hlsStrm9 -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/xfMat2hlsStrm9 
Execute         gen_tb_info xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9 -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2hlsStrm9_csynth.rpt -f 
Execute         report -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2hlsStrm9_csynth.xml -f -x 
Execute         report -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.verbose.rpt -verbose -f 
Execute         db_write -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model hlsStrm2Array -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 178.052 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl hlsStrm2Array -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/hlsStrm2Array -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl hlsStrm2Array -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/hlsStrm2Array 
Execute         gen_rtl hlsStrm2Array -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/hlsStrm2Array 
Execute         gen_tb_info hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2Array_csynth.rpt -f 
Execute         report -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2Array_csynth.xml -f -x 
Execute         report -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.verbose.rpt -verbose -f 
Execute         db_write -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model xfMat2Array -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2Array_U0' to 'start_for_hlsStrmfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 178.733 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xfMat2Array -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/xfMat2Array -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl xfMat2Array -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/xfMat2Array 
Execute         gen_rtl xfMat2Array -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/xfMat2Array 
Execute         gen_tb_info xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2Array_csynth.rpt -f 
Execute         report -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2Array_csynth.xml -f -x 
Execute         report -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.verbose.rpt -verbose -f 
Execute         db_write -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Canny_accel -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_inp_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_out_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/low_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/high_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Canny_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'img_inp_V', 'img_out_V', 'rows', 'cols', 'low_threshold' and 'high_threshold' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgInput_data_V' to 'Canny_accel_imgIng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgOutput_data_V' to 'Canny_accel_imgOuhbi' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Canny_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 180.394 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Canny_accel -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Canny_accel -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Canny_accel -istop -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Canny_accel 
Execute         gen_rtl Canny_accel -istop -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Canny_accel 
Execute         export_constraint_db -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl -f -tool general 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.design.xml -verbose -f -dv 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.sdaccel.xml -verbose -f -sdaccel 
Execute         gen_tb_info Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Canny_accel_csynth.rpt -f 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Canny_accel_csynth.xml -f -x 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.verbose.rpt -verbose -f 
Execute         db_write -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.adb -f 
Execute         sc_get_clocks Canny_accel 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain Canny_accel 
INFO-FLOW: Model list for RTL component generation: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: Handling components in module [Block_Mat_exit45_pro] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
INFO-FLOW: Handling components in module [Array2hlsStrm54] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
INFO-FLOW: Found component Canny_accel_mul_3bkb.
INFO-FLOW: Append model Canny_accel_mul_3bkb
INFO-FLOW: Handling components in module [hlsStrm2xfMat] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
INFO-FLOW: Handling components in module [Array2xfMat] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component start_for_hlsStrmcud.
INFO-FLOW: Append model start_for_hlsStrmcud
INFO-FLOW: Handling components in module [binary_threshold] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
INFO-FLOW: Found component Canny_accel_mul_3dEe.
INFO-FLOW: Append model Canny_accel_mul_3dEe
INFO-FLOW: Found component Canny_accel_mul_3eOg.
INFO-FLOW: Append model Canny_accel_mul_3eOg
INFO-FLOW: Handling components in module [xfMat2hlsStrm9] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
INFO-FLOW: Handling components in module [hlsStrm2Array] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
INFO-FLOW: Handling components in module [xfMat2Array] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
INFO-FLOW: Found component fifo_w8_d2_A_x.
INFO-FLOW: Append model fifo_w8_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component start_for_hlsStrmfYi.
INFO-FLOW: Append model start_for_hlsStrmfYi
INFO-FLOW: Handling components in module [Canny_accel] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component Canny_accel_control_s_axi.
INFO-FLOW: Append model Canny_accel_control_s_axi
INFO-FLOW: Found component Canny_accel_gmem0_m_axi.
INFO-FLOW: Append model Canny_accel_gmem0_m_axi
INFO-FLOW: Found component Canny_accel_gmem1_m_axi.
INFO-FLOW: Append model Canny_accel_gmem1_m_axi
INFO-FLOW: Append model Block_Mat_exit45_pro
INFO-FLOW: Append model Array2hlsStrm54
INFO-FLOW: Append model hlsStrm2xfMat
INFO-FLOW: Append model Array2xfMat
INFO-FLOW: Append model binary_threshold
INFO-FLOW: Append model xfMat2hlsStrm9
INFO-FLOW: Append model hlsStrm2Array
INFO-FLOW: Append model xfMat2Array
INFO-FLOW: Append model Canny_accel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Canny_accel_mul_3bkb fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A start_for_hlsStrmcud Canny_accel_mul_3dEe Canny_accel_mul_3eOg fifo_w8_d2_A_x fifo_w32_d2_A_x fifo_w32_d2_A_x fifo_w32_d2_A_x start_for_hlsStrmfYi fifo_w32_d2_A_x_x fifo_w32_d2_A_x_x fifo_w32_d4_A fifo_w32_d4_A fifo_w32_d3_A fifo_w32_d2_A_x_x fifo_w32_d4_A fifo_w32_d2_A_x_x fifo_w32_d2_A_x_x Canny_accel_control_s_axi Canny_accel_gmem0_m_axi Canny_accel_gmem1_m_axi Block_Mat_exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: To file: write model Canny_accel_mul_3bkb
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model start_for_hlsStrmcud
INFO-FLOW: To file: write model Canny_accel_mul_3dEe
INFO-FLOW: To file: write model Canny_accel_mul_3eOg
INFO-FLOW: To file: write model fifo_w8_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model start_for_hlsStrmfYi
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model Canny_accel_control_s_axi
INFO-FLOW: To file: write model Canny_accel_gmem0_m_axi
INFO-FLOW: To file: write model Canny_accel_gmem1_m_axi
INFO-FLOW: To file: write model Block_Mat_exit45_pro
INFO-FLOW: To file: write model Array2hlsStrm54
INFO-FLOW: To file: write model hlsStrm2xfMat
INFO-FLOW: To file: write model Array2xfMat
INFO-FLOW: To file: write model binary_threshold
INFO-FLOW: To file: write model xfMat2hlsStrm9
INFO-FLOW: To file: write model hlsStrm2Array
INFO-FLOW: To file: write model xfMat2Array
INFO-FLOW: To file: write model Canny_accel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3bkb_MulnS_0'
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_rows_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_cols_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmcud_U(start_for_hlsStrmcud)' using Shift Registers.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3dEe_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3eOg_MulnS_2'
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_rows_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_cols_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstPtr_V_offset_c_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmfYi_U(start_for_hlsStrmfYi)' using Shift Registers.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgIng8j_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgOuhbi_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_rows_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_cols_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'low_threshold_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_inp_V_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c13_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c14_U(fifo_w32_d2_A_x_x)' using Shift Registers.
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Command         ap_source done; 0.328 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=Canny_accel xml_exists=1
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=33 #gSsdmPorts=0
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_export -xo 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute         sc_get_clocks Canny_accel 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 240.559 ; gain = 155.340
INFO: [SYSC 207-301] Generating SystemC RTL for Canny_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for Canny_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for Canny_accel.
Command       autosyn done; 5.307 sec.
Execute       get_part 
Execute       get_config_export -sdx_tcl 
Command     csynth_design done; 13.282 sec.
Execute     export_design -rtl verilog -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=Canny_accel
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=Canny_accel
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/impl/ip/pack.bat
ERROR: [IMPL 213-28] Failed to generate IP.
Command     export_design done; error code: 2; 6.503 sec.
Command   ap_source done; error code: 1; 20.209 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1 opened at Mon Dec 29 23:43:51 +0800 2025
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xc7z020clg400-1 
Execute         add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute           get_default_platform 
Execute           license_isbetapart xc7z020 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute             config_chip_info -quiet -speed medium 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.104 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute         get_default_platform 
Command       set_part done; 0.145 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       config_export -format=ip_catalog 
Execute       config_export -rtl=verilog 
Command     open_solution done; 0.276 sec.
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed medium 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.134 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design -clean 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 
Command   ap_source done; error code: 1; 0.449 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1 opened at Mon Dec 29 23:45:30 +0800 2025
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xc7z020clg400-1 
Execute         add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute           get_default_platform 
Execute           license_isbetapart xc7z020 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute             config_chip_info -quiet -speed medium 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.102 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute         get_default_platform 
Command       set_part done; 0.141 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       config_export -format=ip_catalog 
Execute       config_export -rtl=verilog 
Command     open_solution done; 0.276 sec.
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed medium 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.134 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       config_compile -blackbox  
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling ./xf_canny_accel.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted ./xf_canny_accel.cpp 
Execute         get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "./xf_canny_accel.cpp"   -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E ./xf_canny_accel.cpp -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp
Command         clang done; 0.769 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.291 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp"  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc
Command         clang done; 0.785 sec.
INFO-FLOW: Done: GCC PP time: 1.8 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x -directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.266 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x -directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.264 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_canny_accel.pp.0.cpp.diag.yml D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_canny_accel.pp.0.cpp.out.log 2> D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_canny_accel.pp.0.cpp.err.log 
Command         ap_eval done; 0.284 sec.
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:639:2
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:714:2
Execute         send_msg_by_id WARNING @200-471@%s%s 2 ./xf_canny_accel.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ./xf_canny_accel.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/tidy-3.1.xf_canny_accel.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/tidy-3.1.xf_canny_accel.pp.0.cpp.out.log 2> D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/tidy-3.1.xf_canny_accel.pp.0.cpp.err.log 
Command           ap_eval done; 0.342 sec.
Execute           ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-legacy-rewriter.xf_canny_accel.pp.0.cpp.out.log 2> D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-legacy-rewriter.xf_canny_accel.pp.0.cpp.err.log 
Command           ap_eval done; 0.449 sec.
Command         tidy_31 done; 0.801 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.1.cpp std=c++0x 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.799 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.2.cpp"  -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.bc" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.2.cpp -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.bc
Command         clang done; 0.809 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.g.bc -hls-opt -except-internalize Canny_accel -LD:/Vivado/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.557 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 105.895 ; gain = 20.742
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 105.895 ; gain = 20.742
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.pp.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Vivado/Vivado/2018.3/win64/lib -lfloatconversion -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.251 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Canny_accel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.0.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:676) in function 'void xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, hls::stream<ap_uint<FORWARD_REFERENCE> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:624) in function 'void xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'xf::Mat<0, 720, 1280, 1>::init' into 'xf::Mat<0, 720, 1280, 1>::Mat.1' (./include\common/xf_structs.h:553).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 110.367 ; gain = 25.215
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.1.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ./include\common/xf_utility.h:688: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 114.816 ; gain = 29.664
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.1.bc to D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:665) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:605) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:672) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:684) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:687) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:612) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:615) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:621) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:669) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:609) in dimension 1 completely.
WARNING: [XFORM 203-713] All the elements of global array 'dstMat.data.V' should be updated in process function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgInput.data.V' should be updated in process function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgOutput.data.V' should be updated in process function 'binary_threshold', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54'
	 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::xfMat2Array<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'
	 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'Canny_accel', detected/extracted 4 process function(s): 
	 'Block_Mat.exit45_proc49'
	 'xf::Array2xfMat<8, 0, 720, 1280, 1>'
	 'binary_threshold'
	 'xf::xfMat2Array<8, 0, 720, 1280, 1>'.
Command           transform done; 0.306 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.251 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 139.270 ; gain = 54.117
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.2.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./xf_canny_accel.cpp:85:16) in function 'binary_threshold'.
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'xfMat2hlsStrm' (./include\common/xf_utility.h:660:33)
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2Array<8, 0, 720, 1280, 1>' to 'xfMat2Array' (./include\common/xf_utility.h:711:2)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'hlsStrm2xfMat' (./include\common/xf_utility.h:599:33)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>' to 'hlsStrm2Array' (./include\common/xf_utility.h:698:30)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2xfMat<8, 0, 720, 1280, 1>' to 'Array2xfMat' (./include\common/xf_utility.h:636:2)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54' to 'Array2hlsStrm54' (./include\common/xf_utility.h:584:30)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_proc49' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'dstPtr.V' (./include\common/xf_utility.h:706:14). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'srcPtr.V' (./include\common/xf_utility.h:592:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_pro12' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
Command           transform done; 0.774 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 212.973 ; gain = 127.820
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.783 sec.
Command       elaborate done; 7.645 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Canny_accel' ...
Execute         ap_set_top_model Canny_accel 
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit45_pro' to 'Block_Mat_exit45_pro'.
Execute         get_model_list Canny_accel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model Canny_accel 
Execute         preproc_iomode -model xfMat2Array 
Execute         preproc_iomode -model hlsStrm2Array 
Execute         preproc_iomode -model xfMat2hlsStrm9 
Execute         preproc_iomode -model binary_threshold 
Execute         preproc_iomode -model Array2xfMat 
Execute         preproc_iomode -model hlsStrm2xfMat 
Execute         preproc_iomode -model Array2hlsStrm54 
Execute         preproc_iomode -model Block_Mat.exit45_pro 
Execute         get_model_list Canny_accel -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: Configuring Module : Block_Mat.exit45_pro ...
Execute         set_default_model Block_Mat.exit45_pro 
Execute         apply_spec_resource_limit Block_Mat.exit45_pro 
INFO-FLOW: Configuring Module : Array2hlsStrm54 ...
Execute         set_default_model Array2hlsStrm54 
Execute         apply_spec_resource_limit Array2hlsStrm54 
INFO-FLOW: Configuring Module : hlsStrm2xfMat ...
Execute         set_default_model hlsStrm2xfMat 
Execute         apply_spec_resource_limit hlsStrm2xfMat 
INFO-FLOW: Configuring Module : Array2xfMat ...
Execute         set_default_model Array2xfMat 
Execute         apply_spec_resource_limit Array2xfMat 
INFO-FLOW: Configuring Module : binary_threshold ...
Execute         set_default_model binary_threshold 
Execute         apply_spec_resource_limit binary_threshold 
INFO-FLOW: Configuring Module : xfMat2hlsStrm9 ...
Execute         set_default_model xfMat2hlsStrm9 
Execute         apply_spec_resource_limit xfMat2hlsStrm9 
INFO-FLOW: Configuring Module : hlsStrm2Array ...
Execute         set_default_model hlsStrm2Array 
Execute         apply_spec_resource_limit hlsStrm2Array 
INFO-FLOW: Configuring Module : xfMat2Array ...
Execute         set_default_model xfMat2Array 
Execute         apply_spec_resource_limit xfMat2Array 
INFO-FLOW: Configuring Module : Canny_accel ...
Execute         set_default_model Canny_accel 
Execute         apply_spec_resource_limit Canny_accel 
INFO-FLOW: Model list for preprocess: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: Preprocessing Module: Block_Mat.exit45_pro ...
Execute         set_default_model Block_Mat.exit45_pro 
Execute         cdfg_preprocess -model Block_Mat.exit45_pro 
Execute         rtl_gen_preprocess Block_Mat.exit45_pro 
INFO-FLOW: Preprocessing Module: Array2hlsStrm54 ...
Execute         set_default_model Array2hlsStrm54 
Execute         cdfg_preprocess -model Array2hlsStrm54 
Execute         rtl_gen_preprocess Array2hlsStrm54 
INFO-FLOW: Preprocessing Module: hlsStrm2xfMat ...
Execute         set_default_model hlsStrm2xfMat 
Execute         cdfg_preprocess -model hlsStrm2xfMat 
Execute         rtl_gen_preprocess hlsStrm2xfMat 
INFO-FLOW: Preprocessing Module: Array2xfMat ...
Execute         set_default_model Array2xfMat 
Execute         cdfg_preprocess -model Array2xfMat 
Execute         rtl_gen_preprocess Array2xfMat 
INFO-FLOW: Preprocessing Module: binary_threshold ...
Execute         set_default_model binary_threshold 
Execute         cdfg_preprocess -model binary_threshold 
Execute         rtl_gen_preprocess binary_threshold 
INFO-FLOW: Preprocessing Module: xfMat2hlsStrm9 ...
Execute         set_default_model xfMat2hlsStrm9 
Execute         cdfg_preprocess -model xfMat2hlsStrm9 
Execute         rtl_gen_preprocess xfMat2hlsStrm9 
INFO-FLOW: Preprocessing Module: hlsStrm2Array ...
Execute         set_default_model hlsStrm2Array 
Execute         cdfg_preprocess -model hlsStrm2Array 
Execute         rtl_gen_preprocess hlsStrm2Array 
INFO-FLOW: Preprocessing Module: xfMat2Array ...
Execute         set_default_model xfMat2Array 
Execute         cdfg_preprocess -model xfMat2Array 
Execute         rtl_gen_preprocess xfMat2Array 
INFO-FLOW: Preprocessing Module: Canny_accel ...
Execute         set_default_model Canny_accel 
Execute         cdfg_preprocess -model Canny_accel 
Execute         rtl_gen_preprocess Canny_accel 
INFO-FLOW: Model list for synthesis: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_Mat.exit45_pro 
Execute         schedule -model Block_Mat.exit45_pro 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.123 sec.
INFO: [HLS 200-111]  Elapsed time: 8.971 seconds; current allocated memory: 170.853 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.sched.adb -f 
INFO-FLOW: Finish scheduling Block_Mat.exit45_pro.
Execute         set_default_model Block_Mat.exit45_pro 
Execute         bind -model Block_Mat.exit45_pro 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Block_Mat.exit45_pro
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.022 seconds; current allocated memory: 171.046 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.bind.adb -f 
INFO-FLOW: Finish binding Block_Mat.exit45_pro.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Array2hlsStrm54 
Execute         schedule -model Array2hlsStrm54 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.165 sec.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 171.357 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.sched.adb -f 
INFO-FLOW: Finish scheduling Array2hlsStrm54.
Execute         set_default_model Array2hlsStrm54 
Execute         bind -model Array2hlsStrm54 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Array2hlsStrm54
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 171.842 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.bind.adb -f 
INFO-FLOW: Finish binding Array2hlsStrm54.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model hlsStrm2xfMat 
Execute         schedule -model hlsStrm2xfMat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 172.034 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.sched.adb -f 
INFO-FLOW: Finish scheduling hlsStrm2xfMat.
Execute         set_default_model hlsStrm2xfMat 
Execute         bind -model hlsStrm2xfMat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=hlsStrm2xfMat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.036 seconds; current allocated memory: 172.189 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.bind.adb -f 
INFO-FLOW: Finish binding hlsStrm2xfMat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Array2xfMat 
Execute         schedule -model Array2xfMat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 172.237 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.sched.adb -f 
INFO-FLOW: Finish scheduling Array2xfMat.
Execute         set_default_model Array2xfMat 
Execute         bind -model Array2xfMat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Array2xfMat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.039 seconds; current allocated memory: 172.444 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.bind.adb -f 
INFO-FLOW: Finish binding Array2xfMat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model binary_threshold 
Execute         schedule -model binary_threshold 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 172.611 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.sched.adb -f 
INFO-FLOW: Finish scheduling binary_threshold.
Execute         set_default_model binary_threshold 
Execute         bind -model binary_threshold 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=binary_threshold
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 172.827 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.bind.adb -f 
INFO-FLOW: Finish binding binary_threshold.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xfMat2hlsStrm9 
Execute         schedule -model xfMat2hlsStrm9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.147 sec.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 173.020 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2hlsStrm9.
Execute         set_default_model xfMat2hlsStrm9 
Execute         bind -model xfMat2hlsStrm9 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=xfMat2hlsStrm9
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 173.443 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.bind.adb -f 
INFO-FLOW: Finish binding xfMat2hlsStrm9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model hlsStrm2Array 
Execute         schedule -model hlsStrm2Array 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 173.615 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.sched.adb -f 
INFO-FLOW: Finish scheduling hlsStrm2Array.
Execute         set_default_model hlsStrm2Array 
Execute         bind -model hlsStrm2Array 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=hlsStrm2Array
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 173.834 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.bind.adb -f 
INFO-FLOW: Finish binding hlsStrm2Array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xfMat2Array 
Execute         schedule -model xfMat2Array 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 173.897 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2Array.
Execute         set_default_model xfMat2Array 
Execute         bind -model xfMat2Array 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=xfMat2Array
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.034 seconds; current allocated memory: 174.059 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.bind.adb -f 
INFO-FLOW: Finish binding xfMat2Array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Canny_accel 
Execute         schedule -model Canny_accel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 174.191 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.sched.adb -f 
INFO-FLOW: Finish scheduling Canny_accel.
Execute         set_default_model Canny_accel 
Execute         bind -model Canny_accel 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Canny_accel
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 174.507 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.bind.adb -f 
INFO-FLOW: Finish binding Canny_accel.
Execute         get_model_list Canny_accel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Block_Mat.exit45_pro 
Execute         rtl_gen_preprocess Array2hlsStrm54 
Execute         rtl_gen_preprocess hlsStrm2xfMat 
Execute         rtl_gen_preprocess Array2xfMat 
Execute         rtl_gen_preprocess binary_threshold 
Execute         rtl_gen_preprocess xfMat2hlsStrm9 
Execute         rtl_gen_preprocess hlsStrm2Array 
Execute         rtl_gen_preprocess xfMat2Array 
Execute         rtl_gen_preprocess Canny_accel 
INFO-FLOW: Model list for RTL generation: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Block_Mat.exit45_pro -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit45_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 174.698 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_Mat.exit45_pro -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Block_Mat_exit45_pro -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Block_Mat.exit45_pro -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Block_Mat_exit45_pro 
Execute         gen_rtl Block_Mat.exit45_pro -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Block_Mat_exit45_pro 
Execute         gen_tb_info Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Block_Mat_exit45_pro_csynth.rpt -f 
Execute         report -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Block_Mat_exit45_pro_csynth.xml -f -x 
Execute         report -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.verbose.rpt -verbose -f 
Execute         db_write -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Array2hlsStrm54 -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32s_32s_32_5_1' to 'Canny_accel_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2hlsStrm54'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 175.342 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Array2hlsStrm54 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Array2hlsStrm54 -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Array2hlsStrm54 -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Array2hlsStrm54 
Execute         gen_rtl Array2hlsStrm54 -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Array2hlsStrm54 
Execute         gen_tb_info Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54 -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2hlsStrm54_csynth.rpt -f 
Execute         report -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2hlsStrm54_csynth.xml -f -x 
Execute         report -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.verbose.rpt -verbose -f 
Execute         db_write -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model hlsStrm2xfMat -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 175.771 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl hlsStrm2xfMat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/hlsStrm2xfMat -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl hlsStrm2xfMat -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/hlsStrm2xfMat 
Execute         gen_rtl hlsStrm2xfMat -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/hlsStrm2xfMat 
Execute         gen_tb_info hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2xfMat_csynth.rpt -f 
Execute         report -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2xfMat_csynth.xml -f -x 
Execute         report -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.verbose.rpt -verbose -f 
Execute         db_write -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Array2xfMat -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2xfMat_U0' to 'start_for_hlsStrmcud' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 176.432 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Array2xfMat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Array2xfMat -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Array2xfMat -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Array2xfMat 
Execute         gen_rtl Array2xfMat -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Array2xfMat 
Execute         gen_tb_info Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2xfMat_csynth.rpt -f 
Execute         report -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2xfMat_csynth.xml -f -x 
Execute         report -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.verbose.rpt -verbose -f 
Execute         db_write -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model binary_threshold -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32ns_32ns_64_5_1' to 'Canny_accel_mul_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32s_31ns_32_5_1' to 'Canny_accel_mul_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'binary_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 176.974 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl binary_threshold -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/binary_threshold -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl binary_threshold -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/binary_threshold 
Execute         gen_rtl binary_threshold -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/binary_threshold 
Execute         gen_tb_info binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/binary_threshold_csynth.rpt -f 
Execute         report -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/binary_threshold_csynth.xml -f -x 
Execute         report -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.verbose.rpt -verbose -f 
Execute         db_write -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model xfMat2hlsStrm9 -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2hlsStrm9'.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 177.495 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xfMat2hlsStrm9 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/xfMat2hlsStrm9 -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl xfMat2hlsStrm9 -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/xfMat2hlsStrm9 
Execute         gen_rtl xfMat2hlsStrm9 -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/xfMat2hlsStrm9 
Execute         gen_tb_info xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9 -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2hlsStrm9_csynth.rpt -f 
Execute         report -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2hlsStrm9_csynth.xml -f -x 
Execute         report -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.verbose.rpt -verbose -f 
Execute         db_write -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model hlsStrm2Array -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 178.052 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl hlsStrm2Array -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/hlsStrm2Array -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl hlsStrm2Array -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/hlsStrm2Array 
Execute         gen_rtl hlsStrm2Array -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/hlsStrm2Array 
Execute         gen_tb_info hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2Array_csynth.rpt -f 
Execute         report -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2Array_csynth.xml -f -x 
Execute         report -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.verbose.rpt -verbose -f 
Execute         db_write -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model xfMat2Array -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2Array_U0' to 'start_for_hlsStrmfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 178.748 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xfMat2Array -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/xfMat2Array -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl xfMat2Array -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/xfMat2Array 
Execute         gen_rtl xfMat2Array -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/xfMat2Array 
Execute         gen_tb_info xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2Array_csynth.rpt -f 
Execute         report -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2Array_csynth.xml -f -x 
Execute         report -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.verbose.rpt -verbose -f 
Execute         db_write -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Canny_accel -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_inp_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_out_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/low_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/high_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Canny_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'img_inp_V', 'img_out_V', 'rows', 'cols', 'low_threshold' and 'high_threshold' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgInput_data_V' to 'Canny_accel_imgIng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgOutput_data_V' to 'Canny_accel_imgOuhbi' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Canny_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 180.410 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Canny_accel -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Canny_accel -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Canny_accel -istop -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Canny_accel 
Execute         gen_rtl Canny_accel -istop -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Canny_accel 
Execute         export_constraint_db -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl -f -tool general 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.design.xml -verbose -f -dv 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.sdaccel.xml -verbose -f -sdaccel 
Execute         gen_tb_info Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Canny_accel_csynth.rpt -f 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Canny_accel_csynth.xml -f -x 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.verbose.rpt -verbose -f 
Execute         db_write -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.adb -f 
Execute         sc_get_clocks Canny_accel 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain Canny_accel 
INFO-FLOW: Model list for RTL component generation: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: Handling components in module [Block_Mat_exit45_pro] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
INFO-FLOW: Handling components in module [Array2hlsStrm54] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
INFO-FLOW: Found component Canny_accel_mul_3bkb.
INFO-FLOW: Append model Canny_accel_mul_3bkb
INFO-FLOW: Handling components in module [hlsStrm2xfMat] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
INFO-FLOW: Handling components in module [Array2xfMat] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component start_for_hlsStrmcud.
INFO-FLOW: Append model start_for_hlsStrmcud
INFO-FLOW: Handling components in module [binary_threshold] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
INFO-FLOW: Found component Canny_accel_mul_3dEe.
INFO-FLOW: Append model Canny_accel_mul_3dEe
INFO-FLOW: Found component Canny_accel_mul_3eOg.
INFO-FLOW: Append model Canny_accel_mul_3eOg
INFO-FLOW: Handling components in module [xfMat2hlsStrm9] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
INFO-FLOW: Handling components in module [hlsStrm2Array] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
INFO-FLOW: Handling components in module [xfMat2Array] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
INFO-FLOW: Found component fifo_w8_d2_A_x.
INFO-FLOW: Append model fifo_w8_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component start_for_hlsStrmfYi.
INFO-FLOW: Append model start_for_hlsStrmfYi
INFO-FLOW: Handling components in module [Canny_accel] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component Canny_accel_control_s_axi.
INFO-FLOW: Append model Canny_accel_control_s_axi
INFO-FLOW: Found component Canny_accel_gmem0_m_axi.
INFO-FLOW: Append model Canny_accel_gmem0_m_axi
INFO-FLOW: Found component Canny_accel_gmem1_m_axi.
INFO-FLOW: Append model Canny_accel_gmem1_m_axi
INFO-FLOW: Append model Block_Mat_exit45_pro
INFO-FLOW: Append model Array2hlsStrm54
INFO-FLOW: Append model hlsStrm2xfMat
INFO-FLOW: Append model Array2xfMat
INFO-FLOW: Append model binary_threshold
INFO-FLOW: Append model xfMat2hlsStrm9
INFO-FLOW: Append model hlsStrm2Array
INFO-FLOW: Append model xfMat2Array
INFO-FLOW: Append model Canny_accel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Canny_accel_mul_3bkb fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A start_for_hlsStrmcud Canny_accel_mul_3dEe Canny_accel_mul_3eOg fifo_w8_d2_A_x fifo_w32_d2_A_x fifo_w32_d2_A_x fifo_w32_d2_A_x start_for_hlsStrmfYi fifo_w32_d2_A_x_x fifo_w32_d2_A_x_x fifo_w32_d4_A fifo_w32_d4_A fifo_w32_d3_A fifo_w32_d2_A_x_x fifo_w32_d4_A fifo_w32_d2_A_x_x fifo_w32_d2_A_x_x Canny_accel_control_s_axi Canny_accel_gmem0_m_axi Canny_accel_gmem1_m_axi Block_Mat_exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: To file: write model Canny_accel_mul_3bkb
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model start_for_hlsStrmcud
INFO-FLOW: To file: write model Canny_accel_mul_3dEe
INFO-FLOW: To file: write model Canny_accel_mul_3eOg
INFO-FLOW: To file: write model fifo_w8_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model start_for_hlsStrmfYi
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model Canny_accel_control_s_axi
INFO-FLOW: To file: write model Canny_accel_gmem0_m_axi
INFO-FLOW: To file: write model Canny_accel_gmem1_m_axi
INFO-FLOW: To file: write model Block_Mat_exit45_pro
INFO-FLOW: To file: write model Array2hlsStrm54
INFO-FLOW: To file: write model hlsStrm2xfMat
INFO-FLOW: To file: write model Array2xfMat
INFO-FLOW: To file: write model binary_threshold
INFO-FLOW: To file: write model xfMat2hlsStrm9
INFO-FLOW: To file: write model hlsStrm2Array
INFO-FLOW: To file: write model xfMat2Array
INFO-FLOW: To file: write model Canny_accel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3bkb_MulnS_0'
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_rows_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_cols_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmcud_U(start_for_hlsStrmcud)' using Shift Registers.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3dEe_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3eOg_MulnS_2'
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_rows_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_cols_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstPtr_V_offset_c_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmfYi_U(start_for_hlsStrmfYi)' using Shift Registers.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgIng8j_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgOuhbi_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_rows_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_cols_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'low_threshold_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_inp_V_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c13_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c14_U(fifo_w32_d2_A_x_x)' using Shift Registers.
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Command         ap_source done; 0.325 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=Canny_accel xml_exists=1
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=33 #gSsdmPorts=0
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_export -xo 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute         sc_get_clocks Canny_accel 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 240.098 ; gain = 154.945
INFO: [SYSC 207-301] Generating SystemC RTL for Canny_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for Canny_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for Canny_accel.
Command       autosyn done; 5.304 sec.
Execute       get_part 
Execute       get_config_export -sdx_tcl 
Command     csynth_design done; 12.968 sec.
Execute     config_export -description Canny Accelerator IP -vendor user.org -library user -version 1.0 -display_name Canny_accel -revision 1 
ERROR: [HLS 200-101] 'config_export': Unknown option '-revision'.
ERROR: [HLS 200-101] 'config_export': Unknown option '1'.
Command     config_export done; error code: 1; 
Command   ap_source done; error code: 1; 13.4 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1 opened at Mon Dec 29 23:47:32 +0800 2025
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xc7z020clg400-1 
Execute         add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute           get_default_platform 
Execute           license_isbetapart xc7z020 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute             config_chip_info -quiet -speed medium 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.104 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute         get_default_platform 
Command       set_part done; 0.143 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       config_export -format=ip_catalog 
Execute       config_export -rtl=verilog 
Command     open_solution done; 0.274 sec.
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed medium 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.137 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       config_compile -blackbox  
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling ./xf_canny_accel.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted ./xf_canny_accel.cpp 
Execute         get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "./xf_canny_accel.cpp"   -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E ./xf_canny_accel.cpp -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp
Command         clang done; 0.737 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.295 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp"  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc
Command         clang done; 0.783 sec.
INFO-FLOW: Done: GCC PP time: 1.8 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x -directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.27 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x -directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.266 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_canny_accel.pp.0.cpp.diag.yml D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_canny_accel.pp.0.cpp.out.log 2> D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_canny_accel.pp.0.cpp.err.log 
Command         ap_eval done; 0.28 sec.
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:639:2
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:714:2
Execute         send_msg_by_id WARNING @200-471@%s%s 2 ./xf_canny_accel.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ./xf_canny_accel.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/tidy-3.1.xf_canny_accel.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/tidy-3.1.xf_canny_accel.pp.0.cpp.out.log 2> D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/tidy-3.1.xf_canny_accel.pp.0.cpp.err.log 
Command           ap_eval done; 0.338 sec.
Execute           ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-legacy-rewriter.xf_canny_accel.pp.0.cpp.out.log 2> D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-legacy-rewriter.xf_canny_accel.pp.0.cpp.err.log 
Command           ap_eval done; 0.452 sec.
Command         tidy_31 done; 0.8 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.1.cpp std=c++0x 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.786 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.2.cpp"  -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.bc" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.2.cpp -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.bc
Command         clang done; 0.813 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.g.bc -hls-opt -except-internalize Canny_accel -LD:/Vivado/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.552 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 106.141 ; gain = 20.379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 106.141 ; gain = 20.379
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.pp.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Vivado/Vivado/2018.3/win64/lib -lfloatconversion -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.251 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Canny_accel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.0.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:676) in function 'void xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, hls::stream<ap_uint<FORWARD_REFERENCE> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:624) in function 'void xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'xf::Mat<0, 720, 1280, 1>::init' into 'xf::Mat<0, 720, 1280, 1>::Mat.1' (./include\common/xf_structs.h:553).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 110.246 ; gain = 24.484
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.1.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ./include\common/xf_utility.h:688: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 114.566 ; gain = 28.805
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.1.bc to D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:665) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:605) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:672) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:684) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:687) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:612) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:615) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:621) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:669) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:609) in dimension 1 completely.
WARNING: [XFORM 203-713] All the elements of global array 'dstMat.data.V' should be updated in process function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgInput.data.V' should be updated in process function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgOutput.data.V' should be updated in process function 'binary_threshold', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54'
	 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::xfMat2Array<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'
	 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'Canny_accel', detected/extracted 4 process function(s): 
	 'Block_Mat.exit45_proc49'
	 'xf::Array2xfMat<8, 0, 720, 1280, 1>'
	 'binary_threshold'
	 'xf::xfMat2Array<8, 0, 720, 1280, 1>'.
Command           transform done; 0.307 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.249 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 139.355 ; gain = 53.594
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.2.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./xf_canny_accel.cpp:85:16) in function 'binary_threshold'.
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'xfMat2hlsStrm' (./include\common/xf_utility.h:660:33)
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2Array<8, 0, 720, 1280, 1>' to 'xfMat2Array' (./include\common/xf_utility.h:711:2)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'hlsStrm2xfMat' (./include\common/xf_utility.h:599:33)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>' to 'hlsStrm2Array' (./include\common/xf_utility.h:698:30)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2xfMat<8, 0, 720, 1280, 1>' to 'Array2xfMat' (./include\common/xf_utility.h:636:2)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54' to 'Array2hlsStrm54' (./include\common/xf_utility.h:584:30)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_proc49' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'dstPtr.V' (./include\common/xf_utility.h:706:14). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'srcPtr.V' (./include\common/xf_utility.h:592:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_pro12' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
Command           transform done; 0.774 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 213.188 ; gain = 127.426
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.78 sec.
Command       elaborate done; 7.602 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Canny_accel' ...
Execute         ap_set_top_model Canny_accel 
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit45_pro' to 'Block_Mat_exit45_pro'.
Execute         get_model_list Canny_accel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model Canny_accel 
Execute         preproc_iomode -model xfMat2Array 
Execute         preproc_iomode -model hlsStrm2Array 
Execute         preproc_iomode -model xfMat2hlsStrm9 
Execute         preproc_iomode -model binary_threshold 
Execute         preproc_iomode -model Array2xfMat 
Execute         preproc_iomode -model hlsStrm2xfMat 
Execute         preproc_iomode -model Array2hlsStrm54 
Execute         preproc_iomode -model Block_Mat.exit45_pro 
Execute         get_model_list Canny_accel -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: Configuring Module : Block_Mat.exit45_pro ...
Execute         set_default_model Block_Mat.exit45_pro 
Execute         apply_spec_resource_limit Block_Mat.exit45_pro 
INFO-FLOW: Configuring Module : Array2hlsStrm54 ...
Execute         set_default_model Array2hlsStrm54 
Execute         apply_spec_resource_limit Array2hlsStrm54 
INFO-FLOW: Configuring Module : hlsStrm2xfMat ...
Execute         set_default_model hlsStrm2xfMat 
Execute         apply_spec_resource_limit hlsStrm2xfMat 
INFO-FLOW: Configuring Module : Array2xfMat ...
Execute         set_default_model Array2xfMat 
Execute         apply_spec_resource_limit Array2xfMat 
INFO-FLOW: Configuring Module : binary_threshold ...
Execute         set_default_model binary_threshold 
Execute         apply_spec_resource_limit binary_threshold 
INFO-FLOW: Configuring Module : xfMat2hlsStrm9 ...
Execute         set_default_model xfMat2hlsStrm9 
Execute         apply_spec_resource_limit xfMat2hlsStrm9 
INFO-FLOW: Configuring Module : hlsStrm2Array ...
Execute         set_default_model hlsStrm2Array 
Execute         apply_spec_resource_limit hlsStrm2Array 
INFO-FLOW: Configuring Module : xfMat2Array ...
Execute         set_default_model xfMat2Array 
Execute         apply_spec_resource_limit xfMat2Array 
INFO-FLOW: Configuring Module : Canny_accel ...
Execute         set_default_model Canny_accel 
Execute         apply_spec_resource_limit Canny_accel 
INFO-FLOW: Model list for preprocess: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: Preprocessing Module: Block_Mat.exit45_pro ...
Execute         set_default_model Block_Mat.exit45_pro 
Execute         cdfg_preprocess -model Block_Mat.exit45_pro 
Execute         rtl_gen_preprocess Block_Mat.exit45_pro 
INFO-FLOW: Preprocessing Module: Array2hlsStrm54 ...
Execute         set_default_model Array2hlsStrm54 
Execute         cdfg_preprocess -model Array2hlsStrm54 
Execute         rtl_gen_preprocess Array2hlsStrm54 
INFO-FLOW: Preprocessing Module: hlsStrm2xfMat ...
Execute         set_default_model hlsStrm2xfMat 
Execute         cdfg_preprocess -model hlsStrm2xfMat 
Execute         rtl_gen_preprocess hlsStrm2xfMat 
INFO-FLOW: Preprocessing Module: Array2xfMat ...
Execute         set_default_model Array2xfMat 
Execute         cdfg_preprocess -model Array2xfMat 
Execute         rtl_gen_preprocess Array2xfMat 
INFO-FLOW: Preprocessing Module: binary_threshold ...
Execute         set_default_model binary_threshold 
Execute         cdfg_preprocess -model binary_threshold 
Execute         rtl_gen_preprocess binary_threshold 
INFO-FLOW: Preprocessing Module: xfMat2hlsStrm9 ...
Execute         set_default_model xfMat2hlsStrm9 
Execute         cdfg_preprocess -model xfMat2hlsStrm9 
Execute         rtl_gen_preprocess xfMat2hlsStrm9 
INFO-FLOW: Preprocessing Module: hlsStrm2Array ...
Execute         set_default_model hlsStrm2Array 
Execute         cdfg_preprocess -model hlsStrm2Array 
Execute         rtl_gen_preprocess hlsStrm2Array 
INFO-FLOW: Preprocessing Module: xfMat2Array ...
Execute         set_default_model xfMat2Array 
Execute         cdfg_preprocess -model xfMat2Array 
Execute         rtl_gen_preprocess xfMat2Array 
INFO-FLOW: Preprocessing Module: Canny_accel ...
Execute         set_default_model Canny_accel 
Execute         cdfg_preprocess -model Canny_accel 
Execute         rtl_gen_preprocess Canny_accel 
INFO-FLOW: Model list for synthesis: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_Mat.exit45_pro 
Execute         schedule -model Block_Mat.exit45_pro 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.123 sec.
INFO: [HLS 200-111]  Elapsed time: 8.933 seconds; current allocated memory: 170.853 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.sched.adb -f 
INFO-FLOW: Finish scheduling Block_Mat.exit45_pro.
Execute         set_default_model Block_Mat.exit45_pro 
Execute         bind -model Block_Mat.exit45_pro 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Block_Mat.exit45_pro
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.021 seconds; current allocated memory: 171.046 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.bind.adb -f 
INFO-FLOW: Finish binding Block_Mat.exit45_pro.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Array2hlsStrm54 
Execute         schedule -model Array2hlsStrm54 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.165 sec.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 171.357 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.sched.adb -f 
INFO-FLOW: Finish scheduling Array2hlsStrm54.
Execute         set_default_model Array2hlsStrm54 
Execute         bind -model Array2hlsStrm54 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Array2hlsStrm54
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 171.842 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.bind.adb -f 
INFO-FLOW: Finish binding Array2hlsStrm54.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model hlsStrm2xfMat 
Execute         schedule -model hlsStrm2xfMat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 172.034 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.sched.adb -f 
INFO-FLOW: Finish scheduling hlsStrm2xfMat.
Execute         set_default_model hlsStrm2xfMat 
Execute         bind -model hlsStrm2xfMat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=hlsStrm2xfMat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.036 seconds; current allocated memory: 172.189 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.bind.adb -f 
INFO-FLOW: Finish binding hlsStrm2xfMat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Array2xfMat 
Execute         schedule -model Array2xfMat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.036 seconds; current allocated memory: 172.237 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.sched.adb -f 
INFO-FLOW: Finish scheduling Array2xfMat.
Execute         set_default_model Array2xfMat 
Execute         bind -model Array2xfMat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Array2xfMat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.032 seconds; current allocated memory: 172.444 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.bind.adb -f 
INFO-FLOW: Finish binding Array2xfMat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model binary_threshold 
Execute         schedule -model binary_threshold 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 172.611 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.sched.adb -f 
INFO-FLOW: Finish scheduling binary_threshold.
Execute         set_default_model binary_threshold 
Execute         bind -model binary_threshold 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=binary_threshold
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 172.827 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.bind.adb -f 
INFO-FLOW: Finish binding binary_threshold.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xfMat2hlsStrm9 
Execute         schedule -model xfMat2hlsStrm9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.146 sec.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 173.020 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2hlsStrm9.
Execute         set_default_model xfMat2hlsStrm9 
Execute         bind -model xfMat2hlsStrm9 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=xfMat2hlsStrm9
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 173.443 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.bind.adb -f 
INFO-FLOW: Finish binding xfMat2hlsStrm9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model hlsStrm2Array 
Execute         schedule -model hlsStrm2Array 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 173.614 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.sched.adb -f 
INFO-FLOW: Finish scheduling hlsStrm2Array.
Execute         set_default_model hlsStrm2Array 
Execute         bind -model hlsStrm2Array 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=hlsStrm2Array
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 173.834 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.bind.adb -f 
INFO-FLOW: Finish binding hlsStrm2Array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xfMat2Array 
Execute         schedule -model xfMat2Array 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 173.897 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2Array.
Execute         set_default_model xfMat2Array 
Execute         bind -model xfMat2Array 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=xfMat2Array
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.033 seconds; current allocated memory: 174.059 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.bind.adb -f 
INFO-FLOW: Finish binding xfMat2Array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Canny_accel 
Execute         schedule -model Canny_accel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 174.191 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.sched.adb -f 
INFO-FLOW: Finish scheduling Canny_accel.
Execute         set_default_model Canny_accel 
Execute         bind -model Canny_accel 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Canny_accel
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 174.507 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.bind.adb -f 
INFO-FLOW: Finish binding Canny_accel.
Execute         get_model_list Canny_accel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Block_Mat.exit45_pro 
Execute         rtl_gen_preprocess Array2hlsStrm54 
Execute         rtl_gen_preprocess hlsStrm2xfMat 
Execute         rtl_gen_preprocess Array2xfMat 
Execute         rtl_gen_preprocess binary_threshold 
Execute         rtl_gen_preprocess xfMat2hlsStrm9 
Execute         rtl_gen_preprocess hlsStrm2Array 
Execute         rtl_gen_preprocess xfMat2Array 
Execute         rtl_gen_preprocess Canny_accel 
INFO-FLOW: Model list for RTL generation: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Block_Mat.exit45_pro -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit45_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 174.698 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_Mat.exit45_pro -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Block_Mat_exit45_pro -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Block_Mat.exit45_pro -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Block_Mat_exit45_pro 
Execute         gen_rtl Block_Mat.exit45_pro -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Block_Mat_exit45_pro 
Execute         gen_tb_info Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Block_Mat_exit45_pro_csynth.rpt -f 
Execute         report -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Block_Mat_exit45_pro_csynth.xml -f -x 
Execute         report -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.verbose.rpt -verbose -f 
Execute         db_write -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Array2hlsStrm54 -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32s_32s_32_5_1' to 'Canny_accel_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2hlsStrm54'.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 175.342 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Array2hlsStrm54 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Array2hlsStrm54 -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Array2hlsStrm54 -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Array2hlsStrm54 
Execute         gen_rtl Array2hlsStrm54 -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Array2hlsStrm54 
Execute         gen_tb_info Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54 -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2hlsStrm54_csynth.rpt -f 
Execute         report -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2hlsStrm54_csynth.xml -f -x 
Execute         report -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.verbose.rpt -verbose -f 
Execute         db_write -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model hlsStrm2xfMat -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 175.771 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl hlsStrm2xfMat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/hlsStrm2xfMat -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl hlsStrm2xfMat -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/hlsStrm2xfMat 
Execute         gen_rtl hlsStrm2xfMat -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/hlsStrm2xfMat 
Execute         gen_tb_info hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2xfMat_csynth.rpt -f 
Execute         report -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2xfMat_csynth.xml -f -x 
Execute         report -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.verbose.rpt -verbose -f 
Execute         db_write -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Array2xfMat -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2xfMat_U0' to 'start_for_hlsStrmcud' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 176.432 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Array2xfMat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Array2xfMat -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Array2xfMat -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Array2xfMat 
Execute         gen_rtl Array2xfMat -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Array2xfMat 
Execute         gen_tb_info Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2xfMat_csynth.rpt -f 
Execute         report -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2xfMat_csynth.xml -f -x 
Execute         report -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.verbose.rpt -verbose -f 
Execute         db_write -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model binary_threshold -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32ns_32ns_64_5_1' to 'Canny_accel_mul_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32s_31ns_32_5_1' to 'Canny_accel_mul_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'binary_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 176.974 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl binary_threshold -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/binary_threshold -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl binary_threshold -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/binary_threshold 
Execute         gen_rtl binary_threshold -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/binary_threshold 
Execute         gen_tb_info binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/binary_threshold_csynth.rpt -f 
Execute         report -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/binary_threshold_csynth.xml -f -x 
Execute         report -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.verbose.rpt -verbose -f 
Execute         db_write -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model xfMat2hlsStrm9 -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2hlsStrm9'.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 177.495 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xfMat2hlsStrm9 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/xfMat2hlsStrm9 -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl xfMat2hlsStrm9 -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/xfMat2hlsStrm9 
Execute         gen_rtl xfMat2hlsStrm9 -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/xfMat2hlsStrm9 
Execute         gen_tb_info xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9 -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2hlsStrm9_csynth.rpt -f 
Execute         report -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2hlsStrm9_csynth.xml -f -x 
Execute         report -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.verbose.rpt -verbose -f 
Execute         db_write -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model hlsStrm2Array -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 178.052 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl hlsStrm2Array -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/hlsStrm2Array -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl hlsStrm2Array -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/hlsStrm2Array 
Execute         gen_rtl hlsStrm2Array -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/hlsStrm2Array 
Execute         gen_tb_info hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2Array_csynth.rpt -f 
Execute         report -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2Array_csynth.xml -f -x 
Execute         report -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.verbose.rpt -verbose -f 
Execute         db_write -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model xfMat2Array -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2Array_U0' to 'start_for_hlsStrmfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 178.748 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xfMat2Array -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/xfMat2Array -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl xfMat2Array -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/xfMat2Array 
Execute         gen_rtl xfMat2Array -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/xfMat2Array 
Execute         gen_tb_info xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2Array_csynth.rpt -f 
Execute         report -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2Array_csynth.xml -f -x 
Execute         report -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.verbose.rpt -verbose -f 
Execute         db_write -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Canny_accel -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_inp_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_out_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/low_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/high_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Canny_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'img_inp_V', 'img_out_V', 'rows', 'cols', 'low_threshold' and 'high_threshold' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgInput_data_V' to 'Canny_accel_imgIng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgOutput_data_V' to 'Canny_accel_imgOuhbi' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Canny_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 180.410 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Canny_accel -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Canny_accel -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Canny_accel -istop -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Canny_accel 
Execute         gen_rtl Canny_accel -istop -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Canny_accel 
Execute         export_constraint_db -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl -f -tool general 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.design.xml -verbose -f -dv 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.sdaccel.xml -verbose -f -sdaccel 
Execute         gen_tb_info Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Canny_accel_csynth.rpt -f 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Canny_accel_csynth.xml -f -x 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.verbose.rpt -verbose -f 
Execute         db_write -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.adb -f 
Execute         sc_get_clocks Canny_accel 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain Canny_accel 
INFO-FLOW: Model list for RTL component generation: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: Handling components in module [Block_Mat_exit45_pro] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
INFO-FLOW: Handling components in module [Array2hlsStrm54] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
INFO-FLOW: Found component Canny_accel_mul_3bkb.
INFO-FLOW: Append model Canny_accel_mul_3bkb
INFO-FLOW: Handling components in module [hlsStrm2xfMat] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
INFO-FLOW: Handling components in module [Array2xfMat] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component start_for_hlsStrmcud.
INFO-FLOW: Append model start_for_hlsStrmcud
INFO-FLOW: Handling components in module [binary_threshold] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
INFO-FLOW: Found component Canny_accel_mul_3dEe.
INFO-FLOW: Append model Canny_accel_mul_3dEe
INFO-FLOW: Found component Canny_accel_mul_3eOg.
INFO-FLOW: Append model Canny_accel_mul_3eOg
INFO-FLOW: Handling components in module [xfMat2hlsStrm9] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
INFO-FLOW: Handling components in module [hlsStrm2Array] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
INFO-FLOW: Handling components in module [xfMat2Array] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
INFO-FLOW: Found component fifo_w8_d2_A_x.
INFO-FLOW: Append model fifo_w8_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component start_for_hlsStrmfYi.
INFO-FLOW: Append model start_for_hlsStrmfYi
INFO-FLOW: Handling components in module [Canny_accel] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component Canny_accel_control_s_axi.
INFO-FLOW: Append model Canny_accel_control_s_axi
INFO-FLOW: Found component Canny_accel_gmem0_m_axi.
INFO-FLOW: Append model Canny_accel_gmem0_m_axi
INFO-FLOW: Found component Canny_accel_gmem1_m_axi.
INFO-FLOW: Append model Canny_accel_gmem1_m_axi
INFO-FLOW: Append model Block_Mat_exit45_pro
INFO-FLOW: Append model Array2hlsStrm54
INFO-FLOW: Append model hlsStrm2xfMat
INFO-FLOW: Append model Array2xfMat
INFO-FLOW: Append model binary_threshold
INFO-FLOW: Append model xfMat2hlsStrm9
INFO-FLOW: Append model hlsStrm2Array
INFO-FLOW: Append model xfMat2Array
INFO-FLOW: Append model Canny_accel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Canny_accel_mul_3bkb fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A start_for_hlsStrmcud Canny_accel_mul_3dEe Canny_accel_mul_3eOg fifo_w8_d2_A_x fifo_w32_d2_A_x fifo_w32_d2_A_x fifo_w32_d2_A_x start_for_hlsStrmfYi fifo_w32_d2_A_x_x fifo_w32_d2_A_x_x fifo_w32_d4_A fifo_w32_d4_A fifo_w32_d3_A fifo_w32_d2_A_x_x fifo_w32_d4_A fifo_w32_d2_A_x_x fifo_w32_d2_A_x_x Canny_accel_control_s_axi Canny_accel_gmem0_m_axi Canny_accel_gmem1_m_axi Block_Mat_exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: To file: write model Canny_accel_mul_3bkb
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model start_for_hlsStrmcud
INFO-FLOW: To file: write model Canny_accel_mul_3dEe
INFO-FLOW: To file: write model Canny_accel_mul_3eOg
INFO-FLOW: To file: write model fifo_w8_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model start_for_hlsStrmfYi
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model Canny_accel_control_s_axi
INFO-FLOW: To file: write model Canny_accel_gmem0_m_axi
INFO-FLOW: To file: write model Canny_accel_gmem1_m_axi
INFO-FLOW: To file: write model Block_Mat_exit45_pro
INFO-FLOW: To file: write model Array2hlsStrm54
INFO-FLOW: To file: write model hlsStrm2xfMat
INFO-FLOW: To file: write model Array2xfMat
INFO-FLOW: To file: write model binary_threshold
INFO-FLOW: To file: write model xfMat2hlsStrm9
INFO-FLOW: To file: write model hlsStrm2Array
INFO-FLOW: To file: write model xfMat2Array
INFO-FLOW: To file: write model Canny_accel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3bkb_MulnS_0'
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_rows_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_cols_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmcud_U(start_for_hlsStrmcud)' using Shift Registers.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3dEe_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3eOg_MulnS_2'
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_rows_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_cols_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstPtr_V_offset_c_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmfYi_U(start_for_hlsStrmfYi)' using Shift Registers.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgIng8j_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgOuhbi_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_rows_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_cols_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'low_threshold_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_inp_V_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c13_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c14_U(fifo_w32_d2_A_x_x)' using Shift Registers.
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Command         ap_source done; 0.331 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=Canny_accel xml_exists=1
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=33 #gSsdmPorts=0
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_export -xo 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute         sc_get_clocks Canny_accel 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 240.406 ; gain = 154.645
INFO: [SYSC 207-301] Generating SystemC RTL for Canny_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for Canny_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for Canny_accel.
Command       autosyn done; 5.249 sec.
Execute       get_part 
Execute       get_config_export -sdx_tcl 
Command     csynth_design done; 12.87 sec.
Execute     config_export -description Canny Accelerator IP -vendor user.org -library user -version 1.0 -display_name Canny_accel -ipname Canny_accel -format ip_catalog -rtl verilog 
Execute     export_design -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog -vendor user.org -library user -version 1.0 -ipname Canny_accel -description {Canny Accelerator IP} -display_name Canny_accel
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=0 #modelList=33 #gSsdmPorts=0
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute       sc_get_clocks Canny_accel 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=Canny_accel
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=Canny_accel
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/impl/ip/pack.bat
ERROR: [IMPL 213-28] Failed to generate IP.
Command     export_design done; error code: 2; 6.441 sec.
Command   ap_source done; error code: 1; 19.736 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1 opened at Mon Dec 29 23:53:44 +0800 2025
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xc7z020clg400-1 
Execute         add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute           get_default_platform 
Execute           license_isbetapart xc7z020 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute             config_chip_info -quiet -speed medium 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.104 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute         get_default_platform 
Command       set_part done; 0.142 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       config_export -format=ip_catalog 
Execute       config_export -rtl=verilog 
Execute       config_export -description Canny Accelerator IP 
Execute       config_export -display_name=Canny_accel 
Execute       config_export -ipname=Canny_accel 
Execute       config_export -library=user 
Execute       config_export -vendor=user.org 
Execute       config_export -version=1.0 
Command     open_solution done; 0.279 sec.
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed medium 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.133 sec.
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       config_compile -blackbox  
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling ./xf_canny_accel.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted ./xf_canny_accel.cpp 
Execute         get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "./xf_canny_accel.cpp"   -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E ./xf_canny_accel.cpp -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp
Command         clang done; 0.765 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.291 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp"  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc
Command         clang done; 0.794 sec.
INFO-FLOW: Done: GCC PP time: 1.9 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x -directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.276 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x -directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.264 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_canny_accel.pp.0.cpp.diag.yml D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_canny_accel.pp.0.cpp.out.log 2> D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_canny_accel.pp.0.cpp.err.log 
Command         ap_eval done; 0.277 sec.
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:639:2
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:714:2
Execute         send_msg_by_id WARNING @200-471@%s%s 2 ./xf_canny_accel.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ./xf_canny_accel.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/tidy-3.1.xf_canny_accel.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/tidy-3.1.xf_canny_accel.pp.0.cpp.out.log 2> D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/tidy-3.1.xf_canny_accel.pp.0.cpp.err.log 
Command           ap_eval done; 0.339 sec.
Execute           ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-legacy-rewriter.xf_canny_accel.pp.0.cpp.out.log 2> D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-legacy-rewriter.xf_canny_accel.pp.0.cpp.err.log 
Command           ap_eval done; 0.456 sec.
Command         tidy_31 done; 0.806 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.1.cpp std=c++0x 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.797 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.2.cpp"  -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.bc" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.2.cpp -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.bc
Command         clang done; 0.855 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.g.bc -hls-opt -except-internalize Canny_accel -LD:/Vivado/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.603 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 105.758 ; gain = 20.027
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 105.758 ; gain = 20.027
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.pp.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Vivado/Vivado/2018.3/win64/lib -lfloatconversion -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.273 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Canny_accel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.0.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:676) in function 'void xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, hls::stream<ap_uint<FORWARD_REFERENCE> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:624) in function 'void xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'xf::Mat<0, 720, 1280, 1>::init' into 'xf::Mat<0, 720, 1280, 1>::Mat.1' (./include\common/xf_structs.h:553).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 110.441 ; gain = 24.711
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.1.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ./include\common/xf_utility.h:688: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 114.457 ; gain = 28.727
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.1.bc to D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:665) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:605) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:672) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:684) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:687) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:612) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:615) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:621) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:669) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:609) in dimension 1 completely.
WARNING: [XFORM 203-713] All the elements of global array 'dstMat.data.V' should be updated in process function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgInput.data.V' should be updated in process function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgOutput.data.V' should be updated in process function 'binary_threshold', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54'
	 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::xfMat2Array<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'
	 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'Canny_accel', detected/extracted 4 process function(s): 
	 'Block_Mat.exit45_proc49'
	 'xf::Array2xfMat<8, 0, 720, 1280, 1>'
	 'binary_threshold'
	 'xf::xfMat2Array<8, 0, 720, 1280, 1>'.
Command           transform done; 0.304 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.249 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 139.574 ; gain = 53.844
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.2.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./xf_canny_accel.cpp:85:16) in function 'binary_threshold'.
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'xfMat2hlsStrm' (./include\common/xf_utility.h:660:33)
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2Array<8, 0, 720, 1280, 1>' to 'xfMat2Array' (./include\common/xf_utility.h:711:2)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'hlsStrm2xfMat' (./include\common/xf_utility.h:599:33)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>' to 'hlsStrm2Array' (./include\common/xf_utility.h:698:30)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2xfMat<8, 0, 720, 1280, 1>' to 'Array2xfMat' (./include\common/xf_utility.h:636:2)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54' to 'Array2hlsStrm54' (./include\common/xf_utility.h:584:30)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_proc49' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'dstPtr.V' (./include\common/xf_utility.h:706:14). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'srcPtr.V' (./include\common/xf_utility.h:592:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_pro12' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
Command           transform done; 0.776 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 212.836 ; gain = 127.105
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.806 sec.
Command       elaborate done; 7.785 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Canny_accel' ...
Execute         ap_set_top_model Canny_accel 
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit45_pro' to 'Block_Mat_exit45_pro'.
Execute         get_model_list Canny_accel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model Canny_accel 
Execute         preproc_iomode -model xfMat2Array 
Execute         preproc_iomode -model hlsStrm2Array 
Execute         preproc_iomode -model xfMat2hlsStrm9 
Execute         preproc_iomode -model binary_threshold 
Execute         preproc_iomode -model Array2xfMat 
Execute         preproc_iomode -model hlsStrm2xfMat 
Execute         preproc_iomode -model Array2hlsStrm54 
Execute         preproc_iomode -model Block_Mat.exit45_pro 
Execute         get_model_list Canny_accel -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: Configuring Module : Block_Mat.exit45_pro ...
Execute         set_default_model Block_Mat.exit45_pro 
Execute         apply_spec_resource_limit Block_Mat.exit45_pro 
INFO-FLOW: Configuring Module : Array2hlsStrm54 ...
Execute         set_default_model Array2hlsStrm54 
Execute         apply_spec_resource_limit Array2hlsStrm54 
INFO-FLOW: Configuring Module : hlsStrm2xfMat ...
Execute         set_default_model hlsStrm2xfMat 
Execute         apply_spec_resource_limit hlsStrm2xfMat 
INFO-FLOW: Configuring Module : Array2xfMat ...
Execute         set_default_model Array2xfMat 
Execute         apply_spec_resource_limit Array2xfMat 
INFO-FLOW: Configuring Module : binary_threshold ...
Execute         set_default_model binary_threshold 
Execute         apply_spec_resource_limit binary_threshold 
INFO-FLOW: Configuring Module : xfMat2hlsStrm9 ...
Execute         set_default_model xfMat2hlsStrm9 
Execute         apply_spec_resource_limit xfMat2hlsStrm9 
INFO-FLOW: Configuring Module : hlsStrm2Array ...
Execute         set_default_model hlsStrm2Array 
Execute         apply_spec_resource_limit hlsStrm2Array 
INFO-FLOW: Configuring Module : xfMat2Array ...
Execute         set_default_model xfMat2Array 
Execute         apply_spec_resource_limit xfMat2Array 
INFO-FLOW: Configuring Module : Canny_accel ...
Execute         set_default_model Canny_accel 
Execute         apply_spec_resource_limit Canny_accel 
INFO-FLOW: Model list for preprocess: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: Preprocessing Module: Block_Mat.exit45_pro ...
Execute         set_default_model Block_Mat.exit45_pro 
Execute         cdfg_preprocess -model Block_Mat.exit45_pro 
Execute         rtl_gen_preprocess Block_Mat.exit45_pro 
INFO-FLOW: Preprocessing Module: Array2hlsStrm54 ...
Execute         set_default_model Array2hlsStrm54 
Execute         cdfg_preprocess -model Array2hlsStrm54 
Execute         rtl_gen_preprocess Array2hlsStrm54 
INFO-FLOW: Preprocessing Module: hlsStrm2xfMat ...
Execute         set_default_model hlsStrm2xfMat 
Execute         cdfg_preprocess -model hlsStrm2xfMat 
Execute         rtl_gen_preprocess hlsStrm2xfMat 
INFO-FLOW: Preprocessing Module: Array2xfMat ...
Execute         set_default_model Array2xfMat 
Execute         cdfg_preprocess -model Array2xfMat 
Execute         rtl_gen_preprocess Array2xfMat 
INFO-FLOW: Preprocessing Module: binary_threshold ...
Execute         set_default_model binary_threshold 
Execute         cdfg_preprocess -model binary_threshold 
Execute         rtl_gen_preprocess binary_threshold 
INFO-FLOW: Preprocessing Module: xfMat2hlsStrm9 ...
Execute         set_default_model xfMat2hlsStrm9 
Execute         cdfg_preprocess -model xfMat2hlsStrm9 
Execute         rtl_gen_preprocess xfMat2hlsStrm9 
INFO-FLOW: Preprocessing Module: hlsStrm2Array ...
Execute         set_default_model hlsStrm2Array 
Execute         cdfg_preprocess -model hlsStrm2Array 
Execute         rtl_gen_preprocess hlsStrm2Array 
INFO-FLOW: Preprocessing Module: xfMat2Array ...
Execute         set_default_model xfMat2Array 
Execute         cdfg_preprocess -model xfMat2Array 
Execute         rtl_gen_preprocess xfMat2Array 
INFO-FLOW: Preprocessing Module: Canny_accel ...
Execute         set_default_model Canny_accel 
Execute         cdfg_preprocess -model Canny_accel 
Execute         rtl_gen_preprocess Canny_accel 
INFO-FLOW: Model list for synthesis: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_Mat.exit45_pro 
Execute         schedule -model Block_Mat.exit45_pro 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.124 sec.
INFO: [HLS 200-111]  Elapsed time: 9.133 seconds; current allocated memory: 170.900 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.sched.adb -f 
INFO-FLOW: Finish scheduling Block_Mat.exit45_pro.
Execute         set_default_model Block_Mat.exit45_pro 
Execute         bind -model Block_Mat.exit45_pro 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Block_Mat.exit45_pro
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.021 seconds; current allocated memory: 171.094 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.bind.adb -f 
INFO-FLOW: Finish binding Block_Mat.exit45_pro.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Array2hlsStrm54 
Execute         schedule -model Array2hlsStrm54 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.168 sec.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 171.436 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.sched.adb -f 
INFO-FLOW: Finish scheduling Array2hlsStrm54.
Execute         set_default_model Array2hlsStrm54 
Execute         bind -model Array2hlsStrm54 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Array2hlsStrm54
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 171.905 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.bind.adb -f 
INFO-FLOW: Finish binding Array2hlsStrm54.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model hlsStrm2xfMat 
Execute         schedule -model hlsStrm2xfMat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 172.097 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.sched.adb -f 
INFO-FLOW: Finish scheduling hlsStrm2xfMat.
Execute         set_default_model hlsStrm2xfMat 
Execute         bind -model hlsStrm2xfMat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=hlsStrm2xfMat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 172.252 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.bind.adb -f 
INFO-FLOW: Finish binding hlsStrm2xfMat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Array2xfMat 
Execute         schedule -model Array2xfMat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 172.300 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.sched.adb -f 
INFO-FLOW: Finish scheduling Array2xfMat.
Execute         set_default_model Array2xfMat 
Execute         bind -model Array2xfMat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Array2xfMat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.034 seconds; current allocated memory: 172.507 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.bind.adb -f 
INFO-FLOW: Finish binding Array2xfMat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model binary_threshold 
Execute         schedule -model binary_threshold 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 172.689 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.sched.adb -f 
INFO-FLOW: Finish scheduling binary_threshold.
Execute         set_default_model binary_threshold 
Execute         bind -model binary_threshold 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=binary_threshold
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 172.890 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.bind.adb -f 
INFO-FLOW: Finish binding binary_threshold.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xfMat2hlsStrm9 
Execute         schedule -model xfMat2hlsStrm9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.147 sec.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 173.083 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2hlsStrm9.
Execute         set_default_model xfMat2hlsStrm9 
Execute         bind -model xfMat2hlsStrm9 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=xfMat2hlsStrm9
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 173.506 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.bind.adb -f 
INFO-FLOW: Finish binding xfMat2hlsStrm9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model hlsStrm2Array 
Execute         schedule -model hlsStrm2Array 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 173.662 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.sched.adb -f 
INFO-FLOW: Finish scheduling hlsStrm2Array.
Execute         set_default_model hlsStrm2Array 
Execute         bind -model hlsStrm2Array 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=hlsStrm2Array
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 173.882 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.bind.adb -f 
INFO-FLOW: Finish binding hlsStrm2Array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xfMat2Array 
Execute         schedule -model xfMat2Array 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 173.929 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2Array.
Execute         set_default_model xfMat2Array 
Execute         bind -model xfMat2Array 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=xfMat2Array
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.039 seconds; current allocated memory: 174.090 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.bind.adb -f 
INFO-FLOW: Finish binding xfMat2Array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Canny_accel 
Execute         schedule -model Canny_accel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 174.222 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.sched.adb -f 
INFO-FLOW: Finish scheduling Canny_accel.
Execute         set_default_model Canny_accel 
Execute         bind -model Canny_accel 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Canny_accel
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 174.555 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.bind.adb -f 
INFO-FLOW: Finish binding Canny_accel.
Execute         get_model_list Canny_accel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Block_Mat.exit45_pro 
Execute         rtl_gen_preprocess Array2hlsStrm54 
Execute         rtl_gen_preprocess hlsStrm2xfMat 
Execute         rtl_gen_preprocess Array2xfMat 
Execute         rtl_gen_preprocess binary_threshold 
Execute         rtl_gen_preprocess xfMat2hlsStrm9 
Execute         rtl_gen_preprocess hlsStrm2Array 
Execute         rtl_gen_preprocess xfMat2Array 
Execute         rtl_gen_preprocess Canny_accel 
INFO-FLOW: Model list for RTL generation: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Block_Mat.exit45_pro -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit45_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 174.730 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_Mat.exit45_pro -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Block_Mat_exit45_pro -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Block_Mat.exit45_pro -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Block_Mat_exit45_pro 
Execute         gen_rtl Block_Mat.exit45_pro -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Block_Mat_exit45_pro 
Execute         gen_tb_info Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Block_Mat_exit45_pro_csynth.rpt -f 
Execute         report -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Block_Mat_exit45_pro_csynth.xml -f -x 
Execute         report -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.verbose.rpt -verbose -f 
Execute         db_write -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Array2hlsStrm54 -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32s_32s_32_5_1' to 'Canny_accel_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2hlsStrm54'.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 175.405 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Array2hlsStrm54 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Array2hlsStrm54 -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Array2hlsStrm54 -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Array2hlsStrm54 
Execute         gen_rtl Array2hlsStrm54 -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Array2hlsStrm54 
Execute         gen_tb_info Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54 -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2hlsStrm54_csynth.rpt -f 
Execute         report -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2hlsStrm54_csynth.xml -f -x 
Execute         report -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.verbose.rpt -verbose -f 
Execute         db_write -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model hlsStrm2xfMat -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 175.818 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl hlsStrm2xfMat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/hlsStrm2xfMat -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl hlsStrm2xfMat -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/hlsStrm2xfMat 
Execute         gen_rtl hlsStrm2xfMat -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/hlsStrm2xfMat 
Execute         gen_tb_info hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2xfMat_csynth.rpt -f 
Execute         report -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2xfMat_csynth.xml -f -x 
Execute         report -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.verbose.rpt -verbose -f 
Execute         db_write -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Array2xfMat -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2xfMat_U0' to 'start_for_hlsStrmcud' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 176.464 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Array2xfMat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Array2xfMat -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Array2xfMat -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Array2xfMat 
Execute         gen_rtl Array2xfMat -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Array2xfMat 
Execute         gen_tb_info Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2xfMat_csynth.rpt -f 
Execute         report -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2xfMat_csynth.xml -f -x 
Execute         report -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.verbose.rpt -verbose -f 
Execute         db_write -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model binary_threshold -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32ns_32ns_64_5_1' to 'Canny_accel_mul_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32s_31ns_32_5_1' to 'Canny_accel_mul_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'binary_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 177.006 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl binary_threshold -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/binary_threshold -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl binary_threshold -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/binary_threshold 
Execute         gen_rtl binary_threshold -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/binary_threshold 
Execute         gen_tb_info binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/binary_threshold_csynth.rpt -f 
Execute         report -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/binary_threshold_csynth.xml -f -x 
Execute         report -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.verbose.rpt -verbose -f 
Execute         db_write -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model xfMat2hlsStrm9 -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2hlsStrm9'.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 177.511 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xfMat2hlsStrm9 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/xfMat2hlsStrm9 -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl xfMat2hlsStrm9 -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/xfMat2hlsStrm9 
Execute         gen_rtl xfMat2hlsStrm9 -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/xfMat2hlsStrm9 
Execute         gen_tb_info xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9 -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2hlsStrm9_csynth.rpt -f 
Execute         report -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2hlsStrm9_csynth.xml -f -x 
Execute         report -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.verbose.rpt -verbose -f 
Execute         db_write -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model hlsStrm2Array -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 178.068 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl hlsStrm2Array -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/hlsStrm2Array -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl hlsStrm2Array -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/hlsStrm2Array 
Execute         gen_rtl hlsStrm2Array -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/hlsStrm2Array 
Execute         gen_tb_info hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2Array_csynth.rpt -f 
Execute         report -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2Array_csynth.xml -f -x 
Execute         report -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.verbose.rpt -verbose -f 
Execute         db_write -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model xfMat2Array -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2Array_U0' to 'start_for_hlsStrmfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 178.749 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xfMat2Array -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/xfMat2Array -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl xfMat2Array -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/xfMat2Array 
Execute         gen_rtl xfMat2Array -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/xfMat2Array 
Execute         gen_tb_info xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2Array_csynth.rpt -f 
Execute         report -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2Array_csynth.xml -f -x 
Execute         report -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.verbose.rpt -verbose -f 
Execute         db_write -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Canny_accel -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_inp_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_out_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/low_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/high_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Canny_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'img_inp_V', 'img_out_V', 'rows', 'cols', 'low_threshold' and 'high_threshold' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgInput_data_V' to 'Canny_accel_imgIng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgOutput_data_V' to 'Canny_accel_imgOuhbi' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Canny_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 180.395 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Canny_accel -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Canny_accel -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Canny_accel -istop -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Canny_accel 
Execute         gen_rtl Canny_accel -istop -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Canny_accel 
Execute         export_constraint_db -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl -f -tool general 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.design.xml -verbose -f -dv 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.sdaccel.xml -verbose -f -sdaccel 
Execute         gen_tb_info Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Canny_accel_csynth.rpt -f 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Canny_accel_csynth.xml -f -x 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.verbose.rpt -verbose -f 
Execute         db_write -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.adb -f 
Execute         sc_get_clocks Canny_accel 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain Canny_accel 
INFO-FLOW: Model list for RTL component generation: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: Handling components in module [Block_Mat_exit45_pro] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
INFO-FLOW: Handling components in module [Array2hlsStrm54] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
INFO-FLOW: Found component Canny_accel_mul_3bkb.
INFO-FLOW: Append model Canny_accel_mul_3bkb
INFO-FLOW: Handling components in module [hlsStrm2xfMat] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
INFO-FLOW: Handling components in module [Array2xfMat] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component start_for_hlsStrmcud.
INFO-FLOW: Append model start_for_hlsStrmcud
INFO-FLOW: Handling components in module [binary_threshold] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
INFO-FLOW: Found component Canny_accel_mul_3dEe.
INFO-FLOW: Append model Canny_accel_mul_3dEe
INFO-FLOW: Found component Canny_accel_mul_3eOg.
INFO-FLOW: Append model Canny_accel_mul_3eOg
INFO-FLOW: Handling components in module [xfMat2hlsStrm9] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
INFO-FLOW: Handling components in module [hlsStrm2Array] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
INFO-FLOW: Handling components in module [xfMat2Array] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
INFO-FLOW: Found component fifo_w8_d2_A_x.
INFO-FLOW: Append model fifo_w8_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component start_for_hlsStrmfYi.
INFO-FLOW: Append model start_for_hlsStrmfYi
INFO-FLOW: Handling components in module [Canny_accel] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component Canny_accel_control_s_axi.
INFO-FLOW: Append model Canny_accel_control_s_axi
INFO-FLOW: Found component Canny_accel_gmem0_m_axi.
INFO-FLOW: Append model Canny_accel_gmem0_m_axi
INFO-FLOW: Found component Canny_accel_gmem1_m_axi.
INFO-FLOW: Append model Canny_accel_gmem1_m_axi
INFO-FLOW: Append model Block_Mat_exit45_pro
INFO-FLOW: Append model Array2hlsStrm54
INFO-FLOW: Append model hlsStrm2xfMat
INFO-FLOW: Append model Array2xfMat
INFO-FLOW: Append model binary_threshold
INFO-FLOW: Append model xfMat2hlsStrm9
INFO-FLOW: Append model hlsStrm2Array
INFO-FLOW: Append model xfMat2Array
INFO-FLOW: Append model Canny_accel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Canny_accel_mul_3bkb fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A start_for_hlsStrmcud Canny_accel_mul_3dEe Canny_accel_mul_3eOg fifo_w8_d2_A_x fifo_w32_d2_A_x fifo_w32_d2_A_x fifo_w32_d2_A_x start_for_hlsStrmfYi fifo_w32_d2_A_x_x fifo_w32_d2_A_x_x fifo_w32_d4_A fifo_w32_d4_A fifo_w32_d3_A fifo_w32_d2_A_x_x fifo_w32_d4_A fifo_w32_d2_A_x_x fifo_w32_d2_A_x_x Canny_accel_control_s_axi Canny_accel_gmem0_m_axi Canny_accel_gmem1_m_axi Block_Mat_exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: To file: write model Canny_accel_mul_3bkb
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model start_for_hlsStrmcud
INFO-FLOW: To file: write model Canny_accel_mul_3dEe
INFO-FLOW: To file: write model Canny_accel_mul_3eOg
INFO-FLOW: To file: write model fifo_w8_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model start_for_hlsStrmfYi
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model Canny_accel_control_s_axi
INFO-FLOW: To file: write model Canny_accel_gmem0_m_axi
INFO-FLOW: To file: write model Canny_accel_gmem1_m_axi
INFO-FLOW: To file: write model Block_Mat_exit45_pro
INFO-FLOW: To file: write model Array2hlsStrm54
INFO-FLOW: To file: write model hlsStrm2xfMat
INFO-FLOW: To file: write model Array2xfMat
INFO-FLOW: To file: write model binary_threshold
INFO-FLOW: To file: write model xfMat2hlsStrm9
INFO-FLOW: To file: write model hlsStrm2Array
INFO-FLOW: To file: write model xfMat2Array
INFO-FLOW: To file: write model Canny_accel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3bkb_MulnS_0'
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_rows_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_cols_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmcud_U(start_for_hlsStrmcud)' using Shift Registers.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3dEe_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3eOg_MulnS_2'
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_rows_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_cols_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstPtr_V_offset_c_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmfYi_U(start_for_hlsStrmfYi)' using Shift Registers.
Command         ap_source done; 0.117 sec.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgIng8j_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgOuhbi_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_rows_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_cols_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'low_threshold_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_inp_V_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c13_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c14_U(fifo_w32_d2_A_x_x)' using Shift Registers.
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Command         ap_source done; 0.325 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=Canny_accel xml_exists=1
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=33 #gSsdmPorts=0
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_export -xo 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute         sc_get_clocks Canny_accel 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 240.457 ; gain = 154.727
INFO: [SYSC 207-301] Generating SystemC RTL for Canny_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for Canny_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for Canny_accel.
Command       autosyn done; 5.504 sec.
Execute       get_part 
Execute       get_config_export -sdx_tcl 
Command     csynth_design done; 13.329 sec.
Execute     config_export -description Canny Accelerator IP -vendor user.org -library user -version 1.0 -display_name Canny_accel -ipname Canny_accel -format ip_catalog -rtl verilog 
Execute     export_design -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog -vendor user.org -library user -version 1.0 -ipname Canny_accel -description {Canny Accelerator IP} -display_name Canny_accel
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=0 #modelList=33 #gSsdmPorts=0
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute       sc_get_clocks Canny_accel 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=Canny_accel
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=Canny_accel
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/impl/ip/pack.bat
ERROR: [IMPL 213-28] Failed to generate IP.
Command     export_design done; error code: 2; 6.942 sec.
Command   ap_source done; error code: 1; 20.698 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1 opened at Mon Dec 29 23:57:57 +0800 2025
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xc7z020clg400-1 
Execute         add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute           get_default_platform 
Execute           license_isbetapart xc7z020 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute             config_chip_info -quiet -speed medium 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.108 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute         get_default_platform 
Command       set_part done; 0.153 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       config_export -format=ip_catalog 
Execute       config_export -rtl=verilog 
Execute       config_export -description Canny Accelerator IP 
Execute       config_export -display_name=Canny_accel 
Execute       config_export -ipname=Canny_accel 
Execute       config_export -library=user 
Execute       config_export -vendor=user.org 
Execute       config_export -version=1.0 
Command     open_solution done; 0.299 sec.
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed medium 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.116 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.161 sec.
Execute     create_clock -period 5 -name default 
Execute     config_export -format ip_catalog -rtl verilog -version 1.0 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       config_compile -blackbox  
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling ./xf_canny_accel.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted ./xf_canny_accel.cpp 
Execute         get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "./xf_canny_accel.cpp"   -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E ./xf_canny_accel.cpp -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp
Command         clang done; 0.853 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.341 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp"  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc
Command         clang done; 0.937 sec.
INFO-FLOW: Done: GCC PP time: 2.1 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x -directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.325 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x -directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.363 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_canny_accel.pp.0.cpp.diag.yml D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_canny_accel.pp.0.cpp.out.log 2> D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_canny_accel.pp.0.cpp.err.log 
Command         ap_eval done; 0.378 sec.
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:639:2
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:714:2
Execute         send_msg_by_id WARNING @200-471@%s%s 2 ./xf_canny_accel.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ./xf_canny_accel.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/tidy-3.1.xf_canny_accel.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/tidy-3.1.xf_canny_accel.pp.0.cpp.out.log 2> D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/tidy-3.1.xf_canny_accel.pp.0.cpp.err.log 
Command           ap_eval done; 0.445 sec.
Execute           ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-legacy-rewriter.xf_canny_accel.pp.0.cpp.out.log 2> D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-legacy-rewriter.xf_canny_accel.pp.0.cpp.err.log 
Command           ap_eval done; 0.469 sec.
Command         tidy_31 done; 0.926 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.1.cpp std=c++0x 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.802 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.2.cpp"  -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.bc" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.2.cpp -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.bc
Command         clang done; 0.814 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.g.bc -hls-opt -except-internalize Canny_accel -LD:/Vivado/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.582 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.664 ; gain = 19.762
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.664 ; gain = 19.762
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.pp.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Vivado/Vivado/2018.3/win64/lib -lfloatconversion -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.25 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Canny_accel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.0.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:676) in function 'void xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, hls::stream<ap_uint<FORWARD_REFERENCE> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:624) in function 'void xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'xf::Mat<0, 720, 1280, 1>::init' into 'xf::Mat<0, 720, 1280, 1>::Mat.1' (./include\common/xf_structs.h:553).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 110.336 ; gain = 24.434
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.1.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ./include\common/xf_utility.h:688: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 114.535 ; gain = 28.633
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.1.bc to D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:665) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:605) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:672) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:684) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:687) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:612) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:615) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:621) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:669) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:609) in dimension 1 completely.
WARNING: [XFORM 203-713] All the elements of global array 'dstMat.data.V' should be updated in process function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgInput.data.V' should be updated in process function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgOutput.data.V' should be updated in process function 'binary_threshold', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54'
	 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::xfMat2Array<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'
	 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'Canny_accel', detected/extracted 4 process function(s): 
	 'Block_Mat.exit45_proc49'
	 'xf::Array2xfMat<8, 0, 720, 1280, 1>'
	 'binary_threshold'
	 'xf::xfMat2Array<8, 0, 720, 1280, 1>'.
Command           transform done; 0.303 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.246 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 139.273 ; gain = 53.371
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.2.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./xf_canny_accel.cpp:85:16) in function 'binary_threshold'.
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'xfMat2hlsStrm' (./include\common/xf_utility.h:660:33)
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2Array<8, 0, 720, 1280, 1>' to 'xfMat2Array' (./include\common/xf_utility.h:711:2)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'hlsStrm2xfMat' (./include\common/xf_utility.h:599:33)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>' to 'hlsStrm2Array' (./include\common/xf_utility.h:698:30)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2xfMat<8, 0, 720, 1280, 1>' to 'Array2xfMat' (./include\common/xf_utility.h:636:2)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54' to 'Array2hlsStrm54' (./include\common/xf_utility.h:584:30)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_proc49' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'dstPtr.V' (./include\common/xf_utility.h:706:14). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'srcPtr.V' (./include\common/xf_utility.h:592:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_pro12' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
Command           transform done; 0.777 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 212.824 ; gain = 126.922
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.788 sec.
Command       elaborate done; 8.38 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Canny_accel' ...
Execute         ap_set_top_model Canny_accel 
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit45_pro' to 'Block_Mat_exit45_pro'.
Execute         get_model_list Canny_accel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model Canny_accel 
Execute         preproc_iomode -model xfMat2Array 
Execute         preproc_iomode -model hlsStrm2Array 
Execute         preproc_iomode -model xfMat2hlsStrm9 
Execute         preproc_iomode -model binary_threshold 
Execute         preproc_iomode -model Array2xfMat 
Execute         preproc_iomode -model hlsStrm2xfMat 
Execute         preproc_iomode -model Array2hlsStrm54 
Execute         preproc_iomode -model Block_Mat.exit45_pro 
Execute         get_model_list Canny_accel -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: Configuring Module : Block_Mat.exit45_pro ...
Execute         set_default_model Block_Mat.exit45_pro 
Execute         apply_spec_resource_limit Block_Mat.exit45_pro 
INFO-FLOW: Configuring Module : Array2hlsStrm54 ...
Execute         set_default_model Array2hlsStrm54 
Execute         apply_spec_resource_limit Array2hlsStrm54 
INFO-FLOW: Configuring Module : hlsStrm2xfMat ...
Execute         set_default_model hlsStrm2xfMat 
Execute         apply_spec_resource_limit hlsStrm2xfMat 
INFO-FLOW: Configuring Module : Array2xfMat ...
Execute         set_default_model Array2xfMat 
Execute         apply_spec_resource_limit Array2xfMat 
INFO-FLOW: Configuring Module : binary_threshold ...
Execute         set_default_model binary_threshold 
Execute         apply_spec_resource_limit binary_threshold 
INFO-FLOW: Configuring Module : xfMat2hlsStrm9 ...
Execute         set_default_model xfMat2hlsStrm9 
Execute         apply_spec_resource_limit xfMat2hlsStrm9 
INFO-FLOW: Configuring Module : hlsStrm2Array ...
Execute         set_default_model hlsStrm2Array 
Execute         apply_spec_resource_limit hlsStrm2Array 
INFO-FLOW: Configuring Module : xfMat2Array ...
Execute         set_default_model xfMat2Array 
Execute         apply_spec_resource_limit xfMat2Array 
INFO-FLOW: Configuring Module : Canny_accel ...
Execute         set_default_model Canny_accel 
Execute         apply_spec_resource_limit Canny_accel 
INFO-FLOW: Model list for preprocess: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: Preprocessing Module: Block_Mat.exit45_pro ...
Execute         set_default_model Block_Mat.exit45_pro 
Execute         cdfg_preprocess -model Block_Mat.exit45_pro 
Execute         rtl_gen_preprocess Block_Mat.exit45_pro 
INFO-FLOW: Preprocessing Module: Array2hlsStrm54 ...
Execute         set_default_model Array2hlsStrm54 
Execute         cdfg_preprocess -model Array2hlsStrm54 
Execute         rtl_gen_preprocess Array2hlsStrm54 
INFO-FLOW: Preprocessing Module: hlsStrm2xfMat ...
Execute         set_default_model hlsStrm2xfMat 
Execute         cdfg_preprocess -model hlsStrm2xfMat 
Execute         rtl_gen_preprocess hlsStrm2xfMat 
INFO-FLOW: Preprocessing Module: Array2xfMat ...
Execute         set_default_model Array2xfMat 
Execute         cdfg_preprocess -model Array2xfMat 
Execute         rtl_gen_preprocess Array2xfMat 
INFO-FLOW: Preprocessing Module: binary_threshold ...
Execute         set_default_model binary_threshold 
Execute         cdfg_preprocess -model binary_threshold 
Execute         rtl_gen_preprocess binary_threshold 
INFO-FLOW: Preprocessing Module: xfMat2hlsStrm9 ...
Execute         set_default_model xfMat2hlsStrm9 
Execute         cdfg_preprocess -model xfMat2hlsStrm9 
Execute         rtl_gen_preprocess xfMat2hlsStrm9 
INFO-FLOW: Preprocessing Module: hlsStrm2Array ...
Execute         set_default_model hlsStrm2Array 
Execute         cdfg_preprocess -model hlsStrm2Array 
Execute         rtl_gen_preprocess hlsStrm2Array 
INFO-FLOW: Preprocessing Module: xfMat2Array ...
Execute         set_default_model xfMat2Array 
Execute         cdfg_preprocess -model xfMat2Array 
Execute         rtl_gen_preprocess xfMat2Array 
INFO-FLOW: Preprocessing Module: Canny_accel ...
Execute         set_default_model Canny_accel 
Execute         cdfg_preprocess -model Canny_accel 
Execute         rtl_gen_preprocess Canny_accel 
INFO-FLOW: Model list for synthesis: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_Mat.exit45_pro 
Execute         schedule -model Block_Mat.exit45_pro 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.126 sec.
INFO: [HLS 200-111]  Elapsed time: 9.838 seconds; current allocated memory: 170.885 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.sched.adb -f 
INFO-FLOW: Finish scheduling Block_Mat.exit45_pro.
Execute         set_default_model Block_Mat.exit45_pro 
Execute         bind -model Block_Mat.exit45_pro 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Block_Mat.exit45_pro
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.021 seconds; current allocated memory: 171.078 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.bind.adb -f 
INFO-FLOW: Finish binding Block_Mat.exit45_pro.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Array2hlsStrm54 
Execute         schedule -model Array2hlsStrm54 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.165 sec.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 171.389 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.sched.adb -f 
INFO-FLOW: Finish scheduling Array2hlsStrm54.
Execute         set_default_model Array2hlsStrm54 
Execute         bind -model Array2hlsStrm54 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Array2hlsStrm54
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 171.858 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.bind.adb -f 
INFO-FLOW: Finish binding Array2hlsStrm54.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model hlsStrm2xfMat 
Execute         schedule -model hlsStrm2xfMat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 172.066 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.sched.adb -f 
INFO-FLOW: Finish scheduling hlsStrm2xfMat.
Execute         set_default_model hlsStrm2xfMat 
Execute         bind -model hlsStrm2xfMat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=hlsStrm2xfMat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 172.221 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.bind.adb -f 
INFO-FLOW: Finish binding hlsStrm2xfMat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Array2xfMat 
Execute         schedule -model Array2xfMat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.036 seconds; current allocated memory: 172.269 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.sched.adb -f 
INFO-FLOW: Finish scheduling Array2xfMat.
Execute         set_default_model Array2xfMat 
Execute         bind -model Array2xfMat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Array2xfMat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.034 seconds; current allocated memory: 172.476 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.bind.adb -f 
INFO-FLOW: Finish binding Array2xfMat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model binary_threshold 
Execute         schedule -model binary_threshold 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 172.643 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.sched.adb -f 
INFO-FLOW: Finish scheduling binary_threshold.
Execute         set_default_model binary_threshold 
Execute         bind -model binary_threshold 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=binary_threshold
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 172.843 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.bind.adb -f 
INFO-FLOW: Finish binding binary_threshold.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xfMat2hlsStrm9 
Execute         schedule -model xfMat2hlsStrm9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.148 sec.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 173.052 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2hlsStrm9.
Execute         set_default_model xfMat2hlsStrm9 
Execute         bind -model xfMat2hlsStrm9 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=xfMat2hlsStrm9
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 173.475 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.bind.adb -f 
INFO-FLOW: Finish binding xfMat2hlsStrm9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model hlsStrm2Array 
Execute         schedule -model hlsStrm2Array 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 173.631 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.sched.adb -f 
INFO-FLOW: Finish scheduling hlsStrm2Array.
Execute         set_default_model hlsStrm2Array 
Execute         bind -model hlsStrm2Array 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=hlsStrm2Array
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 173.851 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.bind.adb -f 
INFO-FLOW: Finish binding hlsStrm2Array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xfMat2Array 
Execute         schedule -model xfMat2Array 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 173.897 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2Array.
Execute         set_default_model xfMat2Array 
Execute         bind -model xfMat2Array 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=xfMat2Array
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.033 seconds; current allocated memory: 174.059 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.bind.adb -f 
INFO-FLOW: Finish binding xfMat2Array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Canny_accel 
Execute         schedule -model Canny_accel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 174.191 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.sched.adb -f 
INFO-FLOW: Finish scheduling Canny_accel.
Execute         set_default_model Canny_accel 
Execute         bind -model Canny_accel 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Canny_accel
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 174.523 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.bind.adb -f 
INFO-FLOW: Finish binding Canny_accel.
Execute         get_model_list Canny_accel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Block_Mat.exit45_pro 
Execute         rtl_gen_preprocess Array2hlsStrm54 
Execute         rtl_gen_preprocess hlsStrm2xfMat 
Execute         rtl_gen_preprocess Array2xfMat 
Execute         rtl_gen_preprocess binary_threshold 
Execute         rtl_gen_preprocess xfMat2hlsStrm9 
Execute         rtl_gen_preprocess hlsStrm2Array 
Execute         rtl_gen_preprocess xfMat2Array 
Execute         rtl_gen_preprocess Canny_accel 
INFO-FLOW: Model list for RTL generation: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Block_Mat.exit45_pro -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit45_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 174.699 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_Mat.exit45_pro -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Block_Mat_exit45_pro -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Block_Mat.exit45_pro -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Block_Mat_exit45_pro 
Execute         gen_rtl Block_Mat.exit45_pro -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Block_Mat_exit45_pro 
Execute         gen_tb_info Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Block_Mat_exit45_pro_csynth.rpt -f 
Execute         report -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Block_Mat_exit45_pro_csynth.xml -f -x 
Execute         report -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.verbose.rpt -verbose -f 
Execute         db_write -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Array2hlsStrm54 -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32s_32s_32_5_1' to 'Canny_accel_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2hlsStrm54'.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 175.373 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Array2hlsStrm54 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Array2hlsStrm54 -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Array2hlsStrm54 -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Array2hlsStrm54 
Execute         gen_rtl Array2hlsStrm54 -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Array2hlsStrm54 
Execute         gen_tb_info Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54 -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2hlsStrm54_csynth.rpt -f 
Execute         report -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2hlsStrm54_csynth.xml -f -x 
Execute         report -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.verbose.rpt -verbose -f 
Execute         db_write -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model hlsStrm2xfMat -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 175.787 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl hlsStrm2xfMat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/hlsStrm2xfMat -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl hlsStrm2xfMat -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/hlsStrm2xfMat 
Execute         gen_rtl hlsStrm2xfMat -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/hlsStrm2xfMat 
Execute         gen_tb_info hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2xfMat_csynth.rpt -f 
Execute         report -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2xfMat_csynth.xml -f -x 
Execute         report -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.verbose.rpt -verbose -f 
Execute         db_write -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Array2xfMat -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2xfMat_U0' to 'start_for_hlsStrmcud' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 176.449 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Array2xfMat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Array2xfMat -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Array2xfMat -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Array2xfMat 
Execute         gen_rtl Array2xfMat -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Array2xfMat 
Execute         gen_tb_info Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2xfMat_csynth.rpt -f 
Execute         report -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2xfMat_csynth.xml -f -x 
Execute         report -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.verbose.rpt -verbose -f 
Execute         db_write -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model binary_threshold -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32ns_32ns_64_5_1' to 'Canny_accel_mul_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32s_31ns_32_5_1' to 'Canny_accel_mul_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'binary_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 177.006 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl binary_threshold -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/binary_threshold -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl binary_threshold -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/binary_threshold 
Execute         gen_rtl binary_threshold -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/binary_threshold 
Execute         gen_tb_info binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/binary_threshold_csynth.rpt -f 
Execute         report -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/binary_threshold_csynth.xml -f -x 
Execute         report -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.verbose.rpt -verbose -f 
Execute         db_write -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model xfMat2hlsStrm9 -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2hlsStrm9'.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 177.511 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xfMat2hlsStrm9 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/xfMat2hlsStrm9 -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl xfMat2hlsStrm9 -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/xfMat2hlsStrm9 
Execute         gen_rtl xfMat2hlsStrm9 -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/xfMat2hlsStrm9 
Execute         gen_tb_info xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9 -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2hlsStrm9_csynth.rpt -f 
Execute         report -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2hlsStrm9_csynth.xml -f -x 
Execute         report -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.verbose.rpt -verbose -f 
Execute         db_write -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model hlsStrm2Array -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 178.068 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl hlsStrm2Array -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/hlsStrm2Array -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl hlsStrm2Array -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/hlsStrm2Array 
Execute         gen_rtl hlsStrm2Array -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/hlsStrm2Array 
Execute         gen_tb_info hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2Array_csynth.rpt -f 
Execute         report -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2Array_csynth.xml -f -x 
Execute         report -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.verbose.rpt -verbose -f 
Execute         db_write -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model xfMat2Array -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2Array_U0' to 'start_for_hlsStrmfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 178.749 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xfMat2Array -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/xfMat2Array -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl xfMat2Array -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/xfMat2Array 
Execute         gen_rtl xfMat2Array -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/xfMat2Array 
Execute         gen_tb_info xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2Array_csynth.rpt -f 
Execute         report -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2Array_csynth.xml -f -x 
Execute         report -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.verbose.rpt -verbose -f 
Execute         db_write -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Canny_accel -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_inp_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_out_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/low_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/high_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Canny_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'img_inp_V', 'img_out_V', 'rows', 'cols', 'low_threshold' and 'high_threshold' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgInput_data_V' to 'Canny_accel_imgIng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgOutput_data_V' to 'Canny_accel_imgOuhbi' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Canny_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 180.395 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Canny_accel -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Canny_accel -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Canny_accel -istop -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Canny_accel 
Execute         gen_rtl Canny_accel -istop -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Canny_accel 
Execute         export_constraint_db -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl -f -tool general 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.design.xml -verbose -f -dv 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.sdaccel.xml -verbose -f -sdaccel 
Execute         gen_tb_info Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Canny_accel_csynth.rpt -f 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Canny_accel_csynth.xml -f -x 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.verbose.rpt -verbose -f 
Execute         db_write -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.adb -f 
Execute         sc_get_clocks Canny_accel 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain Canny_accel 
INFO-FLOW: Model list for RTL component generation: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: Handling components in module [Block_Mat_exit45_pro] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
INFO-FLOW: Handling components in module [Array2hlsStrm54] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
INFO-FLOW: Found component Canny_accel_mul_3bkb.
INFO-FLOW: Append model Canny_accel_mul_3bkb
INFO-FLOW: Handling components in module [hlsStrm2xfMat] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
INFO-FLOW: Handling components in module [Array2xfMat] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component start_for_hlsStrmcud.
INFO-FLOW: Append model start_for_hlsStrmcud
INFO-FLOW: Handling components in module [binary_threshold] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
INFO-FLOW: Found component Canny_accel_mul_3dEe.
INFO-FLOW: Append model Canny_accel_mul_3dEe
INFO-FLOW: Found component Canny_accel_mul_3eOg.
INFO-FLOW: Append model Canny_accel_mul_3eOg
INFO-FLOW: Handling components in module [xfMat2hlsStrm9] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
INFO-FLOW: Handling components in module [hlsStrm2Array] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
INFO-FLOW: Handling components in module [xfMat2Array] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
INFO-FLOW: Found component fifo_w8_d2_A_x.
INFO-FLOW: Append model fifo_w8_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component start_for_hlsStrmfYi.
INFO-FLOW: Append model start_for_hlsStrmfYi
INFO-FLOW: Handling components in module [Canny_accel] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component Canny_accel_control_s_axi.
INFO-FLOW: Append model Canny_accel_control_s_axi
INFO-FLOW: Found component Canny_accel_gmem0_m_axi.
INFO-FLOW: Append model Canny_accel_gmem0_m_axi
INFO-FLOW: Found component Canny_accel_gmem1_m_axi.
INFO-FLOW: Append model Canny_accel_gmem1_m_axi
INFO-FLOW: Append model Block_Mat_exit45_pro
INFO-FLOW: Append model Array2hlsStrm54
INFO-FLOW: Append model hlsStrm2xfMat
INFO-FLOW: Append model Array2xfMat
INFO-FLOW: Append model binary_threshold
INFO-FLOW: Append model xfMat2hlsStrm9
INFO-FLOW: Append model hlsStrm2Array
INFO-FLOW: Append model xfMat2Array
INFO-FLOW: Append model Canny_accel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Canny_accel_mul_3bkb fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A start_for_hlsStrmcud Canny_accel_mul_3dEe Canny_accel_mul_3eOg fifo_w8_d2_A_x fifo_w32_d2_A_x fifo_w32_d2_A_x fifo_w32_d2_A_x start_for_hlsStrmfYi fifo_w32_d2_A_x_x fifo_w32_d2_A_x_x fifo_w32_d4_A fifo_w32_d4_A fifo_w32_d3_A fifo_w32_d2_A_x_x fifo_w32_d4_A fifo_w32_d2_A_x_x fifo_w32_d2_A_x_x Canny_accel_control_s_axi Canny_accel_gmem0_m_axi Canny_accel_gmem1_m_axi Block_Mat_exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: To file: write model Canny_accel_mul_3bkb
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model start_for_hlsStrmcud
INFO-FLOW: To file: write model Canny_accel_mul_3dEe
INFO-FLOW: To file: write model Canny_accel_mul_3eOg
INFO-FLOW: To file: write model fifo_w8_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model start_for_hlsStrmfYi
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model Canny_accel_control_s_axi
INFO-FLOW: To file: write model Canny_accel_gmem0_m_axi
INFO-FLOW: To file: write model Canny_accel_gmem1_m_axi
INFO-FLOW: To file: write model Block_Mat_exit45_pro
INFO-FLOW: To file: write model Array2hlsStrm54
INFO-FLOW: To file: write model hlsStrm2xfMat
INFO-FLOW: To file: write model Array2xfMat
INFO-FLOW: To file: write model binary_threshold
INFO-FLOW: To file: write model xfMat2hlsStrm9
INFO-FLOW: To file: write model hlsStrm2Array
INFO-FLOW: To file: write model xfMat2Array
INFO-FLOW: To file: write model Canny_accel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3bkb_MulnS_0'
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_rows_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_cols_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmcud_U(start_for_hlsStrmcud)' using Shift Registers.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3dEe_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3eOg_MulnS_2'
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_rows_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_cols_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstPtr_V_offset_c_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmfYi_U(start_for_hlsStrmfYi)' using Shift Registers.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgIng8j_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgOuhbi_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_rows_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_cols_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'low_threshold_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_inp_V_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c13_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c14_U(fifo_w32_d2_A_x_x)' using Shift Registers.
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Command         ap_source done; 0.325 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=Canny_accel xml_exists=1
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=33 #gSsdmPorts=0
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_export -xo 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute         sc_get_clocks Canny_accel 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 240.070 ; gain = 154.168
INFO: [SYSC 207-301] Generating SystemC RTL for Canny_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for Canny_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for Canny_accel.
Command       autosyn done; 5.465 sec.
Execute       get_part 
Execute       get_config_export -sdx_tcl 
Command     csynth_design done; 13.871 sec.
Execute     export_design -rtl verilog -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog -vendor user.org -library user -version 1.0 -ipname Canny_accel -description {Canny Accelerator IP} -display_name Canny_accel
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=0 #modelList=33 #gSsdmPorts=0
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute       sc_get_clocks Canny_accel 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=Canny_accel
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=Canny_accel
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/impl/ip/pack.bat
ERROR: [IMPL 213-28] Failed to generate IP.
Command     export_design done; error code: 2; 6.877 sec.
Command   ap_source done; error code: 1; 21.223 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1 opened at Mon Dec 29 23:59:23 +0800 2025
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xc7z020clg400-1 
Execute         add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute           get_default_platform 
Execute           license_isbetapart xc7z020 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute             config_chip_info -quiet -speed medium 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.101 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.128 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute         get_default_platform 
Command       set_part done; 0.167 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       config_export -format=ip_catalog 
Execute       config_export -rtl=verilog 
Execute       config_export -description Canny Accelerator IP 
Execute       config_export -display_name=Canny_accel 
Execute       config_export -ipname=Canny_accel 
Execute       config_export -library=user 
Execute       config_export -vendor=user.org 
Execute       config_export -version=1.0 
Command     open_solution done; 0.3 sec.
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed medium 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.101 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.141 sec.
Execute     create_clock -period 10 -name default 
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_export -format ip_catalog -rtl verilog -version 1.0 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       config_compile -blackbox  
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling ./xf_canny_accel.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted ./xf_canny_accel.cpp 
Execute         get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "./xf_canny_accel.cpp"   -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E ./xf_canny_accel.cpp -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp
Command         clang done; 0.786 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.315 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp"  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc
Command         clang done; 0.807 sec.
INFO-FLOW: Done: GCC PP time: 1.9 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x -directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.267 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x -directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.261 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_canny_accel.pp.0.cpp.diag.yml D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_canny_accel.pp.0.cpp.out.log 2> D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_canny_accel.pp.0.cpp.err.log 
Command         ap_eval done; 0.281 sec.
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:639:2
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:714:2
Execute         send_msg_by_id WARNING @200-471@%s%s 2 ./xf_canny_accel.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ./xf_canny_accel.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/tidy-3.1.xf_canny_accel.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/tidy-3.1.xf_canny_accel.pp.0.cpp.out.log 2> D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/tidy-3.1.xf_canny_accel.pp.0.cpp.err.log 
Command           ap_eval done; 0.334 sec.
Execute           ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-legacy-rewriter.xf_canny_accel.pp.0.cpp.out.log 2> D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-legacy-rewriter.xf_canny_accel.pp.0.cpp.err.log 
Command           ap_eval done; 0.464 sec.
Command         tidy_31 done; 0.81 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.1.cpp std=c++0x 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.823 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.2.cpp"  -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.bc" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.2.cpp -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.bc
Command         clang done; 0.834 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.g.bc -hls-opt -except-internalize Canny_accel -LD:/Vivado/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.543 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 106.129 ; gain = 23.734
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 106.129 ; gain = 23.734
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.pp.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Vivado/Vivado/2018.3/win64/lib -lfloatconversion -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.256 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Canny_accel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.0.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:676) in function 'void xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, hls::stream<ap_uint<FORWARD_REFERENCE> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:624) in function 'void xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'xf::Mat<0, 720, 1280, 1>::init' into 'xf::Mat<0, 720, 1280, 1>::Mat.1' (./include\common/xf_structs.h:553).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 110.316 ; gain = 27.922
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.1.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ./include\common/xf_utility.h:688: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 114.660 ; gain = 32.266
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.1.bc to D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:665) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:605) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:672) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:684) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:687) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:612) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:615) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:621) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:669) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:609) in dimension 1 completely.
WARNING: [XFORM 203-713] All the elements of global array 'dstMat.data.V' should be updated in process function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgInput.data.V' should be updated in process function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgOutput.data.V' should be updated in process function 'binary_threshold', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54'
	 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::xfMat2Array<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'
	 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'Canny_accel', detected/extracted 4 process function(s): 
	 'Block_Mat.exit45_proc49'
	 'xf::Array2xfMat<8, 0, 720, 1280, 1>'
	 'binary_threshold'
	 'xf::xfMat2Array<8, 0, 720, 1280, 1>'.
Command           transform done; 0.325 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.252 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 139.879 ; gain = 57.484
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.2.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./xf_canny_accel.cpp:85:16) in function 'binary_threshold'.
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'xfMat2hlsStrm' (./include\common/xf_utility.h:660:33)
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2Array<8, 0, 720, 1280, 1>' to 'xfMat2Array' (./include\common/xf_utility.h:711:2)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'hlsStrm2xfMat' (./include\common/xf_utility.h:599:33)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>' to 'hlsStrm2Array' (./include\common/xf_utility.h:698:30)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2xfMat<8, 0, 720, 1280, 1>' to 'Array2xfMat' (./include\common/xf_utility.h:636:2)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54' to 'Array2hlsStrm54' (./include\common/xf_utility.h:584:30)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_proc49' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'dstPtr.V' (./include\common/xf_utility.h:706:14). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'srcPtr.V' (./include\common/xf_utility.h:592:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_pro12' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
Command           transform done; 0.807 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 212.891 ; gain = 130.496
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.84 sec.
Command       elaborate done; 7.824 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Canny_accel' ...
Execute         ap_set_top_model Canny_accel 
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit45_pro' to 'Block_Mat_exit45_pro'.
Execute         get_model_list Canny_accel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model Canny_accel 
Execute         preproc_iomode -model xfMat2Array 
Execute         preproc_iomode -model hlsStrm2Array 
Execute         preproc_iomode -model xfMat2hlsStrm9 
Execute         preproc_iomode -model binary_threshold 
Execute         preproc_iomode -model Array2xfMat 
Execute         preproc_iomode -model hlsStrm2xfMat 
Execute         preproc_iomode -model Array2hlsStrm54 
Execute         preproc_iomode -model Block_Mat.exit45_pro 
Execute         get_model_list Canny_accel -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: Configuring Module : Block_Mat.exit45_pro ...
Execute         set_default_model Block_Mat.exit45_pro 
Execute         apply_spec_resource_limit Block_Mat.exit45_pro 
INFO-FLOW: Configuring Module : Array2hlsStrm54 ...
Execute         set_default_model Array2hlsStrm54 
Execute         apply_spec_resource_limit Array2hlsStrm54 
INFO-FLOW: Configuring Module : hlsStrm2xfMat ...
Execute         set_default_model hlsStrm2xfMat 
Execute         apply_spec_resource_limit hlsStrm2xfMat 
INFO-FLOW: Configuring Module : Array2xfMat ...
Execute         set_default_model Array2xfMat 
Execute         apply_spec_resource_limit Array2xfMat 
INFO-FLOW: Configuring Module : binary_threshold ...
Execute         set_default_model binary_threshold 
Execute         apply_spec_resource_limit binary_threshold 
INFO-FLOW: Configuring Module : xfMat2hlsStrm9 ...
Execute         set_default_model xfMat2hlsStrm9 
Execute         apply_spec_resource_limit xfMat2hlsStrm9 
INFO-FLOW: Configuring Module : hlsStrm2Array ...
Execute         set_default_model hlsStrm2Array 
Execute         apply_spec_resource_limit hlsStrm2Array 
INFO-FLOW: Configuring Module : xfMat2Array ...
Execute         set_default_model xfMat2Array 
Execute         apply_spec_resource_limit xfMat2Array 
INFO-FLOW: Configuring Module : Canny_accel ...
Execute         set_default_model Canny_accel 
Execute         apply_spec_resource_limit Canny_accel 
INFO-FLOW: Model list for preprocess: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: Preprocessing Module: Block_Mat.exit45_pro ...
Execute         set_default_model Block_Mat.exit45_pro 
Execute         cdfg_preprocess -model Block_Mat.exit45_pro 
Execute         rtl_gen_preprocess Block_Mat.exit45_pro 
INFO-FLOW: Preprocessing Module: Array2hlsStrm54 ...
Execute         set_default_model Array2hlsStrm54 
Execute         cdfg_preprocess -model Array2hlsStrm54 
Execute         rtl_gen_preprocess Array2hlsStrm54 
INFO-FLOW: Preprocessing Module: hlsStrm2xfMat ...
Execute         set_default_model hlsStrm2xfMat 
Execute         cdfg_preprocess -model hlsStrm2xfMat 
Execute         rtl_gen_preprocess hlsStrm2xfMat 
INFO-FLOW: Preprocessing Module: Array2xfMat ...
Execute         set_default_model Array2xfMat 
Execute         cdfg_preprocess -model Array2xfMat 
Execute         rtl_gen_preprocess Array2xfMat 
INFO-FLOW: Preprocessing Module: binary_threshold ...
Execute         set_default_model binary_threshold 
Execute         cdfg_preprocess -model binary_threshold 
Execute         rtl_gen_preprocess binary_threshold 
INFO-FLOW: Preprocessing Module: xfMat2hlsStrm9 ...
Execute         set_default_model xfMat2hlsStrm9 
Execute         cdfg_preprocess -model xfMat2hlsStrm9 
Execute         rtl_gen_preprocess xfMat2hlsStrm9 
INFO-FLOW: Preprocessing Module: hlsStrm2Array ...
Execute         set_default_model hlsStrm2Array 
Execute         cdfg_preprocess -model hlsStrm2Array 
Execute         rtl_gen_preprocess hlsStrm2Array 
INFO-FLOW: Preprocessing Module: xfMat2Array ...
Execute         set_default_model xfMat2Array 
Execute         cdfg_preprocess -model xfMat2Array 
Execute         rtl_gen_preprocess xfMat2Array 
INFO-FLOW: Preprocessing Module: Canny_accel ...
Execute         set_default_model Canny_accel 
Execute         cdfg_preprocess -model Canny_accel 
Execute         rtl_gen_preprocess Canny_accel 
INFO-FLOW: Model list for synthesis: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_Mat.exit45_pro 
Execute         schedule -model Block_Mat.exit45_pro 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.121 sec.
INFO: [HLS 200-111]  Elapsed time: 9.245 seconds; current allocated memory: 170.855 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.sched.adb -f 
INFO-FLOW: Finish scheduling Block_Mat.exit45_pro.
Execute         set_default_model Block_Mat.exit45_pro 
Execute         bind -model Block_Mat.exit45_pro 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Block_Mat.exit45_pro
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.021 seconds; current allocated memory: 171.048 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.bind.adb -f 
INFO-FLOW: Finish binding Block_Mat.exit45_pro.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Array2hlsStrm54 
Execute         schedule -model Array2hlsStrm54 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.163 sec.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 171.299 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.sched.adb -f 
INFO-FLOW: Finish scheduling Array2hlsStrm54.
Execute         set_default_model Array2hlsStrm54 
Execute         bind -model Array2hlsStrm54 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Array2hlsStrm54
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 171.754 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.bind.adb -f 
INFO-FLOW: Finish binding Array2hlsStrm54.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model hlsStrm2xfMat 
Execute         schedule -model hlsStrm2xfMat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 171.922 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.sched.adb -f 
INFO-FLOW: Finish scheduling hlsStrm2xfMat.
Execute         set_default_model hlsStrm2xfMat 
Execute         bind -model hlsStrm2xfMat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=hlsStrm2xfMat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 172.062 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.bind.adb -f 
INFO-FLOW: Finish binding hlsStrm2xfMat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Array2xfMat 
Execute         schedule -model Array2xfMat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 172.110 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.sched.adb -f 
INFO-FLOW: Finish scheduling Array2xfMat.
Execute         set_default_model Array2xfMat 
Execute         bind -model Array2xfMat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Array2xfMat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.032 seconds; current allocated memory: 172.281 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.bind.adb -f 
INFO-FLOW: Finish binding Array2xfMat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model binary_threshold 
Execute         schedule -model binary_threshold 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 172.430 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.sched.adb -f 
INFO-FLOW: Finish scheduling binary_threshold.
Execute         set_default_model binary_threshold 
Execute         bind -model binary_threshold 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=binary_threshold
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.037 seconds; current allocated memory: 172.595 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.bind.adb -f 
INFO-FLOW: Finish binding binary_threshold.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xfMat2hlsStrm9 
Execute         schedule -model xfMat2hlsStrm9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.139 sec.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 172.727 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2hlsStrm9.
Execute         set_default_model xfMat2hlsStrm9 
Execute         bind -model xfMat2hlsStrm9 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=xfMat2hlsStrm9
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.039 seconds; current allocated memory: 173.135 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.bind.adb -f 
INFO-FLOW: Finish binding xfMat2hlsStrm9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model hlsStrm2Array 
Execute         schedule -model hlsStrm2Array 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 173.247 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.sched.adb -f 
INFO-FLOW: Finish scheduling hlsStrm2Array.
Execute         set_default_model hlsStrm2Array 
Execute         bind -model hlsStrm2Array 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=hlsStrm2Array
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.039 seconds; current allocated memory: 173.450 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.bind.adb -f 
INFO-FLOW: Finish binding hlsStrm2Array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xfMat2Array 
Execute         schedule -model xfMat2Array 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 173.496 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2Array.
Execute         set_default_model xfMat2Array 
Execute         bind -model xfMat2Array 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=xfMat2Array
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.036 seconds; current allocated memory: 173.695 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.bind.adb -f 
INFO-FLOW: Finish binding xfMat2Array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Canny_accel 
Execute         schedule -model Canny_accel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 173.790 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.sched.adb -f 
INFO-FLOW: Finish scheduling Canny_accel.
Execute         set_default_model Canny_accel 
Execute         bind -model Canny_accel 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Canny_accel
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 174.107 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.bind.adb -f 
INFO-FLOW: Finish binding Canny_accel.
Execute         get_model_list Canny_accel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Block_Mat.exit45_pro 
Execute         rtl_gen_preprocess Array2hlsStrm54 
Execute         rtl_gen_preprocess hlsStrm2xfMat 
Execute         rtl_gen_preprocess Array2xfMat 
Execute         rtl_gen_preprocess binary_threshold 
Execute         rtl_gen_preprocess xfMat2hlsStrm9 
Execute         rtl_gen_preprocess hlsStrm2Array 
Execute         rtl_gen_preprocess xfMat2Array 
Execute         rtl_gen_preprocess Canny_accel 
INFO-FLOW: Model list for RTL generation: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Block_Mat.exit45_pro -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit45_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 174.298 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_Mat.exit45_pro -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Block_Mat_exit45_pro -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Block_Mat.exit45_pro -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Block_Mat_exit45_pro 
Execute         gen_rtl Block_Mat.exit45_pro -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Block_Mat_exit45_pro 
Execute         gen_tb_info Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Block_Mat_exit45_pro_csynth.rpt -f 
Execute         report -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Block_Mat_exit45_pro_csynth.xml -f -x 
Execute         report -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.verbose.rpt -verbose -f 
Execute         db_write -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Array2hlsStrm54 -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2hlsStrm54'.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 174.905 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Array2hlsStrm54 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Array2hlsStrm54 -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Array2hlsStrm54 -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Array2hlsStrm54 
Execute         gen_rtl Array2hlsStrm54 -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Array2hlsStrm54 
Execute         gen_tb_info Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54 -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2hlsStrm54_csynth.rpt -f 
Execute         report -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2hlsStrm54_csynth.xml -f -x 
Execute         report -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.verbose.rpt -verbose -f 
Execute         db_write -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model hlsStrm2xfMat -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 175.249 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl hlsStrm2xfMat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/hlsStrm2xfMat -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl hlsStrm2xfMat -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/hlsStrm2xfMat 
Execute         gen_rtl hlsStrm2xfMat -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/hlsStrm2xfMat 
Execute         gen_tb_info hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2xfMat_csynth.rpt -f 
Execute         report -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2xfMat_csynth.xml -f -x 
Execute         report -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.verbose.rpt -verbose -f 
Execute         db_write -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Array2xfMat -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2xfMat_U0' to 'start_for_hlsStrmbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 175.897 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Array2xfMat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Array2xfMat -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Array2xfMat -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Array2xfMat 
Execute         gen_rtl Array2xfMat -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Array2xfMat 
Execute         gen_tb_info Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2xfMat_csynth.rpt -f 
Execute         report -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2xfMat_csynth.xml -f -x 
Execute         report -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.verbose.rpt -verbose -f 
Execute         db_write -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model binary_threshold -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'binary_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 176.323 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl binary_threshold -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/binary_threshold -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl binary_threshold -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/binary_threshold 
Execute         gen_rtl binary_threshold -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/binary_threshold 
Execute         gen_tb_info binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/binary_threshold_csynth.rpt -f 
Execute         report -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/binary_threshold_csynth.xml -f -x 
Execute         report -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.verbose.rpt -verbose -f 
Execute         db_write -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model xfMat2hlsStrm9 -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2hlsStrm9'.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 176.761 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xfMat2hlsStrm9 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/xfMat2hlsStrm9 -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl xfMat2hlsStrm9 -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/xfMat2hlsStrm9 
Execute         gen_rtl xfMat2hlsStrm9 -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/xfMat2hlsStrm9 
Execute         gen_tb_info xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9 -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2hlsStrm9_csynth.rpt -f 
Execute         report -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2hlsStrm9_csynth.xml -f -x 
Execute         report -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.verbose.rpt -verbose -f 
Execute         db_write -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model hlsStrm2Array -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 177.263 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl hlsStrm2Array -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/hlsStrm2Array -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl hlsStrm2Array -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/hlsStrm2Array 
Execute         gen_rtl hlsStrm2Array -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/hlsStrm2Array 
Execute         gen_tb_info hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2Array_csynth.rpt -f 
Execute         report -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2Array_csynth.xml -f -x 
Execute         report -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.verbose.rpt -verbose -f 
Execute         db_write -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model xfMat2Array -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2Array_U0' to 'start_for_hlsStrmcud' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 177.944 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xfMat2Array -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/xfMat2Array -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl xfMat2Array -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/xfMat2Array 
Execute         gen_rtl xfMat2Array -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/xfMat2Array 
Execute         gen_tb_info xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2Array_csynth.rpt -f 
Execute         report -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2Array_csynth.xml -f -x 
Execute         report -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.verbose.rpt -verbose -f 
Execute         db_write -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Canny_accel -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_inp_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_out_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/low_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/high_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Canny_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'img_inp_V', 'img_out_V', 'rows', 'cols', 'low_threshold' and 'high_threshold' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgInput_data_V' to 'Canny_accel_imgIndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgOutput_data_V' to 'Canny_accel_imgOueOg' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Canny_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 179.587 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Canny_accel -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Canny_accel -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Canny_accel -istop -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Canny_accel 
Execute         gen_rtl Canny_accel -istop -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Canny_accel 
Execute         export_constraint_db -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl -f -tool general 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.design.xml -verbose -f -dv 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.sdaccel.xml -verbose -f -sdaccel 
Execute         gen_tb_info Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Canny_accel_csynth.rpt -f 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Canny_accel_csynth.xml -f -x 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.verbose.rpt -verbose -f 
Execute         db_write -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.adb -f 
Execute         sc_get_clocks Canny_accel 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain Canny_accel 
INFO-FLOW: Model list for RTL component generation: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: Handling components in module [Block_Mat_exit45_pro] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
INFO-FLOW: Handling components in module [Array2hlsStrm54] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
INFO-FLOW: Handling components in module [hlsStrm2xfMat] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
INFO-FLOW: Handling components in module [Array2xfMat] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component start_for_hlsStrmbkb.
INFO-FLOW: Append model start_for_hlsStrmbkb
INFO-FLOW: Handling components in module [binary_threshold] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
INFO-FLOW: Handling components in module [xfMat2hlsStrm9] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
INFO-FLOW: Handling components in module [hlsStrm2Array] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
INFO-FLOW: Handling components in module [xfMat2Array] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
INFO-FLOW: Found component fifo_w8_d2_A_x.
INFO-FLOW: Append model fifo_w8_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component start_for_hlsStrmcud.
INFO-FLOW: Append model start_for_hlsStrmcud
INFO-FLOW: Handling components in module [Canny_accel] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component Canny_accel_control_s_axi.
INFO-FLOW: Append model Canny_accel_control_s_axi
INFO-FLOW: Found component Canny_accel_gmem0_m_axi.
INFO-FLOW: Append model Canny_accel_gmem0_m_axi
INFO-FLOW: Found component Canny_accel_gmem1_m_axi.
INFO-FLOW: Append model Canny_accel_gmem1_m_axi
INFO-FLOW: Append model Block_Mat_exit45_pro
INFO-FLOW: Append model Array2hlsStrm54
INFO-FLOW: Append model hlsStrm2xfMat
INFO-FLOW: Append model Array2xfMat
INFO-FLOW: Append model binary_threshold
INFO-FLOW: Append model xfMat2hlsStrm9
INFO-FLOW: Append model hlsStrm2Array
INFO-FLOW: Append model xfMat2Array
INFO-FLOW: Append model Canny_accel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A start_for_hlsStrmbkb fifo_w8_d2_A_x fifo_w32_d2_A_x fifo_w32_d2_A_x fifo_w32_d2_A_x start_for_hlsStrmcud fifo_w32_d2_A_x_x fifo_w32_d2_A_x_x fifo_w32_d4_A fifo_w32_d4_A fifo_w32_d3_A fifo_w32_d2_A_x_x fifo_w32_d4_A fifo_w32_d2_A_x_x fifo_w32_d2_A_x_x Canny_accel_control_s_axi Canny_accel_gmem0_m_axi Canny_accel_gmem1_m_axi Block_Mat_exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model start_for_hlsStrmbkb
INFO-FLOW: To file: write model fifo_w8_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model start_for_hlsStrmcud
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model Canny_accel_control_s_axi
INFO-FLOW: To file: write model Canny_accel_gmem0_m_axi
INFO-FLOW: To file: write model Canny_accel_gmem1_m_axi
INFO-FLOW: To file: write model Block_Mat_exit45_pro
INFO-FLOW: To file: write model Array2hlsStrm54
INFO-FLOW: To file: write model hlsStrm2xfMat
INFO-FLOW: To file: write model Array2xfMat
INFO-FLOW: To file: write model binary_threshold
INFO-FLOW: To file: write model xfMat2hlsStrm9
INFO-FLOW: To file: write model hlsStrm2Array
INFO-FLOW: To file: write model xfMat2Array
INFO-FLOW: To file: write model Canny_accel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_rows_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_cols_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmbkb_U(start_for_hlsStrmbkb)' using Shift Registers.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_rows_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_cols_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstPtr_V_offset_c_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmcud_U(start_for_hlsStrmcud)' using Shift Registers.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgIndEe_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgOueOg_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_rows_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_cols_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'low_threshold_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_inp_V_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c13_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c14_U(fifo_w32_d2_A_x_x)' using Shift Registers.
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Command         ap_source done; 0.33 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=Canny_accel xml_exists=1
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=30 #gSsdmPorts=0
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_export -xo 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute         sc_get_clocks Canny_accel 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 239.012 ; gain = 156.617
INFO: [SYSC 207-301] Generating SystemC RTL for Canny_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for Canny_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for Canny_accel.
Command       autosyn done; 4.994 sec.
Execute       get_part 
Execute       get_config_export -sdx_tcl 
Command     csynth_design done; 12.838 sec.
Execute     export_design -rtl verilog -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog -vendor user.org -library user -version 1.0 -ipname Canny_accel -description {Canny Accelerator IP} -display_name Canny_accel
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=0 #modelList=30 #gSsdmPorts=0
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute       sc_get_clocks Canny_accel 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=Canny_accel
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=Canny_accel
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/impl/ip/pack.bat
ERROR: [IMPL 213-28] Failed to generate IP.
Command     export_design done; error code: 2; 6.801 sec.
Command   ap_source done; error code: 1; 20.094 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1 opened at Tue Dec 30 00:00:24 +0800 2025
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xc7z020clg400-1 
Execute         add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute           get_default_platform 
Execute           license_isbetapart xc7z020 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute             config_chip_info -quiet -speed medium 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.127 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                   source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute         get_default_platform 
Command       set_part done; 0.169 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       config_export -format=ip_catalog 
Execute       config_export -rtl=verilog 
Execute       config_export -description Canny Accelerator IP 
Execute       config_export -display_name=Canny_accel 
Execute       config_export -ipname=Canny_accel 
Execute       config_export -library=user 
Execute       config_export -vendor=user.org 
Execute       config_export -version=1.0 
Command     open_solution done; 0.309 sec.
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed medium 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.102 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.143 sec.
Execute     create_clock -period 10 -name default 
Execute     config_export -format ip_catalog -rtl verilog -version 1.0 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       config_compile -blackbox  
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling ./xf_canny_accel.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted ./xf_canny_accel.cpp 
Execute         get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "./xf_canny_accel.cpp"   -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E ./xf_canny_accel.cpp -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp
Command         clang done; 0.771 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.296 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Vivado/Vivado/2018.3/msys" -hls  -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp"  -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/useless.bc
Command         clang done; 0.804 sec.
INFO-FLOW: Done: GCC PP time: 1.9 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x -directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.279 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x -directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.28 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_canny_accel.pp.0.cpp.diag.yml D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_canny_accel.pp.0.cpp.out.log 2> D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-dataflow-lawyer.xf_canny_accel.pp.0.cpp.err.log 
Command         ap_eval done; 0.293 sec.
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:639:2
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:714:2
Execute         send_msg_by_id WARNING @200-471@%s%s 2 ./xf_canny_accel.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ./xf_canny_accel.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/tidy-3.1.xf_canny_accel.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/tidy-3.1.xf_canny_accel.pp.0.cpp.out.log 2> D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/tidy-3.1.xf_canny_accel.pp.0.cpp.err.log 
Command           ap_eval done; 0.347 sec.
Execute           ap_eval exec -ignorestderr D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-legacy-rewriter.xf_canny_accel.pp.0.cpp.out.log 2> D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xilinx-legacy-rewriter.xf_canny_accel.pp.0.cpp.err.log 
Command           ap_eval done; 0.483 sec.
Command         tidy_31 done; 0.84 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.1.cpp std=c++0x 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.8 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.2.cpp"  -I./include -D__XFCV_HLS_MODE__ -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.bc" 
INFO-FLOW: exec D:/Vivado/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.pragma.2.cpp -I./include -D__XFCV_HLS_MODE__ -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado/Vivado/2018.3/common/technology/autopilot -I D:/Vivado/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.bc
Command         clang done; 0.908 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xf_canny_accel.g.bc -hls-opt -except-internalize Canny_accel -LD:/Vivado/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.632 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.914 ; gain = 20.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.914 ; gain = 20.281
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.pp.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Vivado/Vivado/2018.3/win64/lib -lfloatconversion -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.279 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Canny_accel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.0.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:676) in function 'void xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, hls::stream<ap_uint<FORWARD_REFERENCE> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:624) in function 'void xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'xf::Mat<0, 720, 1280, 1>::init' into 'xf::Mat<0, 720, 1280, 1>::Mat.1' (./include\common/xf_structs.h:553).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 110.414 ; gain = 24.781
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.1.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ./include\common/xf_utility.h:688: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 114.629 ; gain = 28.996
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.g.1.bc to D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:665) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:605) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:672) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:684) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:687) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:612) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:615) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:621) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:669) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:609) in dimension 1 completely.
WARNING: [XFORM 203-713] All the elements of global array 'dstMat.data.V' should be updated in process function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgInput.data.V' should be updated in process function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgOutput.data.V' should be updated in process function 'binary_threshold', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54'
	 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::xfMat2Array<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'
	 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'Canny_accel', detected/extracted 4 process function(s): 
	 'Block_Mat.exit45_proc49'
	 'xf::Array2xfMat<8, 0, 720, 1280, 1>'
	 'binary_threshold'
	 'xf::xfMat2Array<8, 0, 720, 1280, 1>'.
Command           transform done; 0.339 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.256 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 139.297 ; gain = 53.664
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.2.bc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./xf_canny_accel.cpp:85:16) in function 'binary_threshold'.
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'xfMat2hlsStrm' (./include\common/xf_utility.h:660:33)
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2Array<8, 0, 720, 1280, 1>' to 'xfMat2Array' (./include\common/xf_utility.h:711:2)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'hlsStrm2xfMat' (./include\common/xf_utility.h:599:33)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>' to 'hlsStrm2Array' (./include\common/xf_utility.h:698:30)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2xfMat<8, 0, 720, 1280, 1>' to 'Array2xfMat' (./include\common/xf_utility.h:636:2)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54' to 'Array2hlsStrm54' (./include\common/xf_utility.h:584:30)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_proc49' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'dstPtr.V' (./include\common/xf_utility.h:706:14). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'srcPtr.V' (./include\common/xf_utility.h:592:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_pro12' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
Command           transform done; 0.8 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 213.340 ; gain = 127.707
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.887 sec.
Command       elaborate done; 8.03 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Canny_accel' ...
Execute         ap_set_top_model Canny_accel 
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit45_pro' to 'Block_Mat_exit45_pro'.
Execute         get_model_list Canny_accel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model Canny_accel 
Execute         preproc_iomode -model xfMat2Array 
Execute         preproc_iomode -model hlsStrm2Array 
Execute         preproc_iomode -model xfMat2hlsStrm9 
Execute         preproc_iomode -model binary_threshold 
Execute         preproc_iomode -model Array2xfMat 
Execute         preproc_iomode -model hlsStrm2xfMat 
Execute         preproc_iomode -model Array2hlsStrm54 
Execute         preproc_iomode -model Block_Mat.exit45_pro 
Execute         get_model_list Canny_accel -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: Configuring Module : Block_Mat.exit45_pro ...
Execute         set_default_model Block_Mat.exit45_pro 
Execute         apply_spec_resource_limit Block_Mat.exit45_pro 
INFO-FLOW: Configuring Module : Array2hlsStrm54 ...
Execute         set_default_model Array2hlsStrm54 
Execute         apply_spec_resource_limit Array2hlsStrm54 
INFO-FLOW: Configuring Module : hlsStrm2xfMat ...
Execute         set_default_model hlsStrm2xfMat 
Execute         apply_spec_resource_limit hlsStrm2xfMat 
INFO-FLOW: Configuring Module : Array2xfMat ...
Execute         set_default_model Array2xfMat 
Execute         apply_spec_resource_limit Array2xfMat 
INFO-FLOW: Configuring Module : binary_threshold ...
Execute         set_default_model binary_threshold 
Execute         apply_spec_resource_limit binary_threshold 
INFO-FLOW: Configuring Module : xfMat2hlsStrm9 ...
Execute         set_default_model xfMat2hlsStrm9 
Execute         apply_spec_resource_limit xfMat2hlsStrm9 
INFO-FLOW: Configuring Module : hlsStrm2Array ...
Execute         set_default_model hlsStrm2Array 
Execute         apply_spec_resource_limit hlsStrm2Array 
INFO-FLOW: Configuring Module : xfMat2Array ...
Execute         set_default_model xfMat2Array 
Execute         apply_spec_resource_limit xfMat2Array 
INFO-FLOW: Configuring Module : Canny_accel ...
Execute         set_default_model Canny_accel 
Execute         apply_spec_resource_limit Canny_accel 
INFO-FLOW: Model list for preprocess: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: Preprocessing Module: Block_Mat.exit45_pro ...
Execute         set_default_model Block_Mat.exit45_pro 
Execute         cdfg_preprocess -model Block_Mat.exit45_pro 
Execute         rtl_gen_preprocess Block_Mat.exit45_pro 
INFO-FLOW: Preprocessing Module: Array2hlsStrm54 ...
Execute         set_default_model Array2hlsStrm54 
Execute         cdfg_preprocess -model Array2hlsStrm54 
Execute         rtl_gen_preprocess Array2hlsStrm54 
INFO-FLOW: Preprocessing Module: hlsStrm2xfMat ...
Execute         set_default_model hlsStrm2xfMat 
Execute         cdfg_preprocess -model hlsStrm2xfMat 
Execute         rtl_gen_preprocess hlsStrm2xfMat 
INFO-FLOW: Preprocessing Module: Array2xfMat ...
Execute         set_default_model Array2xfMat 
Execute         cdfg_preprocess -model Array2xfMat 
Execute         rtl_gen_preprocess Array2xfMat 
INFO-FLOW: Preprocessing Module: binary_threshold ...
Execute         set_default_model binary_threshold 
Execute         cdfg_preprocess -model binary_threshold 
Execute         rtl_gen_preprocess binary_threshold 
INFO-FLOW: Preprocessing Module: xfMat2hlsStrm9 ...
Execute         set_default_model xfMat2hlsStrm9 
Execute         cdfg_preprocess -model xfMat2hlsStrm9 
Execute         rtl_gen_preprocess xfMat2hlsStrm9 
INFO-FLOW: Preprocessing Module: hlsStrm2Array ...
Execute         set_default_model hlsStrm2Array 
Execute         cdfg_preprocess -model hlsStrm2Array 
Execute         rtl_gen_preprocess hlsStrm2Array 
INFO-FLOW: Preprocessing Module: xfMat2Array ...
Execute         set_default_model xfMat2Array 
Execute         cdfg_preprocess -model xfMat2Array 
Execute         rtl_gen_preprocess xfMat2Array 
INFO-FLOW: Preprocessing Module: Canny_accel ...
Execute         set_default_model Canny_accel 
Execute         cdfg_preprocess -model Canny_accel 
Execute         rtl_gen_preprocess Canny_accel 
INFO-FLOW: Model list for synthesis: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_Mat.exit45_pro 
Execute         schedule -model Block_Mat.exit45_pro 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.129 sec.
INFO: [HLS 200-111]  Elapsed time: 9.68 seconds; current allocated memory: 170.869 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.sched.adb -f 
INFO-FLOW: Finish scheduling Block_Mat.exit45_pro.
Execute         set_default_model Block_Mat.exit45_pro 
Execute         bind -model Block_Mat.exit45_pro 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Block_Mat.exit45_pro
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.024 seconds; current allocated memory: 171.062 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.bind.adb -f 
INFO-FLOW: Finish binding Block_Mat.exit45_pro.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Array2hlsStrm54 
Execute         schedule -model Array2hlsStrm54 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.185 sec.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 171.298 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.sched.adb -f 
INFO-FLOW: Finish scheduling Array2hlsStrm54.
Execute         set_default_model Array2hlsStrm54 
Execute         bind -model Array2hlsStrm54 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Array2hlsStrm54
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 171.753 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.bind.adb -f 
INFO-FLOW: Finish binding Array2hlsStrm54.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model hlsStrm2xfMat 
Execute         schedule -model hlsStrm2xfMat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 171.921 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.sched.adb -f 
INFO-FLOW: Finish scheduling hlsStrm2xfMat.
Execute         set_default_model hlsStrm2xfMat 
Execute         bind -model hlsStrm2xfMat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=hlsStrm2xfMat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.036 seconds; current allocated memory: 172.061 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.bind.adb -f 
INFO-FLOW: Finish binding hlsStrm2xfMat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Array2xfMat 
Execute         schedule -model Array2xfMat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.036 seconds; current allocated memory: 172.109 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.sched.adb -f 
INFO-FLOW: Finish scheduling Array2xfMat.
Execute         set_default_model Array2xfMat 
Execute         bind -model Array2xfMat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Array2xfMat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.033 seconds; current allocated memory: 172.279 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.bind.adb -f 
INFO-FLOW: Finish binding Array2xfMat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model binary_threshold 
Execute         schedule -model binary_threshold 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 172.429 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.sched.adb -f 
INFO-FLOW: Finish scheduling binary_threshold.
Execute         set_default_model binary_threshold 
Execute         bind -model binary_threshold 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=binary_threshold
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 172.594 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.bind.adb -f 
INFO-FLOW: Finish binding binary_threshold.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xfMat2hlsStrm9 
Execute         schedule -model xfMat2hlsStrm9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.144 sec.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 172.726 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2hlsStrm9.
Execute         set_default_model xfMat2hlsStrm9 
Execute         bind -model xfMat2hlsStrm9 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=xfMat2hlsStrm9
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 173.134 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.bind.adb -f 
INFO-FLOW: Finish binding xfMat2hlsStrm9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model hlsStrm2Array 
Execute         schedule -model hlsStrm2Array 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 173.245 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.sched.adb -f 
INFO-FLOW: Finish scheduling hlsStrm2Array.
Execute         set_default_model hlsStrm2Array 
Execute         bind -model hlsStrm2Array 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=hlsStrm2Array
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 173.448 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.bind.adb -f 
INFO-FLOW: Finish binding hlsStrm2Array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xfMat2Array 
Execute         schedule -model xfMat2Array 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 173.495 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2Array.
Execute         set_default_model xfMat2Array 
Execute         bind -model xfMat2Array 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=xfMat2Array
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 173.694 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.bind.adb -f 
INFO-FLOW: Finish binding xfMat2Array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Canny_accel 
Execute         schedule -model Canny_accel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 173.789 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.verbose.sched.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.sched.adb -f 
INFO-FLOW: Finish scheduling Canny_accel.
Execute         set_default_model Canny_accel 
Execute         bind -model Canny_accel 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Canny_accel
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 174.105 MB.
Execute         report -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.verbose.bind.rpt -verbose -f 
Execute         db_write -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.bind.adb -f 
INFO-FLOW: Finish binding Canny_accel.
Execute         get_model_list Canny_accel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Block_Mat.exit45_pro 
Execute         rtl_gen_preprocess Array2hlsStrm54 
Execute         rtl_gen_preprocess hlsStrm2xfMat 
Execute         rtl_gen_preprocess Array2xfMat 
Execute         rtl_gen_preprocess binary_threshold 
Execute         rtl_gen_preprocess xfMat2hlsStrm9 
Execute         rtl_gen_preprocess hlsStrm2Array 
Execute         rtl_gen_preprocess xfMat2Array 
Execute         rtl_gen_preprocess Canny_accel 
INFO-FLOW: Model list for RTL generation: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Block_Mat.exit45_pro -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit45_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 174.281 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_Mat.exit45_pro -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Block_Mat_exit45_pro -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Block_Mat.exit45_pro -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Block_Mat_exit45_pro 
Execute         gen_rtl Block_Mat.exit45_pro -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Block_Mat_exit45_pro 
Execute         gen_tb_info Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Block_Mat_exit45_pro_csynth.rpt -f 
Execute         report -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Block_Mat_exit45_pro_csynth.xml -f -x 
Execute         report -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.verbose.rpt -verbose -f 
Execute         db_write -model Block_Mat.exit45_pro -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Array2hlsStrm54 -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2hlsStrm54'.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 174.904 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Array2hlsStrm54 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Array2hlsStrm54 -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Array2hlsStrm54 -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Array2hlsStrm54 
Execute         gen_rtl Array2hlsStrm54 -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Array2hlsStrm54 
Execute         gen_tb_info Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54 -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2hlsStrm54_csynth.rpt -f 
Execute         report -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2hlsStrm54_csynth.xml -f -x 
Execute         report -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.verbose.rpt -verbose -f 
Execute         db_write -model Array2hlsStrm54 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model hlsStrm2xfMat -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 175.264 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl hlsStrm2xfMat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/hlsStrm2xfMat -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl hlsStrm2xfMat -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/hlsStrm2xfMat 
Execute         gen_rtl hlsStrm2xfMat -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/hlsStrm2xfMat 
Execute         gen_tb_info hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2xfMat_csynth.rpt -f 
Execute         report -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2xfMat_csynth.xml -f -x 
Execute         report -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.verbose.rpt -verbose -f 
Execute         db_write -model hlsStrm2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Array2xfMat -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2xfMat_U0' to 'start_for_hlsStrmbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 175.927 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Array2xfMat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Array2xfMat -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Array2xfMat -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Array2xfMat 
Execute         gen_rtl Array2xfMat -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Array2xfMat 
Execute         gen_tb_info Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2xfMat_csynth.rpt -f 
Execute         report -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Array2xfMat_csynth.xml -f -x 
Execute         report -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.verbose.rpt -verbose -f 
Execute         db_write -model Array2xfMat -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model binary_threshold -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'binary_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 176.353 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl binary_threshold -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/binary_threshold -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl binary_threshold -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/binary_threshold 
Execute         gen_rtl binary_threshold -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/binary_threshold 
Execute         gen_tb_info binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/binary_threshold_csynth.rpt -f 
Execute         report -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/binary_threshold_csynth.xml -f -x 
Execute         report -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.verbose.rpt -verbose -f 
Execute         db_write -model binary_threshold -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model xfMat2hlsStrm9 -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2hlsStrm9'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 176.791 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xfMat2hlsStrm9 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/xfMat2hlsStrm9 -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl xfMat2hlsStrm9 -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/xfMat2hlsStrm9 
Execute         gen_rtl xfMat2hlsStrm9 -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/xfMat2hlsStrm9 
Execute         gen_tb_info xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9 -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2hlsStrm9_csynth.rpt -f 
Execute         report -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2hlsStrm9_csynth.xml -f -x 
Execute         report -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.verbose.rpt -verbose -f 
Execute         db_write -model xfMat2hlsStrm9 -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model hlsStrm2Array -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 177.278 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl hlsStrm2Array -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/hlsStrm2Array -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl hlsStrm2Array -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/hlsStrm2Array 
Execute         gen_rtl hlsStrm2Array -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/hlsStrm2Array 
Execute         gen_tb_info hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2Array_csynth.rpt -f 
Execute         report -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/hlsStrm2Array_csynth.xml -f -x 
Execute         report -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.verbose.rpt -verbose -f 
Execute         db_write -model hlsStrm2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model xfMat2Array -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2Array_U0' to 'start_for_hlsStrmcud' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 177.959 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xfMat2Array -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/xfMat2Array -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl xfMat2Array -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/xfMat2Array 
Execute         gen_rtl xfMat2Array -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/xfMat2Array 
Execute         gen_tb_info xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2Array_csynth.rpt -f 
Execute         report -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/xfMat2Array_csynth.xml -f -x 
Execute         report -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.verbose.rpt -verbose -f 
Execute         db_write -model xfMat2Array -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Canny_accel -vendor xilinx -mg_file D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_inp_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_out_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/low_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/high_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Canny_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'img_inp_V', 'img_out_V', 'rows', 'cols', 'low_threshold' and 'high_threshold' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgInput_data_V' to 'Canny_accel_imgIndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgOutput_data_V' to 'Canny_accel_imgOueOg' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Canny_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 179.617 MB.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Canny_accel -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/systemc/Canny_accel -synmodules Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel 
Execute         gen_rtl Canny_accel -istop -style xilinx -f -lang vhdl -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/vhdl/Canny_accel 
Execute         gen_rtl Canny_accel -istop -style xilinx -f -lang vlog -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/verilog/Canny_accel 
Execute         export_constraint_db -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl -f -tool general 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.design.xml -verbose -f -dv 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.sdaccel.xml -verbose -f -sdaccel 
Execute         gen_tb_info Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel -p D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Canny_accel_csynth.rpt -f 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/syn/report/Canny_accel_csynth.xml -f -x 
Execute         report -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.verbose.rpt -verbose -f 
Execute         db_write -model Canny_accel -o D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.adb -f 
Execute         sc_get_clocks Canny_accel 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain Canny_accel 
INFO-FLOW: Model list for RTL component generation: Block_Mat.exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: Handling components in module [Block_Mat_exit45_pro] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
INFO-FLOW: Handling components in module [Array2hlsStrm54] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
INFO-FLOW: Handling components in module [hlsStrm2xfMat] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
INFO-FLOW: Handling components in module [Array2xfMat] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component start_for_hlsStrmbkb.
INFO-FLOW: Append model start_for_hlsStrmbkb
INFO-FLOW: Handling components in module [binary_threshold] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
INFO-FLOW: Handling components in module [xfMat2hlsStrm9] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
INFO-FLOW: Handling components in module [hlsStrm2Array] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
INFO-FLOW: Handling components in module [xfMat2Array] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
INFO-FLOW: Found component fifo_w8_d2_A_x.
INFO-FLOW: Append model fifo_w8_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component start_for_hlsStrmcud.
INFO-FLOW: Append model start_for_hlsStrmcud
INFO-FLOW: Handling components in module [Canny_accel] ... 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component Canny_accel_control_s_axi.
INFO-FLOW: Append model Canny_accel_control_s_axi
INFO-FLOW: Found component Canny_accel_gmem0_m_axi.
INFO-FLOW: Append model Canny_accel_gmem0_m_axi
INFO-FLOW: Found component Canny_accel_gmem1_m_axi.
INFO-FLOW: Append model Canny_accel_gmem1_m_axi
INFO-FLOW: Append model Block_Mat_exit45_pro
INFO-FLOW: Append model Array2hlsStrm54
INFO-FLOW: Append model hlsStrm2xfMat
INFO-FLOW: Append model Array2xfMat
INFO-FLOW: Append model binary_threshold
INFO-FLOW: Append model xfMat2hlsStrm9
INFO-FLOW: Append model hlsStrm2Array
INFO-FLOW: Append model xfMat2Array
INFO-FLOW: Append model Canny_accel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A start_for_hlsStrmbkb fifo_w8_d2_A_x fifo_w32_d2_A_x fifo_w32_d2_A_x fifo_w32_d2_A_x start_for_hlsStrmcud fifo_w32_d2_A_x_x fifo_w32_d2_A_x_x fifo_w32_d4_A fifo_w32_d4_A fifo_w32_d3_A fifo_w32_d2_A_x_x fifo_w32_d4_A fifo_w32_d2_A_x_x fifo_w32_d2_A_x_x Canny_accel_control_s_axi Canny_accel_gmem0_m_axi Canny_accel_gmem1_m_axi Block_Mat_exit45_pro Array2hlsStrm54 hlsStrm2xfMat Array2xfMat binary_threshold xfMat2hlsStrm9 hlsStrm2Array xfMat2Array Canny_accel
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model start_for_hlsStrmbkb
INFO-FLOW: To file: write model fifo_w8_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model start_for_hlsStrmcud
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model Canny_accel_control_s_axi
INFO-FLOW: To file: write model Canny_accel_gmem0_m_axi
INFO-FLOW: To file: write model Canny_accel_gmem1_m_axi
INFO-FLOW: To file: write model Block_Mat_exit45_pro
INFO-FLOW: To file: write model Array2hlsStrm54
INFO-FLOW: To file: write model hlsStrm2xfMat
INFO-FLOW: To file: write model Array2xfMat
INFO-FLOW: To file: write model binary_threshold
INFO-FLOW: To file: write model xfMat2hlsStrm9
INFO-FLOW: To file: write model hlsStrm2Array
INFO-FLOW: To file: write model xfMat2Array
INFO-FLOW: To file: write model Canny_accel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_rows_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_cols_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmbkb_U(start_for_hlsStrmbkb)' using Shift Registers.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_rows_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_cols_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstPtr_V_offset_c_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmcud_U(start_for_hlsStrmcud)' using Shift Registers.
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgIndEe_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgOueOg_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_rows_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_cols_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'low_threshold_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_inp_V_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c13_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c14_U(fifo_w32_d2_A_x_x)' using Shift Registers.
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Command         ap_source done; 0.344 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=Canny_accel xml_exists=1
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=30 #gSsdmPorts=0
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_export -xo 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute         sc_get_clocks Canny_accel 
Execute         source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 239.508 ; gain = 153.875
INFO: [SYSC 207-301] Generating SystemC RTL for Canny_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for Canny_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for Canny_accel.
Command       autosyn done; 5.244 sec.
Execute       get_part 
Execute       get_config_export -sdx_tcl 
Command     csynth_design done; 13.302 sec.
Execute     export_design -rtl verilog -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog -vendor user.org -library user -version 1.0 -ipname Canny_accel -description {Canny Accelerator IP} -display_name Canny_accel
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Block_Mat_exit45_pro.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2hlsStrm54.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Array2xfMat.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/binary_threshold.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2hlsStrm9.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/hlsStrm2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/xfMat2Array.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.compgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=0 #modelList=30 #gSsdmPorts=0
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute       sc_get_clocks Canny_accel 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=Canny_accel
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=Canny_accel
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.constraint.tcl 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/Canny_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source D:/Vivado/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec D:/FPGA/Vision_Car/EDK-PYNQ-ROBOT/EDK-PYNQ-ROBOT/robotCourse/hw_design/HLS/Canny/Canny/solution1/impl/ip/pack.bat
ERROR: [IMPL 213-28] Failed to generate IP.
Command     export_design done; error code: 2; 6.976 sec.
Command   ap_source done; error code: 1; 20.747 sec.
Execute   cleanup_all 
