Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan 28 09:37:34 2020
| Host         : ceacmsfw running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file lpgbtfpga_kcu105_10g24_top_control_sets_placed.rpt
| Design       : lpgbtfpga_kcu105_10g24_top
| Device       : xcku040
-------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   776 |
| Unused register locations in slices containing registers |   891 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           35 |
|      2 |          104 |
|      3 |           58 |
|      4 |          128 |
|      5 |           46 |
|      6 |           44 |
|      7 |           31 |
|      8 |           96 |
|      9 |            5 |
|     10 |           12 |
|     11 |            6 |
|     12 |           13 |
|     13 |            7 |
|     14 |            8 |
|     15 |            6 |
|    16+ |          177 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2174 |          539 |
| No           | No                    | Yes                    |             740 |          317 |
| No           | Yes                   | No                     |             955 |          292 |
| Yes          | No                    | No                     |            1431 |          366 |
| Yes          | No                    | Yes                    |            3286 |          701 |
| Yes          | Yes                   | No                     |            3279 |          667 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                 |                                                                                                                                                                                 Enable Signal                                                                                                                                                                                 |                                                                                                                                                            Set/Reset Signal                                                                                                                                                            | Slice Load Count | Bel Load Count |
+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                                                |                1 |              1 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]                                                                                                                                                                                                                                                                     |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                            |                1 |              1 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxpmaresetdone_out[0]                                                                                         |                1 |              1 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/RX_SM/SR[0]                                                                                                                                                                                                                                                                                                                        | infra/eth/mac/U0/temac_gbe_v9_0_core/rx_reset_out                                                                                                                                                                                                                                                                                      |                1 |              1 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_PRE.PRE_reg_0                                                                                                                                                                                                                                                                                               | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_reset_out                                                                                                                                                                                                                                                                                      |                1 |              1 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[255]_i_1_n_0                                                                                                                                                                                                                                                                                       | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s                                                                                                                                                                                                                                                        |                1 |              1 |
| ~payload/example/TxRx_Data_SrcRcvr_s_reg_n_0 |                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/sta_gbRdy_s                                                                                                                                                                                                                                                                                             | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s                                                                                                                                                                                                                                                        |                1 |              1 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o                                                                                                                                                                                                                                                                                                                                  | payload/example/lpGBT_SCA_rst_cmd_strb1_s                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txpmaresetdone_out[0]                                                                                         |                1 |              1 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  |                                                                                                                                                                                                                                                                                                                                                                               | payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo                                                                                                                                                                                                                                                                                |                1 |              1 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  |                                                                                                                                                                                                                                                                                                                                                                               | payload/example/lpGBTsc_inst/ic_inst/tx_inst/ongoing_write_s_reg_n_0                                                                                                                                                                                                                                                                   |                1 |              1 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  |                                                                                                                                                                                                                                                                                                                                                                               | payload/example/lpGBTsc_inst/ic_inst/tx_inst/ongoing_read_s_reg_n_0                                                                                                                                                                                                                                                                    |                1 |              1 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/rst_gearbox_s                                                                                                                                                                                                                                                                |                1 |              1 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                                                  |                1 |              1 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | USER_SMA_GPIO_P_OBUF                                                                                                                                                                                                                                                                                                                                                          | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_reset_tx_done_out[0]                                                                      |                1 |              1 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                   |                1 |              1 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_11                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__9_n_0                                                                                                                                                                                                                                                                                |                1 |              1 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                   |                1 |              1 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN                                                                                                                                                                                                                                                                                                                             | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__1_n_0                                                                                                                                                                                                                                                                                |                1 |              1 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_2                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__13_n_0                                                                                                                                                                                                                                                                               |                1 |              1 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_2                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__12_n_0                                                                                                                                                                                                                                                                               |                1 |              1 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/ARP/load_buf_int                                                                                                                                                                                                                                                                                                                                           | infra/eth/set_addr_int1                                                                                                                                                                                                                                                                                                                |                1 |              1 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_7                                                                                                                                                                                                                                                                                                                           | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/sta_gbRdy_o                                                                                                                                                                                                                                                      |                1 |              1 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_axi_rx_rstn_rx_clk/async_rst4                                                                                                                                                                                                                                                                |                1 |              1 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_glbl_rstn_rx_clk/async_rst4                                                                                                                                                                                                                                                                  |                1 |              1 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst/gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/FSM_sequential_gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx_reg[0] | lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/gtwiz_buffbypass_rx_reset_in[0]                                                                                                                                                                                                                                                          |                1 |              1 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_glbl_rstn_tx_clk/async_rst4                                                                                                                                                                                                                                                                  |                1 |              1 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4                                                                                                                                                                                                                                                            |                1 |              1 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4                                                                                                                                                                                                                                                            |                1 |              1 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_tx_axi_rstn_tx_clk/async_rst4                                                                                                                                                                                                                                                                |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[38]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[22]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                2 |              2 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[21]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[25]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[28]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[31]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                2 |              2 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[32]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[35]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[36]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[43]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[39]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                2 |              2 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[41]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[42]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[26]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[33]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[15]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[13]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[19]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  |                                                                                                                                                                                                                                                                                                                                                                               | payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo_r                                                                                                                                                                                                                                                                              |                1 |              2 |
|  infra/clocks/mmcm_0                         |                                                                                                                                                                                                                                                                                                                                                                               | infra/ipbus/trans/sm/err_d                                                                                                                                                                                                                                                                                                             |                1 |              2 |
|  infra/clocks/mmcm_0                         |                                                                                                                                                                                                                                                                                                                                                                               | infra/ipbus/trans/iface/p_0_in                                                                                                                                                                                                                                                                                                         |                2 |              2 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].tx_inst/data_out[1]_i_1_n_0                                                                                                                                                                                                                                                                                                  | payload/example/lpGBT_SCA_rst_cmd_strb1_s                                                                                                                                                                                                                                                                                              |                2 |              2 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                       |                1 |              2 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                       |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                       |                1 |              2 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                 |                1 |              2 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[14]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[24]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                2 |              2 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[16]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[27]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                2 |              2 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[20]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                2 |              2 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[34]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/DECODER_INST/rd_en_reg[5]_0[0]                                                                                                                                                                                                                                                                                                                            | vio_debug_inst/inst/DECODER_INST/rd_en_reg[5]_1[0]                                                                                                                                                                                                                                                                                     |                1 |              2 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[37]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_12                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_i_2_n_0                                                                                                                                                                                                                                | infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/SYNC_STATUS0                                                                                                                                                                                                 |                1 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_ram_selector/send_pending_i[13]                                                                                                                                                                                                                                                                                                                         | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_ram_selector/send_pending_i[1]                                                                                                                                                                                                                                                                                                                          | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_ram_selector/send_pending_i[12]                                                                                                                                                                                                                                                                                                                         | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_ram_selector/send_pending_i[14]                                                                                                                                                                                                                                                                                                                         | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/internal_ram_selector/send_pending_i[1]                                                                                                                                                                                                                                                                                                                    | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/internal_ram_selector/send_pending_i[0]                                                                                                                                                                                                                                                                                                                    | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/ipbus/udp_if/status_buffer/written_i_1_n_0                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_ram_selector/send_pending_i[15]                                                                                                                                                                                                                                                                                                                         | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/GOOD_CGS[1]_i_2_n_0                                                                                                                                                                                                                                 | infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/GOOD_CGS[1]_i_1_n_0                                                                                                                                                                                          |                1 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_ram_selector/send_pending_i[11]                                                                                                                                                                                                                                                                                                                         | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/ipb_IC_read_Status_En_s                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                            |                1 |              2 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst/gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/E[0]                                                                              | lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/gtwiz_buffbypass_rx_reset_in[0]                                                                                                                                                                                                                                                          |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/gtwiz_buffbypass_rx_reset_in[0]                                                                                                                                                                                                                                                          |                1 |              2 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_6                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__6_n_0                                                                                                                                                                                                                                                                                |                1 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/CRC_COUNT[1]_i_1_n_0                                                                                                                                                                                                                                                                 |                1 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/ipbus/udp_if/tx_main/send_special_int_i_1_n_0                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_ram_selector/send_pending_i[0]                                                                                                                                                                                                                                                                                                                          | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].tx_inst/cmd_len[3]_i_1_n_0                                                                                                                                                                                                                                                                                                   | payload/example/lpGBT_SCA_rst_cmd_strb1_s                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[29]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[23]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                2 |              2 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[18]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[30]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[44]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  mgt_freedrpclk_s_BUFG                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_ram_selector/send_pending_i[2]                                                                                                                                                                                                                                                                                                                          | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[40]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_ram_selector/send_pending_i[10]                                                                                                                                                                                                                                                                                                                         | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  mgt_freedrpclk_s_BUFG                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_ram_selector/send_pending_i[8]                                                                                                                                                                                                                                                                                                                          | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out                                                                                                                                                                                                             |                1 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_ram_selector/send_pending_i[7]                                                                                                                                                                                                                                                                                                                          | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_ram_selector/send_pending_i[9]                                                                                                                                                                                                                                                                                                                          | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_ram_selector/send_pending_i[6]                                                                                                                                                                                                                                                                                                                          | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_ram_selector/send_pending_i[5]                                                                                                                                                                                                                                                                                                                          | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_transactor/E[2]                                                                                                                                                                                                                                                                                                                                         | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/XMIT_DATA_INT                                                                                                                                                                                                                                   | infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                                                                                                     |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_transactor/E[15]                                                                                                                                                                                                                                                                                                                                        | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_transactor/E[14]                                                                                                                                                                                                                                                                                                                                        | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_transactor/E[13]                                                                                                                                                                                                                                                                                                                                        | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_transactor/E[12]                                                                                                                                                                                                                                                                                                                                        | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/flow/pfc_tx/FSM_sequential_pause_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                        | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_reset_out                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_transactor/E[0]                                                                                                                                                                                                                                                                                                                                         | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_transactor/E[1]                                                                                                                                                                                                                                                                                                                                         | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_transactor/E[11]                                                                                                                                                                                                                                                                                                                                        | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_packet_parser/pkt_data[19]__2_i_1_n_0                                                                                                                                                                                                                                                                                                                   | infra/ipbus/udp_if/rx_reset_block/reset_latch_reg_0[0]                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_transactor/E[3]                                                                                                                                                                                                                                                                                                                                         | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_transactor/E[4]                                                                                                                                                                                                                                                                                                                                         | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_transactor/E[5]                                                                                                                                                                                                                                                                                                                                         | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_transactor/E[6]                                                                                                                                                                                                                                                                                                                                         | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_transactor/E[9]                                                                                                                                                                                                                                                                                                                                         | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_transactor/E[7]                                                                                                                                                                                                                                                                                                                                         | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/lpgbtfpga_framealigner_inst/state                                                                                                                                                                                                                                                                                                              | lpgbtFpga_top_inst/mgt_inst/AR[0]                                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_transactor/E[8]                                                                                                                                                                                                                                                                                                                                         | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_transactor/E[10]                                                                                                                                                                                                                                                                                                                                        | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_packet_parser/pkt_data[13]__4_i_1_n_0                                                                                                                                                                                                                                                                                                                   | infra/ipbus/udp_if/rx_reset_block/reset_latch_reg_0[0]                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                       |                1 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1_n_0                                                                                                                                                                                                                                                                                                        | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/IFG_COUNT[5]_i_1_n_0                                                                                                                                                                                                                                                                 |                1 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/RX_SM/FIELD_CONTROL[1]_i_2_n_0                                                                                                                                                                                                                                                                                                     | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/RX_SM/FIELD_CONTROL[1]_i_1_n_0                                                                                                                                                                                                                                                              |                1 |              2 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/ic_inst/tx_inst/ongoing_write_s0                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int                                                                                                                                                                                                                                                                                         | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_reset_out                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/ping/send_pending_i                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/ic_inst/tx_inst/start_wr_s0_i_1_n_0                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_ram_selector/send_pending_i[4]                                                                                                                                                                                                                                                                                                                          | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_ram_selector/send_pending_i[3]                                                                                                                                                                                                                                                                                                                          | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              2 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o                                                                                                                                                                                                                                                                                                                                  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/sta_gbRdy_o                                                                                                                                                                                                                                                      |                2 |              2 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/ic_inst/tx_inst/tx_data_o[1]_i_1_n_0                                                                                                                                                                                                                                                                                                             | payload/example/lpGBT_SCA_rst_cmd_strb1_s                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  mgt_freedrpclk_s_BUFG                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                        |                3 |              3 |
|  mgt_freedrpclk_s_BUFG                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                |                1 |              3 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[5]_i_1_n_0                                                                                                                                                                                                                                                                                   | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_reset_out                                                                                                                                                                                                                                                                                      |                1 |              3 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[2]_i_1_n_0                                                                                                                                                                                                                                                                                   | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_reset_out                                                                                                                                                                                                                                                                                      |                2 |              3 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/flow/tx/state_count[2]_i_1_n_0                                                                                                                                                                                                                                                                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_reset_out                                                                                                                                                                                                                                                                                      |                2 |              3 |
|  mgt_freedrpclk_s_BUFG                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                        |                3 |              3 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/flow/tx/data_count[5]_i_1_n_0                                                                                                                                                                                                                                                                                                            | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_reset_out                                                                                                                                                                                                                                                                                      |                1 |              3 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/addr_filter_top/address_filter_inst/address_match                                                                                                                                                                                                                                                                                        | infra/eth/mac/U0/temac_gbe_v9_0_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0                                                                                                                                                                                                                                         |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                        |                2 |              3 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/flow/tx/data_count                                                                                                                                                                                                                                                                                                                       | infra/eth/mac/U0/temac_gbe_v9_0_core/flow/tx/data_count[4]_i_1__0_n_0                                                                                                                                                                                                                                                                  |                1 |              3 |
|  infra/clocks/mmcm_0                         | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                                                                    | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                      |                1 |              3 |
|  infra/clocks/mmcm_0                         | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/E[0]                                                                    | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                2 |              3 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP[7]_i_1_n_0                                                                                                                                                                                      |                1 |              3 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/PRE_COUNT[2]_i_1_n_0                                                                                                                                                                                                                                                                 |                1 |              3 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__8_n_0                                                                                                                                                                                                                                                                                |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                        |                2 |              3 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].tx_inst/FSM_sequential_hdlc_state[2]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                |                1 |              3 |
|  infra/clocks/mmcm_0                         |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                2 |              3 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/SR[0]                                                                                                                                                                                                                                                                                       |                1 |              3 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/ic_inst/tx_inst/high_lvl_cnter[2]_i_1__0_n_0                                                                                                                                                                                                                                                                                                     | payload/example/lpGBT_SCA_rst_cmd_strb1_s                                                                                                                                                                                                                                                                                              |                2 |              3 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/addr_filter_top/address_filter_inst/load_count[2]_i_1_n_0                                                                                                                                                                                                                                                                                | infra/eth/mac/U0/temac_gbe_v9_0_core/rx_reset_out                                                                                                                                                                                                                                                                                      |                1 |              3 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/ipbus/udp_if/rx_packet_parser/p_1_out[0]                                                                                                                                                                                                                                                                                         |                2 |              3 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/lpgbtfpga_framealigner_inst/FSM_onehot_stateBitSlip[2]_i_1_n_0                                                                                                                                                                                                                                                                                 | lpgbtFpga_top_inst/mgt_inst/AR[0]                                                                                                                                                                                                                                                                                                      |                1 |              3 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/ipbus/udp_if/rx_reset_block/reset_latch_reg_1[0]                                                                                                                                                                                                                                                                                 |                1 |              3 |
|  infra/clocks/mmcm_0                         | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/E[0]                                                    | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                1 |              3 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/ipbus/udp_if/rx_reset_block/SR[0]                                                                                                                                                                                                                                                                                                |                2 |              3 |
|  infra/clocks/mmcm_0                         | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/E[0]                                                  | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                1 |              3 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/lpgbtfpga_framealigner_inst/consecFalseHeaders0                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__7_n_0                                                                                                                                                                                                                                                                                |                3 |              3 |
|  infra/clocks/mmcm_0                         | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_inferred__0/i__n_0                                                                | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0                                     |                1 |              3 |
|  mgt_freedrpclk_s_BUFG                       | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_inferred__0/i__n_0                                                                                                                              | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                                                                                   |                1 |              3 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                                                              |                2 |              3 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].tx_inst/ctrl_cnt[2]_i_1_n_0                                                                                                                                                                                                                                                                                                  | payload/example/lpGBT_SCA_rst_cmd_strb1_s                                                                                                                                                                                                                                                                                              |                1 |              3 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__2_n_0                                                                                                                                                                                                                                                                                |                3 |              3 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                |                1 |              3 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].tx_inst/high_lvl_cnter[2]_i_1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/ic_inst/tx_inst/FSM_sequential_hdlc_state[2]_i_1__0_n_0                                                                                                                                                                                                                                                                                          | payload/example/lpGBT_SCA_rst_cmd_strb1_s                                                                                                                                                                                                                                                                                              |                3 |              3 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                |                1 |              3 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                                              |                1 |              3 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__3_n_0                                                                                                                                                                                                                                                                                |                3 |              3 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_main/state[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_main/udpram_end_addr_int[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                |                1 |              3 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_main/pay_len[15]                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                        |                2 |              3 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__4_n_0                                                                                                                                                                                                                                                                                |                3 |              3 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_2                                                                                                                                                                                                                                                                                                                           | payload/example/lpGBT_SCA_rst_cmd_strb1_s                                                                                                                                                                                                                                                                                              |                3 |              3 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__5_n_0                                                                                                                                                                                                                                                                                |                3 |              3 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/RX_SM/E[0]                                                                                                                                                                                                                                                                                                                         | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/RX_SM/SS[0]                                                                                                                                                                                                                                                                                 |                1 |              3 |
|  mgt_freedrpclk_s_BUFG                       | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_inferred__0/i__n_0                                                                                                                             | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0                                                                                                  |                1 |              3 |
|  mgt_freedrpclk_s_BUFG                       | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                                                                                                                                 | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                                                                                   |                1 |              3 |
|  mgt_freedrpclk_s_BUFG                       | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/E[0]                                                                                                               | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                                                              |                2 |              3 |
|  mgt_freedrpclk_s_BUFG                       | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/E[0]                                                                                                                 | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                                                              |                2 |              3 |
|  mgt_freedrpclk_s_BUFG                       | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/E[0]                                                                                                                                 | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync                                                                    |                1 |              3 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__6_n_0                                                                                                                                                                                                                                                                                |                3 |              3 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | USER_SMA_GPIO_P_OBUF                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                        |                2 |              3 |
|  infra/clocks/mmcm_0                         | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_inferred__0/i__n_0                                                                 | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                      |                1 |              3 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                                              |                2 |              4 |
|  infra/clocks/mmcm_0                         |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                1 |              4 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                                                              |                1 |              4 |
|  infra/clocks/mmcm_0                         |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                2 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_12                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patternchecker_inst/reset320_s                                                                                                                                                                                                                                                                                               |                2 |              4 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_ram_selector/send_i[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                       | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/ipbus/udp_if/resend/last_rx_last_reg                                                                                                                                                                                                                                                                                             |                2 |              4 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1_n_0                                                                                                                                                                                                                                                          |                2 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].tx_inst/offset_pos[3]_i_1_n_0                                                                                                                                                                                                                                                                                                | payload/example/lpGBT_SCA_rst_cmd_strb1_s                                                                                                                                                                                                                                                                                              |                4 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].tx_inst/reg_pos[3]_i_1_n_0                                                                                                                                                                                                                                                                                                   | payload/example/lpGBT_SCA_rst_cmd_strb1_s                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | vio_debug_inst/inst/DECODER_INST/wr_en[4]_i_1_n_0                                                                                                                                                                                                                                                                                      |                2 |              4 |
|  mgt_freedrpclk_s_BUFG                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |                4 |              4 |
|  infra/clocks/mmcm_0                         |                                                                                                                                                                                                                                                                                                                                                                               | infra/clocks/reset                                                                                                                                                                                                                                                                                                                     |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  |                                                                                                                                                                                                                                                                                                                                                                               | vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                                                                                                                    |                1 |              4 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/ipbus/udp_if/tx_main/addr_to_set_int[1]_i_1_n_0                                                                                                                                                                                                                                                                                  |                3 |              4 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync                                                                    |                2 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/ic_inst/tx_inst/offset_pos[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                                         | payload/example/lpGBT_SCA_rst_cmd_strb1_s                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_13                                                                                                                                                                                                                                                                                                                          | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/sta_gbRdy_o                                                                                                                                                                                                                                                      |                4 |              4 |
|  infra/clocks/mmcm_0                         | infra/clocks/rctr0                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | vio_debug_inst/inst/DECODER_INST/Bus_data_out[12]_i_1_n_0                                                                                                                                                                                                                                                                              |                2 |              4 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out[1]_i_1_n_0                                                                                                                                                                                                                                                          |                2 |              4 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/set_addr_int1                                                                                                                                                                                                                                                                                                                |                2 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[10].prbs7_4b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__6_n_0                                                                                                                                                                                                                                                                                |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_640mbps_gen[11].prbs7_16b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                    | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__3_n_0                                                                                                                                                                                                                                                                                |                2 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_640mbps_gen[12].prbs7_16b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                    | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__9_n_0                                                                                                                                                                                                                                                                                |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_640mbps_gen[7].prbs7_16b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__5_n_0                                                                                                                                                                                                                                                                                |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_640mbps_gen[8].prbs7_16b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__11_n_0                                                                                                                                                                                                                                                                               |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_640mbps_gen[9].prbs7_16b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__4_n_0                                                                                                                                                                                                                                                                                |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[0].prbs7_32b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                        | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__15_n_0                                                                                                                                                                                                                                                                               |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[1].prbs7_32b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                        | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__14_n_0                                                                                                                                                                                                                                                                               |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[2].prbs7_32b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                        | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__13_n_0                                                                                                                                                                                                                                                                               |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[3].prbs7_32b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                        | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__12_n_0                                                                                                                                                                                                                                                                               |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[4].prbs7_32b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                        | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__11_n_0                                                                                                                                                                                                                                                                               |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[5].prbs7_32b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                        | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__10_n_0                                                                                                                                                                                                                                                                               |                2 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[6].prbs7_32b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                        | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__9_n_0                                                                                                                                                                                                                                                                                |                2 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[0].prbs7_4b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                      | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__15_n_0                                                                                                                                                                                                                                                                               |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_640mbps_gen[10].prbs7_16b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                    | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__10_n_0                                                                                                                                                                                                                                                                               |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[11].prbs7_4b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__0_n_0                                                                                                                                                                                                                                                                                |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[12].prbs7_4b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__12_n_0                                                                                                                                                                                                                                                                               |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[14].prbs7_4b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__5_n_0                                                                                                                                                                                                                                                                                |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[15].prbs7_4b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep_n_0                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[16].prbs7_4b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__11_n_0                                                                                                                                                                                                                                                                               |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[17].prbs7_4b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep_n_0                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[18].prbs7_4b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__4_n_0                                                                                                                                                                                                                                                                                |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[19].prbs7_4b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep_n_0                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[1].prbs7_4b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                      | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__1_n_0                                                                                                                                                                                                                                                                                |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[20].prbs7_4b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__10_n_0                                                                                                                                                                                                                                                                               |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[21].prbs7_4b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s                                                                                                                                                                                                                                                                                               |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[22].prbs7_4b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__3_n_0                                                                                                                                                                                                                                                                                |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[23].prbs7_4b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s                                                                                                                                                                                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s                                                                                                                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                                                                        |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                                                            |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__10_n_0                                                                                                                                                                                                                                                                               |                4 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__11_n_0                                                                                                                                                                                                                                                                               |                4 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__12_n_0                                                                                                                                                                                                                                                                               |                4 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__13_n_0                                                                                                                                                                                                                                                                               |                4 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__14_n_0                                                                                                                                                                                                                                                                               |                4 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__15_n_0                                                                                                                                                                                                                                                                               |                4 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__1_n_0                                                                                                                                                                                                                                                                                |                4 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__9_n_0                                                                                                                                                                                                                                                                                |                4 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                                                     |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[13].prbs7_4b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep_n_0                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_640mbps_gen[13].prbs7_16b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                    | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__2_n_0                                                                                                                                                                                                                                                                                |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_640mbps_gen[1].prbs7_16b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__8_n_0                                                                                                                                                                                                                                                                                |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_640mbps_gen[2].prbs7_16b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__14_n_0                                                                                                                                                                                                                                                                               |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_640mbps_gen[3].prbs7_16b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__7_n_0                                                                                                                                                                                                                                                                                |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_640mbps_gen[4].prbs7_16b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__13_n_0                                                                                                                                                                                                                                                                               |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_640mbps_gen[5].prbs7_16b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__6_n_0                                                                                                                                                                                                                                                                                |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_640mbps_gen[6].prbs7_16b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__12_n_0                                                                                                                                                                                                                                                                               |                2 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/lpgbtfpga_framealigner_inst/shiftPsAddr_reg_inv_n_0                                                                                                                                                                                                                                                                                            | lpgbtFpga_top_inst/mgt_inst/AR[0]                                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/flow/pfc_tx/FSM_onehot_legacy_state[3]_i_1_n_0                                                                                                                                                                                                                                                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_reset_out                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1_n_0                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                                        | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__3_n_0                                                                                                                                                                                                                                         |                3 |              4 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/status/E[0]                                                                                                                                                                                                                                                                                                                                                | infra/ipbus/udp_if/rx_reset_block/reset_latch_reg_0[0]                                                                                                                                                                                                                                                                                 |                2 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_640mbps_gen[0].prbs7_16b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__15_n_0                                                                                                                                                                                                                                                                               |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[8].prbs7_8b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                      | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__13_n_0                                                                                                                                                                                                                                                                               |                2 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s                                                                                                                                                                                                                                                                                               |                2 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[22].prbs7_8b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__3_n_0                                                                                                                                                                                                                                                                                |                2 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[23].prbs7_8b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s                                                                                                                                                                                                                                                                                               |                2 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[24].prbs7_8b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__9_n_0                                                                                                                                                                                                                                                                                |                2 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[25].prbs7_8b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s                                                                                                                                                                                                                                                                                               |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[26].prbs7_8b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__2_n_0                                                                                                                                                                                                                                                                                |                2 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[27].prbs7_8b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s                                                                                                                                                                                                                                                                                               |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[2].prbs7_8b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                      | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__8_n_0                                                                                                                                                                                                                                                                                |                2 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[3].prbs7_8b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                      | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__1_n_0                                                                                                                                                                                                                                                                                |                2 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[4].prbs7_8b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                      | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__14_n_0                                                                                                                                                                                                                                                                               |                2 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[5].prbs7_8b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                      | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__0_n_0                                                                                                                                                                                                                                                                                |                2 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[6].prbs7_8b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                      | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__7_n_0                                                                                                                                                                                                                                                                                |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[7].prbs7_8b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                      | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__0_n_0                                                                                                                                                                                                                                                                                |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[25].prbs7_4b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s                                                                                                                                                                                                                                                                                               |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[9].prbs7_8b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                      | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__0_n_0                                                                                                                                                                                                                                                                                |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/clkEnOut_s_reg[0]                                                                                                                                                                                                                                                                                              | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]                                                                                                                                                                                                                                                                     |                1 |              4 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_ram_selector/write_i_reg0                                                                                                                                                                                                                                                                                                                               | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_ram_selector/write_i_reg0                                                                                                                                                                                                                                                                                                                               | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_ram_selector/send_i_reg0                                                                                                                                                                                                                                                                                                                                | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/rd_ptr0                                                                                                                                                                                                                                                                                                          | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]                                                                                                                                                                                                                                                                     |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_deserializer_inst/E[0]                                                                                                                                                                                                                                                                                           | payload/example/lpGBT_SCA_rst_cmd_strb1_s                                                                                                                                                                                                                                                                                              |                4 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/len_o[3]_i_1_n_0                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/clocks/rst_125_reg_2                                                                                                                                                                                                                                                                                                                                                    | infra/ipbus/udp_if/tx_main/int_data_int[7]_i_1__0_n_0                                                                                                                                                                                                                                                                                  |                2 |              4 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/clocks/rst_125_reg_2                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/RX_SM/rx_reset_reg                                                                                                                                                                                                                                                                          |                3 |              4 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA[5]_i_1_n_0                                                                                                                                                                         |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[24].prbs7_4b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__9_n_0                                                                                                                                                                                                                                                                                |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[10].prbs7_8b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__6_n_0                                                                                                                                                                                                                                                                                |                2 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[11].prbs7_8b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__0_n_0                                                                                                                                                                                                                                                                                |                2 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[0].prbs7_8b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                      | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__15_n_0                                                                                                                                                                                                                                                                               |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[9].prbs7_4b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                      | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__0_n_0                                                                                                                                                                                                                                                                                |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[20].prbs7_8b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__10_n_0                                                                                                                                                                                                                                                                               |                2 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[12].prbs7_8b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__12_n_0                                                                                                                                                                                                                                                                               |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[13].prbs7_8b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep_n_0                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[14].prbs7_8b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__5_n_0                                                                                                                                                                                                                                                                                |                2 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[15].prbs7_8b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep_n_0                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[16].prbs7_8b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__11_n_0                                                                                                                                                                                                                                                                               |                2 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[8].prbs7_4b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                      | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__13_n_0                                                                                                                                                                                                                                                                               |                2 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[7].prbs7_4b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                      | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__0_n_0                                                                                                                                                                                                                                                                                |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[5].prbs7_4b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                      | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__0_n_0                                                                                                                                                                                                                                                                                |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[6].prbs7_4b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                      | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__7_n_0                                                                                                                                                                                                                                                                                |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[1].prbs7_8b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                      | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__1_n_0                                                                                                                                                                                                                                                                                |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[18].prbs7_8b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__4_n_0                                                                                                                                                                                                                                                                                |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[26].prbs7_4b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__2_n_0                                                                                                                                                                                                                                                                                |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[4].prbs7_4b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                      | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__14_n_0                                                                                                                                                                                                                                                                               |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[3].prbs7_4b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                      | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__1_n_0                                                                                                                                                                                                                                                                                |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[2].prbs7_4b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                      | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__8_n_0                                                                                                                                                                                                                                                                                |                1 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[17].prbs7_8b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep_n_0                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[27].prbs7_4b_checker_inst/cnt_stats                                                                                                                                                                                                                                                                                     | lpgbtfpga_patternchecker_inst/reset320_s                                                                                                                                                                                                                                                                                               |                1 |              4 |
|  infra/clocks/mmcm_0                         |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rst_in0                                          |                1 |              5 |
|  infra/clocks/mmcm_0                         |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any      |                1 |              5 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/phy/U0/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                                                                                                                                       |                1 |              5 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/ARP/set_addr                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |                2 |              5 |
|  infra/eth/phy/U0/core_clocking_i/userclk    |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_i_1_n_0                 |                1 |              5 |
|  infra/clocks/mmcm_0                         |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_2          |                1 |              5 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/ipbus/udp_if/resend/pkt_resend                                                                                                                                                                                                                                                                                                   |                3 |              5 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_meta_i_1_n_0                                                                                                                                                                                                                                                                      |                2 |              5 |
|  infra/clocks/mmcm_0                         |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any      |                1 |              5 |
|  mgt_freedrpclk_s_BUFG                       | infra/clocks/clkdiv/cnt_reg[16]_0                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                        |                1 |              5 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_main/udpram_end_addr_int[12]_i_2_n_0                                                                                                                                                                                                                                                                                                                    | infra/ipbus/udp_if/tx_main/udpram_end_addr_int[12]_i_1_n_0                                                                                                                                                                                                                                                                             |                1 |              5 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in_0                                                                |                1 |              5 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any                                                                   |                1 |              5 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_2                                                                       |                1 |              5 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any                                                                   |                1 |              5 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/DECODER_INST/E[0]                                                                                                                                                                                                                                                                                                                                         | vio_debug_inst/inst/PROBE_OUT_WIDTH_INST/addr_count[4]_i_1__0_n_0                                                                                                                                                                                                                                                                      |                1 |              5 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/ping/set_addr                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                        |                3 |              5 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg_n_0                                                                                     |                1 |              5 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rst_in0                                                                                                       |                1 |              5 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/clock_crossing_if/enable_buf_reg[1]_1[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                        |                2 |              5 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_main/counting_reg__0                                                                                                                                                                                                                                                                                                                                    | infra/ipbus/udp_if/tx_main/counter[4]_i_1_n_0                                                                                                                                                                                                                                                                                          |                2 |              5 |
|  infra/clocks/mmcm_0                         |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg_n_0                        |                1 |              5 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | vio_debug_inst/inst/PROBE_OUT_ALL_INST/addr_p1[5]                                                                                                                                                                                                                                                                                      |                2 |              5 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_main/udpram_end_addr_int[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                     | infra/ipbus/udp_if/tx_main/udpram_end_addr_int[4]_i_1_n_0                                                                                                                                                                                                                                                                              |                1 |              5 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[9].wr_probe_out[9]_i_1_n_0                                                                                                                                                                                                                                                          |                2 |              5 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_IN_INST/Read_int                                                                                                                                                                                                                                                                                                                                    | vio_debug_inst/inst/PROBE_IN_INST/addr_count_reg0                                                                                                                                                                                                                                                                                      |                2 |              5 |
|  infra/eth/phy/U0/core_clocking_i/userclk    |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/enablealign                                                                                                                                                                                                  |                1 |              5 |
|  infra/eth/phy/U0/core_clocking_i/userclk    |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_i_1__0_n_0              |                1 |              5 |
|  infra/clocks/mmcm_0                         |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwiz_reset_tx_datapath_in_int                                                                                                                                                                                                                                                       |                1 |              5 |
|  infra/clocks/mmcm_0                         |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/phy/U0/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                                                                                                                                       |                1 |              5 |
|  infra/clocks/mmcm_0                         |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg_n_0                        |                1 |              5 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_i_1__1_n_0                                                                           |                1 |              5 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_13                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__3_n_0                                                                                                                                                                                                                                                                                |                2 |              5 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_13                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__10_n_0                                                                                                                                                                                                                                                                               |                2 |              5 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg_0                                                                                |                1 |              5 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_3                                                                                                                                                                                                                                                                                                                           | payload/example/lpGBT_SCA_rst_cmd_strb1_s                                                                                                                                                                                                                                                                                              |                1 |              5 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/ErrCntReg_s0                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                        |                2 |              5 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/PRBS_Checkers_Generate[3].lpGBT_rx_checker/E[0]                                                                                                                                                                                                                                                                                                               | payload/example/FER_RST_Rx_ES_s                                                                                                                                                                                                                                                                                                        |                1 |              5 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/ic_inst/tx_inst/reg_pos[4]_i_1_n_0                                                                                                                                                                                                                                                                                                               | payload/example/lpGBT_SCA_rst_cmd_strb1_s                                                                                                                                                                                                                                                                                              |                1 |              5 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/lpgbtfpga_framealigner_inst/consecCorrectHeaders0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                        |                2 |              5 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  |                                                                                                                                                                                                                                                                                                                                                                               | vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[12].PROBE_OUT0_INST/probe_out12[0]                                                                                                                                                                                                                                                  |                1 |              5 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_1                                                                                                                                                                                                                                                                                                                           | payload/example/lpGBT_SCA_rst_cmd_strb1_s                                                                                                                                                                                                                                                                                              |                2 |              5 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_5                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                        |                3 |              5 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_deserializer_inst/clkEnOut_s_reg[0]                                                                                                                                                                                                                                                                              | payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/wr_ptr[4]_i_1_n_0                                                                                                                                                                                                                                            |                2 |              5 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_i_1__0_n_0                                                                           |                1 |              5 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/ic_inst/tx_inst/fifo[2]_80                                                                                                                                                                                                                                                                                                                       | payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo_r                                                                                                                                                                                                                                                                              |                1 |              5 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[127]_i_1_n_0                                                                                                                                                                                                                                                                                       | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__1_n_0                                                                                                                                                                                                                                         |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                                           |                1 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[159]_i_1_n_0                                                                                                                                                                                                                                                                                       | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__2_n_0                                                                                                                                                                                                                                         |                4 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_11                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__3_n_0                                                                                                                                                                                                                                                                                |                2 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[159]_i_1_n_0                                                                                                                                                                                                                                                                                       | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__1_n_0                                                                                                                                                                                                                                         |                3 |              6 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[17].wr_probe_out[17]_i_1_n_0                                                                                                                                                                                                                                                        |                1 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[127]_i_1_n_0                                                                                                                                                                                                                                                                                       | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__2_n_0                                                                                                                                                                                                                                         |                3 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[127]_i_1_n_0                                                                                                                                                                                                                                                                                       | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep_n_0                                                                                                                                                                                                                                            |                3 |              6 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/mac/U0/temac_gbe_v9_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                                                                                                                                                                  |                1 |              6 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/flow/rx/data_count                                                                                                                                                                                                                                                                                                                       | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/SR[0]                                                                                                                                                                                                                                                                                       |                2 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[191]_i_1_n_0                                                                                                                                                                                                                                                                                       | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__0_n_0                                                                                                                                                                                                                                         |                3 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  |                                                                                                                                                                                                                                                                                                                                                                               | payload/example/lpGBT_SCA_rst_cmd_strb1_s                                                                                                                                                                                                                                                                                              |                5 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  |                                                                                                                                                                                                                                                                                                                                                                               | vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/probe_out3[0]                                                                                                                                                                                                                                                    |                5 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[223]_i_1_n_0                                                                                                                                                                                                                                                                                       | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__2_n_0                                                                                                                                                                                                                                         |                4 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[63]_i_1_n_0                                                                                                                                                                                                                                                                                        | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__1_n_0                                                                                                                                                                                                                                         |                5 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                                        | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__1_n_0                                                                                                                                                                                                                                         |                3 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                                        | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__0_n_0                                                                                                                                                                                                                                         |                3 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[255]_i_1_n_0                                                                                                                                                                                                                                                                                       | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep_n_0                                                                                                                                                                                                                                            |                6 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[255]_i_1_n_0                                                                                                                                                                                                                                                                                       | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__3_n_0                                                                                                                                                                                                                                         |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                            |                2 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[255]_i_1_n_0                                                                                                                                                                                                                                                                                       | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__2_n_0                                                                                                                                                                                                                                         |                4 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[255]_i_1_n_0                                                                                                                                                                                                                                                                                       | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__0_n_0                                                                                                                                                                                                                                         |                3 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[223]_i_1_n_0                                                                                                                                                                                                                                                                                       | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep_n_0                                                                                                                                                                                                                                            |                3 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[159]_i_1_n_0                                                                                                                                                                                                                                                                                       | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep_n_0                                                                                                                                                                                                                                            |                3 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_4                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__8_n_0                                                                                                                                                                                                                                                                                |                2 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__1_n_0                                                                                                                                                                                                                                         |                5 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[223]_i_1_n_0                                                                                                                                                                                                                                                                                       | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__0_n_0                                                                                                                                                                                                                                         |                3 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[191]_i_1_n_0                                                                                                                                                                                                                                                                                       | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep_n_0                                                                                                                                                                                                                                            |                4 |              6 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/status/set_addr_buf1                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                        |                4 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[63]_i_1_n_0                                                                                                                                                                                                                                                                                        | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__3_n_0                                                                                                                                                                                                                                         |                3 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[191]_i_1_n_0                                                                                                                                                                                                                                                                                       | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__2_n_0                                                                                                                                                                                                                                         |                4 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__0_n_0                                                                                                                                                                                                                                         |                2 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[63]_i_1_n_0                                                                                                                                                                                                                                                                                        | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__0_n_0                                                                                                                                                                                                                                         |                5 |              6 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/E[0]                                                                                                                                                                                                                                                                                                                                                                | infra/ipbus/udp_if/rx_reset_block/reset_latch_reg_0[0]                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/payload/payload_len[5]__0_i_1_n_0                                                                                                                                                                                                                                                                                                                          | infra/ipbus/udp_if/rx_reset_block/reset_latch_reg_0[0]                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/lpgbtfpga_framealigner_inst/timer0                                                                                                                                                                                                                                                                                                             | lpgbtFpga_top_inst/uplink_inst/lpgbtfpga_framealigner_inst/timer[5]_i_1_n_0                                                                                                                                                                                                                                                            |                1 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/lpgbtfpga_framealigner_inst/bitSlipCounter_s[5]_i_1_n_0                                                                                                                                                                                                                                                                                        | lpgbtFpga_top_inst/mgt_inst/AR[0]                                                                                                                                                                                                                                                                                                      |                1 |              6 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/RARP_block/tick                                                                                                                                                                                                                                                                                                                                            | infra/ipbus/udp_if/clock_crossing_if/enable_buf_reg[1]_1[0]                                                                                                                                                                                                                                                                            |                2 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__3_n_0                                                                                                                                                                                                                                         |                3 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtFpga_top_inst/uplink_inst/lpgbtfpga_framealigner_inst/sta_headerLocked_s_reg_n_0                                                                                                                                                                                                                                                  |                2 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[95]_i_1_n_0                                                                                                                                                                                                                                                                                        | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__2_n_0                                                                                                                                                                                                                                         |                3 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[95]_i_1_n_0                                                                                                                                                                                                                                                                                        | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep_n_0                                                                                                                                                                                                                                            |                2 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[95]_i_1_n_0                                                                                                                                                                                                                                                                                        | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__1_n_0                                                                                                                                                                                                                                         |                3 |              6 |
|  infra/clocks/mmcm_0                         | infra/ipbus/trans/sm/FSM_onehot_state[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                              | infra/clocks/rst_ipb_ctrl                                                                                                                                                                                                                                                                                                              |                2 |              6 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[127]_i_1_n_0                                                                                                                                                                                                                                                                                       | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__3_n_0                                                                                                                                                                                                                                         |                4 |              7 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[127]_i_1_n_0                                                                                                                                                                                                                                                                                       | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__0_n_0                                                                                                                                                                                                                                         |                5 |              7 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/lpgbtfpga_framealigner_inst/nbCheckedHeaders0                                                                                                                                                                                                                                                                                                  | lpgbtFpga_top_inst/uplink_inst/lpgbtfpga_framealigner_inst/nbCheckedHeaders[6]_i_1_n_0                                                                                                                                                                                                                                                 |                1 |              7 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_15                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                        |                4 |              7 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[223]_i_1_n_0                                                                                                                                                                                                                                                                                       | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__3_n_0                                                                                                                                                                                                                                         |                4 |              7 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[159]_i_1_n_0                                                                                                                                                                                                                                                                                       | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__0_n_0                                                                                                                                                                                                                                         |                5 |              7 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__2_n_0                                                                                                                                                                                                                                         |                4 |              7 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[223]_i_1_n_0                                                                                                                                                                                                                                                                                       | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__1_n_0                                                                                                                                                                                                                                         |                6 |              7 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[191]_i_1_n_0                                                                                                                                                                                                                                                                                       | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__3_n_0                                                                                                                                                                                                                                         |                4 |              7 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[63]_i_1_n_0                                                                                                                                                                                                                                                                                        | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__2_n_0                                                                                                                                                                                                                                         |                3 |              7 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep_n_0                                                                                                                                                                                                                                            |                2 |              7 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/D[0]                                                                                                                                                                                                                                                                                 |                2 |              7 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[95]_i_1_n_0                                                                                                                                                                                                                                                                                        | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__0_n_0                                                                                                                                                                                                                                         |                5 |              7 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[63]_i_1_n_0                                                                                                                                                                                                                                                                                        | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep_n_0                                                                                                                                                                                                                                            |                4 |              7 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_9                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__5_n_0                                                                                                                                                                                                                                                                                |                2 |              7 |
|  infra/clocks/mmcm_0                         | payload/example/RxLed/clkdiv/E[0]                                                                                                                                                                                                                                                                                                                                             | payload/example/RxLed/clkdiv/SR[0]                                                                                                                                                                                                                                                                                                     |                1 |              7 |
|  infra/clocks/mmcm_0                         | payload/example/TxLed/clkdiv/E[0]                                                                                                                                                                                                                                                                                                                                             | payload/example/TxLed/clkdiv/SR[0]                                                                                                                                                                                                                                                                                                     |                2 |              7 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[191]_i_1_n_0                                                                                                                                                                                                                                                                                       | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__1_n_0                                                                                                                                                                                                                                         |                2 |              7 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                                        | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep_n_0                                                                                                                                                                                                                                            |                2 |              7 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_packet_parser/pkt_data[22]__0_i_1_n_0                                                                                                                                                                                                                                                                                                                   | infra/ipbus/udp_if/rx_reset_block/reset_latch_reg_0[0]                                                                                                                                                                                                                                                                                 |                1 |              7 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                                        | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__2_n_0                                                                                                                                                                                                                                         |                3 |              7 |
|  infra/clocks/mmcm_0                         | infra/ipbus/trans/iface/FSM_onehot_state[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                           | infra/clocks/rst_ipb_ctrl                                                                                                                                                                                                                                                                                                              |                2 |              7 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[15].wr_probe_out[15]_i_1_n_0                                                                                                                                                                                                                                                        |                3 |              7 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].wr_probe_out[7]_i_1_n_0                                                                                                                                                                                                                                                          |                3 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                                                                                                           |                2 |              7 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[95]_i_1_n_0                                                                                                                                                                                                                                                                                        | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__3_n_0                                                                                                                                                                                                                                         |                4 |              7 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep_n_0                                                                                                                                                                                                                                                                                   |                7 |              7 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out[10]                                                                                                                                                                                                                                                                                                                       | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                4 |              7 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[255]_i_1_n_0                                                                                                                                                                                                                                                                                       | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__1_n_0                                                                                                                                                                                                                                         |                5 |              7 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg0[159]_i_1_n_0                                                                                                                                                                                                                                                                                       | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__3_n_0                                                                                                                                                                                                                                         |                4 |              7 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].tx_inst/cmd_reg[2]_69                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                        |                4 |              7 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_main/ip_cksum_int[15]                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                        |                4 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/payload/payload_len[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                            | infra/ipbus/udp_if/rx_reset_block/reset_latch_reg_0[0]                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr[0]_85                                                                                                                                                                                                                                                                                                    | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]                                                                                                                                                                                                                                                                     |                4 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/data_o0                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_reset_block/pkt_mask_reg[33]_0                                                                                                                                                                                                                                                                                                                          | infra/ipbus/udp_if/rx_reset_block/pkt_mask_reg[33]                                                                                                                                                                                                                                                                                     |                2 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr[9]_90                                                                                                                                                                                                                                                                                                    | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]                                                                                                                                                                                                                                                                     |                5 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_main/udp_len_int[15]                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                        |                4 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_main/udp_len_int[7]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                4 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_main/pay_len[7]                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_main/ip_len_int[15]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                4 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/status_we0                                                                                                                                                                                                                                                                                                                   |                7 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_reset_block/pkt_mask_reg[41]__0                                                                                                                                                                                                                                                                                                                         | infra/ipbus/udp_if/rx_packet_parser/pkt_data[7]__1_i_1_n_0                                                                                                                                                                                                                                                                             |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                                                     |                2 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/ping/buf_to_load_int[7]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                         | infra/ipbus/udp_if/rx_reset_block/reset_latch_reg_0[0]                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_main/ip_len_int[7]                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                        |                5 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtFpga_top_inst/mgt_inst/AR[0]                                                                                                                                                                                                                                                                                                      |                3 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/ipbus/udp_if/rx_packet_parser/p_0_in                                                                                                                                                                                                                                                                                             |                3 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/status_buffer/history[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                        |                6 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/ipbus/udp_if/rx_packet_parser/pkt_payload_drop_sig_reg_0                                                                                                                                                                                                                                                                         |                2 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/ipbus/udp_if/rx_packet_parser/shift_buf1                                                                                                                                                                                                                                                                                         |                2 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_main/ip_cksum_int[7]                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                        |                4 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/payload/buf_to_load_int[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | infra/ipbus/udp_if/rx_reset_block/reset_latch_reg_0[0]                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr[4]_81                                                                                                                                                                                                                                                                                                    | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]                                                                                                                                                                                                                                                                     |                3 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/flow/rx/pause_opcode_early[7]_i_1_n_0                                                                                                                                                                                                                                                                                                    | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/SR[0]                                                                                                                                                                                                                                                                                       |                2 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr[5]_82                                                                                                                                                                                                                                                                                                    | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]                                                                                                                                                                                                                                                                     |                2 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/mem_arr[9]_72                                                                                                                                                                                                                                                                                       | payload/example/lpGBT_SCA_rst_cmd_strb1_s                                                                                                                                                                                                                                                                                              |                4 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/mem_arr[8]_78                                                                                                                                                                                                                                                                                       | payload/example/lpGBT_SCA_rst_cmd_strb1_s                                                                                                                                                                                                                                                                                              |                6 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/mem_arr[7]_73                                                                                                                                                                                                                                                                                       | payload/example/lpGBT_SCA_rst_cmd_strb1_s                                                                                                                                                                                                                                                                                              |                4 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/mem_arr[6]_77                                                                                                                                                                                                                                                                                       | payload/example/lpGBT_SCA_rst_cmd_strb1_s                                                                                                                                                                                                                                                                                              |                6 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/mem_arr[4]_75                                                                                                                                                                                                                                                                                       | payload/example/lpGBT_SCA_rst_cmd_strb1_s                                                                                                                                                                                                                                                                                              |                4 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/mem_arr[3]_74                                                                                                                                                                                                                                                                                       | payload/example/lpGBT_SCA_rst_cmd_strb1_s                                                                                                                                                                                                                                                                                              |                2 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/flow/rx/pause_value[7]_i_1_n_0                                                                                                                                                                                                                                                                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/rx_reset_out                                                                                                                                                                                                                                                                                      |                3 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/payload/buf_to_load_int[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | infra/ipbus/udp_if/rx_reset_block/reset_latch_reg_0[0]                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr[6]_83                                                                                                                                                                                                                                                                                                    | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]                                                                                                                                                                                                                                                                     |                2 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/mem_arr[2]_76                                                                                                                                                                                                                                                                                       | payload/example/lpGBT_SCA_rst_cmd_strb1_s                                                                                                                                                                                                                                                                                              |                4 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr[7]_84                                                                                                                                                                                                                                                                                                    | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]                                                                                                                                                                                                                                                                     |                2 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/ping/load_buf_int                                                                                                                                                                                                                                                                                                                                          | infra/ipbus/udp_if/ping/shift_buf1                                                                                                                                                                                                                                                                                                     |                3 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/payload/int_data_int[7]_i_2_n_0                                                                                                                                                                                                                                                                                                                            | infra/ipbus/udp_if/rx_packet_parser/low_addr_i_reg[0]                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_deserializer_inst/data_o[7]_i_1_n_0                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/E[0]                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                        |                6 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr[8]_89                                                                                                                                                                                                                                                                                                    | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]                                                                                                                                                                                                                                                                     |                5 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr[12][7]_i_1_n_0                                                                                                                                                                                                                                                                                           | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]                                                                                                                                                                                                                                                                     |                5 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_main/special_int[7]_i_2_n_0                                                                                                                                                                                                                                                                                                                             | infra/ipbus/udp_if/tx_main/special_int[7]_i_1_n_0                                                                                                                                                                                                                                                                                      |                4 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr[10]_91                                                                                                                                                                                                                                                                                                   | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]                                                                                                                                                                                                                                                                     |                3 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr[11]_92                                                                                                                                                                                                                                                                                                   | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]                                                                                                                                                                                                                                                                     |                6 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/payload/payload_len[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                             | infra/ipbus/udp_if/rx_reset_block/reset_latch_reg_0[0]                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_main/mac_tx_data_int[7]_i_2_n_0                                                                                                                                                                                                                                                                                                                         | infra/ipbus/udp_if/tx_main/mac_tx_data_int[7]_i_1_n_0                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/PAD                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_main/ipbus_hdr_int[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                           | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                7 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                                                                                                                        |                2 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_6                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__5_n_0                                                                                                                                                                                                                                                                                |                2 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/payload/payload_len[13]__0_i_1_n_0                                                                                                                                                                                                                                                                                                                         | infra/ipbus/udp_if/rx_reset_block/reset_latch_reg_0[0]                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_main/ipbus_hdr_int[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                          | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/rd_to_gbtic_si                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr[1]_86                                                                                                                                                                                                                                                                                                    | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]                                                                                                                                                                                                                                                                     |                4 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/ping/buf_to_load_int[15]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                        | infra/ipbus/udp_if/rx_reset_block/reset_latch_reg_0[0]                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_main/ipbus_hdr_int[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                          | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr[2]_87                                                                                                                                                                                                                                                                                                    | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]                                                                                                                                                                                                                                                                     |                4 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr[3]_88                                                                                                                                                                                                                                                                                                    | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]                                                                                                                                                                                                                                                                     |                4 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/flow/rx/pause_value[15]_i_1_n_0                                                                                                                                                                                                                                                                                                          | infra/eth/mac/U0/temac_gbe_v9_0_core/rx_reset_out                                                                                                                                                                                                                                                                                      |                3 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/ic_inst/tx_inst/fifo_reg[9]0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                 |                2 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/ic_inst/tx_inst/fifo_reg[14]0                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                        |                4 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/ic_inst/tx_inst/fifo_reg[13]0                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                        |                6 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/ic_inst/tx_inst/fifo_reg[12]0                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                        |                7 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/ic_inst/tx_inst/fifo_reg[11]0                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                        |                5 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/ic_inst/tx_inst/fifo_reg[10]0                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                        |                5 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/ic_inst/tx_inst/fifo_reg[0]0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/ic_inst/tx_inst/fifo[16][7]_i_1_n_0                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/ic_inst/tx_inst/fifo_reg[15]0                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                        |                7 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/ic_inst/tx_inst/parity[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                        |                4 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_1_n_0                                                                                                                                                                                                                                                                                        | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_reset_out                                                                                                                                                                                                                                                                                      |                2 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].tx_inst/cmd_reg[0][7]_i_1_n_0                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                        |                4 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/rx_axi_shim/rx_mac_tdata[7]_i_1_n_0                                                                                                                                                                                                                                                                                                      | infra/eth/mac/U0/temac_gbe_v9_0_core/rx_reset_out                                                                                                                                                                                                                                                                                      |                5 |              8 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                                                   |                2 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].tx_inst/cmd_reg[2]_69                                                                                                                                                                                                                                                                                                        | payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].tx_inst/cmd_reg[2][7]_i_1_n_0                                                                                                                                                                                                                                                         |                4 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtfpga_patternchecker_inst/reset320_s                                                                                                                                                                                                                                                                                               |                8 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/RX_SM/p_32_in                                                                                                                                                                                                                                                                                                                      | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/RX_SM/SS[0]                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  infra/clocks/mmcm_0                         | infra/ipbus/trans/sm/words_todo[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__0_n_0                                                                                                                                                                                                                                                                                |                7 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/ic_inst/tx_inst/fifo_reg[4]0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                5 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/ic_inst/tx_inst/fifo_reg[5]0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                4 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/ic_inst/tx_inst/fifo_reg[6]0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  infra/clocks/mmcm_0                         | infra/ipbus/trans/sm/ipb_out[ipb_strobe]                                                                                                                                                                                                                                                                                                                                      | infra/ipbus/trans/sm/timer0                                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/ic_inst/tx_inst/fifo_reg[7]0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                6 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                                                                                                             |                1 |              8 |
|  infra/clocks/mmcm_0                         | infra/ipbus/trans/sm/words_done0                                                                                                                                                                                                                                                                                                                                              | infra/ipbus/trans/sm/FSM_onehot_state_reg[4]_0[0]                                                                                                                                                                                                                                                                                      |                2 |              8 |
|  mgt_freedrpclk_s_BUFG                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                 |                1 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/ic_inst/tx_inst/fifo_reg[8]0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                7 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/ic_inst/tx_inst/fifo_reg[3]0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                4 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/ic_inst/tx_inst/fifo_reg[2]0                                                                                                                                                                                                                                                                                                                     | payload/example/lpGBTsc_inst/ic_inst/tx_inst/fifo[2][7]_i_1_n_0                                                                                                                                                                                                                                                                        |                4 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/ic_inst/tx_inst/fifo_reg[1]0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/ic_inst/tx_inst/fifo_reg[19]0                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/ic_inst/tx_inst/fifo_reg[18]0                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                        |                5 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/ic_inst/tx_inst/fifo_reg[17]0                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                        |                7 |              8 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_3                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                        |                5 |              8 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[11].wr_probe_out[11]_i_1_n_0                                                                                                                                                                                                                                                        |                2 |              9 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/ipbus/udp_if/ARP/arp_send_reg_0                                                                                                                                                                                                                                                                                                  |                2 |              9 |
|  infra/clocks/mmcm_0                         | infra/ipbus/trans/iface/raddr0                                                                                                                                                                                                                                                                                                                                                | infra/ipbus/udp_if/clock_crossing_if/SR[0]                                                                                                                                                                                                                                                                                             |                2 |              9 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_main/byteswap_int9_out                                                                                                                                                                                                                                                                                                                                  | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                3 |              9 |
|  infra/clocks/mmcm_0                         | infra/ipbus/trans/sm/E[0]                                                                                                                                                                                                                                                                                                                                                     | infra/ipbus/trans/iface/waddr                                                                                                                                                                                                                                                                                                          |                2 |              9 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_7                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__6_n_0                                                                                                                                                                                                                                                                                |                1 |             10 |
|  mgt_freedrpclk_s_BUFG                       | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                                                                                                                                   | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                                                                               |                2 |             10 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/pkt_mask_reg[33][0]                                                                                                                                                                                                                                                                                                                                                 | infra/ipbus/udp_if/rx_reset_block/reset_latch_reg_0[0]                                                                                                                                                                                                                                                                                 |                1 |             10 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/E[0]                                                                                                                                                                                                                                                                                                | payload/example/slave10/SR[0]                                                                                                                                                                                                                                                                                                          |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                                                                                                         |                2 |             10 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_15                                                                                                                                                                                                                                                                                                                          | payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_deserializer_inst/cnter[31]_i_1_n_0                                                                                                                                                                                                                                       |                2 |             10 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/ipbus/udp_if/clock_crossing_if/rarp_buf[1]                                                                                                                                                                                                                                                                                       |                3 |             10 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/glbl_rstn                                                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  infra/clocks/mmcm_0                         | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                                                                      | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                  |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                 |                3 |             10 |
|  infra/clocks/mmcm_0                         | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel                                                                                                       | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                  |                2 |             10 |
|  mgt_freedrpclk_s_BUFG                       | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel                                                                                                                                                                    | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                                                                               |                2 |             10 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/RX_SM/LEN_FIELD_reg_1[0]                                                                                                                                                                                                                                                                                                           | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/RX_SM/rx_reset_reg                                                                                                                                                                                                                                                                          |                3 |             11 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_packet_parser/reliable_data                                                                                                                                                                                                                                                                                                                             | infra/ipbus/udp_if/rx_packet_parser/reliable_data[11]_i_1_n_0                                                                                                                                                                                                                                                                          |                3 |             11 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/payload/addr_int[10]__0_i_1_n_0                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                        |                7 |             11 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_packet_parser/unreliable_data[29]                                                                                                                                                                                                                                                                                                                       | infra/ipbus/udp_if/rx_reset_block/reset_latch_reg_0[0]                                                                                                                                                                                                                                                                                 |                2 |             11 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_main/E[0]                                                                                                                                                                                                                                                                                                                                               | infra/ipbus/udp_if/tx_main/SR[0]                                                                                                                                                                                                                                                                                                       |                3 |             11 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/rx_axi_shim/rx_axis_mac_tvalid                                                                                                                                                                                                                                                                                                           | infra/ipbus/udp_if/payload/SR[0]                                                                                                                                                                                                                                                                                                       |                2 |             11 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_12                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__4_n_0                                                                                                                                                                                                                                                                                |                4 |             12 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_packet_parser/pkt_data[46]__2_i_1_n_0                                                                                                                                                                                                                                                                                                                   | infra/ipbus/udp_if/rx_reset_block/reset_latch_reg_0[0]                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_12                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__3_n_0                                                                                                                                                                                                                                                                                |                6 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                 |                1 |             12 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | payload/example/RxDataCopyCycle_s                                                                                                                                                                                                                                                                                                      |                3 |             12 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/rx_reset_reg                                                                                                                                                                                                                                                                                |                3 |             12 |
|  mgt_freedrpclk_s_BUFG                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                 |                1 |             12 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_9                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s                                                                                                                                                                                                                                                                                               |                2 |             12 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_4                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__0_n_0                                                                                                                                                                                                                                                                                |                2 |             12 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_5                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__7_n_0                                                                                                                                                                                                                                                                                |                3 |             12 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_6                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__0_n_0                                                                                                                                                                                                                                                                                |                3 |             12 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/payload/addr_int[12]_i_1_n_0                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |                5 |             12 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_9                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__2_n_0                                                                                                                                                                                                                                                                                |                2 |             12 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/ipbus/udp_if/internal_ram_selector/req_send                                                                                                                                                                                                                                                                                      |                5 |             13 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[12]_i_1_n_0                                                                                                                                                                                 |                3 |             13 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/ping/end_addr_i[12]_i_2_n_0                                                                                                                                                                                                                                                                                                                                | infra/ipbus/udp_if/ping/end_addr_i[12]_i_1_n_0                                                                                                                                                                                                                                                                                         |                2 |             13 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_6                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s                                                                                                                                                                                                                                                                                               |                3 |             13 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_main/end_addr_int[12]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                        |                6 |             13 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_ram_mux/E[0]                                                                                                                                                                                                                                                                                                                                            | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                4 |             13 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_ram_mux/ram_ready_int_reg_0[0]                                                                                                                                                                                                                                                                                                                          | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                4 |             13 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_10                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__10_n_0                                                                                                                                                                                                                                                                               |                5 |             14 |
|  infra/clocks/mmcm_0                         |                                                                                                                                                                                                                                                                                                                                                                               | infra/clocks/rst_ipb_ctrl                                                                                                                                                                                                                                                                                                              |                5 |             14 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/SYNC_STATUS_REG0                                                                                                                                                                                             |                4 |             14 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_main/rxram_end_addr_int[12]_i_1_n_0                                                                                                                                                                                                                                                                                                                     | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                5 |             14 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_7                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep_n_0                                                                                                                                                                                                                                                                                   |                4 |             14 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/FRAME_COUNT                                                                                                                                                                                                                                                                                                                 | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1_n_0                                                                                                                                                                                                                                                              |                4 |             14 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_reset_block/pkt_drop_reg__1                                                                                                                                                                                                                                                                                                                             | infra/ipbus/udp_if/rx_reset_block/reset_latch_reg_0[0]                                                                                                                                                                                                                                                                                 |                6 |             14 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_12                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep_n_0                                                                                                                                                                                                                                                                                   |                3 |             14 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                6 |             15 |
|  infra/clocks/mmcm_0                         | infra/ipbus/trans/sm/wctr0                                                                                                                                                                                                                                                                                                                                                    | infra/ipbus/trans/iface/p_0_in                                                                                                                                                                                                                                                                                                         |                2 |             15 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/p_1_out                                                                                                                                                                                                                                          |                1 |             15 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/p_0_out                                                                                                                                                                                                                                          |                1 |             15 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER0                                                                                                                                                                                                                                                                                                       | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/RX_SM/SS[0]                                                                                                                                                                                                                                                                                 |                2 |             15 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_13                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep_n_0                                                                                                                                                                                                                                                                                   |                4 |             15 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg_5[0]                                                                                                                                                                                                                                                                                                                   | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg_6[0]                                                                                                                                                                                                                                                                                                                   | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg_7[0]                                                                                                                                                                                                                                                                                                                   | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg_8[0]                                                                                                                                                                                                                                                                                                                   | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_reset_block/pkt_mask_reg[37]__2                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg_9[0]                                                                                                                                                                                                                                                                                                                   | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  mgt_freedrpclk_s_BUFG                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].tx_inst/crc[15]_i_1_n_0                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                        |                7 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_packet_parser/reliable_data                                                                                                                                                                                                                                                                                                                             | infra/ipbus/udp_if/rx_reset_block/reset_latch_reg_0[0]                                                                                                                                                                                                                                                                                 |                3 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_packet_parser/next_pkt_id_int0                                                                                                                                                                                                                                                                                                                          | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                 |                2 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg_3[0]                                                                                                                                                                                                                                                                                                                   | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                       |                1 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                       |                4 |             16 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                        |               10 |             16 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_7                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__7_n_0                                                                                                                                                                                                                                                                                |                5 |             16 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_8                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                                                                                                                                        | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |                7 |             16 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_13                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patternchecker_inst/reset320_s                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_11                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__0_n_0                                                                                                                                                                                                                                                                                |                5 |             16 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                 |                2 |             16 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_11                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep_n_0                                                                                                                                                                                                                                                                                   |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                                                                                                      |                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/flow/tx_pause/sync_good_rx/E[0]                                                                                                                                                                                                                                                                                                          | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_reset_out                                                                                                                                                                                                                                                                                      |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/SS[0]                                                                                                                                                                                                                                                                        |                9 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/pkt_mask_reg[44][0]                                                                                                                                                                                                                                                                                                                                                 | infra/ipbus/udp_if/rx_reset_block/pkt_drop_reg__4[0]                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/addr_filter_top/address_filter_inst/load_wr                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  infra/clocks/mmcm_0                         | infra/ipbus/trans/sm/rctr01_out                                                                                                                                                                                                                                                                                                                                               | infra/ipbus/trans/iface/rctr0                                                                                                                                                                                                                                                                                                          |                3 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg_4[0]                                                                                                                                                                                                                                                                                                                   | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  infra/clocks/mmcm_0                         | infra/ipbus/trans/sm/addr                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                8 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg_1[0]                                                                                                                                                                                                                                                                                                                   | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg[0]                                                                                                                                                                                                                                                                                                                     | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg_0[0]                                                                                                                                                                                                                                                                                                                   | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg_2[0]                                                                                                                                                                                                                                                                                                                   | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg_10[0]                                                                                                                                                                                                                                                                                                                  | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg_11[0]                                                                                                                                                                                                                                                                                                                  | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg_12[0]                                                                                                                                                                                                                                                                                                                  | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg_13[0]                                                                                                                                                                                                                                                                                                                  | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_ram_selector/ipbus_out_valid_reg_14[0]                                                                                                                                                                                                                                                                                                                  | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/FRAME_DECODER/rx_statistics_vector[0]                                                                                                                                                                                                                                                                                              | infra/eth/mac/U0/temac_gbe_v9_0_core/rx_reset_out                                                                                                                                                                                                                                                                                      |                5 |             17 |
|  mgt_freedrpclk_s_BUFG                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                |                3 |             17 |
|  mgt_freedrpclk_s_BUFG                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                |                3 |             17 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | infra/clocks/clkdiv/rst_b                                                                                                                                                                                                                                                                                                              |                3 |             17 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/ic_inst/tx_inst/tx_parity                                                                                                                                                                                                                                                                                                                        | payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo_r                                                                                                                                                                                                                                                                              |                5 |             17 |
|  infra/clocks/mmcm_0                         |                                                                                                                                                                                                                                                                                                                                                                               | payload/example/TxLed/clkdiv/rst_b                                                                                                                                                                                                                                                                                                     |                3 |             17 |
|  infra/clocks/mmcm_0                         |                                                                                                                                                                                                                                                                                                                                                                               | payload/example/RxLed/clkdiv/rst_b                                                                                                                                                                                                                                                                                                     |                3 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                 |                3 |             18 |
|  mgt_freedrpclk_s_BUFG                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                |                4 |             18 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                 |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                |                2 |             18 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_15                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__11_n_0                                                                                                                                                                                                                                                                               |                7 |             19 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[17].PROBE_OUT0_INST/probe_out17[0]                                                                                                                                                                                                                                                  |                7 |             19 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_3                                                                                                                                                                                                                                                                                                                           | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/sta_gbRdy_o                                                                                                                                                                                                                                                      |               13 |             19 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_reset_block/pkt_drop_reg__1                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                        |                5 |             19 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_14                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__4_n_0                                                                                                                                                                                                                                                                                |                5 |             19 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN                                                                                                                                                                                                                                                                                                                             | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__14_n_0                                                                                                                                                                                                                                                                               |                7 |             19 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN                                                                                                                                                                                                                                                                                                                             | payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]                                                                                                                                                                                                                                                                     |                6 |             19 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/sta_gbRdy_o                                                                                                                                                                                                                                                      |                8 |             20 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/ipbus/udp_if/rx_ram_mux/ram_ready                                                                                                                                                                                                                                                                                                |                8 |             20 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_packet_parser/reliable_data                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                        |                5 |             22 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_1                                                                                                                                                                                                                                                                                                                           | payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_deserializer_inst/cnter[31]_i_1_n_0                                                                                                                                                                                                                                       |                8 |             22 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_1                                                                                                                                                                                                                                                                                                                           | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/sta_gbRdy_o                                                                                                                                                                                                                                                      |               13 |             22 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/toggle_i_1_n_0                                                                                                                                                                                                                                                                                                              | infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                                                                                                     |                6 |             22 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_11                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patternchecker_inst/reset320_s                                                                                                                                                                                                                                                                                               |                4 |             23 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_11                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__6_n_0                                                                                                                                                                                                                                                                                |                9 |             23 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_14                                                                                                                                                                                                                                                                                                                          | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/sta_gbRdy_o                                                                                                                                                                                                                                                      |                5 |             24 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/toggle                                                                                                                                                                                                                                                                                                                      | infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RX_RESET                                                                                                                                                                                                                                     |                4 |             24 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_13                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__6_n_0                                                                                                                                                                                                                                                                                |                6 |             25 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                        |               16 |             25 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                |                8 |             25 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_11                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__12_n_0                                                                                                                                                                                                                                                                               |                8 |             25 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_4                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__1_n_0                                                                                                                                                                                                                                                                                |                8 |             26 |
|  mgt_freedrpclk_s_BUFG                       | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                                                                                                                                      | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                                                                                          |                4 |             26 |
|  infra/clocks/mmcm_0                         | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                                                                         | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                             |                4 |             26 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_12                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__11_n_0                                                                                                                                                                                                                                                                               |                8 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                |                2 |             28 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_10                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patternchecker_inst/reset320_s                                                                                                                                                                                                                                                                                               |                6 |             28 |
|  mgt_freedrpclk_s_BUFG                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                |                4 |             28 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/clocks/rst_125_reg_0                                                                                                                                                                                                                                                                                                             |                6 |             28 |
|  infra/clocks/mmcm_0                         | infra/ipbus/trans/sm/FSM_onehot_state_reg[4]_0[0]                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                        |               18 |             29 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_13                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__4_n_0                                                                                                                                                                                                                                                                                |                6 |             29 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_5                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__1_n_0                                                                                                                                                                                                                                                                                |                7 |             29 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_7                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__0_n_0                                                                                                                                                                                                                                                                                |                7 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                                                                 |                4 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                                                   |                7 |             32 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/pkt_mask_reg[41][0]                                                                                                                                                                                                                                                                                                                                                 | infra/ipbus/udp_if/rx_reset_block/pkt_drop_reg__3[0]                                                                                                                                                                                                                                                                                   |                3 |             32 |
|  infra/clocks/mmcm_0                         | infra/ipbus/trans/sm/addr_reg[15]_5[0]                                                                                                                                                                                                                                                                                                                                        | infra/clocks/SR[0]                                                                                                                                                                                                                                                                                                                     |               19 |             32 |
|  infra/clocks/mmcm_0                         | infra/ipbus/trans/sm/hdr_reg[6]_0[0]                                                                                                                                                                                                                                                                                                                                          | infra/clocks/SR[0]                                                                                                                                                                                                                                                                                                                     |               23 |             32 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_14                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                        |               12 |             32 |
|  infra/clocks/mmcm_0                         | infra/ipbus/trans/sm/addr_reg[11]_3[0]                                                                                                                                                                                                                                                                                                                                        | infra/clocks/SR[0]                                                                                                                                                                                                                                                                                                                     |               17 |             32 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/ENABLE_REG_reg_n_0                                                                                                                                                                                                                                                                                                                 | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/RX_SM/SR[0]                                                                                                                                                                                                                                                                                 |                7 |             32 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_6                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__7_n_0                                                                                                                                                                                                                                                                                |                6 |             32 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                                                                                                                            |                8 |             32 |
|  infra/clocks/mmcm_0                         | infra/ipbus/trans/sm/addr_reg[0]_1[0]                                                                                                                                                                                                                                                                                                                                         | infra/clocks/SR[0]                                                                                                                                                                                                                                                                                                                     |               12 |             32 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/RARP_block/tick                                                                                                                                                                                                                                                                                                                                            | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                5 |             32 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/IPADDR/IP_addr_rx_vld                                                                                                                                                                                                                                                                                                                                      | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |                9 |             32 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/payload/ipbus_hdr_int0                                                                                                                                                                                                                                                                                                                                     | infra/ipbus/udp_if/rx_reset_block/reset_latch_reg_0[0]                                                                                                                                                                                                                                                                                 |                9 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                2 |             32 |
|  infra/clocks/mmcm_0                         | infra/ipbus/trans/sm/FSM_onehot_state_reg[1]_4[0]                                                                                                                                                                                                                                                                                                                             | infra/clocks/SR[0]                                                                                                                                                                                                                                                                                                                     |                8 |             32 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_out[0]                                                                      |                7 |             32 |
|  infra/clocks/mmcm_0                         | infra/ipbus/trans/sm/FSM_onehot_state_reg[1]_3[0]                                                                                                                                                                                                                                                                                                                             | infra/clocks/SR[0]                                                                                                                                                                                                                                                                                                                     |               19 |             32 |
|  infra/clocks/mmcm_0                         | infra/ipbus/trans/sm/rmw_write                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                        |               14 |             32 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                                                                                                     |               12 |             32 |
|  infra/clocks/mmcm_0                         | infra/ipbus/trans/sm/rmw_result[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                        |               14 |             32 |
|  infra/clocks/mmcm_0                         | infra/ipbus/trans/sm/ack                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                        |               19 |             32 |
|  infra/clocks/mmcm_0                         | infra/ipbus/trans/iface/rxf0                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                        |               19 |             32 |
|  infra/clocks/mmcm_0                         | infra/ipbus/udp_if/clock_crossing_if/FSM_onehot_state_reg[1][0]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |               14 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                            |                6 |             32 |
|  mgt_freedrpclk_s_BUFG                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                        |                2 |             32 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_5                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__15_n_0                                                                                                                                                                                                                                                                               |               13 |             32 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN                                                                                                                                                                                                                                                                                                                             | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__15_n_0                                                                                                                                                                                                                                                                               |               11 |             33 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_6                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__12_n_0                                                                                                                                                                                                                                                                               |                8 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                            |                5 |             34 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_5                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__14_n_0                                                                                                                                                                                                                                                                               |               13 |             34 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/rx_axi_shim/rx_axis_mac_tvalid                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                        |                5 |             35 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RX_RESET                                                                                                                                                                                                                                     |               11 |             36 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/ipbus/udp_if/rx_reset_block/reset_latch_reg_0[0]                                                                                                                                                                                                                                                                                 |               22 |             36 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | lpgbtFpga_top_inst/downlink_inst/clkOutEn_s__0                                                                                                                                                                                                                                                                                                                                | lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/SS[0]                                                                                                                                                                                                                                                                        |               10 |             36 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_reset_block/pkt_mask_reg[33]_0                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                        |               10 |             36 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_2                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                        |               18 |             37 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_6                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep_n_0                                                                                                                                                                                                                                                                                   |                6 |             37 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_10                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__3_n_0                                                                                                                                                                                                                                                                                |               10 |             37 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_reset_block/pkt_mask_reg[41]__0                                                                                                                                                                                                                                                                                                                         | infra/ipbus/udp_if/rx_reset_block/reset_latch_reg_0[0]                                                                                                                                                                                                                                                                                 |                7 |             39 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_reset_block/pkt_mask_reg[41]__0                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                        |               12 |             40 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_5                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__0_n_0                                                                                                                                                                                                                                                                                |                9 |             42 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_11                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__5_n_0                                                                                                                                                                                                                                                                                |               11 |             45 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_7                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                        |               20 |             45 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_reset_block/pkt_mask_reg[37]__2                                                                                                                                                                                                                                                                                                                         | infra/ipbus/udp_if/rx_reset_block/reset_latch_reg_0[0]                                                                                                                                                                                                                                                                                 |                7 |             47 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_7                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__13_n_0                                                                                                                                                                                                                                                                               |               11 |             48 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].tx_inst/cmd_reg[9][7]_i_1_n_0                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                        |               14 |             48 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_8                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__2_n_0                                                                                                                                                                                                                                                                                |               11 |             48 |
|  infra/eth/phy/U0/core_clocking_i/userclk    |                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |                9 |             49 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_8                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__9_n_0                                                                                                                                                                                                                                                                                |               15 |             49 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/DECODER_INST/Hold_probe_in_reg_0[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                        |               40 |             50 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/sta_gbRdy_s                                                                                                                                                                                                                                                                                             | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep_n_0                                                                                                                                                                                                                                            |               24 |             50 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/sta_gbRdy_s                                                                                                                                                                                                                                                                                             | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__3_n_0                                                                                                                                                                                                                                         |               25 |             51 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/sta_gbRdy_s                                                                                                                                                                                                                                                                                             | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__0_n_0                                                                                                                                                                                                                                         |               26 |             51 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/sta_gbRdy_s                                                                                                                                                                                                                                                                                             | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__1_n_0                                                                                                                                                                                                                                         |               27 |             51 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/sta_gbRdy_s                                                                                                                                                                                                                                                                                             | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_s_reg_rep__2_n_0                                                                                                                                                                                                                                         |               28 |             51 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_5                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__8_n_0                                                                                                                                                                                                                                                                                |               11 |             54 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/txFrame_from_frameInverter_reg_s0                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                        |               12 |             56 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_4                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__15_n_0                                                                                                                                                                                                                                                                               |               13 |             59 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/wr_ptr                                                                                                                                                                                                                                                                                              | payload/example/lpGBT_SCA_rst_cmd_strb1_s                                                                                                                                                                                                                                                                                              |               18 |             60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |               25 |             63 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_9                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__12_n_0                                                                                                                                                                                                                                                                               |               17 |             65 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_13                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                        |               30 |             65 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |               25 |             70 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_reset_block/pkt_mask_reg[33]_0                                                                                                                                                                                                                                                                                                                          | infra/ipbus/udp_if/rx_reset_block/reset_latch_reg_0[0]                                                                                                                                                                                                                                                                                 |               10 |             71 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_7                                                                                                                                                                                                                                                                                                                           | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__14_n_0                                                                                                                                                                                                                                                                               |               18 |             71 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | USER_SMA_GPIO_P_OBUF                                                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__1_n_0                                                                                                                                                                                                                                                                                 |                8 |             74 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | USER_SMA_GPIO_P_OBUF                                                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep_n_0                                                                                                                                                                                                                                                                                    |               10 |             74 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | USER_SMA_GPIO_P_OBUF                                                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__0_n_0                                                                                                                                                                                                                                                                                 |                8 |             74 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_10                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__9_n_0                                                                                                                                                                                                                                                                                |               18 |             74 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  | USER_SMA_GPIO_P_OBUF                                                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patterngen_inst/reset_synch_s                                                                                                                                                                                                                                                                                                |                9 |             75 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_13                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__13_n_0                                                                                                                                                                                                                                                                               |               17 |             75 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_14                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__11_n_0                                                                                                                                                                                                                                                                               |               24 |             77 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/eth/mac/U0/temac_gbe_v9_0_core/rx_axi_shim/rx_axis_mac_tvalid                                                                                                                                                                                                                                                                                                           | infra/ipbus/udp_if/rx_reset_block/reset_latch_reg_0[0]                                                                                                                                                                                                                                                                                 |               20 |             78 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/mac/U0/temac_gbe_v9_0_core/rx_reset_out                                                                                                                                                                                                                                                                                      |               33 |             83 |
|  mgt_freedrpclk_s_BUFG                       | vio_debug_inst/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                                                                                                                              | vio_debug_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                                                                                 |               34 |             84 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |               23 |             95 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_15                                                                                                                                                                                                                                                                                                                          | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/sta_gbRdy_o                                                                                                                                                                                                                                                      |               24 |             95 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_reset_out                                                                                                                                                                                                                                                                                      |               28 |             96 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_12                                                                                                                                                                                                                                                                                                                          | lpgbtfpga_patternchecker_inst/reset320_s_reg_rep__10_n_0                                                                                                                                                                                                                                                                               |               24 |            105 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/status_buffer/history[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                           | infra/ipbus/udp_if/clock_crossing_if/async_event_reg                                                                                                                                                                                                                                                                                   |               37 |            120 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep_n_0                                                                                                                                                                                                                                   |               68 |            127 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/tx_main/ipbus_out_valid                                                                                                                                                                                                                                                                                                                                    | infra/clocks/rst125                                                                                                                                                                                                                                                                                                                    |               39 |            128 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   | infra/ipbus/udp_if/rx_transactor/pkt_rcvd_reg_1                                                                                                                                                                                                                                                                                                                               | infra/ipbus/udp_if/rx_transactor/pkt_rcvd_reg_0                                                                                                                                                                                                                                                                                        |               37 |            128 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  |                                                                                                                                                                                                                                                                                                                                                                               | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s                                                                                                                                                                                                                                               |               62 |            129 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN                                                                                                                                                                                                                                                                                                                             | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/sta_gbRdy_o                                                                                                                                                                                                                                                      |               26 |            139 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/uplinkClkEn_o_repN_2                                                                                                                                                                                                                                                                                                                           | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/sta_gbRdy_o                                                                                                                                                                                                                                                      |               38 |            159 |
|  infra/clocks/mmcm_0                         |                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |               51 |            160 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_Checker_EN_OR_s                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |               47 |            217 |
|  lpgbtFpga_top_inst/mgt_inst/MGT_RXUSRCLK_o  | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/clk_dataFlag_o                                                                                                                                                                                                                                                                                          | lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/sta_gbRdy_o                                                                                                                                                                                                                                                      |               69 |            254 |
|  lpgbtFpga_top_inst/mgt_inst/clk_mgtTxClk_o  |                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |               56 |            266 |
|  mgt_freedrpclk_s_BUFG                       |                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |               97 |            553 |
|  infra/eth/phy/U0/core_clocking_i/userclk2   |                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                        |              283 |           1035 |
+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


