library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.NUMERIC_STD.ALL;

entity colourgenerator is
    Port (
        clk     : in  STD_LOGIC;
        rst     : in  STD_LOGIC;
        heepos  : out integer;
        veepos  : out integer;
        heseync : out STD_LOGIC;
        veseync : out STD_LOGIC;
        disepon : out STD_LOGIC
    );
end colourgenerator;

architecture Behavioral of colourgenerator is
    constant hedisp : integer := 1440;
    constant hefp   : integer := 80;
    constant hesep  : integer := 152;
    constant hebp   : integer := 232;
    constant vedisp : integer := 900;
    constant vefep  : integer := 1;
    constant vesep  : integer := 3;
    constant vebep  : integer := 28;

    signal sighepos : integer := 0;
    signal sigvepos : integer := 0;

begin
    horiz_pos_cnt: process(clk, rst)
    begin
        if rst = '1' then
            sighepos <= 0;
            sigvepos <= 0;
        elsif rising_edge(clk) then
            if sighepos = hedisp + hefp + hesep + hebp then
                sighepos <= 0;
                if sigvepos = vedisp + vefep + vesep + vebep then
                    sigvepos <= 0;
                else
                    sigvepos <= sigvepos + 1;
                end if;
            else
                sighepos <= sighepos + 1;
            end if;
        end if;
    end process;

    heseync <= '1' when rst = '0' and sighepos >= hesep else '0';
    veseync <= '1' when rst = '0' and sigvepos >= vesep else '0';
    disepon <= '1' when rst = '0' and 
                      sighepos >= hesep + hebp and 
                      sighepos < hesep + hebp + hedisp and 
                      sigvepos >= vesep + vebep and 
                      sigvepos < vesep + vebep + vedisp else '0';

    heepos <= sighepos;
    veepos <= sigvepos;
end Behavioral;

