
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.60000000000000000000;
1.60000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_12_12_20_1";
mvm_12_12_20_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_12_12_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_12_12_20_1' with
	the parameters "12,12,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k12_p12_b20_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "4,12". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP12 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "1,12,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "20,12,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "4,11". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP11 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 683 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP11_0'
  Processing 'memory_b20_SIZE12_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE12_0'
  Processing 'singlepath_n_row1_n_col12_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b4_TOP12'
  Processing 'multipath_k12_p12_b20_g1'
  Processing 'mvm_12_12_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:28  110488.2      0.94     278.9    7051.1                          
    0:00:28  110488.2      0.94     278.9    7051.1                          
    0:00:29  110727.6      0.94     278.9    7051.1                          
    0:00:29  110967.0      0.94     278.9    7051.1                          
    0:00:29  111206.4      0.94     278.9    7051.1                          
    0:00:42  108933.9      0.62     150.2     420.8                          
    0:00:42  108933.9      0.62     150.2     420.8                          
    0:00:42  108933.9      0.62     150.2     420.8                          
    0:00:42  108934.4      0.62     150.2     420.8                          
    0:00:43  108934.4      0.62     150.2     420.8                          
    0:00:53   88225.3      0.52      51.2     196.2                          
    0:00:55   88146.5      0.52      50.9     191.3                          
    0:00:58   88150.8      0.52      50.7     186.3                          
    0:00:58   88155.1      0.51      50.2     177.9                          
    0:00:59   88163.0      0.51      49.3     166.1                          
    0:00:59   88167.6      0.50      48.7     154.3                          
    0:01:00   88180.1      0.49      48.2     139.0                          
    0:01:01   88197.4      0.48      46.0     120.2                          
    0:01:01   88206.4      0.47      43.9      99.6                          
    0:01:02   88230.3      0.47      41.1      79.0                          
    0:01:02   88256.1      0.47      39.4      58.4                          
    0:01:03   88281.1      0.46      36.5      37.8                          
    0:01:03   88298.4      0.46      32.7      20.6                          
    0:01:03   87830.0      0.46      32.7      20.6                          
    0:01:03   87830.0      0.46      32.7      20.6                          
    0:01:04   87828.9      0.46      32.7      13.7                          
    0:01:04   87831.1      0.45      32.4       6.9                          
    0:01:04   87830.5      0.38      29.9       0.0                          
    0:01:04   87830.5      0.38      29.9       0.0                          
    0:01:04   87830.5      0.38      29.9       0.0                          
    0:01:04   87830.5      0.38      29.9       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:04   87830.5      0.38      29.9       0.0                          
    0:01:05   87877.1      0.32      27.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:05   87910.9      0.31      26.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:05   87927.6      0.30      26.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:05   87944.1      0.30      25.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:05   87956.1      0.29      25.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:05   87969.7      0.29      25.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:05   87981.9      0.28      25.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88002.1      0.28      25.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88018.9      0.28      25.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88047.1      0.27      24.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88052.4      0.27      24.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88059.0      0.27      24.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88072.6      0.26      24.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88077.7      0.26      24.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88086.7      0.26      24.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88094.1      0.26      24.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88105.1      0.26      24.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88121.5      0.26      23.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88133.8      0.26      23.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88146.3      0.25      23.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88157.7      0.25      23.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88167.3      0.25      23.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88187.8      0.25      23.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88201.3      0.25      22.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   88214.1      0.25      22.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   88222.4      0.25      21.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88232.5      0.25      21.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   88247.1      0.25      20.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88271.8      0.25      20.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   88286.7      0.24      19.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88303.2      0.24      19.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:08   88306.7      0.24      19.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88310.1      0.23      19.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88323.7      0.23      19.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88337.5      0.23      19.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88342.9      0.23      19.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88347.4      0.23      18.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88353.2      0.23      18.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88352.4      0.22      18.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88366.8      0.22      18.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88375.8      0.22      18.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88383.0      0.22      18.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88402.7      0.22      18.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:10   88416.3      0.22      18.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88423.2      0.22      18.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88427.4      0.22      18.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88438.1      0.22      18.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88447.9      0.22      17.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88463.4      0.21      17.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   88478.8      0.21      16.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   88495.0      0.21      16.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:10   88501.4      0.21      16.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88509.6      0.21      16.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88520.3      0.21      16.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   88530.7      0.21      15.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88537.0      0.21      15.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:11   88543.7      0.21      15.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88552.7      0.21      15.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88559.6      0.21      15.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88566.0      0.20      15.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:11   88570.0      0.20      15.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:11   88571.9      0.20      15.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88576.4      0.20      15.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:12   88582.3      0.20      15.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:12   88588.6      0.20      15.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   88592.9      0.20      15.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:12   88601.1      0.20      15.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:12   88607.3      0.20      15.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   88613.4      0.20      15.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:12   88619.8      0.20      15.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:12   88629.1      0.19      15.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:12   88634.7      0.19      14.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:12   88640.2      0.19      14.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:13   88648.0      0.19      14.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:13   88654.1      0.19      14.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   88661.0      0.19      14.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   88665.5      0.19      14.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:13   88672.7      0.19      13.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:13   88675.4      0.19      13.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:13   88677.7      0.19      13.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:13   88683.9      0.19      13.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:13   88693.4      0.18      13.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:13   88698.2      0.18      13.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:14   88710.2      0.18      13.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:14   88714.5      0.18      13.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:14   88722.4      0.18      13.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:14   88726.7      0.18      13.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:14   88731.5      0.18      13.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:14   88743.2      0.18      13.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:14   88744.5      0.18      13.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:14   88745.6      0.18      13.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:14   88750.1      0.18      13.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:14   88750.4      0.18      13.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:15   88753.6      0.18      13.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:15   88764.7      0.18      13.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:15   88767.7      0.18      12.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:15   88767.1      0.18      12.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:15   88773.2      0.18      12.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:15   88778.8      0.18      12.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:15   88783.1      0.17      12.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:15   88799.8      0.17      12.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:15   88802.2      0.17      12.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:16   88804.6      0.17      12.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:16   88805.4      0.17      12.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:16   88811.3      0.17      12.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:16   88816.3      0.17      12.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:16   88818.7      0.17      12.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:16   88830.4      0.17      12.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   88838.4      0.17      12.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:16   88841.9      0.17      12.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:16   88845.9      0.17      12.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:16   88852.8      0.17      12.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:17   88857.6      0.16      11.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:17   88866.3      0.16      11.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:17   88867.1      0.16      11.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:17   88871.4      0.16      11.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:17   88873.0      0.16      11.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:17   88880.4      0.16      11.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:17   88886.6      0.16      11.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:17   88901.7      0.16      11.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:17   88906.8      0.16      11.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:17   88913.7      0.16      11.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:18   88922.2      0.16      11.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:18   88934.7      0.16      11.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:18   88936.6      0.16      11.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:18   88940.0      0.16      11.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:18   88943.0      0.16      11.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:18   88949.9      0.16      11.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:18   88953.3      0.16      11.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:18   88961.6      0.15      11.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:18   88970.6      0.15      11.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:18   88971.7      0.15      11.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:19   88978.9      0.15      11.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:19   88985.2      0.15      11.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:19   88991.9      0.15      10.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:19   88994.8      0.15      10.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:19   88998.8      0.15      10.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89003.6      0.15      10.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89011.0      0.15      10.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89020.9      0.15      10.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89030.2      0.15      10.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:20   89032.3      0.15      10.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:20   89038.7      0.15      10.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89043.2      0.15      10.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89047.2      0.15      10.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89054.1      0.14      10.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89058.4      0.14      10.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89061.6      0.14       9.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89068.2      0.14       9.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89069.0      0.14       9.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89071.7      0.14       9.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:21   89076.2      0.14       9.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89082.9      0.14       9.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89090.6      0.14       9.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89096.2      0.14       9.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89099.9      0.14       9.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89106.8      0.14       9.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:21   89107.9      0.14       9.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89114.3      0.14       9.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89120.6      0.14       9.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89126.8      0.14       9.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89129.7      0.13       9.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89135.0      0.13       9.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22   89140.3      0.13       9.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89144.0      0.13       9.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:22   89151.8      0.13       9.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89157.3      0.13       8.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89163.5      0.13       8.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89163.5      0.13       8.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:22   89168.5      0.13       8.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:22   89174.4      0.13       8.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:22   89178.4      0.13       8.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:23   89181.0      0.13       8.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89187.9      0.13       8.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89194.6      0.13       8.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89197.5      0.13       8.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:23   89199.4      0.13       8.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89203.9      0.13       8.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89206.0      0.13       8.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89212.1      0.13       8.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89215.9      0.13       8.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89220.9      0.13       8.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89224.9      0.12       8.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:24   89225.4      0.12       8.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:24   89230.5      0.12       8.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:24   89234.2      0.12       8.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89238.2      0.12       8.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89241.4      0.12       8.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89245.7      0.12       8.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:24   89248.1      0.12       8.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89255.2      0.12       8.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89256.0      0.12       7.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:24   89260.8      0.12       7.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89265.9      0.12       7.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:25   89269.3      0.12       7.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89273.9      0.12       7.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89277.6      0.12       7.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:25   89283.2      0.12       7.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89291.1      0.12       7.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:25   89291.9      0.12       7.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89299.1      0.12       7.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89303.1      0.12       7.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89309.0      0.12       7.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89312.4      0.12       7.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89315.1      0.12       7.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89318.3      0.12       7.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:26   89324.4      0.12       7.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:26   89327.6      0.12       7.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89333.2      0.11       7.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:26   89336.1      0.11       7.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89339.6      0.11       7.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:26   89343.5      0.11       7.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26   89349.4      0.11       7.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89351.3      0.11       7.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89357.4      0.11       7.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:26   89361.4      0.11       7.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:26   89364.3      0.11       7.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89372.5      0.11       7.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:27   89376.8      0.11       7.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89379.2      0.11       7.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89384.2      0.11       7.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:27   89390.4      0.11       7.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89393.0      0.11       7.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:27   89399.9      0.11       7.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:27   89406.1      0.11       7.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:27   89409.5      0.11       7.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:27   89414.3      0.11       6.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:27   89417.2      0.11       6.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89424.9      0.11       6.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:28   89428.1      0.11       6.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:28   89435.1      0.11       6.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:28   89438.8      0.11       6.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:28   89446.0      0.11       6.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:28   89452.3      0.11       6.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:28   89456.9      0.10       6.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:28   89462.2      0.10       6.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:28   89468.0      0.10       6.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:28   89472.0      0.10       6.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89476.3      0.10       6.6       0.0                          
    0:01:29   89468.3      0.10       6.6       0.0                          
    0:01:29   89468.3      0.10       6.6       0.0                          
    0:01:30   89469.4      0.10       6.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89474.2      0.10       6.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89477.9      0.10       6.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:30   89484.3      0.10       6.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89486.7      0.10       6.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89493.8      0.10       6.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:30   89507.1      0.10       6.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:30   89508.2      0.10       6.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89516.2      0.10       6.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:30   89518.8      0.10       6.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30   89522.6      0.10       6.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:31   89530.3      0.10       6.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:31   89532.7      0.10       6.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:31   89535.1      0.10       6.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:31   89543.0      0.10       6.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89550.0      0.10       6.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:31   89551.6      0.10       6.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:31   89554.0      0.10       6.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89557.9      0.10       6.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89556.6      0.10       6.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:31   89568.8      0.10       5.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:31   89571.5      0.10       5.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89573.6      0.10       5.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:32   89579.0      0.10       5.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89587.7      0.10       5.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89590.1      0.10       5.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89594.7      0.10       5.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89596.8      0.10       5.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89601.3      0.09       5.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:32   89602.9      0.09       5.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89603.4      0.09       5.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89602.1      0.09       5.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:33   89607.2      0.09       5.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:33   89607.7      0.09       5.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:33   89611.4      0.09       5.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:33   89613.0      0.09       5.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:33   89614.3      0.09       5.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89617.8      0.09       5.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89624.2      0.09       5.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:33   89625.8      0.09       5.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89628.2      0.09       5.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89630.6      0.09       5.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89634.3      0.09       5.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:34   89643.9      0.09       5.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89652.4      0.09       5.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89664.1      0.09       5.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89677.9      0.09       5.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34   89687.0      0.09       5.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89694.1      0.09       5.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89696.5      0.09       5.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:34   89696.3      0.09       5.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:34   89704.5      0.09       5.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89711.2      0.09       5.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89718.3      0.09       5.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:35   89723.1      0.09       5.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89728.4      0.09       5.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89731.6      0.09       5.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89738.3      0.09       5.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89743.1      0.09       5.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35   89746.0      0.09       5.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35   89746.8      0.09       5.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:35   89754.5      0.09       5.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:35   89758.2      0.09       5.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:36   89768.3      0.09       5.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:36   89776.6      0.09       4.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:36   89778.7      0.09       4.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:36   89783.8      0.08       4.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36   89785.1      0.08       4.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:36   89786.7      0.08       4.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:36   89794.4      0.08       4.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:36   89806.7      0.08       4.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36   89810.4      0.08       4.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:36   89823.7      0.08       4.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:36   89830.9      0.08       4.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:37   89833.3      0.08       4.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:37   89833.5      0.08       4.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:37   89836.4      0.08       4.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:37   89843.4      0.08       4.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:37   89848.4      0.08       4.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:37   89849.2      0.08       4.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:37   89850.0      0.08       4.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:37   89852.9      0.08       4.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:37   89864.9      0.08       4.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37   89870.0      0.08       4.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:37   89874.7      0.08       4.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37   89879.5      0.08       4.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89886.2      0.08       4.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:38   89893.9      0.08       4.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89895.8      0.08       4.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89902.1      0.08       4.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89907.7      0.08       4.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89911.2      0.08       4.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89926.6      0.07       4.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:38   89930.9      0.07       4.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89940.5      0.07       4.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89949.2      0.07       4.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89951.1      0.07       3.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89955.9      0.07       3.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89956.7      0.07       3.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89960.4      0.07       3.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89963.6      0.07       3.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89966.5      0.07       3.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89968.6      0.07       3.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89979.6      0.07       3.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39   89981.9      0.07       3.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:39   89985.9      0.07       3.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89987.3      0.07       3.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39   89987.3      0.07       3.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89990.2      0.07       3.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40   89992.3      0.07       3.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89996.6      0.07       3.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89996.6      0.07       3.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89996.3      0.07       3.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:40   90006.7      0.07       3.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:40   90007.7      0.07       3.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:40   90008.0      0.07       3.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:40   90012.0      0.07       3.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:40   90017.1      0.07       3.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:40   90018.1      0.07       3.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:40   90020.3      0.07       3.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:41   90022.9      0.07       3.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:41   90027.4      0.07       3.5       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:41   90029.0      0.07       3.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:41   90030.1      0.07       3.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:41   90035.9      0.07       3.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:41   90039.1      0.07       3.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:41   90041.8      0.07       3.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:41   90045.0      0.07       3.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:41   90053.5      0.07       3.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:41   90055.4      0.07       3.5       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:41   90059.4      0.07       3.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:42   90063.9      0.07       3.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:42   90068.1      0.07       3.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:42   90075.0      0.07       3.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:42   90081.4      0.07       3.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42   90082.8      0.07       3.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:42   90086.0      0.06       3.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:42   90095.8      0.06       3.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:42   90098.7      0.06       3.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42   90102.2      0.06       3.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:42   90103.5      0.06       3.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:42   90103.2      0.06       3.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:42   90107.2      0.06       3.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:43   90110.2      0.06       3.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:43   90114.9      0.06       3.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:43   90114.7      0.06       3.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:43   90114.9      0.06       3.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:43   90116.8      0.06       3.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:43   90118.7      0.06       3.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:43   90121.3      0.06       3.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:43   90122.1      0.06       3.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:43   90122.1      0.06       3.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:43   90124.3      0.06       3.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:43   90129.3      0.06       3.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43   90131.2      0.06       3.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44   90138.1      0.06       3.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44   90142.1      0.06       3.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:44   90145.8      0.06       3.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:44   90149.5      0.06       3.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:44   90150.6      0.06       3.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:44   90156.7      0.06       3.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:44   90158.6      0.06       3.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:44   90159.4      0.06       3.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:44   90161.2      0.06       3.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:44   90161.0      0.06       3.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:44   90165.5      0.06       3.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:44   90166.0      0.06       3.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:45   90166.8      0.06       3.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:45   90171.1      0.06       3.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:45   90171.1      0.06       3.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:45   90171.1      0.06       3.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:45   90171.1      0.06       3.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:45   90172.7      0.06       3.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:45   90182.2      0.06       3.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:45   90183.0      0.06       3.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:45   90190.8      0.06       3.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:45   90192.1      0.06       3.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:45   90192.6      0.06       3.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:46   90197.4      0.06       3.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:46   90201.9      0.06       3.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:46   90207.2      0.06       3.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46   90213.1      0.06       2.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46   90213.1      0.06       2.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:46   90213.9      0.06       2.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:46   90215.0      0.06       2.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:46   90214.4      0.06       2.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:46   90216.6      0.06       2.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:46   90220.5      0.06       2.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:47   90222.1      0.06       2.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:47   90222.1      0.06       2.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:47   90224.8      0.06       2.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:47   90228.0      0.06       2.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:47   90227.2      0.06       2.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:47   90229.9      0.06       2.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:47   90231.5      0.06       2.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:47   90236.2      0.06       2.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:47   90239.7      0.06       2.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:48   90239.4      0.06       2.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:48   90244.0      0.05       2.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:48   90248.2      0.05       2.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:48   90250.1      0.05       2.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:48   90254.3      0.05       2.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:48   90259.4      0.05       2.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:48   90265.0      0.05       2.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:48   90271.6      0.05       2.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:48   90274.0      0.05       2.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:48   90279.3      0.05       2.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:48   90283.9      0.05       2.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:48   90291.0      0.05       2.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:49   90294.0      0.05       2.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:49   90295.6      0.05       2.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:49   90299.3      0.05       2.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:49   90304.9      0.05       2.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:49   90306.2      0.05       2.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:49   90315.0      0.05       2.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:49   90318.2      0.05       2.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49   90324.0      0.05       2.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:49   90327.7      0.05       2.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:49   90335.7      0.05       2.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49   90343.4      0.05       2.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:49   90348.8      0.05       2.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:50   90352.5      0.05       2.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:50   90354.9      0.05       2.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:50   90358.1      0.05       2.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:50   90364.7      0.05       2.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:50   90370.8      0.05       2.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:50   90376.4      0.05       2.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:50   90382.0      0.05       2.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:50   90385.2      0.05       2.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:50   90388.1      0.05       2.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:50   90389.2      0.05       2.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:50   90392.7      0.05       2.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:50   90395.6      0.05       2.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:50   90397.2      0.05       2.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:50   90402.8      0.05       2.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:51   90407.8      0.05       2.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:51   90412.6      0.05       2.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:51   90414.5      0.05       2.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:51   90414.7      0.05       2.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:51   90416.1      0.05       2.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:51   90420.0      0.05       2.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:51   90426.4      0.05       2.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:51   90430.7      0.05       2.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:51   90432.6      0.05       2.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:51   90433.9      0.05       2.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:51   90442.1      0.05       2.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:52   90444.8      0.04       2.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:52   90449.6      0.04       2.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:52   90457.8      0.04       2.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:52   90461.8      0.04       2.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:52   90463.4      0.04       2.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:52   90465.3      0.04       2.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:52   90470.3      0.04       2.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:52   90472.7      0.04       2.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:52   90475.6      0.04       2.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:52   90478.8      0.04       2.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52   90482.3      0.04       2.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:52   90487.3      0.04       2.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:52   90493.5      0.04       2.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:53   90496.1      0.04       2.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:53   90499.6      0.04       2.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:53   90503.8      0.04       2.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:53   90510.0      0.04       2.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:53   90514.7      0.04       1.9       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:53   90514.7      0.04       1.9       0.0                          
    0:01:53   90514.7      0.04       1.9       0.0                          
    0:01:57   90190.8      0.04       2.0       0.0                          
    0:01:57   90115.2      0.04       2.0       0.0                          
    0:01:57   90112.0      0.04       2.0       0.0                          
    0:01:58   90111.0      0.04       2.0       0.0                          
    0:01:58   90109.9      0.04       2.0       0.0                          
    0:01:58   90109.9      0.04       2.0       0.0                          
    0:01:58   90112.8      0.04       2.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59   90140.5      0.04       1.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:59   90141.8      0.04       1.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:59   90141.8      0.04       1.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:59   90143.4      0.04       1.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:59   90140.7      0.04       1.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:59   90141.3      0.04       1.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:59   90145.3      0.04       1.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59   90149.3      0.04       1.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:00   90150.9      0.04       1.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:00   90152.2      0.04       1.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:00   90153.0      0.04       1.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:00   90156.4      0.04       1.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:00   90160.2      0.04       1.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:00   90161.5      0.04       1.8       0.0                          
    0:02:01   90024.8      0.08       2.4       0.0                          
    0:02:01   90007.7      0.08       2.4       0.0                          
    0:02:01   90007.7      0.08       2.4       0.0                          
    0:02:01   90007.7      0.08       2.4       0.0                          
    0:02:01   90007.7      0.08       2.4       0.0                          
    0:02:01   90007.7      0.08       2.4       0.0                          
    0:02:01   90007.7      0.08       2.4       0.0                          
    0:02:01   90012.8      0.05       1.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:01   90016.0      0.05       1.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:02   90034.3      0.04       1.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:02   90040.5      0.04       1.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02   90042.9      0.04       1.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:02   90050.8      0.04       1.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02   90052.2      0.04       1.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:02   90057.8      0.04       1.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:02   90059.1      0.04       1.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:02   90065.5      0.04       1.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:02   90067.1      0.04       1.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:02   90077.7      0.04       1.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02   90078.5      0.04       1.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:03   90083.0      0.04       1.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:03   90085.7      0.04       1.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:03   90086.2      0.04       1.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:03   90086.2      0.04       1.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:03   90087.3      0.04       1.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:03   90088.6      0.04       1.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:03   90090.2      0.04       1.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:03   90091.5      0.04       1.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:03   90097.4      0.04       1.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:03   90097.9      0.04       1.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:03   90103.2      0.04       1.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:03   90107.2      0.04       1.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04   90111.5      0.04       1.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:04   90111.5      0.04       1.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:04   90114.4      0.04       1.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:04   90117.1      0.04       1.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:04   90126.1      0.04       1.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:04   90134.1      0.04       1.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04   90136.2      0.04       1.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:04   90137.8      0.04       1.4       0.0                          
    0:02:04   90133.8      0.04       1.4       0.0                          
    0:02:04   90119.2      0.04       1.4       0.0                          
    0:02:05   90105.6      0.04       1.4       0.0                          
    0:02:05   90093.4      0.04       1.4       0.0                          
    0:02:05   90081.7      0.04       1.4       0.0                          
    0:02:05   90070.0      0.04       1.4       0.0                          
    0:02:05   90059.6      0.04       1.4       0.0                          
    0:02:05   90045.0      0.04       1.4       0.0                          
    0:02:05   90030.4      0.04       1.4       0.0                          
    0:02:07   89949.8      0.04       1.4       0.0                          
    0:02:07   89841.2      0.04       1.4       0.0                          
    0:02:07   89754.3      0.04       1.4       0.0                          
    0:02:07   89682.4      0.04       1.4       0.0                          
    0:02:08   89649.7      0.04       1.4       0.0                          
    0:02:08   89456.6      0.04       1.4       0.0                          
    0:02:09   89260.3      0.04       1.4       0.0                          
    0:02:09   89082.3      0.04       1.4       0.0                          
    0:02:09   89079.1      0.04       1.4       0.0                          
    0:02:10   89075.7      0.04       1.4       0.0                          
    0:02:10   89072.8      0.04       1.4       0.0                          
    0:02:10   89069.8      0.04       1.4       0.0                          
    0:02:10   89066.9      0.04       1.4       0.0                          
    0:02:10   89062.9      0.04       1.4       0.0                          
    0:02:12   89051.7      0.04       1.4       0.0                          
    0:02:15   89049.9      0.04       1.4       0.0                          
    0:02:16   89019.3      0.07       1.7       0.0                          
    0:02:16   89018.5      0.07       1.7       0.0                          
    0:02:16   89018.5      0.07       1.7       0.0                          
    0:02:16   89018.5      0.07       1.7       0.0                          
    0:02:16   89018.5      0.07       1.7       0.0                          
    0:02:16   89018.5      0.07       1.7       0.0                          
    0:02:16   89018.5      0.07       1.7       0.0                          
    0:02:16   89021.2      0.04       1.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:16   89024.3      0.04       1.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:17   89058.7      0.04       1.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:17   89059.2      0.04       1.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:17   89062.1      0.04       1.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:17   89063.2      0.04       1.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:17   89066.1      0.04       1.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:17   89071.2      0.04       1.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:17   89071.2      0.04       1.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:17   89078.1      0.04       1.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:17   89085.3      0.04       1.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:17   89085.8      0.04       1.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:17   89096.2      0.04       1.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:17   89102.0      0.04       1.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:18   89104.1      0.04       1.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:18   89106.0      0.04       1.3       0.0                          
    0:02:18   89106.8      0.04       1.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:18   89110.5      0.04       1.3       0.0 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:18   89113.5      0.04       1.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:18   89118.8      0.04       1.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:18   89118.8      0.04       1.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:18   89121.2      0.04       1.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:19   89123.8      0.04       1.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:19   89125.4      0.04       1.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:19   89127.8      0.04       1.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:19   89129.7      0.04       1.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:19   89129.4      0.04       1.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:19   89135.3      0.04       1.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:19   89140.3      0.04       1.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:19   89143.8      0.04       1.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:19   89147.0      0.04       1.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:19   89151.2      0.04       1.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:19   89152.3      0.04       1.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 9391 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 03:26:27 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              44897.342280
Buf/Inv area:                     5656.756032
Noncombinational area:           44254.950487
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 89152.292767
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 03:26:32 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_12_12_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  30.3465 mW   (92%)
  Net Switching Power  =   2.6089 mW    (8%)
                         ---------
Total Dynamic Power    =  32.9554 mW  (100%)

Cell Leakage Power     =   1.7348 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.8759e+04          325.6575        7.3629e+05        2.9821e+04  (  85.96%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.5872e+03        2.2833e+03        9.9853e+05        4.8690e+03  (  14.04%)
--------------------------------------------------------------------------------------------------
Total          3.0346e+04 uW     2.6089e+03 uW     1.7348e+06 nW     3.4690e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 03:26:32 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/path/Mat_a_Mem/Mem/data_out_tri_enable_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_12_12_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/path/Mat_a_Mem/Mem/data_out_tri_enable_reg[14]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/path/Mat_a_Mem/Mem/data_out_tri_enable_reg[14]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/path/Mat_a_Mem/Mem/U7/Z (TBUF_X2)                  0.13       0.21 f
  path/path/Mat_a_Mem/Mem/data_out[14] (memory_b20_SIZE12_LOGSIZE4_0)
                                                          0.00       0.21 f
  path/path/Mat_a_Mem/data_out[14] (seqMemory_b20_SIZE12_0)
                                                          0.00       0.21 f
  path/path/path/in0[14] (mac_b20_g1_0)                   0.00       0.21 f
  path/path/path/mult_21/a[14] (mac_b20_g1_0_DW_mult_tc_1)
                                                          0.00       0.21 f
  path/path/path/mult_21/U1374/Z (XOR2_X1)                0.08       0.29 f
  path/path/path/mult_21/U1235/ZN (AND2_X1)               0.04       0.33 f
  path/path/path/mult_21/U1259/ZN (INV_X1)                0.04       0.37 r
  path/path/path/mult_21/U1589/ZN (OAI22_X1)              0.04       0.42 f
  path/path/path/mult_21/U442/CO (FA_X1)                  0.10       0.52 f
  path/path/path/mult_21/U431/S (FA_X1)                   0.13       0.65 r
  path/path/path/mult_21/U429/CO (FA_X1)                  0.07       0.72 r
  path/path/path/mult_21/U420/S (FA_X1)                   0.11       0.83 f
  path/path/path/mult_21/U419/S (FA_X1)                   0.14       0.98 r
  path/path/path/mult_21/U1354/ZN (NOR2_X1)               0.03       1.01 f
  path/path/path/mult_21/U1383/ZN (NOR2_X1)               0.05       1.06 r
  path/path/path/mult_21/U1381/ZN (NAND2_X1)              0.03       1.09 f
  path/path/path/mult_21/U2002/ZN (OAI21_X1)              0.05       1.14 r
  path/path/path/mult_21/U1358/ZN (AOI21_X1)              0.03       1.17 f
  path/path/path/mult_21/U1932/ZN (OAI21_X1)              0.05       1.22 r
  path/path/path/mult_21/U1267/ZN (AOI21_X1)              0.03       1.25 f
  path/path/path/mult_21/U2050/ZN (OAI21_X1)              0.06       1.31 r
  path/path/path/mult_21/U1324/ZN (NAND2_X1)              0.04       1.35 f
  path/path/path/mult_21/U1314/ZN (NAND3_X1)              0.04       1.39 r
  path/path/path/mult_21/U1329/ZN (NAND2_X1)              0.03       1.42 f
  path/path/path/mult_21/U1089/ZN (NAND3_X1)              0.04       1.45 r
  path/path/path/mult_21/U1341/ZN (NAND2_X1)              0.03       1.49 f
  path/path/path/mult_21/U1125/ZN (NAND3_X1)              0.04       1.52 r
  path/path/path/mult_21/U1345/ZN (NAND2_X1)              0.02       1.55 f
  path/path/path/mult_21/U1211/ZN (AND3_X1)               0.04       1.59 f
  path/path/path/mult_21/product[39] (mac_b20_g1_0_DW_mult_tc_1)
                                                          0.00       1.59 f
  path/path/path/genblk1.add_in_reg[39]/D (DFF_X1)        0.01       1.60 f
  data arrival time                                                  1.60

  clock clk (rise edge)                                   1.60       1.60
  clock network delay (ideal)                             0.00       1.60
  path/path/path/genblk1.add_in_reg[39]/CK (DFF_X1)       0.00       1.60 r
  library setup time                                     -0.04       1.56
  data required time                                                 1.56
  --------------------------------------------------------------------------
  data required time                                                 1.56
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 11 nets to module multipath_k12_p12_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
