0.7
2020.2
May  7 2023
15:24:31
E:/github/fpga_project/video_stitching/RTL/sim_1/new/sim_cmos_tb.sv,1695736892,systemVerilog,,,,sim_cmos,,axi_vip_v1_1_14;processing_system7_vip_v1_0_16;uvm;xilinx_vip,../../../../video_stitching.gen/sources_1/bd/design_1/ipshared/aed8/hdl;../../../../video_stitching.gen/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Vivado2023.1/Vivado/2023.1/data/xilinx_vip/include,,,,,
E:/github/fpga_project/video_stitching/RTL/sim_1/new/video_stitching_tb.v,1695736470,verilog,,,,video_stitching_tb,,axi_vip_v1_1_14;processing_system7_vip_v1_0_16;uvm;xilinx_vip,../../../../video_stitching.gen/sources_1/bd/design_1/ipshared/aed8/hdl;../../../../video_stitching.gen/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Vivado2023.1/Vivado/2023.1/data/xilinx_vip/include,,,,,
E:/github/fpga_project/video_stitching/vivado/video_stitching/video_stitching.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,axi_vip_v1_1_14;processing_system7_vip_v1_0_16;uvm;xilinx_vip,,,,,,
