Info: Starting: Create simulation model
Info: qsys-generate C:\Users\Elija\Documents\LAP_hls_benchmarks\IntelHLS\Cleaned\if_loop_1\worst\test-fpga.prj\verification\tb.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\Elija\Documents\LAP_hls_benchmarks\IntelHLS\Cleaned\if_loop_1\worst\test-fpga.prj\verification\tb\simulation --family="Cyclone V" --part=5CSEMA4U23C7
Progress: Loading verification/tb.qsys
Progress: Reading input file
Progress: Adding clock_reset_inst [hls_sim_clock_reset 1.0]
Progress: Parameterizing module clock_reset_inst
Progress: Adding component_dpi_controller_if_loop_1_inst [hls_sim_component_dpi_controller 1.0]
Progress: Parameterizing module component_dpi_controller_if_loop_1_inst
Progress: Adding concatenate_component_done_inst [avalon_concatenate_singlebit_conduits 1.0]
Progress: Parameterizing module concatenate_component_done_inst
Progress: Adding concatenate_component_wait_for_stream_writes_inst [avalon_concatenate_singlebit_conduits 1.0]
Progress: Parameterizing module concatenate_component_wait_for_stream_writes_inst
Progress: Adding if_loop_1_component_dpi_controller_bind_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module if_loop_1_component_dpi_controller_bind_conduit_fanout_inst
Progress: Adding if_loop_1_component_dpi_controller_enable_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module if_loop_1_component_dpi_controller_enable_conduit_fanout_inst
Progress: Adding if_loop_1_component_dpi_controller_implicit_ready_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module if_loop_1_component_dpi_controller_implicit_ready_conduit_fanout_inst
Progress: Adding if_loop_1_inst [if_loop_1 1.0]
Progress: Parameterizing module if_loop_1_inst
Progress: Adding main_dpi_controller_inst [hls_sim_main_dpi_controller 1.0]
Progress: Parameterizing module main_dpi_controller_inst
Progress: Adding mm_agent_dpi_bfm_if_loop_1_avmm_1_rw_inst [hls_sim_mm_agent_dpi_bfm 1.0]
Progress: Parameterizing module mm_agent_dpi_bfm_if_loop_1_avmm_1_rw_inst
Progress: Adding split_component_start_inst [avalon_split_multibit_conduit 1.0]
Progress: Parameterizing module split_component_start_inst
Progress: Adding stream_source_dpi_bfm_if_loop_1_a_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_if_loop_1_a_inst
Progress: Adding stream_source_dpi_bfm_if_loop_1_n_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_if_loop_1_n_inst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: tb.component_dpi_controller_if_loop_1_inst.dpi_control_agents_ready: Interface has no signals
Warning: tb.component_dpi_controller_if_loop_1_inst.dpi_control_agents_done: Interface has no signals
Warning: tb.component_dpi_controller_if_loop_1_inst.dpi_control_stream_writes_active: Interface has no signals
Warning: tb.component_dpi_controller_if_loop_1_inst: component_dpi_controller_if_loop_1_inst.dpi_control_agents_ready must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_if_loop_1_inst: component_dpi_controller_if_loop_1_inst.dpi_control_agents_done must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_if_loop_1_inst: component_dpi_controller_if_loop_1_inst.dpi_control_stream_writes_active must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_if_loop_1_inst: component_dpi_controller_if_loop_1_inst.agent_busy must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_if_loop_1_inst: component_dpi_controller_if_loop_1_inst.readback_from_agents must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_if_loop_1_a_inst: stream_source_dpi_bfm_if_loop_1_a_inst.source must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_if_loop_1_n_inst: stream_source_dpi_bfm_if_loop_1_n_inst.source must be exported, or connected to a matching conduit.
Info: tb: Generating tb "tb" for SIM_VERILOG
Info: clock_reset_inst: "tb" instantiated hls_sim_clock_reset "clock_reset_inst"
Info: component_dpi_controller_if_loop_1_inst: "tb" instantiated hls_sim_component_dpi_controller "component_dpi_controller_if_loop_1_inst"
Info: concatenate_component_done_inst: "tb" instantiated avalon_concatenate_singlebit_conduits "concatenate_component_done_inst"
Info: if_loop_1_component_dpi_controller_bind_conduit_fanout_inst: "tb" instantiated avalon_conduit_fanout "if_loop_1_component_dpi_controller_bind_conduit_fanout_inst"
Info: if_loop_1_component_dpi_controller_implicit_ready_conduit_fanout_inst: "tb" instantiated avalon_conduit_fanout "if_loop_1_component_dpi_controller_implicit_ready_conduit_fanout_inst"
Info: if_loop_1_inst: "tb" instantiated if_loop_1 "if_loop_1_inst"
Info: main_dpi_controller_inst: "tb" instantiated hls_sim_main_dpi_controller "main_dpi_controller_inst"
Info: mm_agent_dpi_bfm_if_loop_1_avmm_1_rw_inst: "tb" instantiated hls_sim_mm_agent_dpi_bfm "mm_agent_dpi_bfm_if_loop_1_avmm_1_rw_inst"
Info: split_component_start_inst: "tb" instantiated avalon_split_multibit_conduit "split_component_start_inst"
Info: stream_source_dpi_bfm_if_loop_1_a_inst: "tb" instantiated hls_sim_stream_source_dpi_bfm "stream_source_dpi_bfm_if_loop_1_a_inst"
Info: Reusing file C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/worst/test-fpga.prj/verification/tb/simulation/submodules/hls_sim_stream_source_dpi_bfm.sv
Info: irq_mapper: "tb" instantiated altera_irq_mapper "irq_mapper"
Info: if_loop_1_internal_inst: "if_loop_1_inst" instantiated if_loop_1_internal "if_loop_1_internal_inst"
Info: Reusing file C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/worst/test-fpga.prj/verification/tb/simulation/submodules/hld_sim_latency_tracker.sv
Info: tb: Done "tb" with 13 modules, 182 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\Elija\Documents\LAP_hls_benchmarks\IntelHLS\Cleaned\if_loop_1\worst\test-fpga.prj\verification\tb\tb.spd --output-directory=C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/worst/test-fpga.prj/verification/tb/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\Elija\Documents\LAP_hls_benchmarks\IntelHLS\Cleaned\if_loop_1\worst\test-fpga.prj\verification\tb\tb.spd --output-directory=C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/worst/test-fpga.prj/verification/tb/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/worst/test-fpga.prj/verification/tb/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/worst/test-fpga.prj/verification/tb/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/worst/test-fpga.prj/verification/tb/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/worst/test-fpga.prj/verification/tb/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	13 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/worst/test-fpga.prj/verification/tb/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/worst/test-fpga.prj/verification/tb/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
