Classic Timing Analyzer report for hardware
Sat May 05 09:03:11 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                            ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.061 ns                         ; reset                           ; controlador:ctrl|state[1]   ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 42.153 ns                        ; Instr_Reg:inst_reg|Instr15_0[1] ; WriteDataReg[0]             ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.422 ns                        ; reset                           ; controlador:ctrl|state[3]   ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 27.71 MHz ( period = 36.083 ns ) ; Instr_Reg:inst_reg|Instr15_0[1] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                 ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 27.71 MHz ( period = 36.083 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[10]             ; clock      ; clock    ; None                        ; None                      ; 35.875 ns               ;
; N/A                                     ; 27.74 MHz ( period = 36.045 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[3]              ; clock      ; clock    ; None                        ; None                      ; 35.836 ns               ;
; N/A                                     ; 27.90 MHz ( period = 35.836 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[10]             ; clock      ; clock    ; None                        ; None                      ; 35.628 ns               ;
; N/A                                     ; 27.91 MHz ( period = 35.835 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[14]             ; clock      ; clock    ; None                        ; None                      ; 35.626 ns               ;
; N/A                                     ; 27.93 MHz ( period = 35.798 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[3]              ; clock      ; clock    ; None                        ; None                      ; 35.589 ns               ;
; N/A                                     ; 27.95 MHz ( period = 35.783 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 35.578 ns               ;
; N/A                                     ; 28.06 MHz ( period = 35.643 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[26]             ; clock      ; clock    ; None                        ; None                      ; 35.438 ns               ;
; N/A                                     ; 28.07 MHz ( period = 35.625 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[8]              ; clock      ; clock    ; None                        ; None                      ; 35.416 ns               ;
; N/A                                     ; 28.10 MHz ( period = 35.588 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[14]             ; clock      ; clock    ; None                        ; None                      ; 35.379 ns               ;
; N/A                                     ; 28.13 MHz ( period = 35.555 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[7]              ; clock      ; clock    ; None                        ; None                      ; 35.316 ns               ;
; N/A                                     ; 28.14 MHz ( period = 35.536 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 35.331 ns               ;
; N/A                                     ; 28.17 MHz ( period = 35.503 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[21]             ; clock      ; clock    ; None                        ; None                      ; 35.298 ns               ;
; N/A                                     ; 28.18 MHz ( period = 35.484 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[27]             ; clock      ; clock    ; None                        ; None                      ; 35.279 ns               ;
; N/A                                     ; 28.19 MHz ( period = 35.475 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[31]             ; clock      ; clock    ; None                        ; None                      ; 35.263 ns               ;
; N/A                                     ; 28.21 MHz ( period = 35.449 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[10]             ; clock      ; clock    ; None                        ; None                      ; 35.239 ns               ;
; N/A                                     ; 28.21 MHz ( period = 35.443 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[30]             ; clock      ; clock    ; None                        ; None                      ; 35.239 ns               ;
; N/A                                     ; 28.21 MHz ( period = 35.443 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 35.239 ns               ;
; N/A                                     ; 28.21 MHz ( period = 35.443 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[28]             ; clock      ; clock    ; None                        ; None                      ; 35.239 ns               ;
; N/A                                     ; 28.22 MHz ( period = 35.439 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[24]             ; clock      ; clock    ; None                        ; None                      ; 35.233 ns               ;
; N/A                                     ; 28.24 MHz ( period = 35.412 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[12]             ; clock      ; clock    ; None                        ; None                      ; 35.206 ns               ;
; N/A                                     ; 28.24 MHz ( period = 35.411 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[3]              ; clock      ; clock    ; None                        ; None                      ; 35.200 ns               ;
; N/A                                     ; 28.25 MHz ( period = 35.396 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[26]             ; clock      ; clock    ; None                        ; None                      ; 35.191 ns               ;
; N/A                                     ; 28.27 MHz ( period = 35.378 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[22]             ; clock      ; clock    ; None                        ; None                      ; 35.172 ns               ;
; N/A                                     ; 28.27 MHz ( period = 35.378 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[8]              ; clock      ; clock    ; None                        ; None                      ; 35.169 ns               ;
; N/A                                     ; 28.28 MHz ( period = 35.358 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[15]             ; clock      ; clock    ; None                        ; None                      ; 35.141 ns               ;
; N/A                                     ; 28.28 MHz ( period = 35.355 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[25]             ; clock      ; clock    ; None                        ; None                      ; 35.142 ns               ;
; N/A                                     ; 28.30 MHz ( period = 35.338 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[10]             ; clock      ; clock    ; None                        ; None                      ; 35.132 ns               ;
; N/A                                     ; 28.30 MHz ( period = 35.333 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[11]             ; clock      ; clock    ; None                        ; None                      ; 35.123 ns               ;
; N/A                                     ; 28.31 MHz ( period = 35.321 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[13]             ; clock      ; clock    ; None                        ; None                      ; 35.111 ns               ;
; N/A                                     ; 28.32 MHz ( period = 35.308 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[7]              ; clock      ; clock    ; None                        ; None                      ; 35.069 ns               ;
; N/A                                     ; 28.33 MHz ( period = 35.300 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[3]              ; clock      ; clock    ; None                        ; None                      ; 35.093 ns               ;
; N/A                                     ; 28.35 MHz ( period = 35.276 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[5]              ; clock      ; clock    ; None                        ; None                      ; 35.070 ns               ;
; N/A                                     ; 28.36 MHz ( period = 35.256 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[21]             ; clock      ; clock    ; None                        ; None                      ; 35.051 ns               ;
; N/A                                     ; 28.37 MHz ( period = 35.243 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[20]             ; clock      ; clock    ; None                        ; None                      ; 35.037 ns               ;
; N/A                                     ; 28.38 MHz ( period = 35.237 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[27]             ; clock      ; clock    ; None                        ; None                      ; 35.032 ns               ;
; N/A                                     ; 28.39 MHz ( period = 35.228 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[31]             ; clock      ; clock    ; None                        ; None                      ; 35.016 ns               ;
; N/A                                     ; 28.39 MHz ( period = 35.226 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[19]             ; clock      ; clock    ; None                        ; None                      ; 35.018 ns               ;
; N/A                                     ; 28.40 MHz ( period = 35.208 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[9]              ; clock      ; clock    ; None                        ; None                      ; 34.998 ns               ;
; N/A                                     ; 28.41 MHz ( period = 35.201 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[14]             ; clock      ; clock    ; None                        ; None                      ; 34.990 ns               ;
; N/A                                     ; 28.41 MHz ( period = 35.196 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[30]             ; clock      ; clock    ; None                        ; None                      ; 34.992 ns               ;
; N/A                                     ; 28.41 MHz ( period = 35.196 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 34.992 ns               ;
; N/A                                     ; 28.41 MHz ( period = 35.196 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[28]             ; clock      ; clock    ; None                        ; None                      ; 34.992 ns               ;
; N/A                                     ; 28.41 MHz ( period = 35.194 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[23]             ; clock      ; clock    ; None                        ; None                      ; 34.987 ns               ;
; N/A                                     ; 28.42 MHz ( period = 35.192 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[24]             ; clock      ; clock    ; None                        ; None                      ; 34.986 ns               ;
; N/A                                     ; 28.43 MHz ( period = 35.168 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[16]             ; clock      ; clock    ; None                        ; None                      ; 34.960 ns               ;
; N/A                                     ; 28.44 MHz ( period = 35.165 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[12]             ; clock      ; clock    ; None                        ; None                      ; 34.959 ns               ;
; N/A                                     ; 28.45 MHz ( period = 35.153 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[17]             ; clock      ; clock    ; None                        ; None                      ; 34.945 ns               ;
; N/A                                     ; 28.45 MHz ( period = 35.149 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 34.942 ns               ;
; N/A                                     ; 28.46 MHz ( period = 35.131 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[22]             ; clock      ; clock    ; None                        ; None                      ; 34.925 ns               ;
; N/A                                     ; 28.48 MHz ( period = 35.117 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[6]              ; clock      ; clock    ; None                        ; None                      ; 34.909 ns               ;
; N/A                                     ; 28.48 MHz ( period = 35.114 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[4]              ; clock      ; clock    ; None                        ; None                      ; 34.906 ns               ;
; N/A                                     ; 28.48 MHz ( period = 35.111 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[15]             ; clock      ; clock    ; None                        ; None                      ; 34.894 ns               ;
; N/A                                     ; 28.48 MHz ( period = 35.108 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[25]             ; clock      ; clock    ; None                        ; None                      ; 34.895 ns               ;
; N/A                                     ; 28.50 MHz ( period = 35.090 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[14]             ; clock      ; clock    ; None                        ; None                      ; 34.883 ns               ;
; N/A                                     ; 28.50 MHz ( period = 35.086 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[11]             ; clock      ; clock    ; None                        ; None                      ; 34.876 ns               ;
; N/A                                     ; 28.51 MHz ( period = 35.074 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[13]             ; clock      ; clock    ; None                        ; None                      ; 34.864 ns               ;
; N/A                                     ; 28.54 MHz ( period = 35.038 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 34.835 ns               ;
; N/A                                     ; 28.55 MHz ( period = 35.029 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[5]              ; clock      ; clock    ; None                        ; None                      ; 34.823 ns               ;
; N/A                                     ; 28.55 MHz ( period = 35.029 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[18]             ; clock      ; clock    ; None                        ; None                      ; 34.821 ns               ;
; N/A                                     ; 28.56 MHz ( period = 35.012 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[10]             ; clock      ; clock    ; None                        ; None                      ; 34.806 ns               ;
; N/A                                     ; 28.56 MHz ( period = 35.009 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[26]             ; clock      ; clock    ; None                        ; None                      ; 34.802 ns               ;
; N/A                                     ; 28.57 MHz ( period = 34.999 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[10]             ; clock      ; clock    ; None                        ; None                      ; 34.791 ns               ;
; N/A                                     ; 28.57 MHz ( period = 34.996 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[20]             ; clock      ; clock    ; None                        ; None                      ; 34.790 ns               ;
; N/A                                     ; 28.58 MHz ( period = 34.991 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[8]              ; clock      ; clock    ; None                        ; None                      ; 34.780 ns               ;
; N/A                                     ; 28.59 MHz ( period = 34.979 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[19]             ; clock      ; clock    ; None                        ; None                      ; 34.771 ns               ;
; N/A                                     ; 28.59 MHz ( period = 34.974 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[3]              ; clock      ; clock    ; None                        ; None                      ; 34.767 ns               ;
; N/A                                     ; 28.60 MHz ( period = 34.961 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[3]              ; clock      ; clock    ; None                        ; None                      ; 34.752 ns               ;
; N/A                                     ; 28.60 MHz ( period = 34.961 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[9]              ; clock      ; clock    ; None                        ; None                      ; 34.751 ns               ;
; N/A                                     ; 28.61 MHz ( period = 34.947 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[23]             ; clock      ; clock    ; None                        ; None                      ; 34.740 ns               ;
; N/A                                     ; 28.62 MHz ( period = 34.944 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[1]              ; clock      ; clock    ; None                        ; None                      ; 34.703 ns               ;
; N/A                                     ; 28.62 MHz ( period = 34.938 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[10]             ; clock      ; clock    ; None                        ; None                      ; 34.732 ns               ;
; N/A                                     ; 28.64 MHz ( period = 34.921 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[7]              ; clock      ; clock    ; None                        ; None                      ; 34.680 ns               ;
; N/A                                     ; 28.64 MHz ( period = 34.921 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[16]             ; clock      ; clock    ; None                        ; None                      ; 34.713 ns               ;
; N/A                                     ; 28.65 MHz ( period = 34.907 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[10]             ; clock      ; clock    ; None                        ; None                      ; 34.701 ns               ;
; N/A                                     ; 28.65 MHz ( period = 34.906 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[17]             ; clock      ; clock    ; None                        ; None                      ; 34.698 ns               ;
; N/A                                     ; 28.65 MHz ( period = 34.900 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[3]              ; clock      ; clock    ; None                        ; None                      ; 34.693 ns               ;
; N/A                                     ; 28.65 MHz ( period = 34.898 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[26]             ; clock      ; clock    ; None                        ; None                      ; 34.695 ns               ;
; N/A                                     ; 28.67 MHz ( period = 34.880 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[8]              ; clock      ; clock    ; None                        ; None                      ; 34.673 ns               ;
; N/A                                     ; 28.68 MHz ( period = 34.870 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[6]              ; clock      ; clock    ; None                        ; None                      ; 34.662 ns               ;
; N/A                                     ; 28.68 MHz ( period = 34.869 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[3]              ; clock      ; clock    ; None                        ; None                      ; 34.662 ns               ;
; N/A                                     ; 28.68 MHz ( period = 34.869 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 34.625 ns               ;
; N/A                                     ; 28.68 MHz ( period = 34.869 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[21]             ; clock      ; clock    ; None                        ; None                      ; 34.662 ns               ;
; N/A                                     ; 28.68 MHz ( period = 34.867 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[4]              ; clock      ; clock    ; None                        ; None                      ; 34.659 ns               ;
; N/A                                     ; 28.68 MHz ( period = 34.867 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 34.623 ns               ;
; N/A                                     ; 28.68 MHz ( period = 34.866 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[0]              ; clock      ; clock    ; None                        ; None                      ; 34.625 ns               ;
; N/A                                     ; 28.69 MHz ( period = 34.850 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[27]             ; clock      ; clock    ; None                        ; None                      ; 34.643 ns               ;
; N/A                                     ; 28.70 MHz ( period = 34.841 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[31]             ; clock      ; clock    ; None                        ; None                      ; 34.627 ns               ;
; N/A                                     ; 28.71 MHz ( period = 34.827 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 34.598 ns               ;
; N/A                                     ; 28.72 MHz ( period = 34.823 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[10]             ; clock      ; clock    ; None                        ; None                      ; 34.617 ns               ;
; N/A                                     ; 28.72 MHz ( period = 34.813 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 34.595 ns               ;
; N/A                                     ; 28.72 MHz ( period = 34.813 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 34.595 ns               ;
; N/A                                     ; 28.73 MHz ( period = 34.810 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[7]              ; clock      ; clock    ; None                        ; None                      ; 34.573 ns               ;
; N/A                                     ; 28.73 MHz ( period = 34.809 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[30]             ; clock      ; clock    ; None                        ; None                      ; 34.603 ns               ;
; N/A                                     ; 28.73 MHz ( period = 34.809 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 34.603 ns               ;
; N/A                                     ; 28.73 MHz ( period = 34.809 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[28]             ; clock      ; clock    ; None                        ; None                      ; 34.603 ns               ;
; N/A                                     ; 28.73 MHz ( period = 34.805 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[24]             ; clock      ; clock    ; None                        ; None                      ; 34.597 ns               ;
; N/A                                     ; 28.74 MHz ( period = 34.798 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 34.584 ns               ;
; N/A                                     ; 28.74 MHz ( period = 34.798 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 34.584 ns               ;
; N/A                                     ; 28.74 MHz ( period = 34.794 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 34.573 ns               ;
; N/A                                     ; 28.74 MHz ( period = 34.790 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 34.569 ns               ;
; N/A                                     ; 28.75 MHz ( period = 34.788 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[10]             ; clock      ; clock    ; None                        ; None                      ; 34.580 ns               ;
; N/A                                     ; 28.75 MHz ( period = 34.785 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[3]              ; clock      ; clock    ; None                        ; None                      ; 34.578 ns               ;
; N/A                                     ; 28.75 MHz ( period = 34.782 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 34.560 ns               ;
; N/A                                     ; 28.75 MHz ( period = 34.782 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[18]             ; clock      ; clock    ; None                        ; None                      ; 34.574 ns               ;
; N/A                                     ; 28.75 MHz ( period = 34.779 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 34.557 ns               ;
; N/A                                     ; 28.75 MHz ( period = 34.778 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[12]             ; clock      ; clock    ; None                        ; None                      ; 34.570 ns               ;
; N/A                                     ; 28.77 MHz ( period = 34.764 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[14]             ; clock      ; clock    ; None                        ; None                      ; 34.557 ns               ;
; N/A                                     ; 28.77 MHz ( period = 34.758 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[21]             ; clock      ; clock    ; None                        ; None                      ; 34.555 ns               ;
; N/A                                     ; 28.78 MHz ( period = 34.751 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[14]             ; clock      ; clock    ; None                        ; None                      ; 34.542 ns               ;
; N/A                                     ; 28.78 MHz ( period = 34.750 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[3]              ; clock      ; clock    ; None                        ; None                      ; 34.541 ns               ;
; N/A                                     ; 28.78 MHz ( period = 34.744 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[22]             ; clock      ; clock    ; None                        ; None                      ; 34.536 ns               ;
; N/A                                     ; 28.79 MHz ( period = 34.739 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[27]             ; clock      ; clock    ; None                        ; None                      ; 34.536 ns               ;
; N/A                                     ; 28.79 MHz ( period = 34.730 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[31]             ; clock      ; clock    ; None                        ; None                      ; 34.520 ns               ;
; N/A                                     ; 28.80 MHz ( period = 34.724 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[15]             ; clock      ; clock    ; None                        ; None                      ; 34.505 ns               ;
; N/A                                     ; 28.80 MHz ( period = 34.721 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[25]             ; clock      ; clock    ; None                        ; None                      ; 34.506 ns               ;
; N/A                                     ; 28.81 MHz ( period = 34.712 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 34.509 ns               ;
; N/A                                     ; 28.82 MHz ( period = 34.699 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 34.494 ns               ;
; N/A                                     ; 28.82 MHz ( period = 34.699 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[11]             ; clock      ; clock    ; None                        ; None                      ; 34.487 ns               ;
; N/A                                     ; 28.82 MHz ( period = 34.698 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[30]             ; clock      ; clock    ; None                        ; None                      ; 34.496 ns               ;
; N/A                                     ; 28.82 MHz ( period = 34.698 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 34.496 ns               ;
; N/A                                     ; 28.82 MHz ( period = 34.698 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[28]             ; clock      ; clock    ; None                        ; None                      ; 34.496 ns               ;
; N/A                                     ; 28.82 MHz ( period = 34.697 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[1]              ; clock      ; clock    ; None                        ; None                      ; 34.456 ns               ;
; N/A                                     ; 28.82 MHz ( period = 34.696 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[10]             ; clock      ; clock    ; None                        ; None                      ; 34.486 ns               ;
; N/A                                     ; 28.82 MHz ( period = 34.694 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[24]             ; clock      ; clock    ; None                        ; None                      ; 34.490 ns               ;
; N/A                                     ; 28.83 MHz ( period = 34.690 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[14]             ; clock      ; clock    ; None                        ; None                      ; 34.483 ns               ;
; N/A                                     ; 28.83 MHz ( period = 34.687 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[13]             ; clock      ; clock    ; None                        ; None                      ; 34.475 ns               ;
; N/A                                     ; 28.85 MHz ( period = 34.667 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[12]             ; clock      ; clock    ; None                        ; None                      ; 34.463 ns               ;
; N/A                                     ; 28.85 MHz ( period = 34.659 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[14]             ; clock      ; clock    ; None                        ; None                      ; 34.452 ns               ;
; N/A                                     ; 28.85 MHz ( period = 34.658 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[3]              ; clock      ; clock    ; None                        ; None                      ; 34.447 ns               ;
; N/A                                     ; 28.87 MHz ( period = 34.642 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[5]              ; clock      ; clock    ; None                        ; None                      ; 34.434 ns               ;
; N/A                                     ; 28.87 MHz ( period = 34.638 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 34.435 ns               ;
; N/A                                     ; 28.87 MHz ( period = 34.633 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[22]             ; clock      ; clock    ; None                        ; None                      ; 34.429 ns               ;
; N/A                                     ; 28.88 MHz ( period = 34.622 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 34.378 ns               ;
; N/A                                     ; 28.89 MHz ( period = 34.620 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 34.376 ns               ;
; N/A                                     ; 28.89 MHz ( period = 34.619 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[0]              ; clock      ; clock    ; None                        ; None                      ; 34.378 ns               ;
; N/A                                     ; 28.89 MHz ( period = 34.615 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg11[0] ; clock      ; clock    ; None                        ; None                      ; 34.371 ns               ;
; N/A                                     ; 28.89 MHz ( period = 34.615 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg9[0]  ; clock      ; clock    ; None                        ; None                      ; 34.371 ns               ;
; N/A                                     ; 28.89 MHz ( period = 34.613 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[15]             ; clock      ; clock    ; None                        ; None                      ; 34.398 ns               ;
; N/A                                     ; 28.89 MHz ( period = 34.610 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[25]             ; clock      ; clock    ; None                        ; None                      ; 34.399 ns               ;
; N/A                                     ; 28.89 MHz ( period = 34.609 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[20]             ; clock      ; clock    ; None                        ; None                      ; 34.401 ns               ;
; N/A                                     ; 28.90 MHz ( period = 34.607 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 34.404 ns               ;
; N/A                                     ; 28.91 MHz ( period = 34.592 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[19]             ; clock      ; clock    ; None                        ; None                      ; 34.382 ns               ;
; N/A                                     ; 28.91 MHz ( period = 34.588 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[11]             ; clock      ; clock    ; None                        ; None                      ; 34.380 ns               ;
; N/A                                     ; 28.92 MHz ( period = 34.580 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 34.351 ns               ;
; N/A                                     ; 28.92 MHz ( period = 34.576 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[13]             ; clock      ; clock    ; None                        ; None                      ; 34.368 ns               ;
; N/A                                     ; 28.92 MHz ( period = 34.575 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[14]             ; clock      ; clock    ; None                        ; None                      ; 34.368 ns               ;
; N/A                                     ; 28.92 MHz ( period = 34.574 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[9]              ; clock      ; clock    ; None                        ; None                      ; 34.362 ns               ;
; N/A                                     ; 28.92 MHz ( period = 34.573 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 34.337 ns               ;
; N/A                                     ; 28.93 MHz ( period = 34.572 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[26]             ; clock      ; clock    ; None                        ; None                      ; 34.369 ns               ;
; N/A                                     ; 28.93 MHz ( period = 34.571 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; clock      ; clock    ; None                        ; None                      ; 34.335 ns               ;
; N/A                                     ; 28.93 MHz ( period = 34.566 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 34.348 ns               ;
; N/A                                     ; 28.93 MHz ( period = 34.566 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 34.348 ns               ;
; N/A                                     ; 28.93 MHz ( period = 34.562 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 34.326 ns               ;
; N/A                                     ; 28.94 MHz ( period = 34.560 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[23]             ; clock      ; clock    ; None                        ; None                      ; 34.351 ns               ;
; N/A                                     ; 28.94 MHz ( period = 34.559 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[26]             ; clock      ; clock    ; None                        ; None                      ; 34.354 ns               ;
; N/A                                     ; 28.94 MHz ( period = 34.559 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 34.323 ns               ;
; N/A                                     ; 28.94 MHz ( period = 34.554 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[8]              ; clock      ; clock    ; None                        ; None                      ; 34.347 ns               ;
; N/A                                     ; 28.94 MHz ( period = 34.551 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 34.337 ns               ;
; N/A                                     ; 28.94 MHz ( period = 34.551 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 34.337 ns               ;
; N/A                                     ; 28.94 MHz ( period = 34.551 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 34.334 ns               ;
; N/A                                     ; 28.94 MHz ( period = 34.551 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 34.334 ns               ;
; N/A                                     ; 28.95 MHz ( period = 34.547 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 34.326 ns               ;
; N/A                                     ; 28.95 MHz ( period = 34.543 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 34.322 ns               ;
; N/A                                     ; 28.95 MHz ( period = 34.541 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[8]              ; clock      ; clock    ; None                        ; None                      ; 34.332 ns               ;
; N/A                                     ; 28.95 MHz ( period = 34.540 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 34.327 ns               ;
; N/A                                     ; 28.95 MHz ( period = 34.540 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[14]             ; clock      ; clock    ; None                        ; None                      ; 34.331 ns               ;
; N/A                                     ; 28.95 MHz ( period = 34.539 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 34.326 ns               ;
; N/A                                     ; 28.96 MHz ( period = 34.535 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 34.313 ns               ;
; N/A                                     ; 28.96 MHz ( period = 34.534 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[10]             ; clock      ; clock    ; None                        ; None                      ; 34.326 ns               ;
; N/A                                     ; 28.96 MHz ( period = 34.534 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[16]             ; clock      ; clock    ; None                        ; None                      ; 34.324 ns               ;
; N/A                                     ; 28.96 MHz ( period = 34.532 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 34.310 ns               ;
; N/A                                     ; 28.96 MHz ( period = 34.531 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[5]              ; clock      ; clock    ; None                        ; None                      ; 34.327 ns               ;
; N/A                                     ; 28.96 MHz ( period = 34.529 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg18[0] ; clock      ; clock    ; None                        ; None                      ; 34.304 ns               ;
; N/A                                     ; 28.96 MHz ( period = 34.526 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg2[0]  ; clock      ; clock    ; None                        ; None                      ; 34.301 ns               ;
; N/A                                     ; 28.97 MHz ( period = 34.523 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 34.320 ns               ;
; N/A                                     ; 28.97 MHz ( period = 34.520 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[10]             ; clock      ; clock    ; None                        ; None                      ; 34.312 ns               ;
; N/A                                     ; 28.97 MHz ( period = 34.519 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[17]             ; clock      ; clock    ; None                        ; None                      ; 34.309 ns               ;
; N/A                                     ; 28.98 MHz ( period = 34.510 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 34.285 ns               ;
; N/A                                     ; 28.98 MHz ( period = 34.507 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 34.282 ns               ;
; N/A                                     ; 28.99 MHz ( period = 34.498 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[26]             ; clock      ; clock    ; None                        ; None                      ; 34.295 ns               ;
; N/A                                     ; 28.99 MHz ( period = 34.498 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[20]             ; clock      ; clock    ; None                        ; None                      ; 34.294 ns               ;
; N/A                                     ; 28.99 MHz ( period = 34.496 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[3]              ; clock      ; clock    ; None                        ; None                      ; 34.287 ns               ;
; N/A                                     ; 28.99 MHz ( period = 34.493 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 34.271 ns               ;
; N/A                                     ; 28.99 MHz ( period = 34.493 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 34.269 ns               ;
; N/A                                     ; 28.99 MHz ( period = 34.491 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 34.269 ns               ;
; N/A                                     ; 29.00 MHz ( period = 34.488 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 34.283 ns               ;
; N/A                                     ; 29.00 MHz ( period = 34.484 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[7]              ; clock      ; clock    ; None                        ; None                      ; 34.247 ns               ;
; N/A                                     ; 29.00 MHz ( period = 34.483 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[6]              ; clock      ; clock    ; None                        ; None                      ; 34.273 ns               ;
; N/A                                     ; 29.00 MHz ( period = 34.482 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[3]              ; clock      ; clock    ; None                        ; None                      ; 34.273 ns               ;
; N/A                                     ; 29.00 MHz ( period = 34.481 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[19]             ; clock      ; clock    ; None                        ; None                      ; 34.275 ns               ;
; N/A                                     ; 29.00 MHz ( period = 34.480 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[4]              ; clock      ; clock    ; None                        ; None                      ; 34.270 ns               ;
; N/A                                     ; 29.00 MHz ( period = 34.480 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[8]              ; clock      ; clock    ; None                        ; None                      ; 34.273 ns               ;
; N/A                                     ; 29.00 MHz ( period = 34.477 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 34.254 ns               ;
; N/A                                     ; 29.01 MHz ( period = 34.476 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 34.253 ns               ;
; N/A                                     ; 29.01 MHz ( period = 34.471 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[7]              ; clock      ; clock    ; None                        ; None                      ; 34.232 ns               ;
; N/A                                     ; 29.01 MHz ( period = 34.467 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[26]             ; clock      ; clock    ; None                        ; None                      ; 34.264 ns               ;
; N/A                                     ; 29.02 MHz ( period = 34.463 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[9]              ; clock      ; clock    ; None                        ; None                      ; 34.255 ns               ;
; N/A                                     ; 29.03 MHz ( period = 34.449 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[23]             ; clock      ; clock    ; None                        ; None                      ; 34.244 ns               ;
; N/A                                     ; 29.03 MHz ( period = 34.449 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[8]              ; clock      ; clock    ; None                        ; None                      ; 34.242 ns               ;
; N/A                                     ; 29.03 MHz ( period = 34.448 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[14]             ; clock      ; clock    ; None                        ; None                      ; 34.237 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                        ; To Clock ;
+-------+--------------+------------+-------+---------------------------+----------+
; N/A   ; None         ; 1.061 ns   ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A   ; None         ; 1.028 ns   ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A   ; None         ; 0.932 ns   ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A   ; None         ; 0.932 ns   ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A   ; None         ; 0.770 ns   ; reset ; controlador:ctrl|state[6] ; clock    ;
; N/A   ; None         ; 0.670 ns   ; reset ; controlador:ctrl|state[5] ; clock    ;
; N/A   ; None         ; 0.670 ns   ; reset ; controlador:ctrl|state[3] ; clock    ;
+-------+--------------+------------+-------+---------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+-----------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                             ; To              ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+-----------------+------------+
; N/A                                     ; None                                                ; 42.153 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 41.906 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 41.519 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 41.408 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 41.082 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 41.069 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 41.008 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 40.979 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 40.977 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 40.893 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 40.858 ns  ; controlador:ctrl|state[2]        ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 40.766 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 40.732 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 40.604 ns  ; controlador:ctrl|state[0]        ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 40.590 ns  ; controlador:ctrl|state[1]        ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 40.495 ns  ; controlador:ctrl|state[6]        ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 40.461 ns  ; controlador:ctrl|state[3]        ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 40.345 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 40.245 ns  ; controlador:ctrl|state[4]        ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 40.234 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 40.199 ns  ; controlador:ctrl|state[5]        ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 40.133 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 39.964 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 39.908 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 39.902 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 39.895 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 39.834 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 39.803 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 39.719 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 39.684 ns  ; controlador:ctrl|state[2]        ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 39.655 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 39.592 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 39.430 ns  ; controlador:ctrl|state[0]        ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 39.416 ns  ; controlador:ctrl|state[1]        ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 39.321 ns  ; controlador:ctrl|state[6]        ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 39.287 ns  ; controlador:ctrl|state[3]        ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 39.268 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 39.157 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 39.071 ns  ; controlador:ctrl|state[4]        ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 39.025 ns  ; controlador:ctrl|state[5]        ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 38.959 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 38.900 ns  ; Registrador:B|Saida[0]           ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 38.831 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 38.818 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 38.795 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 38.790 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 38.788 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 38.757 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 38.726 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 38.642 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 38.607 ns  ; controlador:ctrl|state[2]        ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 38.548 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 38.541 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 38.521 ns  ; RegDesloc:Deslocamento|temp[0]   ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 38.515 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 38.353 ns  ; controlador:ctrl|state[0]        ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 38.339 ns  ; controlador:ctrl|state[1]        ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 38.244 ns  ; controlador:ctrl|state[6]        ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 38.210 ns  ; controlador:ctrl|state[3]        ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 38.161 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 38.154 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 38.050 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 38.043 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 37.994 ns  ; controlador:ctrl|state[4]        ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 37.948 ns  ; controlador:ctrl|state[5]        ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 37.882 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 37.726 ns  ; Registrador:B|Saida[0]           ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 37.724 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 37.717 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 37.713 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 37.711 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 37.704 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 37.650 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 37.643 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 37.619 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 37.612 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 37.535 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 37.528 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 37.500 ns  ; controlador:ctrl|state[2]        ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 37.493 ns  ; controlador:ctrl|state[2]        ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 37.430 ns  ; RegDesloc:Deslocamento|temp[1]   ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 37.408 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 37.401 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 37.347 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 37.246 ns  ; controlador:ctrl|state[0]        ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 37.239 ns  ; controlador:ctrl|state[0]        ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 37.232 ns  ; controlador:ctrl|state[1]        ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 37.225 ns  ; controlador:ctrl|state[1]        ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 37.174 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 37.137 ns  ; controlador:ctrl|state[6]        ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 37.130 ns  ; controlador:ctrl|state[6]        ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 37.103 ns  ; controlador:ctrl|state[3]        ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 37.096 ns  ; controlador:ctrl|state[3]        ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 36.958 ns  ; RegDesloc:Deslocamento|temp[2]   ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 36.927 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 36.887 ns  ; controlador:ctrl|state[4]        ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 36.880 ns  ; controlador:ctrl|state[4]        ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 36.841 ns  ; controlador:ctrl|state[5]        ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 36.834 ns  ; controlador:ctrl|state[5]        ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 36.800 ns  ; RegDesloc:Deslocamento|temp[4]   ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 36.775 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 36.768 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 36.649 ns  ; Registrador:B|Saida[0]           ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 36.606 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 36.601 ns  ; Registrador:B|Saida[1]           ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 36.599 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 36.540 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 36.535 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 36.429 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 36.288 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 36.270 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 36.256 ns  ; RegDesloc:Deslocamento|temp[1]   ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 36.224 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 36.139 ns  ; Registrador:A|Saida[0]           ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 36.103 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 36.090 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 36.029 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 35.998 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 35.977 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 35.931 ns  ; RegDesloc:Deslocamento|temp[3]   ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 35.914 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 35.901 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 35.879 ns  ; controlador:ctrl|state[2]        ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 35.850 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[25]         ; clock      ;
; N/A                                     ; None                                                ; 35.790 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 35.787 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 35.784 ns  ; RegDesloc:Deslocamento|temp[2]   ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 35.626 ns  ; RegDesloc:Deslocamento|temp[4]   ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 35.625 ns  ; controlador:ctrl|state[0]        ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 35.611 ns  ; controlador:ctrl|state[1]        ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 35.603 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[25]         ; clock      ;
; N/A                                     ; None                                                ; 35.595 ns  ; RegDesloc:Deslocamento|temp[5]   ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 35.590 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 35.542 ns  ; Registrador:B|Saida[0]           ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 35.535 ns  ; Registrador:B|Saida[0]           ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 35.516 ns  ; controlador:ctrl|state[6]        ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 35.482 ns  ; controlador:ctrl|state[3]        ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 35.479 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 35.474 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[24]         ; clock      ;
; N/A                                     ; None                                                ; 35.464 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 35.451 ns  ; Registrador:PCreg|Saida[3]       ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 35.451 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 35.427 ns  ; Registrador:B|Saida[1]           ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 35.390 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 35.381 ns  ; Registrador:A|Saida[1]           ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 35.359 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 35.350 ns  ; Registrador:B|Saida[2]           ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 35.275 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 35.266 ns  ; controlador:ctrl|state[4]        ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 35.240 ns  ; controlador:ctrl|state[2]        ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 35.227 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[24]         ; clock      ;
; N/A                                     ; None                                                ; 35.220 ns  ; controlador:ctrl|state[5]        ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 35.216 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[25]         ; clock      ;
; N/A                                     ; None                                                ; 35.193 ns  ; RegDesloc:Deslocamento|temp[6]   ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 35.179 ns  ; RegDesloc:Deslocamento|temp[1]   ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 35.163 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 35.156 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 35.154 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 35.153 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 35.148 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 35.140 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 35.137 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[20]         ; clock      ;
; N/A                                     ; None                                                ; 35.105 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[25]         ; clock      ;
; N/A                                     ; None                                                ; 35.079 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 35.049 ns  ; Registrador:PCreg|Saida[2]       ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 35.048 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 34.986 ns  ; controlador:ctrl|state[0]        ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 34.985 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[26]         ; clock      ;
; N/A                                     ; None                                                ; 34.972 ns  ; controlador:ctrl|state[1]        ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 34.965 ns  ; Registrador:A|Saida[0]           ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 34.964 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 34.929 ns  ; controlador:ctrl|state[2]        ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 34.890 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[20]         ; clock      ;
; N/A                                     ; None                                                ; 34.877 ns  ; controlador:ctrl|state[6]        ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 34.843 ns  ; controlador:ctrl|state[3]        ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 34.840 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[24]         ; clock      ;
; N/A                                     ; None                                                ; 34.837 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 34.779 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[25]         ; clock      ;
; N/A                                     ; None                                                ; 34.766 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[25]         ; clock      ;
; N/A                                     ; None                                                ; 34.757 ns  ; RegDesloc:Deslocamento|temp[3]   ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 34.729 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[24]         ; clock      ;
; N/A                                     ; None                                                ; 34.707 ns  ; RegDesloc:Deslocamento|temp[2]   ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 34.705 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[25]         ; clock      ;
; N/A                                     ; None                                                ; 34.695 ns  ; Registrador:PCreg|Saida[0]       ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 34.675 ns  ; controlador:ctrl|state[0]        ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 34.674 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[25]         ; clock      ;
; N/A                                     ; None                                                ; 34.669 ns  ; Registrador:B|Saida[4]           ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 34.661 ns  ; controlador:ctrl|state[1]        ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 34.627 ns  ; controlador:ctrl|state[4]        ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 34.590 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[25]         ; clock      ;
; N/A                                     ; None                                                ; 34.581 ns  ; controlador:ctrl|state[5]        ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 34.566 ns  ; controlador:ctrl|state[6]        ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 34.555 ns  ; controlador:ctrl|state[2]        ; Alu[25]         ; clock      ;
; N/A                                     ; None                                                ; 34.549 ns  ; RegDesloc:Deslocamento|temp[4]   ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 34.532 ns  ; controlador:ctrl|state[3]        ; Alu[23]         ; clock      ;
; N/A                                     ; None                                                ; 34.515 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 34.503 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[20]         ; clock      ;
; N/A                                     ; None                                                ; 34.497 ns  ; Instr_Reg:inst_reg|Instr15_0[6]  ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 34.495 ns  ; Registrador:A|Saida[5]           ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 34.472 ns  ; Registrador:B|Saida[3]           ; WriteDataReg[0] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                  ;                 ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+-----------------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                        ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; N/A           ; None        ; -0.422 ns ; reset ; controlador:ctrl|state[5] ; clock    ;
; N/A           ; None        ; -0.422 ns ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A           ; None        ; -0.522 ns ; reset ; controlador:ctrl|state[6] ; clock    ;
; N/A           ; None        ; -0.684 ns ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A           ; None        ; -0.684 ns ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A           ; None        ; -0.780 ns ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A           ; None        ; -0.813 ns ; reset ; controlador:ctrl|state[1] ; clock    ;
+---------------+-------------+-----------+-------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat May 05 09:03:10 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 27.71 MHz between source register "Instr_Reg:inst_reg|Instr15_0[1]" and destination register "Registrador:PCreg|Saida[10]" (period= 36.083 ns)
    Info: + Longest register to register delay is 35.875 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y28_N11; Fanout = 19; REG Node = 'Instr_Reg:inst_reg|Instr15_0[1]'
        Info: 2: + IC(0.921 ns) + CELL(0.521 ns) = 1.442 ns; Loc. = LCCOMB_X51_Y28_N28; Fanout = 1; COMB Node = 'controlador:ctrl|WideOr0~0'
        Info: 3: + IC(0.560 ns) + CELL(0.545 ns) = 2.547 ns; Loc. = LCCOMB_X51_Y28_N22; Fanout = 2; COMB Node = 'controlador:ctrl|Selector14~4'
        Info: 4: + IC(0.299 ns) + CELL(0.178 ns) = 3.024 ns; Loc. = LCCOMB_X51_Y28_N8; Fanout = 1; COMB Node = 'controlador:ctrl|Selector9~9'
        Info: 5: + IC(0.313 ns) + CELL(0.319 ns) = 3.656 ns; Loc. = LCCOMB_X51_Y28_N18; Fanout = 1; COMB Node = 'controlador:ctrl|Selector9~10'
        Info: 6: + IC(0.292 ns) + CELL(0.178 ns) = 4.126 ns; Loc. = LCCOMB_X51_Y28_N4; Fanout = 1; COMB Node = 'controlador:ctrl|Selector9~11'
        Info: 7: + IC(0.311 ns) + CELL(0.319 ns) = 4.756 ns; Loc. = LCCOMB_X51_Y28_N30; Fanout = 2; COMB Node = 'controlador:ctrl|Selector9~12'
        Info: 8: + IC(0.315 ns) + CELL(0.178 ns) = 5.249 ns; Loc. = LCCOMB_X51_Y28_N12; Fanout = 2; COMB Node = 'controlador:ctrl|Selector10~0'
        Info: 9: + IC(0.299 ns) + CELL(0.178 ns) = 5.726 ns; Loc. = LCCOMB_X51_Y28_N20; Fanout = 1; COMB Node = 'AluControl:AluControl|Mux2~3'
        Info: 10: + IC(0.535 ns) + CELL(0.322 ns) = 6.583 ns; Loc. = LCCOMB_X52_Y28_N30; Fanout = 1; COMB Node = 'AluControl:AluControl|Mux2~5'
        Info: 11: + IC(0.491 ns) + CELL(0.178 ns) = 7.252 ns; Loc. = LCCOMB_X51_Y28_N6; Fanout = 69; COMB Node = 'AluControl:AluControl|Mux2~4'
        Info: 12: + IC(0.876 ns) + CELL(0.178 ns) = 8.306 ns; Loc. = LCCOMB_X53_Y28_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[0]~10'
        Info: 13: + IC(0.299 ns) + CELL(0.322 ns) = 8.927 ns; Loc. = LCCOMB_X53_Y28_N10; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~11'
        Info: 14: + IC(0.330 ns) + CELL(0.545 ns) = 9.802 ns; Loc. = LCCOMB_X53_Y28_N28; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[1]~12'
        Info: 15: + IC(0.310 ns) + CELL(0.178 ns) = 10.290 ns; Loc. = LCCOMB_X53_Y28_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[2]~13'
        Info: 16: + IC(0.309 ns) + CELL(0.322 ns) = 10.921 ns; Loc. = LCCOMB_X53_Y28_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[4]~17'
        Info: 17: + IC(0.297 ns) + CELL(0.178 ns) = 11.396 ns; Loc. = LCCOMB_X53_Y28_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~18'
        Info: 18: + IC(0.312 ns) + CELL(0.322 ns) = 12.030 ns; Loc. = LCCOMB_X53_Y28_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[5]~19'
        Info: 19: + IC(0.309 ns) + CELL(0.178 ns) = 12.517 ns; Loc. = LCCOMB_X53_Y28_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~20'
        Info: 20: + IC(0.307 ns) + CELL(0.322 ns) = 13.146 ns; Loc. = LCCOMB_X53_Y28_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~22'
        Info: 21: + IC(0.309 ns) + CELL(0.178 ns) = 13.633 ns; Loc. = LCCOMB_X53_Y28_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~24'
        Info: 22: + IC(0.310 ns) + CELL(0.322 ns) = 14.265 ns; Loc. = LCCOMB_X53_Y28_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~25'
        Info: 23: + IC(0.309 ns) + CELL(0.178 ns) = 14.752 ns; Loc. = LCCOMB_X53_Y28_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[10]~26'
        Info: 24: + IC(1.170 ns) + CELL(0.322 ns) = 16.244 ns; Loc. = LCCOMB_X49_Y25_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~28'
        Info: 25: + IC(0.320 ns) + CELL(0.322 ns) = 16.886 ns; Loc. = LCCOMB_X49_Y25_N12; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[12]~30'
        Info: 26: + IC(0.553 ns) + CELL(0.322 ns) = 17.761 ns; Loc. = LCCOMB_X49_Y25_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~31'
        Info: 27: + IC(0.316 ns) + CELL(0.178 ns) = 18.255 ns; Loc. = LCCOMB_X49_Y25_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[14]~32'
        Info: 28: + IC(0.306 ns) + CELL(0.322 ns) = 18.883 ns; Loc. = LCCOMB_X49_Y25_N28; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[15]~34'
        Info: 29: + IC(0.309 ns) + CELL(0.178 ns) = 19.370 ns; Loc. = LCCOMB_X49_Y25_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[16]~36'
        Info: 30: + IC(0.317 ns) + CELL(0.322 ns) = 20.009 ns; Loc. = LCCOMB_X49_Y25_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~37'
        Info: 31: + IC(0.319 ns) + CELL(0.178 ns) = 20.506 ns; Loc. = LCCOMB_X49_Y25_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~38'
        Info: 32: + IC(0.317 ns) + CELL(0.322 ns) = 21.145 ns; Loc. = LCCOMB_X49_Y25_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~40'
        Info: 33: + IC(0.313 ns) + CELL(0.178 ns) = 21.636 ns; Loc. = LCCOMB_X49_Y25_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[20]~42'
        Info: 34: + IC(0.305 ns) + CELL(0.322 ns) = 22.263 ns; Loc. = LCCOMB_X49_Y25_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~43'
        Info: 35: + IC(1.179 ns) + CELL(0.178 ns) = 23.620 ns; Loc. = LCCOMB_X44_Y25_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[22]~44'
        Info: 36: + IC(0.316 ns) + CELL(0.322 ns) = 24.258 ns; Loc. = LCCOMB_X44_Y25_N4; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~46'
        Info: 37: + IC(0.322 ns) + CELL(0.322 ns) = 24.902 ns; Loc. = LCCOMB_X44_Y25_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~47'
        Info: 38: + IC(0.314 ns) + CELL(0.322 ns) = 25.538 ns; Loc. = LCCOMB_X44_Y25_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~49'
        Info: 39: + IC(0.301 ns) + CELL(0.178 ns) = 26.017 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~51'
        Info: 40: + IC(0.312 ns) + CELL(0.322 ns) = 26.651 ns; Loc. = LCCOMB_X44_Y25_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~52'
        Info: 41: + IC(0.311 ns) + CELL(0.178 ns) = 27.140 ns; Loc. = LCCOMB_X44_Y25_N20; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[29]~53'
        Info: 42: + IC(0.305 ns) + CELL(0.319 ns) = 27.764 ns; Loc. = LCCOMB_X44_Y25_N22; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[29]~54'
        Info: 43: + IC(0.925 ns) + CELL(0.178 ns) = 28.867 ns; Loc. = LCCOMB_X45_Y27_N12; Fanout = 7; COMB Node = 'Ula32:ULA|carry_temp[30]~55'
        Info: 44: + IC(0.323 ns) + CELL(0.178 ns) = 29.368 ns; Loc. = LCCOMB_X45_Y27_N6; Fanout = 7; COMB Node = 'Ula32:ULA|carry_temp[31]~56'
        Info: 45: + IC(0.327 ns) + CELL(0.178 ns) = 29.873 ns; Loc. = LCCOMB_X45_Y27_N30; Fanout = 5; COMB Node = 'controlador:ctrl|Selector6~2'
        Info: 46: + IC(1.235 ns) + CELL(0.178 ns) = 31.286 ns; Loc. = LCCOMB_X47_Y28_N24; Fanout = 12; COMB Node = 'controlador:ctrl|Selector6~9'
        Info: 47: + IC(1.219 ns) + CELL(0.177 ns) = 32.682 ns; Loc. = LCCOMB_X44_Y27_N10; Fanout = 39; COMB Node = 'Registrador:PCreg|Saida[6]~17'
        Info: 48: + IC(0.947 ns) + CELL(0.544 ns) = 34.173 ns; Loc. = LCCOMB_X45_Y28_N8; Fanout = 1; COMB Node = 'mux8entradas32bits:FontePCSelection|Mux21~1'
        Info: 49: + IC(0.814 ns) + CELL(0.178 ns) = 35.165 ns; Loc. = LCCOMB_X48_Y28_N8; Fanout = 1; COMB Node = 'mux8entradas32bits:FontePCSelection|Mux21~2'
        Info: 50: + IC(0.297 ns) + CELL(0.413 ns) = 35.875 ns; Loc. = LCFF_X48_Y28_N1; Fanout = 5; REG Node = 'Registrador:PCreg|Saida[10]'
        Info: Total cell delay = 13.270 ns ( 36.99 % )
        Info: Total interconnect delay = 22.605 ns ( 63.01 % )
    Info: - Smallest clock skew is 0.031 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.103 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1419; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.351 ns) + CELL(0.602 ns) = 3.103 ns; Loc. = LCFF_X48_Y28_N1; Fanout = 5; REG Node = 'Registrador:PCreg|Saida[10]'
            Info: Total cell delay = 1.628 ns ( 52.47 % )
            Info: Total interconnect delay = 1.475 ns ( 47.53 % )
        Info: - Longest clock path from clock "clock" to source register is 3.072 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1419; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.320 ns) + CELL(0.602 ns) = 3.072 ns; Loc. = LCFF_X51_Y28_N11; Fanout = 19; REG Node = 'Instr_Reg:inst_reg|Instr15_0[1]'
            Info: Total cell delay = 1.628 ns ( 52.99 % )
            Info: Total interconnect delay = 1.444 ns ( 47.01 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "controlador:ctrl|state[1]" (data pin = "reset", clock pin = "clock") is 1.061 ns
    Info: + Longest pin to register delay is 4.171 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 9; PIN Node = 'reset'
        Info: 2: + IC(2.565 ns) + CELL(0.580 ns) = 4.171 ns; Loc. = LCFF_X50_Y27_N1; Fanout = 111; REG Node = 'controlador:ctrl|state[1]'
        Info: Total cell delay = 1.606 ns ( 38.50 % )
        Info: Total interconnect delay = 2.565 ns ( 61.50 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.072 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1419; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.320 ns) + CELL(0.602 ns) = 3.072 ns; Loc. = LCFF_X50_Y27_N1; Fanout = 111; REG Node = 'controlador:ctrl|state[1]'
        Info: Total cell delay = 1.628 ns ( 52.99 % )
        Info: Total interconnect delay = 1.444 ns ( 47.01 % )
Info: tco from clock "clock" to destination pin "WriteDataReg[0]" through register "Instr_Reg:inst_reg|Instr15_0[1]" is 42.153 ns
    Info: + Longest clock path from clock "clock" to source register is 3.072 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1419; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.320 ns) + CELL(0.602 ns) = 3.072 ns; Loc. = LCFF_X51_Y28_N11; Fanout = 19; REG Node = 'Instr_Reg:inst_reg|Instr15_0[1]'
        Info: Total cell delay = 1.628 ns ( 52.99 % )
        Info: Total interconnect delay = 1.444 ns ( 47.01 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 38.804 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y28_N11; Fanout = 19; REG Node = 'Instr_Reg:inst_reg|Instr15_0[1]'
        Info: 2: + IC(0.921 ns) + CELL(0.521 ns) = 1.442 ns; Loc. = LCCOMB_X51_Y28_N28; Fanout = 1; COMB Node = 'controlador:ctrl|WideOr0~0'
        Info: 3: + IC(0.560 ns) + CELL(0.545 ns) = 2.547 ns; Loc. = LCCOMB_X51_Y28_N22; Fanout = 2; COMB Node = 'controlador:ctrl|Selector14~4'
        Info: 4: + IC(0.299 ns) + CELL(0.178 ns) = 3.024 ns; Loc. = LCCOMB_X51_Y28_N8; Fanout = 1; COMB Node = 'controlador:ctrl|Selector9~9'
        Info: 5: + IC(0.313 ns) + CELL(0.319 ns) = 3.656 ns; Loc. = LCCOMB_X51_Y28_N18; Fanout = 1; COMB Node = 'controlador:ctrl|Selector9~10'
        Info: 6: + IC(0.292 ns) + CELL(0.178 ns) = 4.126 ns; Loc. = LCCOMB_X51_Y28_N4; Fanout = 1; COMB Node = 'controlador:ctrl|Selector9~11'
        Info: 7: + IC(0.311 ns) + CELL(0.319 ns) = 4.756 ns; Loc. = LCCOMB_X51_Y28_N30; Fanout = 2; COMB Node = 'controlador:ctrl|Selector9~12'
        Info: 8: + IC(0.315 ns) + CELL(0.178 ns) = 5.249 ns; Loc. = LCCOMB_X51_Y28_N12; Fanout = 2; COMB Node = 'controlador:ctrl|Selector10~0'
        Info: 9: + IC(0.299 ns) + CELL(0.178 ns) = 5.726 ns; Loc. = LCCOMB_X51_Y28_N20; Fanout = 1; COMB Node = 'AluControl:AluControl|Mux2~3'
        Info: 10: + IC(0.535 ns) + CELL(0.322 ns) = 6.583 ns; Loc. = LCCOMB_X52_Y28_N30; Fanout = 1; COMB Node = 'AluControl:AluControl|Mux2~5'
        Info: 11: + IC(0.491 ns) + CELL(0.178 ns) = 7.252 ns; Loc. = LCCOMB_X51_Y28_N6; Fanout = 69; COMB Node = 'AluControl:AluControl|Mux2~4'
        Info: 12: + IC(0.876 ns) + CELL(0.178 ns) = 8.306 ns; Loc. = LCCOMB_X53_Y28_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[0]~10'
        Info: 13: + IC(0.299 ns) + CELL(0.322 ns) = 8.927 ns; Loc. = LCCOMB_X53_Y28_N10; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~11'
        Info: 14: + IC(0.330 ns) + CELL(0.545 ns) = 9.802 ns; Loc. = LCCOMB_X53_Y28_N28; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[1]~12'
        Info: 15: + IC(0.310 ns) + CELL(0.178 ns) = 10.290 ns; Loc. = LCCOMB_X53_Y28_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[2]~13'
        Info: 16: + IC(0.309 ns) + CELL(0.322 ns) = 10.921 ns; Loc. = LCCOMB_X53_Y28_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[4]~17'
        Info: 17: + IC(0.297 ns) + CELL(0.178 ns) = 11.396 ns; Loc. = LCCOMB_X53_Y28_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~18'
        Info: 18: + IC(0.312 ns) + CELL(0.322 ns) = 12.030 ns; Loc. = LCCOMB_X53_Y28_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[5]~19'
        Info: 19: + IC(0.309 ns) + CELL(0.178 ns) = 12.517 ns; Loc. = LCCOMB_X53_Y28_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~20'
        Info: 20: + IC(0.307 ns) + CELL(0.322 ns) = 13.146 ns; Loc. = LCCOMB_X53_Y28_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~22'
        Info: 21: + IC(0.309 ns) + CELL(0.178 ns) = 13.633 ns; Loc. = LCCOMB_X53_Y28_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~24'
        Info: 22: + IC(0.310 ns) + CELL(0.322 ns) = 14.265 ns; Loc. = LCCOMB_X53_Y28_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~25'
        Info: 23: + IC(0.309 ns) + CELL(0.178 ns) = 14.752 ns; Loc. = LCCOMB_X53_Y28_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[10]~26'
        Info: 24: + IC(1.170 ns) + CELL(0.322 ns) = 16.244 ns; Loc. = LCCOMB_X49_Y25_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~28'
        Info: 25: + IC(0.320 ns) + CELL(0.322 ns) = 16.886 ns; Loc. = LCCOMB_X49_Y25_N12; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[12]~30'
        Info: 26: + IC(0.553 ns) + CELL(0.322 ns) = 17.761 ns; Loc. = LCCOMB_X49_Y25_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~31'
        Info: 27: + IC(0.316 ns) + CELL(0.178 ns) = 18.255 ns; Loc. = LCCOMB_X49_Y25_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[14]~32'
        Info: 28: + IC(0.306 ns) + CELL(0.322 ns) = 18.883 ns; Loc. = LCCOMB_X49_Y25_N28; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[15]~34'
        Info: 29: + IC(0.309 ns) + CELL(0.178 ns) = 19.370 ns; Loc. = LCCOMB_X49_Y25_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[16]~36'
        Info: 30: + IC(0.317 ns) + CELL(0.322 ns) = 20.009 ns; Loc. = LCCOMB_X49_Y25_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~37'
        Info: 31: + IC(0.319 ns) + CELL(0.178 ns) = 20.506 ns; Loc. = LCCOMB_X49_Y25_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~38'
        Info: 32: + IC(0.317 ns) + CELL(0.322 ns) = 21.145 ns; Loc. = LCCOMB_X49_Y25_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~40'
        Info: 33: + IC(0.313 ns) + CELL(0.178 ns) = 21.636 ns; Loc. = LCCOMB_X49_Y25_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[20]~42'
        Info: 34: + IC(0.305 ns) + CELL(0.322 ns) = 22.263 ns; Loc. = LCCOMB_X49_Y25_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~43'
        Info: 35: + IC(1.179 ns) + CELL(0.178 ns) = 23.620 ns; Loc. = LCCOMB_X44_Y25_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[22]~44'
        Info: 36: + IC(0.316 ns) + CELL(0.322 ns) = 24.258 ns; Loc. = LCCOMB_X44_Y25_N4; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~46'
        Info: 37: + IC(0.322 ns) + CELL(0.322 ns) = 24.902 ns; Loc. = LCCOMB_X44_Y25_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~47'
        Info: 38: + IC(0.314 ns) + CELL(0.322 ns) = 25.538 ns; Loc. = LCCOMB_X44_Y25_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~49'
        Info: 39: + IC(0.301 ns) + CELL(0.178 ns) = 26.017 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~51'
        Info: 40: + IC(0.312 ns) + CELL(0.322 ns) = 26.651 ns; Loc. = LCCOMB_X44_Y25_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~52'
        Info: 41: + IC(0.311 ns) + CELL(0.178 ns) = 27.140 ns; Loc. = LCCOMB_X44_Y25_N20; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[29]~53'
        Info: 42: + IC(0.305 ns) + CELL(0.319 ns) = 27.764 ns; Loc. = LCCOMB_X44_Y25_N22; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[29]~54'
        Info: 43: + IC(0.925 ns) + CELL(0.178 ns) = 28.867 ns; Loc. = LCCOMB_X45_Y27_N12; Fanout = 7; COMB Node = 'Ula32:ULA|carry_temp[30]~55'
        Info: 44: + IC(0.323 ns) + CELL(0.178 ns) = 29.368 ns; Loc. = LCCOMB_X45_Y27_N6; Fanout = 7; COMB Node = 'Ula32:ULA|carry_temp[31]~56'
        Info: 45: + IC(0.916 ns) + CELL(0.544 ns) = 30.828 ns; Loc. = LCCOMB_X44_Y29_N8; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~8'
        Info: 46: + IC(0.296 ns) + CELL(0.319 ns) = 31.443 ns; Loc. = LCCOMB_X44_Y29_N10; Fanout = 1; COMB Node = 'Ula32:ULA|Maior~1'
        Info: 47: + IC(0.289 ns) + CELL(0.178 ns) = 31.910 ns; Loc. = LCCOMB_X44_Y29_N4; Fanout = 1; COMB Node = 'mux8entradas32bits:DadoASerEscritoSelection|Mux31~1'
        Info: 48: + IC(0.891 ns) + CELL(0.178 ns) = 32.979 ns; Loc. = LCCOMB_X43_Y31_N24; Fanout = 33; COMB Node = 'mux8entradas32bits:DadoASerEscritoSelection|Mux31~2'
        Info: 49: + IC(2.839 ns) + CELL(2.986 ns) = 38.804 ns; Loc. = PIN_F13; Fanout = 0; PIN Node = 'WriteDataReg[0]'
        Info: Total cell delay = 15.807 ns ( 40.74 % )
        Info: Total interconnect delay = 22.997 ns ( 59.26 % )
Info: th for register "controlador:ctrl|state[5]" (data pin = "reset", clock pin = "clock") is -0.422 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.078 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1419; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.326 ns) + CELL(0.602 ns) = 3.078 ns; Loc. = LCFF_X51_Y25_N9; Fanout = 86; REG Node = 'controlador:ctrl|state[5]'
        Info: Total cell delay = 1.628 ns ( 52.89 % )
        Info: Total interconnect delay = 1.450 ns ( 47.11 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 3.786 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 9; PIN Node = 'reset'
        Info: 2: + IC(2.180 ns) + CELL(0.580 ns) = 3.786 ns; Loc. = LCFF_X51_Y25_N9; Fanout = 86; REG Node = 'controlador:ctrl|state[5]'
        Info: Total cell delay = 1.606 ns ( 42.42 % )
        Info: Total interconnect delay = 2.180 ns ( 57.58 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 210 megabytes
    Info: Processing ended: Sat May 05 09:03:11 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


