{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683811524127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683811524128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 18:55:23 2023 " "Processing started: Thu May 11 18:55:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683811524128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1683811524128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1683811524128 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1683811524856 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1683811524856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536600 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r0_hazard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file r0_hazard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Haz_R0-struct " "Found design unit 1: Haz_R0-struct" {  } { { "R0_hazard.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/R0_hazard.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536605 ""} { "Info" "ISGN_ENTITY_NAME" "1 Haz_R0 " "Found entity 1: Haz_R0" {  } { { "R0_hazard.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/R0_hazard.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_imm_dep.vhd 2 1 " "Found 2 design units, including 1 entities, in source file load_imm_dep.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Haz_load-struct " "Found design unit 1: Haz_load-struct" {  } { { "Load_Imm_dep.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Load_Imm_dep.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536608 ""} { "Info" "ISGN_ENTITY_NAME" "1 Haz_load " "Found entity 1: Haz_load" {  } { { "Load_Imm_dep.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Load_Imm_dep.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1_4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux1_4x1-Dataflow " "Found design unit 1: Mux1_4x1-Dataflow" {  } { { "Mux1_4x1.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Mux1_4x1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536610 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux1_4x1 " "Found entity 1: Mux1_4x1" {  } { { "Mux1_4x1.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Mux1_4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rr_ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rr_ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RREX-RREX_arch " "Found design unit 1: RREX-RREX_arch" {  } { { "RR_EX.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/RR_EX.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536612 ""} { "Info" "ISGN_ENTITY_NAME" "1 RREX " "Found entity 1: RREX" {  } { { "RR_EX.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/RR_EX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-struct " "Found design unit 1: ROM-struct" {  } { { "ROM.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/ROM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536615 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_int.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register_int.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_int-struct " "Found design unit 1: Register_int-struct" {  } { { "Register_int.vhdl" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Register_int.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536619 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_int " "Found entity 1: Register_int" {  } { { "Register_int.vhdl" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Register_int.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-struct " "Found design unit 1: Register_File-struct" {  } { { "Register_file.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Register_file.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536622 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_file " "Found entity 1: Register_file" {  } { { "Register_file.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_2bit-struct " "Found design unit 1: Register_2bit-struct" {  } { { "Register_2bit.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Register_2bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536623 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_2bit " "Found entity 1: Register_2bit" {  } { { "Register_2bit.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Register_2bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-struct " "Found design unit 1: Memory-struct" {  } { { "RAM.vhdl" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/RAM.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536626 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "RAM.vhdl" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/RAM.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16_8x1-Dataflow " "Found design unit 1: Mux16_8x1-Dataflow" {  } { { "Mux16_8x1.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Mux16_8x1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536627 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16_8x1 " "Found entity 1: Mux16_8x1" {  } { { "Mux16_8x1.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Mux16_8x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16_4x1-Dataflow " "Found design unit 1: Mux16_4x1-Dataflow" {  } { { "Mux16_4x1.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Mux16_4x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536628 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16_4x1 " "Found entity 1: Mux16_4x1" {  } { { "Mux16_4x1.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Mux16_4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16_2x1-Dataflow " "Found design unit 1: Mux16_2x1-Dataflow" {  } { { "Mux16_2x1.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Mux16_2x1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536630 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16_2x1 " "Found entity 1: Mux16_2x1" {  } { { "Mux16_2x1.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Mux16_2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3_8x1-Dataflow " "Found design unit 1: Mux3_8x1-Dataflow" {  } { { "Mux3_8x1.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Mux3_8x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536631 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3_8x1 " "Found entity 1: Mux3_8x1" {  } { { "Mux3_8x1.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Mux3_8x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3_4x1-Dataflow1 " "Found design unit 1: Mux3_4x1-Dataflow1" {  } { { "Mux3_2x1.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Mux3_2x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536632 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3_4x1 " "Found entity 1: Mux3_4x1" {  } { { "Mux3_2x1.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Mux3_2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID-struct " "Found design unit 1: IF_ID-struct" {  } { { "IF_ID.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/IF_ID.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536633 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/IF_ID.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "haz_pc_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file haz_pc_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Haz_PC_controller-struct " "Found design unit 1: Haz_PC_controller-struct" {  } { { "Haz_PC_controller.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Haz_PC_controller.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536636 ""} { "Info" "ISGN_ENTITY_NAME" "1 Haz_PC_controller " "Found entity 1: Haz_PC_controller" {  } { { "Haz_PC_controller.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Haz_PC_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "haz_jlr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file haz_jlr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Haz_JLR-struct " "Found design unit 1: Haz_JLR-struct" {  } { { "Haz_JLR.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Haz_JLR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536638 ""} { "Info" "ISGN_ENTITY_NAME" "1 Haz_JLR " "Found entity 1: Haz_JLR" {  } { { "Haz_JLR.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Haz_JLR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "haz_jal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file haz_jal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Haz_JAL-struct " "Found design unit 1: Haz_JAL-struct" {  } { { "Haz_JAL.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Haz_JAL.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536639 ""} { "Info" "ISGN_ENTITY_NAME" "1 Haz_JAL " "Found entity 1: Haz_JAL" {  } { { "Haz_JAL.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Haz_JAL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "haz_bex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file haz_bex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Haz_BEX-struct " "Found design unit 1: Haz_BEX-struct" {  } { { "Haz_BEX.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Haz_BEX.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536641 ""} { "Info" "ISGN_ENTITY_NAME" "1 Haz_BEX " "Found entity 1: Haz_BEX" {  } { { "Haz_BEX.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Haz_BEX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forwarding_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Forwarding_Unit-struct " "Found design unit 1: Forwarding_Unit-struct" {  } { { "Forwarding_Unit.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Forwarding_Unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536644 ""} { "Info" "ISGN_ENTITY_NAME" "1 Forwarding_Unit " "Found entity 1: Forwarding_Unit" {  } { { "Forwarding_Unit.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Forwarding_Unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_en-behave " "Found design unit 1: dff_en-behave" {  } { { "dff_en.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/dff_en.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536646 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_en " "Found entity 1: dff_en" {  } { { "dff_en.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/dff_en.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-Struct " "Found design unit 1: Datapath-Struct" {  } { { "Datapath.vhdl" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536651 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhdl" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complementor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complementor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complementor-behave " "Found design unit 1: complementor-behave" {  } { { "complementor.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/complementor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536655 ""} { "Info" "ISGN_ENTITY_NAME" "1 complementor " "Found entity 1: complementor" {  } { { "complementor.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/complementor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_predictor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch_predictor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Branch_Predictor-struct " "Found design unit 1: Branch_Predictor-struct" {  } { { "Branch_Predictor.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Branch_Predictor.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536657 ""} { "Info" "ISGN_ENTITY_NAME" "1 Branch_Predictor " "Found entity 1: Branch_Predictor" {  } { { "Branch_Predictor.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Branch_Predictor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behave " "Found design unit 1: ALU-behave" {  } { { "ALU_pipeline.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/ALU_pipeline.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536660 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU_pipeline.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/ALU_pipeline.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_4bit-struct " "Found design unit 1: Register_4bit-struct" {  } { { "Register_4bit.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Register_4bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536661 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_4bit " "Found entity 1: Register_4bit" {  } { { "Register_4bit.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Register_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-behave " "Found design unit 1: adder-behave" {  } { { "ID_adder.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/ID_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536662 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "ID_adder.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/ID_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter7-struct " "Found design unit 1: Shifter7-struct" {  } { { "Shifter7.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Shifter7.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536663 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter7 " "Found entity 1: Shifter7" {  } { { "Shifter7.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Shifter7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE10-struct " "Found design unit 1: SE10-struct" {  } { { "SE10.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/SE10.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536665 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE10 " "Found entity 1: SE10" {  } { { "SE10.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/SE10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE7-struct " "Found design unit 1: SE7-struct" {  } { { "SE7.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/SE7.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536666 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE7 " "Found entity 1: SE7" {  } { { "SE7.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/SE7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_16bit-struct " "Found design unit 1: Register_16bit-struct" {  } { { "Register_16bit.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Register_16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536668 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_16bit " "Found entity 1: Register_16bit" {  } { { "Register_16bit.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Register_16bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_3bit-struct " "Found design unit 1: Register_3bit-struct" {  } { { "Register_3bit.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Register_3bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536672 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_3bit " "Found entity 1: Register_3bit" {  } { { "Register_3bit.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Register_3bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_1bit-struct " "Found design unit 1: Register_1bit-struct" {  } { { "Register_1bit.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Register_1bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536674 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_1bit " "Found entity 1: Register_1bit" {  } { { "Register_1bit.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Register_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instr_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_decode-instr_decode_arch " "Found design unit 1: instr_decode-instr_decode_arch" {  } { { "Instr_decode.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Instr_decode.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536678 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_decode " "Found entity 1: instr_decode" {  } { { "Instr_decode.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Instr_decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXMEM-EXMEM_arch " "Found design unit 1: EXMEM-EXMEM_arch" {  } { { "EX_MEM.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/EX_MEM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536680 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXMEM " "Found entity 1: EXMEM" {  } { { "EX_MEM.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/EX_MEM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_rr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_rr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IDRR-IDRR_arch " "Found design unit 1: IDRR-IDRR_arch" {  } { { "ID_RR.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/ID_RR.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536682 ""} { "Info" "ISGN_ENTITY_NAME" "1 IDRR " "Found entity 1: IDRR" {  } { { "ID_RR.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/ID_RR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMWB-MEMWB_arch " "Found design unit 1: MEMWB-MEMWB_arch" {  } { { "MEM_WB.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/MEM_WB.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536684 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMWB " "Found entity 1: MEMWB" {  } { { "MEM_WB.vhd" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/MEM_WB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683811536684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683811536684 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1683811536746 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU_sel_MEM Datapath.vhdl(468) " "Verilog HDL or VHDL warning at Datapath.vhdl(468): object \"ALU_sel_MEM\" assigned a value but never read" {  } { { "Datapath.vhdl" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 468 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1683811536750 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Carry_sel_MEM Datapath.vhdl(469) " "Verilog HDL or VHDL warning at Datapath.vhdl(469): object \"Carry_sel_MEM\" assigned a value but never read" {  } { { "Datapath.vhdl" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 469 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1683811536751 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C_modified_MEM Datapath.vhdl(470) " "Verilog HDL or VHDL warning at Datapath.vhdl(470): object \"C_modified_MEM\" assigned a value but never read" {  } { { "Datapath.vhdl" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 470 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1683811536751 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z_modified_MEM Datapath.vhdl(471) " "Verilog HDL or VHDL warning at Datapath.vhdl(471): object \"Z_modified_MEM\" assigned a value but never read" {  } { { "Datapath.vhdl" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 471 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1683811536751 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rf_d2_MEM Datapath.vhdl(473) " "Verilog HDL or VHDL warning at Datapath.vhdl(473): object \"rf_d2_MEM\" assigned a value but never read" {  } { { "Datapath.vhdl" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 473 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1683811536751 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CPL_MEM Datapath.vhdl(476) " "Verilog HDL or VHDL warning at Datapath.vhdl(476): object \"CPL_MEM\" assigned a value but never read" {  } { { "Datapath.vhdl" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 476 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1683811536751 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CZ_MEM Datapath.vhdl(479) " "Verilog HDL or VHDL warning at Datapath.vhdl(479): object \"CZ_MEM\" assigned a value but never read" {  } { { "Datapath.vhdl" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 479 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1683811536751 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OP_WB Datapath.vhdl(484) " "Verilog HDL or VHDL warning at Datapath.vhdl(484): object \"OP_WB\" assigned a value but never read" {  } { { "Datapath.vhdl" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 484 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1683811536751 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RS1_WB Datapath.vhdl(485) " "Verilog HDL or VHDL warning at Datapath.vhdl(485): object \"RS1_WB\" assigned a value but never read" {  } { { "Datapath.vhdl" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 485 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1683811536751 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RS2_WB Datapath.vhdl(485) " "Verilog HDL or VHDL warning at Datapath.vhdl(485): object \"RS2_WB\" assigned a value but never read" {  } { { "Datapath.vhdl" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 485 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1683811536751 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Imm_WB Datapath.vhdl(493) " "Verilog HDL or VHDL warning at Datapath.vhdl(493): object \"Imm_WB\" assigned a value but never read" {  } { { "Datapath.vhdl" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 493 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1683811536751 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PC_WB Datapath.vhdl(494) " "Verilog HDL or VHDL warning at Datapath.vhdl(494): object \"PC_WB\" assigned a value but never read" {  } { { "Datapath.vhdl" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 494 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1683811536751 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D3_MUX_WB Datapath.vhdl(495) " "Verilog HDL or VHDL warning at Datapath.vhdl(495): object \"D3_MUX_WB\" assigned a value but never read" {  } { { "Datapath.vhdl" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 495 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1683811536751 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Alu3C_WB Datapath.vhdl(500) " "Verilog HDL or VHDL warning at Datapath.vhdl(500): object \"Alu3C_WB\" assigned a value but never read" {  } { { "Datapath.vhdl" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 500 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1683811536752 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Htype Datapath.vhdl(520) " "Verilog HDL or VHDL warning at Datapath.vhdl(520): object \"Htype\" assigned a value but never read" {  } { { "Datapath.vhdl" "" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1683811536752 "|Datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:MyROM " "Elaborating entity \"ROM\" for hierarchy \"ROM:MyROM\"" {  } { { "Datapath.vhdl" "MyROM" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683811536755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:IF_add " "Elaborating entity \"adder\" for hierarchy \"adder:IF_add\"" {  } { { "Datapath.vhdl" "IF_add" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683811536759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:IF_ID_Pipepline_Reg " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:IF_ID_Pipepline_Reg\"" {  } { { "Datapath.vhdl" "IF_ID_Pipepline_Reg" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683811536762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_16bit IF_ID:IF_ID_Pipepline_Reg\|Register_16bit:Instruction " "Elaborating entity \"Register_16bit\" for hierarchy \"IF_ID:IF_ID_Pipepline_Reg\|Register_16bit:Instruction\"" {  } { { "IF_ID.vhd" "Instruction" { Text "D:/github/RISC_pipeline/VHDL_Implementation/IF_ID.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683811536765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_1bit IF_ID:IF_ID_Pipepline_Reg\|Register_1bit:Canc " "Elaborating entity \"Register_1bit\" for hierarchy \"IF_ID:IF_ID_Pipepline_Reg\|Register_1bit:Canc\"" {  } { { "IF_ID.vhd" "Canc" { Text "D:/github/RISC_pipeline/VHDL_Implementation/IF_ID.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683811536767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_decode instr_decode:instruc_decode " "Elaborating entity \"instr_decode\" for hierarchy \"instr_decode:instruc_decode\"" {  } { { "Datapath.vhdl" "instruc_decode" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683811536771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE10 instr_decode:instruc_decode\|SE10:Sign_6 " "Elaborating entity \"SE10\" for hierarchy \"instr_decode:instruc_decode\|SE10:Sign_6\"" {  } { { "Instr_decode.vhd" "Sign_6" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Instr_decode.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683811536777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE7 instr_decode:instruc_decode\|SE7:Sign_9 " "Elaborating entity \"SE7\" for hierarchy \"instr_decode:instruc_decode\|SE7:Sign_9\"" {  } { { "Instr_decode.vhd" "Sign_9" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Instr_decode.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683811536778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_4bit instr_decode:instruc_decode\|Register_4bit:counter " "Elaborating entity \"Register_4bit\" for hierarchy \"instr_decode:instruc_decode\|Register_4bit:counter\"" {  } { { "Instr_decode.vhd" "counter" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Instr_decode.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683811536782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDRR IDRR:ID_RR_pipeline " "Elaborating entity \"IDRR\" for hierarchy \"IDRR:ID_RR_pipeline\"" {  } { { "Datapath.vhdl" "ID_RR_pipeline" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683811536784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_3bit IDRR:ID_RR_pipeline\|Register_3bit:RS1 " "Elaborating entity \"Register_3bit\" for hierarchy \"IDRR:ID_RR_pipeline\|Register_3bit:RS1\"" {  } { { "ID_RR.vhd" "RS1" { Text "D:/github/RISC_pipeline/VHDL_Implementation/ID_RR.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683811536791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_2bit IDRR:ID_RR_pipeline\|Register_2bit:ALU_sel " "Elaborating entity \"Register_2bit\" for hierarchy \"IDRR:ID_RR_pipeline\|Register_2bit:ALU_sel\"" {  } { { "ID_RR.vhd" "ALU_sel" { Text "D:/github/RISC_pipeline/VHDL_Implementation/ID_RR.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683811536794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_file Register_file:RF " "Elaborating entity \"Register_file\" for hierarchy \"Register_file:RF\"" {  } { { "Datapath.vhdl" "RF" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683811536798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16_2x1 Mux16_2x1:MuxRF_D1 " "Elaborating entity \"Mux16_2x1\" for hierarchy \"Mux16_2x1:MuxRF_D1\"" {  } { { "Datapath.vhdl" "MuxRF_D1" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683811536800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16_4x1 Mux16_4x1:MuxA1 " "Elaborating entity \"Mux16_4x1\" for hierarchy \"Mux16_4x1:MuxA1\"" {  } { { "Datapath.vhdl" "MuxA1" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683811536803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RREX RREX:RR_EX_pipeline " "Elaborating entity \"RREX\" for hierarchy \"RREX:RR_EX_pipeline\"" {  } { { "Datapath.vhdl" "RR_EX_pipeline" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683811536808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complementor complementor:COMPL " "Elaborating entity \"complementor\" for hierarchy \"complementor:COMPL\"" {  } { { "Datapath.vhdl" "COMPL" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683811536815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1_EX " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1_EX\"" {  } { { "Datapath.vhdl" "ALU1_EX" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683811536817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_en dff_en:D_ff1 " "Elaborating entity \"dff_en\" for hierarchy \"dff_en:D_ff1\"" {  } { { "Datapath.vhdl" "D_ff1" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683811536822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux1_4x1 Mux1_4x1:MUX_C " "Elaborating entity \"Mux1_4x1\" for hierarchy \"Mux1_4x1:MUX_C\"" {  } { { "Datapath.vhdl" "MUX_C" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683811536824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEM EXMEM:EX_MEM_pipeline " "Elaborating entity \"EXMEM\" for hierarchy \"EXMEM:EX_MEM_pipeline\"" {  } { { "Datapath.vhdl" "EX_MEM_pipeline" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683811536826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:RAM_MEM " "Elaborating entity \"Memory\" for hierarchy \"Memory:RAM_MEM\"" {  } { { "Datapath.vhdl" "RAM_MEM" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683811536831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWB MEMWB:MEM_WB_pipeline " "Elaborating entity \"MEMWB\" for hierarchy \"MEMWB:MEM_WB_pipeline\"" {  } { { "Datapath.vhdl" "MEM_WB_pipeline" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683811536907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding_Unit Forwarding_Unit:MovingFWD " "Elaborating entity \"Forwarding_Unit\" for hierarchy \"Forwarding_Unit:MovingFWD\"" {  } { { "Datapath.vhdl" "MovingFWD" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683811536911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Haz_JLR Haz_JLR:JLR " "Elaborating entity \"Haz_JLR\" for hierarchy \"Haz_JLR:JLR\"" {  } { { "Datapath.vhdl" "JLR" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683811536915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Haz_JAL Haz_JAL:Jal " "Elaborating entity \"Haz_JAL\" for hierarchy \"Haz_JAL:Jal\"" {  } { { "Datapath.vhdl" "Jal" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683811536915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Haz_BEX Haz_BEX:BEX " "Elaborating entity \"Haz_BEX\" for hierarchy \"Haz_BEX:BEX\"" {  } { { "Datapath.vhdl" "BEX" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683811536916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Haz_load Haz_load:Load " "Elaborating entity \"Haz_load\" for hierarchy \"Haz_load:Load\"" {  } { { "Datapath.vhdl" "Load" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683811536919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Haz_R0 Haz_R0:R0_bkl " "Elaborating entity \"Haz_R0\" for hierarchy \"Haz_R0:R0_bkl\"" {  } { { "Datapath.vhdl" "R0_bkl" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683811536921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Haz_PC_controller Haz_PC_controller:PC_hazard_ctrl " "Elaborating entity \"Haz_PC_controller\" for hierarchy \"Haz_PC_controller:PC_hazard_ctrl\"" {  } { { "Datapath.vhdl" "PC_hazard_ctrl" { Text "D:/github/RISC_pipeline/VHDL_Implementation/Datapath.vhdl" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683811536922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683811538230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 18:55:38 2023 " "Processing ended: Thu May 11 18:55:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683811538230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683811538230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683811538230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1683811538230 ""}
