
ThermoControl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000741c  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000548  0800752c  0800752c  0001752c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007a74  08007a74  0002007c  2**0
                  CONTENTS
  4 .ARM          00000000  08007a74  08007a74  0002007c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007a74  08007a74  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007a74  08007a74  00017a74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007a78  08007a78  00017a78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08007a7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003cd4  2000007c  08007af8  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003d50  08007af8  00023d50  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002bdb9  00000000  00000000  000200a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006146  00000000  00000000  0004be5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0001ec02  00000000  00000000  00051fa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001930  00000000  00000000  00070ba8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001f50  00000000  00000000  000724d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001d26c  00000000  00000000  00074428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002a9b5  00000000  00000000  00091694  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009d86f  00000000  00000000  000bc049  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001598b8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004b78  00000000  00000000  00159908  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000007c 	.word	0x2000007c
 800012c:	00000000 	.word	0x00000000
 8000130:	08007514 	.word	0x08007514

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000080 	.word	0x20000080
 800014c:	08007514 	.word	0x08007514

08000150 <__aeabi_dmul>:
 8000150:	b570      	push	{r4, r5, r6, lr}
 8000152:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000156:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800015a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800015e:	bf1d      	ittte	ne
 8000160:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000164:	ea94 0f0c 	teqne	r4, ip
 8000168:	ea95 0f0c 	teqne	r5, ip
 800016c:	f000 f8de 	bleq	800032c <__aeabi_dmul+0x1dc>
 8000170:	442c      	add	r4, r5
 8000172:	ea81 0603 	eor.w	r6, r1, r3
 8000176:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800017a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800017e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000182:	bf18      	it	ne
 8000184:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000188:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800018c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000190:	d038      	beq.n	8000204 <__aeabi_dmul+0xb4>
 8000192:	fba0 ce02 	umull	ip, lr, r0, r2
 8000196:	f04f 0500 	mov.w	r5, #0
 800019a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800019e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80001a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001a6:	f04f 0600 	mov.w	r6, #0
 80001aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001ae:	f09c 0f00 	teq	ip, #0
 80001b2:	bf18      	it	ne
 80001b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80001bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80001c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80001c4:	d204      	bcs.n	80001d0 <__aeabi_dmul+0x80>
 80001c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001ca:	416d      	adcs	r5, r5
 80001cc:	eb46 0606 	adc.w	r6, r6, r6
 80001d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80001e8:	bf88      	it	hi
 80001ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80001ee:	d81e      	bhi.n	800022e <__aeabi_dmul+0xde>
 80001f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80001f4:	bf08      	it	eq
 80001f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80001fa:	f150 0000 	adcs.w	r0, r0, #0
 80001fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000202:	bd70      	pop	{r4, r5, r6, pc}
 8000204:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000208:	ea46 0101 	orr.w	r1, r6, r1
 800020c:	ea40 0002 	orr.w	r0, r0, r2
 8000210:	ea81 0103 	eor.w	r1, r1, r3
 8000214:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000218:	bfc2      	ittt	gt
 800021a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800021e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000222:	bd70      	popgt	{r4, r5, r6, pc}
 8000224:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000228:	f04f 0e00 	mov.w	lr, #0
 800022c:	3c01      	subs	r4, #1
 800022e:	f300 80ab 	bgt.w	8000388 <__aeabi_dmul+0x238>
 8000232:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000236:	bfde      	ittt	le
 8000238:	2000      	movle	r0, #0
 800023a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800023e:	bd70      	pople	{r4, r5, r6, pc}
 8000240:	f1c4 0400 	rsb	r4, r4, #0
 8000244:	3c20      	subs	r4, #32
 8000246:	da35      	bge.n	80002b4 <__aeabi_dmul+0x164>
 8000248:	340c      	adds	r4, #12
 800024a:	dc1b      	bgt.n	8000284 <__aeabi_dmul+0x134>
 800024c:	f104 0414 	add.w	r4, r4, #20
 8000250:	f1c4 0520 	rsb	r5, r4, #32
 8000254:	fa00 f305 	lsl.w	r3, r0, r5
 8000258:	fa20 f004 	lsr.w	r0, r0, r4
 800025c:	fa01 f205 	lsl.w	r2, r1, r5
 8000260:	ea40 0002 	orr.w	r0, r0, r2
 8000264:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000268:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800026c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000270:	fa21 f604 	lsr.w	r6, r1, r4
 8000274:	eb42 0106 	adc.w	r1, r2, r6
 8000278:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800027c:	bf08      	it	eq
 800027e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000282:	bd70      	pop	{r4, r5, r6, pc}
 8000284:	f1c4 040c 	rsb	r4, r4, #12
 8000288:	f1c4 0520 	rsb	r5, r4, #32
 800028c:	fa00 f304 	lsl.w	r3, r0, r4
 8000290:	fa20 f005 	lsr.w	r0, r0, r5
 8000294:	fa01 f204 	lsl.w	r2, r1, r4
 8000298:	ea40 0002 	orr.w	r0, r0, r2
 800029c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002a4:	f141 0100 	adc.w	r1, r1, #0
 80002a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002ac:	bf08      	it	eq
 80002ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002b2:	bd70      	pop	{r4, r5, r6, pc}
 80002b4:	f1c4 0520 	rsb	r5, r4, #32
 80002b8:	fa00 f205 	lsl.w	r2, r0, r5
 80002bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80002c0:	fa20 f304 	lsr.w	r3, r0, r4
 80002c4:	fa01 f205 	lsl.w	r2, r1, r5
 80002c8:	ea43 0302 	orr.w	r3, r3, r2
 80002cc:	fa21 f004 	lsr.w	r0, r1, r4
 80002d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	fa21 f204 	lsr.w	r2, r1, r4
 80002d8:	ea20 0002 	bic.w	r0, r0, r2
 80002dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002e4:	bf08      	it	eq
 80002e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002ea:	bd70      	pop	{r4, r5, r6, pc}
 80002ec:	f094 0f00 	teq	r4, #0
 80002f0:	d10f      	bne.n	8000312 <__aeabi_dmul+0x1c2>
 80002f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80002f6:	0040      	lsls	r0, r0, #1
 80002f8:	eb41 0101 	adc.w	r1, r1, r1
 80002fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000300:	bf08      	it	eq
 8000302:	3c01      	subeq	r4, #1
 8000304:	d0f7      	beq.n	80002f6 <__aeabi_dmul+0x1a6>
 8000306:	ea41 0106 	orr.w	r1, r1, r6
 800030a:	f095 0f00 	teq	r5, #0
 800030e:	bf18      	it	ne
 8000310:	4770      	bxne	lr
 8000312:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000316:	0052      	lsls	r2, r2, #1
 8000318:	eb43 0303 	adc.w	r3, r3, r3
 800031c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000320:	bf08      	it	eq
 8000322:	3d01      	subeq	r5, #1
 8000324:	d0f7      	beq.n	8000316 <__aeabi_dmul+0x1c6>
 8000326:	ea43 0306 	orr.w	r3, r3, r6
 800032a:	4770      	bx	lr
 800032c:	ea94 0f0c 	teq	r4, ip
 8000330:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000334:	bf18      	it	ne
 8000336:	ea95 0f0c 	teqne	r5, ip
 800033a:	d00c      	beq.n	8000356 <__aeabi_dmul+0x206>
 800033c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000340:	bf18      	it	ne
 8000342:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000346:	d1d1      	bne.n	80002ec <__aeabi_dmul+0x19c>
 8000348:	ea81 0103 	eor.w	r1, r1, r3
 800034c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000350:	f04f 0000 	mov.w	r0, #0
 8000354:	bd70      	pop	{r4, r5, r6, pc}
 8000356:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800035a:	bf06      	itte	eq
 800035c:	4610      	moveq	r0, r2
 800035e:	4619      	moveq	r1, r3
 8000360:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000364:	d019      	beq.n	800039a <__aeabi_dmul+0x24a>
 8000366:	ea94 0f0c 	teq	r4, ip
 800036a:	d102      	bne.n	8000372 <__aeabi_dmul+0x222>
 800036c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000370:	d113      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000372:	ea95 0f0c 	teq	r5, ip
 8000376:	d105      	bne.n	8000384 <__aeabi_dmul+0x234>
 8000378:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800037c:	bf1c      	itt	ne
 800037e:	4610      	movne	r0, r2
 8000380:	4619      	movne	r1, r3
 8000382:	d10a      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000384:	ea81 0103 	eor.w	r1, r1, r3
 8000388:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800038c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000390:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000394:	f04f 0000 	mov.w	r0, #0
 8000398:	bd70      	pop	{r4, r5, r6, pc}
 800039a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800039e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80003a2:	bd70      	pop	{r4, r5, r6, pc}

080003a4 <__aeabi_drsub>:
 80003a4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003a8:	e002      	b.n	80003b0 <__adddf3>
 80003aa:	bf00      	nop

080003ac <__aeabi_dsub>:
 80003ac:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003b0 <__adddf3>:
 80003b0:	b530      	push	{r4, r5, lr}
 80003b2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003ba:	ea94 0f05 	teq	r4, r5
 80003be:	bf08      	it	eq
 80003c0:	ea90 0f02 	teqeq	r0, r2
 80003c4:	bf1f      	itttt	ne
 80003c6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003ca:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003d2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d6:	f000 80e2 	beq.w	800059e <__adddf3+0x1ee>
 80003da:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003de:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003e2:	bfb8      	it	lt
 80003e4:	426d      	neglt	r5, r5
 80003e6:	dd0c      	ble.n	8000402 <__adddf3+0x52>
 80003e8:	442c      	add	r4, r5
 80003ea:	ea80 0202 	eor.w	r2, r0, r2
 80003ee:	ea81 0303 	eor.w	r3, r1, r3
 80003f2:	ea82 0000 	eor.w	r0, r2, r0
 80003f6:	ea83 0101 	eor.w	r1, r3, r1
 80003fa:	ea80 0202 	eor.w	r2, r0, r2
 80003fe:	ea81 0303 	eor.w	r3, r1, r3
 8000402:	2d36      	cmp	r5, #54	; 0x36
 8000404:	bf88      	it	hi
 8000406:	bd30      	pophi	{r4, r5, pc}
 8000408:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800040c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000410:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000414:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x70>
 800041a:	4240      	negs	r0, r0
 800041c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000420:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000424:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000428:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800042c:	d002      	beq.n	8000434 <__adddf3+0x84>
 800042e:	4252      	negs	r2, r2
 8000430:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000434:	ea94 0f05 	teq	r4, r5
 8000438:	f000 80a7 	beq.w	800058a <__adddf3+0x1da>
 800043c:	f1a4 0401 	sub.w	r4, r4, #1
 8000440:	f1d5 0e20 	rsbs	lr, r5, #32
 8000444:	db0d      	blt.n	8000462 <__adddf3+0xb2>
 8000446:	fa02 fc0e 	lsl.w	ip, r2, lr
 800044a:	fa22 f205 	lsr.w	r2, r2, r5
 800044e:	1880      	adds	r0, r0, r2
 8000450:	f141 0100 	adc.w	r1, r1, #0
 8000454:	fa03 f20e 	lsl.w	r2, r3, lr
 8000458:	1880      	adds	r0, r0, r2
 800045a:	fa43 f305 	asr.w	r3, r3, r5
 800045e:	4159      	adcs	r1, r3
 8000460:	e00e      	b.n	8000480 <__adddf3+0xd0>
 8000462:	f1a5 0520 	sub.w	r5, r5, #32
 8000466:	f10e 0e20 	add.w	lr, lr, #32
 800046a:	2a01      	cmp	r2, #1
 800046c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000470:	bf28      	it	cs
 8000472:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000476:	fa43 f305 	asr.w	r3, r3, r5
 800047a:	18c0      	adds	r0, r0, r3
 800047c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	d507      	bpl.n	8000496 <__adddf3+0xe6>
 8000486:	f04f 0e00 	mov.w	lr, #0
 800048a:	f1dc 0c00 	rsbs	ip, ip, #0
 800048e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000492:	eb6e 0101 	sbc.w	r1, lr, r1
 8000496:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800049a:	d31b      	bcc.n	80004d4 <__adddf3+0x124>
 800049c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80004a0:	d30c      	bcc.n	80004bc <__adddf3+0x10c>
 80004a2:	0849      	lsrs	r1, r1, #1
 80004a4:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004ac:	f104 0401 	add.w	r4, r4, #1
 80004b0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004b8:	f080 809a 	bcs.w	80005f0 <__adddf3+0x240>
 80004bc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004c0:	bf08      	it	eq
 80004c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c6:	f150 0000 	adcs.w	r0, r0, #0
 80004ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ce:	ea41 0105 	orr.w	r1, r1, r5
 80004d2:	bd30      	pop	{r4, r5, pc}
 80004d4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d8:	4140      	adcs	r0, r0
 80004da:	eb41 0101 	adc.w	r1, r1, r1
 80004de:	3c01      	subs	r4, #1
 80004e0:	bf28      	it	cs
 80004e2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004e6:	d2e9      	bcs.n	80004bc <__adddf3+0x10c>
 80004e8:	f091 0f00 	teq	r1, #0
 80004ec:	bf04      	itt	eq
 80004ee:	4601      	moveq	r1, r0
 80004f0:	2000      	moveq	r0, #0
 80004f2:	fab1 f381 	clz	r3, r1
 80004f6:	bf08      	it	eq
 80004f8:	3320      	addeq	r3, #32
 80004fa:	f1a3 030b 	sub.w	r3, r3, #11
 80004fe:	f1b3 0220 	subs.w	r2, r3, #32
 8000502:	da0c      	bge.n	800051e <__adddf3+0x16e>
 8000504:	320c      	adds	r2, #12
 8000506:	dd08      	ble.n	800051a <__adddf3+0x16a>
 8000508:	f102 0c14 	add.w	ip, r2, #20
 800050c:	f1c2 020c 	rsb	r2, r2, #12
 8000510:	fa01 f00c 	lsl.w	r0, r1, ip
 8000514:	fa21 f102 	lsr.w	r1, r1, r2
 8000518:	e00c      	b.n	8000534 <__adddf3+0x184>
 800051a:	f102 0214 	add.w	r2, r2, #20
 800051e:	bfd8      	it	le
 8000520:	f1c2 0c20 	rsble	ip, r2, #32
 8000524:	fa01 f102 	lsl.w	r1, r1, r2
 8000528:	fa20 fc0c 	lsr.w	ip, r0, ip
 800052c:	bfdc      	itt	le
 800052e:	ea41 010c 	orrle.w	r1, r1, ip
 8000532:	4090      	lslle	r0, r2
 8000534:	1ae4      	subs	r4, r4, r3
 8000536:	bfa2      	ittt	ge
 8000538:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800053c:	4329      	orrge	r1, r5
 800053e:	bd30      	popge	{r4, r5, pc}
 8000540:	ea6f 0404 	mvn.w	r4, r4
 8000544:	3c1f      	subs	r4, #31
 8000546:	da1c      	bge.n	8000582 <__adddf3+0x1d2>
 8000548:	340c      	adds	r4, #12
 800054a:	dc0e      	bgt.n	800056a <__adddf3+0x1ba>
 800054c:	f104 0414 	add.w	r4, r4, #20
 8000550:	f1c4 0220 	rsb	r2, r4, #32
 8000554:	fa20 f004 	lsr.w	r0, r0, r4
 8000558:	fa01 f302 	lsl.w	r3, r1, r2
 800055c:	ea40 0003 	orr.w	r0, r0, r3
 8000560:	fa21 f304 	lsr.w	r3, r1, r4
 8000564:	ea45 0103 	orr.w	r1, r5, r3
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	f1c4 040c 	rsb	r4, r4, #12
 800056e:	f1c4 0220 	rsb	r2, r4, #32
 8000572:	fa20 f002 	lsr.w	r0, r0, r2
 8000576:	fa01 f304 	lsl.w	r3, r1, r4
 800057a:	ea40 0003 	orr.w	r0, r0, r3
 800057e:	4629      	mov	r1, r5
 8000580:	bd30      	pop	{r4, r5, pc}
 8000582:	fa21 f004 	lsr.w	r0, r1, r4
 8000586:	4629      	mov	r1, r5
 8000588:	bd30      	pop	{r4, r5, pc}
 800058a:	f094 0f00 	teq	r4, #0
 800058e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000592:	bf06      	itte	eq
 8000594:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000598:	3401      	addeq	r4, #1
 800059a:	3d01      	subne	r5, #1
 800059c:	e74e      	b.n	800043c <__adddf3+0x8c>
 800059e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005a2:	bf18      	it	ne
 80005a4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a8:	d029      	beq.n	80005fe <__adddf3+0x24e>
 80005aa:	ea94 0f05 	teq	r4, r5
 80005ae:	bf08      	it	eq
 80005b0:	ea90 0f02 	teqeq	r0, r2
 80005b4:	d005      	beq.n	80005c2 <__adddf3+0x212>
 80005b6:	ea54 0c00 	orrs.w	ip, r4, r0
 80005ba:	bf04      	itt	eq
 80005bc:	4619      	moveq	r1, r3
 80005be:	4610      	moveq	r0, r2
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	ea91 0f03 	teq	r1, r3
 80005c6:	bf1e      	ittt	ne
 80005c8:	2100      	movne	r1, #0
 80005ca:	2000      	movne	r0, #0
 80005cc:	bd30      	popne	{r4, r5, pc}
 80005ce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005d2:	d105      	bne.n	80005e0 <__adddf3+0x230>
 80005d4:	0040      	lsls	r0, r0, #1
 80005d6:	4149      	adcs	r1, r1
 80005d8:	bf28      	it	cs
 80005da:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005de:	bd30      	pop	{r4, r5, pc}
 80005e0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005e4:	bf3c      	itt	cc
 80005e6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005ea:	bd30      	popcc	{r4, r5, pc}
 80005ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005f4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005f8:	f04f 0000 	mov.w	r0, #0
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000602:	bf1a      	itte	ne
 8000604:	4619      	movne	r1, r3
 8000606:	4610      	movne	r0, r2
 8000608:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800060c:	bf1c      	itt	ne
 800060e:	460b      	movne	r3, r1
 8000610:	4602      	movne	r2, r0
 8000612:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000616:	bf06      	itte	eq
 8000618:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800061c:	ea91 0f03 	teqeq	r1, r3
 8000620:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000624:	bd30      	pop	{r4, r5, pc}
 8000626:	bf00      	nop

08000628 <__aeabi_ui2d>:
 8000628:	f090 0f00 	teq	r0, #0
 800062c:	bf04      	itt	eq
 800062e:	2100      	moveq	r1, #0
 8000630:	4770      	bxeq	lr
 8000632:	b530      	push	{r4, r5, lr}
 8000634:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000638:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800063c:	f04f 0500 	mov.w	r5, #0
 8000640:	f04f 0100 	mov.w	r1, #0
 8000644:	e750      	b.n	80004e8 <__adddf3+0x138>
 8000646:	bf00      	nop

08000648 <__aeabi_i2d>:
 8000648:	f090 0f00 	teq	r0, #0
 800064c:	bf04      	itt	eq
 800064e:	2100      	moveq	r1, #0
 8000650:	4770      	bxeq	lr
 8000652:	b530      	push	{r4, r5, lr}
 8000654:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000658:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800065c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000660:	bf48      	it	mi
 8000662:	4240      	negmi	r0, r0
 8000664:	f04f 0100 	mov.w	r1, #0
 8000668:	e73e      	b.n	80004e8 <__adddf3+0x138>
 800066a:	bf00      	nop

0800066c <__aeabi_f2d>:
 800066c:	0042      	lsls	r2, r0, #1
 800066e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000672:	ea4f 0131 	mov.w	r1, r1, rrx
 8000676:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800067a:	bf1f      	itttt	ne
 800067c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000680:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000684:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000688:	4770      	bxne	lr
 800068a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800068e:	bf08      	it	eq
 8000690:	4770      	bxeq	lr
 8000692:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000696:	bf04      	itt	eq
 8000698:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800069c:	4770      	bxeq	lr
 800069e:	b530      	push	{r4, r5, lr}
 80006a0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	e71c      	b.n	80004e8 <__adddf3+0x138>
 80006ae:	bf00      	nop

080006b0 <__aeabi_ul2d>:
 80006b0:	ea50 0201 	orrs.w	r2, r0, r1
 80006b4:	bf08      	it	eq
 80006b6:	4770      	bxeq	lr
 80006b8:	b530      	push	{r4, r5, lr}
 80006ba:	f04f 0500 	mov.w	r5, #0
 80006be:	e00a      	b.n	80006d6 <__aeabi_l2d+0x16>

080006c0 <__aeabi_l2d>:
 80006c0:	ea50 0201 	orrs.w	r2, r0, r1
 80006c4:	bf08      	it	eq
 80006c6:	4770      	bxeq	lr
 80006c8:	b530      	push	{r4, r5, lr}
 80006ca:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ce:	d502      	bpl.n	80006d6 <__aeabi_l2d+0x16>
 80006d0:	4240      	negs	r0, r0
 80006d2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006da:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006de:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006e2:	f43f aed8 	beq.w	8000496 <__adddf3+0xe6>
 80006e6:	f04f 0203 	mov.w	r2, #3
 80006ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ee:	bf18      	it	ne
 80006f0:	3203      	addne	r2, #3
 80006f2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f6:	bf18      	it	ne
 80006f8:	3203      	addne	r2, #3
 80006fa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fe:	f1c2 0320 	rsb	r3, r2, #32
 8000702:	fa00 fc03 	lsl.w	ip, r0, r3
 8000706:	fa20 f002 	lsr.w	r0, r0, r2
 800070a:	fa01 fe03 	lsl.w	lr, r1, r3
 800070e:	ea40 000e 	orr.w	r0, r0, lr
 8000712:	fa21 f102 	lsr.w	r1, r1, r2
 8000716:	4414      	add	r4, r2
 8000718:	e6bd      	b.n	8000496 <__adddf3+0xe6>
 800071a:	bf00      	nop

0800071c <__aeabi_d2f>:
 800071c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000720:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000724:	bf24      	itt	cs
 8000726:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800072a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800072e:	d90d      	bls.n	800074c <__aeabi_d2f+0x30>
 8000730:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000734:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000738:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800073c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000740:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000744:	bf08      	it	eq
 8000746:	f020 0001 	biceq.w	r0, r0, #1
 800074a:	4770      	bx	lr
 800074c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000750:	d121      	bne.n	8000796 <__aeabi_d2f+0x7a>
 8000752:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000756:	bfbc      	itt	lt
 8000758:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800075c:	4770      	bxlt	lr
 800075e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000762:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000766:	f1c2 0218 	rsb	r2, r2, #24
 800076a:	f1c2 0c20 	rsb	ip, r2, #32
 800076e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000772:	fa20 f002 	lsr.w	r0, r0, r2
 8000776:	bf18      	it	ne
 8000778:	f040 0001 	orrne.w	r0, r0, #1
 800077c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000780:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000784:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000788:	ea40 000c 	orr.w	r0, r0, ip
 800078c:	fa23 f302 	lsr.w	r3, r3, r2
 8000790:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000794:	e7cc      	b.n	8000730 <__aeabi_d2f+0x14>
 8000796:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800079a:	d107      	bne.n	80007ac <__aeabi_d2f+0x90>
 800079c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80007a0:	bf1e      	ittt	ne
 80007a2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80007a6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80007aa:	4770      	bxne	lr
 80007ac:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80007b0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80007b4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80007b8:	4770      	bx	lr
 80007ba:	bf00      	nop

080007bc <__aeabi_frsub>:
 80007bc:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80007c0:	e002      	b.n	80007c8 <__addsf3>
 80007c2:	bf00      	nop

080007c4 <__aeabi_fsub>:
 80007c4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080007c8 <__addsf3>:
 80007c8:	0042      	lsls	r2, r0, #1
 80007ca:	bf1f      	itttt	ne
 80007cc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80007d0:	ea92 0f03 	teqne	r2, r3
 80007d4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80007d8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80007dc:	d06a      	beq.n	80008b4 <__addsf3+0xec>
 80007de:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80007e2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80007e6:	bfc1      	itttt	gt
 80007e8:	18d2      	addgt	r2, r2, r3
 80007ea:	4041      	eorgt	r1, r0
 80007ec:	4048      	eorgt	r0, r1
 80007ee:	4041      	eorgt	r1, r0
 80007f0:	bfb8      	it	lt
 80007f2:	425b      	neglt	r3, r3
 80007f4:	2b19      	cmp	r3, #25
 80007f6:	bf88      	it	hi
 80007f8:	4770      	bxhi	lr
 80007fa:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80007fe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000802:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000806:	bf18      	it	ne
 8000808:	4240      	negne	r0, r0
 800080a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800080e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000812:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000816:	bf18      	it	ne
 8000818:	4249      	negne	r1, r1
 800081a:	ea92 0f03 	teq	r2, r3
 800081e:	d03f      	beq.n	80008a0 <__addsf3+0xd8>
 8000820:	f1a2 0201 	sub.w	r2, r2, #1
 8000824:	fa41 fc03 	asr.w	ip, r1, r3
 8000828:	eb10 000c 	adds.w	r0, r0, ip
 800082c:	f1c3 0320 	rsb	r3, r3, #32
 8000830:	fa01 f103 	lsl.w	r1, r1, r3
 8000834:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000838:	d502      	bpl.n	8000840 <__addsf3+0x78>
 800083a:	4249      	negs	r1, r1
 800083c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000840:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000844:	d313      	bcc.n	800086e <__addsf3+0xa6>
 8000846:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800084a:	d306      	bcc.n	800085a <__addsf3+0x92>
 800084c:	0840      	lsrs	r0, r0, #1
 800084e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000852:	f102 0201 	add.w	r2, r2, #1
 8000856:	2afe      	cmp	r2, #254	; 0xfe
 8000858:	d251      	bcs.n	80008fe <__addsf3+0x136>
 800085a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800085e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000862:	bf08      	it	eq
 8000864:	f020 0001 	biceq.w	r0, r0, #1
 8000868:	ea40 0003 	orr.w	r0, r0, r3
 800086c:	4770      	bx	lr
 800086e:	0049      	lsls	r1, r1, #1
 8000870:	eb40 0000 	adc.w	r0, r0, r0
 8000874:	3a01      	subs	r2, #1
 8000876:	bf28      	it	cs
 8000878:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 800087c:	d2ed      	bcs.n	800085a <__addsf3+0x92>
 800087e:	fab0 fc80 	clz	ip, r0
 8000882:	f1ac 0c08 	sub.w	ip, ip, #8
 8000886:	ebb2 020c 	subs.w	r2, r2, ip
 800088a:	fa00 f00c 	lsl.w	r0, r0, ip
 800088e:	bfaa      	itet	ge
 8000890:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000894:	4252      	neglt	r2, r2
 8000896:	4318      	orrge	r0, r3
 8000898:	bfbc      	itt	lt
 800089a:	40d0      	lsrlt	r0, r2
 800089c:	4318      	orrlt	r0, r3
 800089e:	4770      	bx	lr
 80008a0:	f092 0f00 	teq	r2, #0
 80008a4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80008a8:	bf06      	itte	eq
 80008aa:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80008ae:	3201      	addeq	r2, #1
 80008b0:	3b01      	subne	r3, #1
 80008b2:	e7b5      	b.n	8000820 <__addsf3+0x58>
 80008b4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80008b8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80008bc:	bf18      	it	ne
 80008be:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80008c2:	d021      	beq.n	8000908 <__addsf3+0x140>
 80008c4:	ea92 0f03 	teq	r2, r3
 80008c8:	d004      	beq.n	80008d4 <__addsf3+0x10c>
 80008ca:	f092 0f00 	teq	r2, #0
 80008ce:	bf08      	it	eq
 80008d0:	4608      	moveq	r0, r1
 80008d2:	4770      	bx	lr
 80008d4:	ea90 0f01 	teq	r0, r1
 80008d8:	bf1c      	itt	ne
 80008da:	2000      	movne	r0, #0
 80008dc:	4770      	bxne	lr
 80008de:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80008e2:	d104      	bne.n	80008ee <__addsf3+0x126>
 80008e4:	0040      	lsls	r0, r0, #1
 80008e6:	bf28      	it	cs
 80008e8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80008ec:	4770      	bx	lr
 80008ee:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80008f2:	bf3c      	itt	cc
 80008f4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80008f8:	4770      	bxcc	lr
 80008fa:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80008fe:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000902:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000906:	4770      	bx	lr
 8000908:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800090c:	bf16      	itet	ne
 800090e:	4608      	movne	r0, r1
 8000910:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000914:	4601      	movne	r1, r0
 8000916:	0242      	lsls	r2, r0, #9
 8000918:	bf06      	itte	eq
 800091a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800091e:	ea90 0f01 	teqeq	r0, r1
 8000922:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000926:	4770      	bx	lr

08000928 <__aeabi_ui2f>:
 8000928:	f04f 0300 	mov.w	r3, #0
 800092c:	e004      	b.n	8000938 <__aeabi_i2f+0x8>
 800092e:	bf00      	nop

08000930 <__aeabi_i2f>:
 8000930:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000934:	bf48      	it	mi
 8000936:	4240      	negmi	r0, r0
 8000938:	ea5f 0c00 	movs.w	ip, r0
 800093c:	bf08      	it	eq
 800093e:	4770      	bxeq	lr
 8000940:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000944:	4601      	mov	r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	e01c      	b.n	8000986 <__aeabi_l2f+0x2a>

0800094c <__aeabi_ul2f>:
 800094c:	ea50 0201 	orrs.w	r2, r0, r1
 8000950:	bf08      	it	eq
 8000952:	4770      	bxeq	lr
 8000954:	f04f 0300 	mov.w	r3, #0
 8000958:	e00a      	b.n	8000970 <__aeabi_l2f+0x14>
 800095a:	bf00      	nop

0800095c <__aeabi_l2f>:
 800095c:	ea50 0201 	orrs.w	r2, r0, r1
 8000960:	bf08      	it	eq
 8000962:	4770      	bxeq	lr
 8000964:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000968:	d502      	bpl.n	8000970 <__aeabi_l2f+0x14>
 800096a:	4240      	negs	r0, r0
 800096c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000970:	ea5f 0c01 	movs.w	ip, r1
 8000974:	bf02      	ittt	eq
 8000976:	4684      	moveq	ip, r0
 8000978:	4601      	moveq	r1, r0
 800097a:	2000      	moveq	r0, #0
 800097c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000980:	bf08      	it	eq
 8000982:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000986:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800098a:	fabc f28c 	clz	r2, ip
 800098e:	3a08      	subs	r2, #8
 8000990:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000994:	db10      	blt.n	80009b8 <__aeabi_l2f+0x5c>
 8000996:	fa01 fc02 	lsl.w	ip, r1, r2
 800099a:	4463      	add	r3, ip
 800099c:	fa00 fc02 	lsl.w	ip, r0, r2
 80009a0:	f1c2 0220 	rsb	r2, r2, #32
 80009a4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80009a8:	fa20 f202 	lsr.w	r2, r0, r2
 80009ac:	eb43 0002 	adc.w	r0, r3, r2
 80009b0:	bf08      	it	eq
 80009b2:	f020 0001 	biceq.w	r0, r0, #1
 80009b6:	4770      	bx	lr
 80009b8:	f102 0220 	add.w	r2, r2, #32
 80009bc:	fa01 fc02 	lsl.w	ip, r1, r2
 80009c0:	f1c2 0220 	rsb	r2, r2, #32
 80009c4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80009c8:	fa21 f202 	lsr.w	r2, r1, r2
 80009cc:	eb43 0002 	adc.w	r0, r3, r2
 80009d0:	bf08      	it	eq
 80009d2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80009d6:	4770      	bx	lr

080009d8 <__aeabi_fmul>:
 80009d8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80009dc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80009e0:	bf1e      	ittt	ne
 80009e2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80009e6:	ea92 0f0c 	teqne	r2, ip
 80009ea:	ea93 0f0c 	teqne	r3, ip
 80009ee:	d06f      	beq.n	8000ad0 <__aeabi_fmul+0xf8>
 80009f0:	441a      	add	r2, r3
 80009f2:	ea80 0c01 	eor.w	ip, r0, r1
 80009f6:	0240      	lsls	r0, r0, #9
 80009f8:	bf18      	it	ne
 80009fa:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80009fe:	d01e      	beq.n	8000a3e <__aeabi_fmul+0x66>
 8000a00:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000a04:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000a08:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000a0c:	fba0 3101 	umull	r3, r1, r0, r1
 8000a10:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000a14:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000a18:	bf3e      	ittt	cc
 8000a1a:	0049      	lslcc	r1, r1, #1
 8000a1c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000a20:	005b      	lslcc	r3, r3, #1
 8000a22:	ea40 0001 	orr.w	r0, r0, r1
 8000a26:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000a2a:	2afd      	cmp	r2, #253	; 0xfd
 8000a2c:	d81d      	bhi.n	8000a6a <__aeabi_fmul+0x92>
 8000a2e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000a32:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a36:	bf08      	it	eq
 8000a38:	f020 0001 	biceq.w	r0, r0, #1
 8000a3c:	4770      	bx	lr
 8000a3e:	f090 0f00 	teq	r0, #0
 8000a42:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000a46:	bf08      	it	eq
 8000a48:	0249      	lsleq	r1, r1, #9
 8000a4a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000a4e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000a52:	3a7f      	subs	r2, #127	; 0x7f
 8000a54:	bfc2      	ittt	gt
 8000a56:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000a5a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a5e:	4770      	bxgt	lr
 8000a60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a64:	f04f 0300 	mov.w	r3, #0
 8000a68:	3a01      	subs	r2, #1
 8000a6a:	dc5d      	bgt.n	8000b28 <__aeabi_fmul+0x150>
 8000a6c:	f112 0f19 	cmn.w	r2, #25
 8000a70:	bfdc      	itt	le
 8000a72:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000a76:	4770      	bxle	lr
 8000a78:	f1c2 0200 	rsb	r2, r2, #0
 8000a7c:	0041      	lsls	r1, r0, #1
 8000a7e:	fa21 f102 	lsr.w	r1, r1, r2
 8000a82:	f1c2 0220 	rsb	r2, r2, #32
 8000a86:	fa00 fc02 	lsl.w	ip, r0, r2
 8000a8a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000a8e:	f140 0000 	adc.w	r0, r0, #0
 8000a92:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000a96:	bf08      	it	eq
 8000a98:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000a9c:	4770      	bx	lr
 8000a9e:	f092 0f00 	teq	r2, #0
 8000aa2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000aa6:	bf02      	ittt	eq
 8000aa8:	0040      	lsleq	r0, r0, #1
 8000aaa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000aae:	3a01      	subeq	r2, #1
 8000ab0:	d0f9      	beq.n	8000aa6 <__aeabi_fmul+0xce>
 8000ab2:	ea40 000c 	orr.w	r0, r0, ip
 8000ab6:	f093 0f00 	teq	r3, #0
 8000aba:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000abe:	bf02      	ittt	eq
 8000ac0:	0049      	lsleq	r1, r1, #1
 8000ac2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ac6:	3b01      	subeq	r3, #1
 8000ac8:	d0f9      	beq.n	8000abe <__aeabi_fmul+0xe6>
 8000aca:	ea41 010c 	orr.w	r1, r1, ip
 8000ace:	e78f      	b.n	80009f0 <__aeabi_fmul+0x18>
 8000ad0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ad4:	ea92 0f0c 	teq	r2, ip
 8000ad8:	bf18      	it	ne
 8000ada:	ea93 0f0c 	teqne	r3, ip
 8000ade:	d00a      	beq.n	8000af6 <__aeabi_fmul+0x11e>
 8000ae0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ae4:	bf18      	it	ne
 8000ae6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000aea:	d1d8      	bne.n	8000a9e <__aeabi_fmul+0xc6>
 8000aec:	ea80 0001 	eor.w	r0, r0, r1
 8000af0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000af4:	4770      	bx	lr
 8000af6:	f090 0f00 	teq	r0, #0
 8000afa:	bf17      	itett	ne
 8000afc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000b00:	4608      	moveq	r0, r1
 8000b02:	f091 0f00 	teqne	r1, #0
 8000b06:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000b0a:	d014      	beq.n	8000b36 <__aeabi_fmul+0x15e>
 8000b0c:	ea92 0f0c 	teq	r2, ip
 8000b10:	d101      	bne.n	8000b16 <__aeabi_fmul+0x13e>
 8000b12:	0242      	lsls	r2, r0, #9
 8000b14:	d10f      	bne.n	8000b36 <__aeabi_fmul+0x15e>
 8000b16:	ea93 0f0c 	teq	r3, ip
 8000b1a:	d103      	bne.n	8000b24 <__aeabi_fmul+0x14c>
 8000b1c:	024b      	lsls	r3, r1, #9
 8000b1e:	bf18      	it	ne
 8000b20:	4608      	movne	r0, r1
 8000b22:	d108      	bne.n	8000b36 <__aeabi_fmul+0x15e>
 8000b24:	ea80 0001 	eor.w	r0, r0, r1
 8000b28:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b34:	4770      	bx	lr
 8000b36:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b3a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000b3e:	4770      	bx	lr

08000b40 <__aeabi_fdiv>:
 8000b40:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000b44:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000b48:	bf1e      	ittt	ne
 8000b4a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000b4e:	ea92 0f0c 	teqne	r2, ip
 8000b52:	ea93 0f0c 	teqne	r3, ip
 8000b56:	d069      	beq.n	8000c2c <__aeabi_fdiv+0xec>
 8000b58:	eba2 0203 	sub.w	r2, r2, r3
 8000b5c:	ea80 0c01 	eor.w	ip, r0, r1
 8000b60:	0249      	lsls	r1, r1, #9
 8000b62:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000b66:	d037      	beq.n	8000bd8 <__aeabi_fdiv+0x98>
 8000b68:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000b6c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000b70:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000b74:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000b78:	428b      	cmp	r3, r1
 8000b7a:	bf38      	it	cc
 8000b7c:	005b      	lslcc	r3, r3, #1
 8000b7e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000b82:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000b86:	428b      	cmp	r3, r1
 8000b88:	bf24      	itt	cs
 8000b8a:	1a5b      	subcs	r3, r3, r1
 8000b8c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000b90:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000b94:	bf24      	itt	cs
 8000b96:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000b9a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000b9e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000ba2:	bf24      	itt	cs
 8000ba4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ba8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000bac:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000bb0:	bf24      	itt	cs
 8000bb2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000bb6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000bba:	011b      	lsls	r3, r3, #4
 8000bbc:	bf18      	it	ne
 8000bbe:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000bc2:	d1e0      	bne.n	8000b86 <__aeabi_fdiv+0x46>
 8000bc4:	2afd      	cmp	r2, #253	; 0xfd
 8000bc6:	f63f af50 	bhi.w	8000a6a <__aeabi_fmul+0x92>
 8000bca:	428b      	cmp	r3, r1
 8000bcc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000bdc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000be0:	327f      	adds	r2, #127	; 0x7f
 8000be2:	bfc2      	ittt	gt
 8000be4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000be8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000bec:	4770      	bxgt	lr
 8000bee:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf2:	f04f 0300 	mov.w	r3, #0
 8000bf6:	3a01      	subs	r2, #1
 8000bf8:	e737      	b.n	8000a6a <__aeabi_fmul+0x92>
 8000bfa:	f092 0f00 	teq	r2, #0
 8000bfe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c02:	bf02      	ittt	eq
 8000c04:	0040      	lsleq	r0, r0, #1
 8000c06:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000c0a:	3a01      	subeq	r2, #1
 8000c0c:	d0f9      	beq.n	8000c02 <__aeabi_fdiv+0xc2>
 8000c0e:	ea40 000c 	orr.w	r0, r0, ip
 8000c12:	f093 0f00 	teq	r3, #0
 8000c16:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c1a:	bf02      	ittt	eq
 8000c1c:	0049      	lsleq	r1, r1, #1
 8000c1e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000c22:	3b01      	subeq	r3, #1
 8000c24:	d0f9      	beq.n	8000c1a <__aeabi_fdiv+0xda>
 8000c26:	ea41 010c 	orr.w	r1, r1, ip
 8000c2a:	e795      	b.n	8000b58 <__aeabi_fdiv+0x18>
 8000c2c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000c30:	ea92 0f0c 	teq	r2, ip
 8000c34:	d108      	bne.n	8000c48 <__aeabi_fdiv+0x108>
 8000c36:	0242      	lsls	r2, r0, #9
 8000c38:	f47f af7d 	bne.w	8000b36 <__aeabi_fmul+0x15e>
 8000c3c:	ea93 0f0c 	teq	r3, ip
 8000c40:	f47f af70 	bne.w	8000b24 <__aeabi_fmul+0x14c>
 8000c44:	4608      	mov	r0, r1
 8000c46:	e776      	b.n	8000b36 <__aeabi_fmul+0x15e>
 8000c48:	ea93 0f0c 	teq	r3, ip
 8000c4c:	d104      	bne.n	8000c58 <__aeabi_fdiv+0x118>
 8000c4e:	024b      	lsls	r3, r1, #9
 8000c50:	f43f af4c 	beq.w	8000aec <__aeabi_fmul+0x114>
 8000c54:	4608      	mov	r0, r1
 8000c56:	e76e      	b.n	8000b36 <__aeabi_fmul+0x15e>
 8000c58:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000c5c:	bf18      	it	ne
 8000c5e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000c62:	d1ca      	bne.n	8000bfa <__aeabi_fdiv+0xba>
 8000c64:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000c68:	f47f af5c 	bne.w	8000b24 <__aeabi_fmul+0x14c>
 8000c6c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000c70:	f47f af3c 	bne.w	8000aec <__aeabi_fmul+0x114>
 8000c74:	e75f      	b.n	8000b36 <__aeabi_fmul+0x15e>
 8000c76:	bf00      	nop

08000c78 <__gesf2>:
 8000c78:	f04f 3cff 	mov.w	ip, #4294967295
 8000c7c:	e006      	b.n	8000c8c <__cmpsf2+0x4>
 8000c7e:	bf00      	nop

08000c80 <__lesf2>:
 8000c80:	f04f 0c01 	mov.w	ip, #1
 8000c84:	e002      	b.n	8000c8c <__cmpsf2+0x4>
 8000c86:	bf00      	nop

08000c88 <__cmpsf2>:
 8000c88:	f04f 0c01 	mov.w	ip, #1
 8000c8c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000c90:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000c94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c9c:	bf18      	it	ne
 8000c9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ca2:	d011      	beq.n	8000cc8 <__cmpsf2+0x40>
 8000ca4:	b001      	add	sp, #4
 8000ca6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000caa:	bf18      	it	ne
 8000cac:	ea90 0f01 	teqne	r0, r1
 8000cb0:	bf58      	it	pl
 8000cb2:	ebb2 0003 	subspl.w	r0, r2, r3
 8000cb6:	bf88      	it	hi
 8000cb8:	17c8      	asrhi	r0, r1, #31
 8000cba:	bf38      	it	cc
 8000cbc:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000cc0:	bf18      	it	ne
 8000cc2:	f040 0001 	orrne.w	r0, r0, #1
 8000cc6:	4770      	bx	lr
 8000cc8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ccc:	d102      	bne.n	8000cd4 <__cmpsf2+0x4c>
 8000cce:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000cd2:	d105      	bne.n	8000ce0 <__cmpsf2+0x58>
 8000cd4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000cd8:	d1e4      	bne.n	8000ca4 <__cmpsf2+0x1c>
 8000cda:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000cde:	d0e1      	beq.n	8000ca4 <__cmpsf2+0x1c>
 8000ce0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_cfrcmple>:
 8000ce8:	4684      	mov	ip, r0
 8000cea:	4608      	mov	r0, r1
 8000cec:	4661      	mov	r1, ip
 8000cee:	e7ff      	b.n	8000cf0 <__aeabi_cfcmpeq>

08000cf0 <__aeabi_cfcmpeq>:
 8000cf0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000cf2:	f7ff ffc9 	bl	8000c88 <__cmpsf2>
 8000cf6:	2800      	cmp	r0, #0
 8000cf8:	bf48      	it	mi
 8000cfa:	f110 0f00 	cmnmi.w	r0, #0
 8000cfe:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000d00 <__aeabi_fcmpeq>:
 8000d00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d04:	f7ff fff4 	bl	8000cf0 <__aeabi_cfcmpeq>
 8000d08:	bf0c      	ite	eq
 8000d0a:	2001      	moveq	r0, #1
 8000d0c:	2000      	movne	r0, #0
 8000d0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d12:	bf00      	nop

08000d14 <__aeabi_fcmplt>:
 8000d14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d18:	f7ff ffea 	bl	8000cf0 <__aeabi_cfcmpeq>
 8000d1c:	bf34      	ite	cc
 8000d1e:	2001      	movcc	r0, #1
 8000d20:	2000      	movcs	r0, #0
 8000d22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d26:	bf00      	nop

08000d28 <__aeabi_fcmple>:
 8000d28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d2c:	f7ff ffe0 	bl	8000cf0 <__aeabi_cfcmpeq>
 8000d30:	bf94      	ite	ls
 8000d32:	2001      	movls	r0, #1
 8000d34:	2000      	movhi	r0, #0
 8000d36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d3a:	bf00      	nop

08000d3c <__aeabi_fcmpge>:
 8000d3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d40:	f7ff ffd2 	bl	8000ce8 <__aeabi_cfrcmple>
 8000d44:	bf94      	ite	ls
 8000d46:	2001      	movls	r0, #1
 8000d48:	2000      	movhi	r0, #0
 8000d4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d4e:	bf00      	nop

08000d50 <__aeabi_fcmpgt>:
 8000d50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d54:	f7ff ffc8 	bl	8000ce8 <__aeabi_cfrcmple>
 8000d58:	bf34      	ite	cc
 8000d5a:	2001      	movcc	r0, #1
 8000d5c:	2000      	movcs	r0, #0
 8000d5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d62:	bf00      	nop

08000d64 <__aeabi_f2uiz>:
 8000d64:	0042      	lsls	r2, r0, #1
 8000d66:	d20e      	bcs.n	8000d86 <__aeabi_f2uiz+0x22>
 8000d68:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000d6c:	d30b      	bcc.n	8000d86 <__aeabi_f2uiz+0x22>
 8000d6e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000d72:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000d76:	d409      	bmi.n	8000d8c <__aeabi_f2uiz+0x28>
 8000d78:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000d7c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000d80:	fa23 f002 	lsr.w	r0, r3, r2
 8000d84:	4770      	bx	lr
 8000d86:	f04f 0000 	mov.w	r0, #0
 8000d8a:	4770      	bx	lr
 8000d8c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000d90:	d101      	bne.n	8000d96 <__aeabi_f2uiz+0x32>
 8000d92:	0242      	lsls	r2, r0, #9
 8000d94:	d102      	bne.n	8000d9c <__aeabi_f2uiz+0x38>
 8000d96:	f04f 30ff 	mov.w	r0, #4294967295
 8000d9a:	4770      	bx	lr
 8000d9c:	f04f 0000 	mov.w	r0, #0
 8000da0:	4770      	bx	lr
 8000da2:	bf00      	nop

08000da4 <fGetAinCalData>:
}
/*
 *
 */
float fGetAinCalData( AIN_NAME_t name, float raw_data)
{
 8000da4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
     float out_data = 0U;
      if ( name < AIN_NUMBER )
 8000da8:	2802      	cmp	r0, #2
 8000daa:	d833      	bhi.n	8000e14 <fGetAinCalData+0x70>
 8000dac:	460e      	mov	r6, r1
     {
          if ( xAinData[ name ].coof_count == 0 )
 8000dae:	4b1c      	ldr	r3, [pc, #112]	; (8000e20 <fGetAinCalData+0x7c>)
 8000db0:	f813 3010 	ldrb.w	r3, [r3, r0, lsl #1]
 8000db4:	b90b      	cbnz	r3, 8000dba <fGetAinCalData+0x16>
           {
               out_data = raw_data;
 8000db6:	460f      	mov	r7, r1
 8000db8:	e02d      	b.n	8000e16 <fGetAinCalData+0x72>
    for (uint16_t i =  xAinData[ name ].index; i < (xAinData[ name ].index + xAinData[ name ].coof_count ); i++ )
 8000dba:	4a19      	ldr	r2, [pc, #100]	; (8000e20 <fGetAinCalData+0x7c>)
 8000dbc:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 8000dc0:	7842      	ldrb	r2, [r0, #1]
 8000dc2:	b294      	uxth	r4, r2
 8000dc4:	4615      	mov	r5, r2
 8000dc6:	eb03 0802 	add.w	r8, r3, r2
 8000dca:	4542      	cmp	r2, r8
 8000dcc:	da26      	bge.n	8000e1c <fGetAinCalData+0x78>
    float out_data = 0;
 8000dce:	2700      	movs	r7, #0
        if ( (i ==  (xAinData[ name ].index + xAinData[ name ].coof_count)) || (in_data <= xKoofData[i].data ) )
 8000dd0:	f8df 9050 	ldr.w	r9, [pc, #80]	; 8000e24 <fGetAinCalData+0x80>
 8000dd4:	e004      	b.n	8000de0 <fGetAinCalData+0x3c>
    for (uint16_t i =  xAinData[ name ].index; i < (xAinData[ name ].index + xAinData[ name ].coof_count ); i++ )
 8000dd6:	3401      	adds	r4, #1
 8000dd8:	b2a4      	uxth	r4, r4
 8000dda:	4625      	mov	r5, r4
 8000ddc:	4544      	cmp	r4, r8
 8000dde:	da1a      	bge.n	8000e16 <fGetAinCalData+0x72>
        if ( (i ==  (xAinData[ name ].index + xAinData[ name ].coof_count)) || (in_data <= xKoofData[i].data ) )
 8000de0:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8000de4:	f859 1023 	ldr.w	r1, [r9, r3, lsl #2]
 8000de8:	4630      	mov	r0, r6
 8000dea:	f7ff ff9d 	bl	8000d28 <__aeabi_fcmple>
 8000dee:	2800      	cmp	r0, #0
 8000df0:	d0f1      	beq.n	8000dd6 <fGetAinCalData+0x32>
            out_data = xKoofData[i].k * in_data + xKoofData[i].b;
 8000df2:	006f      	lsls	r7, r5, #1
 8000df4:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8000df8:	eb09 0383 	add.w	r3, r9, r3, lsl #2
 8000dfc:	6859      	ldr	r1, [r3, #4]
 8000dfe:	4630      	mov	r0, r6
 8000e00:	f7ff fdea 	bl	80009d8 <__aeabi_fmul>
 8000e04:	442f      	add	r7, r5
 8000e06:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8000e0a:	68b9      	ldr	r1, [r7, #8]
 8000e0c:	f7ff fcdc 	bl	80007c8 <__addsf3>
 8000e10:	4607      	mov	r7, r0
 8000e12:	e7e0      	b.n	8000dd6 <fGetAinCalData+0x32>
     float out_data = 0U;
 8000e14:	2700      	movs	r7, #0
           {
               out_data = fConvertCalData( name, raw_data);
           }
      }
      return ( out_data );
}
 8000e16:	4638      	mov	r0, r7
 8000e18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    float out_data = 0;
 8000e1c:	2700      	movs	r7, #0
      return ( out_data );
 8000e1e:	e7fa      	b.n	8000e16 <fGetAinCalData+0x72>
 8000e20:	2000009c 	.word	0x2000009c
 8000e24:	200000a4 	.word	0x200000a4

08000e28 <eAinCalDataConfig>:

CAL_ERROR_CODE  eAinCalDataConfig(AIN_NAME_t name, uint8_t cal_point_count )
{
    CAL_ERROR_CODE res = CAL_SUCCESS;
    if (cal_point_count == 1)
 8000e28:	2901      	cmp	r1, #1
 8000e2a:	d01e      	beq.n	8000e6a <eAinCalDataConfig+0x42>
 8000e2c:	4603      	mov	r3, r0
    {
        res = CAL_POINT_COUNT_ERROR;
    }
    else
    {
        if (  xAinData[ name ].coof_count == 0 )
 8000e2e:	4a11      	ldr	r2, [pc, #68]	; (8000e74 <eAinCalDataConfig+0x4c>)
 8000e30:	f812 0010 	ldrb.w	r0, [r2, r0, lsl #1]
 8000e34:	b998      	cbnz	r0, 8000e5e <eAinCalDataConfig+0x36>
{
 8000e36:	b410      	push	{r4}
        {
            if  ( (cal_point_count +  usCurMaxIndex) > MAX_TOTAL_CAL_POINT )
 8000e38:	4a0f      	ldr	r2, [pc, #60]	; (8000e78 <eAinCalDataConfig+0x50>)
 8000e3a:	8812      	ldrh	r2, [r2, #0]
 8000e3c:	188c      	adds	r4, r1, r2
 8000e3e:	2c3c      	cmp	r4, #60	; 0x3c
 8000e40:	d815      	bhi.n	8000e6e <eAinCalDataConfig+0x46>
            {
                res = CAL_MEMORY_FULL;
            }
            else
            {
                xAinData[ name ].coof_count = cal_point_count - 1;
 8000e42:	4c0c      	ldr	r4, [pc, #48]	; (8000e74 <eAinCalDataConfig+0x4c>)
 8000e44:	f101 3cff 	add.w	ip, r1, #4294967295
 8000e48:	f804 c013 	strb.w	ip, [r4, r3, lsl #1]
                xAinData[ name ].index = usCurMaxIndex;
 8000e4c:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 8000e50:	705a      	strb	r2, [r3, #1]
                usCurMaxIndex += cal_point_count - 1;
 8000e52:	3a01      	subs	r2, #1
 8000e54:	4411      	add	r1, r2
 8000e56:	4b08      	ldr	r3, [pc, #32]	; (8000e78 <eAinCalDataConfig+0x50>)
 8000e58:	8019      	strh	r1, [r3, #0]
                    res = CAL_OVERWRITE_ERROR;
                }
        }
    }
    return ( res );
}
 8000e5a:	bc10      	pop	{r4}
 8000e5c:	4770      	bx	lr
                if ( xAinData[ name ].coof_count != ( cal_point_count- 1))
 8000e5e:	3901      	subs	r1, #1
                    res = CAL_OVERWRITE_ERROR;
 8000e60:	4288      	cmp	r0, r1
 8000e62:	bf14      	ite	ne
 8000e64:	2002      	movne	r0, #2
 8000e66:	2000      	moveq	r0, #0
 8000e68:	4770      	bx	lr
        res = CAL_POINT_COUNT_ERROR;
 8000e6a:	2003      	movs	r0, #3
}
 8000e6c:	4770      	bx	lr
                res = CAL_MEMORY_FULL;
 8000e6e:	2001      	movs	r0, #1
 8000e70:	e7f3      	b.n	8000e5a <eAinCalDataConfig+0x32>
 8000e72:	bf00      	nop
 8000e74:	2000009c 	.word	0x2000009c
 8000e78:	20000098 	.word	0x20000098

08000e7c <vABLineKoofFinde>:

/*
 *
 */
void vABLineKoofFinde(float * k, float * b,  float x1, float x2, float y1, float y2)
{
 8000e7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e80:	4607      	mov	r7, r0
 8000e82:	460e      	mov	r6, r1
 8000e84:	4615      	mov	r5, r2
 8000e86:	461c      	mov	r4, r3
 8000e88:	f8dd a020 	ldr.w	sl, [sp, #32]
 8000e8c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
		 *k = (float)( y1 - y2 ) /(float) (x1 - x2);
 8000e90:	4649      	mov	r1, r9
 8000e92:	4650      	mov	r0, sl
 8000e94:	f7ff fc96 	bl	80007c4 <__aeabi_fsub>
 8000e98:	4680      	mov	r8, r0
 8000e9a:	4621      	mov	r1, r4
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	f7ff fc91 	bl	80007c4 <__aeabi_fsub>
 8000ea2:	4601      	mov	r1, r0
 8000ea4:	4640      	mov	r0, r8
 8000ea6:	f7ff fe4b 	bl	8000b40 <__aeabi_fdiv>
 8000eaa:	6038      	str	r0, [r7, #0]
		 *b = (float)(y1*x2 - y2*x1) / (float) (x2-x1);
 8000eac:	4621      	mov	r1, r4
 8000eae:	4650      	mov	r0, sl
 8000eb0:	f7ff fd92 	bl	80009d8 <__aeabi_fmul>
 8000eb4:	4607      	mov	r7, r0
 8000eb6:	4629      	mov	r1, r5
 8000eb8:	4648      	mov	r0, r9
 8000eba:	f7ff fd8d 	bl	80009d8 <__aeabi_fmul>
 8000ebe:	4601      	mov	r1, r0
 8000ec0:	4638      	mov	r0, r7
 8000ec2:	f7ff fc7f 	bl	80007c4 <__aeabi_fsub>
 8000ec6:	4607      	mov	r7, r0
 8000ec8:	4629      	mov	r1, r5
 8000eca:	4620      	mov	r0, r4
 8000ecc:	f7ff fc7a 	bl	80007c4 <__aeabi_fsub>
 8000ed0:	4601      	mov	r1, r0
 8000ed2:	4638      	mov	r0, r7
 8000ed4:	f7ff fe34 	bl	8000b40 <__aeabi_fdiv>
 8000ed8:	6030      	str	r0, [r6, #0]
		 return;
}
 8000eda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08000ee0 <eSetAinCalPoint>:
	if ( PointNumber < xAinData[ name ].coof_count)
 8000ee0:	4b14      	ldr	r3, [pc, #80]	; (8000f34 <eSetAinCalPoint+0x54>)
 8000ee2:	f813 3010 	ldrb.w	r3, [r3, r0, lsl #1]
 8000ee6:	4293      	cmp	r3, r2
 8000ee8:	d801      	bhi.n	8000eee <eSetAinCalPoint+0xe>
		res = CAL_OVERWRITE_ERROR;
 8000eea:	2002      	movs	r0, #2
}
 8000eec:	4770      	bx	lr
{
 8000eee:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ef0:	b083      	sub	sp, #12
 8000ef2:	460d      	mov	r5, r1
		uint16_t index = PointNumber + xAinData[ name ].index;
 8000ef4:	4b0f      	ldr	r3, [pc, #60]	; (8000f34 <eSetAinCalPoint+0x54>)
 8000ef6:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8000efa:	7844      	ldrb	r4, [r0, #1]
 8000efc:	4422      	add	r2, r4
 8000efe:	b294      	uxth	r4, r2
		vABLineKoofFinde ( &xKoofData[index].k, &xKoofData[index].b,
 8000f00:	0067      	lsls	r7, r4, #1
 8000f02:	eb04 0044 	add.w	r0, r4, r4, lsl #1
 8000f06:	0080      	lsls	r0, r0, #2
 8000f08:	4e0b      	ldr	r6, [pc, #44]	; (8000f38 <eSetAinCalPoint+0x58>)
 8000f0a:	f100 0108 	add.w	r1, r0, #8
 8000f0e:	3004      	adds	r0, #4
 8000f10:	68ab      	ldr	r3, [r5, #8]
 8000f12:	9301      	str	r3, [sp, #4]
 8000f14:	682b      	ldr	r3, [r5, #0]
 8000f16:	9300      	str	r3, [sp, #0]
 8000f18:	68eb      	ldr	r3, [r5, #12]
 8000f1a:	686a      	ldr	r2, [r5, #4]
 8000f1c:	4431      	add	r1, r6
 8000f1e:	4430      	add	r0, r6
 8000f20:	f7ff ffac 	bl	8000e7c <vABLineKoofFinde>
		xKoofData[index].data = cal_point[ 1 ].X;
 8000f24:	68eb      	ldr	r3, [r5, #12]
 8000f26:	443c      	add	r4, r7
 8000f28:	f846 3024 	str.w	r3, [r6, r4, lsl #2]
	CAL_ERROR_CODE res = CAL_SUCCESS;
 8000f2c:	2000      	movs	r0, #0
}
 8000f2e:	b003      	add	sp, #12
 8000f30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f32:	bf00      	nop
 8000f34:	2000009c 	.word	0x2000009c
 8000f38:	200000a4 	.word	0x200000a4

08000f3c <eDinConfig>:
#endif
/*
 *
 */
DIN_FUNCTION_ERROR_t eDinConfig( uint8_t ucCh, DIN_INPUT_TYPE inType, uint32_t ulHFront, uint32_t ulLFront)
{
 8000f3c:	b570      	push	{r4, r5, r6, lr}
 8000f3e:	b084      	sub	sp, #16
 8000f40:	461d      	mov	r5, r3
	DIN_FUNCTION_ERROR_t eRes = DIN_WRONG_CHANNEL_NUMBER ;
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f42:	2300      	movs	r3, #0
 8000f44:	9301      	str	r3, [sp, #4]
 8000f46:	9303      	str	r3, [sp, #12]
	if ( ucCh < DIN_CHANNEL)
 8000f48:	280b      	cmp	r0, #11
 8000f4a:	d827      	bhi.n	8000f9c <eDinConfig+0x60>
 8000f4c:	4604      	mov	r4, r0
 8000f4e:	4616      	mov	r6, r2
	{
		xDinConfig[ucCh].eInputType = inType;
 8000f50:	4b13      	ldr	r3, [pc, #76]	; (8000fa0 <eDinConfig+0x64>)
 8000f52:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 8000f56:	7399      	strb	r1, [r3, #14]
		xDinConfig[ucCh].ucValue 	= (xDinConfig[ucCh].eInputType == DIN_CONFIG_POSITIVE ) ? 0U : 1U;
 8000f58:	1e4a      	subs	r2, r1, #1
 8000f5a:	bf18      	it	ne
 8000f5c:	2201      	movne	r2, #1
 8000f5e:	731a      	strb	r2, [r3, #12]
		GPIO_InitStruct.Pin 		= xDinPortConfig[ucCh].Pin;
 8000f60:	4b10      	ldr	r3, [pc, #64]	; (8000fa4 <eDinConfig+0x68>)
 8000f62:	f853 3030 	ldr.w	r3, [r3, r0, lsl #3]
 8000f66:	9300      	str	r3, [sp, #0]

		if ( xDinConfig[ucCh].eInputType == RPM_CONFIG )
 8000f68:	2902      	cmp	r1, #2
 8000f6a:	d011      	beq.n	8000f90 <eDinConfig+0x54>
		{
			xDinConfig[ucCh].eInputType = DIN_CONFIG_POSITIVE;
		}
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
		GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	9302      	str	r3, [sp, #8]
		HAL_GPIO_Init(xDinPortConfig[ucCh].GPIOx,&GPIO_InitStruct);
 8000f70:	4b0c      	ldr	r3, [pc, #48]	; (8000fa4 <eDinConfig+0x68>)
 8000f72:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8000f76:	4669      	mov	r1, sp
 8000f78:	6858      	ldr	r0, [r3, #4]
 8000f7a:	f001 fd53 	bl	8002a24 <HAL_GPIO_Init>
		xDinConfig[ucCh].ulHighCounter = ulHFront;
 8000f7e:	4808      	ldr	r0, [pc, #32]	; (8000fa0 <eDinConfig+0x64>)
 8000f80:	eb00 1404 	add.w	r4, r0, r4, lsl #4
 8000f84:	60a6      	str	r6, [r4, #8]
		xDinConfig[ucCh].ulLowCounter = ulLFront;
 8000f86:	6065      	str	r5, [r4, #4]
		xDinConfig[ucCh].ucTempValue = 0U;
 8000f88:	2000      	movs	r0, #0
 8000f8a:	7360      	strb	r0, [r4, #13]
		eRes = DIN_CONFIG_OK;
	}
	return ( eRes );
}
 8000f8c:	b004      	add	sp, #16
 8000f8e:	bd70      	pop	{r4, r5, r6, pc}
			xDinConfig[ucCh].eInputType = DIN_CONFIG_POSITIVE;
 8000f90:	4b03      	ldr	r3, [pc, #12]	; (8000fa0 <eDinConfig+0x64>)
 8000f92:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 8000f96:	2201      	movs	r2, #1
 8000f98:	739a      	strb	r2, [r3, #14]
 8000f9a:	e7e7      	b.n	8000f6c <eDinConfig+0x30>
	DIN_FUNCTION_ERROR_t eRes = DIN_WRONG_CHANNEL_NUMBER ;
 8000f9c:	2001      	movs	r0, #1
 8000f9e:	e7f5      	b.n	8000f8c <eDinConfig+0x50>
 8000fa0:	2000037c 	.word	0x2000037c
 8000fa4:	080075a8 	.word	0x080075a8

08000fa8 <vADCReady>:
	{
		 ADC_OLD_RAW[i] = 0x00;
	}
}
void vADCReady()
{
 8000fa8:	b510      	push	{r4, lr}
	 static portBASE_TYPE xHigherPriorityTaskWoken;
	 xHigherPriorityTaskWoken = pdFALSE;
 8000faa:	4c0b      	ldr	r4, [pc, #44]	; (8000fd8 <vADCReady+0x30>)
 8000fac:	2300      	movs	r3, #0
 8000fae:	6023      	str	r3, [r4, #0]
	 xEventGroupSetBitsFromISR(xSystemEventGroupHandle, AIN_READY, &xHigherPriorityTaskWoken );
 8000fb0:	4622      	mov	r2, r4
 8000fb2:	2102      	movs	r1, #2
 8000fb4:	4b09      	ldr	r3, [pc, #36]	; (8000fdc <vADCReady+0x34>)
 8000fb6:	6818      	ldr	r0, [r3, #0]
 8000fb8:	f004 fc08 	bl	80057cc <xEventGroupSetBitsFromISR>
	 portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
 8000fbc:	6823      	ldr	r3, [r4, #0]
 8000fbe:	b14b      	cbz	r3, 8000fd4 <vADCReady+0x2c>
 8000fc0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8000fc4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000fc8:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8000fcc:	f3bf 8f4f 	dsb	sy
 8000fd0:	f3bf 8f6f 	isb	sy
	 return;
}
 8000fd4:	bd10      	pop	{r4, pc}
 8000fd6:	bf00      	nop
 8000fd8:	2000043c 	.word	0x2000043c
 8000fdc:	20000440 	.word	0x20000440

08000fe0 <vGetAverDataFromRAW>:
 /*
  *      Indata  ( FrameSize*BufferSize)   InIndex FrameSize ,
  *        OutData   OutIndex
  */
  void vGetAverDataFromRAW(uint16_t * InData, uint16_t *OutData, uint8_t InIndex, uint8_t OutIndex, uint8_t Size, uint16_t BufferSize)
 {
 8000fe0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000fe4:	b082      	sub	sp, #8
 8000fe6:	f89d 5020 	ldrb.w	r5, [sp, #32]
 	volatile uint32_t temp;
 	for (uint8_t i=0; i<Size; i++ )
 8000fea:	b345      	cbz	r5, 800103e <vGetAverDataFromRAW+0x5e>
 8000fec:	eb01 0e43 	add.w	lr, r1, r3, lsl #1
 8000ff0:	eb00 0042 	add.w	r0, r0, r2, lsl #1
 8000ff4:	3d01      	subs	r5, #1
 8000ff6:	b2ec      	uxtb	r4, r5
 8000ff8:	4423      	add	r3, r4
 8000ffa:	3102      	adds	r1, #2
 8000ffc:	eb01 0443 	add.w	r4, r1, r3, lsl #1
 8001000:	f8bd c024 	ldrh.w	ip, [sp, #36]	; 0x24
 8001004:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 	{
 		temp = 0;
 8001008:	2700      	movs	r7, #0
 800100a:	f04f 0803 	mov.w	r8, #3
 		for (uint8_t j=0;j < ADC_FRAME_SIZE; j++ )
 		{
 		  temp += (InData[ InIndex + i + j * BufferSize ]);
 		}
 		OutData[ OutIndex + i ] = temp / ADC_FRAME_SIZE;
 800100e:	4d0d      	ldr	r5, [pc, #52]	; (8001044 <vGetAverDataFromRAW+0x64>)
 8001010:	e008      	b.n	8001024 <vGetAverDataFromRAW+0x44>
 8001012:	9b01      	ldr	r3, [sp, #4]
 8001014:	fba5 2303 	umull	r2, r3, r5, r3
 8001018:	085b      	lsrs	r3, r3, #1
 800101a:	f82e 3b02 	strh.w	r3, [lr], #2
 	for (uint8_t i=0; i<Size; i++ )
 800101e:	3002      	adds	r0, #2
 8001020:	45a6      	cmp	lr, r4
 8001022:	d00c      	beq.n	800103e <vGetAverDataFromRAW+0x5e>
 		temp = 0;
 8001024:	9701      	str	r7, [sp, #4]
 8001026:	4601      	mov	r1, r0
 8001028:	4643      	mov	r3, r8
 		  temp += (InData[ InIndex + i + j * BufferSize ]);
 800102a:	9e01      	ldr	r6, [sp, #4]
 800102c:	880a      	ldrh	r2, [r1, #0]
 800102e:	4432      	add	r2, r6
 8001030:	9201      	str	r2, [sp, #4]
 		for (uint8_t j=0;j < ADC_FRAME_SIZE; j++ )
 8001032:	3b01      	subs	r3, #1
 8001034:	4461      	add	r1, ip
 8001036:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 800103a:	d1f6      	bne.n	800102a <vGetAverDataFromRAW+0x4a>
 800103c:	e7e9      	b.n	8001012 <vGetAverDataFromRAW+0x32>
 	}
 	return;
 }
 800103e:	b002      	add	sp, #8
 8001040:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001044:	aaaaaaab 	.word	0xaaaaaaab

08001048 <vRCFilter>:

#define A 200


 uint16_t vRCFilter( uint16_t input,uint16_t * old_output)
{
 8001048:	b084      	sub	sp, #16

	volatile uint32_t new = input;
 800104a:	9003      	str	r0, [sp, #12]
	volatile uint32_t old = *old_output;
 800104c:	880b      	ldrh	r3, [r1, #0]
 800104e:	9302      	str	r3, [sp, #8]
	volatile uint16_t  output =  ( A * old + (256-A)*new )>>8;
 8001050:	9a02      	ldr	r2, [sp, #8]
 8001052:	9b03      	ldr	r3, [sp, #12]
 8001054:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8001058:	00db      	lsls	r3, r3, #3
 800105a:	20c8      	movs	r0, #200	; 0xc8
 800105c:	fb00 3302 	mla	r3, r0, r2, r3
 8001060:	f3c3 230f 	ubfx	r3, r3, #8, #16
 8001064:	f8ad 3006 	strh.w	r3, [sp, #6]
	*old_output = output;
 8001068:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800106c:	800b      	strh	r3, [r1, #0]
	return output;
 800106e:	f8bd 0006 	ldrh.w	r0, [sp, #6]
}
 8001072:	b280      	uxth	r0, r0
 8001074:	b004      	add	sp, #16
 8001076:	4770      	bx	lr

08001078 <vAinGetData>:

uint16_t vAinGetData(AIN_INPUT_NAME channel)
 {
 8001078:	b570      	push	{r4, r5, r6, lr}
 800107a:	4604      	mov	r4, r0
	 float temp;
	 ADC_RAW[channel] = vRCFilter(ADC_RAW[channel], &ADC_OLD_RAW[channel]);
 800107c:	4e18      	ldr	r6, [pc, #96]	; (80010e0 <vAinGetData+0x68>)
 800107e:	4919      	ldr	r1, [pc, #100]	; (80010e4 <vAinGetData+0x6c>)
 8001080:	eb01 0140 	add.w	r1, r1, r0, lsl #1
 8001084:	f836 0010 	ldrh.w	r0, [r6, r0, lsl #1]
 8001088:	f7ff ffde 	bl	8001048 <vRCFilter>
 800108c:	4605      	mov	r5, r0
 800108e:	f826 0014 	strh.w	r0, [r6, r4, lsl #1]
	 temp =  (float)(ADC_RAW[channel]*RA)/(4095- ADC_RAW[channel]);
 8001092:	f7ff fad9 	bl	8000648 <__aeabi_i2d>
 8001096:	a310      	add	r3, pc, #64	; (adr r3, 80010d8 <vAinGetData+0x60>)
 8001098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800109c:	f7ff f858 	bl	8000150 <__aeabi_dmul>
 80010a0:	f7ff fb3c 	bl	800071c <__aeabi_d2f>
 80010a4:	4604      	mov	r4, r0
 80010a6:	f5c5 607f 	rsb	r0, r5, #4080	; 0xff0
 80010aa:	300f      	adds	r0, #15
 80010ac:	f7ff fc40 	bl	8000930 <__aeabi_i2f>
 80010b0:	4601      	mov	r1, r0
 80010b2:	4620      	mov	r0, r4
 80010b4:	f7ff fd44 	bl	8000b40 <__aeabi_fdiv>
 80010b8:	4604      	mov	r4, r0
	 if (temp > 35000)
 80010ba:	490b      	ldr	r1, [pc, #44]	; (80010e8 <vAinGetData+0x70>)
 80010bc:	f7ff fe48 	bl	8000d50 <__aeabi_fcmpgt>
 80010c0:	b920      	cbnz	r0, 80010cc <vAinGetData+0x54>
		 return 35000;
	 else
	 return (uint16_t)temp;
 80010c2:	4620      	mov	r0, r4
 80010c4:	f7ff fe4e 	bl	8000d64 <__aeabi_f2uiz>
 80010c8:	b280      	uxth	r0, r0
 }
 80010ca:	bd70      	pop	{r4, r5, r6, pc}
		 return 35000;
 80010cc:	f648 00b8 	movw	r0, #35000	; 0x88b8
 80010d0:	e7fb      	b.n	80010ca <vAinGetData+0x52>
 80010d2:	bf00      	nop
 80010d4:	f3af 8000 	nop.w
 80010d8:	00000000 	.word	0x00000000
 80010dc:	40c38800 	.word	0x40c38800
 80010e0:	2000036c 	.word	0x2000036c
 80010e4:	20000364 	.word	0x20000364
 80010e8:	4708b800 	.word	0x4708b800

080010ec <uiGetDinMask>:
 }
 /*
  *
  */
 uint32_t uiGetDinMask()
 {
 80010ec:	b082      	sub	sp, #8
 	volatile uint32_t uiMask = 0;
 80010ee:	2300      	movs	r3, #0
 80010f0:	9301      	str	r3, [sp, #4]
 	for (int8_t i = (DIN_CHANNEL -1);  i > -1 ; i--)
 80010f2:	4a09      	ldr	r2, [pc, #36]	; (8001118 <uiGetDinMask+0x2c>)
 80010f4:	f1a2 00c0 	sub.w	r0, r2, #192	; 0xc0
 	{
 		uiMask <<=1;
 80010f8:	9b01      	ldr	r3, [sp, #4]
 80010fa:	005b      	lsls	r3, r3, #1
 80010fc:	9301      	str	r3, [sp, #4]
 		uiMask |= ( xDinConfig[ i ].ucValue & 0x01 );
 80010fe:	9901      	ldr	r1, [sp, #4]
 8001100:	f892 30bc 	ldrb.w	r3, [r2, #188]	; 0xbc
 8001104:	f003 0301 	and.w	r3, r3, #1
 8001108:	430b      	orrs	r3, r1
 800110a:	9301      	str	r3, [sp, #4]
 	for (int8_t i = (DIN_CHANNEL -1);  i > -1 ; i--)
 800110c:	3a10      	subs	r2, #16
 800110e:	4282      	cmp	r2, r0
 8001110:	d1f2      	bne.n	80010f8 <uiGetDinMask+0xc>
 	}
 	return ( uiMask );
 8001112:	9801      	ldr	r0, [sp, #4]
 }
 8001114:	b002      	add	sp, #8
 8001116:	4770      	bx	lr
 8001118:	2000037c 	.word	0x2000037c

0800111c <vDTask>:
 {
 800111c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001120:	b089      	sub	sp, #36	; 0x24
	  xSystemEventGroupHandle =  xGetSystemControlEvent();
 8001122:	f000 fa4f 	bl	80015c4 <xGetSystemControlEvent>
 8001126:	4b8b      	ldr	r3, [pc, #556]	; (8001354 <vDTask+0x238>)
 8001128:	6018      	str	r0, [r3, #0]
	eDinConfig( INPUT_1, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 800112a:	230a      	movs	r3, #10
 800112c:	461a      	mov	r2, r3
 800112e:	2100      	movs	r1, #0
 8001130:	4608      	mov	r0, r1
 8001132:	f7ff ff03 	bl	8000f3c <eDinConfig>
	eDinConfig( INPUT_2, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 8001136:	230a      	movs	r3, #10
 8001138:	461a      	mov	r2, r3
 800113a:	2100      	movs	r1, #0
 800113c:	2001      	movs	r0, #1
 800113e:	f7ff fefd 	bl	8000f3c <eDinConfig>
	eDinConfig( INPUT_3, DIN_CONFIG_NEGATIVE, DEF_H_FRONT, DEF_L_FRONT );
 8001142:	230a      	movs	r3, #10
 8001144:	461a      	mov	r2, r3
 8001146:	2100      	movs	r1, #0
 8001148:	2002      	movs	r0, #2
 800114a:	f7ff fef7 	bl	8000f3c <eDinConfig>
	eDinConfig( INPUT_4, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 800114e:	230a      	movs	r3, #10
 8001150:	461a      	mov	r2, r3
 8001152:	2100      	movs	r1, #0
 8001154:	2003      	movs	r0, #3
 8001156:	f7ff fef1 	bl	8000f3c <eDinConfig>
	eDinConfig( INPUT_5, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 800115a:	230a      	movs	r3, #10
 800115c:	461a      	mov	r2, r3
 800115e:	2100      	movs	r1, #0
 8001160:	2004      	movs	r0, #4
 8001162:	f7ff feeb 	bl	8000f3c <eDinConfig>
	eDinConfig( INPUT_6, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 8001166:	230a      	movs	r3, #10
 8001168:	461a      	mov	r2, r3
 800116a:	2100      	movs	r1, #0
 800116c:	2005      	movs	r0, #5
 800116e:	f7ff fee5 	bl	8000f3c <eDinConfig>
	eDinConfig( INPUT_7, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 8001172:	230a      	movs	r3, #10
 8001174:	461a      	mov	r2, r3
 8001176:	2100      	movs	r1, #0
 8001178:	2006      	movs	r0, #6
 800117a:	f7ff fedf 	bl	8000f3c <eDinConfig>
	eDinConfig( INPUT_8, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 800117e:	230a      	movs	r3, #10
 8001180:	461a      	mov	r2, r3
 8001182:	2100      	movs	r1, #0
 8001184:	2007      	movs	r0, #7
 8001186:	f7ff fed9 	bl	8000f3c <eDinConfig>
	eDinConfig( INPUT_9, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 800118a:	230a      	movs	r3, #10
 800118c:	461a      	mov	r2, r3
 800118e:	2100      	movs	r1, #0
 8001190:	2008      	movs	r0, #8
 8001192:	f7ff fed3 	bl	8000f3c <eDinConfig>
	eDinConfig( INPUT_10, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 8001196:	230a      	movs	r3, #10
 8001198:	461a      	mov	r2, r3
 800119a:	2100      	movs	r1, #0
 800119c:	2009      	movs	r0, #9
 800119e:	f7ff fecd 	bl	8000f3c <eDinConfig>
	eDinConfig( INPUT_11, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 80011a2:	230a      	movs	r3, #10
 80011a4:	461a      	mov	r2, r3
 80011a6:	2100      	movs	r1, #0
 80011a8:	4618      	mov	r0, r3
 80011aa:	f7ff fec7 	bl	8000f3c <eDinConfig>
	eDinConfig( INPUT_12, DIN_CONFIG_NEGATIVE , DEF_H_FRONT, DEF_L_FRONT );
 80011ae:	230a      	movs	r3, #10
 80011b0:	461a      	mov	r2, r3
 80011b2:	2100      	movs	r1, #0
 80011b4:	200b      	movs	r0, #11
 80011b6:	f7ff fec1 	bl	8000f3c <eDinConfig>
	eAinCalDataConfig(AIN_2,11);
 80011ba:	210b      	movs	r1, #11
 80011bc:	2001      	movs	r0, #1
 80011be:	f7ff fe33 	bl	8000e28 <eAinCalDataConfig>
		for (int i = 0;i<11;i++)
 80011c2:	4c65      	ldr	r4, [pc, #404]	; (8001358 <vDTask+0x23c>)
	eAinCalDataConfig(AIN_2,11);
 80011c4:	2500      	movs	r5, #0
			eSetAinCalPoint(AIN_2,&d[0],i);
 80011c6:	2601      	movs	r6, #1
			d[0].X = B57164CalPoint[i][1];
 80011c8:	8860      	ldrh	r0, [r4, #2]
 80011ca:	f7ff fbad 	bl	8000928 <__aeabi_ui2f>
 80011ce:	9005      	str	r0, [sp, #20]
			d[0].Y = B57164CalPoint[i][0];
 80011d0:	8820      	ldrh	r0, [r4, #0]
 80011d2:	f7ff fba9 	bl	8000928 <__aeabi_ui2f>
 80011d6:	9004      	str	r0, [sp, #16]
			d[1].X = B57164CalPoint[i+1][1];
 80011d8:	88e0      	ldrh	r0, [r4, #6]
 80011da:	f7ff fba5 	bl	8000928 <__aeabi_ui2f>
 80011de:	9007      	str	r0, [sp, #28]
			d[1].Y = B57164CalPoint[i+1][0];
 80011e0:	f834 0f04 	ldrh.w	r0, [r4, #4]!
 80011e4:	f7ff fba0 	bl	8000928 <__aeabi_ui2f>
 80011e8:	9006      	str	r0, [sp, #24]
			eSetAinCalPoint(AIN_2,&d[0],i);
 80011ea:	b2aa      	uxth	r2, r5
 80011ec:	a904      	add	r1, sp, #16
 80011ee:	4630      	mov	r0, r6
 80011f0:	f7ff fe76 	bl	8000ee0 <eSetAinCalPoint>
		for (int i = 0;i<11;i++)
 80011f4:	3501      	adds	r5, #1
 80011f6:	2d0b      	cmp	r5, #11
 80011f8:	d1e6      	bne.n	80011c8 <vDTask+0xac>
		eAinCalDataConfig(AIN_3,20);
 80011fa:	2114      	movs	r1, #20
 80011fc:	2002      	movs	r0, #2
 80011fe:	f7ff fe13 	bl	8000e28 <eAinCalDataConfig>
		for (int i = 0;i<19;i++)
 8001202:	4c56      	ldr	r4, [pc, #344]	; (800135c <vDTask+0x240>)
		eAinCalDataConfig(AIN_3,20);
 8001204:	2500      	movs	r5, #0
			eSetAinCalPoint(AIN_3,&d[0],i);
 8001206:	2602      	movs	r6, #2
			d[0].X = CalPoint[i][1];
 8001208:	8860      	ldrh	r0, [r4, #2]
 800120a:	f7ff fb8d 	bl	8000928 <__aeabi_ui2f>
 800120e:	9005      	str	r0, [sp, #20]
			d[0].Y = CalPoint[i][0];
 8001210:	8820      	ldrh	r0, [r4, #0]
 8001212:	f7ff fb89 	bl	8000928 <__aeabi_ui2f>
 8001216:	9004      	str	r0, [sp, #16]
			d[1].X = CalPoint[i+1][1];
 8001218:	88e0      	ldrh	r0, [r4, #6]
 800121a:	f7ff fb85 	bl	8000928 <__aeabi_ui2f>
 800121e:	9007      	str	r0, [sp, #28]
			d[1].Y = CalPoint[i+1][0];
 8001220:	f834 0f04 	ldrh.w	r0, [r4, #4]!
 8001224:	f7ff fb80 	bl	8000928 <__aeabi_ui2f>
 8001228:	9006      	str	r0, [sp, #24]
			eSetAinCalPoint(AIN_3,&d[0],i);
 800122a:	b2aa      	uxth	r2, r5
 800122c:	a904      	add	r1, sp, #16
 800122e:	4630      	mov	r0, r6
 8001230:	f7ff fe56 	bl	8000ee0 <eSetAinCalPoint>
		for (int i = 0;i<19;i++)
 8001234:	3501      	adds	r5, #1
 8001236:	2d13      	cmp	r5, #19
 8001238:	d1e6      	bne.n	8001208 <vDTask+0xec>
		 ADC_OLD_RAW[i] = 0x00;
 800123a:	4a49      	ldr	r2, [pc, #292]	; (8001360 <vDTask+0x244>)
 800123c:	2300      	movs	r3, #0
 800123e:	8013      	strh	r3, [r2, #0]
 8001240:	8053      	strh	r3, [r2, #2]
 8001242:	8093      	strh	r3, [r2, #4]
	  uint8_t init_timer = 0;
 8001244:	9303      	str	r3, [sp, #12]
		  	    timer = 0U;
 8001246:	4698      	mov	r8, r3
		  	    		HAL_GPIO_WritePin( LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_SET);
 8001248:	f04f 0901 	mov.w	r9, #1
		  	    			HAL_GPIO_WritePin( LED_R_GPIO_Port, LED_R_Pin,(usGetReg(WORK_TEMP) < usGetReg(AIR_TEMP)) ? GPIO_PIN_SET :GPIO_PIN_RESET  );
 800124c:	f04f 0a02 	mov.w	sl, #2
		    HAL_ADC_Start_DMA(&hadc1,&ADC1_DMABuffer[0], 9);
 8001250:	f8df b110 	ldr.w	fp, [pc, #272]	; 8001364 <vDTask+0x248>
}
 8001254:	e116      	b.n	8001484 <vDTask+0x368>
			  timeout = usGetConnection() ? 250 : 0;
 8001256:	f000 fc8f 	bl	8001b78 <usGetConnection>
 800125a:	2800      	cmp	r0, #0
 800125c:	f000 8163 	beq.w	8001526 <vDTask+0x40a>
 8001260:	23fa      	movs	r3, #250	; 0xfa
 8001262:	4a41      	ldr	r2, [pc, #260]	; (8001368 <vDTask+0x24c>)
 8001264:	8013      	strh	r3, [r2, #0]
 8001266:	461a      	mov	r2, r3
 8001268:	e118      	b.n	800149c <vDTask+0x380>
		  	    timer = 0U;
 800126a:	4b40      	ldr	r3, [pc, #256]	; (800136c <vDTask+0x250>)
 800126c:	f8a3 8000 	strh.w	r8, [r3]
		  	     HAL_GPIO_TogglePin( LED_G_GPIO_Port, LED_G_Pin);
 8001270:	4c3f      	ldr	r4, [pc, #252]	; (8001370 <vDTask+0x254>)
 8001272:	2110      	movs	r1, #16
 8001274:	4620      	mov	r0, r4
 8001276:	f001 fd1b 	bl	8002cb0 <HAL_GPIO_TogglePin>
		  	     HAL_GPIO_TogglePin( LED_R_GPIO_Port, LED_R_Pin);
 800127a:	2120      	movs	r1, #32
 800127c:	4620      	mov	r0, r4
 800127e:	f001 fd17 	bl	8002cb0 <HAL_GPIO_TogglePin>
 8001282:	e114      	b.n	80014ae <vDTask+0x392>
		  		   HAL_GPIO_WritePin( LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET );
 8001284:	4c3a      	ldr	r4, [pc, #232]	; (8001370 <vDTask+0x254>)
 8001286:	4642      	mov	r2, r8
 8001288:	2120      	movs	r1, #32
 800128a:	4620      	mov	r0, r4
 800128c:	f001 fd0a 	bl	8002ca4 <HAL_GPIO_WritePin>
		  	       HAL_GPIO_WritePin( LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_RESET );
 8001290:	4642      	mov	r2, r8
 8001292:	2110      	movs	r1, #16
 8001294:	4620      	mov	r0, r4
 8001296:	f001 fd05 	bl	8002ca4 <HAL_GPIO_WritePin>
 800129a:	e108      	b.n	80014ae <vDTask+0x392>
		  	    		HAL_GPIO_WritePin( LED_G_GPIO_Port, LED_G_Pin, (usGetReg(MODE) != AUTO_MODE) ? GPIO_PIN_SET: GPIO_PIN_RESET);
 800129c:	4640      	mov	r0, r8
 800129e:	f000 fc71 	bl	8001b84 <usGetReg>
 80012a2:	4c33      	ldr	r4, [pc, #204]	; (8001370 <vDTask+0x254>)
 80012a4:	1e82      	subs	r2, r0, #2
 80012a6:	bf18      	it	ne
 80012a8:	2201      	movne	r2, #1
 80012aa:	2110      	movs	r1, #16
 80012ac:	4620      	mov	r0, r4
 80012ae:	f001 fcf9 	bl	8002ca4 <HAL_GPIO_WritePin>
		  	    		HAL_GPIO_WritePin( LED_R_GPIO_Port, LED_R_Pin, (usGetReg(MODE) != AUTO_MODE) ? GPIO_PIN_RESET: GPIO_PIN_SET);
 80012b2:	4640      	mov	r0, r8
 80012b4:	f000 fc66 	bl	8001b84 <usGetReg>
 80012b8:	2802      	cmp	r0, #2
 80012ba:	bf14      	ite	ne
 80012bc:	2200      	movne	r2, #0
 80012be:	2201      	moveq	r2, #1
 80012c0:	2120      	movs	r1, #32
 80012c2:	4620      	mov	r0, r4
 80012c4:	f001 fcee 	bl	8002ca4 <HAL_GPIO_WritePin>
 80012c8:	e0f1      	b.n	80014ae <vDTask+0x392>
		  	    				   timerR =0;
 80012ca:	4b2a      	ldr	r3, [pc, #168]	; (8001374 <vDTask+0x258>)
 80012cc:	f8a3 8000 	strh.w	r8, [r3]
		  	    				   HAL_GPIO_TogglePin( LED_R_GPIO_Port, LED_R_Pin);
 80012d0:	2120      	movs	r1, #32
 80012d2:	4827      	ldr	r0, [pc, #156]	; (8001370 <vDTask+0x254>)
 80012d4:	f001 fcec 	bl	8002cb0 <HAL_GPIO_TogglePin>
 80012d8:	e0e9      	b.n	80014ae <vDTask+0x392>
		  	    			HAL_GPIO_WritePin( LED_R_GPIO_Port, LED_R_Pin,(usGetReg(WORK_TEMP) < usGetReg(AIR_TEMP)) ? GPIO_PIN_SET :GPIO_PIN_RESET  );
 80012da:	4650      	mov	r0, sl
 80012dc:	f000 fc52 	bl	8001b84 <usGetReg>
 80012e0:	4604      	mov	r4, r0
 80012e2:	2003      	movs	r0, #3
 80012e4:	f000 fc4e 	bl	8001b84 <usGetReg>
 80012e8:	4284      	cmp	r4, r0
 80012ea:	bf2c      	ite	cs
 80012ec:	2200      	movcs	r2, #0
 80012ee:	2201      	movcc	r2, #1
 80012f0:	2120      	movs	r1, #32
 80012f2:	481f      	ldr	r0, [pc, #124]	; (8001370 <vDTask+0x254>)
 80012f4:	f001 fcd6 	bl	8002ca4 <HAL_GPIO_WritePin>
 80012f8:	e0d9      	b.n	80014ae <vDTask+0x392>
				   DataReadyFlag = 1;
 80012fa:	4b1f      	ldr	r3, [pc, #124]	; (8001378 <vDTask+0x25c>)
 80012fc:	f883 9000 	strb.w	r9, [r3]
				   xEventGroupSetBits(xSystemEventGroupHandle, DIN_READY );
 8001300:	4649      	mov	r1, r9
 8001302:	4b14      	ldr	r3, [pc, #80]	; (8001354 <vDTask+0x238>)
 8001304:	6818      	ldr	r0, [r3, #0]
 8001306:	f004 fa13 	bl	8005730 <xEventGroupSetBits>
 800130a:	e0e2      	b.n	80014d2 <vDTask+0x3b6>
									if (xDinConfig[i].ulCounter > ( (xDinConfig[i].ucTempValue == GPIO_PIN_RESET) ? xDinConfig[i].ulHighCounter : xDinConfig[i].ulLowCounter ) )
 800130c:	6862      	ldr	r2, [r4, #4]
 800130e:	e016      	b.n	800133e <vDTask+0x222>
									xDinConfig[i].ulCounter = 0U;
 8001310:	f8c4 8000 	str.w	r8, [r4]
			for (uint8_t i = 0U; i < DIN_CHANNEL; i++)
 8001314:	3410      	adds	r4, #16
 8001316:	3508      	adds	r5, #8
 8001318:	42bc      	cmp	r4, r7
 800131a:	d02f      	beq.n	800137c <vDTask+0x260>
						if ( xDinConfig[i].eInputType != RPM_CONFIG )
 800131c:	4626      	mov	r6, r4
 800131e:	7ba3      	ldrb	r3, [r4, #14]
 8001320:	2b02      	cmp	r3, #2
 8001322:	d0f7      	beq.n	8001314 <vDTask+0x1f8>
							uint8_t uDinState = HAL_GPIO_ReadPin( xDinPortConfig[i].GPIOx, xDinPortConfig[i].Pin);
 8001324:	8829      	ldrh	r1, [r5, #0]
 8001326:	6868      	ldr	r0, [r5, #4]
 8001328:	f001 fcb6 	bl	8002c98 <HAL_GPIO_ReadPin>
							if (uDinState != xDinConfig[i].ucTempValue )
 800132c:	7b62      	ldrb	r2, [r4, #13]
 800132e:	4282      	cmp	r2, r0
 8001330:	d0ee      	beq.n	8001310 <vDTask+0x1f4>
									xDinConfig[i].ulCounter ++ ;
 8001332:	6823      	ldr	r3, [r4, #0]
 8001334:	3301      	adds	r3, #1
 8001336:	6023      	str	r3, [r4, #0]
									if (xDinConfig[i].ulCounter > ( (xDinConfig[i].ucTempValue == GPIO_PIN_RESET) ? xDinConfig[i].ulHighCounter : xDinConfig[i].ulLowCounter ) )
 8001338:	2a00      	cmp	r2, #0
 800133a:	d1e7      	bne.n	800130c <vDTask+0x1f0>
 800133c:	68a2      	ldr	r2, [r4, #8]
 800133e:	4293      	cmp	r3, r2
 8001340:	d9e8      	bls.n	8001314 <vDTask+0x1f8>
												xDinConfig[i].ucValue = uDinState  ^ ( (~xDinConfig[i].eInputType) & 0x1);
 8001342:	7bb3      	ldrb	r3, [r6, #14]
 8001344:	f083 0301 	eor.w	r3, r3, #1
 8001348:	f003 0301 	and.w	r3, r3, #1
 800134c:	4043      	eors	r3, r0
 800134e:	7333      	strb	r3, [r6, #12]
												xDinConfig[i].ucTempValue = uDinState ;
 8001350:	7370      	strb	r0, [r6, #13]
 8001352:	e7df      	b.n	8001314 <vDTask+0x1f8>
 8001354:	20000440 	.word	0x20000440
 8001358:	0800752c 	.word	0x0800752c
 800135c:	08007558 	.word	0x08007558
 8001360:	20000364 	.word	0x20000364
 8001364:	20000350 	.word	0x20000350
 8001368:	20000374 	.word	0x20000374
 800136c:	20000376 	.word	0x20000376
 8001370:	40010800 	.word	0x40010800
 8001374:	20000378 	.word	0x20000378
 8001378:	20000372 	.word	0x20000372
			xEventGroupWaitBits(xSystemEventGroupHandle,  AIN_READY,  pdFALSE, pdTRUE, portMAX_DELAY );
 800137c:	f04f 33ff 	mov.w	r3, #4294967295
 8001380:	9300      	str	r3, [sp, #0]
 8001382:	464b      	mov	r3, r9
 8001384:	4642      	mov	r2, r8
 8001386:	4651      	mov	r1, sl
 8001388:	4879      	ldr	r0, [pc, #484]	; (8001570 <vDTask+0x454>)
 800138a:	6800      	ldr	r0, [r0, #0]
 800138c:	f004 f945 	bl	800561a <xEventGroupWaitBits>
			HAL_ADC_Stop_DMA(&hadc1);
 8001390:	4878      	ldr	r0, [pc, #480]	; (8001574 <vDTask+0x458>)
 8001392:	f001 f92d 	bl	80025f0 <HAL_ADC_Stop_DMA>
			vGetAverDataFromRAW(&ADC1_DMABuffer[0],&ADC_RAW[0],0,0,3,3);
 8001396:	4c78      	ldr	r4, [pc, #480]	; (8001578 <vDTask+0x45c>)
 8001398:	2303      	movs	r3, #3
 800139a:	9301      	str	r3, [sp, #4]
 800139c:	9300      	str	r3, [sp, #0]
 800139e:	4643      	mov	r3, r8
 80013a0:	4642      	mov	r2, r8
 80013a2:	4621      	mov	r1, r4
 80013a4:	4658      	mov	r0, fp
 80013a6:	f7ff fe1b 	bl	8000fe0 <vGetAverDataFromRAW>
			vSetReg(DEVICE_TYPE,  (uiGetDinMask() & DEVICE_MODE_MASK)>>DEVICE_MODE_OFFSET );
 80013aa:	f7ff fe9f 	bl	80010ec <uiGetDinMask>
 80013ae:	f3c0 1101 	ubfx	r1, r0, #4, #2
 80013b2:	2006      	movs	r0, #6
 80013b4:	f000 fc00 	bl	8001bb8 <vSetReg>
			vSetReg(DEVICE_COUNT, (uiGetDinMask() & DEVICE_ADDR_MASK)>>DEVICE_ADDR_OFFSET);
 80013b8:	f7ff fe98 	bl	80010ec <uiGetDinMask>
 80013bc:	f000 010f 	and.w	r1, r0, #15
 80013c0:	2005      	movs	r0, #5
 80013c2:	f000 fbf9 	bl	8001bb8 <vSetReg>
			vSetReg(CONTROL_MODE, (uiGetDinMask() & DEVICE_MASTER_CONTROL_MASK)>>DEVICE_MASTER_CONTROL_OFFSET);
 80013c6:	f7ff fe91 	bl	80010ec <uiGetDinMask>
 80013ca:	f3c0 11c0 	ubfx	r1, r0, #7, #1
 80013ce:	2004      	movs	r0, #4
 80013d0:	f000 fbf2 	bl	8001bb8 <vSetReg>
			ADC_RAW[0] = vRCFilter(ADC_RAW[0], &ADC_OLD_RAW[0]);
 80013d4:	4969      	ldr	r1, [pc, #420]	; (800157c <vDTask+0x460>)
 80013d6:	8820      	ldrh	r0, [r4, #0]
 80013d8:	f7ff fe36 	bl	8001048 <vRCFilter>
 80013dc:	8020      	strh	r0, [r4, #0]
			vSetReg(WORK_TEMP , (config_temp-150)/115 +5);
 80013de:	f640 6356 	movw	r3, #3670	; 0xe56
 80013e2:	4298      	cmp	r0, r3
 80013e4:	bf28      	it	cs
 80013e6:	4618      	movcs	r0, r3
 80013e8:	2896      	cmp	r0, #150	; 0x96
 80013ea:	bf38      	it	cc
 80013ec:	2096      	movcc	r0, #150	; 0x96
 80013ee:	f1a0 0396 	sub.w	r3, r0, #150	; 0x96
 80013f2:	4a63      	ldr	r2, [pc, #396]	; (8001580 <vDTask+0x464>)
 80013f4:	fb82 1203 	smull	r1, r2, r2, r3
 80013f8:	17d9      	asrs	r1, r3, #31
 80013fa:	ebc1 1162 	rsb	r1, r1, r2, asr #5
 80013fe:	3105      	adds	r1, #5
 8001400:	b289      	uxth	r1, r1
 8001402:	4650      	mov	r0, sl
 8001404:	f000 fbd8 	bl	8001bb8 <vSetReg>
			vSetReg(MODE,(uiGetDinMask() & DEVICE_TYPE_MASK)>>DEVICE_TYPE_OFFSET);
 8001408:	f7ff fe70 	bl	80010ec <uiGetDinMask>
 800140c:	f3c0 2181 	ubfx	r1, r0, #10, #2
 8001410:	4640      	mov	r0, r8
 8001412:	f000 fbd1 	bl	8001bb8 <vSetReg>
			vSetReg(FAN_SPEED_CONFIG,(uiGetDinMask() & DEVICE_FAN_MASK)>>DEVICE_FAN_OFFSET);
 8001416:	f7ff fe69 	bl	80010ec <uiGetDinMask>
 800141a:	f3c0 2101 	ubfx	r1, r0, #8, #2
 800141e:	4648      	mov	r0, r9
 8001420:	f000 fbca 	bl	8001bb8 <vSetReg>
			temp = vAinGetData(AIN_3);
 8001424:	4650      	mov	r0, sl
 8001426:	f7ff fe27 	bl	8001078 <vAinGetData>
			if  ((temp>=35000) || (temp <3500))
 800142a:	f6a0 53ac 	subw	r3, r0, #3500	; 0xdac
 800142e:	b29b      	uxth	r3, r3
 8001430:	f647 320b 	movw	r2, #31499	; 0x7b0b
 8001434:	4293      	cmp	r3, r2
 8001436:	d960      	bls.n	80014fa <vDTask+0x3de>
				temp = vAinGetData(AIN_2);
 8001438:	4648      	mov	r0, r9
 800143a:	f7ff fe1d 	bl	8001078 <vAinGetData>
				if  ((temp<35000) && (temp >3500))
 800143e:	f6a0 53ad 	subw	r3, r0, #3501	; 0xdad
 8001442:	b29b      	uxth	r3, r3
 8001444:	f647 320a 	movw	r2, #31498	; 0x7b0a
 8001448:	4293      	cmp	r3, r2
 800144a:	d847      	bhi.n	80014dc <vDTask+0x3c0>
					vSetReg(AIR_TEMP, (uint16_t)fGetAinCalData(AIN_2,temp));
 800144c:	f7ff fa6c 	bl	8000928 <__aeabi_ui2f>
 8001450:	4601      	mov	r1, r0
 8001452:	4648      	mov	r0, r9
 8001454:	f7ff fca6 	bl	8000da4 <fGetAinCalData>
 8001458:	f7ff fc84 	bl	8000d64 <__aeabi_f2uiz>
 800145c:	b281      	uxth	r1, r0
 800145e:	2003      	movs	r0, #3
 8001460:	f000 fbaa 	bl	8001bb8 <vSetReg>
					vSetRegInput(ERROR_STATUS,usGetRegInput(ERROR_STATUS) & ~AIR_TEMP_ERROR);
 8001464:	2007      	movs	r0, #7
 8001466:	f000 fb9b 	bl	8001ba0 <usGetRegInput>
 800146a:	f020 0102 	bic.w	r1, r0, #2
 800146e:	b289      	uxth	r1, r1
 8001470:	2007      	movs	r0, #7
 8001472:	f000 fb9b 	bl	8001bac <vSetRegInput>
			vSetRegInput(TYPE, (uiGetDinMask() & DEVICE_MODE_MASK)>>DEVICE_MODE_OFFSET );
 8001476:	f7ff fe39 	bl	80010ec <uiGetDinMask>
 800147a:	f3c0 1101 	ubfx	r1, r0, #4, #2
 800147e:	4640      	mov	r0, r8
 8001480:	f000 fb94 	bl	8001bac <vSetRegInput>
		  if (usGetRegInput(ERROR_STATUS) &  AIR_TEMP_ERROR )
 8001484:	2007      	movs	r0, #7
 8001486:	f000 fb8b 	bl	8001ba0 <usGetRegInput>
 800148a:	f010 0f02 	tst.w	r0, #2
 800148e:	f43f aee2 	beq.w	8001256 <vDTask+0x13a>
		  	   timeout = 500;
 8001492:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001496:	4a3b      	ldr	r2, [pc, #236]	; (8001584 <vDTask+0x468>)
 8001498:	8013      	strh	r3, [r2, #0]
		  if ( timeout )
 800149a:	461a      	mov	r2, r3
		  	  if ( ++timer >= timeout )
 800149c:	4b3a      	ldr	r3, [pc, #232]	; (8001588 <vDTask+0x46c>)
 800149e:	881b      	ldrh	r3, [r3, #0]
 80014a0:	3301      	adds	r3, #1
 80014a2:	b29b      	uxth	r3, r3
 80014a4:	4293      	cmp	r3, r2
 80014a6:	f4bf aee0 	bcs.w	800126a <vDTask+0x14e>
 80014aa:	4a37      	ldr	r2, [pc, #220]	; (8001588 <vDTask+0x46c>)
 80014ac:	8013      	strh	r3, [r2, #0]
		    HAL_ADC_Start_DMA(&hadc1,&ADC1_DMABuffer[0], 9);
 80014ae:	2209      	movs	r2, #9
 80014b0:	4659      	mov	r1, fp
 80014b2:	4830      	ldr	r0, [pc, #192]	; (8001574 <vDTask+0x458>)
 80014b4:	f000 ff52 	bl	800235c <HAL_ADC_Start_DMA>
		  	vTaskDelay(1);
 80014b8:	4648      	mov	r0, r9
 80014ba:	f005 f889 	bl	80065d0 <vTaskDelay>
			if (DataReadyFlag == 0)
 80014be:	4b33      	ldr	r3, [pc, #204]	; (800158c <vDTask+0x470>)
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	b933      	cbnz	r3, 80014d2 <vDTask+0x3b6>
			   init_timer++;
 80014c4:	9b03      	ldr	r3, [sp, #12]
 80014c6:	3301      	adds	r3, #1
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	9303      	str	r3, [sp, #12]
			   if (init_timer == 50)
 80014cc:	2b32      	cmp	r3, #50	; 0x32
 80014ce:	f43f af14 	beq.w	80012fa <vDTask+0x1de>
			for (uint8_t i = 0U; i < DIN_CHANNEL; i++)
 80014d2:	4c2f      	ldr	r4, [pc, #188]	; (8001590 <vDTask+0x474>)
 80014d4:	4d2f      	ldr	r5, [pc, #188]	; (8001594 <vDTask+0x478>)
 80014d6:	f104 07c0 	add.w	r7, r4, #192	; 0xc0
 80014da:	e71f      	b.n	800131c <vDTask+0x200>
					vSetReg(AIR_TEMP, -1);
 80014dc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80014e0:	2003      	movs	r0, #3
 80014e2:	f000 fb69 	bl	8001bb8 <vSetReg>
					vSetRegInput(ERROR_STATUS,usGetRegInput(ERROR_STATUS) | AIR_TEMP_ERROR);
 80014e6:	2007      	movs	r0, #7
 80014e8:	f000 fb5a 	bl	8001ba0 <usGetRegInput>
 80014ec:	f040 0102 	orr.w	r1, r0, #2
 80014f0:	b289      	uxth	r1, r1
 80014f2:	2007      	movs	r0, #7
 80014f4:	f000 fb5a 	bl	8001bac <vSetRegInput>
 80014f8:	e7bd      	b.n	8001476 <vDTask+0x35a>
					vSetReg(AIR_TEMP, (uint16_t)fGetAinCalData(AIN_3,temp));
 80014fa:	f7ff fa15 	bl	8000928 <__aeabi_ui2f>
 80014fe:	4601      	mov	r1, r0
 8001500:	4650      	mov	r0, sl
 8001502:	f7ff fc4f 	bl	8000da4 <fGetAinCalData>
 8001506:	f7ff fc2d 	bl	8000d64 <__aeabi_f2uiz>
 800150a:	b281      	uxth	r1, r0
 800150c:	2003      	movs	r0, #3
 800150e:	f000 fb53 	bl	8001bb8 <vSetReg>
					vSetRegInput(ERROR_STATUS,usGetRegInput(ERROR_STATUS) & ~AIR_TEMP_ERROR);
 8001512:	2007      	movs	r0, #7
 8001514:	f000 fb44 	bl	8001ba0 <usGetRegInput>
 8001518:	f020 0102 	bic.w	r1, r0, #2
 800151c:	b289      	uxth	r1, r1
 800151e:	2007      	movs	r0, #7
 8001520:	f000 fb44 	bl	8001bac <vSetRegInput>
 8001524:	e7a7      	b.n	8001476 <vDTask+0x35a>
			  timeout = usGetConnection() ? 250 : 0;
 8001526:	4b17      	ldr	r3, [pc, #92]	; (8001584 <vDTask+0x468>)
 8001528:	f8a3 8000 	strh.w	r8, [r3]
		  	   if (usGetReg(MODE) == OFF_MODE)
 800152c:	4640      	mov	r0, r8
 800152e:	f000 fb29 	bl	8001b84 <usGetReg>
 8001532:	2800      	cmp	r0, #0
 8001534:	f43f aea6 	beq.w	8001284 <vDTask+0x168>
		  	    	if (usGetRegInput(TYPE) == HWC)
 8001538:	4640      	mov	r0, r8
 800153a:	f000 fb31 	bl	8001ba0 <usGetRegInput>
 800153e:	2803      	cmp	r0, #3
 8001540:	f43f aeac 	beq.w	800129c <vDTask+0x180>
		  	    		HAL_GPIO_WritePin( LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_SET);
 8001544:	464a      	mov	r2, r9
 8001546:	2110      	movs	r1, #16
 8001548:	4813      	ldr	r0, [pc, #76]	; (8001598 <vDTask+0x47c>)
 800154a:	f001 fbab 	bl	8002ca4 <HAL_GPIO_WritePin>
		  	    		if ((usGetReg(MODE) == AUTO_MODE))
 800154e:	4640      	mov	r0, r8
 8001550:	f000 fb18 	bl	8001b84 <usGetReg>
 8001554:	2802      	cmp	r0, #2
 8001556:	f47f aec0 	bne.w	80012da <vDTask+0x1be>
		  	    			if (++timerR>=500)
 800155a:	4b10      	ldr	r3, [pc, #64]	; (800159c <vDTask+0x480>)
 800155c:	881b      	ldrh	r3, [r3, #0]
 800155e:	3301      	adds	r3, #1
 8001560:	b29b      	uxth	r3, r3
 8001562:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001566:	f4bf aeb0 	bcs.w	80012ca <vDTask+0x1ae>
 800156a:	4a0c      	ldr	r2, [pc, #48]	; (800159c <vDTask+0x480>)
 800156c:	8013      	strh	r3, [r2, #0]
 800156e:	e79e      	b.n	80014ae <vDTask+0x392>
 8001570:	20000440 	.word	0x20000440
 8001574:	2000148c 	.word	0x2000148c
 8001578:	2000036c 	.word	0x2000036c
 800157c:	20000364 	.word	0x20000364
 8001580:	473c1ab7 	.word	0x473c1ab7
 8001584:	20000374 	.word	0x20000374
 8001588:	20000376 	.word	0x20000376
 800158c:	20000372 	.word	0x20000372
 8001590:	2000037c 	.word	0x2000037c
 8001594:	080075a8 	.word	0x080075a8
 8001598:	40010800 	.word	0x40010800
 800159c:	20000378 	.word	0x20000378

080015a0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80015a0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 5 */
  /* Infinite loop */

  for(;;)
  {
    osDelay(10);
 80015a2:	240a      	movs	r4, #10
 80015a4:	4620      	mov	r0, r4
 80015a6:	f003 ffa3 	bl	80054f0 <osDelay>
  for(;;)
 80015aa:	e7fb      	b.n	80015a4 <StartDefaultTask+0x4>

080015ac <xGetOSEvent>:
}
 80015ac:	4b01      	ldr	r3, [pc, #4]	; (80015b4 <xGetOSEvent+0x8>)
 80015ae:	6818      	ldr	r0, [r3, #0]
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop
 80015b4:	20001640 	.word	0x20001640

080015b8 <xGetUARTEvent>:
 }
 80015b8:	4b01      	ldr	r3, [pc, #4]	; (80015c0 <xGetUARTEvent+0x8>)
 80015ba:	6818      	ldr	r0, [r3, #0]
 80015bc:	4770      	bx	lr
 80015be:	bf00      	nop
 80015c0:	20001688 	.word	0x20001688

080015c4 <xGetSystemControlEvent>:
 }
 80015c4:	4b01      	ldr	r3, [pc, #4]	; (80015cc <xGetSystemControlEvent+0x8>)
 80015c6:	6818      	ldr	r0, [r3, #0]
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop
 80015cc:	20001664 	.word	0x20001664

080015d0 <vTimerInit>:
{
 80015d0:	b508      	push	{r3, lr}
	htim2.Init.Period = timeout;
 80015d2:	4b04      	ldr	r3, [pc, #16]	; (80015e4 <vTimerInit+0x14>)
 80015d4:	60d8      	str	r0, [r3, #12]
    if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80015d6:	4618      	mov	r0, r3
 80015d8:	f002 f910 	bl	80037fc <HAL_TIM_Base_Init>
 80015dc:	b900      	cbnz	r0, 80015e0 <vTimerInit+0x10>
}
 80015de:	bd08      	pop	{r3, pc}
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015e0:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015e2:	e7fe      	b.n	80015e2 <vTimerInit+0x12>
 80015e4:	20001500 	.word	0x20001500

080015e8 <vStartTimer>:
{
 80015e8:	b510      	push	{r4, lr}
	HAL_TIM_Base_Stop_IT(&htim2);
 80015ea:	4c05      	ldr	r4, [pc, #20]	; (8001600 <vStartTimer+0x18>)
 80015ec:	4620      	mov	r0, r4
 80015ee:	f001 ffdb 	bl	80035a8 <HAL_TIM_Base_Stop_IT>
	htim2.Instance->CNT=0;
 80015f2:	6823      	ldr	r3, [r4, #0]
 80015f4:	2200      	movs	r2, #0
 80015f6:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_TIM_Base_Start_IT(&htim2);
 80015f8:	4620      	mov	r0, r4
 80015fa:	f001 ffa1 	bl	8003540 <HAL_TIM_Base_Start_IT>
}
 80015fe:	bd10      	pop	{r4, pc}
 8001600:	20001500 	.word	0x20001500

08001604 <vStopTimer>:
{
 8001604:	b508      	push	{r3, lr}
	HAL_TIM_Base_Stop_IT(&htim2);
 8001606:	4802      	ldr	r0, [pc, #8]	; (8001610 <vStopTimer+0xc>)
 8001608:	f001 ffce 	bl	80035a8 <HAL_TIM_Base_Stop_IT>
}
 800160c:	bd08      	pop	{r3, pc}
 800160e:	bf00      	nop
 8001610:	20001500 	.word	0x20001500

08001614 <vRespondInit>:
{
 8001614:	b508      	push	{r3, lr}
 8001616:	4603      	mov	r3, r0
	htim4.Init.Period = timeout*2;
 8001618:	4804      	ldr	r0, [pc, #16]	; (800162c <vRespondInit+0x18>)
 800161a:	005b      	lsls	r3, r3, #1
 800161c:	60c3      	str	r3, [r0, #12]
	    if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800161e:	f002 f8ed 	bl	80037fc <HAL_TIM_Base_Init>
 8001622:	b900      	cbnz	r0, 8001626 <vRespondInit+0x12>
}
 8001624:	bd08      	pop	{r3, pc}
 8001626:	b672      	cpsid	i
  while (1)
 8001628:	e7fe      	b.n	8001628 <vRespondInit+0x14>
 800162a:	bf00      	nop
 800162c:	20001590 	.word	0x20001590

08001630 <vStartRespond>:
{
 8001630:	b510      	push	{r4, lr}
	HAL_TIM_Base_Stop_IT(&htim4);
 8001632:	4c05      	ldr	r4, [pc, #20]	; (8001648 <vStartRespond+0x18>)
 8001634:	4620      	mov	r0, r4
 8001636:	f001 ffb7 	bl	80035a8 <HAL_TIM_Base_Stop_IT>
	htim4.Instance->CNT=0;
 800163a:	6823      	ldr	r3, [r4, #0]
 800163c:	2200      	movs	r2, #0
 800163e:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_TIM_Base_Start_IT(&htim4);
 8001640:	4620      	mov	r0, r4
 8001642:	f001 ff7d 	bl	8003540 <HAL_TIM_Base_Start_IT>
}
 8001646:	bd10      	pop	{r4, pc}
 8001648:	20001590 	.word	0x20001590

0800164c <vStopRespond>:
{
 800164c:	b508      	push	{r3, lr}
	HAL_TIM_Base_Stop_IT(&htim4);
 800164e:	4802      	ldr	r0, [pc, #8]	; (8001658 <vStopRespond+0xc>)
 8001650:	f001 ffaa 	bl	80035a8 <HAL_TIM_Base_Stop_IT>
}
 8001654:	bd08      	pop	{r3, pc}
 8001656:	bf00      	nop
 8001658:	20001590 	.word	0x20001590

0800165c <SystemClock_Config>:
{
 800165c:	b500      	push	{lr}
 800165e:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001660:	2300      	movs	r3, #0
 8001662:	930c      	str	r3, [sp, #48]	; 0x30
 8001664:	930d      	str	r3, [sp, #52]	; 0x34
 8001666:	930f      	str	r3, [sp, #60]	; 0x3c
 8001668:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800166a:	9305      	str	r3, [sp, #20]
 800166c:	9306      	str	r3, [sp, #24]
 800166e:	9307      	str	r3, [sp, #28]
 8001670:	9308      	str	r3, [sp, #32]
 8001672:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001674:	9301      	str	r3, [sp, #4]
 8001676:	9302      	str	r3, [sp, #8]
 8001678:	9303      	str	r3, [sp, #12]
 800167a:	9304      	str	r3, [sp, #16]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800167c:	2201      	movs	r2, #1
 800167e:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001680:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001684:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001686:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001688:	2202      	movs	r2, #2
 800168a:	9211      	str	r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800168c:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 800168e:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
 8001692:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001694:	a80a      	add	r0, sp, #40	; 0x28
 8001696:	f001 fb15 	bl	8002cc4 <HAL_RCC_OscConfig>
 800169a:	b9c8      	cbnz	r0, 80016d0 <SystemClock_Config+0x74>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800169c:	230f      	movs	r3, #15
 800169e:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016a0:	2102      	movs	r1, #2
 80016a2:	9106      	str	r1, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016a4:	2300      	movs	r3, #0
 80016a6:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80016ac:	9208      	str	r2, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016ae:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016b0:	a805      	add	r0, sp, #20
 80016b2:	f001 fd47 	bl	8003144 <HAL_RCC_ClockConfig>
 80016b6:	b968      	cbnz	r0, 80016d4 <SystemClock_Config+0x78>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80016b8:	2302      	movs	r3, #2
 80016ba:	9301      	str	r3, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80016bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80016c0:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016c2:	a801      	add	r0, sp, #4
 80016c4:	f001 fe34 	bl	8003330 <HAL_RCCEx_PeriphCLKConfig>
 80016c8:	b930      	cbnz	r0, 80016d8 <SystemClock_Config+0x7c>
}
 80016ca:	b015      	add	sp, #84	; 0x54
 80016cc:	f85d fb04 	ldr.w	pc, [sp], #4
 80016d0:	b672      	cpsid	i
  while (1)
 80016d2:	e7fe      	b.n	80016d2 <SystemClock_Config+0x76>
 80016d4:	b672      	cpsid	i
 80016d6:	e7fe      	b.n	80016d6 <SystemClock_Config+0x7a>
 80016d8:	b672      	cpsid	i
 80016da:	e7fe      	b.n	80016da <SystemClock_Config+0x7e>

080016dc <main>:
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b092      	sub	sp, #72	; 0x48
  HAL_Init();
 80016e0:	f000 fce8 	bl	80020b4 <HAL_Init>
  SystemClock_Config();
 80016e4:	f7ff ffba 	bl	800165c <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e8:	2400      	movs	r4, #0
 80016ea:	940b      	str	r4, [sp, #44]	; 0x2c
 80016ec:	940c      	str	r4, [sp, #48]	; 0x30
 80016ee:	940d      	str	r4, [sp, #52]	; 0x34
 80016f0:	940e      	str	r4, [sp, #56]	; 0x38
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016f2:	4dad      	ldr	r5, [pc, #692]	; (80019a8 <main+0x2cc>)
 80016f4:	69ab      	ldr	r3, [r5, #24]
 80016f6:	f043 0310 	orr.w	r3, r3, #16
 80016fa:	61ab      	str	r3, [r5, #24]
 80016fc:	69ab      	ldr	r3, [r5, #24]
 80016fe:	f003 0310 	and.w	r3, r3, #16
 8001702:	9301      	str	r3, [sp, #4]
 8001704:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001706:	69ab      	ldr	r3, [r5, #24]
 8001708:	f043 0320 	orr.w	r3, r3, #32
 800170c:	61ab      	str	r3, [r5, #24]
 800170e:	69ab      	ldr	r3, [r5, #24]
 8001710:	f003 0320 	and.w	r3, r3, #32
 8001714:	9302      	str	r3, [sp, #8]
 8001716:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001718:	69ab      	ldr	r3, [r5, #24]
 800171a:	f043 0304 	orr.w	r3, r3, #4
 800171e:	61ab      	str	r3, [r5, #24]
 8001720:	69ab      	ldr	r3, [r5, #24]
 8001722:	f003 0304 	and.w	r3, r3, #4
 8001726:	9303      	str	r3, [sp, #12]
 8001728:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800172a:	69ab      	ldr	r3, [r5, #24]
 800172c:	f043 0308 	orr.w	r3, r3, #8
 8001730:	61ab      	str	r3, [r5, #24]
 8001732:	69ab      	ldr	r3, [r5, #24]
 8001734:	f003 0308 	and.w	r3, r3, #8
 8001738:	9304      	str	r3, [sp, #16]
 800173a:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOA, LED_G_Pin|LED_R_Pin|EN_Pin, GPIO_PIN_RESET);
 800173c:	4e9b      	ldr	r6, [pc, #620]	; (80019ac <main+0x2d0>)
 800173e:	4622      	mov	r2, r4
 8001740:	f44f 7198 	mov.w	r1, #304	; 0x130
 8001744:	4630      	mov	r0, r6
 8001746:	f001 faad 	bl	8002ca4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, K2_Pin|K4_Pin|K6_Pin|K8_Pin, GPIO_PIN_RESET);
 800174a:	4f99      	ldr	r7, [pc, #612]	; (80019b0 <main+0x2d4>)
 800174c:	4622      	mov	r2, r4
 800174e:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8001752:	4638      	mov	r0, r7
 8001754:	f001 faa6 	bl	8002ca4 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LED_G_Pin|LED_R_Pin|EN_Pin;
 8001758:	f44f 7398 	mov.w	r3, #304	; 0x130
 800175c:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800175e:	f04f 0901 	mov.w	r9, #1
 8001762:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001766:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001768:	f04f 0802 	mov.w	r8, #2
 800176c:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001770:	a90b      	add	r1, sp, #44	; 0x2c
 8001772:	4630      	mov	r0, r6
 8001774:	f001 f956 	bl	8002a24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = S1_Pin|S2_Pin|S3_Pin|S4_Pin
 8001778:	f640 73ff 	movw	r3, #4095	; 0xfff
 800177c:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800177e:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001780:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001782:	a90b      	add	r1, sp, #44	; 0x2c
 8001784:	4638      	mov	r0, r7
 8001786:	f001 f94d 	bl	8002a24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = K2_Pin|K4_Pin|K6_Pin|K8_Pin;
 800178a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800178e:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001790:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001794:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001796:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800179a:	a90b      	add	r1, sp, #44	; 0x2c
 800179c:	4638      	mov	r0, r7
 800179e:	f001 f941 	bl	8002a24 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SW8_Pin;
 80017a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80017a6:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017a8:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017aa:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(SW8_GPIO_Port, &GPIO_InitStruct);
 80017ac:	a90b      	add	r1, sp, #44	; 0x2c
 80017ae:	4630      	mov	r0, r6
 80017b0:	f001 f938 	bl	8002a24 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80017b4:	696b      	ldr	r3, [r5, #20]
 80017b6:	ea43 0309 	orr.w	r3, r3, r9
 80017ba:	616b      	str	r3, [r5, #20]
 80017bc:	696b      	ldr	r3, [r5, #20]
 80017be:	ea03 0309 	and.w	r3, r3, r9
 80017c2:	9300      	str	r3, [sp, #0]
 80017c4:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80017c6:	4622      	mov	r2, r4
 80017c8:	2105      	movs	r1, #5
 80017ca:	200b      	movs	r0, #11
 80017cc:	f000 ff52 	bl	8002674 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80017d0:	200b      	movs	r0, #11
 80017d2:	f000 ff85 	bl	80026e0 <HAL_NVIC_EnableIRQ>
  huart1.Instance = USART1;
 80017d6:	4877      	ldr	r0, [pc, #476]	; (80019b4 <main+0x2d8>)
 80017d8:	4b77      	ldr	r3, [pc, #476]	; (80019b8 <main+0x2dc>)
 80017da:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 38400;
 80017dc:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 80017e0:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
 80017e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017e6:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017e8:	60c4      	str	r4, [r0, #12]
  huart1.Init.Parity = UART_PARITY_ODD;
 80017ea:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80017ee:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80017f0:	230c      	movs	r3, #12
 80017f2:	6143      	str	r3, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017f4:	6184      	str	r4, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80017f6:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80017f8:	f002 fa60 	bl	8003cbc <HAL_UART_Init>
 80017fc:	2800      	cmp	r0, #0
 80017fe:	f040 813a 	bne.w	8001a76 <main+0x39a>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001802:	2300      	movs	r3, #0
 8001804:	930b      	str	r3, [sp, #44]	; 0x2c
 8001806:	930c      	str	r3, [sp, #48]	; 0x30
 8001808:	930d      	str	r3, [sp, #52]	; 0x34
 800180a:	930e      	str	r3, [sp, #56]	; 0x38
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800180c:	9307      	str	r3, [sp, #28]
 800180e:	9308      	str	r3, [sp, #32]
  htim2.Instance = TIM2;
 8001810:	486a      	ldr	r0, [pc, #424]	; (80019bc <main+0x2e0>)
 8001812:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001816:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 3264;
 8001818:	f44f 624c 	mov.w	r2, #3264	; 0xcc0
 800181c:	6042      	str	r2, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800181e:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 1000;
 8001820:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001824:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001826:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001828:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800182a:	f001 ffe7 	bl	80037fc <HAL_TIM_Base_Init>
 800182e:	2800      	cmp	r0, #0
 8001830:	f040 8123 	bne.w	8001a7a <main+0x39e>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001834:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001838:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800183a:	a90b      	add	r1, sp, #44	; 0x2c
 800183c:	485f      	ldr	r0, [pc, #380]	; (80019bc <main+0x2e0>)
 800183e:	f002 f8dd 	bl	80039fc <HAL_TIM_ConfigClockSource>
 8001842:	2800      	cmp	r0, #0
 8001844:	f040 811b 	bne.w	8001a7e <main+0x3a2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001848:	2320      	movs	r3, #32
 800184a:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800184c:	2300      	movs	r3, #0
 800184e:	9308      	str	r3, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001850:	a907      	add	r1, sp, #28
 8001852:	485a      	ldr	r0, [pc, #360]	; (80019bc <main+0x2e0>)
 8001854:	f002 f988 	bl	8003b68 <HAL_TIMEx_MasterConfigSynchronization>
 8001858:	2800      	cmp	r0, #0
 800185a:	f040 8112 	bne.w	8001a82 <main+0x3a6>
  ADC_ChannelConfTypeDef sConfig = {0};
 800185e:	2300      	movs	r3, #0
 8001860:	930b      	str	r3, [sp, #44]	; 0x2c
 8001862:	930c      	str	r3, [sp, #48]	; 0x30
 8001864:	930d      	str	r3, [sp, #52]	; 0x34
  hadc1.Instance = ADC1;
 8001866:	4856      	ldr	r0, [pc, #344]	; (80019c0 <main+0x2e4>)
 8001868:	4a56      	ldr	r2, [pc, #344]	; (80019c4 <main+0x2e8>)
 800186a:	6002      	str	r2, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800186c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001870:	6082      	str	r2, [r0, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001872:	2201      	movs	r2, #1
 8001874:	7302      	strb	r2, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001876:	7503      	strb	r3, [r0, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001878:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800187c:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800187e:	6043      	str	r3, [r0, #4]
  hadc1.Init.NbrOfConversion = 3;
 8001880:	2303      	movs	r3, #3
 8001882:	6103      	str	r3, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001884:	f000 fe30 	bl	80024e8 <HAL_ADC_Init>
 8001888:	2800      	cmp	r0, #0
 800188a:	f040 80fc 	bne.w	8001a86 <main+0x3aa>
  sConfig.Channel = ADC_CHANNEL_0;
 800188e:	2300      	movs	r3, #0
 8001890:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001892:	2301      	movs	r3, #1
 8001894:	930c      	str	r3, [sp, #48]	; 0x30
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 8001896:	2304      	movs	r3, #4
 8001898:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800189a:	a90b      	add	r1, sp, #44	; 0x2c
 800189c:	4848      	ldr	r0, [pc, #288]	; (80019c0 <main+0x2e4>)
 800189e:	f000 fc6b 	bl	8002178 <HAL_ADC_ConfigChannel>
 80018a2:	2800      	cmp	r0, #0
 80018a4:	f040 80f1 	bne.w	8001a8a <main+0x3ae>
  sConfig.Channel = ADC_CHANNEL_1;
 80018a8:	2301      	movs	r3, #1
 80018aa:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80018ac:	2302      	movs	r3, #2
 80018ae:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018b0:	a90b      	add	r1, sp, #44	; 0x2c
 80018b2:	4843      	ldr	r0, [pc, #268]	; (80019c0 <main+0x2e4>)
 80018b4:	f000 fc60 	bl	8002178 <HAL_ADC_ConfigChannel>
 80018b8:	2800      	cmp	r0, #0
 80018ba:	f040 80e8 	bne.w	8001a8e <main+0x3b2>
  sConfig.Channel = ADC_CHANNEL_2;
 80018be:	2302      	movs	r3, #2
 80018c0:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80018c2:	2303      	movs	r3, #3
 80018c4:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018c6:	a90b      	add	r1, sp, #44	; 0x2c
 80018c8:	483d      	ldr	r0, [pc, #244]	; (80019c0 <main+0x2e4>)
 80018ca:	f000 fc55 	bl	8002178 <HAL_ADC_ConfigChannel>
 80018ce:	2800      	cmp	r0, #0
 80018d0:	f040 80df 	bne.w	8001a92 <main+0x3b6>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018d4:	2300      	movs	r3, #0
 80018d6:	9307      	str	r3, [sp, #28]
 80018d8:	9308      	str	r3, [sp, #32]
 80018da:	9309      	str	r3, [sp, #36]	; 0x24
 80018dc:	930a      	str	r3, [sp, #40]	; 0x28
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018de:	9305      	str	r3, [sp, #20]
 80018e0:	9306      	str	r3, [sp, #24]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018e2:	930b      	str	r3, [sp, #44]	; 0x2c
 80018e4:	930c      	str	r3, [sp, #48]	; 0x30
 80018e6:	930d      	str	r3, [sp, #52]	; 0x34
 80018e8:	930e      	str	r3, [sp, #56]	; 0x38
 80018ea:	930f      	str	r3, [sp, #60]	; 0x3c
 80018ec:	9310      	str	r3, [sp, #64]	; 0x40
 80018ee:	9311      	str	r3, [sp, #68]	; 0x44
  htim3.Instance = TIM3;
 80018f0:	4835      	ldr	r0, [pc, #212]	; (80019c8 <main+0x2ec>)
 80018f2:	4a36      	ldr	r2, [pc, #216]	; (80019cc <main+0x2f0>)
 80018f4:	6002      	str	r2, [r0, #0]
  htim3.Init.Prescaler = 2;
 80018f6:	2202      	movs	r2, #2
 80018f8:	6042      	str	r2, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018fa:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 1000;
 80018fc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001900:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001902:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001904:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001906:	f001 ff79 	bl	80037fc <HAL_TIM_Base_Init>
 800190a:	2800      	cmp	r0, #0
 800190c:	f040 80c3 	bne.w	8001a96 <main+0x3ba>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001910:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001914:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001916:	a907      	add	r1, sp, #28
 8001918:	482b      	ldr	r0, [pc, #172]	; (80019c8 <main+0x2ec>)
 800191a:	f002 f86f 	bl	80039fc <HAL_TIM_ConfigClockSource>
 800191e:	2800      	cmp	r0, #0
 8001920:	f040 80bb 	bne.w	8001a9a <main+0x3be>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001924:	4828      	ldr	r0, [pc, #160]	; (80019c8 <main+0x2ec>)
 8001926:	f001 ff95 	bl	8003854 <HAL_TIM_PWM_Init>
 800192a:	2800      	cmp	r0, #0
 800192c:	f040 80b7 	bne.w	8001a9e <main+0x3c2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001930:	2300      	movs	r3, #0
 8001932:	9305      	str	r3, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001934:	9306      	str	r3, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001936:	a905      	add	r1, sp, #20
 8001938:	4823      	ldr	r0, [pc, #140]	; (80019c8 <main+0x2ec>)
 800193a:	f002 f915 	bl	8003b68 <HAL_TIMEx_MasterConfigSynchronization>
 800193e:	2800      	cmp	r0, #0
 8001940:	f040 80af 	bne.w	8001aa2 <main+0x3c6>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001944:	2360      	movs	r3, #96	; 0x60
 8001946:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 8001948:	2200      	movs	r2, #0
 800194a:	920c      	str	r2, [sp, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800194c:	920d      	str	r2, [sp, #52]	; 0x34
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 800194e:	2304      	movs	r3, #4
 8001950:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001952:	a90b      	add	r1, sp, #44	; 0x2c
 8001954:	481c      	ldr	r0, [pc, #112]	; (80019c8 <main+0x2ec>)
 8001956:	f001 ffd7 	bl	8003908 <HAL_TIM_PWM_ConfigChannel>
 800195a:	2800      	cmp	r0, #0
 800195c:	f040 80a3 	bne.w	8001aa6 <main+0x3ca>
  sConfigOC.Pulse = 500;
 8001960:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001964:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001966:	2204      	movs	r2, #4
 8001968:	a90b      	add	r1, sp, #44	; 0x2c
 800196a:	4817      	ldr	r0, [pc, #92]	; (80019c8 <main+0x2ec>)
 800196c:	f001 ffcc 	bl	8003908 <HAL_TIM_PWM_ConfigChannel>
 8001970:	2800      	cmp	r0, #0
 8001972:	f040 809a 	bne.w	8001aaa <main+0x3ce>
  HAL_TIM_MspPostInit(&htim3);
 8001976:	4814      	ldr	r0, [pc, #80]	; (80019c8 <main+0x2ec>)
 8001978:	f000 fa8c 	bl	8001e94 <HAL_TIM_MspPostInit>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800197c:	2300      	movs	r3, #0
 800197e:	930b      	str	r3, [sp, #44]	; 0x2c
 8001980:	930c      	str	r3, [sp, #48]	; 0x30
 8001982:	930d      	str	r3, [sp, #52]	; 0x34
 8001984:	930e      	str	r3, [sp, #56]	; 0x38
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001986:	9307      	str	r3, [sp, #28]
 8001988:	9308      	str	r3, [sp, #32]
  htim4.Instance = TIM4;
 800198a:	4811      	ldr	r0, [pc, #68]	; (80019d0 <main+0x2f4>)
 800198c:	4a11      	ldr	r2, [pc, #68]	; (80019d4 <main+0x2f8>)
 800198e:	6002      	str	r2, [r0, #0]
  htim4.Init.Prescaler = 32000;
 8001990:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8001994:	6042      	str	r2, [r0, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001996:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 2000;
 8001998:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800199c:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800199e:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80019a0:	2380      	movs	r3, #128	; 0x80
 80019a2:	6183      	str	r3, [r0, #24]
 80019a4:	e018      	b.n	80019d8 <main+0x2fc>
 80019a6:	bf00      	nop
 80019a8:	40021000 	.word	0x40021000
 80019ac:	40010800 	.word	0x40010800
 80019b0:	40010c00 	.word	0x40010c00
 80019b4:	200015d8 	.word	0x200015d8
 80019b8:	40013800 	.word	0x40013800
 80019bc:	20001500 	.word	0x20001500
 80019c0:	2000148c 	.word	0x2000148c
 80019c4:	40012400 	.word	0x40012400
 80019c8:	20001548 	.word	0x20001548
 80019cc:	40000400 	.word	0x40000400
 80019d0:	20001590 	.word	0x20001590
 80019d4:	40000800 	.word	0x40000800
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80019d8:	f001 ff10 	bl	80037fc <HAL_TIM_Base_Init>
 80019dc:	2800      	cmp	r0, #0
 80019de:	d166      	bne.n	8001aae <main+0x3d2>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019e4:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80019e6:	a90b      	add	r1, sp, #44	; 0x2c
 80019e8:	4834      	ldr	r0, [pc, #208]	; (8001abc <main+0x3e0>)
 80019ea:	f002 f807 	bl	80039fc <HAL_TIM_ConfigClockSource>
 80019ee:	2800      	cmp	r0, #0
 80019f0:	d15f      	bne.n	8001ab2 <main+0x3d6>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019f2:	2300      	movs	r3, #0
 80019f4:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019f6:	9308      	str	r3, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80019f8:	a907      	add	r1, sp, #28
 80019fa:	4830      	ldr	r0, [pc, #192]	; (8001abc <main+0x3e0>)
 80019fc:	f002 f8b4 	bl	8003b68 <HAL_TIMEx_MasterConfigSynchronization>
 8001a00:	2800      	cmp	r0, #0
 8001a02:	d158      	bne.n	8001ab6 <main+0x3da>
  osKernelInitialize();
 8001a04:	f003 fcc2 	bl	800538c <osKernelInitialize>
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001a08:	4a2d      	ldr	r2, [pc, #180]	; (8001ac0 <main+0x3e4>)
 8001a0a:	2100      	movs	r1, #0
 8001a0c:	482d      	ldr	r0, [pc, #180]	; (8001ac4 <main+0x3e8>)
 8001a0e:	f003 fd09 	bl	8005424 <osThreadNew>
 8001a12:	4b2d      	ldr	r3, [pc, #180]	; (8001ac8 <main+0x3ec>)
 8001a14:	6018      	str	r0, [r3, #0]
  DIN_DOUTHandle = osThreadNew(vDTask, NULL, &DIN_DOUT_attributes);
 8001a16:	4a2d      	ldr	r2, [pc, #180]	; (8001acc <main+0x3f0>)
 8001a18:	2100      	movs	r1, #0
 8001a1a:	482d      	ldr	r0, [pc, #180]	; (8001ad0 <main+0x3f4>)
 8001a1c:	f003 fd02 	bl	8005424 <osThreadNew>
 8001a20:	4b2c      	ldr	r3, [pc, #176]	; (8001ad4 <main+0x3f8>)
 8001a22:	6018      	str	r0, [r3, #0]
  UARTTaskHandle = osThreadNew(StartUARTTask, NULL, &UARTTask_attributes);
 8001a24:	4a2c      	ldr	r2, [pc, #176]	; (8001ad8 <main+0x3fc>)
 8001a26:	2100      	movs	r1, #0
 8001a28:	482c      	ldr	r0, [pc, #176]	; (8001adc <main+0x400>)
 8001a2a:	f003 fcfb 	bl	8005424 <osThreadNew>
 8001a2e:	4b2c      	ldr	r3, [pc, #176]	; (8001ae0 <main+0x404>)
 8001a30:	6018      	str	r0, [r3, #0]
  DataTaskHandle = osThreadNew(vDATATask, NULL, &DataTask_attributes);
 8001a32:	4a2c      	ldr	r2, [pc, #176]	; (8001ae4 <main+0x408>)
 8001a34:	2100      	movs	r1, #0
 8001a36:	482c      	ldr	r0, [pc, #176]	; (8001ae8 <main+0x40c>)
 8001a38:	f003 fcf4 	bl	8005424 <osThreadNew>
 8001a3c:	4b2b      	ldr	r3, [pc, #172]	; (8001aec <main+0x410>)
 8001a3e:	6018      	str	r0, [r3, #0]
  MBTaskHandle = osThreadNew(vMBTask, NULL, &MBTask_attributes);
 8001a40:	4a2b      	ldr	r2, [pc, #172]	; (8001af0 <main+0x414>)
 8001a42:	2100      	movs	r1, #0
 8001a44:	482b      	ldr	r0, [pc, #172]	; (8001af4 <main+0x418>)
 8001a46:	f003 fced 	bl	8005424 <osThreadNew>
 8001a4a:	4b2b      	ldr	r3, [pc, #172]	; (8001af8 <main+0x41c>)
 8001a4c:	6018      	str	r0, [r3, #0]
  xOSEventHandle = osEventFlagsNew(&xOSEvent_attributes);
 8001a4e:	482b      	ldr	r0, [pc, #172]	; (8001afc <main+0x420>)
 8001a50:	f003 fd70 	bl	8005534 <osEventFlagsNew>
 8001a54:	4b2a      	ldr	r3, [pc, #168]	; (8001b00 <main+0x424>)
 8001a56:	6018      	str	r0, [r3, #0]
  xUARTEvnetHandle = osEventFlagsNew(&xUARTEvnet_attributes);
 8001a58:	482a      	ldr	r0, [pc, #168]	; (8001b04 <main+0x428>)
 8001a5a:	f003 fd6b 	bl	8005534 <osEventFlagsNew>
 8001a5e:	4b2a      	ldr	r3, [pc, #168]	; (8001b08 <main+0x42c>)
 8001a60:	6018      	str	r0, [r3, #0]
  xSystemControlEventHandle = osEventFlagsNew(&xSystemControlEvent_attributes);
 8001a62:	482a      	ldr	r0, [pc, #168]	; (8001b0c <main+0x430>)
 8001a64:	f003 fd66 	bl	8005534 <osEventFlagsNew>
 8001a68:	4b29      	ldr	r3, [pc, #164]	; (8001b10 <main+0x434>)
 8001a6a:	6018      	str	r0, [r3, #0]
  InitSystemEnvet(xSystemControlEventHandle);
 8001a6c:	f000 f86c 	bl	8001b48 <InitSystemEnvet>
  osKernelStart();
 8001a70:	f003 fcb0 	bl	80053d4 <osKernelStart>
  while (1)
 8001a74:	e7fe      	b.n	8001a74 <main+0x398>
 8001a76:	b672      	cpsid	i
  while (1)
 8001a78:	e7fe      	b.n	8001a78 <main+0x39c>
 8001a7a:	b672      	cpsid	i
 8001a7c:	e7fe      	b.n	8001a7c <main+0x3a0>
 8001a7e:	b672      	cpsid	i
 8001a80:	e7fe      	b.n	8001a80 <main+0x3a4>
 8001a82:	b672      	cpsid	i
 8001a84:	e7fe      	b.n	8001a84 <main+0x3a8>
 8001a86:	b672      	cpsid	i
 8001a88:	e7fe      	b.n	8001a88 <main+0x3ac>
 8001a8a:	b672      	cpsid	i
 8001a8c:	e7fe      	b.n	8001a8c <main+0x3b0>
 8001a8e:	b672      	cpsid	i
 8001a90:	e7fe      	b.n	8001a90 <main+0x3b4>
 8001a92:	b672      	cpsid	i
 8001a94:	e7fe      	b.n	8001a94 <main+0x3b8>
 8001a96:	b672      	cpsid	i
 8001a98:	e7fe      	b.n	8001a98 <main+0x3bc>
 8001a9a:	b672      	cpsid	i
 8001a9c:	e7fe      	b.n	8001a9c <main+0x3c0>
 8001a9e:	b672      	cpsid	i
 8001aa0:	e7fe      	b.n	8001aa0 <main+0x3c4>
 8001aa2:	b672      	cpsid	i
 8001aa4:	e7fe      	b.n	8001aa4 <main+0x3c8>
 8001aa6:	b672      	cpsid	i
 8001aa8:	e7fe      	b.n	8001aa8 <main+0x3cc>
 8001aaa:	b672      	cpsid	i
 8001aac:	e7fe      	b.n	8001aac <main+0x3d0>
 8001aae:	b672      	cpsid	i
 8001ab0:	e7fe      	b.n	8001ab0 <main+0x3d4>
 8001ab2:	b672      	cpsid	i
 8001ab4:	e7fe      	b.n	8001ab4 <main+0x3d8>
 8001ab6:	b672      	cpsid	i
 8001ab8:	e7fe      	b.n	8001ab8 <main+0x3dc>
 8001aba:	bf00      	nop
 8001abc:	20001590 	.word	0x20001590
 8001ac0:	080076fc 	.word	0x080076fc
 8001ac4:	080015a1 	.word	0x080015a1
 8001ac8:	20001488 	.word	0x20001488
 8001acc:	0800766c 	.word	0x0800766c
 8001ad0:	0800111d 	.word	0x0800111d
 8001ad4:	20000780 	.word	0x20000780
 8001ad8:	080076d8 	.word	0x080076d8
 8001adc:	080050c5 	.word	0x080050c5
 8001ae0:	200011c8 	.word	0x200011c8
 8001ae4:	08007690 	.word	0x08007690
 8001ae8:	08001bfd 	.word	0x08001bfd
 8001aec:	20000a40 	.word	0x20000a40
 8001af0:	080076b4 	.word	0x080076b4
 8001af4:	08001bc5 	.word	0x08001bc5
 8001af8:	20000f08 	.word	0x20000f08
 8001afc:	08007720 	.word	0x08007720
 8001b00:	20001640 	.word	0x20001640
 8001b04:	08007740 	.word	0x08007740
 8001b08:	20001688 	.word	0x20001688
 8001b0c:	08007730 	.word	0x08007730
 8001b10:	20001664 	.word	0x20001664

08001b14 <HAL_TIM_PeriodElapsedCallback>:
{
 8001b14:	b510      	push	{r4, lr}
 8001b16:	4604      	mov	r4, r0
	 if ((htim->Instance == TIM2) || (htim->Instance == TIM4))  {
 8001b18:	6803      	ldr	r3, [r0, #0]
 8001b1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b1e:	d007      	beq.n	8001b30 <HAL_TIM_PeriodElapsedCallback+0x1c>
 8001b20:	4a06      	ldr	r2, [pc, #24]	; (8001b3c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d004      	beq.n	8001b30 <HAL_TIM_PeriodElapsedCallback+0x1c>
  if (htim->Instance == TIM1) {
 8001b26:	6822      	ldr	r2, [r4, #0]
 8001b28:	4b05      	ldr	r3, [pc, #20]	; (8001b40 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d003      	beq.n	8001b36 <HAL_TIM_PeriodElapsedCallback+0x22>
}
 8001b2e:	bd10      	pop	{r4, pc}
	 prvvTIMERExpiredISR();
 8001b30:	f003 fb20 	bl	8005174 <prvvTIMERExpiredISR>
 8001b34:	e7f7      	b.n	8001b26 <HAL_TIM_PeriodElapsedCallback+0x12>
    HAL_IncTick();
 8001b36:	f000 facf 	bl	80020d8 <HAL_IncTick>
}
 8001b3a:	e7f8      	b.n	8001b2e <HAL_TIM_PeriodElapsedCallback+0x1a>
 8001b3c:	40000800 	.word	0x40000800
 8001b40:	40012c00 	.word	0x40012c00

08001b44 <Error_Handler>:
 8001b44:	b672      	cpsid	i
  while (1)
 8001b46:	e7fe      	b.n	8001b46 <Error_Handler+0x2>

08001b48 <InitSystemEnvet>:
extern TIM_HandleTypeDef htim4;
extern TIM_HandleTypeDef htim3;

void InitSystemEnvet(EventGroupHandle_t event)
{
	 xSystemEventGroupHandle = event;
 8001b48:	4b01      	ldr	r3, [pc, #4]	; (8001b50 <InitSystemEnvet+0x8>)
 8001b4a:	6018      	str	r0, [r3, #0]
}
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop
 8001b50:	200016c0 	.word	0x200016c0

08001b54 <waitFlag>:
void waitFlag( uint32_t flag)
{
 8001b54:	b500      	push	{lr}
 8001b56:	b083      	sub	sp, #12
 8001b58:	4601      	mov	r1, r0
	xEventGroupWaitBits(xSystemEventGroupHandle,   flag ,  pdFALSE, pdTRUE, portMAX_DELAY );
 8001b5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b5e:	9300      	str	r3, [sp, #0]
 8001b60:	2301      	movs	r3, #1
 8001b62:	2200      	movs	r2, #0
 8001b64:	4803      	ldr	r0, [pc, #12]	; (8001b74 <waitFlag+0x20>)
 8001b66:	6800      	ldr	r0, [r0, #0]
 8001b68:	f003 fd57 	bl	800561a <xEventGroupWaitBits>
}
 8001b6c:	b003      	add	sp, #12
 8001b6e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001b72:	bf00      	nop
 8001b74:	200016c0 	.word	0x200016c0

08001b78 <usGetConnection>:
uint8_t connection;

uint8_t usGetConnection()
{
	return connection_error;
}
 8001b78:	4b01      	ldr	r3, [pc, #4]	; (8001b80 <usGetConnection+0x8>)
 8001b7a:	7818      	ldrb	r0, [r3, #0]
 8001b7c:	4770      	bx	lr
 8001b7e:	bf00      	nop
 8001b80:	2000168d 	.word	0x2000168d

08001b84 <usGetReg>:
 */
uint16_t usGetReg( REGS_t reg_addr)
{
	uint16_t usRes;

     if (reg_addr == MODE)
 8001b84:	4602      	mov	r2, r0
 8001b86:	b910      	cbnz	r0, 8001b8e <usGetReg+0xa>
	 {
			connection = 1;
 8001b88:	4b03      	ldr	r3, [pc, #12]	; (8001b98 <usGetReg+0x14>)
 8001b8a:	2101      	movs	r1, #1
 8001b8c:	7019      	strb	r1, [r3, #0]
		}
		usRes = system_regs[reg_addr];

	return  (usRes);
}
 8001b8e:	4b03      	ldr	r3, [pc, #12]	; (8001b9c <usGetReg+0x18>)
 8001b90:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	2000168c 	.word	0x2000168c
 8001b9c:	200016ac 	.word	0x200016ac

08001ba0 <usGetRegInput>:
uint16_t usGetRegInput( REGS_t reg_addr)
{
	uint16_t usRes;
    usRes = input_regs[reg_addr];
	return  (usRes);
}
 8001ba0:	4b01      	ldr	r3, [pc, #4]	; (8001ba8 <usGetRegInput+0x8>)
 8001ba2:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 8001ba6:	4770      	bx	lr
 8001ba8:	20001690 	.word	0x20001690

08001bac <vSetRegInput>:
		  if (input_regs[reg_addr] != data)
		  {
			  mode_restart = 1;
		  }
	  }
      input_regs[reg_addr] = data;
 8001bac:	4b01      	ldr	r3, [pc, #4]	; (8001bb4 <vSetRegInput+0x8>)
 8001bae:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
}
 8001bb2:	4770      	bx	lr
 8001bb4:	20001690 	.word	0x20001690

08001bb8 <vSetReg>:
				  if (system_regs[reg_addr] != data)
				  {
					  mode_restart = 1;
				  }
			  }
			  system_regs[reg_addr] = data;
 8001bb8:	4b01      	ldr	r3, [pc, #4]	; (8001bc0 <vSetReg+0x8>)
 8001bba:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
}
 8001bbe:	4770      	bx	lr
 8001bc0:	200016ac 	.word	0x200016ac

08001bc4 <vMBTask>:


 void vMBTask(void *argument)
 {
 8001bc4:	b510      	push	{r4, lr}
	 uint16_t addres = 0;
	 waitFlag( DIN_READY );
 8001bc6:	2001      	movs	r0, #1
 8001bc8:	f7ff ffc4 	bl	8001b54 <waitFlag>
	 addres = (uiGetDinMask() & DEVICE_ADDR_MASK)>>DEVICE_ADDR_OFFSET;
	 eMBInit(MB_RTU,addres,0,19200,MB_PAR_ODD );
	 eMBEnable(  );
#endif
#ifdef MASTER_MODE
	 eMBMasterInit(MB_RTU,0,19200,MB_PAR_ODD );
 8001bcc:	2301      	movs	r3, #1
 8001bce:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8001bd2:	2100      	movs	r1, #0
 8001bd4:	4608      	mov	r0, r1
 8001bd6:	f002 fb4d 	bl	8004274 <eMBMasterInit>
	 eMBMasterEnable();
 8001bda:	f002 fb9d 	bl	8004318 <eMBMasterEnable>
#endif
	 xEventGroupSetBits(xSystemEventGroupHandle,  MB_READY );
 8001bde:	2104      	movs	r1, #4
 8001be0:	4b05      	ldr	r3, [pc, #20]	; (8001bf8 <vMBTask+0x34>)
 8001be2:	6818      	ldr	r0, [r3, #0]
 8001be4:	f003 fda4 	bl	8005730 <xEventGroupSetBits>
	 while (1)
	 {
		 vTaskDelay(1);
 8001be8:	2401      	movs	r4, #1
 8001bea:	4620      	mov	r0, r4
 8001bec:	f004 fcf0 	bl	80065d0 <vTaskDelay>
#ifdef SLAVE_MODE
		 eMBPoll();
#endif
#ifdef MASTER_MODE
	eMBMasterPoll(  );
 8001bf0:	f002 fba4 	bl	800433c <eMBMasterPoll>
	 while (1)
 8001bf4:	e7f9      	b.n	8001bea <vMBTask+0x26>
 8001bf6:	bf00      	nop
 8001bf8:	200016c0 	.word	0x200016c0

08001bfc <vDATATask>:
 }


void vDATATask(void *argument)

 {
 8001bfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001c00:	b084      	sub	sp, #16
   //  
#ifdef MASTER_MODE
	uint16_t master_delay = 0;
#endif
	MAIN_FSM_STATE_t InitFSM = STANDBAY_STATE;
 8001c02:	2400      	movs	r4, #0
	uint16_t master_delay = 0;
 8001c04:	4625      	mov	r5, r4
      input_regs[reg_addr] = data;
 8001c06:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 8001cf0 <vDATATask+0xf4>
 8001c0a:	46a1      	mov	r9, r4
 8001c0c:	4627      	mov	r7, r4
			connection = 1;
 8001c0e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8001cf4 <vDATATask+0xf8>
 8001c12:	2601      	movs	r6, #1
 8001c14:	e003      	b.n	8001c1e <vDATATask+0x22>
		 vTaskDelay(10);
		 switch (InitFSM)
		 {
		 	 case STANDBAY_STATE:
		 		 //     
		 		 waitFlag( DIN_READY | AIN_READY | MB_READY);
 8001c16:	2007      	movs	r0, #7
 8001c18:	f7ff ff9c 	bl	8001b54 <waitFlag>
		 		}
#endif
#ifdef MASTER_MODE
		 		if ( ++master_delay == 7)
		 		{
		 			master_delay = 0;
 8001c1c:	4634      	mov	r4, r6
      input_regs[reg_addr] = data;
 8001c1e:	f8a8 7006 	strh.w	r7, [r8, #6]
		 vTaskDelay(10);
 8001c22:	200a      	movs	r0, #10
 8001c24:	f004 fcd4 	bl	80065d0 <vTaskDelay>
		 switch (InitFSM)
 8001c28:	2c00      	cmp	r4, #0
 8001c2a:	d0f4      	beq.n	8001c16 <vDATATask+0x1a>
		 		if ( ++master_delay == 7)
 8001c2c:	3501      	adds	r5, #1
 8001c2e:	b2ad      	uxth	r5, r5
 8001c30:	2d07      	cmp	r5, #7
 8001c32:	d1f3      	bne.n	8001c1c <vDATATask+0x20>
			connection = 1;
 8001c34:	f88a 6000 	strb.w	r6, [sl]
		usRes = system_regs[reg_addr];
 8001c38:	4b2f      	ldr	r3, [pc, #188]	; (8001cf8 <vDATATask+0xfc>)
 8001c3a:	881b      	ldrh	r3, [r3, #0]
eMBMasterReqErrCode    errorCode = MB_MRE_NO_ERR;
void vMasterControlFSM()
{

	uint16_t data[4];
    switch(usGetReg(MODE) )
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	d025      	beq.n	8001c8c <vDATATask+0x90>
 8001c40:	2b02      	cmp	r3, #2
 8001c42:	d027      	beq.n	8001c94 <vDATATask+0x98>
 8001c44:	b1fb      	cbz	r3, 8001c86 <vDATATask+0x8a>
		usRes = system_regs[reg_addr];
 8001c46:	4b2c      	ldr	r3, [pc, #176]	; (8001cf8 <vDATATask+0xfc>)
 8001c48:	885b      	ldrh	r3, [r3, #2]
    	case 2:
    		data[0] = MANUAL_MODE;
    		break;
    }

	switch (usGetReg(FAN_SPEED_CONFIG))
 8001c4a:	2b01      	cmp	r3, #1
 8001c4c:	d02c      	beq.n	8001ca8 <vDATATask+0xac>
 8001c4e:	2b02      	cmp	r3, #2
 8001c50:	d027      	beq.n	8001ca2 <vDATATask+0xa6>
 8001c52:	b313      	cbz	r3, 8001c9a <vDATATask+0x9e>
		usRes = system_regs[reg_addr];
 8001c54:	4c28      	ldr	r4, [pc, #160]	; (8001cf8 <vDATATask+0xfc>)
		case 1:
			data[1] = FAN_SPEED_MAX;
			break;
	}

	data[2]=usGetReg(WORK_TEMP);
 8001c56:	88a3      	ldrh	r3, [r4, #4]
 8001c58:	f8ad 300c 	strh.w	r3, [sp, #12]
	data[3]=usGetReg(AIR_TEMP);
 8001c5c:	88e3      	ldrh	r3, [r4, #6]
 8001c5e:	f8ad 300e 	strh.w	r3, [sp, #14]

    errorCode = eMBMasterReqWriteMultipleHoldingRegister( 0, 13, 4, &data[0], 0);
 8001c62:	f8cd 9000 	str.w	r9, [sp]
 8001c66:	ab02      	add	r3, sp, #8
 8001c68:	2204      	movs	r2, #4
 8001c6a:	210d      	movs	r1, #13
 8001c6c:	4648      	mov	r0, r9
 8001c6e:	f002 fd6b 	bl	8004748 <eMBMasterReqWriteMultipleHoldingRegister>
 8001c72:	4b22      	ldr	r3, [pc, #136]	; (8001cfc <vDATATask+0x100>)
 8001c74:	7018      	strb	r0, [r3, #0]


	if (  usGetReg( CONTROL_MODE ) && (errorCode == MB_MRE_NO_ERR) )
 8001c76:	8923      	ldrh	r3, [r4, #8]
 8001c78:	b103      	cbz	r3, 8001c7c <vDATATask+0x80>
 8001c7a:	b1c8      	cbz	r0, 8001cb0 <vDATATask+0xb4>


	}
	else
	{
		connection_error = 0;
 8001c7c:	4b20      	ldr	r3, [pc, #128]	; (8001d00 <vDATATask+0x104>)
 8001c7e:	f883 9000 	strb.w	r9, [r3]
		 			master_delay = 0;
 8001c82:	464d      	mov	r5, r9

	}
}
 8001c84:	e7ca      	b.n	8001c1c <vDATATask+0x20>
    		data[0]= OFF_MODE;
 8001c86:	f8ad 7008 	strh.w	r7, [sp, #8]
    		break;
 8001c8a:	e7dc      	b.n	8001c46 <vDATATask+0x4a>
    		data[0] = AUTO_MODE;
 8001c8c:	2302      	movs	r3, #2
 8001c8e:	f8ad 3008 	strh.w	r3, [sp, #8]
    		break;
 8001c92:	e7d8      	b.n	8001c46 <vDATATask+0x4a>
    		data[0] = MANUAL_MODE;
 8001c94:	f8ad 6008 	strh.w	r6, [sp, #8]
    		break;
 8001c98:	e7d5      	b.n	8001c46 <vDATATask+0x4a>
			data[1] = FAN_SPEED_MID;
 8001c9a:	2302      	movs	r3, #2
 8001c9c:	f8ad 300a 	strh.w	r3, [sp, #10]
			break;
 8001ca0:	e7d8      	b.n	8001c54 <vDATATask+0x58>
			data[1] = FAN_SPEED_MIN;
 8001ca2:	f8ad 600a 	strh.w	r6, [sp, #10]
			break;
 8001ca6:	e7d5      	b.n	8001c54 <vDATATask+0x58>
			data[1] = FAN_SPEED_MAX;
 8001ca8:	2303      	movs	r3, #3
 8001caa:	f8ad 300a 	strh.w	r3, [sp, #10]
			break;
 8001cae:	e7d1      	b.n	8001c54 <vDATATask+0x58>
		mster_control_addres++;
 8001cb0:	4a14      	ldr	r2, [pc, #80]	; (8001d04 <vDATATask+0x108>)
 8001cb2:	7813      	ldrb	r3, [r2, #0]
 8001cb4:	3301      	adds	r3, #1
 8001cb6:	b2db      	uxtb	r3, r3
 8001cb8:	7013      	strb	r3, [r2, #0]
		if ( mster_control_addres > usGetReg( DEVICE_COUNT ) )
 8001cba:	8962      	ldrh	r2, [r4, #10]
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d204      	bcs.n	8001cca <vDATATask+0xce>
			mster_control_addres = 1;
 8001cc0:	4b10      	ldr	r3, [pc, #64]	; (8001d04 <vDATATask+0x108>)
 8001cc2:	701e      	strb	r6, [r3, #0]
			connection_error = 0;
 8001cc4:	4b0e      	ldr	r3, [pc, #56]	; (8001d00 <vDATATask+0x104>)
 8001cc6:	f883 9000 	strb.w	r9, [r3]
		vTaskDelay(200);
 8001cca:	20c8      	movs	r0, #200	; 0xc8
 8001ccc:	f004 fc80 	bl	80065d0 <vTaskDelay>
		errorCode = eMBMasterReqReadInputRegister( mster_control_addres, 5, 5, 0 );
 8001cd0:	464b      	mov	r3, r9
 8001cd2:	2205      	movs	r2, #5
 8001cd4:	4611      	mov	r1, r2
 8001cd6:	480b      	ldr	r0, [pc, #44]	; (8001d04 <vDATATask+0x108>)
 8001cd8:	7800      	ldrb	r0, [r0, #0]
 8001cda:	f002 fe0f 	bl	80048fc <eMBMasterReqReadInputRegister>
 8001cde:	4b07      	ldr	r3, [pc, #28]	; (8001cfc <vDATATask+0x100>)
 8001ce0:	7018      	strb	r0, [r3, #0]
		if ( errorCode == MB_MRE_TIMEDOUT )
 8001ce2:	2804      	cmp	r0, #4
			connection_error = 1;
 8001ce4:	4b06      	ldr	r3, [pc, #24]	; (8001d00 <vDATATask+0x104>)
 8001ce6:	bf0c      	ite	eq
 8001ce8:	701e      	strbeq	r6, [r3, #0]
			connection_error = 0;
 8001cea:	f883 9000 	strbne.w	r9, [r3]
 8001cee:	e7c8      	b.n	8001c82 <vDATATask+0x86>
 8001cf0:	20001690 	.word	0x20001690
 8001cf4:	2000168c 	.word	0x2000168c
 8001cf8:	200016ac 	.word	0x200016ac
 8001cfc:	2000168e 	.word	0x2000168e
 8001d00:	2000168d 	.word	0x2000168d
 8001d04:	200016a4 	.word	0x200016a4

08001d08 <vTimer1sInc>:
	sTimer++;
 8001d08:	4a02      	ldr	r2, [pc, #8]	; (8001d14 <vTimer1sInc+0xc>)
 8001d0a:	6813      	ldr	r3, [r2, #0]
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	6013      	str	r3, [r2, #0]
}
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop
 8001d14:	200016a8 	.word	0x200016a8

08001d18 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d18:	b500      	push	{lr}
 8001d1a:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001d1c:	4b11      	ldr	r3, [pc, #68]	; (8001d64 <HAL_MspInit+0x4c>)
 8001d1e:	699a      	ldr	r2, [r3, #24]
 8001d20:	f042 0201 	orr.w	r2, r2, #1
 8001d24:	619a      	str	r2, [r3, #24]
 8001d26:	699a      	ldr	r2, [r3, #24]
 8001d28:	f002 0201 	and.w	r2, r2, #1
 8001d2c:	9200      	str	r2, [sp, #0]
 8001d2e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d30:	69da      	ldr	r2, [r3, #28]
 8001d32:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001d36:	61da      	str	r2, [r3, #28]
 8001d38:	69db      	ldr	r3, [r3, #28]
 8001d3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d3e:	9301      	str	r3, [sp, #4]
 8001d40:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001d42:	2200      	movs	r2, #0
 8001d44:	210f      	movs	r1, #15
 8001d46:	f06f 0001 	mvn.w	r0, #1
 8001d4a:	f000 fc93 	bl	8002674 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001d4e:	4a06      	ldr	r2, [pc, #24]	; (8001d68 <HAL_MspInit+0x50>)
 8001d50:	6853      	ldr	r3, [r2, #4]
 8001d52:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001d56:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d5a:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d5c:	b003      	add	sp, #12
 8001d5e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001d62:	bf00      	nop
 8001d64:	40021000 	.word	0x40021000
 8001d68:	40010000 	.word	0x40010000

08001d6c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d6c:	b510      	push	{r4, lr}
 8001d6e:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d70:	2300      	movs	r3, #0
 8001d72:	9302      	str	r3, [sp, #8]
 8001d74:	9303      	str	r3, [sp, #12]
 8001d76:	9304      	str	r3, [sp, #16]
 8001d78:	9305      	str	r3, [sp, #20]
  if(hadc->Instance==ADC1)
 8001d7a:	6802      	ldr	r2, [r0, #0]
 8001d7c:	4b1d      	ldr	r3, [pc, #116]	; (8001df4 <HAL_ADC_MspInit+0x88>)
 8001d7e:	429a      	cmp	r2, r3
 8001d80:	d001      	beq.n	8001d86 <HAL_ADC_MspInit+0x1a>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001d82:	b006      	add	sp, #24
 8001d84:	bd10      	pop	{r4, pc}
 8001d86:	4604      	mov	r4, r0
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001d88:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8001d8c:	699a      	ldr	r2, [r3, #24]
 8001d8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001d92:	619a      	str	r2, [r3, #24]
 8001d94:	699a      	ldr	r2, [r3, #24]
 8001d96:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8001d9a:	9200      	str	r2, [sp, #0]
 8001d9c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d9e:	699a      	ldr	r2, [r3, #24]
 8001da0:	f042 0204 	orr.w	r2, r2, #4
 8001da4:	619a      	str	r2, [r3, #24]
 8001da6:	699b      	ldr	r3, [r3, #24]
 8001da8:	f003 0304 	and.w	r3, r3, #4
 8001dac:	9301      	str	r3, [sp, #4]
 8001dae:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001db0:	2307      	movs	r3, #7
 8001db2:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001db4:	2303      	movs	r3, #3
 8001db6:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001db8:	a902      	add	r1, sp, #8
 8001dba:	480f      	ldr	r0, [pc, #60]	; (8001df8 <HAL_ADC_MspInit+0x8c>)
 8001dbc:	f000 fe32 	bl	8002a24 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 8001dc0:	480e      	ldr	r0, [pc, #56]	; (8001dfc <HAL_ADC_MspInit+0x90>)
 8001dc2:	4b0f      	ldr	r3, [pc, #60]	; (8001e00 <HAL_ADC_MspInit+0x94>)
 8001dc4:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	6043      	str	r3, [r0, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001dca:	6083      	str	r3, [r0, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001dcc:	2280      	movs	r2, #128	; 0x80
 8001dce:	60c2      	str	r2, [r0, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001dd0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001dd4:	6102      	str	r2, [r0, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001dd6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001dda:	6142      	str	r2, [r0, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001ddc:	6183      	str	r3, [r0, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001dde:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001de0:	f000 fc8c 	bl	80026fc <HAL_DMA_Init>
 8001de4:	b918      	cbnz	r0, 8001dee <HAL_ADC_MspInit+0x82>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001de6:	4b05      	ldr	r3, [pc, #20]	; (8001dfc <HAL_ADC_MspInit+0x90>)
 8001de8:	6223      	str	r3, [r4, #32]
 8001dea:	625c      	str	r4, [r3, #36]	; 0x24
}
 8001dec:	e7c9      	b.n	8001d82 <HAL_ADC_MspInit+0x16>
      Error_Handler();
 8001dee:	f7ff fea9 	bl	8001b44 <Error_Handler>
 8001df2:	e7f8      	b.n	8001de6 <HAL_ADC_MspInit+0x7a>
 8001df4:	40012400 	.word	0x40012400
 8001df8:	40010800 	.word	0x40010800
 8001dfc:	200014bc 	.word	0x200014bc
 8001e00:	40020008 	.word	0x40020008

08001e04 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e04:	b500      	push	{lr}
 8001e06:	b085      	sub	sp, #20
  if(htim_base->Instance==TIM2)
 8001e08:	6803      	ldr	r3, [r0, #0]
 8001e0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e0e:	d008      	beq.n	8001e22 <HAL_TIM_Base_MspInit+0x1e>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 8001e10:	4a1d      	ldr	r2, [pc, #116]	; (8001e88 <HAL_TIM_Base_MspInit+0x84>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d019      	beq.n	8001e4a <HAL_TIM_Base_MspInit+0x46>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 8001e16:	4a1d      	ldr	r2, [pc, #116]	; (8001e8c <HAL_TIM_Base_MspInit+0x88>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d021      	beq.n	8001e60 <HAL_TIM_Base_MspInit+0x5c>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001e1c:	b005      	add	sp, #20
 8001e1e:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e22:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001e26:	69da      	ldr	r2, [r3, #28]
 8001e28:	f042 0201 	orr.w	r2, r2, #1
 8001e2c:	61da      	str	r2, [r3, #28]
 8001e2e:	69db      	ldr	r3, [r3, #28]
 8001e30:	f003 0301 	and.w	r3, r3, #1
 8001e34:	9301      	str	r3, [sp, #4]
 8001e36:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001e38:	2200      	movs	r2, #0
 8001e3a:	2105      	movs	r1, #5
 8001e3c:	201c      	movs	r0, #28
 8001e3e:	f000 fc19 	bl	8002674 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001e42:	201c      	movs	r0, #28
 8001e44:	f000 fc4c 	bl	80026e0 <HAL_NVIC_EnableIRQ>
 8001e48:	e7e8      	b.n	8001e1c <HAL_TIM_Base_MspInit+0x18>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e4a:	4b11      	ldr	r3, [pc, #68]	; (8001e90 <HAL_TIM_Base_MspInit+0x8c>)
 8001e4c:	69da      	ldr	r2, [r3, #28]
 8001e4e:	f042 0202 	orr.w	r2, r2, #2
 8001e52:	61da      	str	r2, [r3, #28]
 8001e54:	69db      	ldr	r3, [r3, #28]
 8001e56:	f003 0302 	and.w	r3, r3, #2
 8001e5a:	9302      	str	r3, [sp, #8]
 8001e5c:	9b02      	ldr	r3, [sp, #8]
 8001e5e:	e7dd      	b.n	8001e1c <HAL_TIM_Base_MspInit+0x18>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001e60:	4b0b      	ldr	r3, [pc, #44]	; (8001e90 <HAL_TIM_Base_MspInit+0x8c>)
 8001e62:	69da      	ldr	r2, [r3, #28]
 8001e64:	f042 0204 	orr.w	r2, r2, #4
 8001e68:	61da      	str	r2, [r3, #28]
 8001e6a:	69db      	ldr	r3, [r3, #28]
 8001e6c:	f003 0304 	and.w	r3, r3, #4
 8001e70:	9303      	str	r3, [sp, #12]
 8001e72:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8001e74:	2200      	movs	r2, #0
 8001e76:	2105      	movs	r1, #5
 8001e78:	201e      	movs	r0, #30
 8001e7a:	f000 fbfb 	bl	8002674 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001e7e:	201e      	movs	r0, #30
 8001e80:	f000 fc2e 	bl	80026e0 <HAL_NVIC_EnableIRQ>
}
 8001e84:	e7ca      	b.n	8001e1c <HAL_TIM_Base_MspInit+0x18>
 8001e86:	bf00      	nop
 8001e88:	40000400 	.word	0x40000400
 8001e8c:	40000800 	.word	0x40000800
 8001e90:	40021000 	.word	0x40021000

08001e94 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e94:	b500      	push	{lr}
 8001e96:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e98:	2300      	movs	r3, #0
 8001e9a:	9302      	str	r3, [sp, #8]
 8001e9c:	9303      	str	r3, [sp, #12]
 8001e9e:	9304      	str	r3, [sp, #16]
 8001ea0:	9305      	str	r3, [sp, #20]
  if(htim->Instance==TIM3)
 8001ea2:	6802      	ldr	r2, [r0, #0]
 8001ea4:	4b0d      	ldr	r3, [pc, #52]	; (8001edc <HAL_TIM_MspPostInit+0x48>)
 8001ea6:	429a      	cmp	r2, r3
 8001ea8:	d002      	beq.n	8001eb0 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001eaa:	b007      	add	sp, #28
 8001eac:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eb0:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
 8001eb4:	699a      	ldr	r2, [r3, #24]
 8001eb6:	f042 0204 	orr.w	r2, r2, #4
 8001eba:	619a      	str	r2, [r3, #24]
 8001ebc:	699b      	ldr	r3, [r3, #24]
 8001ebe:	f003 0304 	and.w	r3, r3, #4
 8001ec2:	9301      	str	r3, [sp, #4]
 8001ec4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ec6:	23c0      	movs	r3, #192	; 0xc0
 8001ec8:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eca:	2302      	movs	r3, #2
 8001ecc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ece:	2303      	movs	r3, #3
 8001ed0:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ed2:	a902      	add	r1, sp, #8
 8001ed4:	4802      	ldr	r0, [pc, #8]	; (8001ee0 <HAL_TIM_MspPostInit+0x4c>)
 8001ed6:	f000 fda5 	bl	8002a24 <HAL_GPIO_Init>
}
 8001eda:	e7e6      	b.n	8001eaa <HAL_TIM_MspPostInit+0x16>
 8001edc:	40000400 	.word	0x40000400
 8001ee0:	40010800 	.word	0x40010800

08001ee4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ee4:	b530      	push	{r4, r5, lr}
 8001ee6:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee8:	2300      	movs	r3, #0
 8001eea:	9302      	str	r3, [sp, #8]
 8001eec:	9303      	str	r3, [sp, #12]
 8001eee:	9304      	str	r3, [sp, #16]
 8001ef0:	9305      	str	r3, [sp, #20]
  if(huart->Instance==USART1)
 8001ef2:	6802      	ldr	r2, [r0, #0]
 8001ef4:	4b1b      	ldr	r3, [pc, #108]	; (8001f64 <HAL_UART_MspInit+0x80>)
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	d001      	beq.n	8001efe <HAL_UART_MspInit+0x1a>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001efa:	b007      	add	sp, #28
 8001efc:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8001efe:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8001f02:	699a      	ldr	r2, [r3, #24]
 8001f04:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001f08:	619a      	str	r2, [r3, #24]
 8001f0a:	699a      	ldr	r2, [r3, #24]
 8001f0c:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001f10:	9200      	str	r2, [sp, #0]
 8001f12:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f14:	699a      	ldr	r2, [r3, #24]
 8001f16:	f042 0204 	orr.w	r2, r2, #4
 8001f1a:	619a      	str	r2, [r3, #24]
 8001f1c:	699b      	ldr	r3, [r3, #24]
 8001f1e:	f003 0304 	and.w	r3, r3, #4
 8001f22:	9301      	str	r3, [sp, #4]
 8001f24:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f26:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f2a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f2c:	2302      	movs	r3, #2
 8001f2e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f30:	2303      	movs	r3, #3
 8001f32:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f34:	4d0c      	ldr	r5, [pc, #48]	; (8001f68 <HAL_UART_MspInit+0x84>)
 8001f36:	a902      	add	r1, sp, #8
 8001f38:	4628      	mov	r0, r5
 8001f3a:	f000 fd73 	bl	8002a24 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f42:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f44:	2400      	movs	r4, #0
 8001f46:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f48:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f4a:	a902      	add	r1, sp, #8
 8001f4c:	4628      	mov	r0, r5
 8001f4e:	f000 fd69 	bl	8002a24 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001f52:	4622      	mov	r2, r4
 8001f54:	2105      	movs	r1, #5
 8001f56:	2025      	movs	r0, #37	; 0x25
 8001f58:	f000 fb8c 	bl	8002674 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001f5c:	2025      	movs	r0, #37	; 0x25
 8001f5e:	f000 fbbf 	bl	80026e0 <HAL_NVIC_EnableIRQ>
}
 8001f62:	e7ca      	b.n	8001efa <HAL_UART_MspInit+0x16>
 8001f64:	40013800 	.word	0x40013800
 8001f68:	40010800 	.word	0x40010800

08001f6c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f6c:	b530      	push	{r4, r5, lr}
 8001f6e:	b089      	sub	sp, #36	; 0x24
 8001f70:	4604      	mov	r4, r0
  uint32_t              uwPrescalerValue = 0U;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001f72:	4b1e      	ldr	r3, [pc, #120]	; (8001fec <HAL_InitTick+0x80>)
 8001f74:	699a      	ldr	r2, [r3, #24]
 8001f76:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001f7a:	619a      	str	r2, [r3, #24]
 8001f7c:	699b      	ldr	r3, [r3, #24]
 8001f7e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f82:	9301      	str	r3, [sp, #4]
 8001f84:	9b01      	ldr	r3, [sp, #4]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001f86:	a902      	add	r1, sp, #8
 8001f88:	a803      	add	r0, sp, #12
 8001f8a:	f001 f9b3 	bl	80032f4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001f8e:	f001 f9a1 	bl	80032d4 <HAL_RCC_GetPCLK2Freq>
 8001f92:	4603      	mov	r3, r0

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001f94:	4816      	ldr	r0, [pc, #88]	; (8001ff0 <HAL_InitTick+0x84>)
 8001f96:	4a17      	ldr	r2, [pc, #92]	; (8001ff4 <HAL_InitTick+0x88>)
 8001f98:	6002      	str	r2, [r0, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001f9a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001f9e:	60c2      	str	r2, [r0, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001fa0:	4a15      	ldr	r2, [pc, #84]	; (8001ff8 <HAL_InitTick+0x8c>)
 8001fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8001fa6:	0c9b      	lsrs	r3, r3, #18
 8001fa8:	3b01      	subs	r3, #1
  htim1.Init.Prescaler = uwPrescalerValue;
 8001faa:	6043      	str	r3, [r0, #4]
  htim1.Init.ClockDivision = 0;
 8001fac:	2300      	movs	r3, #0
 8001fae:	6103      	str	r3, [r0, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fb0:	6083      	str	r3, [r0, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fb2:	6183      	str	r3, [r0, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001fb4:	f001 fc22 	bl	80037fc <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 8001fb8:	4605      	mov	r5, r0
 8001fba:	b110      	cbz	r0, 8001fc2 <HAL_InitTick+0x56>
    }
  }

 /* Return function status */
  return status;
}
 8001fbc:	4628      	mov	r0, r5
 8001fbe:	b009      	add	sp, #36	; 0x24
 8001fc0:	bd30      	pop	{r4, r5, pc}
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001fc2:	480b      	ldr	r0, [pc, #44]	; (8001ff0 <HAL_InitTick+0x84>)
 8001fc4:	f001 fabc 	bl	8003540 <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 8001fc8:	4605      	mov	r5, r0
 8001fca:	2800      	cmp	r0, #0
 8001fcc:	d1f6      	bne.n	8001fbc <HAL_InitTick+0x50>
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001fce:	2019      	movs	r0, #25
 8001fd0:	f000 fb86 	bl	80026e0 <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fd4:	2c0f      	cmp	r4, #15
 8001fd6:	d901      	bls.n	8001fdc <HAL_InitTick+0x70>
        status = HAL_ERROR;
 8001fd8:	2501      	movs	r5, #1
 8001fda:	e7ef      	b.n	8001fbc <HAL_InitTick+0x50>
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8001fdc:	2200      	movs	r2, #0
 8001fde:	4621      	mov	r1, r4
 8001fe0:	2019      	movs	r0, #25
 8001fe2:	f000 fb47 	bl	8002674 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001fe6:	4b05      	ldr	r3, [pc, #20]	; (8001ffc <HAL_InitTick+0x90>)
 8001fe8:	601c      	str	r4, [r3, #0]
 8001fea:	e7e7      	b.n	8001fbc <HAL_InitTick+0x50>
 8001fec:	40021000 	.word	0x40021000
 8001ff0:	200016c4 	.word	0x200016c4
 8001ff4:	40012c00 	.word	0x40012c00
 8001ff8:	431bde83 	.word	0x431bde83
 8001ffc:	20000008 	.word	0x20000008

08002000 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002000:	e7fe      	b.n	8002000 <NMI_Handler>

08002002 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002002:	e7fe      	b.n	8002002 <HardFault_Handler>

08002004 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002004:	e7fe      	b.n	8002004 <MemManage_Handler>

08002006 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002006:	e7fe      	b.n	8002006 <BusFault_Handler>

08002008 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002008:	e7fe      	b.n	8002008 <UsageFault_Handler>

0800200a <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800200a:	4770      	bx	lr

0800200c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800200c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	vADCReady();
 800200e:	f7fe ffcb 	bl	8000fa8 <vADCReady>
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002012:	4802      	ldr	r0, [pc, #8]	; (800201c <DMA1_Channel1_IRQHandler+0x10>)
 8002014:	f000 fc66 	bl	80028e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002018:	bd08      	pop	{r3, pc}
 800201a:	bf00      	nop
 800201c:	200014bc 	.word	0x200014bc

08002020 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002020:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002022:	4802      	ldr	r0, [pc, #8]	; (800202c <TIM1_UP_IRQHandler+0xc>)
 8002024:	f001 fade 	bl	80035e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002028:	bd08      	pop	{r3, pc}
 800202a:	bf00      	nop
 800202c:	200016c4 	.word	0x200016c4

08002030 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002030:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002032:	4802      	ldr	r0, [pc, #8]	; (800203c <TIM2_IRQHandler+0xc>)
 8002034:	f001 fad6 	bl	80035e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002038:	bd08      	pop	{r3, pc}
 800203a:	bf00      	nop
 800203c:	20001500 	.word	0x20001500

08002040 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002040:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM4_IRQn 0 */
  vTimer1sInc();
 8002042:	f7ff fe61 	bl	8001d08 <vTimer1sInc>
  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002046:	4802      	ldr	r0, [pc, #8]	; (8002050 <TIM4_IRQHandler+0x10>)
 8002048:	f001 facc 	bl	80035e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800204c:	bd08      	pop	{r3, pc}
 800204e:	bf00      	nop
 8002050:	20001590 	.word	0x20001590

08002054 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002054:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002056:	4802      	ldr	r0, [pc, #8]	; (8002060 <USART1_IRQHandler+0xc>)
 8002058:	f001 ff60 	bl	8003f1c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800205c:	bd08      	pop	{r3, pc}
 800205e:	bf00      	nop
 8002060:	200015d8 	.word	0x200015d8

08002064 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002064:	4770      	bx	lr
	...

08002068 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002068:	f7ff fffc 	bl	8002064 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800206c:	480b      	ldr	r0, [pc, #44]	; (800209c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800206e:	490c      	ldr	r1, [pc, #48]	; (80020a0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002070:	4a0c      	ldr	r2, [pc, #48]	; (80020a4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002072:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002074:	e002      	b.n	800207c <LoopCopyDataInit>

08002076 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002076:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002078:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800207a:	3304      	adds	r3, #4

0800207c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800207c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800207e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002080:	d3f9      	bcc.n	8002076 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002082:	4a09      	ldr	r2, [pc, #36]	; (80020a8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002084:	4c09      	ldr	r4, [pc, #36]	; (80020ac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002086:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002088:	e001      	b.n	800208e <LoopFillZerobss>

0800208a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800208a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800208c:	3204      	adds	r2, #4

0800208e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800208e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002090:	d3fb      	bcc.n	800208a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002092:	f005 f945 	bl	8007320 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002096:	f7ff fb21 	bl	80016dc <main>
  bx lr
 800209a:	4770      	bx	lr
  ldr r0, =_sdata
 800209c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020a0:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 80020a4:	08007a7c 	.word	0x08007a7c
  ldr r2, =_sbss
 80020a8:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 80020ac:	20003d50 	.word	0x20003d50

080020b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80020b0:	e7fe      	b.n	80020b0 <ADC1_2_IRQHandler>
	...

080020b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020b4:	b508      	push	{r3, lr}
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020b6:	4a07      	ldr	r2, [pc, #28]	; (80020d4 <HAL_Init+0x20>)
 80020b8:	6813      	ldr	r3, [r2, #0]
 80020ba:	f043 0310 	orr.w	r3, r3, #16
 80020be:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020c0:	2003      	movs	r0, #3
 80020c2:	f000 fac5 	bl	8002650 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020c6:	200f      	movs	r0, #15
 80020c8:	f7ff ff50 	bl	8001f6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020cc:	f7ff fe24 	bl	8001d18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 80020d0:	2000      	movs	r0, #0
 80020d2:	bd08      	pop	{r3, pc}
 80020d4:	40022000 	.word	0x40022000

080020d8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80020d8:	4a03      	ldr	r2, [pc, #12]	; (80020e8 <HAL_IncTick+0x10>)
 80020da:	6811      	ldr	r1, [r2, #0]
 80020dc:	4b03      	ldr	r3, [pc, #12]	; (80020ec <HAL_IncTick+0x14>)
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	440b      	add	r3, r1
 80020e2:	6013      	str	r3, [r2, #0]
}
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop
 80020e8:	2000170c 	.word	0x2000170c
 80020ec:	20000004 	.word	0x20000004

080020f0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80020f0:	4b01      	ldr	r3, [pc, #4]	; (80020f8 <HAL_GetTick+0x8>)
 80020f2:	6818      	ldr	r0, [r3, #0]
}
 80020f4:	4770      	bx	lr
 80020f6:	bf00      	nop
 80020f8:	2000170c 	.word	0x2000170c

080020fc <HAL_ADC_ConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80020fc:	4770      	bx	lr

080020fe <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80020fe:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002100:	6a43      	ldr	r3, [r0, #36]	; 0x24
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002102:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002104:	f012 0f50 	tst.w	r2, #80	; 0x50
 8002108:	d11e      	bne.n	8002148 <ADC_DMAConvCplt+0x4a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800210a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800210c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002110:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	6892      	ldr	r2, [r2, #8]
 8002116:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 800211a:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 800211e:	d003      	beq.n	8002128 <ADC_DMAConvCplt+0x2a>
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002120:	4618      	mov	r0, r3
 8002122:	f7ff ffeb 	bl	80020fc <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002126:	bd08      	pop	{r3, pc}
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002128:	7b1a      	ldrb	r2, [r3, #12]
 800212a:	2a00      	cmp	r2, #0
 800212c:	d1f8      	bne.n	8002120 <ADC_DMAConvCplt+0x22>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800212e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002130:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002134:	629a      	str	r2, [r3, #40]	; 0x28
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002136:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002138:	f412 5f80 	tst.w	r2, #4096	; 0x1000
 800213c:	d1f0      	bne.n	8002120 <ADC_DMAConvCplt+0x22>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800213e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002140:	f042 0201 	orr.w	r2, r2, #1
 8002144:	629a      	str	r2, [r3, #40]	; 0x28
 8002146:	e7eb      	b.n	8002120 <ADC_DMAConvCplt+0x22>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002148:	6a1b      	ldr	r3, [r3, #32]
 800214a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800214c:	4798      	blx	r3
}
 800214e:	e7ea      	b.n	8002126 <ADC_DMAConvCplt+0x28>

08002150 <HAL_ADC_ConvHalfCpltCallback>:
}
 8002150:	4770      	bx	lr

08002152 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002152:	b508      	push	{r3, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002154:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8002156:	f7ff fffb 	bl	8002150 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800215a:	bd08      	pop	{r3, pc}

0800215c <HAL_ADC_ErrorCallback>:
}
 800215c:	4770      	bx	lr

0800215e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800215e:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002160:	6a40      	ldr	r0, [r0, #36]	; 0x24
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002162:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002164:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002168:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800216a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800216c:	f043 0304 	orr.w	r3, r3, #4
 8002170:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002172:	f7ff fff3 	bl	800215c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002176:	bd08      	pop	{r3, pc}

08002178 <HAL_ADC_ConfigChannel>:
{ 
 8002178:	b430      	push	{r4, r5}
 800217a:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 800217c:	2200      	movs	r2, #0
 800217e:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8002180:	f890 2024 	ldrb.w	r2, [r0, #36]	; 0x24
 8002184:	2a01      	cmp	r2, #1
 8002186:	f000 8095 	beq.w	80022b4 <HAL_ADC_ConfigChannel+0x13c>
 800218a:	4603      	mov	r3, r0
 800218c:	2201      	movs	r2, #1
 800218e:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 8002192:	684a      	ldr	r2, [r1, #4]
 8002194:	2a06      	cmp	r2, #6
 8002196:	d82d      	bhi.n	80021f4 <HAL_ADC_ConfigChannel+0x7c>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002198:	6804      	ldr	r4, [r0, #0]
 800219a:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800219c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80021a0:	3a05      	subs	r2, #5
 80021a2:	f04f 0c1f 	mov.w	ip, #31
 80021a6:	fa0c fc02 	lsl.w	ip, ip, r2
 80021aa:	ea20 000c 	bic.w	r0, r0, ip
 80021ae:	680d      	ldr	r5, [r1, #0]
 80021b0:	fa05 f202 	lsl.w	r2, r5, r2
 80021b4:	4302      	orrs	r2, r0
 80021b6:	6362      	str	r2, [r4, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80021b8:	680a      	ldr	r2, [r1, #0]
 80021ba:	2a09      	cmp	r2, #9
 80021bc:	d93a      	bls.n	8002234 <HAL_ADC_ConfigChannel+0xbc>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80021be:	681c      	ldr	r4, [r3, #0]
 80021c0:	68e0      	ldr	r0, [r4, #12]
 80021c2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80021c6:	3a1e      	subs	r2, #30
 80021c8:	f04f 0c07 	mov.w	ip, #7
 80021cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80021d0:	ea20 000c 	bic.w	r0, r0, ip
 80021d4:	688d      	ldr	r5, [r1, #8]
 80021d6:	fa05 f202 	lsl.w	r2, r5, r2
 80021da:	4302      	orrs	r2, r0
 80021dc:	60e2      	str	r2, [r4, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80021de:	680a      	ldr	r2, [r1, #0]
 80021e0:	3a10      	subs	r2, #16
 80021e2:	2a01      	cmp	r2, #1
 80021e4:	d936      	bls.n	8002254 <HAL_ADC_ConfigChannel+0xdc>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021e6:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 80021e8:	2200      	movs	r2, #0
 80021ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 80021ee:	b002      	add	sp, #8
 80021f0:	bc30      	pop	{r4, r5}
 80021f2:	4770      	bx	lr
  else if (sConfig->Rank < 13U)
 80021f4:	2a0c      	cmp	r2, #12
 80021f6:	d80e      	bhi.n	8002216 <HAL_ADC_ConfigChannel+0x9e>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80021f8:	6805      	ldr	r5, [r0, #0]
 80021fa:	6b28      	ldr	r0, [r5, #48]	; 0x30
 80021fc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002200:	3a23      	subs	r2, #35	; 0x23
 8002202:	241f      	movs	r4, #31
 8002204:	4094      	lsls	r4, r2
 8002206:	ea20 0004 	bic.w	r0, r0, r4
 800220a:	680c      	ldr	r4, [r1, #0]
 800220c:	fa04 f202 	lsl.w	r2, r4, r2
 8002210:	4302      	orrs	r2, r0
 8002212:	632a      	str	r2, [r5, #48]	; 0x30
 8002214:	e7d0      	b.n	80021b8 <HAL_ADC_ConfigChannel+0x40>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002216:	6805      	ldr	r5, [r0, #0]
 8002218:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 800221a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800221e:	3a41      	subs	r2, #65	; 0x41
 8002220:	241f      	movs	r4, #31
 8002222:	4094      	lsls	r4, r2
 8002224:	ea20 0004 	bic.w	r0, r0, r4
 8002228:	680c      	ldr	r4, [r1, #0]
 800222a:	fa04 f202 	lsl.w	r2, r4, r2
 800222e:	4302      	orrs	r2, r0
 8002230:	62ea      	str	r2, [r5, #44]	; 0x2c
 8002232:	e7c1      	b.n	80021b8 <HAL_ADC_ConfigChannel+0x40>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002234:	681c      	ldr	r4, [r3, #0]
 8002236:	6920      	ldr	r0, [r4, #16]
 8002238:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800223c:	f04f 0c07 	mov.w	ip, #7
 8002240:	fa0c fc02 	lsl.w	ip, ip, r2
 8002244:	ea20 000c 	bic.w	r0, r0, ip
 8002248:	688d      	ldr	r5, [r1, #8]
 800224a:	fa05 f202 	lsl.w	r2, r5, r2
 800224e:	4302      	orrs	r2, r0
 8002250:	6122      	str	r2, [r4, #16]
 8002252:	e7c4      	b.n	80021de <HAL_ADC_ConfigChannel+0x66>
    if (hadc->Instance == ADC1)
 8002254:	6818      	ldr	r0, [r3, #0]
 8002256:	4a18      	ldr	r2, [pc, #96]	; (80022b8 <HAL_ADC_ConfigChannel+0x140>)
 8002258:	4290      	cmp	r0, r2
 800225a:	d005      	beq.n	8002268 <HAL_ADC_ConfigChannel+0xf0>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800225c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800225e:	f042 0220 	orr.w	r2, r2, #32
 8002262:	629a      	str	r2, [r3, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8002264:	2001      	movs	r0, #1
 8002266:	e7bf      	b.n	80021e8 <HAL_ADC_ConfigChannel+0x70>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002268:	6892      	ldr	r2, [r2, #8]
 800226a:	f412 0f00 	tst.w	r2, #8388608	; 0x800000
 800226e:	d11d      	bne.n	80022ac <HAL_ADC_ConfigChannel+0x134>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002270:	4811      	ldr	r0, [pc, #68]	; (80022b8 <HAL_ADC_ConfigChannel+0x140>)
 8002272:	6882      	ldr	r2, [r0, #8]
 8002274:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002278:	6082      	str	r2, [r0, #8]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800227a:	680a      	ldr	r2, [r1, #0]
 800227c:	2a10      	cmp	r2, #16
 800227e:	d001      	beq.n	8002284 <HAL_ADC_ConfigChannel+0x10c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002280:	2000      	movs	r0, #0
 8002282:	e7b1      	b.n	80021e8 <HAL_ADC_ConfigChannel+0x70>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002284:	4a0d      	ldr	r2, [pc, #52]	; (80022bc <HAL_ADC_ConfigChannel+0x144>)
 8002286:	6812      	ldr	r2, [r2, #0]
 8002288:	490d      	ldr	r1, [pc, #52]	; (80022c0 <HAL_ADC_ConfigChannel+0x148>)
 800228a:	fba1 1202 	umull	r1, r2, r1, r2
 800228e:	0c92      	lsrs	r2, r2, #18
 8002290:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002294:	0052      	lsls	r2, r2, #1
 8002296:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8002298:	9a01      	ldr	r2, [sp, #4]
 800229a:	b14a      	cbz	r2, 80022b0 <HAL_ADC_ConfigChannel+0x138>
            wait_loop_index--;
 800229c:	9a01      	ldr	r2, [sp, #4]
 800229e:	3a01      	subs	r2, #1
 80022a0:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 80022a2:	9a01      	ldr	r2, [sp, #4]
 80022a4:	2a00      	cmp	r2, #0
 80022a6:	d1f9      	bne.n	800229c <HAL_ADC_ConfigChannel+0x124>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022a8:	2000      	movs	r0, #0
 80022aa:	e79d      	b.n	80021e8 <HAL_ADC_ConfigChannel+0x70>
 80022ac:	2000      	movs	r0, #0
 80022ae:	e79b      	b.n	80021e8 <HAL_ADC_ConfigChannel+0x70>
 80022b0:	2000      	movs	r0, #0
 80022b2:	e799      	b.n	80021e8 <HAL_ADC_ConfigChannel+0x70>
  __HAL_LOCK(hadc);
 80022b4:	2002      	movs	r0, #2
 80022b6:	e79a      	b.n	80021ee <HAL_ADC_ConfigChannel+0x76>
 80022b8:	40012400 	.word	0x40012400
 80022bc:	20000000 	.word	0x20000000
 80022c0:	431bde83 	.word	0x431bde83

080022c4 <ADC_Enable>:
{
 80022c4:	b530      	push	{r4, r5, lr}
 80022c6:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 80022c8:	2300      	movs	r3, #0
 80022ca:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 80022cc:	6803      	ldr	r3, [r0, #0]
 80022ce:	689a      	ldr	r2, [r3, #8]
 80022d0:	f012 0f01 	tst.w	r2, #1
 80022d4:	d13b      	bne.n	800234e <ADC_Enable+0x8a>
 80022d6:	4604      	mov	r4, r0
    __HAL_ADC_ENABLE(hadc);
 80022d8:	689a      	ldr	r2, [r3, #8]
 80022da:	f042 0201 	orr.w	r2, r2, #1
 80022de:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80022e0:	4b1c      	ldr	r3, [pc, #112]	; (8002354 <ADC_Enable+0x90>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a1c      	ldr	r2, [pc, #112]	; (8002358 <ADC_Enable+0x94>)
 80022e6:	fba2 2303 	umull	r2, r3, r2, r3
 80022ea:	0c9b      	lsrs	r3, r3, #18
 80022ec:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 80022ee:	9b01      	ldr	r3, [sp, #4]
 80022f0:	b12b      	cbz	r3, 80022fe <ADC_Enable+0x3a>
      wait_loop_index--;
 80022f2:	9b01      	ldr	r3, [sp, #4]
 80022f4:	3b01      	subs	r3, #1
 80022f6:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 80022f8:	9b01      	ldr	r3, [sp, #4]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d1f9      	bne.n	80022f2 <ADC_Enable+0x2e>
    tickstart = HAL_GetTick();
 80022fe:	f7ff fef7 	bl	80020f0 <HAL_GetTick>
 8002302:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002304:	6823      	ldr	r3, [r4, #0]
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	f013 0f01 	tst.w	r3, #1
 800230c:	d006      	beq.n	800231c <ADC_Enable+0x58>
  return HAL_OK;
 800230e:	2000      	movs	r0, #0
 8002310:	e01e      	b.n	8002350 <ADC_Enable+0x8c>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002312:	6823      	ldr	r3, [r4, #0]
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	f013 0f01 	tst.w	r3, #1
 800231a:	d116      	bne.n	800234a <ADC_Enable+0x86>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800231c:	f7ff fee8 	bl	80020f0 <HAL_GetTick>
 8002320:	1b43      	subs	r3, r0, r5
 8002322:	2b02      	cmp	r3, #2
 8002324:	d9f5      	bls.n	8002312 <ADC_Enable+0x4e>
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002326:	6823      	ldr	r3, [r4, #0]
 8002328:	689b      	ldr	r3, [r3, #8]
 800232a:	f013 0f01 	tst.w	r3, #1
 800232e:	d1f0      	bne.n	8002312 <ADC_Enable+0x4e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002330:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002332:	f043 0310 	orr.w	r3, r3, #16
 8002336:	62a3      	str	r3, [r4, #40]	; 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002338:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800233a:	f043 0301 	orr.w	r3, r3, #1
 800233e:	62e3      	str	r3, [r4, #44]	; 0x2c
          __HAL_UNLOCK(hadc);
 8002340:	2300      	movs	r3, #0
 8002342:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          return HAL_ERROR;
 8002346:	2001      	movs	r0, #1
 8002348:	e002      	b.n	8002350 <ADC_Enable+0x8c>
  return HAL_OK;
 800234a:	2000      	movs	r0, #0
 800234c:	e000      	b.n	8002350 <ADC_Enable+0x8c>
 800234e:	2000      	movs	r0, #0
}
 8002350:	b003      	add	sp, #12
 8002352:	bd30      	pop	{r4, r5, pc}
 8002354:	20000000 	.word	0x20000000
 8002358:	431bde83 	.word	0x431bde83

0800235c <HAL_ADC_Start_DMA>:
{
 800235c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800235e:	4604      	mov	r4, r0
 8002360:	460d      	mov	r5, r1
 8002362:	4616      	mov	r6, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002364:	6801      	ldr	r1, [r0, #0]
 8002366:	4842      	ldr	r0, [pc, #264]	; (8002470 <HAL_ADC_Start_DMA+0x114>)
 8002368:	4281      	cmp	r1, r0
 800236a:	d05d      	beq.n	8002428 <HAL_ADC_Start_DMA+0xcc>
 800236c:	4b41      	ldr	r3, [pc, #260]	; (8002474 <HAL_ADC_Start_DMA+0x118>)
 800236e:	4299      	cmp	r1, r3
 8002370:	d05a      	beq.n	8002428 <HAL_ADC_Start_DMA+0xcc>
    __HAL_LOCK(hadc);
 8002372:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8002376:	2b01      	cmp	r3, #1
 8002378:	d077      	beq.n	800246a <HAL_ADC_Start_DMA+0x10e>
 800237a:	2301      	movs	r3, #1
 800237c:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 8002380:	4620      	mov	r0, r4
 8002382:	f7ff ff9f 	bl	80022c4 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8002386:	4607      	mov	r7, r0
 8002388:	2800      	cmp	r0, #0
 800238a:	d16a      	bne.n	8002462 <HAL_ADC_Start_DMA+0x106>
      ADC_STATE_CLR_SET(hadc->State,
 800238c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800238e:	f421 6170 	bic.w	r1, r1, #3840	; 0xf00
 8002392:	f021 0101 	bic.w	r1, r1, #1
 8002396:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800239a:	62a1      	str	r1, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800239c:	6822      	ldr	r2, [r4, #0]
 800239e:	4b35      	ldr	r3, [pc, #212]	; (8002474 <HAL_ADC_Start_DMA+0x118>)
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d048      	beq.n	8002436 <HAL_ADC_Start_DMA+0xda>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80023a4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80023a6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80023aa:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80023ac:	6853      	ldr	r3, [r2, #4]
 80023ae:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80023b2:	d005      	beq.n	80023c0 <HAL_ADC_Start_DMA+0x64>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80023b4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80023b6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80023ba:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80023be:	62a3      	str	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80023c0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80023c2:	f413 5f80 	tst.w	r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80023c6:	bf1a      	itte	ne
 80023c8:	6ae3      	ldrne	r3, [r4, #44]	; 0x2c
 80023ca:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 80023ce:	2300      	moveq	r3, #0
 80023d0:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 80023d2:	2300      	movs	r3, #0
 80023d4:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80023d8:	6a23      	ldr	r3, [r4, #32]
 80023da:	4a27      	ldr	r2, [pc, #156]	; (8002478 <HAL_ADC_Start_DMA+0x11c>)
 80023dc:	629a      	str	r2, [r3, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80023de:	6a23      	ldr	r3, [r4, #32]
 80023e0:	4a26      	ldr	r2, [pc, #152]	; (800247c <HAL_ADC_Start_DMA+0x120>)
 80023e2:	62da      	str	r2, [r3, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80023e4:	6a23      	ldr	r3, [r4, #32]
 80023e6:	4a26      	ldr	r2, [pc, #152]	; (8002480 <HAL_ADC_Start_DMA+0x124>)
 80023e8:	631a      	str	r2, [r3, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80023ea:	6823      	ldr	r3, [r4, #0]
 80023ec:	f06f 0202 	mvn.w	r2, #2
 80023f0:	601a      	str	r2, [r3, #0]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80023f2:	6822      	ldr	r2, [r4, #0]
 80023f4:	6893      	ldr	r3, [r2, #8]
 80023f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023fa:	6093      	str	r3, [r2, #8]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80023fc:	6821      	ldr	r1, [r4, #0]
 80023fe:	4633      	mov	r3, r6
 8002400:	462a      	mov	r2, r5
 8002402:	314c      	adds	r1, #76	; 0x4c
 8002404:	6a20      	ldr	r0, [r4, #32]
 8002406:	f000 f9af 	bl	8002768 <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800240a:	6823      	ldr	r3, [r4, #0]
 800240c:	689a      	ldr	r2, [r3, #8]
 800240e:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8002412:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002416:	689a      	ldr	r2, [r3, #8]
 8002418:	bf0c      	ite	eq
 800241a:	f442 02a0 	orreq.w	r2, r2, #5242880	; 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800241e:	f442 1280 	orrne.w	r2, r2, #1048576	; 0x100000
 8002422:	609a      	str	r2, [r3, #8]
}
 8002424:	4638      	mov	r0, r7
 8002426:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002428:	4b11      	ldr	r3, [pc, #68]	; (8002470 <HAL_ADC_Start_DMA+0x114>)
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8002430:	d09f      	beq.n	8002372 <HAL_ADC_Start_DMA+0x16>
    tmp_hal_status = HAL_ERROR;
 8002432:	2701      	movs	r7, #1
 8002434:	e7f6      	b.n	8002424 <HAL_ADC_Start_DMA+0xc8>
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002436:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8002440:	d0b0      	beq.n	80023a4 <HAL_ADC_Start_DMA+0x48>
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002442:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002444:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002448:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800244a:	4b09      	ldr	r3, [pc, #36]	; (8002470 <HAL_ADC_Start_DMA+0x114>)
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002452:	d0b5      	beq.n	80023c0 <HAL_ADC_Start_DMA+0x64>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002454:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002456:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800245a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800245e:	62a3      	str	r3, [r4, #40]	; 0x28
 8002460:	e7ae      	b.n	80023c0 <HAL_ADC_Start_DMA+0x64>
      __HAL_UNLOCK(hadc);
 8002462:	2300      	movs	r3, #0
 8002464:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8002468:	e7dc      	b.n	8002424 <HAL_ADC_Start_DMA+0xc8>
    __HAL_LOCK(hadc);
 800246a:	2702      	movs	r7, #2
 800246c:	e7da      	b.n	8002424 <HAL_ADC_Start_DMA+0xc8>
 800246e:	bf00      	nop
 8002470:	40012400 	.word	0x40012400
 8002474:	40012800 	.word	0x40012800
 8002478:	080020ff 	.word	0x080020ff
 800247c:	08002153 	.word	0x08002153
 8002480:	0800215f 	.word	0x0800215f

08002484 <ADC_ConversionStop_Disable>:
{
 8002484:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002486:	6803      	ldr	r3, [r0, #0]
 8002488:	689a      	ldr	r2, [r3, #8]
 800248a:	f012 0f01 	tst.w	r2, #1
 800248e:	d101      	bne.n	8002494 <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 8002490:	2000      	movs	r0, #0
}
 8002492:	bd38      	pop	{r3, r4, r5, pc}
 8002494:	4604      	mov	r4, r0
    __HAL_ADC_DISABLE(hadc);
 8002496:	689a      	ldr	r2, [r3, #8]
 8002498:	f022 0201 	bic.w	r2, r2, #1
 800249c:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 800249e:	f7ff fe27 	bl	80020f0 <HAL_GetTick>
 80024a2:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 80024a4:	6823      	ldr	r3, [r4, #0]
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	f013 0f01 	tst.w	r3, #1
 80024ac:	d106      	bne.n	80024bc <ADC_ConversionStop_Disable+0x38>
  return HAL_OK;
 80024ae:	2000      	movs	r0, #0
 80024b0:	e7ef      	b.n	8002492 <ADC_ConversionStop_Disable+0xe>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80024b2:	6823      	ldr	r3, [r4, #0]
 80024b4:	689b      	ldr	r3, [r3, #8]
 80024b6:	f013 0f01 	tst.w	r3, #1
 80024ba:	d013      	beq.n	80024e4 <ADC_ConversionStop_Disable+0x60>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80024bc:	f7ff fe18 	bl	80020f0 <HAL_GetTick>
 80024c0:	1b43      	subs	r3, r0, r5
 80024c2:	2b02      	cmp	r3, #2
 80024c4:	d9f5      	bls.n	80024b2 <ADC_ConversionStop_Disable+0x2e>
        if(ADC_IS_ENABLE(hadc) != RESET)
 80024c6:	6823      	ldr	r3, [r4, #0]
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	f013 0f01 	tst.w	r3, #1
 80024ce:	d0f0      	beq.n	80024b2 <ADC_ConversionStop_Disable+0x2e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024d0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80024d2:	f043 0310 	orr.w	r3, r3, #16
 80024d6:	62a3      	str	r3, [r4, #40]	; 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024d8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80024da:	f043 0301 	orr.w	r3, r3, #1
 80024de:	62e3      	str	r3, [r4, #44]	; 0x2c
          return HAL_ERROR;
 80024e0:	2001      	movs	r0, #1
 80024e2:	e7d6      	b.n	8002492 <ADC_ConversionStop_Disable+0xe>
  return HAL_OK;
 80024e4:	2000      	movs	r0, #0
 80024e6:	e7d4      	b.n	8002492 <ADC_ConversionStop_Disable+0xe>

080024e8 <HAL_ADC_Init>:
  if(hadc == NULL)
 80024e8:	2800      	cmp	r0, #0
 80024ea:	d07a      	beq.n	80025e2 <HAL_ADC_Init+0xfa>
{
 80024ec:	b570      	push	{r4, r5, r6, lr}
 80024ee:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 80024f0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d04f      	beq.n	8002596 <HAL_ADC_Init+0xae>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80024f6:	4620      	mov	r0, r4
 80024f8:	f7ff ffc4 	bl	8002484 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80024fc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80024fe:	f013 0310 	ands.w	r3, r3, #16
 8002502:	d168      	bne.n	80025d6 <HAL_ADC_Init+0xee>
 8002504:	2800      	cmp	r0, #0
 8002506:	d166      	bne.n	80025d6 <HAL_ADC_Init+0xee>
    ADC_STATE_CLR_SET(hadc->State,
 8002508:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800250a:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 800250e:	f022 0202 	bic.w	r2, r2, #2
 8002512:	f042 0202 	orr.w	r2, r2, #2
 8002516:	62a2      	str	r2, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002518:	7b21      	ldrb	r1, [r4, #12]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800251a:	6862      	ldr	r2, [r4, #4]
 800251c:	69e5      	ldr	r5, [r4, #28]
 800251e:	432a      	orrs	r2, r5
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002520:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002524:	68a5      	ldr	r5, [r4, #8]
 8002526:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800252a:	d004      	beq.n	8002536 <HAL_ADC_Init+0x4e>
 800252c:	2d01      	cmp	r5, #1
 800252e:	bf14      	ite	ne
 8002530:	461d      	movne	r5, r3
 8002532:	f44f 7580 	moveq.w	r5, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002536:	7d26      	ldrb	r6, [r4, #20]
 8002538:	2e01      	cmp	r6, #1
 800253a:	d032      	beq.n	80025a2 <HAL_ADC_Init+0xba>
      MODIFY_REG(hadc->Instance->CR1,
 800253c:	6826      	ldr	r6, [r4, #0]
 800253e:	6871      	ldr	r1, [r6, #4]
 8002540:	f421 4169 	bic.w	r1, r1, #59648	; 0xe900
 8002544:	4329      	orrs	r1, r5
 8002546:	6071      	str	r1, [r6, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8002548:	6825      	ldr	r5, [r4, #0]
 800254a:	68ae      	ldr	r6, [r5, #8]
 800254c:	4926      	ldr	r1, [pc, #152]	; (80025e8 <HAL_ADC_Init+0x100>)
 800254e:	4031      	ands	r1, r6
 8002550:	4311      	orrs	r1, r2
 8002552:	60a9      	str	r1, [r5, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002554:	68a1      	ldr	r1, [r4, #8]
 8002556:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800255a:	d001      	beq.n	8002560 <HAL_ADC_Init+0x78>
 800255c:	2901      	cmp	r1, #1
 800255e:	d102      	bne.n	8002566 <HAL_ADC_Init+0x7e>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002560:	6923      	ldr	r3, [r4, #16]
 8002562:	3b01      	subs	r3, #1
 8002564:	051b      	lsls	r3, r3, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8002566:	6825      	ldr	r5, [r4, #0]
 8002568:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 800256a:	f421 0170 	bic.w	r1, r1, #15728640	; 0xf00000
 800256e:	430b      	orrs	r3, r1
 8002570:	62eb      	str	r3, [r5, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002572:	6823      	ldr	r3, [r4, #0]
 8002574:	6899      	ldr	r1, [r3, #8]
 8002576:	4b1d      	ldr	r3, [pc, #116]	; (80025ec <HAL_ADC_Init+0x104>)
 8002578:	400b      	ands	r3, r1
 800257a:	429a      	cmp	r2, r3
 800257c:	d022      	beq.n	80025c4 <HAL_ADC_Init+0xdc>
      ADC_STATE_CLR_SET(hadc->State,
 800257e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002580:	f023 0312 	bic.w	r3, r3, #18
 8002584:	f043 0310 	orr.w	r3, r3, #16
 8002588:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800258a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800258c:	f043 0301 	orr.w	r3, r3, #1
 8002590:	62e3      	str	r3, [r4, #44]	; 0x2c
      tmp_hal_status = HAL_ERROR;
 8002592:	2001      	movs	r0, #1
 8002594:	e024      	b.n	80025e0 <HAL_ADC_Init+0xf8>
    ADC_CLEAR_ERRORCODE(hadc);
 8002596:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8002598:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 800259c:	f7ff fbe6 	bl	8001d6c <HAL_ADC_MspInit>
 80025a0:	e7a9      	b.n	80024f6 <HAL_ADC_Init+0xe>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80025a2:	b931      	cbnz	r1, 80025b2 <HAL_ADC_Init+0xca>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80025a4:	69a1      	ldr	r1, [r4, #24]
 80025a6:	3901      	subs	r1, #1
 80025a8:	ea45 3141 	orr.w	r1, r5, r1, lsl #13
 80025ac:	f441 6500 	orr.w	r5, r1, #2048	; 0x800
 80025b0:	e7c4      	b.n	800253c <HAL_ADC_Init+0x54>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025b2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80025b4:	f041 0120 	orr.w	r1, r1, #32
 80025b8:	62a1      	str	r1, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025ba:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80025bc:	f041 0101 	orr.w	r1, r1, #1
 80025c0:	62e1      	str	r1, [r4, #44]	; 0x2c
 80025c2:	e7bb      	b.n	800253c <HAL_ADC_Init+0x54>
      ADC_CLEAR_ERRORCODE(hadc);
 80025c4:	2300      	movs	r3, #0
 80025c6:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 80025c8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80025ca:	f023 0303 	bic.w	r3, r3, #3
 80025ce:	f043 0301 	orr.w	r3, r3, #1
 80025d2:	62a3      	str	r3, [r4, #40]	; 0x28
 80025d4:	e004      	b.n	80025e0 <HAL_ADC_Init+0xf8>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025d6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80025d8:	f043 0310 	orr.w	r3, r3, #16
 80025dc:	62a3      	str	r3, [r4, #40]	; 0x28
    tmp_hal_status = HAL_ERROR;
 80025de:	2001      	movs	r0, #1
}
 80025e0:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80025e2:	2001      	movs	r0, #1
}
 80025e4:	4770      	bx	lr
 80025e6:	bf00      	nop
 80025e8:	ffe1f7fd 	.word	0xffe1f7fd
 80025ec:	ff1f0efe 	.word	0xff1f0efe

080025f0 <HAL_ADC_Stop_DMA>:
  __HAL_LOCK(hadc);
 80025f0:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 80025f4:	2b01      	cmp	r3, #1
 80025f6:	d028      	beq.n	800264a <HAL_ADC_Stop_DMA+0x5a>
{
 80025f8:	b510      	push	{r4, lr}
 80025fa:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80025fc:	2301      	movs	r3, #1
 80025fe:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002602:	f7ff ff3f 	bl	8002484 <ADC_ConversionStop_Disable>
  if (tmp_hal_status == HAL_OK)
 8002606:	b950      	cbnz	r0, 800261e <HAL_ADC_Stop_DMA+0x2e>
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002608:	6822      	ldr	r2, [r4, #0]
 800260a:	6893      	ldr	r3, [r2, #8]
 800260c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002610:	6093      	str	r3, [r2, #8]
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002612:	6a22      	ldr	r2, [r4, #32]
 8002614:	f892 3021 	ldrb.w	r3, [r2, #33]	; 0x21
 8002618:	b2db      	uxtb	r3, r3
 800261a:	2b02      	cmp	r3, #2
 800261c:	d003      	beq.n	8002626 <HAL_ADC_Stop_DMA+0x36>
  __HAL_UNLOCK(hadc);
 800261e:	2300      	movs	r3, #0
 8002620:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
}
 8002624:	bd10      	pop	{r4, pc}
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8002626:	4610      	mov	r0, r2
 8002628:	f000 f8ed 	bl	8002806 <HAL_DMA_Abort>
      if (tmp_hal_status == HAL_OK)
 800262c:	b940      	cbnz	r0, 8002640 <HAL_ADC_Stop_DMA+0x50>
        ADC_STATE_CLR_SET(hadc->State,
 800262e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002630:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002634:	f023 0301 	bic.w	r3, r3, #1
 8002638:	f043 0301 	orr.w	r3, r3, #1
 800263c:	62a3      	str	r3, [r4, #40]	; 0x28
 800263e:	e7ee      	b.n	800261e <HAL_ADC_Stop_DMA+0x2e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002640:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002642:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002646:	62a3      	str	r3, [r4, #40]	; 0x28
 8002648:	e7e9      	b.n	800261e <HAL_ADC_Stop_DMA+0x2e>
  __HAL_LOCK(hadc);
 800264a:	2002      	movs	r0, #2
}
 800264c:	4770      	bx	lr
	...

08002650 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002650:	4907      	ldr	r1, [pc, #28]	; (8002670 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8002652:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002654:	0203      	lsls	r3, r0, #8
 8002656:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800265a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800265e:	0412      	lsls	r2, r2, #16
 8002660:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002662:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002664:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002668:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 800266c:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800266e:	4770      	bx	lr
 8002670:	e000ed00 	.word	0xe000ed00

08002674 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002674:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002676:	4b18      	ldr	r3, [pc, #96]	; (80026d8 <HAL_NVIC_SetPriority+0x64>)
 8002678:	68db      	ldr	r3, [r3, #12]
 800267a:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800267e:	f1c3 0c07 	rsb	ip, r3, #7
 8002682:	f1bc 0f04 	cmp.w	ip, #4
 8002686:	bf28      	it	cs
 8002688:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800268c:	f103 0e04 	add.w	lr, r3, #4
 8002690:	f1be 0f06 	cmp.w	lr, #6
 8002694:	bf8c      	ite	hi
 8002696:	3b03      	subhi	r3, #3
 8002698:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800269a:	f04f 3eff 	mov.w	lr, #4294967295
 800269e:	fa0e fc0c 	lsl.w	ip, lr, ip
 80026a2:	ea21 010c 	bic.w	r1, r1, ip
 80026a6:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026a8:	fa0e f303 	lsl.w	r3, lr, r3
 80026ac:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026b0:	4311      	orrs	r1, r2
  if ((int32_t)(IRQn) >= 0)
 80026b2:	2800      	cmp	r0, #0
 80026b4:	db09      	blt.n	80026ca <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026b6:	0109      	lsls	r1, r1, #4
 80026b8:	b2c9      	uxtb	r1, r1
 80026ba:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80026be:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80026c2:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80026c6:	f85d fb04 	ldr.w	pc, [sp], #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026ca:	f000 000f 	and.w	r0, r0, #15
 80026ce:	0109      	lsls	r1, r1, #4
 80026d0:	b2c9      	uxtb	r1, r1
 80026d2:	4b02      	ldr	r3, [pc, #8]	; (80026dc <HAL_NVIC_SetPriority+0x68>)
 80026d4:	5419      	strb	r1, [r3, r0]
 80026d6:	e7f6      	b.n	80026c6 <HAL_NVIC_SetPriority+0x52>
 80026d8:	e000ed00 	.word	0xe000ed00
 80026dc:	e000ed14 	.word	0xe000ed14

080026e0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80026e0:	2800      	cmp	r0, #0
 80026e2:	db08      	blt.n	80026f6 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026e4:	0942      	lsrs	r2, r0, #5
 80026e6:	f000 001f 	and.w	r0, r0, #31
 80026ea:	2301      	movs	r3, #1
 80026ec:	fa03 f000 	lsl.w	r0, r3, r0
 80026f0:	4b01      	ldr	r3, [pc, #4]	; (80026f8 <HAL_NVIC_EnableIRQ+0x18>)
 80026f2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80026f6:	4770      	bx	lr
 80026f8:	e000e100 	.word	0xe000e100

080026fc <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80026fc:	b360      	cbz	r0, 8002758 <HAL_DMA_Init+0x5c>
{
 80026fe:	b410      	push	{r4}
 8002700:	4602      	mov	r2, r0
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002702:	6801      	ldr	r1, [r0, #0]
 8002704:	4b15      	ldr	r3, [pc, #84]	; (800275c <HAL_DMA_Init+0x60>)
 8002706:	440b      	add	r3, r1
 8002708:	4815      	ldr	r0, [pc, #84]	; (8002760 <HAL_DMA_Init+0x64>)
 800270a:	fba0 0303 	umull	r0, r3, r0, r3
 800270e:	091b      	lsrs	r3, r3, #4
 8002710:	009b      	lsls	r3, r3, #2
 8002712:	6413      	str	r3, [r2, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002714:	4b13      	ldr	r3, [pc, #76]	; (8002764 <HAL_DMA_Init+0x68>)
 8002716:	63d3      	str	r3, [r2, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002718:	2302      	movs	r3, #2
 800271a:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800271e:	6808      	ldr	r0, [r1, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002720:	f420 507f 	bic.w	r0, r0, #16320	; 0x3fc0
 8002724:	f020 0030 	bic.w	r0, r0, #48	; 0x30
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002728:	6853      	ldr	r3, [r2, #4]
 800272a:	6894      	ldr	r4, [r2, #8]
 800272c:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800272e:	68d4      	ldr	r4, [r2, #12]
 8002730:	4323      	orrs	r3, r4
 8002732:	6914      	ldr	r4, [r2, #16]
 8002734:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002736:	6954      	ldr	r4, [r2, #20]
 8002738:	4323      	orrs	r3, r4
 800273a:	6994      	ldr	r4, [r2, #24]
 800273c:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 800273e:	69d4      	ldr	r4, [r2, #28]
 8002740:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8002742:	4303      	orrs	r3, r0

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002744:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002746:	2000      	movs	r0, #0
 8002748:	6390      	str	r0, [r2, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800274a:	2301      	movs	r3, #1
 800274c:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002750:	f882 0020 	strb.w	r0, [r2, #32]

  return HAL_OK;
}
 8002754:	bc10      	pop	{r4}
 8002756:	4770      	bx	lr
    return HAL_ERROR;
 8002758:	2001      	movs	r0, #1
}
 800275a:	4770      	bx	lr
 800275c:	bffdfff8 	.word	0xbffdfff8
 8002760:	cccccccd 	.word	0xcccccccd
 8002764:	40020000 	.word	0x40020000

08002768 <HAL_DMA_Start_IT>:

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002768:	f890 c020 	ldrb.w	ip, [r0, #32]
 800276c:	f1bc 0f01 	cmp.w	ip, #1
 8002770:	d047      	beq.n	8002802 <HAL_DMA_Start_IT+0x9a>
 8002772:	f04f 0c01 	mov.w	ip, #1
 8002776:	f880 c020 	strb.w	ip, [r0, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800277a:	f890 c021 	ldrb.w	ip, [r0, #33]	; 0x21
 800277e:	fa5f fc8c 	uxtb.w	ip, ip
 8002782:	f1bc 0f01 	cmp.w	ip, #1
 8002786:	d004      	beq.n	8002792 <HAL_DMA_Start_IT+0x2a>
    __HAL_DMA_ENABLE(hdma);
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002788:	2300      	movs	r3, #0
 800278a:	f880 3020 	strb.w	r3, [r0, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800278e:	2002      	movs	r0, #2
 8002790:	4770      	bx	lr
{
 8002792:	b470      	push	{r4, r5, r6}
    hdma->State = HAL_DMA_STATE_BUSY;
 8002794:	2402      	movs	r4, #2
 8002796:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800279a:	2400      	movs	r4, #0
 800279c:	6384      	str	r4, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 800279e:	6805      	ldr	r5, [r0, #0]
 80027a0:	682c      	ldr	r4, [r5, #0]
 80027a2:	f024 0401 	bic.w	r4, r4, #1
 80027a6:	602c      	str	r4, [r5, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80027a8:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 80027aa:	2401      	movs	r4, #1
 80027ac:	6c06      	ldr	r6, [r0, #64]	; 0x40
 80027ae:	40b4      	lsls	r4, r6
 80027b0:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80027b2:	6804      	ldr	r4, [r0, #0]
 80027b4:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80027b6:	6843      	ldr	r3, [r0, #4]
 80027b8:	2b10      	cmp	r3, #16
 80027ba:	d012      	beq.n	80027e2 <HAL_DMA_Start_IT+0x7a>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80027bc:	6803      	ldr	r3, [r0, #0]
 80027be:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80027c0:	6803      	ldr	r3, [r0, #0]
 80027c2:	60da      	str	r2, [r3, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 80027c4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80027c6:	b18b      	cbz	r3, 80027ec <HAL_DMA_Start_IT+0x84>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027c8:	6802      	ldr	r2, [r0, #0]
 80027ca:	6813      	ldr	r3, [r2, #0]
 80027cc:	f043 030e 	orr.w	r3, r3, #14
 80027d0:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 80027d2:	6802      	ldr	r2, [r0, #0]
 80027d4:	6813      	ldr	r3, [r2, #0]
 80027d6:	f043 0301 	orr.w	r3, r3, #1
 80027da:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027dc:	2000      	movs	r0, #0
}
 80027de:	bc70      	pop	{r4, r5, r6}
 80027e0:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 80027e2:	6803      	ldr	r3, [r0, #0]
 80027e4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 80027e6:	6803      	ldr	r3, [r0, #0]
 80027e8:	60d9      	str	r1, [r3, #12]
 80027ea:	e7eb      	b.n	80027c4 <HAL_DMA_Start_IT+0x5c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80027ec:	6802      	ldr	r2, [r0, #0]
 80027ee:	6813      	ldr	r3, [r2, #0]
 80027f0:	f023 0304 	bic.w	r3, r3, #4
 80027f4:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80027f6:	6802      	ldr	r2, [r0, #0]
 80027f8:	6813      	ldr	r3, [r2, #0]
 80027fa:	f043 030a 	orr.w	r3, r3, #10
 80027fe:	6013      	str	r3, [r2, #0]
 8002800:	e7e7      	b.n	80027d2 <HAL_DMA_Start_IT+0x6a>
  __HAL_LOCK(hdma);
 8002802:	2002      	movs	r0, #2
}
 8002804:	4770      	bx	lr

08002806 <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002806:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 800280a:	b2db      	uxtb	r3, r3
 800280c:	2b02      	cmp	r3, #2
 800280e:	d006      	beq.n	800281e <HAL_DMA_Abort+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002810:	2304      	movs	r3, #4
 8002812:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8002814:	2300      	movs	r3, #0
 8002816:	f880 3020 	strb.w	r3, [r0, #32]
    return HAL_ERROR;
 800281a:	2001      	movs	r0, #1
 800281c:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800281e:	6802      	ldr	r2, [r0, #0]
 8002820:	6813      	ldr	r3, [r2, #0]
 8002822:	f023 030e 	bic.w	r3, r3, #14
 8002826:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8002828:	6802      	ldr	r2, [r0, #0]
 800282a:	6813      	ldr	r3, [r2, #0]
 800282c:	f023 0301 	bic.w	r3, r3, #1
 8002830:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002832:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8002834:	2201      	movs	r2, #1
 8002836:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002838:	fa02 f303 	lsl.w	r3, r2, r3
 800283c:	604b      	str	r3, [r1, #4]
  hdma->State = HAL_DMA_STATE_READY;
 800283e:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  __HAL_UNLOCK(hdma);      
 8002842:	2300      	movs	r3, #0
 8002844:	f880 3020 	strb.w	r3, [r0, #32]
  return status; 
 8002848:	4618      	mov	r0, r3
}
 800284a:	4770      	bx	lr

0800284c <HAL_DMA_Abort_IT>:
{  
 800284c:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800284e:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8002852:	b2db      	uxtb	r3, r3
 8002854:	2b02      	cmp	r3, #2
 8002856:	d003      	beq.n	8002860 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002858:	2304      	movs	r3, #4
 800285a:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 800285c:	2001      	movs	r0, #1
}
 800285e:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002860:	6802      	ldr	r2, [r0, #0]
 8002862:	6813      	ldr	r3, [r2, #0]
 8002864:	f023 030e 	bic.w	r3, r3, #14
 8002868:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 800286a:	6802      	ldr	r2, [r0, #0]
 800286c:	6813      	ldr	r3, [r2, #0]
 800286e:	f023 0301 	bic.w	r3, r3, #1
 8002872:	6013      	str	r3, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002874:	6803      	ldr	r3, [r0, #0]
 8002876:	4a19      	ldr	r2, [pc, #100]	; (80028dc <HAL_DMA_Abort_IT+0x90>)
 8002878:	4293      	cmp	r3, r2
 800287a:	d013      	beq.n	80028a4 <HAL_DMA_Abort_IT+0x58>
 800287c:	3214      	adds	r2, #20
 800287e:	4293      	cmp	r3, r2
 8002880:	d01e      	beq.n	80028c0 <HAL_DMA_Abort_IT+0x74>
 8002882:	3214      	adds	r2, #20
 8002884:	4293      	cmp	r3, r2
 8002886:	d01d      	beq.n	80028c4 <HAL_DMA_Abort_IT+0x78>
 8002888:	3214      	adds	r2, #20
 800288a:	4293      	cmp	r3, r2
 800288c:	d01d      	beq.n	80028ca <HAL_DMA_Abort_IT+0x7e>
 800288e:	3214      	adds	r2, #20
 8002890:	4293      	cmp	r3, r2
 8002892:	d01d      	beq.n	80028d0 <HAL_DMA_Abort_IT+0x84>
 8002894:	3214      	adds	r2, #20
 8002896:	4293      	cmp	r3, r2
 8002898:	bf0c      	ite	eq
 800289a:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 800289e:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 80028a2:	e000      	b.n	80028a6 <HAL_DMA_Abort_IT+0x5a>
 80028a4:	2301      	movs	r3, #1
 80028a6:	4a0e      	ldr	r2, [pc, #56]	; (80028e0 <HAL_DMA_Abort_IT+0x94>)
 80028a8:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80028aa:	2301      	movs	r3, #1
 80028ac:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 80028b0:	2300      	movs	r3, #0
 80028b2:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 80028b6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80028b8:	b16b      	cbz	r3, 80028d6 <HAL_DMA_Abort_IT+0x8a>
      hdma->XferAbortCallback(hdma);
 80028ba:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80028bc:	2000      	movs	r0, #0
 80028be:	e7ce      	b.n	800285e <HAL_DMA_Abort_IT+0x12>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80028c0:	2310      	movs	r3, #16
 80028c2:	e7f0      	b.n	80028a6 <HAL_DMA_Abort_IT+0x5a>
 80028c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80028c8:	e7ed      	b.n	80028a6 <HAL_DMA_Abort_IT+0x5a>
 80028ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80028ce:	e7ea      	b.n	80028a6 <HAL_DMA_Abort_IT+0x5a>
 80028d0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80028d4:	e7e7      	b.n	80028a6 <HAL_DMA_Abort_IT+0x5a>
  HAL_StatusTypeDef status = HAL_OK;
 80028d6:	2000      	movs	r0, #0
 80028d8:	e7c1      	b.n	800285e <HAL_DMA_Abort_IT+0x12>
 80028da:	bf00      	nop
 80028dc:	40020008 	.word	0x40020008
 80028e0:	40020000 	.word	0x40020000

080028e4 <HAL_DMA_IRQHandler>:
{
 80028e4:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80028e6:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 80028e8:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80028ea:	6804      	ldr	r4, [r0, #0]
 80028ec:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80028ee:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80028f0:	2304      	movs	r3, #4
 80028f2:	408b      	lsls	r3, r1
 80028f4:	4213      	tst	r3, r2
 80028f6:	d034      	beq.n	8002962 <HAL_DMA_IRQHandler+0x7e>
 80028f8:	f015 0f04 	tst.w	r5, #4
 80028fc:	d031      	beq.n	8002962 <HAL_DMA_IRQHandler+0x7e>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80028fe:	6823      	ldr	r3, [r4, #0]
 8002900:	f013 0f20 	tst.w	r3, #32
 8002904:	d103      	bne.n	800290e <HAL_DMA_IRQHandler+0x2a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002906:	6823      	ldr	r3, [r4, #0]
 8002908:	f023 0304 	bic.w	r3, r3, #4
 800290c:	6023      	str	r3, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800290e:	6803      	ldr	r3, [r0, #0]
 8002910:	4a42      	ldr	r2, [pc, #264]	; (8002a1c <HAL_DMA_IRQHandler+0x138>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d013      	beq.n	800293e <HAL_DMA_IRQHandler+0x5a>
 8002916:	3214      	adds	r2, #20
 8002918:	4293      	cmp	r3, r2
 800291a:	d017      	beq.n	800294c <HAL_DMA_IRQHandler+0x68>
 800291c:	3214      	adds	r2, #20
 800291e:	4293      	cmp	r3, r2
 8002920:	d016      	beq.n	8002950 <HAL_DMA_IRQHandler+0x6c>
 8002922:	3214      	adds	r2, #20
 8002924:	4293      	cmp	r3, r2
 8002926:	d016      	beq.n	8002956 <HAL_DMA_IRQHandler+0x72>
 8002928:	3214      	adds	r2, #20
 800292a:	4293      	cmp	r3, r2
 800292c:	d016      	beq.n	800295c <HAL_DMA_IRQHandler+0x78>
 800292e:	3214      	adds	r2, #20
 8002930:	4293      	cmp	r3, r2
 8002932:	bf0c      	ite	eq
 8002934:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 8002938:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 800293c:	e000      	b.n	8002940 <HAL_DMA_IRQHandler+0x5c>
 800293e:	2304      	movs	r3, #4
 8002940:	4a37      	ldr	r2, [pc, #220]	; (8002a20 <HAL_DMA_IRQHandler+0x13c>)
 8002942:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8002944:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002946:	b103      	cbz	r3, 800294a <HAL_DMA_IRQHandler+0x66>
      hdma->XferHalfCpltCallback(hdma);
 8002948:	4798      	blx	r3
}
 800294a:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800294c:	2340      	movs	r3, #64	; 0x40
 800294e:	e7f7      	b.n	8002940 <HAL_DMA_IRQHandler+0x5c>
 8002950:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002954:	e7f4      	b.n	8002940 <HAL_DMA_IRQHandler+0x5c>
 8002956:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800295a:	e7f1      	b.n	8002940 <HAL_DMA_IRQHandler+0x5c>
 800295c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002960:	e7ee      	b.n	8002940 <HAL_DMA_IRQHandler+0x5c>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002962:	2302      	movs	r3, #2
 8002964:	408b      	lsls	r3, r1
 8002966:	4213      	tst	r3, r2
 8002968:	d03b      	beq.n	80029e2 <HAL_DMA_IRQHandler+0xfe>
 800296a:	f015 0f02 	tst.w	r5, #2
 800296e:	d038      	beq.n	80029e2 <HAL_DMA_IRQHandler+0xfe>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002970:	6823      	ldr	r3, [r4, #0]
 8002972:	f013 0f20 	tst.w	r3, #32
 8002976:	d106      	bne.n	8002986 <HAL_DMA_IRQHandler+0xa2>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002978:	6823      	ldr	r3, [r4, #0]
 800297a:	f023 030a 	bic.w	r3, r3, #10
 800297e:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8002980:	2301      	movs	r3, #1
 8002982:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002986:	6803      	ldr	r3, [r0, #0]
 8002988:	4a24      	ldr	r2, [pc, #144]	; (8002a1c <HAL_DMA_IRQHandler+0x138>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d013      	beq.n	80029b6 <HAL_DMA_IRQHandler+0xd2>
 800298e:	3214      	adds	r2, #20
 8002990:	4293      	cmp	r3, r2
 8002992:	d01b      	beq.n	80029cc <HAL_DMA_IRQHandler+0xe8>
 8002994:	3214      	adds	r2, #20
 8002996:	4293      	cmp	r3, r2
 8002998:	d01a      	beq.n	80029d0 <HAL_DMA_IRQHandler+0xec>
 800299a:	3214      	adds	r2, #20
 800299c:	4293      	cmp	r3, r2
 800299e:	d01a      	beq.n	80029d6 <HAL_DMA_IRQHandler+0xf2>
 80029a0:	3214      	adds	r2, #20
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d01a      	beq.n	80029dc <HAL_DMA_IRQHandler+0xf8>
 80029a6:	3214      	adds	r2, #20
 80029a8:	4293      	cmp	r3, r2
 80029aa:	bf0c      	ite	eq
 80029ac:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 80029b0:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 80029b4:	e000      	b.n	80029b8 <HAL_DMA_IRQHandler+0xd4>
 80029b6:	2302      	movs	r3, #2
 80029b8:	4a19      	ldr	r2, [pc, #100]	; (8002a20 <HAL_DMA_IRQHandler+0x13c>)
 80029ba:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 80029bc:	2300      	movs	r3, #0
 80029be:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 80029c2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d0c0      	beq.n	800294a <HAL_DMA_IRQHandler+0x66>
      hdma->XferCpltCallback(hdma);
 80029c8:	4798      	blx	r3
 80029ca:	e7be      	b.n	800294a <HAL_DMA_IRQHandler+0x66>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80029cc:	2320      	movs	r3, #32
 80029ce:	e7f3      	b.n	80029b8 <HAL_DMA_IRQHandler+0xd4>
 80029d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80029d4:	e7f0      	b.n	80029b8 <HAL_DMA_IRQHandler+0xd4>
 80029d6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80029da:	e7ed      	b.n	80029b8 <HAL_DMA_IRQHandler+0xd4>
 80029dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029e0:	e7ea      	b.n	80029b8 <HAL_DMA_IRQHandler+0xd4>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80029e2:	2308      	movs	r3, #8
 80029e4:	fa03 f101 	lsl.w	r1, r3, r1
 80029e8:	4211      	tst	r1, r2
 80029ea:	d0ae      	beq.n	800294a <HAL_DMA_IRQHandler+0x66>
 80029ec:	f015 0f08 	tst.w	r5, #8
 80029f0:	d0ab      	beq.n	800294a <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029f2:	6823      	ldr	r3, [r4, #0]
 80029f4:	f023 030e 	bic.w	r3, r3, #14
 80029f8:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80029fa:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 80029fc:	2301      	movs	r3, #1
 80029fe:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8002a00:	fa03 f202 	lsl.w	r2, r3, r2
 8002a04:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002a06:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8002a08:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8002a12:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d098      	beq.n	800294a <HAL_DMA_IRQHandler+0x66>
      hdma->XferErrorCallback(hdma);
 8002a18:	4798      	blx	r3
  return;
 8002a1a:	e796      	b.n	800294a <HAL_DMA_IRQHandler+0x66>
 8002a1c:	40020008 	.word	0x40020008
 8002a20:	40020000 	.word	0x40020000

08002a24 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a28:	b083      	sub	sp, #12
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a2a:	f8d1 9000 	ldr.w	r9, [r1]
 8002a2e:	f1b9 0f00 	cmp.w	r9, #0
 8002a32:	f000 811f 	beq.w	8002c74 <HAL_GPIO_Init+0x250>
 8002a36:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 8002a38:	4613      	mov	r3, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002a3a:	4e90      	ldr	r6, [pc, #576]	; (8002c7c <HAL_GPIO_Init+0x258>)
        {
          SET_BIT(EXTI->IMR, iocurrent);
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002a3c:	4c90      	ldr	r4, [pc, #576]	; (8002c80 <HAL_GPIO_Init+0x25c>)
      switch (GPIO_Init->Mode)
 8002a3e:	4d91      	ldr	r5, [pc, #580]	; (8002c84 <HAL_GPIO_Init+0x260>)
 8002a40:	f8df e244 	ldr.w	lr, [pc, #580]	; 8002c88 <HAL_GPIO_Init+0x264>
 8002a44:	4694      	mov	ip, r2
 8002a46:	e0ba      	b.n	8002bbe <HAL_GPIO_Init+0x19a>
 8002a48:	f04f 0c00 	mov.w	ip, #0
 8002a4c:	e025      	b.n	8002a9a <HAL_GPIO_Init+0x76>
 8002a4e:	45a9      	cmp	r9, r5
 8002a50:	d00f      	beq.n	8002a72 <HAL_GPIO_Init+0x4e>
 8002a52:	d906      	bls.n	8002a62 <HAL_GPIO_Init+0x3e>
 8002a54:	45f1      	cmp	r9, lr
 8002a56:	d00c      	beq.n	8002a72 <HAL_GPIO_Init+0x4e>
 8002a58:	f8df a230 	ldr.w	sl, [pc, #560]	; 8002c8c <HAL_GPIO_Init+0x268>
 8002a5c:	45d1      	cmp	r9, sl
 8002a5e:	d008      	beq.n	8002a72 <HAL_GPIO_Init+0x4e>
 8002a60:	e01b      	b.n	8002a9a <HAL_GPIO_Init+0x76>
 8002a62:	f8df a22c 	ldr.w	sl, [pc, #556]	; 8002c90 <HAL_GPIO_Init+0x26c>
 8002a66:	45d1      	cmp	r9, sl
 8002a68:	d003      	beq.n	8002a72 <HAL_GPIO_Init+0x4e>
 8002a6a:	f50a 2a70 	add.w	sl, sl, #983040	; 0xf0000
 8002a6e:	45d1      	cmp	r9, sl
 8002a70:	d10f      	bne.n	8002a92 <HAL_GPIO_Init+0x6e>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002a72:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8002a76:	f1bc 0f00 	cmp.w	ip, #0
 8002a7a:	f000 80ef 	beq.w	8002c5c <HAL_GPIO_Init+0x238>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002a7e:	f1bc 0f01 	cmp.w	ip, #1
            GPIOx->BSRR = ioposition;
 8002a82:	bf0c      	ite	eq
 8002a84:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8002a88:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a8c:	f04f 0c08 	mov.w	ip, #8
 8002a90:	e003      	b.n	8002a9a <HAL_GPIO_Init+0x76>
      switch (GPIO_Init->Mode)
 8002a92:	f5aa 1a80 	sub.w	sl, sl, #1048576	; 0x100000
 8002a96:	45d1      	cmp	r9, sl
 8002a98:	d0eb      	beq.n	8002a72 <HAL_GPIO_Init+0x4e>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002a9a:	2fff      	cmp	r7, #255	; 0xff
 8002a9c:	bf99      	ittee	ls
 8002a9e:	4681      	movls	r9, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002aa0:	4692      	movls	sl, r2
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002aa2:	f100 0904 	addhi.w	r9, r0, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002aa6:	f1a2 0a20 	subhi.w	sl, r2, #32
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002aaa:	f8d9 8000 	ldr.w	r8, [r9]
 8002aae:	f04f 0b0f 	mov.w	fp, #15
 8002ab2:	fa0b fb0a 	lsl.w	fp, fp, sl
 8002ab6:	ea28 080b 	bic.w	r8, r8, fp
 8002aba:	fa0c fa0a 	lsl.w	sl, ip, sl
 8002abe:	ea48 080a 	orr.w	r8, r8, sl
 8002ac2:	f8c9 8000 	str.w	r8, [r9]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002ac6:	f8d1 8004 	ldr.w	r8, [r1, #4]
 8002aca:	f018 5f80 	tst.w	r8, #268435456	; 0x10000000
 8002ace:	d06f      	beq.n	8002bb0 <HAL_GPIO_Init+0x18c>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002ad0:	f8d6 8018 	ldr.w	r8, [r6, #24]
 8002ad4:	f048 0801 	orr.w	r8, r8, #1
 8002ad8:	f8c6 8018 	str.w	r8, [r6, #24]
 8002adc:	f8d6 8018 	ldr.w	r8, [r6, #24]
 8002ae0:	f008 0801 	and.w	r8, r8, #1
 8002ae4:	f8cd 8004 	str.w	r8, [sp, #4]
 8002ae8:	f8dd 8004 	ldr.w	r8, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 8002aec:	f023 0803 	bic.w	r8, r3, #3
 8002af0:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8002af4:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
 8002af8:	f8d8 a008 	ldr.w	sl, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002afc:	f003 0903 	and.w	r9, r3, #3
 8002b00:	ea4f 0b89 	mov.w	fp, r9, lsl #2
 8002b04:	f04f 090f 	mov.w	r9, #15
 8002b08:	fa09 f90b 	lsl.w	r9, r9, fp
 8002b0c:	ea2a 0a09 	bic.w	sl, sl, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002b10:	f8df 9180 	ldr.w	r9, [pc, #384]	; 8002c94 <HAL_GPIO_Init+0x270>
 8002b14:	4548      	cmp	r0, r9
 8002b16:	f000 80a4 	beq.w	8002c62 <HAL_GPIO_Init+0x23e>
 8002b1a:	f509 6980 	add.w	r9, r9, #1024	; 0x400
 8002b1e:	4548      	cmp	r0, r9
 8002b20:	f000 80a2 	beq.w	8002c68 <HAL_GPIO_Init+0x244>
 8002b24:	f509 6980 	add.w	r9, r9, #1024	; 0x400
 8002b28:	4548      	cmp	r0, r9
 8002b2a:	f000 80a0 	beq.w	8002c6e <HAL_GPIO_Init+0x24a>
 8002b2e:	f509 6980 	add.w	r9, r9, #1024	; 0x400
 8002b32:	4548      	cmp	r0, r9
 8002b34:	bf0c      	ite	eq
 8002b36:	f04f 0903 	moveq.w	r9, #3
 8002b3a:	f04f 0904 	movne.w	r9, #4
 8002b3e:	fa09 f90b 	lsl.w	r9, r9, fp
 8002b42:	ea49 090a 	orr.w	r9, r9, sl
        AFIO->EXTICR[position >> 2u] = temp;
 8002b46:	f8c8 9008 	str.w	r9, [r8, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b4a:	f8d1 8004 	ldr.w	r8, [r1, #4]
 8002b4e:	f418 1f80 	tst.w	r8, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8002b52:	f8d4 8008 	ldr.w	r8, [r4, #8]
 8002b56:	bf14      	ite	ne
 8002b58:	ea48 0807 	orrne.w	r8, r8, r7
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002b5c:	ea28 0807 	biceq.w	r8, r8, r7
 8002b60:	f8c4 8008 	str.w	r8, [r4, #8]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b64:	f8d1 8004 	ldr.w	r8, [r1, #4]
 8002b68:	f418 1f00 	tst.w	r8, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8002b6c:	f8d4 800c 	ldr.w	r8, [r4, #12]
 8002b70:	bf14      	ite	ne
 8002b72:	ea48 0807 	orrne.w	r8, r8, r7
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002b76:	ea28 0807 	biceq.w	r8, r8, r7
 8002b7a:	f8c4 800c 	str.w	r8, [r4, #12]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b7e:	f8d1 8004 	ldr.w	r8, [r1, #4]
 8002b82:	f418 3f00 	tst.w	r8, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8002b86:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8002b8a:	bf14      	ite	ne
 8002b8c:	ea48 0807 	orrne.w	r8, r8, r7
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002b90:	ea28 0807 	biceq.w	r8, r8, r7
 8002b94:	f8c4 8004 	str.w	r8, [r4, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b98:	f8d1 8004 	ldr.w	r8, [r1, #4]
 8002b9c:	f418 3f80 	tst.w	r8, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8002ba0:	f8d4 8000 	ldr.w	r8, [r4]
 8002ba4:	bf14      	ite	ne
 8002ba6:	ea48 0707 	orrne.w	r7, r8, r7
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002baa:	ea28 0707 	biceq.w	r7, r8, r7
 8002bae:	6027      	str	r7, [r4, #0]
        }
      }
    }

	position++;
 8002bb0:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bb2:	f8d1 9000 	ldr.w	r9, [r1]
 8002bb6:	3204      	adds	r2, #4
 8002bb8:	fa39 f703 	lsrs.w	r7, r9, r3
 8002bbc:	d05a      	beq.n	8002c74 <HAL_GPIO_Init+0x250>
    ioposition = (0x01uL << position);
 8002bbe:	f04f 0801 	mov.w	r8, #1
 8002bc2:	fa08 f803 	lsl.w	r8, r8, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002bc6:	ea08 0709 	and.w	r7, r8, r9
    if (iocurrent == ioposition)
 8002bca:	ea38 0909 	bics.w	r9, r8, r9
 8002bce:	d1ef      	bne.n	8002bb0 <HAL_GPIO_Init+0x18c>
      switch (GPIO_Init->Mode)
 8002bd0:	f8d1 9004 	ldr.w	r9, [r1, #4]
 8002bd4:	f1b9 0f12 	cmp.w	r9, #18
 8002bd8:	f63f af39 	bhi.w	8002a4e <HAL_GPIO_Init+0x2a>
 8002bdc:	f1b9 0f12 	cmp.w	r9, #18
 8002be0:	f63f af5b 	bhi.w	8002a9a <HAL_GPIO_Init+0x76>
 8002be4:	f20f 0a04 	addw	sl, pc, #4
 8002be8:	f85a f029 	ldr.w	pc, [sl, r9, lsl #2]
 8002bec:	08002a73 	.word	0x08002a73
 8002bf0:	08002c39 	.word	0x08002c39
 8002bf4:	08002c49 	.word	0x08002c49
 8002bf8:	08002a49 	.word	0x08002a49
 8002bfc:	08002a9b 	.word	0x08002a9b
 8002c00:	08002a9b 	.word	0x08002a9b
 8002c04:	08002a9b 	.word	0x08002a9b
 8002c08:	08002a9b 	.word	0x08002a9b
 8002c0c:	08002a9b 	.word	0x08002a9b
 8002c10:	08002a9b 	.word	0x08002a9b
 8002c14:	08002a9b 	.word	0x08002a9b
 8002c18:	08002a9b 	.word	0x08002a9b
 8002c1c:	08002a9b 	.word	0x08002a9b
 8002c20:	08002a9b 	.word	0x08002a9b
 8002c24:	08002a9b 	.word	0x08002a9b
 8002c28:	08002a9b 	.word	0x08002a9b
 8002c2c:	08002a9b 	.word	0x08002a9b
 8002c30:	08002c3f 	.word	0x08002c3f
 8002c34:	08002c53 	.word	0x08002c53
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002c38:	f8d1 c00c 	ldr.w	ip, [r1, #12]
          break;
 8002c3c:	e72d      	b.n	8002a9a <HAL_GPIO_Init+0x76>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c3e:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 8002c42:	f10c 0c04 	add.w	ip, ip, #4
          break;
 8002c46:	e728      	b.n	8002a9a <HAL_GPIO_Init+0x76>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002c48:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 8002c4c:	f10c 0c08 	add.w	ip, ip, #8
          break;
 8002c50:	e723      	b.n	8002a9a <HAL_GPIO_Init+0x76>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002c52:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 8002c56:	f10c 0c0c 	add.w	ip, ip, #12
          break;
 8002c5a:	e71e      	b.n	8002a9a <HAL_GPIO_Init+0x76>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002c5c:	f04f 0c04 	mov.w	ip, #4
 8002c60:	e71b      	b.n	8002a9a <HAL_GPIO_Init+0x76>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002c62:	f04f 0900 	mov.w	r9, #0
 8002c66:	e76a      	b.n	8002b3e <HAL_GPIO_Init+0x11a>
 8002c68:	f04f 0901 	mov.w	r9, #1
 8002c6c:	e767      	b.n	8002b3e <HAL_GPIO_Init+0x11a>
 8002c6e:	f04f 0902 	mov.w	r9, #2
 8002c72:	e764      	b.n	8002b3e <HAL_GPIO_Init+0x11a>
  }
}
 8002c74:	b003      	add	sp, #12
 8002c76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c7a:	bf00      	nop
 8002c7c:	40021000 	.word	0x40021000
 8002c80:	40010400 	.word	0x40010400
 8002c84:	10220000 	.word	0x10220000
 8002c88:	10310000 	.word	0x10310000
 8002c8c:	10320000 	.word	0x10320000
 8002c90:	10120000 	.word	0x10120000
 8002c94:	40010800 	.word	0x40010800

08002c98 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002c98:	6883      	ldr	r3, [r0, #8]
 8002c9a:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8002c9c:	bf14      	ite	ne
 8002c9e:	2001      	movne	r0, #1
 8002ca0:	2000      	moveq	r0, #0
 8002ca2:	4770      	bx	lr

08002ca4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ca4:	b10a      	cbz	r2, 8002caa <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ca6:	6101      	str	r1, [r0, #16]
 8002ca8:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002caa:	0409      	lsls	r1, r1, #16
 8002cac:	6101      	str	r1, [r0, #16]
  }
}
 8002cae:	4770      	bx	lr

08002cb0 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002cb0:	68c3      	ldr	r3, [r0, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002cb2:	ea01 0203 	and.w	r2, r1, r3
 8002cb6:	ea21 0103 	bic.w	r1, r1, r3
 8002cba:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8002cbe:	6101      	str	r1, [r0, #16]
}
 8002cc0:	4770      	bx	lr
	...

08002cc4 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002cc4:	2800      	cmp	r0, #0
 8002cc6:	f000 8201 	beq.w	80030cc <HAL_RCC_OscConfig+0x408>
{
 8002cca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002cce:	b082      	sub	sp, #8
 8002cd0:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cd2:	6803      	ldr	r3, [r0, #0]
 8002cd4:	f013 0f01 	tst.w	r3, #1
 8002cd8:	d02c      	beq.n	8002d34 <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002cda:	4b9f      	ldr	r3, [pc, #636]	; (8002f58 <HAL_RCC_OscConfig+0x294>)
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	f003 030c 	and.w	r3, r3, #12
 8002ce2:	2b04      	cmp	r3, #4
 8002ce4:	d01d      	beq.n	8002d22 <HAL_RCC_OscConfig+0x5e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002ce6:	4b9c      	ldr	r3, [pc, #624]	; (8002f58 <HAL_RCC_OscConfig+0x294>)
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	f003 030c 	and.w	r3, r3, #12
 8002cee:	2b08      	cmp	r3, #8
 8002cf0:	d012      	beq.n	8002d18 <HAL_RCC_OscConfig+0x54>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cf2:	6863      	ldr	r3, [r4, #4]
 8002cf4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002cf8:	d041      	beq.n	8002d7e <HAL_RCC_OscConfig+0xba>
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d155      	bne.n	8002daa <HAL_RCC_OscConfig+0xe6>
 8002cfe:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002d02:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002d0c:	601a      	str	r2, [r3, #0]
 8002d0e:	681a      	ldr	r2, [r3, #0]
 8002d10:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002d14:	601a      	str	r2, [r3, #0]
 8002d16:	e037      	b.n	8002d88 <HAL_RCC_OscConfig+0xc4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002d18:	4b8f      	ldr	r3, [pc, #572]	; (8002f58 <HAL_RCC_OscConfig+0x294>)
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002d20:	d0e7      	beq.n	8002cf2 <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d22:	4b8d      	ldr	r3, [pc, #564]	; (8002f58 <HAL_RCC_OscConfig+0x294>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002d2a:	d003      	beq.n	8002d34 <HAL_RCC_OscConfig+0x70>
 8002d2c:	6863      	ldr	r3, [r4, #4]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	f000 81ce 	beq.w	80030d0 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d34:	6823      	ldr	r3, [r4, #0]
 8002d36:	f013 0f02 	tst.w	r3, #2
 8002d3a:	d075      	beq.n	8002e28 <HAL_RCC_OscConfig+0x164>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d3c:	4b86      	ldr	r3, [pc, #536]	; (8002f58 <HAL_RCC_OscConfig+0x294>)
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	f013 0f0c 	tst.w	r3, #12
 8002d44:	d05f      	beq.n	8002e06 <HAL_RCC_OscConfig+0x142>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002d46:	4b84      	ldr	r3, [pc, #528]	; (8002f58 <HAL_RCC_OscConfig+0x294>)
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	f003 030c 	and.w	r3, r3, #12
 8002d4e:	2b08      	cmp	r3, #8
 8002d50:	d054      	beq.n	8002dfc <HAL_RCC_OscConfig+0x138>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d52:	6923      	ldr	r3, [r4, #16]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	f000 808a 	beq.w	8002e6e <HAL_RCC_OscConfig+0x1aa>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d5a:	4b80      	ldr	r3, [pc, #512]	; (8002f5c <HAL_RCC_OscConfig+0x298>)
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d60:	f7ff f9c6 	bl	80020f0 <HAL_GetTick>
 8002d64:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d66:	4e7c      	ldr	r6, [pc, #496]	; (8002f58 <HAL_RCC_OscConfig+0x294>)
 8002d68:	6833      	ldr	r3, [r6, #0]
 8002d6a:	f013 0f02 	tst.w	r3, #2
 8002d6e:	d175      	bne.n	8002e5c <HAL_RCC_OscConfig+0x198>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d70:	f7ff f9be 	bl	80020f0 <HAL_GetTick>
 8002d74:	1b40      	subs	r0, r0, r5
 8002d76:	2802      	cmp	r0, #2
 8002d78:	d9f6      	bls.n	8002d68 <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_TIMEOUT;
 8002d7a:	2003      	movs	r0, #3
 8002d7c:	e1ad      	b.n	80030da <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d7e:	4a76      	ldr	r2, [pc, #472]	; (8002f58 <HAL_RCC_OscConfig+0x294>)
 8002d80:	6813      	ldr	r3, [r2, #0]
 8002d82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d86:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d88:	6863      	ldr	r3, [r4, #4]
 8002d8a:	b343      	cbz	r3, 8002dde <HAL_RCC_OscConfig+0x11a>
        tickstart = HAL_GetTick();
 8002d8c:	f7ff f9b0 	bl	80020f0 <HAL_GetTick>
 8002d90:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d92:	4e71      	ldr	r6, [pc, #452]	; (8002f58 <HAL_RCC_OscConfig+0x294>)
 8002d94:	6833      	ldr	r3, [r6, #0]
 8002d96:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002d9a:	d1cb      	bne.n	8002d34 <HAL_RCC_OscConfig+0x70>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d9c:	f7ff f9a8 	bl	80020f0 <HAL_GetTick>
 8002da0:	1b40      	subs	r0, r0, r5
 8002da2:	2864      	cmp	r0, #100	; 0x64
 8002da4:	d9f6      	bls.n	8002d94 <HAL_RCC_OscConfig+0xd0>
            return HAL_TIMEOUT;
 8002da6:	2003      	movs	r0, #3
 8002da8:	e197      	b.n	80030da <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002daa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002dae:	d009      	beq.n	8002dc4 <HAL_RCC_OscConfig+0x100>
 8002db0:	4b69      	ldr	r3, [pc, #420]	; (8002f58 <HAL_RCC_OscConfig+0x294>)
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002db8:	601a      	str	r2, [r3, #0]
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002dc0:	601a      	str	r2, [r3, #0]
 8002dc2:	e7e1      	b.n	8002d88 <HAL_RCC_OscConfig+0xc4>
 8002dc4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002dc8:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002dd2:	601a      	str	r2, [r3, #0]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002dda:	601a      	str	r2, [r3, #0]
 8002ddc:	e7d4      	b.n	8002d88 <HAL_RCC_OscConfig+0xc4>
        tickstart = HAL_GetTick();
 8002dde:	f7ff f987 	bl	80020f0 <HAL_GetTick>
 8002de2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002de4:	4e5c      	ldr	r6, [pc, #368]	; (8002f58 <HAL_RCC_OscConfig+0x294>)
 8002de6:	6833      	ldr	r3, [r6, #0]
 8002de8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002dec:	d0a2      	beq.n	8002d34 <HAL_RCC_OscConfig+0x70>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dee:	f7ff f97f 	bl	80020f0 <HAL_GetTick>
 8002df2:	1b40      	subs	r0, r0, r5
 8002df4:	2864      	cmp	r0, #100	; 0x64
 8002df6:	d9f6      	bls.n	8002de6 <HAL_RCC_OscConfig+0x122>
            return HAL_TIMEOUT;
 8002df8:	2003      	movs	r0, #3
 8002dfa:	e16e      	b.n	80030da <HAL_RCC_OscConfig+0x416>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002dfc:	4b56      	ldr	r3, [pc, #344]	; (8002f58 <HAL_RCC_OscConfig+0x294>)
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002e04:	d1a5      	bne.n	8002d52 <HAL_RCC_OscConfig+0x8e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e06:	4b54      	ldr	r3, [pc, #336]	; (8002f58 <HAL_RCC_OscConfig+0x294>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f013 0f02 	tst.w	r3, #2
 8002e0e:	d003      	beq.n	8002e18 <HAL_RCC_OscConfig+0x154>
 8002e10:	6923      	ldr	r3, [r4, #16]
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	f040 815e 	bne.w	80030d4 <HAL_RCC_OscConfig+0x410>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e18:	4a4f      	ldr	r2, [pc, #316]	; (8002f58 <HAL_RCC_OscConfig+0x294>)
 8002e1a:	6813      	ldr	r3, [r2, #0]
 8002e1c:	6961      	ldr	r1, [r4, #20]
 8002e1e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002e22:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002e26:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e28:	6823      	ldr	r3, [r4, #0]
 8002e2a:	f013 0f08 	tst.w	r3, #8
 8002e2e:	d03d      	beq.n	8002eac <HAL_RCC_OscConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e30:	69a3      	ldr	r3, [r4, #24]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d066      	beq.n	8002f04 <HAL_RCC_OscConfig+0x240>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e36:	4b49      	ldr	r3, [pc, #292]	; (8002f5c <HAL_RCC_OscConfig+0x298>)
 8002e38:	2201      	movs	r2, #1
 8002e3a:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e3e:	f7ff f957 	bl	80020f0 <HAL_GetTick>
 8002e42:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e44:	4e44      	ldr	r6, [pc, #272]	; (8002f58 <HAL_RCC_OscConfig+0x294>)
 8002e46:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8002e48:	f013 0f02 	tst.w	r3, #2
 8002e4c:	d121      	bne.n	8002e92 <HAL_RCC_OscConfig+0x1ce>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e4e:	f7ff f94f 	bl	80020f0 <HAL_GetTick>
 8002e52:	1b40      	subs	r0, r0, r5
 8002e54:	2802      	cmp	r0, #2
 8002e56:	d9f6      	bls.n	8002e46 <HAL_RCC_OscConfig+0x182>
        {
          return HAL_TIMEOUT;
 8002e58:	2003      	movs	r0, #3
 8002e5a:	e13e      	b.n	80030da <HAL_RCC_OscConfig+0x416>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e5c:	4a3e      	ldr	r2, [pc, #248]	; (8002f58 <HAL_RCC_OscConfig+0x294>)
 8002e5e:	6813      	ldr	r3, [r2, #0]
 8002e60:	6961      	ldr	r1, [r4, #20]
 8002e62:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002e66:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002e6a:	6013      	str	r3, [r2, #0]
 8002e6c:	e7dc      	b.n	8002e28 <HAL_RCC_OscConfig+0x164>
        __HAL_RCC_HSI_DISABLE();
 8002e6e:	4b3b      	ldr	r3, [pc, #236]	; (8002f5c <HAL_RCC_OscConfig+0x298>)
 8002e70:	2200      	movs	r2, #0
 8002e72:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002e74:	f7ff f93c 	bl	80020f0 <HAL_GetTick>
 8002e78:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e7a:	4e37      	ldr	r6, [pc, #220]	; (8002f58 <HAL_RCC_OscConfig+0x294>)
 8002e7c:	6833      	ldr	r3, [r6, #0]
 8002e7e:	f013 0f02 	tst.w	r3, #2
 8002e82:	d0d1      	beq.n	8002e28 <HAL_RCC_OscConfig+0x164>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e84:	f7ff f934 	bl	80020f0 <HAL_GetTick>
 8002e88:	1b40      	subs	r0, r0, r5
 8002e8a:	2802      	cmp	r0, #2
 8002e8c:	d9f6      	bls.n	8002e7c <HAL_RCC_OscConfig+0x1b8>
            return HAL_TIMEOUT;
 8002e8e:	2003      	movs	r0, #3
 8002e90:	e123      	b.n	80030da <HAL_RCC_OscConfig+0x416>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002e92:	4b33      	ldr	r3, [pc, #204]	; (8002f60 <HAL_RCC_OscConfig+0x29c>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a33      	ldr	r2, [pc, #204]	; (8002f64 <HAL_RCC_OscConfig+0x2a0>)
 8002e98:	fba2 2303 	umull	r2, r3, r2, r3
 8002e9c:	0a5b      	lsrs	r3, r3, #9
 8002e9e:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8002ea0:	bf00      	nop
  }
  while (Delay --);
 8002ea2:	9b01      	ldr	r3, [sp, #4]
 8002ea4:	1e5a      	subs	r2, r3, #1
 8002ea6:	9201      	str	r2, [sp, #4]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d1f9      	bne.n	8002ea0 <HAL_RCC_OscConfig+0x1dc>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002eac:	6823      	ldr	r3, [r4, #0]
 8002eae:	f013 0f04 	tst.w	r3, #4
 8002eb2:	f000 809b 	beq.w	8002fec <HAL_RCC_OscConfig+0x328>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002eb6:	4b28      	ldr	r3, [pc, #160]	; (8002f58 <HAL_RCC_OscConfig+0x294>)
 8002eb8:	69db      	ldr	r3, [r3, #28]
 8002eba:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002ebe:	d134      	bne.n	8002f2a <HAL_RCC_OscConfig+0x266>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ec0:	4b25      	ldr	r3, [pc, #148]	; (8002f58 <HAL_RCC_OscConfig+0x294>)
 8002ec2:	69da      	ldr	r2, [r3, #28]
 8002ec4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002ec8:	61da      	str	r2, [r3, #28]
 8002eca:	69db      	ldr	r3, [r3, #28]
 8002ecc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ed0:	9300      	str	r3, [sp, #0]
 8002ed2:	9b00      	ldr	r3, [sp, #0]
      pwrclkchanged = SET;
 8002ed4:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ed6:	4b24      	ldr	r3, [pc, #144]	; (8002f68 <HAL_RCC_OscConfig+0x2a4>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002ede:	d026      	beq.n	8002f2e <HAL_RCC_OscConfig+0x26a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ee0:	68e3      	ldr	r3, [r4, #12]
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	d042      	beq.n	8002f6c <HAL_RCC_OscConfig+0x2a8>
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d158      	bne.n	8002f9c <HAL_RCC_OscConfig+0x2d8>
 8002eea:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002eee:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002ef2:	6a1a      	ldr	r2, [r3, #32]
 8002ef4:	f022 0201 	bic.w	r2, r2, #1
 8002ef8:	621a      	str	r2, [r3, #32]
 8002efa:	6a1a      	ldr	r2, [r3, #32]
 8002efc:	f022 0204 	bic.w	r2, r2, #4
 8002f00:	621a      	str	r2, [r3, #32]
 8002f02:	e038      	b.n	8002f76 <HAL_RCC_OscConfig+0x2b2>
      __HAL_RCC_LSI_DISABLE();
 8002f04:	4b15      	ldr	r3, [pc, #84]	; (8002f5c <HAL_RCC_OscConfig+0x298>)
 8002f06:	2200      	movs	r2, #0
 8002f08:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 8002f0c:	f7ff f8f0 	bl	80020f0 <HAL_GetTick>
 8002f10:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f12:	4e11      	ldr	r6, [pc, #68]	; (8002f58 <HAL_RCC_OscConfig+0x294>)
 8002f14:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8002f16:	f013 0f02 	tst.w	r3, #2
 8002f1a:	d0c7      	beq.n	8002eac <HAL_RCC_OscConfig+0x1e8>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f1c:	f7ff f8e8 	bl	80020f0 <HAL_GetTick>
 8002f20:	1b40      	subs	r0, r0, r5
 8002f22:	2802      	cmp	r0, #2
 8002f24:	d9f6      	bls.n	8002f14 <HAL_RCC_OscConfig+0x250>
          return HAL_TIMEOUT;
 8002f26:	2003      	movs	r0, #3
 8002f28:	e0d7      	b.n	80030da <HAL_RCC_OscConfig+0x416>
    FlagStatus       pwrclkchanged = RESET;
 8002f2a:	2500      	movs	r5, #0
 8002f2c:	e7d3      	b.n	8002ed6 <HAL_RCC_OscConfig+0x212>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f2e:	4a0e      	ldr	r2, [pc, #56]	; (8002f68 <HAL_RCC_OscConfig+0x2a4>)
 8002f30:	6813      	ldr	r3, [r2, #0]
 8002f32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f36:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002f38:	f7ff f8da 	bl	80020f0 <HAL_GetTick>
 8002f3c:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f3e:	4f0a      	ldr	r7, [pc, #40]	; (8002f68 <HAL_RCC_OscConfig+0x2a4>)
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002f46:	d1cb      	bne.n	8002ee0 <HAL_RCC_OscConfig+0x21c>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f48:	f7ff f8d2 	bl	80020f0 <HAL_GetTick>
 8002f4c:	1b80      	subs	r0, r0, r6
 8002f4e:	2864      	cmp	r0, #100	; 0x64
 8002f50:	d9f6      	bls.n	8002f40 <HAL_RCC_OscConfig+0x27c>
          return HAL_TIMEOUT;
 8002f52:	2003      	movs	r0, #3
 8002f54:	e0c1      	b.n	80030da <HAL_RCC_OscConfig+0x416>
 8002f56:	bf00      	nop
 8002f58:	40021000 	.word	0x40021000
 8002f5c:	42420000 	.word	0x42420000
 8002f60:	20000000 	.word	0x20000000
 8002f64:	10624dd3 	.word	0x10624dd3
 8002f68:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f6c:	4a5e      	ldr	r2, [pc, #376]	; (80030e8 <HAL_RCC_OscConfig+0x424>)
 8002f6e:	6a13      	ldr	r3, [r2, #32]
 8002f70:	f043 0301 	orr.w	r3, r3, #1
 8002f74:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f76:	68e3      	ldr	r3, [r4, #12]
 8002f78:	b333      	cbz	r3, 8002fc8 <HAL_RCC_OscConfig+0x304>
      tickstart = HAL_GetTick();
 8002f7a:	f7ff f8b9 	bl	80020f0 <HAL_GetTick>
 8002f7e:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f80:	4f59      	ldr	r7, [pc, #356]	; (80030e8 <HAL_RCC_OscConfig+0x424>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f82:	f241 3888 	movw	r8, #5000	; 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f86:	6a3b      	ldr	r3, [r7, #32]
 8002f88:	f013 0f02 	tst.w	r3, #2
 8002f8c:	d12d      	bne.n	8002fea <HAL_RCC_OscConfig+0x326>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f8e:	f7ff f8af 	bl	80020f0 <HAL_GetTick>
 8002f92:	1b80      	subs	r0, r0, r6
 8002f94:	4540      	cmp	r0, r8
 8002f96:	d9f6      	bls.n	8002f86 <HAL_RCC_OscConfig+0x2c2>
          return HAL_TIMEOUT;
 8002f98:	2003      	movs	r0, #3
 8002f9a:	e09e      	b.n	80030da <HAL_RCC_OscConfig+0x416>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f9c:	2b05      	cmp	r3, #5
 8002f9e:	d009      	beq.n	8002fb4 <HAL_RCC_OscConfig+0x2f0>
 8002fa0:	4b51      	ldr	r3, [pc, #324]	; (80030e8 <HAL_RCC_OscConfig+0x424>)
 8002fa2:	6a1a      	ldr	r2, [r3, #32]
 8002fa4:	f022 0201 	bic.w	r2, r2, #1
 8002fa8:	621a      	str	r2, [r3, #32]
 8002faa:	6a1a      	ldr	r2, [r3, #32]
 8002fac:	f022 0204 	bic.w	r2, r2, #4
 8002fb0:	621a      	str	r2, [r3, #32]
 8002fb2:	e7e0      	b.n	8002f76 <HAL_RCC_OscConfig+0x2b2>
 8002fb4:	4b4c      	ldr	r3, [pc, #304]	; (80030e8 <HAL_RCC_OscConfig+0x424>)
 8002fb6:	6a1a      	ldr	r2, [r3, #32]
 8002fb8:	f042 0204 	orr.w	r2, r2, #4
 8002fbc:	621a      	str	r2, [r3, #32]
 8002fbe:	6a1a      	ldr	r2, [r3, #32]
 8002fc0:	f042 0201 	orr.w	r2, r2, #1
 8002fc4:	621a      	str	r2, [r3, #32]
 8002fc6:	e7d6      	b.n	8002f76 <HAL_RCC_OscConfig+0x2b2>
      tickstart = HAL_GetTick();
 8002fc8:	f7ff f892 	bl	80020f0 <HAL_GetTick>
 8002fcc:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fce:	4f46      	ldr	r7, [pc, #280]	; (80030e8 <HAL_RCC_OscConfig+0x424>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fd0:	f241 3888 	movw	r8, #5000	; 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fd4:	6a3b      	ldr	r3, [r7, #32]
 8002fd6:	f013 0f02 	tst.w	r3, #2
 8002fda:	d006      	beq.n	8002fea <HAL_RCC_OscConfig+0x326>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fdc:	f7ff f888 	bl	80020f0 <HAL_GetTick>
 8002fe0:	1b80      	subs	r0, r0, r6
 8002fe2:	4540      	cmp	r0, r8
 8002fe4:	d9f6      	bls.n	8002fd4 <HAL_RCC_OscConfig+0x310>
          return HAL_TIMEOUT;
 8002fe6:	2003      	movs	r0, #3
 8002fe8:	e077      	b.n	80030da <HAL_RCC_OscConfig+0x416>
    if (pwrclkchanged == SET)
 8002fea:	b9e5      	cbnz	r5, 8003026 <HAL_RCC_OscConfig+0x362>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fec:	69e3      	ldr	r3, [r4, #28]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d072      	beq.n	80030d8 <HAL_RCC_OscConfig+0x414>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ff2:	4a3d      	ldr	r2, [pc, #244]	; (80030e8 <HAL_RCC_OscConfig+0x424>)
 8002ff4:	6852      	ldr	r2, [r2, #4]
 8002ff6:	f002 020c 	and.w	r2, r2, #12
 8002ffa:	2a08      	cmp	r2, #8
 8002ffc:	d056      	beq.n	80030ac <HAL_RCC_OscConfig+0x3e8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ffe:	2b02      	cmp	r3, #2
 8003000:	d017      	beq.n	8003032 <HAL_RCC_OscConfig+0x36e>
        __HAL_RCC_PLL_DISABLE();
 8003002:	4b3a      	ldr	r3, [pc, #232]	; (80030ec <HAL_RCC_OscConfig+0x428>)
 8003004:	2200      	movs	r2, #0
 8003006:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8003008:	f7ff f872 	bl	80020f0 <HAL_GetTick>
 800300c:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800300e:	4d36      	ldr	r5, [pc, #216]	; (80030e8 <HAL_RCC_OscConfig+0x424>)
 8003010:	682b      	ldr	r3, [r5, #0]
 8003012:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003016:	d047      	beq.n	80030a8 <HAL_RCC_OscConfig+0x3e4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003018:	f7ff f86a 	bl	80020f0 <HAL_GetTick>
 800301c:	1b00      	subs	r0, r0, r4
 800301e:	2802      	cmp	r0, #2
 8003020:	d9f6      	bls.n	8003010 <HAL_RCC_OscConfig+0x34c>
            return HAL_TIMEOUT;
 8003022:	2003      	movs	r0, #3
 8003024:	e059      	b.n	80030da <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003026:	4a30      	ldr	r2, [pc, #192]	; (80030e8 <HAL_RCC_OscConfig+0x424>)
 8003028:	69d3      	ldr	r3, [r2, #28]
 800302a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800302e:	61d3      	str	r3, [r2, #28]
 8003030:	e7dc      	b.n	8002fec <HAL_RCC_OscConfig+0x328>
        __HAL_RCC_PLL_DISABLE();
 8003032:	4b2e      	ldr	r3, [pc, #184]	; (80030ec <HAL_RCC_OscConfig+0x428>)
 8003034:	2200      	movs	r2, #0
 8003036:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8003038:	f7ff f85a 	bl	80020f0 <HAL_GetTick>
 800303c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800303e:	4e2a      	ldr	r6, [pc, #168]	; (80030e8 <HAL_RCC_OscConfig+0x424>)
 8003040:	6833      	ldr	r3, [r6, #0]
 8003042:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003046:	d006      	beq.n	8003056 <HAL_RCC_OscConfig+0x392>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003048:	f7ff f852 	bl	80020f0 <HAL_GetTick>
 800304c:	1b40      	subs	r0, r0, r5
 800304e:	2802      	cmp	r0, #2
 8003050:	d9f6      	bls.n	8003040 <HAL_RCC_OscConfig+0x37c>
            return HAL_TIMEOUT;
 8003052:	2003      	movs	r0, #3
 8003054:	e041      	b.n	80030da <HAL_RCC_OscConfig+0x416>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003056:	6a23      	ldr	r3, [r4, #32]
 8003058:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800305c:	d01a      	beq.n	8003094 <HAL_RCC_OscConfig+0x3d0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800305e:	4922      	ldr	r1, [pc, #136]	; (80030e8 <HAL_RCC_OscConfig+0x424>)
 8003060:	684a      	ldr	r2, [r1, #4]
 8003062:	6a23      	ldr	r3, [r4, #32]
 8003064:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003066:	4303      	orrs	r3, r0
 8003068:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 800306c:	4313      	orrs	r3, r2
 800306e:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 8003070:	4b1e      	ldr	r3, [pc, #120]	; (80030ec <HAL_RCC_OscConfig+0x428>)
 8003072:	2201      	movs	r2, #1
 8003074:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8003076:	f7ff f83b 	bl	80020f0 <HAL_GetTick>
 800307a:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800307c:	4d1a      	ldr	r5, [pc, #104]	; (80030e8 <HAL_RCC_OscConfig+0x424>)
 800307e:	682b      	ldr	r3, [r5, #0]
 8003080:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003084:	d10e      	bne.n	80030a4 <HAL_RCC_OscConfig+0x3e0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003086:	f7ff f833 	bl	80020f0 <HAL_GetTick>
 800308a:	1b00      	subs	r0, r0, r4
 800308c:	2802      	cmp	r0, #2
 800308e:	d9f6      	bls.n	800307e <HAL_RCC_OscConfig+0x3ba>
            return HAL_TIMEOUT;
 8003090:	2003      	movs	r0, #3
 8003092:	e022      	b.n	80030da <HAL_RCC_OscConfig+0x416>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003094:	4a14      	ldr	r2, [pc, #80]	; (80030e8 <HAL_RCC_OscConfig+0x424>)
 8003096:	6853      	ldr	r3, [r2, #4]
 8003098:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800309c:	68a1      	ldr	r1, [r4, #8]
 800309e:	430b      	orrs	r3, r1
 80030a0:	6053      	str	r3, [r2, #4]
 80030a2:	e7dc      	b.n	800305e <HAL_RCC_OscConfig+0x39a>
  return HAL_OK;
 80030a4:	2000      	movs	r0, #0
 80030a6:	e018      	b.n	80030da <HAL_RCC_OscConfig+0x416>
 80030a8:	2000      	movs	r0, #0
 80030aa:	e016      	b.n	80030da <HAL_RCC_OscConfig+0x416>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030ac:	2b01      	cmp	r3, #1
 80030ae:	d017      	beq.n	80030e0 <HAL_RCC_OscConfig+0x41c>
        pll_config = RCC->CFGR;
 80030b0:	4b0d      	ldr	r3, [pc, #52]	; (80030e8 <HAL_RCC_OscConfig+0x424>)
 80030b2:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030b4:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 80030b8:	6a22      	ldr	r2, [r4, #32]
 80030ba:	4291      	cmp	r1, r2
 80030bc:	d112      	bne.n	80030e4 <HAL_RCC_OscConfig+0x420>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80030be:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030c2:	6a60      	ldr	r0, [r4, #36]	; 0x24
        return HAL_ERROR;
 80030c4:	1a18      	subs	r0, r3, r0
 80030c6:	bf18      	it	ne
 80030c8:	2001      	movne	r0, #1
 80030ca:	e006      	b.n	80030da <HAL_RCC_OscConfig+0x416>
    return HAL_ERROR;
 80030cc:	2001      	movs	r0, #1
}
 80030ce:	4770      	bx	lr
        return HAL_ERROR;
 80030d0:	2001      	movs	r0, #1
 80030d2:	e002      	b.n	80030da <HAL_RCC_OscConfig+0x416>
        return HAL_ERROR;
 80030d4:	2001      	movs	r0, #1
 80030d6:	e000      	b.n	80030da <HAL_RCC_OscConfig+0x416>
  return HAL_OK;
 80030d8:	2000      	movs	r0, #0
}
 80030da:	b002      	add	sp, #8
 80030dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return HAL_ERROR;
 80030e0:	2001      	movs	r0, #1
 80030e2:	e7fa      	b.n	80030da <HAL_RCC_OscConfig+0x416>
          return HAL_ERROR;
 80030e4:	2001      	movs	r0, #1
 80030e6:	e7f8      	b.n	80030da <HAL_RCC_OscConfig+0x416>
 80030e8:	40021000 	.word	0x40021000
 80030ec:	42420000 	.word	0x42420000

080030f0 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 80030f0:	4b0f      	ldr	r3, [pc, #60]	; (8003130 <HAL_RCC_GetSysClockFreq+0x40>)
 80030f2:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80030f4:	f003 020c 	and.w	r2, r3, #12
 80030f8:	2a08      	cmp	r2, #8
 80030fa:	d001      	beq.n	8003100 <HAL_RCC_GetSysClockFreq+0x10>
      sysclockfreq = HSE_VALUE;
 80030fc:	480d      	ldr	r0, [pc, #52]	; (8003134 <HAL_RCC_GetSysClockFreq+0x44>)
}
 80030fe:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003100:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8003104:	490c      	ldr	r1, [pc, #48]	; (8003138 <HAL_RCC_GetSysClockFreq+0x48>)
 8003106:	5c88      	ldrb	r0, [r1, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003108:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800310c:	d00b      	beq.n	8003126 <HAL_RCC_GetSysClockFreq+0x36>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800310e:	4b08      	ldr	r3, [pc, #32]	; (8003130 <HAL_RCC_GetSysClockFreq+0x40>)
 8003110:	685b      	ldr	r3, [r3, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003112:	4a08      	ldr	r2, [pc, #32]	; (8003134 <HAL_RCC_GetSysClockFreq+0x44>)
 8003114:	fb02 f000 	mul.w	r0, r2, r0
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003118:	f3c3 4340 	ubfx	r3, r3, #17, #1
 800311c:	4a07      	ldr	r2, [pc, #28]	; (800313c <HAL_RCC_GetSysClockFreq+0x4c>)
 800311e:	5cd3      	ldrb	r3, [r2, r3]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003120:	fbb0 f0f3 	udiv	r0, r0, r3
 8003124:	4770      	bx	lr
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003126:	4b06      	ldr	r3, [pc, #24]	; (8003140 <HAL_RCC_GetSysClockFreq+0x50>)
 8003128:	fb03 f000 	mul.w	r0, r3, r0
 800312c:	4770      	bx	lr
 800312e:	bf00      	nop
 8003130:	40021000 	.word	0x40021000
 8003134:	007a1200 	.word	0x007a1200
 8003138:	08007768 	.word	0x08007768
 800313c:	08007778 	.word	0x08007778
 8003140:	003d0900 	.word	0x003d0900

08003144 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8003144:	2800      	cmp	r0, #0
 8003146:	f000 80a2 	beq.w	800328e <HAL_RCC_ClockConfig+0x14a>
{
 800314a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800314e:	460d      	mov	r5, r1
 8003150:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003152:	4b53      	ldr	r3, [pc, #332]	; (80032a0 <HAL_RCC_ClockConfig+0x15c>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 0307 	and.w	r3, r3, #7
 800315a:	428b      	cmp	r3, r1
 800315c:	d20b      	bcs.n	8003176 <HAL_RCC_ClockConfig+0x32>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800315e:	4a50      	ldr	r2, [pc, #320]	; (80032a0 <HAL_RCC_ClockConfig+0x15c>)
 8003160:	6813      	ldr	r3, [r2, #0]
 8003162:	f023 0307 	bic.w	r3, r3, #7
 8003166:	430b      	orrs	r3, r1
 8003168:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800316a:	6813      	ldr	r3, [r2, #0]
 800316c:	f003 0307 	and.w	r3, r3, #7
 8003170:	428b      	cmp	r3, r1
 8003172:	f040 808e 	bne.w	8003292 <HAL_RCC_ClockConfig+0x14e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003176:	6823      	ldr	r3, [r4, #0]
 8003178:	f013 0f02 	tst.w	r3, #2
 800317c:	d017      	beq.n	80031ae <HAL_RCC_ClockConfig+0x6a>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800317e:	f013 0f04 	tst.w	r3, #4
 8003182:	d004      	beq.n	800318e <HAL_RCC_ClockConfig+0x4a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003184:	4a47      	ldr	r2, [pc, #284]	; (80032a4 <HAL_RCC_ClockConfig+0x160>)
 8003186:	6853      	ldr	r3, [r2, #4]
 8003188:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800318c:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800318e:	6823      	ldr	r3, [r4, #0]
 8003190:	f013 0f08 	tst.w	r3, #8
 8003194:	d004      	beq.n	80031a0 <HAL_RCC_ClockConfig+0x5c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003196:	4a43      	ldr	r2, [pc, #268]	; (80032a4 <HAL_RCC_ClockConfig+0x160>)
 8003198:	6853      	ldr	r3, [r2, #4]
 800319a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800319e:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031a0:	4a40      	ldr	r2, [pc, #256]	; (80032a4 <HAL_RCC_ClockConfig+0x160>)
 80031a2:	6853      	ldr	r3, [r2, #4]
 80031a4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80031a8:	68a1      	ldr	r1, [r4, #8]
 80031aa:	430b      	orrs	r3, r1
 80031ac:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031ae:	6823      	ldr	r3, [r4, #0]
 80031b0:	f013 0f01 	tst.w	r3, #1
 80031b4:	d031      	beq.n	800321a <HAL_RCC_ClockConfig+0xd6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031b6:	6862      	ldr	r2, [r4, #4]
 80031b8:	2a01      	cmp	r2, #1
 80031ba:	d020      	beq.n	80031fe <HAL_RCC_ClockConfig+0xba>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031bc:	2a02      	cmp	r2, #2
 80031be:	d025      	beq.n	800320c <HAL_RCC_ClockConfig+0xc8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031c0:	4b38      	ldr	r3, [pc, #224]	; (80032a4 <HAL_RCC_ClockConfig+0x160>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f013 0f02 	tst.w	r3, #2
 80031c8:	d065      	beq.n	8003296 <HAL_RCC_ClockConfig+0x152>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80031ca:	4936      	ldr	r1, [pc, #216]	; (80032a4 <HAL_RCC_ClockConfig+0x160>)
 80031cc:	684b      	ldr	r3, [r1, #4]
 80031ce:	f023 0303 	bic.w	r3, r3, #3
 80031d2:	4313      	orrs	r3, r2
 80031d4:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 80031d6:	f7fe ff8b 	bl	80020f0 <HAL_GetTick>
 80031da:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031dc:	4f31      	ldr	r7, [pc, #196]	; (80032a4 <HAL_RCC_ClockConfig+0x160>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031de:	f241 3888 	movw	r8, #5000	; 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	f003 030c 	and.w	r3, r3, #12
 80031e8:	6862      	ldr	r2, [r4, #4]
 80031ea:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80031ee:	d014      	beq.n	800321a <HAL_RCC_ClockConfig+0xd6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031f0:	f7fe ff7e 	bl	80020f0 <HAL_GetTick>
 80031f4:	1b80      	subs	r0, r0, r6
 80031f6:	4540      	cmp	r0, r8
 80031f8:	d9f3      	bls.n	80031e2 <HAL_RCC_ClockConfig+0x9e>
        return HAL_TIMEOUT;
 80031fa:	2003      	movs	r0, #3
 80031fc:	e045      	b.n	800328a <HAL_RCC_ClockConfig+0x146>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031fe:	4b29      	ldr	r3, [pc, #164]	; (80032a4 <HAL_RCC_ClockConfig+0x160>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003206:	d1e0      	bne.n	80031ca <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 8003208:	2001      	movs	r0, #1
 800320a:	e03e      	b.n	800328a <HAL_RCC_ClockConfig+0x146>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800320c:	4b25      	ldr	r3, [pc, #148]	; (80032a4 <HAL_RCC_ClockConfig+0x160>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003214:	d1d9      	bne.n	80031ca <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 8003216:	2001      	movs	r0, #1
 8003218:	e037      	b.n	800328a <HAL_RCC_ClockConfig+0x146>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800321a:	4b21      	ldr	r3, [pc, #132]	; (80032a0 <HAL_RCC_ClockConfig+0x15c>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 0307 	and.w	r3, r3, #7
 8003222:	42ab      	cmp	r3, r5
 8003224:	d90a      	bls.n	800323c <HAL_RCC_ClockConfig+0xf8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003226:	4a1e      	ldr	r2, [pc, #120]	; (80032a0 <HAL_RCC_ClockConfig+0x15c>)
 8003228:	6813      	ldr	r3, [r2, #0]
 800322a:	f023 0307 	bic.w	r3, r3, #7
 800322e:	432b      	orrs	r3, r5
 8003230:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003232:	6813      	ldr	r3, [r2, #0]
 8003234:	f003 0307 	and.w	r3, r3, #7
 8003238:	42ab      	cmp	r3, r5
 800323a:	d12e      	bne.n	800329a <HAL_RCC_ClockConfig+0x156>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800323c:	6823      	ldr	r3, [r4, #0]
 800323e:	f013 0f04 	tst.w	r3, #4
 8003242:	d006      	beq.n	8003252 <HAL_RCC_ClockConfig+0x10e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003244:	4a17      	ldr	r2, [pc, #92]	; (80032a4 <HAL_RCC_ClockConfig+0x160>)
 8003246:	6853      	ldr	r3, [r2, #4]
 8003248:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800324c:	68e1      	ldr	r1, [r4, #12]
 800324e:	430b      	orrs	r3, r1
 8003250:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003252:	6823      	ldr	r3, [r4, #0]
 8003254:	f013 0f08 	tst.w	r3, #8
 8003258:	d007      	beq.n	800326a <HAL_RCC_ClockConfig+0x126>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800325a:	4a12      	ldr	r2, [pc, #72]	; (80032a4 <HAL_RCC_ClockConfig+0x160>)
 800325c:	6853      	ldr	r3, [r2, #4]
 800325e:	6921      	ldr	r1, [r4, #16]
 8003260:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8003264:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003268:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800326a:	f7ff ff41 	bl	80030f0 <HAL_RCC_GetSysClockFreq>
 800326e:	4b0d      	ldr	r3, [pc, #52]	; (80032a4 <HAL_RCC_ClockConfig+0x160>)
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003276:	4a0c      	ldr	r2, [pc, #48]	; (80032a8 <HAL_RCC_ClockConfig+0x164>)
 8003278:	5cd3      	ldrb	r3, [r2, r3]
 800327a:	40d8      	lsrs	r0, r3
 800327c:	4b0b      	ldr	r3, [pc, #44]	; (80032ac <HAL_RCC_ClockConfig+0x168>)
 800327e:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8003280:	4b0b      	ldr	r3, [pc, #44]	; (80032b0 <HAL_RCC_ClockConfig+0x16c>)
 8003282:	6818      	ldr	r0, [r3, #0]
 8003284:	f7fe fe72 	bl	8001f6c <HAL_InitTick>
  return HAL_OK;
 8003288:	2000      	movs	r0, #0
}
 800328a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 800328e:	2001      	movs	r0, #1
}
 8003290:	4770      	bx	lr
    return HAL_ERROR;
 8003292:	2001      	movs	r0, #1
 8003294:	e7f9      	b.n	800328a <HAL_RCC_ClockConfig+0x146>
        return HAL_ERROR;
 8003296:	2001      	movs	r0, #1
 8003298:	e7f7      	b.n	800328a <HAL_RCC_ClockConfig+0x146>
    return HAL_ERROR;
 800329a:	2001      	movs	r0, #1
 800329c:	e7f5      	b.n	800328a <HAL_RCC_ClockConfig+0x146>
 800329e:	bf00      	nop
 80032a0:	40022000 	.word	0x40022000
 80032a4:	40021000 	.word	0x40021000
 80032a8:	08007750 	.word	0x08007750
 80032ac:	20000000 	.word	0x20000000
 80032b0:	20000008 	.word	0x20000008

080032b4 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80032b4:	4b04      	ldr	r3, [pc, #16]	; (80032c8 <HAL_RCC_GetPCLK1Freq+0x14>)
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80032bc:	4a03      	ldr	r2, [pc, #12]	; (80032cc <HAL_RCC_GetPCLK1Freq+0x18>)
 80032be:	5cd3      	ldrb	r3, [r2, r3]
 80032c0:	4a03      	ldr	r2, [pc, #12]	; (80032d0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80032c2:	6810      	ldr	r0, [r2, #0]
}
 80032c4:	40d8      	lsrs	r0, r3
 80032c6:	4770      	bx	lr
 80032c8:	40021000 	.word	0x40021000
 80032cc:	08007760 	.word	0x08007760
 80032d0:	20000000 	.word	0x20000000

080032d4 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80032d4:	4b04      	ldr	r3, [pc, #16]	; (80032e8 <HAL_RCC_GetPCLK2Freq+0x14>)
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80032dc:	4a03      	ldr	r2, [pc, #12]	; (80032ec <HAL_RCC_GetPCLK2Freq+0x18>)
 80032de:	5cd3      	ldrb	r3, [r2, r3]
 80032e0:	4a03      	ldr	r2, [pc, #12]	; (80032f0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80032e2:	6810      	ldr	r0, [r2, #0]
}
 80032e4:	40d8      	lsrs	r0, r3
 80032e6:	4770      	bx	lr
 80032e8:	40021000 	.word	0x40021000
 80032ec:	08007760 	.word	0x08007760
 80032f0:	20000000 	.word	0x20000000

080032f4 <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80032f4:	230f      	movs	r3, #15
 80032f6:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80032f8:	4b0b      	ldr	r3, [pc, #44]	; (8003328 <HAL_RCC_GetClockConfig+0x34>)
 80032fa:	685a      	ldr	r2, [r3, #4]
 80032fc:	f002 0203 	and.w	r2, r2, #3
 8003300:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003302:	685a      	ldr	r2, [r3, #4]
 8003304:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8003308:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800330a:	685a      	ldr	r2, [r3, #4]
 800330c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8003310:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	08db      	lsrs	r3, r3, #3
 8003316:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800331a:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800331c:	4b03      	ldr	r3, [pc, #12]	; (800332c <HAL_RCC_GetClockConfig+0x38>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 0307 	and.w	r3, r3, #7
 8003324:	600b      	str	r3, [r1, #0]
}
 8003326:	4770      	bx	lr
 8003328:	40021000 	.word	0x40021000
 800332c:	40022000 	.word	0x40022000

08003330 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003330:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003334:	b082      	sub	sp, #8
 8003336:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003338:	6803      	ldr	r3, [r0, #0]
 800333a:	f013 0f01 	tst.w	r3, #1
 800333e:	d036      	beq.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x7e>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003340:	4b3f      	ldr	r3, [pc, #252]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8003342:	69db      	ldr	r3, [r3, #28]
 8003344:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8003348:	d149      	bne.n	80033de <HAL_RCCEx_PeriphCLKConfig+0xae>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800334a:	4b3d      	ldr	r3, [pc, #244]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 800334c:	69da      	ldr	r2, [r3, #28]
 800334e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003352:	61da      	str	r2, [r3, #28]
 8003354:	69db      	ldr	r3, [r3, #28]
 8003356:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800335a:	9301      	str	r3, [sp, #4]
 800335c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800335e:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003360:	4b38      	ldr	r3, [pc, #224]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003368:	d03b      	beq.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800336a:	4b35      	ldr	r3, [pc, #212]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 800336c:	6a1b      	ldr	r3, [r3, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800336e:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8003372:	d013      	beq.n	800339c <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8003374:	6862      	ldr	r2, [r4, #4]
 8003376:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800337a:	429a      	cmp	r2, r3
 800337c:	d00e      	beq.n	800339c <HAL_RCCEx_PeriphCLKConfig+0x6c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800337e:	4a30      	ldr	r2, [pc, #192]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8003380:	6a13      	ldr	r3, [r2, #32]
 8003382:	f423 7040 	bic.w	r0, r3, #768	; 0x300
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003386:	4930      	ldr	r1, [pc, #192]	; (8003448 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8003388:	2601      	movs	r6, #1
 800338a:	f8c1 6440 	str.w	r6, [r1, #1088]	; 0x440
      __HAL_RCC_BACKUPRESET_RELEASE();
 800338e:	2600      	movs	r6, #0
 8003390:	f8c1 6440 	str.w	r6, [r1, #1088]	; 0x440
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003394:	6210      	str	r0, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003396:	f013 0f01 	tst.w	r3, #1
 800339a:	d136      	bne.n	800340a <HAL_RCCEx_PeriphCLKConfig+0xda>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800339c:	4a28      	ldr	r2, [pc, #160]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 800339e:	6a13      	ldr	r3, [r2, #32]
 80033a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033a4:	6861      	ldr	r1, [r4, #4]
 80033a6:	430b      	orrs	r3, r1
 80033a8:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80033aa:	2d00      	cmp	r5, #0
 80033ac:	d13e      	bne.n	800342c <HAL_RCCEx_PeriphCLKConfig+0xfc>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80033ae:	6823      	ldr	r3, [r4, #0]
 80033b0:	f013 0f02 	tst.w	r3, #2
 80033b4:	d006      	beq.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x94>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80033b6:	4a22      	ldr	r2, [pc, #136]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 80033b8:	6853      	ldr	r3, [r2, #4]
 80033ba:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80033be:	68a1      	ldr	r1, [r4, #8]
 80033c0:	430b      	orrs	r3, r1
 80033c2:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80033c4:	6823      	ldr	r3, [r4, #0]
 80033c6:	f013 0f10 	tst.w	r3, #16
 80033ca:	d034      	beq.n	8003436 <HAL_RCCEx_PeriphCLKConfig+0x106>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80033cc:	4a1c      	ldr	r2, [pc, #112]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 80033ce:	6853      	ldr	r3, [r2, #4]
 80033d0:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80033d4:	68e1      	ldr	r1, [r4, #12]
 80033d6:	430b      	orrs	r3, r1
 80033d8:	6053      	str	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80033da:	2000      	movs	r0, #0
 80033dc:	e02c      	b.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0x108>
    FlagStatus pwrclkchanged = RESET;
 80033de:	2500      	movs	r5, #0
 80033e0:	e7be      	b.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0x30>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033e2:	4a18      	ldr	r2, [pc, #96]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 80033e4:	6813      	ldr	r3, [r2, #0]
 80033e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033ea:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80033ec:	f7fe fe80 	bl	80020f0 <HAL_GetTick>
 80033f0:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033f2:	4f14      	ldr	r7, [pc, #80]	; (8003444 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	f413 7f80 	tst.w	r3, #256	; 0x100
 80033fa:	d1b6      	bne.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033fc:	f7fe fe78 	bl	80020f0 <HAL_GetTick>
 8003400:	1b80      	subs	r0, r0, r6
 8003402:	2864      	cmp	r0, #100	; 0x64
 8003404:	d9f6      	bls.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
          return HAL_TIMEOUT;
 8003406:	2003      	movs	r0, #3
 8003408:	e016      	b.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0x108>
        tickstart = HAL_GetTick();
 800340a:	f7fe fe71 	bl	80020f0 <HAL_GetTick>
 800340e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003410:	4f0b      	ldr	r7, [pc, #44]	; (8003440 <HAL_RCCEx_PeriphCLKConfig+0x110>)
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003412:	f241 3888 	movw	r8, #5000	; 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003416:	6a3b      	ldr	r3, [r7, #32]
 8003418:	f013 0f02 	tst.w	r3, #2
 800341c:	d1be      	bne.n	800339c <HAL_RCCEx_PeriphCLKConfig+0x6c>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800341e:	f7fe fe67 	bl	80020f0 <HAL_GetTick>
 8003422:	1b80      	subs	r0, r0, r6
 8003424:	4540      	cmp	r0, r8
 8003426:	d9f6      	bls.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0xe6>
            return HAL_TIMEOUT;
 8003428:	2003      	movs	r0, #3
 800342a:	e005      	b.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0x108>
      __HAL_RCC_PWR_CLK_DISABLE();
 800342c:	69d3      	ldr	r3, [r2, #28]
 800342e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003432:	61d3      	str	r3, [r2, #28]
 8003434:	e7bb      	b.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x7e>
  return HAL_OK;
 8003436:	2000      	movs	r0, #0
}
 8003438:	b002      	add	sp, #8
 800343a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800343e:	bf00      	nop
 8003440:	40021000 	.word	0x40021000
 8003444:	40007000 	.word	0x40007000
 8003448:	42420000 	.word	0x42420000

0800344c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800344c:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800344e:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003450:	6a02      	ldr	r2, [r0, #32]
 8003452:	f022 0201 	bic.w	r2, r2, #1
 8003456:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003458:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800345a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800345c:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003460:	680d      	ldr	r5, [r1, #0]
 8003462:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003464:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003468:	688d      	ldr	r5, [r1, #8]
 800346a:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800346c:	4d0b      	ldr	r5, [pc, #44]	; (800349c <TIM_OC1_SetConfig+0x50>)
 800346e:	42a8      	cmp	r0, r5
 8003470:	d006      	beq.n	8003480 <TIM_OC1_SetConfig+0x34>
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003472:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003474:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003476:	684a      	ldr	r2, [r1, #4]
 8003478:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800347a:	6203      	str	r3, [r0, #32]
}
 800347c:	bc70      	pop	{r4, r5, r6}
 800347e:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC1NP;
 8003480:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8003484:	68cd      	ldr	r5, [r1, #12]
 8003486:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8003488:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800348c:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8003490:	694d      	ldr	r5, [r1, #20]
 8003492:	698e      	ldr	r6, [r1, #24]
 8003494:	4335      	orrs	r5, r6
 8003496:	432c      	orrs	r4, r5
 8003498:	e7eb      	b.n	8003472 <TIM_OC1_SetConfig+0x26>
 800349a:	bf00      	nop
 800349c:	40012c00 	.word	0x40012c00

080034a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80034a0:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034a2:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80034a4:	6a02      	ldr	r2, [r0, #32]
 80034a6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80034aa:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034ac:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80034ae:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80034b0:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80034b4:	680d      	ldr	r5, [r1, #0]
 80034b6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80034b8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80034bc:	688d      	ldr	r5, [r1, #8]
 80034be:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80034c2:	4d0c      	ldr	r5, [pc, #48]	; (80034f4 <TIM_OC3_SetConfig+0x54>)
 80034c4:	42a8      	cmp	r0, r5
 80034c6:	d006      	beq.n	80034d6 <TIM_OC3_SetConfig+0x36>
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034c8:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80034ca:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80034cc:	684a      	ldr	r2, [r1, #4]
 80034ce:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034d0:	6203      	str	r3, [r0, #32]
}
 80034d2:	bc70      	pop	{r4, r5, r6}
 80034d4:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 80034d6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80034da:	68cd      	ldr	r5, [r1, #12]
 80034dc:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 80034e0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80034e4:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80034e8:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80034ea:	698e      	ldr	r6, [r1, #24]
 80034ec:	4335      	orrs	r5, r6
 80034ee:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
 80034f2:	e7e9      	b.n	80034c8 <TIM_OC3_SetConfig+0x28>
 80034f4:	40012c00 	.word	0x40012c00

080034f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80034f8:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034fa:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80034fc:	6a02      	ldr	r2, [r0, #32]
 80034fe:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003502:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003504:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003506:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003508:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800350c:	680d      	ldr	r5, [r1, #0]
 800350e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003512:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003516:	688d      	ldr	r5, [r1, #8]
 8003518:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800351c:	4d07      	ldr	r5, [pc, #28]	; (800353c <TIM_OC4_SetConfig+0x44>)
 800351e:	42a8      	cmp	r0, r5
 8003520:	d006      	beq.n	8003530 <TIM_OC4_SetConfig+0x38>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003522:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003524:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003526:	684a      	ldr	r2, [r1, #4]
 8003528:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800352a:	6203      	str	r3, [r0, #32]
}
 800352c:	bc30      	pop	{r4, r5}
 800352e:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003530:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003534:	694d      	ldr	r5, [r1, #20]
 8003536:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 800353a:	e7f2      	b.n	8003522 <TIM_OC4_SetConfig+0x2a>
 800353c:	40012c00 	.word	0x40012c00

08003540 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8003540:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003544:	b2db      	uxtb	r3, r3
 8003546:	2b01      	cmp	r3, #1
 8003548:	d127      	bne.n	800359a <HAL_TIM_Base_Start_IT+0x5a>
  htim->State = HAL_TIM_STATE_BUSY;
 800354a:	2302      	movs	r3, #2
 800354c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003550:	6802      	ldr	r2, [r0, #0]
 8003552:	68d3      	ldr	r3, [r2, #12]
 8003554:	f043 0301 	orr.w	r3, r3, #1
 8003558:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800355a:	6803      	ldr	r3, [r0, #0]
 800355c:	4a11      	ldr	r2, [pc, #68]	; (80035a4 <HAL_TIM_Base_Start_IT+0x64>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d010      	beq.n	8003584 <HAL_TIM_Base_Start_IT+0x44>
 8003562:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003566:	d00d      	beq.n	8003584 <HAL_TIM_Base_Start_IT+0x44>
 8003568:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800356c:	4293      	cmp	r3, r2
 800356e:	d009      	beq.n	8003584 <HAL_TIM_Base_Start_IT+0x44>
 8003570:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003574:	4293      	cmp	r3, r2
 8003576:	d005      	beq.n	8003584 <HAL_TIM_Base_Start_IT+0x44>
    __HAL_TIM_ENABLE(htim);
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	f042 0201 	orr.w	r2, r2, #1
 800357e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003580:	2000      	movs	r0, #0
 8003582:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003584:	689a      	ldr	r2, [r3, #8]
 8003586:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800358a:	2a06      	cmp	r2, #6
 800358c:	d007      	beq.n	800359e <HAL_TIM_Base_Start_IT+0x5e>
      __HAL_TIM_ENABLE(htim);
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	f042 0201 	orr.w	r2, r2, #1
 8003594:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003596:	2000      	movs	r0, #0
 8003598:	4770      	bx	lr
    return HAL_ERROR;
 800359a:	2001      	movs	r0, #1
 800359c:	4770      	bx	lr
  return HAL_OK;
 800359e:	2000      	movs	r0, #0
}
 80035a0:	4770      	bx	lr
 80035a2:	bf00      	nop
 80035a4:	40012c00 	.word	0x40012c00

080035a8 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80035a8:	6802      	ldr	r2, [r0, #0]
 80035aa:	68d3      	ldr	r3, [r2, #12]
 80035ac:	f023 0301 	bic.w	r3, r3, #1
 80035b0:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE(htim);
 80035b2:	6803      	ldr	r3, [r0, #0]
 80035b4:	6a19      	ldr	r1, [r3, #32]
 80035b6:	f241 1211 	movw	r2, #4369	; 0x1111
 80035ba:	4211      	tst	r1, r2
 80035bc:	d108      	bne.n	80035d0 <HAL_TIM_Base_Stop_IT+0x28>
 80035be:	6a19      	ldr	r1, [r3, #32]
 80035c0:	f240 4244 	movw	r2, #1092	; 0x444
 80035c4:	4211      	tst	r1, r2
 80035c6:	d103      	bne.n	80035d0 <HAL_TIM_Base_Stop_IT+0x28>
 80035c8:	681a      	ldr	r2, [r3, #0]
 80035ca:	f022 0201 	bic.w	r2, r2, #1
 80035ce:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 80035d0:	2301      	movs	r3, #1
 80035d2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 80035d6:	2000      	movs	r0, #0
 80035d8:	4770      	bx	lr

080035da <HAL_TIM_PWM_MspInit>:
}
 80035da:	4770      	bx	lr

080035dc <HAL_TIM_OC_DelayElapsedCallback>:
}
 80035dc:	4770      	bx	lr

080035de <HAL_TIM_IC_CaptureCallback>:
}
 80035de:	4770      	bx	lr

080035e0 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 80035e0:	4770      	bx	lr

080035e2 <HAL_TIM_TriggerCallback>:
}
 80035e2:	4770      	bx	lr

080035e4 <HAL_TIM_IRQHandler>:
{
 80035e4:	b510      	push	{r4, lr}
 80035e6:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80035e8:	6803      	ldr	r3, [r0, #0]
 80035ea:	691a      	ldr	r2, [r3, #16]
 80035ec:	f012 0f02 	tst.w	r2, #2
 80035f0:	d011      	beq.n	8003616 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80035f2:	68da      	ldr	r2, [r3, #12]
 80035f4:	f012 0f02 	tst.w	r2, #2
 80035f8:	d00d      	beq.n	8003616 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80035fa:	f06f 0202 	mvn.w	r2, #2
 80035fe:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003600:	2301      	movs	r3, #1
 8003602:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003604:	6803      	ldr	r3, [r0, #0]
 8003606:	699b      	ldr	r3, [r3, #24]
 8003608:	f013 0f03 	tst.w	r3, #3
 800360c:	d070      	beq.n	80036f0 <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 800360e:	f7ff ffe6 	bl	80035de <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003612:	2300      	movs	r3, #0
 8003614:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003616:	6823      	ldr	r3, [r4, #0]
 8003618:	691a      	ldr	r2, [r3, #16]
 800361a:	f012 0f04 	tst.w	r2, #4
 800361e:	d012      	beq.n	8003646 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003620:	68da      	ldr	r2, [r3, #12]
 8003622:	f012 0f04 	tst.w	r2, #4
 8003626:	d00e      	beq.n	8003646 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003628:	f06f 0204 	mvn.w	r2, #4
 800362c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800362e:	2302      	movs	r3, #2
 8003630:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003632:	6823      	ldr	r3, [r4, #0]
 8003634:	699b      	ldr	r3, [r3, #24]
 8003636:	f413 7f40 	tst.w	r3, #768	; 0x300
 800363a:	d05f      	beq.n	80036fc <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 800363c:	4620      	mov	r0, r4
 800363e:	f7ff ffce 	bl	80035de <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003642:	2300      	movs	r3, #0
 8003644:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003646:	6823      	ldr	r3, [r4, #0]
 8003648:	691a      	ldr	r2, [r3, #16]
 800364a:	f012 0f08 	tst.w	r2, #8
 800364e:	d012      	beq.n	8003676 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003650:	68da      	ldr	r2, [r3, #12]
 8003652:	f012 0f08 	tst.w	r2, #8
 8003656:	d00e      	beq.n	8003676 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003658:	f06f 0208 	mvn.w	r2, #8
 800365c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800365e:	2304      	movs	r3, #4
 8003660:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003662:	6823      	ldr	r3, [r4, #0]
 8003664:	69db      	ldr	r3, [r3, #28]
 8003666:	f013 0f03 	tst.w	r3, #3
 800366a:	d04e      	beq.n	800370a <HAL_TIM_IRQHandler+0x126>
        HAL_TIM_IC_CaptureCallback(htim);
 800366c:	4620      	mov	r0, r4
 800366e:	f7ff ffb6 	bl	80035de <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003672:	2300      	movs	r3, #0
 8003674:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003676:	6823      	ldr	r3, [r4, #0]
 8003678:	691a      	ldr	r2, [r3, #16]
 800367a:	f012 0f10 	tst.w	r2, #16
 800367e:	d012      	beq.n	80036a6 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003680:	68da      	ldr	r2, [r3, #12]
 8003682:	f012 0f10 	tst.w	r2, #16
 8003686:	d00e      	beq.n	80036a6 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003688:	f06f 0210 	mvn.w	r2, #16
 800368c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800368e:	2308      	movs	r3, #8
 8003690:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003692:	6823      	ldr	r3, [r4, #0]
 8003694:	69db      	ldr	r3, [r3, #28]
 8003696:	f413 7f40 	tst.w	r3, #768	; 0x300
 800369a:	d03d      	beq.n	8003718 <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_IC_CaptureCallback(htim);
 800369c:	4620      	mov	r0, r4
 800369e:	f7ff ff9e 	bl	80035de <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036a2:	2300      	movs	r3, #0
 80036a4:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80036a6:	6823      	ldr	r3, [r4, #0]
 80036a8:	691a      	ldr	r2, [r3, #16]
 80036aa:	f012 0f01 	tst.w	r2, #1
 80036ae:	d003      	beq.n	80036b8 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80036b0:	68da      	ldr	r2, [r3, #12]
 80036b2:	f012 0f01 	tst.w	r2, #1
 80036b6:	d136      	bne.n	8003726 <HAL_TIM_IRQHandler+0x142>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80036b8:	6823      	ldr	r3, [r4, #0]
 80036ba:	691a      	ldr	r2, [r3, #16]
 80036bc:	f012 0f80 	tst.w	r2, #128	; 0x80
 80036c0:	d003      	beq.n	80036ca <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80036c2:	68da      	ldr	r2, [r3, #12]
 80036c4:	f012 0f80 	tst.w	r2, #128	; 0x80
 80036c8:	d134      	bne.n	8003734 <HAL_TIM_IRQHandler+0x150>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80036ca:	6823      	ldr	r3, [r4, #0]
 80036cc:	691a      	ldr	r2, [r3, #16]
 80036ce:	f012 0f40 	tst.w	r2, #64	; 0x40
 80036d2:	d003      	beq.n	80036dc <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80036d4:	68da      	ldr	r2, [r3, #12]
 80036d6:	f012 0f40 	tst.w	r2, #64	; 0x40
 80036da:	d132      	bne.n	8003742 <HAL_TIM_IRQHandler+0x15e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80036dc:	6823      	ldr	r3, [r4, #0]
 80036de:	691a      	ldr	r2, [r3, #16]
 80036e0:	f012 0f20 	tst.w	r2, #32
 80036e4:	d003      	beq.n	80036ee <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80036e6:	68da      	ldr	r2, [r3, #12]
 80036e8:	f012 0f20 	tst.w	r2, #32
 80036ec:	d130      	bne.n	8003750 <HAL_TIM_IRQHandler+0x16c>
}
 80036ee:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80036f0:	f7ff ff74 	bl	80035dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036f4:	4620      	mov	r0, r4
 80036f6:	f7ff ff73 	bl	80035e0 <HAL_TIM_PWM_PulseFinishedCallback>
 80036fa:	e78a      	b.n	8003612 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036fc:	4620      	mov	r0, r4
 80036fe:	f7ff ff6d 	bl	80035dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003702:	4620      	mov	r0, r4
 8003704:	f7ff ff6c 	bl	80035e0 <HAL_TIM_PWM_PulseFinishedCallback>
 8003708:	e79b      	b.n	8003642 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800370a:	4620      	mov	r0, r4
 800370c:	f7ff ff66 	bl	80035dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003710:	4620      	mov	r0, r4
 8003712:	f7ff ff65 	bl	80035e0 <HAL_TIM_PWM_PulseFinishedCallback>
 8003716:	e7ac      	b.n	8003672 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003718:	4620      	mov	r0, r4
 800371a:	f7ff ff5f 	bl	80035dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800371e:	4620      	mov	r0, r4
 8003720:	f7ff ff5e 	bl	80035e0 <HAL_TIM_PWM_PulseFinishedCallback>
 8003724:	e7bd      	b.n	80036a2 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003726:	f06f 0201 	mvn.w	r2, #1
 800372a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800372c:	4620      	mov	r0, r4
 800372e:	f7fe f9f1 	bl	8001b14 <HAL_TIM_PeriodElapsedCallback>
 8003732:	e7c1      	b.n	80036b8 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003734:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003738:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800373a:	4620      	mov	r0, r4
 800373c:	f000 fa49 	bl	8003bd2 <HAL_TIMEx_BreakCallback>
 8003740:	e7c3      	b.n	80036ca <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003742:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003746:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003748:	4620      	mov	r0, r4
 800374a:	f7ff ff4a 	bl	80035e2 <HAL_TIM_TriggerCallback>
 800374e:	e7c5      	b.n	80036dc <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003750:	f06f 0220 	mvn.w	r2, #32
 8003754:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8003756:	4620      	mov	r0, r4
 8003758:	f000 fa3a 	bl	8003bd0 <HAL_TIMEx_CommutCallback>
}
 800375c:	e7c7      	b.n	80036ee <HAL_TIM_IRQHandler+0x10a>
	...

08003760 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8003760:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003762:	4a25      	ldr	r2, [pc, #148]	; (80037f8 <TIM_Base_SetConfig+0x98>)
 8003764:	4290      	cmp	r0, r2
 8003766:	d014      	beq.n	8003792 <TIM_Base_SetConfig+0x32>
 8003768:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800376c:	d02b      	beq.n	80037c6 <TIM_Base_SetConfig+0x66>
 800376e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003772:	4290      	cmp	r0, r2
 8003774:	d022      	beq.n	80037bc <TIM_Base_SetConfig+0x5c>
 8003776:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800377a:	4290      	cmp	r0, r2
 800377c:	d037      	beq.n	80037ee <TIM_Base_SetConfig+0x8e>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800377e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003782:	694a      	ldr	r2, [r1, #20]
 8003784:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8003786:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003788:	688b      	ldr	r3, [r1, #8]
 800378a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800378c:	680b      	ldr	r3, [r1, #0]
 800378e:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003790:	e02a      	b.n	80037e8 <TIM_Base_SetConfig+0x88>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003792:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003796:	684a      	ldr	r2, [r1, #4]
 8003798:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 800379a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800379e:	68ca      	ldr	r2, [r1, #12]
 80037a0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80037a6:	694a      	ldr	r2, [r1, #20]
 80037a8:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80037aa:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037ac:	688b      	ldr	r3, [r1, #8]
 80037ae:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80037b0:	680b      	ldr	r3, [r1, #0]
 80037b2:	6283      	str	r3, [r0, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80037b4:	690a      	ldr	r2, [r1, #16]
 80037b6:	4b10      	ldr	r3, [pc, #64]	; (80037f8 <TIM_Base_SetConfig+0x98>)
 80037b8:	631a      	str	r2, [r3, #48]	; 0x30
 80037ba:	e015      	b.n	80037e8 <TIM_Base_SetConfig+0x88>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80037bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80037c0:	684a      	ldr	r2, [r1, #4]
 80037c2:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80037c4:	e003      	b.n	80037ce <TIM_Base_SetConfig+0x6e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80037c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80037ca:	684a      	ldr	r2, [r1, #4]
 80037cc:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 80037ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80037d2:	68ca      	ldr	r2, [r1, #12]
 80037d4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80037da:	694a      	ldr	r2, [r1, #20]
 80037dc:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80037de:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037e0:	688b      	ldr	r3, [r1, #8]
 80037e2:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80037e4:	680b      	ldr	r3, [r1, #0]
 80037e6:	6283      	str	r3, [r0, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 80037e8:	2301      	movs	r3, #1
 80037ea:	6143      	str	r3, [r0, #20]
}
 80037ec:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80037ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80037f2:	684a      	ldr	r2, [r1, #4]
 80037f4:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80037f6:	e7ea      	b.n	80037ce <TIM_Base_SetConfig+0x6e>
 80037f8:	40012c00 	.word	0x40012c00

080037fc <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80037fc:	b340      	cbz	r0, 8003850 <HAL_TIM_Base_Init+0x54>
{
 80037fe:	b510      	push	{r4, lr}
 8003800:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8003802:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003806:	b1f3      	cbz	r3, 8003846 <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8003808:	2302      	movs	r3, #2
 800380a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800380e:	4621      	mov	r1, r4
 8003810:	f851 0b04 	ldr.w	r0, [r1], #4
 8003814:	f7ff ffa4 	bl	8003760 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003818:	2301      	movs	r3, #1
 800381a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800381e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003822:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003826:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800382a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800382e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003832:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003836:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800383a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 800383e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003842:	2000      	movs	r0, #0
}
 8003844:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8003846:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800384a:	f7fe fadb 	bl	8001e04 <HAL_TIM_Base_MspInit>
 800384e:	e7db      	b.n	8003808 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8003850:	2001      	movs	r0, #1
}
 8003852:	4770      	bx	lr

08003854 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8003854:	b340      	cbz	r0, 80038a8 <HAL_TIM_PWM_Init+0x54>
{
 8003856:	b510      	push	{r4, lr}
 8003858:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800385a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800385e:	b1f3      	cbz	r3, 800389e <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8003860:	2302      	movs	r3, #2
 8003862:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003866:	4621      	mov	r1, r4
 8003868:	f851 0b04 	ldr.w	r0, [r1], #4
 800386c:	f7ff ff78 	bl	8003760 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003870:	2301      	movs	r3, #1
 8003872:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003876:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800387a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800387e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003882:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003886:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800388a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800388e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003892:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8003896:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800389a:	2000      	movs	r0, #0
}
 800389c:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800389e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80038a2:	f7ff fe9a 	bl	80035da <HAL_TIM_PWM_MspInit>
 80038a6:	e7db      	b.n	8003860 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 80038a8:	2001      	movs	r0, #1
}
 80038aa:	4770      	bx	lr

080038ac <TIM_OC2_SetConfig>:
{
 80038ac:	b470      	push	{r4, r5, r6}
  tmpccer = TIMx->CCER;
 80038ae:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038b0:	6a02      	ldr	r2, [r0, #32]
 80038b2:	f022 0210 	bic.w	r2, r2, #16
 80038b6:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80038b8:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80038ba:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80038bc:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80038c0:	680d      	ldr	r5, [r1, #0]
 80038c2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 80038c6:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80038ca:	688d      	ldr	r5, [r1, #8]
 80038cc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80038d0:	4d0c      	ldr	r5, [pc, #48]	; (8003904 <TIM_OC2_SetConfig+0x58>)
 80038d2:	42a8      	cmp	r0, r5
 80038d4:	d006      	beq.n	80038e4 <TIM_OC2_SetConfig+0x38>
  TIMx->CR2 = tmpcr2;
 80038d6:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80038d8:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80038da:	684a      	ldr	r2, [r1, #4]
 80038dc:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80038de:	6203      	str	r3, [r0, #32]
}
 80038e0:	bc70      	pop	{r4, r5, r6}
 80038e2:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 80038e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80038e8:	68cd      	ldr	r5, [r1, #12]
 80038ea:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80038ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80038f2:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80038f6:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80038f8:	698e      	ldr	r6, [r1, #24]
 80038fa:	4335      	orrs	r5, r6
 80038fc:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 8003900:	e7e9      	b.n	80038d6 <TIM_OC2_SetConfig+0x2a>
 8003902:	bf00      	nop
 8003904:	40012c00 	.word	0x40012c00

08003908 <HAL_TIM_PWM_ConfigChannel>:
{
 8003908:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800390a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800390e:	2b01      	cmp	r3, #1
 8003910:	d066      	beq.n	80039e0 <HAL_TIM_PWM_ConfigChannel+0xd8>
 8003912:	4604      	mov	r4, r0
 8003914:	460d      	mov	r5, r1
 8003916:	2301      	movs	r3, #1
 8003918:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 800391c:	2a0c      	cmp	r2, #12
 800391e:	d85a      	bhi.n	80039d6 <HAL_TIM_PWM_ConfigChannel+0xce>
 8003920:	e8df f002 	tbb	[pc, r2]
 8003924:	59595907 	.word	0x59595907
 8003928:	5959591b 	.word	0x5959591b
 800392c:	59595930 	.word	0x59595930
 8003930:	44          	.byte	0x44
 8003931:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003932:	6800      	ldr	r0, [r0, #0]
 8003934:	f7ff fd8a 	bl	800344c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003938:	6822      	ldr	r2, [r4, #0]
 800393a:	6993      	ldr	r3, [r2, #24]
 800393c:	f043 0308 	orr.w	r3, r3, #8
 8003940:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003942:	6822      	ldr	r2, [r4, #0]
 8003944:	6993      	ldr	r3, [r2, #24]
 8003946:	f023 0304 	bic.w	r3, r3, #4
 800394a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800394c:	6822      	ldr	r2, [r4, #0]
 800394e:	6993      	ldr	r3, [r2, #24]
 8003950:	6929      	ldr	r1, [r5, #16]
 8003952:	430b      	orrs	r3, r1
 8003954:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8003956:	2000      	movs	r0, #0
      break;
 8003958:	e03e      	b.n	80039d8 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800395a:	6800      	ldr	r0, [r0, #0]
 800395c:	f7ff ffa6 	bl	80038ac <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003960:	6822      	ldr	r2, [r4, #0]
 8003962:	6993      	ldr	r3, [r2, #24]
 8003964:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003968:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800396a:	6822      	ldr	r2, [r4, #0]
 800396c:	6993      	ldr	r3, [r2, #24]
 800396e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003972:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003974:	6822      	ldr	r2, [r4, #0]
 8003976:	6993      	ldr	r3, [r2, #24]
 8003978:	6929      	ldr	r1, [r5, #16]
 800397a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800397e:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8003980:	2000      	movs	r0, #0
      break;
 8003982:	e029      	b.n	80039d8 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003984:	6800      	ldr	r0, [r0, #0]
 8003986:	f7ff fd8b 	bl	80034a0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800398a:	6822      	ldr	r2, [r4, #0]
 800398c:	69d3      	ldr	r3, [r2, #28]
 800398e:	f043 0308 	orr.w	r3, r3, #8
 8003992:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003994:	6822      	ldr	r2, [r4, #0]
 8003996:	69d3      	ldr	r3, [r2, #28]
 8003998:	f023 0304 	bic.w	r3, r3, #4
 800399c:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800399e:	6822      	ldr	r2, [r4, #0]
 80039a0:	69d3      	ldr	r3, [r2, #28]
 80039a2:	6929      	ldr	r1, [r5, #16]
 80039a4:	430b      	orrs	r3, r1
 80039a6:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80039a8:	2000      	movs	r0, #0
      break;
 80039aa:	e015      	b.n	80039d8 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80039ac:	6800      	ldr	r0, [r0, #0]
 80039ae:	f7ff fda3 	bl	80034f8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80039b2:	6822      	ldr	r2, [r4, #0]
 80039b4:	69d3      	ldr	r3, [r2, #28]
 80039b6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80039ba:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80039bc:	6822      	ldr	r2, [r4, #0]
 80039be:	69d3      	ldr	r3, [r2, #28]
 80039c0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80039c4:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80039c6:	6822      	ldr	r2, [r4, #0]
 80039c8:	69d3      	ldr	r3, [r2, #28]
 80039ca:	6929      	ldr	r1, [r5, #16]
 80039cc:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80039d0:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80039d2:	2000      	movs	r0, #0
      break;
 80039d4:	e000      	b.n	80039d8 <HAL_TIM_PWM_ConfigChannel+0xd0>
  switch (Channel)
 80039d6:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 80039d8:	2300      	movs	r3, #0
 80039da:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80039de:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 80039e0:	2002      	movs	r0, #2
 80039e2:	e7fc      	b.n	80039de <HAL_TIM_PWM_ConfigChannel+0xd6>

080039e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80039e4:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80039e6:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80039e8:	f424 4c7f 	bic.w	ip, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80039ec:	430a      	orrs	r2, r1
 80039ee:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 80039f2:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80039f6:	6082      	str	r2, [r0, #8]
}
 80039f8:	bc10      	pop	{r4}
 80039fa:	4770      	bx	lr

080039fc <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80039fc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	f000 80ae 	beq.w	8003b62 <HAL_TIM_ConfigClockSource+0x166>
{
 8003a06:	b570      	push	{r4, r5, r6, lr}
 8003a08:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8003a10:	2302      	movs	r3, #2
 8003a12:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8003a16:	6802      	ldr	r2, [r0, #0]
 8003a18:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a1a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003a1e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8003a22:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8003a24:	680b      	ldr	r3, [r1, #0]
 8003a26:	2b60      	cmp	r3, #96	; 0x60
 8003a28:	d060      	beq.n	8003aec <HAL_TIM_ConfigClockSource+0xf0>
 8003a2a:	d83d      	bhi.n	8003aa8 <HAL_TIM_ConfigClockSource+0xac>
 8003a2c:	2b40      	cmp	r3, #64	; 0x40
 8003a2e:	d079      	beq.n	8003b24 <HAL_TIM_ConfigClockSource+0x128>
 8003a30:	d91c      	bls.n	8003a6c <HAL_TIM_ConfigClockSource+0x70>
 8003a32:	2b50      	cmp	r3, #80	; 0x50
 8003a34:	d136      	bne.n	8003aa4 <HAL_TIM_ConfigClockSource+0xa8>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a36:	6803      	ldr	r3, [r0, #0]
 8003a38:	6848      	ldr	r0, [r1, #4]
 8003a3a:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8003a3c:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a3e:	6a1a      	ldr	r2, [r3, #32]
 8003a40:	f022 0201 	bic.w	r2, r2, #1
 8003a44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a46:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a48:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a4c:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a50:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8003a54:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8003a56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a58:	6219      	str	r1, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003a5a:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8003a5c:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003a5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003a62:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8003a66:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003a68:	2000      	movs	r0, #0
}
 8003a6a:	e012      	b.n	8003a92 <HAL_TIM_ConfigClockSource+0x96>
  switch (sClockSourceConfig->ClockSource)
 8003a6c:	2b20      	cmp	r3, #32
 8003a6e:	d002      	beq.n	8003a76 <HAL_TIM_ConfigClockSource+0x7a>
 8003a70:	d90b      	bls.n	8003a8a <HAL_TIM_ConfigClockSource+0x8e>
 8003a72:	2b30      	cmp	r3, #48	; 0x30
 8003a74:	d114      	bne.n	8003aa0 <HAL_TIM_ConfigClockSource+0xa4>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003a76:	6821      	ldr	r1, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8003a78:	688a      	ldr	r2, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003a7a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8003a84:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003a86:	2000      	movs	r0, #0
}
 8003a88:	e003      	b.n	8003a92 <HAL_TIM_ConfigClockSource+0x96>
  switch (sClockSourceConfig->ClockSource)
 8003a8a:	f033 0210 	bics.w	r2, r3, #16
 8003a8e:	d0f2      	beq.n	8003a76 <HAL_TIM_ConfigClockSource+0x7a>
 8003a90:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 8003a92:	2301      	movs	r3, #1
 8003a94:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003a98:	2300      	movs	r3, #0
 8003a9a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8003a9e:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8003aa0:	2001      	movs	r0, #1
 8003aa2:	e7f6      	b.n	8003a92 <HAL_TIM_ConfigClockSource+0x96>
 8003aa4:	2001      	movs	r0, #1
 8003aa6:	e7f4      	b.n	8003a92 <HAL_TIM_ConfigClockSource+0x96>
 8003aa8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003aac:	d055      	beq.n	8003b5a <HAL_TIM_ConfigClockSource+0x15e>
 8003aae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ab2:	d10c      	bne.n	8003ace <HAL_TIM_ConfigClockSource+0xd2>
      TIM_ETR_SetConfig(htim->Instance,
 8003ab4:	68cb      	ldr	r3, [r1, #12]
 8003ab6:	684a      	ldr	r2, [r1, #4]
 8003ab8:	6889      	ldr	r1, [r1, #8]
 8003aba:	6800      	ldr	r0, [r0, #0]
 8003abc:	f7ff ff92 	bl	80039e4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003ac0:	6822      	ldr	r2, [r4, #0]
 8003ac2:	6893      	ldr	r3, [r2, #8]
 8003ac4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ac8:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003aca:	2000      	movs	r0, #0
      break;
 8003acc:	e7e1      	b.n	8003a92 <HAL_TIM_ConfigClockSource+0x96>
  switch (sClockSourceConfig->ClockSource)
 8003ace:	2b70      	cmp	r3, #112	; 0x70
 8003ad0:	d145      	bne.n	8003b5e <HAL_TIM_ConfigClockSource+0x162>
      TIM_ETR_SetConfig(htim->Instance,
 8003ad2:	68cb      	ldr	r3, [r1, #12]
 8003ad4:	684a      	ldr	r2, [r1, #4]
 8003ad6:	6889      	ldr	r1, [r1, #8]
 8003ad8:	6800      	ldr	r0, [r0, #0]
 8003ada:	f7ff ff83 	bl	80039e4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003ade:	6822      	ldr	r2, [r4, #0]
 8003ae0:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ae2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8003ae6:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003ae8:	2000      	movs	r0, #0
      break;
 8003aea:	e7d2      	b.n	8003a92 <HAL_TIM_ConfigClockSource+0x96>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003aec:	6803      	ldr	r3, [r0, #0]
 8003aee:	684d      	ldr	r5, [r1, #4]
 8003af0:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8003af2:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003af4:	6a18      	ldr	r0, [r3, #32]
 8003af6:	f020 0010 	bic.w	r0, r0, #16
 8003afa:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003afc:	6999      	ldr	r1, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003afe:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003b02:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003b06:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8003b0a:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 8003b0e:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b10:	621a      	str	r2, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003b12:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8003b14:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003b1a:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8003b1e:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003b20:	2000      	movs	r0, #0
}
 8003b22:	e7b6      	b.n	8003a92 <HAL_TIM_ConfigClockSource+0x96>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b24:	6803      	ldr	r3, [r0, #0]
 8003b26:	6848      	ldr	r0, [r1, #4]
 8003b28:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8003b2a:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b2c:	6a1a      	ldr	r2, [r3, #32]
 8003b2e:	f022 0201 	bic.w	r2, r2, #1
 8003b32:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b34:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003b36:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003b3a:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003b3e:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8003b42:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8003b44:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b46:	6219      	str	r1, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003b48:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8003b4a:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003b50:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8003b54:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003b56:	2000      	movs	r0, #0
}
 8003b58:	e79b      	b.n	8003a92 <HAL_TIM_ConfigClockSource+0x96>
  HAL_StatusTypeDef status = HAL_OK;
 8003b5a:	2000      	movs	r0, #0
 8003b5c:	e799      	b.n	8003a92 <HAL_TIM_ConfigClockSource+0x96>
  switch (sClockSourceConfig->ClockSource)
 8003b5e:	2001      	movs	r0, #1
 8003b60:	e797      	b.n	8003a92 <HAL_TIM_ConfigClockSource+0x96>
  __HAL_LOCK(htim);
 8003b62:	2002      	movs	r0, #2
}
 8003b64:	4770      	bx	lr
	...

08003b68 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b68:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	d02b      	beq.n	8003bc8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
{
 8003b70:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 8003b72:	2301      	movs	r3, #1
 8003b74:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b78:	2302      	movs	r3, #2
 8003b7a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b7e:	6804      	ldr	r4, [r0, #0]
 8003b80:	6863      	ldr	r3, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b82:	68a2      	ldr	r2, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b88:	680d      	ldr	r5, [r1, #0]
 8003b8a:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003b8c:	6063      	str	r3, [r4, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b8e:	6803      	ldr	r3, [r0, #0]
 8003b90:	4c0e      	ldr	r4, [pc, #56]	; (8003bcc <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 8003b92:	42a3      	cmp	r3, r4
 8003b94:	d00a      	beq.n	8003bac <HAL_TIMEx_MasterConfigSynchronization+0x44>
 8003b96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b9a:	d007      	beq.n	8003bac <HAL_TIMEx_MasterConfigSynchronization+0x44>
 8003b9c:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 8003ba0:	42a3      	cmp	r3, r4
 8003ba2:	d003      	beq.n	8003bac <HAL_TIMEx_MasterConfigSynchronization+0x44>
 8003ba4:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003ba8:	42a3      	cmp	r3, r4
 8003baa:	d104      	bne.n	8003bb6 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003bac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003bb0:	6849      	ldr	r1, [r1, #4]
 8003bb2:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003bb4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8003bc2:	4618      	mov	r0, r3
}
 8003bc4:	bc30      	pop	{r4, r5}
 8003bc6:	4770      	bx	lr
  __HAL_LOCK(htim);
 8003bc8:	2002      	movs	r0, #2
}
 8003bca:	4770      	bx	lr
 8003bcc:	40012c00 	.word	0x40012c00

08003bd0 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003bd0:	4770      	bx	lr

08003bd2 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003bd2:	4770      	bx	lr

08003bd4 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003bd4:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bd6:	f102 030c 	add.w	r3, r2, #12
 8003bda:	e853 3f00 	ldrex	r3, [r3]
 8003bde:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003be2:	320c      	adds	r2, #12
 8003be4:	e842 3100 	strex	r1, r3, [r2]
 8003be8:	2900      	cmp	r1, #0
 8003bea:	d1f3      	bne.n	8003bd4 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bec:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bee:	f102 0314 	add.w	r3, r2, #20
 8003bf2:	e853 3f00 	ldrex	r3, [r3]
 8003bf6:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bfa:	3214      	adds	r2, #20
 8003bfc:	e842 3100 	strex	r1, r3, [r2]
 8003c00:	2900      	cmp	r1, #0
 8003c02:	d1f3      	bne.n	8003bec <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c04:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8003c06:	2b01      	cmp	r3, #1
 8003c08:	d005      	beq.n	8003c16 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003c0a:	2320      	movs	r3, #32
 8003c0c:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c10:	2300      	movs	r3, #0
 8003c12:	6303      	str	r3, [r0, #48]	; 0x30
}
 8003c14:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c16:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c18:	f102 030c 	add.w	r3, r2, #12
 8003c1c:	e853 3f00 	ldrex	r3, [r3]
 8003c20:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c24:	320c      	adds	r2, #12
 8003c26:	e842 3100 	strex	r1, r3, [r2]
 8003c2a:	2900      	cmp	r1, #0
 8003c2c:	d1f3      	bne.n	8003c16 <UART_EndRxTransfer+0x42>
 8003c2e:	e7ec      	b.n	8003c0a <UART_EndRxTransfer+0x36>

08003c30 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c30:	b510      	push	{r4, lr}
 8003c32:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c34:	6802      	ldr	r2, [r0, #0]
 8003c36:	6913      	ldr	r3, [r2, #16]
 8003c38:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003c3c:	68c1      	ldr	r1, [r0, #12]
 8003c3e:	430b      	orrs	r3, r1
 8003c40:	6113      	str	r3, [r2, #16]
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
  MODIFY_REG(huart->Instance->CR1,
 8003c42:	6801      	ldr	r1, [r0, #0]
 8003c44:	68ca      	ldr	r2, [r1, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003c46:	6883      	ldr	r3, [r0, #8]
 8003c48:	6900      	ldr	r0, [r0, #16]
 8003c4a:	4303      	orrs	r3, r0
 8003c4c:	6960      	ldr	r0, [r4, #20]
 8003c4e:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 8003c50:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8003c54:	f022 020c 	bic.w	r2, r2, #12
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	60cb      	str	r3, [r1, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003c5c:	6822      	ldr	r2, [r4, #0]
 8003c5e:	6953      	ldr	r3, [r2, #20]
 8003c60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c64:	69a1      	ldr	r1, [r4, #24]
 8003c66:	430b      	orrs	r3, r1
 8003c68:	6153      	str	r3, [r2, #20]


  if(huart->Instance == USART1)
 8003c6a:	6822      	ldr	r2, [r4, #0]
 8003c6c:	4b11      	ldr	r3, [pc, #68]	; (8003cb4 <UART_SetConfig+0x84>)
 8003c6e:	429a      	cmp	r2, r3
 8003c70:	d01b      	beq.n	8003caa <UART_SetConfig+0x7a>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003c72:	f7ff fb1f 	bl	80032b4 <HAL_RCC_GetPCLK1Freq>
 8003c76:	4603      	mov	r3, r0
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003c78:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003c7c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003c80:	6862      	ldr	r2, [r4, #4]
 8003c82:	0092      	lsls	r2, r2, #2
 8003c84:	fbb3 f3f2 	udiv	r3, r3, r2
 8003c88:	6820      	ldr	r0, [r4, #0]
 8003c8a:	490b      	ldr	r1, [pc, #44]	; (8003cb8 <UART_SetConfig+0x88>)
 8003c8c:	fba1 4203 	umull	r4, r2, r1, r3
 8003c90:	0952      	lsrs	r2, r2, #5
 8003c92:	2464      	movs	r4, #100	; 0x64
 8003c94:	fb04 3312 	mls	r3, r4, r2, r3
 8003c98:	011b      	lsls	r3, r3, #4
 8003c9a:	3332      	adds	r3, #50	; 0x32
 8003c9c:	fba1 1303 	umull	r1, r3, r1, r3
 8003ca0:	0112      	lsls	r2, r2, #4
 8003ca2:	eb02 1353 	add.w	r3, r2, r3, lsr #5
 8003ca6:	6083      	str	r3, [r0, #8]
#endif /* USART_CR1_OVER8 */
}
 8003ca8:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK2Freq();
 8003caa:	f7ff fb13 	bl	80032d4 <HAL_RCC_GetPCLK2Freq>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	e7e2      	b.n	8003c78 <UART_SetConfig+0x48>
 8003cb2:	bf00      	nop
 8003cb4:	40013800 	.word	0x40013800
 8003cb8:	51eb851f 	.word	0x51eb851f

08003cbc <HAL_UART_Init>:
  if (huart == NULL)
 8003cbc:	b360      	cbz	r0, 8003d18 <HAL_UART_Init+0x5c>
{
 8003cbe:	b510      	push	{r4, lr}
 8003cc0:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8003cc2:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8003cc6:	b313      	cbz	r3, 8003d0e <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 8003cc8:	2324      	movs	r3, #36	; 0x24
 8003cca:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_UART_DISABLE(huart);
 8003cce:	6822      	ldr	r2, [r4, #0]
 8003cd0:	68d3      	ldr	r3, [r2, #12]
 8003cd2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003cd6:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8003cd8:	4620      	mov	r0, r4
 8003cda:	f7ff ffa9 	bl	8003c30 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003cde:	6822      	ldr	r2, [r4, #0]
 8003ce0:	6913      	ldr	r3, [r2, #16]
 8003ce2:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8003ce6:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ce8:	6822      	ldr	r2, [r4, #0]
 8003cea:	6953      	ldr	r3, [r2, #20]
 8003cec:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8003cf0:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8003cf2:	6822      	ldr	r2, [r4, #0]
 8003cf4:	68d3      	ldr	r3, [r2, #12]
 8003cf6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003cfa:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cfc:	2000      	movs	r0, #0
 8003cfe:	6460      	str	r0, [r4, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003d00:	2320      	movs	r3, #32
 8003d02:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003d06:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d0a:	6360      	str	r0, [r4, #52]	; 0x34
}
 8003d0c:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8003d0e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_UART_MspInit(huart);
 8003d12:	f7fe f8e7 	bl	8001ee4 <HAL_UART_MspInit>
 8003d16:	e7d7      	b.n	8003cc8 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8003d18:	2001      	movs	r0, #1
}
 8003d1a:	4770      	bx	lr

08003d1c <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 8003d1c:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	2b20      	cmp	r3, #32
 8003d24:	d110      	bne.n	8003d48 <HAL_UART_Transmit_IT+0x2c>
    if ((pData == NULL) || (Size == 0U))
 8003d26:	b189      	cbz	r1, 8003d4c <HAL_UART_Transmit_IT+0x30>
 8003d28:	b192      	cbz	r2, 8003d50 <HAL_UART_Transmit_IT+0x34>
    huart->pTxBuffPtr = pData;
 8003d2a:	6201      	str	r1, [r0, #32]
    huart->TxXferSize = Size;
 8003d2c:	8482      	strh	r2, [r0, #36]	; 0x24
    huart->TxXferCount = Size;
 8003d2e:	84c2      	strh	r2, [r0, #38]	; 0x26
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d30:	2300      	movs	r3, #0
 8003d32:	6443      	str	r3, [r0, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d34:	2221      	movs	r2, #33	; 0x21
 8003d36:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8003d3a:	6801      	ldr	r1, [r0, #0]
 8003d3c:	68ca      	ldr	r2, [r1, #12]
 8003d3e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003d42:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 8003d44:	4618      	mov	r0, r3
 8003d46:	4770      	bx	lr
    return HAL_BUSY;
 8003d48:	2002      	movs	r0, #2
 8003d4a:	4770      	bx	lr
      return HAL_ERROR;
 8003d4c:	2001      	movs	r0, #1
 8003d4e:	4770      	bx	lr
 8003d50:	2001      	movs	r0, #1
}
 8003d52:	4770      	bx	lr

08003d54 <HAL_UART_ErrorCallback>:
}
 8003d54:	4770      	bx	lr

08003d56 <UART_DMAAbortOnError>:
{
 8003d56:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d58:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003d5e:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8003d60:	f7ff fff8 	bl	8003d54 <HAL_UART_ErrorCallback>
}
 8003d64:	bd08      	pop	{r3, pc}

08003d66 <HAL_UART_AbortReceiveCpltCallback>:
}
 8003d66:	4770      	bx	lr

08003d68 <HAL_UART_AbortReceive_IT>:
{
 8003d68:	b510      	push	{r4, lr}
 8003d6a:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d6c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d6e:	f102 030c 	add.w	r3, r2, #12
 8003d72:	e853 3f00 	ldrex	r3, [r3]
 8003d76:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d7a:	320c      	adds	r2, #12
 8003d7c:	e842 3100 	strex	r1, r3, [r2]
 8003d80:	2900      	cmp	r1, #0
 8003d82:	d1f3      	bne.n	8003d6c <HAL_UART_AbortReceive_IT+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d84:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d86:	f102 0314 	add.w	r3, r2, #20
 8003d8a:	e853 3f00 	ldrex	r3, [r3]
 8003d8e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d92:	3214      	adds	r2, #20
 8003d94:	e842 3100 	strex	r1, r3, [r2]
 8003d98:	2900      	cmp	r1, #0
 8003d9a:	d1f3      	bne.n	8003d84 <HAL_UART_AbortReceive_IT+0x1c>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d9c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003d9e:	2b01      	cmp	r3, #1
 8003da0:	d01c      	beq.n	8003ddc <HAL_UART_AbortReceive_IT+0x74>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003da2:	6823      	ldr	r3, [r4, #0]
 8003da4:	695b      	ldr	r3, [r3, #20]
 8003da6:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003daa:	d02e      	beq.n	8003e0a <HAL_UART_AbortReceive_IT+0xa2>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003dac:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dae:	f102 0314 	add.w	r3, r2, #20
 8003db2:	e853 3f00 	ldrex	r3, [r3]
 8003db6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dba:	3214      	adds	r2, #20
 8003dbc:	e842 3100 	strex	r1, r3, [r2]
 8003dc0:	2900      	cmp	r1, #0
 8003dc2:	d1f3      	bne.n	8003dac <HAL_UART_AbortReceive_IT+0x44>
    if (huart->hdmarx != NULL)
 8003dc4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003dc6:	b1b3      	cbz	r3, 8003df6 <HAL_UART_AbortReceive_IT+0x8e>
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8003dc8:	4a15      	ldr	r2, [pc, #84]	; (8003e20 <HAL_UART_AbortReceive_IT+0xb8>)
 8003dca:	635a      	str	r2, [r3, #52]	; 0x34
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003dcc:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8003dce:	f7fe fd3d 	bl	800284c <HAL_DMA_Abort_IT>
 8003dd2:	b318      	cbz	r0, 8003e1c <HAL_UART_AbortReceive_IT+0xb4>
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003dd4:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8003dd6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003dd8:	4798      	blx	r3
 8003dda:	e01f      	b.n	8003e1c <HAL_UART_AbortReceive_IT+0xb4>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8003ddc:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dde:	f102 030c 	add.w	r3, r2, #12
 8003de2:	e853 3f00 	ldrex	r3, [r3]
 8003de6:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dea:	320c      	adds	r2, #12
 8003dec:	e842 3100 	strex	r1, r3, [r2]
 8003df0:	2900      	cmp	r1, #0
 8003df2:	d1f3      	bne.n	8003ddc <HAL_UART_AbortReceive_IT+0x74>
 8003df4:	e7d5      	b.n	8003da2 <HAL_UART_AbortReceive_IT+0x3a>
      huart->RxXferCount = 0x00U;
 8003df6:	2300      	movs	r3, #0
 8003df8:	85e3      	strh	r3, [r4, #46]	; 0x2e
      huart->RxState = HAL_UART_STATE_READY;
 8003dfa:	2220      	movs	r2, #32
 8003dfc:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e00:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_UART_AbortReceiveCpltCallback(huart);
 8003e02:	4620      	mov	r0, r4
 8003e04:	f7ff ffaf 	bl	8003d66 <HAL_UART_AbortReceiveCpltCallback>
 8003e08:	e008      	b.n	8003e1c <HAL_UART_AbortReceive_IT+0xb4>
    huart->RxXferCount = 0x00U;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	85e3      	strh	r3, [r4, #46]	; 0x2e
    huart->RxState = HAL_UART_STATE_READY;
 8003e0e:	2220      	movs	r2, #32
 8003e10:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e14:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_UART_AbortReceiveCpltCallback(huart);
 8003e16:	4620      	mov	r0, r4
 8003e18:	f7ff ffa5 	bl	8003d66 <HAL_UART_AbortReceiveCpltCallback>
}
 8003e1c:	2000      	movs	r0, #0
 8003e1e:	bd10      	pop	{r4, pc}
 8003e20:	08003e25 	.word	0x08003e25

08003e24 <UART_DMARxOnlyAbortCallback>:
{
 8003e24:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e26:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->RxState = HAL_UART_STATE_READY;
 8003e2c:	2220      	movs	r2, #32
 8003e2e:	f880 2042 	strb.w	r2, [r0, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e32:	6303      	str	r3, [r0, #48]	; 0x30
  HAL_UART_AbortReceiveCpltCallback(huart);
 8003e34:	f7ff ff97 	bl	8003d66 <HAL_UART_AbortReceiveCpltCallback>
}
 8003e38:	bd08      	pop	{r3, pc}

08003e3a <HAL_UARTEx_RxEventCallback>:
}
 8003e3a:	4770      	bx	lr

08003e3c <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003e3c:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	2b22      	cmp	r3, #34	; 0x22
 8003e44:	d11e      	bne.n	8003e84 <UART_Receive_IT+0x48>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e46:	6883      	ldr	r3, [r0, #8]
 8003e48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e4c:	d006      	beq.n	8003e5c <UART_Receive_IT+0x20>
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003e4e:	6a82      	ldr	r2, [r0, #40]	; 0x28
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003e50:	b183      	cbz	r3, 8003e74 <UART_Receive_IT+0x38>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003e52:	6803      	ldr	r3, [r0, #0]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003e5a:	e01b      	b.n	8003e94 <UART_Receive_IT+0x58>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e5c:	6903      	ldr	r3, [r0, #16]
 8003e5e:	b9ab      	cbnz	r3, 8003e8c <UART_Receive_IT+0x50>
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003e60:	6a82      	ldr	r2, [r0, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003e62:	6803      	ldr	r3, [r0, #0]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e6a:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 8003e6c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003e6e:	3302      	adds	r3, #2
 8003e70:	6283      	str	r3, [r0, #40]	; 0x28
 8003e72:	e013      	b.n	8003e9c <UART_Receive_IT+0x60>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003e74:	6903      	ldr	r3, [r0, #16]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d1eb      	bne.n	8003e52 <UART_Receive_IT+0x16>
 8003e7a:	e008      	b.n	8003e8e <UART_Receive_IT+0x52>
        HAL_UART_RxCpltCallback(huart);
 8003e7c:	f001 f93e 	bl	80050fc <HAL_UART_RxCpltCallback>
      return HAL_OK;
 8003e80:	2000      	movs	r0, #0
 8003e82:	e048      	b.n	8003f16 <UART_Receive_IT+0xda>
    return HAL_BUSY;
 8003e84:	2002      	movs	r0, #2
 8003e86:	4770      	bx	lr
    return HAL_OK;
 8003e88:	2000      	movs	r0, #0
}
 8003e8a:	4770      	bx	lr
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003e8c:	6a82      	ldr	r2, [r0, #40]	; 0x28
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003e8e:	6803      	ldr	r3, [r0, #0]
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	b2db      	uxtb	r3, r3
 8003e94:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 8003e96:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003e98:	3301      	adds	r3, #1
 8003e9a:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8003e9c:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8003e9e:	3b01      	subs	r3, #1
 8003ea0:	b29b      	uxth	r3, r3
 8003ea2:	85c3      	strh	r3, [r0, #46]	; 0x2e
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d1ef      	bne.n	8003e88 <UART_Receive_IT+0x4c>
{
 8003ea8:	b500      	push	{lr}
 8003eaa:	b083      	sub	sp, #12
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003eac:	6802      	ldr	r2, [r0, #0]
 8003eae:	68d3      	ldr	r3, [r2, #12]
 8003eb0:	f023 0320 	bic.w	r3, r3, #32
 8003eb4:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003eb6:	6802      	ldr	r2, [r0, #0]
 8003eb8:	68d3      	ldr	r3, [r2, #12]
 8003eba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ebe:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003ec0:	6802      	ldr	r2, [r0, #0]
 8003ec2:	6953      	ldr	r3, [r2, #20]
 8003ec4:	f023 0301 	bic.w	r3, r3, #1
 8003ec8:	6153      	str	r3, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8003eca:	2320      	movs	r3, #32
 8003ecc:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	6343      	str	r3, [r0, #52]	; 0x34
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ed4:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8003ed6:	2b01      	cmp	r3, #1
 8003ed8:	d1d0      	bne.n	8003e7c <UART_Receive_IT+0x40>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003eda:	2300      	movs	r3, #0
 8003edc:	6303      	str	r3, [r0, #48]	; 0x30
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ede:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ee0:	f102 030c 	add.w	r3, r2, #12
 8003ee4:	e853 3f00 	ldrex	r3, [r3]
 8003ee8:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eec:	320c      	adds	r2, #12
 8003eee:	e842 3100 	strex	r1, r3, [r2]
 8003ef2:	2900      	cmp	r1, #0
 8003ef4:	d1f3      	bne.n	8003ede <UART_Receive_IT+0xa2>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003ef6:	6803      	ldr	r3, [r0, #0]
 8003ef8:	681a      	ldr	r2, [r3, #0]
 8003efa:	f012 0f10 	tst.w	r2, #16
 8003efe:	d006      	beq.n	8003f0e <UART_Receive_IT+0xd2>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003f00:	2200      	movs	r2, #0
 8003f02:	9201      	str	r2, [sp, #4]
 8003f04:	681a      	ldr	r2, [r3, #0]
 8003f06:	9201      	str	r2, [sp, #4]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	9301      	str	r3, [sp, #4]
 8003f0c:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003f0e:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 8003f10:	f7ff ff93 	bl	8003e3a <HAL_UARTEx_RxEventCallback>
      return HAL_OK;
 8003f14:	2000      	movs	r0, #0
}
 8003f16:	b003      	add	sp, #12
 8003f18:	f85d fb04 	ldr.w	pc, [sp], #4

08003f1c <HAL_UART_IRQHandler>:
{
 8003f1c:	b510      	push	{r4, lr}
 8003f1e:	b082      	sub	sp, #8
 8003f20:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003f22:	6802      	ldr	r2, [r0, #0]
 8003f24:	6813      	ldr	r3, [r2, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003f26:	68d1      	ldr	r1, [r2, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003f28:	6950      	ldr	r0, [r2, #20]
  if (errorflags == RESET)
 8003f2a:	f013 0f0f 	tst.w	r3, #15
 8003f2e:	d109      	bne.n	8003f44 <HAL_UART_IRQHandler+0x28>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003f30:	f013 0f20 	tst.w	r3, #32
 8003f34:	d00d      	beq.n	8003f52 <HAL_UART_IRQHandler+0x36>
 8003f36:	f011 0f20 	tst.w	r1, #32
 8003f3a:	d00a      	beq.n	8003f52 <HAL_UART_IRQHandler+0x36>
      UART_Receive_IT(huart);
 8003f3c:	4620      	mov	r0, r4
 8003f3e:	f7ff ff7d 	bl	8003e3c <UART_Receive_IT>
      return;
 8003f42:	e017      	b.n	8003f74 <HAL_UART_IRQHandler+0x58>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003f44:	f000 0001 	and.w	r0, r0, #1
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003f48:	f401 7c90 	and.w	ip, r1, #288	; 0x120
 8003f4c:	ea5c 0c00 	orrs.w	ip, ip, r0
 8003f50:	d112      	bne.n	8003f78 <HAL_UART_IRQHandler+0x5c>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f52:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8003f54:	2801      	cmp	r0, #1
 8003f56:	d07f      	beq.n	8004058 <HAL_UART_IRQHandler+0x13c>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003f58:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003f5c:	d003      	beq.n	8003f66 <HAL_UART_IRQHandler+0x4a>
 8003f5e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8003f62:	f040 8119 	bne.w	8004198 <HAL_UART_IRQHandler+0x27c>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003f66:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003f6a:	d003      	beq.n	8003f74 <HAL_UART_IRQHandler+0x58>
 8003f6c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003f70:	f040 813f 	bne.w	80041f2 <HAL_UART_IRQHandler+0x2d6>
}
 8003f74:	b002      	add	sp, #8
 8003f76:	bd10      	pop	{r4, pc}
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003f78:	f013 0f01 	tst.w	r3, #1
 8003f7c:	d006      	beq.n	8003f8c <HAL_UART_IRQHandler+0x70>
 8003f7e:	f411 7f80 	tst.w	r1, #256	; 0x100
 8003f82:	d003      	beq.n	8003f8c <HAL_UART_IRQHandler+0x70>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003f84:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003f86:	f042 0201 	orr.w	r2, r2, #1
 8003f8a:	6462      	str	r2, [r4, #68]	; 0x44
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f8c:	f013 0f04 	tst.w	r3, #4
 8003f90:	d02f      	beq.n	8003ff2 <HAL_UART_IRQHandler+0xd6>
 8003f92:	b158      	cbz	r0, 8003fac <HAL_UART_IRQHandler+0x90>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003f94:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003f96:	f042 0202 	orr.w	r2, r2, #2
 8003f9a:	6462      	str	r2, [r4, #68]	; 0x44
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f9c:	f013 0f02 	tst.w	r3, #2
 8003fa0:	f000 8132 	beq.w	8004208 <HAL_UART_IRQHandler+0x2ec>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003fa4:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003fa6:	f042 0204 	orr.w	r2, r2, #4
 8003faa:	6462      	str	r2, [r4, #68]	; 0x44
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003fac:	f013 0f08 	tst.w	r3, #8
 8003fb0:	d007      	beq.n	8003fc2 <HAL_UART_IRQHandler+0xa6>
 8003fb2:	f001 0220 	and.w	r2, r1, #32
 8003fb6:	4302      	orrs	r2, r0
 8003fb8:	d003      	beq.n	8003fc2 <HAL_UART_IRQHandler+0xa6>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003fba:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003fbc:	f042 0208 	orr.w	r2, r2, #8
 8003fc0:	6462      	str	r2, [r4, #68]	; 0x44
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003fc2:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003fc4:	2a00      	cmp	r2, #0
 8003fc6:	d0d5      	beq.n	8003f74 <HAL_UART_IRQHandler+0x58>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003fc8:	f013 0f20 	tst.w	r3, #32
 8003fcc:	d002      	beq.n	8003fd4 <HAL_UART_IRQHandler+0xb8>
 8003fce:	f011 0f20 	tst.w	r1, #32
 8003fd2:	d114      	bne.n	8003ffe <HAL_UART_IRQHandler+0xe2>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003fd4:	6823      	ldr	r3, [r4, #0]
 8003fd6:	695a      	ldr	r2, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003fd8:	6c63      	ldr	r3, [r4, #68]	; 0x44
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003fda:	f002 0240 	and.w	r2, r2, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003fde:	f003 0308 	and.w	r3, r3, #8
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	d10f      	bne.n	8004006 <HAL_UART_IRQHandler+0xea>
        HAL_UART_ErrorCallback(huart);
 8003fe6:	4620      	mov	r0, r4
 8003fe8:	f7ff feb4 	bl	8003d54 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fec:	2300      	movs	r3, #0
 8003fee:	6463      	str	r3, [r4, #68]	; 0x44
 8003ff0:	e7c0      	b.n	8003f74 <HAL_UART_IRQHandler+0x58>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003ff2:	f013 0f02 	tst.w	r3, #2
 8003ff6:	d0d9      	beq.n	8003fac <HAL_UART_IRQHandler+0x90>
 8003ff8:	2800      	cmp	r0, #0
 8003ffa:	d0d7      	beq.n	8003fac <HAL_UART_IRQHandler+0x90>
 8003ffc:	e7d2      	b.n	8003fa4 <HAL_UART_IRQHandler+0x88>
        UART_Receive_IT(huart);
 8003ffe:	4620      	mov	r0, r4
 8004000:	f7ff ff1c 	bl	8003e3c <UART_Receive_IT>
 8004004:	e7e6      	b.n	8003fd4 <HAL_UART_IRQHandler+0xb8>
        UART_EndRxTransfer(huart);
 8004006:	4620      	mov	r0, r4
 8004008:	f7ff fde4 	bl	8003bd4 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800400c:	6823      	ldr	r3, [r4, #0]
 800400e:	695b      	ldr	r3, [r3, #20]
 8004010:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004014:	d01c      	beq.n	8004050 <HAL_UART_IRQHandler+0x134>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004016:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004018:	f102 0314 	add.w	r3, r2, #20
 800401c:	e853 3f00 	ldrex	r3, [r3]
 8004020:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004024:	3214      	adds	r2, #20
 8004026:	e842 3100 	strex	r1, r3, [r2]
 800402a:	2900      	cmp	r1, #0
 800402c:	d1f3      	bne.n	8004016 <HAL_UART_IRQHandler+0xfa>
          if (huart->hdmarx != NULL)
 800402e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004030:	b153      	cbz	r3, 8004048 <HAL_UART_IRQHandler+0x12c>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004032:	4a78      	ldr	r2, [pc, #480]	; (8004214 <HAL_UART_IRQHandler+0x2f8>)
 8004034:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004036:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8004038:	f7fe fc08 	bl	800284c <HAL_DMA_Abort_IT>
 800403c:	2800      	cmp	r0, #0
 800403e:	d099      	beq.n	8003f74 <HAL_UART_IRQHandler+0x58>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004040:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8004042:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004044:	4798      	blx	r3
 8004046:	e795      	b.n	8003f74 <HAL_UART_IRQHandler+0x58>
            HAL_UART_ErrorCallback(huart);
 8004048:	4620      	mov	r0, r4
 800404a:	f7ff fe83 	bl	8003d54 <HAL_UART_ErrorCallback>
 800404e:	e791      	b.n	8003f74 <HAL_UART_IRQHandler+0x58>
          HAL_UART_ErrorCallback(huart);
 8004050:	4620      	mov	r0, r4
 8004052:	f7ff fe7f 	bl	8003d54 <HAL_UART_ErrorCallback>
 8004056:	e78d      	b.n	8003f74 <HAL_UART_IRQHandler+0x58>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004058:	f013 0f10 	tst.w	r3, #16
 800405c:	f43f af7c 	beq.w	8003f58 <HAL_UART_IRQHandler+0x3c>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004060:	f011 0f10 	tst.w	r1, #16
 8004064:	f43f af78 	beq.w	8003f58 <HAL_UART_IRQHandler+0x3c>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004068:	2300      	movs	r3, #0
 800406a:	9301      	str	r3, [sp, #4]
 800406c:	6813      	ldr	r3, [r2, #0]
 800406e:	9301      	str	r3, [sp, #4]
 8004070:	6853      	ldr	r3, [r2, #4]
 8004072:	9301      	str	r3, [sp, #4]
 8004074:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004076:	6953      	ldr	r3, [r2, #20]
 8004078:	f013 0f40 	tst.w	r3, #64	; 0x40
 800407c:	d050      	beq.n	8004120 <HAL_UART_IRQHandler+0x204>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800407e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004080:	6813      	ldr	r3, [r2, #0]
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 8004086:	2b00      	cmp	r3, #0
 8004088:	f43f af74 	beq.w	8003f74 <HAL_UART_IRQHandler+0x58>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800408c:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 800408e:	4299      	cmp	r1, r3
 8004090:	f67f af70 	bls.w	8003f74 <HAL_UART_IRQHandler+0x58>
        huart->RxXferCount = nb_remaining_rx_data;
 8004094:	85e3      	strh	r3, [r4, #46]	; 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004096:	6993      	ldr	r3, [r2, #24]
 8004098:	2b20      	cmp	r3, #32
 800409a:	d037      	beq.n	800410c <HAL_UART_IRQHandler+0x1f0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800409c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800409e:	f102 030c 	add.w	r3, r2, #12
 80040a2:	e853 3f00 	ldrex	r3, [r3]
 80040a6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040aa:	320c      	adds	r2, #12
 80040ac:	e842 3100 	strex	r1, r3, [r2]
 80040b0:	2900      	cmp	r1, #0
 80040b2:	d1f3      	bne.n	800409c <HAL_UART_IRQHandler+0x180>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040b4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040b6:	f102 0314 	add.w	r3, r2, #20
 80040ba:	e853 3f00 	ldrex	r3, [r3]
 80040be:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040c2:	3214      	adds	r2, #20
 80040c4:	e842 3100 	strex	r1, r3, [r2]
 80040c8:	2900      	cmp	r1, #0
 80040ca:	d1f3      	bne.n	80040b4 <HAL_UART_IRQHandler+0x198>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80040cc:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040ce:	f102 0314 	add.w	r3, r2, #20
 80040d2:	e853 3f00 	ldrex	r3, [r3]
 80040d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040da:	3214      	adds	r2, #20
 80040dc:	e842 3100 	strex	r1, r3, [r2]
 80040e0:	2900      	cmp	r1, #0
 80040e2:	d1f3      	bne.n	80040cc <HAL_UART_IRQHandler+0x1b0>
          huart->RxState = HAL_UART_STATE_READY;
 80040e4:	2320      	movs	r3, #32
 80040e6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040ea:	2300      	movs	r3, #0
 80040ec:	6323      	str	r3, [r4, #48]	; 0x30
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040ee:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040f0:	f102 030c 	add.w	r3, r2, #12
 80040f4:	e853 3f00 	ldrex	r3, [r3]
 80040f8:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040fc:	320c      	adds	r2, #12
 80040fe:	e842 3100 	strex	r1, r3, [r2]
 8004102:	2900      	cmp	r1, #0
 8004104:	d1f3      	bne.n	80040ee <HAL_UART_IRQHandler+0x1d2>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004106:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8004108:	f7fe fb7d 	bl	8002806 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800410c:	2302      	movs	r3, #2
 800410e:	6363      	str	r3, [r4, #52]	; 0x34
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004110:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8004112:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 8004114:	1ac9      	subs	r1, r1, r3
 8004116:	b289      	uxth	r1, r1
 8004118:	4620      	mov	r0, r4
 800411a:	f7ff fe8e 	bl	8003e3a <HAL_UARTEx_RxEventCallback>
 800411e:	e729      	b.n	8003f74 <HAL_UART_IRQHandler+0x58>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004120:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8004122:	b29a      	uxth	r2, r3
      if ((huart->RxXferCount > 0U)
 8004124:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8004126:	b29b      	uxth	r3, r3
 8004128:	2b00      	cmp	r3, #0
 800412a:	f43f af23 	beq.w	8003f74 <HAL_UART_IRQHandler+0x58>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800412e:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
 8004130:	1a9b      	subs	r3, r3, r2
 8004132:	b299      	uxth	r1, r3
          && (nb_rx_data > 0U))
 8004134:	2900      	cmp	r1, #0
 8004136:	f43f af1d 	beq.w	8003f74 <HAL_UART_IRQHandler+0x58>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800413a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800413c:	f102 030c 	add.w	r3, r2, #12
 8004140:	e853 3f00 	ldrex	r3, [r3]
 8004144:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004148:	320c      	adds	r2, #12
 800414a:	e842 3000 	strex	r0, r3, [r2]
 800414e:	2800      	cmp	r0, #0
 8004150:	d1f3      	bne.n	800413a <HAL_UART_IRQHandler+0x21e>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004152:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004154:	f102 0314 	add.w	r3, r2, #20
 8004158:	e853 3f00 	ldrex	r3, [r3]
 800415c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004160:	3214      	adds	r2, #20
 8004162:	e842 3000 	strex	r0, r3, [r2]
 8004166:	2800      	cmp	r0, #0
 8004168:	d1f3      	bne.n	8004152 <HAL_UART_IRQHandler+0x236>
        huart->RxState = HAL_UART_STATE_READY;
 800416a:	2320      	movs	r3, #32
 800416c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004170:	2300      	movs	r3, #0
 8004172:	6323      	str	r3, [r4, #48]	; 0x30
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004174:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004176:	f102 030c 	add.w	r3, r2, #12
 800417a:	e853 3f00 	ldrex	r3, [r3]
 800417e:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004182:	320c      	adds	r2, #12
 8004184:	e842 3000 	strex	r0, r3, [r2]
 8004188:	2800      	cmp	r0, #0
 800418a:	d1f3      	bne.n	8004174 <HAL_UART_IRQHandler+0x258>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800418c:	2302      	movs	r3, #2
 800418e:	6363      	str	r3, [r4, #52]	; 0x34
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004190:	4620      	mov	r0, r4
 8004192:	f7ff fe52 	bl	8003e3a <HAL_UARTEx_RxEventCallback>
 8004196:	e6ed      	b.n	8003f74 <HAL_UART_IRQHandler+0x58>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004198:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800419c:	b2db      	uxtb	r3, r3
 800419e:	2b21      	cmp	r3, #33	; 0x21
 80041a0:	f47f aee8 	bne.w	8003f74 <HAL_UART_IRQHandler+0x58>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041a4:	68a3      	ldr	r3, [r4, #8]
 80041a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041aa:	d016      	beq.n	80041da <HAL_UART_IRQHandler+0x2be>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80041ac:	6a23      	ldr	r3, [r4, #32]
 80041ae:	1c59      	adds	r1, r3, #1
 80041b0:	6221      	str	r1, [r4, #32]
 80041b2:	781b      	ldrb	r3, [r3, #0]
 80041b4:	6053      	str	r3, [r2, #4]
    if (--huart->TxXferCount == 0U)
 80041b6:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80041b8:	3b01      	subs	r3, #1
 80041ba:	b29b      	uxth	r3, r3
 80041bc:	84e3      	strh	r3, [r4, #38]	; 0x26
 80041be:	2b00      	cmp	r3, #0
 80041c0:	f47f aed8 	bne.w	8003f74 <HAL_UART_IRQHandler+0x58>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80041c4:	6822      	ldr	r2, [r4, #0]
 80041c6:	68d3      	ldr	r3, [r2, #12]
 80041c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80041cc:	60d3      	str	r3, [r2, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80041ce:	6822      	ldr	r2, [r4, #0]
 80041d0:	68d3      	ldr	r3, [r2, #12]
 80041d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80041d6:	60d3      	str	r3, [r2, #12]
 80041d8:	e6cc      	b.n	8003f74 <HAL_UART_IRQHandler+0x58>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041da:	6923      	ldr	r3, [r4, #16]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d1e5      	bne.n	80041ac <HAL_UART_IRQHandler+0x290>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80041e0:	6a23      	ldr	r3, [r4, #32]
 80041e2:	881b      	ldrh	r3, [r3, #0]
 80041e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041e8:	6053      	str	r3, [r2, #4]
      huart->pTxBuffPtr += 2U;
 80041ea:	6a23      	ldr	r3, [r4, #32]
 80041ec:	3302      	adds	r3, #2
 80041ee:	6223      	str	r3, [r4, #32]
 80041f0:	e7e1      	b.n	80041b6 <HAL_UART_IRQHandler+0x29a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80041f2:	68d3      	ldr	r3, [r2, #12]
 80041f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80041f8:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 80041fa:	2320      	movs	r3, #32
 80041fc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  HAL_UART_TxCpltCallback(huart);
 8004200:	4620      	mov	r0, r4
 8004202:	f000 ff43 	bl	800508c <HAL_UART_TxCpltCallback>
  return HAL_OK;
 8004206:	e6b5      	b.n	8003f74 <HAL_UART_IRQHandler+0x58>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004208:	f013 0f08 	tst.w	r3, #8
 800420c:	f47f aed5 	bne.w	8003fba <HAL_UART_IRQHandler+0x9e>
 8004210:	e6d7      	b.n	8003fc2 <HAL_UART_IRQHandler+0xa6>
 8004212:	bf00      	nop
 8004214:	08003d57 	.word	0x08003d57

08004218 <UART_Start_Receive_IT>:
  huart->pRxBuffPtr = pData;
 8004218:	6281      	str	r1, [r0, #40]	; 0x28
  huart->RxXferSize = Size;
 800421a:	8582      	strh	r2, [r0, #44]	; 0x2c
  huart->RxXferCount = Size;
 800421c:	85c2      	strh	r2, [r0, #46]	; 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800421e:	2300      	movs	r3, #0
 8004220:	6443      	str	r3, [r0, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004222:	2322      	movs	r3, #34	; 0x22
 8004224:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004228:	6903      	ldr	r3, [r0, #16]
 800422a:	b123      	cbz	r3, 8004236 <UART_Start_Receive_IT+0x1e>
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800422c:	6802      	ldr	r2, [r0, #0]
 800422e:	68d3      	ldr	r3, [r2, #12]
 8004230:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004234:	60d3      	str	r3, [r2, #12]
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004236:	6802      	ldr	r2, [r0, #0]
 8004238:	6953      	ldr	r3, [r2, #20]
 800423a:	f043 0301 	orr.w	r3, r3, #1
 800423e:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004240:	6802      	ldr	r2, [r0, #0]
 8004242:	68d3      	ldr	r3, [r2, #12]
 8004244:	f043 0320 	orr.w	r3, r3, #32
 8004248:	60d3      	str	r3, [r2, #12]
}
 800424a:	2000      	movs	r0, #0
 800424c:	4770      	bx	lr

0800424e <HAL_UART_Receive_IT>:
{
 800424e:	b508      	push	{r3, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8004250:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 8004254:	b2db      	uxtb	r3, r3
 8004256:	2b20      	cmp	r3, #32
 8004258:	d108      	bne.n	800426c <HAL_UART_Receive_IT+0x1e>
    if ((pData == NULL) || (Size == 0U))
 800425a:	b149      	cbz	r1, 8004270 <HAL_UART_Receive_IT+0x22>
 800425c:	b90a      	cbnz	r2, 8004262 <HAL_UART_Receive_IT+0x14>
      return HAL_ERROR;
 800425e:	2001      	movs	r0, #1
}
 8004260:	bd08      	pop	{r3, pc}
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004262:	2300      	movs	r3, #0
 8004264:	6303      	str	r3, [r0, #48]	; 0x30
    return (UART_Start_Receive_IT(huart, pData, Size));
 8004266:	f7ff ffd7 	bl	8004218 <UART_Start_Receive_IT>
 800426a:	e7f9      	b.n	8004260 <HAL_UART_Receive_IT+0x12>
    return HAL_BUSY;
 800426c:	2002      	movs	r0, #2
 800426e:	e7f7      	b.n	8004260 <HAL_UART_Receive_IT+0x12>
      return HAL_ERROR;
 8004270:	2001      	movs	r0, #1
 8004272:	e7f5      	b.n	8004260 <HAL_UART_Receive_IT+0x12>

08004274 <eMBMasterInit>:
};

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBMasterInit( eMBMode eMode, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
 8004274:	b510      	push	{r4, lr}
    eMBErrorCode    eStatus = MB_ENOERR;

    switch (eMode)
 8004276:	b110      	cbz	r0, 800427e <eMBMasterInit+0xa>

        eStatus = eMBMasterASCIIInit(ucPort, ulBaudRate, eParity );
        break;
#endif
    default:
        eStatus = MB_EINVAL;
 8004278:	2402      	movs	r4, #2
        }
        /* initialize the OS resource for modbus master. */
        vMBMasterOsResInit();
    }
    return eStatus;
}
 800427a:	4620      	mov	r0, r4
 800427c:	bd10      	pop	{r4, pc}
 800427e:	460c      	mov	r4, r1
 8004280:	4611      	mov	r1, r2
        pvMBMasterFrameStartCur = eMBMasterRTUStart;
 8004282:	4a15      	ldr	r2, [pc, #84]	; (80042d8 <eMBMasterInit+0x64>)
 8004284:	4815      	ldr	r0, [pc, #84]	; (80042dc <eMBMasterInit+0x68>)
 8004286:	6010      	str	r0, [r2, #0]
        pvMBMasterFrameStopCur = eMBMasterRTUStop;
 8004288:	4a15      	ldr	r2, [pc, #84]	; (80042e0 <eMBMasterInit+0x6c>)
 800428a:	4816      	ldr	r0, [pc, #88]	; (80042e4 <eMBMasterInit+0x70>)
 800428c:	6010      	str	r0, [r2, #0]
        peMBMasterFrameSendCur = eMBMasterRTUSend;
 800428e:	4a16      	ldr	r2, [pc, #88]	; (80042e8 <eMBMasterInit+0x74>)
 8004290:	4816      	ldr	r0, [pc, #88]	; (80042ec <eMBMasterInit+0x78>)
 8004292:	6010      	str	r0, [r2, #0]
        peMBMasterFrameReceiveCur = eMBMasterRTUReceive;
 8004294:	4a16      	ldr	r2, [pc, #88]	; (80042f0 <eMBMasterInit+0x7c>)
 8004296:	4817      	ldr	r0, [pc, #92]	; (80042f4 <eMBMasterInit+0x80>)
 8004298:	6010      	str	r0, [r2, #0]
        pvMBMasterFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBMasterPortClose : NULL;
 800429a:	4a17      	ldr	r2, [pc, #92]	; (80042f8 <eMBMasterInit+0x84>)
 800429c:	2000      	movs	r0, #0
 800429e:	6010      	str	r0, [r2, #0]
        pxMBMasterFrameCBByteReceived = xMBMasterRTUReceiveFSM;
 80042a0:	4a16      	ldr	r2, [pc, #88]	; (80042fc <eMBMasterInit+0x88>)
 80042a2:	4817      	ldr	r0, [pc, #92]	; (8004300 <eMBMasterInit+0x8c>)
 80042a4:	6010      	str	r0, [r2, #0]
        pxMBMasterFrameCBTransmitterEmpty = xMBMasterRTUTransmitFSM;
 80042a6:	4a17      	ldr	r2, [pc, #92]	; (8004304 <eMBMasterInit+0x90>)
 80042a8:	4817      	ldr	r0, [pc, #92]	; (8004308 <eMBMasterInit+0x94>)
 80042aa:	6010      	str	r0, [r2, #0]
        pxMBMasterPortCBTimerExpired = xMBMasterRTUTimerExpired;
 80042ac:	4a17      	ldr	r2, [pc, #92]	; (800430c <eMBMasterInit+0x98>)
 80042ae:	4818      	ldr	r0, [pc, #96]	; (8004310 <eMBMasterInit+0x9c>)
 80042b0:	6010      	str	r0, [r2, #0]
        eStatus = eMBMasterRTUInit(ucPort, ulBaudRate, eParity);
 80042b2:	461a      	mov	r2, r3
 80042b4:	4620      	mov	r0, r4
 80042b6:	f000 fb8d 	bl	80049d4 <eMBMasterRTUInit>
    if (eStatus == MB_ENOERR)
 80042ba:	4604      	mov	r4, r0
 80042bc:	2800      	cmp	r0, #0
 80042be:	d1dc      	bne.n	800427a <eMBMasterInit+0x6>
        if (!xMBMasterPortEventInit())
 80042c0:	f000 fd68 	bl	8004d94 <xMBMasterPortEventInit>
 80042c4:	b118      	cbz	r0, 80042ce <eMBMasterInit+0x5a>
            eMBState = STATE_DISABLED;
 80042c6:	4b13      	ldr	r3, [pc, #76]	; (8004314 <eMBMasterInit+0xa0>)
 80042c8:	2201      	movs	r2, #1
 80042ca:	701a      	strb	r2, [r3, #0]
 80042cc:	e000      	b.n	80042d0 <eMBMasterInit+0x5c>
            eStatus = MB_EPORTERR;
 80042ce:	2403      	movs	r4, #3
        vMBMasterOsResInit();
 80042d0:	f000 fe1a 	bl	8004f08 <vMBMasterOsResInit>
 80042d4:	e7d1      	b.n	800427a <eMBMasterInit+0x6>
 80042d6:	bf00      	nop
 80042d8:	20001720 	.word	0x20001720
 80042dc:	08004a21 	.word	0x08004a21
 80042e0:	20001724 	.word	0x20001724
 80042e4:	08004a41 	.word	0x08004a41
 80042e8:	20001718 	.word	0x20001718
 80042ec:	08004aa9 	.word	0x08004aa9
 80042f0:	20001714 	.word	0x20001714
 80042f4:	08004a59 	.word	0x08004a59
 80042f8:	2000171c 	.word	0x2000171c
 80042fc:	20001728 	.word	0x20001728
 8004300:	08004b45 	.word	0x08004b45
 8004304:	2000172c 	.word	0x2000172c
 8004308:	08004bdd 	.word	0x08004bdd
 800430c:	20001730 	.word	0x20001730
 8004310:	08004c65 	.word	0x08004c65
 8004314:	2000000c 	.word	0x2000000c

08004318 <eMBMasterEnable>:
    return eStatus;
}

eMBErrorCode
eMBMasterEnable( void )
{
 8004318:	b508      	push	{r3, lr}
    eMBErrorCode    eStatus = MB_ENOERR;

    if( eMBState == STATE_DISABLED )
 800431a:	4b06      	ldr	r3, [pc, #24]	; (8004334 <eMBMasterEnable+0x1c>)
 800431c:	781b      	ldrb	r3, [r3, #0]
 800431e:	2b01      	cmp	r3, #1
 8004320:	d001      	beq.n	8004326 <eMBMasterEnable+0xe>
        pvMBMasterFrameStartCur(  );
        eMBState = STATE_ENABLED;
    }
    else
    {
        eStatus = MB_EILLSTATE;
 8004322:	2006      	movs	r0, #6
    }
    return eStatus;
}
 8004324:	bd08      	pop	{r3, pc}
        pvMBMasterFrameStartCur(  );
 8004326:	4b04      	ldr	r3, [pc, #16]	; (8004338 <eMBMasterEnable+0x20>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4798      	blx	r3
        eMBState = STATE_ENABLED;
 800432c:	2000      	movs	r0, #0
 800432e:	4b01      	ldr	r3, [pc, #4]	; (8004334 <eMBMasterEnable+0x1c>)
 8004330:	7018      	strb	r0, [r3, #0]
 8004332:	e7f7      	b.n	8004324 <eMBMasterEnable+0xc>
 8004334:	2000000c 	.word	0x2000000c
 8004338:	20001720 	.word	0x20001720

0800433c <eMBMasterPoll>:
}


eMBErrorCode
eMBMasterPoll( void )
{
 800433c:	b570      	push	{r4, r5, r6, lr}
 800433e:	b082      	sub	sp, #8
    eMBErrorCode    eStatus = MB_ENOERR;
    eMBMasterEventType    eEvent;
    eMBMasterErrorEventType errorType;

    /* Check if the protocol stack is ready. */
    if(( eMBState != STATE_ENABLED ) && ( eMBState != STATE_ESTABLISHED))
 8004340:	4b6b      	ldr	r3, [pc, #428]	; (80044f0 <eMBMasterPoll+0x1b4>)
 8004342:	781b      	ldrb	r3, [r3, #0]
 8004344:	b113      	cbz	r3, 800434c <eMBMasterPoll+0x10>
 8004346:	2b03      	cmp	r3, #3
 8004348:	f040 80cd 	bne.w	80044e6 <eMBMasterPoll+0x1aa>
        return MB_EILLSTATE;
    }

    /* Check if there is a event available. If not return control to caller.
     * Otherwise we will handle the event. */
    if( xMBMasterPortEventGet( &eEvent ) == TRUE )
 800434c:	f10d 0006 	add.w	r0, sp, #6
 8004350:	f000 fdac 	bl	8004eac <xMBMasterPortEventGet>
 8004354:	2801      	cmp	r0, #1
 8004356:	d003      	beq.n	8004360 <eMBMasterPoll+0x24>
        default:
            break;
        }

    }
    return MB_ENOERR;
 8004358:	2400      	movs	r4, #0
}
 800435a:	4620      	mov	r0, r4
 800435c:	b002      	add	sp, #8
 800435e:	bd70      	pop	{r4, r5, r6, pc}
        switch ( eEvent )
 8004360:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8004364:	3b01      	subs	r3, #1
 8004366:	2b0f      	cmp	r3, #15
 8004368:	f200 80bf 	bhi.w	80044ea <eMBMasterPoll+0x1ae>
 800436c:	e8df f003 	tbb	[pc, r3]
 8004370:	27bd0d08 	.word	0x27bd0d08
 8004374:	78bdbdbd 	.word	0x78bdbdbd
 8004378:	bdbdbdbd 	.word	0xbdbdbdbd
 800437c:	89bdbdbd 	.word	0x89bdbdbd
            eMBState = STATE_ESTABLISHED;
 8004380:	4b5b      	ldr	r3, [pc, #364]	; (80044f0 <eMBMasterPoll+0x1b4>)
 8004382:	2203      	movs	r2, #3
 8004384:	701a      	strb	r2, [r3, #0]
    return MB_ENOERR;
 8004386:	2400      	movs	r4, #0
            break;
 8004388:	e7e7      	b.n	800435a <eMBMasterPoll+0x1e>
            eStatus = peMBMasterFrameReceiveCur( &ucRcvAddress, &ucMBFrame, &usLength );
 800438a:	4b5a      	ldr	r3, [pc, #360]	; (80044f4 <eMBMasterPoll+0x1b8>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4a5a      	ldr	r2, [pc, #360]	; (80044f8 <eMBMasterPoll+0x1bc>)
 8004390:	495a      	ldr	r1, [pc, #360]	; (80044fc <eMBMasterPoll+0x1c0>)
 8004392:	485b      	ldr	r0, [pc, #364]	; (8004500 <eMBMasterPoll+0x1c4>)
 8004394:	4798      	blx	r3
            if ( ( eStatus == MB_ENOERR ) && ( ucRcvAddress == ucMBMasterGetDestAddress() ) )
 8004396:	4604      	mov	r4, r0
 8004398:	b928      	cbnz	r0, 80043a6 <eMBMasterPoll+0x6a>
 800439a:	4b59      	ldr	r3, [pc, #356]	; (8004500 <eMBMasterPoll+0x1c4>)
 800439c:	781a      	ldrb	r2, [r3, #0]
 800439e:	4b59      	ldr	r3, [pc, #356]	; (8004504 <eMBMasterPoll+0x1c8>)
 80043a0:	781b      	ldrb	r3, [r3, #0]
 80043a2:	429a      	cmp	r2, r3
 80043a4:	d007      	beq.n	80043b6 <eMBMasterPoll+0x7a>
    return eMBMasterCurErrorType;
}
/* Set Modbus Master current error event type. */
void vMBMasterSetErrorType( eMBMasterErrorEventType errorType )
{
    eMBMasterCurErrorType = errorType;
 80043a6:	4b58      	ldr	r3, [pc, #352]	; (8004508 <eMBMasterPoll+0x1cc>)
 80043a8:	2201      	movs	r2, #1
 80043aa:	701a      	strb	r2, [r3, #0]
                ( void ) xMBMasterPortEventPost( EV_MASTER_ERROR_PROCESS );
 80043ac:	2010      	movs	r0, #16
 80043ae:	f000 fcfb 	bl	8004da8 <xMBMasterPortEventPost>
    return MB_ENOERR;
 80043b2:	2400      	movs	r4, #0
 80043b4:	e7d1      	b.n	800435a <eMBMasterPoll+0x1e>
                ( void ) xMBMasterPortEventPost( EV_MASTER_EXECUTE );
 80043b6:	2004      	movs	r0, #4
 80043b8:	f000 fcf6 	bl	8004da8 <xMBMasterPortEventPost>
 80043bc:	e7cd      	b.n	800435a <eMBMasterPoll+0x1e>
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
 80043be:	4b4f      	ldr	r3, [pc, #316]	; (80044fc <eMBMasterPoll+0x1c0>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	781a      	ldrb	r2, [r3, #0]
            eException = MB_EX_ILLEGAL_FUNCTION;
 80043c4:	4951      	ldr	r1, [pc, #324]	; (800450c <eMBMasterPoll+0x1d0>)
 80043c6:	2001      	movs	r0, #1
 80043c8:	7008      	strb	r0, [r1, #0]
            if(ucFunctionCode >> 7) {
 80043ca:	f993 1000 	ldrsb.w	r1, [r3]
 80043ce:	2900      	cmp	r1, #0
 80043d0:	db11      	blt.n	80043f6 <eMBMasterPoll+0xba>
                for (i = 0; i < MB_FUNC_HANDLERS_MAX; i++)
 80043d2:	2400      	movs	r4, #0
                    if (xMasterFuncHandlers[i].ucFunctionCode == 0) {
 80043d4:	494e      	ldr	r1, [pc, #312]	; (8004510 <eMBMasterPoll+0x1d4>)
 80043d6:	f811 3034 	ldrb.w	r3, [r1, r4, lsl #3]
 80043da:	b123      	cbz	r3, 80043e6 <eMBMasterPoll+0xaa>
                    else if (xMasterFuncHandlers[i].ucFunctionCode == ucFunctionCode) {
 80043dc:	429a      	cmp	r2, r3
 80043de:	d016      	beq.n	800440e <eMBMasterPoll+0xd2>
                for (i = 0; i < MB_FUNC_HANDLERS_MAX; i++)
 80043e0:	3401      	adds	r4, #1
 80043e2:	2c10      	cmp	r4, #16
 80043e4:	d1f7      	bne.n	80043d6 <eMBMasterPoll+0x9a>
    eMBMasterCurErrorType = errorType;
 80043e6:	4b48      	ldr	r3, [pc, #288]	; (8004508 <eMBMasterPoll+0x1cc>)
 80043e8:	2202      	movs	r2, #2
 80043ea:	701a      	strb	r2, [r3, #0]
                ( void ) xMBMasterPortEventPost( EV_MASTER_ERROR_PROCESS );
 80043ec:	2010      	movs	r0, #16
 80043ee:	f000 fcdb 	bl	8004da8 <xMBMasterPortEventPost>
    return MB_ENOERR;
 80043f2:	2400      	movs	r4, #0
 80043f4:	e7b1      	b.n	800435a <eMBMasterPoll+0x1e>
                eException = (eMBException)ucMBFrame[MB_PDU_DATA_OFF];
 80043f6:	785a      	ldrb	r2, [r3, #1]
 80043f8:	4b44      	ldr	r3, [pc, #272]	; (800450c <eMBMasterPoll+0x1d0>)
 80043fa:	701a      	strb	r2, [r3, #0]
            if (eException != MB_EX_NONE) {
 80043fc:	4b43      	ldr	r3, [pc, #268]	; (800450c <eMBMasterPoll+0x1d0>)
 80043fe:	781c      	ldrb	r4, [r3, #0]
 8004400:	2c00      	cmp	r4, #0
 8004402:	d1f0      	bne.n	80043e6 <eMBMasterPoll+0xaa>
                vMBMasterCBRequestScuuess( );
 8004404:	f000 fda2 	bl	8004f4c <vMBMasterCBRequestScuuess>
                vMBMasterRunResRelease( );
 8004408:	f000 fd81 	bl	8004f0e <vMBMasterRunResRelease>
 800440c:	e7a5      	b.n	800435a <eMBMasterPoll+0x1e>
    xMBRunInMasterMode = IsMasterMode;
 800440e:	4b41      	ldr	r3, [pc, #260]	; (8004514 <eMBMasterPoll+0x1d8>)
 8004410:	2201      	movs	r2, #1
 8004412:	701a      	strb	r2, [r3, #0]
                        if ( xMBMasterRequestIsBroadcast() ) {
 8004414:	f000 fc88 	bl	8004d28 <xMBMasterRequestIsBroadcast>
 8004418:	b968      	cbnz	r0, 8004436 <eMBMasterPoll+0xfa>
                            eException = xMasterFuncHandlers[i].pxHandler(ucMBFrame, &usLength);
 800441a:	4b3d      	ldr	r3, [pc, #244]	; (8004510 <eMBMasterPoll+0x1d4>)
 800441c:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8004420:	6863      	ldr	r3, [r4, #4]
 8004422:	4935      	ldr	r1, [pc, #212]	; (80044f8 <eMBMasterPoll+0x1bc>)
 8004424:	4a35      	ldr	r2, [pc, #212]	; (80044fc <eMBMasterPoll+0x1c0>)
 8004426:	6810      	ldr	r0, [r2, #0]
 8004428:	4798      	blx	r3
 800442a:	4b38      	ldr	r3, [pc, #224]	; (800450c <eMBMasterPoll+0x1d0>)
 800442c:	7018      	strb	r0, [r3, #0]
    xMBRunInMasterMode = IsMasterMode;
 800442e:	4b39      	ldr	r3, [pc, #228]	; (8004514 <eMBMasterPoll+0x1d8>)
 8004430:	2200      	movs	r2, #0
 8004432:	701a      	strb	r2, [r3, #0]
}
 8004434:	e7e2      	b.n	80043fc <eMBMasterPoll+0xc0>
                            usLength = usMBMasterGetPDUSndLength();
 8004436:	f000 fc6b 	bl	8004d10 <usMBMasterGetPDUSndLength>
 800443a:	4b2f      	ldr	r3, [pc, #188]	; (80044f8 <eMBMasterPoll+0x1bc>)
 800443c:	8018      	strh	r0, [r3, #0]
                            for(j = 1; j <= MB_MASTER_TOTAL_SLAVE_NUM; j++){
 800443e:	2501      	movs	r5, #1
    ucMBMasterDestAddress = Address;
 8004440:	4e30      	ldr	r6, [pc, #192]	; (8004504 <eMBMasterPoll+0x1c8>)
                                eException = xMasterFuncHandlers[i].pxHandler(ucMBFrame, &usLength);
 8004442:	4b33      	ldr	r3, [pc, #204]	; (8004510 <eMBMasterPoll+0x1d4>)
 8004444:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8004448:	6864      	ldr	r4, [r4, #4]
    ucMBMasterDestAddress = Address;
 800444a:	7035      	strb	r5, [r6, #0]
                                eException = xMasterFuncHandlers[i].pxHandler(ucMBFrame, &usLength);
 800444c:	492a      	ldr	r1, [pc, #168]	; (80044f8 <eMBMasterPoll+0x1bc>)
 800444e:	4b2b      	ldr	r3, [pc, #172]	; (80044fc <eMBMasterPoll+0x1c0>)
 8004450:	6818      	ldr	r0, [r3, #0]
 8004452:	47a0      	blx	r4
 8004454:	4b2d      	ldr	r3, [pc, #180]	; (800450c <eMBMasterPoll+0x1d0>)
 8004456:	7018      	strb	r0, [r3, #0]
                            for(j = 1; j <= MB_MASTER_TOTAL_SLAVE_NUM; j++){
 8004458:	3501      	adds	r5, #1
 800445a:	2d21      	cmp	r5, #33	; 0x21
 800445c:	d1f5      	bne.n	800444a <eMBMasterPoll+0x10e>
 800445e:	e7e6      	b.n	800442e <eMBMasterPoll+0xf2>
            vMBMasterGetPDUSndBuf( &ucMBFrame );
 8004460:	4c26      	ldr	r4, [pc, #152]	; (80044fc <eMBMasterPoll+0x1c0>)
 8004462:	4620      	mov	r0, r4
 8004464:	f000 fc48 	bl	8004cf8 <vMBMasterGetPDUSndBuf>
            eStatus = peMBMasterFrameSendCur( ucMBMasterGetDestAddress(), ucMBFrame, usMBMasterGetPDUSndLength() );
 8004468:	4b2b      	ldr	r3, [pc, #172]	; (8004518 <eMBMasterPoll+0x1dc>)
 800446a:	681d      	ldr	r5, [r3, #0]
    return ucMBMasterDestAddress;
 800446c:	4b25      	ldr	r3, [pc, #148]	; (8004504 <eMBMasterPoll+0x1c8>)
 800446e:	781e      	ldrb	r6, [r3, #0]
            eStatus = peMBMasterFrameSendCur( ucMBMasterGetDestAddress(), ucMBFrame, usMBMasterGetPDUSndLength() );
 8004470:	6824      	ldr	r4, [r4, #0]
 8004472:	f000 fc4d 	bl	8004d10 <usMBMasterGetPDUSndLength>
 8004476:	4602      	mov	r2, r0
 8004478:	4621      	mov	r1, r4
 800447a:	4630      	mov	r0, r6
 800447c:	47a8      	blx	r5
    return MB_ENOERR;
 800447e:	2400      	movs	r4, #0
            break;
 8004480:	e76b      	b.n	800435a <eMBMasterPoll+0x1e>
    return eMBMasterCurErrorType;
 8004482:	4b21      	ldr	r3, [pc, #132]	; (8004508 <eMBMasterPoll+0x1cc>)
 8004484:	781c      	ldrb	r4, [r3, #0]
            vMBMasterGetPDUSndBuf( &ucMBFrame );
 8004486:	481d      	ldr	r0, [pc, #116]	; (80044fc <eMBMasterPoll+0x1c0>)
 8004488:	f000 fc36 	bl	8004cf8 <vMBMasterGetPDUSndBuf>
            switch (errorType) {
 800448c:	2c01      	cmp	r4, #1
 800448e:	d012      	beq.n	80044b6 <eMBMasterPoll+0x17a>
 8004490:	2c02      	cmp	r4, #2
 8004492:	d01c      	beq.n	80044ce <eMBMasterPoll+0x192>
 8004494:	b11c      	cbz	r4, 800449e <eMBMasterPoll+0x162>
            vMBMasterRunResRelease();
 8004496:	f000 fd3a 	bl	8004f0e <vMBMasterRunResRelease>
    return MB_ENOERR;
 800449a:	2400      	movs	r4, #0
            break;
 800449c:	e75d      	b.n	800435a <eMBMasterPoll+0x1e>
    return ucMBMasterDestAddress;
 800449e:	4b19      	ldr	r3, [pc, #100]	; (8004504 <eMBMasterPoll+0x1c8>)
 80044a0:	781c      	ldrb	r4, [r3, #0]
                vMBMasterErrorCBRespondTimeout(ucMBMasterGetDestAddress(),
 80044a2:	4b16      	ldr	r3, [pc, #88]	; (80044fc <eMBMasterPoll+0x1c0>)
 80044a4:	681d      	ldr	r5, [r3, #0]
 80044a6:	f000 fc33 	bl	8004d10 <usMBMasterGetPDUSndLength>
 80044aa:	4602      	mov	r2, r0
 80044ac:	4629      	mov	r1, r5
 80044ae:	4620      	mov	r0, r4
 80044b0:	f000 fd2e 	bl	8004f10 <vMBMasterErrorCBRespondTimeout>
                break;
 80044b4:	e7ef      	b.n	8004496 <eMBMasterPoll+0x15a>
    return ucMBMasterDestAddress;
 80044b6:	4b13      	ldr	r3, [pc, #76]	; (8004504 <eMBMasterPoll+0x1c8>)
 80044b8:	781c      	ldrb	r4, [r3, #0]
                vMBMasterErrorCBReceiveData(ucMBMasterGetDestAddress(),
 80044ba:	4b10      	ldr	r3, [pc, #64]	; (80044fc <eMBMasterPoll+0x1c0>)
 80044bc:	681d      	ldr	r5, [r3, #0]
 80044be:	f000 fc27 	bl	8004d10 <usMBMasterGetPDUSndLength>
 80044c2:	4602      	mov	r2, r0
 80044c4:	4629      	mov	r1, r5
 80044c6:	4620      	mov	r0, r4
 80044c8:	f000 fd2c 	bl	8004f24 <vMBMasterErrorCBReceiveData>
                break;
 80044cc:	e7e3      	b.n	8004496 <eMBMasterPoll+0x15a>
    return ucMBMasterDestAddress;
 80044ce:	4b0d      	ldr	r3, [pc, #52]	; (8004504 <eMBMasterPoll+0x1c8>)
 80044d0:	781c      	ldrb	r4, [r3, #0]
                vMBMasterErrorCBExecuteFunction(ucMBMasterGetDestAddress(),
 80044d2:	4b0a      	ldr	r3, [pc, #40]	; (80044fc <eMBMasterPoll+0x1c0>)
 80044d4:	681d      	ldr	r5, [r3, #0]
 80044d6:	f000 fc1b 	bl	8004d10 <usMBMasterGetPDUSndLength>
 80044da:	4602      	mov	r2, r0
 80044dc:	4629      	mov	r1, r5
 80044de:	4620      	mov	r0, r4
 80044e0:	f000 fd2a 	bl	8004f38 <vMBMasterErrorCBExecuteFunction>
                break;
 80044e4:	e7d7      	b.n	8004496 <eMBMasterPoll+0x15a>
        return MB_EILLSTATE;
 80044e6:	2406      	movs	r4, #6
 80044e8:	e737      	b.n	800435a <eMBMasterPoll+0x1e>
        switch ( eEvent )
 80044ea:	2400      	movs	r4, #0
 80044ec:	e735      	b.n	800435a <eMBMasterPoll+0x1e>
 80044ee:	bf00      	nop
 80044f0:	2000000c 	.word	0x2000000c
 80044f4:	20001714 	.word	0x20001714
 80044f8:	2000173a 	.word	0x2000173a
 80044fc:	20001734 	.word	0x20001734
 8004500:	20001739 	.word	0x20001739
 8004504:	20001738 	.word	0x20001738
 8004508:	20001711 	.word	0x20001711
 800450c:	20001710 	.word	0x20001710
 8004510:	0800777c 	.word	0x0800777c
 8004514:	2000173c 	.word	0x2000173c
 8004518:	20001718 	.word	0x20001718

0800451c <ucMBMasterGetDestAddress>:
}
 800451c:	4b01      	ldr	r3, [pc, #4]	; (8004524 <ucMBMasterGetDestAddress+0x8>)
 800451e:	7818      	ldrb	r0, [r3, #0]
 8004520:	4770      	bx	lr
 8004522:	bf00      	nop
 8004524:	20001738 	.word	0x20001738

08004528 <vMBMasterSetDestAddress>:
    ucMBMasterDestAddress = Address;
 8004528:	4b01      	ldr	r3, [pc, #4]	; (8004530 <vMBMasterSetDestAddress+0x8>)
 800452a:	7018      	strb	r0, [r3, #0]
}
 800452c:	4770      	bx	lr
 800452e:	bf00      	nop
 8004530:	20001738 	.word	0x20001738

08004534 <vMBMasterSetErrorType>:
    eMBMasterCurErrorType = errorType;
 8004534:	4b01      	ldr	r3, [pc, #4]	; (800453c <vMBMasterSetErrorType+0x8>)
 8004536:	7018      	strb	r0, [r3, #0]
}
 8004538:	4770      	bx	lr
 800453a:	bf00      	nop
 800453c:	20001711 	.word	0x20001711

08004540 <usMBCRC16>:
{
    UCHAR           ucCRCHi = 0xFF;
    UCHAR           ucCRCLo = 0xFF;
    int             iIndex;

    while( usLen-- )
 8004540:	b1b9      	cbz	r1, 8004572 <usMBCRC16+0x32>
{
 8004542:	b430      	push	{r4, r5}
 8004544:	f101 3cff 	add.w	ip, r1, #4294967295
 8004548:	fa1f fc8c 	uxth.w	ip, ip
 800454c:	f10c 0c01 	add.w	ip, ip, #1
 8004550:	4484      	add	ip, r0
    UCHAR           ucCRCLo = 0xFF;
 8004552:	22ff      	movs	r2, #255	; 0xff
    UCHAR           ucCRCHi = 0xFF;
 8004554:	4611      	mov	r1, r2
    {
        iIndex = ucCRCLo ^ *( pucFrame++ );
        ucCRCLo = ( UCHAR )( ucCRCHi ^ aucCRCHi[iIndex] );
 8004556:	4d09      	ldr	r5, [pc, #36]	; (800457c <usMBCRC16+0x3c>)
        ucCRCHi = aucCRCLo[iIndex];
 8004558:	4c09      	ldr	r4, [pc, #36]	; (8004580 <usMBCRC16+0x40>)
        iIndex = ucCRCLo ^ *( pucFrame++ );
 800455a:	f810 3b01 	ldrb.w	r3, [r0], #1
 800455e:	4053      	eors	r3, r2
        ucCRCLo = ( UCHAR )( ucCRCHi ^ aucCRCHi[iIndex] );
 8004560:	5cea      	ldrb	r2, [r5, r3]
 8004562:	404a      	eors	r2, r1
        ucCRCHi = aucCRCLo[iIndex];
 8004564:	5ce1      	ldrb	r1, [r4, r3]
    while( usLen-- )
 8004566:	4560      	cmp	r0, ip
 8004568:	d1f7      	bne.n	800455a <usMBCRC16+0x1a>
    }
    return ( USHORT )( ucCRCHi << 8 | ucCRCLo );
}
 800456a:	ea42 2001 	orr.w	r0, r2, r1, lsl #8
 800456e:	bc30      	pop	{r4, r5}
 8004570:	4770      	bx	lr
    UCHAR           ucCRCLo = 0xFF;
 8004572:	22ff      	movs	r2, #255	; 0xff
}
 8004574:	ea42 2002 	orr.w	r0, r2, r2, lsl #8
 8004578:	4770      	bx	lr
 800457a:	bf00      	nop
 800457c:	080077fc 	.word	0x080077fc
 8004580:	080078fc 	.word	0x080078fc

08004584 <eMBMasterFuncReadCoils>:
    return eErrStatus;
}

eMBException
eMBMasterFuncReadCoils( UCHAR * pucFrame, USHORT * usLen )
{
 8004584:	b530      	push	{r4, r5, lr}
 8004586:	b083      	sub	sp, #12
 8004588:	4605      	mov	r5, r0
 800458a:	460c      	mov	r4, r1

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    /* If this request is broadcast, and it's read mode. This request don't need execute. */
    if ( xMBMasterRequestIsBroadcast() )
 800458c:	f000 fbcc 	bl	8004d28 <xMBMasterRequestIsBroadcast>
 8004590:	bb48      	cbnz	r0, 80045e6 <eMBMasterFuncReadCoils+0x62>
    {
        eStatus = MB_EX_NONE;
    }
    else if ( *usLen >= MB_PDU_SIZE_MIN + MB_PDU_FUNC_READ_SIZE_MIN )
 8004592:	8823      	ldrh	r3, [r4, #0]
 8004594:	2b01      	cmp	r3, #1
 8004596:	d929      	bls.n	80045ec <eMBMasterFuncReadCoils+0x68>
    {
        vMBMasterGetPDUSndBuf(&ucMBFrame);
 8004598:	a801      	add	r0, sp, #4
 800459a:	f000 fbad 	bl	8004cf8 <vMBMasterGetPDUSndBuf>
        usRegAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF] << 8 );
 800459e:	9b01      	ldr	r3, [sp, #4]
        usRegAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF + 1] );
        usRegAddress++;

        usCoilCount = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_COILCNT_OFF] << 8 );
 80045a0:	78da      	ldrb	r2, [r3, #3]
        usCoilCount |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_COILCNT_OFF + 1] );
 80045a2:	7919      	ldrb	r1, [r3, #4]
 80045a4:	ea41 2202 	orr.w	r2, r1, r2, lsl #8

        /* Test if the quantity of coils is a multiple of 8. If not last
         * byte is only partially field with unused coils set to zero. */
        if( ( usCoilCount & 0x0007 ) != 0 )
 80045a8:	f011 0f07 	tst.w	r1, #7
 80045ac:	d007      	beq.n	80045be <eMBMasterFuncReadCoils+0x3a>
        {
            ucByteCount = ( UCHAR )( usCoilCount / 8 + 1 );
 80045ae:	08d1      	lsrs	r1, r2, #3
 80045b0:	3101      	adds	r1, #1
 80045b2:	b2c9      	uxtb	r1, r1
        }

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception.
         */
        if( ( usCoilCount >= 1 ) &&
 80045b4:	7868      	ldrb	r0, [r5, #1]
 80045b6:	4288      	cmp	r0, r1
 80045b8:	d007      	beq.n	80045ca <eMBMasterFuncReadCoils+0x46>
                eStatus = prveMBError2Exception( eRegStatus );
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80045ba:	2003      	movs	r0, #3
 80045bc:	e014      	b.n	80045e8 <eMBMasterFuncReadCoils+0x64>
        if( ( usCoilCount >= 1 ) &&
 80045be:	b90a      	cbnz	r2, 80045c4 <eMBMasterFuncReadCoils+0x40>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80045c0:	2003      	movs	r0, #3
 80045c2:	e011      	b.n	80045e8 <eMBMasterFuncReadCoils+0x64>
            ucByteCount = ( UCHAR )( usCoilCount / 8 );
 80045c4:	f3c2 01c7 	ubfx	r1, r2, #3, #8
 80045c8:	e7f4      	b.n	80045b4 <eMBMasterFuncReadCoils+0x30>
        usRegAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF] << 8 );
 80045ca:	7858      	ldrb	r0, [r3, #1]
        usRegAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF + 1] );
 80045cc:	7899      	ldrb	r1, [r3, #2]
 80045ce:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
        usRegAddress++;
 80045d2:	3101      	adds	r1, #1
            eRegStatus = eMBMasterRegCoilsCB( &pucFrame[MB_PDU_FUNC_READ_VALUES_OFF], usRegAddress, usCoilCount, MB_REG_READ );
 80045d4:	2300      	movs	r3, #0
 80045d6:	b289      	uxth	r1, r1
 80045d8:	1ca8      	adds	r0, r5, #2
 80045da:	f000 fe3d 	bl	8005258 <eMBMasterRegCoilsCB>
            if( eRegStatus != MB_ENOERR )
 80045de:	b118      	cbz	r0, 80045e8 <eMBMasterFuncReadCoils+0x64>
                eStatus = prveMBError2Exception( eRegStatus );
 80045e0:	f000 fbca 	bl	8004d78 <prveMBError2Exception>
 80045e4:	e000      	b.n	80045e8 <eMBMasterFuncReadCoils+0x64>
        eStatus = MB_EX_NONE;
 80045e6:	2000      	movs	r0, #0
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 80045e8:	b003      	add	sp, #12
 80045ea:	bd30      	pop	{r4, r5, pc}
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80045ec:	2003      	movs	r0, #3
 80045ee:	e7fb      	b.n	80045e8 <eMBMasterFuncReadCoils+0x64>

080045f0 <eMBMasterFuncWriteCoil>:
    UCHAR           ucBuf[2];

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 80045f0:	880b      	ldrh	r3, [r1, #0]
 80045f2:	2b05      	cmp	r3, #5
 80045f4:	d001      	beq.n	80045fa <eMBMasterFuncWriteCoil+0xa>
    }
    else
    {
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80045f6:	2003      	movs	r0, #3
 80045f8:	4770      	bx	lr
        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 80045fa:	7903      	ldrb	r3, [r0, #4]
 80045fc:	bb0b      	cbnz	r3, 8004642 <eMBMasterFuncWriteCoil+0x52>
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
 80045fe:	78c2      	ldrb	r2, [r0, #3]
 8004600:	1e53      	subs	r3, r2, #1
        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 8004602:	b2db      	uxtb	r3, r3
 8004604:	2bfd      	cmp	r3, #253	; 0xfd
 8004606:	d91e      	bls.n	8004646 <eMBMasterFuncWriteCoil+0x56>
{
 8004608:	b500      	push	{lr}
 800460a:	b083      	sub	sp, #12
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 800460c:	7843      	ldrb	r3, [r0, #1]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 800460e:	7881      	ldrb	r1, [r0, #2]
            ucBuf[1] = 0;
 8004610:	2000      	movs	r0, #0
 8004612:	f88d 0005 	strb.w	r0, [sp, #5]
            if( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF )
 8004616:	2aff      	cmp	r2, #255	; 0xff
 8004618:	bf14      	ite	ne
 800461a:	2200      	movne	r2, #0
 800461c:	2201      	moveq	r2, #1
 800461e:	f88d 2004 	strb.w	r2, [sp, #4]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 8004622:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
        usRegAddress++;
 8004626:	3101      	adds	r1, #1
                eMBMasterRegCoilsCB( &ucBuf[0], usRegAddress, 1, MB_REG_WRITE );
 8004628:	2301      	movs	r3, #1
 800462a:	461a      	mov	r2, r3
 800462c:	b289      	uxth	r1, r1
 800462e:	a801      	add	r0, sp, #4
 8004630:	f000 fe12 	bl	8005258 <eMBMasterRegCoilsCB>
            if( eRegStatus != MB_ENOERR )
 8004634:	b910      	cbnz	r0, 800463c <eMBMasterFuncWriteCoil+0x4c>
    }
    return eStatus;
}
 8004636:	b003      	add	sp, #12
 8004638:	f85d fb04 	ldr.w	pc, [sp], #4
                eStatus = prveMBError2Exception( eRegStatus );
 800463c:	f000 fb9c 	bl	8004d78 <prveMBError2Exception>
 8004640:	e7f9      	b.n	8004636 <eMBMasterFuncWriteCoil+0x46>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004642:	2003      	movs	r0, #3
 8004644:	4770      	bx	lr
 8004646:	2003      	movs	r0, #3
}
 8004648:	4770      	bx	lr

0800464a <eMBMasterFuncWriteMultipleCoils>:
    return eErrStatus;
}

eMBException
eMBMasterFuncWriteMultipleCoils( UCHAR * pucFrame, USHORT * usLen )
{
 800464a:	b510      	push	{r4, lr}
 800464c:	b082      	sub	sp, #8
 800464e:	4604      	mov	r4, r0

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    /* If this request is broadcast, the *usLen is not need check. */
    if( ( *usLen == MB_PDU_FUNC_WRITE_MUL_SIZE ) || xMBMasterRequestIsBroadcast() )
 8004650:	880b      	ldrh	r3, [r1, #0]
 8004652:	2b05      	cmp	r3, #5
 8004654:	d002      	beq.n	800465c <eMBMasterFuncWriteMultipleCoils+0x12>
 8004656:	f000 fb67 	bl	8004d28 <xMBMasterRequestIsBroadcast>
 800465a:	b340      	cbz	r0, 80046ae <eMBMasterFuncWriteMultipleCoils+0x64>
    {
        vMBMasterGetPDUSndBuf(&ucMBFrame);
 800465c:	a801      	add	r0, sp, #4
 800465e:	f000 fb4b 	bl	8004cf8 <vMBMasterGetPDUSndBuf>
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
        usRegAddress++;

        usCoilCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF] << 8 );
 8004662:	78e2      	ldrb	r2, [r4, #3]
        usCoilCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF + 1] );
 8004664:	7923      	ldrb	r3, [r4, #4]
 8004666:	ea43 2202 	orr.w	r2, r3, r2, lsl #8

        ucByteCount = ucMBFrame[MB_PDU_REQ_WRITE_MUL_BYTECNT_OFF];

        /* Compute the number of expected bytes in the request. */
        if( ( usCoilCnt & 0x0007 ) != 0 )
 800466a:	f013 0f07 	tst.w	r3, #7
 800466e:	d009      	beq.n	8004684 <eMBMasterFuncWriteMultipleCoils+0x3a>
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 + 1 );
 8004670:	08d3      	lsrs	r3, r2, #3
 8004672:	3301      	adds	r3, #1
 8004674:	b2db      	uxtb	r3, r3
        ucByteCount = ucMBFrame[MB_PDU_REQ_WRITE_MUL_BYTECNT_OFF];
 8004676:	9801      	ldr	r0, [sp, #4]
        else
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
        }

        if( ( usCoilCnt >= 1 ) && ( ucByteCountVerify == ucByteCount ) )
 8004678:	7941      	ldrb	r1, [r0, #5]
 800467a:	4299      	cmp	r1, r3
 800467c:	d008      	beq.n	8004690 <eMBMasterFuncWriteMultipleCoils+0x46>
                eStatus = prveMBError2Exception( eRegStatus );
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800467e:	2003      	movs	r0, #3
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 8004680:	b002      	add	sp, #8
 8004682:	bd10      	pop	{r4, pc}
        if( ( usCoilCnt >= 1 ) && ( ucByteCountVerify == ucByteCount ) )
 8004684:	b90a      	cbnz	r2, 800468a <eMBMasterFuncWriteMultipleCoils+0x40>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004686:	2003      	movs	r0, #3
 8004688:	e7fa      	b.n	8004680 <eMBMasterFuncWriteMultipleCoils+0x36>
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
 800468a:	f3c2 03c7 	ubfx	r3, r2, #3, #8
 800468e:	e7f2      	b.n	8004676 <eMBMasterFuncWriteMultipleCoils+0x2c>
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
 8004690:	7863      	ldrb	r3, [r4, #1]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 8004692:	78a1      	ldrb	r1, [r4, #2]
 8004694:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
        usRegAddress++;
 8004698:	3101      	adds	r1, #1
                eMBMasterRegCoilsCB( &ucMBFrame[MB_PDU_REQ_WRITE_MUL_VALUES_OFF],
 800469a:	2301      	movs	r3, #1
 800469c:	b289      	uxth	r1, r1
 800469e:	3006      	adds	r0, #6
 80046a0:	f000 fdda 	bl	8005258 <eMBMasterRegCoilsCB>
            if( eRegStatus != MB_ENOERR )
 80046a4:	2800      	cmp	r0, #0
 80046a6:	d0eb      	beq.n	8004680 <eMBMasterFuncWriteMultipleCoils+0x36>
                eStatus = prveMBError2Exception( eRegStatus );
 80046a8:	f000 fb66 	bl	8004d78 <prveMBError2Exception>
 80046ac:	e7e8      	b.n	8004680 <eMBMasterFuncWriteMultipleCoils+0x36>
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80046ae:	2003      	movs	r0, #3
 80046b0:	e7e6      	b.n	8004680 <eMBMasterFuncWriteMultipleCoils+0x36>

080046b2 <eMBMasterFuncReadDiscreteInputs>:
    return eErrStatus;
}

eMBException
eMBMasterFuncReadDiscreteInputs( UCHAR * pucFrame, USHORT * usLen )
{
 80046b2:	b530      	push	{r4, r5, lr}
 80046b4:	b083      	sub	sp, #12
 80046b6:	4605      	mov	r5, r0
 80046b8:	460c      	mov	r4, r1

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    /* If this request is broadcast, and it's read mode. This request don't need execute. */
    if ( xMBMasterRequestIsBroadcast() )
 80046ba:	f000 fb35 	bl	8004d28 <xMBMasterRequestIsBroadcast>
 80046be:	bb40      	cbnz	r0, 8004712 <eMBMasterFuncReadDiscreteInputs+0x60>
    {
        eStatus = MB_EX_NONE;
    }
    else if( *usLen >= MB_PDU_SIZE_MIN + MB_PDU_FUNC_READ_SIZE_MIN )
 80046c0:	8823      	ldrh	r3, [r4, #0]
 80046c2:	2b01      	cmp	r3, #1
 80046c4:	d928      	bls.n	8004718 <eMBMasterFuncReadDiscreteInputs+0x66>
    {
        vMBMasterGetPDUSndBuf(&ucMBFrame);
 80046c6:	a801      	add	r0, sp, #4
 80046c8:	f000 fb16 	bl	8004cf8 <vMBMasterGetPDUSndBuf>
        usRegAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF] << 8 );
 80046cc:	9b01      	ldr	r3, [sp, #4]
        usRegAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF + 1] );
        usRegAddress++;

        usDiscreteCnt = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_DISCCNT_OFF] << 8 );
 80046ce:	78da      	ldrb	r2, [r3, #3]
        usDiscreteCnt |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_DISCCNT_OFF + 1] );
 80046d0:	7919      	ldrb	r1, [r3, #4]
 80046d2:	ea41 2202 	orr.w	r2, r1, r2, lsl #8

        /* Test if the quantity of coils is a multiple of 8. If not last
         * byte is only partially field with unused coils set to zero. */
        if( ( usDiscreteCnt & 0x0007 ) != 0 )
 80046d6:	f011 0f07 	tst.w	r1, #7
 80046da:	d007      	beq.n	80046ec <eMBMasterFuncReadDiscreteInputs+0x3a>
        {
            ucNBytes = ( UCHAR )( usDiscreteCnt / 8 + 1 );
 80046dc:	08d1      	lsrs	r1, r2, #3
 80046de:	3101      	adds	r1, #1
 80046e0:	b2c9      	uxtb	r1, r1
        }

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception.
         */
        if ((usDiscreteCnt >= 1) && ucNBytes == pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF])
 80046e2:	7868      	ldrb	r0, [r5, #1]
 80046e4:	4288      	cmp	r0, r1
 80046e6:	d007      	beq.n	80046f8 <eMBMasterFuncReadDiscreteInputs+0x46>
                eStatus = prveMBError2Exception( eRegStatus );
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80046e8:	2003      	movs	r0, #3
 80046ea:	e013      	b.n	8004714 <eMBMasterFuncReadDiscreteInputs+0x62>
        if ((usDiscreteCnt >= 1) && ucNBytes == pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF])
 80046ec:	b90a      	cbnz	r2, 80046f2 <eMBMasterFuncReadDiscreteInputs+0x40>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80046ee:	2003      	movs	r0, #3
 80046f0:	e010      	b.n	8004714 <eMBMasterFuncReadDiscreteInputs+0x62>
            ucNBytes = ( UCHAR )( usDiscreteCnt / 8 );
 80046f2:	f3c2 01c7 	ubfx	r1, r2, #3, #8
 80046f6:	e7f4      	b.n	80046e2 <eMBMasterFuncReadDiscreteInputs+0x30>
        usRegAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF] << 8 );
 80046f8:	7858      	ldrb	r0, [r3, #1]
        usRegAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF + 1] );
 80046fa:	7899      	ldrb	r1, [r3, #2]
 80046fc:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
        usRegAddress++;
 8004700:	3101      	adds	r1, #1
            eRegStatus = eMBMasterRegDiscreteCB( &pucFrame[MB_PDU_FUNC_READ_VALUES_OFF], usRegAddress, usDiscreteCnt );
 8004702:	b289      	uxth	r1, r1
 8004704:	1ca8      	adds	r0, r5, #2
 8004706:	f000 fdf5 	bl	80052f4 <eMBMasterRegDiscreteCB>
            if( eRegStatus != MB_ENOERR )
 800470a:	b118      	cbz	r0, 8004714 <eMBMasterFuncReadDiscreteInputs+0x62>
                eStatus = prveMBError2Exception( eRegStatus );
 800470c:	f000 fb34 	bl	8004d78 <prveMBError2Exception>
 8004710:	e000      	b.n	8004714 <eMBMasterFuncReadDiscreteInputs+0x62>
        eStatus = MB_EX_NONE;
 8004712:	2000      	movs	r0, #0
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 8004714:	b003      	add	sp, #12
 8004716:	bd30      	pop	{r4, r5, pc}
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004718:	2003      	movs	r0, #3
 800471a:	e7fb      	b.n	8004714 <eMBMasterFuncReadDiscreteInputs+0x62>

0800471c <eMBMasterFuncWriteHoldingRegister>:
    return eErrStatus;
}

eMBException
eMBMasterFuncWriteHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 800471c:	b508      	push	{r3, lr}
    USHORT          usRegAddress;
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_SIZE_MIN + MB_PDU_FUNC_WRITE_SIZE ) )
 800471e:	880b      	ldrh	r3, [r1, #0]
 8004720:	2b05      	cmp	r3, #5
 8004722:	d001      	beq.n	8004728 <eMBMasterFuncWriteHoldingRegister+0xc>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004724:	2003      	movs	r0, #3
    }
    return eStatus;
}
 8004726:	bd08      	pop	{r3, pc}
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 8004728:	7843      	ldrb	r3, [r0, #1]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 800472a:	7881      	ldrb	r1, [r0, #2]
 800472c:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
        usRegAddress++;
 8004730:	3101      	adds	r1, #1
        eRegStatus = eMBMasterRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF],
 8004732:	2301      	movs	r3, #1
 8004734:	461a      	mov	r2, r3
 8004736:	b289      	uxth	r1, r1
 8004738:	3003      	adds	r0, #3
 800473a:	f000 fd57 	bl	80051ec <eMBMasterRegHoldingCB>
        if( eRegStatus != MB_ENOERR )
 800473e:	2800      	cmp	r0, #0
 8004740:	d0f1      	beq.n	8004726 <eMBMasterFuncWriteHoldingRegister+0xa>
            eStatus = prveMBError2Exception( eRegStatus );
 8004742:	f000 fb19 	bl	8004d78 <prveMBError2Exception>
 8004746:	e7ee      	b.n	8004726 <eMBMasterFuncWriteHoldingRegister+0xa>

08004748 <eMBMasterReqWriteMultipleHoldingRegister>:
{
    UCHAR                 *ucMBFrame;
    USHORT                 usRegIndex = 0;
    eMBMasterReqErrCode    eErrStatus = MB_MRE_NO_ERR;

    if ( ucSndAddr > MB_MASTER_TOTAL_SLAVE_NUM ) eErrStatus = MB_MRE_ILL_ARG;
 8004748:	2820      	cmp	r0, #32
 800474a:	d901      	bls.n	8004750 <eMBMasterReqWriteMultipleHoldingRegister+0x8>
 800474c:	2002      	movs	r0, #2
        vMBMasterSetPDUSndLength( MB_PDU_SIZE_MIN + MB_PDU_REQ_WRITE_MUL_SIZE_MIN + 2*usNRegs );
        ( void ) xMBMasterPortEventPost( EV_MASTER_FRAME_SENT );
        eErrStatus = eMBMasterWaitRequestFinish( );
    }
    return eErrStatus;
}
 800474e:	4770      	bx	lr
{
 8004750:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004752:	b083      	sub	sp, #12
 8004754:	4605      	mov	r5, r0
 8004756:	460f      	mov	r7, r1
 8004758:	4614      	mov	r4, r2
 800475a:	461e      	mov	r6, r3
    else if ( xMBMasterRunResTake( lTimeOut ) == FALSE ) eErrStatus = MB_MRE_MASTER_BUSY;
 800475c:	9808      	ldr	r0, [sp, #32]
 800475e:	f000 fbd4 	bl	8004f0a <xMBMasterRunResTake>
 8004762:	b910      	cbnz	r0, 800476a <eMBMasterReqWriteMultipleHoldingRegister+0x22>
 8004764:	2005      	movs	r0, #5
}
 8004766:	b003      	add	sp, #12
 8004768:	bdf0      	pop	{r4, r5, r6, r7, pc}
        vMBMasterGetPDUSndBuf(&ucMBFrame);
 800476a:	a801      	add	r0, sp, #4
 800476c:	f000 fac4 	bl	8004cf8 <vMBMasterGetPDUSndBuf>
        vMBMasterSetDestAddress(ucSndAddr);
 8004770:	4628      	mov	r0, r5
 8004772:	f7ff fed9 	bl	8004528 <vMBMasterSetDestAddress>
        ucMBFrame[MB_PDU_FUNC_OFF]                     = MB_FUNC_WRITE_MULTIPLE_REGISTERS;
 8004776:	9b01      	ldr	r3, [sp, #4]
 8004778:	2210      	movs	r2, #16
 800477a:	701a      	strb	r2, [r3, #0]
        ucMBFrame[MB_PDU_REQ_WRITE_MUL_ADDR_OFF]       = usRegAddr >> 8;
 800477c:	0a3a      	lsrs	r2, r7, #8
 800477e:	9b01      	ldr	r3, [sp, #4]
 8004780:	705a      	strb	r2, [r3, #1]
        ucMBFrame[MB_PDU_REQ_WRITE_MUL_ADDR_OFF + 1]   = usRegAddr;
 8004782:	9b01      	ldr	r3, [sp, #4]
 8004784:	709f      	strb	r7, [r3, #2]
        ucMBFrame[MB_PDU_REQ_WRITE_MUL_REGCNT_OFF]     = usNRegs >> 8;
 8004786:	0a23      	lsrs	r3, r4, #8
 8004788:	9a01      	ldr	r2, [sp, #4]
 800478a:	70d3      	strb	r3, [r2, #3]
        ucMBFrame[MB_PDU_REQ_WRITE_MUL_REGCNT_OFF + 1] = usNRegs ;
 800478c:	9b01      	ldr	r3, [sp, #4]
 800478e:	b2e2      	uxtb	r2, r4
 8004790:	711a      	strb	r2, [r3, #4]
        ucMBFrame[MB_PDU_REQ_WRITE_MUL_BYTECNT_OFF]    = usNRegs * 2;
 8004792:	0052      	lsls	r2, r2, #1
 8004794:	715a      	strb	r2, [r3, #5]
        ucMBFrame += MB_PDU_REQ_WRITE_MUL_VALUES_OFF;
 8004796:	3306      	adds	r3, #6
 8004798:	9301      	str	r3, [sp, #4]
        while( usNRegs > usRegIndex)
 800479a:	b194      	cbz	r4, 80047c2 <eMBMasterReqWriteMultipleHoldingRegister+0x7a>
 800479c:	1eb1      	subs	r1, r6, #2
 800479e:	1e65      	subs	r5, r4, #1
 80047a0:	b2ad      	uxth	r5, r5
 80047a2:	eb06 0545 	add.w	r5, r6, r5, lsl #1
            *ucMBFrame++ = pusDataBuffer[usRegIndex] >> 8;
 80047a6:	f831 3f02 	ldrh.w	r3, [r1, #2]!
 80047aa:	0a1b      	lsrs	r3, r3, #8
 80047ac:	9801      	ldr	r0, [sp, #4]
 80047ae:	1c42      	adds	r2, r0, #1
 80047b0:	9201      	str	r2, [sp, #4]
 80047b2:	7003      	strb	r3, [r0, #0]
            *ucMBFrame++ = pusDataBuffer[usRegIndex++] ;
 80047b4:	880a      	ldrh	r2, [r1, #0]
 80047b6:	9b01      	ldr	r3, [sp, #4]
 80047b8:	1c58      	adds	r0, r3, #1
 80047ba:	9001      	str	r0, [sp, #4]
 80047bc:	701a      	strb	r2, [r3, #0]
        while( usNRegs > usRegIndex)
 80047be:	42a9      	cmp	r1, r5
 80047c0:	d1f1      	bne.n	80047a6 <eMBMasterReqWriteMultipleHoldingRegister+0x5e>
        vMBMasterSetPDUSndLength( MB_PDU_SIZE_MIN + MB_PDU_REQ_WRITE_MUL_SIZE_MIN + 2*usNRegs );
 80047c2:	1ce0      	adds	r0, r4, #3
 80047c4:	0040      	lsls	r0, r0, #1
 80047c6:	b280      	uxth	r0, r0
 80047c8:	f000 fa9c 	bl	8004d04 <vMBMasterSetPDUSndLength>
        ( void ) xMBMasterPortEventPost( EV_MASTER_FRAME_SENT );
 80047cc:	2008      	movs	r0, #8
 80047ce:	f000 faeb 	bl	8004da8 <xMBMasterPortEventPost>
        eErrStatus = eMBMasterWaitRequestFinish( );
 80047d2:	f000 fbc5 	bl	8004f60 <eMBMasterWaitRequestFinish>
 80047d6:	e7c6      	b.n	8004766 <eMBMasterReqWriteMultipleHoldingRegister+0x1e>

080047d8 <eMBMasterFuncWriteMultipleHoldingRegister>:

eMBException
eMBMasterFuncWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 80047d8:	b500      	push	{lr}
 80047da:	b083      	sub	sp, #12

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    /* If this request is broadcast, the *usLen is not need check. */
    if( ( *usLen == MB_PDU_SIZE_MIN + MB_PDU_FUNC_WRITE_MUL_SIZE ) || xMBMasterRequestIsBroadcast() )
 80047dc:	880b      	ldrh	r3, [r1, #0]
 80047de:	2b05      	cmp	r3, #5
 80047e0:	d002      	beq.n	80047e8 <eMBMasterFuncWriteMultipleHoldingRegister+0x10>
 80047e2:	f000 faa1 	bl	8004d28 <xMBMasterRequestIsBroadcast>
 80047e6:	b1f0      	cbz	r0, 8004826 <eMBMasterFuncWriteMultipleHoldingRegister+0x4e>
    {
        vMBMasterGetPDUSndBuf(&ucMBFrame);
 80047e8:	a801      	add	r0, sp, #4
 80047ea:	f000 fa85 	bl	8004cf8 <vMBMasterGetPDUSndBuf>
        usRegAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_WRITE_MUL_ADDR_OFF] << 8 );
 80047ee:	9801      	ldr	r0, [sp, #4]
        usRegAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_WRITE_MUL_ADDR_OFF + 1] );
        usRegAddress++;

        usRegCount = ( USHORT )( ucMBFrame[MB_PDU_REQ_WRITE_MUL_REGCNT_OFF] << 8 );
 80047f0:	78c3      	ldrb	r3, [r0, #3]
        usRegCount |= ( USHORT )( ucMBFrame[MB_PDU_REQ_WRITE_MUL_REGCNT_OFF + 1] );
 80047f2:	7902      	ldrb	r2, [r0, #4]
 80047f4:	ea42 2203 	orr.w	r2, r2, r3, lsl #8

        ucRegByteCount = ucMBFrame[MB_PDU_REQ_WRITE_MUL_BYTECNT_OFF];

        if( ucRegByteCount == 2 * usRegCount )
 80047f8:	7943      	ldrb	r3, [r0, #5]
 80047fa:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 80047fe:	d003      	beq.n	8004808 <eMBMasterFuncWriteMultipleHoldingRegister+0x30>
                eStatus = prveMBError2Exception( eRegStatus );
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004800:	2003      	movs	r0, #3
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 8004802:	b003      	add	sp, #12
 8004804:	f85d fb04 	ldr.w	pc, [sp], #4
        usRegAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_WRITE_MUL_ADDR_OFF] << 8 );
 8004808:	7843      	ldrb	r3, [r0, #1]
        usRegAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_WRITE_MUL_ADDR_OFF + 1] );
 800480a:	7881      	ldrb	r1, [r0, #2]
 800480c:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
        usRegAddress++;
 8004810:	3101      	adds	r1, #1
                eMBMasterRegHoldingCB( &ucMBFrame[MB_PDU_REQ_WRITE_MUL_VALUES_OFF],
 8004812:	2301      	movs	r3, #1
 8004814:	b289      	uxth	r1, r1
 8004816:	3006      	adds	r0, #6
 8004818:	f000 fce8 	bl	80051ec <eMBMasterRegHoldingCB>
            if( eRegStatus != MB_ENOERR )
 800481c:	2800      	cmp	r0, #0
 800481e:	d0f0      	beq.n	8004802 <eMBMasterFuncWriteMultipleHoldingRegister+0x2a>
                eStatus = prveMBError2Exception( eRegStatus );
 8004820:	f000 faaa 	bl	8004d78 <prveMBError2Exception>
 8004824:	e7ed      	b.n	8004802 <eMBMasterFuncWriteMultipleHoldingRegister+0x2a>
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004826:	2003      	movs	r0, #3
 8004828:	e7eb      	b.n	8004802 <eMBMasterFuncWriteMultipleHoldingRegister+0x2a>

0800482a <eMBMasterFuncReadHoldingRegister>:
    return eErrStatus;
}

eMBException
eMBMasterFuncReadHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 800482a:	b530      	push	{r4, r5, lr}
 800482c:	b083      	sub	sp, #12
 800482e:	4605      	mov	r5, r0
 8004830:	460c      	mov	r4, r1

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    /* If this request is broadcast, and it's read mode. This request don't need execute. */
    if ( xMBMasterRequestIsBroadcast() )
 8004832:	f000 fa79 	bl	8004d28 <xMBMasterRequestIsBroadcast>
 8004836:	b9f8      	cbnz	r0, 8004878 <eMBMasterFuncReadHoldingRegister+0x4e>
    {
        eStatus = MB_EX_NONE;
    }
    else if( *usLen >= MB_PDU_SIZE_MIN + MB_PDU_FUNC_READ_SIZE_MIN )
 8004838:	8823      	ldrh	r3, [r4, #0]
 800483a:	2b01      	cmp	r3, #1
 800483c:	d91f      	bls.n	800487e <eMBMasterFuncReadHoldingRegister+0x54>
    {
        vMBMasterGetPDUSndBuf(&ucMBFrame);
 800483e:	a801      	add	r0, sp, #4
 8004840:	f000 fa5a 	bl	8004cf8 <vMBMasterGetPDUSndBuf>
        usRegAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF] << 8 );
 8004844:	9b01      	ldr	r3, [sp, #4]
        usRegAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF + 1] );
        usRegAddress++;

        usRegCount = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_REGCNT_OFF] << 8 );
 8004846:	78d9      	ldrb	r1, [r3, #3]
        usRegCount |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_REGCNT_OFF + 1] );
 8004848:	791a      	ldrb	r2, [r3, #4]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception.
         */
        if( ( usRegCount >= 1 ) && ( 2 * usRegCount == pucFrame[MB_PDU_FUNC_READ_BYTECNT_OFF] ) )
 800484a:	ea52 2201 	orrs.w	r2, r2, r1, lsl #8
 800484e:	d018      	beq.n	8004882 <eMBMasterFuncReadHoldingRegister+0x58>
 8004850:	7869      	ldrb	r1, [r5, #1]
 8004852:	ebb1 0f42 	cmp.w	r1, r2, lsl #1
 8004856:	d001      	beq.n	800485c <eMBMasterFuncReadHoldingRegister+0x32>
                eStatus = prveMBError2Exception( eRegStatus );
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004858:	2003      	movs	r0, #3
 800485a:	e00e      	b.n	800487a <eMBMasterFuncReadHoldingRegister+0x50>
        usRegAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF] << 8 );
 800485c:	7858      	ldrb	r0, [r3, #1]
        usRegAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF + 1] );
 800485e:	7899      	ldrb	r1, [r3, #2]
 8004860:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
        usRegAddress++;
 8004864:	3101      	adds	r1, #1
            eRegStatus = eMBMasterRegHoldingCB( &pucFrame[MB_PDU_FUNC_READ_VALUES_OFF], usRegAddress, usRegCount, MB_REG_READ );
 8004866:	2300      	movs	r3, #0
 8004868:	b289      	uxth	r1, r1
 800486a:	1ca8      	adds	r0, r5, #2
 800486c:	f000 fcbe 	bl	80051ec <eMBMasterRegHoldingCB>
            if( eRegStatus != MB_ENOERR )
 8004870:	b118      	cbz	r0, 800487a <eMBMasterFuncReadHoldingRegister+0x50>
                eStatus = prveMBError2Exception( eRegStatus );
 8004872:	f000 fa81 	bl	8004d78 <prveMBError2Exception>
 8004876:	e000      	b.n	800487a <eMBMasterFuncReadHoldingRegister+0x50>
        eStatus = MB_EX_NONE;
 8004878:	2000      	movs	r0, #0
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 800487a:	b003      	add	sp, #12
 800487c:	bd30      	pop	{r4, r5, pc}
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800487e:	2003      	movs	r0, #3
 8004880:	e7fb      	b.n	800487a <eMBMasterFuncReadHoldingRegister+0x50>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004882:	2003      	movs	r0, #3
 8004884:	e7f9      	b.n	800487a <eMBMasterFuncReadHoldingRegister+0x50>

08004886 <eMBMasterFuncReadWriteMultipleHoldingRegister>:
    return eErrStatus;
}

eMBException
eMBMasterFuncReadWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8004886:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004888:	b083      	sub	sp, #12
 800488a:	4605      	mov	r5, r0
 800488c:	460c      	mov	r4, r1

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    /* If this request is broadcast, and it's read mode. This request don't need execute. */
    if ( xMBMasterRequestIsBroadcast() )
 800488e:	f000 fa4b 	bl	8004d28 <xMBMasterRequestIsBroadcast>
 8004892:	bb80      	cbnz	r0, 80048f6 <eMBMasterFuncReadWriteMultipleHoldingRegister+0x70>
    {
        eStatus = MB_EX_NONE;
    }
    else if( *usLen >= MB_PDU_SIZE_MIN + MB_PDU_FUNC_READWRITE_SIZE_MIN )
 8004894:	8823      	ldrh	r3, [r4, #0]
 8004896:	2b01      	cmp	r3, #1
 8004898:	d92e      	bls.n	80048f8 <eMBMasterFuncReadWriteMultipleHoldingRegister+0x72>
    {
        vMBMasterGetPDUSndBuf(&ucMBFrame);
 800489a:	a801      	add	r0, sp, #4
 800489c:	f000 fa2c 	bl	8004cf8 <vMBMasterGetPDUSndBuf>
        usRegReadAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_READ_ADDR_OFF] << 8U );
 80048a0:	9801      	ldr	r0, [sp, #4]
        usRegReadAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_READ_ADDR_OFF + 1] );
        usRegReadAddress++;

        usRegReadCount = ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_READ_REGCNT_OFF] << 8U );
 80048a2:	78c3      	ldrb	r3, [r0, #3]
        usRegReadCount |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_READ_REGCNT_OFF + 1] );
 80048a4:	7904      	ldrb	r4, [r0, #4]
 80048a6:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
        usRegWriteAddress++;

        usRegWriteCount = ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_WRITE_REGCNT_OFF] << 8U );
        usRegWriteCount |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_WRITE_REGCNT_OFF + 1] );

        if( ( 2 * usRegReadCount ) == pucFrame[MB_PDU_FUNC_READWRITE_READ_BYTECNT_OFF] )
 80048aa:	786b      	ldrb	r3, [r5, #1]
 80048ac:	ebb3 0f44 	cmp.w	r3, r4, lsl #1
 80048b0:	d001      	beq.n	80048b6 <eMBMasterFuncReadWriteMultipleHoldingRegister+0x30>
                eStatus = prveMBError2Exception( eRegStatus );
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80048b2:	2003      	movs	r0, #3
 80048b4:	e020      	b.n	80048f8 <eMBMasterFuncReadWriteMultipleHoldingRegister+0x72>
        usRegReadAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_READ_ADDR_OFF] << 8U );
 80048b6:	7847      	ldrb	r7, [r0, #1]
        usRegReadAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_READ_ADDR_OFF + 1] );
 80048b8:	7886      	ldrb	r6, [r0, #2]
        usRegWriteCount = ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_WRITE_REGCNT_OFF] << 8U );
 80048ba:	f890 c007 	ldrb.w	ip, [r0, #7]
        usRegWriteAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_WRITE_ADDR_OFF] << 8U );
 80048be:	7943      	ldrb	r3, [r0, #5]
        usRegWriteAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_WRITE_ADDR_OFF + 1] );
 80048c0:	7981      	ldrb	r1, [r0, #6]
 80048c2:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
        usRegWriteCount |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_WRITE_REGCNT_OFF + 1] );
 80048c6:	7a02      	ldrb	r2, [r0, #8]
        usRegWriteAddress++;
 80048c8:	3101      	adds	r1, #1
            eRegStatus = eMBMasterRegHoldingCB( &ucMBFrame[MB_PDU_REQ_READWRITE_WRITE_VALUES_OFF],
 80048ca:	2301      	movs	r3, #1
 80048cc:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
 80048d0:	b289      	uxth	r1, r1
 80048d2:	300a      	adds	r0, #10
 80048d4:	f000 fc8a 	bl	80051ec <eMBMasterRegHoldingCB>
 80048d8:	4603      	mov	r3, r0
            if( eRegStatus == MB_ENOERR )
 80048da:	b110      	cbz	r0, 80048e2 <eMBMasterFuncReadWriteMultipleHoldingRegister+0x5c>
                eStatus = prveMBError2Exception( eRegStatus );
 80048dc:	f000 fa4c 	bl	8004d78 <prveMBError2Exception>
 80048e0:	e00a      	b.n	80048f8 <eMBMasterFuncReadWriteMultipleHoldingRegister+0x72>
        usRegReadAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READWRITE_READ_ADDR_OFF + 1] );
 80048e2:	ea46 2107 	orr.w	r1, r6, r7, lsl #8
        usRegReadAddress++;
 80048e6:	3101      	adds	r1, #1
                eRegStatus = eMBMasterRegHoldingCB(&pucFrame[MB_PDU_FUNC_READWRITE_READ_VALUES_OFF],
 80048e8:	4622      	mov	r2, r4
 80048ea:	b289      	uxth	r1, r1
 80048ec:	1ca8      	adds	r0, r5, #2
 80048ee:	f000 fc7d 	bl	80051ec <eMBMasterRegHoldingCB>
            if( eRegStatus != MB_ENOERR )
 80048f2:	b108      	cbz	r0, 80048f8 <eMBMasterFuncReadWriteMultipleHoldingRegister+0x72>
 80048f4:	e7f2      	b.n	80048dc <eMBMasterFuncReadWriteMultipleHoldingRegister+0x56>
        eStatus = MB_EX_NONE;
 80048f6:	2000      	movs	r0, #0
        }
    }
    return eStatus;
}
 80048f8:	b003      	add	sp, #12
 80048fa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080048fc <eMBMasterReqReadInputRegister>:
eMBMasterReqReadInputRegister( UCHAR ucSndAddr, USHORT usRegAddr, USHORT usNRegs, LONG lTimeOut )
{
    UCHAR                 *ucMBFrame;
    eMBMasterReqErrCode    eErrStatus = MB_MRE_NO_ERR;

    if ( ucSndAddr > MB_MASTER_TOTAL_SLAVE_NUM ) eErrStatus = MB_MRE_ILL_ARG;
 80048fc:	2820      	cmp	r0, #32
 80048fe:	d901      	bls.n	8004904 <eMBMasterReqReadInputRegister+0x8>
 8004900:	2002      	movs	r0, #2
        vMBMasterSetPDUSndLength( MB_PDU_SIZE_MIN + MB_PDU_REQ_READ_SIZE );
        ( void ) xMBMasterPortEventPost( EV_MASTER_FRAME_SENT );
        eErrStatus = eMBMasterWaitRequestFinish( );
    }
    return eErrStatus;
}
 8004902:	4770      	bx	lr
{
 8004904:	b570      	push	{r4, r5, r6, lr}
 8004906:	b082      	sub	sp, #8
 8004908:	4604      	mov	r4, r0
 800490a:	460e      	mov	r6, r1
 800490c:	4615      	mov	r5, r2
    else if ( xMBMasterRunResTake( lTimeOut ) == FALSE ) eErrStatus = MB_MRE_MASTER_BUSY;
 800490e:	4618      	mov	r0, r3
 8004910:	f000 fafb 	bl	8004f0a <xMBMasterRunResTake>
 8004914:	b910      	cbnz	r0, 800491c <eMBMasterReqReadInputRegister+0x20>
 8004916:	2005      	movs	r0, #5
}
 8004918:	b002      	add	sp, #8
 800491a:	bd70      	pop	{r4, r5, r6, pc}
        vMBMasterGetPDUSndBuf(&ucMBFrame);
 800491c:	a801      	add	r0, sp, #4
 800491e:	f000 f9eb 	bl	8004cf8 <vMBMasterGetPDUSndBuf>
        vMBMasterSetDestAddress(ucSndAddr);
 8004922:	4620      	mov	r0, r4
 8004924:	f7ff fe00 	bl	8004528 <vMBMasterSetDestAddress>
        ucMBFrame[MB_PDU_FUNC_OFF]                = MB_FUNC_READ_INPUT_REGISTER;
 8004928:	9b01      	ldr	r3, [sp, #4]
 800492a:	2204      	movs	r2, #4
 800492c:	701a      	strb	r2, [r3, #0]
        ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF]       = usRegAddr >> 8;
 800492e:	0a32      	lsrs	r2, r6, #8
 8004930:	9b01      	ldr	r3, [sp, #4]
 8004932:	705a      	strb	r2, [r3, #1]
        ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF + 1]   = usRegAddr;
 8004934:	9b01      	ldr	r3, [sp, #4]
 8004936:	709e      	strb	r6, [r3, #2]
        ucMBFrame[MB_PDU_REQ_READ_REGCNT_OFF]     = usNRegs >> 8;
 8004938:	0a2a      	lsrs	r2, r5, #8
 800493a:	9b01      	ldr	r3, [sp, #4]
 800493c:	70da      	strb	r2, [r3, #3]
        ucMBFrame[MB_PDU_REQ_READ_REGCNT_OFF + 1] = usNRegs;
 800493e:	9b01      	ldr	r3, [sp, #4]
 8004940:	711d      	strb	r5, [r3, #4]
        vMBMasterSetPDUSndLength( MB_PDU_SIZE_MIN + MB_PDU_REQ_READ_SIZE );
 8004942:	2005      	movs	r0, #5
 8004944:	f000 f9de 	bl	8004d04 <vMBMasterSetPDUSndLength>
        ( void ) xMBMasterPortEventPost( EV_MASTER_FRAME_SENT );
 8004948:	2008      	movs	r0, #8
 800494a:	f000 fa2d 	bl	8004da8 <xMBMasterPortEventPost>
        eErrStatus = eMBMasterWaitRequestFinish( );
 800494e:	f000 fb07 	bl	8004f60 <eMBMasterWaitRequestFinish>
 8004952:	e7e1      	b.n	8004918 <eMBMasterReqReadInputRegister+0x1c>

08004954 <eMBMasterFuncReadInputRegister>:

eMBException
eMBMasterFuncReadInputRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8004954:	b530      	push	{r4, r5, lr}
 8004956:	b083      	sub	sp, #12
 8004958:	4605      	mov	r5, r0
 800495a:	460c      	mov	r4, r1

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    /* If this request is broadcast, and it's read mode. This request don't need execute. */
    if ( xMBMasterRequestIsBroadcast() )
 800495c:	f000 f9e4 	bl	8004d28 <xMBMasterRequestIsBroadcast>
 8004960:	b9f0      	cbnz	r0, 80049a0 <eMBMasterFuncReadInputRegister+0x4c>
    {
        eStatus = MB_EX_NONE;
    }
    else if( *usLen >= MB_PDU_SIZE_MIN + MB_PDU_FUNC_READ_SIZE_MIN )
 8004962:	8823      	ldrh	r3, [r4, #0]
 8004964:	2b01      	cmp	r3, #1
 8004966:	d91e      	bls.n	80049a6 <eMBMasterFuncReadInputRegister+0x52>
    {
        vMBMasterGetPDUSndBuf(&ucMBFrame);
 8004968:	a801      	add	r0, sp, #4
 800496a:	f000 f9c5 	bl	8004cf8 <vMBMasterGetPDUSndBuf>
        usRegAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF] << 8 );
 800496e:	9b01      	ldr	r3, [sp, #4]
        usRegAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF + 1] );
        usRegAddress++;

        usRegCount = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_REGCNT_OFF] << 8 );
 8004970:	78d9      	ldrb	r1, [r3, #3]
        usRegCount |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_REGCNT_OFF + 1] );
 8004972:	791a      	ldrb	r2, [r3, #4]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception.
         */
        if( ( usRegCount >= 1 ) && ( 2 * usRegCount == pucFrame[MB_PDU_FUNC_READ_BYTECNT_OFF] ) )
 8004974:	ea52 2201 	orrs.w	r2, r2, r1, lsl #8
 8004978:	d017      	beq.n	80049aa <eMBMasterFuncReadInputRegister+0x56>
 800497a:	7869      	ldrb	r1, [r5, #1]
 800497c:	ebb1 0f42 	cmp.w	r1, r2, lsl #1
 8004980:	d001      	beq.n	8004986 <eMBMasterFuncReadInputRegister+0x32>
                eStatus = prveMBError2Exception( eRegStatus );
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004982:	2003      	movs	r0, #3
 8004984:	e00d      	b.n	80049a2 <eMBMasterFuncReadInputRegister+0x4e>
        usRegAddress = ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF] << 8 );
 8004986:	7858      	ldrb	r0, [r3, #1]
        usRegAddress |= ( USHORT )( ucMBFrame[MB_PDU_REQ_READ_ADDR_OFF + 1] );
 8004988:	7899      	ldrb	r1, [r3, #2]
 800498a:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
        usRegAddress++;
 800498e:	3101      	adds	r1, #1
            eRegStatus = eMBMasterRegInputCB( &pucFrame[MB_PDU_FUNC_READ_VALUES_OFF], usRegAddress, usRegCount );
 8004990:	b289      	uxth	r1, r1
 8004992:	1ca8      	adds	r0, r5, #2
 8004994:	f000 fbf6 	bl	8005184 <eMBMasterRegInputCB>
            if( eRegStatus != MB_ENOERR )
 8004998:	b118      	cbz	r0, 80049a2 <eMBMasterFuncReadInputRegister+0x4e>
                eStatus = prveMBError2Exception( eRegStatus );
 800499a:	f000 f9ed 	bl	8004d78 <prveMBError2Exception>
 800499e:	e000      	b.n	80049a2 <eMBMasterFuncReadInputRegister+0x4e>
        eStatus = MB_EX_NONE;
 80049a0:	2000      	movs	r0, #0
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
    }
    return eStatus;
}
 80049a2:	b003      	add	sp, #12
 80049a4:	bd30      	pop	{r4, r5, pc}
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80049a6:	2003      	movs	r0, #3
 80049a8:	e7fb      	b.n	80049a2 <eMBMasterFuncReadInputRegister+0x4e>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80049aa:	2003      	movs	r0, #3
 80049ac:	e7f9      	b.n	80049a2 <eMBMasterFuncReadInputRegister+0x4e>
	...

080049b0 <eMBFuncReportSlaveID>:
    return eStatus;
}

eMBException
eMBFuncReportSlaveID( UCHAR * pucFrame, USHORT * usLen )
{
 80049b0:	b538      	push	{r3, r4, r5, lr}
 80049b2:	460d      	mov	r5, r1
    memcpy( &pucFrame[MB_PDU_DATA_OFF], &ucMBSlaveID[0], ( size_t )usMBSlaveIDLen );
 80049b4:	4b05      	ldr	r3, [pc, #20]	; (80049cc <eMBFuncReportSlaveID+0x1c>)
 80049b6:	881c      	ldrh	r4, [r3, #0]
 80049b8:	4622      	mov	r2, r4
 80049ba:	4905      	ldr	r1, [pc, #20]	; (80049d0 <eMBFuncReportSlaveID+0x20>)
 80049bc:	3001      	adds	r0, #1
 80049be:	f002 fcd5 	bl	800736c <memcpy>
    *usLen = ( USHORT )( MB_PDU_DATA_OFF + usMBSlaveIDLen );
 80049c2:	3401      	adds	r4, #1
 80049c4:	802c      	strh	r4, [r5, #0]
    return MB_EX_NONE;
}
 80049c6:	2000      	movs	r0, #0
 80049c8:	bd38      	pop	{r3, r4, r5, pc}
 80049ca:	bf00      	nop
 80049cc:	20001760 	.word	0x20001760
 80049d0:	20001740 	.word	0x20001740

080049d4 <eMBMasterRTUInit>:
static volatile eMBMasterTimerMode eMasterCurTimerMode;

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBMasterRTUInit(UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
 80049d4:	b570      	push	{r4, r5, r6, lr}
 80049d6:	4605      	mov	r5, r0
 80049d8:	460c      	mov	r4, r1
 80049da:	4616      	mov	r6, r2
    eMBErrorCode    eStatus = MB_ENOERR;
    ULONG           usTimerT35_50us;

    ENTER_CRITICAL_SECTION(  );
 80049dc:	f000 f9d8 	bl	8004d90 <EnterCriticalSection>

    /* Modbus RTU uses 8 Databits. */
    if( xMBMasterPortSerialInit( ucPort, ulBaudRate, 8, eParity ) != TRUE )
 80049e0:	4633      	mov	r3, r6
 80049e2:	2208      	movs	r2, #8
 80049e4:	4621      	mov	r1, r4
 80049e6:	4628      	mov	r0, r5
 80049e8:	f000 fada 	bl	8004fa0 <xMBMasterPortSerialInit>
 80049ec:	2801      	cmp	r0, #1
 80049ee:	d004      	beq.n	80049fa <eMBMasterRTUInit+0x26>
    {
        eStatus = MB_EPORTERR;
 80049f0:	2403      	movs	r4, #3
        if( xMBMasterPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
        {
            eStatus = MB_EPORTERR;
        }
    }
    EXIT_CRITICAL_SECTION(  );
 80049f2:	f000 f9ce 	bl	8004d92 <ExitCriticalSection>

    return eStatus;
}
 80049f6:	4620      	mov	r0, r4
 80049f8:	bd70      	pop	{r4, r5, r6, pc}
        if( ulBaudRate > 19200 )
 80049fa:	f5b4 4f96 	cmp.w	r4, #19200	; 0x4b00
            usTimerT35_50us = ( 7UL * 220000UL ) / ( 2UL * ulBaudRate );
 80049fe:	bf9d      	ittte	ls
 8004a00:	0064      	lslls	r4, r4, #1
 8004a02:	4806      	ldrls	r0, [pc, #24]	; (8004a1c <eMBMasterRTUInit+0x48>)
 8004a04:	fbb0 f0f4 	udivls	r0, r0, r4
            usTimerT35_50us = 35;       /* 1800us. */
 8004a08:	2023      	movhi	r0, #35	; 0x23
        if( xMBMasterPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
 8004a0a:	b280      	uxth	r0, r0
 8004a0c:	f000 fb8c 	bl	8005128 <xMBMasterPortTimersInit>
            eStatus = MB_EPORTERR;
 8004a10:	2801      	cmp	r0, #1
 8004a12:	bf0c      	ite	eq
 8004a14:	2400      	moveq	r4, #0
 8004a16:	2403      	movne	r4, #3
 8004a18:	e7eb      	b.n	80049f2 <eMBMasterRTUInit+0x1e>
 8004a1a:	bf00      	nop
 8004a1c:	00177fa0 	.word	0x00177fa0

08004a20 <eMBMasterRTUStart>:

void
eMBMasterRTUStart( void )
{
 8004a20:	b508      	push	{r3, lr}
    ENTER_CRITICAL_SECTION(  );
 8004a22:	f000 f9b5 	bl	8004d90 <EnterCriticalSection>
    /* Initially the receiver is in the state STATE_M_RX_INIT. we start
     * the timer and if no character is received within t3.5 we change
     * to STATE_M_RX_IDLE. This makes sure that we delay startup of the
     * modbus protocol stack until the bus is free.
     */
    eRcvState = STATE_M_RX_INIT;
 8004a26:	2100      	movs	r1, #0
 8004a28:	4b04      	ldr	r3, [pc, #16]	; (8004a3c <eMBMasterRTUStart+0x1c>)
 8004a2a:	7019      	strb	r1, [r3, #0]
    vMBMasterPortSerialEnable( TRUE, FALSE );
 8004a2c:	2001      	movs	r0, #1
 8004a2e:	f000 fae3 	bl	8004ff8 <vMBMasterPortSerialEnable>
    vMBMasterPortTimersT35Enable(  );
 8004a32:	f000 fb7e 	bl	8005132 <vMBMasterPortTimersT35Enable>

    EXIT_CRITICAL_SECTION(  );
 8004a36:	f000 f9ac 	bl	8004d92 <ExitCriticalSection>
}
 8004a3a:	bd08      	pop	{r3, pc}
 8004a3c:	20001763 	.word	0x20001763

08004a40 <eMBMasterRTUStop>:

void
eMBMasterRTUStop( void )
{
 8004a40:	b508      	push	{r3, lr}
    ENTER_CRITICAL_SECTION(  );
 8004a42:	f000 f9a5 	bl	8004d90 <EnterCriticalSection>
    vMBMasterPortSerialEnable( FALSE, FALSE );
 8004a46:	2100      	movs	r1, #0
 8004a48:	4608      	mov	r0, r1
 8004a4a:	f000 fad5 	bl	8004ff8 <vMBMasterPortSerialEnable>
    vMBMasterPortTimersDisable(  );
 8004a4e:	f000 fb8b 	bl	8005168 <vMBMasterPortTimersDisable>
    EXIT_CRITICAL_SECTION(  );
 8004a52:	f000 f99e 	bl	8004d92 <ExitCriticalSection>
}
 8004a56:	bd08      	pop	{r3, pc}

08004a58 <eMBMasterRTUReceive>:

eMBErrorCode
eMBMasterRTUReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
 8004a58:	b570      	push	{r4, r5, r6, lr}
 8004a5a:	4606      	mov	r6, r0
 8004a5c:	460d      	mov	r5, r1
 8004a5e:	4614      	mov	r4, r2
    eMBErrorCode    eStatus = MB_ENOERR;

    ENTER_CRITICAL_SECTION(  );
 8004a60:	f000 f996 	bl	8004d90 <EnterCriticalSection>
   // assert_param( usMasterRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usMasterRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
 8004a64:	4b0e      	ldr	r3, [pc, #56]	; (8004aa0 <eMBMasterRTUReceive+0x48>)
 8004a66:	881b      	ldrh	r3, [r3, #0]
 8004a68:	b29b      	uxth	r3, r3
 8004a6a:	2b03      	cmp	r3, #3
 8004a6c:	d804      	bhi.n	8004a78 <eMBMasterRTUReceive+0x20>
        /* Return the start of the Modbus PDU to the caller. */
        *pucFrame = ( UCHAR * ) & ucMasterRTURcvBuf[MB_SER_PDU_PDU_OFF];
    }
    else
    {
        eStatus = MB_EIO;
 8004a6e:	2405      	movs	r4, #5
    }

    EXIT_CRITICAL_SECTION(  );
 8004a70:	f000 f98f 	bl	8004d92 <ExitCriticalSection>
    return eStatus;
}
 8004a74:	4620      	mov	r0, r4
 8004a76:	bd70      	pop	{r4, r5, r6, pc}
        && ( usMBCRC16( ( UCHAR * ) ucMasterRTURcvBuf, usMasterRcvBufferPos ) == 0 ) )
 8004a78:	4b09      	ldr	r3, [pc, #36]	; (8004aa0 <eMBMasterRTUReceive+0x48>)
 8004a7a:	8819      	ldrh	r1, [r3, #0]
 8004a7c:	b289      	uxth	r1, r1
 8004a7e:	4809      	ldr	r0, [pc, #36]	; (8004aa4 <eMBMasterRTUReceive+0x4c>)
 8004a80:	f7ff fd5e 	bl	8004540 <usMBCRC16>
 8004a84:	b950      	cbnz	r0, 8004a9c <eMBMasterRTUReceive+0x44>
        *pucRcvAddress = ucMasterRTURcvBuf[MB_SER_PDU_ADDR_OFF];
 8004a86:	4b07      	ldr	r3, [pc, #28]	; (8004aa4 <eMBMasterRTUReceive+0x4c>)
 8004a88:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004a8c:	7032      	strb	r2, [r6, #0]
        *pusLength = ( USHORT )( usMasterRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_CRC );
 8004a8e:	4a04      	ldr	r2, [pc, #16]	; (8004aa0 <eMBMasterRTUReceive+0x48>)
 8004a90:	8812      	ldrh	r2, [r2, #0]
 8004a92:	3a03      	subs	r2, #3
 8004a94:	8022      	strh	r2, [r4, #0]
        *pucFrame = ( UCHAR * ) & ucMasterRTURcvBuf[MB_SER_PDU_PDU_OFF];
 8004a96:	602b      	str	r3, [r5, #0]
    eMBErrorCode    eStatus = MB_ENOERR;
 8004a98:	2400      	movs	r4, #0
        *pucFrame = ( UCHAR * ) & ucMasterRTURcvBuf[MB_SER_PDU_PDU_OFF];
 8004a9a:	e7e9      	b.n	8004a70 <eMBMasterRTUReceive+0x18>
        eStatus = MB_EIO;
 8004a9c:	2405      	movs	r4, #5
 8004a9e:	e7e7      	b.n	8004a70 <eMBMasterRTUReceive+0x18>
 8004aa0:	2000196a 	.word	0x2000196a
 8004aa4:	2000176c 	.word	0x2000176c

08004aa8 <eMBMasterRTUSend>:

eMBErrorCode
eMBMasterRTUSend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
 8004aa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    eMBErrorCode    eStatus = MB_ENOERR;
    USHORT          usCRC16;

    if ( ucSlaveAddress > MB_MASTER_TOTAL_SLAVE_NUM ) return MB_EINVAL;
 8004aac:	2820      	cmp	r0, #32
 8004aae:	d83c      	bhi.n	8004b2a <eMBMasterRTUSend+0x82>
 8004ab0:	4604      	mov	r4, r0
 8004ab2:	460e      	mov	r6, r1
 8004ab4:	4615      	mov	r5, r2

    ENTER_CRITICAL_SECTION(  );
 8004ab6:	f000 f96b 	bl	8004d90 <EnterCriticalSection>

    /* Check if the receiver is still in idle state. If not we where to
     * slow with processing the received frame and the master sent another
     * frame on the network. We have to abort sending the frame.
     */
    if( eRcvState == STATE_M_RX_IDLE )
 8004aba:	4b1d      	ldr	r3, [pc, #116]	; (8004b30 <eMBMasterRTUSend+0x88>)
 8004abc:	781b      	ldrb	r3, [r3, #0]
 8004abe:	b2db      	uxtb	r3, r3
 8004ac0:	2b01      	cmp	r3, #1
 8004ac2:	d005      	beq.n	8004ad0 <eMBMasterRTUSend+0x28>
        eSndState = STATE_M_TX_XMIT;
        vMBMasterPortSerialEnable( FALSE, TRUE );
    }
    else
    {
        eStatus = MB_EIO;
 8004ac4:	2405      	movs	r4, #5
    }
    EXIT_CRITICAL_SECTION(  );
 8004ac6:	f000 f964 	bl	8004d92 <ExitCriticalSection>
    return eStatus;
}
 8004aca:	4620      	mov	r0, r4
 8004acc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        pucMasterSndBufferCur = ( UCHAR * ) pucFrame - 1;
 8004ad0:	1e70      	subs	r0, r6, #1
 8004ad2:	4b18      	ldr	r3, [pc, #96]	; (8004b34 <eMBMasterRTUSend+0x8c>)
 8004ad4:	6018      	str	r0, [r3, #0]
        usMasterSndBufferCount = 1;
 8004ad6:	4f18      	ldr	r7, [pc, #96]	; (8004b38 <eMBMasterRTUSend+0x90>)
 8004ad8:	f04f 0801 	mov.w	r8, #1
 8004adc:	f8a7 8000 	strh.w	r8, [r7]
        pucMasterSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
 8004ae0:	f806 4c01 	strb.w	r4, [r6, #-1]
        usMasterSndBufferCount += usLength;
 8004ae4:	883a      	ldrh	r2, [r7, #0]
 8004ae6:	442a      	add	r2, r5
 8004ae8:	b292      	uxth	r2, r2
 8004aea:	803a      	strh	r2, [r7, #0]
        usCRC16 = usMBCRC16( ( UCHAR * ) pucMasterSndBufferCur, usMasterSndBufferCount );
 8004aec:	8839      	ldrh	r1, [r7, #0]
 8004aee:	b289      	uxth	r1, r1
 8004af0:	f7ff fd26 	bl	8004540 <usMBCRC16>
        ucMasterRTUSndBuf[usMasterSndBufferCount++] = ( UCHAR )( usCRC16 & 0xFF );
 8004af4:	883b      	ldrh	r3, [r7, #0]
 8004af6:	b29b      	uxth	r3, r3
 8004af8:	eb03 0208 	add.w	r2, r3, r8
 8004afc:	b292      	uxth	r2, r2
 8004afe:	803a      	strh	r2, [r7, #0]
 8004b00:	b2c2      	uxtb	r2, r0
 8004b02:	490e      	ldr	r1, [pc, #56]	; (8004b3c <eMBMasterRTUSend+0x94>)
 8004b04:	54ca      	strb	r2, [r1, r3]
        ucMasterRTUSndBuf[usMasterSndBufferCount++] = ( UCHAR )( usCRC16 >> 8 );
 8004b06:	883b      	ldrh	r3, [r7, #0]
 8004b08:	b29b      	uxth	r3, r3
 8004b0a:	eb03 0208 	add.w	r2, r3, r8
 8004b0e:	b292      	uxth	r2, r2
 8004b10:	803a      	strh	r2, [r7, #0]
 8004b12:	f3c0 2007 	ubfx	r0, r0, #8, #8
 8004b16:	54c8      	strb	r0, [r1, r3]
        eSndState = STATE_M_TX_XMIT;
 8004b18:	4b09      	ldr	r3, [pc, #36]	; (8004b40 <eMBMasterRTUSend+0x98>)
 8004b1a:	f883 8000 	strb.w	r8, [r3]
        vMBMasterPortSerialEnable( FALSE, TRUE );
 8004b1e:	4641      	mov	r1, r8
 8004b20:	2000      	movs	r0, #0
 8004b22:	f000 fa69 	bl	8004ff8 <vMBMasterPortSerialEnable>
    eMBErrorCode    eStatus = MB_ENOERR;
 8004b26:	2400      	movs	r4, #0
 8004b28:	e7cd      	b.n	8004ac6 <eMBMasterRTUSend+0x1e>
    if ( ucSlaveAddress > MB_MASTER_TOTAL_SLAVE_NUM ) return MB_EINVAL;
 8004b2a:	2402      	movs	r4, #2
 8004b2c:	e7cd      	b.n	8004aca <eMBMasterRTUSend+0x22>
 8004b2e:	bf00      	nop
 8004b30:	20001763 	.word	0x20001763
 8004b34:	20001768 	.word	0x20001768
 8004b38:	2000196e 	.word	0x2000196e
 8004b3c:	2000186c 	.word	0x2000186c
 8004b40:	20001764 	.word	0x20001764

08004b44 <xMBMasterRTUReceiveFSM>:

BOOL
xMBMasterRTUReceiveFSM( void )
{
 8004b44:	b500      	push	{lr}
 8004b46:	b083      	sub	sp, #12
    UCHAR           ucByte;

    //assert_param(( eSndState == STATE_M_TX_IDLE ) || ( eSndState == STATE_M_TX_XFWR ));

    /* Always read the character. */
    ( void )xMBMasterPortSerialGetByte( ( CHAR * ) & ucByte );
 8004b48:	f10d 0007 	add.w	r0, sp, #7
 8004b4c:	f000 fa96 	bl	800507c <xMBMasterPortSerialGetByte>

    switch ( eRcvState )
 8004b50:	4b1e      	ldr	r3, [pc, #120]	; (8004bcc <xMBMasterRTUReceiveFSM+0x88>)
 8004b52:	781b      	ldrb	r3, [r3, #0]
 8004b54:	b2db      	uxtb	r3, r3
 8004b56:	2b03      	cmp	r3, #3
 8004b58:	d805      	bhi.n	8004b66 <xMBMasterRTUReceiveFSM+0x22>
 8004b5a:	e8df f003 	tbb	[pc, r3]
 8004b5e:	0b02      	.short	0x0b02
 8004b60:	0821      	.short	0x0821
    {
        /* If we have received a character in the init state we have to
         * wait until the frame is finished.
         */
    case STATE_M_RX_INIT:
        vMBMasterPortTimersT35Enable( );
 8004b62:	f000 fae6 	bl	8005132 <vMBMasterPortTimersT35Enable>
        }
        vMBMasterPortTimersT35Enable();
        break;
    }
    return xTaskNeedSwitch;
}
 8004b66:	2000      	movs	r0, #0
 8004b68:	b003      	add	sp, #12
 8004b6a:	f85d fb04 	ldr.w	pc, [sp], #4
        vMBMasterPortTimersT35Enable( );
 8004b6e:	f000 fae0 	bl	8005132 <vMBMasterPortTimersT35Enable>
        break;
 8004b72:	e7f8      	b.n	8004b66 <xMBMasterRTUReceiveFSM+0x22>
        vMBMasterPortTimersDisable( );
 8004b74:	f000 faf8 	bl	8005168 <vMBMasterPortTimersDisable>
        eSndState = STATE_M_TX_IDLE;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	4a15      	ldr	r2, [pc, #84]	; (8004bd0 <xMBMasterRTUReceiveFSM+0x8c>)
 8004b7c:	7013      	strb	r3, [r2, #0]
        usMasterRcvBufferPos = 0;
 8004b7e:	4a15      	ldr	r2, [pc, #84]	; (8004bd4 <xMBMasterRTUReceiveFSM+0x90>)
 8004b80:	8013      	strh	r3, [r2, #0]
        ucMasterRTURcvBuf[usMasterRcvBufferPos++] = ucByte;
 8004b82:	8813      	ldrh	r3, [r2, #0]
 8004b84:	b29b      	uxth	r3, r3
 8004b86:	1c59      	adds	r1, r3, #1
 8004b88:	b289      	uxth	r1, r1
 8004b8a:	8011      	strh	r1, [r2, #0]
 8004b8c:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8004b90:	4a11      	ldr	r2, [pc, #68]	; (8004bd8 <xMBMasterRTUReceiveFSM+0x94>)
 8004b92:	54d1      	strb	r1, [r2, r3]
        eRcvState = STATE_M_RX_RCV;
 8004b94:	4b0d      	ldr	r3, [pc, #52]	; (8004bcc <xMBMasterRTUReceiveFSM+0x88>)
 8004b96:	2202      	movs	r2, #2
 8004b98:	701a      	strb	r2, [r3, #0]
        vMBMasterPortTimersT35Enable( );
 8004b9a:	f000 faca 	bl	8005132 <vMBMasterPortTimersT35Enable>
        break;
 8004b9e:	e7e2      	b.n	8004b66 <xMBMasterRTUReceiveFSM+0x22>
        if( usMasterRcvBufferPos < MB_SER_PDU_SIZE_MAX )
 8004ba0:	4b0c      	ldr	r3, [pc, #48]	; (8004bd4 <xMBMasterRTUReceiveFSM+0x90>)
 8004ba2:	881b      	ldrh	r3, [r3, #0]
 8004ba4:	b29b      	uxth	r3, r3
 8004ba6:	2bff      	cmp	r3, #255	; 0xff
 8004ba8:	d80c      	bhi.n	8004bc4 <xMBMasterRTUReceiveFSM+0x80>
            ucMasterRTURcvBuf[usMasterRcvBufferPos++] = ucByte;
 8004baa:	490a      	ldr	r1, [pc, #40]	; (8004bd4 <xMBMasterRTUReceiveFSM+0x90>)
 8004bac:	880b      	ldrh	r3, [r1, #0]
 8004bae:	b29b      	uxth	r3, r3
 8004bb0:	1c5a      	adds	r2, r3, #1
 8004bb2:	b292      	uxth	r2, r2
 8004bb4:	800a      	strh	r2, [r1, #0]
 8004bb6:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8004bba:	4a07      	ldr	r2, [pc, #28]	; (8004bd8 <xMBMasterRTUReceiveFSM+0x94>)
 8004bbc:	54d1      	strb	r1, [r2, r3]
        vMBMasterPortTimersT35Enable();
 8004bbe:	f000 fab8 	bl	8005132 <vMBMasterPortTimersT35Enable>
        break;
 8004bc2:	e7d0      	b.n	8004b66 <xMBMasterRTUReceiveFSM+0x22>
            eRcvState = STATE_M_RX_ERROR;
 8004bc4:	4b01      	ldr	r3, [pc, #4]	; (8004bcc <xMBMasterRTUReceiveFSM+0x88>)
 8004bc6:	2203      	movs	r2, #3
 8004bc8:	701a      	strb	r2, [r3, #0]
 8004bca:	e7f8      	b.n	8004bbe <xMBMasterRTUReceiveFSM+0x7a>
 8004bcc:	20001763 	.word	0x20001763
 8004bd0:	20001764 	.word	0x20001764
 8004bd4:	2000196a 	.word	0x2000196a
 8004bd8:	2000176c 	.word	0x2000176c

08004bdc <xMBMasterRTUTransmitFSM>:

BOOL
xMBMasterRTUTransmitFSM( void )
{
 8004bdc:	b510      	push	{r4, lr}
    BOOL            xNeedPoll = FALSE;

    //assert_param( eRcvState == STATE_M_RX_IDLE );

    switch ( eSndState )
 8004bde:	4b1c      	ldr	r3, [pc, #112]	; (8004c50 <xMBMasterRTUTransmitFSM+0x74>)
 8004be0:	781b      	ldrb	r3, [r3, #0]
 8004be2:	b12b      	cbz	r3, 8004bf0 <xMBMasterRTUTransmitFSM+0x14>
 8004be4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004be8:	2a01      	cmp	r2, #1
 8004bea:	d006      	beq.n	8004bfa <xMBMasterRTUTransmitFSM+0x1e>
    default:
        break;
    }

    return xNeedPoll;
}
 8004bec:	2000      	movs	r0, #0
 8004bee:	bd10      	pop	{r4, pc}
        vMBMasterPortSerialEnable( TRUE, FALSE );
 8004bf0:	2100      	movs	r1, #0
 8004bf2:	2001      	movs	r0, #1
 8004bf4:	f000 fa00 	bl	8004ff8 <vMBMasterPortSerialEnable>
        break;
 8004bf8:	e7f8      	b.n	8004bec <xMBMasterRTUTransmitFSM+0x10>
        if( usMasterSndBufferCount != 0 )
 8004bfa:	4b16      	ldr	r3, [pc, #88]	; (8004c54 <xMBMasterRTUTransmitFSM+0x78>)
 8004bfc:	881b      	ldrh	r3, [r3, #0]
 8004bfe:	b29b      	uxth	r3, r3
 8004c00:	b16b      	cbz	r3, 8004c1e <xMBMasterRTUTransmitFSM+0x42>
            xMBMasterPortSerialPutByte( ( CHAR )*pucMasterSndBufferCur );
 8004c02:	4c15      	ldr	r4, [pc, #84]	; (8004c58 <xMBMasterRTUTransmitFSM+0x7c>)
 8004c04:	6823      	ldr	r3, [r4, #0]
 8004c06:	7818      	ldrb	r0, [r3, #0]
 8004c08:	f000 fa28 	bl	800505c <xMBMasterPortSerialPutByte>
            pucMasterSndBufferCur++;  /* next byte in sendbuffer. */
 8004c0c:	6823      	ldr	r3, [r4, #0]
 8004c0e:	3301      	adds	r3, #1
 8004c10:	6023      	str	r3, [r4, #0]
            usMasterSndBufferCount--;
 8004c12:	4a10      	ldr	r2, [pc, #64]	; (8004c54 <xMBMasterRTUTransmitFSM+0x78>)
 8004c14:	8813      	ldrh	r3, [r2, #0]
 8004c16:	3b01      	subs	r3, #1
 8004c18:	b29b      	uxth	r3, r3
 8004c1a:	8013      	strh	r3, [r2, #0]
 8004c1c:	e7e6      	b.n	8004bec <xMBMasterRTUTransmitFSM+0x10>
            xFrameIsBroadcast = ( ucMasterRTUSndBuf[MB_SER_PDU_ADDR_OFF] == MB_ADDRESS_BROADCAST ) ? TRUE : FALSE;
 8004c1e:	4b0f      	ldr	r3, [pc, #60]	; (8004c5c <xMBMasterRTUTransmitFSM+0x80>)
 8004c20:	781b      	ldrb	r3, [r3, #0]
 8004c22:	fab3 f383 	clz	r3, r3
 8004c26:	095b      	lsrs	r3, r3, #5
 8004c28:	4c0d      	ldr	r4, [pc, #52]	; (8004c60 <xMBMasterRTUTransmitFSM+0x84>)
 8004c2a:	7023      	strb	r3, [r4, #0]
            vMBMasterPortSerialEnable( TRUE, FALSE );
 8004c2c:	2100      	movs	r1, #0
 8004c2e:	2001      	movs	r0, #1
 8004c30:	f000 f9e2 	bl	8004ff8 <vMBMasterPortSerialEnable>
            eSndState = STATE_M_TX_XFWR;
 8004c34:	4b06      	ldr	r3, [pc, #24]	; (8004c50 <xMBMasterRTUTransmitFSM+0x74>)
 8004c36:	2202      	movs	r2, #2
 8004c38:	701a      	strb	r2, [r3, #0]
            if ( xFrameIsBroadcast == TRUE )
 8004c3a:	7823      	ldrb	r3, [r4, #0]
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	2b01      	cmp	r3, #1
 8004c40:	d002      	beq.n	8004c48 <xMBMasterRTUTransmitFSM+0x6c>
                vMBMasterPortTimersRespondTimeoutEnable( );
 8004c42:	f000 fa87 	bl	8005154 <vMBMasterPortTimersRespondTimeoutEnable>
 8004c46:	e7d1      	b.n	8004bec <xMBMasterRTUTransmitFSM+0x10>
                vMBMasterPortTimersConvertDelayEnable( );
 8004c48:	f000 fa7a 	bl	8005140 <vMBMasterPortTimersConvertDelayEnable>
 8004c4c:	e7ce      	b.n	8004bec <xMBMasterRTUTransmitFSM+0x10>
 8004c4e:	bf00      	nop
 8004c50:	20001764 	.word	0x20001764
 8004c54:	2000196e 	.word	0x2000196e
 8004c58:	20001768 	.word	0x20001768
 8004c5c:	2000186c 	.word	0x2000186c
 8004c60:	20001970 	.word	0x20001970

08004c64 <xMBMasterRTUTimerExpired>:

BOOL
xMBMasterRTUTimerExpired(void)
{
 8004c64:	b510      	push	{r4, lr}
    BOOL xNeedPoll = FALSE;

    switch (eRcvState)
 8004c66:	4b20      	ldr	r3, [pc, #128]	; (8004ce8 <xMBMasterRTUTimerExpired+0x84>)
 8004c68:	781b      	ldrb	r3, [r3, #0]
 8004c6a:	b2db      	uxtb	r3, r3
 8004c6c:	2b02      	cmp	r3, #2
 8004c6e:	d01c      	beq.n	8004caa <xMBMasterRTUTimerExpired+0x46>
 8004c70:	2b03      	cmp	r3, #3
 8004c72:	d01f      	beq.n	8004cb4 <xMBMasterRTUTimerExpired+0x50>
 8004c74:	b1a3      	cbz	r3, 8004ca0 <xMBMasterRTUTimerExpired+0x3c>
 8004c76:	2400      	movs	r4, #0
      //  assert_param(
      //          ( eRcvState == STATE_M_RX_INIT ) || ( eRcvState == STATE_M_RX_RCV ) ||
      //          ( eRcvState == STATE_M_RX_ERROR ) || ( eRcvState == STATE_M_RX_IDLE ));
        break;
    }
    eRcvState = STATE_M_RX_IDLE;
 8004c78:	4b1b      	ldr	r3, [pc, #108]	; (8004ce8 <xMBMasterRTUTimerExpired+0x84>)
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	701a      	strb	r2, [r3, #0]

    switch (eSndState)
 8004c7e:	4b1b      	ldr	r3, [pc, #108]	; (8004cec <xMBMasterRTUTimerExpired+0x88>)
 8004c80:	781b      	ldrb	r3, [r3, #0]
 8004c82:	b2db      	uxtb	r3, r3
 8004c84:	2b02      	cmp	r3, #2
 8004c86:	d01d      	beq.n	8004cc4 <xMBMasterRTUTimerExpired+0x60>
    default:
       // assert_param(
          //      ( eSndState == STATE_M_TX_XFWR ) || ( eSndState == STATE_M_TX_IDLE ));
        break;
    }
    eSndState = STATE_M_TX_IDLE;
 8004c88:	4b18      	ldr	r3, [pc, #96]	; (8004cec <xMBMasterRTUTimerExpired+0x88>)
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	701a      	strb	r2, [r3, #0]

    vMBMasterPortTimersDisable( );
 8004c8e:	f000 fa6b 	bl	8005168 <vMBMasterPortTimersDisable>
    /* If timer mode is convert delay, the master event then turns EV_MASTER_EXECUTE status. */
    if (eMasterCurTimerMode == MB_TMODE_CONVERT_DELAY) {
 8004c92:	4b17      	ldr	r3, [pc, #92]	; (8004cf0 <xMBMasterRTUTimerExpired+0x8c>)
 8004c94:	781b      	ldrb	r3, [r3, #0]
 8004c96:	b2db      	uxtb	r3, r3
 8004c98:	2b02      	cmp	r3, #2
 8004c9a:	d01f      	beq.n	8004cdc <xMBMasterRTUTimerExpired+0x78>
        xNeedPoll = xMBMasterPortEventPost( EV_MASTER_EXECUTE_ISR );
    }

    return xNeedPoll;
}
 8004c9c:	4620      	mov	r0, r4
 8004c9e:	bd10      	pop	{r4, pc}
        xNeedPoll = xMBMasterPortEventPost(EV_MASTER_READY);
 8004ca0:	2001      	movs	r0, #1
 8004ca2:	f000 f881 	bl	8004da8 <xMBMasterPortEventPost>
 8004ca6:	4604      	mov	r4, r0
        break;
 8004ca8:	e7e6      	b.n	8004c78 <xMBMasterRTUTimerExpired+0x14>
        xNeedPoll = xMBMasterPortEventPost(EV_MASTER_FRAME_RECEIVED);
 8004caa:	2002      	movs	r0, #2
 8004cac:	f000 f87c 	bl	8004da8 <xMBMasterPortEventPost>
 8004cb0:	4604      	mov	r4, r0
        break;
 8004cb2:	e7e1      	b.n	8004c78 <xMBMasterRTUTimerExpired+0x14>
        vMBMasterSetErrorType(EV_ERROR_RECEIVE_DATA);
 8004cb4:	2001      	movs	r0, #1
 8004cb6:	f7ff fc3d 	bl	8004534 <vMBMasterSetErrorType>
        xNeedPoll = xMBMasterPortEventPost( EV_MASTER_ERROR_PROCESS );
 8004cba:	2010      	movs	r0, #16
 8004cbc:	f000 f874 	bl	8004da8 <xMBMasterPortEventPost>
 8004cc0:	4604      	mov	r4, r0
        break;
 8004cc2:	e7d9      	b.n	8004c78 <xMBMasterRTUTimerExpired+0x14>
        if ( xFrameIsBroadcast == FALSE ) {
 8004cc4:	4b0b      	ldr	r3, [pc, #44]	; (8004cf4 <xMBMasterRTUTimerExpired+0x90>)
 8004cc6:	781b      	ldrb	r3, [r3, #0]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d1dd      	bne.n	8004c88 <xMBMasterRTUTimerExpired+0x24>
            vMBMasterSetErrorType(EV_ERROR_RESPOND_TIMEOUT);
 8004ccc:	2000      	movs	r0, #0
 8004cce:	f7ff fc31 	bl	8004534 <vMBMasterSetErrorType>
            xNeedPoll = xMBMasterPortEventPost(EV_MASTER_ERROR_PROCESS);
 8004cd2:	2010      	movs	r0, #16
 8004cd4:	f000 f868 	bl	8004da8 <xMBMasterPortEventPost>
 8004cd8:	4604      	mov	r4, r0
 8004cda:	e7d5      	b.n	8004c88 <xMBMasterRTUTimerExpired+0x24>
        xNeedPoll = xMBMasterPortEventPost( EV_MASTER_EXECUTE_ISR );
 8004cdc:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004ce0:	f000 f862 	bl	8004da8 <xMBMasterPortEventPost>
 8004ce4:	4604      	mov	r4, r0
 8004ce6:	e7d9      	b.n	8004c9c <xMBMasterRTUTimerExpired+0x38>
 8004ce8:	20001763 	.word	0x20001763
 8004cec:	20001764 	.word	0x20001764
 8004cf0:	20001762 	.word	0x20001762
 8004cf4:	20001970 	.word	0x20001970

08004cf8 <vMBMasterGetPDUSndBuf>:
}

/* Get Modbus Master send PDU's buffer address pointer.*/
void vMBMasterGetPDUSndBuf( UCHAR ** pucFrame )
{
    *pucFrame = ( UCHAR * ) &ucMasterRTUSndBuf[MB_SER_PDU_PDU_OFF];
 8004cf8:	4b01      	ldr	r3, [pc, #4]	; (8004d00 <vMBMasterGetPDUSndBuf+0x8>)
 8004cfa:	6003      	str	r3, [r0, #0]
}
 8004cfc:	4770      	bx	lr
 8004cfe:	bf00      	nop
 8004d00:	2000186d 	.word	0x2000186d

08004d04 <vMBMasterSetPDUSndLength>:

/* Set Modbus Master send PDU's buffer length.*/
void vMBMasterSetPDUSndLength( USHORT SendPDULength )
{
    usMasterSendPDULength = SendPDULength;
 8004d04:	4b01      	ldr	r3, [pc, #4]	; (8004d0c <vMBMasterSetPDUSndLength+0x8>)
 8004d06:	8018      	strh	r0, [r3, #0]
}
 8004d08:	4770      	bx	lr
 8004d0a:	bf00      	nop
 8004d0c:	2000196c 	.word	0x2000196c

08004d10 <usMBMasterGetPDUSndLength>:

/* Get Modbus Master send PDU's buffer length.*/
USHORT usMBMasterGetPDUSndLength( void )
{
    return usMasterSendPDULength;
 8004d10:	4b01      	ldr	r3, [pc, #4]	; (8004d18 <usMBMasterGetPDUSndLength+0x8>)
 8004d12:	8818      	ldrh	r0, [r3, #0]
}
 8004d14:	b280      	uxth	r0, r0
 8004d16:	4770      	bx	lr
 8004d18:	2000196c 	.word	0x2000196c

08004d1c <vMBMasterSetCurTimerMode>:

/* Set Modbus Master current timer mode.*/
void vMBMasterSetCurTimerMode( eMBMasterTimerMode eMBTimerMode )
{
    eMasterCurTimerMode = eMBTimerMode;
 8004d1c:	4b01      	ldr	r3, [pc, #4]	; (8004d24 <vMBMasterSetCurTimerMode+0x8>)
 8004d1e:	7018      	strb	r0, [r3, #0]
}
 8004d20:	4770      	bx	lr
 8004d22:	bf00      	nop
 8004d24:	20001762 	.word	0x20001762

08004d28 <xMBMasterRequestIsBroadcast>:

/* The master request is broadcast? */
BOOL xMBMasterRequestIsBroadcast( void ){
    return xFrameIsBroadcast;
 8004d28:	4b01      	ldr	r3, [pc, #4]	; (8004d30 <xMBMasterRequestIsBroadcast+0x8>)
 8004d2a:	7818      	ldrb	r0, [r3, #0]
}
 8004d2c:	4770      	bx	lr
 8004d2e:	bf00      	nop
 8004d30:	20001970 	.word	0x20001970

08004d34 <xMBUtilSetBits>:

/* ----------------------- Start implementation -----------------------------*/
void
xMBUtilSetBits( UCHAR * ucByteBuf, USHORT usBitOffset, UCHAR ucNBits,
                UCHAR ucValue )
{
 8004d34:	b530      	push	{r4, r5, lr}
  //  assert_param( ucNBits <= 8 );
  //  assert_param( ( size_t )BITS_UCHAR == sizeof( UCHAR ) * 8 );

    /* Calculate byte offset for first byte containing the bit values starting
     * at usBitOffset. */
    usByteOffset = ( USHORT )( ( usBitOffset ) / BITS_UCHAR );
 8004d36:	08cc      	lsrs	r4, r1, #3
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
    usMask <<= usBitOffset - usByteOffset * BITS_UCHAR;

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
 8004d38:	f104 0e01 	add.w	lr, r4, #1
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
 8004d3c:	f04f 0c01 	mov.w	ip, #1
 8004d40:	fa0c fc02 	lsl.w	ip, ip, r2
 8004d44:	f10c 3cff 	add.w	ip, ip, #4294967295
    usMask <<= usBitOffset - usByteOffset * BITS_UCHAR;
 8004d48:	fa1f fc8c 	uxth.w	ip, ip
 8004d4c:	eba1 02c4 	sub.w	r2, r1, r4, lsl #3
 8004d50:	fa0c fc02 	lsl.w	ip, ip, r2
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
 8004d54:	f810 500e 	ldrb.w	r5, [r0, lr]
 8004d58:	5d02      	ldrb	r2, [r0, r4]
 8004d5a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

    /* Zero out bit field bits and then or value bits into them. */
    usWordBuf = ( USHORT )( ( usWordBuf & ( ~usMask ) ) | usValue );
 8004d5e:	ea22 020c 	bic.w	r2, r2, ip
    usValue <<= usNPreBits;
 8004d62:	f001 0107 	and.w	r1, r1, #7
 8004d66:	408b      	lsls	r3, r1
    usWordBuf = ( USHORT )( ( usWordBuf & ( ~usMask ) ) | usValue );
 8004d68:	4313      	orrs	r3, r2
 8004d6a:	b21b      	sxth	r3, r3

    /* move bits back into storage */
    ucByteBuf[usByteOffset] = ( UCHAR )( usWordBuf & 0xFF );
 8004d6c:	5503      	strb	r3, [r0, r4]
    ucByteBuf[usByteOffset + 1] = ( UCHAR )( usWordBuf >> BITS_UCHAR );
 8004d6e:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8004d72:	f800 300e 	strb.w	r3, [r0, lr]
}
 8004d76:	bd30      	pop	{r4, r5, pc}

08004d78 <prveMBError2Exception>:
eMBException
prveMBError2Exception( eMBErrorCode eErrorCode )
{
    eMBException    eStatus;

    switch ( eErrorCode )
 8004d78:	2801      	cmp	r0, #1
 8004d7a:	d005      	beq.n	8004d88 <prveMBError2Exception+0x10>
 8004d7c:	2807      	cmp	r0, #7
 8004d7e:	d005      	beq.n	8004d8c <prveMBError2Exception+0x14>
    {
        case MB_ENOERR:
            eStatus = MB_EX_NONE;
 8004d80:	2800      	cmp	r0, #0
 8004d82:	bf18      	it	ne
 8004d84:	2004      	movne	r0, #4
 8004d86:	4770      	bx	lr
    switch ( eErrorCode )
 8004d88:	2002      	movs	r0, #2
 8004d8a:	4770      	bx	lr
        case MB_ENOREG:
            eStatus = MB_EX_ILLEGAL_DATA_ADDRESS;
            break;

        case MB_ETIMEDOUT:
            eStatus = MB_EX_SLAVE_BUSY;
 8004d8c:	2006      	movs	r0, #6
            eStatus = MB_EX_SLAVE_DEVICE_FAILURE;
            break;
    }

    return eStatus;
}
 8004d8e:	4770      	bx	lr

08004d90 <EnterCriticalSection>:

/* ----------------------- Start implementation -----------------------------*/
void EnterCriticalSection(void)
{
  //  rt_enter_critical();
}
 8004d90:	4770      	bx	lr

08004d92 <ExitCriticalSection>:

void ExitCriticalSection(void)
{
   // rt_exit_critical();
}
 8004d92:	4770      	bx	lr

08004d94 <xMBMasterPortEventInit>:
//static struct rt_semaphore xMasterRunRes;
//static struct rt_event     xMasterOsEvent;
/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBMasterPortEventInit( void )
{
 8004d94:	b508      	push	{r3, lr}
	xMasterOsEventGroupHandle = xGetOSEvent();
 8004d96:	f7fc fc09 	bl	80015ac <xGetOSEvent>
 8004d9a:	4b02      	ldr	r3, [pc, #8]	; (8004da4 <xMBMasterPortEventInit+0x10>)
 8004d9c:	6018      	str	r0, [r3, #0]
   // rt_event_init(&xMasterOsEvent,"master event",RT_IPC_FLAG_PRIO);
    return TRUE;
}
 8004d9e:	2001      	movs	r0, #1
 8004da0:	bd08      	pop	{r3, pc}
 8004da2:	bf00      	nop
 8004da4:	20001974 	.word	0x20001974

08004da8 <xMBMasterPortEventPost>:

BOOL
xMBMasterPortEventPost( eMBMasterEventType eEvent )
{
 8004da8:	b500      	push	{lr}
 8004daa:	b083      	sub	sp, #12
 8004dac:	4601      	mov	r1, r0
	BaseType_t xHigherPriorityTaskWoken, xResult;
	eMBMasterEventType xEvent = eEvent;

	    switch (xEvent)
 8004dae:	2820      	cmp	r0, #32
 8004db0:	d84a      	bhi.n	8004e48 <xMBMasterPortEventPost+0xa0>
 8004db2:	b918      	cbnz	r0, 8004dbc <xMBMasterPortEventPost+0x14>
		    default:
		    	break;
		}
 //   rt_event_send(&xMasterOsEvent, eEvent);
    return (TRUE);
}
 8004db4:	2001      	movs	r0, #1
 8004db6:	b003      	add	sp, #12
 8004db8:	f85d fb04 	ldr.w	pc, [sp], #4
	    switch (xEvent)
 8004dbc:	1e43      	subs	r3, r0, #1
 8004dbe:	2b1f      	cmp	r3, #31
 8004dc0:	d8f8      	bhi.n	8004db4 <xMBMasterPortEventPost+0xc>
 8004dc2:	a201      	add	r2, pc, #4	; (adr r2, 8004dc8 <xMBMasterPortEventPost+0x20>)
 8004dc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dc8:	08004e71 	.word	0x08004e71
 8004dcc:	08004e71 	.word	0x08004e71
 8004dd0:	08004db5 	.word	0x08004db5
 8004dd4:	08004e67 	.word	0x08004e67
 8004dd8:	08004db5 	.word	0x08004db5
 8004ddc:	08004db5 	.word	0x08004db5
 8004de0:	08004db5 	.word	0x08004db5
 8004de4:	08004e67 	.word	0x08004e67
 8004de8:	08004db5 	.word	0x08004db5
 8004dec:	08004db5 	.word	0x08004db5
 8004df0:	08004db5 	.word	0x08004db5
 8004df4:	08004db5 	.word	0x08004db5
 8004df8:	08004db5 	.word	0x08004db5
 8004dfc:	08004db5 	.word	0x08004db5
 8004e00:	08004db5 	.word	0x08004db5
 8004e04:	08004e71 	.word	0x08004e71
 8004e08:	08004db5 	.word	0x08004db5
 8004e0c:	08004db5 	.word	0x08004db5
 8004e10:	08004db5 	.word	0x08004db5
 8004e14:	08004db5 	.word	0x08004db5
 8004e18:	08004db5 	.word	0x08004db5
 8004e1c:	08004db5 	.word	0x08004db5
 8004e20:	08004db5 	.word	0x08004db5
 8004e24:	08004db5 	.word	0x08004db5
 8004e28:	08004db5 	.word	0x08004db5
 8004e2c:	08004db5 	.word	0x08004db5
 8004e30:	08004db5 	.word	0x08004db5
 8004e34:	08004db5 	.word	0x08004db5
 8004e38:	08004db5 	.word	0x08004db5
 8004e3c:	08004db5 	.word	0x08004db5
 8004e40:	08004db5 	.word	0x08004db5
 8004e44:	08004e67 	.word	0x08004e67
 8004e48:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 8004e4c:	d00b      	beq.n	8004e66 <xMBMasterPortEventPost+0xbe>
 8004e4e:	d906      	bls.n	8004e5e <xMBMasterPortEventPost+0xb6>
 8004e50:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8004e54:	d1ae      	bne.n	8004db4 <xMBMasterPortEventPost+0xc>
		    		xHigherPriorityTaskWoken = pdFALSE;
 8004e56:	2300      	movs	r3, #0
 8004e58:	9301      	str	r3, [sp, #4]
		    			 xEvent = EV_MASTER_EXECUTE;
 8004e5a:	2104      	movs	r1, #4
 8004e5c:	e00f      	b.n	8004e7e <xMBMasterPortEventPost+0xd6>
	    switch (xEvent)
 8004e5e:	2840      	cmp	r0, #64	; 0x40
 8004e60:	d001      	beq.n	8004e66 <xMBMasterPortEventPost+0xbe>
 8004e62:	2880      	cmp	r0, #128	; 0x80
 8004e64:	d1a6      	bne.n	8004db4 <xMBMasterPortEventPost+0xc>
		    	xEventGroupSetBits(xMasterOsEventGroupHandle,xEvent);
 8004e66:	4b10      	ldr	r3, [pc, #64]	; (8004ea8 <xMBMasterPortEventPost+0x100>)
 8004e68:	6818      	ldr	r0, [r3, #0]
 8004e6a:	f000 fc61 	bl	8005730 <xEventGroupSetBits>
    return (TRUE);
 8004e6e:	e7a1      	b.n	8004db4 <xMBMasterPortEventPost+0xc>
		    		xHigherPriorityTaskWoken = pdFALSE;
 8004e70:	2300      	movs	r3, #0
 8004e72:	9301      	str	r3, [sp, #4]
		    			 xEvent = EV_MASTER_EXECUTE;
 8004e74:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8004e78:	bf14      	ite	ne
 8004e7a:	4601      	movne	r1, r0
 8004e7c:	2104      	moveq	r1, #4
		    		 xResult = xEventGroupSetBitsFromISR(
 8004e7e:	aa01      	add	r2, sp, #4
 8004e80:	4b09      	ldr	r3, [pc, #36]	; (8004ea8 <xMBMasterPortEventPost+0x100>)
 8004e82:	6818      	ldr	r0, [r3, #0]
 8004e84:	f000 fca2 	bl	80057cc <xEventGroupSetBitsFromISR>
		    		  if( xResult != pdFAIL )
 8004e88:	2800      	cmp	r0, #0
 8004e8a:	d093      	beq.n	8004db4 <xMBMasterPortEventPost+0xc>
		    		      portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8004e8c:	9b01      	ldr	r3, [sp, #4]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d090      	beq.n	8004db4 <xMBMasterPortEventPost+0xc>
 8004e92:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8004e96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e9a:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8004e9e:	f3bf 8f4f 	dsb	sy
 8004ea2:	f3bf 8f6f 	isb	sy
 8004ea6:	e785      	b.n	8004db4 <xMBMasterPortEventPost+0xc>
 8004ea8:	20001974 	.word	0x20001974

08004eac <xMBMasterPortEventGet>:

BOOL
xMBMasterPortEventGet( eMBMasterEventType * eEvent )
{
 8004eac:	b530      	push	{r4, r5, lr}
 8004eae:	b083      	sub	sp, #12
 8004eb0:	4605      	mov	r5, r0

	 EventBits_t recvedEvent;
	 recvedEvent = xEventGroupWaitBits(xMasterOsEventGroupHandle,    EV_MASTER_READY | EV_MASTER_FRAME_RECEIVED | EV_MASTER_EXECUTE |
 8004eb2:	f04f 33ff 	mov.w	r3, #4294967295
 8004eb6:	9300      	str	r3, [sp, #0]
 8004eb8:	2300      	movs	r3, #0
 8004eba:	2201      	movs	r2, #1
 8004ebc:	211f      	movs	r1, #31
 8004ebe:	4c11      	ldr	r4, [pc, #68]	; (8004f04 <xMBMasterPortEventGet+0x58>)
 8004ec0:	6820      	ldr	r0, [r4, #0]
 8004ec2:	f000 fbaa 	bl	800561a <xEventGroupWaitBits>
            EV_MASTER_READY | EV_MASTER_FRAME_RECEIVED | EV_MASTER_EXECUTE |
            EV_MASTER_FRAME_SENT | EV_MASTER_ERROR_PROCESS,
            RT_EVENT_FLAG_OR | RT_EVENT_FLAG_CLEAR, RT_WAITING_FOREVER,
            &recvedEvent);
    /the enum type couldn't convert to int type */
    switch (recvedEvent)
 8004ec6:	1e43      	subs	r3, r0, #1
 8004ec8:	2b0f      	cmp	r3, #15
 8004eca:	d80b      	bhi.n	8004ee4 <xMBMasterPortEventGet+0x38>
 8004ecc:	e8df f003 	tbb	[pc, r3]
 8004ed0:	100a0d08 	.word	0x100a0d08
 8004ed4:	130a0a0a 	.word	0x130a0a0a
 8004ed8:	0a0a0a0a 	.word	0x0a0a0a0a
 8004edc:	160a0a0a 	.word	0x160a0a0a
    {
    case EV_MASTER_READY:
        *eEvent = EV_MASTER_READY;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	802b      	strh	r3, [r5, #0]
    case EV_MASTER_ERROR_PROCESS:
        *eEvent = EV_MASTER_ERROR_PROCESS;
        break;
    }
    return TRUE;
}
 8004ee4:	2001      	movs	r0, #1
 8004ee6:	b003      	add	sp, #12
 8004ee8:	bd30      	pop	{r4, r5, pc}
        *eEvent = EV_MASTER_FRAME_RECEIVED;
 8004eea:	2302      	movs	r3, #2
 8004eec:	802b      	strh	r3, [r5, #0]
        break;
 8004eee:	e7f9      	b.n	8004ee4 <xMBMasterPortEventGet+0x38>
        *eEvent = EV_MASTER_EXECUTE;
 8004ef0:	2304      	movs	r3, #4
 8004ef2:	802b      	strh	r3, [r5, #0]
        break;
 8004ef4:	e7f6      	b.n	8004ee4 <xMBMasterPortEventGet+0x38>
        *eEvent = EV_MASTER_FRAME_SENT;
 8004ef6:	2308      	movs	r3, #8
 8004ef8:	802b      	strh	r3, [r5, #0]
        break;
 8004efa:	e7f3      	b.n	8004ee4 <xMBMasterPortEventGet+0x38>
        *eEvent = EV_MASTER_ERROR_PROCESS;
 8004efc:	2310      	movs	r3, #16
 8004efe:	802b      	strh	r3, [r5, #0]
        break;
 8004f00:	e7f0      	b.n	8004ee4 <xMBMasterPortEventGet+0x38>
 8004f02:	bf00      	nop
 8004f04:	20001974 	.word	0x20001974

08004f08 <vMBMasterOsResInit>:
 *
 */
void vMBMasterOsResInit( void )
{
   // rt_sem_init(&xMasterRunRes, "master res", 0x01 , RT_IPC_FLAG_PRIO);
}
 8004f08:	4770      	bx	lr

08004f0a <xMBMasterRunResTake>:
BOOL xMBMasterRunResTake( LONG lTimeOut )
{
    //If waiting time is -1 .It will wait forever
   // return rt_sem_take(&xMasterRunRes, lTimeOut) ? FALSE : TRUE ;
	return TRUE;
}
 8004f0a:	2001      	movs	r0, #1
 8004f0c:	4770      	bx	lr

08004f0e <vMBMasterRunResRelease>:
 */
void vMBMasterRunResRelease( void )
{
    /* release resource */
   // rt_sem_release(&xMasterRunRes);
}
 8004f0e:	4770      	bx	lr

08004f10 <vMBMasterErrorCBRespondTimeout>:
 * @param pucPDUData PDU buffer data
 * @param ucPDULength PDU buffer length
 *
 */
void vMBMasterErrorCBRespondTimeout(UCHAR ucDestAddress, const UCHAR* pucPDUData,
        USHORT ucPDULength) {
 8004f10:	b508      	push	{r3, lr}
    /**
     * @note This code is use OS's event mechanism for modbus master protocol stack.
     * If you don't use OS, you can change it.
     */
   // rt_event_send(&xMasterOsEvent, EV_MASTER_ERROR_RESPOND_TIMEOUT);
	xEventGroupSetBits(xMasterOsEventGroupHandle,EV_MASTER_ERROR_RESPOND_TIMEOUT);
 8004f12:	2140      	movs	r1, #64	; 0x40
 8004f14:	4b02      	ldr	r3, [pc, #8]	; (8004f20 <vMBMasterErrorCBRespondTimeout+0x10>)
 8004f16:	6818      	ldr	r0, [r3, #0]
 8004f18:	f000 fc0a 	bl	8005730 <xEventGroupSetBits>
    /* You can add your code under here. */

}
 8004f1c:	bd08      	pop	{r3, pc}
 8004f1e:	bf00      	nop
 8004f20:	20001974 	.word	0x20001974

08004f24 <vMBMasterErrorCBReceiveData>:
 * @param pucPDUData PDU buffer data
 * @param ucPDULength PDU buffer length
 *
 */
void vMBMasterErrorCBReceiveData(UCHAR ucDestAddress, const UCHAR* pucPDUData,
        USHORT ucPDULength) {
 8004f24:	b508      	push	{r3, lr}
    /**
     * @note This code is use OS's event mechanism for modbus master protocol stack.
     * If you don't use OS, you can change it.
     */
  //  rt_event_send(&xMasterOsEvent, EV_MASTER_ERROR_RECEIVE_DATA);
	xEventGroupSetBits(xMasterOsEventGroupHandle,EV_MASTER_ERROR_RECEIVE_DATA);
 8004f26:	2180      	movs	r1, #128	; 0x80
 8004f28:	4b02      	ldr	r3, [pc, #8]	; (8004f34 <vMBMasterErrorCBReceiveData+0x10>)
 8004f2a:	6818      	ldr	r0, [r3, #0]
 8004f2c:	f000 fc00 	bl	8005730 <xEventGroupSetBits>
    /* You can add your code under here. */

}
 8004f30:	bd08      	pop	{r3, pc}
 8004f32:	bf00      	nop
 8004f34:	20001974 	.word	0x20001974

08004f38 <vMBMasterErrorCBExecuteFunction>:
 * @param pucPDUData PDU buffer data
 * @param ucPDULength PDU buffer length
 *
 */
void vMBMasterErrorCBExecuteFunction(UCHAR ucDestAddress, const UCHAR* pucPDUData,
        USHORT ucPDULength) {
 8004f38:	b508      	push	{r3, lr}
    /**
     * @note This code is use OS's event mechanism for modbus master protocol stack.
     * If you don't use OS, you can change it.
     */
   // rt_event_send(&xMasterOsEvent, EV_MASTER_ERROR_EXECUTE_FUNCTION);
	xEventGroupSetBits(xMasterOsEventGroupHandle,EV_MASTER_ERROR_EXECUTE_FUNCTION);
 8004f3a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004f3e:	4b02      	ldr	r3, [pc, #8]	; (8004f48 <vMBMasterErrorCBExecuteFunction+0x10>)
 8004f40:	6818      	ldr	r0, [r3, #0]
 8004f42:	f000 fbf5 	bl	8005730 <xEventGroupSetBits>
    /* You can add your code under here. */

}
 8004f46:	bd08      	pop	{r3, pc}
 8004f48:	20001974 	.word	0x20001974

08004f4c <vMBMasterCBRequestScuuess>:
 * This is modbus master request process success callback function.
 * @note There functions will block modbus master poll while execute OS waiting.
 * So,for real-time of system.Do not execute too much waiting process.
 *
 */
void vMBMasterCBRequestScuuess( void ) {
 8004f4c:	b508      	push	{r3, lr}
    /**
     * @note This code is use OS's event mechanism for modbus master protocol stack.
     * If you don't use OS, you can change it.
     */
  //  rt_event_send(&xMasterOsEvent, EV_MASTER_PROCESS_SUCESS);
	xEventGroupSetBits(xMasterOsEventGroupHandle,EV_MASTER_PROCESS_SUCESS);
 8004f4e:	2120      	movs	r1, #32
 8004f50:	4b02      	ldr	r3, [pc, #8]	; (8004f5c <vMBMasterCBRequestScuuess+0x10>)
 8004f52:	6818      	ldr	r0, [r3, #0]
 8004f54:	f000 fbec 	bl	8005730 <xEventGroupSetBits>
    /* You can add your code under here. */

}
 8004f58:	bd08      	pop	{r3, pc}
 8004f5a:	bf00      	nop
 8004f5c:	20001974 	.word	0x20001974

08004f60 <eMBMasterWaitRequestFinish>:
 * @note If you are use OS, you can use OS's event mechanism. Otherwise you have to run
 * much user custom delay for waiting.
 *
 * @return request error code
 */
eMBMasterReqErrCode eMBMasterWaitRequestFinish( void ) {
 8004f60:	b500      	push	{lr}
 8004f62:	b083      	sub	sp, #12
    eMBMasterReqErrCode    eErrStatus = MB_MRE_NO_ERR;
 //   rt_uint32_t recvedEvent;
    /* waiting for OS event */

    EventBits_t recvedEvent;
   	 recvedEvent = xEventGroupWaitBits(xMasterOsEventGroupHandle,   EV_MASTER_PROCESS_SUCESS | EV_MASTER_ERROR_RESPOND_TIMEOUT
 8004f64:	f04f 33ff 	mov.w	r3, #4294967295
 8004f68:	9300      	str	r3, [sp, #0]
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8004f72:	480a      	ldr	r0, [pc, #40]	; (8004f9c <eMBMasterWaitRequestFinish+0x3c>)
 8004f74:	6800      	ldr	r0, [r0, #0]
 8004f76:	f000 fb50 	bl	800561a <xEventGroupWaitBits>
                    | EV_MASTER_ERROR_RECEIVE_DATA
                    | EV_MASTER_ERROR_EXECUTE_FUNCTION,
            RT_EVENT_FLAG_OR | RT_EVENT_FLAG_CLEAR, RT_WAITING_FOREVER,
            &recvedEvent);
            */
    switch (recvedEvent)
 8004f7a:	2880      	cmp	r0, #128	; 0x80
 8004f7c:	d009      	beq.n	8004f92 <eMBMasterWaitRequestFinish+0x32>
 8004f7e:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 8004f82:	d008      	beq.n	8004f96 <eMBMasterWaitRequestFinish+0x36>
 8004f84:	2840      	cmp	r0, #64	; 0x40
 8004f86:	bf14      	ite	ne
 8004f88:	2000      	movne	r0, #0
 8004f8a:	2004      	moveq	r0, #4
        eErrStatus = MB_MRE_EXE_FUN;
        break;
    }
    }
    return eErrStatus;
}
 8004f8c:	b003      	add	sp, #12
 8004f8e:	f85d fb04 	ldr.w	pc, [sp], #4
        eErrStatus = MB_MRE_REV_DATA;
 8004f92:	2003      	movs	r0, #3
 8004f94:	e7fa      	b.n	8004f8c <eMBMasterWaitRequestFinish+0x2c>
        eErrStatus = MB_MRE_EXE_FUN;
 8004f96:	2006      	movs	r0, #6
 8004f98:	e7f8      	b.n	8004f8c <eMBMasterWaitRequestFinish+0x2c>
 8004f9a:	bf00      	nop
 8004f9c:	20001974 	.word	0x20001974

08004fa0 <xMBMasterPortSerialInit>:
//static rt_err_t serial_rx_ind(rt_device_t dev, rt_size_t size);
//static void serial_soft_trans_irq(void* parameter);

/* ----------------------- Start implementation -----------------------------*/
BOOL xMBMasterPortSerialInit(UCHAR ucPORT, ULONG ulBaudRate, UCHAR ucDataBits, eMBParity eParity)
{
 8004fa0:	b538      	push	{r3, r4, r5, lr}
 8004fa2:	460d      	mov	r5, r1
 8004fa4:	461c      	mov	r4, r3
	xSerialEventGroupHandle = xGetUARTEvent();
 8004fa6:	f7fc fb07 	bl	80015b8 <xGetUARTEvent>
 8004faa:	4b11      	ldr	r3, [pc, #68]	; (8004ff0 <xMBMasterPortSerialInit+0x50>)
 8004fac:	6018      	str	r0, [r3, #0]
     * set 485 mode receive and transmit control IO
     * @note MODBUS_MASTER_RT_CONTROL_PIN_INDEX need be defined by user
     */
   // rt_pin_mode(MODBUS_MASTER_RT_CONTROL_PIN_INDEX, PIN_MODE_OUTPUT);

    huart1.Init.BaudRate = ulBaudRate;
 8004fae:	4b11      	ldr	r3, [pc, #68]	; (8004ff4 <xMBMasterPortSerialInit+0x54>)
 8004fb0:	605d      	str	r5, [r3, #4]
     huart1.Init.StopBits = UART_STOPBITS_1;
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	60da      	str	r2, [r3, #12]

    switch(eParity)
 8004fb6:	2c01      	cmp	r4, #1
 8004fb8:	d00a      	beq.n	8004fd0 <xMBMasterPortSerialInit+0x30>
 8004fba:	2c02      	cmp	r4, #2
 8004fbc:	d010      	beq.n	8004fe0 <xMBMasterPortSerialInit+0x40>
 8004fbe:	b124      	cbz	r4, 8004fca <xMBMasterPortSerialInit+0x2a>
    		huart1.Init.Parity = UART_PARITY_EVEN;
    		break;
    }
    /* set serial configure */

    HAL_UART_Init(&huart1);
 8004fc0:	480c      	ldr	r0, [pc, #48]	; (8004ff4 <xMBMasterPortSerialInit+0x54>)
 8004fc2:	f7fe fe7b 	bl	8003cbc <HAL_UART_Init>
        //           sizeof(serial_soft_trans_irq_stack),
         //          10, 5);
    //rt_thread_startup(&thread_serial_soft_trans_irq);

    return TRUE;
}
 8004fc6:	2001      	movs	r0, #1
 8004fc8:	bd38      	pop	{r3, r4, r5, pc}
    		huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004fca:	609a      	str	r2, [r3, #8]
    		huart1.Init.Parity = UART_PARITY_NONE;
 8004fcc:	611a      	str	r2, [r3, #16]
    		break;
 8004fce:	e7f7      	b.n	8004fc0 <xMBMasterPortSerialInit+0x20>
    		huart1.Init.WordLength = UART_WORDLENGTH_9B;
 8004fd0:	4b08      	ldr	r3, [pc, #32]	; (8004ff4 <xMBMasterPortSerialInit+0x54>)
 8004fd2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004fd6:	609a      	str	r2, [r3, #8]
    	  	huart1.Init.Parity = UART_PARITY_ODD;
 8004fd8:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8004fdc:	611a      	str	r2, [r3, #16]
    	  	break;
 8004fde:	e7ef      	b.n	8004fc0 <xMBMasterPortSerialInit+0x20>
    		huart1.Init.WordLength = UART_WORDLENGTH_9B;
 8004fe0:	4b04      	ldr	r3, [pc, #16]	; (8004ff4 <xMBMasterPortSerialInit+0x54>)
 8004fe2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004fe6:	609a      	str	r2, [r3, #8]
    		huart1.Init.Parity = UART_PARITY_EVEN;
 8004fe8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004fec:	611a      	str	r2, [r3, #16]
    		break;
 8004fee:	e7e7      	b.n	8004fc0 <xMBMasterPortSerialInit+0x20>
 8004ff0:	2000197c 	.word	0x2000197c
 8004ff4:	200015d8 	.word	0x200015d8

08004ff8 <vMBMasterPortSerialEnable>:

void vMBMasterPortSerialEnable(BOOL xRxEnable, BOOL xTxEnable)
{
 8004ff8:	b510      	push	{r4, lr}
 8004ffa:	b082      	sub	sp, #8
 8004ffc:	460c      	mov	r4, r1
 //   rt_uint32_t recved_event;
    if (xRxEnable)
 8004ffe:	b190      	cbz	r0, 8005026 <vMBMasterPortSerialEnable+0x2e>
    {
    	HAL_UART_Receive_IT(&huart1,&rx_data_buf,1);
 8005000:	2201      	movs	r2, #1
 8005002:	4912      	ldr	r1, [pc, #72]	; (800504c <vMBMasterPortSerialEnable+0x54>)
 8005004:	4812      	ldr	r0, [pc, #72]	; (8005050 <vMBMasterPortSerialEnable+0x58>)
 8005006:	f7ff f922 	bl	800424e <HAL_UART_Receive_IT>
	HAL_GPIO_WritePin(GPIOA,EN_Pin,GPIO_PIN_RESET);
 800500a:	2200      	movs	r2, #0
 800500c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005010:	4810      	ldr	r0, [pc, #64]	; (8005054 <vMBMasterPortSerialEnable+0x5c>)
 8005012:	f7fd fe47 	bl	8002ca4 <HAL_GPIO_WritePin>
        /* switch 485 to transmit mode */
    //    rt_pin_write(MODBUS_MASTER_RT_CONTROL_PIN_INDEX, PIN_HIGH);
        /* disable RX interrupt */
      //  serial->ops->control(serial, RT_DEVICE_CTRL_CLR_INT, (void *)RT_DEVICE_FLAG_INT_RX);
    }
    if (xTxEnable)
 8005016:	b184      	cbz	r4, 800503a <vMBMasterPortSerialEnable+0x42>
    {
        /* start serial transmit */

    	xEventGroupSetBits(xSerialEventGroupHandle,EVENT_SERIAL_TRANS_START);
 8005018:	2101      	movs	r1, #1
 800501a:	4b0f      	ldr	r3, [pc, #60]	; (8005058 <vMBMasterPortSerialEnable+0x60>)
 800501c:	6818      	ldr	r0, [r3, #0]
 800501e:	f000 fb87 	bl	8005730 <xEventGroupSetBits>
    	xEventGroupWaitBits( xSerialEventGroupHandle,  EVENT_SERIAL_TRANS_START,  pdTRUE, pdFALSE, 0 );
      //  rt_event_recv(&event_serial, EVENT_SERIAL_TRANS_START,
       //         RT_EVENT_FLAG_OR | RT_EVENT_FLAG_CLEAR, 0,
        //        &recved_event);
    }
}
 8005022:	b002      	add	sp, #8
 8005024:	bd10      	pop	{r4, pc}
	HAL_GPIO_WritePin(GPIOA,EN_Pin,GPIO_PIN_SET);
 8005026:	2201      	movs	r2, #1
 8005028:	f44f 7180 	mov.w	r1, #256	; 0x100
 800502c:	4809      	ldr	r0, [pc, #36]	; (8005054 <vMBMasterPortSerialEnable+0x5c>)
 800502e:	f7fd fe39 	bl	8002ca4 <HAL_GPIO_WritePin>
    	HAL_UART_AbortReceive_IT(&huart1);
 8005032:	4807      	ldr	r0, [pc, #28]	; (8005050 <vMBMasterPortSerialEnable+0x58>)
 8005034:	f7fe fe98 	bl	8003d68 <HAL_UART_AbortReceive_IT>
 8005038:	e7ed      	b.n	8005016 <vMBMasterPortSerialEnable+0x1e>
    	xEventGroupWaitBits( xSerialEventGroupHandle,  EVENT_SERIAL_TRANS_START,  pdTRUE, pdFALSE, 0 );
 800503a:	2300      	movs	r3, #0
 800503c:	9300      	str	r3, [sp, #0]
 800503e:	2201      	movs	r2, #1
 8005040:	4611      	mov	r1, r2
 8005042:	4805      	ldr	r0, [pc, #20]	; (8005058 <vMBMasterPortSerialEnable+0x60>)
 8005044:	6800      	ldr	r0, [r0, #0]
 8005046:	f000 fae8 	bl	800561a <xEventGroupWaitBits>
}
 800504a:	e7ea      	b.n	8005022 <vMBMasterPortSerialEnable+0x2a>
 800504c:	20001979 	.word	0x20001979
 8005050:	200015d8 	.word	0x200015d8
 8005054:	40010800 	.word	0x40010800
 8005058:	2000197c 	.word	0x2000197c

0800505c <xMBMasterPortSerialPutByte>:
{
   // serial->parent.close(&(serial->parent));
}

BOOL xMBMasterPortSerialPutByte(CHAR ucByte)
{
 800505c:	b500      	push	{lr}
 800505e:	b083      	sub	sp, #12
 8005060:	f88d 0007 	strb.w	r0, [sp, #7]
	HAL_UART_Transmit_IT(&huart1,(uint8_t *) &ucByte, 1);
 8005064:	2201      	movs	r2, #1
 8005066:	f10d 0107 	add.w	r1, sp, #7
 800506a:	4803      	ldr	r0, [pc, #12]	; (8005078 <xMBMasterPortSerialPutByte+0x1c>)
 800506c:	f7fe fe56 	bl	8003d1c <HAL_UART_Transmit_IT>
  //  serial->parent.write(&(serial->parent), 0, &ucByte, 1);
    return TRUE;
}
 8005070:	2001      	movs	r0, #1
 8005072:	b003      	add	sp, #12
 8005074:	f85d fb04 	ldr.w	pc, [sp], #4
 8005078:	200015d8 	.word	0x200015d8

0800507c <xMBMasterPortSerialGetByte>:

BOOL xMBMasterPortSerialGetByte(CHAR * pucByte)
{
	* pucByte = rx_data;
 800507c:	4b02      	ldr	r3, [pc, #8]	; (8005088 <xMBMasterPortSerialGetByte+0xc>)
 800507e:	781b      	ldrb	r3, [r3, #0]
 8005080:	7003      	strb	r3, [r0, #0]
 //   serial->parent.read(&(serial->parent), 0, pucByte, 1);
    return TRUE;
}
 8005082:	2001      	movs	r0, #1
 8005084:	4770      	bx	lr
 8005086:	bf00      	nop
 8005088:	20001978 	.word	0x20001978

0800508c <HAL_UART_TxCpltCallback>:


#ifdef MASTER_MODE

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800508c:	b500      	push	{lr}
 800508e:	b083      	sub	sp, #12

	BaseType_t xHigherPriorityTaskWoken, xResult;
	/* xHigherPriorityTaskWoken must be initialised to pdFALSE. */
	xHigherPriorityTaskWoken = pdFALSE;
 8005090:	2300      	movs	r3, #0
 8005092:	9301      	str	r3, [sp, #4]

	 /* Set bit 0 and bit 4 in xEventGroup. */
	 xResult = xEventGroupSetBitsFromISR(
 8005094:	aa01      	add	r2, sp, #4
 8005096:	2101      	movs	r1, #1
 8005098:	4b09      	ldr	r3, [pc, #36]	; (80050c0 <HAL_UART_TxCpltCallback+0x34>)
 800509a:	6818      	ldr	r0, [r3, #0]
 800509c:	f000 fb96 	bl	80057cc <xEventGroupSetBitsFromISR>
			 	 	 	 	 	   xSerialEventGroupHandle,   /* The event group being updated. */
								   EVENT_SERIAL_TRANS_START, /* The bits being set. */
	                              &xHigherPriorityTaskWoken );

	  /* Was the message posted successfully? */
	  if( xResult != pdFAIL )
 80050a0:	b158      	cbz	r0, 80050ba <HAL_UART_TxCpltCallback+0x2e>
	  {
	      /* If xHigherPriorityTaskWoken is now set to pdTRUE then a context
	      switch should be requested.  The macro used is port specific and will
	      be either portYIELD_FROM_ISR() or portEND_SWITCHING_ISR() - refer to
	      the documentation page for the port being used. */
	      portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 80050a2:	9b01      	ldr	r3, [sp, #4]
 80050a4:	b14b      	cbz	r3, 80050ba <HAL_UART_TxCpltCallback+0x2e>
 80050a6:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80050aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050ae:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80050b2:	f3bf 8f4f 	dsb	sy
 80050b6:	f3bf 8f6f 	isb	sy
	  }
}
 80050ba:	b003      	add	sp, #12
 80050bc:	f85d fb04 	ldr.w	pc, [sp], #4
 80050c0:	2000197c 	.word	0x2000197c

080050c4 <StartUARTTask>:



void StartUARTTask(void *argument)
{
 80050c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050c6:	b083      	sub	sp, #12
	  EventBits_t uxBits;
	  xSerialEventGroupHandle = xGetUARTEvent();
 80050c8:	f7fc fa76 	bl	80015b8 <xGetUARTEvent>
 80050cc:	4b09      	ldr	r3, [pc, #36]	; (80050f4 <StartUARTTask+0x30>)
 80050ce:	6018      	str	r0, [r3, #0]
	  while(1)
	  {
		  uxBits = xEventGroupWaitBits( xSerialEventGroupHandle,  EVENT_SERIAL_TRANS_START,  pdTRUE, pdFALSE, portMAX_DELAY );
 80050d0:	461e      	mov	r6, r3
 80050d2:	f04f 35ff 	mov.w	r5, #4294967295
		  switch (uxBits)
		  {
		  	  	  case EVENT_SERIAL_TRANS_START:
		  	  		 pxMBMasterFrameCBTransmitterEmpty();
 80050d6:	4f08      	ldr	r7, [pc, #32]	; (80050f8 <StartUARTTask+0x34>)
		  uxBits = xEventGroupWaitBits( xSerialEventGroupHandle,  EVENT_SERIAL_TRANS_START,  pdTRUE, pdFALSE, portMAX_DELAY );
 80050d8:	2400      	movs	r4, #0
 80050da:	9500      	str	r5, [sp, #0]
 80050dc:	4623      	mov	r3, r4
 80050de:	2201      	movs	r2, #1
 80050e0:	4611      	mov	r1, r2
 80050e2:	6830      	ldr	r0, [r6, #0]
 80050e4:	f000 fa99 	bl	800561a <xEventGroupWaitBits>
		  switch (uxBits)
 80050e8:	2801      	cmp	r0, #1
 80050ea:	d1f6      	bne.n	80050da <StartUARTTask+0x16>
		  	  		 pxMBMasterFrameCBTransmitterEmpty();
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	4798      	blx	r3

		  	  		  break;
 80050f0:	e7f2      	b.n	80050d8 <StartUARTTask+0x14>
 80050f2:	bf00      	nop
 80050f4:	2000197c 	.word	0x2000197c
 80050f8:	2000172c 	.word	0x2000172c

080050fc <HAL_UART_RxCpltCallback>:


}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80050fc:	b508      	push	{r3, lr}
	rx_data = rx_data_buf;
 80050fe:	4906      	ldr	r1, [pc, #24]	; (8005118 <HAL_UART_RxCpltCallback+0x1c>)
 8005100:	780a      	ldrb	r2, [r1, #0]
 8005102:	4b06      	ldr	r3, [pc, #24]	; (800511c <HAL_UART_RxCpltCallback+0x20>)
 8005104:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart1,&rx_data_buf,1);
 8005106:	2201      	movs	r2, #1
 8005108:	4805      	ldr	r0, [pc, #20]	; (8005120 <HAL_UART_RxCpltCallback+0x24>)
 800510a:	f7ff f8a0 	bl	800424e <HAL_UART_Receive_IT>
	pxMBMasterFrameCBByteReceived();
 800510e:	4b05      	ldr	r3, [pc, #20]	; (8005124 <HAL_UART_RxCpltCallback+0x28>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	4798      	blx	r3
}
 8005114:	bd08      	pop	{r3, pc}
 8005116:	bf00      	nop
 8005118:	20001979 	.word	0x20001979
 800511c:	20001978 	.word	0x20001978
 8005120:	200015d8 	.word	0x200015d8
 8005124:	20001728 	.word	0x20001728

08005128 <xMBMasterPortTimersInit>:
/* ----------------------- static functions ---------------------------------*/


/* ----------------------- Start implementation -----------------------------*/
BOOL xMBMasterPortTimersInit(USHORT usTimeOut50us)
{
 8005128:	b508      	push	{r3, lr}
    /* backup T35 ticks */
    usT35TimeOut50us = usTimeOut50us;
    vTimerInit( usT35TimeOut50us);
 800512a:	f7fc fa51 	bl	80015d0 <vTimerInit>
 //                  RT_NULL,
 //                  (50 * usT35TimeOut50us) / (1000 * 1000 / RT_TICK_PER_SECOND) + 1,
 //                  RT_TIMER_FLAG_ONE_SHOT); /* one shot */

    return TRUE;
}
 800512e:	2001      	movs	r0, #1
 8005130:	bd08      	pop	{r3, pc}

08005132 <vMBMasterPortTimersT35Enable>:

void vMBMasterPortTimersT35Enable()
{
 8005132:	b508      	push	{r3, lr}
   // rt_tick_t timer_tick = (50 * usT35TimeOut50us)
   //         / (1000 * 1000 / RT_TICK_PER_SECOND);
//
    /* Set current timer mode, don't change it.*/
    vMBMasterSetCurTimerMode(MB_TMODE_T35);
 8005134:	2000      	movs	r0, #0
 8005136:	f7ff fdf1 	bl	8004d1c <vMBMasterSetCurTimerMode>
 //   vTimerInit( usT35TimeOut50us);
   // rt_timer_control(&timer, RT_TIMER_CTRL_SET_TIME, &timer_tick);

    vStartTimer();
 800513a:	f7fc fa55 	bl	80015e8 <vStartTimer>
  //  rt_timer_start(&timer);
}
 800513e:	bd08      	pop	{r3, pc}

08005140 <vMBMasterPortTimersConvertDelayEnable>:

void vMBMasterPortTimersConvertDelayEnable()
{
 8005140:	b508      	push	{r3, lr}
 //  rt_tick_t timer_tick = MB_MASTER_DELAY_MS_CONVERT * RT_TICK_PER_SECOND / 1000;

    /* Set current timer mode, don't change it.*/
    vMBMasterSetCurTimerMode(MB_TMODE_CONVERT_DELAY);
 8005142:	2002      	movs	r0, #2
 8005144:	f7ff fdea 	bl	8004d1c <vMBMasterSetCurTimerMode>
    vRespondInit(MB_MASTER_DELAY_MS_CONVERT);
 8005148:	20c8      	movs	r0, #200	; 0xc8
 800514a:	f7fc fa63 	bl	8001614 <vRespondInit>
 //   rt_timer_control(&timer, RT_TIMER_CTRL_SET_TIME, &timer_tick);
    vStartRespond();
 800514e:	f7fc fa6f 	bl	8001630 <vStartRespond>
 //   rt_timer_start(&timer);
}
 8005152:	bd08      	pop	{r3, pc}

08005154 <vMBMasterPortTimersRespondTimeoutEnable>:

void vMBMasterPortTimersRespondTimeoutEnable()
{
 8005154:	b508      	push	{r3, lr}
  //  rt_tick_t timer_tick = MB_MASTER_TIMEOUT_MS_RESPOND * RT_TICK_PER_SECOND / 1000;

    /* Set current timer mode, don't change it.*/
    vMBMasterSetCurTimerMode(MB_TMODE_RESPOND_TIMEOUT);
 8005156:	2001      	movs	r0, #1
 8005158:	f7ff fde0 	bl	8004d1c <vMBMasterSetCurTimerMode>
    vRespondInit(MB_MASTER_TIMEOUT_MS_RESPOND);
 800515c:	2064      	movs	r0, #100	; 0x64
 800515e:	f7fc fa59 	bl	8001614 <vRespondInit>
    vStartRespond();
 8005162:	f7fc fa65 	bl	8001630 <vStartRespond>
  //  rt_timer_control(&timer, RT_TIMER_CTRL_SET_TIME, &timer_tick);

  //  rt_timer_start(&timer);
}
 8005166:	bd08      	pop	{r3, pc}

08005168 <vMBMasterPortTimersDisable>:

void vMBMasterPortTimersDisable()
{
 8005168:	b508      	push	{r3, lr}
	vStopTimer();
 800516a:	f7fc fa4b 	bl	8001604 <vStopTimer>
	vStopRespond();
 800516e:	f7fc fa6d 	bl	800164c <vStopRespond>
  //  rt_timer_stop(&timer);
}
 8005172:	bd08      	pop	{r3, pc}

08005174 <prvvTIMERExpiredISR>:
#ifdef MASTER_MODE
void prvvTIMERExpiredISR(void)
{
 8005174:	b508      	push	{r3, lr}
    (void) pxMBMasterPortCBTimerExpired();
 8005176:	4b02      	ldr	r3, [pc, #8]	; (8005180 <prvvTIMERExpiredISR+0xc>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4798      	blx	r3
}
 800517c:	bd08      	pop	{r3, pc}
 800517e:	bf00      	nop
 8005180:	20001730 	.word	0x20001730

08005184 <eMBMasterRegInputCB>:
 * @param usNRegs input register number
 *
 * @return result
 */
eMBErrorCode eMBMasterRegInputCB( UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs )
{
 8005184:	b570      	push	{r4, r5, r6, lr}
 8005186:	4605      	mov	r5, r0
 8005188:	460c      	mov	r4, r1
 800518a:	4616      	mov	r6, r2
    USHORT *        pusRegInputBuf;
    USHORT          REG_INPUT_START;
    USHORT          REG_INPUT_NREGS;
    USHORT          usRegInStart;

    pusRegInputBuf = usMRegInBuf[ucMBMasterGetDestAddress() - 1];
 800518c:	f7ff f9c6 	bl	800451c <ucMBMasterGetDestAddress>
    REG_INPUT_START = M_REG_INPUT_START;
    REG_INPUT_NREGS = M_REG_INPUT_NREGS;
    usRegInStart = usMRegInStart;

    /* it already plus one in modbus function method. */
    usAddress--;
 8005190:	1e63      	subs	r3, r4, #1
 8005192:	b29b      	uxth	r3, r3

    if ((usAddress >= REG_INPUT_START)
 8005194:	2b04      	cmp	r3, #4
 8005196:	d91f      	bls.n	80051d8 <eMBMasterRegInputCB+0x54>
            && (usAddress + usNRegs <= REG_INPUT_START + REG_INPUT_NREGS))
 8005198:	199a      	adds	r2, r3, r6
 800519a:	2a0d      	cmp	r2, #13
 800519c:	dc1e      	bgt.n	80051dc <eMBMasterRegInputCB+0x58>
    usRegInStart = usMRegInStart;
 800519e:	4a11      	ldr	r2, [pc, #68]	; (80051e4 <eMBMasterRegInputCB+0x60>)
    {
        iRegIndex = usAddress - usRegInStart;
 80051a0:	8812      	ldrh	r2, [r2, #0]
 80051a2:	1a9b      	subs	r3, r3, r2
 80051a4:	b29b      	uxth	r3, r3
        while (usNRegs > 0)
 80051a6:	b1de      	cbz	r6, 80051e0 <eMBMasterRegInputCB+0x5c>
    pusRegInputBuf = usMRegInBuf[ucMBMasterGetDestAddress() - 1];
 80051a8:	3801      	subs	r0, #1
 80051aa:	0104      	lsls	r4, r0, #4
 80051ac:	1ca8      	adds	r0, r5, #2
 80051ae:	441e      	add	r6, r3
 80051b0:	b2b6      	uxth	r6, r6
        {
            pusRegInputBuf[iRegIndex] = *pucRegBuffer++ << 8;
 80051b2:	4d0d      	ldr	r5, [pc, #52]	; (80051e8 <eMBMasterRegInputCB+0x64>)
 80051b4:	eb04 0143 	add.w	r1, r4, r3, lsl #1
 80051b8:	f810 2c02 	ldrb.w	r2, [r0, #-2]
 80051bc:	0212      	lsls	r2, r2, #8
 80051be:	526a      	strh	r2, [r5, r1]
            pusRegInputBuf[iRegIndex] |= *pucRegBuffer++;
 80051c0:	f810 cc01 	ldrb.w	ip, [r0, #-1]
 80051c4:	ea42 020c 	orr.w	r2, r2, ip
 80051c8:	526a      	strh	r2, [r5, r1]
            iRegIndex++;
 80051ca:	3301      	adds	r3, #1
 80051cc:	b29b      	uxth	r3, r3
        while (usNRegs > 0)
 80051ce:	3002      	adds	r0, #2
 80051d0:	42b3      	cmp	r3, r6
 80051d2:	d1ef      	bne.n	80051b4 <eMBMasterRegInputCB+0x30>
    eMBErrorCode    eStatus = MB_ENOERR;
 80051d4:	2000      	movs	r0, #0
 80051d6:	e000      	b.n	80051da <eMBMasterRegInputCB+0x56>
            usNRegs--;
        }
    }
    else
    {
        eStatus = MB_ENOREG;
 80051d8:	2001      	movs	r0, #1
    }

    return eStatus;
}
 80051da:	bd70      	pop	{r4, r5, r6, pc}
        eStatus = MB_ENOREG;
 80051dc:	2001      	movs	r0, #1
 80051de:	e7fc      	b.n	80051da <eMBMasterRegInputCB+0x56>
    eMBErrorCode    eStatus = MB_ENOERR;
 80051e0:	2000      	movs	r0, #0
 80051e2:	e7fa      	b.n	80051da <eMBMasterRegInputCB+0x56>
 80051e4:	20000012 	.word	0x20000012
 80051e8:	20002144 	.word	0x20002144

080051ec <eMBMasterRegHoldingCB>:
 *
 * @return result
 */
eMBErrorCode eMBMasterRegHoldingCB(UCHAR * pucRegBuffer, USHORT usAddress,
        USHORT usNRegs, eMBRegisterMode eMode)
{
 80051ec:	b570      	push	{r4, r5, r6, lr}
 80051ee:	4605      	mov	r5, r0
 80051f0:	460c      	mov	r4, r1
 80051f2:	4616      	mov	r6, r2
    USHORT *        pusRegHoldingBuf;
    USHORT          REG_HOLDING_START;
    USHORT          REG_HOLDING_NREGS;
    USHORT          usRegHoldStart;

    pusRegHoldingBuf = usMRegHoldBuf[ucMBMasterGetDestAddress() - 1];
 80051f4:	f7ff f992 	bl	800451c <ucMBMasterGetDestAddress>
    usRegHoldStart = usMRegHoldStart;
    /* if mode is read, the master will write the received date to buffer. */
    eMode = MB_REG_WRITE;

    /* it already plus one in modbus function method. */
    usAddress--;
 80051f8:	1e63      	subs	r3, r4, #1
 80051fa:	b29b      	uxth	r3, r3

    if ((usAddress >= REG_HOLDING_START)
 80051fc:	2b0c      	cmp	r3, #12
 80051fe:	d921      	bls.n	8005244 <eMBMasterRegHoldingCB+0x58>
            && (usAddress + usNRegs <= REG_HOLDING_START + REG_HOLDING_NREGS))
 8005200:	199a      	adds	r2, r3, r6
 8005202:	2a2b      	cmp	r2, #43	; 0x2b
 8005204:	dc20      	bgt.n	8005248 <eMBMasterRegHoldingCB+0x5c>
    usRegHoldStart = usMRegHoldStart;
 8005206:	4a12      	ldr	r2, [pc, #72]	; (8005250 <eMBMasterRegHoldingCB+0x64>)
    {
        iRegIndex = usAddress - usRegHoldStart;
 8005208:	8812      	ldrh	r2, [r2, #0]
 800520a:	1a9b      	subs	r3, r3, r2
 800520c:	b29b      	uxth	r3, r3
                usNRegs--;
            }
            break;
        /* write current register values with new values from the protocol stack. */
        case MB_REG_WRITE:
            while (usNRegs > 0)
 800520e:	b1ee      	cbz	r6, 800524c <eMBMasterRegHoldingCB+0x60>
    pusRegHoldingBuf = usMRegHoldBuf[ucMBMasterGetDestAddress() - 1];
 8005210:	3801      	subs	r0, #1
 8005212:	ebc0 1000 	rsb	r0, r0, r0, lsl #4
 8005216:	0081      	lsls	r1, r0, #2
 8005218:	1ca8      	adds	r0, r5, #2
 800521a:	441e      	add	r6, r3
 800521c:	b2b6      	uxth	r6, r6
            {
                pusRegHoldingBuf[iRegIndex] = *pucRegBuffer++ << 8;
 800521e:	4d0d      	ldr	r5, [pc, #52]	; (8005254 <eMBMasterRegHoldingCB+0x68>)
 8005220:	eb01 0443 	add.w	r4, r1, r3, lsl #1
 8005224:	f810 2c02 	ldrb.w	r2, [r0, #-2]
 8005228:	0212      	lsls	r2, r2, #8
 800522a:	532a      	strh	r2, [r5, r4]
                pusRegHoldingBuf[iRegIndex] |= *pucRegBuffer++;
 800522c:	f810 cc01 	ldrb.w	ip, [r0, #-1]
 8005230:	ea42 020c 	orr.w	r2, r2, ip
 8005234:	532a      	strh	r2, [r5, r4]
                iRegIndex++;
 8005236:	3301      	adds	r3, #1
 8005238:	b29b      	uxth	r3, r3
            while (usNRegs > 0)
 800523a:	3002      	adds	r0, #2
 800523c:	42b3      	cmp	r3, r6
 800523e:	d1ef      	bne.n	8005220 <eMBMasterRegHoldingCB+0x34>
    eMBErrorCode    eStatus = MB_ENOERR;
 8005240:	2000      	movs	r0, #0
 8005242:	e000      	b.n	8005246 <eMBMasterRegHoldingCB+0x5a>
            break;
        }
    }
    else
    {
        eStatus = MB_ENOREG;
 8005244:	2001      	movs	r0, #1
    }
    return eStatus;
}
 8005246:	bd70      	pop	{r4, r5, r6, pc}
        eStatus = MB_ENOREG;
 8005248:	2001      	movs	r0, #1
 800524a:	e7fc      	b.n	8005246 <eMBMasterRegHoldingCB+0x5a>
    eMBErrorCode    eStatus = MB_ENOERR;
 800524c:	2000      	movs	r0, #0
 800524e:	e7fa      	b.n	8005246 <eMBMasterRegHoldingCB+0x5a>
 8005250:	20000010 	.word	0x20000010
 8005254:	200019c4 	.word	0x200019c4

08005258 <eMBMasterRegCoilsCB>:
 *
 * @return result
 */
eMBErrorCode eMBMasterRegCoilsCB(UCHAR * pucRegBuffer, USHORT usAddress,
        USHORT usNCoils, eMBRegisterMode eMode)
{
 8005258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800525c:	b083      	sub	sp, #12
 800525e:	4606      	mov	r6, r0
 8005260:	460c      	mov	r4, r1
 8005262:	4690      	mov	r8, r2
    USHORT          COIL_START;
    USHORT          COIL_NCOILS;
    USHORT          usCoilStart;
    iNReg =  usNCoils / 8 + 1;

    pucCoilBuf = ucMCoilBuf[ucMBMasterGetDestAddress() - 1];
 8005264:	f7ff f95a 	bl	800451c <ucMBMasterGetDestAddress>

    /* if mode is read,the master will write the received date to buffer. */
    eMode = MB_REG_WRITE;

    /* it already plus one in modbus function method. */
    usAddress--;
 8005268:	3c01      	subs	r4, #1
 800526a:	b2a4      	uxth	r4, r4

    if ((usAddress >= COIL_START)
 800526c:	b3c4      	cbz	r4, 80052e0 <eMBMasterRegCoilsCB+0x88>
            && (usAddress + usNCoils <= COIL_START + COIL_NCOILS))
 800526e:	eb04 0308 	add.w	r3, r4, r8
 8005272:	2b05      	cmp	r3, #5
 8005274:	dc38      	bgt.n	80052e8 <eMBMasterRegCoilsCB+0x90>
    iNReg =  usNCoils / 8 + 1;
 8005276:	ea4f 02d8 	mov.w	r2, r8, lsr #3
 800527a:	9201      	str	r2, [sp, #4]
    pucCoilBuf = ucMCoilBuf[ucMBMasterGetDestAddress() - 1];
 800527c:	4f1b      	ldr	r7, [pc, #108]	; (80052ec <eMBMasterRegCoilsCB+0x94>)
 800527e:	4407      	add	r7, r0
    usCoilStart = usMCoilStart;
 8005280:	4b1b      	ldr	r3, [pc, #108]	; (80052f0 <eMBMasterRegCoilsCB+0x98>)
    {
        iRegIndex = (USHORT) (usAddress - usCoilStart) / 8;
 8005282:	881b      	ldrh	r3, [r3, #0]
 8005284:	1ae4      	subs	r4, r4, r3
 8005286:	f3c4 0bcc 	ubfx	fp, r4, #3, #13
        iRegBitIndex = (USHORT) (usAddress - usCoilStart) % 8;
 800528a:	f004 0407 	and.w	r4, r4, #7
            *pucRegBuffer = *pucRegBuffer >> (8 - usNCoils);
            break;

        /* write current coil values with new values from the protocol stack. */
        case MB_REG_WRITE:
            while (iNReg > 1)
 800528e:	1c53      	adds	r3, r2, #1
 8005290:	2b01      	cmp	r3, #1
 8005292:	d91a      	bls.n	80052ca <eMBMasterRegCoilsCB+0x72>
 8005294:	eb06 0902 	add.w	r9, r6, r2
 8005298:	4635      	mov	r5, r6
            {
                xMBUtilSetBits(&pucCoilBuf[iRegIndex++], iRegBitIndex, 8,
 800529a:	ebab 0606 	sub.w	r6, fp, r6
 800529e:	f04f 0a08 	mov.w	sl, #8
 80052a2:	19a8      	adds	r0, r5, r6
 80052a4:	b280      	uxth	r0, r0
 80052a6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80052aa:	4652      	mov	r2, sl
 80052ac:	4621      	mov	r1, r4
 80052ae:	4438      	add	r0, r7
 80052b0:	f7ff fd40 	bl	8004d34 <xMBUtilSetBits>
            while (iNReg > 1)
 80052b4:	454d      	cmp	r5, r9
 80052b6:	d1f4      	bne.n	80052a2 <eMBMasterRegCoilsCB+0x4a>
                xMBUtilSetBits(&pucCoilBuf[iRegIndex++], iRegBitIndex, 8,
 80052b8:	9b01      	ldr	r3, [sp, #4]
 80052ba:	445b      	add	r3, fp
 80052bc:	fa1f fb83 	uxth.w	fp, r3
                iNReg--;
            }
            /* last coils */
            usNCoils = usNCoils % 8;
            /* xMBUtilSetBits has bug when ucNBits is zero */
            if (usNCoils != 0)
 80052c0:	f018 0207 	ands.w	r2, r8, #7
 80052c4:	d103      	bne.n	80052ce <eMBMasterRegCoilsCB+0x76>
    eMBErrorCode    eStatus = MB_ENOERR;
 80052c6:	2000      	movs	r0, #0
 80052c8:	e00b      	b.n	80052e2 <eMBMasterRegCoilsCB+0x8a>
            while (iNReg > 1)
 80052ca:	46b1      	mov	r9, r6
 80052cc:	e7f8      	b.n	80052c0 <eMBMasterRegCoilsCB+0x68>
            {
                xMBUtilSetBits(&pucCoilBuf[iRegIndex++], iRegBitIndex, usNCoils,
 80052ce:	f899 3000 	ldrb.w	r3, [r9]
 80052d2:	4621      	mov	r1, r4
 80052d4:	eb07 000b 	add.w	r0, r7, fp
 80052d8:	f7ff fd2c 	bl	8004d34 <xMBUtilSetBits>
    eMBErrorCode    eStatus = MB_ENOERR;
 80052dc:	2000      	movs	r0, #0
 80052de:	e000      	b.n	80052e2 <eMBMasterRegCoilsCB+0x8a>
            break;
        }
    }
    else
    {
        eStatus = MB_ENOREG;
 80052e0:	2001      	movs	r0, #1
    }
    return eStatus;
}
 80052e2:	b003      	add	sp, #12
 80052e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        eStatus = MB_ENOREG;
 80052e8:	2001      	movs	r0, #1
 80052ea:	e7fa      	b.n	80052e2 <eMBMasterRegCoilsCB+0x8a>
 80052ec:	2000197f 	.word	0x2000197f
 80052f0:	2000000e 	.word	0x2000000e

080052f4 <eMBMasterRegDiscreteCB>:
 * @param usNDiscrete discrete number
 *
 * @return result
 */
eMBErrorCode eMBMasterRegDiscreteCB( UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNDiscrete )
{
 80052f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052f8:	b083      	sub	sp, #12
 80052fa:	4606      	mov	r6, r0
 80052fc:	460d      	mov	r5, r1
 80052fe:	4690      	mov	r8, r2
    USHORT          DISCRETE_INPUT_START;
    USHORT          DISCRETE_INPUT_NDISCRETES;
    USHORT          usDiscreteInputStart;
    iNReg =  usNDiscrete / 8 + 1;

    pucDiscreteInputBuf = ucMDiscInBuf[ucMBMasterGetDestAddress() - 1];
 8005300:	f7ff f90c 	bl	800451c <ucMBMasterGetDestAddress>
    DISCRETE_INPUT_START = M_DISCRETE_INPUT_START;
    DISCRETE_INPUT_NDISCRETES = M_DISCRETE_INPUT_NDISCRETES;
    usDiscreteInputStart = usMDiscInStart;

    /* it already plus one in modbus function method. */
    usAddress--;
 8005304:	3d01      	subs	r5, #1
 8005306:	b2ad      	uxth	r5, r5

    if ((usAddress >= DISCRETE_INPUT_START)
            && (usAddress + usNDiscrete    <= DISCRETE_INPUT_START + DISCRETE_INPUT_NDISCRETES))
 8005308:	eb05 0308 	add.w	r3, r5, r8
 800530c:	2b01      	cmp	r3, #1
 800530e:	dd03      	ble.n	8005318 <eMBMasterRegDiscreteCB+0x24>
                    usNDiscrete, *pucRegBuffer++);
        }
    }
    else
    {
        eStatus = MB_ENOREG;
 8005310:	2001      	movs	r0, #1
    }

    return eStatus;
}
 8005312:	b003      	add	sp, #12
 8005314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iNReg =  usNDiscrete / 8 + 1;
 8005318:	ea4f 02d8 	mov.w	r2, r8, lsr #3
 800531c:	9201      	str	r2, [sp, #4]
    pucDiscreteInputBuf = ucMDiscInBuf[ucMBMasterGetDestAddress() - 1];
 800531e:	4f19      	ldr	r7, [pc, #100]	; (8005384 <eMBMasterRegDiscreteCB+0x90>)
 8005320:	4407      	add	r7, r0
    usDiscreteInputStart = usMDiscInStart;
 8005322:	4b19      	ldr	r3, [pc, #100]	; (8005388 <eMBMasterRegDiscreteCB+0x94>)
        iRegIndex = (USHORT) (usAddress - usDiscreteInputStart) / 8;
 8005324:	881b      	ldrh	r3, [r3, #0]
 8005326:	1aed      	subs	r5, r5, r3
 8005328:	f3c5 0bcc 	ubfx	fp, r5, #3, #13
        iRegBitIndex = (USHORT) (usAddress - usDiscreteInputStart) % 8;
 800532c:	f005 0507 	and.w	r5, r5, #7
        while (iNReg > 1)
 8005330:	1c53      	adds	r3, r2, #1
 8005332:	2b01      	cmp	r3, #1
 8005334:	d91a      	bls.n	800536c <eMBMasterRegDiscreteCB+0x78>
 8005336:	eb06 0902 	add.w	r9, r6, r2
 800533a:	4634      	mov	r4, r6
            xMBUtilSetBits(&pucDiscreteInputBuf[iRegIndex++], iRegBitIndex, 8,
 800533c:	ebab 0606 	sub.w	r6, fp, r6
 8005340:	f04f 0a08 	mov.w	sl, #8
 8005344:	19a0      	adds	r0, r4, r6
 8005346:	b280      	uxth	r0, r0
 8005348:	f814 3b01 	ldrb.w	r3, [r4], #1
 800534c:	4652      	mov	r2, sl
 800534e:	4629      	mov	r1, r5
 8005350:	4438      	add	r0, r7
 8005352:	f7ff fcef 	bl	8004d34 <xMBUtilSetBits>
        while (iNReg > 1)
 8005356:	454c      	cmp	r4, r9
 8005358:	d1f4      	bne.n	8005344 <eMBMasterRegDiscreteCB+0x50>
            xMBUtilSetBits(&pucDiscreteInputBuf[iRegIndex++], iRegBitIndex, 8,
 800535a:	9b01      	ldr	r3, [sp, #4]
 800535c:	445b      	add	r3, fp
 800535e:	fa1f fb83 	uxth.w	fp, r3
        if (usNDiscrete != 0)
 8005362:	f018 0207 	ands.w	r2, r8, #7
 8005366:	d103      	bne.n	8005370 <eMBMasterRegDiscreteCB+0x7c>
    eMBErrorCode    eStatus = MB_ENOERR;
 8005368:	2000      	movs	r0, #0
 800536a:	e7d2      	b.n	8005312 <eMBMasterRegDiscreteCB+0x1e>
        while (iNReg > 1)
 800536c:	46b1      	mov	r9, r6
 800536e:	e7f8      	b.n	8005362 <eMBMasterRegDiscreteCB+0x6e>
            xMBUtilSetBits(&pucDiscreteInputBuf[iRegIndex++], iRegBitIndex,
 8005370:	f899 3000 	ldrb.w	r3, [r9]
 8005374:	4629      	mov	r1, r5
 8005376:	eb07 000b 	add.w	r0, r7, fp
 800537a:	f7ff fcdb 	bl	8004d34 <xMBUtilSetBits>
    eMBErrorCode    eStatus = MB_ENOERR;
 800537e:	2000      	movs	r0, #0
 8005380:	e7c7      	b.n	8005312 <eMBMasterRegDiscreteCB+0x1e>
 8005382:	bf00      	nop
 8005384:	2000199f 	.word	0x2000199f
 8005388:	200019c0 	.word	0x200019c0

0800538c <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800538c:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8005390:	b9a3      	cbnz	r3, 80053bc <osKernelInitialize+0x30>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005392:	f3ef 8310 	mrs	r3, PRIMASK
 8005396:	b9a3      	cbnz	r3, 80053c2 <osKernelInitialize+0x36>
 8005398:	4b0d      	ldr	r3, [pc, #52]	; (80053d0 <osKernelInitialize+0x44>)
 800539a:	6818      	ldr	r0, [r3, #0]
 800539c:	2802      	cmp	r0, #2
 800539e:	d004      	beq.n	80053aa <osKernelInitialize+0x1e>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 80053a0:	b990      	cbnz	r0, 80053c8 <osKernelInitialize+0x3c>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 80053a2:	4b0b      	ldr	r3, [pc, #44]	; (80053d0 <osKernelInitialize+0x44>)
 80053a4:	2201      	movs	r2, #1
 80053a6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80053a8:	4770      	bx	lr
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80053aa:	f3ef 8311 	mrs	r3, BASEPRI
    } else {
      stat = osError;
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	bf14      	ite	ne
 80053b2:	f06f 0005 	mvnne.w	r0, #5
 80053b6:	f04f 30ff 	moveq.w	r0, #4294967295
 80053ba:	4770      	bx	lr
    stat = osErrorISR;
 80053bc:	f06f 0005 	mvn.w	r0, #5
 80053c0:	4770      	bx	lr
 80053c2:	f06f 0005 	mvn.w	r0, #5
 80053c6:	4770      	bx	lr
      stat = osError;
 80053c8:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 80053cc:	4770      	bx	lr
 80053ce:	bf00      	nop
 80053d0:	20002600 	.word	0x20002600

080053d4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80053d4:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80053d6:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 80053da:	b9c3      	cbnz	r3, 800540e <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053dc:	f3ef 8310 	mrs	r3, PRIMASK
 80053e0:	b9c3      	cbnz	r3, 8005414 <osKernelStart+0x40>
 80053e2:	4b0f      	ldr	r3, [pc, #60]	; (8005420 <osKernelStart+0x4c>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	2b02      	cmp	r3, #2
 80053e8:	d008      	beq.n	80053fc <osKernelStart+0x28>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 80053ea:	2b01      	cmp	r3, #1
 80053ec:	d115      	bne.n	800541a <osKernelStart+0x46>
      KernelState = osKernelRunning;
 80053ee:	4b0c      	ldr	r3, [pc, #48]	; (8005420 <osKernelStart+0x4c>)
 80053f0:	2202      	movs	r2, #2
 80053f2:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 80053f4:	f000 ff74 	bl	80062e0 <vTaskStartScheduler>
      stat = osOK;
 80053f8:	2000      	movs	r0, #0
      stat = osError;
    }
  }

  return (stat);
}
 80053fa:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80053fc:	f3ef 8311 	mrs	r3, BASEPRI
      stat = osError;
 8005400:	2b00      	cmp	r3, #0
 8005402:	bf14      	ite	ne
 8005404:	f06f 0005 	mvnne.w	r0, #5
 8005408:	f04f 30ff 	moveq.w	r0, #4294967295
 800540c:	e7f5      	b.n	80053fa <osKernelStart+0x26>
    stat = osErrorISR;
 800540e:	f06f 0005 	mvn.w	r0, #5
 8005412:	e7f2      	b.n	80053fa <osKernelStart+0x26>
 8005414:	f06f 0005 	mvn.w	r0, #5
 8005418:	e7ef      	b.n	80053fa <osKernelStart+0x26>
      stat = osError;
 800541a:	f04f 30ff 	mov.w	r0, #4294967295
  return (stat);
 800541e:	e7ec      	b.n	80053fa <osKernelStart+0x26>
 8005420:	20002600 	.word	0x20002600

08005424 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005424:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005426:	b087      	sub	sp, #28
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005428:	2400      	movs	r4, #0
 800542a:	9404      	str	r4, [sp, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800542c:	f3ef 8405 	mrs	r4, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8005430:	b9d4      	cbnz	r4, 8005468 <osThreadNew+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005432:	f3ef 8310 	mrs	r3, PRIMASK
 8005436:	b9bb      	cbnz	r3, 8005468 <osThreadNew+0x44>
 8005438:	4b2c      	ldr	r3, [pc, #176]	; (80054ec <osThreadNew+0xc8>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	2b02      	cmp	r3, #2
 800543e:	d00f      	beq.n	8005460 <osThreadNew+0x3c>
 8005440:	b190      	cbz	r0, 8005468 <osThreadNew+0x44>
    stack = configMINIMAL_STACK_SIZE;
    prio  = (UBaseType_t)osPriorityNormal;

    empty = '\0';
 8005442:	2300      	movs	r3, #0
 8005444:	f88d 3017 	strb.w	r3, [sp, #23]
    name  = &empty;
    mem   = -1;

    if (attr != NULL) {
 8005448:	2a00      	cmp	r2, #0
 800544a:	d03a      	beq.n	80054c2 <osThreadNew+0x9e>
      if (attr->name != NULL) {
 800544c:	6814      	ldr	r4, [r2, #0]
 800544e:	b174      	cbz	r4, 800546e <osThreadNew+0x4a>
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 8005450:	6993      	ldr	r3, [r2, #24]
 8005452:	b17b      	cbz	r3, 8005474 <osThreadNew+0x50>
        prio = (UBaseType_t)attr->priority;
 8005454:	461d      	mov	r5, r3
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005456:	3b01      	subs	r3, #1
 8005458:	2b37      	cmp	r3, #55	; 0x37
 800545a:	d90c      	bls.n	8005476 <osThreadNew+0x52>
        return (NULL);
 800545c:	2000      	movs	r0, #0
 800545e:	e004      	b.n	800546a <osThreadNew+0x46>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005460:	f3ef 8311 	mrs	r3, BASEPRI
  if (!IS_IRQ() && (func != NULL)) {
 8005464:	2b00      	cmp	r3, #0
 8005466:	d0eb      	beq.n	8005440 <osThreadNew+0x1c>
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005468:	9804      	ldr	r0, [sp, #16]
}
 800546a:	b007      	add	sp, #28
 800546c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    name  = &empty;
 800546e:	f10d 0417 	add.w	r4, sp, #23
 8005472:	e7ed      	b.n	8005450 <osThreadNew+0x2c>
 8005474:	2518      	movs	r5, #24
      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005476:	6853      	ldr	r3, [r2, #4]
 8005478:	f013 0f01 	tst.w	r3, #1
 800547c:	d134      	bne.n	80054e8 <osThreadNew+0xc4>
      if (attr->stack_size > 0U) {
 800547e:	6953      	ldr	r3, [r2, #20]
 8005480:	b113      	cbz	r3, 8005488 <osThreadNew+0x64>
        stack = attr->stack_size / sizeof(StackType_t);
 8005482:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8005486:	e001      	b.n	800548c <osThreadNew+0x68>
    stack = configMINIMAL_STACK_SIZE;
 8005488:	f04f 0c80 	mov.w	ip, #128	; 0x80
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800548c:	6896      	ldr	r6, [r2, #8]
 800548e:	b18e      	cbz	r6, 80054b4 <osThreadNew+0x90>
 8005490:	68d7      	ldr	r7, [r2, #12]
 8005492:	2fbb      	cmp	r7, #187	; 0xbb
 8005494:	d9e8      	bls.n	8005468 <osThreadNew+0x44>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005496:	6912      	ldr	r2, [r2, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005498:	2a00      	cmp	r2, #0
 800549a:	d0e5      	beq.n	8005468 <osThreadNew+0x44>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800549c:	2b00      	cmp	r3, #0
 800549e:	d0e3      	beq.n	8005468 <osThreadNew+0x44>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80054a0:	9602      	str	r6, [sp, #8]
 80054a2:	9201      	str	r2, [sp, #4]
 80054a4:	9500      	str	r5, [sp, #0]
 80054a6:	460b      	mov	r3, r1
 80054a8:	4662      	mov	r2, ip
 80054aa:	4621      	mov	r1, r4
 80054ac:	f000 feac 	bl	8006208 <xTaskCreateStatic>
 80054b0:	9004      	str	r0, [sp, #16]
 80054b2:	e7d9      	b.n	8005468 <osThreadNew+0x44>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80054b4:	68d3      	ldr	r3, [r2, #12]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d1d6      	bne.n	8005468 <osThreadNew+0x44>
      if (mem == 0) {
 80054ba:	6913      	ldr	r3, [r2, #16]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d1d3      	bne.n	8005468 <osThreadNew+0x44>
 80054c0:	e004      	b.n	80054cc <osThreadNew+0xa8>
    prio  = (UBaseType_t)osPriorityNormal;
 80054c2:	2518      	movs	r5, #24
    stack = configMINIMAL_STACK_SIZE;
 80054c4:	f04f 0c80 	mov.w	ip, #128	; 0x80
    name  = &empty;
 80054c8:	f10d 0417 	add.w	r4, sp, #23
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80054cc:	ab04      	add	r3, sp, #16
 80054ce:	9301      	str	r3, [sp, #4]
 80054d0:	9500      	str	r5, [sp, #0]
 80054d2:	460b      	mov	r3, r1
 80054d4:	fa1f f28c 	uxth.w	r2, ip
 80054d8:	4621      	mov	r1, r4
 80054da:	f000 fecf 	bl	800627c <xTaskCreate>
 80054de:	2801      	cmp	r0, #1
          hTask = NULL;
 80054e0:	bf1c      	itt	ne
 80054e2:	2300      	movne	r3, #0
 80054e4:	9304      	strne	r3, [sp, #16]
 80054e6:	e7bf      	b.n	8005468 <osThreadNew+0x44>
        return (NULL);
 80054e8:	2000      	movs	r0, #0
 80054ea:	e7be      	b.n	800546a <osThreadNew+0x46>
 80054ec:	20002600 	.word	0x20002600

080054f0 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80054f0:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80054f2:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 80054f6:	b9a3      	cbnz	r3, 8005522 <osDelay+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054f8:	f3ef 8310 	mrs	r3, PRIMASK
 80054fc:	b9a3      	cbnz	r3, 8005528 <osDelay+0x38>
 80054fe:	4b0c      	ldr	r3, [pc, #48]	; (8005530 <osDelay+0x40>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	2b02      	cmp	r3, #2
 8005504:	d002      	beq.n	800550c <osDelay+0x1c>
    stat = osErrorISR;
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 8005506:	b940      	cbnz	r0, 800551a <osDelay+0x2a>
    stat = osOK;
 8005508:	2000      	movs	r0, #0
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 800550a:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800550c:	f3ef 8311 	mrs	r3, BASEPRI
  if (IS_IRQ()) {
 8005510:	2b00      	cmp	r3, #0
 8005512:	d0f8      	beq.n	8005506 <osDelay+0x16>
    stat = osErrorISR;
 8005514:	f06f 0005 	mvn.w	r0, #5
 8005518:	e7f7      	b.n	800550a <osDelay+0x1a>
      vTaskDelay(ticks);
 800551a:	f001 f859 	bl	80065d0 <vTaskDelay>
    stat = osOK;
 800551e:	2000      	movs	r0, #0
 8005520:	e7f3      	b.n	800550a <osDelay+0x1a>
    stat = osErrorISR;
 8005522:	f06f 0005 	mvn.w	r0, #5
 8005526:	e7f0      	b.n	800550a <osDelay+0x1a>
 8005528:	f06f 0005 	mvn.w	r0, #5
 800552c:	e7ed      	b.n	800550a <osDelay+0x1a>
 800552e:	bf00      	nop
 8005530:	20002600 	.word	0x20002600

08005534 <osEventFlagsNew>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005534:	f3ef 8205 	mrs	r2, IPSR
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;

  if (!IS_IRQ()) {
 8005538:	b9f2      	cbnz	r2, 8005578 <osEventFlagsNew+0x44>
osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 800553a:	b508      	push	{r3, lr}
 800553c:	4603      	mov	r3, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800553e:	f3ef 8210 	mrs	r2, PRIMASK
  if (!IS_IRQ()) {
 8005542:	b9da      	cbnz	r2, 800557c <osEventFlagsNew+0x48>
 8005544:	4a0e      	ldr	r2, [pc, #56]	; (8005580 <osEventFlagsNew+0x4c>)
 8005546:	6812      	ldr	r2, [r2, #0]
 8005548:	2a02      	cmp	r2, #2
 800554a:	d007      	beq.n	800555c <osEventFlagsNew+0x28>
    mem = -1;

    if (attr != NULL) {
 800554c:	b173      	cbz	r3, 800556c <osEventFlagsNew+0x38>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 800554e:	6898      	ldr	r0, [r3, #8]
 8005550:	b150      	cbz	r0, 8005568 <osEventFlagsNew+0x34>
 8005552:	68db      	ldr	r3, [r3, #12]
 8005554:	2b1f      	cmp	r3, #31
 8005556:	d80c      	bhi.n	8005572 <osEventFlagsNew+0x3e>
  hEventGroup = NULL;
 8005558:	2000      	movs	r0, #0
 800555a:	e009      	b.n	8005570 <osEventFlagsNew+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800555c:	f3ef 8211 	mrs	r2, BASEPRI
  if (!IS_IRQ()) {
 8005560:	2a00      	cmp	r2, #0
 8005562:	d0f3      	beq.n	800554c <osEventFlagsNew+0x18>
  hEventGroup = NULL;
 8005564:	2000      	movs	r0, #0
        hEventGroup = xEventGroupCreate();
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8005566:	e003      	b.n	8005570 <osEventFlagsNew+0x3c>
      if (mem == 0) {
 8005568:	68db      	ldr	r3, [r3, #12]
 800556a:	b90b      	cbnz	r3, 8005570 <osEventFlagsNew+0x3c>
        hEventGroup = xEventGroupCreate();
 800556c:	f000 f847 	bl	80055fe <xEventGroupCreate>
}
 8005570:	bd08      	pop	{r3, pc}
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8005572:	f000 f81f 	bl	80055b4 <xEventGroupCreateStatic>
 8005576:	e7fb      	b.n	8005570 <osEventFlagsNew+0x3c>
  hEventGroup = NULL;
 8005578:	2000      	movs	r0, #0
}
 800557a:	4770      	bx	lr
  hEventGroup = NULL;
 800557c:	2000      	movs	r0, #0
 800557e:	e7f7      	b.n	8005570 <osEventFlagsNew+0x3c>
 8005580:	20002600 	.word	0x20002600

08005584 <vApplicationGetIdleTaskMemory>:
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005584:	4b03      	ldr	r3, [pc, #12]	; (8005594 <vApplicationGetIdleTaskMemory+0x10>)
 8005586:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005588:	4b03      	ldr	r3, [pc, #12]	; (8005598 <vApplicationGetIdleTaskMemory+0x14>)
 800558a:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800558c:	2380      	movs	r3, #128	; 0x80
 800558e:	6013      	str	r3, [r2, #0]
}
 8005590:	4770      	bx	lr
 8005592:	bf00      	nop
 8005594:	20002544 	.word	0x20002544
 8005598:	20002344 	.word	0x20002344

0800559c <vApplicationGetTimerTaskMemory>:
/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800559c:	4b03      	ldr	r3, [pc, #12]	; (80055ac <vApplicationGetTimerTaskMemory+0x10>)
 800559e:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80055a0:	4b03      	ldr	r3, [pc, #12]	; (80055b0 <vApplicationGetTimerTaskMemory+0x14>)
 80055a2:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80055a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80055a8:	6013      	str	r3, [r2, #0]
}
 80055aa:	4770      	bx	lr
 80055ac:	20002a04 	.word	0x20002a04
 80055b0:	20002604 	.word	0x20002604

080055b4 <xEventGroupCreateStatic>:
	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 80055b4:	b180      	cbz	r0, 80055d8 <xEventGroupCreateStatic+0x24>
	{
 80055b6:	b510      	push	{r4, lr}
 80055b8:	b082      	sub	sp, #8
 80055ba:	4604      	mov	r4, r0
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 80055bc:	2320      	movs	r3, #32
 80055be:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 80055c0:	9b01      	ldr	r3, [sp, #4]
 80055c2:	2b20      	cmp	r3, #32
 80055c4:	d011      	beq.n	80055ea <xEventGroupCreateStatic+0x36>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80055c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055ca:	f383 8811 	msr	BASEPRI, r3
 80055ce:	f3bf 8f6f 	isb	sy
 80055d2:	f3bf 8f4f 	dsb	sy
 80055d6:	e7fe      	b.n	80055d6 <xEventGroupCreateStatic+0x22>
 80055d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055dc:	f383 8811 	msr	BASEPRI, r3
 80055e0:	f3bf 8f6f 	isb	sy
 80055e4:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventGroupBuffer );
 80055e8:	e7fe      	b.n	80055e8 <xEventGroupCreateStatic+0x34>
		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 EventGroup_t and StaticEventGroup_t are guaranteed to have the same size and alignment requirement - checked by configASSERT(). */

		if( pxEventBits != NULL )
		{
			pxEventBits->uxEventBits = 0;
 80055ea:	2300      	movs	r3, #0
 80055ec:	f840 3b04 	str.w	r3, [r0], #4
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80055f0:	f000 f8f6 	bl	80057e0 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 80055f4:	2301      	movs	r3, #1
 80055f6:	7723      	strb	r3, [r4, #28]
		{
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return ( EventGroupHandle_t ) pxEventBits;
	}
 80055f8:	4620      	mov	r0, r4
 80055fa:	b002      	add	sp, #8
 80055fc:	bd10      	pop	{r4, pc}

080055fe <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 80055fe:	b538      	push	{r3, r4, r5, lr}
	EventGroup_t *pxEventBits;

		/* Allocate the event group. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) );
 8005600:	2020      	movs	r0, #32
 8005602:	f001 fdc1 	bl	8007188 <pvPortMalloc>

		if( pxEventBits != NULL )
 8005606:	4604      	mov	r4, r0
 8005608:	b128      	cbz	r0, 8005616 <xEventGroupCreate+0x18>
		{
			pxEventBits->uxEventBits = 0;
 800560a:	2500      	movs	r5, #0
 800560c:	f840 5b04 	str.w	r5, [r0], #4
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8005610:	f000 f8e6 	bl	80057e0 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8005614:	7725      	strb	r5, [r4, #28]
		{
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return ( EventGroupHandle_t ) pxEventBits;
	}
 8005616:	4620      	mov	r0, r4
 8005618:	bd38      	pop	{r3, r4, r5, pc}

0800561a <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 800561a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 800561e:	b178      	cbz	r0, 8005640 <xEventGroupWaitBits+0x26>
 8005620:	460c      	mov	r4, r1
 8005622:	4616      	mov	r6, r2
 8005624:	461d      	mov	r5, r3
 8005626:	4607      	mov	r7, r0
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8005628:	f011 487f 	ands.w	r8, r1, #4278190080	; 0xff000000
 800562c:	d011      	beq.n	8005652 <xEventGroupWaitBits+0x38>
 800562e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005632:	f383 8811 	msr	BASEPRI, r3
 8005636:	f3bf 8f6f 	isb	sy
 800563a:	f3bf 8f4f 	dsb	sy
 800563e:	e7fe      	b.n	800563e <xEventGroupWaitBits+0x24>
 8005640:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005644:	f383 8811 	msr	BASEPRI, r3
 8005648:	f3bf 8f6f 	isb	sy
 800564c:	f3bf 8f4f 	dsb	sy
	configASSERT( xEventGroup );
 8005650:	e7fe      	b.n	8005650 <xEventGroupWaitBits+0x36>
	configASSERT( uxBitsToWaitFor != 0 );
 8005652:	b941      	cbnz	r1, 8005666 <xEventGroupWaitBits+0x4c>
 8005654:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005658:	f383 8811 	msr	BASEPRI, r3
 800565c:	f3bf 8f6f 	isb	sy
 8005660:	f3bf 8f4f 	dsb	sy
 8005664:	e7fe      	b.n	8005664 <xEventGroupWaitBits+0x4a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005666:	f001 f96d 	bl	8006944 <xTaskGetSchedulerState>
 800566a:	b950      	cbnz	r0, 8005682 <xEventGroupWaitBits+0x68>
 800566c:	9b08      	ldr	r3, [sp, #32]
 800566e:	b143      	cbz	r3, 8005682 <xEventGroupWaitBits+0x68>
 8005670:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005674:	f383 8811 	msr	BASEPRI, r3
 8005678:	f3bf 8f6f 	isb	sy
 800567c:	f3bf 8f4f 	dsb	sy
 8005680:	e7fe      	b.n	8005680 <xEventGroupWaitBits+0x66>
	}
	#endif

	vTaskSuspendAll();
 8005682:	f000 fe7b 	bl	800637c <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8005686:	f8d7 9000 	ldr.w	r9, [r7]

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
BaseType_t xWaitConditionMet = pdFALSE;

	if( xWaitForAllBits == pdFALSE )
 800568a:	bb55      	cbnz	r5, 80056e2 <xEventGroupWaitBits+0xc8>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 800568c:	ea14 0f09 	tst.w	r4, r9
 8005690:	bf14      	ite	ne
 8005692:	2001      	movne	r0, #1
 8005694:	2000      	moveq	r0, #0
		if( xWaitConditionMet != pdFALSE )
 8005696:	bb50      	cbnz	r0, 80056ee <xEventGroupWaitBits+0xd4>
		else if( xTicksToWait == ( TickType_t ) 0 )
 8005698:	9b08      	ldr	r3, [sp, #32]
 800569a:	b363      	cbz	r3, 80056f6 <xEventGroupWaitBits+0xdc>
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 800569c:	2e00      	cmp	r6, #0
 800569e:	bf18      	it	ne
 80056a0:	f04f 7880 	movne.w	r8, #16777216	; 0x1000000
			if( xWaitForAllBits != pdFALSE )
 80056a4:	b10d      	cbz	r5, 80056aa <xEventGroupWaitBits+0x90>
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 80056a6:	f048 6880 	orr.w	r8, r8, #67108864	; 0x4000000
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 80056aa:	9a08      	ldr	r2, [sp, #32]
 80056ac:	ea48 0104 	orr.w	r1, r8, r4
 80056b0:	1d38      	adds	r0, r7, #4
 80056b2:	f001 f821 	bl	80066f8 <vTaskPlaceOnUnorderedEventList>
	xAlreadyYielded = xTaskResumeAll();
 80056b6:	f000 ff09 	bl	80064cc <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 80056ba:	b948      	cbnz	r0, 80056d0 <xEventGroupWaitBits+0xb6>
			portYIELD_WITHIN_API();
 80056bc:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80056c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80056c4:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80056c8:	f3bf 8f4f 	dsb	sy
 80056cc:	f3bf 8f6f 	isb	sy
		uxReturn = uxTaskResetEventItemValue();
 80056d0:	f001 f990 	bl	80069f4 <uxTaskResetEventItemValue>
 80056d4:	4681      	mov	r9, r0
		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 80056d6:	f010 7f00 	tst.w	r0, #33554432	; 0x2000000
 80056da:	d011      	beq.n	8005700 <xEventGroupWaitBits+0xe6>
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 80056dc:	f029 497f 	bic.w	r9, r9, #4278190080	; 0xff000000
	return uxReturn;
 80056e0:	e00b      	b.n	80056fa <xEventGroupWaitBits+0xe0>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 80056e2:	ea34 0309 	bics.w	r3, r4, r9
 80056e6:	bf0c      	ite	eq
 80056e8:	2001      	moveq	r0, #1
 80056ea:	2000      	movne	r0, #0
 80056ec:	e7d3      	b.n	8005696 <xEventGroupWaitBits+0x7c>
			if( xClearOnExit != pdFALSE )
 80056ee:	b116      	cbz	r6, 80056f6 <xEventGroupWaitBits+0xdc>
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80056f0:	ea29 0404 	bic.w	r4, r9, r4
 80056f4:	603c      	str	r4, [r7, #0]
	xAlreadyYielded = xTaskResumeAll();
 80056f6:	f000 fee9 	bl	80064cc <xTaskResumeAll>
}
 80056fa:	4648      	mov	r0, r9
 80056fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			taskENTER_CRITICAL();
 8005700:	f001 fbf8 	bl	8006ef4 <vPortEnterCritical>
				uxReturn = pxEventBits->uxEventBits;
 8005704:	f8d7 9000 	ldr.w	r9, [r7]
	if( xWaitForAllBits == pdFALSE )
 8005708:	b965      	cbnz	r5, 8005724 <xEventGroupWaitBits+0x10a>
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 800570a:	ea14 0f09 	tst.w	r4, r9
 800570e:	bf14      	ite	ne
 8005710:	2301      	movne	r3, #1
 8005712:	2300      	moveq	r3, #0
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8005714:	b11b      	cbz	r3, 800571e <xEventGroupWaitBits+0x104>
					if( xClearOnExit != pdFALSE )
 8005716:	b116      	cbz	r6, 800571e <xEventGroupWaitBits+0x104>
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8005718:	ea29 0404 	bic.w	r4, r9, r4
 800571c:	603c      	str	r4, [r7, #0]
			taskEXIT_CRITICAL();
 800571e:	f001 fc0b 	bl	8006f38 <vPortExitCritical>
 8005722:	e7db      	b.n	80056dc <xEventGroupWaitBits+0xc2>
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8005724:	ea34 0309 	bics.w	r3, r4, r9
 8005728:	bf0c      	ite	eq
 800572a:	2301      	moveq	r3, #1
 800572c:	2300      	movne	r3, #0
 800572e:	e7f1      	b.n	8005714 <xEventGroupWaitBits+0xfa>

08005730 <xEventGroupSetBits>:
	configASSERT( xEventGroup );
 8005730:	b178      	cbz	r0, 8005752 <xEventGroupSetBits+0x22>
{
 8005732:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005736:	460e      	mov	r6, r1
 8005738:	4605      	mov	r5, r0
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800573a:	f011 487f 	ands.w	r8, r1, #4278190080	; 0xff000000
 800573e:	d011      	beq.n	8005764 <xEventGroupSetBits+0x34>
 8005740:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005744:	f383 8811 	msr	BASEPRI, r3
 8005748:	f3bf 8f6f 	isb	sy
 800574c:	f3bf 8f4f 	dsb	sy
 8005750:	e7fe      	b.n	8005750 <xEventGroupSetBits+0x20>
 8005752:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005756:	f383 8811 	msr	BASEPRI, r3
 800575a:	f3bf 8f6f 	isb	sy
 800575e:	f3bf 8f4f 	dsb	sy
	configASSERT( xEventGroup );
 8005762:	e7fe      	b.n	8005762 <xEventGroupSetBits+0x32>
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005764:	f100 070c 	add.w	r7, r0, #12
	vTaskSuspendAll();
 8005768:	f000 fe08 	bl	800637c <vTaskSuspendAll>
		pxListItem = listGET_HEAD_ENTRY( pxList );
 800576c:	692c      	ldr	r4, [r5, #16]
		pxEventBits->uxEventBits |= uxBitsToSet;
 800576e:	682b      	ldr	r3, [r5, #0]
 8005770:	4333      	orrs	r3, r6
 8005772:	602b      	str	r3, [r5, #0]
		while( pxListItem != pxListEnd )
 8005774:	42a7      	cmp	r7, r4
 8005776:	d118      	bne.n	80057aa <xEventGroupSetBits+0x7a>
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8005778:	682b      	ldr	r3, [r5, #0]
 800577a:	ea23 0308 	bic.w	r3, r3, r8
 800577e:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8005780:	f000 fea4 	bl	80064cc <xTaskResumeAll>
}
 8005784:	6828      	ldr	r0, [r5, #0]
 8005786:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 800578a:	6829      	ldr	r1, [r5, #0]
 800578c:	ea32 0101 	bics.w	r1, r2, r1
 8005790:	d109      	bne.n	80057a6 <xEventGroupSetBits+0x76>
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8005792:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
					uxBitsToClear |= uxBitsWaitedFor;
 8005796:	bf18      	it	ne
 8005798:	ea48 0802 	orrne.w	r8, r8, r2
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 800579c:	6829      	ldr	r1, [r5, #0]
 800579e:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 80057a2:	f001 f837 	bl	8006814 <vTaskRemoveFromUnorderedEventList>
		while( pxListItem != pxListEnd )
 80057a6:	42a7      	cmp	r7, r4
 80057a8:	d0e6      	beq.n	8005778 <xEventGroupSetBits+0x48>
			pxNext = listGET_NEXT( pxListItem );
 80057aa:	4620      	mov	r0, r4
 80057ac:	6864      	ldr	r4, [r4, #4]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80057ae:	6803      	ldr	r3, [r0, #0]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80057b0:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80057b4:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
 80057b8:	d1e7      	bne.n	800578a <xEventGroupSetBits+0x5a>
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80057ba:	6829      	ldr	r1, [r5, #0]
 80057bc:	420a      	tst	r2, r1
 80057be:	d1e8      	bne.n	8005792 <xEventGroupSetBits+0x62>
 80057c0:	e7f1      	b.n	80057a6 <xEventGroupSetBits+0x76>

080057c2 <vEventGroupSetBitsCallback>:
{
 80057c2:	b508      	push	{r3, lr}
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
 80057c4:	f7ff ffb4 	bl	8005730 <xEventGroupSetBits>
}
 80057c8:	bd08      	pop	{r3, pc}
	...

080057cc <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80057cc:	b508      	push	{r3, lr}
 80057ce:	4613      	mov	r3, r2
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken );
 80057d0:	460a      	mov	r2, r1
 80057d2:	4601      	mov	r1, r0
 80057d4:	4801      	ldr	r0, [pc, #4]	; (80057dc <xEventGroupSetBitsFromISR+0x10>)
 80057d6:	f001 fb1f 	bl	8006e18 <xTimerPendFunctionCallFromISR>

		return xReturn;
	}
 80057da:	bd08      	pop	{r3, pc}
 80057dc:	080057c3 	.word	0x080057c3

080057e0 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80057e0:	f100 0308 	add.w	r3, r0, #8
 80057e4:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80057e6:	f04f 32ff 	mov.w	r2, #4294967295
 80057ea:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80057ec:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80057ee:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80057f0:	2300      	movs	r3, #0
 80057f2:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80057f4:	4770      	bx	lr

080057f6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80057f6:	2300      	movs	r3, #0
 80057f8:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80057fa:	4770      	bx	lr

080057fc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80057fc:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80057fe:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005800:	689a      	ldr	r2, [r3, #8]
 8005802:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005804:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005806:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005808:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 800580a:	6803      	ldr	r3, [r0, #0]
 800580c:	3301      	adds	r3, #1
 800580e:	6003      	str	r3, [r0, #0]
}
 8005810:	4770      	bx	lr

08005812 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005812:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005814:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005816:	f1b5 3fff 	cmp.w	r5, #4294967295
 800581a:	d011      	beq.n	8005840 <vListInsert+0x2e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800581c:	f100 0308 	add.w	r3, r0, #8
 8005820:	461c      	mov	r4, r3
 8005822:	685b      	ldr	r3, [r3, #4]
 8005824:	681a      	ldr	r2, [r3, #0]
 8005826:	42aa      	cmp	r2, r5
 8005828:	d9fa      	bls.n	8005820 <vListInsert+0xe>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800582a:	6863      	ldr	r3, [r4, #4]
 800582c:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800582e:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005830:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8005832:	6061      	str	r1, [r4, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005834:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8005836:	6803      	ldr	r3, [r0, #0]
 8005838:	3301      	adds	r3, #1
 800583a:	6003      	str	r3, [r0, #0]
}
 800583c:	bc30      	pop	{r4, r5}
 800583e:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8005840:	6904      	ldr	r4, [r0, #16]
 8005842:	e7f2      	b.n	800582a <vListInsert+0x18>

08005844 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8005844:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005846:	6841      	ldr	r1, [r0, #4]
 8005848:	6882      	ldr	r2, [r0, #8]
 800584a:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800584c:	6841      	ldr	r1, [r0, #4]
 800584e:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005850:	685a      	ldr	r2, [r3, #4]
 8005852:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005854:	bf04      	itt	eq
 8005856:	6882      	ldreq	r2, [r0, #8]
 8005858:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800585a:	2200      	movs	r2, #0
 800585c:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 800585e:	681a      	ldr	r2, [r3, #0]
 8005860:	3a01      	subs	r2, #1
 8005862:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005864:	6818      	ldr	r0, [r3, #0]
}
 8005866:	4770      	bx	lr

08005868 <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005868:	b510      	push	{r4, lr}
 800586a:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800586c:	f001 fb42 	bl	8006ef4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005870:	6ba4      	ldr	r4, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8005872:	f001 fb61 	bl	8006f38 <vPortExitCritical>

	return xReturn;
}
 8005876:	fab4 f084 	clz	r0, r4
 800587a:	0940      	lsrs	r0, r0, #5
 800587c:	bd10      	pop	{r4, pc}

0800587e <prvCopyDataToQueue>:
{
 800587e:	b570      	push	{r4, r5, r6, lr}
 8005880:	4604      	mov	r4, r0
 8005882:	4615      	mov	r5, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005884:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005886:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8005888:	b95a      	cbnz	r2, 80058a2 <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800588a:	6803      	ldr	r3, [r0, #0]
 800588c:	b11b      	cbz	r3, 8005896 <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
 800588e:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005890:	3601      	adds	r6, #1
 8005892:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8005894:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8005896:	6840      	ldr	r0, [r0, #4]
 8005898:	f001 f864 	bl	8006964 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 800589c:	2300      	movs	r3, #0
 800589e:	6063      	str	r3, [r4, #4]
 80058a0:	e7f6      	b.n	8005890 <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
 80058a2:	b96d      	cbnz	r5, 80058c0 <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80058a4:	6880      	ldr	r0, [r0, #8]
 80058a6:	f001 fd61 	bl	800736c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80058aa:	68a3      	ldr	r3, [r4, #8]
 80058ac:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80058ae:	4413      	add	r3, r2
 80058b0:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80058b2:	6862      	ldr	r2, [r4, #4]
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d319      	bcc.n	80058ec <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80058b8:	6823      	ldr	r3, [r4, #0]
 80058ba:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 80058bc:	4628      	mov	r0, r5
 80058be:	e7e7      	b.n	8005890 <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80058c0:	68c0      	ldr	r0, [r0, #12]
 80058c2:	f001 fd53 	bl	800736c <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80058c6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80058c8:	4251      	negs	r1, r2
 80058ca:	68e3      	ldr	r3, [r4, #12]
 80058cc:	1a9b      	subs	r3, r3, r2
 80058ce:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80058d0:	6822      	ldr	r2, [r4, #0]
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d202      	bcs.n	80058dc <prvCopyDataToQueue+0x5e>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80058d6:	6863      	ldr	r3, [r4, #4]
 80058d8:	440b      	add	r3, r1
 80058da:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 80058dc:	2d02      	cmp	r5, #2
 80058de:	d001      	beq.n	80058e4 <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
 80058e0:	2000      	movs	r0, #0
 80058e2:	e7d5      	b.n	8005890 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80058e4:	b126      	cbz	r6, 80058f0 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
 80058e6:	3e01      	subs	r6, #1
BaseType_t xReturn = pdFALSE;
 80058e8:	2000      	movs	r0, #0
 80058ea:	e7d1      	b.n	8005890 <prvCopyDataToQueue+0x12>
 80058ec:	4628      	mov	r0, r5
 80058ee:	e7cf      	b.n	8005890 <prvCopyDataToQueue+0x12>
 80058f0:	2000      	movs	r0, #0
 80058f2:	e7cd      	b.n	8005890 <prvCopyDataToQueue+0x12>

080058f4 <prvCopyDataFromQueue>:
{
 80058f4:	b508      	push	{r3, lr}
 80058f6:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80058f8:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80058fa:	b162      	cbz	r2, 8005916 <prvCopyDataFromQueue+0x22>
 80058fc:	4608      	mov	r0, r1
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80058fe:	68d9      	ldr	r1, [r3, #12]
 8005900:	4411      	add	r1, r2
 8005902:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005904:	f8d3 c004 	ldr.w	ip, [r3, #4]
 8005908:	4561      	cmp	r1, ip
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800590a:	bf24      	itt	cs
 800590c:	6819      	ldrcs	r1, [r3, #0]
 800590e:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005910:	68d9      	ldr	r1, [r3, #12]
 8005912:	f001 fd2b 	bl	800736c <memcpy>
}
 8005916:	bd08      	pop	{r3, pc}

08005918 <prvUnlockQueue>:
{
 8005918:	b570      	push	{r4, r5, r6, lr}
 800591a:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 800591c:	f001 faea 	bl	8006ef4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8005920:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
 8005924:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005926:	2c00      	cmp	r4, #0
 8005928:	dd0f      	ble.n	800594a <prvUnlockQueue+0x32>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800592a:	f105 0624 	add.w	r6, r5, #36	; 0x24
 800592e:	e002      	b.n	8005936 <prvUnlockQueue+0x1e>
			--cTxLock;
 8005930:	3c01      	subs	r4, #1
 8005932:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005934:	b14c      	cbz	r4, 800594a <prvUnlockQueue+0x32>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005936:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005938:	b13b      	cbz	r3, 800594a <prvUnlockQueue+0x32>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800593a:	4630      	mov	r0, r6
 800593c:	f000 ff26 	bl	800678c <xTaskRemoveFromEventList>
 8005940:	2800      	cmp	r0, #0
 8005942:	d0f5      	beq.n	8005930 <prvUnlockQueue+0x18>
						vTaskMissedYield();
 8005944:	f000 fff8 	bl	8006938 <vTaskMissedYield>
 8005948:	e7f2      	b.n	8005930 <prvUnlockQueue+0x18>
		pxQueue->cTxLock = queueUNLOCKED;
 800594a:	23ff      	movs	r3, #255	; 0xff
 800594c:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
 8005950:	f001 faf2 	bl	8006f38 <vPortExitCritical>
	taskENTER_CRITICAL();
 8005954:	f001 face 	bl	8006ef4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8005958:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
 800595c:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800595e:	2c00      	cmp	r4, #0
 8005960:	dd0f      	ble.n	8005982 <prvUnlockQueue+0x6a>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005962:	f105 0610 	add.w	r6, r5, #16
 8005966:	e002      	b.n	800596e <prvUnlockQueue+0x56>
				--cRxLock;
 8005968:	3c01      	subs	r4, #1
 800596a:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800596c:	b14c      	cbz	r4, 8005982 <prvUnlockQueue+0x6a>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800596e:	692b      	ldr	r3, [r5, #16]
 8005970:	b13b      	cbz	r3, 8005982 <prvUnlockQueue+0x6a>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005972:	4630      	mov	r0, r6
 8005974:	f000 ff0a 	bl	800678c <xTaskRemoveFromEventList>
 8005978:	2800      	cmp	r0, #0
 800597a:	d0f5      	beq.n	8005968 <prvUnlockQueue+0x50>
					vTaskMissedYield();
 800597c:	f000 ffdc 	bl	8006938 <vTaskMissedYield>
 8005980:	e7f2      	b.n	8005968 <prvUnlockQueue+0x50>
		pxQueue->cRxLock = queueUNLOCKED;
 8005982:	23ff      	movs	r3, #255	; 0xff
 8005984:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
 8005988:	f001 fad6 	bl	8006f38 <vPortExitCritical>
}
 800598c:	bd70      	pop	{r4, r5, r6, pc}

0800598e <xQueueGenericReset>:
{
 800598e:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 8005990:	b1e0      	cbz	r0, 80059cc <xQueueGenericReset+0x3e>
 8005992:	460d      	mov	r5, r1
 8005994:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8005996:	f001 faad 	bl	8006ef4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800599a:	6822      	ldr	r2, [r4, #0]
 800599c:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800599e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80059a0:	fb01 f303 	mul.w	r3, r1, r3
 80059a4:	18d0      	adds	r0, r2, r3
 80059a6:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80059a8:	2000      	movs	r0, #0
 80059aa:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80059ac:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80059ae:	1a5b      	subs	r3, r3, r1
 80059b0:	4413      	add	r3, r2
 80059b2:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80059b4:	23ff      	movs	r3, #255	; 0xff
 80059b6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80059ba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 80059be:	b9fd      	cbnz	r5, 8005a00 <xQueueGenericReset+0x72>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80059c0:	6923      	ldr	r3, [r4, #16]
 80059c2:	b963      	cbnz	r3, 80059de <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
 80059c4:	f001 fab8 	bl	8006f38 <vPortExitCritical>
}
 80059c8:	2001      	movs	r0, #1
 80059ca:	bd38      	pop	{r3, r4, r5, pc}
 80059cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059d0:	f383 8811 	msr	BASEPRI, r3
 80059d4:	f3bf 8f6f 	isb	sy
 80059d8:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 80059dc:	e7fe      	b.n	80059dc <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80059de:	f104 0010 	add.w	r0, r4, #16
 80059e2:	f000 fed3 	bl	800678c <xTaskRemoveFromEventList>
 80059e6:	2800      	cmp	r0, #0
 80059e8:	d0ec      	beq.n	80059c4 <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 80059ea:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80059ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80059f2:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 80059f6:	f3bf 8f4f 	dsb	sy
 80059fa:	f3bf 8f6f 	isb	sy
 80059fe:	e7e1      	b.n	80059c4 <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005a00:	f104 0010 	add.w	r0, r4, #16
 8005a04:	f7ff feec 	bl	80057e0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005a08:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005a0c:	f7ff fee8 	bl	80057e0 <vListInitialise>
 8005a10:	e7d8      	b.n	80059c4 <xQueueGenericReset+0x36>

08005a12 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005a12:	b940      	cbnz	r0, 8005a26 <xQueueGenericCreateStatic+0x14>
 8005a14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a18:	f383 8811 	msr	BASEPRI, r3
 8005a1c:	f3bf 8f6f 	isb	sy
 8005a20:	f3bf 8f4f 	dsb	sy
 8005a24:	e7fe      	b.n	8005a24 <xQueueGenericCreateStatic+0x12>
	{
 8005a26:	b510      	push	{r4, lr}
 8005a28:	b082      	sub	sp, #8
 8005a2a:	461c      	mov	r4, r3
 8005a2c:	4603      	mov	r3, r0
		configASSERT( pxStaticQueue != NULL );
 8005a2e:	b154      	cbz	r4, 8005a46 <xQueueGenericCreateStatic+0x34>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005a30:	b192      	cbz	r2, 8005a58 <xQueueGenericCreateStatic+0x46>
 8005a32:	b9d9      	cbnz	r1, 8005a6c <xQueueGenericCreateStatic+0x5a>
 8005a34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a38:	f383 8811 	msr	BASEPRI, r3
 8005a3c:	f3bf 8f6f 	isb	sy
 8005a40:	f3bf 8f4f 	dsb	sy
 8005a44:	e7fe      	b.n	8005a44 <xQueueGenericCreateStatic+0x32>
 8005a46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a4a:	f383 8811 	msr	BASEPRI, r3
 8005a4e:	f3bf 8f6f 	isb	sy
 8005a52:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 8005a56:	e7fe      	b.n	8005a56 <xQueueGenericCreateStatic+0x44>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005a58:	b339      	cbz	r1, 8005aaa <xQueueGenericCreateStatic+0x98>
 8005a5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a5e:	f383 8811 	msr	BASEPRI, r3
 8005a62:	f3bf 8f6f 	isb	sy
 8005a66:	f3bf 8f4f 	dsb	sy
 8005a6a:	e7fe      	b.n	8005a6a <xQueueGenericCreateStatic+0x58>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005a6c:	2050      	movs	r0, #80	; 0x50
 8005a6e:	9001      	str	r0, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005a70:	9801      	ldr	r0, [sp, #4]
 8005a72:	2850      	cmp	r0, #80	; 0x50
 8005a74:	d008      	beq.n	8005a88 <xQueueGenericCreateStatic+0x76>
 8005a76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a7a:	f383 8811 	msr	BASEPRI, r3
 8005a7e:	f3bf 8f6f 	isb	sy
 8005a82:	f3bf 8f4f 	dsb	sy
 8005a86:	e7fe      	b.n	8005a86 <xQueueGenericCreateStatic+0x74>
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005a88:	2001      	movs	r0, #1
 8005a8a:	f884 0046 	strb.w	r0, [r4, #70]	; 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 8005a8e:	6022      	str	r2, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 8005a90:	63e3      	str	r3, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005a92:	6421      	str	r1, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005a94:	2101      	movs	r1, #1
 8005a96:	4620      	mov	r0, r4
 8005a98:	f7ff ff79 	bl	800598e <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 8005a9c:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8005aa0:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
	}
 8005aa4:	4620      	mov	r0, r4
 8005aa6:	b002      	add	sp, #8
 8005aa8:	bd10      	pop	{r4, pc}
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005aaa:	2250      	movs	r2, #80	; 0x50
 8005aac:	9201      	str	r2, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005aae:	9a01      	ldr	r2, [sp, #4]
 8005ab0:	2a50      	cmp	r2, #80	; 0x50
 8005ab2:	d1e0      	bne.n	8005a76 <xQueueGenericCreateStatic+0x64>
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005ab4:	2201      	movs	r2, #1
 8005ab6:	f884 2046 	strb.w	r2, [r4, #70]	; 0x46
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005aba:	4622      	mov	r2, r4
 8005abc:	e7e7      	b.n	8005a8e <xQueueGenericCreateStatic+0x7c>

08005abe <xQueueGenericSend>:
{
 8005abe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005ac2:	b085      	sub	sp, #20
 8005ac4:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8005ac6:	b188      	cbz	r0, 8005aec <xQueueGenericSend+0x2e>
 8005ac8:	460e      	mov	r6, r1
 8005aca:	461d      	mov	r5, r3
 8005acc:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005ace:	b1b1      	cbz	r1, 8005afe <xQueueGenericSend+0x40>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005ad0:	2d02      	cmp	r5, #2
 8005ad2:	d120      	bne.n	8005b16 <xQueueGenericSend+0x58>
 8005ad4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005ad6:	2b01      	cmp	r3, #1
 8005ad8:	d01d      	beq.n	8005b16 <xQueueGenericSend+0x58>
 8005ada:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ade:	f383 8811 	msr	BASEPRI, r3
 8005ae2:	f3bf 8f6f 	isb	sy
 8005ae6:	f3bf 8f4f 	dsb	sy
 8005aea:	e7fe      	b.n	8005aea <xQueueGenericSend+0x2c>
 8005aec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005af0:	f383 8811 	msr	BASEPRI, r3
 8005af4:	f3bf 8f6f 	isb	sy
 8005af8:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8005afc:	e7fe      	b.n	8005afc <xQueueGenericSend+0x3e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005afe:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d0e5      	beq.n	8005ad0 <xQueueGenericSend+0x12>
 8005b04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b08:	f383 8811 	msr	BASEPRI, r3
 8005b0c:	f3bf 8f6f 	isb	sy
 8005b10:	f3bf 8f4f 	dsb	sy
 8005b14:	e7fe      	b.n	8005b14 <xQueueGenericSend+0x56>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005b16:	f000 ff15 	bl	8006944 <xTaskGetSchedulerState>
 8005b1a:	b950      	cbnz	r0, 8005b32 <xQueueGenericSend+0x74>
 8005b1c:	9b01      	ldr	r3, [sp, #4]
 8005b1e:	b163      	cbz	r3, 8005b3a <xQueueGenericSend+0x7c>
 8005b20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b24:	f383 8811 	msr	BASEPRI, r3
 8005b28:	f3bf 8f6f 	isb	sy
 8005b2c:	f3bf 8f4f 	dsb	sy
 8005b30:	e7fe      	b.n	8005b30 <xQueueGenericSend+0x72>
 8005b32:	f04f 0800 	mov.w	r8, #0
		prvLockQueue( pxQueue );
 8005b36:	2700      	movs	r7, #0
 8005b38:	e03a      	b.n	8005bb0 <xQueueGenericSend+0xf2>
 8005b3a:	f04f 0800 	mov.w	r8, #0
 8005b3e:	e7fa      	b.n	8005b36 <xQueueGenericSend+0x78>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005b40:	462a      	mov	r2, r5
 8005b42:	4631      	mov	r1, r6
 8005b44:	4620      	mov	r0, r4
 8005b46:	f7ff fe9a 	bl	800587e <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005b4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005b4c:	b983      	cbnz	r3, 8005b70 <xQueueGenericSend+0xb2>
					else if( xYieldRequired != pdFALSE )
 8005b4e:	b148      	cbz	r0, 8005b64 <xQueueGenericSend+0xa6>
						queueYIELD_IF_USING_PREEMPTION();
 8005b50:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8005b54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b58:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8005b5c:	f3bf 8f4f 	dsb	sy
 8005b60:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8005b64:	f001 f9e8 	bl	8006f38 <vPortExitCritical>
				return pdPASS;
 8005b68:	2001      	movs	r0, #1
}
 8005b6a:	b005      	add	sp, #20
 8005b6c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005b70:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005b74:	f000 fe0a 	bl	800678c <xTaskRemoveFromEventList>
 8005b78:	2800      	cmp	r0, #0
 8005b7a:	d0f3      	beq.n	8005b64 <xQueueGenericSend+0xa6>
							queueYIELD_IF_USING_PREEMPTION();
 8005b7c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8005b80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b84:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8005b88:	f3bf 8f4f 	dsb	sy
 8005b8c:	f3bf 8f6f 	isb	sy
 8005b90:	e7e8      	b.n	8005b64 <xQueueGenericSend+0xa6>
					taskEXIT_CRITICAL();
 8005b92:	f001 f9d1 	bl	8006f38 <vPortExitCritical>
					return errQUEUE_FULL;
 8005b96:	2000      	movs	r0, #0
 8005b98:	e7e7      	b.n	8005b6a <xQueueGenericSend+0xac>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005b9a:	a802      	add	r0, sp, #8
 8005b9c:	f000 fe7e 	bl	800689c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005ba0:	e014      	b.n	8005bcc <xQueueGenericSend+0x10e>
				prvUnlockQueue( pxQueue );
 8005ba2:	4620      	mov	r0, r4
 8005ba4:	f7ff feb8 	bl	8005918 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005ba8:	f000 fc90 	bl	80064cc <xTaskResumeAll>
 8005bac:	f04f 0801 	mov.w	r8, #1
		taskENTER_CRITICAL();
 8005bb0:	f001 f9a0 	bl	8006ef4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005bb4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005bb6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005bb8:	429a      	cmp	r2, r3
 8005bba:	d3c1      	bcc.n	8005b40 <xQueueGenericSend+0x82>
 8005bbc:	2d02      	cmp	r5, #2
 8005bbe:	d0bf      	beq.n	8005b40 <xQueueGenericSend+0x82>
				if( xTicksToWait == ( TickType_t ) 0 )
 8005bc0:	9b01      	ldr	r3, [sp, #4]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d0e5      	beq.n	8005b92 <xQueueGenericSend+0xd4>
				else if( xEntryTimeSet == pdFALSE )
 8005bc6:	f1b8 0f00 	cmp.w	r8, #0
 8005bca:	d0e6      	beq.n	8005b9a <xQueueGenericSend+0xdc>
		taskEXIT_CRITICAL();
 8005bcc:	f001 f9b4 	bl	8006f38 <vPortExitCritical>
		vTaskSuspendAll();
 8005bd0:	f000 fbd4 	bl	800637c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005bd4:	f001 f98e 	bl	8006ef4 <vPortEnterCritical>
 8005bd8:	f894 2044 	ldrb.w	r2, [r4, #68]	; 0x44
 8005bdc:	b252      	sxtb	r2, r2
 8005bde:	f1b2 3fff 	cmp.w	r2, #4294967295
 8005be2:	bf08      	it	eq
 8005be4:	f884 7044 	strbeq.w	r7, [r4, #68]	; 0x44
 8005be8:	f894 2045 	ldrb.w	r2, [r4, #69]	; 0x45
 8005bec:	b252      	sxtb	r2, r2
 8005bee:	f1b2 3fff 	cmp.w	r2, #4294967295
 8005bf2:	bf08      	it	eq
 8005bf4:	f884 7045 	strbeq.w	r7, [r4, #69]	; 0x45
 8005bf8:	f001 f99e 	bl	8006f38 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005bfc:	a901      	add	r1, sp, #4
 8005bfe:	a802      	add	r0, sp, #8
 8005c00:	f000 fe58 	bl	80068b4 <xTaskCheckForTimeOut>
 8005c04:	bb00      	cbnz	r0, 8005c48 <xQueueGenericSend+0x18a>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005c06:	f001 f975 	bl	8006ef4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005c0a:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
 8005c0e:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8005c12:	f001 f991 	bl	8006f38 <vPortExitCritical>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005c16:	45c1      	cmp	r9, r8
 8005c18:	d1c3      	bne.n	8005ba2 <xQueueGenericSend+0xe4>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005c1a:	9901      	ldr	r1, [sp, #4]
 8005c1c:	f104 0010 	add.w	r0, r4, #16
 8005c20:	f000 fd52 	bl	80066c8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005c24:	4620      	mov	r0, r4
 8005c26:	f7ff fe77 	bl	8005918 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005c2a:	f000 fc4f 	bl	80064cc <xTaskResumeAll>
 8005c2e:	2800      	cmp	r0, #0
 8005c30:	d1bc      	bne.n	8005bac <xQueueGenericSend+0xee>
					portYIELD_WITHIN_API();
 8005c32:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8005c36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c3a:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8005c3e:	f3bf 8f4f 	dsb	sy
 8005c42:	f3bf 8f6f 	isb	sy
 8005c46:	e7b1      	b.n	8005bac <xQueueGenericSend+0xee>
			prvUnlockQueue( pxQueue );
 8005c48:	4620      	mov	r0, r4
 8005c4a:	f7ff fe65 	bl	8005918 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005c4e:	f000 fc3d 	bl	80064cc <xTaskResumeAll>
			return errQUEUE_FULL;
 8005c52:	2000      	movs	r0, #0
 8005c54:	e789      	b.n	8005b6a <xQueueGenericSend+0xac>

08005c56 <xQueueGenericSendFromISR>:
{
 8005c56:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8005c5a:	b190      	cbz	r0, 8005c82 <xQueueGenericSendFromISR+0x2c>
 8005c5c:	460f      	mov	r7, r1
 8005c5e:	4616      	mov	r6, r2
 8005c60:	461c      	mov	r4, r3
 8005c62:	4605      	mov	r5, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005c64:	b1b1      	cbz	r1, 8005c94 <xQueueGenericSendFromISR+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005c66:	2c02      	cmp	r4, #2
 8005c68:	d120      	bne.n	8005cac <xQueueGenericSendFromISR+0x56>
 8005c6a:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8005c6c:	2b01      	cmp	r3, #1
 8005c6e:	d01d      	beq.n	8005cac <xQueueGenericSendFromISR+0x56>
 8005c70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c74:	f383 8811 	msr	BASEPRI, r3
 8005c78:	f3bf 8f6f 	isb	sy
 8005c7c:	f3bf 8f4f 	dsb	sy
 8005c80:	e7fe      	b.n	8005c80 <xQueueGenericSendFromISR+0x2a>
 8005c82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c86:	f383 8811 	msr	BASEPRI, r3
 8005c8a:	f3bf 8f6f 	isb	sy
 8005c8e:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8005c92:	e7fe      	b.n	8005c92 <xQueueGenericSendFromISR+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005c94:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d0e5      	beq.n	8005c66 <xQueueGenericSendFromISR+0x10>
 8005c9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c9e:	f383 8811 	msr	BASEPRI, r3
 8005ca2:	f3bf 8f6f 	isb	sy
 8005ca6:	f3bf 8f4f 	dsb	sy
 8005caa:	e7fe      	b.n	8005caa <xQueueGenericSendFromISR+0x54>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005cac:	f001 fa0e 	bl	80070cc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005cb0:	f3ef 8911 	mrs	r9, BASEPRI
 8005cb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cb8:	f383 8811 	msr	BASEPRI, r3
 8005cbc:	f3bf 8f6f 	isb	sy
 8005cc0:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005cc4:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8005cc6:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8005cc8:	429a      	cmp	r2, r3
 8005cca:	d306      	bcc.n	8005cda <xQueueGenericSendFromISR+0x84>
 8005ccc:	2c02      	cmp	r4, #2
 8005cce:	d004      	beq.n	8005cda <xQueueGenericSendFromISR+0x84>
			xReturn = errQUEUE_FULL;
 8005cd0:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005cd2:	f389 8811 	msr	BASEPRI, r9
}
 8005cd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			const int8_t cTxLock = pxQueue->cTxLock;
 8005cda:	f895 8045 	ldrb.w	r8, [r5, #69]	; 0x45
 8005cde:	fa4f f888 	sxtb.w	r8, r8
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005ce2:	4622      	mov	r2, r4
 8005ce4:	4639      	mov	r1, r7
 8005ce6:	4628      	mov	r0, r5
 8005ce8:	f7ff fdc9 	bl	800587e <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8005cec:	f1b8 3fff 	cmp.w	r8, #4294967295
 8005cf0:	d006      	beq.n	8005d00 <xQueueGenericSendFromISR+0xaa>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005cf2:	f108 0301 	add.w	r3, r8, #1
 8005cf6:	b25b      	sxtb	r3, r3
 8005cf8:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
			xReturn = pdPASS;
 8005cfc:	2001      	movs	r0, #1
 8005cfe:	e7e8      	b.n	8005cd2 <xQueueGenericSendFromISR+0x7c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005d00:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005d02:	b90b      	cbnz	r3, 8005d08 <xQueueGenericSendFromISR+0xb2>
			xReturn = pdPASS;
 8005d04:	2001      	movs	r0, #1
 8005d06:	e7e4      	b.n	8005cd2 <xQueueGenericSendFromISR+0x7c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005d08:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8005d0c:	f000 fd3e 	bl	800678c <xTaskRemoveFromEventList>
 8005d10:	b118      	cbz	r0, 8005d1a <xQueueGenericSendFromISR+0xc4>
							if( pxHigherPriorityTaskWoken != NULL )
 8005d12:	b126      	cbz	r6, 8005d1e <xQueueGenericSendFromISR+0xc8>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005d14:	2001      	movs	r0, #1
 8005d16:	6030      	str	r0, [r6, #0]
 8005d18:	e7db      	b.n	8005cd2 <xQueueGenericSendFromISR+0x7c>
			xReturn = pdPASS;
 8005d1a:	2001      	movs	r0, #1
 8005d1c:	e7d9      	b.n	8005cd2 <xQueueGenericSendFromISR+0x7c>
 8005d1e:	2001      	movs	r0, #1
 8005d20:	e7d7      	b.n	8005cd2 <xQueueGenericSendFromISR+0x7c>

08005d22 <xQueueReceive>:
{
 8005d22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d26:	b084      	sub	sp, #16
 8005d28:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8005d2a:	b180      	cbz	r0, 8005d4e <xQueueReceive+0x2c>
 8005d2c:	460e      	mov	r6, r1
 8005d2e:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005d30:	b1b1      	cbz	r1, 8005d60 <xQueueReceive+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005d32:	f000 fe07 	bl	8006944 <xTaskGetSchedulerState>
 8005d36:	b9f8      	cbnz	r0, 8005d78 <xQueueReceive+0x56>
 8005d38:	9b01      	ldr	r3, [sp, #4]
 8005d3a:	b30b      	cbz	r3, 8005d80 <xQueueReceive+0x5e>
	__asm volatile
 8005d3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d40:	f383 8811 	msr	BASEPRI, r3
 8005d44:	f3bf 8f6f 	isb	sy
 8005d48:	f3bf 8f4f 	dsb	sy
 8005d4c:	e7fe      	b.n	8005d4c <xQueueReceive+0x2a>
 8005d4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d52:	f383 8811 	msr	BASEPRI, r3
 8005d56:	f3bf 8f6f 	isb	sy
 8005d5a:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 8005d5e:	e7fe      	b.n	8005d5e <xQueueReceive+0x3c>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005d60:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d0e5      	beq.n	8005d32 <xQueueReceive+0x10>
 8005d66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d6a:	f383 8811 	msr	BASEPRI, r3
 8005d6e:	f3bf 8f6f 	isb	sy
 8005d72:	f3bf 8f4f 	dsb	sy
 8005d76:	e7fe      	b.n	8005d76 <xQueueReceive+0x54>
 8005d78:	f04f 0800 	mov.w	r8, #0
		prvLockQueue( pxQueue );
 8005d7c:	2700      	movs	r7, #0
 8005d7e:	e03b      	b.n	8005df8 <xQueueReceive+0xd6>
 8005d80:	f04f 0800 	mov.w	r8, #0
 8005d84:	e7fa      	b.n	8005d7c <xQueueReceive+0x5a>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005d86:	4631      	mov	r1, r6
 8005d88:	4620      	mov	r0, r4
 8005d8a:	f7ff fdb3 	bl	80058f4 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005d8e:	3d01      	subs	r5, #1
 8005d90:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005d92:	6923      	ldr	r3, [r4, #16]
 8005d94:	b92b      	cbnz	r3, 8005da2 <xQueueReceive+0x80>
				taskEXIT_CRITICAL();
 8005d96:	f001 f8cf 	bl	8006f38 <vPortExitCritical>
				return pdPASS;
 8005d9a:	2001      	movs	r0, #1
}
 8005d9c:	b004      	add	sp, #16
 8005d9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005da2:	f104 0010 	add.w	r0, r4, #16
 8005da6:	f000 fcf1 	bl	800678c <xTaskRemoveFromEventList>
 8005daa:	2800      	cmp	r0, #0
 8005dac:	d0f3      	beq.n	8005d96 <xQueueReceive+0x74>
						queueYIELD_IF_USING_PREEMPTION();
 8005dae:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8005db2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005db6:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8005dba:	f3bf 8f4f 	dsb	sy
 8005dbe:	f3bf 8f6f 	isb	sy
 8005dc2:	e7e8      	b.n	8005d96 <xQueueReceive+0x74>
					taskEXIT_CRITICAL();
 8005dc4:	f001 f8b8 	bl	8006f38 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8005dc8:	2000      	movs	r0, #0
 8005dca:	e7e7      	b.n	8005d9c <xQueueReceive+0x7a>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005dcc:	a802      	add	r0, sp, #8
 8005dce:	f000 fd65 	bl	800689c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005dd2:	e01c      	b.n	8005e0e <xQueueReceive+0xec>
				prvUnlockQueue( pxQueue );
 8005dd4:	4620      	mov	r0, r4
 8005dd6:	f7ff fd9f 	bl	8005918 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005dda:	f000 fb77 	bl	80064cc <xTaskResumeAll>
 8005dde:	e009      	b.n	8005df4 <xQueueReceive+0xd2>
			prvUnlockQueue( pxQueue );
 8005de0:	4620      	mov	r0, r4
 8005de2:	f7ff fd99 	bl	8005918 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005de6:	f000 fb71 	bl	80064cc <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005dea:	4620      	mov	r0, r4
 8005dec:	f7ff fd3c 	bl	8005868 <prvIsQueueEmpty>
 8005df0:	2800      	cmp	r0, #0
 8005df2:	d146      	bne.n	8005e82 <xQueueReceive+0x160>
 8005df4:	f04f 0801 	mov.w	r8, #1
		taskENTER_CRITICAL();
 8005df8:	f001 f87c 	bl	8006ef4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005dfc:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005dfe:	2d00      	cmp	r5, #0
 8005e00:	d1c1      	bne.n	8005d86 <xQueueReceive+0x64>
				if( xTicksToWait == ( TickType_t ) 0 )
 8005e02:	9b01      	ldr	r3, [sp, #4]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d0dd      	beq.n	8005dc4 <xQueueReceive+0xa2>
				else if( xEntryTimeSet == pdFALSE )
 8005e08:	f1b8 0f00 	cmp.w	r8, #0
 8005e0c:	d0de      	beq.n	8005dcc <xQueueReceive+0xaa>
		taskEXIT_CRITICAL();
 8005e0e:	f001 f893 	bl	8006f38 <vPortExitCritical>
		vTaskSuspendAll();
 8005e12:	f000 fab3 	bl	800637c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005e16:	f001 f86d 	bl	8006ef4 <vPortEnterCritical>
 8005e1a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8005e1e:	b25b      	sxtb	r3, r3
 8005e20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e24:	bf08      	it	eq
 8005e26:	f884 7044 	strbeq.w	r7, [r4, #68]	; 0x44
 8005e2a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8005e2e:	b25b      	sxtb	r3, r3
 8005e30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e34:	bf08      	it	eq
 8005e36:	f884 7045 	strbeq.w	r7, [r4, #69]	; 0x45
 8005e3a:	f001 f87d 	bl	8006f38 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005e3e:	a901      	add	r1, sp, #4
 8005e40:	a802      	add	r0, sp, #8
 8005e42:	f000 fd37 	bl	80068b4 <xTaskCheckForTimeOut>
 8005e46:	2800      	cmp	r0, #0
 8005e48:	d1ca      	bne.n	8005de0 <xQueueReceive+0xbe>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005e4a:	4620      	mov	r0, r4
 8005e4c:	f7ff fd0c 	bl	8005868 <prvIsQueueEmpty>
 8005e50:	2800      	cmp	r0, #0
 8005e52:	d0bf      	beq.n	8005dd4 <xQueueReceive+0xb2>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005e54:	9901      	ldr	r1, [sp, #4]
 8005e56:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005e5a:	f000 fc35 	bl	80066c8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005e5e:	4620      	mov	r0, r4
 8005e60:	f7ff fd5a 	bl	8005918 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005e64:	f000 fb32 	bl	80064cc <xTaskResumeAll>
 8005e68:	2800      	cmp	r0, #0
 8005e6a:	d1c3      	bne.n	8005df4 <xQueueReceive+0xd2>
					portYIELD_WITHIN_API();
 8005e6c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8005e70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e74:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8005e78:	f3bf 8f4f 	dsb	sy
 8005e7c:	f3bf 8f6f 	isb	sy
 8005e80:	e7b8      	b.n	8005df4 <xQueueReceive+0xd2>
				return errQUEUE_EMPTY;
 8005e82:	2000      	movs	r0, #0
 8005e84:	e78a      	b.n	8005d9c <xQueueReceive+0x7a>
	...

08005e88 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005e88:	b410      	push	{r4}
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005e8a:	2300      	movs	r3, #0
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005e8c:	4c07      	ldr	r4, [pc, #28]	; (8005eac <vQueueAddToRegistry+0x24>)
 8005e8e:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
 8005e92:	b122      	cbz	r2, 8005e9e <vQueueAddToRegistry+0x16>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005e94:	3301      	adds	r3, #1
 8005e96:	2b08      	cmp	r3, #8
 8005e98:	d1f9      	bne.n	8005e8e <vQueueAddToRegistry+0x6>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005e9a:	bc10      	pop	{r4}
 8005e9c:	4770      	bx	lr
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005e9e:	4a03      	ldr	r2, [pc, #12]	; (8005eac <vQueueAddToRegistry+0x24>)
 8005ea0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005ea4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005ea8:	6058      	str	r0, [r3, #4]
				break;
 8005eaa:	e7f6      	b.n	8005e9a <vQueueAddToRegistry+0x12>
 8005eac:	20002ac0 	.word	0x20002ac0

08005eb0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005eb0:	b570      	push	{r4, r5, r6, lr}
 8005eb2:	4604      	mov	r4, r0
 8005eb4:	460d      	mov	r5, r1
 8005eb6:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005eb8:	f001 f81c 	bl	8006ef4 <vPortEnterCritical>
 8005ebc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8005ec0:	b25b      	sxtb	r3, r3
 8005ec2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ec6:	bf04      	itt	eq
 8005ec8:	2300      	moveq	r3, #0
 8005eca:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
 8005ece:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8005ed2:	b25b      	sxtb	r3, r3
 8005ed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ed8:	bf04      	itt	eq
 8005eda:	2300      	moveq	r3, #0
 8005edc:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
 8005ee0:	f001 f82a 	bl	8006f38 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005ee4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005ee6:	b11b      	cbz	r3, 8005ef0 <vQueueWaitForMessageRestricted+0x40>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005ee8:	4620      	mov	r0, r4
 8005eea:	f7ff fd15 	bl	8005918 <prvUnlockQueue>
	}
 8005eee:	bd70      	pop	{r4, r5, r6, pc}
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005ef0:	4632      	mov	r2, r6
 8005ef2:	4629      	mov	r1, r5
 8005ef4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005ef8:	f000 fc2a 	bl	8006750 <vTaskPlaceOnEventListRestricted>
 8005efc:	e7f4      	b.n	8005ee8 <vQueueWaitForMessageRestricted+0x38>
	...

08005f00 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005f00:	4b08      	ldr	r3, [pc, #32]	; (8005f24 <prvResetNextTaskUnblockTime+0x24>)
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	b923      	cbnz	r3, 8005f12 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005f08:	4b07      	ldr	r3, [pc, #28]	; (8005f28 <prvResetNextTaskUnblockTime+0x28>)
 8005f0a:	f04f 32ff 	mov.w	r2, #4294967295
 8005f0e:	601a      	str	r2, [r3, #0]
 8005f10:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005f12:	4b04      	ldr	r3, [pc, #16]	; (8005f24 <prvResetNextTaskUnblockTime+0x24>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005f18:	68db      	ldr	r3, [r3, #12]
 8005f1a:	685a      	ldr	r2, [r3, #4]
 8005f1c:	4b02      	ldr	r3, [pc, #8]	; (8005f28 <prvResetNextTaskUnblockTime+0x28>)
 8005f1e:	601a      	str	r2, [r3, #0]
	}
}
 8005f20:	4770      	bx	lr
 8005f22:	bf00      	nop
 8005f24:	20002b04 	.word	0x20002b04
 8005f28:	20002fac 	.word	0x20002fac

08005f2c <prvInitialiseNewTask>:
{
 8005f2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f30:	4606      	mov	r6, r0
 8005f32:	4689      	mov	r9, r1
 8005f34:	461f      	mov	r7, r3
 8005f36:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 8005f3a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005f3c:	0095      	lsls	r5, r2, #2
 8005f3e:	462a      	mov	r2, r5
 8005f40:	21a5      	movs	r1, #165	; 0xa5
 8005f42:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005f44:	f001 fa20 	bl	8007388 <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005f48:	3d04      	subs	r5, #4
 8005f4a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005f4c:	441d      	add	r5, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005f4e:	f025 0507 	bic.w	r5, r5, #7
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005f52:	f109 3cff 	add.w	ip, r9, #4294967295
 8005f56:	f104 0e33 	add.w	lr, r4, #51	; 0x33
 8005f5a:	f109 010f 	add.w	r1, r9, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005f5e:	f81c 2f01 	ldrb.w	r2, [ip, #1]!
 8005f62:	f80e 2f01 	strb.w	r2, [lr, #1]!
		if( pcName[ x ] == 0x00 )
 8005f66:	b10a      	cbz	r2, 8005f6c <prvInitialiseNewTask+0x40>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005f68:	458c      	cmp	ip, r1
 8005f6a:	d1f8      	bne.n	8005f5e <prvInitialiseNewTask+0x32>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005f6c:	f04f 0a00 	mov.w	sl, #0
 8005f70:	f884 a043 	strb.w	sl, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005f74:	9b08      	ldr	r3, [sp, #32]
 8005f76:	2b37      	cmp	r3, #55	; 0x37
 8005f78:	bf28      	it	cs
 8005f7a:	2337      	movcs	r3, #55	; 0x37
 8005f7c:	4699      	mov	r9, r3
	pxNewTCB->uxPriority = uxPriority;
 8005f7e:	62e3      	str	r3, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8005f80:	64e3      	str	r3, [r4, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005f82:	f8c4 a050 	str.w	sl, [r4, #80]	; 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005f86:	1d20      	adds	r0, r4, #4
 8005f88:	f7ff fc35 	bl	80057f6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005f8c:	f104 0018 	add.w	r0, r4, #24
 8005f90:	f7ff fc31 	bl	80057f6 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005f94:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f96:	f1c9 0338 	rsb	r3, r9, #56	; 0x38
 8005f9a:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005f9c:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
 8005f9e:	f8c4 a0b4 	str.w	sl, [r4, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005fa2:	f884 a0b8 	strb.w	sl, [r4, #184]	; 0xb8
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005fa6:	2260      	movs	r2, #96	; 0x60
 8005fa8:	4651      	mov	r1, sl
 8005faa:	f104 0054 	add.w	r0, r4, #84	; 0x54
 8005fae:	f001 f9eb 	bl	8007388 <memset>
 8005fb2:	4b09      	ldr	r3, [pc, #36]	; (8005fd8 <prvInitialiseNewTask+0xac>)
 8005fb4:	65a3      	str	r3, [r4, #88]	; 0x58
 8005fb6:	4b09      	ldr	r3, [pc, #36]	; (8005fdc <prvInitialiseNewTask+0xb0>)
 8005fb8:	65e3      	str	r3, [r4, #92]	; 0x5c
 8005fba:	4b09      	ldr	r3, [pc, #36]	; (8005fe0 <prvInitialiseNewTask+0xb4>)
 8005fbc:	6623      	str	r3, [r4, #96]	; 0x60
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005fbe:	463a      	mov	r2, r7
 8005fc0:	4631      	mov	r1, r6
 8005fc2:	4628      	mov	r0, r5
 8005fc4:	f000 ff6c 	bl	8006ea0 <pxPortInitialiseStack>
 8005fc8:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8005fca:	f1b8 0f00 	cmp.w	r8, #0
 8005fce:	d001      	beq.n	8005fd4 <prvInitialiseNewTask+0xa8>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005fd0:	f8c8 4000 	str.w	r4, [r8]
}
 8005fd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fd8:	08007a34 	.word	0x08007a34
 8005fdc:	08007a54 	.word	0x08007a54
 8005fe0:	08007a14 	.word	0x08007a14

08005fe4 <prvAddNewTaskToReadyList>:
{
 8005fe4:	b570      	push	{r4, r5, r6, lr}
 8005fe6:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 8005fe8:	f000 ff84 	bl	8006ef4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8005fec:	4a30      	ldr	r2, [pc, #192]	; (80060b0 <prvAddNewTaskToReadyList+0xcc>)
 8005fee:	6813      	ldr	r3, [r2, #0]
 8005ff0:	3301      	adds	r3, #1
 8005ff2:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005ff4:	4b2f      	ldr	r3, [pc, #188]	; (80060b4 <prvAddNewTaskToReadyList+0xd0>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d034      	beq.n	8006066 <prvAddNewTaskToReadyList+0x82>
			if( xSchedulerRunning == pdFALSE )
 8005ffc:	4b2e      	ldr	r3, [pc, #184]	; (80060b8 <prvAddNewTaskToReadyList+0xd4>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	b93b      	cbnz	r3, 8006012 <prvAddNewTaskToReadyList+0x2e>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006002:	4b2c      	ldr	r3, [pc, #176]	; (80060b4 <prvAddNewTaskToReadyList+0xd0>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006008:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800600a:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 800600c:	bf9c      	itt	ls
 800600e:	4b29      	ldrls	r3, [pc, #164]	; (80060b4 <prvAddNewTaskToReadyList+0xd0>)
 8006010:	601d      	strls	r5, [r3, #0]
		uxTaskNumber++;
 8006012:	4a2a      	ldr	r2, [pc, #168]	; (80060bc <prvAddNewTaskToReadyList+0xd8>)
 8006014:	6813      	ldr	r3, [r2, #0]
 8006016:	3301      	adds	r3, #1
 8006018:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800601a:	646b      	str	r3, [r5, #68]	; 0x44
		prvAddTaskToReadyList( pxNewTCB );
 800601c:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 800601e:	4b28      	ldr	r3, [pc, #160]	; (80060c0 <prvAddNewTaskToReadyList+0xdc>)
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4298      	cmp	r0, r3
 8006024:	bf84      	itt	hi
 8006026:	4b26      	ldrhi	r3, [pc, #152]	; (80060c0 <prvAddNewTaskToReadyList+0xdc>)
 8006028:	6018      	strhi	r0, [r3, #0]
 800602a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800602e:	1d29      	adds	r1, r5, #4
 8006030:	4b24      	ldr	r3, [pc, #144]	; (80060c4 <prvAddNewTaskToReadyList+0xe0>)
 8006032:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006036:	f7ff fbe1 	bl	80057fc <vListInsertEnd>
	taskEXIT_CRITICAL();
 800603a:	f000 ff7d 	bl	8006f38 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 800603e:	4b1e      	ldr	r3, [pc, #120]	; (80060b8 <prvAddNewTaskToReadyList+0xd4>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	b17b      	cbz	r3, 8006064 <prvAddNewTaskToReadyList+0x80>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006044:	4b1b      	ldr	r3, [pc, #108]	; (80060b4 <prvAddNewTaskToReadyList+0xd0>)
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800604a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800604c:	429a      	cmp	r2, r3
 800604e:	d209      	bcs.n	8006064 <prvAddNewTaskToReadyList+0x80>
			taskYIELD_IF_USING_PREEMPTION();
 8006050:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8006054:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006058:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800605c:	f3bf 8f4f 	dsb	sy
 8006060:	f3bf 8f6f 	isb	sy
}
 8006064:	bd70      	pop	{r4, r5, r6, pc}
			pxCurrentTCB = pxNewTCB;
 8006066:	4b13      	ldr	r3, [pc, #76]	; (80060b4 <prvAddNewTaskToReadyList+0xd0>)
 8006068:	601d      	str	r5, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800606a:	6813      	ldr	r3, [r2, #0]
 800606c:	2b01      	cmp	r3, #1
 800606e:	d1d0      	bne.n	8006012 <prvAddNewTaskToReadyList+0x2e>
 8006070:	4c14      	ldr	r4, [pc, #80]	; (80060c4 <prvAddNewTaskToReadyList+0xe0>)
 8006072:	f504 668c 	add.w	r6, r4, #1120	; 0x460
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006076:	4620      	mov	r0, r4
 8006078:	f7ff fbb2 	bl	80057e0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800607c:	3414      	adds	r4, #20
 800607e:	42b4      	cmp	r4, r6
 8006080:	d1f9      	bne.n	8006076 <prvAddNewTaskToReadyList+0x92>
	vListInitialise( &xDelayedTaskList1 );
 8006082:	4e11      	ldr	r6, [pc, #68]	; (80060c8 <prvAddNewTaskToReadyList+0xe4>)
 8006084:	4630      	mov	r0, r6
 8006086:	f7ff fbab 	bl	80057e0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800608a:	4c10      	ldr	r4, [pc, #64]	; (80060cc <prvAddNewTaskToReadyList+0xe8>)
 800608c:	4620      	mov	r0, r4
 800608e:	f7ff fba7 	bl	80057e0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006092:	480f      	ldr	r0, [pc, #60]	; (80060d0 <prvAddNewTaskToReadyList+0xec>)
 8006094:	f7ff fba4 	bl	80057e0 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8006098:	480e      	ldr	r0, [pc, #56]	; (80060d4 <prvAddNewTaskToReadyList+0xf0>)
 800609a:	f7ff fba1 	bl	80057e0 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 800609e:	480e      	ldr	r0, [pc, #56]	; (80060d8 <prvAddNewTaskToReadyList+0xf4>)
 80060a0:	f7ff fb9e 	bl	80057e0 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 80060a4:	4b0d      	ldr	r3, [pc, #52]	; (80060dc <prvAddNewTaskToReadyList+0xf8>)
 80060a6:	601e      	str	r6, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80060a8:	4b0d      	ldr	r3, [pc, #52]	; (80060e0 <prvAddNewTaskToReadyList+0xfc>)
 80060aa:	601c      	str	r4, [r3, #0]
}
 80060ac:	e7b1      	b.n	8006012 <prvAddNewTaskToReadyList+0x2e>
 80060ae:	bf00      	nop
 80060b0:	20002f6c 	.word	0x20002f6c
 80060b4:	20002b00 	.word	0x20002b00
 80060b8:	20002fc8 	.word	0x20002fc8
 80060bc:	20002f7c 	.word	0x20002f7c
 80060c0:	20002f80 	.word	0x20002f80
 80060c4:	20002b0c 	.word	0x20002b0c
 80060c8:	20002f84 	.word	0x20002f84
 80060cc:	20002f98 	.word	0x20002f98
 80060d0:	20002fb4 	.word	0x20002fb4
 80060d4:	20002fe0 	.word	0x20002fe0
 80060d8:	20002fcc 	.word	0x20002fcc
 80060dc:	20002b04 	.word	0x20002b04
 80060e0:	20002b08 	.word	0x20002b08

080060e4 <prvDeleteTCB>:
	{
 80060e4:	b510      	push	{r4, lr}
 80060e6:	4604      	mov	r4, r0
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80060e8:	3054      	adds	r0, #84	; 0x54
 80060ea:	f001 f963 	bl	80073b4 <_reclaim_reent>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80060ee:	f894 30b9 	ldrb.w	r3, [r4, #185]	; 0xb9
 80060f2:	b163      	cbz	r3, 800610e <prvDeleteTCB+0x2a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80060f4:	2b01      	cmp	r3, #1
 80060f6:	d011      	beq.n	800611c <prvDeleteTCB+0x38>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80060f8:	2b02      	cmp	r3, #2
 80060fa:	d00e      	beq.n	800611a <prvDeleteTCB+0x36>
 80060fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006100:	f383 8811 	msr	BASEPRI, r3
 8006104:	f3bf 8f6f 	isb	sy
 8006108:	f3bf 8f4f 	dsb	sy
 800610c:	e7fe      	b.n	800610c <prvDeleteTCB+0x28>
				vPortFree( pxTCB->pxStack );
 800610e:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8006110:	f001 f8d0 	bl	80072b4 <vPortFree>
				vPortFree( pxTCB );
 8006114:	4620      	mov	r0, r4
 8006116:	f001 f8cd 	bl	80072b4 <vPortFree>
	}
 800611a:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 800611c:	4620      	mov	r0, r4
 800611e:	f001 f8c9 	bl	80072b4 <vPortFree>
 8006122:	e7fa      	b.n	800611a <prvDeleteTCB+0x36>

08006124 <prvIdleTask>:
{
 8006124:	b580      	push	{r7, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006126:	4c15      	ldr	r4, [pc, #84]	; (800617c <prvIdleTask+0x58>)
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8006128:	4f15      	ldr	r7, [pc, #84]	; (8006180 <prvIdleTask+0x5c>)
				--uxCurrentNumberOfTasks;
 800612a:	4e16      	ldr	r6, [pc, #88]	; (8006184 <prvIdleTask+0x60>)
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800612c:	f8df 8058 	ldr.w	r8, [pc, #88]	; 8006188 <prvIdleTask+0x64>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006130:	6823      	ldr	r3, [r4, #0]
 8006132:	b1a3      	cbz	r3, 800615e <prvIdleTask+0x3a>
			taskENTER_CRITICAL();
 8006134:	f000 fede 	bl	8006ef4 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	68dd      	ldr	r5, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800613c:	1d28      	adds	r0, r5, #4
 800613e:	f7ff fb81 	bl	8005844 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006142:	6833      	ldr	r3, [r6, #0]
 8006144:	3b01      	subs	r3, #1
 8006146:	6033      	str	r3, [r6, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006148:	6823      	ldr	r3, [r4, #0]
 800614a:	3b01      	subs	r3, #1
 800614c:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 800614e:	f000 fef3 	bl	8006f38 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8006152:	4628      	mov	r0, r5
 8006154:	f7ff ffc6 	bl	80060e4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006158:	6823      	ldr	r3, [r4, #0]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d1ea      	bne.n	8006134 <prvIdleTask+0x10>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800615e:	f8d8 3000 	ldr.w	r3, [r8]
 8006162:	2b01      	cmp	r3, #1
 8006164:	d9e4      	bls.n	8006130 <prvIdleTask+0xc>
				taskYIELD();
 8006166:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800616a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800616e:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8006172:	f3bf 8f4f 	dsb	sy
 8006176:	f3bf 8f6f 	isb	sy
 800617a:	e7d9      	b.n	8006130 <prvIdleTask+0xc>
 800617c:	20002f70 	.word	0x20002f70
 8006180:	20002fe0 	.word	0x20002fe0
 8006184:	20002f6c 	.word	0x20002f6c
 8006188:	20002b0c 	.word	0x20002b0c

0800618c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800618c:	b570      	push	{r4, r5, r6, lr}
 800618e:	4604      	mov	r4, r0
 8006190:	460d      	mov	r5, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006192:	4b17      	ldr	r3, [pc, #92]	; (80061f0 <prvAddCurrentTaskToDelayedList+0x64>)
 8006194:	681e      	ldr	r6, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006196:	4b17      	ldr	r3, [pc, #92]	; (80061f4 <prvAddCurrentTaskToDelayedList+0x68>)
 8006198:	6818      	ldr	r0, [r3, #0]
 800619a:	3004      	adds	r0, #4
 800619c:	f7ff fb52 	bl	8005844 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80061a0:	f1b4 3fff 	cmp.w	r4, #4294967295
 80061a4:	d00d      	beq.n	80061c2 <prvAddCurrentTaskToDelayedList+0x36>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 80061a6:	4434      	add	r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80061a8:	4b12      	ldr	r3, [pc, #72]	; (80061f4 <prvAddCurrentTaskToDelayedList+0x68>)
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 80061ae:	42a6      	cmp	r6, r4
 80061b0:	d910      	bls.n	80061d4 <prvAddCurrentTaskToDelayedList+0x48>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80061b2:	4b11      	ldr	r3, [pc, #68]	; (80061f8 <prvAddCurrentTaskToDelayedList+0x6c>)
 80061b4:	6818      	ldr	r0, [r3, #0]
 80061b6:	4b0f      	ldr	r3, [pc, #60]	; (80061f4 <prvAddCurrentTaskToDelayedList+0x68>)
 80061b8:	6819      	ldr	r1, [r3, #0]
 80061ba:	3104      	adds	r1, #4
 80061bc:	f7ff fb29 	bl	8005812 <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80061c0:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80061c2:	2d00      	cmp	r5, #0
 80061c4:	d0ef      	beq.n	80061a6 <prvAddCurrentTaskToDelayedList+0x1a>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80061c6:	4b0b      	ldr	r3, [pc, #44]	; (80061f4 <prvAddCurrentTaskToDelayedList+0x68>)
 80061c8:	6819      	ldr	r1, [r3, #0]
 80061ca:	3104      	adds	r1, #4
 80061cc:	480b      	ldr	r0, [pc, #44]	; (80061fc <prvAddCurrentTaskToDelayedList+0x70>)
 80061ce:	f7ff fb15 	bl	80057fc <vListInsertEnd>
 80061d2:	e7f5      	b.n	80061c0 <prvAddCurrentTaskToDelayedList+0x34>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80061d4:	4b0a      	ldr	r3, [pc, #40]	; (8006200 <prvAddCurrentTaskToDelayedList+0x74>)
 80061d6:	6818      	ldr	r0, [r3, #0]
 80061d8:	4b06      	ldr	r3, [pc, #24]	; (80061f4 <prvAddCurrentTaskToDelayedList+0x68>)
 80061da:	6819      	ldr	r1, [r3, #0]
 80061dc:	3104      	adds	r1, #4
 80061de:	f7ff fb18 	bl	8005812 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80061e2:	4b08      	ldr	r3, [pc, #32]	; (8006204 <prvAddCurrentTaskToDelayedList+0x78>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	42a3      	cmp	r3, r4
					xNextTaskUnblockTime = xTimeToWake;
 80061e8:	bf84      	itt	hi
 80061ea:	4b06      	ldrhi	r3, [pc, #24]	; (8006204 <prvAddCurrentTaskToDelayedList+0x78>)
 80061ec:	601c      	strhi	r4, [r3, #0]
}
 80061ee:	e7e7      	b.n	80061c0 <prvAddCurrentTaskToDelayedList+0x34>
 80061f0:	20002ff4 	.word	0x20002ff4
 80061f4:	20002b00 	.word	0x20002b00
 80061f8:	20002b08 	.word	0x20002b08
 80061fc:	20002fcc 	.word	0x20002fcc
 8006200:	20002b04 	.word	0x20002b04
 8006204:	20002fac 	.word	0x20002fac

08006208 <xTaskCreateStatic>:
	{
 8006208:	b530      	push	{r4, r5, lr}
 800620a:	b087      	sub	sp, #28
 800620c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
		configASSERT( puxStackBuffer != NULL );
 800620e:	b17c      	cbz	r4, 8006230 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006210:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006212:	b1b5      	cbz	r5, 8006242 <xTaskCreateStatic+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
 8006214:	25bc      	movs	r5, #188	; 0xbc
 8006216:	9504      	str	r5, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006218:	9d04      	ldr	r5, [sp, #16]
 800621a:	2dbc      	cmp	r5, #188	; 0xbc
 800621c:	d01a      	beq.n	8006254 <xTaskCreateStatic+0x4c>
 800621e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006222:	f383 8811 	msr	BASEPRI, r3
 8006226:	f3bf 8f6f 	isb	sy
 800622a:	f3bf 8f4f 	dsb	sy
 800622e:	e7fe      	b.n	800622e <xTaskCreateStatic+0x26>
 8006230:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006234:	f383 8811 	msr	BASEPRI, r3
 8006238:	f3bf 8f6f 	isb	sy
 800623c:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 8006240:	e7fe      	b.n	8006240 <xTaskCreateStatic+0x38>
 8006242:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006246:	f383 8811 	msr	BASEPRI, r3
 800624a:	f3bf 8f6f 	isb	sy
 800624e:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 8006252:	e7fe      	b.n	8006252 <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006254:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006256:	632c      	str	r4, [r5, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006258:	2402      	movs	r4, #2
 800625a:	f885 40b9 	strb.w	r4, [r5, #185]	; 0xb9
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800625e:	2400      	movs	r4, #0
 8006260:	9403      	str	r4, [sp, #12]
 8006262:	9502      	str	r5, [sp, #8]
 8006264:	ac05      	add	r4, sp, #20
 8006266:	9401      	str	r4, [sp, #4]
 8006268:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800626a:	9400      	str	r4, [sp, #0]
 800626c:	f7ff fe5e 	bl	8005f2c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006270:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006272:	f7ff feb7 	bl	8005fe4 <prvAddNewTaskToReadyList>
	}
 8006276:	9805      	ldr	r0, [sp, #20]
 8006278:	b007      	add	sp, #28
 800627a:	bd30      	pop	{r4, r5, pc}

0800627c <xTaskCreate>:
	{
 800627c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006280:	b085      	sub	sp, #20
 8006282:	4607      	mov	r7, r0
 8006284:	4688      	mov	r8, r1
 8006286:	4614      	mov	r4, r2
 8006288:	461e      	mov	r6, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800628a:	0090      	lsls	r0, r2, #2
 800628c:	f000 ff7c 	bl	8007188 <pvPortMalloc>
			if( pxStack != NULL )
 8006290:	b308      	cbz	r0, 80062d6 <xTaskCreate+0x5a>
 8006292:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8006294:	20bc      	movs	r0, #188	; 0xbc
 8006296:	f000 ff77 	bl	8007188 <pvPortMalloc>
				if( pxNewTCB != NULL )
 800629a:	4605      	mov	r5, r0
 800629c:	b1a8      	cbz	r0, 80062ca <xTaskCreate+0x4e>
					pxNewTCB->pxStack = pxStack;
 800629e:	f8c0 9030 	str.w	r9, [r0, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80062a2:	2300      	movs	r3, #0
 80062a4:	f880 30b9 	strb.w	r3, [r0, #185]	; 0xb9
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80062a8:	9303      	str	r3, [sp, #12]
 80062aa:	9002      	str	r0, [sp, #8]
 80062ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80062ae:	9301      	str	r3, [sp, #4]
 80062b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80062b2:	9300      	str	r3, [sp, #0]
 80062b4:	4633      	mov	r3, r6
 80062b6:	4622      	mov	r2, r4
 80062b8:	4641      	mov	r1, r8
 80062ba:	4638      	mov	r0, r7
 80062bc:	f7ff fe36 	bl	8005f2c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80062c0:	4628      	mov	r0, r5
 80062c2:	f7ff fe8f 	bl	8005fe4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80062c6:	2001      	movs	r0, #1
 80062c8:	e007      	b.n	80062da <xTaskCreate+0x5e>
					vPortFree( pxStack );
 80062ca:	4648      	mov	r0, r9
 80062cc:	f000 fff2 	bl	80072b4 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80062d0:	f04f 30ff 	mov.w	r0, #4294967295
 80062d4:	e001      	b.n	80062da <xTaskCreate+0x5e>
 80062d6:	f04f 30ff 	mov.w	r0, #4294967295
	}
 80062da:	b005      	add	sp, #20
 80062dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080062e0 <vTaskStartScheduler>:
{
 80062e0:	b510      	push	{r4, lr}
 80062e2:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80062e4:	2400      	movs	r4, #0
 80062e6:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80062e8:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80062ea:	aa07      	add	r2, sp, #28
 80062ec:	a906      	add	r1, sp, #24
 80062ee:	a805      	add	r0, sp, #20
 80062f0:	f7ff f948 	bl	8005584 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80062f4:	9b05      	ldr	r3, [sp, #20]
 80062f6:	9302      	str	r3, [sp, #8]
 80062f8:	9b06      	ldr	r3, [sp, #24]
 80062fa:	9301      	str	r3, [sp, #4]
 80062fc:	9400      	str	r4, [sp, #0]
 80062fe:	4623      	mov	r3, r4
 8006300:	9a07      	ldr	r2, [sp, #28]
 8006302:	4917      	ldr	r1, [pc, #92]	; (8006360 <vTaskStartScheduler+0x80>)
 8006304:	4817      	ldr	r0, [pc, #92]	; (8006364 <vTaskStartScheduler+0x84>)
 8006306:	f7ff ff7f 	bl	8006208 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 800630a:	b338      	cbz	r0, 800635c <vTaskStartScheduler+0x7c>
			xReturn = xTimerCreateTimerTask();
 800630c:	f000 fbda 	bl	8006ac4 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8006310:	2801      	cmp	r0, #1
 8006312:	d00b      	beq.n	800632c <vTaskStartScheduler+0x4c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006314:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006318:	d120      	bne.n	800635c <vTaskStartScheduler+0x7c>
 800631a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800631e:	f383 8811 	msr	BASEPRI, r3
 8006322:	f3bf 8f6f 	isb	sy
 8006326:	f3bf 8f4f 	dsb	sy
 800632a:	e7fe      	b.n	800632a <vTaskStartScheduler+0x4a>
 800632c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006330:	f383 8811 	msr	BASEPRI, r3
 8006334:	f3bf 8f6f 	isb	sy
 8006338:	f3bf 8f4f 	dsb	sy
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800633c:	4b0a      	ldr	r3, [pc, #40]	; (8006368 <vTaskStartScheduler+0x88>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	3354      	adds	r3, #84	; 0x54
 8006342:	4a0a      	ldr	r2, [pc, #40]	; (800636c <vTaskStartScheduler+0x8c>)
 8006344:	6013      	str	r3, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 8006346:	4b0a      	ldr	r3, [pc, #40]	; (8006370 <vTaskStartScheduler+0x90>)
 8006348:	f04f 32ff 	mov.w	r2, #4294967295
 800634c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800634e:	4b09      	ldr	r3, [pc, #36]	; (8006374 <vTaskStartScheduler+0x94>)
 8006350:	2201      	movs	r2, #1
 8006352:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8006354:	4b08      	ldr	r3, [pc, #32]	; (8006378 <vTaskStartScheduler+0x98>)
 8006356:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 8006358:	f000 fe56 	bl	8007008 <xPortStartScheduler>
}
 800635c:	b008      	add	sp, #32
 800635e:	bd10      	pop	{r4, pc}
 8006360:	080079fc 	.word	0x080079fc
 8006364:	08006125 	.word	0x08006125
 8006368:	20002b00 	.word	0x20002b00
 800636c:	20000018 	.word	0x20000018
 8006370:	20002fac 	.word	0x20002fac
 8006374:	20002fc8 	.word	0x20002fc8
 8006378:	20002ff4 	.word	0x20002ff4

0800637c <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 800637c:	4a02      	ldr	r2, [pc, #8]	; (8006388 <vTaskSuspendAll+0xc>)
 800637e:	6813      	ldr	r3, [r2, #0]
 8006380:	3301      	adds	r3, #1
 8006382:	6013      	str	r3, [r2, #0]
}
 8006384:	4770      	bx	lr
 8006386:	bf00      	nop
 8006388:	20002f78 	.word	0x20002f78

0800638c <xTaskGetTickCount>:
		xTicks = xTickCount;
 800638c:	4b01      	ldr	r3, [pc, #4]	; (8006394 <xTaskGetTickCount+0x8>)
 800638e:	6818      	ldr	r0, [r3, #0]
}
 8006390:	4770      	bx	lr
 8006392:	bf00      	nop
 8006394:	20002ff4 	.word	0x20002ff4

08006398 <xTaskIncrementTick>:
{
 8006398:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800639c:	4b40      	ldr	r3, [pc, #256]	; (80064a0 <xTaskIncrementTick+0x108>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d170      	bne.n	8006486 <xTaskIncrementTick+0xee>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80063a4:	4b3f      	ldr	r3, [pc, #252]	; (80064a4 <xTaskIncrementTick+0x10c>)
 80063a6:	681e      	ldr	r6, [r3, #0]
 80063a8:	3601      	adds	r6, #1
		xTickCount = xConstTickCount;
 80063aa:	601e      	str	r6, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80063ac:	b9c6      	cbnz	r6, 80063e0 <xTaskIncrementTick+0x48>
			taskSWITCH_DELAYED_LISTS();
 80063ae:	4b3e      	ldr	r3, [pc, #248]	; (80064a8 <xTaskIncrementTick+0x110>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	b143      	cbz	r3, 80063c8 <xTaskIncrementTick+0x30>
 80063b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063ba:	f383 8811 	msr	BASEPRI, r3
 80063be:	f3bf 8f6f 	isb	sy
 80063c2:	f3bf 8f4f 	dsb	sy
 80063c6:	e7fe      	b.n	80063c6 <xTaskIncrementTick+0x2e>
 80063c8:	4a37      	ldr	r2, [pc, #220]	; (80064a8 <xTaskIncrementTick+0x110>)
 80063ca:	6811      	ldr	r1, [r2, #0]
 80063cc:	4b37      	ldr	r3, [pc, #220]	; (80064ac <xTaskIncrementTick+0x114>)
 80063ce:	6818      	ldr	r0, [r3, #0]
 80063d0:	6010      	str	r0, [r2, #0]
 80063d2:	6019      	str	r1, [r3, #0]
 80063d4:	4a36      	ldr	r2, [pc, #216]	; (80064b0 <xTaskIncrementTick+0x118>)
 80063d6:	6813      	ldr	r3, [r2, #0]
 80063d8:	3301      	adds	r3, #1
 80063da:	6013      	str	r3, [r2, #0]
 80063dc:	f7ff fd90 	bl	8005f00 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 80063e0:	4b34      	ldr	r3, [pc, #208]	; (80064b4 <xTaskIncrementTick+0x11c>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	42b3      	cmp	r3, r6
 80063e6:	d841      	bhi.n	800646c <xTaskIncrementTick+0xd4>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80063e8:	4b2f      	ldr	r3, [pc, #188]	; (80064a8 <xTaskIncrementTick+0x110>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	b13b      	cbz	r3, 8006400 <xTaskIncrementTick+0x68>
BaseType_t xSwitchRequired = pdFALSE;
 80063f0:	2500      	movs	r5, #0
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80063f2:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 80064a8 <xTaskIncrementTick+0x110>
					prvAddTaskToReadyList( pxTCB );
 80063f6:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 80064b8 <xTaskIncrementTick+0x120>
 80063fa:	f8df a0c0 	ldr.w	sl, [pc, #192]	; 80064bc <xTaskIncrementTick+0x124>
 80063fe:	e022      	b.n	8006446 <xTaskIncrementTick+0xae>
BaseType_t xSwitchRequired = pdFALSE;
 8006400:	2500      	movs	r5, #0
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006402:	4b2c      	ldr	r3, [pc, #176]	; (80064b4 <xTaskIncrementTick+0x11c>)
 8006404:	f04f 32ff 	mov.w	r2, #4294967295
 8006408:	601a      	str	r2, [r3, #0]
					break;
 800640a:	e030      	b.n	800646e <xTaskIncrementTick+0xd6>
						xNextTaskUnblockTime = xItemValue;
 800640c:	4a29      	ldr	r2, [pc, #164]	; (80064b4 <xTaskIncrementTick+0x11c>)
 800640e:	6013      	str	r3, [r2, #0]
						break;
 8006410:	e02d      	b.n	800646e <xTaskIncrementTick+0xd6>
					prvAddTaskToReadyList( pxTCB );
 8006412:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8006414:	f8d9 3000 	ldr.w	r3, [r9]
 8006418:	4298      	cmp	r0, r3
 800641a:	bf88      	it	hi
 800641c:	f8c9 0000 	strhi.w	r0, [r9]
 8006420:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006424:	4639      	mov	r1, r7
 8006426:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 800642a:	f7ff f9e7 	bl	80057fc <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800642e:	4b24      	ldr	r3, [pc, #144]	; (80064c0 <xTaskIncrementTick+0x128>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8006434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8006436:	429a      	cmp	r2, r3
 8006438:	bf28      	it	cs
 800643a:	2501      	movcs	r5, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800643c:	f8d8 3000 	ldr.w	r3, [r8]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d0dd      	beq.n	8006402 <xTaskIncrementTick+0x6a>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006446:	f8d8 3000 	ldr.w	r3, [r8]
 800644a:	68db      	ldr	r3, [r3, #12]
 800644c:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800644e:	6863      	ldr	r3, [r4, #4]
					if( xConstTickCount < xItemValue )
 8006450:	429e      	cmp	r6, r3
 8006452:	d3db      	bcc.n	800640c <xTaskIncrementTick+0x74>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006454:	1d27      	adds	r7, r4, #4
 8006456:	4638      	mov	r0, r7
 8006458:	f7ff f9f4 	bl	8005844 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800645c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800645e:	2b00      	cmp	r3, #0
 8006460:	d0d7      	beq.n	8006412 <xTaskIncrementTick+0x7a>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006462:	f104 0018 	add.w	r0, r4, #24
 8006466:	f7ff f9ed 	bl	8005844 <uxListRemove>
 800646a:	e7d2      	b.n	8006412 <xTaskIncrementTick+0x7a>
BaseType_t xSwitchRequired = pdFALSE;
 800646c:	2500      	movs	r5, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800646e:	4b14      	ldr	r3, [pc, #80]	; (80064c0 <xTaskIncrementTick+0x128>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006474:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006478:	009b      	lsls	r3, r3, #2
 800647a:	4a10      	ldr	r2, [pc, #64]	; (80064bc <xTaskIncrementTick+0x124>)
 800647c:	58d3      	ldr	r3, [r2, r3]
				xSwitchRequired = pdTRUE;
 800647e:	2b02      	cmp	r3, #2
 8006480:	bf28      	it	cs
 8006482:	2501      	movcs	r5, #1
 8006484:	e004      	b.n	8006490 <xTaskIncrementTick+0xf8>
		++uxPendedTicks;
 8006486:	4a0f      	ldr	r2, [pc, #60]	; (80064c4 <xTaskIncrementTick+0x12c>)
 8006488:	6813      	ldr	r3, [r2, #0]
 800648a:	3301      	adds	r3, #1
 800648c:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 800648e:	2500      	movs	r5, #0
		if( xYieldPending != pdFALSE )
 8006490:	4b0d      	ldr	r3, [pc, #52]	; (80064c8 <xTaskIncrementTick+0x130>)
 8006492:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
 8006494:	2b00      	cmp	r3, #0
}
 8006496:	bf0c      	ite	eq
 8006498:	4628      	moveq	r0, r5
 800649a:	2001      	movne	r0, #1
 800649c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064a0:	20002f78 	.word	0x20002f78
 80064a4:	20002ff4 	.word	0x20002ff4
 80064a8:	20002b04 	.word	0x20002b04
 80064ac:	20002b08 	.word	0x20002b08
 80064b0:	20002fb0 	.word	0x20002fb0
 80064b4:	20002fac 	.word	0x20002fac
 80064b8:	20002f80 	.word	0x20002f80
 80064bc:	20002b0c 	.word	0x20002b0c
 80064c0:	20002b00 	.word	0x20002b00
 80064c4:	20002f74 	.word	0x20002f74
 80064c8:	20002ff8 	.word	0x20002ff8

080064cc <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
 80064cc:	4b38      	ldr	r3, [pc, #224]	; (80065b0 <xTaskResumeAll+0xe4>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	b943      	cbnz	r3, 80064e4 <xTaskResumeAll+0x18>
 80064d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064d6:	f383 8811 	msr	BASEPRI, r3
 80064da:	f3bf 8f6f 	isb	sy
 80064de:	f3bf 8f4f 	dsb	sy
 80064e2:	e7fe      	b.n	80064e2 <xTaskResumeAll+0x16>
{
 80064e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	taskENTER_CRITICAL();
 80064e8:	f000 fd04 	bl	8006ef4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 80064ec:	4b30      	ldr	r3, [pc, #192]	; (80065b0 <xTaskResumeAll+0xe4>)
 80064ee:	681a      	ldr	r2, [r3, #0]
 80064f0:	3a01      	subs	r2, #1
 80064f2:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d149      	bne.n	800658e <xTaskResumeAll+0xc2>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80064fa:	4b2e      	ldr	r3, [pc, #184]	; (80065b4 <xTaskResumeAll+0xe8>)
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d04b      	beq.n	800659a <xTaskResumeAll+0xce>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006502:	4b2d      	ldr	r3, [pc, #180]	; (80065b8 <xTaskResumeAll+0xec>)
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d04b      	beq.n	80065a2 <xTaskResumeAll+0xd6>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800650a:	4e2b      	ldr	r6, [pc, #172]	; (80065b8 <xTaskResumeAll+0xec>)
					prvAddTaskToReadyList( pxTCB );
 800650c:	4f2b      	ldr	r7, [pc, #172]	; (80065bc <xTaskResumeAll+0xf0>)
 800650e:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 80065c0 <xTaskResumeAll+0xf4>
 8006512:	e002      	b.n	800651a <xTaskResumeAll+0x4e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006514:	6833      	ldr	r3, [r6, #0]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d041      	beq.n	800659e <xTaskResumeAll+0xd2>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800651a:	68f3      	ldr	r3, [r6, #12]
 800651c:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800651e:	f104 0018 	add.w	r0, r4, #24
 8006522:	f7ff f98f 	bl	8005844 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006526:	1d25      	adds	r5, r4, #4
 8006528:	4628      	mov	r0, r5
 800652a:	f7ff f98b 	bl	8005844 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800652e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	4298      	cmp	r0, r3
 8006534:	bf88      	it	hi
 8006536:	6038      	strhi	r0, [r7, #0]
 8006538:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800653c:	4629      	mov	r1, r5
 800653e:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 8006542:	f7ff f95b 	bl	80057fc <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006546:	4b1f      	ldr	r3, [pc, #124]	; (80065c4 <xTaskResumeAll+0xf8>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800654c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800654e:	429a      	cmp	r2, r3
 8006550:	d3e0      	bcc.n	8006514 <xTaskResumeAll+0x48>
						xYieldPending = pdTRUE;
 8006552:	4b1d      	ldr	r3, [pc, #116]	; (80065c8 <xTaskResumeAll+0xfc>)
 8006554:	2201      	movs	r2, #1
 8006556:	601a      	str	r2, [r3, #0]
 8006558:	e7dc      	b.n	8006514 <xTaskResumeAll+0x48>
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800655a:	3c01      	subs	r4, #1
 800655c:	d005      	beq.n	800656a <xTaskResumeAll+0x9e>
							if( xTaskIncrementTick() != pdFALSE )
 800655e:	f7ff ff1b 	bl	8006398 <xTaskIncrementTick>
 8006562:	2800      	cmp	r0, #0
 8006564:	d0f9      	beq.n	800655a <xTaskResumeAll+0x8e>
								xYieldPending = pdTRUE;
 8006566:	6035      	str	r5, [r6, #0]
 8006568:	e7f7      	b.n	800655a <xTaskResumeAll+0x8e>
						uxPendedTicks = 0;
 800656a:	4b18      	ldr	r3, [pc, #96]	; (80065cc <xTaskResumeAll+0x100>)
 800656c:	2200      	movs	r2, #0
 800656e:	601a      	str	r2, [r3, #0]
				if( xYieldPending != pdFALSE )
 8006570:	4b15      	ldr	r3, [pc, #84]	; (80065c8 <xTaskResumeAll+0xfc>)
 8006572:	681c      	ldr	r4, [r3, #0]
 8006574:	b164      	cbz	r4, 8006590 <xTaskResumeAll+0xc4>
					taskYIELD_IF_USING_PREEMPTION();
 8006576:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800657a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800657e:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8006582:	f3bf 8f4f 	dsb	sy
 8006586:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 800658a:	2401      	movs	r4, #1
 800658c:	e000      	b.n	8006590 <xTaskResumeAll+0xc4>
BaseType_t xAlreadyYielded = pdFALSE;
 800658e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8006590:	f000 fcd2 	bl	8006f38 <vPortExitCritical>
}
 8006594:	4620      	mov	r0, r4
 8006596:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
BaseType_t xAlreadyYielded = pdFALSE;
 800659a:	2400      	movs	r4, #0
 800659c:	e7f8      	b.n	8006590 <xTaskResumeAll+0xc4>
					prvResetNextTaskUnblockTime();
 800659e:	f7ff fcaf 	bl	8005f00 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80065a2:	4b0a      	ldr	r3, [pc, #40]	; (80065cc <xTaskResumeAll+0x100>)
 80065a4:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80065a6:	2c00      	cmp	r4, #0
 80065a8:	d0e2      	beq.n	8006570 <xTaskResumeAll+0xa4>
								xYieldPending = pdTRUE;
 80065aa:	4e07      	ldr	r6, [pc, #28]	; (80065c8 <xTaskResumeAll+0xfc>)
 80065ac:	2501      	movs	r5, #1
 80065ae:	e7d6      	b.n	800655e <xTaskResumeAll+0x92>
 80065b0:	20002f78 	.word	0x20002f78
 80065b4:	20002f6c 	.word	0x20002f6c
 80065b8:	20002fb4 	.word	0x20002fb4
 80065bc:	20002f80 	.word	0x20002f80
 80065c0:	20002b0c 	.word	0x20002b0c
 80065c4:	20002b00 	.word	0x20002b00
 80065c8:	20002ff8 	.word	0x20002ff8
 80065cc:	20002f74 	.word	0x20002f74

080065d0 <vTaskDelay>:
	{
 80065d0:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 80065d2:	b1a8      	cbz	r0, 8006600 <vTaskDelay+0x30>
 80065d4:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
 80065d6:	4b10      	ldr	r3, [pc, #64]	; (8006618 <vTaskDelay+0x48>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	b143      	cbz	r3, 80065ee <vTaskDelay+0x1e>
 80065dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065e0:	f383 8811 	msr	BASEPRI, r3
 80065e4:	f3bf 8f6f 	isb	sy
 80065e8:	f3bf 8f4f 	dsb	sy
 80065ec:	e7fe      	b.n	80065ec <vTaskDelay+0x1c>
			vTaskSuspendAll();
 80065ee:	f7ff fec5 	bl	800637c <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80065f2:	2100      	movs	r1, #0
 80065f4:	4620      	mov	r0, r4
 80065f6:	f7ff fdc9 	bl	800618c <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 80065fa:	f7ff ff67 	bl	80064cc <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 80065fe:	b948      	cbnz	r0, 8006614 <vTaskDelay+0x44>
			portYIELD_WITHIN_API();
 8006600:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8006604:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006608:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 800660c:	f3bf 8f4f 	dsb	sy
 8006610:	f3bf 8f6f 	isb	sy
	}
 8006614:	bd10      	pop	{r4, pc}
 8006616:	bf00      	nop
 8006618:	20002f78 	.word	0x20002f78

0800661c <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800661c:	4b24      	ldr	r3, [pc, #144]	; (80066b0 <vTaskSwitchContext+0x94>)
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	b11b      	cbz	r3, 800662a <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 8006622:	4b24      	ldr	r3, [pc, #144]	; (80066b4 <vTaskSwitchContext+0x98>)
 8006624:	2201      	movs	r2, #1
 8006626:	601a      	str	r2, [r3, #0]
 8006628:	4770      	bx	lr
		xYieldPending = pdFALSE;
 800662a:	4b22      	ldr	r3, [pc, #136]	; (80066b4 <vTaskSwitchContext+0x98>)
 800662c:	2200      	movs	r2, #0
 800662e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8006630:	4b21      	ldr	r3, [pc, #132]	; (80066b8 <vTaskSwitchContext+0x9c>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8006638:	0092      	lsls	r2, r2, #2
 800663a:	4920      	ldr	r1, [pc, #128]	; (80066bc <vTaskSwitchContext+0xa0>)
 800663c:	588a      	ldr	r2, [r1, r2]
 800663e:	b98a      	cbnz	r2, 8006664 <vTaskSwitchContext+0x48>
 8006640:	b13b      	cbz	r3, 8006652 <vTaskSwitchContext+0x36>
 8006642:	3b01      	subs	r3, #1
 8006644:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8006648:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800664c:	b952      	cbnz	r2, 8006664 <vTaskSwitchContext+0x48>
 800664e:	2b00      	cmp	r3, #0
 8006650:	d1f7      	bne.n	8006642 <vTaskSwitchContext+0x26>
 8006652:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006656:	f383 8811 	msr	BASEPRI, r3
 800665a:	f3bf 8f6f 	isb	sy
 800665e:	f3bf 8f4f 	dsb	sy
 8006662:	e7fe      	b.n	8006662 <vTaskSwitchContext+0x46>
 8006664:	4a15      	ldr	r2, [pc, #84]	; (80066bc <vTaskSwitchContext+0xa0>)
 8006666:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800666a:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 800666e:	6848      	ldr	r0, [r1, #4]
 8006670:	6840      	ldr	r0, [r0, #4]
 8006672:	6048      	str	r0, [r1, #4]
 8006674:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8006678:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800667c:	3208      	adds	r2, #8
 800667e:	4290      	cmp	r0, r2
 8006680:	d00f      	beq.n	80066a2 <vTaskSwitchContext+0x86>
 8006682:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8006686:	4a0d      	ldr	r2, [pc, #52]	; (80066bc <vTaskSwitchContext+0xa0>)
 8006688:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800668c:	6852      	ldr	r2, [r2, #4]
 800668e:	68d1      	ldr	r1, [r2, #12]
 8006690:	4a0b      	ldr	r2, [pc, #44]	; (80066c0 <vTaskSwitchContext+0xa4>)
 8006692:	6011      	str	r1, [r2, #0]
 8006694:	4908      	ldr	r1, [pc, #32]	; (80066b8 <vTaskSwitchContext+0x9c>)
 8006696:	600b      	str	r3, [r1, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006698:	6813      	ldr	r3, [r2, #0]
 800669a:	3354      	adds	r3, #84	; 0x54
 800669c:	4a09      	ldr	r2, [pc, #36]	; (80066c4 <vTaskSwitchContext+0xa8>)
 800669e:	6013      	str	r3, [r2, #0]
}
 80066a0:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80066a2:	6840      	ldr	r0, [r0, #4]
 80066a4:	4a05      	ldr	r2, [pc, #20]	; (80066bc <vTaskSwitchContext+0xa0>)
 80066a6:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80066aa:	6050      	str	r0, [r2, #4]
 80066ac:	e7e9      	b.n	8006682 <vTaskSwitchContext+0x66>
 80066ae:	bf00      	nop
 80066b0:	20002f78 	.word	0x20002f78
 80066b4:	20002ff8 	.word	0x20002ff8
 80066b8:	20002f80 	.word	0x20002f80
 80066bc:	20002b0c 	.word	0x20002b0c
 80066c0:	20002b00 	.word	0x20002b00
 80066c4:	20000018 	.word	0x20000018

080066c8 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 80066c8:	b158      	cbz	r0, 80066e2 <vTaskPlaceOnEventList+0x1a>
{
 80066ca:	b510      	push	{r4, lr}
 80066cc:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80066ce:	4a09      	ldr	r2, [pc, #36]	; (80066f4 <vTaskPlaceOnEventList+0x2c>)
 80066d0:	6811      	ldr	r1, [r2, #0]
 80066d2:	3118      	adds	r1, #24
 80066d4:	f7ff f89d 	bl	8005812 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80066d8:	2101      	movs	r1, #1
 80066da:	4620      	mov	r0, r4
 80066dc:	f7ff fd56 	bl	800618c <prvAddCurrentTaskToDelayedList>
}
 80066e0:	bd10      	pop	{r4, pc}
 80066e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066e6:	f383 8811 	msr	BASEPRI, r3
 80066ea:	f3bf 8f6f 	isb	sy
 80066ee:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 80066f2:	e7fe      	b.n	80066f2 <vTaskPlaceOnEventList+0x2a>
 80066f4:	20002b00 	.word	0x20002b00

080066f8 <vTaskPlaceOnUnorderedEventList>:
	configASSERT( pxEventList );
 80066f8:	b170      	cbz	r0, 8006718 <vTaskPlaceOnUnorderedEventList+0x20>
{
 80066fa:	b510      	push	{r4, lr}
 80066fc:	4614      	mov	r4, r2
 80066fe:	4602      	mov	r2, r0
	configASSERT( uxSchedulerSuspended != 0 );
 8006700:	4b11      	ldr	r3, [pc, #68]	; (8006748 <vTaskPlaceOnUnorderedEventList+0x50>)
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	b98b      	cbnz	r3, 800672a <vTaskPlaceOnUnorderedEventList+0x32>
 8006706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800670a:	f383 8811 	msr	BASEPRI, r3
 800670e:	f3bf 8f6f 	isb	sy
 8006712:	f3bf 8f4f 	dsb	sy
 8006716:	e7fe      	b.n	8006716 <vTaskPlaceOnUnorderedEventList+0x1e>
 8006718:	f04f 0350 	mov.w	r3, #80	; 0x50
 800671c:	f383 8811 	msr	BASEPRI, r3
 8006720:	f3bf 8f6f 	isb	sy
 8006724:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 8006728:	e7fe      	b.n	8006728 <vTaskPlaceOnUnorderedEventList+0x30>
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800672a:	4b08      	ldr	r3, [pc, #32]	; (800674c <vTaskPlaceOnUnorderedEventList+0x54>)
 800672c:	6818      	ldr	r0, [r3, #0]
 800672e:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8006732:	6181      	str	r1, [r0, #24]
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006734:	6819      	ldr	r1, [r3, #0]
 8006736:	3118      	adds	r1, #24
 8006738:	4610      	mov	r0, r2
 800673a:	f7ff f85f 	bl	80057fc <vListInsertEnd>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800673e:	2101      	movs	r1, #1
 8006740:	4620      	mov	r0, r4
 8006742:	f7ff fd23 	bl	800618c <prvAddCurrentTaskToDelayedList>
}
 8006746:	bd10      	pop	{r4, pc}
 8006748:	20002f78 	.word	0x20002f78
 800674c:	20002b00 	.word	0x20002b00

08006750 <vTaskPlaceOnEventListRestricted>:
	{
 8006750:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 8006752:	b178      	cbz	r0, 8006774 <vTaskPlaceOnEventListRestricted+0x24>
 8006754:	460d      	mov	r5, r1
 8006756:	4614      	mov	r4, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006758:	4a0b      	ldr	r2, [pc, #44]	; (8006788 <vTaskPlaceOnEventListRestricted+0x38>)
 800675a:	6811      	ldr	r1, [r2, #0]
 800675c:	3118      	adds	r1, #24
 800675e:	f7ff f84d 	bl	80057fc <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 8006762:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006764:	4621      	mov	r1, r4
 8006766:	bf0c      	ite	eq
 8006768:	4628      	moveq	r0, r5
 800676a:	f04f 30ff 	movne.w	r0, #4294967295
 800676e:	f7ff fd0d 	bl	800618c <prvAddCurrentTaskToDelayedList>
	}
 8006772:	bd38      	pop	{r3, r4, r5, pc}
 8006774:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006778:	f383 8811 	msr	BASEPRI, r3
 800677c:	f3bf 8f6f 	isb	sy
 8006780:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
 8006784:	e7fe      	b.n	8006784 <vTaskPlaceOnEventListRestricted+0x34>
 8006786:	bf00      	nop
 8006788:	20002b00 	.word	0x20002b00

0800678c <xTaskRemoveFromEventList>:
{
 800678c:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800678e:	68c3      	ldr	r3, [r0, #12]
 8006790:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8006792:	b32c      	cbz	r4, 80067e0 <xTaskRemoveFromEventList+0x54>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006794:	f104 0518 	add.w	r5, r4, #24
 8006798:	4628      	mov	r0, r5
 800679a:	f7ff f853 	bl	8005844 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800679e:	4b17      	ldr	r3, [pc, #92]	; (80067fc <xTaskRemoveFromEventList+0x70>)
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	bb33      	cbnz	r3, 80067f2 <xTaskRemoveFromEventList+0x66>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80067a4:	1d25      	adds	r5, r4, #4
 80067a6:	4628      	mov	r0, r5
 80067a8:	f7ff f84c 	bl	8005844 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80067ac:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80067ae:	4b14      	ldr	r3, [pc, #80]	; (8006800 <xTaskRemoveFromEventList+0x74>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4298      	cmp	r0, r3
 80067b4:	bf84      	itt	hi
 80067b6:	4b12      	ldrhi	r3, [pc, #72]	; (8006800 <xTaskRemoveFromEventList+0x74>)
 80067b8:	6018      	strhi	r0, [r3, #0]
 80067ba:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80067be:	4629      	mov	r1, r5
 80067c0:	4b10      	ldr	r3, [pc, #64]	; (8006804 <xTaskRemoveFromEventList+0x78>)
 80067c2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80067c6:	f7ff f819 	bl	80057fc <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80067ca:	4b0f      	ldr	r3, [pc, #60]	; (8006808 <xTaskRemoveFromEventList+0x7c>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80067d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067d2:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 80067d4:	bf83      	ittte	hi
 80067d6:	2001      	movhi	r0, #1
 80067d8:	4b0c      	ldrhi	r3, [pc, #48]	; (800680c <xTaskRemoveFromEventList+0x80>)
 80067da:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 80067dc:	2000      	movls	r0, #0
}
 80067de:	bd38      	pop	{r3, r4, r5, pc}
 80067e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067e4:	f383 8811 	msr	BASEPRI, r3
 80067e8:	f3bf 8f6f 	isb	sy
 80067ec:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 80067f0:	e7fe      	b.n	80067f0 <xTaskRemoveFromEventList+0x64>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80067f2:	4629      	mov	r1, r5
 80067f4:	4806      	ldr	r0, [pc, #24]	; (8006810 <xTaskRemoveFromEventList+0x84>)
 80067f6:	f7ff f801 	bl	80057fc <vListInsertEnd>
 80067fa:	e7e6      	b.n	80067ca <xTaskRemoveFromEventList+0x3e>
 80067fc:	20002f78 	.word	0x20002f78
 8006800:	20002f80 	.word	0x20002f80
 8006804:	20002b0c 	.word	0x20002b0c
 8006808:	20002b00 	.word	0x20002b00
 800680c:	20002ff8 	.word	0x20002ff8
 8006810:	20002fb4 	.word	0x20002fb4

08006814 <vTaskRemoveFromUnorderedEventList>:
{
 8006814:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8006816:	4b1c      	ldr	r3, [pc, #112]	; (8006888 <vTaskRemoveFromUnorderedEventList+0x74>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	b943      	cbnz	r3, 800682e <vTaskRemoveFromUnorderedEventList+0x1a>
 800681c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006820:	f383 8811 	msr	BASEPRI, r3
 8006824:	f3bf 8f6f 	isb	sy
 8006828:	f3bf 8f4f 	dsb	sy
 800682c:	e7fe      	b.n	800682c <vTaskRemoveFromUnorderedEventList+0x18>
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800682e:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8006832:	6001      	str	r1, [r0, #0]
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
 8006834:	68c4      	ldr	r4, [r0, #12]
	configASSERT( pxUnblockedTCB );
 8006836:	b1f4      	cbz	r4, 8006876 <vTaskRemoveFromUnorderedEventList+0x62>
	( void ) uxListRemove( pxEventListItem );
 8006838:	f7ff f804 	bl	8005844 <uxListRemove>
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800683c:	1d25      	adds	r5, r4, #4
 800683e:	4628      	mov	r0, r5
 8006840:	f7ff f800 	bl	8005844 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8006844:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8006846:	4b11      	ldr	r3, [pc, #68]	; (800688c <vTaskRemoveFromUnorderedEventList+0x78>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	4298      	cmp	r0, r3
 800684c:	bf84      	itt	hi
 800684e:	4b0f      	ldrhi	r3, [pc, #60]	; (800688c <vTaskRemoveFromUnorderedEventList+0x78>)
 8006850:	6018      	strhi	r0, [r3, #0]
 8006852:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006856:	4629      	mov	r1, r5
 8006858:	4b0d      	ldr	r3, [pc, #52]	; (8006890 <vTaskRemoveFromUnorderedEventList+0x7c>)
 800685a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800685e:	f7fe ffcd 	bl	80057fc <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006862:	4b0c      	ldr	r3, [pc, #48]	; (8006894 <vTaskRemoveFromUnorderedEventList+0x80>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8006868:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800686a:	429a      	cmp	r2, r3
 800686c:	d902      	bls.n	8006874 <vTaskRemoveFromUnorderedEventList+0x60>
		xYieldPending = pdTRUE;
 800686e:	4b0a      	ldr	r3, [pc, #40]	; (8006898 <vTaskRemoveFromUnorderedEventList+0x84>)
 8006870:	2201      	movs	r2, #1
 8006872:	601a      	str	r2, [r3, #0]
}
 8006874:	bd38      	pop	{r3, r4, r5, pc}
 8006876:	f04f 0350 	mov.w	r3, #80	; 0x50
 800687a:	f383 8811 	msr	BASEPRI, r3
 800687e:	f3bf 8f6f 	isb	sy
 8006882:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 8006886:	e7fe      	b.n	8006886 <vTaskRemoveFromUnorderedEventList+0x72>
 8006888:	20002f78 	.word	0x20002f78
 800688c:	20002f80 	.word	0x20002f80
 8006890:	20002b0c 	.word	0x20002b0c
 8006894:	20002b00 	.word	0x20002b00
 8006898:	20002ff8 	.word	0x20002ff8

0800689c <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800689c:	4b03      	ldr	r3, [pc, #12]	; (80068ac <vTaskInternalSetTimeOutState+0x10>)
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80068a2:	4b03      	ldr	r3, [pc, #12]	; (80068b0 <vTaskInternalSetTimeOutState+0x14>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	6043      	str	r3, [r0, #4]
}
 80068a8:	4770      	bx	lr
 80068aa:	bf00      	nop
 80068ac:	20002fb0 	.word	0x20002fb0
 80068b0:	20002ff4 	.word	0x20002ff4

080068b4 <xTaskCheckForTimeOut>:
{
 80068b4:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxTimeOut );
 80068b6:	b1d0      	cbz	r0, 80068ee <xTaskCheckForTimeOut+0x3a>
 80068b8:	460c      	mov	r4, r1
 80068ba:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
 80068bc:	b301      	cbz	r1, 8006900 <xTaskCheckForTimeOut+0x4c>
	taskENTER_CRITICAL();
 80068be:	f000 fb19 	bl	8006ef4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 80068c2:	4b1b      	ldr	r3, [pc, #108]	; (8006930 <xTaskCheckForTimeOut+0x7c>)
 80068c4:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 80068c6:	6823      	ldr	r3, [r4, #0]
 80068c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068cc:	d029      	beq.n	8006922 <xTaskCheckForTimeOut+0x6e>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80068ce:	6869      	ldr	r1, [r5, #4]
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80068d0:	4818      	ldr	r0, [pc, #96]	; (8006934 <xTaskCheckForTimeOut+0x80>)
 80068d2:	6800      	ldr	r0, [r0, #0]
 80068d4:	f8d5 c000 	ldr.w	ip, [r5]
 80068d8:	4584      	cmp	ip, r0
 80068da:	d001      	beq.n	80068e0 <xTaskCheckForTimeOut+0x2c>
 80068dc:	4291      	cmp	r1, r2
 80068de:	d925      	bls.n	800692c <xTaskCheckForTimeOut+0x78>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80068e0:	1a50      	subs	r0, r2, r1
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80068e2:	4283      	cmp	r3, r0
 80068e4:	d815      	bhi.n	8006912 <xTaskCheckForTimeOut+0x5e>
			*pxTicksToWait = 0;
 80068e6:	2300      	movs	r3, #0
 80068e8:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 80068ea:	2401      	movs	r4, #1
 80068ec:	e01a      	b.n	8006924 <xTaskCheckForTimeOut+0x70>
 80068ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068f2:	f383 8811 	msr	BASEPRI, r3
 80068f6:	f3bf 8f6f 	isb	sy
 80068fa:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
 80068fe:	e7fe      	b.n	80068fe <xTaskCheckForTimeOut+0x4a>
 8006900:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006904:	f383 8811 	msr	BASEPRI, r3
 8006908:	f3bf 8f6f 	isb	sy
 800690c:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
 8006910:	e7fe      	b.n	8006910 <xTaskCheckForTimeOut+0x5c>
			*pxTicksToWait -= xElapsedTime;
 8006912:	1a9b      	subs	r3, r3, r2
 8006914:	440b      	add	r3, r1
 8006916:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006918:	4628      	mov	r0, r5
 800691a:	f7ff ffbf 	bl	800689c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800691e:	2400      	movs	r4, #0
 8006920:	e000      	b.n	8006924 <xTaskCheckForTimeOut+0x70>
				xReturn = pdFALSE;
 8006922:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8006924:	f000 fb08 	bl	8006f38 <vPortExitCritical>
}
 8006928:	4620      	mov	r0, r4
 800692a:	bd38      	pop	{r3, r4, r5, pc}
			xReturn = pdTRUE;
 800692c:	2401      	movs	r4, #1
 800692e:	e7f9      	b.n	8006924 <xTaskCheckForTimeOut+0x70>
 8006930:	20002ff4 	.word	0x20002ff4
 8006934:	20002fb0 	.word	0x20002fb0

08006938 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8006938:	4b01      	ldr	r3, [pc, #4]	; (8006940 <vTaskMissedYield+0x8>)
 800693a:	2201      	movs	r2, #1
 800693c:	601a      	str	r2, [r3, #0]
}
 800693e:	4770      	bx	lr
 8006940:	20002ff8 	.word	0x20002ff8

08006944 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8006944:	4b05      	ldr	r3, [pc, #20]	; (800695c <xTaskGetSchedulerState+0x18>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	b133      	cbz	r3, 8006958 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800694a:	4b05      	ldr	r3, [pc, #20]	; (8006960 <xTaskGetSchedulerState+0x1c>)
 800694c:	681b      	ldr	r3, [r3, #0]
				xReturn = taskSCHEDULER_SUSPENDED;
 800694e:	2b00      	cmp	r3, #0
 8006950:	bf0c      	ite	eq
 8006952:	2002      	moveq	r0, #2
 8006954:	2000      	movne	r0, #0
 8006956:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006958:	2001      	movs	r0, #1
	}
 800695a:	4770      	bx	lr
 800695c:	20002fc8 	.word	0x20002fc8
 8006960:	20002f78 	.word	0x20002f78

08006964 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8006964:	2800      	cmp	r0, #0
 8006966:	d03b      	beq.n	80069e0 <xTaskPriorityDisinherit+0x7c>
	{
 8006968:	b538      	push	{r3, r4, r5, lr}
 800696a:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
 800696c:	4b1e      	ldr	r3, [pc, #120]	; (80069e8 <xTaskPriorityDisinherit+0x84>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	4283      	cmp	r3, r0
 8006972:	d008      	beq.n	8006986 <xTaskPriorityDisinherit+0x22>
 8006974:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006978:	f383 8811 	msr	BASEPRI, r3
 800697c:	f3bf 8f6f 	isb	sy
 8006980:	f3bf 8f4f 	dsb	sy
 8006984:	e7fe      	b.n	8006984 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 8006986:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8006988:	b943      	cbnz	r3, 800699c <xTaskPriorityDisinherit+0x38>
 800698a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800698e:	f383 8811 	msr	BASEPRI, r3
 8006992:	f3bf 8f6f 	isb	sy
 8006996:	f3bf 8f4f 	dsb	sy
 800699a:	e7fe      	b.n	800699a <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
 800699c:	3b01      	subs	r3, #1
 800699e:	6503      	str	r3, [r0, #80]	; 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80069a0:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80069a2:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 80069a4:	4291      	cmp	r1, r2
 80069a6:	d01d      	beq.n	80069e4 <xTaskPriorityDisinherit+0x80>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80069a8:	b10b      	cbz	r3, 80069ae <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
 80069aa:	2000      	movs	r0, #0
	}
 80069ac:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80069ae:	1d05      	adds	r5, r0, #4
 80069b0:	4628      	mov	r0, r5
 80069b2:	f7fe ff47 	bl	8005844 <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80069b6:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80069b8:	62e0      	str	r0, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80069ba:	f1c0 0338 	rsb	r3, r0, #56	; 0x38
 80069be:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 80069c0:	4b0a      	ldr	r3, [pc, #40]	; (80069ec <xTaskPriorityDisinherit+0x88>)
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	4298      	cmp	r0, r3
 80069c6:	bf84      	itt	hi
 80069c8:	4b08      	ldrhi	r3, [pc, #32]	; (80069ec <xTaskPriorityDisinherit+0x88>)
 80069ca:	6018      	strhi	r0, [r3, #0]
 80069cc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80069d0:	4629      	mov	r1, r5
 80069d2:	4b07      	ldr	r3, [pc, #28]	; (80069f0 <xTaskPriorityDisinherit+0x8c>)
 80069d4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80069d8:	f7fe ff10 	bl	80057fc <vListInsertEnd>
					xReturn = pdTRUE;
 80069dc:	2001      	movs	r0, #1
 80069de:	e7e5      	b.n	80069ac <xTaskPriorityDisinherit+0x48>
	BaseType_t xReturn = pdFALSE;
 80069e0:	2000      	movs	r0, #0
	}
 80069e2:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
 80069e4:	2000      	movs	r0, #0
 80069e6:	e7e1      	b.n	80069ac <xTaskPriorityDisinherit+0x48>
 80069e8:	20002b00 	.word	0x20002b00
 80069ec:	20002f80 	.word	0x20002f80
 80069f0:	20002b0c 	.word	0x20002b0c

080069f4 <uxTaskResetEventItemValue>:
	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 80069f4:	4b04      	ldr	r3, [pc, #16]	; (8006a08 <uxTaskResetEventItemValue+0x14>)
 80069f6:	681a      	ldr	r2, [r3, #0]
 80069f8:	6990      	ldr	r0, [r2, #24]
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80069fa:	6819      	ldr	r1, [r3, #0]
 80069fc:	681a      	ldr	r2, [r3, #0]
 80069fe:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8006a00:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8006a04:	6193      	str	r3, [r2, #24]
}
 8006a06:	4770      	bx	lr
 8006a08:	20002b00 	.word	0x20002b00

08006a0c <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006a0c:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006a0e:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006a10:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006a12:	4291      	cmp	r1, r2
 8006a14:	d80c      	bhi.n	8006a30 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a16:	1ad2      	subs	r2, r2, r3
 8006a18:	6983      	ldr	r3, [r0, #24]
 8006a1a:	429a      	cmp	r2, r3
 8006a1c:	d301      	bcc.n	8006a22 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006a1e:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
 8006a20:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006a22:	1d01      	adds	r1, r0, #4
 8006a24:	4b09      	ldr	r3, [pc, #36]	; (8006a4c <prvInsertTimerInActiveList+0x40>)
 8006a26:	6818      	ldr	r0, [r3, #0]
 8006a28:	f7fe fef3 	bl	8005812 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8006a2c:	2000      	movs	r0, #0
 8006a2e:	e7f7      	b.n	8006a20 <prvInsertTimerInActiveList+0x14>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006a30:	429a      	cmp	r2, r3
 8006a32:	d201      	bcs.n	8006a38 <prvInsertTimerInActiveList+0x2c>
 8006a34:	4299      	cmp	r1, r3
 8006a36:	d206      	bcs.n	8006a46 <prvInsertTimerInActiveList+0x3a>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006a38:	1d01      	adds	r1, r0, #4
 8006a3a:	4b05      	ldr	r3, [pc, #20]	; (8006a50 <prvInsertTimerInActiveList+0x44>)
 8006a3c:	6818      	ldr	r0, [r3, #0]
 8006a3e:	f7fe fee8 	bl	8005812 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8006a42:	2000      	movs	r0, #0
 8006a44:	e7ec      	b.n	8006a20 <prvInsertTimerInActiveList+0x14>
			xProcessTimerNow = pdTRUE;
 8006a46:	2001      	movs	r0, #1
	return xProcessTimerNow;
 8006a48:	e7ea      	b.n	8006a20 <prvInsertTimerInActiveList+0x14>
 8006a4a:	bf00      	nop
 8006a4c:	20003000 	.word	0x20003000
 8006a50:	20002ffc 	.word	0x20002ffc

08006a54 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006a54:	b530      	push	{r4, r5, lr}
 8006a56:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006a58:	f000 fa4c 	bl	8006ef4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006a5c:	4b11      	ldr	r3, [pc, #68]	; (8006aa4 <prvCheckForValidListAndQueue+0x50>)
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	b11b      	cbz	r3, 8006a6a <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006a62:	f000 fa69 	bl	8006f38 <vPortExitCritical>
}
 8006a66:	b003      	add	sp, #12
 8006a68:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
 8006a6a:	4d0f      	ldr	r5, [pc, #60]	; (8006aa8 <prvCheckForValidListAndQueue+0x54>)
 8006a6c:	4628      	mov	r0, r5
 8006a6e:	f7fe feb7 	bl	80057e0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006a72:	4c0e      	ldr	r4, [pc, #56]	; (8006aac <prvCheckForValidListAndQueue+0x58>)
 8006a74:	4620      	mov	r0, r4
 8006a76:	f7fe feb3 	bl	80057e0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006a7a:	4b0d      	ldr	r3, [pc, #52]	; (8006ab0 <prvCheckForValidListAndQueue+0x5c>)
 8006a7c:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006a7e:	4b0d      	ldr	r3, [pc, #52]	; (8006ab4 <prvCheckForValidListAndQueue+0x60>)
 8006a80:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006a82:	2300      	movs	r3, #0
 8006a84:	9300      	str	r3, [sp, #0]
 8006a86:	4b0c      	ldr	r3, [pc, #48]	; (8006ab8 <prvCheckForValidListAndQueue+0x64>)
 8006a88:	4a0c      	ldr	r2, [pc, #48]	; (8006abc <prvCheckForValidListAndQueue+0x68>)
 8006a8a:	2110      	movs	r1, #16
 8006a8c:	200a      	movs	r0, #10
 8006a8e:	f7fe ffc0 	bl	8005a12 <xQueueGenericCreateStatic>
 8006a92:	4b04      	ldr	r3, [pc, #16]	; (8006aa4 <prvCheckForValidListAndQueue+0x50>)
 8006a94:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
 8006a96:	2800      	cmp	r0, #0
 8006a98:	d0e3      	beq.n	8006a62 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006a9a:	4909      	ldr	r1, [pc, #36]	; (8006ac0 <prvCheckForValidListAndQueue+0x6c>)
 8006a9c:	f7ff f9f4 	bl	8005e88 <vQueueAddToRegistry>
 8006aa0:	e7df      	b.n	8006a62 <prvCheckForValidListAndQueue+0xe>
 8006aa2:	bf00      	nop
 8006aa4:	20003120 	.word	0x20003120
 8006aa8:	200030a4 	.word	0x200030a4
 8006aac:	200030b8 	.word	0x200030b8
 8006ab0:	20002ffc 	.word	0x20002ffc
 8006ab4:	20003000 	.word	0x20003000
 8006ab8:	200030d0 	.word	0x200030d0
 8006abc:	20003004 	.word	0x20003004
 8006ac0:	08007a04 	.word	0x08007a04

08006ac4 <xTimerCreateTimerTask>:
{
 8006ac4:	b510      	push	{r4, lr}
 8006ac6:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 8006ac8:	f7ff ffc4 	bl	8006a54 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8006acc:	4b12      	ldr	r3, [pc, #72]	; (8006b18 <xTimerCreateTimerTask+0x54>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	b1cb      	cbz	r3, 8006b06 <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006ad2:	2400      	movs	r4, #0
 8006ad4:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006ad6:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006ad8:	aa07      	add	r2, sp, #28
 8006ada:	a906      	add	r1, sp, #24
 8006adc:	a805      	add	r0, sp, #20
 8006ade:	f7fe fd5d 	bl	800559c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006ae2:	9b05      	ldr	r3, [sp, #20]
 8006ae4:	9302      	str	r3, [sp, #8]
 8006ae6:	9b06      	ldr	r3, [sp, #24]
 8006ae8:	9301      	str	r3, [sp, #4]
 8006aea:	2302      	movs	r3, #2
 8006aec:	9300      	str	r3, [sp, #0]
 8006aee:	4623      	mov	r3, r4
 8006af0:	9a07      	ldr	r2, [sp, #28]
 8006af2:	490a      	ldr	r1, [pc, #40]	; (8006b1c <xTimerCreateTimerTask+0x58>)
 8006af4:	480a      	ldr	r0, [pc, #40]	; (8006b20 <xTimerCreateTimerTask+0x5c>)
 8006af6:	f7ff fb87 	bl	8006208 <xTaskCreateStatic>
 8006afa:	4b0a      	ldr	r3, [pc, #40]	; (8006b24 <xTimerCreateTimerTask+0x60>)
 8006afc:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8006afe:	b110      	cbz	r0, 8006b06 <xTimerCreateTimerTask+0x42>
}
 8006b00:	2001      	movs	r0, #1
 8006b02:	b008      	add	sp, #32
 8006b04:	bd10      	pop	{r4, pc}
 8006b06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b0a:	f383 8811 	msr	BASEPRI, r3
 8006b0e:	f3bf 8f6f 	isb	sy
 8006b12:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 8006b16:	e7fe      	b.n	8006b16 <xTimerCreateTimerTask+0x52>
 8006b18:	20003120 	.word	0x20003120
 8006b1c:	08007a0c 	.word	0x08007a0c
 8006b20:	08006c35 	.word	0x08006c35
 8006b24:	20003124 	.word	0x20003124

08006b28 <xTimerGenericCommand>:
	configASSERT( xTimer );
 8006b28:	b1d8      	cbz	r0, 8006b62 <xTimerGenericCommand+0x3a>
 8006b2a:	469c      	mov	ip, r3
 8006b2c:	4603      	mov	r3, r0
	if( xTimerQueue != NULL )
 8006b2e:	4815      	ldr	r0, [pc, #84]	; (8006b84 <xTimerGenericCommand+0x5c>)
 8006b30:	6800      	ldr	r0, [r0, #0]
 8006b32:	b328      	cbz	r0, 8006b80 <xTimerGenericCommand+0x58>
{
 8006b34:	b500      	push	{lr}
 8006b36:	b085      	sub	sp, #20
		xMessage.xMessageID = xCommandID;
 8006b38:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006b3a:	9201      	str	r2, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8006b3c:	9302      	str	r3, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006b3e:	2905      	cmp	r1, #5
 8006b40:	dc18      	bgt.n	8006b74 <xTimerGenericCommand+0x4c>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006b42:	f7ff feff 	bl	8006944 <xTaskGetSchedulerState>
 8006b46:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006b48:	f04f 0300 	mov.w	r3, #0
 8006b4c:	bf0c      	ite	eq
 8006b4e:	9a06      	ldreq	r2, [sp, #24]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006b50:	461a      	movne	r2, r3
 8006b52:	4669      	mov	r1, sp
 8006b54:	480b      	ldr	r0, [pc, #44]	; (8006b84 <xTimerGenericCommand+0x5c>)
 8006b56:	6800      	ldr	r0, [r0, #0]
 8006b58:	f7fe ffb1 	bl	8005abe <xQueueGenericSend>
}
 8006b5c:	b005      	add	sp, #20
 8006b5e:	f85d fb04 	ldr.w	pc, [sp], #4
 8006b62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b66:	f383 8811 	msr	BASEPRI, r3
 8006b6a:	f3bf 8f6f 	isb	sy
 8006b6e:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
 8006b72:	e7fe      	b.n	8006b72 <xTimerGenericCommand+0x4a>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006b74:	2300      	movs	r3, #0
 8006b76:	4662      	mov	r2, ip
 8006b78:	4669      	mov	r1, sp
 8006b7a:	f7ff f86c 	bl	8005c56 <xQueueGenericSendFromISR>
 8006b7e:	e7ed      	b.n	8006b5c <xTimerGenericCommand+0x34>
BaseType_t xReturn = pdFAIL;
 8006b80:	2000      	movs	r0, #0
}
 8006b82:	4770      	bx	lr
 8006b84:	20003120 	.word	0x20003120

08006b88 <prvSampleTimeNow>:
{
 8006b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b8c:	b082      	sub	sp, #8
 8006b8e:	4682      	mov	sl, r0
	xTimeNow = xTaskGetTickCount();
 8006b90:	f7ff fbfc 	bl	800638c <xTaskGetTickCount>
 8006b94:	4606      	mov	r6, r0
	if( xTimeNow < xLastTime )
 8006b96:	4b24      	ldr	r3, [pc, #144]	; (8006c28 <prvSampleTimeNow+0xa0>)
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	4283      	cmp	r3, r0
 8006b9c:	d808      	bhi.n	8006bb0 <prvSampleTimeNow+0x28>
		*pxTimerListsWereSwitched = pdFALSE;
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	f8ca 3000 	str.w	r3, [sl]
	xLastTime = xTimeNow;
 8006ba4:	4b20      	ldr	r3, [pc, #128]	; (8006c28 <prvSampleTimeNow+0xa0>)
 8006ba6:	601e      	str	r6, [r3, #0]
}
 8006ba8:	4630      	mov	r0, r6
 8006baa:	b002      	add	sp, #8
 8006bac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006bb0:	4d1e      	ldr	r5, [pc, #120]	; (8006c2c <prvSampleTimeNow+0xa4>)
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006bb2:	f04f 0800 	mov.w	r8, #0
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006bb6:	682b      	ldr	r3, [r5, #0]
 8006bb8:	681a      	ldr	r2, [r3, #0]
 8006bba:	b35a      	cbz	r2, 8006c14 <prvSampleTimeNow+0x8c>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006bbc:	68db      	ldr	r3, [r3, #12]
 8006bbe:	681f      	ldr	r7, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006bc0:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006bc2:	f104 0904 	add.w	r9, r4, #4
 8006bc6:	4648      	mov	r0, r9
 8006bc8:	f7fe fe3c 	bl	8005844 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006bcc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006bce:	4620      	mov	r0, r4
 8006bd0:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006bd2:	69e3      	ldr	r3, [r4, #28]
 8006bd4:	2b01      	cmp	r3, #1
 8006bd6:	d1ee      	bne.n	8006bb6 <prvSampleTimeNow+0x2e>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006bd8:	69a3      	ldr	r3, [r4, #24]
 8006bda:	443b      	add	r3, r7
			if( xReloadTime > xNextExpireTime )
 8006bdc:	429f      	cmp	r7, r3
 8006bde:	d206      	bcs.n	8006bee <prvSampleTimeNow+0x66>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006be0:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006be2:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006be4:	4649      	mov	r1, r9
 8006be6:	6828      	ldr	r0, [r5, #0]
 8006be8:	f7fe fe13 	bl	8005812 <vListInsert>
 8006bec:	e7e3      	b.n	8006bb6 <prvSampleTimeNow+0x2e>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006bee:	f8cd 8000 	str.w	r8, [sp]
 8006bf2:	4643      	mov	r3, r8
 8006bf4:	463a      	mov	r2, r7
 8006bf6:	4641      	mov	r1, r8
 8006bf8:	4620      	mov	r0, r4
 8006bfa:	f7ff ff95 	bl	8006b28 <xTimerGenericCommand>
				configASSERT( xResult );
 8006bfe:	2800      	cmp	r0, #0
 8006c00:	d1d9      	bne.n	8006bb6 <prvSampleTimeNow+0x2e>
 8006c02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c06:	f383 8811 	msr	BASEPRI, r3
 8006c0a:	f3bf 8f6f 	isb	sy
 8006c0e:	f3bf 8f4f 	dsb	sy
 8006c12:	e7fe      	b.n	8006c12 <prvSampleTimeNow+0x8a>
	pxCurrentTimerList = pxOverflowTimerList;
 8006c14:	4a06      	ldr	r2, [pc, #24]	; (8006c30 <prvSampleTimeNow+0xa8>)
 8006c16:	6810      	ldr	r0, [r2, #0]
 8006c18:	4904      	ldr	r1, [pc, #16]	; (8006c2c <prvSampleTimeNow+0xa4>)
 8006c1a:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
 8006c1c:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
 8006c1e:	2301      	movs	r3, #1
 8006c20:	f8ca 3000 	str.w	r3, [sl]
 8006c24:	e7be      	b.n	8006ba4 <prvSampleTimeNow+0x1c>
 8006c26:	bf00      	nop
 8006c28:	200030cc 	.word	0x200030cc
 8006c2c:	20002ffc 	.word	0x20002ffc
 8006c30:	20003000 	.word	0x20003000

08006c34 <prvTimerTask>:
{
 8006c34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006c38:	b089      	sub	sp, #36	; 0x24
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006c3a:	4e74      	ldr	r6, [pc, #464]	; (8006e0c <prvTimerTask+0x1d8>)
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006c3c:	4d74      	ldr	r5, [pc, #464]	; (8006e10 <prvTimerTask+0x1dc>)
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006c3e:	4f75      	ldr	r7, [pc, #468]	; (8006e14 <prvTimerTask+0x1e0>)
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006c40:	6833      	ldr	r3, [r6, #0]
 8006c42:	f8d3 8000 	ldr.w	r8, [r3]
	if( *pxListWasEmpty == pdFALSE )
 8006c46:	f1b8 0f00 	cmp.w	r8, #0
 8006c4a:	d00f      	beq.n	8006c6c <prvTimerTask+0x38>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006c4c:	68db      	ldr	r3, [r3, #12]
 8006c4e:	f8d3 8000 	ldr.w	r8, [r3]
	vTaskSuspendAll();
 8006c52:	f7ff fb93 	bl	800637c <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006c56:	a804      	add	r0, sp, #16
 8006c58:	f7ff ff96 	bl	8006b88 <prvSampleTimeNow>
 8006c5c:	4604      	mov	r4, r0
		if( xTimerListsWereSwitched == pdFALSE )
 8006c5e:	9b04      	ldr	r3, [sp, #16]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d154      	bne.n	8006d0e <prvTimerTask+0xda>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006c64:	4580      	cmp	r8, r0
 8006c66:	d923      	bls.n	8006cb0 <prvTimerTask+0x7c>
 8006c68:	2200      	movs	r2, #0
 8006c6a:	e00d      	b.n	8006c88 <prvTimerTask+0x54>
	vTaskSuspendAll();
 8006c6c:	f7ff fb86 	bl	800637c <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006c70:	a804      	add	r0, sp, #16
 8006c72:	f7ff ff89 	bl	8006b88 <prvSampleTimeNow>
 8006c76:	4604      	mov	r4, r0
		if( xTimerListsWereSwitched == pdFALSE )
 8006c78:	9b04      	ldr	r3, [sp, #16]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d147      	bne.n	8006d0e <prvTimerTask+0xda>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	681a      	ldr	r2, [r3, #0]
 8006c82:	fab2 f282 	clz	r2, r2
 8006c86:	0952      	lsrs	r2, r2, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006c88:	eba8 0104 	sub.w	r1, r8, r4
 8006c8c:	6828      	ldr	r0, [r5, #0]
 8006c8e:	f7ff f90f 	bl	8005eb0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006c92:	f7ff fc1b 	bl	80064cc <xTaskResumeAll>
 8006c96:	2800      	cmp	r0, #0
 8006c98:	d13b      	bne.n	8006d12 <prvTimerTask+0xde>
					portYIELD_WITHIN_API();
 8006c9a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8006c9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ca2:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
 8006ca6:	f3bf 8f4f 	dsb	sy
 8006caa:	f3bf 8f6f 	isb	sy
 8006cae:	e030      	b.n	8006d12 <prvTimerTask+0xde>
				( void ) xTaskResumeAll();
 8006cb0:	f7ff fc0c 	bl	80064cc <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006cb4:	6833      	ldr	r3, [r6, #0]
 8006cb6:	68db      	ldr	r3, [r3, #12]
 8006cb8:	f8d3 900c 	ldr.w	r9, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006cbc:	f109 0004 	add.w	r0, r9, #4
 8006cc0:	f7fe fdc0 	bl	8005844 <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006cc4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006cc8:	2b01      	cmp	r3, #1
 8006cca:	d004      	beq.n	8006cd6 <prvTimerTask+0xa2>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006ccc:	f8d9 3024 	ldr.w	r3, [r9, #36]	; 0x24
 8006cd0:	4648      	mov	r0, r9
 8006cd2:	4798      	blx	r3
}
 8006cd4:	e01d      	b.n	8006d12 <prvTimerTask+0xde>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006cd6:	f8d9 1018 	ldr.w	r1, [r9, #24]
 8006cda:	4643      	mov	r3, r8
 8006cdc:	4622      	mov	r2, r4
 8006cde:	4441      	add	r1, r8
 8006ce0:	4648      	mov	r0, r9
 8006ce2:	f7ff fe93 	bl	8006a0c <prvInsertTimerInActiveList>
 8006ce6:	2800      	cmp	r0, #0
 8006ce8:	d0f0      	beq.n	8006ccc <prvTimerTask+0x98>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006cea:	2100      	movs	r1, #0
 8006cec:	9100      	str	r1, [sp, #0]
 8006cee:	460b      	mov	r3, r1
 8006cf0:	4642      	mov	r2, r8
 8006cf2:	4648      	mov	r0, r9
 8006cf4:	f7ff ff18 	bl	8006b28 <xTimerGenericCommand>
			configASSERT( xResult );
 8006cf8:	2800      	cmp	r0, #0
 8006cfa:	d1e7      	bne.n	8006ccc <prvTimerTask+0x98>
 8006cfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d00:	f383 8811 	msr	BASEPRI, r3
 8006d04:	f3bf 8f6f 	isb	sy
 8006d08:	f3bf 8f4f 	dsb	sy
 8006d0c:	e7fe      	b.n	8006d0c <prvTimerTask+0xd8>
			( void ) xTaskResumeAll();
 8006d0e:	f7ff fbdd 	bl	80064cc <xTaskResumeAll>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006d12:	2400      	movs	r4, #0
}
 8006d14:	e006      	b.n	8006d24 <prvTimerTask+0xf0>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006d16:	9907      	ldr	r1, [sp, #28]
 8006d18:	9806      	ldr	r0, [sp, #24]
 8006d1a:	9b05      	ldr	r3, [sp, #20]
 8006d1c:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006d1e:	9b04      	ldr	r3, [sp, #16]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	da09      	bge.n	8006d38 <prvTimerTask+0x104>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006d24:	4622      	mov	r2, r4
 8006d26:	a904      	add	r1, sp, #16
 8006d28:	6828      	ldr	r0, [r5, #0]
 8006d2a:	f7fe fffa 	bl	8005d22 <xQueueReceive>
 8006d2e:	2800      	cmp	r0, #0
 8006d30:	d086      	beq.n	8006c40 <prvTimerTask+0xc>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006d32:	9b04      	ldr	r3, [sp, #16]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	dbee      	blt.n	8006d16 <prvTimerTask+0xe2>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006d38:	f8dd 8018 	ldr.w	r8, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006d3c:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8006d40:	b11b      	cbz	r3, 8006d4a <prvTimerTask+0x116>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006d42:	f108 0004 	add.w	r0, r8, #4
 8006d46:	f7fe fd7d 	bl	8005844 <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006d4a:	a803      	add	r0, sp, #12
 8006d4c:	f7ff ff1c 	bl	8006b88 <prvSampleTimeNow>
			switch( xMessage.xMessageID )
 8006d50:	9b04      	ldr	r3, [sp, #16]
 8006d52:	2b09      	cmp	r3, #9
 8006d54:	d8e6      	bhi.n	8006d24 <prvTimerTask+0xf0>
 8006d56:	a201      	add	r2, pc, #4	; (adr r2, 8006d5c <prvTimerTask+0x128>)
 8006d58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d5c:	08006d85 	.word	0x08006d85
 8006d60:	08006d85 	.word	0x08006d85
 8006d64:	08006d85 	.word	0x08006d85
 8006d68:	08006d25 	.word	0x08006d25
 8006d6c:	08006dd3 	.word	0x08006dd3
 8006d70:	08006dfb 	.word	0x08006dfb
 8006d74:	08006d85 	.word	0x08006d85
 8006d78:	08006d85 	.word	0x08006d85
 8006d7c:	08006d25 	.word	0x08006d25
 8006d80:	08006dd3 	.word	0x08006dd3
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006d84:	9b05      	ldr	r3, [sp, #20]
 8006d86:	f8d8 1018 	ldr.w	r1, [r8, #24]
 8006d8a:	4602      	mov	r2, r0
 8006d8c:	4419      	add	r1, r3
 8006d8e:	4640      	mov	r0, r8
 8006d90:	f7ff fe3c 	bl	8006a0c <prvInsertTimerInActiveList>
 8006d94:	2800      	cmp	r0, #0
 8006d96:	d0c5      	beq.n	8006d24 <prvTimerTask+0xf0>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006d98:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
 8006d9c:	4640      	mov	r0, r8
 8006d9e:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006da0:	f8d8 301c 	ldr.w	r3, [r8, #28]
 8006da4:	2b01      	cmp	r3, #1
 8006da6:	d1bd      	bne.n	8006d24 <prvTimerTask+0xf0>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006da8:	f8d8 2018 	ldr.w	r2, [r8, #24]
 8006dac:	9400      	str	r4, [sp, #0]
 8006dae:	4623      	mov	r3, r4
 8006db0:	9905      	ldr	r1, [sp, #20]
 8006db2:	440a      	add	r2, r1
 8006db4:	4621      	mov	r1, r4
 8006db6:	4640      	mov	r0, r8
 8006db8:	f7ff feb6 	bl	8006b28 <xTimerGenericCommand>
							configASSERT( xResult );
 8006dbc:	2800      	cmp	r0, #0
 8006dbe:	d1b1      	bne.n	8006d24 <prvTimerTask+0xf0>
 8006dc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dc4:	f383 8811 	msr	BASEPRI, r3
 8006dc8:	f3bf 8f6f 	isb	sy
 8006dcc:	f3bf 8f4f 	dsb	sy
 8006dd0:	e7fe      	b.n	8006dd0 <prvTimerTask+0x19c>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006dd2:	9905      	ldr	r1, [sp, #20]
 8006dd4:	f8c8 1018 	str.w	r1, [r8, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006dd8:	b131      	cbz	r1, 8006de8 <prvTimerTask+0x1b4>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006dda:	4603      	mov	r3, r0
 8006ddc:	4602      	mov	r2, r0
 8006dde:	4401      	add	r1, r0
 8006de0:	4640      	mov	r0, r8
 8006de2:	f7ff fe13 	bl	8006a0c <prvInsertTimerInActiveList>
					break;
 8006de6:	e79d      	b.n	8006d24 <prvTimerTask+0xf0>
 8006de8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dec:	f383 8811 	msr	BASEPRI, r3
 8006df0:	f3bf 8f6f 	isb	sy
 8006df4:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006df8:	e7fe      	b.n	8006df8 <prvTimerTask+0x1c4>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006dfa:	f898 302c 	ldrb.w	r3, [r8, #44]	; 0x2c
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d190      	bne.n	8006d24 <prvTimerTask+0xf0>
							vPortFree( pxTimer );
 8006e02:	4640      	mov	r0, r8
 8006e04:	f000 fa56 	bl	80072b4 <vPortFree>
 8006e08:	e78c      	b.n	8006d24 <prvTimerTask+0xf0>
 8006e0a:	bf00      	nop
 8006e0c:	20002ffc 	.word	0x20002ffc
 8006e10:	20003120 	.word	0x20003120
 8006e14:	20003000 	.word	0x20003000

08006e18 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8006e18:	b510      	push	{r4, lr}
 8006e1a:	b084      	sub	sp, #16
 8006e1c:	4614      	mov	r4, r2
 8006e1e:	461a      	mov	r2, r3
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8006e20:	f06f 0301 	mvn.w	r3, #1
 8006e24:	9300      	str	r3, [sp, #0]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8006e26:	9001      	str	r0, [sp, #4]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8006e28:	9102      	str	r1, [sp, #8]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8006e2a:	9403      	str	r4, [sp, #12]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	4669      	mov	r1, sp
 8006e30:	4802      	ldr	r0, [pc, #8]	; (8006e3c <xTimerPendFunctionCallFromISR+0x24>)
 8006e32:	6800      	ldr	r0, [r0, #0]
 8006e34:	f7fe ff0f 	bl	8005c56 <xQueueGenericSendFromISR>

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
	}
 8006e38:	b004      	add	sp, #16
 8006e3a:	bd10      	pop	{r4, pc}
 8006e3c:	20003120 	.word	0x20003120

08006e40 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006e40:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0UL;
 8006e42:	2300      	movs	r3, #0
 8006e44:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006e46:	4b0d      	ldr	r3, [pc, #52]	; (8006e7c <prvTaskExitError+0x3c>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e4e:	d008      	beq.n	8006e62 <prvTaskExitError+0x22>
 8006e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e54:	f383 8811 	msr	BASEPRI, r3
 8006e58:	f3bf 8f6f 	isb	sy
 8006e5c:	f3bf 8f4f 	dsb	sy
 8006e60:	e7fe      	b.n	8006e60 <prvTaskExitError+0x20>
 8006e62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e66:	f383 8811 	msr	BASEPRI, r3
 8006e6a:	f3bf 8f6f 	isb	sy
 8006e6e:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006e72:	9b01      	ldr	r3, [sp, #4]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d0fc      	beq.n	8006e72 <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006e78:	b002      	add	sp, #8
 8006e7a:	4770      	bx	lr
 8006e7c:	20000014 	.word	0x20000014

08006e80 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006e80:	4806      	ldr	r0, [pc, #24]	; (8006e9c <prvPortStartFirstTask+0x1c>)
 8006e82:	6800      	ldr	r0, [r0, #0]
 8006e84:	6800      	ldr	r0, [r0, #0]
 8006e86:	f380 8808 	msr	MSP, r0
 8006e8a:	b662      	cpsie	i
 8006e8c:	b661      	cpsie	f
 8006e8e:	f3bf 8f4f 	dsb	sy
 8006e92:	f3bf 8f6f 	isb	sy
 8006e96:	df00      	svc	0
 8006e98:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006e9a:	0000      	.short	0x0000
 8006e9c:	e000ed08 	.word	0xe000ed08

08006ea0 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006ea0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006ea4:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006ea8:	f021 0101 	bic.w	r1, r1, #1
 8006eac:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006eb0:	4b03      	ldr	r3, [pc, #12]	; (8006ec0 <pxPortInitialiseStack+0x20>)
 8006eb2:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006eb6:	f840 2c20 	str.w	r2, [r0, #-32]
}
 8006eba:	3840      	subs	r0, #64	; 0x40
 8006ebc:	4770      	bx	lr
 8006ebe:	bf00      	nop
 8006ec0:	08006e41 	.word	0x08006e41
	...

08006ed0 <SVC_Handler>:
	__asm volatile (
 8006ed0:	4b07      	ldr	r3, [pc, #28]	; (8006ef0 <pxCurrentTCBConst2>)
 8006ed2:	6819      	ldr	r1, [r3, #0]
 8006ed4:	6808      	ldr	r0, [r1, #0]
 8006ed6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006eda:	f380 8809 	msr	PSP, r0
 8006ede:	f3bf 8f6f 	isb	sy
 8006ee2:	f04f 0000 	mov.w	r0, #0
 8006ee6:	f380 8811 	msr	BASEPRI, r0
 8006eea:	f04e 0e0d 	orr.w	lr, lr, #13
 8006eee:	4770      	bx	lr

08006ef0 <pxCurrentTCBConst2>:
 8006ef0:	20002b00 	.word	0x20002b00

08006ef4 <vPortEnterCritical>:
 8006ef4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ef8:	f383 8811 	msr	BASEPRI, r3
 8006efc:	f3bf 8f6f 	isb	sy
 8006f00:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006f04:	4a0b      	ldr	r2, [pc, #44]	; (8006f34 <vPortEnterCritical+0x40>)
 8006f06:	6813      	ldr	r3, [r2, #0]
 8006f08:	3301      	adds	r3, #1
 8006f0a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006f0c:	2b01      	cmp	r3, #1
 8006f0e:	d000      	beq.n	8006f12 <vPortEnterCritical+0x1e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
	}
}
 8006f10:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006f12:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8006f16:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	; 0xd04
 8006f1a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006f1e:	d0f7      	beq.n	8006f10 <vPortEnterCritical+0x1c>
 8006f20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f24:	f383 8811 	msr	BASEPRI, r3
 8006f28:	f3bf 8f6f 	isb	sy
 8006f2c:	f3bf 8f4f 	dsb	sy
 8006f30:	e7fe      	b.n	8006f30 <vPortEnterCritical+0x3c>
 8006f32:	bf00      	nop
 8006f34:	20000014 	.word	0x20000014

08006f38 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 8006f38:	4b09      	ldr	r3, [pc, #36]	; (8006f60 <vPortExitCritical+0x28>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	b943      	cbnz	r3, 8006f50 <vPortExitCritical+0x18>
 8006f3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f42:	f383 8811 	msr	BASEPRI, r3
 8006f46:	f3bf 8f6f 	isb	sy
 8006f4a:	f3bf 8f4f 	dsb	sy
 8006f4e:	e7fe      	b.n	8006f4e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8006f50:	3b01      	subs	r3, #1
 8006f52:	4a03      	ldr	r2, [pc, #12]	; (8006f60 <vPortExitCritical+0x28>)
 8006f54:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006f56:	b90b      	cbnz	r3, 8006f5c <vPortExitCritical+0x24>
	__asm volatile
 8006f58:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8006f5c:	4770      	bx	lr
 8006f5e:	bf00      	nop
 8006f60:	20000014 	.word	0x20000014
	...

08006f70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006f70:	f3ef 8009 	mrs	r0, PSP
 8006f74:	f3bf 8f6f 	isb	sy
 8006f78:	4b0d      	ldr	r3, [pc, #52]	; (8006fb0 <pxCurrentTCBConst>)
 8006f7a:	681a      	ldr	r2, [r3, #0]
 8006f7c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006f80:	6010      	str	r0, [r2, #0]
 8006f82:	e92d 4008 	stmdb	sp!, {r3, lr}
 8006f86:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006f8a:	f380 8811 	msr	BASEPRI, r0
 8006f8e:	f7ff fb45 	bl	800661c <vTaskSwitchContext>
 8006f92:	f04f 0000 	mov.w	r0, #0
 8006f96:	f380 8811 	msr	BASEPRI, r0
 8006f9a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8006f9e:	6819      	ldr	r1, [r3, #0]
 8006fa0:	6808      	ldr	r0, [r1, #0]
 8006fa2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006fa6:	f380 8809 	msr	PSP, r0
 8006faa:	f3bf 8f6f 	isb	sy
 8006fae:	4770      	bx	lr

08006fb0 <pxCurrentTCBConst>:
 8006fb0:	20002b00 	.word	0x20002b00

08006fb4 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006fb4:	b508      	push	{r3, lr}
	__asm volatile
 8006fb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fba:	f383 8811 	msr	BASEPRI, r3
 8006fbe:	f3bf 8f6f 	isb	sy
 8006fc2:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006fc6:	f7ff f9e7 	bl	8006398 <xTaskIncrementTick>
 8006fca:	b128      	cbz	r0, 8006fd8 <SysTick_Handler+0x24>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006fcc:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8006fd0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006fd4:	f8c3 2d04 	str.w	r2, [r3, #3332]	; 0xd04
	__asm volatile
 8006fd8:	2300      	movs	r3, #0
 8006fda:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8006fde:	bd08      	pop	{r3, pc}

08006fe0 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006fe0:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006fe8:	6193      	str	r3, [r2, #24]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006fea:	4b05      	ldr	r3, [pc, #20]	; (8007000 <vPortSetupTimerInterrupt+0x20>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4905      	ldr	r1, [pc, #20]	; (8007004 <vPortSetupTimerInterrupt+0x24>)
 8006ff0:	fba1 1303 	umull	r1, r3, r1, r3
 8006ff4:	099b      	lsrs	r3, r3, #6
 8006ff6:	3b01      	subs	r3, #1
 8006ff8:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006ffa:	2307      	movs	r3, #7
 8006ffc:	6113      	str	r3, [r2, #16]
}
 8006ffe:	4770      	bx	lr
 8007000:	20000000 	.word	0x20000000
 8007004:	10624dd3 	.word	0x10624dd3

08007008 <xPortStartScheduler>:
{
 8007008:	b510      	push	{r4, lr}
 800700a:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800700c:	4b2b      	ldr	r3, [pc, #172]	; (80070bc <xPortStartScheduler+0xb4>)
 800700e:	781a      	ldrb	r2, [r3, #0]
 8007010:	b2d2      	uxtb	r2, r2
 8007012:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007014:	22ff      	movs	r2, #255	; 0xff
 8007016:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007018:	781b      	ldrb	r3, [r3, #0]
 800701a:	b2db      	uxtb	r3, r3
 800701c:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007020:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8007024:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007028:	4a25      	ldr	r2, [pc, #148]	; (80070c0 <xPortStartScheduler+0xb8>)
 800702a:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800702c:	4b25      	ldr	r3, [pc, #148]	; (80070c4 <xPortStartScheduler+0xbc>)
 800702e:	2207      	movs	r2, #7
 8007030:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007032:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8007036:	f013 0f80 	tst.w	r3, #128	; 0x80
 800703a:	d011      	beq.n	8007060 <xPortStartScheduler+0x58>
 800703c:	2206      	movs	r2, #6
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800703e:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8007042:	005b      	lsls	r3, r3, #1
 8007044:	b2db      	uxtb	r3, r3
 8007046:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800704a:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800704e:	4611      	mov	r1, r2
 8007050:	3a01      	subs	r2, #1
 8007052:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007056:	d1f2      	bne.n	800703e <xPortStartScheduler+0x36>
 8007058:	4b1a      	ldr	r3, [pc, #104]	; (80070c4 <xPortStartScheduler+0xbc>)
 800705a:	6019      	str	r1, [r3, #0]
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800705c:	2903      	cmp	r1, #3
 800705e:	d008      	beq.n	8007072 <xPortStartScheduler+0x6a>
	__asm volatile
 8007060:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007064:	f383 8811 	msr	BASEPRI, r3
 8007068:	f3bf 8f6f 	isb	sy
 800706c:	f3bf 8f4f 	dsb	sy
 8007070:	e7fe      	b.n	8007070 <xPortStartScheduler+0x68>
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007072:	4b14      	ldr	r3, [pc, #80]	; (80070c4 <xPortStartScheduler+0xbc>)
 8007074:	f44f 7240 	mov.w	r2, #768	; 0x300
 8007078:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800707a:	9b01      	ldr	r3, [sp, #4]
 800707c:	b2db      	uxtb	r3, r3
 800707e:	4a0f      	ldr	r2, [pc, #60]	; (80070bc <xPortStartScheduler+0xb4>)
 8007080:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007082:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8007086:	f8d3 2d20 	ldr.w	r2, [r3, #3360]	; 0xd20
 800708a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800708e:	f8c3 2d20 	str.w	r2, [r3, #3360]	; 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007092:	f8d3 2d20 	ldr.w	r2, [r3, #3360]	; 0xd20
 8007096:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 800709a:	f8c3 2d20 	str.w	r2, [r3, #3360]	; 0xd20
	vPortSetupTimerInterrupt();
 800709e:	f7ff ff9f 	bl	8006fe0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 80070a2:	2400      	movs	r4, #0
 80070a4:	4b08      	ldr	r3, [pc, #32]	; (80070c8 <xPortStartScheduler+0xc0>)
 80070a6:	601c      	str	r4, [r3, #0]
	prvPortStartFirstTask();
 80070a8:	f7ff feea 	bl	8006e80 <prvPortStartFirstTask>
	vTaskSwitchContext();
 80070ac:	f7ff fab6 	bl	800661c <vTaskSwitchContext>
	prvTaskExitError();
 80070b0:	f7ff fec6 	bl	8006e40 <prvTaskExitError>
}
 80070b4:	4620      	mov	r0, r4
 80070b6:	b002      	add	sp, #8
 80070b8:	bd10      	pop	{r4, pc}
 80070ba:	bf00      	nop
 80070bc:	e000e400 	.word	0xe000e400
 80070c0:	20003128 	.word	0x20003128
 80070c4:	2000312c 	.word	0x2000312c
 80070c8:	20000014 	.word	0x20000014

080070cc <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80070cc:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80070d0:	2b0f      	cmp	r3, #15
 80070d2:	d90f      	bls.n	80070f4 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80070d4:	4a11      	ldr	r2, [pc, #68]	; (800711c <vPortValidateInterruptPriority+0x50>)
 80070d6:	5c9b      	ldrb	r3, [r3, r2]
 80070d8:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80070da:	4a11      	ldr	r2, [pc, #68]	; (8007120 <vPortValidateInterruptPriority+0x54>)
 80070dc:	7812      	ldrb	r2, [r2, #0]
 80070de:	429a      	cmp	r2, r3
 80070e0:	d908      	bls.n	80070f4 <vPortValidateInterruptPriority+0x28>
 80070e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070e6:	f383 8811 	msr	BASEPRI, r3
 80070ea:	f3bf 8f6f 	isb	sy
 80070ee:	f3bf 8f4f 	dsb	sy
 80070f2:	e7fe      	b.n	80070f2 <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80070f4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80070f8:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	; 0xd0c
 80070fc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007100:	4a08      	ldr	r2, [pc, #32]	; (8007124 <vPortValidateInterruptPriority+0x58>)
 8007102:	6812      	ldr	r2, [r2, #0]
 8007104:	4293      	cmp	r3, r2
 8007106:	d908      	bls.n	800711a <vPortValidateInterruptPriority+0x4e>
 8007108:	f04f 0350 	mov.w	r3, #80	; 0x50
 800710c:	f383 8811 	msr	BASEPRI, r3
 8007110:	f3bf 8f6f 	isb	sy
 8007114:	f3bf 8f4f 	dsb	sy
 8007118:	e7fe      	b.n	8007118 <vPortValidateInterruptPriority+0x4c>
	}
 800711a:	4770      	bx	lr
 800711c:	e000e3f0 	.word	0xe000e3f0
 8007120:	20003128 	.word	0x20003128
 8007124:	2000312c 	.word	0x2000312c

08007128 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007128:	4b15      	ldr	r3, [pc, #84]	; (8007180 <prvInsertBlockIntoFreeList+0x58>)
 800712a:	461a      	mov	r2, r3
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	4283      	cmp	r3, r0
 8007130:	d3fb      	bcc.n	800712a <prvInsertBlockIntoFreeList+0x2>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007132:	6851      	ldr	r1, [r2, #4]
 8007134:	eb02 0c01 	add.w	ip, r2, r1
 8007138:	4560      	cmp	r0, ip
 800713a:	d009      	beq.n	8007150 <prvInsertBlockIntoFreeList+0x28>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800713c:	6841      	ldr	r1, [r0, #4]
 800713e:	eb00 0c01 	add.w	ip, r0, r1
 8007142:	4563      	cmp	r3, ip
 8007144:	d009      	beq.n	800715a <prvInsertBlockIntoFreeList+0x32>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007146:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007148:	4290      	cmp	r0, r2
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800714a:	bf18      	it	ne
 800714c:	6010      	strne	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
 800714e:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007150:	6840      	ldr	r0, [r0, #4]
 8007152:	4401      	add	r1, r0
 8007154:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
 8007156:	4610      	mov	r0, r2
 8007158:	e7f0      	b.n	800713c <prvInsertBlockIntoFreeList+0x14>
{
 800715a:	b410      	push	{r4}
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800715c:	4c09      	ldr	r4, [pc, #36]	; (8007184 <prvInsertBlockIntoFreeList+0x5c>)
 800715e:	6824      	ldr	r4, [r4, #0]
 8007160:	42a3      	cmp	r3, r4
 8007162:	d00a      	beq.n	800717a <prvInsertBlockIntoFreeList+0x52>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007164:	685b      	ldr	r3, [r3, #4]
 8007166:	4419      	add	r1, r3
 8007168:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800716a:	6813      	ldr	r3, [r2, #0]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	6003      	str	r3, [r0, #0]
	if( pxIterator != pxBlockToInsert )
 8007170:	4290      	cmp	r0, r2
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007172:	bf18      	it	ne
 8007174:	6010      	strne	r0, [r2, #0]
	}
}
 8007176:	bc10      	pop	{r4}
 8007178:	4770      	bx	lr
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800717a:	6004      	str	r4, [r0, #0]
 800717c:	e7f8      	b.n	8007170 <prvInsertBlockIntoFreeList+0x48>
 800717e:	bf00      	nop
 8007180:	20003d40 	.word	0x20003d40
 8007184:	20003130 	.word	0x20003130

08007188 <pvPortMalloc>:
{
 8007188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800718a:	4604      	mov	r4, r0
	vTaskSuspendAll();
 800718c:	f7ff f8f6 	bl	800637c <vTaskSuspendAll>
		if( pxEnd == NULL )
 8007190:	4b42      	ldr	r3, [pc, #264]	; (800729c <pvPortMalloc+0x114>)
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	b1b3      	cbz	r3, 80071c4 <pvPortMalloc+0x3c>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007196:	4b42      	ldr	r3, [pc, #264]	; (80072a0 <pvPortMalloc+0x118>)
 8007198:	681d      	ldr	r5, [r3, #0]
 800719a:	4225      	tst	r5, r4
 800719c:	d179      	bne.n	8007292 <pvPortMalloc+0x10a>
			if( xWantedSize > 0 )
 800719e:	2c00      	cmp	r4, #0
 80071a0:	d077      	beq.n	8007292 <pvPortMalloc+0x10a>
				xWantedSize += xHeapStructSize;
 80071a2:	f104 0208 	add.w	r2, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80071a6:	f014 0f07 	tst.w	r4, #7
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80071aa:	bf1c      	itt	ne
 80071ac:	f022 0207 	bicne.w	r2, r2, #7
 80071b0:	3208      	addne	r2, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80071b2:	2a00      	cmp	r2, #0
 80071b4:	d06d      	beq.n	8007292 <pvPortMalloc+0x10a>
 80071b6:	4b3b      	ldr	r3, [pc, #236]	; (80072a4 <pvPortMalloc+0x11c>)
 80071b8:	681e      	ldr	r6, [r3, #0]
 80071ba:	4296      	cmp	r6, r2
 80071bc:	d369      	bcc.n	8007292 <pvPortMalloc+0x10a>
				pxBlock = xStart.pxNextFreeBlock;
 80071be:	493a      	ldr	r1, [pc, #232]	; (80072a8 <pvPortMalloc+0x120>)
 80071c0:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80071c2:	e027      	b.n	8007214 <pvPortMalloc+0x8c>
	uxAddress = ( size_t ) ucHeap;
 80071c4:	4a39      	ldr	r2, [pc, #228]	; (80072ac <pvPortMalloc+0x124>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80071c6:	f012 0f07 	tst.w	r2, #7
 80071ca:	d007      	beq.n	80071dc <pvPortMalloc+0x54>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80071cc:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80071ce:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80071d2:	f502 6340 	add.w	r3, r2, #3072	; 0xc00
 80071d6:	1a5b      	subs	r3, r3, r1
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80071d8:	460a      	mov	r2, r1
 80071da:	e001      	b.n	80071e0 <pvPortMalloc+0x58>
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80071dc:	f44f 6340 	mov.w	r3, #3072	; 0xc00
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80071e0:	4831      	ldr	r0, [pc, #196]	; (80072a8 <pvPortMalloc+0x120>)
 80071e2:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80071e4:	2100      	movs	r1, #0
 80071e6:	6041      	str	r1, [r0, #4]
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80071e8:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 80071ea:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80071ec:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 80071f0:	482a      	ldr	r0, [pc, #168]	; (800729c <pvPortMalloc+0x114>)
 80071f2:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
 80071f4:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80071f6:	6019      	str	r1, [r3, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80071f8:	1a99      	subs	r1, r3, r2
 80071fa:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80071fc:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80071fe:	4b2c      	ldr	r3, [pc, #176]	; (80072b0 <pvPortMalloc+0x128>)
 8007200:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007202:	4b28      	ldr	r3, [pc, #160]	; (80072a4 <pvPortMalloc+0x11c>)
 8007204:	6019      	str	r1, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007206:	4b26      	ldr	r3, [pc, #152]	; (80072a0 <pvPortMalloc+0x118>)
 8007208:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800720c:	601a      	str	r2, [r3, #0]
}
 800720e:	e7c2      	b.n	8007196 <pvPortMalloc+0xe>
 8007210:	4621      	mov	r1, r4
					pxBlock = pxBlock->pxNextFreeBlock;
 8007212:	461c      	mov	r4, r3
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007214:	6863      	ldr	r3, [r4, #4]
 8007216:	4293      	cmp	r3, r2
 8007218:	d202      	bcs.n	8007220 <pvPortMalloc+0x98>
 800721a:	6823      	ldr	r3, [r4, #0]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d1f7      	bne.n	8007210 <pvPortMalloc+0x88>
				if( pxBlock != pxEnd )
 8007220:	4b1e      	ldr	r3, [pc, #120]	; (800729c <pvPortMalloc+0x114>)
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	42a3      	cmp	r3, r4
 8007226:	d034      	beq.n	8007292 <pvPortMalloc+0x10a>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007228:	680f      	ldr	r7, [r1, #0]
 800722a:	3708      	adds	r7, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800722c:	6823      	ldr	r3, [r4, #0]
 800722e:	600b      	str	r3, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007230:	6863      	ldr	r3, [r4, #4]
 8007232:	1a9b      	subs	r3, r3, r2
 8007234:	2b10      	cmp	r3, #16
 8007236:	d910      	bls.n	800725a <pvPortMalloc+0xd2>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007238:	18a0      	adds	r0, r4, r2
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800723a:	f010 0f07 	tst.w	r0, #7
 800723e:	d008      	beq.n	8007252 <pvPortMalloc+0xca>
 8007240:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007244:	f383 8811 	msr	BASEPRI, r3
 8007248:	f3bf 8f6f 	isb	sy
 800724c:	f3bf 8f4f 	dsb	sy
 8007250:	e7fe      	b.n	8007250 <pvPortMalloc+0xc8>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007252:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007254:	6062      	str	r2, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007256:	f7ff ff67 	bl	8007128 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800725a:	6863      	ldr	r3, [r4, #4]
 800725c:	1af6      	subs	r6, r6, r3
 800725e:	4a11      	ldr	r2, [pc, #68]	; (80072a4 <pvPortMalloc+0x11c>)
 8007260:	6016      	str	r6, [r2, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007262:	4a13      	ldr	r2, [pc, #76]	; (80072b0 <pvPortMalloc+0x128>)
 8007264:	6812      	ldr	r2, [r2, #0]
 8007266:	4296      	cmp	r6, r2
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007268:	bf3c      	itt	cc
 800726a:	4a11      	ldrcc	r2, [pc, #68]	; (80072b0 <pvPortMalloc+0x128>)
 800726c:	6016      	strcc	r6, [r2, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800726e:	431d      	orrs	r5, r3
 8007270:	6065      	str	r5, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007272:	2300      	movs	r3, #0
 8007274:	6023      	str	r3, [r4, #0]
	( void ) xTaskResumeAll();
 8007276:	f7ff f929 	bl	80064cc <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800727a:	f017 0f07 	tst.w	r7, #7
 800727e:	d00b      	beq.n	8007298 <pvPortMalloc+0x110>
 8007280:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007284:	f383 8811 	msr	BASEPRI, r3
 8007288:	f3bf 8f6f 	isb	sy
 800728c:	f3bf 8f4f 	dsb	sy
 8007290:	e7fe      	b.n	8007290 <pvPortMalloc+0x108>
	( void ) xTaskResumeAll();
 8007292:	f7ff f91b 	bl	80064cc <xTaskResumeAll>
 8007296:	2700      	movs	r7, #0
}
 8007298:	4638      	mov	r0, r7
 800729a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800729c:	20003130 	.word	0x20003130
 80072a0:	20003d34 	.word	0x20003d34
 80072a4:	20003d38 	.word	0x20003d38
 80072a8:	20003d40 	.word	0x20003d40
 80072ac:	20003134 	.word	0x20003134
 80072b0:	20003d3c 	.word	0x20003d3c

080072b4 <vPortFree>:
	if( pv != NULL )
 80072b4:	b378      	cbz	r0, 8007316 <vPortFree+0x62>
{
 80072b6:	b510      	push	{r4, lr}
 80072b8:	4604      	mov	r4, r0
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80072ba:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80072be:	4a16      	ldr	r2, [pc, #88]	; (8007318 <vPortFree+0x64>)
 80072c0:	6812      	ldr	r2, [r2, #0]
 80072c2:	4213      	tst	r3, r2
 80072c4:	d108      	bne.n	80072d8 <vPortFree+0x24>
 80072c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072ca:	f383 8811 	msr	BASEPRI, r3
 80072ce:	f3bf 8f6f 	isb	sy
 80072d2:	f3bf 8f4f 	dsb	sy
 80072d6:	e7fe      	b.n	80072d6 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80072d8:	f850 1c08 	ldr.w	r1, [r0, #-8]
 80072dc:	b141      	cbz	r1, 80072f0 <vPortFree+0x3c>
 80072de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072e2:	f383 8811 	msr	BASEPRI, r3
 80072e6:	f3bf 8f6f 	isb	sy
 80072ea:	f3bf 8f4f 	dsb	sy
 80072ee:	e7fe      	b.n	80072ee <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80072f0:	ea23 0302 	bic.w	r3, r3, r2
 80072f4:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 80072f8:	f7ff f840 	bl	800637c <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 80072fc:	4a07      	ldr	r2, [pc, #28]	; (800731c <vPortFree+0x68>)
 80072fe:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8007302:	6811      	ldr	r1, [r2, #0]
 8007304:	440b      	add	r3, r1
 8007306:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007308:	f1a4 0008 	sub.w	r0, r4, #8
 800730c:	f7ff ff0c 	bl	8007128 <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
 8007310:	f7ff f8dc 	bl	80064cc <xTaskResumeAll>
}
 8007314:	bd10      	pop	{r4, pc}
 8007316:	4770      	bx	lr
 8007318:	20003d34 	.word	0x20003d34
 800731c:	20003d38 	.word	0x20003d38

08007320 <__libc_init_array>:
 8007320:	b570      	push	{r4, r5, r6, lr}
 8007322:	2600      	movs	r6, #0
 8007324:	4d0c      	ldr	r5, [pc, #48]	; (8007358 <__libc_init_array+0x38>)
 8007326:	4c0d      	ldr	r4, [pc, #52]	; (800735c <__libc_init_array+0x3c>)
 8007328:	1b64      	subs	r4, r4, r5
 800732a:	10a4      	asrs	r4, r4, #2
 800732c:	42a6      	cmp	r6, r4
 800732e:	d109      	bne.n	8007344 <__libc_init_array+0x24>
 8007330:	f000 f8f0 	bl	8007514 <_init>
 8007334:	2600      	movs	r6, #0
 8007336:	4d0a      	ldr	r5, [pc, #40]	; (8007360 <__libc_init_array+0x40>)
 8007338:	4c0a      	ldr	r4, [pc, #40]	; (8007364 <__libc_init_array+0x44>)
 800733a:	1b64      	subs	r4, r4, r5
 800733c:	10a4      	asrs	r4, r4, #2
 800733e:	42a6      	cmp	r6, r4
 8007340:	d105      	bne.n	800734e <__libc_init_array+0x2e>
 8007342:	bd70      	pop	{r4, r5, r6, pc}
 8007344:	f855 3b04 	ldr.w	r3, [r5], #4
 8007348:	4798      	blx	r3
 800734a:	3601      	adds	r6, #1
 800734c:	e7ee      	b.n	800732c <__libc_init_array+0xc>
 800734e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007352:	4798      	blx	r3
 8007354:	3601      	adds	r6, #1
 8007356:	e7f2      	b.n	800733e <__libc_init_array+0x1e>
 8007358:	08007a74 	.word	0x08007a74
 800735c:	08007a74 	.word	0x08007a74
 8007360:	08007a74 	.word	0x08007a74
 8007364:	08007a78 	.word	0x08007a78

08007368 <__retarget_lock_acquire_recursive>:
 8007368:	4770      	bx	lr

0800736a <__retarget_lock_release_recursive>:
 800736a:	4770      	bx	lr

0800736c <memcpy>:
 800736c:	440a      	add	r2, r1
 800736e:	4291      	cmp	r1, r2
 8007370:	f100 33ff 	add.w	r3, r0, #4294967295
 8007374:	d100      	bne.n	8007378 <memcpy+0xc>
 8007376:	4770      	bx	lr
 8007378:	b510      	push	{r4, lr}
 800737a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800737e:	4291      	cmp	r1, r2
 8007380:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007384:	d1f9      	bne.n	800737a <memcpy+0xe>
 8007386:	bd10      	pop	{r4, pc}

08007388 <memset>:
 8007388:	4603      	mov	r3, r0
 800738a:	4402      	add	r2, r0
 800738c:	4293      	cmp	r3, r2
 800738e:	d100      	bne.n	8007392 <memset+0xa>
 8007390:	4770      	bx	lr
 8007392:	f803 1b01 	strb.w	r1, [r3], #1
 8007396:	e7f9      	b.n	800738c <memset+0x4>

08007398 <cleanup_glue>:
 8007398:	b538      	push	{r3, r4, r5, lr}
 800739a:	460c      	mov	r4, r1
 800739c:	6809      	ldr	r1, [r1, #0]
 800739e:	4605      	mov	r5, r0
 80073a0:	b109      	cbz	r1, 80073a6 <cleanup_glue+0xe>
 80073a2:	f7ff fff9 	bl	8007398 <cleanup_glue>
 80073a6:	4621      	mov	r1, r4
 80073a8:	4628      	mov	r0, r5
 80073aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80073ae:	f000 b869 	b.w	8007484 <_free_r>
	...

080073b4 <_reclaim_reent>:
 80073b4:	4b2c      	ldr	r3, [pc, #176]	; (8007468 <_reclaim_reent+0xb4>)
 80073b6:	b570      	push	{r4, r5, r6, lr}
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	4604      	mov	r4, r0
 80073bc:	4283      	cmp	r3, r0
 80073be:	d051      	beq.n	8007464 <_reclaim_reent+0xb0>
 80073c0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80073c2:	b143      	cbz	r3, 80073d6 <_reclaim_reent+0x22>
 80073c4:	68db      	ldr	r3, [r3, #12]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d14a      	bne.n	8007460 <_reclaim_reent+0xac>
 80073ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80073cc:	6819      	ldr	r1, [r3, #0]
 80073ce:	b111      	cbz	r1, 80073d6 <_reclaim_reent+0x22>
 80073d0:	4620      	mov	r0, r4
 80073d2:	f000 f857 	bl	8007484 <_free_r>
 80073d6:	6961      	ldr	r1, [r4, #20]
 80073d8:	b111      	cbz	r1, 80073e0 <_reclaim_reent+0x2c>
 80073da:	4620      	mov	r0, r4
 80073dc:	f000 f852 	bl	8007484 <_free_r>
 80073e0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80073e2:	b111      	cbz	r1, 80073ea <_reclaim_reent+0x36>
 80073e4:	4620      	mov	r0, r4
 80073e6:	f000 f84d 	bl	8007484 <_free_r>
 80073ea:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80073ec:	b111      	cbz	r1, 80073f4 <_reclaim_reent+0x40>
 80073ee:	4620      	mov	r0, r4
 80073f0:	f000 f848 	bl	8007484 <_free_r>
 80073f4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80073f6:	b111      	cbz	r1, 80073fe <_reclaim_reent+0x4a>
 80073f8:	4620      	mov	r0, r4
 80073fa:	f000 f843 	bl	8007484 <_free_r>
 80073fe:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8007400:	b111      	cbz	r1, 8007408 <_reclaim_reent+0x54>
 8007402:	4620      	mov	r0, r4
 8007404:	f000 f83e 	bl	8007484 <_free_r>
 8007408:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800740a:	b111      	cbz	r1, 8007412 <_reclaim_reent+0x5e>
 800740c:	4620      	mov	r0, r4
 800740e:	f000 f839 	bl	8007484 <_free_r>
 8007412:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8007414:	b111      	cbz	r1, 800741c <_reclaim_reent+0x68>
 8007416:	4620      	mov	r0, r4
 8007418:	f000 f834 	bl	8007484 <_free_r>
 800741c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800741e:	b111      	cbz	r1, 8007426 <_reclaim_reent+0x72>
 8007420:	4620      	mov	r0, r4
 8007422:	f000 f82f 	bl	8007484 <_free_r>
 8007426:	69a3      	ldr	r3, [r4, #24]
 8007428:	b1e3      	cbz	r3, 8007464 <_reclaim_reent+0xb0>
 800742a:	4620      	mov	r0, r4
 800742c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800742e:	4798      	blx	r3
 8007430:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8007432:	b1b9      	cbz	r1, 8007464 <_reclaim_reent+0xb0>
 8007434:	4620      	mov	r0, r4
 8007436:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800743a:	f7ff bfad 	b.w	8007398 <cleanup_glue>
 800743e:	5949      	ldr	r1, [r1, r5]
 8007440:	b941      	cbnz	r1, 8007454 <_reclaim_reent+0xa0>
 8007442:	3504      	adds	r5, #4
 8007444:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007446:	2d80      	cmp	r5, #128	; 0x80
 8007448:	68d9      	ldr	r1, [r3, #12]
 800744a:	d1f8      	bne.n	800743e <_reclaim_reent+0x8a>
 800744c:	4620      	mov	r0, r4
 800744e:	f000 f819 	bl	8007484 <_free_r>
 8007452:	e7ba      	b.n	80073ca <_reclaim_reent+0x16>
 8007454:	680e      	ldr	r6, [r1, #0]
 8007456:	4620      	mov	r0, r4
 8007458:	f000 f814 	bl	8007484 <_free_r>
 800745c:	4631      	mov	r1, r6
 800745e:	e7ef      	b.n	8007440 <_reclaim_reent+0x8c>
 8007460:	2500      	movs	r5, #0
 8007462:	e7ef      	b.n	8007444 <_reclaim_reent+0x90>
 8007464:	bd70      	pop	{r4, r5, r6, pc}
 8007466:	bf00      	nop
 8007468:	20000018 	.word	0x20000018

0800746c <__malloc_lock>:
 800746c:	4801      	ldr	r0, [pc, #4]	; (8007474 <__malloc_lock+0x8>)
 800746e:	f7ff bf7b 	b.w	8007368 <__retarget_lock_acquire_recursive>
 8007472:	bf00      	nop
 8007474:	20003d48 	.word	0x20003d48

08007478 <__malloc_unlock>:
 8007478:	4801      	ldr	r0, [pc, #4]	; (8007480 <__malloc_unlock+0x8>)
 800747a:	f7ff bf76 	b.w	800736a <__retarget_lock_release_recursive>
 800747e:	bf00      	nop
 8007480:	20003d48 	.word	0x20003d48

08007484 <_free_r>:
 8007484:	b538      	push	{r3, r4, r5, lr}
 8007486:	4605      	mov	r5, r0
 8007488:	2900      	cmp	r1, #0
 800748a:	d040      	beq.n	800750e <_free_r+0x8a>
 800748c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007490:	1f0c      	subs	r4, r1, #4
 8007492:	2b00      	cmp	r3, #0
 8007494:	bfb8      	it	lt
 8007496:	18e4      	addlt	r4, r4, r3
 8007498:	f7ff ffe8 	bl	800746c <__malloc_lock>
 800749c:	4a1c      	ldr	r2, [pc, #112]	; (8007510 <_free_r+0x8c>)
 800749e:	6813      	ldr	r3, [r2, #0]
 80074a0:	b933      	cbnz	r3, 80074b0 <_free_r+0x2c>
 80074a2:	6063      	str	r3, [r4, #4]
 80074a4:	6014      	str	r4, [r2, #0]
 80074a6:	4628      	mov	r0, r5
 80074a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80074ac:	f7ff bfe4 	b.w	8007478 <__malloc_unlock>
 80074b0:	42a3      	cmp	r3, r4
 80074b2:	d908      	bls.n	80074c6 <_free_r+0x42>
 80074b4:	6820      	ldr	r0, [r4, #0]
 80074b6:	1821      	adds	r1, r4, r0
 80074b8:	428b      	cmp	r3, r1
 80074ba:	bf01      	itttt	eq
 80074bc:	6819      	ldreq	r1, [r3, #0]
 80074be:	685b      	ldreq	r3, [r3, #4]
 80074c0:	1809      	addeq	r1, r1, r0
 80074c2:	6021      	streq	r1, [r4, #0]
 80074c4:	e7ed      	b.n	80074a2 <_free_r+0x1e>
 80074c6:	461a      	mov	r2, r3
 80074c8:	685b      	ldr	r3, [r3, #4]
 80074ca:	b10b      	cbz	r3, 80074d0 <_free_r+0x4c>
 80074cc:	42a3      	cmp	r3, r4
 80074ce:	d9fa      	bls.n	80074c6 <_free_r+0x42>
 80074d0:	6811      	ldr	r1, [r2, #0]
 80074d2:	1850      	adds	r0, r2, r1
 80074d4:	42a0      	cmp	r0, r4
 80074d6:	d10b      	bne.n	80074f0 <_free_r+0x6c>
 80074d8:	6820      	ldr	r0, [r4, #0]
 80074da:	4401      	add	r1, r0
 80074dc:	1850      	adds	r0, r2, r1
 80074de:	4283      	cmp	r3, r0
 80074e0:	6011      	str	r1, [r2, #0]
 80074e2:	d1e0      	bne.n	80074a6 <_free_r+0x22>
 80074e4:	6818      	ldr	r0, [r3, #0]
 80074e6:	685b      	ldr	r3, [r3, #4]
 80074e8:	4401      	add	r1, r0
 80074ea:	6011      	str	r1, [r2, #0]
 80074ec:	6053      	str	r3, [r2, #4]
 80074ee:	e7da      	b.n	80074a6 <_free_r+0x22>
 80074f0:	d902      	bls.n	80074f8 <_free_r+0x74>
 80074f2:	230c      	movs	r3, #12
 80074f4:	602b      	str	r3, [r5, #0]
 80074f6:	e7d6      	b.n	80074a6 <_free_r+0x22>
 80074f8:	6820      	ldr	r0, [r4, #0]
 80074fa:	1821      	adds	r1, r4, r0
 80074fc:	428b      	cmp	r3, r1
 80074fe:	bf01      	itttt	eq
 8007500:	6819      	ldreq	r1, [r3, #0]
 8007502:	685b      	ldreq	r3, [r3, #4]
 8007504:	1809      	addeq	r1, r1, r0
 8007506:	6021      	streq	r1, [r4, #0]
 8007508:	6063      	str	r3, [r4, #4]
 800750a:	6054      	str	r4, [r2, #4]
 800750c:	e7cb      	b.n	80074a6 <_free_r+0x22>
 800750e:	bd38      	pop	{r3, r4, r5, pc}
 8007510:	20003d4c 	.word	0x20003d4c

08007514 <_init>:
 8007514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007516:	bf00      	nop
 8007518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800751a:	bc08      	pop	{r3}
 800751c:	469e      	mov	lr, r3
 800751e:	4770      	bx	lr

08007520 <_fini>:
 8007520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007522:	bf00      	nop
 8007524:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007526:	bc08      	pop	{r3}
 8007528:	469e      	mov	lr, r3
 800752a:	4770      	bx	lr
