// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.339000,HLS_SYN_LAT=9,HLS_SYN_TPT=1,HLS_SYN_MEM=38,HLS_SYN_DSP=64,HLS_SYN_FF=15465,HLS_SYN_LUT=27952,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [191:0] x_V;
output  [11:0] y_0_V;
output   y_0_V_ap_vld;
output  [11:0] y_1_V;
output   y_1_V_ap_vld;
output  [11:0] y_2_V;
output   y_2_V_ap_vld;
output  [11:0] y_3_V;
output   y_3_V_ap_vld;
output  [11:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
reg    ap_block_pp0_stage0_11001;
reg   [191:0] x_V_preg;
reg   [191:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [11:0] p_Val2_10_fu_404_p4;
reg  signed [11:0] p_Val2_10_reg_1563;
reg   [11:0] p_Val2_10_reg_1563_pp0_iter1_reg;
wire  signed [11:0] p_Val2_1_fu_422_p4;
reg  signed [11:0] p_Val2_1_reg_1571;
reg  signed [11:0] p_Val2_1_reg_1571_pp0_iter1_reg;
reg  signed [11:0] p_Val2_1_reg_1571_pp0_iter2_reg;
reg  signed [11:0] p_Val2_1_reg_1571_pp0_iter3_reg;
reg  signed [11:0] p_Val2_2_reg_1578;
reg  signed [11:0] p_Val2_2_reg_1578_pp0_iter1_reg;
reg  signed [11:0] p_Val2_2_reg_1578_pp0_iter2_reg;
reg  signed [11:0] p_Val2_2_reg_1578_pp0_iter3_reg;
wire  signed [11:0] p_Val2_3_fu_442_p4;
reg  signed [11:0] p_Val2_3_reg_1591;
reg  signed [11:0] p_Val2_3_reg_1591_pp0_iter1_reg;
reg  signed [11:0] p_Val2_3_reg_1591_pp0_iter2_reg;
reg  signed [11:0] p_Val2_3_reg_1591_pp0_iter3_reg;
wire  signed [17:0] mul_ln1192_fu_1410_p2;
reg  signed [17:0] mul_ln1192_reg_1600;
wire  signed [11:0] p_Val2_7_fu_477_p4;
reg  signed [11:0] p_Val2_7_reg_1605;
reg  signed [11:0] p_Val2_7_reg_1605_pp0_iter1_reg;
reg  signed [11:0] p_Val2_7_reg_1605_pp0_iter2_reg;
reg   [11:0] trunc_ln708_6_reg_1617;
wire  signed [19:0] grp_fu_1425_p3;
reg  signed [19:0] ret_V_20_reg_1622;
reg   [11:0] trunc_ln708_9_reg_1627;
reg   [11:0] trunc_ln708_s_reg_1632;
wire  signed [17:0] sext_ln728_fu_533_p1;
reg  signed [17:0] sext_ln728_reg_1637;
reg  signed [17:0] sext_ln728_reg_1637_pp0_iter2_reg;
reg   [11:0] trunc_ln_reg_1642;
wire  signed [17:0] sext_ln1118_13_fu_558_p1;
reg  signed [17:0] sext_ln1118_13_reg_1647;
reg   [11:0] trunc_ln708_7_reg_1652;
wire  signed [12:0] lhs_V_2_fu_612_p1;
reg  signed [12:0] lhs_V_2_reg_1657;
wire  signed [13:0] shl_ln_fu_615_p3;
reg  signed [13:0] shl_ln_reg_1662;
reg  signed [13:0] shl_ln_reg_1662_pp0_iter3_reg;
reg   [11:0] trunc_ln708_4_reg_1667;
wire  signed [12:0] ret_V_34_fu_735_p2;
reg  signed [12:0] ret_V_34_reg_1672;
reg  signed [12:0] ret_V_34_reg_1672_pp0_iter4_reg;
wire   [7:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_return;
reg  signed [7:0] p_0_reg_1677;
wire   [7:0] grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_return;
reg   [7:0] p_Val2_s_reg_1684;
wire   [7:0] grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_return;
reg  signed [7:0] p_4_reg_1689;
wire   [7:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_return;
reg   [7:0] p_Val2_5_reg_1694;
wire   [7:0] grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_return;
reg  signed [7:0] p_Val2_4_reg_1699;
wire   [7:0] grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_return;
reg  signed [7:0] p_3_reg_1705;
reg  signed [7:0] p_3_reg_1705_pp0_iter4_reg;
reg  signed [7:0] p_3_reg_1705_pp0_iter5_reg;
reg  signed [7:0] p_3_reg_1705_pp0_iter6_reg;
reg  signed [7:0] p_3_reg_1705_pp0_iter7_reg;
wire  signed [23:0] r_V_14_fu_1477_p2;
reg  signed [23:0] r_V_14_reg_1711;
wire  signed [27:0] r_V_17_fu_1483_p2;
reg  signed [27:0] r_V_17_reg_1717;
wire  signed [17:0] mul_ln728_fu_1489_p2;
reg  signed [17:0] mul_ln728_reg_1722;
wire   [8:0] ret_V_16_fu_767_p2;
reg   [8:0] ret_V_16_reg_1727;
wire   [14:0] ret_V_29_fu_853_p2;
reg   [14:0] ret_V_29_reg_1732;
reg  signed [14:0] ret_V_29_reg_1732_pp0_iter5_reg;
wire  signed [19:0] grp_fu_1494_p3;
reg  signed [19:0] ret_V_6_reg_1737;
wire   [7:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_return;
reg   [7:0] p_Val2_6_reg_1742;
wire  signed [15:0] r_V_35_fu_904_p2;
reg  signed [15:0] r_V_35_reg_1747;
wire   [25:0] r_V_11_fu_948_p2;
reg   [25:0] r_V_11_reg_1753;
wire  signed [19:0] grp_fu_1518_p3;
reg  signed [19:0] ret_V_9_reg_1758;
wire   [23:0] add_ln700_1_fu_968_p2;
reg   [23:0] add_ln700_1_reg_1763;
wire  signed [47:0] mul_ln700_2_fu_997_p2;
reg  signed [47:0] mul_ln700_2_reg_1768;
wire   [15:0] r_V_18_fu_1003_p2;
reg   [15:0] r_V_18_reg_1773;
wire  signed [24:0] grp_fu_1526_p3;
reg  signed [24:0] ret_V_38_reg_1778;
wire   [7:0] grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_return;
reg   [7:0] p_5_reg_1783;
wire   [8:0] ret_V_23_fu_1036_p2;
reg   [8:0] ret_V_23_reg_1788;
wire   [7:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_return;
reg   [7:0] p_7_reg_1793;
wire   [7:0] grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_return;
reg   [7:0] p_10_reg_1798;
wire   [16:0] ret_V_28_fu_1045_p2;
reg   [16:0] ret_V_28_reg_1803;
wire   [7:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_return;
reg  signed [7:0] p_1_reg_1808;
wire   [7:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_return;
reg   [7:0] p_2_reg_1813;
wire  signed [39:0] r_V_5_fu_1534_p2;
reg  signed [39:0] r_V_5_reg_1818;
wire   [7:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_return;
reg   [7:0] p_8_reg_1823;
wire   [35:0] sub_ln700_fu_1107_p2;
reg   [35:0] sub_ln700_reg_1828;
wire   [47:0] mul_ln700_3_fu_1116_p2;
reg   [47:0] mul_ln700_3_reg_1833;
wire  signed [42:0] r_V_20_fu_1540_p2;
reg  signed [42:0] r_V_20_reg_1838;
wire   [15:0] r_V_21_fu_1136_p2;
reg   [15:0] r_V_21_reg_1843;
wire   [7:0] grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_return;
reg   [7:0] p_6_reg_1848;
wire  signed [33:0] r_V_25_fu_1546_p2;
reg  signed [33:0] r_V_25_reg_1853;
wire   [15:0] r_V_26_fu_1171_p2;
reg   [15:0] r_V_26_reg_1858;
wire   [7:0] grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_return;
reg   [7:0] p_11_reg_1863;
reg   [11:0] trunc_ln708_1_reg_1868;
reg   [11:0] trunc_ln708_1_reg_1868_pp0_iter7_reg;
reg   [11:0] trunc_ln708_1_reg_1868_pp0_iter8_reg;
wire  signed [47:0] mul_ln1192_2_fu_1236_p2;
reg  signed [47:0] mul_ln1192_2_reg_1873;
wire   [7:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_return;
reg   [7:0] p_9_reg_1878;
reg   [11:0] trunc_ln708_5_reg_1883;
reg   [11:0] trunc_ln708_5_reg_1883_pp0_iter7_reg;
reg   [11:0] trunc_ln708_5_reg_1883_pp0_iter8_reg;
wire   [52:0] mul_ln1192_6_fu_1288_p2;
reg   [52:0] mul_ln1192_6_reg_1888;
wire   [15:0] r_V_22_fu_1297_p2;
reg   [15:0] r_V_22_reg_1893;
wire   [49:0] mul_ln1192_9_fu_1309_p2;
reg   [49:0] mul_ln1192_9_reg_1898;
wire   [15:0] r_V_29_fu_1318_p2;
reg   [15:0] r_V_29_reg_1903;
wire  signed [47:0] mul_ln1192_3_fu_1327_p2;
reg  signed [47:0] mul_ln1192_3_reg_1908;
wire   [59:0] mul_ln1192_7_fu_1338_p2;
reg   [59:0] mul_ln1192_7_reg_1913;
wire   [53:0] mul_ln1192_10_fu_1350_p2;
reg   [53:0] mul_ln1192_10_reg_1918;
wire   [47:0] mul_ln1192_4_fu_1359_p2;
reg   [47:0] mul_ln1192_4_reg_1923;
reg   [11:0] trunc_ln708_8_reg_1928;
reg   [11:0] trunc_ln708_11_reg_1933;
reg    ap_block_pp0_stage0_subdone;
reg    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_start;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_done;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_idle;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_ready;
reg    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_ce;
wire   [11:0] grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call75;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call75;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call75;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call75;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call75;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call75;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call75;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call75;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call75;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call75;
reg    ap_block_pp0_stage0_11001_ignoreCallOp22;
reg    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_start;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_done;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_idle;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_ready;
reg    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_ce;
wire   [11:0] grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call80;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call80;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call80;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call80;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call80;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call80;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call80;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call80;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call80;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call80;
reg    ap_block_pp0_stage0_11001_ignoreCallOp24;
reg    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_start;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_done;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_idle;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_ready;
reg    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_ce;
wire   [11:0] grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call99;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call99;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call99;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call99;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call99;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call99;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call99;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call99;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call99;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call99;
reg    ap_block_pp0_stage0_11001_ignoreCallOp28;
reg    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_start;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_done;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_idle;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_ready;
reg    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_ce;
wire   [11:0] grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call117;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call117;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call117;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call117;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call117;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call117;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call117;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call117;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call117;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call117;
reg    ap_block_pp0_stage0_11001_ignoreCallOp29;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_start;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_done;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_idle;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_ready;
reg    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_ce;
wire   [11:0] grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_input_V;
wire   [7:0] grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call39;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call39;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call39;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call39;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call39;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call39;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call39;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call39;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call39;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call39;
reg    ap_block_pp0_stage0_11001_ignoreCallOp46;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_start;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_done;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_idle;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_ready;
reg    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call195;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call195;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call195;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call195;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call195;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call195;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call195;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call195;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call195;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call195;
reg    ap_block_pp0_stage0_11001_ignoreCallOp65;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_done;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_idle;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_ready;
reg    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call235;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call235;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call235;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call235;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call235;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call235;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call235;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call235;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call235;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call235;
reg    ap_block_pp0_stage0_11001_ignoreCallOp73;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_done;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_idle;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_ready;
reg    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call210;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call210;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call210;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call210;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call210;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call210;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call210;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call210;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call210;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call210;
reg    ap_block_pp0_stage0_11001_ignoreCallOp101;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_done;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_idle;
wire    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_ready;
reg    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_ce;
wire   [11:0] grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call251;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call251;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call251;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call251;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call251;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call251;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call251;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call251;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call251;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call251;
reg    ap_block_pp0_stage0_11001_ignoreCallOp113;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_start;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_done;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_idle;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_ready;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_ce;
wire   [11:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call29;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call29;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call29;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call29;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call29;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call29;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call29;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call29;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call29;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call29;
reg    ap_block_pp0_stage0_11001_ignoreCallOp18;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_start;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_done;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_idle;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_ready;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_ce;
wire   [11:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call85;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call85;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call85;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call85;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call85;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call85;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call85;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call85;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call85;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call85;
reg    ap_block_pp0_stage0_11001_ignoreCallOp26;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_start;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_done;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_idle;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_ready;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_ce;
wire   [11:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_input_V;
wire   [7:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call177;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call177;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call177;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call177;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call177;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call177;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call177;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call177;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call177;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call177;
reg    ap_block_pp0_stage0_11001_ignoreCallOp30;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_done;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_idle;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_ready;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_ce;
wire   [11:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call95;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call95;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call95;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call95;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call95;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call95;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call95;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call95;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call95;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call95;
reg    ap_block_pp0_stage0_11001_ignoreCallOp61;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_done;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_idle;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_ready;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call226;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call226;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call226;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call226;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call226;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call226;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call226;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call226;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call226;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call226;
reg    ap_block_pp0_stage0_11001_ignoreCallOp72;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_done;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_idle;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_ready;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call56;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call56;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call56;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call56;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call56;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call56;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call56;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call56;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call56;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call56;
reg    ap_block_pp0_stage0_11001_ignoreCallOp79;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_done;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_idle;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_ready;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_ce;
wire   [11:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call65;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call65;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call65;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call65;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call65;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call65;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call65;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call65;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call65;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call65;
reg    ap_block_pp0_stage0_11001_ignoreCallOp82;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_done;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_idle;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_ready;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call109;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call109;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call109;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call109;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call109;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call109;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call109;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call109;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call109;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call109;
reg    ap_block_pp0_stage0_11001_ignoreCallOp88;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_done;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_idle;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_ready;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_ce;
wire   [11:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call114;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call114;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call114;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call114;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call114;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call114;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call114;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call114;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call114;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call114;
reg    ap_block_pp0_stage0_11001_ignoreCallOp127;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_done;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_idle;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_ready;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_ce;
wire   [7:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call170;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call170;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call170;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call170;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call170;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call170;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call170;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call170;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call170;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call170;
reg    ap_block_pp0_stage0_11001_ignoreCallOp135;
reg    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_start_reg;
reg    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_start_reg;
reg    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start_reg;
reg    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start_reg;
reg    grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start_reg;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start_reg;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start_reg;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start_reg;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start_reg;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start_reg;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start_reg;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start_reg;
reg    ap_block_pp0_stage0_01001;
wire  signed [17:0] grp_fu_1416_p3;
wire  signed [17:0] grp_fu_1433_p3;
wire  signed [17:0] grp_fu_1442_p3;
wire  signed [17:0] grp_fu_1451_p3;
(* use_dsp48 = "no" *) wire   [17:0] ret_V_30_fu_536_p2;
wire   [16:0] shl_ln1118_3_fu_551_p3;
wire   [14:0] shl_ln1118_4_fu_562_p3;
wire  signed [17:0] sext_ln1118_14_fu_569_p1;
wire   [17:0] r_V_33_fu_573_p2;
wire  signed [23:0] grp_fu_1459_p3;
wire   [11:0] sub_ln703_fu_626_p2;
wire  signed [12:0] rhs_V_3_fu_637_p1;
wire   [12:0] ret_V_35_fu_640_p2;
wire  signed [13:0] lhs_V_4_fu_646_p1;
wire   [13:0] ret_V_13_fu_650_p2;
wire  signed [17:0] grp_fu_1468_p3;
wire  signed [17:0] sext_ln1118_4_fu_622_p1;
wire   [16:0] shl_ln1118_7_fu_681_p3;
wire   [13:0] shl_ln1118_8_fu_692_p3;
wire  signed [17:0] sext_ln1118_26_fu_688_p1;
wire  signed [17:0] sext_ln1118_27_fu_699_p1;
wire   [17:0] r_V_38_fu_676_p2;
wire   [17:0] r_V_39_fu_703_p2;
wire   [17:0] add_ln1192_23_fu_709_p2;
wire   [17:0] ret_V_44_fu_715_p2;
wire  signed [12:0] rhs_V_2_fu_732_p1;
wire  signed [13:0] lhs_V_3_fu_749_p1;
wire   [13:0] ret_V_11_fu_753_p2;
wire  signed [8:0] sext_ln703_5_fu_763_p1;
wire   [9:0] tmp_2_fu_794_p3;
wire  signed [14:0] sext_ln1118_8_fu_801_p1;
wire  signed [14:0] sext_ln1118_5_fu_785_p1;
wire  signed [12:0] r_V_fu_779_p1;
wire  signed [12:0] sext_ln1118_7_fu_791_p1;
wire   [12:0] add_ln1192_3_fu_811_p2;
wire   [14:0] add_ln1192_2_fu_805_p2;
wire  signed [14:0] sext_ln1192_fu_817_p1;
wire  signed [7:0] sext_ln1118_9_fu_827_p0;
wire  signed [7:0] tmp_3_fu_831_p1;
wire   [9:0] tmp_3_fu_831_p3;
wire  signed [10:0] sext_ln1118_9_fu_827_p1;
wire  signed [10:0] sext_ln1118_10_fu_839_p1;
wire   [10:0] r_V_30_fu_843_p2;
wire   [14:0] add_ln1192_fu_821_p2;
wire  signed [14:0] sext_ln1118_11_fu_849_p1;
wire   [12:0] r_V_32_fu_862_p2;
wire  signed [12:0] sext_ln703_1_fu_868_p1;
wire   [12:0] ret_V_32_fu_871_p2;
wire  signed [12:0] ret_V_fu_877_p2;
wire  signed [13:0] tmp_5_fu_890_p3;
wire  signed [7:0] r_V_35_fu_904_p0;
wire  signed [15:0] sext_ln1116_1_fu_901_p1;
wire  signed [7:0] r_V_35_fu_904_p1;
wire  signed [23:0] r_V_7_fu_1502_p2;
wire  signed [14:0] sext_ln1118_3_fu_782_p1;
wire   [14:0] r_V_36_fu_915_p2;
wire   [23:0] shl_ln703_fu_910_p2;
wire   [20:0] rhs_V_1_fu_921_p3;
wire  signed [23:0] r_V_10_fu_1510_p2;
wire   [25:0] shl_ln1118_5_fu_941_p3;
wire  signed [25:0] sext_ln1118_18_fu_938_p1;
wire  signed [17:0] lhs_V_1_fu_957_p3;
(* use_dsp48 = "no" *) wire   [23:0] sub_ln1192_fu_929_p2;
wire  signed [23:0] sext_ln1192_6_fu_934_p1;
wire   [25:0] shl_ln1118_6_fu_977_p3;
wire  signed [25:0] sext_ln1118_20_fu_974_p1;
wire   [25:0] r_V_15_fu_984_p2;
wire  signed [27:0] mul_ln700_2_fu_997_p0;
wire  signed [25:0] mul_ln700_2_fu_997_p1;
wire  signed [7:0] r_V_18_fu_1003_p0;
wire  signed [15:0] sext_ln1118_6_fu_788_p1;
wire  signed [7:0] r_V_18_fu_1003_p1;
wire  signed [8:0] r_V_19_fu_1012_p0;
wire  signed [17:0] sext_ln1116_4_fu_1009_p1;
wire  signed [8:0] r_V_19_fu_1012_p1;
wire  signed [17:0] r_V_19_fu_1012_p2;
wire  signed [23:0] lhs_V_6_fu_1022_p3;
wire  signed [8:0] sext_ln703_6_fu_1033_p1;
wire  signed [12:0] ret_V_28_fu_1045_p0;
wire  signed [8:0] sext_ln1253_fu_1051_p1;
wire   [8:0] r_V_34_fu_1054_p2;
wire   [14:0] tmp_fu_1063_p3;
wire  signed [16:0] sext_ln1118_15_fu_1060_p1;
wire  signed [16:0] sext_ln700_11_fu_1071_p1;
wire  signed [16:0] ret_V_7_fu_1075_p2;
wire  signed [19:0] mul_ln700_1_fu_1094_p0;
wire  signed [25:0] mul_ln700_1_fu_1094_p1;
wire   [35:0] shl_ln1_fu_1100_p3;
wire   [35:0] mul_ln700_1_fu_1094_p2;
wire  signed [15:0] mul_ln700_3_fu_1116_p0;
(* use_dsp48 = "no" *) wire  signed [24:0] ret_V_18_fu_1121_p2;
wire  signed [7:0] r_V_21_fu_1136_p0;
wire  signed [15:0] sext_ln1116_5_fu_1133_p1;
wire  signed [7:0] r_V_21_fu_1136_p1;
wire  signed [8:0] r_V_23_fu_1145_p0;
wire  signed [17:0] sext_ln1116_7_fu_1142_p1;
wire  signed [8:0] r_V_23_fu_1145_p1;
wire  signed [7:0] r_V_24_fu_1154_p0;
wire  signed [15:0] sext_ln1116_8_fu_1151_p1;
wire  signed [7:0] r_V_24_fu_1154_p1;
wire  signed [17:0] r_V_23_fu_1145_p2;
wire  signed [15:0] r_V_24_fu_1154_p2;
wire  signed [7:0] r_V_26_fu_1171_p0;
wire  signed [15:0] sext_ln1116_10_fu_1168_p1;
wire  signed [7:0] r_V_26_fu_1171_p1;
wire  signed [22:0] lhs_V_fu_1183_p3;
wire  signed [7:0] r_V_31_fu_1197_p0;
wire  signed [15:0] sext_ln1116_fu_1194_p1;
wire  signed [7:0] r_V_31_fu_1197_p1;
wire   [15:0] r_V_31_fu_1197_p2;
wire   [21:0] tmp_4_fu_1203_p3;
wire  signed [23:0] grp_fu_1552_p4;
wire  signed [23:0] rhs_V_fu_1211_p1;
(* use_dsp48 = "no" *) wire   [23:0] ret_V_31_fu_1215_p2;
wire  signed [7:0] mul_ln1192_2_fu_1236_p0;
wire  signed [36:0] mul_ln1192_2_fu_1236_p1;
wire   [47:0] shl_ln700_1_fu_1242_p3;
wire   [43:0] tmp_s_fu_1254_p3;
wire   [47:0] sub_ln700_1_fu_1249_p2;
wire  signed [47:0] rhs_V_4_fu_1262_p1;
wire   [47:0] ret_V_37_fu_1266_p2;
wire  signed [15:0] mul_ln1192_6_fu_1288_p0;
wire  signed [40:0] mul_ln1192_6_fu_1288_p1;
wire  signed [7:0] r_V_22_fu_1297_p0;
wire  signed [15:0] sext_ln1116_6_fu_1294_p1;
wire  signed [7:0] r_V_22_fu_1297_p1;
wire  signed [15:0] mul_ln1192_9_fu_1309_p0;
wire  signed [33:0] mul_ln1192_9_fu_1309_p1;
wire  signed [7:0] r_V_29_fu_1318_p0;
wire  signed [15:0] sext_ln1116_11_fu_1315_p1;
wire  signed [7:0] r_V_29_fu_1318_p1;
wire  signed [7:0] mul_ln1192_3_fu_1327_p0;
wire  signed [44:0] mul_ln1192_3_fu_1327_p1;
wire  signed [15:0] mul_ln1192_7_fu_1338_p0;
wire  signed [52:0] mul_ln1192_7_fu_1338_p1;
wire  signed [15:0] mul_ln1192_10_fu_1350_p0;
wire  signed [49:0] mul_ln1192_10_fu_1350_p1;
wire  signed [7:0] mul_ln1192_4_fu_1359_p0;
wire   [59:0] ret_V_41_fu_1364_p2;
wire   [53:0] ret_V_45_fu_1379_p2;
wire   [47:0] ret_V_33_fu_1394_p2;
wire   [6:0] mul_ln1192_fu_1410_p1;
wire  signed [11:0] grp_fu_1416_p0;
wire  signed [17:0] sext_ln1118_24_fu_489_p1;
wire   [8:0] grp_fu_1416_p1;
wire   [12:0] grp_fu_1416_p2;
wire   [8:0] grp_fu_1425_p1;
wire   [15:0] grp_fu_1425_p2;
wire   [9:0] grp_fu_1433_p1;
wire   [17:0] grp_fu_1433_p2;
wire  signed [11:0] grp_fu_1442_p0;
wire   [8:0] grp_fu_1442_p1;
wire   [10:0] grp_fu_1442_p2;
wire  signed [6:0] grp_fu_1451_p1;
wire   [23:0] grp_fu_1459_p2;
wire  signed [13:0] grp_fu_1468_p0;
wire  signed [17:0] sext_ln1118_21_fu_656_p1;
wire  signed [13:0] grp_fu_1468_p1;
wire   [17:0] grp_fu_1468_p2;
wire  signed [11:0] r_V_14_fu_1477_p0;
wire  signed [23:0] r_V_13_fu_746_p1;
wire  signed [11:0] r_V_14_fu_1477_p1;
wire  signed [13:0] r_V_17_fu_1483_p0;
wire  signed [27:0] r_V_16_fu_759_p1;
wire  signed [13:0] r_V_17_fu_1483_p1;
wire  signed [11:0] mul_ln728_fu_1489_p0;
wire  signed [6:0] mul_ln728_fu_1489_p1;
wire  signed [11:0] r_V_7_fu_1502_p0;
wire  signed [23:0] r_V_6_fu_776_p1;
wire  signed [11:0] r_V_7_fu_1502_p1;
wire  signed [11:0] r_V_10_fu_1510_p0;
wire  signed [23:0] r_V_9_fu_859_p1;
wire  signed [11:0] r_V_10_fu_1510_p1;
wire  signed [6:0] grp_fu_1526_p1;
wire  signed [13:0] grp_fu_1552_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to8;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 x_V_preg = 192'd0;
#0 x_V_ap_vld_preg = 1'b0;
#0 grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_start_reg = 1'b0;
#0 grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_start_reg = 1'b0;
#0 grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start_reg = 1'b0;
#0 grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start_reg = 1'b0;
#0 grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start_reg = 1'b0;
end

cos_lut_ap_fixed_12_6_5_3_0_s grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_ce),
    .input_V(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_input_V),
    .ap_return(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_return)
);

cos_lut_ap_fixed_12_6_5_3_0_s grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_ce),
    .input_V(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_input_V),
    .ap_return(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_return)
);

cos_lut_ap_fixed_12_6_5_3_0_s grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_ce),
    .input_V(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_input_V),
    .ap_return(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_return)
);

cos_lut_ap_fixed_12_6_5_3_0_s grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_ce),
    .input_V(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_input_V),
    .ap_return(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_return)
);

cos_lut_ap_fixed_12_6_5_3_0_s grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_ce),
    .input_V(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_input_V),
    .ap_return(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_return)
);

cos_lut_ap_fixed_12_6_5_3_0_s grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_ce),
    .input_V(trunc_ln708_6_reg_1617),
    .ap_return(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_return)
);

cos_lut_ap_fixed_12_6_5_3_0_s grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_ce),
    .input_V(trunc_ln708_s_reg_1632),
    .ap_return(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_return)
);

cos_lut_ap_fixed_12_6_5_3_0_s grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_ce),
    .input_V(trunc_ln708_7_reg_1652),
    .ap_return(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_return)
);

cos_lut_ap_fixed_12_6_5_3_0_s grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_ce),
    .input_V(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_input_V),
    .ap_return(grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_return)
);

sin_lut_ap_fixed_12_6_5_3_0_s grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_input_V),
    .ap_return(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_return)
);

sin_lut_ap_fixed_12_6_5_3_0_s grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_input_V),
    .ap_return(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_return)
);

sin_lut_ap_fixed_12_6_5_3_0_s grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_input_V),
    .ap_return(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_return)
);

sin_lut_ap_fixed_12_6_5_3_0_s grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_input_V),
    .ap_return(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_return)
);

sin_lut_ap_fixed_12_6_5_3_0_s grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_ce),
    .input_V(trunc_ln708_9_reg_1627),
    .ap_return(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_return)
);

sin_lut_ap_fixed_12_6_5_3_0_s grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_ce),
    .input_V(trunc_ln_reg_1642),
    .ap_return(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_return)
);

sin_lut_ap_fixed_12_6_5_3_0_s grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_input_V),
    .ap_return(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_return)
);

sin_lut_ap_fixed_12_6_5_3_0_s grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_ce),
    .input_V(p_Val2_10_reg_1563_pp0_iter1_reg),
    .ap_return(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_return)
);

sin_lut_ap_fixed_12_6_5_3_0_s grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_input_V),
    .ap_return(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_return)
);

sin_lut_ap_fixed_12_6_5_3_0_s grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_ce),
    .input_V(trunc_ln708_4_reg_1667),
    .ap_return(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_return)
);

myproject_mul_mul_12s_7ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_12s_7ns_18_1_1_U17(
    .din0(p_Val2_3_fu_442_p4),
    .din1(mul_ln1192_fu_1410_p1),
    .dout(mul_ln1192_fu_1410_p2)
);

myproject_mac_muladd_12s_9ns_13ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_12s_9ns_13ns_18_1_1_U18(
    .din0(grp_fu_1416_p0),
    .din1(grp_fu_1416_p1),
    .din2(grp_fu_1416_p2),
    .dout(grp_fu_1416_p3)
);

myproject_mac_muladd_12s_9ns_16ns_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 20 ))
myproject_mac_muladd_12s_9ns_16ns_20_1_1_U19(
    .din0(p_Val2_10_fu_404_p4),
    .din1(grp_fu_1425_p1),
    .din2(grp_fu_1425_p2),
    .dout(grp_fu_1425_p3)
);

myproject_mac_muladd_12s_10ns_18ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_12s_10ns_18ns_18_1_1_U20(
    .din0(p_Val2_10_fu_404_p4),
    .din1(grp_fu_1433_p1),
    .din2(grp_fu_1433_p2),
    .dout(grp_fu_1433_p3)
);

myproject_mac_muladd_12s_9ns_11ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_12s_9ns_11ns_18_1_1_U21(
    .din0(grp_fu_1442_p0),
    .din1(grp_fu_1442_p1),
    .din2(grp_fu_1442_p2),
    .dout(grp_fu_1442_p3)
);

myproject_mac_muladd_12s_7s_18s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_12s_7s_18s_18_1_1_U22(
    .din0(p_Val2_2_reg_1578),
    .din1(grp_fu_1451_p1),
    .din2(mul_ln1192_reg_1600),
    .dout(grp_fu_1451_p3)
);

myproject_mac_muladd_12s_20s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_12s_20s_24ns_24_1_1_U23(
    .din0(p_Val2_10_reg_1563),
    .din1(ret_V_20_reg_1622),
    .din2(grp_fu_1459_p2),
    .dout(grp_fu_1459_p3)
);

myproject_mac_mulsub_14s_14s_18ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
myproject_mac_mulsub_14s_14s_18ns_18_1_1_U24(
    .din0(grp_fu_1468_p0),
    .din1(grp_fu_1468_p1),
    .din2(grp_fu_1468_p2),
    .dout(grp_fu_1468_p3)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U25(
    .din0(r_V_14_fu_1477_p0),
    .din1(r_V_14_fu_1477_p1),
    .dout(r_V_14_fu_1477_p2)
);

myproject_mul_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_14s_14s_28_1_1_U26(
    .din0(r_V_17_fu_1483_p0),
    .din1(r_V_17_fu_1483_p1),
    .dout(r_V_17_fu_1483_p2)
);

myproject_mul_mul_12s_7s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_12s_7s_18_1_1_U27(
    .din0(mul_ln728_fu_1489_p0),
    .din1(mul_ln728_fu_1489_p1),
    .dout(mul_ln728_fu_1489_p2)
);

myproject_mac_mul_sub_8s_13s_14s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 20 ))
myproject_mac_mul_sub_8s_13s_14s_20_1_1_U28(
    .din0(p_4_reg_1689),
    .din1(ret_V_fu_877_p2),
    .din2(tmp_5_fu_890_p3),
    .dout(grp_fu_1494_p3)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U29(
    .din0(r_V_7_fu_1502_p0),
    .din1(r_V_7_fu_1502_p1),
    .dout(r_V_7_fu_1502_p2)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U30(
    .din0(r_V_10_fu_1510_p0),
    .din1(r_V_10_fu_1510_p1),
    .dout(r_V_10_fu_1510_p2)
);

myproject_mac_muladd_12s_8s_18s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 20 ))
myproject_mac_muladd_12s_8s_18s_20_1_1_U31(
    .din0(p_Val2_1_reg_1571_pp0_iter3_reg),
    .din1(p_3_reg_1705),
    .din2(lhs_V_1_fu_957_p3),
    .dout(grp_fu_1518_p3)
);

myproject_mac_muladd_18s_7s_24s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
myproject_mac_muladd_18s_7s_24s_25_1_1_U32(
    .din0(r_V_19_fu_1012_p2),
    .din1(grp_fu_1526_p1),
    .din2(lhs_V_6_fu_1022_p3),
    .dout(grp_fu_1526_p3)
);

myproject_mul_mul_17s_20s_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 40 ))
myproject_mul_mul_17s_20s_40_1_1_U33(
    .din0(ret_V_7_fu_1075_p2),
    .din1(ret_V_6_reg_1737),
    .dout(r_V_5_fu_1534_p2)
);

myproject_mul_mul_16s_25s_43_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 25 ),
    .dout_WIDTH( 43 ))
myproject_mul_mul_16s_25s_43_1_1_U34(
    .din0(r_V_35_reg_1747),
    .din1(ret_V_18_fu_1121_p2),
    .dout(r_V_20_fu_1540_p2)
);

myproject_mul_mul_16s_18s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 34 ))
myproject_mul_mul_16s_18s_34_1_1_U35(
    .din0(r_V_24_fu_1154_p2),
    .din1(r_V_23_fu_1145_p2),
    .dout(r_V_25_fu_1546_p2)
);

myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 23 ),
    .dout_WIDTH( 24 ))
myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_U36(
    .din0(ret_V_29_reg_1732_pp0_iter5_reg),
    .din1(grp_fu_1552_p1),
    .din2(p_1_reg_1808),
    .din3(lhs_V_fu_1183_p3),
    .dout(grp_fu_1552_p4)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_start_reg <= 1'b1;
        end else if ((grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_ready == 1'b1)) begin
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_start_reg <= 1'b1;
        end else if ((grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_ready == 1'b1)) begin
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start_reg <= 1'b1;
        end else if ((grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_ready == 1'b1)) begin
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start_reg <= 1'b1;
        end else if ((grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_ready == 1'b1)) begin
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start_reg <= 1'b1;
        end else if ((grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_ready == 1'b1)) begin
            grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 192'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln700_1_reg_1763 <= add_ln700_1_fu_968_p2;
        lhs_V_2_reg_1657 <= lhs_V_2_fu_612_p1;
        mul_ln1192_10_reg_1918 <= mul_ln1192_10_fu_1350_p2;
        mul_ln1192_2_reg_1873 <= mul_ln1192_2_fu_1236_p2;
        mul_ln1192_3_reg_1908 <= mul_ln1192_3_fu_1327_p2;
        mul_ln1192_4_reg_1923 <= mul_ln1192_4_fu_1359_p2;
        mul_ln1192_6_reg_1888 <= mul_ln1192_6_fu_1288_p2;
        mul_ln1192_7_reg_1913 <= mul_ln1192_7_fu_1338_p2;
        mul_ln1192_9_reg_1898 <= mul_ln1192_9_fu_1309_p2;
        mul_ln700_2_reg_1768 <= mul_ln700_2_fu_997_p2;
        mul_ln700_3_reg_1833 <= mul_ln700_3_fu_1116_p2;
        mul_ln728_reg_1722 <= mul_ln728_fu_1489_p2;
        p_0_reg_1677 <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_return;
        p_10_reg_1798 <= grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_return;
        p_11_reg_1863 <= grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_return;
        p_1_reg_1808 <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_return;
        p_2_reg_1813 <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_return;
        p_3_reg_1705 <= grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_return;
        p_3_reg_1705_pp0_iter4_reg <= p_3_reg_1705;
        p_3_reg_1705_pp0_iter5_reg <= p_3_reg_1705_pp0_iter4_reg;
        p_3_reg_1705_pp0_iter6_reg <= p_3_reg_1705_pp0_iter5_reg;
        p_3_reg_1705_pp0_iter7_reg <= p_3_reg_1705_pp0_iter6_reg;
        p_4_reg_1689 <= grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_return;
        p_5_reg_1783 <= grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_return;
        p_6_reg_1848 <= grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_return;
        p_7_reg_1793 <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_return;
        p_8_reg_1823 <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_return;
        p_9_reg_1878 <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_return;
        p_Val2_1_reg_1571_pp0_iter2_reg <= p_Val2_1_reg_1571_pp0_iter1_reg;
        p_Val2_1_reg_1571_pp0_iter3_reg <= p_Val2_1_reg_1571_pp0_iter2_reg;
        p_Val2_2_reg_1578_pp0_iter2_reg <= p_Val2_2_reg_1578_pp0_iter1_reg;
        p_Val2_2_reg_1578_pp0_iter3_reg <= p_Val2_2_reg_1578_pp0_iter2_reg;
        p_Val2_3_reg_1591_pp0_iter2_reg <= p_Val2_3_reg_1591_pp0_iter1_reg;
        p_Val2_3_reg_1591_pp0_iter3_reg <= p_Val2_3_reg_1591_pp0_iter2_reg;
        p_Val2_4_reg_1699 <= grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_return;
        p_Val2_5_reg_1694 <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_return;
        p_Val2_6_reg_1742 <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_return;
        p_Val2_7_reg_1605_pp0_iter2_reg <= p_Val2_7_reg_1605_pp0_iter1_reg;
        p_Val2_s_reg_1684 <= grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_return;
        r_V_11_reg_1753 <= r_V_11_fu_948_p2;
        r_V_14_reg_1711 <= r_V_14_fu_1477_p2;
        r_V_17_reg_1717 <= r_V_17_fu_1483_p2;
        r_V_18_reg_1773 <= r_V_18_fu_1003_p2;
        r_V_20_reg_1838 <= r_V_20_fu_1540_p2;
        r_V_21_reg_1843 <= r_V_21_fu_1136_p2;
        r_V_22_reg_1893 <= r_V_22_fu_1297_p2;
        r_V_25_reg_1853 <= r_V_25_fu_1546_p2;
        r_V_26_reg_1858 <= r_V_26_fu_1171_p2;
        r_V_29_reg_1903 <= r_V_29_fu_1318_p2;
        r_V_35_reg_1747 <= r_V_35_fu_904_p2;
        r_V_5_reg_1818 <= r_V_5_fu_1534_p2;
        ret_V_16_reg_1727 <= ret_V_16_fu_767_p2;
        ret_V_23_reg_1788 <= ret_V_23_fu_1036_p2;
        ret_V_28_reg_1803 <= ret_V_28_fu_1045_p2;
        ret_V_29_reg_1732 <= ret_V_29_fu_853_p2;
        ret_V_29_reg_1732_pp0_iter5_reg <= ret_V_29_reg_1732;
        ret_V_34_reg_1672 <= ret_V_34_fu_735_p2;
        ret_V_34_reg_1672_pp0_iter4_reg <= ret_V_34_reg_1672;
        sext_ln728_reg_1637_pp0_iter2_reg <= sext_ln728_reg_1637;
        shl_ln_reg_1662[13 : 2] <= shl_ln_fu_615_p3[13 : 2];
        shl_ln_reg_1662_pp0_iter3_reg[13 : 2] <= shl_ln_reg_1662[13 : 2];
        sub_ln700_reg_1828 <= sub_ln700_fu_1107_p2;
        trunc_ln708_11_reg_1933 <= {{ret_V_45_fu_1379_p2[53:42]}};
        trunc_ln708_1_reg_1868 <= {{ret_V_31_fu_1215_p2[23:12]}};
        trunc_ln708_1_reg_1868_pp0_iter7_reg <= trunc_ln708_1_reg_1868;
        trunc_ln708_1_reg_1868_pp0_iter8_reg <= trunc_ln708_1_reg_1868_pp0_iter7_reg;
        trunc_ln708_4_reg_1667 <= {{grp_fu_1468_p3[17:6]}};
        trunc_ln708_5_reg_1883 <= {{ret_V_37_fu_1266_p2[47:36]}};
        trunc_ln708_5_reg_1883_pp0_iter7_reg <= trunc_ln708_5_reg_1883;
        trunc_ln708_5_reg_1883_pp0_iter8_reg <= trunc_ln708_5_reg_1883_pp0_iter7_reg;
        trunc_ln708_8_reg_1928 <= {{ret_V_41_fu_1364_p2[59:48]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln1192_reg_1600 <= mul_ln1192_fu_1410_p2;
        p_Val2_10_reg_1563 <= {{x_V_in_sig[179:168]}};
        p_Val2_10_reg_1563_pp0_iter1_reg <= p_Val2_10_reg_1563;
        p_Val2_1_reg_1571 <= {{x_V_in_sig[59:48]}};
        p_Val2_1_reg_1571_pp0_iter1_reg <= p_Val2_1_reg_1571;
        p_Val2_2_reg_1578 <= {{x_V_in_sig[191:180]}};
        p_Val2_2_reg_1578_pp0_iter1_reg <= p_Val2_2_reg_1578;
        p_Val2_3_reg_1591 <= {{x_V_in_sig[35:24]}};
        p_Val2_3_reg_1591_pp0_iter1_reg <= p_Val2_3_reg_1591;
        p_Val2_7_reg_1605 <= {{x_V_in_sig[47:36]}};
        p_Val2_7_reg_1605_pp0_iter1_reg <= p_Val2_7_reg_1605;
        sext_ln1118_13_reg_1647[17 : 5] <= sext_ln1118_13_fu_558_p1[17 : 5];
        sext_ln728_reg_1637 <= sext_ln728_fu_533_p1;
        trunc_ln708_6_reg_1617 <= {{grp_fu_1416_p3[17:6]}};
        trunc_ln708_7_reg_1652 <= {{grp_fu_1459_p3[23:12]}};
        trunc_ln708_9_reg_1627 <= {{grp_fu_1433_p3[17:6]}};
        trunc_ln708_s_reg_1632 <= {{grp_fu_1442_p3[17:6]}};
        trunc_ln_reg_1642 <= {{ret_V_30_fu_536_p2[17:6]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_V_20_reg_1622 <= grp_fu_1425_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ret_V_38_reg_1778 <= grp_fu_1526_p3;
        ret_V_6_reg_1737 <= grp_fu_1494_p3;
        ret_V_9_reg_1758 <= grp_fu_1518_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to8 = 1'b1;
    end else begin
        ap_idle_pp0_0to8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to8 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp22) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_start = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp24) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_start = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp28) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_start = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp29) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_start = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp46) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp65) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp73) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp101) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp113) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp18) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_start = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp26) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_start = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp30) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_start = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp61) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp72) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp79) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp82) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp88) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp127) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp135) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_23_fu_709_p2 = (r_V_38_fu_676_p2 + r_V_39_fu_703_p2);

assign add_ln1192_2_fu_805_p2 = ($signed(sext_ln1118_8_fu_801_p1) + $signed(sext_ln1118_5_fu_785_p1));

assign add_ln1192_3_fu_811_p2 = ($signed(r_V_fu_779_p1) + $signed(sext_ln1118_7_fu_791_p1));

assign add_ln1192_fu_821_p2 = ($signed(add_ln1192_2_fu_805_p2) + $signed(sext_ln1192_fu_817_p1));

assign add_ln700_1_fu_968_p2 = ($signed(sub_ln1192_fu_929_p2) + $signed(sext_ln1192_6_fu_934_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp101 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp113 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp127 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp135 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp18 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp22 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp24 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp26 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp28 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp29 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp30 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp46 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp61 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp65 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp72 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp73 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp79 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp82 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp88 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call235 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call99 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call109 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call114 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call117 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call170 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call177 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call195 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call210 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call226 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call235 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call251 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call29 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call39 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call56 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call65 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call75 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call80 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call85 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call95 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call99 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call235 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call235 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call235 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call235 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call235 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call235 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call235 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call170 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call195 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call235 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call251 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call85 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call95 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_233_input_V = x_V_in_sig[11:0];

assign grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_242_input_V = ($signed(p_Val2_10_fu_404_p4) - $signed(p_Val2_1_fu_422_p4));

assign grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_251_input_V = {{x_V_in_sig[47:36]}};

assign grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_260_input_V = {{x_V_in_sig[35:24]}};

assign grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_start = grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_start_reg;

assign grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_input_V = ($signed(p_Val2_2_reg_1578) + $signed(p_Val2_1_reg_1571));

assign grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_start = grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_start_reg;

assign grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start = grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start_reg;

assign grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start = grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start_reg;

assign grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start = grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start_reg;

assign grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_305_input_V = {{ret_V_44_fu_715_p2[17:6]}};

assign grp_fu_1416_p0 = sext_ln1118_24_fu_489_p1;

assign grp_fu_1416_p1 = 18'd151;

assign grp_fu_1416_p2 = 18'd3456;

assign grp_fu_1425_p1 = 20'd151;

assign grp_fu_1425_p2 = 20'd18048;

assign grp_fu_1433_p1 = 18'd312;

assign grp_fu_1433_p2 = {{p_Val2_7_fu_477_p4}, {6'd0}};

assign grp_fu_1442_p0 = sext_ln1118_24_fu_489_p1;

assign grp_fu_1442_p1 = 18'd183;

assign grp_fu_1442_p2 = 18'd704;

assign grp_fu_1451_p1 = 18'd262099;

assign grp_fu_1459_p2 = {{p_Val2_7_reg_1605}, {12'd0}};

assign grp_fu_1468_p0 = sext_ln1118_21_fu_656_p1;

assign grp_fu_1468_p1 = sext_ln1118_21_fu_656_p1;

assign grp_fu_1468_p2 = {{p_Val2_3_reg_1591_pp0_iter1_reg}, {6'd0}};

assign grp_fu_1526_p1 = 25'd33554389;

assign grp_fu_1552_p1 = 16'd60544;

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_input_V = {{x_V_in_sig[35:24]}};

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_input_V = ($signed(p_Val2_3_fu_442_p4) + $signed(12'd4071));

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_input_V = {{x_V_in_sig[47:36]}};

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start = grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start_reg;

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_input_V = {{r_V_33_fu_573_p2[17:6]}};

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start = grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start_reg;

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start = grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start_reg;

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start = grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start_reg;

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_input_V = (sub_ln703_fu_626_p2 + 12'd18);

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start = grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start_reg;

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start = grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start_reg;

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_input_V = ($signed(p_Val2_7_reg_1605_pp0_iter2_reg) + $signed(12'd4092));

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start = grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start_reg;

assign lhs_V_1_fu_957_p3 = {{p_Val2_2_reg_1578_pp0_iter3_reg}, {6'd0}};

assign lhs_V_2_fu_612_p1 = $signed(p_Val2_10_reg_1563_pp0_iter1_reg);

assign lhs_V_3_fu_749_p1 = ret_V_34_fu_735_p2;

assign lhs_V_4_fu_646_p1 = $signed(ret_V_35_fu_640_p2);

assign lhs_V_6_fu_1022_p3 = {{mul_ln728_reg_1722}, {6'd0}};

assign lhs_V_fu_1183_p3 = {{ret_V_28_reg_1803}, {6'd0}};

assign mul_ln1192_10_fu_1350_p0 = r_V_29_reg_1903;

assign mul_ln1192_10_fu_1350_p1 = mul_ln1192_9_reg_1898;

assign mul_ln1192_10_fu_1350_p2 = ($signed(mul_ln1192_10_fu_1350_p0) * $signed(mul_ln1192_10_fu_1350_p1));

assign mul_ln1192_2_fu_1236_p0 = p_8_reg_1823;

assign mul_ln1192_2_fu_1236_p1 = r_V_5_reg_1818;

assign mul_ln1192_2_fu_1236_p2 = ($signed(mul_ln1192_2_fu_1236_p0) * $signed(mul_ln1192_2_fu_1236_p1));

assign mul_ln1192_3_fu_1327_p0 = p_9_reg_1878;

assign mul_ln1192_3_fu_1327_p1 = mul_ln1192_2_reg_1873;

assign mul_ln1192_3_fu_1327_p2 = ($signed(mul_ln1192_3_fu_1327_p0) * $signed(mul_ln1192_3_fu_1327_p1));

assign mul_ln1192_4_fu_1359_p0 = p_3_reg_1705_pp0_iter7_reg;

assign mul_ln1192_4_fu_1359_p2 = ($signed(mul_ln1192_4_fu_1359_p0) * $signed(mul_ln1192_3_reg_1908));

assign mul_ln1192_6_fu_1288_p0 = r_V_21_reg_1843;

assign mul_ln1192_6_fu_1288_p1 = r_V_20_reg_1838;

assign mul_ln1192_6_fu_1288_p2 = ($signed(mul_ln1192_6_fu_1288_p0) * $signed(mul_ln1192_6_fu_1288_p1));

assign mul_ln1192_7_fu_1338_p0 = r_V_22_reg_1893;

assign mul_ln1192_7_fu_1338_p1 = mul_ln1192_6_reg_1888;

assign mul_ln1192_7_fu_1338_p2 = ($signed(mul_ln1192_7_fu_1338_p0) * $signed(mul_ln1192_7_fu_1338_p1));

assign mul_ln1192_9_fu_1309_p0 = r_V_26_reg_1858;

assign mul_ln1192_9_fu_1309_p1 = r_V_25_reg_1853;

assign mul_ln1192_9_fu_1309_p2 = ($signed(mul_ln1192_9_fu_1309_p0) * $signed(mul_ln1192_9_fu_1309_p1));

assign mul_ln1192_fu_1410_p1 = 18'd45;

assign mul_ln700_1_fu_1094_p0 = ret_V_9_reg_1758;

assign mul_ln700_1_fu_1094_p1 = r_V_11_reg_1753;

assign mul_ln700_1_fu_1094_p2 = ($signed(mul_ln700_1_fu_1094_p0) * $signed(mul_ln700_1_fu_1094_p1));

assign mul_ln700_2_fu_997_p0 = r_V_17_reg_1717;

assign mul_ln700_2_fu_997_p1 = r_V_15_fu_984_p2;

assign mul_ln700_2_fu_997_p2 = ($signed(mul_ln700_2_fu_997_p0) * $signed(mul_ln700_2_fu_997_p1));

assign mul_ln700_3_fu_1116_p0 = r_V_18_reg_1773;

assign mul_ln700_3_fu_1116_p2 = ($signed(mul_ln700_3_fu_1116_p0) * $signed(mul_ln700_2_reg_1768));

assign mul_ln728_fu_1489_p0 = sext_ln728_reg_1637_pp0_iter2_reg;

assign mul_ln728_fu_1489_p1 = 18'd262101;

assign p_Val2_10_fu_404_p4 = {{x_V_in_sig[179:168]}};

assign p_Val2_1_fu_422_p4 = {{x_V_in_sig[59:48]}};

assign p_Val2_3_fu_442_p4 = {{x_V_in_sig[35:24]}};

assign p_Val2_7_fu_477_p4 = {{x_V_in_sig[47:36]}};

assign r_V_10_fu_1510_p0 = r_V_9_fu_859_p1;

assign r_V_10_fu_1510_p1 = r_V_9_fu_859_p1;

assign r_V_11_fu_948_p2 = ($signed(shl_ln1118_5_fu_941_p3) - $signed(sext_ln1118_18_fu_938_p1));

assign r_V_13_fu_746_p1 = p_Val2_7_reg_1605_pp0_iter2_reg;

assign r_V_14_fu_1477_p0 = r_V_13_fu_746_p1;

assign r_V_14_fu_1477_p1 = r_V_13_fu_746_p1;

assign r_V_15_fu_984_p2 = ($signed(shl_ln1118_6_fu_977_p3) - $signed(sext_ln1118_20_fu_974_p1));

assign r_V_16_fu_759_p1 = $signed(ret_V_11_fu_753_p2);

assign r_V_17_fu_1483_p0 = r_V_16_fu_759_p1;

assign r_V_17_fu_1483_p1 = r_V_16_fu_759_p1;

assign r_V_18_fu_1003_p0 = sext_ln1118_6_fu_788_p1;

assign r_V_18_fu_1003_p1 = sext_ln1118_6_fu_788_p1;

assign r_V_18_fu_1003_p2 = ($signed(r_V_18_fu_1003_p0) * $signed(r_V_18_fu_1003_p1));

assign r_V_19_fu_1012_p0 = sext_ln1116_4_fu_1009_p1;

assign r_V_19_fu_1012_p1 = sext_ln1116_4_fu_1009_p1;

assign r_V_19_fu_1012_p2 = ($signed(r_V_19_fu_1012_p0) * $signed(r_V_19_fu_1012_p1));

assign r_V_21_fu_1136_p0 = sext_ln1116_5_fu_1133_p1;

assign r_V_21_fu_1136_p1 = sext_ln1116_5_fu_1133_p1;

assign r_V_21_fu_1136_p2 = ($signed(r_V_21_fu_1136_p0) * $signed(r_V_21_fu_1136_p1));

assign r_V_22_fu_1297_p0 = sext_ln1116_6_fu_1294_p1;

assign r_V_22_fu_1297_p1 = sext_ln1116_6_fu_1294_p1;

assign r_V_22_fu_1297_p2 = ($signed(r_V_22_fu_1297_p0) * $signed(r_V_22_fu_1297_p1));

assign r_V_23_fu_1145_p0 = sext_ln1116_7_fu_1142_p1;

assign r_V_23_fu_1145_p1 = sext_ln1116_7_fu_1142_p1;

assign r_V_23_fu_1145_p2 = ($signed(r_V_23_fu_1145_p0) * $signed(r_V_23_fu_1145_p1));

assign r_V_24_fu_1154_p0 = sext_ln1116_8_fu_1151_p1;

assign r_V_24_fu_1154_p1 = sext_ln1116_8_fu_1151_p1;

assign r_V_24_fu_1154_p2 = ($signed(r_V_24_fu_1154_p0) * $signed(r_V_24_fu_1154_p1));

assign r_V_26_fu_1171_p0 = sext_ln1116_10_fu_1168_p1;

assign r_V_26_fu_1171_p1 = sext_ln1116_10_fu_1168_p1;

assign r_V_26_fu_1171_p2 = ($signed(r_V_26_fu_1171_p0) * $signed(r_V_26_fu_1171_p1));

assign r_V_29_fu_1318_p0 = sext_ln1116_11_fu_1315_p1;

assign r_V_29_fu_1318_p1 = sext_ln1116_11_fu_1315_p1;

assign r_V_29_fu_1318_p2 = ($signed(r_V_29_fu_1318_p0) * $signed(r_V_29_fu_1318_p1));

assign r_V_30_fu_843_p2 = ($signed(sext_ln1118_9_fu_827_p1) + $signed(sext_ln1118_10_fu_839_p1));

assign r_V_31_fu_1197_p0 = sext_ln1116_fu_1194_p1;

assign r_V_31_fu_1197_p1 = sext_ln1116_fu_1194_p1;

assign r_V_31_fu_1197_p2 = ($signed(r_V_31_fu_1197_p0) * $signed(r_V_31_fu_1197_p1));

assign r_V_32_fu_862_p2 = ($signed(13'd0) - $signed(r_V_fu_779_p1));

assign r_V_33_fu_573_p2 = ($signed(sext_ln1118_13_fu_558_p1) - $signed(sext_ln1118_14_fu_569_p1));

assign r_V_34_fu_1054_p2 = ($signed(9'd0) - $signed(sext_ln1253_fu_1051_p1));

assign r_V_35_fu_904_p0 = sext_ln1116_1_fu_901_p1;

assign r_V_35_fu_904_p1 = sext_ln1116_1_fu_901_p1;

assign r_V_35_fu_904_p2 = ($signed(r_V_35_fu_904_p0) * $signed(r_V_35_fu_904_p1));

assign r_V_36_fu_915_p2 = ($signed(sext_ln1118_5_fu_785_p1) - $signed(sext_ln1118_3_fu_782_p1));

assign r_V_38_fu_676_p2 = ($signed(sext_ln1118_13_reg_1647) - $signed(sext_ln1118_4_fu_622_p1));

assign r_V_39_fu_703_p2 = ($signed(sext_ln1118_26_fu_688_p1) - $signed(sext_ln1118_27_fu_699_p1));

assign r_V_6_fu_776_p1 = p_Val2_2_reg_1578_pp0_iter3_reg;

assign r_V_7_fu_1502_p0 = r_V_6_fu_776_p1;

assign r_V_7_fu_1502_p1 = r_V_6_fu_776_p1;

assign r_V_9_fu_859_p1 = p_Val2_3_reg_1591_pp0_iter3_reg;

assign r_V_fu_779_p1 = p_Val2_2_reg_1578_pp0_iter3_reg;

assign ret_V_11_fu_753_p2 = ($signed(lhs_V_3_fu_749_p1) + $signed(14'd35));

assign ret_V_13_fu_650_p2 = ($signed(lhs_V_4_fu_646_p1) + $signed(14'd44));

assign ret_V_16_fu_767_p2 = ($signed(sext_ln703_5_fu_763_p1) + $signed(9'd27));

assign ret_V_18_fu_1121_p2 = ($signed(ret_V_38_reg_1778) + $signed(25'd438272));

assign ret_V_23_fu_1036_p2 = ($signed(sext_ln703_6_fu_1033_p1) + $signed(9'd30));

assign ret_V_28_fu_1045_p0 = ret_V_34_reg_1672_pp0_iter4_reg;

assign ret_V_28_fu_1045_p2 = ($signed(ret_V_28_fu_1045_p0) * $signed('hB));

assign ret_V_29_fu_853_p2 = ($signed(add_ln1192_fu_821_p2) - $signed(sext_ln1118_11_fu_849_p1));

assign ret_V_30_fu_536_p2 = ($signed(grp_fu_1451_p3) + $signed(18'd3200));

assign ret_V_31_fu_1215_p2 = ($signed(grp_fu_1552_p4) + $signed(rhs_V_fu_1211_p1));

assign ret_V_32_fu_871_p2 = ($signed(r_V_32_fu_862_p2) - $signed(sext_ln703_1_fu_868_p1));

assign ret_V_33_fu_1394_p2 = ($signed(mul_ln1192_4_reg_1923) + $signed(48'd277626686013440));

assign ret_V_34_fu_735_p2 = ($signed(lhs_V_2_reg_1657) - $signed(rhs_V_2_fu_732_p1));

assign ret_V_35_fu_640_p2 = ($signed(lhs_V_2_fu_612_p1) - $signed(rhs_V_3_fu_637_p1));

assign ret_V_37_fu_1266_p2 = ($signed(sub_ln700_1_fu_1249_p2) + $signed(rhs_V_4_fu_1262_p1));

assign ret_V_41_fu_1364_p2 = ($signed(mul_ln1192_7_reg_1913) + $signed(60'd1135470056050786304));

assign ret_V_44_fu_715_p2 = (add_ln1192_23_fu_709_p2 + 18'd1536);

assign ret_V_45_fu_1379_p2 = ($signed(mul_ln1192_10_reg_1918) + $signed(54'd17737321579282432));

assign ret_V_7_fu_1075_p2 = ($signed(sext_ln1118_15_fu_1060_p1) + $signed(sext_ln700_11_fu_1071_p1));

assign ret_V_fu_877_p2 = (ret_V_32_fu_871_p2 + 13'd207);

assign rhs_V_1_fu_921_p3 = {{r_V_36_fu_915_p2}, {6'd0}};

assign rhs_V_2_fu_732_p1 = p_Val2_1_reg_1571_pp0_iter2_reg;

assign rhs_V_3_fu_637_p1 = p_Val2_7_reg_1605_pp0_iter1_reg;

assign rhs_V_4_fu_1262_p1 = $signed(tmp_s_fu_1254_p3);

assign rhs_V_fu_1211_p1 = $signed(tmp_4_fu_1203_p3);

assign sext_ln1116_10_fu_1168_p1 = $signed(p_10_reg_1798);

assign sext_ln1116_11_fu_1315_p1 = $signed(p_11_reg_1863);

assign sext_ln1116_1_fu_901_p1 = p_Val2_4_reg_1699;

assign sext_ln1116_4_fu_1009_p1 = $signed(ret_V_16_reg_1727);

assign sext_ln1116_5_fu_1133_p1 = $signed(p_5_reg_1783);

assign sext_ln1116_6_fu_1294_p1 = $signed(p_6_reg_1848);

assign sext_ln1116_7_fu_1142_p1 = $signed(ret_V_23_reg_1788);

assign sext_ln1116_8_fu_1151_p1 = $signed(p_7_reg_1793);

assign sext_ln1116_fu_1194_p1 = $signed(p_2_reg_1813);

assign sext_ln1118_10_fu_839_p1 = $signed(tmp_3_fu_831_p3);

assign sext_ln1118_11_fu_849_p1 = $signed(r_V_30_fu_843_p2);

assign sext_ln1118_13_fu_558_p1 = $signed(shl_ln1118_3_fu_551_p3);

assign sext_ln1118_14_fu_569_p1 = $signed(shl_ln1118_4_fu_562_p3);

assign sext_ln1118_15_fu_1060_p1 = r_V_35_reg_1747;

assign sext_ln1118_18_fu_938_p1 = r_V_10_fu_1510_p2;

assign sext_ln1118_20_fu_974_p1 = r_V_14_reg_1711;

assign sext_ln1118_21_fu_656_p1 = $signed(ret_V_13_fu_650_p2);

assign sext_ln1118_24_fu_489_p1 = p_Val2_7_fu_477_p4;

assign sext_ln1118_26_fu_688_p1 = $signed(shl_ln1118_7_fu_681_p3);

assign sext_ln1118_27_fu_699_p1 = $signed(shl_ln1118_8_fu_692_p3);

assign sext_ln1118_3_fu_782_p1 = p_Val2_2_reg_1578_pp0_iter3_reg;

assign sext_ln1118_4_fu_622_p1 = shl_ln_fu_615_p3;

assign sext_ln1118_5_fu_785_p1 = shl_ln_reg_1662_pp0_iter3_reg;

assign sext_ln1118_6_fu_788_p1 = p_0_reg_1677;

assign sext_ln1118_7_fu_791_p1 = p_0_reg_1677;

assign sext_ln1118_8_fu_801_p1 = $signed(tmp_2_fu_794_p3);

assign sext_ln1118_9_fu_827_p0 = grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_return;

assign sext_ln1118_9_fu_827_p1 = sext_ln1118_9_fu_827_p0;

assign sext_ln1192_6_fu_934_p1 = $signed(rhs_V_1_fu_921_p3);

assign sext_ln1192_fu_817_p1 = $signed(add_ln1192_3_fu_811_p2);

assign sext_ln1253_fu_1051_p1 = $signed(p_Val2_6_reg_1742);

assign sext_ln700_11_fu_1071_p1 = $signed(tmp_fu_1063_p3);

assign sext_ln703_1_fu_868_p1 = $signed(p_Val2_s_reg_1684);

assign sext_ln703_5_fu_763_p1 = $signed(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_return);

assign sext_ln703_6_fu_1033_p1 = p_Val2_4_reg_1699;

assign sext_ln728_fu_533_p1 = p_Val2_2_reg_1578;

assign shl_ln1118_3_fu_551_p3 = {{p_Val2_2_reg_1578}, {5'd0}};

assign shl_ln1118_4_fu_562_p3 = {{p_Val2_2_reg_1578}, {3'd0}};

assign shl_ln1118_5_fu_941_p3 = {{r_V_10_fu_1510_p2}, {2'd0}};

assign shl_ln1118_6_fu_977_p3 = {{r_V_14_reg_1711}, {2'd0}};

assign shl_ln1118_7_fu_681_p3 = {{p_Val2_7_reg_1605_pp0_iter1_reg}, {5'd0}};

assign shl_ln1118_8_fu_692_p3 = {{p_Val2_7_reg_1605_pp0_iter1_reg}, {2'd0}};

assign shl_ln1_fu_1100_p3 = {{add_ln700_1_reg_1763}, {12'd0}};

assign shl_ln700_1_fu_1242_p3 = {{sub_ln700_reg_1828}, {12'd0}};

assign shl_ln703_fu_910_p2 = r_V_7_fu_1502_p2 << 24'd2;

assign shl_ln_fu_615_p3 = {{p_Val2_2_reg_1578_pp0_iter1_reg}, {2'd0}};

assign sub_ln1192_fu_929_p2 = ($signed(r_V_7_fu_1502_p2) - $signed(shl_ln703_fu_910_p2));

assign sub_ln700_1_fu_1249_p2 = (shl_ln700_1_fu_1242_p3 - mul_ln700_3_reg_1833);

assign sub_ln700_fu_1107_p2 = (shl_ln1_fu_1100_p3 - mul_ln700_1_fu_1094_p2);

assign sub_ln703_fu_626_p2 = ($signed(p_Val2_10_reg_1563_pp0_iter1_reg) - $signed(p_Val2_3_reg_1591_pp0_iter1_reg));

assign tmp_2_fu_794_p3 = {{p_0_reg_1677}, {2'd0}};

assign tmp_3_fu_831_p1 = grp_cos_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_return;

assign tmp_3_fu_831_p3 = {{tmp_3_fu_831_p1}, {2'd0}};

assign tmp_4_fu_1203_p3 = {{r_V_31_fu_1197_p2}, {6'd0}};

assign tmp_5_fu_890_p3 = {{p_Val2_5_reg_1694}, {6'd0}};

assign tmp_fu_1063_p3 = {{r_V_34_fu_1054_p2}, {6'd0}};

assign tmp_s_fu_1254_p3 = {{grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_return}, {36'd0}};

assign y_0_V = trunc_ln708_1_reg_1868_pp0_iter8_reg;

assign y_1_V = {{ret_V_33_fu_1394_p2[47:36]}};

assign y_2_V = trunc_ln708_5_reg_1883_pp0_iter8_reg;

assign y_3_V = trunc_ln708_8_reg_1928;

assign y_4_V = trunc_ln708_11_reg_1933;

always @ (posedge ap_clk) begin
    sext_ln1118_13_reg_1647[4:0] <= 5'b00000;
    shl_ln_reg_1662[1:0] <= 2'b00;
    shl_ln_reg_1662_pp0_iter3_reg[1:0] <= 2'b00;
end

endmodule //myproject
