Source Block: hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@168:186@HdlStmProcess
  STATE_CGS: next_state = STATE_SYNCHRONIZED;
  default: next_state = state_good ? state : STATE_RESET;
  endcase
end

always @(posedge clk) begin
  if (reset == 1'b1) begin
    state <= STATE_RESET;
  end else begin
    if (goto_next_state_s) begin
      state <= next_state;
    end
  end
end

assign event_data_phase = state == STATE_CGS &&
                          next_state == STATE_SYNCHRONIZED &&
                          good_cnt_limit_reached_s;


Diff Content:
- 173 always @(posedge clk) begin
- 174   if (reset == 1'b1) begin
- 175     state <= STATE_RESET;
- 176   end else begin
- 177     if (goto_next_state_s) begin
- 178       state <= next_state;
- 181 end
+ 178   always @(posedge clk) begin
+ 178     case (state)
+ 178     STATE_CGS: en_align <= 1'b1;
+ 178     default: en_align <= 1'b0;
+ 178     endcase
+ 178   end
+ 178   always @(*) begin
+ 178     case (state)
+ 178     STATE_RESET: next_state = STATE_WAIT_FOR_PHY;
+ 178     STATE_WAIT_FOR_PHY: next_state = STATE_CGS;
+ 178     STATE_CGS: next_state = STATE_SYNCHRONIZED;
+ 178     default: next_state = state_good ? state : STATE_RESET;
+ 178     endcase
+ 178   end
+ 178   always @(posedge clk) begin
+ 178     if (reset == 1'b1) begin
+ 178       state <= STATE_RESET;
+ 178     end else begin
+ 178       if (goto_next_state_s) begin
+ 178         state <= next_state;
+ 178       end

Clone Blocks:
