Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri May 10 13:47:41 2024
| Host         : Jorbis-Zenbook running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab10multicycle_timing_summary_routed.rpt -pb lab10multicycle_timing_summary_routed.pb -rpx lab10multicycle_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10multicycle
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   9           
TIMING-20  Warning   Non-clocked latch               6           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (66)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (6)

1. checking no_clock (66)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: codecInterface/clkGen_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: codecInterface/clkGen_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: codecInterface/clkGen_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: codecInterface/clkGen_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: codecInterface/clkGen_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: codecInterface/clkGen_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: codecInterface/clkGen_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: codecInterface/clkGen_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: codecInterface/clkGen_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: codecInterface/clkNum_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: codecInterface/clkNum_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (6)
----------------------------
 There are 6 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.575        0.000                      0                  494        0.127        0.000                      0                  494        4.020        0.000                       0                   243  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              3.575        0.000                      0                  494        0.127        0.000                      0                  494        4.020        0.000                       0                   243  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sysClk                      
(none)                      sysClk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        3.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.575ns  (required time - arrival time)
  Source:                 rightFilter/x_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/acc_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.766ns (26.355%)  route 2.141ns (73.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.732     5.253    rightFilter/CLK
    SLICE_X12Y116        FDRE                                         r  rightFilter/x_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDRE (Prop_fdre_C_Q)         0.518     5.771 r  rightFilter/x_reg[1][10]/Q
                         net (fo=2, routed)           0.960     6.731    rightFilter/x_reg[1][10]
    SLICE_X12Y116        LUT5 (Prop_lut5_I2_O)        0.124     6.855 r  rightFilter/acc_reg_i_27/O
                         net (fo=1, routed)           0.590     7.445    rightFilter/acc_reg_i_27_n_0
    SLICE_X12Y117        LUT5 (Prop_lut5_I4_O)        0.124     7.569 r  rightFilter/acc_reg_i_7__0/O
                         net (fo=1, routed)           0.591     8.160    rightFilter/mulRightOp[10]
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.698    15.039    rightFilter/CLK
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/CLK
                         clock pessimism              0.267    15.306    
                         clock uncertainty           -0.035    15.270    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -3.536    11.734    rightFilter/acc_reg
  -------------------------------------------------------------------
                         required time                         11.734    
                         arrival time                          -8.160    
  -------------------------------------------------------------------
                         slack                                  3.575    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 leftFilter/x_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftFilter/acc_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.934ns (32.824%)  route 1.911ns (67.176%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.728     5.249    leftFilter/CLK
    SLICE_X13Y119        FDRE                                         r  leftFilter/x_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        FDRE (Prop_fdre_C_Q)         0.456     5.705 r  leftFilter/x_reg[2][1]/Q
                         net (fo=1, routed)           0.845     6.551    leftFilter/x_reg_n_0_[2][1]
    SLICE_X13Y119        LUT5 (Prop_lut5_I4_O)        0.152     6.703 r  leftFilter/acc_reg_i_36__0/O
                         net (fo=1, routed)           0.436     7.139    leftFilter/acc_reg_i_36__0_n_0
    SLICE_X13Y119        LUT5 (Prop_lut5_I4_O)        0.326     7.465 r  leftFilter/acc_reg_i_16/O
                         net (fo=1, routed)           0.630     8.095    leftFilter/mulRightOp[1]
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.693    15.034    leftFilter/CLK
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/CLK
                         clock pessimism              0.267    15.301    
                         clock uncertainty           -0.035    15.265    
    DSP48_X0Y48          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -3.536    11.729    leftFilter/acc_reg
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.703ns  (required time - arrival time)
  Source:                 rightFilter/x_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/acc_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.766ns (27.575%)  route 2.012ns (72.425%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.732     5.253    rightFilter/CLK
    SLICE_X14Y116        FDRE                                         r  rightFilter/x_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y116        FDRE (Prop_fdre_C_Q)         0.518     5.771 r  rightFilter/x_reg[1][8]/Q
                         net (fo=2, routed)           1.070     6.841    rightFilter/x_reg[1][8]
    SLICE_X14Y116        LUT5 (Prop_lut5_I2_O)        0.124     6.965 r  rightFilter/acc_reg_i_29/O
                         net (fo=1, routed)           0.396     7.362    rightFilter/acc_reg_i_29_n_0
    SLICE_X13Y115        LUT5 (Prop_lut5_I4_O)        0.124     7.486 r  rightFilter/acc_reg_i_9__0/O
                         net (fo=1, routed)           0.545     8.031    rightFilter/mulRightOp[8]
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.698    15.039    rightFilter/CLK
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/CLK
                         clock pessimism              0.267    15.306    
                         clock uncertainty           -0.035    15.270    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -3.536    11.734    rightFilter/acc_reg
  -------------------------------------------------------------------
                         required time                         11.734    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  3.703    

Slack (MET) :             3.751ns  (required time - arrival time)
  Source:                 rightFilter/x_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/acc_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.934ns (34.195%)  route 1.797ns (65.805%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.731     5.252    rightFilter/CLK
    SLICE_X13Y117        FDRE                                         r  rightFilter/x_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_fdre_C_Q)         0.456     5.708 r  rightFilter/x_reg[1][9]/Q
                         net (fo=2, routed)           0.668     6.377    rightFilter/x_reg[1][9]
    SLICE_X13Y117        LUT5 (Prop_lut5_I2_O)        0.152     6.529 r  rightFilter/acc_reg_i_28/O
                         net (fo=1, routed)           0.433     6.962    rightFilter/acc_reg_i_28_n_0
    SLICE_X13Y117        LUT5 (Prop_lut5_I4_O)        0.326     7.288 r  rightFilter/acc_reg_i_8__0/O
                         net (fo=1, routed)           0.696     7.984    rightFilter/mulRightOp[9]
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.698    15.039    rightFilter/CLK
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/CLK
                         clock pessimism              0.267    15.306    
                         clock uncertainty           -0.035    15.270    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -3.536    11.734    rightFilter/acc_reg
  -------------------------------------------------------------------
                         required time                         11.734    
                         arrival time                          -7.984    
  -------------------------------------------------------------------
                         slack                                  3.751    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 rightFilter/x_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/acc_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.704ns (26.375%)  route 1.965ns (73.625%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.733     5.254    rightFilter/CLK
    SLICE_X9Y115         FDRE                                         r  rightFilter/x_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456     5.710 r  rightFilter/x_reg[1][4]/Q
                         net (fo=2, routed)           0.685     6.395    rightFilter/x_reg[1][4]
    SLICE_X10Y115        LUT5 (Prop_lut5_I2_O)        0.124     6.519 r  rightFilter/acc_reg_i_33/O
                         net (fo=1, routed)           0.670     7.189    rightFilter/acc_reg_i_33_n_0
    SLICE_X10Y115        LUT5 (Prop_lut5_I4_O)        0.124     7.313 r  rightFilter/acc_reg_i_13__0/O
                         net (fo=1, routed)           0.610     7.923    rightFilter/mulRightOp[4]
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.698    15.039    rightFilter/CLK
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/CLK
                         clock pessimism              0.267    15.306    
                         clock uncertainty           -0.035    15.270    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -3.536    11.734    rightFilter/acc_reg
  -------------------------------------------------------------------
                         required time                         11.734    
                         arrival time                          -7.923    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.817ns  (required time - arrival time)
  Source:                 leftFilter/x_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftFilter/acc_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 0.766ns (28.745%)  route 1.899ns (71.255%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.726     5.247    leftFilter/CLK
    SLICE_X14Y121        FDRE                                         r  leftFilter/x_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y121        FDRE (Prop_fdre_C_Q)         0.518     5.765 r  leftFilter/x_reg[1][0]/Q
                         net (fo=2, routed)           0.678     6.443    leftFilter/x_reg_n_0_[1][0]
    SLICE_X14Y119        LUT5 (Prop_lut5_I2_O)        0.124     6.567 r  leftFilter/acc_reg_i_37__0/O
                         net (fo=1, routed)           0.670     7.237    leftFilter/acc_reg_i_37__0_n_0
    SLICE_X14Y119        LUT5 (Prop_lut5_I4_O)        0.124     7.361 r  leftFilter/acc_reg_i_17/O
                         net (fo=1, routed)           0.551     7.912    leftFilter/mulRightOp[0]
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.693    15.034    leftFilter/CLK
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/CLK
                         clock pessimism              0.267    15.301    
                         clock uncertainty           -0.035    15.265    
    DSP48_X0Y48          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -3.536    11.729    leftFilter/acc_reg
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                  3.817    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 leftFilter/x_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftFilter/acc_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.766ns (29.060%)  route 1.870ns (70.940%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.723     5.244    leftFilter/CLK
    SLICE_X12Y122        FDRE                                         r  leftFilter/x_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDRE (Prop_fdre_C_Q)         0.518     5.762 r  leftFilter/x_reg[1][4]/Q
                         net (fo=2, routed)           1.109     6.871    leftFilter/x_reg_n_0_[1][4]
    SLICE_X12Y122        LUT5 (Prop_lut5_I2_O)        0.124     6.995 r  leftFilter/acc_reg_i_33__0/O
                         net (fo=1, routed)           0.162     7.157    leftFilter/acc_reg_i_33__0_n_0
    SLICE_X12Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.281 r  leftFilter/acc_reg_i_13/O
                         net (fo=1, routed)           0.599     7.880    leftFilter/mulRightOp[4]
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.693    15.034    leftFilter/CLK
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/CLK
                         clock pessimism              0.267    15.301    
                         clock uncertainty           -0.035    15.265    
    DSP48_X0Y48          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -3.536    11.729    leftFilter/acc_reg
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                          -7.880    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.899ns  (required time - arrival time)
  Source:                 rightFilter/x_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/acc_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.766ns (29.664%)  route 1.816ns (70.336%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.732     5.253    rightFilter/CLK
    SLICE_X14Y116        FDRE                                         r  rightFilter/x_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y116        FDRE (Prop_fdre_C_Q)         0.518     5.771 r  rightFilter/x_reg[1][6]/Q
                         net (fo=2, routed)           0.602     6.373    rightFilter/x_reg[1][6]
    SLICE_X14Y115        LUT5 (Prop_lut5_I2_O)        0.124     6.497 r  rightFilter/acc_reg_i_31/O
                         net (fo=1, routed)           0.586     7.084    rightFilter/acc_reg_i_31_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I4_O)        0.124     7.208 r  rightFilter/acc_reg_i_11__0/O
                         net (fo=1, routed)           0.628     7.836    rightFilter/mulRightOp[6]
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.698    15.039    rightFilter/CLK
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/CLK
                         clock pessimism              0.267    15.306    
                         clock uncertainty           -0.035    15.270    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -3.536    11.734    rightFilter/acc_reg
  -------------------------------------------------------------------
                         required time                         11.734    
                         arrival time                          -7.836    
  -------------------------------------------------------------------
                         slack                                  3.899    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 rightFilter/x_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/acc_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.704ns (27.592%)  route 1.847ns (72.408%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.733     5.254    rightFilter/CLK
    SLICE_X9Y115         FDRE                                         r  rightFilter/x_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.456     5.710 r  rightFilter/x_reg[1][1]/Q
                         net (fo=2, routed)           0.800     6.510    rightFilter/x_reg[1][1]
    SLICE_X10Y115        LUT5 (Prop_lut5_I2_O)        0.124     6.634 r  rightFilter/acc_reg_i_36/O
                         net (fo=1, routed)           0.670     7.304    rightFilter/acc_reg_i_36_n_0
    SLICE_X10Y115        LUT5 (Prop_lut5_I4_O)        0.124     7.428 r  rightFilter/acc_reg_i_16__0/O
                         net (fo=1, routed)           0.377     7.806    rightFilter/mulRightOp[1]
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.698    15.039    rightFilter/CLK
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/CLK
                         clock pessimism              0.267    15.306    
                         clock uncertainty           -0.035    15.270    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -3.536    11.734    rightFilter/acc_reg
  -------------------------------------------------------------------
                         required time                         11.734    
                         arrival time                          -7.806    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.932ns  (required time - arrival time)
  Source:                 leftFilter/x_reg[1][14]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftFilter/acc_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.766ns (29.880%)  route 1.798ns (70.120%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.727     5.248    leftFilter/CLK
    SLICE_X10Y121        FDRE                                         r  leftFilter/x_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.518     5.766 r  leftFilter/x_reg[1][14]/Q
                         net (fo=2, routed)           0.817     6.584    leftFilter/x_reg_n_0_[1][14]
    SLICE_X11Y123        LUT5 (Prop_lut5_I2_O)        0.124     6.708 r  leftFilter/acc_reg_i_23__0/O
                         net (fo=1, routed)           0.460     7.168    leftFilter/acc_reg_i_23__0_n_0
    SLICE_X11Y122        LUT5 (Prop_lut5_I4_O)        0.124     7.292 r  leftFilter/acc_reg_i_3/O
                         net (fo=1, routed)           0.520     7.812    leftFilter/mulRightOp[14]
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.693    15.034    leftFilter/CLK
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/CLK
                         clock pessimism              0.281    15.315    
                         clock uncertainty           -0.035    15.279    
    DSP48_X0Y48          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -3.536    11.743    leftFilter/acc_reg
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                  3.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 codecInterface/inSampleShifter.sample_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/inSampleShifter.sample_reg[6]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.934%)  route 0.114ns (41.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.638     1.522    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  codecInterface/inSampleShifter.sample_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  codecInterface/inSampleShifter.sample_reg[0]/Q
                         net (fo=1, routed)           0.114     1.800    codecInterface/inSampleShifter.sample_reg_n_0_[0]
    SLICE_X10Y120        SRL16E                                       r  codecInterface/inSampleShifter.sample_reg[6]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.910     2.038    codecInterface/clk_IBUF_BUFG
    SLICE_X10Y120        SRL16E                                       r  codecInterface/inSampleShifter.sample_reg[6]_srl6/CLK
                         clock pessimism             -0.482     1.556    
    SLICE_X10Y120        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.673    codecInterface/inSampleShifter.sample_reg[6]_srl6
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 leftFilter/x_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftFilter/x_reg[2][11]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.636     1.520    leftFilter/CLK
    SLICE_X13Y121        FDRE                                         r  leftFilter/x_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  leftFilter/x_reg[1][11]/Q
                         net (fo=2, routed)           0.121     1.782    leftFilter/x_reg_n_0_[1][11]
    SLICE_X13Y122        FDRE                                         r  leftFilter/x_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.907     2.035    leftFilter/CLK
    SLICE_X13Y122        FDRE                                         r  leftFilter/x_reg[2][11]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X13Y122        FDRE (Hold_fdre_C_D)         0.070     1.603    leftFilter/x_reg[2][11]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 rightFilter/x_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/x_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.990%)  route 0.125ns (47.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.642     1.526    rightFilter/CLK
    SLICE_X9Y115         FDRE                                         r  rightFilter/x_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  rightFilter/x_reg[1][4]/Q
                         net (fo=2, routed)           0.125     1.792    rightFilter/x_reg[1][4]
    SLICE_X10Y115        FDRE                                         r  rightFilter/x_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.915     2.043    rightFilter/CLK
    SLICE_X10Y115        FDRE                                         r  rightFilter/x_reg[2][4]/C
                         clock pessimism             -0.482     1.561    
    SLICE_X10Y115        FDRE (Hold_fdre_C_D)         0.052     1.613    rightFilter/x_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 rightFilter/y_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/y_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.007%)  route 0.075ns (36.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.642     1.526    rightFilter/CLK
    SLICE_X11Y115        FDRE                                         r  rightFilter/y_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y115        FDRE (Prop_fdre_C_Q)         0.128     1.654 r  rightFilter/y_reg[1][4]/Q
                         net (fo=2, routed)           0.075     1.729    rightFilter/y_reg[1][4]
    SLICE_X10Y115        FDRE                                         r  rightFilter/y_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.915     2.043    rightFilter/CLK
    SLICE_X10Y115        FDRE                                         r  rightFilter/y_reg[2][4]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X10Y115        FDRE (Hold_fdre_C_D)         0.010     1.549    rightFilter/y_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 rightFilter/y_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/y_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.641     1.525    rightFilter/CLK
    SLICE_X11Y116        FDRE                                         r  rightFilter/y_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDRE (Prop_fdre_C_Q)         0.141     1.666 r  rightFilter/y_reg[1][1]/Q
                         net (fo=2, routed)           0.119     1.785    rightFilter/y_reg[1][1]
    SLICE_X10Y115        FDRE                                         r  rightFilter/y_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.915     2.043    rightFilter/CLK
    SLICE_X10Y115        FDRE                                         r  rightFilter/y_reg[2][1]/C
                         clock pessimism             -0.503     1.540    
    SLICE_X10Y115        FDRE (Hold_fdre_C_D)         0.063     1.603    rightFilter/y_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 leftFilter/y_reg[1][13]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftFilter/y_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.636     1.520    leftFilter/CLK
    SLICE_X11Y122        FDRE                                         r  leftFilter/y_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  leftFilter/y_reg[1][13]/Q
                         net (fo=2, routed)           0.128     1.789    leftFilter/y_reg_n_0_[1][13]
    SLICE_X11Y123        FDRE                                         r  leftFilter/y_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.906     2.034    leftFilter/CLK
    SLICE_X11Y123        FDRE                                         r  leftFilter/y_reg[2][13]/C
                         clock pessimism             -0.503     1.531    
    SLICE_X11Y123        FDRE (Hold_fdre_C_D)         0.072     1.603    leftFilter/y_reg[2][13]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 leftFilter/y_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftFilter/y_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.604%)  route 0.122ns (46.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.636     1.520    leftFilter/CLK
    SLICE_X11Y122        FDRE                                         r  leftFilter/y_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  leftFilter/y_reg[1][15]/Q
                         net (fo=2, routed)           0.122     1.783    leftFilter/y_reg_n_0_[1][15]
    SLICE_X11Y122        FDRE                                         r  leftFilter/y_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.908     2.036    leftFilter/CLK
    SLICE_X11Y122        FDRE                                         r  leftFilter/y_reg[2][15]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X11Y122        FDRE (Hold_fdre_C_D)         0.075     1.595    leftFilter/y_reg[2][15]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 leftFilter/y_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftFilter/y_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.637     1.521    leftFilter/CLK
    SLICE_X13Y120        FDRE                                         r  leftFilter/y_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  leftFilter/y_reg[1][8]/Q
                         net (fo=2, routed)           0.119     1.781    leftFilter/y_reg_n_0_[1][8]
    SLICE_X13Y120        FDRE                                         r  leftFilter/y_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.909     2.037    leftFilter/CLK
    SLICE_X13Y120        FDRE                                         r  leftFilter/y_reg[2][8]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X13Y120        FDRE (Hold_fdre_C_D)         0.072     1.593    leftFilter/y_reg[2][8]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 leftFilter/y_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftFilter/y_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.604%)  route 0.122ns (46.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.637     1.521    leftFilter/CLK
    SLICE_X13Y120        FDRE                                         r  leftFilter/y_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  leftFilter/y_reg[1][9]/Q
                         net (fo=2, routed)           0.122     1.784    leftFilter/y_reg_n_0_[1][9]
    SLICE_X13Y120        FDRE                                         r  leftFilter/y_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.909     2.037    leftFilter/CLK
    SLICE_X13Y120        FDRE                                         r  leftFilter/y_reg[2][9]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X13Y120        FDRE (Hold_fdre_C_D)         0.075     1.596    leftFilter/y_reg[2][9]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 leftFilter/y_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftFilter/y_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.636     1.520    leftFilter/CLK
    SLICE_X12Y122        FDRE                                         r  leftFilter/y_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDRE (Prop_fdre_C_Q)         0.164     1.684 r  leftFilter/y_reg[1][12]/Q
                         net (fo=2, routed)           0.113     1.797    leftFilter/y_reg_n_0_[1][12]
    SLICE_X13Y122        FDRE                                         r  leftFilter/y_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.907     2.035    leftFilter/CLK
    SLICE_X13Y122        FDRE                                         r  leftFilter/y_reg[2][12]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X13Y122        FDRE (Hold_fdre_C_D)         0.075     1.608    leftFilter/y_reg[2][12]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y48    leftFilter/acc_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y46    rightFilter/acc_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y122  sample_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y118  sample_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y118  sample_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y120   sample_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y118  sample_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y120   sample_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y120   sample_reg[15]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y120  codecInterface/inSampleShifter.sample_reg[6]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y120  codecInterface/inSampleShifter.sample_reg[6]_srl6/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y122  sample_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y122  sample_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y118  sample_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y118  sample_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y118  sample_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y118  sample_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X9Y120   sample_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X9Y120   sample_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y120  codecInterface/inSampleShifter.sample_reg[6]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y120  codecInterface/inSampleShifter.sample_reg[6]_srl6/CLK
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y122  sample_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y122  sample_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y118  sample_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y118  sample_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y118  sample_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y118  sample_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X9Y120   sample_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X9Y120   sample_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 leftFilter/cs_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            leftFilter/cs_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.287ns  (logic 0.953ns (28.989%)  route 2.334ns (71.011%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        LDCE                         0.000     0.000 r  leftFilter/cs_reg[2]/G
    SLICE_X12Y119        LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  leftFilter/cs_reg[2]/Q
                         net (fo=42, routed)          2.004     2.833    leftFilter/cs[2]
    SLICE_X13Y119        LUT3 (Prop_lut3_I1_O)        0.124     2.957 r  leftFilter/cs_reg[2]_i_1/O
                         net (fo=1, routed)           0.330     3.287    leftFilter/cs_reg[2]_i_1_n_0
    SLICE_X12Y119        LDCE                                         r  leftFilter/cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leftFilter/cs_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            leftFilter/cs_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.214ns  (logic 0.953ns (29.655%)  route 2.261ns (70.345%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        LDCE                         0.000     0.000 r  leftFilter/cs_reg[0]/G
    SLICE_X12Y119        LDCE (EnToQ_ldce_G_Q)        0.829     0.829 f  leftFilter/cs_reg[0]/Q
                         net (fo=41, routed)          1.637     2.466    leftFilter/cs[0]
    SLICE_X13Y121        LUT1 (Prop_lut1_I0_O)        0.124     2.590 r  leftFilter/cs_reg[0]_i_1__0/O
                         net (fo=2, routed)           0.624     3.214    leftFilter/cs_reg[0]_i_1__0_n_0
    SLICE_X12Y119        LDCE                                         r  leftFilter/cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rightFilter/cs_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rightFilter/cs_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.012ns  (logic 0.979ns (32.505%)  route 2.033ns (67.495%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        LDCE                         0.000     0.000 r  rightFilter/cs_reg[1]/G
    SLICE_X10Y114        LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  rightFilter/cs_reg[1]/Q
                         net (fo=22, routed)          1.325     2.154    rightFilter/cs[1]
    SLICE_X10Y116        LUT3 (Prop_lut3_I0_O)        0.150     2.304 r  rightFilter/cs_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.708     3.012    rightFilter/cs_reg[1]_i_1__0_n_0
    SLICE_X10Y114        LDCE                                         r  rightFilter/cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rightFilter/cs_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            rightFilter/cs_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 0.979ns (41.529%)  route 1.378ns (58.471%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        LDCE                         0.000     0.000 r  rightFilter/cs_reg[2]/G
    SLICE_X10Y114        LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  rightFilter/cs_reg[2]/Q
                         net (fo=42, routed)          1.044     1.873    rightFilter/cs[2]
    SLICE_X10Y115        LUT3 (Prop_lut3_I1_O)        0.150     2.023 r  rightFilter/cs_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.334     2.357    rightFilter/cs_reg[2]_i_1__0_n_0
    SLICE_X10Y114        LDCE                                         r  rightFilter/cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leftFilter/cs_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            leftFilter/cs_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.152ns  (logic 0.979ns (45.497%)  route 1.173ns (54.503%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        LDCE                         0.000     0.000 r  leftFilter/cs_reg[2]/G
    SLICE_X12Y119        LDCE (EnToQ_ldce_G_Q)        0.829     0.829 f  leftFilter/cs_reg[2]/Q
                         net (fo=42, routed)          0.846     1.675    leftFilter/cs[2]
    SLICE_X14Y119        LUT3 (Prop_lut3_I2_O)        0.150     1.825 r  leftFilter/cs_reg[1]_i_1/O
                         net (fo=1, routed)           0.326     2.152    leftFilter/cs_reg[1]_i_1_n_0
    SLICE_X12Y119        LDCE                                         r  leftFilter/cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rightFilter/cs_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rightFilter/cs_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.073ns  (logic 0.947ns (45.684%)  route 1.126ns (54.316%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        LDCE                         0.000     0.000 r  rightFilter/cs_reg[0]/G
    SLICE_X10Y114        LDCE (EnToQ_ldce_G_Q)        0.829     0.829 f  rightFilter/cs_reg[0]/Q
                         net (fo=41, routed)          0.455     1.284    rightFilter/cs[0]
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.118     1.402 r  rightFilter/cs_reg[0]_i_1/O
                         net (fo=2, routed)           0.671     2.073    rightFilter/cs_reg[0]_i_1_n_0
    SLICE_X10Y114        LDCE                                         r  rightFilter/cs_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 leftFilter/cs_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            leftFilter/cs_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.529ns  (logic 0.289ns (54.641%)  route 0.240ns (45.359%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        LDCE                         0.000     0.000 r  leftFilter/cs_reg[0]/G
    SLICE_X12Y119        LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  leftFilter/cs_reg[0]/Q
                         net (fo=41, routed)          0.131     0.375    leftFilter/cs[0]
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.045     0.420 r  leftFilter/cs_reg[2]_i_1/O
                         net (fo=1, routed)           0.109     0.529    leftFilter/cs_reg[2]_i_1_n_0
    SLICE_X12Y119        LDCE                                         r  leftFilter/cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leftFilter/cs_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leftFilter/cs_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.598ns  (logic 0.292ns (48.797%)  route 0.306ns (51.203%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        LDCE                         0.000     0.000 r  leftFilter/cs_reg[1]/G
    SLICE_X12Y119        LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  leftFilter/cs_reg[1]/Q
                         net (fo=22, routed)          0.203     0.447    leftFilter/cs[1]
    SLICE_X14Y119        LUT3 (Prop_lut3_I0_O)        0.048     0.495 r  leftFilter/cs_reg[1]_i_1/O
                         net (fo=1, routed)           0.103     0.598    leftFilter/cs_reg[1]_i_1_n_0
    SLICE_X12Y119        LDCE                                         r  leftFilter/cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rightFilter/cs_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rightFilter/cs_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.600ns  (logic 0.292ns (48.656%)  route 0.308ns (51.344%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        LDCE                         0.000     0.000 r  rightFilter/cs_reg[0]/G
    SLICE_X10Y114        LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  rightFilter/cs_reg[0]/Q
                         net (fo=41, routed)          0.195     0.439    rightFilter/cs[0]
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.048     0.487 r  rightFilter/cs_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.113     0.600    rightFilter/cs_reg[2]_i_1__0_n_0
    SLICE_X10Y114        LDCE                                         r  rightFilter/cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rightFilter/cs_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rightFilter/cs_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.734ns  (logic 0.292ns (39.785%)  route 0.442ns (60.215%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        LDCE                         0.000     0.000 r  rightFilter/cs_reg[0]/G
    SLICE_X10Y114        LDCE (EnToQ_ldce_G_Q)        0.244     0.244 f  rightFilter/cs_reg[0]/Q
                         net (fo=41, routed)          0.190     0.434    rightFilter/cs[0]
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.048     0.482 r  rightFilter/cs_reg[0]_i_1/O
                         net (fo=2, routed)           0.252     0.734    rightFilter/cs_reg[0]_i_1_n_0
    SLICE_X10Y114        LDCE                                         r  rightFilter/cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rightFilter/cs_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rightFilter/cs_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.757ns  (logic 0.292ns (38.578%)  route 0.465ns (61.422%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        LDCE                         0.000     0.000 r  rightFilter/cs_reg[0]/G
    SLICE_X10Y114        LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  rightFilter/cs_reg[0]/Q
                         net (fo=41, routed)          0.228     0.472    rightFilter/cs[0]
    SLICE_X10Y116        LUT3 (Prop_lut3_I1_O)        0.048     0.520 r  rightFilter/cs_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.237     0.757    rightFilter/cs_reg[1]_i_1__0_n_0
    SLICE_X10Y114        LDCE                                         r  rightFilter/cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leftFilter/cs_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            leftFilter/cs_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.159ns  (logic 0.289ns (24.944%)  route 0.870ns (75.056%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        LDCE                         0.000     0.000 r  leftFilter/cs_reg[0]/G
    SLICE_X12Y119        LDCE (EnToQ_ldce_G_Q)        0.244     0.244 f  leftFilter/cs_reg[0]/Q
                         net (fo=41, routed)          0.661     0.905    leftFilter/cs[0]
    SLICE_X13Y121        LUT1 (Prop_lut1_I0_O)        0.045     0.950 r  leftFilter/cs_reg[0]_i_1__0/O
                         net (fo=2, routed)           0.209     1.159    leftFilter/cs_reg[0]_i_1__0_n_0
    SLICE_X12Y119        LDCE                                         r  leftFilter/cs_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.894ns  (logic 4.038ns (58.570%)  route 2.856ns (41.430%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.723     5.244    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y122         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_fdre_C_Q)         0.518     5.762 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=11, routed)          2.856     8.619    mclkDA_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520    12.138 r  mclkAD_OBUF_inst/O
                         net (fo=0)                   0.000    12.138    mclkAD
    A14                                                               r  mclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.738ns  (logic 4.021ns (59.675%)  route 2.717ns (40.325%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.723     5.244    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y122         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_fdre_C_Q)         0.518     5.762 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=11, routed)          2.717     8.479    mclkDA_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.503    11.982 r  mclkDA_OBUF_inst/O
                         net (fo=0)                   0.000    11.982    mclkDA
    A15                                                               r  mclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckAD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.327ns  (logic 4.106ns (64.892%)  route 2.221ns (35.108%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.726     5.247    codecInterface/clk_IBUF_BUFG
    SLICE_X9Y121         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.419     5.666 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=24, routed)          2.221     7.888    lrckDA_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.687    11.574 r  lrckAD_OBUF_inst/O
                         net (fo=0)                   0.000    11.574    lrckAD
    A16                                                               r  lrckAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.227ns  (logic 4.043ns (64.925%)  route 2.184ns (35.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.720     5.241    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y124         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y124         FDRE (Prop_fdre_C_Q)         0.518     5.759 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=9, routed)           2.184     7.943    sclkDA_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.525    11.468 r  sclkAD_OBUF_inst/O
                         net (fo=0)                   0.000    11.468    sclkAD
    B15                                                               r  sclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.182ns  (logic 4.102ns (66.352%)  route 2.080ns (33.648%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.726     5.247    codecInterface/clk_IBUF_BUFG
    SLICE_X9Y121         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.419     5.666 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=24, routed)          2.080     7.746    lrckDA_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.683    11.429 r  lrckDA_OBUF_inst/O
                         net (fo=0)                   0.000    11.429    lrckDA
    A17                                                               r  lrckDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/outSampleShifter.sample_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdti
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.131ns  (logic 4.021ns (65.587%)  route 2.110ns (34.413%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.727     5.248    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y120         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.518     5.766 r  codecInterface/outSampleShifter.sample_reg[23]/Q
                         net (fo=1, routed)           2.110     7.876    sdti_OBUF
    B16                  OBUF (Prop_obuf_I_O)         3.503    11.379 r  sdti_OBUF_inst/O
                         net (fo=0)                   0.000    11.379    sdti
    B16                                                               r  sdti (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.068ns  (logic 4.023ns (66.291%)  route 2.046ns (33.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.720     5.241    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y124         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y124         FDRE (Prop_fdre_C_Q)         0.518     5.759 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=9, routed)           2.046     7.805    sclkDA_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.505    11.310 r  sclkDA_OBUF_inst/O
                         net (fo=0)                   0.000    11.310    sclkDA
    C15                                                               r  sclkDA (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codecInterface/outSampleShifter.sample_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdti
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.921ns  (logic 1.368ns (71.221%)  route 0.553ns (28.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.637     1.521    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y120         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  codecInterface/outSampleShifter.sample_reg[23]/Q
                         net (fo=1, routed)           0.553     2.238    sdti_OBUF
    B16                  OBUF (Prop_obuf_I_O)         1.204     3.442 r  sdti_OBUF_inst/O
                         net (fo=0)                   0.000     3.442    sdti
    B16                                                               r  sdti (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.370ns (70.307%)  route 0.579ns (29.693%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.633     1.517    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y124         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y124         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=9, routed)           0.579     2.259    sclkDA_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.206     3.465 r  sclkDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.465    sclkDA
    C15                                                               r  sclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 1.391ns (69.475%)  route 0.611ns (30.525%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.636     1.520    codecInterface/clk_IBUF_BUFG
    SLICE_X9Y121         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.128     1.648 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=24, routed)          0.611     2.259    lrckDA_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.263     3.522 r  lrckDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.522    lrckDA
    A17                                                               r  lrckDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.390ns (68.909%)  route 0.627ns (31.091%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.633     1.517    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y124         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y124         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=9, routed)           0.627     2.308    sclkDA_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.226     3.533 r  sclkAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.533    sclkAD
    B15                                                               r  sclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.061ns  (logic 1.395ns (67.674%)  route 0.666ns (32.326%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.636     1.520    codecInterface/clk_IBUF_BUFG
    SLICE_X9Y121         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.128     1.648 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=24, routed)          0.666     2.314    lrckDA_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.267     3.581 r  lrckAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.581    lrckAD
    A16                                                               r  lrckAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.368ns (60.987%)  route 0.875ns (39.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.636     1.520    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y122         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_fdre_C_Q)         0.164     1.684 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=11, routed)          0.875     2.559    mclkDA_OBUF
    A15                  OBUF (Prop_obuf_I_O)         1.204     3.763 r  mclkDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.763    mclkDA
    A15                                                               r  mclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.385ns (59.871%)  route 0.928ns (40.129%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.636     1.520    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y122         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_fdre_C_Q)         0.164     1.684 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=11, routed)          0.928     2.612    mclkDA_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.833 r  mclkAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.833    mclkAD
    A14                                                               r  mclkAD (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay           260 Endpoints
Min Delay           260 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 filterOn
                            (input port)
  Destination:            filterOnSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.076ns  (logic 1.453ns (28.625%)  route 3.623ns (71.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  filterOn (IN)
                         net (fo=0)                   0.000     0.000    filterOn
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  filterOn_IBUF_inst/O
                         net (fo=1, routed)           3.623     5.076    filterOnSynchronizer/D[0]
    SLICE_X8Y110         FDRE                                         r  filterOnSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.613     4.954    filterOnSynchronizer/CLK
    SLICE_X8Y110         FDRE                                         r  filterOnSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 leftFilter/cs_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            leftFilter/acc_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.377ns  (logic 1.307ns (29.858%)  route 3.070ns (70.142%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        LDCE                         0.000     0.000 r  leftFilter/cs_reg[2]/G
    SLICE_X12Y119        LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  leftFilter/cs_reg[2]/Q
                         net (fo=42, routed)          2.004     2.833    leftFilter/cs[2]
    SLICE_X13Y119        LUT5 (Prop_lut5_I1_O)        0.152     2.985 r  leftFilter/acc_reg_i_36__0/O
                         net (fo=1, routed)           0.436     3.422    leftFilter/acc_reg_i_36__0_n_0
    SLICE_X13Y119        LUT5 (Prop_lut5_I4_O)        0.326     3.748 r  leftFilter/acc_reg_i_16/O
                         net (fo=1, routed)           0.630     4.377    leftFilter/mulRightOp[1]
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.693     5.034    leftFilter/CLK
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/CLK

Slack:                    inf
  Source:                 leftFilter/cs_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            leftFilter/acc_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.105ns  (logic 0.979ns (23.850%)  route 3.126ns (76.150%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        LDCE                         0.000     0.000 r  leftFilter/cs_reg[0]/G
    SLICE_X12Y119        LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  leftFilter/cs_reg[0]/Q
                         net (fo=41, routed)          1.712     2.541    leftFilter/cs[0]
    SLICE_X12Y122        LUT2 (Prop_lut2_I1_O)        0.150     2.691 r  leftFilter/acc_reg_i_19__0/O
                         net (fo=8, routed)           1.414     4.105    leftFilter/acc_reg_i_19__0_n_0
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.693     5.034    leftFilter/CLK
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/CLK

Slack:                    inf
  Source:                 leftFilter/cs_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            leftFilter/acc_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.081ns  (logic 1.077ns (26.389%)  route 3.004ns (73.611%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        LDCE                         0.000     0.000 r  leftFilter/cs_reg[0]/G
    SLICE_X12Y119        LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  leftFilter/cs_reg[0]/Q
                         net (fo=41, routed)          2.024     2.853    leftFilter/cs[0]
    SLICE_X11Y123        LUT5 (Prop_lut5_I3_O)        0.124     2.977 r  leftFilter/acc_reg_i_23__0/O
                         net (fo=1, routed)           0.460     3.438    leftFilter/acc_reg_i_23__0_n_0
    SLICE_X11Y122        LUT5 (Prop_lut5_I4_O)        0.124     3.562 r  leftFilter/acc_reg_i_3/O
                         net (fo=1, routed)           0.520     4.081    leftFilter/mulRightOp[14]
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.693     5.034    leftFilter/CLK
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/CLK

Slack:                    inf
  Source:                 rightFilter/cs_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rightFilter/x_reg[1][11]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.061ns  (logic 0.983ns (24.204%)  route 3.078ns (75.796%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        LDCE                         0.000     0.000 r  rightFilter/cs_reg[1]/G
    SLICE_X10Y114        LDCE (EnToQ_ldce_G_Q)        0.829     0.829 f  rightFilter/cs_reg[1]/Q
                         net (fo=22, routed)          2.182     3.011    rightFilter/cs[1]
    SLICE_X11Y118        LUT5 (Prop_lut5_I1_O)        0.154     3.165 r  rightFilter/x[0][15]_i_1__0/O
                         net (fo=80, routed)          0.896     4.061    rightFilter/x[0][15]_i_1__0_n_0
    SLICE_X12Y114        FDRE                                         r  rightFilter/x_reg[1][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.610     4.951    rightFilter/CLK
    SLICE_X12Y114        FDRE                                         r  rightFilter/x_reg[1][11]/C

Slack:                    inf
  Source:                 rightFilter/cs_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rightFilter/x_reg[2][11]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.061ns  (logic 0.983ns (24.204%)  route 3.078ns (75.796%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        LDCE                         0.000     0.000 r  rightFilter/cs_reg[1]/G
    SLICE_X10Y114        LDCE (EnToQ_ldce_G_Q)        0.829     0.829 f  rightFilter/cs_reg[1]/Q
                         net (fo=22, routed)          2.182     3.011    rightFilter/cs[1]
    SLICE_X11Y118        LUT5 (Prop_lut5_I1_O)        0.154     3.165 r  rightFilter/x[0][15]_i_1__0/O
                         net (fo=80, routed)          0.896     4.061    rightFilter/x[0][15]_i_1__0_n_0
    SLICE_X12Y114        FDRE                                         r  rightFilter/x_reg[2][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.610     4.951    rightFilter/CLK
    SLICE_X12Y114        FDRE                                         r  rightFilter/x_reg[2][11]/C

Slack:                    inf
  Source:                 rightFilter/cs_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rightFilter/y_reg[1][11]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.061ns  (logic 0.983ns (24.204%)  route 3.078ns (75.796%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        LDCE                         0.000     0.000 r  rightFilter/cs_reg[1]/G
    SLICE_X10Y114        LDCE (EnToQ_ldce_G_Q)        0.829     0.829 f  rightFilter/cs_reg[1]/Q
                         net (fo=22, routed)          2.182     3.011    rightFilter/cs[1]
    SLICE_X11Y118        LUT5 (Prop_lut5_I1_O)        0.154     3.165 r  rightFilter/x[0][15]_i_1__0/O
                         net (fo=80, routed)          0.896     4.061    rightFilter/x[0][15]_i_1__0_n_0
    SLICE_X12Y114        FDRE                                         r  rightFilter/y_reg[1][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.610     4.951    rightFilter/CLK
    SLICE_X12Y114        FDRE                                         r  rightFilter/y_reg[1][11]/C

Slack:                    inf
  Source:                 rightFilter/cs_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rightFilter/y_reg[2][11]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.061ns  (logic 0.983ns (24.204%)  route 3.078ns (75.796%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        LDCE                         0.000     0.000 r  rightFilter/cs_reg[1]/G
    SLICE_X10Y114        LDCE (EnToQ_ldce_G_Q)        0.829     0.829 f  rightFilter/cs_reg[1]/Q
                         net (fo=22, routed)          2.182     3.011    rightFilter/cs[1]
    SLICE_X11Y118        LUT5 (Prop_lut5_I1_O)        0.154     3.165 r  rightFilter/x[0][15]_i_1__0/O
                         net (fo=80, routed)          0.896     4.061    rightFilter/x[0][15]_i_1__0_n_0
    SLICE_X12Y114        FDRE                                         r  rightFilter/y_reg[2][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.610     4.951    rightFilter/CLK
    SLICE_X12Y114        FDRE                                         r  rightFilter/y_reg[2][11]/C

Slack:                    inf
  Source:                 rightFilter/cs_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rightFilter/x_reg[0][11]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.060ns  (logic 0.983ns (24.213%)  route 3.077ns (75.787%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        LDCE                         0.000     0.000 r  rightFilter/cs_reg[1]/G
    SLICE_X10Y114        LDCE (EnToQ_ldce_G_Q)        0.829     0.829 f  rightFilter/cs_reg[1]/Q
                         net (fo=22, routed)          2.182     3.011    rightFilter/cs[1]
    SLICE_X11Y118        LUT5 (Prop_lut5_I1_O)        0.154     3.165 r  rightFilter/x[0][15]_i_1__0/O
                         net (fo=80, routed)          0.895     4.060    rightFilter/x[0][15]_i_1__0_n_0
    SLICE_X13Y114        FDRE                                         r  rightFilter/x_reg[0][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.610     4.951    rightFilter/CLK
    SLICE_X13Y114        FDRE                                         r  rightFilter/x_reg[0][11]/C

Slack:                    inf
  Source:                 rightFilter/cs_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rightFilter/acc_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.057ns  (logic 1.077ns (26.547%)  route 2.980ns (73.453%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        LDCE                         0.000     0.000 r  rightFilter/cs_reg[1]/G
    SLICE_X10Y114        LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  rightFilter/cs_reg[1]/Q
                         net (fo=22, routed)          1.700     2.529    rightFilter/cs[1]
    SLICE_X10Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.653 r  rightFilter/acc_reg_i_33/O
                         net (fo=1, routed)           0.670     3.323    rightFilter/acc_reg_i_33_n_0
    SLICE_X10Y115        LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  rightFilter/acc_reg_i_13__0/O
                         net (fo=1, routed)           0.610     4.057    rightFilter/mulRightOp[4]
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.698     5.039    rightFilter/CLK
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rightFilter/cs_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            rightFilter/acc_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.486ns  (logic 0.244ns (50.156%)  route 0.242ns (49.844%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        LDCE                         0.000     0.000 r  rightFilter/cs_reg[2]/G
    SLICE_X10Y114        LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  rightFilter/cs_reg[2]/Q
                         net (fo=42, routed)          0.242     0.486    rightFilter/cs[2]
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.004     2.131    rightFilter/CLK
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/CLK

Slack:                    inf
  Source:                 leftFilter/cs_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            leftFilter/acc_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.244ns (40.991%)  route 0.351ns (59.009%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        LDCE                         0.000     0.000 r  leftFilter/cs_reg[2]/G
    SLICE_X12Y119        LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  leftFilter/cs_reg[2]/Q
                         net (fo=42, routed)          0.351     0.595    leftFilter/cs[2]
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.999     2.126    leftFilter/CLK
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/CLK

Slack:                    inf
  Source:                 rightFilter/cs_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rightFilter/acc_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.292ns (42.268%)  route 0.399ns (57.732%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        LDCE                         0.000     0.000 r  rightFilter/cs_reg[0]/G
    SLICE_X10Y114        LDCE (EnToQ_ldce_G_Q)        0.244     0.244 f  rightFilter/cs_reg[0]/Q
                         net (fo=41, routed)          0.190     0.434    rightFilter/cs[0]
    SLICE_X11Y115        LUT1 (Prop_lut1_I0_O)        0.048     0.482 r  rightFilter/cs_reg[0]_i_1/O
                         net (fo=2, routed)           0.209     0.691    rightFilter/cs_reg[0]_i_1_n_0
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.004     2.131    rightFilter/CLK
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/CLK

Slack:                    inf
  Source:                 rightFilter/cs_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            rightFilter/acc_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.289ns (41.197%)  route 0.413ns (58.803%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        LDCE                         0.000     0.000 r  rightFilter/cs_reg[2]/G
    SLICE_X10Y114        LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  rightFilter/cs_reg[2]/Q
                         net (fo=42, routed)          0.144     0.388    rightFilter/cs[2]
    SLICE_X10Y115        LUT5 (Prop_lut5_I3_O)        0.045     0.433 r  rightFilter/acc_reg_i_13__0/O
                         net (fo=1, routed)           0.269     0.702    rightFilter/mulRightOp[4]
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.004     2.131    rightFilter/CLK
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/CLK

Slack:                    inf
  Source:                 rightFilter/cs_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rightFilter/acc_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.289ns (40.852%)  route 0.418ns (59.148%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        LDCE                         0.000     0.000 r  rightFilter/cs_reg[0]/G
    SLICE_X10Y114        LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  rightFilter/cs_reg[0]/Q
                         net (fo=41, routed)          0.230     0.474    rightFilter/cs[0]
    SLICE_X10Y115        LUT5 (Prop_lut5_I1_O)        0.045     0.519 r  rightFilter/acc_reg_i_16__0/O
                         net (fo=1, routed)           0.188     0.707    rightFilter/mulRightOp[1]
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.004     2.131    rightFilter/CLK
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/CLK

Slack:                    inf
  Source:                 sdto
                            (input port)
  Destination:            codecInterface/inSampleShifter.sample_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.206ns (28.533%)  route 0.515ns (71.467%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  sdto (IN)
                         net (fo=0)                   0.000     0.000    sdto
    C16                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  sdto_IBUF_inst/O
                         net (fo=1, routed)           0.515     0.721    codecInterface/sdto_IBUF
    SLICE_X8Y119         FDRE                                         r  codecInterface/inSampleShifter.sample_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.911     2.039    codecInterface/clk_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  codecInterface/inSampleShifter.sample_reg[0]/C

Slack:                    inf
  Source:                 leftFilter/cs_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leftFilter/acc_reg/CEP
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.289ns (39.944%)  route 0.435ns (60.056%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        LDCE                         0.000     0.000 r  leftFilter/cs_reg[1]/G
    SLICE_X12Y119        LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  leftFilter/cs_reg[1]/Q
                         net (fo=22, routed)          0.258     0.502    leftFilter/cs[1]
    SLICE_X12Y121        LUT3 (Prop_lut3_I0_O)        0.045     0.547 r  leftFilter/acc_reg_i_1__0/O
                         net (fo=1, routed)           0.176     0.724    leftFilter/CEP
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/CEP
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.999     2.126    leftFilter/CLK
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/CLK

Slack:                    inf
  Source:                 leftFilter/cs_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            leftFilter/acc_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.289ns (39.542%)  route 0.442ns (60.458%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        LDCE                         0.000     0.000 r  leftFilter/cs_reg[0]/G
    SLICE_X12Y119        LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  leftFilter/cs_reg[0]/Q
                         net (fo=41, routed)          0.184     0.428    leftFilter/cs[0]
    SLICE_X14Y119        LUT5 (Prop_lut5_I1_O)        0.045     0.473 r  leftFilter/acc_reg_i_17/O
                         net (fo=1, routed)           0.258     0.731    leftFilter/mulRightOp[0]
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.999     2.126    leftFilter/CLK
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/CLK

Slack:                    inf
  Source:                 leftFilter/cs_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            leftFilter/acc_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.289ns (38.949%)  route 0.453ns (61.051%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        LDCE                         0.000     0.000 r  leftFilter/cs_reg[2]/G
    SLICE_X12Y119        LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  leftFilter/cs_reg[2]/Q
                         net (fo=42, routed)          0.171     0.415    leftFilter/cs[2]
    SLICE_X15Y119        LUT5 (Prop_lut5_I3_O)        0.045     0.460 r  leftFilter/acc_reg_i_11/O
                         net (fo=1, routed)           0.282     0.742    leftFilter/mulRightOp[6]
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.999     2.126    leftFilter/CLK
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/CLK

Slack:                    inf
  Source:                 leftFilter/cs_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            leftFilter/acc_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.289ns (38.818%)  route 0.455ns (61.182%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        LDCE                         0.000     0.000 r  leftFilter/cs_reg[0]/G
    SLICE_X12Y119        LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  leftFilter/cs_reg[0]/Q
                         net (fo=41, routed)          0.201     0.445    leftFilter/cs[0]
    SLICE_X14Y120        LUT5 (Prop_lut5_I1_O)        0.045     0.490 r  leftFilter/acc_reg_i_14/O
                         net (fo=1, routed)           0.254     0.744    leftFilter/mulRightOp[3]
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.999     2.126    leftFilter/CLK
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/CLK





