/*
 * Copyright (C) 2015 Freescale Semiconductor, Inc.
 *
 * Peng Fan <Peng.Fan@freescale.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#include <linux/err.h>
#include <linux/init.h>
#include <linux/io.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/of_device.h>
#include <linux/pinctrl/pinctrl.h>
#include <dt-bindings/pinctrl/pins-imx8dv.h>
#include <soc/imx8/sc/sci.h>

#include "pinctrl-imx.h"

sc_ipc_t pinctrl_ipcHandle;

static const struct pinctrl_pin_desc imx8dv_pinctrl_pads[] = {
	IMX_PINCTRL_PIN(SC_P_LVDS0_LVDS1_TS_SCL),
	IMX_PINCTRL_PIN(SC_P_LVDS0_LVDS1_TS_SDA),
	IMX_PINCTRL_PIN(SC_P_LVDS0_LVDS1_BL_PWM),
	IMX_PINCTRL_PIN(SC_P_LVDS0_LVDS1_GPIO0),
	IMX_PINCTRL_PIN(SC_P_LVDS0_LVDS1_GPIO1),
	IMX_PINCTRL_PIN(SC_P_LVDS2_LVDS3_TS_SCL),
	IMX_PINCTRL_PIN(SC_P_LVDS2_LVDS3_TS_SDA),
	IMX_PINCTRL_PIN(SC_P_LVDS2_LVDS3_BL_PWM),
	IMX_PINCTRL_PIN(SC_P_LVDS2_LVDS3_GPIO_0),
	IMX_PINCTRL_PIN(SC_P_LVDS2_LVDS3_GPIO_1),
	IMX_PINCTRL_PIN(SC_P_LVDS4_LVDS5_TS_SCL),
	IMX_PINCTRL_PIN(SC_P_LVDS4_LVDS5_TS_SDA),
	IMX_PINCTRL_PIN(SC_P_LVDS4_LVDS5_BL_PWM),
	IMX_PINCTRL_PIN(SC_P_LVDS4_LVDS5_GPIO_0),
	IMX_PINCTRL_PIN(SC_P_LVDS4_LVDS5_GPIO_1),
	IMX_PINCTRL_PIN(SC_P_USDHC2_DATA2),
	IMX_PINCTRL_PIN(SC_P_USDHC2_DATA3),
	IMX_PINCTRL_PIN(SC_P_USDHC2_CMD),
	IMX_PINCTRL_PIN(SC_P_USDHC2_CLK),
	IMX_PINCTRL_PIN(SC_P_USDHC2_DATA0),
	IMX_PINCTRL_PIN(SC_P_USDHC2_DATA1),
	IMX_PINCTRL_PIN(SC_P_USDHC2_CD_B),
	IMX_PINCTRL_PIN(SC_P_USDHC2_WP),
	IMX_PINCTRL_PIN(SC_P_USDHC2_LCTRL),
	IMX_PINCTRL_PIN(SC_P_USDHC2_RESET_B),
	IMX_PINCTRL_PIN(SC_P_USDHC2_VSELECT),
	IMX_PINCTRL_PIN(SC_P_USB_OTG0_OC),
	IMX_PINCTRL_PIN(SC_P_USB_OTG0_PWR_ON),
	IMX_PINCTRL_PIN(SC_P_USB_OTG1_OC),
	IMX_PINCTRL_PIN(SC_P_USB_OTG1_PWR_ON),
	IMX_PINCTRL_PIN(SC_P_UART0_RX),
	IMX_PINCTRL_PIN(SC_P_UART0_TX),
	IMX_PINCTRL_PIN(SC_P_UART0_RTS_B),
	IMX_PINCTRL_PIN(SC_P_UART0_CTS_B),
	IMX_PINCTRL_PIN(SC_P_UART1_RX),
	IMX_PINCTRL_PIN(SC_P_UART1_TX),
	IMX_PINCTRL_PIN(SC_P_UART1_RTS_B),
	IMX_PINCTRL_PIN(SC_P_UART1_CTS_B),
	IMX_PINCTRL_PIN(SC_P_UART2_RX),
	IMX_PINCTRL_PIN(SC_P_UART2_TX),
	IMX_PINCTRL_PIN(SC_P_UART2_RTS_B),
	IMX_PINCTRL_PIN(SC_P_UART2_CTS_B),
	IMX_PINCTRL_PIN(SC_P_DM_SPI0_CS0),
	IMX_PINCTRL_PIN(SC_P_DM_SPI0_CS1),
	IMX_PINCTRL_PIN(SC_P_DM_SPI0_CS2),
	IMX_PINCTRL_PIN(SC_P_DM_SPI0_CS3),
	IMX_PINCTRL_PIN(SC_P_DM_SPI0_SCLK),
	IMX_PINCTRL_PIN(SC_P_DM_SPI0_MOSI),
	IMX_PINCTRL_PIN(SC_P_DM_SPI0_MISO),
	IMX_PINCTRL_PIN(SC_P_DM_SPI1_CS0),
	IMX_PINCTRL_PIN(SC_P_DM_SPI1_CS1),
	IMX_PINCTRL_PIN(SC_P_DM_SPI1_CS2),
	IMX_PINCTRL_PIN(SC_P_DM_SPI1_CS3),
	IMX_PINCTRL_PIN(SC_P_DM_SPI1_SCLK),
	IMX_PINCTRL_PIN(SC_P_DM_SPI1_MOSI),
	IMX_PINCTRL_PIN(SC_P_DM_SPI1_MISO),
	IMX_PINCTRL_PIN(SC_P_DM_SPI2_CS0),
	IMX_PINCTRL_PIN(SC_P_DM_SPI2_CS1),
	IMX_PINCTRL_PIN(SC_P_DM_SPI2_CS2),
	IMX_PINCTRL_PIN(SC_P_DM_SPI2_CS3),
	IMX_PINCTRL_PIN(SC_P_DM_SPI2_SCLK),
	IMX_PINCTRL_PIN(SC_P_DM_SPI2_MOSI),
	IMX_PINCTRL_PIN(SC_P_DM_SPI2_MISO),
	IMX_PINCTRL_PIN(SC_P_SDMA_EXT_EVENT0),
	IMX_PINCTRL_PIN(SC_P_SDMA_EXT_EVENT1),
	IMX_PINCTRL_PIN(SC_P_CAN_TX0),
	IMX_PINCTRL_PIN(SC_P_CAN_RX0),
	IMX_PINCTRL_PIN(SC_P_CAN_TX1),
	IMX_PINCTRL_PIN(SC_P_CAN_RX1),
	IMX_PINCTRL_PIN(SC_P_AUD_SAI0_RX_DATA0),
	IMX_PINCTRL_PIN(SC_P_AUD_SAI0_RX_BCLK),
	IMX_PINCTRL_PIN(SC_P_AUD_SAI0_RX_SYNC),
	IMX_PINCTRL_PIN(SC_P_AUD_SAI0_TX_DATA0),
	IMX_PINCTRL_PIN(SC_P_AUD_SAI0_TX_BCLK),
	IMX_PINCTRL_PIN(SC_P_AUD_SAI0_TX_SYNC),
	IMX_PINCTRL_PIN(SC_P_AUD_SAI0_EXT_MCLK),
	IMX_PINCTRL_PIN(SC_P_AUD_SAI1_RX_DATA0),
	IMX_PINCTRL_PIN(SC_P_AUD_SAI1_RX_BCLK),
	IMX_PINCTRL_PIN(SC_P_AUD_SAI1_RX_SYNC),
	IMX_PINCTRL_PIN(SC_P_AUD_SAI1_TX_DATA0),
	IMX_PINCTRL_PIN(SC_P_AUD_SAI1_TX_BCLK),
	IMX_PINCTRL_PIN(SC_P_AUD_SAI1_TX_SYNC),
	IMX_PINCTRL_PIN(SC_P_AUD_SAI1_EXT_MCLK),
	IMX_PINCTRL_PIN(SC_P_AUD_SAI2_RX_DATA0),
	IMX_PINCTRL_PIN(SC_P_AUD_SAI2_RX_BCLK),
	IMX_PINCTRL_PIN(SC_P_AUD_SAI2_RX_SYNC),
	IMX_PINCTRL_PIN(SC_P_AUD_SAI2_TX_DATA0),
	IMX_PINCTRL_PIN(SC_P_AUD_SAI2_TX_BCLK),
	IMX_PINCTRL_PIN(SC_P_AUD_SAI2_TX_SYNC),
	IMX_PINCTRL_PIN(SC_P_AUD_SAI2_EXT_MCLK),
	IMX_PINCTRL_PIN(SC_P_VID0_CLK),
	IMX_PINCTRL_PIN(SC_P_VID0_D7),
	IMX_PINCTRL_PIN(SC_P_VID0_D6),
	IMX_PINCTRL_PIN(SC_P_VID0_D5),
	IMX_PINCTRL_PIN(SC_P_VID0_D4),
	IMX_PINCTRL_PIN(SC_P_VID0_D3),
	IMX_PINCTRL_PIN(SC_P_VID0_D2),
	IMX_PINCTRL_PIN(SC_P_VID0_D1),
	IMX_PINCTRL_PIN(SC_P_VID0_D0),
	IMX_PINCTRL_PIN(SC_P_VID0_VLD),
	IMX_PINCTRL_PIN(SC_P_VID0_SYNC),
	IMX_PINCTRL_PIN(SC_P_VID0_FUNC),
	IMX_PINCTRL_PIN(SC_P_VIDS0_CLK),
	IMX_PINCTRL_PIN(SC_P_VIDS0_DATA),
	IMX_PINCTRL_PIN(SC_P_VIDS0_SYNC),
	IMX_PINCTRL_PIN(SC_P_VIDS0_VLD),
	IMX_PINCTRL_PIN(SC_P_VID1_CLK),
	IMX_PINCTRL_PIN(SC_P_VID1_D7),
	IMX_PINCTRL_PIN(SC_P_VID1_D6),
	IMX_PINCTRL_PIN(SC_P_VID1_D5),
	IMX_PINCTRL_PIN(SC_P_VID1_D4),
	IMX_PINCTRL_PIN(SC_P_VID1_D3),
	IMX_PINCTRL_PIN(SC_P_VID1_D2),
	IMX_PINCTRL_PIN(SC_P_VID1_D1),
	IMX_PINCTRL_PIN(SC_P_VID1_D0),
	IMX_PINCTRL_PIN(SC_P_VID1_VLD),
	IMX_PINCTRL_PIN(SC_P_VID1_SYNC),
	IMX_PINCTRL_PIN(SC_P_VID1_FUNC),
	IMX_PINCTRL_PIN(SC_P_VIDS1_CLK),
	IMX_PINCTRL_PIN(SC_P_VIDS1_DATA),
	IMX_PINCTRL_PIN(SC_P_VIDS1_SYNC),
	IMX_PINCTRL_PIN(SC_P_VIDS1_VLD),
	IMX_PINCTRL_PIN(SC_P_LSIO_I2C0_SCL),
	IMX_PINCTRL_PIN(SC_P_LSIO_I2C0_SDA),
	IMX_PINCTRL_PIN(SC_P_LSIO_I2C0_SCLS),
	IMX_PINCTRL_PIN(SC_P_LSIO_I2C0_SDAS),
	IMX_PINCTRL_PIN(SC_P_LSIO_I2C0_HREQ),
	IMX_PINCTRL_PIN(SC_P_LSIO_I2C1_SCL),
	IMX_PINCTRL_PIN(SC_P_LSIO_I2C1_SDA),
	IMX_PINCTRL_PIN(SC_P_LSIO_I2C1_SCLS),
	IMX_PINCTRL_PIN(SC_P_LSIO_I2C1_SDAS),
	IMX_PINCTRL_PIN(SC_P_LSIO_I2C1_HREQ),
	IMX_PINCTRL_PIN(SC_P_LSIO_I2C2_SCL),
	IMX_PINCTRL_PIN(SC_P_LSIO_I2C2_SDA),
	IMX_PINCTRL_PIN(SC_P_LSIO_I2C2_SCLS),
	IMX_PINCTRL_PIN(SC_P_LSIO_I2C2_SDAS),
	IMX_PINCTRL_PIN(SC_P_LSIO_I2C2_HREQ),
	IMX_PINCTRL_PIN(SC_P_LSIO_I2C3_SCL),
	IMX_PINCTRL_PIN(SC_P_LSIO_I2C3_SDA),
	IMX_PINCTRL_PIN(SC_P_LSIO_I2C3_SCLS),
	IMX_PINCTRL_PIN(SC_P_LSIO_I2C3_SDAS),
	IMX_PINCTRL_PIN(SC_P_LSIO_I2C3_HREQ),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_00),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_01),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_02),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_03),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_04),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_05),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_06),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_07),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_08),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_09),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_10),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_11),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_12),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_13),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_14),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_15),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_16),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_17),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_18),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_19),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_20),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_21),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_22),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_23),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_24),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_25),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_26),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_27),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_28),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_29),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_30),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPIO0_31),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPT0_CLK),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPT0_CA0),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPT0_CA1),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPT0_CO0),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPT0_CO1),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPT0_CO2),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPT1_CLK),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPT1_CA0),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPT1_CA1),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPT1_CO0),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPT1_CO1),
	IMX_PINCTRL_PIN(SC_P_LSIO_GPT1_CO2),
	IMX_PINCTRL_PIN(SC_P_LSIO_PWM0_OUT),
	IMX_PINCTRL_PIN(SC_P_LSIO_PWM1_OUT),
	IMX_PINCTRL_PIN(SC_P_LSIO_PWM2_OUT),
	IMX_PINCTRL_PIN(SC_P_LSIO_PWM3_OUT),
	IMX_PINCTRL_PIN(SC_P_M4_0_UART_RX),
	IMX_PINCTRL_PIN(SC_P_M4_0_UART_TX),
	IMX_PINCTRL_PIN(SC_P_M4_0_GPIO00),
	IMX_PINCTRL_PIN(SC_P_M4_0_GPIO01),
	IMX_PINCTRL_PIN(SC_P_M4_0_GPIO02),
	IMX_PINCTRL_PIN(SC_P_M4_0_GPIO03),
	IMX_PINCTRL_PIN(SC_P_M4_1_UART_RX),
	IMX_PINCTRL_PIN(SC_P_M4_1_UART_TX),
	IMX_PINCTRL_PIN(SC_P_M4_1_GPIO00),
	IMX_PINCTRL_PIN(SC_P_M4_1_GPIO01),
	IMX_PINCTRL_PIN(SC_P_M4_1_GPIO02),
	IMX_PINCTRL_PIN(SC_P_M4_1_GPIO03),
	IMX_PINCTRL_PIN(SC_P_SCU_XTAL_32K_OUT),
	IMX_PINCTRL_PIN(SC_P_SCU_PMIC_I2C_D),
	IMX_PINCTRL_PIN(SC_P_SCU_PMIC_I2C_C),
	IMX_PINCTRL_PIN(SC_P_SCU_GEN_GPIO00),
	IMX_PINCTRL_PIN(SC_P_SCU_GEN_GPIO01),
	IMX_PINCTRL_PIN(SC_P_SCU_GEN_GPIO02),
	IMX_PINCTRL_PIN(SC_P_SCU_GEN_GPIO03),
	IMX_PINCTRL_PIN(SC_P_SCU_GEN_GPIO04),
	IMX_PINCTRL_PIN(SC_P_SCU_GEN_GPIO05),
	IMX_PINCTRL_PIN(SC_P_SCU_GEN_GPIO06),
	IMX_PINCTRL_PIN(SC_P_SCU_GEN_GPIO07),
	IMX_PINCTRL_PIN(SC_P_SCU_GEN_GPIO08),
	IMX_PINCTRL_PIN(SC_P_SCU_GEN_GPIO09),
	IMX_PINCTRL_PIN(SC_P_SCU_GEN_GPIO10),
	IMX_PINCTRL_PIN(SC_P_SCU_GEN_GPIO11),
	IMX_PINCTRL_PIN(SC_P_SCU_GEN_GPIO12),
	IMX_PINCTRL_PIN(SC_P_SCU_GEN_GPIO13),
	IMX_PINCTRL_PIN(SC_P_SCU_GEN_GPIO14),
	IMX_PINCTRL_PIN(SC_P_SCU_GEN_GPIO15),
	IMX_PINCTRL_PIN(SC_P_SCU_UART_RX),
	IMX_PINCTRL_PIN(SC_P_SCU_UART_TX),
	IMX_PINCTRL_PIN(SC_P_SCU_UART_RTS_B),
	IMX_PINCTRL_PIN(SC_P_SCU_UART_CTS_B),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_CS_B),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_TBST_B),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_AD_INOUT01),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_AD_INOUT08),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_AD_INOUT09),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_AD_INOUT00),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_AD_INOUT10),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_AD_INOUT11),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_AD_INOUT22),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_AD_INOUT02),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_AD_INOUT03),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_AD_INOUT04),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_AD_INOUT13),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_AD_INOUT05),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_AD_INOUT12),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_AD_INOUT06),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_TS_B),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_AD_INOUT07),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_AD_INOUT14),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_AD_INOUT23),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_R_WB),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_TA_B),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_OE_B),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_CLK),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_AD_INOUT15),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_AD_INOUT16),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_AD_INOUT19),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_AD_INOUT20),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_AD_INOUT18),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_AD_INOUT17),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_AD_INOUT21),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_BCLKEN),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_TEA_B),
	IMX_PINCTRL_PIN(SC_P_SCU_FB_ALE),
	IMX_PINCTRL_PIN(SC_P_SCU_TPIU_TRACE_CLK),
	IMX_PINCTRL_PIN(SC_P_SCU_TPIU_TRACE_D07),
	IMX_PINCTRL_PIN(SC_P_SCU_TPIU_TRACE_D06),
	IMX_PINCTRL_PIN(SC_P_SCU_TPIU_TRACE_D05),
	IMX_PINCTRL_PIN(SC_P_SCU_TPIU_TRACE_D04),
	IMX_PINCTRL_PIN(SC_P_SCU_TPIU_TRACE_D03),
	IMX_PINCTRL_PIN(SC_P_SCU_TPIU_TRACE_D02),
	IMX_PINCTRL_PIN(SC_P_SCU_TPIU_TRACE_D01),
	IMX_PINCTRL_PIN(SC_P_SCU_TPIU_TRACE_D00),
	IMX_PINCTRL_PIN(SC_P_SCU_TPIU_TRACE_D15),
	IMX_PINCTRL_PIN(SC_P_SCU_TPIU_TRACE_D14),
	IMX_PINCTRL_PIN(SC_P_SCU_TPIU_TRACE_D13),
	IMX_PINCTRL_PIN(SC_P_SCU_TPIU_TRACE_D12),
	IMX_PINCTRL_PIN(SC_P_SCU_TPIU_TRACE_D11),
	IMX_PINCTRL_PIN(SC_P_SCU_TPIU_TRACE_D10),
	IMX_PINCTRL_PIN(SC_P_SCU_TPIU_TRACE_D09),
	IMX_PINCTRL_PIN(SC_P_SCU_TPIU_TRACE_D08),
	IMX_PINCTRL_PIN(SC_P_SCU_TPIU_TRACE_CTL),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_RESET),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_CLK),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_DATA00),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_DATA01),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_DATA02),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_DATA03),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_DATA04),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_DATA05),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_DATA06),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_DATA07),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_DATA08),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_ENABLE),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_DATA09),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_DATA10),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_DATA11),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_DATA12),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_DATA13),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_DATA14),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_DATA15),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_DATA16),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_DATA17),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_DATA18),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_DATA19),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_DATA20),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_DATA21),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_DATA22),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_DATA23),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_DATA24),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_DATA25),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_DATA26),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_DATA27),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_DATA28),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_DATA29),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_VSYNC),
	IMX_PINCTRL_PIN(SC_P_LCD_PAR_HSYNC),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_CLK),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_VSYNC),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_HSYNC),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_DATA23),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_DATA22),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_DATA21),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_DATA20),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_DATA19),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_DATA18),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_DATA17),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_DATA16),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_DATA15),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_DATA14),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_DATA13),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_DATA12),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_DATA11),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_DATA10),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_DATA9),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_DATA8),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_DATA7),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_DATA6),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_DATA5),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_DATA4),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_DATA3),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_DATA2),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_DATA1),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_DATA0),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_MCLK),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_FPOL),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_ENABLE),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_RESET),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_GPIO),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_SCL),
	IMX_PINCTRL_PIN(SC_P_IMG0_PAR_SDA),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_CLK),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_VSYNC),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_HSYNC),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_DATA23),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_DATA22),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_DATA21),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_DATA20),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_DATA19),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_DATA18),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_DATA17),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_DATA16),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_DATA15),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_DATA14),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_DATA13),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_DATA12),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_DATA11),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_DATA10),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_DATA9),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_DATA8),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_DATA7),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_DATA6),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_DATA5),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_DATA4),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_DATA3),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_DATA2),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_DATA1),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_DATA0),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_MCLK),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_FPOL),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_ENABLE),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_RESET),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_GPIO),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_SCL),
	IMX_PINCTRL_PIN(SC_P_IMG1_PAR_SDA),
	IMX_PINCTRL_PIN(SC_P_QSPI0A_DATA0),
	IMX_PINCTRL_PIN(SC_P_QSPI0A_DATA1),
	IMX_PINCTRL_PIN(SC_P_QSPI0A_DATA2),
	IMX_PINCTRL_PIN(SC_P_QSPI0A_DATA3),
	IMX_PINCTRL_PIN(SC_P_QSPI0A_DQS),
	IMX_PINCTRL_PIN(SC_P_QSPI0A_SCLK),
	IMX_PINCTRL_PIN(SC_P_QSPI0A_SS1),
	IMX_PINCTRL_PIN(SC_P_QSPI0A_SS0),
	IMX_PINCTRL_PIN(SC_P_QSPI0B_DATA0),
	IMX_PINCTRL_PIN(SC_P_QSPI0B_DATA1),
	IMX_PINCTRL_PIN(SC_P_QSPI0B_DATA2),
	IMX_PINCTRL_PIN(SC_P_QSPI0B_DATA3),
	IMX_PINCTRL_PIN(SC_P_QSPI0B_DQS),
	IMX_PINCTRL_PIN(SC_P_QSPI0B_SCLK),
	IMX_PINCTRL_PIN(SC_P_QSPI0B_SS0),
	IMX_PINCTRL_PIN(SC_P_QSPI0B_SS1),
	IMX_PINCTRL_PIN(SC_P_USDHC0_DATA2),
	IMX_PINCTRL_PIN(SC_P_USDHC0_DATA3),
	IMX_PINCTRL_PIN(SC_P_USDHC0_DATA4),
	IMX_PINCTRL_PIN(SC_P_USDHC0_CMD),
	IMX_PINCTRL_PIN(SC_P_USDHC0_DATA5),
	IMX_PINCTRL_PIN(SC_P_USDHC0_CLK),
	IMX_PINCTRL_PIN(SC_P_USDHC0_DATA6),
	IMX_PINCTRL_PIN(SC_P_USDHC0_DATA7),
	IMX_PINCTRL_PIN(SC_P_USDHC0_DATA0),
	IMX_PINCTRL_PIN(SC_P_USDHC0_DATA1),
	IMX_PINCTRL_PIN(SC_P_USDHC0_CD_B),
	IMX_PINCTRL_PIN(SC_P_USDHC0_WP),
	IMX_PINCTRL_PIN(SC_P_USDHC0_RESET_B),
	IMX_PINCTRL_PIN(SC_P_USDHC1_DATA2),
	IMX_PINCTRL_PIN(SC_P_USDHC1_DATA3),
	IMX_PINCTRL_PIN(SC_P_USDHC1_CMD),
	IMX_PINCTRL_PIN(SC_P_USDHC1_CLK),
	IMX_PINCTRL_PIN(SC_P_USDHC1_DATA0),
	IMX_PINCTRL_PIN(SC_P_USDHC1_DATA1),
	IMX_PINCTRL_PIN(SC_P_USDHC1_CD_B),
	IMX_PINCTRL_PIN(SC_P_USDHC1_WP),
	IMX_PINCTRL_PIN(SC_P_USDHC1_LCTRL),
	IMX_PINCTRL_PIN(SC_P_USDHC1_RESET_B),
	IMX_PINCTRL_PIN(SC_P_USDHC1_VSELECT),
	IMX_PINCTRL_PIN(SC_P_ENET0_MDC),
	IMX_PINCTRL_PIN(SC_P_ENET0_MDIO),
	IMX_PINCTRL_PIN(SC_P_ENET0_RGMII_RD3),
	IMX_PINCTRL_PIN(SC_P_ENET0_RGMII_RD2),
	IMX_PINCTRL_PIN(SC_P_ENET0_RGMII_RD1),
	IMX_PINCTRL_PIN(SC_P_ENET0_RGMII_RD0),
	IMX_PINCTRL_PIN(SC_P_ENET0_RGMII_RXC),
	IMX_PINCTRL_PIN(SC_P_ENET0_RGMII_RX_CTL),
	IMX_PINCTRL_PIN(SC_P_ENET0_RGMII_TX_CTL),
	IMX_PINCTRL_PIN(SC_P_ENET0_RGMII_TXC),
	IMX_PINCTRL_PIN(SC_P_ENET0_RGMII_TD0),
	IMX_PINCTRL_PIN(SC_P_ENET0_RGMII_TD1),
	IMX_PINCTRL_PIN(SC_P_ENET0_RGMII_TD2),
	IMX_PINCTRL_PIN(SC_P_ENET0_RGMII_TD3),
	IMX_PINCTRL_PIN(SC_P_ENET0_1588_EVENT0_IN),
	IMX_PINCTRL_PIN(SC_P_ENET0_1588_EVENT1_IN),
	IMX_PINCTRL_PIN(SC_P_ENET0_1588_EVENT0_OUT),
	IMX_PINCTRL_PIN(SC_P_ENET0_1588_EVENT1_OUT),
	IMX_PINCTRL_PIN(SC_P_ENET1_MDC),
	IMX_PINCTRL_PIN(SC_P_ENET1_MDIO),
	IMX_PINCTRL_PIN(SC_P_ENET1_RGMII_RD3),
	IMX_PINCTRL_PIN(SC_P_ENET1_RGMII_RD2),
	IMX_PINCTRL_PIN(SC_P_ENET1_RGMII_RD1),
	IMX_PINCTRL_PIN(SC_P_ENET1_RGMII_RD0),
	IMX_PINCTRL_PIN(SC_P_ENET1_RGMII_RXC),
	IMX_PINCTRL_PIN(SC_P_ENET1_RGMII_RX_CTL),
	IMX_PINCTRL_PIN(SC_P_ENET1_RGMII_TX_CTL),
	IMX_PINCTRL_PIN(SC_P_ENET1_RGMII_TXC),
	IMX_PINCTRL_PIN(SC_P_ENET1_RGMII_TD0),
	IMX_PINCTRL_PIN(SC_P_ENET1_RGMII_TD1),
	IMX_PINCTRL_PIN(SC_P_ENET1_RGMII_TD2),
	IMX_PINCTRL_PIN(SC_P_ENET1_RGMII_TD3),
	IMX_PINCTRL_PIN(SC_P_ENET1_1588_EVENT0_IN),
	IMX_PINCTRL_PIN(SC_P_ENET1_1588_EVENT1_IN),
	IMX_PINCTRL_PIN(SC_P_ENET1_1588_EVENT0_OUT),
	IMX_PINCTRL_PIN(SC_P_ENET1_1588_EVENT1_OUT),
};

static struct imx_pinctrl_soc_info imx8dv_pinctrl_info = {
	.pins = imx8dv_pinctrl_pads,
	.npins = ARRAY_SIZE(imx8dv_pinctrl_pads),
	.flags = IMX8_USE_SCU | SHARE_MUX_CONF_REG,
};

static struct of_device_id imx8dv_pinctrl_of_match[] = {
	{ .compatible = "fsl,imx8dv-iomuxc", },
	{ /* sentinel */ }
};

static int imx8dv_pinctrl_probe(struct platform_device *pdev)
{
	uint32_t mu_id;
	sc_err_t sciErr = SC_ERR_NONE;

	sciErr = sc_ipc_getMuID(&mu_id);
	if (sciErr != SC_ERR_NONE) {
		pr_info("pinctrl: Cannot obtain MU ID\n");
		return sciErr;
	}

	sciErr = sc_ipc_open(&pinctrl_ipcHandle, mu_id);

	if (sciErr != SC_ERR_NONE) {
		pr_info("pinctrl: Cannot open MU channel to SCU\n");
		return sciErr;
	};

	return imx_pinctrl_probe(pdev, &imx8dv_pinctrl_info);
}

static struct platform_driver imx8dv_pinctrl_driver = {
	.driver = {
		.name = "imx8dv-pinctrl",
		.owner = THIS_MODULE,
		.of_match_table = of_match_ptr(imx8dv_pinctrl_of_match),
	},
	.probe = imx8dv_pinctrl_probe,
	.remove = imx_pinctrl_remove,
};

static int __init imx8dv_pinctrl_init(void)
{
	return platform_driver_register(&imx8dv_pinctrl_driver);
}
arch_initcall(imx8dv_pinctrl_init);

static void __exit imx8dv_pinctrl_exit(void)
{
	platform_driver_unregister(&imx8dv_pinctrl_driver);
}
module_exit(imx8dv_pinctrl_exit);

MODULE_AUTHOR("Peng Fan <Peng.Fan@freescale.com>");
MODULE_DESCRIPTION("Freescale imx8dv pinctrl driver");
MODULE_LICENSE("GPL v2");
