

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:53:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        fft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  6.312 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    23060|   738324|  0.146 ms|  4.660 ms|  23061|  738325|       no|
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+---------+---------+-----------+----------+------+--------+---------+
        |                   |        |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
        |      Instance     | Module |   min   |   max   |    min    |    max   |  min |   max  |   Type  |
        +-------------------+--------+---------+---------+-----------+----------+------+--------+---------+
        |grp_p_rand_fu_304  |p_rand  |        0|        0|       0 ns|      0 ns|     1|       1|      yes|
        |grp_fft_fu_310     |fft     |     6664|   721928|  33.320 us|  3.610 ms|  6664|  721928|       no|
        +-------------------+--------+---------+---------+-----------+----------+------+--------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_373_1  |    16393|    16393|        25|         16|          1|  1024|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|   16|    6391|   8489|    -|
|Memory           |       32|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1383|    -|
|Register         |        -|    -|     105|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       34|   16|    6496|   9898|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       12|    7|       6|     18|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------------+---------+----+------+------+-----+
    |            Instance            |           Module          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------+---------------------------+---------+----+------+------+-----+
    |grp_fft_fu_310                  |fft                        |        2|  16|  6374|  8483|    0|
    |grp_p_rand_fu_304               |p_rand                     |        0|   0|    17|     6|    0|
    |uitofp_32ns_32_7_no_dsp_1_U135  |uitofp_32ns_32_7_no_dsp_1  |        0|   0|     0|     0|    0|
    +--------------------------------+---------------------------+---------+----+------+------+-----+
    |Total                           |                           |        2|  16|  6391|  8489|    0|
    +--------------------------------+---------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |X_R_0_U  |X_R_0_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |X_R_1_U  |X_R_0_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |X_R_2_U  |X_R_0_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |X_R_3_U  |X_R_0_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |X_R_4_U  |X_R_0_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |X_R_5_U  |X_R_0_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |X_R_6_U  |X_R_0_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |X_R_7_U  |X_R_0_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |X_I_0_U  |X_R_0_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |X_I_1_U  |X_R_0_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |X_I_2_U  |X_R_0_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |X_I_3_U  |X_R_0_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |X_I_4_U  |X_R_0_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |X_I_5_U  |X_R_0_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |X_I_6_U  |X_R_0_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |X_I_7_U  |X_R_0_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                     |       32|  0|   0|    0| 16384|  512|    16|       524288|
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln373_fu_410_p2   |         +|   0|  0|  12|          11|           1|
    |icmp_ln373_fu_369_p2  |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  26|          23|          15|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |X_I_0_address0           |   14|          3|   10|         30|
    |X_I_0_ce0                |   14|          3|    1|          3|
    |X_I_0_ce1                |    9|          2|    1|          2|
    |X_I_0_d0                 |   14|          3|   32|         96|
    |X_I_0_we0                |   14|          3|    1|          3|
    |X_I_0_we1                |    9|          2|    1|          2|
    |X_I_1_address0           |   14|          3|   10|         30|
    |X_I_1_ce0                |   14|          3|    1|          3|
    |X_I_1_ce1                |    9|          2|    1|          2|
    |X_I_1_d0                 |   14|          3|   32|         96|
    |X_I_1_we0                |   14|          3|    1|          3|
    |X_I_1_we1                |    9|          2|    1|          2|
    |X_I_2_address0           |   14|          3|   10|         30|
    |X_I_2_ce0                |   14|          3|    1|          3|
    |X_I_2_ce1                |    9|          2|    1|          2|
    |X_I_2_d0                 |   14|          3|   32|         96|
    |X_I_2_we0                |   14|          3|    1|          3|
    |X_I_2_we1                |    9|          2|    1|          2|
    |X_I_3_address0           |   14|          3|   10|         30|
    |X_I_3_ce0                |   14|          3|    1|          3|
    |X_I_3_ce1                |    9|          2|    1|          2|
    |X_I_3_d0                 |   14|          3|   32|         96|
    |X_I_3_we0                |   14|          3|    1|          3|
    |X_I_3_we1                |    9|          2|    1|          2|
    |X_I_4_address0           |   14|          3|   10|         30|
    |X_I_4_ce0                |   14|          3|    1|          3|
    |X_I_4_ce1                |    9|          2|    1|          2|
    |X_I_4_d0                 |   14|          3|   32|         96|
    |X_I_4_we0                |   14|          3|    1|          3|
    |X_I_4_we1                |    9|          2|    1|          2|
    |X_I_5_address0           |   14|          3|   10|         30|
    |X_I_5_ce0                |   14|          3|    1|          3|
    |X_I_5_ce1                |    9|          2|    1|          2|
    |X_I_5_d0                 |   14|          3|   32|         96|
    |X_I_5_we0                |   14|          3|    1|          3|
    |X_I_5_we1                |    9|          2|    1|          2|
    |X_I_6_address0           |   14|          3|   10|         30|
    |X_I_6_ce0                |   14|          3|    1|          3|
    |X_I_6_ce1                |    9|          2|    1|          2|
    |X_I_6_d0                 |   14|          3|   32|         96|
    |X_I_6_we0                |   14|          3|    1|          3|
    |X_I_6_we1                |    9|          2|    1|          2|
    |X_I_7_address0           |   14|          3|   10|         30|
    |X_I_7_ce0                |   14|          3|    1|          3|
    |X_I_7_ce1                |    9|          2|    1|          2|
    |X_I_7_d0                 |   14|          3|   32|         96|
    |X_I_7_we0                |   14|          3|    1|          3|
    |X_I_7_we1                |    9|          2|    1|          2|
    |X_R_0_address0           |   14|          3|   10|         30|
    |X_R_0_ce0                |   14|          3|    1|          3|
    |X_R_0_ce1                |    9|          2|    1|          2|
    |X_R_0_d0                 |   14|          3|   32|         96|
    |X_R_0_we0                |   14|          3|    1|          3|
    |X_R_0_we1                |    9|          2|    1|          2|
    |X_R_1_address0           |   14|          3|   10|         30|
    |X_R_1_ce0                |   14|          3|    1|          3|
    |X_R_1_ce1                |    9|          2|    1|          2|
    |X_R_1_d0                 |   14|          3|   32|         96|
    |X_R_1_we0                |   14|          3|    1|          3|
    |X_R_1_we1                |    9|          2|    1|          2|
    |X_R_2_address0           |   14|          3|   10|         30|
    |X_R_2_ce0                |   14|          3|    1|          3|
    |X_R_2_ce1                |    9|          2|    1|          2|
    |X_R_2_d0                 |   14|          3|   32|         96|
    |X_R_2_we0                |   14|          3|    1|          3|
    |X_R_2_we1                |    9|          2|    1|          2|
    |X_R_3_address0           |   14|          3|   10|         30|
    |X_R_3_ce0                |   14|          3|    1|          3|
    |X_R_3_ce1                |    9|          2|    1|          2|
    |X_R_3_d0                 |   14|          3|   32|         96|
    |X_R_3_we0                |   14|          3|    1|          3|
    |X_R_3_we1                |    9|          2|    1|          2|
    |X_R_4_address0           |   14|          3|   10|         30|
    |X_R_4_ce0                |   14|          3|    1|          3|
    |X_R_4_ce1                |    9|          2|    1|          2|
    |X_R_4_d0                 |   14|          3|   32|         96|
    |X_R_4_we0                |   14|          3|    1|          3|
    |X_R_4_we1                |    9|          2|    1|          2|
    |X_R_5_address0           |   14|          3|   10|         30|
    |X_R_5_ce0                |   14|          3|    1|          3|
    |X_R_5_ce1                |    9|          2|    1|          2|
    |X_R_5_d0                 |   14|          3|   32|         96|
    |X_R_5_we0                |   14|          3|    1|          3|
    |X_R_5_we1                |    9|          2|    1|          2|
    |X_R_6_address0           |   14|          3|   10|         30|
    |X_R_6_ce0                |   14|          3|    1|          3|
    |X_R_6_ce1                |    9|          2|    1|          2|
    |X_R_6_d0                 |   14|          3|   32|         96|
    |X_R_6_we0                |   14|          3|    1|          3|
    |X_R_6_we1                |    9|          2|    1|          2|
    |X_R_7_address0           |   14|          3|   10|         30|
    |X_R_7_ce0                |   14|          3|    1|          3|
    |X_R_7_ce1                |    9|          2|    1|          2|
    |X_R_7_d0                 |   14|          3|   32|         96|
    |X_R_7_we0                |   14|          3|    1|          3|
    |X_R_7_we1                |    9|          2|    1|          2|
    |ap_NS_fsm                |  100|         20|    1|         20|
    |ap_enable_reg_pp0_iter1  |    9|          2|    1|          2|
    |grp_fu_334_p0            |   81|         17|   32|        544|
    |i_fu_44                  |    9|          2|   11|         22|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    | 1383|        297|  781|       2764|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |  19|   0|   19|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |grp_fft_fu_310_ap_start_reg     |   1|   0|    1|          0|
    |grp_p_rand_fu_304_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_476                     |  11|   0|   11|          0|
    |i_fu_44                         |  11|   0|   11|          0|
    |icmp_ln373_reg_482              |   1|   0|    1|          0|
    |reg_337                         |  16|   0|   16|          0|
    |reg_341                         |  32|   0|   32|          0|
    |zext_ln373_reg_521              |  11|   0|   64|         53|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 105|   0|  158|         53|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|          main|  return value|
+-----------+-----+-----+------------+--------------+--------------+

