# ===================================================================
# File: syn/scripts/dc_run.tcl
# NVDLA Open Source Project
# Reference synthesis methodology script for Design Compiler
#
# Copyright (c) 2016 – 2017 NVIDIA Corporation. Licensed under the
# NVDLA Open Hardware License; see the "LICENSE.txt" file that came
# with this distribution for more information.
# ===================================================================
# =====================
# Setup variables/procs
# =====================
set synMsgInfo "Info:"
Info:
set synMsgErr  "Error:"
Error:
set synMsgWarn "Warning:"
Warning:
# PROC: setVar => Utility proc to set flow variables 
# Env vars get highest priority, followed by TCL vars, followed by default vars.
proc setVar {var {default ""}} {
    global $var
    global synMsgInfo synMsgWarn
    if {[info exists ::env($var)]} {
        set $var $::env($var)
        puts "$synMsgInfo Setting $var from env, value = [set $var]"
    } elseif {[info exists $var]} {
        set $var [set $var]
        puts "$synMsgInfo Setting $var to [set $var]"
    } else {
        set $var $default
        puts "${synMsgWarn} Setting $var to default value \"[set $var]\""
        return
    }
}
# PROC: profileSystem => Print general machine information. 
proc profileSystem {} {
    global env tcl_platform synMsgInfo

    puts "${synMsgInfo} date = [clock format [clock seconds] -format {%c}]"
    puts "${synMsgInfo} cwd = [pwd]"
    set myHost [info hostname]
    puts "${synMsgInfo} executing on $myHost"
    exec lsb_release -idrc
    exec lscpu
}
# PROC: writeReports => Common reporting proc. 
proc writeReports {{prefix "default"}} {
    global synMsgInfo
    global REPORT_DIR MODULE
    set syn_report_max_paths               50
    set syn_report_nworst                  5
    set syn_report_simple                  0
    set path_graph_max_paths 10000
    set syn_report_flags   "-input_pins -nets"
    set timing_flags [concat -nosplit -nworst $syn_report_nworst -max_paths $syn_report_max_paths -significant_digits 4 -attribute]
    if { [shell_is_in_topographical_mode] } {
        set timing_flags [concat $timing_flags -nets -physical -trans -cap] 
    }
    if {[info exists syn_report_flags]} {
        set timing_flags [concat $timing_flags $syn_report_flags]
    }

    set module_report ${REPORT_DIR}/${MODULE}.${prefix}.report
    suppress_message [list "TIM-175"]
    redirect $module_report { report_qor -significant_digits 4 }
    unsuppress_message [list "TIM-175"]
    redirect -append $module_report { eval { report_timing } $timing_flags }
    redirect -append $module_report { report_constraint -all -sig 4 -nosplit }
    if { [shell_is_in_topographical_mode] } {
            redirect -append $module_report { report_congestion }
    }
    redirect -append $module_report { report_resources -hierarchy }
    redirect -append $module_report { report_clock -nosplit }
    redirect -append $module_report { report_clock -skew -nosplit }
    redirect -append $module_report { eval report_power -nosplit }
    redirect -append $module_report { report_threshold_voltage_group }
    #redirect -append $module_report { nvSynGeneral::reportLibAttributes }
    redirect -append $module_report { report_design }
    redirect -append $module_report { report_reference -hierarchy }

}
# =================
# ===== BEGIN =====
# =================
# Print some information on host OS and resources
profileSystem
Info: date = Tue May  6 20:03:46 2025
Info: cwd = /home/cegrad/lpuli012/CS220_Project/hw/syn
Info: executing on bender.engr.ucr.edu
Architecture:          x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:            Little Endian
CPU(s):                48
On-line CPU(s) list:   0-47
Thread(s) per core:    2
Core(s) per socket:    12
Socket(s):             2
NUMA node(s):          2
Vendor ID:             GenuineIntel
CPU family:            6
Model:                 85
Model name:            Intel(R) Xeon(R) Silver 4214 CPU @ 2.20GHz
Stepping:              7
CPU MHz:               2200.000
BogoMIPS:              4400.00
Virtualization:        VT-x
L1d cache:             32K
L1i cache:             32K
L2 cache:              1024K
L3 cache:              16896K
NUMA node0 CPU(s):     0,2,4,6,8,10,12,14,16,18,20,22,24,26,28,30,32,34,36,38,40,42,44,46
NUMA node1 CPU(s):     1,3,5,7,9,11,13,15,17,19,21,23,25,27,29,31,33,35,37,39,41,43,45,47
Flags:                 fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc aperfmperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch epb cat_l3 cdp_l3 invpcid_single intel_ppin ssbd mba rsb_ctxsw ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local dtherm ida arat pln pts pku ospke avx512_vnni md_clear spec_ctrl intel_stibp flush_l1d arch_capabilities
# Print env snapshot into the log
foreach key [array names env] {
    global synMsgInfo
        puts "${synMsgInfo} (ENV) $key = $env($key)"
}
Info: (ENV) CAFFE_ROOT = /usr/local/caffe
Info: (ENV) OA_UNSUPPORTED_PLAT = linux_rhel40_gcc44x
Info: (ENV) CAD_HOME = /usr/local/cadence
Info: (ENV) LS_COLORS = rs=0:di=38;5;27:ln=38;5;51:mh=44;38;5;15:pi=40;38;5;11:so=38;5;13:do=38;5;5:bd=48;5;232;38;5;11:cd=48;5;232;38;5;3:or=48;5;232;38;5;9:mi=05;48;5;232;38;5;15:su=48;5;196;38;5;15:sg=48;5;11;38;5;16:ca=48;5;196;38;5;226:tw=48;5;10;38;5;16:ow=48;5;10;38;5;21:st=48;5;21;38;5;15:ex=38;5;34:*.tar=38;5;9:*.tgz=38;5;9:*.arc=38;5;9:*.arj=38;5;9:*.taz=38;5;9:*.lha=38;5;9:*.lz4=38;5;9:*.lzh=38;5;9:*.lzma=38;5;9:*.tlz=38;5;9:*.txz=38;5;9:*.tzo=38;5;9:*.t7z=38;5;9:*.zip=38;5;9:*.z=38;5;9:*.Z=38;5;9:*.dz=38;5;9:*.gz=38;5;9:*.lrz=38;5;9:*.lz=38;5;9:*.lzo=38;5;9:*.xz=38;5;9:*.bz2=38;5;9:*.bz=38;5;9:*.tbz=38;5;9:*.tbz2=38;5;9:*.tz=38;5;9:*.deb=38;5;9:*.rpm=38;5;9:*.jar=38;5;9:*.war=38;5;9:*.ear=38;5;9:*.sar=38;5;9:*.rar=38;5;9:*.alz=38;5;9:*.ace=38;5;9:*.zoo=38;5;9:*.cpio=38;5;9:*.7z=38;5;9:*.rz=38;5;9:*.cab=38;5;9:*.jpg=38;5;13:*.jpeg=38;5;13:*.gif=38;5;13:*.bmp=38;5;13:*.pbm=38;5;13:*.pgm=38;5;13:*.ppm=38;5;13:*.tga=38;5;13:*.xbm=38;5;13:*.xpm=38;5;13:*.tif=38;5;13:*.tiff=38;5;13:*.png=38;5;13:*.svg=38;5;13:*.svgz=38;5;13:*.mng=38;5;13:*.pcx=38;5;13:*.mov=38;5;13:*.mpg=38;5;13:*.mpeg=38;5;13:*.m2v=38;5;13:*.mkv=38;5;13:*.webm=38;5;13:*.ogm=38;5;13:*.mp4=38;5;13:*.m4v=38;5;13:*.mp4v=38;5;13:*.vob=38;5;13:*.qt=38;5;13:*.nuv=38;5;13:*.wmv=38;5;13:*.asf=38;5;13:*.rm=38;5;13:*.rmvb=38;5;13:*.flc=38;5;13:*.avi=38;5;13:*.fli=38;5;13:*.flv=38;5;13:*.gl=38;5;13:*.dl=38;5;13:*.xcf=38;5;13:*.xwd=38;5;13:*.yuv=38;5;13:*.cgm=38;5;13:*.emf=38;5;13:*.axv=38;5;13:*.anx=38;5;13:*.ogv=38;5;13:*.ogx=38;5;13:*.aac=38;5;45:*.au=38;5;45:*.flac=38;5;45:*.mid=38;5;45:*.midi=38;5;45:*.mka=38;5;45:*.mp3=38;5;45:*.mpc=38;5;45:*.ogg=38;5;45:*.ra=38;5;45:*.wav=38;5;45:*.axa=38;5;45:*.oga=38;5;45:*.spx=38;5;45:*.xspf=38;5;45:
Info: (ENV) BUILD_NAME = nvdla_syn_20250506_2003
Info: (ENV) HOME = /home/cegrad/lpuli012
Info: (ENV) RTL_EXTENSIONS = .v .sv .gv
Info: (ENV) RETIME_TRANSFORM = multiclass
Info: (ENV) RETIME_LIST = 
Info: (ENV) TB_PATH = top.nvdla_top
Info: (ENV) LOGNAME = lpuli012
Info: (ENV) HISTSIZE = 1000
Info: (ENV) RTL_INCLUDE_EXTENSIONS = .vh .svh
Info: (ENV) VCS_HOME = /usr/local/synopsys/vcs/T-2022.06-1
Info: (ENV) SSH_CLIENT = 146.70.127.249 61002 22
Info: (ENV) DEF_DIR = nvdla_syn_20250506_2003/def
Info: (ENV) HOST = bender.engr.ucr.edu
Info: (ENV) CDS_INST = /usr/local/cadence
Info: (ENV) ICV_HOME_DIR = /usr/local/synopsys/icvalidator/T-2022.03-SP2-1
Info: (ENV) VCS_ARCH_OVERRIDE = linux
Info: (ENV) LOG_DIR = nvdla_syn_20250506_2003/log
Info: (ENV) SHELL = /bin/bash
Info: (ENV) NVDLA_ROOT = /home/cegrad/lpuli012/CS220_Project/hw/
Info: (ENV) SAED32_28_PDK = /usr/local/synopsys/pdk/SAED3228nm_iPDK
Info: (ENV) XDG_SESSION_ID = 16033
Info: (ENV) SNPSLMD_LICENSE_FILE = 27000@synopsys.engr.ucr.edu
Info: (ENV) CDS_AUTO_32BIT = NONE
Info: (ENV) SNPSLMD_QUEUE = true
Info: (ENV) DW_ROOT = /usr/local/synopsys/syn/T-2022.03-SP3/dw
Info: (ENV) USER = lpuli012
Info: (ENV) VCS_PATHMAP_PRELOAD_DONE = 1
Info: (ENV) DLIB_DIR = nvdla_syn_20250506_2003/design_lib
Info: (ENV) MANPATH = :/opt/nvidia/hpc_sdk/Linux_x86_64/23.9/compilers/man
Info: (ENV) KRB5CCNAME = FILE:/tmp/krb5cc_23179_RxIbYD
Info: (ENV) PERL = /usr/local/cadence/XCELIUM2409/tools.lnx86/perl-5.8.8/bin/perl
Info: (ENV) DB_DIR = nvdla_syn_20250506_2003/db
Info: (ENV) TARGET_LIB = /usr/local/synopsys/pdk/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db
Info: (ENV) SCRIPTS_DIR = nvdla_syn_20250506_2003/scripts
Info: (ENV) QA_MODE = 
Info: (ENV) SYNOPSYS_SYN_PATH_PROFILER = 1
Info: (ENV) MIN_ROUTING_LAYER = 
Info: (ENV) MLM_LICENSE_FILE = 27000@matlab.engr.ucr.edu
Info: (ENV) RELEASE_DIR = /home/libs/t194_syn/1399272_08212017
Info: (ENV) CDS_LIC_FILE = 5280@cadence.engr.ucr.edu
Info: (ENV) SHLVL = 2
Info: (ENV) HORIZONTAL_LAYERS = 
Info: (ENV) SAIF_FILE = 
Info: (ENV) CONS = cons
Info: (ENV) MODULEPATH = /usr/share/Modules/modulefiles:/etc/modulefiles
Info: (ENV) DC_PATH = /usr/local/synopsys/syn/T-2022.03-SP3/bin
Info: (ENV) RAM_LIB_DIR = ../tools/data
Info: (ENV) DONT_USE_LIST = 
Info: (ENV) SSH_CONNECTION = 146.70.127.249 61002 169.235.16.45 22
Info: (ENV) RTL_DEPS = nvdla_syn_20250506_2003/scripts/NV_NVDLA_partition_a.files.vc
Info: (ENV) PATH = /home/cegrad/lpuli012/bin:/usr/local/cadence/XCELIUM2409/tools.lnx86/perl-5.8.8/bin:/usr/local/anaconda2/bin:/opt/nvidia/hpc_sdk/Linux_x86_64/23.9/compilers/bin:/usr/local/cuda/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/usr/local/cadence/IC618/tools/bin:/usr/local/cadence/IC618/tools/dfII/bin:/usr/local/cadence/GENUS211/bin:/usr/local/cadence/SPECTRE231/bin:/usr/local/cadence/SPECTRE231/tools/dfII/bin:/usr/local/cadence/SPECTRE231/tools/bin:/usr/local/cadence/SPECTRE231/tools/cdsdoc/bin:/usr/local/cadence/SPECTRE231/tools/jre/bin:/usr/local/cadence/ASSURA41/tools/assura/bin:/usr/local/cadence/ASSURA41/tools/bin:/usr/local/cadence/QUANTUS231/bin:/usr/local/cadence/QUANTUS231/tools/bin:/usr/local/cadence/QUANTUS231/tools/dfII/bin:/usr/local/cadence/QUANTUS231/tools/cdsdoc/bin:/usr/local/cadence/QUANTUS231/tools/jre/bin:/usr/local/cadence/XCELIUM2409/tools.lnx86/bin/64bit:/usr/local/synopsys/installer:/usr/local/synopsys/verdi/V-2023.12-SP2-5/bin:/usr/local/synopsys/verdi_supp/V-2023.12-SP2-5/bin:/usr/local/synopsys/hspice/T-2022.06-2/hspice/bin:/usr/local/synopsys/icc2/T-2022.03-SP3/bin:/usr/local/synopsys/icc/Q-2019.12-SP1/bin:/usr/local/synopsys/starrc/K-2015.12/bin:/usr/local/synopsys/icvalidator/V-2023.12-SP5-7//bin:/usr/local/synopsys/icvalidator/V-2023.12-SP5-7/bin/LINUX64_L26el:/usr/local/synopsys/customcompiler/T-2022.06-2/bin:/usr/local/synopsys/primewave/T-2022.06-2/bin:/usr/local/synopsys/prime/T-2022.03-SP3/bin:/usr/local/synopsys/syn/T-2022.03-SP3/bin:/usr/local/synopsys/sentaurus/T-2022.03-SP1/bin:/usr/local/synopsys/vcs/T-2022.06-1/bin:/usr/local/synopsys/vcs/T-2022.06-1/linux/bin:/usr/local/synopsys/primerail/M-2016.12-SP2/bin:/usr/bin/:/usr/ucb:/usr/bsd:/usr/sbin:/inst/bin:/usr/local/bin/X11:/usr/local/bin:/usr/openwin/bin:/usr/etc:/bin:/usr/bin/X11:/sbin:/usr/X11R6/bin:/home/cegrad/lpuli012/bin
Info: (ENV) SSH_TTY = /dev/pts/14
Info: (ENV) LC_ALL = C
Info: (ENV) EDITOR = vi
Info: (ENV) PROJECT = nv_small
Info: (ENV) PAGER = more
Info: (ENV) ASSURAHOME = /usr/local/cadence/ASSURA41
Info: (ENV) PT_PATH = /home/tools/synopsys/pt_2016.12-SP3-2/bin
Info: (ENV) LD_LIBRARY_PATH = .:.:/usr/local/lib:/inst/lib:/usr/openwin/lib:/opt/lib:/usr/local/synopsys/syn/T-2022.03-SP3/lib/linux64:/usr/local/synopsys/syn/T-2022.03-SP3/lib/AMD.64
Info: (ENV) TIGHTEN_CGE = 0
Info: (ENV) LESSOPEN = ||/usr/bin/lesspipe.sh %s
Info: (ENV) VERTICAL_LAYERS = 
Info: (ENV) HISTCONTROL = ignoredups
Info: (ENV) MODULESHOME = /usr/share/Modules
Info: (ENV) CDS_AUTO_64BIT = ALL
Info: (ENV) LOADEDMODULES = 
Info: (ENV) SSH_ASKPASS = /usr/libexec/openssh/gnome-ssh-askpass
Info: (ENV) PWD = /home/cegrad/lpuli012/CS220_Project/hw/syn
Info: (ENV) RTL_SEARCH_PATH =      /home/cegrad/lpuli012/CS220_Project/hw//outdir/nv_small/vmod/nvdla/apb2csb
/home/cegrad/lpuli012/CS220_Project/hw//outdir/nv_small/vmod/nvdla/bdma
/home/cegrad/lpuli012/CS220_Project/hw//outdir/nv_small/vmod/nvdla/cacc
/home/cegrad/lpuli012/CS220_Project/hw//outdir/nv_small/vmod/nvdla/car
/home/cegrad/lpuli012/CS220_Project/hw//outdir/nv_small/vmod/nvdla/cbuf
/home/cegrad/lpuli012/CS220_Project/hw//outdir/nv_small/vmod/nvdla/cdma
/home/cegrad/lpuli012/CS220_Project/hw//outdir/nv_small/vmod/nvdla/cdp
/home/cegrad/lpuli012/CS220_Project/hw//outdir/nv_small/vmod/nvdla/cfgrom
/home/cegrad/lpuli012/CS220_Project/hw//outdir/nv_small/vmod/nvdla/cmac
/home/cegrad/lpuli012/CS220_Project/hw//outdir/nv_small/vmod/nvdla/csb_master
/home/cegrad/lpuli012/CS220_Project/hw//outdir/nv_small/vmod/nvdla/csc
/home/cegrad/lpuli012/CS220_Project/hw//outdir/nv_small/vmod/nvdla/glb
/home/cegrad/lpuli012/CS220_Project/hw//outdir/nv_small/vmod/nvdla/nocif
/home/cegrad/lpuli012/CS220_Project/hw//outdir/nv_small/vmod/nvdla/pdp
/home/cegrad/lpuli012/CS220_Project/hw//outdir/nv_small/vmod/nvdla/retiming
/home/cegrad/lpuli012/CS220_Project/hw//outdir/nv_small/vmod/nvdla/rubik
/home/cegrad/lpuli012/CS220_Project/hw//outdir/nv_small/vmod/nvdla/sdp
/home/cegrad/lpuli012/CS220_Project/hw//outdir/nv_small/vmod/nvdla/top /home/cegrad/lpuli012/CS220_Project/hw//outdir/nv_small/vmod/rams/synth \    
/home/cegrad/lpuli012/CS220_Project/hw//outdir/nv_small/vmod/vlibs /home/cegrad/lpuli012/CS220_Project/generated_rams 
Info: (ENV) LMC_HOME = 
Info: (ENV) COMMAND_PREFIX = 
Info: (ENV) SAED90_PDK = /usr/local/synopsys/pdk/SAED_PDK90nm
Info: (ENV) VCS_STACK_EXEC = true
Info: (ENV) VCS_HEAP_EXEC = true
Info: (ENV) TLUPLUS_FILE = 
Info: (ENV) SYNOPSYS_SYSTYPE = LINUX63_L26el
Info: (ENV) DC_NUM_CORES = 1
Info: (ENV) TF_FILE = 
Info: (ENV) CONS_DIR = nvdla_syn_20250506_2003/cons
Info: (ENV) SEARCH_PATH = . nvdla_syn_20250506_2003/src
Info: (ENV) CLK_GATING_CELL = 
Info: (ENV) CDSHOME = /usr/local/cadence/IC618
Info: (ENV) TLUPLUS_MAPPING_FILE = 
Info: (ENV) VCS_EXEC_DONE = 1
Info: (ENV) EXTRA_RTL =      /home/cegrad/lpuli012/CS220_Project/hw//outdir/nv_small/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v 
Info: (ENV) ARCH = linux64
Info: (ENV) SYN_MODE = wlm
Info: (ENV) SNPS_VCS_INTERNAL_COMPRESSOR = /usr/local/synopsys/syn/T-2022.03-SP3/lz4/linux64/bin/lz4
Info: (ENV) HOSTNAME = bender.engr.ucr.edu
Info: (ENV) INCREMENTAL_RECOMPILE_COUNT = 1
Info: (ENV) FLEXLM_BORROWFILE = /home/cegrad/lpuli012/.bender.engr.ucr.edu-borrow.txt
Info: (ENV) LM_LICENSE_FILE = 27000@synopsys.engr.ucr.edu
Info: (ENV) MW_LIB = 
Info: (ENV) MAIL = /var/spool/mail/lpuli012
Info: (ENV) LINK_LIB = 
Info: (ENV) INSTANCE = u_partition_a
Info: (ENV) XDG_DATA_DIRS = /home/cegrad/lpuli012/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share
Info: (ENV) SYNOPSYS_TRACE = 
Info: (ENV) WIRELOAD_MODEL_FILE = 
Info: (ENV) TOP_NAMES = NV_NVDLA_partition_a NV_NVDLA_partition_c NV_NVDLA_partition_o NV_NVDLA_partition_m NV_NVDLA_partition_p
Info: (ENV) BASH_FUNC_module() = () {  eval `/usr/bin/modulecmd bash $*`
}
Info: (ENV) DONT_UNGROUP_LIST = 
Info: (ENV) DEF = def
Info: (ENV) AREA_RECOVERY = 1
Info: (ENV) SYNOPSYS = /usr/local/synopsys/syn/T-2022.03-SP3
Info: (ENV) TERM = xterm-256color
Info: (ENV) QT_GRAPHICSSYSTEM_CHECKED = 1
Info: (ENV) MAX_ROUTING_LAYER = 
Info: (ENV) MW_DIR = nvdla_syn_20250506_2003/mw
Info: (ENV) REPORT_DIR = nvdla_syn_20250506_2003/report
Info: (ENV) FV_DIR = nvdla_syn_20250506_2003/fv
Info: (ENV) XDG_RUNTIME_DIR = /run/user/23179
Info: (ENV) CDS_IC = /usr/local/cadence/IC618/IC618
Info: (ENV) NET_DIR = nvdla_syn_20250506_2003/net
Info: (ENV) RTL_INCLUDE_SEARCH_PATH =      /home/cegrad/lpuli012/CS220_Project/hw//outdir/nv_small/vmod/include 
Info: (ENV) MODULE = NV_NVDLA_partition_a
Info: (ENV) WIRELOAD_MODEL_NAME = 
Info: (ENV) PERL5LIB = /home/cegrad/lpuli012/perl5/lib/perl5:/home/cegrad/lpuli012/perl5_nvdla/lib/perl5:
# SYN_MODE: "wlm" (wireload model - DEFAULT) , "dcg" (physical, using -spg) or "de" (physical, using Design Explorer)
setVar SYN_MODE wlm
Info: Setting SYN_MODE from env, value = wlm
# Name of top-level design
setVar MODULE
Info: Setting MODULE from env, value = NV_NVDLA_partition_a
# Directories
setVar CONS_DIR cons
Info: Setting CONS_DIR from env, value = nvdla_syn_20250506_2003/cons
setVar DB_DIR db
Info: Setting DB_DIR from env, value = nvdla_syn_20250506_2003/db
setVar LOG_DIR log
Info: Setting LOG_DIR from env, value = nvdla_syn_20250506_2003/log
setVar REPORT_DIR report
Info: Setting REPORT_DIR from env, value = nvdla_syn_20250506_2003/report
setVar NET_DIR net
Info: Setting NET_DIR from env, value = nvdla_syn_20250506_2003/net
setVar FV_DIR fv
Info: Setting FV_DIR from env, value = nvdla_syn_20250506_2003/fv
setVar MW_DIR mw
Info: Setting MW_DIR from env, value = nvdla_syn_20250506_2003/mw
setVar DLIB_DIR design_lib
Info: Setting DLIB_DIR from env, value = nvdla_syn_20250506_2003/design_lib
setVar DEF_DIR def
Info: Setting DEF_DIR from env, value = nvdla_syn_20250506_2003/def
setVar SCRIPTS_DIR scripts
Info: Setting SCRIPTS_DIR from env, value = nvdla_syn_20250506_2003/scripts
setVar SEARCH_PATH "."
Info: Setting SEARCH_PATH from env, value = . nvdla_syn_20250506_2003/src
setVar RTL_EXTENSIONS ".v .sv .gv"
Info: Setting RTL_EXTENSIONS from env, value = .v .sv .gv
setVar SAIF_FILE ""
Info: Setting SAIF_FILE from env, value = 
setVar TB_PATH "top.nvdla_top"
Info: Setting TB_PATH from env, value = top.nvdla_top
setVar INSTANCE ""
Info: Setting INSTANCE from env, value = u_partition_a
proc verilog_inst_to_dc_inst { inst_path } {
    return [regsub -all {\.} $inst_path "/"]
}
# Dont proceed if you cant find the scripts directory for app vars and other settings. 
if {![file exists $SCRIPTS_DIR]} {
   puts "${synMsgErr} Unable to proceed, please specify SCRITPS_DIR. "
   exit 1
}
# Extensions
setVar DB_EXT ddc
Warning: Setting DB_EXT to default value "ddc"
setVar NET_EXT gv
Warning: Setting NET_EXT to default value "gv"
setVar SDC_VER "1.7"
Warning: Setting SDC_VER to default value "1.7"
# Library settings
setVar TARGET_LIB ""
Info: Setting TARGET_LIB from env, value = /usr/local/synopsys/pdk/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db
setVar LINK_LIB ""
Info: Setting LINK_LIB from env, value = 
setVar MW_LIB ""
Info: Setting MW_LIB from env, value = 
setVar TF_FILE
Info: Setting TF_FILE from env, value = 
setVar TLUPLUS_FILE
Info: Setting TLUPLUS_FILE from env, value = 
setVar TLUPLUS_MAPPING_FILE
Info: Setting TLUPLUS_MAPPING_FILE from env, value = 
setVar DONT_USE_LIST ""
Info: Setting DONT_USE_LIST from env, value = 
setVar MIN_ROUTING_LAYER ""
Info: Setting MIN_ROUTING_LAYER from env, value = 
setVar MAX_ROUTING_LAYER ""
Info: Setting MAX_ROUTING_LAYER from env, value = 
setVar CLOCK_GATING_CELL ""
Warning: Setting CLOCK_GATING_CELL to default value ""
setVar DONT_UNGROUP_LIST ""
Info: Setting DONT_UNGROUP_LIST from env, value = 
setVar HORIZONTAL_LAYERS ""
Info: Setting HORIZONTAL_LAYERS from env, value = 
setVar VERTICAL_LAYERS ""
Info: Setting VERTICAL_LAYERS from env, value = 
setVar QA_MODE ""
Info: Setting QA_MODE from env, value = 
if {[shell_is_in_exploration_mode]} {
    set de_log_html_filename ${LOG_DIR}/${MODULE}_de.html
}
set_app_var link_path ${LINK_LIB}
set_app_var target_library ${TARGET_LIB}
/usr/local/synopsys/pdk/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db
set library_name [file rootname [file tail [lindex ${TARGET_LIB} 0]]]
saed32rvt_ss0p75v125c
# SVF, to guide Formality
set_svf ${FV_DIR}/${MODULE}/${MODULE}.svf
1
puts "${synMsgInfo} Setting SVF to  ${FV_DIR}/${MODULE}/${MODULE}.svf"
Info: Setting SVF to  nvdla_syn_20250506_2003/fv/NV_NVDLA_partition_a/NV_NVDLA_partition_a.svf
# Start keeping track of name changes
saif_map -start
Information: The SAIF name mapping information database is now active. (PWR-602)
1
# Misc Synthesis recipe variables
setVar DC_NUM_CORES 1; # Assume calling scripts sets this up correctly
Info: Setting DC_NUM_CORES from env, value = 1
setVar TIGHTEN_CGE 1; # Choose whether or not to overconstrain CG enable paths. 
Info: Setting TIGHTEN_CGE from env, value = 0
set suppress_errors "VER-130 UID-95"
VER-130 UID-95
set_host_options -max_cores ${DC_NUM_CORES}
1
# Set up some application vars
if {[file exists "${SCRIPTS_DIR}/dc_app_vars.tcl"]} {
    puts "${synMsgInfo} Sourcing ${SCRIPTS_DIR}/dc_app_vars.tcl"
    source -echo -verbose ${SCRIPTS_DIR}/dc_app_vars.tcl
}
Info: Sourcing nvdla_syn_20250506_2003/scripts/dc_app_vars.tcl
# ===================================================================
# File: syn/scripts/dc_app_vars.tcl
# NVDLA Open Source Project
# Reference application variables for Design Compiler to get the 
# best QoR with Design Compiler. 
#
# Copyright (c) 2016 – 2017 NVIDIA Corporation. Licensed under the
# NVDLA Open Hardware License; see the "LICENSE.txt" file that came
# with this distribution for more information.
# ===================================================================
# HDL Compiler settings
set hdl_preferred_license                       verilog
verilog
set hdlin_preserve_sequential                   true
true
set hdlin_check_no_latch                                true
true
set hdlin_enable_rtldrc_info                    false
false
set hdlin_infer_hdlc_compliant_set_reset        true
Information: Use of Variable 'hdlin_infer_hdlc_compliant_set_reset' is not recommended. This variable will be obsolete in a future release. (INFO-101)
true
set hdlin_remove_set_reset_from_activation      true
true
set hdlin_infer_complex_enable                  true
Information: Use of Variable 'hdlin_infer_complex_enable' is not recommended. This variable will be obsolete in a future release. (INFO-101)
true
set hdlin_no_group_register                     true
Information: Use of Variable 'hdlin_no_group_register' is not recommended. This variable will be obsolete in a future release. (INFO-101)
true
set hdlin_vhdl93_concat                         TRUE
TRUE
# Allow PG pins connected in RTL.
set dc_allow_rtl_pg                 true
true
set mv_allow_upf_cells_without_upf  true
true
set_app_var mv_upf_tracking false
Information: UPF tracking variable will be marked read-only in the current Design Compiler session. (UPF-402)
false
# Allow reset timing analysis
set enable_recovery_removal_arcs          true
true
# Variables affecting wall time of compilations vs quality
set compile_limit_down_sizing                        false  
false
set compile_use_fast_sequential_mode                 false
false
set timing_enable_multiple_clocks_per_reg true
true
set timing_disable_data_checks false
false
set_app_var sh_continue_on_error false
false
set timing_separate_clock_gating_group true
true
set ignore_tf_error      true
true
# Design naming styles
# set template_naming_style                        "%s_%p_${module}"
set template_parameter_style                     %d
%d
set template_separator_style                     _
_
set port_complement_naming_style                 %s_
%s_
# Verilog output 
set verilogout_higher_designs_first              false
false
set verilogout_no_tri                            true
true
set verilogout_equation                          false
false
set verilogout_single_bit                        false
false
set write_name_nets_same_as_ports                true
true
set bind_unused_hierarchical_pins            false
false
# this defaulted to true in 2003.12, but don't want it on by default
# enable with caution -- it could have fec implications.
set fsm_auto_inferring                    false
false
set compile_log_format                       "%elap_time %area %wns(.4) %tns(.4) %drc %endpoint"
%elap_time %area %wns(.4) %tns(.4) %drc %endpoint
# so DC doesn't change the type of clock gating cell that we specify
set power_do_not_size_icg_cells                  true
true
# Required for compile_ultra -gate_clock to match -global flag in
# insert_clock_gating
set compile_clock_gating_through_hierarchy       true
true
# Configure advanced datapath options
set_dp_smartgen_options -4to2_compressor_cell false -carry_select_adder_cell false
1
set optimize_reg_no_generic_logic_for_comp_incr  false
false
# don't put set_load commands in the SDC we write out
set write_sdc_output_lumped_net_capacitance false
false
set lib_cell_using_delay_from_ccs            false
false
set power_cg_print_enable_conditions             true
true
set power_cg_print_enable_conditions_max_terms   25
25
set high_fanout_net_threshold                   0
0
set compile_disable_hierarchical_inverter_opt   true
true
set compile_seqmap_enable_output_inversion      false
false
set optimize_reg_rewire_clock_gating false
false
set compile_retime_exception_registers true 
true
## limit synthesis to try and keep hieracrchy names.
if {![shell_is_in_exploration_mode]} {
        set compile_seqmap_propagate_high_effort true
        set compile_seqmap_propagate_constants true
        #set_verification_priority [current_design] -high
        set compile_timing_high_effort true
        set compile_ultra_ungroup_dw true
        set compile_ultra_ungroup_small_hierarchies true
}
true
set dont_bind_unused_pins_to_logic_constant  false
false
set compile_seqmap_propagate_constants_size_only  true
true
if {[shell_is_in_topographical_mode] && ![shell_is_in_exploration_mode]} {
        set physopt_enable_via_res_support "true"; # Enables support of via resistance for virtual route RC estimation.
        set dct_prioritize_area_correlation "true"; # prioritize area correlation between DC-T and ICC.
        
        set_self_gating_options \
              -max_fanout 100   \
              -min_fanout 25
}
if {![shell_is_in_topographical_mode]} {

    # Variables affecting wall time of compilations vs quality
    set compile_use_fast_delay_mode              true
    set hdlin_enable_vpp                         true
    
}
Information: Variable 'compile_use_fast_delay_mode' is obsolete and is being ignored. (INFO-100)
Information: Variable 'hdlin_enable_vpp' is obsolete and is being ignored. (INFO-100)
true
# Enable physical flow in DCE
if {[shell_is_in_exploration_mode]} {
        set_app_var  de_enable_physical_flow true
}
# Make DC-G use the track definitions and not fill in the gaps with more routing resource!
#set_route_zrt_common_options -track_auto_fill false
# force all reporting into work directory  (issue NV_GR_GPMSD_pri_target)
define_design_lib WORK -path     ${DLIB_DIR}/${MODULE}/work
1
set alib_library_analysis_path   ${DLIB_DIR}/${MODULE}
nvdla_syn_20250506_2003/design_lib/NV_NVDLA_partition_a
# Read logical/timing libs
puts "${synMsgInfo} Read library and create alib"
Info: Read library and create alib
read_file -format db $target_library
Loading db file '/usr/local/synopsys/syn/T-2022.03-SP3/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/T-2022.03-SP3/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Loading db file '/usr/local/synopsys/pdk/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db'
Loaded 0 designs.
# Search path
set_app_var search_path "${SEARCH_PATH}"
. nvdla_syn_20250506_2003/src
# ungroup the clock gate level of hierarchy
set power_cg_flatten true
true
######################
## Section : synthesis
#####################
setVar RTL_DEPS ""
Info: Setting RTL_DEPS from env, value = nvdla_syn_20250506_2003/scripts/NV_NVDLA_partition_a.files.vc
set vcsOpt "{-f $RTL_DEPS}"
{-f nvdla_syn_20250506_2003/scripts/NV_NVDLA_partition_a.files.vc}
catch {eval {analyze -format sverilog -work WORK} -vcs $vcsOpt} analyzeStatus
Running PRESTO HDLC
Compiling source file nvdla_syn_20250506_2003/src/NV_NVDLA_partition_a.v
Opening include file nvdla_syn_20250506_2003/src/NV_HWACC_NVDLA_tick_defines.vh
Compiling source file nvdla_syn_20250506_2003/src/NV_NVDLA_cacc.v
Compiling source file nvdla_syn_20250506_2003/src/NV_NVDLA_reset.v
Compiling source file nvdla_syn_20250506_2003/src/NV_NVDLA_sync3d.v
Warning:  nvdla_syn_20250506_2003/src/NV_NVDLA_sync3d.v:22: The macro 'SYNC_PL_NOSYNTHESIS_NOSYNTH_GCS' you are attempting to undefine with the '`undef' directive is not defined. (VER-921)
Compiling source file nvdla_syn_20250506_2003/src/NV_NVDLA_sync3d_s.v
Warning:  nvdla_syn_20250506_2003/src/NV_NVDLA_sync3d_s.v:24: The macro 'SYNC_PL_NOSYNTHESIS_NOSYNTH_GCS' you are attempting to undefine with the '`undef' directive is not defined. (VER-921)
Compiling source file nvdla_syn_20250506_2003/src/NV_NVDLA_XXIF_libs.v
Opening include file nvdla_syn_20250506_2003/src/simulate_x_tick.vh
Opening include file nvdla_syn_20250506_2003/src/simulate_x_tick.vh
Opening include file nvdla_syn_20250506_2003/src/simulate_x_tick.vh
Opening include file nvdla_syn_20250506_2003/src/simulate_x_tick.vh
Compiling source file nvdla_syn_20250506_2003/src/MUX2HDD2.v
Compiling source file nvdla_syn_20250506_2003/src/NV_BLKBOX_SRC0.v
Compiling source file nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_assembly_buffer.v
Compiling source file nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_assembly_ctrl.v
Compiling source file nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_calculator.v
Compiling source file nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_buffer.v
Compiling source file nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_ctrl.v
Compiling source file nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_regfile.v
Opening include file nvdla_syn_20250506_2003/src/simulate_x_tick.vh
Compiling source file nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_slcg.v
Compiling source file nvdla_syn_20250506_2003/src/sync3d.v
Compiling source file nvdla_syn_20250506_2003/src/sync3d_s_ppp.v
Compiling source file nvdla_syn_20250506_2003/src/sync_reset.v
Compiling source file nvdla_syn_20250506_2003/src/NV_NVDLA_XXIF_libs.v
Opening include file nvdla_syn_20250506_2003/src/simulate_x_tick.vh
Opening include file nvdla_syn_20250506_2003/src/simulate_x_tick.vh
Opening include file nvdla_syn_20250506_2003/src/simulate_x_tick.vh
Opening include file nvdla_syn_20250506_2003/src/simulate_x_tick.vh
Compiling source file nvdla_syn_20250506_2003/src/MUX2D4.v
Compiling source file nvdla_syn_20250506_2003/src/NV_CLK_gate_power.v
Compiling source file nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_CALC_int8.v
Compiling source file nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_dual_reg.v
Compiling source file nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_single_reg.v
Compiling source file nvdla_syn_20250506_2003/src/OR2D1.v
Compiling source file nvdla_syn_20250506_2003/src/nv_ram_rws_16x256.v
Compiling source file nvdla_syn_20250506_2003/src/nv_ram_rws_16x272.v
Compiling source file nvdla_syn_20250506_2003/src/p_SSYNC2DO_C_PP.v
Compiling source file nvdla_syn_20250506_2003/src/p_SSYNC3DO.v
Compiling source file nvdla_syn_20250506_2003/src/p_SSYNC3DO_S_PPP.v
Compiling source file nvdla_syn_20250506_2003/src/NV_NVDLA_XXIF_libs.v
Opening include file nvdla_syn_20250506_2003/src/simulate_x_tick.vh
Opening include file nvdla_syn_20250506_2003/src/simulate_x_tick.vh
Opening include file nvdla_syn_20250506_2003/src/simulate_x_tick.vh
Opening include file nvdla_syn_20250506_2003/src/simulate_x_tick.vh
Compiling source file nvdla_syn_20250506_2003/src/AN2D4PO4.v
Compiling source file nvdla_syn_20250506_2003/src/CKLNQD12.v
Compiling source file nvdla_syn_20250506_2003/src/NV_BLKBOX_SINK.v
Compiling source file nvdla_syn_20250506_2003/src/NV_BLKBOX_SRC0_X.v
Compiling source file nvdla_syn_20250506_2003/src/nv_ram_rws_16x256_logic.v
Compiling source file nvdla_syn_20250506_2003/src/nv_ram_rws_16x272_logic.v
Compiling source file nvdla_syn_20250506_2003/src/NV_NVDLA_XXIF_libs.v
Opening include file nvdla_syn_20250506_2003/src/simulate_x_tick.vh
Opening include file nvdla_syn_20250506_2003/src/simulate_x_tick.vh
Opening include file nvdla_syn_20250506_2003/src/simulate_x_tick.vh
Opening include file nvdla_syn_20250506_2003/src/simulate_x_tick.vh
Compiling source file nvdla_syn_20250506_2003/src/CKLNQD12PO4.v
Compiling source file nvdla_syn_20250506_2003/src/LNQD1PO4.v
Compiling source file nvdla_syn_20250506_2003/src/RAMDP_16X256_GL_M1_E2.v
Compiling source file nvdla_syn_20250506_2003/src/RAMDP_16X272_GL_M1_E2.v
Compiling source file nvdla_syn_20250506_2003/src/ScanShareSel_JTAG_reg_ext_cg.v
Compiling source file nvdla_syn_20250506_2003/src/p_SDFCNQD1PO4.v
Compiling source file nvdla_syn_20250506_2003/src/sync2d_c_pp.v
Compiling source file nvdla_syn_20250506_2003/src/NV_NVDLA_XXIF_libs.v
Opening include file nvdla_syn_20250506_2003/src/simulate_x_tick.vh
Opening include file nvdla_syn_20250506_2003/src/simulate_x_tick.vh
Opening include file nvdla_syn_20250506_2003/src/simulate_x_tick.vh
Opening include file nvdla_syn_20250506_2003/src/simulate_x_tick.vh
Compiling source file nvdla_syn_20250506_2003/src/NV_BLKBOX_BUFFER.v
Compiling source file nvdla_syn_20250506_2003/src/SDFCNQD1.v
Warning:  nvdla_syn_20250506_2003/src/SDFCNQD1.v:24: the undeclared symbol 'sel' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file nvdla_syn_20250506_2003/src/SDFQD1.v
Warning:  nvdla_syn_20250506_2003/src/SDFQD1.v:22: the undeclared symbol 'sel' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file nvdla_syn_20250506_2003/src/SDFSNQD1.v
Warning:  nvdla_syn_20250506_2003/src/SDFSNQD1.v:24: the undeclared symbol 'sel' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
0
if { $analyzeStatus != 1 } {
    puts "${synMsgErr} Analyze failed!  Aborting..."
    exit 1
}
# Elaborate and switch design to current block.
elaborate ${MODULE}
Running PRESTO HDLC
Presto compilation completed successfully. (NV_NVDLA_partition_a)
Elaborated 1 design.
Current design is now 'NV_NVDLA_partition_a'.
Information: Building the design 'NV_NVDLA_reset'. (HDL-193)
Presto compilation completed successfully. (NV_NVDLA_reset)
Information: Building the design 'NV_NVDLA_sync3d'. (HDL-193)
Presto compilation completed successfully. (NV_NVDLA_sync3d)
Information: Building the design 'NV_NVDLA_sync3d_s'. (HDL-193)
Presto compilation completed successfully. (NV_NVDLA_sync3d_s)
Information: Building the design 'NV_NVDLA_cacc'. (HDL-193)
Presto compilation completed successfully. (NV_NVDLA_cacc)
Information: Building the design 'sync_reset'. (HDL-193)
Presto compilation completed successfully. (sync_reset)
Information: Building the design 'NV_BLKBOX_SRC0'. (HDL-193)
Presto compilation completed successfully. (NV_BLKBOX_SRC0)
Information: Building the design 'MUX2HDD2'. (HDL-193)
Presto compilation completed successfully. (MUX2HDD2)
Information: Building the design 'sync3d'. (HDL-193)
Presto compilation completed successfully. (sync3d)
Information: Building the design 'sync3d_s_ppp'. (HDL-193)
Presto compilation completed successfully. (sync3d_s_ppp)
Information: Building the design 'NV_NVDLA_CACC_regfile'. (HDL-193)

Inferred memory devices in process
        in routine NV_NVDLA_CACC_regfile line 232 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_regfile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| dp2reg_consumer_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_regfile line 330 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_regfile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| reg2dp_d0_op_en_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_regfile line 348 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_regfile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| reg2dp_d1_op_en_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_regfile line 364 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_regfile.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| reg2dp_op_en_reg_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_regfile line 373 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_regfile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  slcg_op_en_d1_reg  | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_regfile line 380 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_regfile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  slcg_op_en_d2_reg  | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_regfile line 387 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_regfile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  slcg_op_en_d3_reg  | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_regfile line 515 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_regfile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    req_pvld_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_regfile line 522 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_regfile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     req_pd_reg      | Flip-flop |  63   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_regfile line 609 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_regfile.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| cacc2csb_resp_pd_reg | Flip-flop |  34   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_regfile line 623 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_regfile.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| cacc2csb_resp_valid_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_regfile line 764 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_regfile.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| dp2reg_d0_sat_count_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_regfile line 836 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_regfile.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| dp2reg_d1_sat_count_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully. (NV_NVDLA_CACC_regfile)
Information: Building the design 'NV_NVDLA_CACC_assembly_ctrl'. (HDL-193)

Inferred memory devices in process
        in routine NV_NVDLA_CACC_assembly_ctrl line 68 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_assembly_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   accu_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_assembly_ctrl line 76 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_assembly_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     accu_pd_reg     | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_assembly_ctrl line 108 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_assembly_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| slcg_cell_en_d1_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_assembly_ctrl line 116 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_assembly_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| slcg_cell_en_d2_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_assembly_ctrl line 124 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_assembly_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| slcg_cell_en_d3_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_assembly_ctrl line 139 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_assembly_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| wait_for_op_en_reg  | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_assembly_ctrl line 167 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_assembly_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| accu_ram_valid_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_assembly_ctrl line 174 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_assembly_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    accu_cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_assembly_ctrl line 188 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_assembly_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| accu_channel_st_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_assembly_ctrl line 215 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_assembly_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cfg_winograd_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_assembly_ctrl line 230 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_assembly_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cfg_truncate_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_assembly_ctrl line 245 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_assembly_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cfg_is_wg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_assembly_ctrl line 260 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_assembly_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| cfg_in_en_mask_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_assembly_ctrl line 291 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_assembly_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| accu_ctrl_valid_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_assembly_ctrl line 299 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_assembly_ctrl.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| accu_ctrl_ram_valid_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_assembly_ctrl line 307 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_assembly_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| accu_ctrl_addr_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_assembly_ctrl line 322 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_assembly_ctrl.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| accu_ctrl_stripe_end_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_assembly_ctrl line 337 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_assembly_ctrl.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| accu_ctrl_channel_end_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_assembly_ctrl line 352 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_assembly_ctrl.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| accu_ctrl_layer_end_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_assembly_ctrl line 367 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_assembly_ctrl.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| accu_ctrl_dlv_elem_mask_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Presto compilation completed successfully. (NV_NVDLA_CACC_assembly_ctrl)
Information: Building the design 'NV_NVDLA_CACC_assembly_buffer'. (HDL-193)

Inferred memory devices in process
        in routine NV_NVDLA_CACC_assembly_buffer line 73 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_assembly_buffer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  abuf_rd_en_d1_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_assembly_buffer line 88 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_assembly_buffer.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| abuf_rd_raw_data_d1_reg | Flip-flop |  272  |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully. (NV_NVDLA_CACC_assembly_buffer)
Information: Building the design 'NV_NVDLA_CACC_calculator'. (HDL-193)

Inferred memory devices in process
        in routine NV_NVDLA_CACC_calculator line 134 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_calculator.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| accu_ctrl_pd_d1_reg | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_calculator line 155 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_calculator.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| calc_valid_in_d1_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_calculator line 160 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_calculator.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| calc_valid_in_d2_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_calculator line 165 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_calculator.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| calc_valid_in_d3_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_calculator line 461 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_calculator.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  calc_valid_d1_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_calculator line 469 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_calculator.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  calc_wr_en_d1_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_calculator line 477 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_calculator.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  calc_addr_d1_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_calculator line 492 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_calculator.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  calc_valid_d2_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_calculator line 500 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_calculator.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  calc_wr_en_d2_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_calculator line 508 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_calculator.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  calc_addr_d2_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_calculator line 527 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_calculator.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| calc_dlv_valid_d1_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_calculator line 535 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_calculator.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| calc_stripe_end_d1_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_calculator line 550 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_calculator.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| calc_layer_end_d1_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_calculator line 565 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_calculator.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| calc_dlv_valid_d2_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_calculator line 573 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_calculator.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| calc_stripe_end_d2_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_calculator line 588 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_calculator.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| calc_layer_end_d2_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_calculator line 660 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_calculator.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   abuf_wr_en_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_calculator line 668 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_calculator.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  abuf_wr_addr_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_calculator line 683 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_calculator.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  abuf_wr_data_reg   | Flip-flop |  272  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_calculator line 720 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_calculator.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    dlv_data_reg     | Flip-flop |  256  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_calculator line 731 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_calculator.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    dlv_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_calculator line 739 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_calculator.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    dlv_mask_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_calculator line 747 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_calculator.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| dlv_stripe_end_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_calculator line 762 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_calculator.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  dlv_layer_end_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_calculator line 800 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_calculator.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| dlv_sat_vld_d1_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_calculator line 807 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_calculator.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| dlv_sat_end_d1_reg  | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_calculator line 822 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_calculator.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| dlv_sat_bit_d1_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_calculator line 837 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_calculator.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| dlv_sat_clr_d1_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_calculator line 857 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_calculator.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sat_count_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (NV_NVDLA_CACC_calculator)
Information: Building the design 'NV_NVDLA_CACC_delivery_ctrl'. (HDL-193)

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_ctrl line 104 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cur_op_en_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_ctrl line 119 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cur_conv_mode_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_ctrl line 134 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_ctrl.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| cur_proc_precision_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_ctrl line 149 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cur_width_reg    | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_ctrl line 164 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cur_height_reg    | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_ctrl line 179 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cur_channel_reg   | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_ctrl line 194 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_ctrl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| cur_dataout_addr_reg | Flip-flop |  29   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_ctrl line 209 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cur_batches_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_ctrl line 224 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| cur_line_stride_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_ctrl line 239 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| cur_surf_stride_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_ctrl line 254 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| cur_line_packed_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_ctrl line 269 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| cur_surf_packed_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_ctrl line 307 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_ctrl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| dbuf_wr_addr_pre_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_ctrl line 321 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  dbuf_wr_addr_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_ctrl line 336 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   dbuf_wr_en_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_ctrl line 344 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  dbuf_wr_data_reg   | Flip-flop |  256  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_ctrl line 379 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_ctrl.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| dlv_push_valid_d1_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_ctrl line 387 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_ctrl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| dlv_push_size_d1_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_ctrl line 417 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  dlv_data_avl_reg   | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_ctrl line 444 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_ctrl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| dbuf_rd_addr_cnt_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_ctrl line 465 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   dp2reg_done_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_ctrl line 494 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_ctrl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| dlv_end_tag0_vld_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_ctrl line 501 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_ctrl.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| dlv_end_tag1_vld_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_ctrl line 508 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_ctrl.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| dlv_end_tag0_addr_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_ctrl line 522 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_ctrl.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| dlv_end_tag1_addr_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully. (NV_NVDLA_CACC_delivery_ctrl)
Information: Building the design 'NV_NVDLA_CACC_delivery_buffer'. (HDL-193)

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_buffer line 102 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_buffer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  dbuf_rd_valid_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_buffer line 112 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_buffer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rd_data_mask_reg   | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|  rd_data_mask_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_buffer line 121 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_buffer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| data_left_mask_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_buffer line 149 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_buffer.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| dbuf_rd_layer_end_latch_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=======================================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_buffer line 178 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_buffer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    intr_sel_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_buffer line 186 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_buffer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| cacc_done_intr_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_delivery_buffer line 202 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_delivery_buffer.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| accu2sc_credit_vld_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (NV_NVDLA_CACC_delivery_buffer)
Information: Building the design 'NV_NVDLA_CACC_slcg'. (HDL-193)
Presto compilation completed successfully. (NV_NVDLA_CACC_slcg)
Information: Building the design 'OR2D1'. (HDL-193)
Presto compilation completed successfully. (OR2D1)
Information: Building the design 'MUX2D4'. (HDL-193)
Presto compilation completed successfully. (MUX2D4)
Information: Building the design 'p_SSYNC2DO_C_PP'. (HDL-193)

Inferred memory devices in process
        in routine p_SSYNC2DO_C_PP line 22 in file
                'nvdla_syn_20250506_2003/src/p_SSYNC2DO_C_PP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       d0_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (p_SSYNC2DO_C_PP)
Information: Building the design 'p_SSYNC3DO'. (HDL-193)

Inferred memory devices in process
        in routine p_SSYNC3DO line 20 in file
                'nvdla_syn_20250506_2003/src/p_SSYNC3DO.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       d0_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        q_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       d1_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (p_SSYNC3DO)
Information: Building the design 'p_SSYNC3DO_S_PPP'. (HDL-193)

Inferred memory devices in process
        in routine p_SSYNC3DO_S_PPP line 22 in file
                'nvdla_syn_20250506_2003/src/p_SSYNC3DO_S_PPP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       d1_reg        | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|       d0_reg        | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|        q_reg        | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (p_SSYNC3DO_S_PPP)
Information: Building the design 'NV_NVDLA_CACC_single_reg'. (HDL-193)

Statistics for case statements in always block at line 61 in file
        'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_single_reg.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            66            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_single_reg line 79 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_single_reg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    producer_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (NV_NVDLA_CACC_single_reg)
Information: Building the design 'NV_NVDLA_CACC_dual_reg'. (HDL-193)

Statistics for case statements in always block at line 128 in file
        'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_dual_reg.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           143            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_dual_reg line 186 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_dual_reg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   surf_stride_reg   | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|     batches_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|  clip_truncate_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|       cya_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dataout_addr_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   line_packed_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   surf_packed_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| dataout_height_reg  | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|  dataout_width_reg  | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
| dataout_channel_reg | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|   line_stride_reg   | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|    conv_mode_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| proc_precision_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| proc_precision_reg  | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (NV_NVDLA_CACC_dual_reg)
Information: Building the design 'nv_ram_rws_16x272'. (HDL-193)
Presto compilation completed successfully. (nv_ram_rws_16x272)
Information: Building the design 'NV_NVDLA_CACC_CALC_int8'. (HDL-193)
Warning:  nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_CALC_int8.v:99: signed to unsigned assignment occurs. (VER-318)
Warning:  nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_CALC_int8.v:133: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
        in routine NV_NVDLA_CACC_CALC_int8 line 75 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_CALC_int8.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    i_sat_vld_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_CALC_int8 line 82 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_CALC_int8.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    i_sat_sel_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_CALC_int8 line 100 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_CALC_int8.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    i_sum_pd_reg     | Flip-flop |  35   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_CALC_int8 line 145 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_CALC_int8.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| out_partial_valid_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_CALC_int8 line 153 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_CALC_int8.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| out_partial_data_reg | Flip-flop |  34   |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_CALC_int8 line 164 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_CALC_int8.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| out_final_valid_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_CALC_int8 line 171 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_CALC_int8.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  out_final_sat_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine NV_NVDLA_CACC_CALC_int8 line 179 in file
                'nvdla_syn_20250506_2003/src/NV_NVDLA_CACC_CALC_int8.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| out_final_data_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (NV_NVDLA_CACC_CALC_int8)
Information: Building the design 'nv_ram_rws_16x256'. (HDL-193)
Presto compilation completed successfully. (nv_ram_rws_16x256)
Information: Building the design 'NV_CLK_gate_power'. (HDL-193)
Presto compilation completed successfully. (NV_CLK_gate_power)
Information: Building the design 'NV_BLKBOX_SRC0_X'. (HDL-193)
Presto compilation completed successfully. (NV_BLKBOX_SRC0_X)
Information: Building the design 'AN2D4PO4'. (HDL-193)
Presto compilation completed successfully. (AN2D4PO4)
Information: Building the design 'NV_BLKBOX_SINK'. (HDL-193)
Presto compilation completed successfully. (NV_BLKBOX_SINK)
Information: Building the design 'nv_ram_rws_16x272_logic' instantiated from design 'nv_ram_rws_16x272' with
        the parameters "1'h0". (HDL-193)
Warning:  nvdla_syn_20250506_2003/src/nv_ram_rws_16x272_logic.v:219: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  nvdla_syn_20250506_2003/src/nv_ram_rws_16x272_logic.v:230: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  nvdla_syn_20250506_2003/src/nv_ram_rws_16x272_logic.v:247: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  nvdla_syn_20250506_2003/src/nv_ram_rws_16x272_logic.v:259: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  nvdla_syn_20250506_2003/src/nv_ram_rws_16x272_logic.v:283: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  nvdla_syn_20250506_2003/src/nv_ram_rws_16x272_logic.v:301: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  nvdla_syn_20250506_2003/src/nv_ram_rws_16x272_logic.v:314: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  nvdla_syn_20250506_2003/src/nv_ram_rws_16x272_logic.v:346: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  nvdla_syn_20250506_2003/src/nv_ram_rws_16x272_logic.v:991: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Inferred memory devices in process
        in routine nv_ram_rws_16x272_logic_0 line 183 in file
                'nvdla_syn_20250506_2003/src/nv_ram_rws_16x272_logic.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| updateDR_sync_1p_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine nv_ram_rws_16x272_logic_0 line 330 in file
                'nvdla_syn_20250506_2003/src/nv_ram_rws_16x272_logic.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| access_en_r_1p_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine nv_ram_rws_16x272_logic_0 line 997 in file
                'nvdla_syn_20250506_2003/src/nv_ram_rws_16x272_logic.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mbist_ce_r0_1p_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|       block name/line         | Inputs | Outputs | # sel inputs |
===================================================================
| nv_ram_rws_16x272_logic_0/219 |   2    |   272   |      1       |
| nv_ram_rws_16x272_logic_0/230 |   2    |   272   |      1       |
| nv_ram_rws_16x272_logic_0/247 |   2    |    4    |      1       |
| nv_ram_rws_16x272_logic_0/259 |   2    |    4    |      1       |
| nv_ram_rws_16x272_logic_0/283 |   2    |    1    |      1       |
| nv_ram_rws_16x272_logic_0/301 |   2    |    4    |      1       |
| nv_ram_rws_16x272_logic_0/314 |   2    |    4    |      1       |
| nv_ram_rws_16x272_logic_0/346 |   2    |    1    |      1       |
| nv_ram_rws_16x272_logic_0/991 |   2    |   272   |      1       |
===================================================================
Presto compilation completed successfully. (nv_ram_rws_16x272_logic_0)
Information: Building the design 'nv_ram_rws_16x256_logic' instantiated from design 'nv_ram_rws_16x256' with
        the parameters "1'h0". (HDL-193)
Warning:  nvdla_syn_20250506_2003/src/nv_ram_rws_16x256_logic.v:219: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  nvdla_syn_20250506_2003/src/nv_ram_rws_16x256_logic.v:230: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  nvdla_syn_20250506_2003/src/nv_ram_rws_16x256_logic.v:247: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  nvdla_syn_20250506_2003/src/nv_ram_rws_16x256_logic.v:259: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  nvdla_syn_20250506_2003/src/nv_ram_rws_16x256_logic.v:283: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  nvdla_syn_20250506_2003/src/nv_ram_rws_16x256_logic.v:301: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  nvdla_syn_20250506_2003/src/nv_ram_rws_16x256_logic.v:314: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  nvdla_syn_20250506_2003/src/nv_ram_rws_16x256_logic.v:346: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  nvdla_syn_20250506_2003/src/nv_ram_rws_16x256_logic.v:959: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Inferred memory devices in process
        in routine nv_ram_rws_16x256_logic_0 line 183 in file
                'nvdla_syn_20250506_2003/src/nv_ram_rws_16x256_logic.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| updateDR_sync_1p_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine nv_ram_rws_16x256_logic_0 line 330 in file
                'nvdla_syn_20250506_2003/src/nv_ram_rws_16x256_logic.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| access_en_r_1p_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine nv_ram_rws_16x256_logic_0 line 965 in file
                'nvdla_syn_20250506_2003/src/nv_ram_rws_16x256_logic.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| mbist_ce_r0_1p_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|       block name/line         | Inputs | Outputs | # sel inputs |
===================================================================
| nv_ram_rws_16x256_logic_0/219 |   2    |   256   |      1       |
| nv_ram_rws_16x256_logic_0/230 |   2    |   256   |      1       |
| nv_ram_rws_16x256_logic_0/247 |   2    |    4    |      1       |
| nv_ram_rws_16x256_logic_0/259 |   2    |    4    |      1       |
| nv_ram_rws_16x256_logic_0/283 |   2    |    1    |      1       |
| nv_ram_rws_16x256_logic_0/301 |   2    |    4    |      1       |
| nv_ram_rws_16x256_logic_0/314 |   2    |    4    |      1       |
| nv_ram_rws_16x256_logic_0/346 |   2    |    1    |      1       |
| nv_ram_rws_16x256_logic_0/959 |   2    |   256   |      1       |
===================================================================
Presto compilation completed successfully. (nv_ram_rws_16x256_logic_0)
Information: Building the design 'CKLNQD12'. (HDL-193)

Inferred memory devices in process
        in routine CKLNQD12 line 20 in file
                'nvdla_syn_20250506_2003/src/CKLNQD12.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       qd_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (CKLNQD12)
Information: Building the design 'sync2d_c_pp'. (HDL-193)
Presto compilation completed successfully. (sync2d_c_pp)
Information: Building the design 'CKLNQD12PO4'. (HDL-193)

Inferred memory devices in process
        in routine CKLNQD12PO4 line 20 in file
                'nvdla_syn_20250506_2003/src/CKLNQD12PO4.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       qd_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (CKLNQD12PO4)
Information: Building the design 'p_SDFCNQD1PO4'. (HDL-193)

Inferred memory devices in process
        in routine p_SDFCNQD1PO4 line 15 in file
                'nvdla_syn_20250506_2003/src/p_SDFCNQD1PO4.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (p_SDFCNQD1PO4)
Information: Building the design 'RAMDP_16X272_GL_M1_E2'. (HDL-193)

Inferred memory devices in process
        in routine RAMDP_16X272_GL_M1_E2 line 50 in file
                'nvdla_syn_20250506_2003/src/RAMDP_16X272_GL_M1_E2.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop | 4352  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine RAMDP_16X272_GL_M1_E2 line 55 in file
                'nvdla_syn_20250506_2003/src/RAMDP_16X272_GL_M1_E2.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     RD_bus_reg      | Flip-flop |  272  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==============================================================
|     block name/line      | Inputs | Outputs | # sel inputs |
==============================================================
| RAMDP_16X272_GL_M1_E2/56 |   16   |   272   |      4       |
==============================================================
Presto compilation completed successfully. (RAMDP_16X272_GL_M1_E2)
Information: Building the design 'LNQD1PO4'. (HDL-193)

Inferred memory devices in process
        in routine LNQD1PO4 line 18 in file
                'nvdla_syn_20250506_2003/src/LNQD1PO4.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (LNQD1PO4)
Information: Building the design 'ScanShareSel_JTAG_reg_ext_cg' instantiated from design 'nv_ram_rws_16x272_logic_0' with
        the parameters "4,0,0". (HDL-193)
Presto compilation completed successfully. (ScanShareSel_JTAG_reg_ext_cg_4_0_0)
Information: Building the design 'ScanShareSel_JTAG_reg_ext_cg' instantiated from design 'nv_ram_rws_16x272_logic_0' with
        the parameters "1,0,0". (HDL-193)
Presto compilation completed successfully. (ScanShareSel_JTAG_reg_ext_cg_1_0_0)
Information: Building the design 'ScanShareSel_JTAG_reg_ext_cg' instantiated from design 'nv_ram_rws_16x272_logic_0' with
        the parameters "256,0,0". (HDL-193)
Warning:  nvdla_syn_20250506_2003/src/ScanShareSel_JTAG_reg_ext_cg.v:30: Default value of the sized parameter 'RESET_VALUE' has been overridden with an expression whose self-determined type is not as wide as the parameter. (ELAB-2029)
Presto compilation completed successfully. (ScanShareSel_JTAG_reg_ext_cg_256_0_0)
Information: Building the design 'ScanShareSel_JTAG_reg_ext_cg' instantiated from design 'nv_ram_rws_16x272_logic_0' with
        the parameters "16,0,0". (HDL-193)
Presto compilation completed successfully. (ScanShareSel_JTAG_reg_ext_cg_16_0_0)
Information: Building the design 'RAMDP_16X256_GL_M1_E2'. (HDL-193)

Inferred memory devices in process
        in routine RAMDP_16X256_GL_M1_E2 line 50 in file
                'nvdla_syn_20250506_2003/src/RAMDP_16X256_GL_M1_E2.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop | 4096  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine RAMDP_16X256_GL_M1_E2 line 55 in file
                'nvdla_syn_20250506_2003/src/RAMDP_16X256_GL_M1_E2.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     RD_bus_reg      | Flip-flop |  256  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==============================================================
|     block name/line      | Inputs | Outputs | # sel inputs |
==============================================================
| RAMDP_16X256_GL_M1_E2/56 |   16   |   256   |      4       |
==============================================================
Presto compilation completed successfully. (RAMDP_16X256_GL_M1_E2)
Information: Building the design 'NV_BLKBOX_BUFFER'. (HDL-193)
Presto compilation completed successfully. (NV_BLKBOX_BUFFER)
Information: Building the design 'SDFQD1'. (HDL-193)

Inferred memory devices in process
        in routine SDFQD1 line 23 in file
                'nvdla_syn_20250506_2003/src/SDFQD1.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (SDFQD1)
1
current_design ${MODULE}
Current design is 'NV_NVDLA_partition_a'.
{NV_NVDLA_partition_a}
# Libraries for physical synthesis
# remove mw first
if {[shell_is_in_exploration_mode]} {
    if {[ file exists ${MW_DIR}/${MODULE}_de.mw]} {
        exec rm -rf ${MW_DIR}/${MODULE}_de.mw
    }
} else {
        if {[ file exists ${MW_DIR}/${MODULE}_dcg.mw]} {
        exec rm -rf ${MW_DIR}/${MODULE}_dcg.mw
        }
}
if {[shell_is_in_topographical_mode]} {
 set mw_logic1_net "VDD"
 set mw_logic0_net "VSS"
}
set mw_reference_library [list]
if {[shell_is_in_topographical_mode]} {
    set mw_reference_library ${MW_LIB}
        set_app_var mw_reference_library $mw_reference_library
    
    # Create milkyway design database for block
    extend_mw_layers
        if {[shell_is_in_exploration_mode]} {
        create_mw_lib -technology ${TF_FILE} -mw_reference_library $mw_reference_library -open ${MW_DIR}/${MODULE}_de.mw
        } else {
                create_mw_lib -technology ${TF_FILE} -mw_reference_library $mw_reference_library -open ${MW_DIR}/${MODULE}_dcg.mw
        }
    # read technology files
    set_tlu_plus_files -max_tluplus ${TLUPLUS_FILE} -min_tluplus ${TLUPLUS_FILE} -tech2itf_map ${TLUPLUS_MAPPING_FILE}
    redirect -file ${REPORT_DIR}/itf_check.rpt { check_tlu_plus_files }
        redirect -file ${REPORT_DIR}/lib_report.rpt { report_lib $library_name }

    if { ${HORIZONTAL_LAYERS} != "" } {
        set_preferred_routing_direction -layers "$HORIZONTAL_LAYERS" -direction horizontal 
    }
    if { ${VERTICAL_LAYERS} != "" } {
        set_preferred_routing_direction -layers "$VERTICAL_LAYERS" -direction vertical 
    }
    
}
if ![ link ] {
    puts "${synMsgErr} Failed to link. Aborting..."
    exit 1
}

  Linking design 'NV_NVDLA_partition_a'
  Using the following designs and libraries:
  --------------------------------------------------------------------------

if {$QA_MODE == "link_only"} {
    puts "${synMsgInfo} Design linked successfully. Exiting gracefully."
    exit 0
}
puts "${synMsgInfo} Analyze alibs"
Info: Analyze alibs
alib_analyze_libs
Analyzing: "/usr/local/synopsys/pdk/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db"
Library analysis succeeded.
1
# Write out a DDC at this point. 
write -f ddc -hier -o ${DB_DIR}/${MODULE}.elaborated.ddc
Writing ddc file 'nvdla_syn_20250506_2003/db/NV_NVDLA_partition_a.elaborated.ddc'.
1
# Set wireload model
setVar WIRELOAD_MODEL_NAME ""
Info: Setting WIRELOAD_MODEL_NAME from env, value = 
setVar WIRELOAD_MODEL_FILE ""
Info: Setting WIRELOAD_MODEL_FILE from env, value = 
if {![shell_is_in_topographical_mode] && ![shell_is_in_exploration_mode]} {
    if { $WIRELOAD_MODEL_FILE != "" } {
        update_lib $library_name $WIRELOAD_MODEL_FILE -no_warnings
        puts "${synMsgInfo} Reading in wireload model file $WIRELOAD_MODEL_FILE ..."
    }
    if { $WIRELOAD_MODEL_NAME != ""} {
        set_wire_load_model  -name $WIRELOAD_MODEL_NAME
        set_wire_load_mode   top
        puts "${synMsgInfo} Setting wireload model to $WIRELOAD_MODEL_NAME"
    }
}
# Set dont use on user cells
if {[info exists DONT_USE_LIST] && (${DONT_USE_LIST} != "")} {
    set list_du [list]
        foreach tempCelltLib ${DONT_USE_LIST} {
        set detectLibCells [get_lib_cells -regexp -quiet ".*/${tempCelltLib}"]
        if { [sizeof_collection $detectLibCells] > 0 } {
                        foreach_in_collection cell $detectLibCells {
                lappend list_du [get_object_name $cell]
                    puts "${synMsgInfo} Putting dont_use attributes on [get_object_name $cell]"
            }
        }
    }
        set_dont_use $list_du
}
# Connect const port to inv to avoid having shorted ports
set_fix_multiple_port_nets -all -buffer_constants [get_designs *] 
1
# Read in a floorplan/macro placement TCL , and set up min/max routing layers if specified
if {[shell_is_in_topographical_mode]} {
    if {[file exists "${DEF_DIR}/${MODULE}.def"]} {
                puts "${synMsgInfo} Reading input floorplan file ${DEF_DIR}/${MODULE}.def"
                extract_physical_constraints -verbose "${DEF_DIR}/${MODULE}.def"
        report_physical_constraints
        } else {
                puts "${synMsgWarn} No DEF file found. Continuing without defnining a floorplan."
        }
    
    # source the macro placement file if it exists
        if {[info exists CONS_DIR] && [file exists "${CONS_DIR}/${MODULE}.macroplacement.tcl"]} {
                source -echo -verbose ${CONS_DIR}/${MODULE}.macroplacement.tcl
        } else {
                puts "${synMsgWarn} No macro placement file found. Continuing without defnining a floorplan."
        }
        
    if {[info exists MAX_ROUTING_LAYER] && ${MAX_ROUTING_LAYER} != "" && [info exists MIN_ROUTING_LAYER] && ${MIN_ROUTING_LAYER} != "" } {
                puts "${synMsgInfo} Min/max routing layers specified - ${MIN_ROUTING_LAYER}/${MAX_ROUTING_LAYER}"
                set_ignored_layers -min_routing_layer ${MIN_ROUTING_LAYER} -max_routing_layer ${MAX_ROUTING_LAYER}
        }       
}
# Clock gating command
set power_cg_auto_identify  true
true
#if {[info exiists CLOCK_GATING_CELL] && ${CLOCK_GATING_CELL} != ""} {
#    set_clock_gating_style -sequential_cell latch -positive_edge_logic integrated:${CLOCK_GATING_CELL} -max_fanout 1000000000 -minimum_bitwidth 4 -control_point before -control_signal scan_enable
#}
# Latest constraints file SDC/cons
# source SDC file
if  {[info exists CONS_DIR] && [file exists "${CONS_DIR}/${MODULE}.sdc"]} {
    puts "${synMsgInfo} Reading input SDC ${CONS_DIR}/${MODULE}.sdc using \"read_sdc\""
        read_sdc "${CONS_DIR}/${MODULE}.sdc"
}
Info: Reading input SDC nvdla_syn_20250506_2003/cons/NV_NVDLA_partition_a.sdc using "read_sdc"

Reading SDC version 2.1...
Warning: Transferring ideal_net attribute onto the driver pin u_partition_a_reset/sync_reset_synced_rstn/UI_test_mode_outmux/C11/Z_0 of net nvdla_core_rstn. (UID-606)
1
if  {[info exists CONS_DIR] && [file exists "${CONS_DIR}/${MODULE}.tcl"]} {
    puts "${synMsgInfo} Reading additional (non-SDC) constraints from ${CONS_DIR}/${MODULE}.tcl using \"source\""
        source -echo -verbose "${CONS_DIR}/${MODULE}.tcl"
} 
# Tighten synthesis constraints for enable signals to clock gates
setVar CGLUT_FILE ""
Warning: Setting CGLUT_FILE to default value ""
if {![shell_is_in_exploration_mode]} {
    if { ${TIGHTEN_CGE} == 1 && [file exists $CGLUT_FILE]  } {
        puts "${synMsgInfo} Start tighten_cg_enable_constraints"
        # Reset all the clock gate latency apply in sdc
        reset_clock_gate_latency
        source $CGLUT_FILE
        set i 1
        set size [llength [array names timingDeltaTableForCgEnable]]
        set end_1st [expr $size/2]
        set start_2nd [expr $end_1st + 1]
        foreach tableIndex [lsort -integer [array names timingDeltaTableForCgEnable]] {
            if { $i=="1" } {
                        set lat [expr 1.0 * $timingDeltaTableForCgEnable($tableIndex) / 1000.0]
                        set start 1
                } elseif { $i < "$end_1st"} {
                        set end [expr $tableIndex -1]
                        set fanoutTable($i) "${start}-${end} -${lat}"
                        set start $tableIndex
                        set lat [expr 1.0 * $timingDeltaTableForCgEnable($tableIndex) / 1000.0]
                } elseif {$i == "$end_1st"} {
                        set fanoutTable($i) "${start}-inf -${lat}"
                        set start $tableIndex
                        set lat [expr 1.0 * $timingDeltaTableForCgEnable($tableIndex) / 1000.0]
                } elseif {$i == "$size"} {
                        set end [expr $tableIndex -1]
                        set fanoutTable2nd($i) "${start}-${end} -${lat}"
                        set start $tableIndex
                        set lat [expr 1.0 * $timingDeltaTableForCgEnable($tableIndex) / 1000.0]
                } elseif {$i > "$end_1st"} {
                        set end [expr $tableIndex -1]
                        set fanoutTable2nd($i) "${start}-${end} -${lat}"
                        set start $tableIndex
                        set lat [expr 1.0 * $timingDeltaTableForCgEnable($tableIndex) / 1000.0]
                }
                incr i 
        }
        set fanoutTable2nd($i) "${start}-inf -${lat}"
        puts "set_clock_gate_latency -stage 0 -fanout_latency {1-inf 0} -overwrite"
        set_clock_gate_latency -stage 0 -fanout_latency {1-inf 0} -overwrite
        set i 0
        foreach fanout_lat [lsort -integer [array names fanoutTable]] {
                if {$i == "0"} {
                        set fanout_latency "$fanoutTable($fanout_lat)"
                        incr i
                } else {
                        set fanout_latency "$fanout_latency, $fanoutTable($fanout_lat)"
                }
        }
        set i 0
        foreach fanout_lat [lsort -integer [array names fanoutTable2nd]] {
                if {$i == "0"} {
                        set fanout_latency2nd "$fanoutTable2nd($fanout_lat)"
                        incr i
                } else {
                        set fanout_latency2nd "$fanout_latency2nd, $fanoutTable2nd($fanout_lat)"
                }
        }
        
        puts "set_clock_gate_latency -stage 1 -fanout_latency {$fanout_latency} -overwrite"
        set_clock_gate_latency -stage 1 -fanout_latency "$fanout_latency" -overwrite
        puts "set_clock_gate_latency -stage 2 -fanout_latency {$fanout_latency2nd} -overwrite"
        set_clock_gate_latency -stage 2 -fanout_latency "$fanout_latency2nd" -overwrite
    }
}
# Prevent ungrouping of specific hierarchies
if {[info exists DONT_UNGROUP_LIST] && ${DONT_UNGROUP_LIST} != ""} {
    set retVal {}
    foreach single_design $DONT_UNGROUP_LIST {
        set gdCmd1 "get_designs \"$single_design\""
        set gdList1 [eval $gdCmd1]
        if { [sizeof_collection $gdList1] > 0 } {
            set retVal [add_to_collection $retVal $gdList1]
        }
        set gdCmd2 "get_designs \"*\" -filter \"((defined(@original_design_name) && @original_design_name=~${single_design}) || (defined(@hdl_template) && @hdl_template=~${single_design})) \""
        set gdList2 [eval $gdCmd2]
        if { [sizeof_collection $gdList2] > 0 } {
                set retVal [add_to_collection $retVal $gdList2 -unique]
        }
    }
    foreach_in_collection local_design $retVal {
        puts "Setting ungroup and boundary_optimization to false for [get_object_name $local_design]"
        set_ungroup                        [get_object_name $local_design] false
        set_boundary_optimization  [get_object_name $local_design] false
    }
    if { [sizeof_collection $retVal]} {
        if {[shell_is_in_topographical_mode] && ![shell_is_in_exploration_mode]} {
           puts " Also calling set_ahfs_options command to prevent certain forms of boundary optimization"
           set_ahfs_options -preserve_boundary_phase true -no_port_punching $retVal
       }
    }
}
# Ungroup for area reduction
setVar AREA_RECOVERY 1
Info: Setting AREA_RECOVERY from env, value = 1
if {[info exists AREA_RECOVERY] && ${AREA_RECOVERY} == 1} {
        set_cost_priority {max_design_rules}
        set_max_area 0.0
}
1
# Optional: Retiming (using the set_optimize_registers command recommended by Synopsys)
setVar RETIME_LIST ""
Info: Setting RETIME_LIST from env, value = 
setVar RETIME_TRANSFORM "multiclass"
Info: Setting RETIME_TRANSFORM from env, value = multiclass
setVar RETIME_JUSTIFICATION_EFFORT "high"
Warning: Setting RETIME_JUSTIFICATION_EFFORT to default value "high"
if {[info exists RETIME_LIST] && $RETIME_LIST != ""} {
    foreach pattern $RETIME_LIST {
        set retimeDesign [lindex [split $pattern ":"] 0]
        set retimeClock [lindex [split $pattern ":"] 1]
        set retimeColl {}
        append_to_collection retimeColl [get_designs -q $retimeDesign]
        # Also handle cases where the design names have been uniquified. 
        append_to_collection retimeColl [get_designs -q -filter "((defined(@original_design_name) && @original_design_name=~${retimeDesign}) || (defined(@hdl_template) && @hdl_template=~${retimeDesign}))"]
        set retimeColl [add_to_collection -unique $retimeColl {}]   
        if {[sizeof_collection $retimeColl]} {
            set retimeList [get_object_name $retimeColl]
            puts "${synMsgInfo} Retiming enabled for design $retimeDesign"
            set optregCmd "set_optimize_registers -design \"$retimeList\" -clock $retimeClock true -sync_transform $RETIME_TRANSFORM -async_transform $RETIME_TRANSFORM -print_critical_loop -check_design -verbose -justification_effort $RETIME_JUSTIFICATION_EFFORT"
            puts "Running command: \n$optregCmd"
            eval $optregCmd
        }
    }
}
write -f ddc -hier -o ${DB_DIR}/${MODULE}.precompile.ddc
Writing ddc file 'nvdla_syn_20250506_2003/db/NV_NVDLA_partition_a.precompile.ddc'.
1
# Compile commands
set compile_command ""
if {[shell_is_in_topographical_mode] && ${SYN_MODE} == "dcg" && ![shell_is_in_exploration_mode]} {
        set compile_command "compile_ultra -no_seq_output_inversion  -gate_clock -spg -scan"
} elseif {[shell_is_in_topographical_mode] && ![shell_is_in_exploration_mode]} {
        set compile_command "compile_ultra -no_seq_output_inversion  -gate_clock -scan"
} elseif {[shell_is_in_exploration_mode]} {
    set compile_command "compile_exploration  -no_seq_output_inversion -gate_clock"
}  else {
    set compile_command "compile_ultra -no_seq_output_inversion -no_autoungroup -scan"
}
compile_ultra -no_seq_output_inversion -no_autoungroup -scan
puts "${synMsgInfo} Structuring from scratch with compile command: $compile_command"
Info: Structuring from scratch with compile command: compile_ultra -no_seq_output_inversion -no_autoungroup -scan
eval $compile_command
Loading db file '/usr/local/synopsys/syn/T-2022.03-SP3/libraries/syn/dw_foundation.sldb'
Information: Failed to find dw_foundation.sldb in the user defined search_path, load it from 'Synopsys Root'. (UISN-70)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Warning: set compile_timing_high_effort is not supported in WLM mode. Ignoring this setting. (OPT-1346)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | T-2022.03-DWBB_202203.3 |     *     |
| Licensed DW Building Blocks        | T-2022.03-DWBB_202203.3 |     *     |
============================================================================

Information: Performing automatic clock gating circuitry identification in design 'NV_NVDLA_partition_a'. (PWR-757)
Information: No gating element has been automatically identified (PWR-878)
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Comand Line  | compile_ultra -no_seq_output_inversion -no_autoungroup -scan                      |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 18096                                  |
| Number of User Hierarchies                              | 775                                    |
| Sequential Cell Count                                   | 12305                                  |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 1                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 1429                                   |
| Number of Dont Touch Nets                               | 58                                     |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
| compile_timing_high_effort                              | true                                   |
====================================================================================================

Information: There are 1577 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 33 instances of design 'NV_BLKBOX_SRC0'. (OPT-1056)
Information: Uniquified 2 instances of design 'MUX2HDD2'. (OPT-1056)
Information: Uniquified 4 instances of design 'NV_NVDLA_CACC_slcg'. (OPT-1056)
Information: Uniquified 2 instances of design 'MUX2D4'. (OPT-1056)
Information: Uniquified 5 instances of design 'p_SSYNC2DO_C_PP'. (OPT-1056)
Information: Uniquified 2 instances of design 'NV_NVDLA_CACC_dual_reg'. (OPT-1056)
Information: Uniquified 8 instances of design 'NV_NVDLA_CACC_CALC_int8'. (OPT-1056)
Information: Uniquified 4 instances of design 'NV_CLK_gate_power'. (OPT-1056)
Information: Uniquified 50 instances of design 'NV_BLKBOX_SRC0_X'. (OPT-1056)
Information: Uniquified 50 instances of design 'AN2D4PO4'. (OPT-1056)
Information: Uniquified 4 instances of design 'CKLNQD12'. (OPT-1056)
Information: Uniquified 4 instances of design 'sync2d_c_pp'. (OPT-1056)
Information: Uniquified 10 instances of design 'CKLNQD12PO4'. (OPT-1056)
Information: Uniquified 2 instances of design 'p_SDFCNQD1PO4'. (OPT-1056)
Information: Uniquified 2 instances of design 'LNQD1PO4'. (OPT-1056)
Information: Uniquified 4 instances of design 'ScanShareSel_JTAG_reg_ext_cg_4_0_0'. (OPT-1056)
Information: Uniquified 4 instances of design 'ScanShareSel_JTAG_reg_ext_cg_1_0_0'. (OPT-1056)
Information: Uniquified 2 instances of design 'ScanShareSel_JTAG_reg_ext_cg_256_0_0'. (OPT-1056)
Information: Uniquified 11 instances of design 'NV_BLKBOX_BUFFER'. (OPT-1056)
Information: Uniquified 548 instances of design 'SDFQD1'. (OPT-1056)
  Simplifying Design 'NV_NVDLA_partition_a'
Information: The register 'u_NV_NVDLA_cacc/u_delivery_buffer/dbuf_rd_valid_reg' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_surf_packed_reg' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_line_packed_reg' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_surf_stride_reg[0]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_surf_stride_reg[1]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_surf_stride_reg[2]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_surf_stride_reg[3]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_surf_stride_reg[4]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_surf_stride_reg[5]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_surf_stride_reg[6]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_surf_stride_reg[7]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_surf_stride_reg[8]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_surf_stride_reg[9]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_surf_stride_reg[10]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_surf_stride_reg[11]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_surf_stride_reg[12]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_surf_stride_reg[13]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_surf_stride_reg[14]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_surf_stride_reg[15]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_surf_stride_reg[16]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_surf_stride_reg[17]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_surf_stride_reg[18]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_surf_stride_reg[19]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_surf_stride_reg[20]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_surf_stride_reg[21]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_surf_stride_reg[22]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_surf_stride_reg[23]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_line_stride_reg[0]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_line_stride_reg[1]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_line_stride_reg[2]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_line_stride_reg[3]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_line_stride_reg[4]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_line_stride_reg[5]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_line_stride_reg[6]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_line_stride_reg[7]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_line_stride_reg[8]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_line_stride_reg[9]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_line_stride_reg[10]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_line_stride_reg[11]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_line_stride_reg[12]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_line_stride_reg[13]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_line_stride_reg[14]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_line_stride_reg[15]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_line_stride_reg[16]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_line_stride_reg[17]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_line_stride_reg[18]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_line_stride_reg[19]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_line_stride_reg[20]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_line_stride_reg[21]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_line_stride_reg[22]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_line_stride_reg[23]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_batches_reg[0]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_batches_reg[1]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_batches_reg[2]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_batches_reg[3]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_batches_reg[4]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_dataout_addr_reg[0]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_dataout_addr_reg[1]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_dataout_addr_reg[2]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_dataout_addr_reg[3]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_dataout_addr_reg[4]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_dataout_addr_reg[5]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_dataout_addr_reg[6]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_dataout_addr_reg[7]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_dataout_addr_reg[8]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_dataout_addr_reg[9]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_dataout_addr_reg[10]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_dataout_addr_reg[11]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_dataout_addr_reg[12]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_dataout_addr_reg[13]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_dataout_addr_reg[14]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_dataout_addr_reg[15]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_dataout_addr_reg[16]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_dataout_addr_reg[17]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_dataout_addr_reg[18]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_dataout_addr_reg[19]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_dataout_addr_reg[20]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_dataout_addr_reg[21]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_dataout_addr_reg[22]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_dataout_addr_reg[23]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_dataout_addr_reg[24]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_dataout_addr_reg[25]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_dataout_addr_reg[26]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_dataout_addr_reg[27]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_dataout_addr_reg[28]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_channel_reg[0]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_channel_reg[1]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_channel_reg[2]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_channel_reg[3]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_channel_reg[4]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_channel_reg[5]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_channel_reg[6]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_height_reg[0]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_height_reg[1]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_height_reg[2]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_height_reg[3]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_height_reg[4]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_height_reg[5]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_height_reg[6]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_height_reg[7]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_height_reg[8]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_height_reg[9]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_height_reg[10]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_height_reg[11]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_height_reg[12]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_width_reg[0]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_width_reg[1]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_width_reg[2]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_width_reg[3]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_width_reg[4]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_width_reg[5]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_width_reg[6]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_width_reg[7]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_width_reg[8]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_width_reg[9]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_width_reg[10]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_width_reg[11]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_width_reg[12]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_proc_precision_reg[0]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_proc_precision_reg[1]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_conv_mode_reg' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_delivery_ctrl/cur_op_en_reg' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_calculator/dlv_mask_reg' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_calculator/calc_addr_d2_reg[4]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_calculator/calc_addr_d2_reg[5]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_calculator/calc_valid_d2_reg' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_calculator/calc_addr_d1_reg[4]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_calculator/calc_addr_d1_reg[5]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_calculator/accu_ctrl_pd_d1_reg[4]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_calculator/accu_ctrl_pd_d1_reg[5]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_calculator/accu_ctrl_pd_d1_reg[6]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_calculator/accu_ctrl_pd_d1_reg[7]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_calculator/accu_ctrl_pd_d1_reg[8]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_calculator/accu_ctrl_pd_d1_reg[12]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_assembly_ctrl/accu_ctrl_dlv_elem_mask_reg' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_assembly_ctrl/cfg_is_wg_reg' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_assembly_ctrl/cfg_winograd_reg' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_assembly_ctrl/accu_pd_reg[0]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_assembly_ctrl/accu_pd_reg[1]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_assembly_ctrl/accu_pd_reg[2]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_assembly_ctrl/accu_pd_reg[3]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_assembly_ctrl/accu_pd_reg[4]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_assembly_ctrl/accu_pd_reg[5]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_regfile/req_pd_reg[10]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_regfile/req_pd_reg[11]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_regfile/req_pd_reg[12]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_regfile/req_pd_reg[13]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_regfile/req_pd_reg[14]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_regfile/req_pd_reg[15]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_regfile/req_pd_reg[16]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_regfile/req_pd_reg[17]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_regfile/req_pd_reg[18]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_regfile/req_pd_reg[19]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_regfile/req_pd_reg[20]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_regfile/req_pd_reg[21]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_regfile/req_pd_reg[56]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_regfile/req_pd_reg[57]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_regfile/req_pd_reg[58]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_regfile/req_pd_reg[59]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_regfile/req_pd_reg[60]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_regfile/req_pd_reg[61]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_regfile/req_pd_reg[62]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_regfile/slcg_op_en_d3_reg[4]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_regfile/slcg_op_en_d3_reg[5]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_regfile/slcg_op_en_d3_reg[6]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_regfile/slcg_op_en_d2_reg[4]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_regfile/slcg_op_en_d2_reg[5]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_regfile/slcg_op_en_d2_reg[6]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_regfile/slcg_op_en_d1_reg[4]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_regfile/slcg_op_en_d1_reg[5]' will be removed. (OPT-1207)
Information: The register 'u_NV_NVDLA_cacc/u_regfile/slcg_op_en_d1_reg[6]' will be removed. (OPT-1207)
Information: Removing unused design 'NV_BLKBOX_SRC0_0'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_1'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_6'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_7'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_2'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_3'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_8'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_9'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_4'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_5'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_22'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_23'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_24'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_0'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_1'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_2'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_3'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_4'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_5'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_6'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_7'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_8'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_9'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_10'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_11'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_12'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_13'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_14'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_15'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_16'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_17'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_18'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_19'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_20'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_21'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_22'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_23'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_24'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_3'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_14'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_15'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_16'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_17'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_10'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_11'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_12'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_13'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_18'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_19'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_20'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_21'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_49'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_25'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_26'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_27'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_25'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_26'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_27'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_28'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_29'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_30'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_31'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_32'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_33'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_34'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_35'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_36'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_37'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_38'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_39'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_40'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_41'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_42'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_43'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_44'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_45'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_46'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_47'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_X_48'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_28'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_29'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_30'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_32'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_31'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_SRC0_28'. (OPT-1055)

Loaded alib file 'nvdla_syn_20250506_2003/design_lib/NV_NVDLA_partition_a/alib-52/saed32rvt_ss0p75v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'RAMDP_16X272_GL_M1_E2'
 Implement Synthetic for 'RAMDP_16X272_GL_M1_E2'.
  Processing 'RAMDP_16X256_GL_M1_E2'
 Implement Synthetic for 'RAMDP_16X256_GL_M1_E2'.
  Processing 'NV_NVDLA_CACC_calculator'
Information: Added key list 'DesignWare' to design 'NV_NVDLA_CACC_calculator'. (DDB-72)
Information: In design 'NV_NVDLA_CACC_calculator', the register 'dlv_valid_reg' is removed because it is merged to 'dlv_sat_vld_d1_reg'. (OPT-1215)
 Implement Synthetic for 'NV_NVDLA_CACC_calculator'.
  Processing 'nv_ram_rws_16x256_logic_0'
Information: The register 'mbist_ce_r0_1p_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'updateDR_sync_1p_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'access_en_r_1p_reg' is a constant and will be removed. (OPT-1206)
  Processing 'nv_ram_rws_16x256'
  Processing 'NV_NVDLA_cacc'
  Processing 'NV_NVDLA_CACC_CALC_int8_0'
 Implement Synthetic for 'NV_NVDLA_CACC_CALC_int8_0'.
Information: Added key list 'DesignWare' to design 'NV_NVDLA_CACC_CALC_int8_0'. (DDB-72)
  Processing 'NV_NVDLA_CACC_dual_reg_0'
  Processing 'NV_NVDLA_CACC_delivery_buffer'
  Processing 'NV_NVDLA_CACC_regfile'
Information: The register 'cacc2csb_resp_pd_reg[32]' is a constant and will be removed. (OPT-1206)
Information: In design 'NV_NVDLA_CACC_regfile', the register 'slcg_op_en_d1_reg[1]' is removed because it is merged to 'slcg_op_en_d1_reg[0]'. (OPT-1215)
Information: In design 'NV_NVDLA_CACC_regfile', the register 'slcg_op_en_d1_reg[2]' is removed because it is merged to 'slcg_op_en_d1_reg[0]'. (OPT-1215)
Information: In design 'NV_NVDLA_CACC_regfile', the register 'slcg_op_en_d1_reg[3]' is removed because it is merged to 'slcg_op_en_d1_reg[0]'. (OPT-1215)
  Processing 'ScanShareSel_JTAG_reg_ext_cg_256_0_0_0'
  Processing 'NV_NVDLA_CACC_assembly_ctrl'
Information: Added key list 'DesignWare' to design 'NV_NVDLA_CACC_assembly_ctrl'. (DDB-72)
  Processing 'NV_NVDLA_CACC_assembly_buffer'
  Processing 'NV_NVDLA_partition_a'
  Processing 'p_SSYNC3DO_S_PPP'
  Processing 'p_SSYNC3DO'
  Processing 'p_SSYNC2DO_C_PP_4'
  Processing 'p_SSYNC2DO_C_PP_0'
Information: The register 'd0_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'q_reg' is a constant and will be removed. (OPT-1206)
  Processing 'NV_NVDLA_CACC_slcg_0'
  Processing 'NV_NVDLA_CACC_slcg_1'
  Processing 'SDFQD1_1'
  Processing 'p_SDFCNQD1PO4_0'
Information: The register 'Q_reg' is a constant and will be removed. (OPT-1206)
  Processing 'ScanShareSel_JTAG_reg_ext_cg_1_0_0_0'
  Processing 'MUX2D4_1'
 Implement Synthetic for 'MUX2D4_1'.
  Processing 'sync2d_c_pp_0'
  Processing 'sync3d'
  Processing 'NV_NVDLA_CACC_delivery_ctrl'
Information: Added key list 'DesignWare' to design 'NV_NVDLA_CACC_delivery_ctrl'. (DDB-72)
Information: In design 'NV_NVDLA_CACC_delivery_ctrl', the register 'dlv_push_valid_d1_reg' is removed because it is merged to 'dbuf_wr_en_reg'. (OPT-1215)
 Implement Synthetic for 'NV_NVDLA_CACC_delivery_ctrl'.
  Processing 'nv_ram_rws_16x272'
  Processing 'ScanShareSel_JTAG_reg_ext_cg_16_0_0'
  Processing 'ScanShareSel_JTAG_reg_ext_cg_4_0_0_0'
  Processing 'ScanShareSel_JTAG_reg_ext_cg_4_0_0_1'
  Processing 'CKLNQD12_0'
  Processing 'CKLNQD12PO4_2'
  Processing 'sync_reset'
  Processing 'LNQD1PO4_0'
  Processing 'NV_NVDLA_sync3d'
  Processing 'NV_NVDLA_reset'
  Processing 'sync3d_s_ppp'
  Processing 'OR2D1'
  Processing 'nv_ram_rws_16x272_logic_0'
Information: The register 'mbist_ce_r0_1p_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'updateDR_sync_1p_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'access_en_r_1p_reg' is a constant and will be removed. (OPT-1206)
  Processing 'NV_NVDLA_CACC_single_reg'
  Processing 'ScanShareSel_JTAG_reg_ext_cg_4_0_0_3'
  Processing 'CKLNQD12PO4_0'
  Processing 'SDFQD1_0'
  Processing 'CKLNQD12PO4_4'
Information: The register 'qd_reg' is a constant and will be removed. (OPT-1206)
  Processing 'NV_NVDLA_sync3d_s'
  Processing 'MUX2D4_0'
 Implement Synthetic for 'MUX2D4_0'.
  Processing 'NV_CLK_gate_power_0'
  Processing 'MUX2HDD2_0'
  Processing 'NV_BLKBOX_BUFFER_0'
  Processing 'AN2D4PO4_0'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Information: Removing unused design 'SDFQD1_258'. (OPT-1055)
Information: Removing unused design 'SDFQD1_259'. (OPT-1055)
Information: Removing unused design 'SDFQD1_260'. (OPT-1055)
Information: Removing unused design 'SDFQD1_257'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_BUFFER_2'. (OPT-1055)
Information: Removing unused design 'SDFQD1_261'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_BUFFER_3'. (OPT-1055)
Information: Removing unused design 'SDFQD1_256'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_BUFFER_1'. (OPT-1055)
Information: Removing unused design 'p_SSYNC2DO_C_PP_1'. (OPT-1055)
Information: Removing unused design 'p_SSYNC2DO_C_PP_0'. (OPT-1055)
Information: Removing unused design 'SDFQD1_1'. (OPT-1055)
Information: Removing unused design 'SDFQD1_2'. (OPT-1055)
Information: Removing unused design 'SDFQD1_3'. (OPT-1055)
Information: Removing unused design 'SDFQD1_4'. (OPT-1055)
Information: Removing unused design 'SDFQD1_5'. (OPT-1055)
Information: Removing unused design 'SDFQD1_6'. (OPT-1055)
Information: Removing unused design 'SDFQD1_7'. (OPT-1055)
Information: Removing unused design 'SDFQD1_8'. (OPT-1055)
Information: Removing unused design 'SDFQD1_9'. (OPT-1055)
Information: Removing unused design 'SDFQD1_10'. (OPT-1055)
Information: Removing unused design 'SDFQD1_11'. (OPT-1055)
Information: Removing unused design 'SDFQD1_12'. (OPT-1055)
Information: Removing unused design 'SDFQD1_13'. (OPT-1055)
Information: Removing unused design 'SDFQD1_14'. (OPT-1055)
Information: Removing unused design 'SDFQD1_15'. (OPT-1055)
Information: Removing unused design 'SDFQD1_16'. (OPT-1055)
Information: Removing unused design 'SDFQD1_17'. (OPT-1055)
Information: Removing unused design 'SDFQD1_18'. (OPT-1055)
Information: Removing unused design 'SDFQD1_19'. (OPT-1055)
Information: Removing unused design 'SDFQD1_20'. (OPT-1055)
Information: Removing unused design 'SDFQD1_21'. (OPT-1055)
Information: Removing unused design 'SDFQD1_22'. (OPT-1055)
Information: Removing unused design 'SDFQD1_23'. (OPT-1055)
Information: Removing unused design 'SDFQD1_24'. (OPT-1055)
Information: Removing unused design 'SDFQD1_25'. (OPT-1055)
Information: Removing unused design 'SDFQD1_26'. (OPT-1055)
Information: Removing unused design 'SDFQD1_27'. (OPT-1055)
Information: Removing unused design 'SDFQD1_28'. (OPT-1055)
Information: Removing unused design 'SDFQD1_29'. (OPT-1055)
Information: Removing unused design 'SDFQD1_30'. (OPT-1055)
Information: Removing unused design 'SDFQD1_31'. (OPT-1055)
Information: Removing unused design 'SDFQD1_32'. (OPT-1055)
Information: Removing unused design 'SDFQD1_33'. (OPT-1055)
Information: Removing unused design 'SDFQD1_34'. (OPT-1055)
Information: Removing unused design 'SDFQD1_35'. (OPT-1055)
Information: Removing unused design 'SDFQD1_36'. (OPT-1055)
Information: Removing unused design 'SDFQD1_37'. (OPT-1055)
Information: Removing unused design 'SDFQD1_38'. (OPT-1055)
Information: Removing unused design 'SDFQD1_39'. (OPT-1055)
Information: Removing unused design 'SDFQD1_40'. (OPT-1055)
Information: Removing unused design 'SDFQD1_41'. (OPT-1055)
Information: Removing unused design 'SDFQD1_42'. (OPT-1055)
Information: Removing unused design 'SDFQD1_43'. (OPT-1055)
Information: Removing unused design 'SDFQD1_44'. (OPT-1055)
Information: Removing unused design 'SDFQD1_45'. (OPT-1055)
Information: Removing unused design 'SDFQD1_46'. (OPT-1055)
Information: Removing unused design 'SDFQD1_47'. (OPT-1055)
Information: Removing unused design 'SDFQD1_48'. (OPT-1055)
Information: Removing unused design 'SDFQD1_49'. (OPT-1055)
Information: Removing unused design 'SDFQD1_50'. (OPT-1055)
Information: Removing unused design 'SDFQD1_51'. (OPT-1055)
Information: Removing unused design 'SDFQD1_52'. (OPT-1055)
Information: Removing unused design 'SDFQD1_53'. (OPT-1055)
Information: Removing unused design 'SDFQD1_54'. (OPT-1055)
Information: Removing unused design 'SDFQD1_55'. (OPT-1055)
Information: Removing unused design 'SDFQD1_56'. (OPT-1055)
Information: Removing unused design 'SDFQD1_57'. (OPT-1055)
Information: Removing unused design 'SDFQD1_58'. (OPT-1055)
Information: Removing unused design 'SDFQD1_59'. (OPT-1055)
Information: Removing unused design 'SDFQD1_60'. (OPT-1055)
Information: Removing unused design 'SDFQD1_61'. (OPT-1055)
Information: Removing unused design 'SDFQD1_62'. (OPT-1055)
Information: Removing unused design 'SDFQD1_63'. (OPT-1055)
Information: Removing unused design 'SDFQD1_64'. (OPT-1055)
Information: Removing unused design 'SDFQD1_65'. (OPT-1055)
Information: Removing unused design 'SDFQD1_66'. (OPT-1055)
Information: Removing unused design 'SDFQD1_67'. (OPT-1055)
Information: Removing unused design 'SDFQD1_68'. (OPT-1055)
Information: Removing unused design 'SDFQD1_69'. (OPT-1055)
Information: Removing unused design 'SDFQD1_70'. (OPT-1055)
Information: Removing unused design 'SDFQD1_71'. (OPT-1055)
Information: Removing unused design 'SDFQD1_72'. (OPT-1055)
Information: Removing unused design 'SDFQD1_73'. (OPT-1055)
Information: Removing unused design 'SDFQD1_74'. (OPT-1055)
Information: Removing unused design 'SDFQD1_75'. (OPT-1055)
Information: Removing unused design 'SDFQD1_76'. (OPT-1055)
Information: Removing unused design 'SDFQD1_77'. (OPT-1055)
Information: Removing unused design 'SDFQD1_78'. (OPT-1055)
Information: Removing unused design 'SDFQD1_79'. (OPT-1055)
Information: Removing unused design 'SDFQD1_80'. (OPT-1055)
Information: Removing unused design 'SDFQD1_81'. (OPT-1055)
Information: Removing unused design 'SDFQD1_82'. (OPT-1055)
Information: Removing unused design 'SDFQD1_83'. (OPT-1055)
Information: Removing unused design 'SDFQD1_84'. (OPT-1055)
Information: Removing unused design 'SDFQD1_85'. (OPT-1055)
Information: Removing unused design 'SDFQD1_86'. (OPT-1055)
Information: Removing unused design 'SDFQD1_87'. (OPT-1055)
Information: Removing unused design 'SDFQD1_88'. (OPT-1055)
Information: Removing unused design 'SDFQD1_89'. (OPT-1055)
Information: Removing unused design 'SDFQD1_90'. (OPT-1055)
Information: Removing unused design 'SDFQD1_91'. (OPT-1055)
Information: Removing unused design 'SDFQD1_92'. (OPT-1055)
Information: Removing unused design 'SDFQD1_93'. (OPT-1055)
Information: Removing unused design 'SDFQD1_94'. (OPT-1055)
Information: Removing unused design 'SDFQD1_95'. (OPT-1055)
Information: Removing unused design 'SDFQD1_96'. (OPT-1055)
Information: Removing unused design 'SDFQD1_97'. (OPT-1055)
Information: Removing unused design 'SDFQD1_98'. (OPT-1055)
Information: Removing unused design 'SDFQD1_99'. (OPT-1055)
Information: Removing unused design 'SDFQD1_100'. (OPT-1055)
Information: Removing unused design 'SDFQD1_101'. (OPT-1055)
Information: Removing unused design 'SDFQD1_102'. (OPT-1055)
Information: Removing unused design 'SDFQD1_103'. (OPT-1055)
Information: Removing unused design 'SDFQD1_104'. (OPT-1055)
Information: Removing unused design 'SDFQD1_105'. (OPT-1055)
Information: Removing unused design 'SDFQD1_106'. (OPT-1055)
Information: Removing unused design 'SDFQD1_107'. (OPT-1055)
Information: Removing unused design 'SDFQD1_108'. (OPT-1055)
Information: Removing unused design 'SDFQD1_109'. (OPT-1055)
Information: Removing unused design 'SDFQD1_110'. (OPT-1055)
Information: Removing unused design 'SDFQD1_111'. (OPT-1055)
Information: Removing unused design 'SDFQD1_112'. (OPT-1055)
Information: Removing unused design 'SDFQD1_113'. (OPT-1055)
Information: Removing unused design 'SDFQD1_114'. (OPT-1055)
Information: Removing unused design 'SDFQD1_115'. (OPT-1055)
Information: Removing unused design 'SDFQD1_116'. (OPT-1055)
Information: Removing unused design 'SDFQD1_117'. (OPT-1055)
Information: Removing unused design 'SDFQD1_118'. (OPT-1055)
Information: Removing unused design 'SDFQD1_119'. (OPT-1055)
Information: Removing unused design 'SDFQD1_120'. (OPT-1055)
Information: Removing unused design 'SDFQD1_121'. (OPT-1055)
Information: Removing unused design 'SDFQD1_122'. (OPT-1055)
Information: Removing unused design 'SDFQD1_123'. (OPT-1055)
Information: Removing unused design 'SDFQD1_124'. (OPT-1055)
Information: Removing unused design 'SDFQD1_125'. (OPT-1055)
Information: Removing unused design 'SDFQD1_126'. (OPT-1055)
Information: Removing unused design 'SDFQD1_127'. (OPT-1055)
Information: Removing unused design 'SDFQD1_128'. (OPT-1055)
Information: Removing unused design 'SDFQD1_129'. (OPT-1055)
Information: Removing unused design 'SDFQD1_130'. (OPT-1055)
Information: Removing unused design 'SDFQD1_131'. (OPT-1055)
Information: Removing unused design 'SDFQD1_132'. (OPT-1055)
Information: Removing unused design 'SDFQD1_133'. (OPT-1055)
Information: Removing unused design 'SDFQD1_134'. (OPT-1055)
Information: Removing unused design 'SDFQD1_135'. (OPT-1055)
Information: Removing unused design 'SDFQD1_136'. (OPT-1055)
Information: Removing unused design 'SDFQD1_137'. (OPT-1055)
Information: Removing unused design 'SDFQD1_138'. (OPT-1055)
Information: Removing unused design 'SDFQD1_139'. (OPT-1055)
Information: Removing unused design 'SDFQD1_140'. (OPT-1055)
Information: Removing unused design 'SDFQD1_141'. (OPT-1055)
Information: Removing unused design 'SDFQD1_142'. (OPT-1055)
Information: Removing unused design 'SDFQD1_143'. (OPT-1055)
Information: Removing unused design 'SDFQD1_144'. (OPT-1055)
Information: Removing unused design 'SDFQD1_145'. (OPT-1055)
Information: Removing unused design 'SDFQD1_146'. (OPT-1055)
Information: Removing unused design 'SDFQD1_147'. (OPT-1055)
Information: Removing unused design 'SDFQD1_148'. (OPT-1055)
Information: Removing unused design 'SDFQD1_149'. (OPT-1055)
Information: Removing unused design 'SDFQD1_150'. (OPT-1055)
Information: Removing unused design 'SDFQD1_151'. (OPT-1055)
Information: Removing unused design 'SDFQD1_152'. (OPT-1055)
Information: Removing unused design 'SDFQD1_153'. (OPT-1055)
Information: Removing unused design 'SDFQD1_154'. (OPT-1055)
Information: Removing unused design 'SDFQD1_155'. (OPT-1055)
Information: Removing unused design 'SDFQD1_156'. (OPT-1055)
Information: Removing unused design 'SDFQD1_157'. (OPT-1055)
Information: Removing unused design 'SDFQD1_158'. (OPT-1055)
Information: Removing unused design 'SDFQD1_159'. (OPT-1055)
Information: Removing unused design 'SDFQD1_160'. (OPT-1055)
Information: Removing unused design 'SDFQD1_161'. (OPT-1055)
Information: Removing unused design 'SDFQD1_162'. (OPT-1055)
Information: Removing unused design 'SDFQD1_163'. (OPT-1055)
Information: Removing unused design 'SDFQD1_164'. (OPT-1055)
Information: Removing unused design 'SDFQD1_165'. (OPT-1055)
Information: Removing unused design 'SDFQD1_166'. (OPT-1055)
Information: Removing unused design 'SDFQD1_167'. (OPT-1055)
Information: Removing unused design 'SDFQD1_168'. (OPT-1055)
Information: Removing unused design 'SDFQD1_169'. (OPT-1055)
Information: Removing unused design 'SDFQD1_170'. (OPT-1055)
Information: Removing unused design 'SDFQD1_171'. (OPT-1055)
Information: Removing unused design 'SDFQD1_172'. (OPT-1055)
Information: Removing unused design 'SDFQD1_173'. (OPT-1055)
Information: Removing unused design 'SDFQD1_174'. (OPT-1055)
Information: Removing unused design 'SDFQD1_175'. (OPT-1055)
Information: Removing unused design 'SDFQD1_176'. (OPT-1055)
Information: Removing unused design 'SDFQD1_177'. (OPT-1055)
Information: Removing unused design 'SDFQD1_178'. (OPT-1055)
Information: Removing unused design 'SDFQD1_179'. (OPT-1055)
Information: Removing unused design 'SDFQD1_180'. (OPT-1055)
Information: Removing unused design 'SDFQD1_181'. (OPT-1055)
Information: Removing unused design 'SDFQD1_182'. (OPT-1055)
Information: Removing unused design 'SDFQD1_183'. (OPT-1055)
Information: Removing unused design 'SDFQD1_184'. (OPT-1055)
Information: Removing unused design 'SDFQD1_185'. (OPT-1055)
Information: Removing unused design 'SDFQD1_186'. (OPT-1055)
Information: Removing unused design 'SDFQD1_187'. (OPT-1055)
Information: Removing unused design 'SDFQD1_188'. (OPT-1055)
Information: Removing unused design 'SDFQD1_189'. (OPT-1055)
Information: Removing unused design 'SDFQD1_190'. (OPT-1055)
Information: Removing unused design 'SDFQD1_191'. (OPT-1055)
Information: Removing unused design 'SDFQD1_192'. (OPT-1055)
Information: Removing unused design 'SDFQD1_193'. (OPT-1055)
Information: Removing unused design 'SDFQD1_194'. (OPT-1055)
Information: Removing unused design 'SDFQD1_195'. (OPT-1055)
Information: Removing unused design 'SDFQD1_196'. (OPT-1055)
Information: Removing unused design 'SDFQD1_197'. (OPT-1055)
Information: Removing unused design 'SDFQD1_198'. (OPT-1055)
Information: Removing unused design 'SDFQD1_199'. (OPT-1055)
Information: Removing unused design 'SDFQD1_200'. (OPT-1055)
Information: Removing unused design 'SDFQD1_201'. (OPT-1055)
Information: Removing unused design 'SDFQD1_202'. (OPT-1055)
Information: Removing unused design 'SDFQD1_203'. (OPT-1055)
Information: Removing unused design 'SDFQD1_204'. (OPT-1055)
Information: Removing unused design 'SDFQD1_205'. (OPT-1055)
Information: Removing unused design 'SDFQD1_206'. (OPT-1055)
Information: Removing unused design 'SDFQD1_207'. (OPT-1055)
Information: Removing unused design 'SDFQD1_208'. (OPT-1055)
Information: Removing unused design 'SDFQD1_209'. (OPT-1055)
Information: Removing unused design 'SDFQD1_210'. (OPT-1055)
Information: Removing unused design 'SDFQD1_211'. (OPT-1055)
Information: Removing unused design 'SDFQD1_212'. (OPT-1055)
Information: Removing unused design 'SDFQD1_213'. (OPT-1055)
Information: Removing unused design 'SDFQD1_214'. (OPT-1055)
Information: Removing unused design 'SDFQD1_215'. (OPT-1055)
Information: Removing unused design 'SDFQD1_216'. (OPT-1055)
Information: Removing unused design 'SDFQD1_217'. (OPT-1055)
Information: Removing unused design 'SDFQD1_218'. (OPT-1055)
Information: Removing unused design 'SDFQD1_219'. (OPT-1055)
Information: Removing unused design 'SDFQD1_220'. (OPT-1055)
Information: Removing unused design 'SDFQD1_221'. (OPT-1055)
Information: Removing unused design 'SDFQD1_222'. (OPT-1055)
Information: Removing unused design 'SDFQD1_223'. (OPT-1055)
Information: Removing unused design 'SDFQD1_224'. (OPT-1055)
Information: Removing unused design 'SDFQD1_225'. (OPT-1055)
Information: Removing unused design 'SDFQD1_226'. (OPT-1055)
Information: Removing unused design 'SDFQD1_227'. (OPT-1055)
Information: Removing unused design 'SDFQD1_228'. (OPT-1055)
Information: Removing unused design 'SDFQD1_229'. (OPT-1055)
Information: Removing unused design 'SDFQD1_230'. (OPT-1055)
Information: Removing unused design 'SDFQD1_231'. (OPT-1055)
Information: Removing unused design 'SDFQD1_232'. (OPT-1055)
Information: Removing unused design 'SDFQD1_233'. (OPT-1055)
Information: Removing unused design 'SDFQD1_234'. (OPT-1055)
Information: Removing unused design 'SDFQD1_235'. (OPT-1055)
Information: Removing unused design 'SDFQD1_236'. (OPT-1055)
Information: Removing unused design 'SDFQD1_237'. (OPT-1055)
Information: Removing unused design 'SDFQD1_238'. (OPT-1055)
Information: Removing unused design 'SDFQD1_239'. (OPT-1055)
Information: Removing unused design 'SDFQD1_240'. (OPT-1055)
Information: Removing unused design 'SDFQD1_241'. (OPT-1055)
Information: Removing unused design 'SDFQD1_242'. (OPT-1055)
Information: Removing unused design 'SDFQD1_243'. (OPT-1055)
Information: Removing unused design 'SDFQD1_244'. (OPT-1055)
Information: Removing unused design 'SDFQD1_245'. (OPT-1055)
Information: Removing unused design 'SDFQD1_246'. (OPT-1055)
Information: Removing unused design 'SDFQD1_247'. (OPT-1055)
Information: Removing unused design 'SDFQD1_248'. (OPT-1055)
Information: Removing unused design 'SDFQD1_249'. (OPT-1055)
Information: Removing unused design 'SDFQD1_250'. (OPT-1055)
Information: Removing unused design 'SDFQD1_251'. (OPT-1055)
Information: Removing unused design 'SDFQD1_252'. (OPT-1055)
Information: Removing unused design 'SDFQD1_253'. (OPT-1055)
Information: Removing unused design 'SDFQD1_254'. (OPT-1055)
Information: Removing unused design 'SDFQD1_255'. (OPT-1055)
Information: Removing unused design 'SDFQD1_0'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_BUFFER_0'. (OPT-1055)
Information: Removing unused design 'SDFQD1_263'. (OPT-1055)
Information: Removing unused design 'SDFQD1_264'. (OPT-1055)
Information: Removing unused design 'SDFQD1_265'. (OPT-1055)
Information: Removing unused design 'SDFQD1_262'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_BUFFER_4'. (OPT-1055)
Information: Removing unused design 'ScanShareSel_JTAG_reg_ext_cg_4_0_0_1'. (OPT-1055)
Information: Removing unused design 'ScanShareSel_JTAG_reg_ext_cg_256_0_0_0'. (OPT-1055)
Information: Removing unused design 'sync2d_c_pp_0'. (OPT-1055)
Information: Removing unused design 'sync2d_c_pp_1'. (OPT-1055)
Information: Removing unused design 'p_SDFCNQD1PO4_0'. (OPT-1055)
Information: Removing unused design 'ScanShareSel_JTAG_reg_ext_cg_1_0_0_0'. (OPT-1055)
Information: Removing unused design 'ScanShareSel_JTAG_reg_ext_cg_1_0_0_1'. (OPT-1055)
Information: Removing unused design 'ScanShareSel_JTAG_reg_ext_cg_4_0_0_0'. (OPT-1055)
Information: Removing unused design 'LNQD1PO4_0'. (OPT-1055)
Information: Removing unused design 'CKLNQD12PO4_0'. (OPT-1055)
Information: Removing unused design 'CKLNQD12PO4_1'. (OPT-1055)
Information: Removing unused design 'CKLNQD12PO4_3'. (OPT-1055)
Information: Removing unused design 'CKLNQD12PO4_4'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_0'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_1'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_2'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_4'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_5'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_6'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_7'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_8'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_9'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_10'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_11'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_12'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_13'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_14'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_15'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_16'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_17'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_18'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_19'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_20'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_21'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_22'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_23'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_24'. (OPT-1055)
Information: Removing unused design 'SDFQD1_538'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_BUFFER_7'. (OPT-1055)
Information: Removing unused design 'p_SSYNC2DO_C_PP_2'. (OPT-1055)
Information: Removing unused design 'SDFQD1_267'. (OPT-1055)
Information: Removing unused design 'SDFQD1_268'. (OPT-1055)
Information: Removing unused design 'SDFQD1_269'. (OPT-1055)
Information: Removing unused design 'SDFQD1_270'. (OPT-1055)
Information: Removing unused design 'SDFQD1_271'. (OPT-1055)
Information: Removing unused design 'SDFQD1_272'. (OPT-1055)
Information: Removing unused design 'SDFQD1_273'. (OPT-1055)
Information: Removing unused design 'SDFQD1_274'. (OPT-1055)
Information: Removing unused design 'SDFQD1_275'. (OPT-1055)
Information: Removing unused design 'SDFQD1_276'. (OPT-1055)
Information: Removing unused design 'SDFQD1_277'. (OPT-1055)
Information: Removing unused design 'SDFQD1_278'. (OPT-1055)
Information: Removing unused design 'SDFQD1_279'. (OPT-1055)
Information: Removing unused design 'SDFQD1_280'. (OPT-1055)
Information: Removing unused design 'SDFQD1_281'. (OPT-1055)
Information: Removing unused design 'SDFQD1_266'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_BUFFER_5'. (OPT-1055)
Information: Removing unused design 'SDFQD1_283'. (OPT-1055)
Information: Removing unused design 'SDFQD1_284'. (OPT-1055)
Information: Removing unused design 'SDFQD1_285'. (OPT-1055)
Information: Removing unused design 'SDFQD1_286'. (OPT-1055)
Information: Removing unused design 'SDFQD1_287'. (OPT-1055)
Information: Removing unused design 'SDFQD1_288'. (OPT-1055)
Information: Removing unused design 'SDFQD1_289'. (OPT-1055)
Information: Removing unused design 'SDFQD1_290'. (OPT-1055)
Information: Removing unused design 'SDFQD1_291'. (OPT-1055)
Information: Removing unused design 'SDFQD1_292'. (OPT-1055)
Information: Removing unused design 'SDFQD1_293'. (OPT-1055)
Information: Removing unused design 'SDFQD1_294'. (OPT-1055)
Information: Removing unused design 'SDFQD1_295'. (OPT-1055)
Information: Removing unused design 'SDFQD1_296'. (OPT-1055)
Information: Removing unused design 'SDFQD1_297'. (OPT-1055)
Information: Removing unused design 'SDFQD1_298'. (OPT-1055)
Information: Removing unused design 'SDFQD1_299'. (OPT-1055)
Information: Removing unused design 'SDFQD1_300'. (OPT-1055)
Information: Removing unused design 'SDFQD1_301'. (OPT-1055)
Information: Removing unused design 'SDFQD1_302'. (OPT-1055)
Information: Removing unused design 'SDFQD1_303'. (OPT-1055)
Information: Removing unused design 'SDFQD1_304'. (OPT-1055)
Information: Removing unused design 'SDFQD1_305'. (OPT-1055)
Information: Removing unused design 'SDFQD1_306'. (OPT-1055)
Information: Removing unused design 'SDFQD1_307'. (OPT-1055)
Information: Removing unused design 'SDFQD1_308'. (OPT-1055)
Information: Removing unused design 'SDFQD1_309'. (OPT-1055)
Information: Removing unused design 'SDFQD1_310'. (OPT-1055)
Information: Removing unused design 'SDFQD1_311'. (OPT-1055)
Information: Removing unused design 'SDFQD1_312'. (OPT-1055)
Information: Removing unused design 'SDFQD1_313'. (OPT-1055)
Information: Removing unused design 'SDFQD1_314'. (OPT-1055)
Information: Removing unused design 'SDFQD1_315'. (OPT-1055)
Information: Removing unused design 'SDFQD1_316'. (OPT-1055)
Information: Removing unused design 'SDFQD1_317'. (OPT-1055)
Information: Removing unused design 'SDFQD1_318'. (OPT-1055)
Information: Removing unused design 'SDFQD1_319'. (OPT-1055)
Information: Removing unused design 'SDFQD1_320'. (OPT-1055)
Information: Removing unused design 'SDFQD1_321'. (OPT-1055)
Information: Removing unused design 'SDFQD1_322'. (OPT-1055)
Information: Removing unused design 'SDFQD1_323'. (OPT-1055)
Information: Removing unused design 'SDFQD1_324'. (OPT-1055)
Information: Removing unused design 'SDFQD1_325'. (OPT-1055)
Information: Removing unused design 'SDFQD1_326'. (OPT-1055)
Information: Removing unused design 'SDFQD1_327'. (OPT-1055)
Information: Removing unused design 'SDFQD1_328'. (OPT-1055)
Information: Removing unused design 'SDFQD1_329'. (OPT-1055)
Information: Removing unused design 'SDFQD1_330'. (OPT-1055)
Information: Removing unused design 'SDFQD1_331'. (OPT-1055)
Information: Removing unused design 'SDFQD1_332'. (OPT-1055)
Information: Removing unused design 'SDFQD1_333'. (OPT-1055)
Information: Removing unused design 'SDFQD1_334'. (OPT-1055)
Information: Removing unused design 'SDFQD1_335'. (OPT-1055)
Information: Removing unused design 'SDFQD1_336'. (OPT-1055)
Information: Removing unused design 'SDFQD1_337'. (OPT-1055)
Information: Removing unused design 'SDFQD1_338'. (OPT-1055)
Information: Removing unused design 'SDFQD1_339'. (OPT-1055)
Information: Removing unused design 'SDFQD1_340'. (OPT-1055)
Information: Removing unused design 'SDFQD1_341'. (OPT-1055)
Information: Removing unused design 'SDFQD1_342'. (OPT-1055)
Information: Removing unused design 'SDFQD1_343'. (OPT-1055)
Information: Removing unused design 'SDFQD1_344'. (OPT-1055)
Information: Removing unused design 'SDFQD1_345'. (OPT-1055)
Information: Removing unused design 'SDFQD1_346'. (OPT-1055)
Information: Removing unused design 'SDFQD1_347'. (OPT-1055)
Information: Removing unused design 'SDFQD1_348'. (OPT-1055)
Information: Removing unused design 'SDFQD1_349'. (OPT-1055)
Information: Removing unused design 'SDFQD1_350'. (OPT-1055)
Information: Removing unused design 'SDFQD1_351'. (OPT-1055)
Information: Removing unused design 'SDFQD1_352'. (OPT-1055)
Information: Removing unused design 'SDFQD1_353'. (OPT-1055)
Information: Removing unused design 'SDFQD1_354'. (OPT-1055)
Information: Removing unused design 'SDFQD1_355'. (OPT-1055)
Information: Removing unused design 'SDFQD1_356'. (OPT-1055)
Information: Removing unused design 'SDFQD1_357'. (OPT-1055)
Information: Removing unused design 'SDFQD1_358'. (OPT-1055)
Information: Removing unused design 'SDFQD1_359'. (OPT-1055)
Information: Removing unused design 'SDFQD1_360'. (OPT-1055)
Information: Removing unused design 'SDFQD1_361'. (OPT-1055)
Information: Removing unused design 'SDFQD1_362'. (OPT-1055)
Information: Removing unused design 'SDFQD1_363'. (OPT-1055)
Information: Removing unused design 'SDFQD1_364'. (OPT-1055)
Information: Removing unused design 'SDFQD1_365'. (OPT-1055)
Information: Removing unused design 'SDFQD1_366'. (OPT-1055)
Information: Removing unused design 'SDFQD1_367'. (OPT-1055)
Information: Removing unused design 'SDFQD1_368'. (OPT-1055)
Information: Removing unused design 'SDFQD1_369'. (OPT-1055)
Information: Removing unused design 'SDFQD1_370'. (OPT-1055)
Information: Removing unused design 'SDFQD1_371'. (OPT-1055)
Information: Removing unused design 'SDFQD1_372'. (OPT-1055)
Information: Removing unused design 'SDFQD1_373'. (OPT-1055)
Information: Removing unused design 'SDFQD1_374'. (OPT-1055)
Information: Removing unused design 'SDFQD1_375'. (OPT-1055)
Information: Removing unused design 'SDFQD1_376'. (OPT-1055)
Information: Removing unused design 'SDFQD1_377'. (OPT-1055)
Information: Removing unused design 'SDFQD1_378'. (OPT-1055)
Information: Removing unused design 'SDFQD1_379'. (OPT-1055)
Information: Removing unused design 'SDFQD1_380'. (OPT-1055)
Information: Removing unused design 'SDFQD1_381'. (OPT-1055)
Information: Removing unused design 'SDFQD1_382'. (OPT-1055)
Information: Removing unused design 'SDFQD1_383'. (OPT-1055)
Information: Removing unused design 'SDFQD1_384'. (OPT-1055)
Information: Removing unused design 'SDFQD1_385'. (OPT-1055)
Information: Removing unused design 'SDFQD1_386'. (OPT-1055)
Information: Removing unused design 'SDFQD1_387'. (OPT-1055)
Information: Removing unused design 'SDFQD1_388'. (OPT-1055)
Information: Removing unused design 'SDFQD1_389'. (OPT-1055)
Information: Removing unused design 'SDFQD1_390'. (OPT-1055)
Information: Removing unused design 'SDFQD1_391'. (OPT-1055)
Information: Removing unused design 'SDFQD1_392'. (OPT-1055)
Information: Removing unused design 'SDFQD1_393'. (OPT-1055)
Information: Removing unused design 'SDFQD1_394'. (OPT-1055)
Information: Removing unused design 'SDFQD1_395'. (OPT-1055)
Information: Removing unused design 'SDFQD1_396'. (OPT-1055)
Information: Removing unused design 'SDFQD1_397'. (OPT-1055)
Information: Removing unused design 'SDFQD1_398'. (OPT-1055)
Information: Removing unused design 'SDFQD1_399'. (OPT-1055)
Information: Removing unused design 'SDFQD1_400'. (OPT-1055)
Information: Removing unused design 'SDFQD1_401'. (OPT-1055)
Information: Removing unused design 'SDFQD1_402'. (OPT-1055)
Information: Removing unused design 'SDFQD1_403'. (OPT-1055)
Information: Removing unused design 'SDFQD1_404'. (OPT-1055)
Information: Removing unused design 'SDFQD1_405'. (OPT-1055)
Information: Removing unused design 'SDFQD1_406'. (OPT-1055)
Information: Removing unused design 'SDFQD1_407'. (OPT-1055)
Information: Removing unused design 'SDFQD1_408'. (OPT-1055)
Information: Removing unused design 'SDFQD1_409'. (OPT-1055)
Information: Removing unused design 'SDFQD1_410'. (OPT-1055)
Information: Removing unused design 'SDFQD1_411'. (OPT-1055)
Information: Removing unused design 'SDFQD1_412'. (OPT-1055)
Information: Removing unused design 'SDFQD1_413'. (OPT-1055)
Information: Removing unused design 'SDFQD1_414'. (OPT-1055)
Information: Removing unused design 'SDFQD1_415'. (OPT-1055)
Information: Removing unused design 'SDFQD1_416'. (OPT-1055)
Information: Removing unused design 'SDFQD1_417'. (OPT-1055)
Information: Removing unused design 'SDFQD1_418'. (OPT-1055)
Information: Removing unused design 'SDFQD1_419'. (OPT-1055)
Information: Removing unused design 'SDFQD1_420'. (OPT-1055)
Information: Removing unused design 'SDFQD1_421'. (OPT-1055)
Information: Removing unused design 'SDFQD1_422'. (OPT-1055)
Information: Removing unused design 'SDFQD1_423'. (OPT-1055)
Information: Removing unused design 'SDFQD1_424'. (OPT-1055)
Information: Removing unused design 'SDFQD1_425'. (OPT-1055)
Information: Removing unused design 'SDFQD1_426'. (OPT-1055)
Information: Removing unused design 'SDFQD1_427'. (OPT-1055)
Information: Removing unused design 'SDFQD1_428'. (OPT-1055)
Information: Removing unused design 'SDFQD1_429'. (OPT-1055)
Information: Removing unused design 'SDFQD1_430'. (OPT-1055)
Information: Removing unused design 'SDFQD1_431'. (OPT-1055)
Information: Removing unused design 'SDFQD1_432'. (OPT-1055)
Information: Removing unused design 'SDFQD1_433'. (OPT-1055)
Information: Removing unused design 'SDFQD1_434'. (OPT-1055)
Information: Removing unused design 'SDFQD1_435'. (OPT-1055)
Information: Removing unused design 'SDFQD1_436'. (OPT-1055)
Information: Removing unused design 'SDFQD1_437'. (OPT-1055)
Information: Removing unused design 'SDFQD1_438'. (OPT-1055)
Information: Removing unused design 'SDFQD1_439'. (OPT-1055)
Information: Removing unused design 'SDFQD1_440'. (OPT-1055)
Information: Removing unused design 'SDFQD1_441'. (OPT-1055)
Information: Removing unused design 'SDFQD1_442'. (OPT-1055)
Information: Removing unused design 'SDFQD1_443'. (OPT-1055)
Information: Removing unused design 'SDFQD1_444'. (OPT-1055)
Information: Removing unused design 'SDFQD1_445'. (OPT-1055)
Information: Removing unused design 'SDFQD1_446'. (OPT-1055)
Information: Removing unused design 'SDFQD1_447'. (OPT-1055)
Information: Removing unused design 'SDFQD1_448'. (OPT-1055)
Information: Removing unused design 'SDFQD1_449'. (OPT-1055)
Information: Removing unused design 'SDFQD1_450'. (OPT-1055)
Information: Removing unused design 'SDFQD1_451'. (OPT-1055)
Information: Removing unused design 'SDFQD1_452'. (OPT-1055)
Information: Removing unused design 'SDFQD1_453'. (OPT-1055)
Information: Removing unused design 'SDFQD1_454'. (OPT-1055)
Information: Removing unused design 'SDFQD1_455'. (OPT-1055)
Information: Removing unused design 'SDFQD1_456'. (OPT-1055)
Information: Removing unused design 'SDFQD1_457'. (OPT-1055)
Information: Removing unused design 'SDFQD1_458'. (OPT-1055)
Information: Removing unused design 'SDFQD1_459'. (OPT-1055)
Information: Removing unused design 'SDFQD1_460'. (OPT-1055)
Information: Removing unused design 'SDFQD1_461'. (OPT-1055)
Information: Removing unused design 'SDFQD1_462'. (OPT-1055)
Information: Removing unused design 'SDFQD1_463'. (OPT-1055)
Information: Removing unused design 'SDFQD1_464'. (OPT-1055)
Information: Removing unused design 'SDFQD1_465'. (OPT-1055)
Information: Removing unused design 'SDFQD1_466'. (OPT-1055)
Information: Removing unused design 'SDFQD1_467'. (OPT-1055)
Information: Removing unused design 'SDFQD1_468'. (OPT-1055)
Information: Removing unused design 'SDFQD1_469'. (OPT-1055)
Information: Removing unused design 'SDFQD1_470'. (OPT-1055)
Information: Removing unused design 'SDFQD1_471'. (OPT-1055)
Information: Removing unused design 'SDFQD1_472'. (OPT-1055)
Information: Removing unused design 'SDFQD1_473'. (OPT-1055)
Information: Removing unused design 'SDFQD1_474'. (OPT-1055)
Information: Removing unused design 'SDFQD1_475'. (OPT-1055)
Information: Removing unused design 'SDFQD1_476'. (OPT-1055)
Information: Removing unused design 'SDFQD1_477'. (OPT-1055)
Information: Removing unused design 'SDFQD1_478'. (OPT-1055)
Information: Removing unused design 'SDFQD1_479'. (OPT-1055)
Information: Removing unused design 'SDFQD1_480'. (OPT-1055)
Information: Removing unused design 'SDFQD1_481'. (OPT-1055)
Information: Removing unused design 'SDFQD1_482'. (OPT-1055)
Information: Removing unused design 'SDFQD1_483'. (OPT-1055)
Information: Removing unused design 'SDFQD1_484'. (OPT-1055)
Information: Removing unused design 'SDFQD1_485'. (OPT-1055)
Information: Removing unused design 'SDFQD1_486'. (OPT-1055)
Information: Removing unused design 'SDFQD1_487'. (OPT-1055)
Information: Removing unused design 'SDFQD1_488'. (OPT-1055)
Information: Removing unused design 'SDFQD1_489'. (OPT-1055)
Information: Removing unused design 'SDFQD1_490'. (OPT-1055)
Information: Removing unused design 'SDFQD1_491'. (OPT-1055)
Information: Removing unused design 'SDFQD1_492'. (OPT-1055)
Information: Removing unused design 'SDFQD1_493'. (OPT-1055)
Information: Removing unused design 'SDFQD1_494'. (OPT-1055)
Information: Removing unused design 'SDFQD1_495'. (OPT-1055)
Information: Removing unused design 'SDFQD1_496'. (OPT-1055)
Information: Removing unused design 'SDFQD1_497'. (OPT-1055)
Information: Removing unused design 'SDFQD1_498'. (OPT-1055)
Information: Removing unused design 'SDFQD1_499'. (OPT-1055)
Information: Removing unused design 'SDFQD1_500'. (OPT-1055)
Information: Removing unused design 'SDFQD1_501'. (OPT-1055)
Information: Removing unused design 'SDFQD1_502'. (OPT-1055)
Information: Removing unused design 'SDFQD1_503'. (OPT-1055)
Information: Removing unused design 'SDFQD1_504'. (OPT-1055)
Information: Removing unused design 'SDFQD1_505'. (OPT-1055)
Information: Removing unused design 'SDFQD1_506'. (OPT-1055)
Information: Removing unused design 'SDFQD1_507'. (OPT-1055)
Information: Removing unused design 'SDFQD1_508'. (OPT-1055)
Information: Removing unused design 'SDFQD1_509'. (OPT-1055)
Information: Removing unused design 'SDFQD1_510'. (OPT-1055)
Information: Removing unused design 'SDFQD1_511'. (OPT-1055)
Information: Removing unused design 'SDFQD1_512'. (OPT-1055)
Information: Removing unused design 'SDFQD1_513'. (OPT-1055)
Information: Removing unused design 'SDFQD1_514'. (OPT-1055)
Information: Removing unused design 'SDFQD1_515'. (OPT-1055)
Information: Removing unused design 'SDFQD1_516'. (OPT-1055)
Information: Removing unused design 'SDFQD1_517'. (OPT-1055)
Information: Removing unused design 'SDFQD1_518'. (OPT-1055)
Information: Removing unused design 'SDFQD1_519'. (OPT-1055)
Information: Removing unused design 'SDFQD1_520'. (OPT-1055)
Information: Removing unused design 'SDFQD1_521'. (OPT-1055)
Information: Removing unused design 'SDFQD1_522'. (OPT-1055)
Information: Removing unused design 'SDFQD1_523'. (OPT-1055)
Information: Removing unused design 'SDFQD1_524'. (OPT-1055)
Information: Removing unused design 'SDFQD1_525'. (OPT-1055)
Information: Removing unused design 'SDFQD1_526'. (OPT-1055)
Information: Removing unused design 'SDFQD1_527'. (OPT-1055)
Information: Removing unused design 'SDFQD1_528'. (OPT-1055)
Information: Removing unused design 'SDFQD1_529'. (OPT-1055)
Information: Removing unused design 'SDFQD1_530'. (OPT-1055)
Information: Removing unused design 'SDFQD1_531'. (OPT-1055)
Information: Removing unused design 'SDFQD1_532'. (OPT-1055)
Information: Removing unused design 'SDFQD1_533'. (OPT-1055)
Information: Removing unused design 'SDFQD1_534'. (OPT-1055)
Information: Removing unused design 'SDFQD1_535'. (OPT-1055)
Information: Removing unused design 'SDFQD1_536'. (OPT-1055)
Information: Removing unused design 'SDFQD1_537'. (OPT-1055)
Information: Removing unused design 'SDFQD1_282'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_BUFFER_6'. (OPT-1055)
Information: Removing unused design 'SDFQD1_540'. (OPT-1055)
Information: Removing unused design 'SDFQD1_541'. (OPT-1055)
Information: Removing unused design 'SDFQD1_542'. (OPT-1055)
Information: Removing unused design 'SDFQD1_539'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_BUFFER_8'. (OPT-1055)
Information: Removing unused design 'SDFQD1_543'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_BUFFER_9'. (OPT-1055)
Information: Removing unused design 'NV_BLKBOX_BUFFER_10'. (OPT-1055)
Information: Removing unused design 'SDFQD1_547'. (OPT-1055)
Information: Removing unused design 'SDFQD1_544'. (OPT-1055)
Information: Removing unused design 'SDFQD1_545'. (OPT-1055)
Information: Removing unused design 'SDFQD1_546'. (OPT-1055)
Information: Removing unused design 'p_SSYNC2DO_C_PP_3'. (OPT-1055)
Information: Removing unused design 'sync2d_c_pp_3'. (OPT-1055)
Information: Removing unused design 'CKLNQD12PO4_9'. (OPT-1055)
Information: Removing unused design 'p_SDFCNQD1PO4_1'. (OPT-1055)
Information: Removing unused design 'CKLNQD12PO4_8'. (OPT-1055)
Information: Removing unused design 'LNQD1PO4_1'. (OPT-1055)
Information: Removing unused design 'ScanShareSel_JTAG_reg_ext_cg_4_0_0_3'. (OPT-1055)
Information: Removing unused design 'ScanShareSel_JTAG_reg_ext_cg_1_0_0_3'. (OPT-1055)
Information: Removing unused design 'ScanShareSel_JTAG_reg_ext_cg_4_0_0_2'. (OPT-1055)
Information: Removing unused design 'ScanShareSel_JTAG_reg_ext_cg_256_0_0_1'. (OPT-1055)
Information: Removing unused design 'ScanShareSel_JTAG_reg_ext_cg_16_0_0'. (OPT-1055)
Information: Removing unused design 'sync2d_c_pp_2'. (OPT-1055)
Information: Removing unused design 'ScanShareSel_JTAG_reg_ext_cg_1_0_0_2'. (OPT-1055)
Information: Removing unused design 'CKLNQD12PO4_5'. (OPT-1055)
Information: Removing unused design 'CKLNQD12PO4_6'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_49'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_25'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_26'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_27'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_29'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_30'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_31'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_32'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_33'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_34'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_35'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_36'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_37'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_38'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_39'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_40'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_41'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_42'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_43'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_44'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_45'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_46'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_47'. (OPT-1055)
Information: Removing unused design 'AN2D4PO4_48'. (OPT-1055)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)

                                TOTAL                                                
 ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
  TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
--------- --------- --------- --------- --------- ------------------------- ---------
  0:02:54  217337.6    2.2565 10152.8857    4056.9                           6801051648.0000
  0:02:56  217101.0    2.4033 10141.0068    4184.5                           6795578880.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
  0:03:22  185456.2    2.5065 7482.4624     336.0                           3986448384.0000
  0:03:38  185316.0    2.1123 7390.4019     377.4                           3973058048.0000
  0:03:38  185316.0    2.1123 7390.4019     377.4                           3973058048.0000
  0:03:42  185305.3    2.1123 7404.1143     612.6                           3972940544.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
  0:03:48  185129.2    2.1123 7403.2603     612.6                           3968974336.0000
  0:03:52  185119.8    2.1913 7405.4438     612.6                           3968759296.0000

  Beginning WLM Backend Optimization
  --------------------------------------
  0:04:02  184591.4    2.1913 7401.4810     606.4                           3944067072.0000
  0:04:08  183477.7    2.1913 7368.4746     556.4                           3901234944.0000
  0:04:11  183362.1    2.1836 7364.2988     552.1                           3890555392.0000
  0:04:12  183332.6    2.1836 7361.7070     552.1                           3887848704.0000
  0:04:12  183332.6    2.1836 7361.7070     552.1                           3887848704.0000
  0:04:15  183180.1    2.1836 7348.4961     530.2                           3869781760.0000
  0:04:15  183180.1    2.1836 7348.4961     530.2                           3869781760.0000
  0:06:00  184387.6    2.0802 7337.1001     705.8                           3891647744.0000
  0:06:00  184387.6    2.0802 7337.1001     705.8                           3891647744.0000
  0:06:00  184386.0    2.0781 7336.9053     706.3                           3891519744.0000
  0:06:00  184386.0    2.0781 7336.9053     706.3                           3891519744.0000
  0:08:06  184570.8    2.0684 7333.9717     740.0                           3895526912.0000
  0:08:06  184570.8    2.0684 7333.9717     740.0                           3895526912.0000
  0:08:21  184551.5    2.0077 7316.6543     724.3                           3893270784.0000
  0:08:21  184551.5    2.0077 7316.6543     724.3                           3893270784.0000
  0:10:06  184613.5    2.0073 7316.0156     724.0                           3894448896.0000
  0:10:06  184613.5    2.0073 7316.0156     724.0                           3894448896.0000
  0:10:16  184612.0    2.0077 7315.0742     724.0                           3894659584.0000
  0:10:16  184612.0    2.0077 7315.0742     724.0                           3894659584.0000
  0:10:54  184719.0    2.0039 7314.5205     723.8                           3896686080.0000
  0:10:54  184719.0    2.0039 7314.5205     723.8                           3896686080.0000
  0:11:17  184734.2    2.0008 7313.3960     689.6                           3897180416.0000
  0:11:17  184734.2    2.0008 7313.3960     689.6                           3897180416.0000
  0:12:07  184747.2    2.0008 7313.4331     689.6                           3897284352.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                TOTAL                                                
 ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
  TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
--------- --------- --------- --------- --------- ------------------------- ---------
  0:12:07  184747.2    2.0008 7313.4331     689.6                           3897284352.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  0:12:16  185328.7    1.9789 7282.0991      47.3 u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/r_nv_ram_rws_16x272/ram_Inst_16X272/WD_81 3903793152.0000
  0:12:21  185375.2    1.9271 7270.8374      44.5 u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/out_final_data_reg[25]/D 3904340992.0000
  0:12:25  185393.2    1.9111 7266.7310      44.5 u_NV_NVDLA_cacc/u_calculator/u_cell_int8_4/out_final_data_reg[28]/D 3903886336.0000
  0:12:29  185394.2    1.9010 7264.1196      44.5 u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/out_final_data_reg[28]/D 3903257344.0000
  0:12:33  185651.2    1.8947 7259.6675      25.1 u_NV_NVDLA_cacc/u_calculator/u_cell_int8_1/out_final_data_reg[27]/D 3905290752.0000
  0:12:33  185651.2    1.8947 7259.6675      25.1                           3905290752.0000
  0:13:03  185784.3    1.8946 7256.8135     120.4                           3910389248.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                TOTAL                                                
 ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
  TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
--------- --------- --------- --------- --------- ------------------------- ---------
  0:13:03  185784.3    1.8946 7256.8135     120.4                           3910389248.0000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  0:13:27  181301.2    1.8917 8014.5659      70.1 u_NV_NVDLA_cacc/u_calculator/u_cell_int8_6/out_final_data_reg[17]/D 3662514688.0000
  0:13:28  181310.7    1.8860 8013.2129      70.1                           3662914048.0000
  0:14:29  181693.6    1.8638 7995.6416      78.4                           3672933376.0000
  0:14:29  181693.6    1.8638 7995.6416      78.4                           3672933376.0000
  0:14:32  181760.2    1.8638 7646.3374      78.2                           3679964416.0000
  0:14:32  181760.2    1.8638 7646.3374      78.2                           3679964416.0000
  0:16:14  181883.0    1.8577 7645.4092     153.3                           3684375808.0000
  0:16:14  181883.0    1.8577 7645.4092     153.3                           3684375808.0000
  0:16:14  181882.0    1.8574 7645.4019     153.3                           3684275712.0000
  0:16:14  181882.0    1.8574 7645.4019     153.3                           3684275712.0000
  0:16:39  181938.1    1.8560 7644.6035     154.9                           3685433088.0000
  0:16:39  181938.1    1.8560 7644.6035     154.9                           3685433088.0000
  0:16:47  181976.3    1.8299 7632.7783     153.4                           3686841856.0000
  0:16:47  181976.3    1.8299 7632.7783     153.4                           3686841856.0000
  0:17:30  182080.5    1.8239 7629.3398     196.5                           3690166016.0000
  0:17:30  182080.5    1.8239 7629.3398     196.5                           3690166016.0000
  0:17:47  182195.1    1.8131 7624.2603     196.5                           3694390784.0000
  0:17:47  182195.1    1.8131 7624.2603     196.5                           3694390784.0000
  0:18:16  182243.6    1.8119 7623.9775     240.3                           3696075008.0000
  0:18:16  182243.6    1.8119 7623.9775     240.3                           3696075008.0000
  0:18:26  182262.2    1.8099 7623.3076     240.3                           3696641536.0000
  0:18:26  182262.2    1.8099 7623.3076     240.3                           3696641536.0000
  0:18:50  182265.2    1.8081 7623.2725     243.5                           3696785408.0000

                                TOTAL                                                
 ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
  TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
--------- --------- --------- --------- --------- ------------------------- ---------
  0:18:53  182272.8    1.8081 7623.2725     243.5                           3696843520.0000
  0:18:58  180961.2    1.8270 7666.0850     181.4                           3552626432.0000
  0:18:59  180963.5    1.8128 7667.3286     233.9                           3553093376.0000
  0:18:59  180963.5    1.8128 7667.3286     233.9                           3553093376.0000
  0:19:02  181167.6    1.8129 7464.1992      93.9                           3574585088.0000
  0:19:06  180708.3    1.8129 7465.9829      61.9                           3563000320.0000
  0:19:09  180758.9    1.8090 7448.3423     101.3 u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/out_final_data_reg[24]/D 3563768064.0000
  0:19:11  180765.3    1.8055 7447.1377      60.1 u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/out_final_data_reg[16]/D 3563715072.0000
  0:19:13  180859.0    1.8037 7445.2485      57.0 u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/r_nv_ram_rws_16x272/ram_Inst_16X272/WD_260 3565861120.0000
  0:19:15  181031.9    1.8037 7445.0190      49.6 u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/r_nv_ram_rws_16x272/ram_Inst_16X272/WD_210 3567180288.0000
  0:19:15  181042.0    1.8037 7445.0059      49.1                           3567258112.0000
  0:19:31  181066.9    1.7989 7443.2686      49.1                           3568884992.0000
  0:19:31  181066.9    1.7989 7443.2686      49.1                           3568884992.0000
  0:19:33  181069.0    1.7989 7440.7510      49.1                           3569137152.0000
  0:19:34  181077.6    1.7989 7437.8677      49.1                           3570283520.0000
  0:19:34  181077.6    1.7989 7437.8677      49.1                           3570283520.0000
  0:19:34  181077.9    1.7989 7437.8682      49.1                           3570303744.0000
  0:19:41  180991.2    1.7985 7427.2578      53.6                           3562534912.0000
Loading db file '/usr/local/synopsys/pdk/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Unable to resolve reference 'INVX0_RVT' in 'NV_NVDLA_partition_a'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX2_RVT' in 'MUX2HDD2_1'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX2_RVT' in 'MUX2HDD2_0'. (LINK-5)
Warning: Unable to resolve reference 'SDFFARX1_RVT' in 'NV_NVDLA_CACC_regfile'. (LINK-5)
Warning: Unable to resolve reference 'DFFARX1_RVT' in 'NV_NVDLA_CACC_regfile'. (LINK-5)
Warning: Unable to resolve reference 'SDFFARX2_RVT' in 'NV_NVDLA_CACC_regfile'. (LINK-5)
Warning: Unable to resolve reference 'INVX2_RVT' in 'NV_NVDLA_CACC_regfile'. (LINK-5)
Warning: Unable to resolve reference 'INVX1_RVT' in 'NV_NVDLA_CACC_regfile'. (LINK-5)
Warning: Unable to resolve reference 'OAI222X1_RVT' in 'NV_NVDLA_CACC_regfile'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X0_RVT' in 'NV_NVDLA_CACC_regfile'. (LINK-5)
Warning: Unable to resolve reference 'INVX0_RVT' in 'NV_NVDLA_CACC_regfile'. (LINK-5)
Warning: Unable to resolve reference 'MUX21X1_RVT' in 'NV_NVDLA_CACC_regfile'. (LINK-5)
Warning: Unable to resolve reference 'OAI21X1_RVT' in 'NV_NVDLA_CACC_regfile'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX4_RVT' in 'NV_NVDLA_CACC_regfile'. (LINK-5)
Warning: Unable to resolve reference 'NAND3X0_RVT' in 'NV_NVDLA_CACC_regfile'. (LINK-5)
Warning: Unable to resolve reference 'OR2X1_RVT' in 'NV_NVDLA_CACC_regfile'. (LINK-5)
Warning: Unable to resolve reference 'AO22X1_RVT' in 'NV_NVDLA_CACC_regfile'. (LINK-5)
Warning: Unable to resolve reference 'XNOR2X1_RVT' in 'NV_NVDLA_CACC_regfile'. (LINK-5)
Warning: Unable to resolve reference 'AND2X1_RVT' in 'NV_NVDLA_CACC_regfile'. (LINK-5)
Warning: Unable to resolve reference 'OR2X2_RVT' in 'NV_NVDLA_CACC_regfile'. (LINK-5)
Warning: Unable to resolve reference 'OR3X1_RVT' in 'NV_NVDLA_CACC_regfile'. (LINK-5)
Warning: Unable to resolve reference 'NOR3X2_RVT' in 'NV_NVDLA_CACC_regfile'. (LINK-5)
Warning: Unable to resolve reference 'OR3X2_RVT' in 'NV_NVDLA_CACC_regfile'. (LINK-5)
Warning: Unable to resolve reference 'NAND2X0_RVT' in 'NV_NVDLA_CACC_regfile'. (LINK-5)
Warning: Unable to resolve reference 'AO21X1_RVT' in 'NV_NVDLA_CACC_regfile'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X2_RVT' in 'NV_NVDLA_CACC_regfile'. (LINK-5)
Warning: Unable to resolve reference 'INVX4_RVT' in 'NV_NVDLA_CACC_regfile'. (LINK-5)
Warning: Unable to resolve reference 'OAI22X1_RVT' in 'NV_NVDLA_CACC_regfile'. (LINK-5)
Warning: Unable to resolve reference 'OA22X1_RVT' in 'NV_NVDLA_CACC_regfile'. (LINK-5)
Warning: Unable to resolve reference 'SDFFARX1_RVT' in 'NV_NVDLA_CACC_assembly_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'SDFFASX1_RVT' in 'NV_NVDLA_CACC_assembly_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'DFFARX1_RVT' in 'NV_NVDLA_CACC_assembly_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'SDFFARX2_RVT' in 'NV_NVDLA_CACC_assembly_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'INVX0_RVT' in 'NV_NVDLA_CACC_assembly_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'MUX21X1_RVT' in 'NV_NVDLA_CACC_assembly_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'INVX8_RVT' in 'NV_NVDLA_CACC_assembly_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'AND2X1_RVT' in 'NV_NVDLA_CACC_assembly_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X4_RVT' in 'NV_NVDLA_CACC_assembly_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'INVX4_RVT' in 'NV_NVDLA_CACC_assembly_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'OR2X1_RVT' in 'NV_NVDLA_CACC_assembly_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X0_RVT' in 'NV_NVDLA_CACC_assembly_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'NAND3X0_RVT' in 'NV_NVDLA_CACC_assembly_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'NAND2X0_RVT' in 'NV_NVDLA_CACC_assembly_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'OAI21X1_RVT' in 'NV_NVDLA_CACC_assembly_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX2_RVT' in 'NV_NVDLA_CACC_assembly_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'AOI21X1_RVT' in 'NV_NVDLA_CACC_assembly_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'NOR3X0_RVT' in 'NV_NVDLA_CACC_assembly_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'XNOR2X1_RVT' in 'NV_NVDLA_CACC_assembly_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'AO22X1_RVT' in 'NV_NVDLA_CACC_assembly_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'SDFFARX1_RVT' in 'NV_NVDLA_CACC_assembly_buffer'. (LINK-5)
Warning: Unable to resolve reference 'SDFFX1_RVT' in 'NV_NVDLA_CACC_assembly_buffer'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX16_RVT' in 'NV_NVDLA_CACC_assembly_buffer'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX2_RVT' in 'NV_NVDLA_CACC_assembly_buffer'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX8_RVT' in 'NV_NVDLA_CACC_assembly_buffer'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX4_RVT' in 'NV_NVDLA_CACC_assembly_buffer'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X0_RVT' in 'NV_NVDLA_CACC_assembly_buffer'. (LINK-5)
Warning: Unable to resolve reference 'AO21X1_RVT' in 'NV_NVDLA_CACC_assembly_buffer'. (LINK-5)
Warning: Unable to resolve reference 'SDFFARX1_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'SDFFX1_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'DFFARX1_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'DFFX1_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'SDFFASX1_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'INVX8_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX8_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'INVX1_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'XNOR2X1_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'INVX2_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'AND3X4_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'OR2X2_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X2_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'AOI21X2_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX2_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'INVX0_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'OR2X1_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'OR3X1_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'AOI21X1_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'OAI22X1_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'INVX4_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'NAND3X0_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X0_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'OAI21X2_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'MUX21X1_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX4_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'AND2X1_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'XNOR2X2_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'AND2X2_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'OR2X4_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'OA21X1_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'AND2X4_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'INVX16_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'XOR2X1_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'NAND2X0_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'NOR3X0_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'AO21X1_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'AO22X1_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'XOR3X2_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'XOR2X2_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'OAI21X1_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'AOI22X1_RVT' in 'NV_NVDLA_CACC_calculator'. (LINK-5)
Warning: Unable to resolve reference 'SDFFARX1_RVT' in 'NV_NVDLA_CACC_delivery_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'XNOR2X1_RVT' in 'NV_NVDLA_CACC_delivery_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'NAND2X2_RVT' in 'NV_NVDLA_CACC_delivery_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'AOI21X1_RVT' in 'NV_NVDLA_CACC_delivery_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'XOR2X1_RVT' in 'NV_NVDLA_CACC_delivery_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'INVX1_RVT' in 'NV_NVDLA_CACC_delivery_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'MUX21X1_RVT' in 'NV_NVDLA_CACC_delivery_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'OAI21X1_RVT' in 'NV_NVDLA_CACC_delivery_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X0_RVT' in 'NV_NVDLA_CACC_delivery_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'OR2X1_RVT' in 'NV_NVDLA_CACC_delivery_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'INVX4_RVT' in 'NV_NVDLA_CACC_delivery_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'NOR3X0_RVT' in 'NV_NVDLA_CACC_delivery_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'INVX0_RVT' in 'NV_NVDLA_CACC_delivery_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX8_RVT' in 'NV_NVDLA_CACC_delivery_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX16_RVT' in 'NV_NVDLA_CACC_delivery_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'NOR4X0_RVT' in 'NV_NVDLA_CACC_delivery_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'NAND4X0_RVT' in 'NV_NVDLA_CACC_delivery_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'NAND2X0_RVT' in 'NV_NVDLA_CACC_delivery_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'NAND3X0_RVT' in 'NV_NVDLA_CACC_delivery_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'AND3X1_RVT' in 'NV_NVDLA_CACC_delivery_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'AND2X1_RVT' in 'NV_NVDLA_CACC_delivery_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'OA21X1_RVT' in 'NV_NVDLA_CACC_delivery_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'OAI21X2_RVT' in 'NV_NVDLA_CACC_delivery_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'XOR2X2_RVT' in 'NV_NVDLA_CACC_delivery_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'AO222X1_RVT' in 'NV_NVDLA_CACC_delivery_ctrl'. (LINK-5)
Warning: Unable to resolve reference 'SDFFARX1_RVT' in 'NV_NVDLA_CACC_delivery_buffer'. (LINK-5)
Warning: Unable to resolve reference 'SDFFARX2_RVT' in 'NV_NVDLA_CACC_delivery_buffer'. (LINK-5)
Warning: Unable to resolve reference 'SDFFASX1_RVT' in 'NV_NVDLA_CACC_delivery_buffer'. (LINK-5)
Warning: Unable to resolve reference 'OAI21X1_RVT' in 'NV_NVDLA_CACC_delivery_buffer'. (LINK-5)
Warning: Unable to resolve reference 'INVX0_RVT' in 'NV_NVDLA_CACC_delivery_buffer'. (LINK-5)
Warning: Unable to resolve reference 'OR2X1_RVT' in 'NV_NVDLA_CACC_delivery_buffer'. (LINK-5)
Warning: Unable to resolve reference 'OR3X1_RVT' in 'NV_NVDLA_CACC_delivery_buffer'. (LINK-5)
Warning: Unable to resolve reference 'INVX2_RVT' in 'NV_NVDLA_CACC_delivery_buffer'. (LINK-5)
Warning: Unable to resolve reference 'MUX21X1_RVT' in 'NV_NVDLA_CACC_delivery_buffer'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X4_RVT' in 'NV_NVDLA_CACC_delivery_buffer'. (LINK-5)
Warning: Unable to resolve reference 'OR2X2_RVT' in 'NV_NVDLA_CACC_delivery_buffer'. (LINK-5)
Warning: Unable to resolve reference 'NOR3X0_RVT' in 'NV_NVDLA_CACC_delivery_buffer'. (LINK-5)
Warning: Unable to resolve reference 'AND2X1_RVT' in 'NV_NVDLA_CACC_delivery_buffer'. (LINK-5)
Warning: Unable to resolve reference 'INVX1_RVT' in 'NV_NVDLA_CACC_delivery_buffer'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X0_RVT' in 'NV_NVDLA_CACC_delivery_buffer'. (LINK-5)
Warning: Unable to resolve reference 'AO21X1_RVT' in 'NV_NVDLA_CACC_delivery_buffer'. (LINK-5)
Warning: Unable to resolve reference 'AO22X1_RVT' in 'NV_NVDLA_CACC_delivery_buffer'. (LINK-5)
Warning: Unable to resolve reference 'OR4X1_RVT' in 'NV_NVDLA_CACC_delivery_buffer'. (LINK-5)
Warning: Unable to resolve reference 'OR4X1_RVT' in 'NV_NVDLA_CACC_slcg_3'. (LINK-5)
Warning: Unable to resolve reference 'OR4X1_RVT' in 'NV_NVDLA_CACC_slcg_2'. (LINK-5)
Warning: Unable to resolve reference 'OR4X1_RVT' in 'NV_NVDLA_CACC_slcg_1'. (LINK-5)
Warning: Unable to resolve reference 'OR3X1_RVT' in 'NV_NVDLA_CACC_slcg_0'. (LINK-5)
Warning: Unable to resolve reference 'AO21X1_RVT' in 'NV_NVDLA_CACC_slcg_0'. (LINK-5)
Warning: Unable to resolve reference 'MUX21X1_RVT' in 'MUX2D4_1'. (LINK-5)
Warning: Unable to resolve reference 'SDFFARX1_RVT' in 'p_SSYNC2DO_C_PP_4'. (LINK-5)
Warning: Unable to resolve reference 'DFFARX1_RVT' in 'p_SSYNC2DO_C_PP_4'. (LINK-5)
Warning: Unable to resolve reference 'MUX21X1_RVT' in 'MUX2D4_0'. (LINK-5)
Warning: Unable to resolve reference 'SDFFX1_RVT' in 'p_SSYNC3DO'. (LINK-5)
Warning: Unable to resolve reference 'DFFX1_RVT' in 'p_SSYNC3DO'. (LINK-5)
Warning: Unable to resolve reference 'SDFFASX1_RVT' in 'p_SSYNC3DO_S_PPP'. (LINK-5)
Warning: Unable to resolve reference 'DFFASX1_RVT' in 'p_SSYNC3DO_S_PPP'. (LINK-5)
Warning: Unable to resolve reference 'SDFFARX1_RVT' in 'NV_NVDLA_CACC_single_reg'. (LINK-5)
Warning: Unable to resolve reference 'INVX0_RVT' in 'NV_NVDLA_CACC_single_reg'. (LINK-5)
Warning: Unable to resolve reference 'OR2X1_RVT' in 'NV_NVDLA_CACC_single_reg'. (LINK-5)
Warning: Unable to resolve reference 'MUX21X1_RVT' in 'NV_NVDLA_CACC_single_reg'. (LINK-5)
Warning: Unable to resolve reference 'OR3X1_RVT' in 'NV_NVDLA_CACC_single_reg'. (LINK-5)
Warning: Unable to resolve reference 'NOR3X0_RVT' in 'NV_NVDLA_CACC_single_reg'. (LINK-5)
Warning: Unable to resolve reference 'NAND3X0_RVT' in 'NV_NVDLA_CACC_single_reg'. (LINK-5)
Warning: Unable to resolve reference 'NAND2X0_RVT' in 'NV_NVDLA_CACC_single_reg'. (LINK-5)
Warning: Unable to resolve reference 'OAI22X1_RVT' in 'NV_NVDLA_CACC_single_reg'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X0_RVT' in 'NV_NVDLA_CACC_single_reg'. (LINK-5)
Warning: Unable to resolve reference 'AND2X1_RVT' in 'NV_NVDLA_CACC_single_reg'. (LINK-5)
Warning: Unable to resolve reference 'SDFFARX1_RVT' in 'NV_NVDLA_CACC_dual_reg_1'. (LINK-5)
Warning: Unable to resolve reference 'SDFFASX1_RVT' in 'NV_NVDLA_CACC_dual_reg_1'. (LINK-5)
Warning: Unable to resolve reference 'INVX4_RVT' in 'NV_NVDLA_CACC_dual_reg_1'. (LINK-5)
Warning: Unable to resolve reference 'INVX0_RVT' in 'NV_NVDLA_CACC_dual_reg_1'. (LINK-5)
Warning: Unable to resolve reference 'OR2X1_RVT' in 'NV_NVDLA_CACC_dual_reg_1'. (LINK-5)
Warning: Unable to resolve reference 'MUX21X1_RVT' in 'NV_NVDLA_CACC_dual_reg_1'. (LINK-5)
Warning: Unable to resolve reference 'INVX8_RVT' in 'NV_NVDLA_CACC_dual_reg_1'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X0_RVT' in 'NV_NVDLA_CACC_dual_reg_1'. (LINK-5)
Warning: Unable to resolve reference 'AND2X2_RVT' in 'NV_NVDLA_CACC_dual_reg_1'. (LINK-5)
Warning: Unable to resolve reference 'INVX2_RVT' in 'NV_NVDLA_CACC_dual_reg_1'. (LINK-5)
Warning: Unable to resolve reference 'OR2X2_RVT' in 'NV_NVDLA_CACC_dual_reg_1'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X2_RVT' in 'NV_NVDLA_CACC_dual_reg_1'. (LINK-5)
Warning: Unable to resolve reference 'NOR3X0_RVT' in 'NV_NVDLA_CACC_dual_reg_1'. (LINK-5)
Warning: Unable to resolve reference 'AND3X1_RVT' in 'NV_NVDLA_CACC_dual_reg_1'. (LINK-5)
Warning: Unable to resolve reference 'INVX1_RVT' in 'NV_NVDLA_CACC_dual_reg_1'. (LINK-5)
Warning: Unable to resolve reference 'AO22X1_RVT' in 'NV_NVDLA_CACC_dual_reg_1'. (LINK-5)
Warning: Unable to resolve reference 'AO21X1_RVT' in 'NV_NVDLA_CACC_dual_reg_1'. (LINK-5)
Warning: Unable to resolve reference 'OR4X2_RVT' in 'NV_NVDLA_CACC_dual_reg_1'. (LINK-5)
Warning: Unable to resolve reference 'AND2X1_RVT' in 'NV_NVDLA_CACC_dual_reg_1'. (LINK-5)
Warning: Unable to resolve reference 'OAI22X1_RVT' in 'NV_NVDLA_CACC_dual_reg_1'. (LINK-5)
Warning: Unable to resolve reference 'OA21X1_RVT' in 'NV_NVDLA_CACC_dual_reg_1'. (LINK-5)
Warning: Unable to resolve reference 'NAND2X0_RVT' in 'NV_NVDLA_CACC_dual_reg_1'. (LINK-5)
Warning: Unable to resolve reference 'OR3X1_RVT' in 'NV_NVDLA_CACC_dual_reg_1'. (LINK-5)
Warning: Unable to resolve reference 'AO222X1_RVT' in 'NV_NVDLA_CACC_dual_reg_1'. (LINK-5)
Warning: Unable to resolve reference 'SDFFARX1_RVT' in 'NV_NVDLA_CACC_dual_reg_0'. (LINK-5)
Warning: Unable to resolve reference 'SDFFASX1_RVT' in 'NV_NVDLA_CACC_dual_reg_0'. (LINK-5)
Warning: Unable to resolve reference 'INVX4_RVT' in 'NV_NVDLA_CACC_dual_reg_0'. (LINK-5)
Warning: Unable to resolve reference 'OR2X1_RVT' in 'NV_NVDLA_CACC_dual_reg_0'. (LINK-5)
Warning: Unable to resolve reference 'MUX21X1_RVT' in 'NV_NVDLA_CACC_dual_reg_0'. (LINK-5)
Warning: Unable to resolve reference 'INVX8_RVT' in 'NV_NVDLA_CACC_dual_reg_0'. (LINK-5)
Warning: Unable to resolve reference 'INVX1_RVT' in 'NV_NVDLA_CACC_dual_reg_0'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X0_RVT' in 'NV_NVDLA_CACC_dual_reg_0'. (LINK-5)
Warning: Unable to resolve reference 'INVX0_RVT' in 'NV_NVDLA_CACC_dual_reg_0'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X2_RVT' in 'NV_NVDLA_CACC_dual_reg_0'. (LINK-5)
Warning: Unable to resolve reference 'AND2X2_RVT' in 'NV_NVDLA_CACC_dual_reg_0'. (LINK-5)
Warning: Unable to resolve reference 'INVX2_RVT' in 'NV_NVDLA_CACC_dual_reg_0'. (LINK-5)
Warning: Unable to resolve reference 'OR2X2_RVT' in 'NV_NVDLA_CACC_dual_reg_0'. (LINK-5)
Warning: Unable to resolve reference 'NOR3X0_RVT' in 'NV_NVDLA_CACC_dual_reg_0'. (LINK-5)
Warning: Unable to resolve reference 'AO22X1_RVT' in 'NV_NVDLA_CACC_dual_reg_0'. (LINK-5)
Warning: Unable to resolve reference 'AO21X1_RVT' in 'NV_NVDLA_CACC_dual_reg_0'. (LINK-5)
Warning: Unable to resolve reference 'OR4X2_RVT' in 'NV_NVDLA_CACC_dual_reg_0'. (LINK-5)
Warning: Unable to resolve reference 'AND2X1_RVT' in 'NV_NVDLA_CACC_dual_reg_0'. (LINK-5)
Warning: Unable to resolve reference 'OAI22X1_RVT' in 'NV_NVDLA_CACC_dual_reg_0'. (LINK-5)
Warning: Unable to resolve reference 'OA21X1_RVT' in 'NV_NVDLA_CACC_dual_reg_0'. (LINK-5)
Warning: Unable to resolve reference 'NAND3X0_RVT' in 'NV_NVDLA_CACC_dual_reg_0'. (LINK-5)
Warning: Unable to resolve reference 'OR3X1_RVT' in 'NV_NVDLA_CACC_dual_reg_0'. (LINK-5)
Warning: Unable to resolve reference 'NAND2X0_RVT' in 'NV_NVDLA_CACC_dual_reg_0'. (LINK-5)
Warning: Unable to resolve reference 'AO222X1_RVT' in 'NV_NVDLA_CACC_dual_reg_0'. (LINK-5)
Warning: Unable to resolve reference 'SDFFARX1_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'SDFFX1_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'SDFFX2_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'XNOR2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'XOR2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'INVX2_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'INVX8_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'INVX1_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'OAI21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'MUX21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'INVX4_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX2_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'OAI21X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'AOI21X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'OR2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'NAND3X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'AND2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'OAI22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'OR2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'NAND2X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'OA22X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'INVX0_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'AND2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'OA21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'OR3X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'AOI21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'AO22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'XNOR2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'OR2X4_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'OA22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'NAND4X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'AO21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'MUX21X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'OA222X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'AOI22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'NAND2X4_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX8_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'OR3X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'AND3X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'NOR3X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'XOR2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_7'. (LINK-5)
Warning: Unable to resolve reference 'SDFFARX1_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'SDFFX1_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'SDFFX2_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'XNOR2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'XOR2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'OAI21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'INVX1_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'INVX2_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'INVX0_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'OA21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'OR2X4_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'OAI21X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'OR2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'OA21X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'NOR3X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'NAND2X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'AND2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'MUX21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'AOI22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'OR2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'AND3X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'INVX4_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'INVX8_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'AND2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'OR3X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'AOI21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'AO22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'AO21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'NAND3X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX8_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX2_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'XNOR2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'OA22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'NAND4X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'OAI22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'AND4X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'MUX21X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'AND2X4_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'NOR4X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'NAND2X4_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX4_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'XOR2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_6'. (LINK-5)
Warning: Unable to resolve reference 'SDFFARX1_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'SDFFX1_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'SDFFX2_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'XNOR2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'OA21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'INVX4_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'INVX2_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'MUX21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'INVX0_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'INVX1_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'OAI21X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'NAND2X4_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'AND2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'OR2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'OR2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'OR3X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'AO22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'NAND3X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'XNOR2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'AO21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'OA22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'MUX21X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'OAI22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'NOR3X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'NAND2X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'OA21X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'XOR2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'OAI21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'AND3X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'INVX8_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'NOR3X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'AOI21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX2_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX8_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'AOI22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'AND2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'NAND4X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'OR2X4_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'NOR4X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'XOR2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_5'. (LINK-5)
Warning: Unable to resolve reference 'SDFFARX1_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'SDFFX1_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'SDFFX2_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'XNOR2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'XOR2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'INVX4_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'INVX0_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'INVX1_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'OAI21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'INVX2_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX2_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'OR2X4_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'OAI21X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'OR2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'OA22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'OR2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'AND2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'NAND3X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'MUX21X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'XNOR2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'AOI21X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'NAND2X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'AOI22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'OAI22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'NOR3X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'AOI21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'OA21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'AND2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'AO21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'AND3X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'MUX21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'AO22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'OR3X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'NAND4X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'INVX8_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'NAND3X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'AND4X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX8_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'OA222X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'XOR2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_4'. (LINK-5)
Warning: Unable to resolve reference 'SDFFARX1_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'SDFFX1_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'SDFFX2_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'XOR2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'XNOR2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'OAI21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'OR2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'MUX21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'INVX2_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'INVX1_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'INVX8_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'INVX4_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'OR3X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'OA22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'OR3X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'NAND3X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'AO21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'AO22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'XNOR2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'XOR2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'AND2X4_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'OA22X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'OR2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'OR2X4_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'NAND2X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'OA21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'AOI22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'INVX0_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'AND2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'NAND4X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'AOI21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'OAI22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'AND2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'AND3X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'NOR4X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'MUX21X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX8_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX2_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'OAI21X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'NOR3X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X4_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX4_RVT' in 'NV_NVDLA_CACC_CALC_int8_3'. (LINK-5)
Warning: Unable to resolve reference 'SDFFARX1_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'SDFFX1_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'SDFFX2_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'XNOR2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'XOR2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'INVX1_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX2_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'INVX2_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'OR2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'OR2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'AOI21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'AND2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'NAND3X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'OR3X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'AO21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'OA22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'OA21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'AO22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'OR3X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'NAND2X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'INVX16_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'NOR3X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'MUX21X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'AOI21X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'OAI21X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'AOI22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'OR2X4_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'INVX0_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'INVX8_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'MUX21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'OAI21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'AND2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'XNOR2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'INVX4_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'NAND2X4_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'NOR4X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'NAND4X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'OAI22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'OA222X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'XOR2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX8_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'AOI222X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_2'. (LINK-5)
Warning: Unable to resolve reference 'SDFFARX1_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'SDFFX1_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'SDFFX2_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'XNOR2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'XOR2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'OAI21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'INVX1_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'MUX21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'NAND2X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'OR2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'INVX2_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'INVX0_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'OAI21X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'INVX4_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'INVX8_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'OR2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'NOR4X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'NAND3X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'XNOR2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'OR3X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'OR3X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'AO21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'NOR3X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'NAND2X4_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'AOI22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'AOI22X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'AOI21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'AND2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'OA21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'AND2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX2_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'NAND2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX8_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'AO22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'MUX21X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'OA22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'OR2X4_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'NAND4X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'OA21X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'OAI22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'AOI222X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'XOR2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_1'. (LINK-5)
Warning: Unable to resolve reference 'SDFFARX1_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'SDFFX1_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'SDFFX2_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'XNOR2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'XOR2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'OAI21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'INVX0_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'INVX1_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'OA21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX2_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'INVX4_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'AOI21X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'AND2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'OR2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'AO22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'NAND3X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'NOR3X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'AND2X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'XNOR2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'AND2X4_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'AO21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'NOR4X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'INVX2_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'AND3X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'OAI21X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'MUX21X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'OR2X4_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'XOR2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'NAND2X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'OR2X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'NOR3X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'OR3X2_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'AOI21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'OA22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'NAND4X0_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'MUX21X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'INVX8_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'OR3X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'OAI22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX8_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'AOI22X1_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX4_RVT' in 'NV_NVDLA_CACC_CALC_int8_0'. (LINK-5)
Warning: Unable to resolve reference 'OR2X1_RVT' in 'nv_ram_rws_16x272_logic_0'. (LINK-5)
Warning: Unable to resolve reference 'OR2X1_RVT' in 'nv_ram_rws_16x256_logic_0'. (LINK-5)
Warning: Unable to resolve reference 'SDFFNX1_RVT' in 'CKLNQD12_3'. (LINK-5)
Warning: Unable to resolve reference 'AND2X1_RVT' in 'CKLNQD12_3'. (LINK-5)
Warning: Unable to resolve reference 'SDFFNX1_RVT' in 'CKLNQD12_2'. (LINK-5)
Warning: Unable to resolve reference 'AND2X1_RVT' in 'CKLNQD12_2'. (LINK-5)
Warning: Unable to resolve reference 'SDFFNX1_RVT' in 'CKLNQD12_1'. (LINK-5)
Warning: Unable to resolve reference 'AND2X1_RVT' in 'CKLNQD12_1'. (LINK-5)
Warning: Unable to resolve reference 'SDFFNX1_RVT' in 'CKLNQD12_0'. (LINK-5)
Warning: Unable to resolve reference 'AND2X1_RVT' in 'CKLNQD12_0'. (LINK-5)
Warning: Unable to resolve reference 'SDFFNX1_RVT' in 'CKLNQD12PO4_7'. (LINK-5)
Warning: Unable to resolve reference 'AND2X1_RVT' in 'CKLNQD12PO4_7'. (LINK-5)
Warning: Unable to resolve reference 'SDFFX1_RVT' in 'RAMDP_16X272_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX16_RVT' in 'RAMDP_16X272_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX4_RVT' in 'RAMDP_16X272_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'OR2X4_RVT' in 'RAMDP_16X272_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'INVX0_RVT' in 'RAMDP_16X272_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'INVX16_RVT' in 'RAMDP_16X272_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX8_RVT' in 'RAMDP_16X272_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX2_RVT' in 'RAMDP_16X272_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'INVX2_RVT' in 'RAMDP_16X272_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X0_RVT' in 'RAMDP_16X272_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'INVX1_RVT' in 'RAMDP_16X272_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'OR2X2_RVT' in 'RAMDP_16X272_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'INVX4_RVT' in 'RAMDP_16X272_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X2_RVT' in 'RAMDP_16X272_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'INVX8_RVT' in 'RAMDP_16X272_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'MUX21X1_RVT' in 'RAMDP_16X272_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'AND2X2_RVT' in 'RAMDP_16X272_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'OR2X1_RVT' in 'RAMDP_16X272_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X4_RVT' in 'RAMDP_16X272_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'NAND3X0_RVT' in 'RAMDP_16X272_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'AND2X1_RVT' in 'RAMDP_16X272_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'AND3X1_RVT' in 'RAMDP_16X272_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'NAND2X0_RVT' in 'RAMDP_16X272_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'AND2X4_RVT' in 'RAMDP_16X272_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'AO22X1_RVT' in 'RAMDP_16X272_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'OA22X1_RVT' in 'RAMDP_16X272_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'NAND4X0_RVT' in 'RAMDP_16X272_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX32_RVT' in 'RAMDP_16X272_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'SDFFNX1_RVT' in 'CKLNQD12PO4_2'. (LINK-5)
Warning: Unable to resolve reference 'AND2X1_RVT' in 'CKLNQD12PO4_2'. (LINK-5)
Warning: Unable to resolve reference 'SDFFX1_RVT' in 'RAMDP_16X256_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX8_RVT' in 'RAMDP_16X256_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'INVX1_RVT' in 'RAMDP_16X256_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'INVX0_RVT' in 'RAMDP_16X256_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX2_RVT' in 'RAMDP_16X256_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX4_RVT' in 'RAMDP_16X256_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'INVX2_RVT' in 'RAMDP_16X256_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'AND2X2_RVT' in 'RAMDP_16X256_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'OR2X2_RVT' in 'RAMDP_16X256_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'MUX21X1_RVT' in 'RAMDP_16X256_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX16_RVT' in 'RAMDP_16X256_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'OR2X4_RVT' in 'RAMDP_16X256_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'NAND3X0_RVT' in 'RAMDP_16X256_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X0_RVT' in 'RAMDP_16X256_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'AND2X1_RVT' in 'RAMDP_16X256_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'OR2X1_RVT' in 'RAMDP_16X256_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'NAND2X0_RVT' in 'RAMDP_16X256_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'AND3X1_RVT' in 'RAMDP_16X256_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'NOR2X2_RVT' in 'RAMDP_16X256_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'NBUFFX32_RVT' in 'RAMDP_16X256_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'OA22X1_RVT' in 'RAMDP_16X256_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'NAND4X0_RVT' in 'RAMDP_16X256_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'AOI22X1_RVT' in 'RAMDP_16X256_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'AO22X1_RVT' in 'RAMDP_16X256_GL_M1_E2'. (LINK-5)
Warning: Unable to resolve reference 'INVX4_RVT' in 'RAMDP_16X256_GL_M1_E2'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
# Dump database and generate reports 
write -f ddc -hier -o ${DB_DIR}/${MODULE}.preincr.ddc
Writing ddc file 'nvdla_syn_20250506_2003/db/NV_NVDLA_partition_a.preincr.ddc'.
1
writeReports "preincr"
setVar INCREMENTAL_RECOMPILE_COUNT 0
Info: Setting INCREMENTAL_RECOMPILE_COUNT from env, value = 1
if {![shell_is_in_exploration_mode]} {
    set incr_recompile_command "${compile_command} -incremental" 
    for { set currentIncrRecompilePass 0 } { $currentIncrRecompilePass < $INCREMENTAL_RECOMPILE_COUNT  } { incr currentIncrRecompilePass } {
        puts "${synMsgInfo} Incrementally recompiling (PASS [expr $currentIncrRecompilePass + 1] ), with command: $incr_recompile_command"
        eval $incr_recompile_command
        
        # Dump database and generate reports 
        write -f ddc -hier -o ${DB_DIR}/${MODULE}.postincr.[expr $currentIncrRecompilePass + 1].ddc
        writeReports "postincr.[expr $currentIncrRecompilePass + 1]"
    }
} else {
    puts "${synMsgInfo} Incremental compiles are not supported in Design Explorer. Skipping" 
}
Info: Incrementally recompiling (PASS 1 ), with command: compile_ultra -no_seq_output_inversion -no_autoungroup -scan -incremental
Information: Failed to find dw_foundation.sldb in the user defined search_path, load it from 'Synopsys Root'. (UISN-70)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Warning: set compile_timing_high_effort is not supported in WLM mode. Ignoring this setting. (OPT-1346)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
| Comand Line  | compile_ultra -no_seq_output_inversion -no_autoungroup -incremental               |
|              | -scan                                                                             |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 42023                                  |
| Number of User Hierarchies                              | 52                                     |
| Sequential Cell Count                                   | 11554                                  |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 3                                      |
| Number of VT Class                                      | 1                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 1                                      |
| Number of Dont Touch Nets                               | 53                                     |
| Number of Size Only Cells                               | 6                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
| compile_timing_high_effort                              | true                                   |
====================================================================================================

Information: There are 2303 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

                                TOTAL                                                
 ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
  TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
--------- --------- --------- --------- --------- ------------------------- ---------
  0:00:12  180991.2    1.7985 7427.2578      53.7                           3562534912.0000
  0:00:12  180991.2    1.7985 7427.2578      53.7                           3562534912.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  0:00:25  180983.6    1.7985 7427.2578      53.7                           3562476544.0000
  0:00:28  180967.6    2.0293 7489.2080      83.1                           3562366976.0000
  0:00:28  180967.6    2.0293 7489.2080      83.1                           3562366976.0000
  0:00:28  180965.3    2.0293 7489.1963      83.1                           3562153984.0000
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)



  Beginning Delay Optimization Phase
  ----------------------------------

                                TOTAL                                                
 ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
  TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
--------- --------- --------- --------- --------- ------------------------- ---------
  0:00:31  180167.3    2.2386 7947.7095      94.3                           3536930304.0000
  0:00:31  180167.3    2.2386 7947.7095      94.3                           3536930304.0000
  0:00:34  180254.2    2.2386 7706.1899      94.3                           3546064896.0000
  0:00:34  180254.2    2.2386 7706.1899      94.3                           3546064896.0000
  0:00:35  180260.8    2.0362 7697.7456      94.3                           3546665984.0000
  0:00:35  180260.8    2.0362 7697.7456      94.3                           3546665984.0000
  0:00:45  180355.1    1.9450 7677.5205      99.9                           3551454208.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
  0:00:45  180355.1    1.9450 7677.5205      99.9                           3551454208.0000
  0:00:48  180358.6    1.9430 7677.0059      99.9                           3551693056.0000
  0:00:48  180358.6    1.9430 7677.0059      99.9                           3551693056.0000
  0:00:50  180358.6    1.9430 7677.0059      99.9                           3551693056.0000
  0:00:51  180358.6    1.9430 7677.0059      99.9                           3551693056.0000
  0:00:56  180348.5    1.9430 7700.3477     345.4                           3550678528.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                TOTAL                                                
 ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
  TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
--------- --------- --------- --------- --------- ------------------------- ---------
  0:00:56  180348.5    1.9430 7700.3477     345.4                           3550678528.0000
  0:00:58  180450.4    1.8755 7653.9160      61.6 u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/out_final_data_reg[26]/D 3554651136.0000
  0:01:00  180627.8    1.8706 7650.2104      50.0 u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/r_nv_ram_rws_16x272/ram_Inst_16X272/WD_224 3559587840.0000
  0:01:02  180803.6    1.8282 7659.1772      38.8 u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/out_final_data_reg[29]/D 3563004416.0000
  0:01:03  180939.1    1.8231 7658.1353      27.8                           3564631040.0000
  0:01:06  180927.9    1.8231 7619.8672      27.4                           3565624064.0000
  0:01:06  180927.9    1.8231 7619.8672      27.4                           3565624064.0000
  0:01:06  180929.2    1.8202 7619.1074      27.4                           3565757184.0000
  0:01:06  180929.2    1.8202 7619.1074      27.4                           3565757184.0000
  0:01:15  180991.2    1.8016 7615.6123      27.4                           3567853824.0000
  0:01:15  180991.2    1.8016 7615.6123      27.4                           3567853824.0000
  0:01:16  180991.2    1.8016 7615.6123      27.4                           3567853824.0000
  0:01:16  180991.2    1.8016 7615.6123      27.4                           3567853824.0000
  0:01:17  180991.2    1.8016 7615.6123      27.4                           3567853824.0000
  0:01:19  181014.8    1.7954 7614.2080      27.4                           3569636864.0000
  0:01:20  181061.3    1.7954 7611.5215      27.3                           3572375808.0000
  0:01:22  181098.7    1.7954 7610.4248      27.3                           3575175680.0000
  0:01:23  181123.3    1.7954 7609.6709      27.3                           3576376832.0000
  0:01:24  181160.2    1.7954 7602.8506      27.3                           3579069696.0000
  0:01:25  181173.2    1.7954 7589.3164      27.3                           3579711232.0000
  0:01:25  181251.2    1.7952 7585.5083      27.3                           3586807040.0000
  0:01:26  181289.8    1.7952 7584.0762      27.3                           3590577408.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
  0:01:27  181380.0    1.7952 7580.3667      27.3                           3598514944.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                TOTAL                                                
 ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
  TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
--------- --------- --------- --------- --------- ------------------------- ---------
  0:01:27  181380.0    1.7952 7580.3667      27.3                           3598514944.0000
  0:01:31  181088.8    1.8266 7547.8057      27.3                           3578331136.0000
  0:01:32  181058.8    1.8222 7547.9692      27.3                           3576249600.0000
  0:01:35  181023.5    1.8222 7544.8008      27.3                           3573711616.0000
  0:01:36  181023.5    1.8222 7544.8008      27.3                           3573711616.0000
  0:01:36  181023.5    1.8222 7544.8008      27.3                           3573711616.0000
  0:01:36  181023.5    1.8222 7544.8008      27.3                           3573711616.0000
  0:01:40  181033.1    1.8074 7544.3896      27.3                           3574109952.0000
  0:01:40  181033.1    1.8074 7544.3896      27.3                           3574109952.0000
  0:01:44  181033.1    1.8074 7544.3887      27.3                           3574109952.0000
  0:01:44  181033.1    1.8074 7544.3887      27.3                           3574109952.0000
  0:01:48  181033.1    1.8074 7544.3887      27.3                           3574109952.0000
  0:01:49  181040.7    1.8074 7544.3887      27.3                           3574168320.0000

                                TOTAL                                                
 ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
  TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
--------- --------- --------- --------- --------- ------------------------- ---------
  0:01:49  288162.4    1.8074 7544.3887      27.3                           3574168320.0000
  0:01:52  288162.4    1.8074 7544.3911      27.3                           3574153216.0000
  0:01:55  288050.5    1.8074 7546.5103      27.3                           3567772416.0000
  0:01:57  288076.6    1.7950 7545.2993      27.3 u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/out_final_data_reg[25]/D 3568830464.0000
  0:01:59  287783.6    1.7928 7544.8350      16.1 u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/r_nv_ram_rws_16x272/ram_Inst_16X272/WD_72 3570574848.0000
  0:02:00  287490.2    1.7928 7544.5874       5.3                           3571893504.0000
  0:02:04  286956.8    1.8217 8013.2480       6.2                           3514483712.0000
  0:02:05  286971.9    1.8041 8013.0723       6.2                           3515648512.0000
  0:02:05  286971.9    1.8041 8013.0723       6.2                           3515648512.0000
  0:02:15  287026.5    1.7870 8008.2808       6.8                           3518496000.0000
  0:02:15  287026.5    1.7870 8008.2808       6.8                           3518496000.0000
  0:02:20  287026.5    1.7870 8008.2798       6.8                           3518496000.0000
  0:02:20  287026.5    1.7870 8008.2798       6.8                           3518496000.0000
  0:02:25  287026.5    1.7870 8008.2798       6.8                           3518496000.0000
  0:02:25  287026.5    1.7870 8008.2798       6.8                           3518496000.0000
  0:02:27  287020.1    1.7870 8007.3296       6.8                           3517809920.0000
  0:02:29  287019.1    1.7870 8004.8154       6.8                           3517732608.0000
  0:02:31  287019.1    1.7870 8004.1191       6.8                           3517762560.0000
  0:02:38  287019.1    1.7870 8002.3291       6.8                           3517800192.0000
  0:03:28  287019.1    1.7870 8002.3291       6.8                           3517800192.0000
  0:03:28  287019.1    1.7870 8002.3291       6.8                           3517800192.0000
  0:03:28  287019.1    1.7870 8002.3291       6.8                           3517800192.0000
  0:03:33  287022.8    1.7870 7960.8228       6.2                           3514385664.0000
Loading db file '/usr/local/synopsys/pdk/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Error: Unit conflict found: Constraint cap unit is '1.000000e-04pf'; main library cap unit is 'fF'. (IFS-001)
Writing ddc file 'nvdla_syn_20250506_2003/db/NV_NVDLA_partition_a.postincr.1.ddc'.
# Make sure DC-inserted CG hierarchy is ungrouped.
set power_cg_flatten true
true
ungroup -all -flatten  
Warning: Design 'NV_NVDLA_partition_a' inherited license information from design 'NV_NVDLA_CACC_assembly_ctrl'. (DDB-74)
Information: Added key list 'DesignWare' to design 'NV_NVDLA_partition_a'. (DDB-72)
1
# Run area recovery
if {![shell_is_in_exploration_mode]} {
    if {[info exists AREA_RECOVERY] && $AREA_RECOVERY ==1 } {
        optimize_netlist -area
    }
}
Information: Failed to find dw_foundation.sldb in the user defined search_path, load it from 'Synopsys Root'. (UISN-70)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Warning: set compile_timing_high_effort is not supported in WLM mode. Ignoring this setting. (OPT-1346)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.

Information: There are 68 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Updating timing information
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)


  Beginning Area Optimization
  -----------------------------

                                TOTAL                                                
 ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
  TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
--------- --------- --------- --------- --------- ------------------------- ---------
  0:00:04  180712.4    1.7870 7985.1484     192.1                           3482854144.0000
  0:00:52  179324.5    1.7866 7747.7856     188.6                           3476723200.0000
Loading db file '/usr/local/synopsys/pdk/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
# Dump all design collaterals
write -f ddc -hier -o ${DB_DIR}/${MODULE}.ddc
Writing ddc file 'nvdla_syn_20250506_2003/db/NV_NVDLA_partition_a.ddc'.
1
write_sdc -nosplit ${NET_DIR}/${MODULE}.sdc 
1
write -format verilog -hierarchy -out ${NET_DIR}/${MODULE}.gv
Writing verilog file '/home/cegrad/lpuli012/CS220_Project/hw/syn/nvdla_syn_20250506_2003/net/NV_NVDLA_partition_a.gv'.
1
# Invoking write_def commands requires a Design Compiler Graphical license or an IC Compiler
if {[shell_is_in_topographical_mode] && ($SYN_MODE == "dcg")} {
        write_def -output ${NET_DIR}/${MODULE}.full.def -all_vias -routed_nets -vias -components -specialnets -pins -blockages
}
# Generate final reports
writeReports "final"
redirect ${REPORT_DIR}/${MODULE}.check_design { check_design }
redirect ${REPORT_DIR}/${MODULE}.check_timing { check_timing }
# Stop recording the SVF. 
set_svf -off
1
# Write a name map 
if { ${SAIF_FILE} != "" } {
    foreach instance $INSTANCE {
        saif_map -create_map -input ${SAIF_FILE} -source_instance [verilog_inst_to_dc_inst "${TB_PATH}.${instance}"]
        saif_map -write_map ${REPORT_DIR}/${MODULE}.${instance}.saif.name_map -type ptpx
    }
}
# Write Parasitics
write_parasitics -output ${REPORT_DIR}/${MODULE}.spef -format reduced
Information: Writing parasitics to file '/home/cegrad/lpuli012/CS220_Project/hw/syn/nvdla_syn_20250506_2003/report/NV_NVDLA_partition_a.spef'. (WP-3)
1
write_parasitics -output ${REPORT_DIR}/${MODULE}.parasitics.tcl -script
Information: Writing parasitics to file '/home/cegrad/lpuli012/CS220_Project/hw/syn/nvdla_syn_20250506_2003/report/NV_NVDLA_partition_a.parasitics.tcl'. (WP-3)
1
write_sdf -significant_digits 4 ${REPORT_DIR}/${MODULE}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/cegrad/lpuli012/CS220_Project/hw/syn/nvdla_syn_20250506_2003/report/NV_NVDLA_partition_a.sdf'. (WT-3)
1
# Print out summary of generated design collateral
puts "${synMsgInfo} GENERATED NETLIST: ${NET_DIR}/${MODULE}.gv"
Info: GENERATED NETLIST: nvdla_syn_20250506_2003/net/NV_NVDLA_partition_a.gv
puts "${synMsgInfo} GENERATED DEF:     ${NET_DIR}/${MODULE}.full.def"
Info: GENERATED DEF:     nvdla_syn_20250506_2003/net/NV_NVDLA_partition_a.full.def
puts "${synMsgInfo} GENERATED SDC:     ${NET_DIR}/${MODULE}.sdc"
Info: GENERATED SDC:     nvdla_syn_20250506_2003/net/NV_NVDLA_partition_a.sdc
puts "${synMsgInfo} GENERATED DDC:     ${DB_DIR}/${MODULE}.ddc"
Info: GENERATED DDC:     nvdla_syn_20250506_2003/db/NV_NVDLA_partition_a.ddc
puts "${synMsgInfo} GENERATED REPORTS: \n\t[join [glob "${REPORT_DIR}/*${MODULE}*"] "\n\t"]"
Info: GENERATED REPORTS: 
        nvdla_syn_20250506_2003/report/NV_NVDLA_partition_a.preincr.report
        nvdla_syn_20250506_2003/report/NV_NVDLA_partition_a.postincr.1.report
        nvdla_syn_20250506_2003/report/NV_NVDLA_partition_a.final.report
        nvdla_syn_20250506_2003/report/NV_NVDLA_partition_a.check_design
        nvdla_syn_20250506_2003/report/NV_NVDLA_partition_a.check_timing
        nvdla_syn_20250506_2003/report/NV_NVDLA_partition_a.spef
        nvdla_syn_20250506_2003/report/NV_NVDLA_partition_a.parasitics.tcl
        nvdla_syn_20250506_2003/report/NV_NVDLA_partition_a.sdf
# Close the MW libs
if {[shell_is_in_topographical_mode]} {
    close_mw_lib 
}
# finish
exit

Memory usage for this session 457 Mbytes.
Memory usage for this session including child processes 457 Mbytes.
CPU usage for this session 1503 seconds ( 0.42 hours ).
Elapsed time for this session 1574 seconds ( 0.44 hours ).

Thank you...

