

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 instances converted, 53 sequential instances remain driven by gated/generated clocks

======================================================================================== Gated/Generated Clocks ========================================================================================
Clock Tree ID     Driving Element                         Drive Element Type     Fanout     Sample Instance                     Explanation                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0                                OSCH                   40         i2c_controller_inst.cState_0[5]     No gated clock conversion method for cell cell:LUCENT.FD1S3DX           
@K:CKID0002       i2c_controller_inst.status_1_ret        FD1S3BX                7          i2c_controller_inst.nState[0]       No generated or derived clock directive on output of sequential instance
@K:CKID0003       wb_manager_inst.nState_1_sqmuxa_4_i     ORCALUT4               6          wb_manager_inst.nState[0]           No clocks found on inputs                                               
========================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

