-makelib ies_lib/xil_defaultlib \
  "C:/Users/Cesar/Documents/GitHub/Ram2Ddr_RefComp/Source/Ram2DdrXadc_RefComp/ipcore_dir/ddr_sim_netlist.vhdl" \
-endlib

