===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 29.1716 seconds

  ----User Time----  ----Wall Time----  ----Name----
    9.6876 ( 24.8%)    9.6876 ( 33.2%)  FIR Parser
   17.1376 ( 43.8%)   10.1459 ( 34.8%)  'firrtl.circuit' Pipeline
    2.3273 (  6.0%)    1.2972 (  4.4%)    'firrtl.module' Pipeline
    2.3272 (  6.0%)    1.2972 (  4.4%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.2803 (  0.7%)    0.2803 (  1.0%)    InferWidths
    1.3980 (  3.6%)    1.3980 (  4.8%)    LowerFIRRTLTypes
   10.2749 ( 26.3%)    5.6945 ( 19.5%)    'firrtl.module' Pipeline
    3.2211 (  8.2%)    1.7426 (  6.0%)      ExpandWhens
    7.0537 ( 18.0%)    3.9519 ( 13.5%)      Canonicalizer
    0.3835 (  1.0%)    0.3835 (  1.3%)    Inliner
    1.0888 (  2.8%)    1.0888 (  3.7%)    IMConstProp
    0.0543 (  0.1%)    0.0543 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    1.8588 (  4.8%)    1.8588 (  6.4%)  LowerFIRRTLToHW
    1.0350 (  2.6%)    1.0350 (  3.5%)  HWMemSimImpl
    3.9914 ( 10.2%)    2.1502 (  7.4%)  'hw.module' Pipeline
    0.1346 (  0.3%)    0.0760 (  0.3%)    HWCleanup
    1.9301 (  4.9%)    1.0465 (  3.6%)    CSE
    0.0064 (  0.0%)    0.0034 (  0.0%)      (A) DominanceInfo
    1.8829 (  4.8%)    1.0061 (  3.4%)    Canonicalizer
    1.0299 (  2.6%)    1.0299 (  3.5%)  HWLegalizeNames
    1.5804 (  4.0%)    0.7988 (  2.7%)  'hw.module' Pipeline
    1.5599 (  4.0%)    0.7882 (  2.7%)    PrettifyVerilog
    2.4400 (  6.2%)    2.4400 (  8.4%)  Output
    0.0024 (  0.0%)    0.0024 (  0.0%)  Rest
   39.0950 (100.0%)   29.1716 (100.0%)  Total

{
  totalTime: 29.211,
  maxMemory: 1040769024
}
