
*** Running vivado
    with args -log sorting_visualizer_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source sorting_visualizer_top.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source sorting_visualizer_top.tcl -notrace
Command: link_design -top sorting_visualizer_top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 2229 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/prana/OneDrive/Documents/2026_project/2026_project.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 609.633 ; gain = 360.566
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.348 . Memory (MB): peak = 611.648 ; gain = 2.016

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10faede38

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1169.566 ; gain = 557.918

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 36 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 166cdd721

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.644 . Memory (MB): peak = 1169.566 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ed8ccd5e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.868 . Memory (MB): peak = 1169.566 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: db9021a6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1169.566 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: db9021a6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1169.566 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1a770222d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1169.566 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a770222d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1169.566 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1169.566 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a770222d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1169.566 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.282 | TNS=-115.349 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 1a770222d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1372.215 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1a770222d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1372.215 ; gain = 202.648

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a770222d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1372.215 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1372.215 ; gain = 762.582
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1372.215 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/prana/OneDrive/Documents/2026_project/2026_project.runs/impl_1/sorting_visualizer_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sorting_visualizer_top_drc_opted.rpt -pb sorting_visualizer_top_drc_opted.pb -rpx sorting_visualizer_top_drc_opted.rpx
Command: report_drc -file sorting_visualizer_top_drc_opted.rpt -pb sorting_visualizer_top_drc_opted.pb -rpx sorting_visualizer_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/prana/OneDrive/Documents/2026_project/2026_project.runs/impl_1/sorting_visualizer_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1372.215 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 149dca61e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1372.215 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1372.215 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus sw are not locked:  'sw[11]'  'sw[9]'  'sw[8]'  'sw[6]'  'sw[5]' 
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 437a8d33

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1372.215 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10d306a6f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1372.215 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10d306a6f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1372.215 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 10d306a6f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1372.215 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 9bbaf8c7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1372.215 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1372.215 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 12a870c25

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1372.215 ; gain = 0.000
Phase 2 Global Placement | Checksum: fa671b0e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1372.215 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fa671b0e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1372.215 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 99ac1ec9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1372.215 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 7850b053

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1372.215 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 7850b053

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1372.215 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 7850b053

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1372.215 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: ccb6d5f8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1372.215 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: f54e8dae

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1372.215 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 167ed4bea

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1372.215 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 167ed4bea

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1372.215 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 9a623183

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1372.215 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 9a623183

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1372.215 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10726cabd

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 10726cabd

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1372.215 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-15.637. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19438b34f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1372.215 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 19438b34f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1372.215 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19438b34f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1372.215 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19438b34f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1372.215 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 160fd0319

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1372.215 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 160fd0319

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1372.215 ; gain = 0.000
Ending Placer Task | Checksum: 12d64864e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1372.215 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1372.215 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.691 . Memory (MB): peak = 1372.215 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/prana/OneDrive/Documents/2026_project/2026_project.runs/impl_1/sorting_visualizer_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file sorting_visualizer_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1372.215 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file sorting_visualizer_top_utilization_placed.rpt -pb sorting_visualizer_top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1372.215 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file sorting_visualizer_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1372.215 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus sw[15:0] are not locked:  sw[11] sw[9] sw[8] sw[6] sw[5]
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a5fc3afa ConstDB: 0 ShapeSum: 87684b54 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e7d8cf14

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1399.348 ; gain = 27.133
Post Restoration Checksum: NetGraph: b5dda311 NumContArr: 31fb2c03 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e7d8cf14

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1399.680 ; gain = 27.465

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e7d8cf14

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1407.016 ; gain = 34.801

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e7d8cf14

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1407.016 ; gain = 34.801
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 245cb5747

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1443.707 ; gain = 71.492
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-15.093| TNS=-1039.383| WHS=-0.156 | THS=-14.627|

Phase 2 Router Initialization | Checksum: 18301350a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1454.750 ; gain = 82.535

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1318b8485

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1454.750 ; gain = 82.535

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5128
 Number of Nodes with overlaps = 1711
 Number of Nodes with overlaps = 704
 Number of Nodes with overlaps = 154
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-17.888| TNS=-4261.046| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11fedeb34

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 1455.973 ; gain = 83.758

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 409
 Number of Nodes with overlaps = 608
 Number of Nodes with overlaps = 227
 Number of Nodes with overlaps = 149
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-18.505| TNS=-4302.570| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 207c26d4b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 1455.973 ; gain = 83.758
Phase 4 Rip-up And Reroute | Checksum: 207c26d4b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 1455.973 ; gain = 83.758

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 136d7e463

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 1455.973 ; gain = 83.758
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-17.800| TNS=-4257.536| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1c76b8913

Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 1483.578 ; gain = 111.363

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c76b8913

Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 1483.578 ; gain = 111.363
Phase 5 Delay and Skew Optimization | Checksum: 1c76b8913

Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 1483.578 ; gain = 111.363

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f105e22b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 1483.578 ; gain = 111.363
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-17.738| TNS=-2433.728| WHS=0.078  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f105e22b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:30 . Memory (MB): peak = 1483.578 ; gain = 111.363
Phase 6 Post Hold Fix | Checksum: 1f105e22b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:30 . Memory (MB): peak = 1483.578 ; gain = 111.363

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.17675 %
  Global Horizontal Routing Utilization  = 8.21252 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 82.8829%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1af30474a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:30 . Memory (MB): peak = 1483.578 ; gain = 111.363

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1af30474a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:30 . Memory (MB): peak = 1483.578 ; gain = 111.363

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 164c8ffa4

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 1483.578 ; gain = 111.363

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-17.738| TNS=-2433.728| WHS=0.078  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 164c8ffa4

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 1483.578 ; gain = 111.363
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 1483.578 ; gain = 111.363

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 1483.578 ; gain = 111.363
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.883 . Memory (MB): peak = 1483.578 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/prana/OneDrive/Documents/2026_project/2026_project.runs/impl_1/sorting_visualizer_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sorting_visualizer_top_drc_routed.rpt -pb sorting_visualizer_top_drc_routed.pb -rpx sorting_visualizer_top_drc_routed.rpx
Command: report_drc -file sorting_visualizer_top_drc_routed.rpt -pb sorting_visualizer_top_drc_routed.pb -rpx sorting_visualizer_top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/prana/OneDrive/Documents/2026_project/2026_project.runs/impl_1/sorting_visualizer_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file sorting_visualizer_top_methodology_drc_routed.rpt -pb sorting_visualizer_top_methodology_drc_routed.pb -rpx sorting_visualizer_top_methodology_drc_routed.rpx
Command: report_methodology -file sorting_visualizer_top_methodology_drc_routed.rpt -pb sorting_visualizer_top_methodology_drc_routed.pb -rpx sorting_visualizer_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/prana/OneDrive/Documents/2026_project/2026_project.runs/impl_1/sorting_visualizer_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file sorting_visualizer_top_power_routed.rpt -pb sorting_visualizer_top_power_summary_routed.pb -rpx sorting_visualizer_top_power_routed.rpx
Command: report_power -file sorting_visualizer_top_power_routed.rpt -pb sorting_visualizer_top_power_summary_routed.pb -rpx sorting_visualizer_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
83 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file sorting_visualizer_top_route_status.rpt -pb sorting_visualizer_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file sorting_visualizer_top_timing_summary_routed.rpt -pb sorting_visualizer_top_timing_summary_routed.pb -rpx sorting_visualizer_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file sorting_visualizer_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file sorting_visualizer_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file sorting_visualizer_top_bus_skew_routed.rpt -pb sorting_visualizer_top_bus_skew_routed.pb -rpx sorting_visualizer_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force sorting_visualizer_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 6443744 bits.
Writing bitstream ./sorting_visualizer_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2003.383 ; gain = 446.961
INFO: [Common 17-206] Exiting Vivado at Fri Nov  7 02:52:12 2025...
