
Hello World.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c8c  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000174  08004d48  08004d48  00005d48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ebc  08004ebc  00007e20  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004ebc  08004ebc  00007e20  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004ebc  08004ebc  00007e20  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ebc  08004ebc  00005ebc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004ec0  08004ec0  00005ec0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00001e20  20000000  08004ec4  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a24  20001e20  08006ce4  00007e20  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002844  08006ce4  00008844  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007e20  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c899  00000000  00000000  00007e48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b81  00000000  00000000  000146e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e58  00000000  00000000  00017268  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ae5  00000000  00000000  000180c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001db6a  00000000  00000000  00018ba5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013cf9  00000000  00000000  0003670f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a904f  00000000  00000000  0004a408  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f3457  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000039bc  00000000  00000000  000f349c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000f6e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20001e20 	.word	0x20001e20
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08004d30 	.word	0x08004d30

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20001e24 	.word	0x20001e24
 8000100:	08004d30 	.word	0x08004d30

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			@ (mov r8, r8)

08000230 <HAL_SPI_TxCpltCallback>:
static uint8_t lcd_dma_byte;
static volatile bool lcd_dma_ready = true;
static uint16_t LCD_HEIGHT;
static uint16_t LCD_WIDTH;

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef* hspi) {
 8000230:	b580      	push	{r7, lr}
 8000232:	b082      	sub	sp, #8
 8000234:	af00      	add	r7, sp, #0
 8000236:	6078      	str	r0, [r7, #4]
	lcd_dma_ready = true;
 8000238:	4b06      	ldr	r3, [pc, #24]	@ (8000254 <HAL_SPI_TxCpltCallback+0x24>)
 800023a:	2201      	movs	r2, #1
 800023c:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 800023e:	2380      	movs	r3, #128	@ 0x80
 8000240:	015b      	lsls	r3, r3, #5
 8000242:	4805      	ldr	r0, [pc, #20]	@ (8000258 <HAL_SPI_TxCpltCallback+0x28>)
 8000244:	2201      	movs	r2, #1
 8000246:	0019      	movs	r1, r3
 8000248:	f001 ff7f 	bl	800214a <HAL_GPIO_WritePin>

	//HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);			// flashes led to show data transfer
	//HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
}
 800024c:	46c0      	nop			@ (mov r8, r8)
 800024e:	46bd      	mov	sp, r7
 8000250:	b002      	add	sp, #8
 8000252:	bd80      	pop	{r7, pc}
 8000254:	20000000 	.word	0x20000000
 8000258:	48000400 	.word	0x48000400

0800025c <LCD_get_height>:

/**
 * @brief returns the height of the LCD in its current orientation
 *
 * */
uint16_t LCD_get_height() {
 800025c:	b580      	push	{r7, lr}
 800025e:	af00      	add	r7, sp, #0
	return LCD_HEIGHT;
 8000260:	4b02      	ldr	r3, [pc, #8]	@ (800026c <LCD_get_height+0x10>)
 8000262:	881b      	ldrh	r3, [r3, #0]
}
 8000264:	0018      	movs	r0, r3
 8000266:	46bd      	mov	sp, r7
 8000268:	bd80      	pop	{r7, pc}
 800026a:	46c0      	nop			@ (mov r8, r8)
 800026c:	20001e3e 	.word	0x20001e3e

08000270 <LCD_get_width>:

/**
 * @brief returns the width of the LCD in its current orientation
 *
 * */
uint16_t LCD_get_width() {
 8000270:	b580      	push	{r7, lr}
 8000272:	af00      	add	r7, sp, #0
	return LCD_WIDTH;
 8000274:	4b02      	ldr	r3, [pc, #8]	@ (8000280 <LCD_get_width+0x10>)
 8000276:	881b      	ldrh	r3, [r3, #0]
}
 8000278:	0018      	movs	r0, r3
 800027a:	46bd      	mov	sp, r7
 800027c:	bd80      	pop	{r7, pc}
 800027e:	46c0      	nop			@ (mov r8, r8)
 8000280:	20001e40 	.word	0x20001e40

08000284 <LCD_SPI_Init>:


/**
 * @brief Initialize the SPI and backlight for the LCD
 * */
void LCD_SPI_Init() {
 8000284:	b580      	push	{r7, lr}
 8000286:	af00      	add	r7, sp, #0
	  MX_DMA_Init();
 8000288:	f000 fb12 	bl	80008b0 <MX_DMA_Init>
	  MX_SPI2_Init();
 800028c:	f000 febe 	bl	800100c <MX_SPI2_Init>

	  MX_TIM15_Init();
 8000290:	f001 f8ac 	bl	80013ec <MX_TIM15_Init>
	  HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 8000294:	4b05      	ldr	r3, [pc, #20]	@ (80002ac <LCD_SPI_Init+0x28>)
 8000296:	2100      	movs	r1, #0
 8000298:	0018      	movs	r0, r3
 800029a:	f003 f893 	bl	80033c4 <HAL_TIM_PWM_Start>
	  htim15.Instance->CCR1 = 10000;
 800029e:	4b03      	ldr	r3, [pc, #12]	@ (80002ac <LCD_SPI_Init+0x28>)
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	4a03      	ldr	r2, [pc, #12]	@ (80002b0 <LCD_SPI_Init+0x2c>)
 80002a4:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80002a6:	46c0      	nop			@ (mov r8, r8)
 80002a8:	46bd      	mov	sp, r7
 80002aa:	bd80      	pop	{r7, pc}
 80002ac:	200026ac 	.word	0x200026ac
 80002b0:	00002710 	.word	0x00002710

080002b4 <LCD_Write_Command>:
/**
 * @brief write a commmand to LCD
 * @param command - command byte being sent
 *
 * */
void LCD_Write_Command(uint8_t command) {
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b082      	sub	sp, #8
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	0002      	movs	r2, r0
 80002bc:	1dfb      	adds	r3, r7, #7
 80002be:	701a      	strb	r2, [r3, #0]
	while(!lcd_dma_ready){};
 80002c0:	46c0      	nop			@ (mov r8, r8)
 80002c2:	4b13      	ldr	r3, [pc, #76]	@ (8000310 <LCD_Write_Command+0x5c>)
 80002c4:	781b      	ldrb	r3, [r3, #0]
 80002c6:	b2db      	uxtb	r3, r3
 80002c8:	2201      	movs	r2, #1
 80002ca:	4053      	eors	r3, r2
 80002cc:	b2db      	uxtb	r3, r3
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d1f7      	bne.n	80002c2 <LCD_Write_Command+0xe>
	lcd_dma_byte = command;
 80002d2:	4b10      	ldr	r3, [pc, #64]	@ (8000314 <LCD_Write_Command+0x60>)
 80002d4:	1dfa      	adds	r2, r7, #7
 80002d6:	7812      	ldrb	r2, [r2, #0]
 80002d8:	701a      	strb	r2, [r3, #0]
	lcd_dma_ready = false;
 80002da:	4b0d      	ldr	r3, [pc, #52]	@ (8000310 <LCD_Write_Command+0x5c>)
 80002dc:	2200      	movs	r2, #0
 80002de:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 80002e0:	2380      	movs	r3, #128	@ 0x80
 80002e2:	015b      	lsls	r3, r3, #5
 80002e4:	480c      	ldr	r0, [pc, #48]	@ (8000318 <LCD_Write_Command+0x64>)
 80002e6:	2200      	movs	r2, #0
 80002e8:	0019      	movs	r1, r3
 80002ea:	f001 ff2e 	bl	800214a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_RESET);
 80002ee:	2390      	movs	r3, #144	@ 0x90
 80002f0:	05db      	lsls	r3, r3, #23
 80002f2:	2200      	movs	r2, #0
 80002f4:	2101      	movs	r1, #1
 80002f6:	0018      	movs	r0, r3
 80002f8:	f001 ff27 	bl	800214a <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_DMA(&hspi2, &lcd_dma_byte, 1);
 80002fc:	4905      	ldr	r1, [pc, #20]	@ (8000314 <LCD_Write_Command+0x60>)
 80002fe:	4b07      	ldr	r3, [pc, #28]	@ (800031c <LCD_Write_Command+0x68>)
 8000300:	2201      	movs	r2, #1
 8000302:	0018      	movs	r0, r3
 8000304:	f002 fd00 	bl	8002d08 <HAL_SPI_Transmit_DMA>
}
 8000308:	46c0      	nop			@ (mov r8, r8)
 800030a:	46bd      	mov	sp, r7
 800030c:	b002      	add	sp, #8
 800030e:	bd80      	pop	{r7, pc}
 8000310:	20000000 	.word	0x20000000
 8000314:	20001e3c 	.word	0x20001e3c
 8000318:	48000400 	.word	0x48000400
 800031c:	20002600 	.word	0x20002600

08000320 <LCD_Write_Data>:
/**
 * @brief write a single byte of data to LCD
 * @param data - byte of data being sent
 *
 * */
void LCD_Write_Data(uint8_t data) {
 8000320:	b580      	push	{r7, lr}
 8000322:	b082      	sub	sp, #8
 8000324:	af00      	add	r7, sp, #0
 8000326:	0002      	movs	r2, r0
 8000328:	1dfb      	adds	r3, r7, #7
 800032a:	701a      	strb	r2, [r3, #0]
	while(!lcd_dma_ready){};
 800032c:	46c0      	nop			@ (mov r8, r8)
 800032e:	4b13      	ldr	r3, [pc, #76]	@ (800037c <LCD_Write_Data+0x5c>)
 8000330:	781b      	ldrb	r3, [r3, #0]
 8000332:	b2db      	uxtb	r3, r3
 8000334:	2201      	movs	r2, #1
 8000336:	4053      	eors	r3, r2
 8000338:	b2db      	uxtb	r3, r3
 800033a:	2b00      	cmp	r3, #0
 800033c:	d1f7      	bne.n	800032e <LCD_Write_Data+0xe>
	lcd_dma_byte = data;
 800033e:	4b10      	ldr	r3, [pc, #64]	@ (8000380 <LCD_Write_Data+0x60>)
 8000340:	1dfa      	adds	r2, r7, #7
 8000342:	7812      	ldrb	r2, [r2, #0]
 8000344:	701a      	strb	r2, [r3, #0]
	lcd_dma_ready = false;
 8000346:	4b0d      	ldr	r3, [pc, #52]	@ (800037c <LCD_Write_Data+0x5c>)
 8000348:	2200      	movs	r2, #0
 800034a:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 800034c:	2380      	movs	r3, #128	@ 0x80
 800034e:	015b      	lsls	r3, r3, #5
 8000350:	480c      	ldr	r0, [pc, #48]	@ (8000384 <LCD_Write_Data+0x64>)
 8000352:	2200      	movs	r2, #0
 8000354:	0019      	movs	r1, r3
 8000356:	f001 fef8 	bl	800214a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 800035a:	2390      	movs	r3, #144	@ 0x90
 800035c:	05db      	lsls	r3, r3, #23
 800035e:	2201      	movs	r2, #1
 8000360:	2101      	movs	r1, #1
 8000362:	0018      	movs	r0, r3
 8000364:	f001 fef1 	bl	800214a <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_DMA(&hspi2, &lcd_dma_byte, 1);
 8000368:	4905      	ldr	r1, [pc, #20]	@ (8000380 <LCD_Write_Data+0x60>)
 800036a:	4b07      	ldr	r3, [pc, #28]	@ (8000388 <LCD_Write_Data+0x68>)
 800036c:	2201      	movs	r2, #1
 800036e:	0018      	movs	r0, r3
 8000370:	f002 fcca 	bl	8002d08 <HAL_SPI_Transmit_DMA>
}
 8000374:	46c0      	nop			@ (mov r8, r8)
 8000376:	46bd      	mov	sp, r7
 8000378:	b002      	add	sp, #8
 800037a:	bd80      	pop	{r7, pc}
 800037c:	20000000 	.word	0x20000000
 8000380:	20001e3c 	.word	0x20001e3c
 8000384:	48000400 	.word	0x48000400
 8000388:	20002600 	.word	0x20002600

0800038c <LCD_write_pixel_data>:
 * @brief write an array of data to LCD
 * @param data_buffer - the array of data to be sent to LCD
 * @param size - the amount of data in bytes being sent
 *
 * */
void LCD_write_pixel_data(uint8_t* data_buffer, uint16_t size) {
 800038c:	b580      	push	{r7, lr}
 800038e:	b082      	sub	sp, #8
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]
 8000394:	000a      	movs	r2, r1
 8000396:	1cbb      	adds	r3, r7, #2
 8000398:	801a      	strh	r2, [r3, #0]
	while(!lcd_dma_ready) {}
 800039a:	46c0      	nop			@ (mov r8, r8)
 800039c:	4b11      	ldr	r3, [pc, #68]	@ (80003e4 <LCD_write_pixel_data+0x58>)
 800039e:	781b      	ldrb	r3, [r3, #0]
 80003a0:	b2db      	uxtb	r3, r3
 80003a2:	2201      	movs	r2, #1
 80003a4:	4053      	eors	r3, r2
 80003a6:	b2db      	uxtb	r3, r3
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d1f7      	bne.n	800039c <LCD_write_pixel_data+0x10>
	//lcd_dma_byte = data;
	lcd_dma_ready = false;
 80003ac:	4b0d      	ldr	r3, [pc, #52]	@ (80003e4 <LCD_write_pixel_data+0x58>)
 80003ae:	2200      	movs	r2, #0
 80003b0:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 80003b2:	2380      	movs	r3, #128	@ 0x80
 80003b4:	015b      	lsls	r3, r3, #5
 80003b6:	480c      	ldr	r0, [pc, #48]	@ (80003e8 <LCD_write_pixel_data+0x5c>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	0019      	movs	r1, r3
 80003bc:	f001 fec5 	bl	800214a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 80003c0:	2390      	movs	r3, #144	@ 0x90
 80003c2:	05db      	lsls	r3, r3, #23
 80003c4:	2201      	movs	r2, #1
 80003c6:	2101      	movs	r1, #1
 80003c8:	0018      	movs	r0, r3
 80003ca:	f001 febe 	bl	800214a <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_DMA(&hspi2, data_buffer, size);
 80003ce:	1cbb      	adds	r3, r7, #2
 80003d0:	881a      	ldrh	r2, [r3, #0]
 80003d2:	6879      	ldr	r1, [r7, #4]
 80003d4:	4b05      	ldr	r3, [pc, #20]	@ (80003ec <LCD_write_pixel_data+0x60>)
 80003d6:	0018      	movs	r0, r3
 80003d8:	f002 fc96 	bl	8002d08 <HAL_SPI_Transmit_DMA>
}
 80003dc:	46c0      	nop			@ (mov r8, r8)
 80003de:	46bd      	mov	sp, r7
 80003e0:	b002      	add	sp, #8
 80003e2:	bd80      	pop	{r7, pc}
 80003e4:	20000000 	.word	0x20000000
 80003e8:	48000400 	.word	0x48000400
 80003ec:	20002600 	.word	0x20002600

080003f0 <LCD_Hardware_Reset>:

/**
 * @brief performs a hardware reset on the LCD display
 *
 */
void LCD_Hardware_Reset() {
 80003f0:	b580      	push	{r7, lr}
 80003f2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 80003f4:	2390      	movs	r3, #144	@ 0x90
 80003f6:	05db      	lsls	r3, r3, #23
 80003f8:	2200      	movs	r2, #0
 80003fa:	2102      	movs	r1, #2
 80003fc:	0018      	movs	r0, r3
 80003fe:	f001 fea4 	bl	800214a <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8000402:	20c8      	movs	r0, #200	@ 0xc8
 8000404:	f001 f978 	bl	80016f8 <HAL_Delay>

	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000408:	2380      	movs	r3, #128	@ 0x80
 800040a:	015b      	lsls	r3, r3, #5
 800040c:	480a      	ldr	r0, [pc, #40]	@ (8000438 <LCD_Hardware_Reset+0x48>)
 800040e:	2200      	movs	r2, #0
 8000410:	0019      	movs	r1, r3
 8000412:	f001 fe9a 	bl	800214a <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000416:	2064      	movs	r0, #100	@ 0x64
 8000418:	f001 f96e 	bl	80016f8 <HAL_Delay>

	HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_SET);
 800041c:	2390      	movs	r3, #144	@ 0x90
 800041e:	05db      	lsls	r3, r3, #23
 8000420:	2201      	movs	r2, #1
 8000422:	2102      	movs	r1, #2
 8000424:	0018      	movs	r0, r3
 8000426:	f001 fe90 	bl	800214a <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800042a:	2064      	movs	r0, #100	@ 0x64
 800042c:	f001 f964 	bl	80016f8 <HAL_Delay>
}
 8000430:	46c0      	nop			@ (mov r8, r8)
 8000432:	46bd      	mov	sp, r7
 8000434:	bd80      	pop	{r7, pc}
 8000436:	46c0      	nop			@ (mov r8, r8)
 8000438:	48000400 	.word	0x48000400

0800043c <LCD_rotation>:
 * 		SCREEN_VERTICAL_SD_BOTTOM 	- vertical orientation with SD pins at the bottom
 * 		SCREEN_VERTICAL_SD_TOP		- vertical orientation with SD pins at the top
 * 		SCREEN_HORIZONTAL_SD_RIGHT	- horizontal orientation with SD pins to the right
 * 		SCREEN_HORIZONTAL_SD_LEFT	- horizontal orientation with SD pins to the left
 * */
void LCD_rotation(uint8_t rotation) {
 800043c:	b580      	push	{r7, lr}
 800043e:	b082      	sub	sp, #8
 8000440:	af00      	add	r7, sp, #0
 8000442:	0002      	movs	r2, r0
 8000444:	1dfb      	adds	r3, r7, #7
 8000446:	701a      	strb	r2, [r3, #0]

	LCD_Write_Command(SCREEN_ORIENTATION);
 8000448:	2036      	movs	r0, #54	@ 0x36
 800044a:	f7ff ff33 	bl	80002b4 <LCD_Write_Command>

	switch (rotation) {
 800044e:	1dfb      	adds	r3, r7, #7
 8000450:	781b      	ldrb	r3, [r3, #0]
 8000452:	2b03      	cmp	r3, #3
 8000454:	d028      	beq.n	80004a8 <LCD_rotation+0x6c>
 8000456:	dc32      	bgt.n	80004be <LCD_rotation+0x82>
 8000458:	2b02      	cmp	r3, #2
 800045a:	d01a      	beq.n	8000492 <LCD_rotation+0x56>
 800045c:	dc2f      	bgt.n	80004be <LCD_rotation+0x82>
 800045e:	2b00      	cmp	r3, #0
 8000460:	d00c      	beq.n	800047c <LCD_rotation+0x40>
 8000462:	2b01      	cmp	r3, #1
 8000464:	d12b      	bne.n	80004be <LCD_rotation+0x82>
		case SCREEN_VERTICAL_SD_BOTTOM:
			LCD_Write_Data(0x80|0x08);
 8000466:	2088      	movs	r0, #136	@ 0x88
 8000468:	f7ff ff5a 	bl	8000320 <LCD_Write_Data>
			LCD_HEIGHT = 320;
 800046c:	4b16      	ldr	r3, [pc, #88]	@ (80004c8 <LCD_rotation+0x8c>)
 800046e:	22a0      	movs	r2, #160	@ 0xa0
 8000470:	0052      	lsls	r2, r2, #1
 8000472:	801a      	strh	r2, [r3, #0]
			LCD_WIDTH = 240;
 8000474:	4b15      	ldr	r3, [pc, #84]	@ (80004cc <LCD_rotation+0x90>)
 8000476:	22f0      	movs	r2, #240	@ 0xf0
 8000478:	801a      	strh	r2, [r3, #0]
			break;
 800047a:	e021      	b.n	80004c0 <LCD_rotation+0x84>
		case SCREEN_VERTICAL_SD_TOP:
			LCD_Write_Data(0x40|0x08);
 800047c:	2048      	movs	r0, #72	@ 0x48
 800047e:	f7ff ff4f 	bl	8000320 <LCD_Write_Data>
			LCD_HEIGHT = 320;
 8000482:	4b11      	ldr	r3, [pc, #68]	@ (80004c8 <LCD_rotation+0x8c>)
 8000484:	22a0      	movs	r2, #160	@ 0xa0
 8000486:	0052      	lsls	r2, r2, #1
 8000488:	801a      	strh	r2, [r3, #0]
			LCD_WIDTH = 240;
 800048a:	4b10      	ldr	r3, [pc, #64]	@ (80004cc <LCD_rotation+0x90>)
 800048c:	22f0      	movs	r2, #240	@ 0xf0
 800048e:	801a      	strh	r2, [r3, #0]
			break;
 8000490:	e016      	b.n	80004c0 <LCD_rotation+0x84>
		case SCREEN_HORIZONTAL_SD_RIGHT:
			LCD_Write_Data(0x80|0x08);
 8000492:	2088      	movs	r0, #136	@ 0x88
 8000494:	f7ff ff44 	bl	8000320 <LCD_Write_Data>
			LCD_HEIGHT = 240;
 8000498:	4b0b      	ldr	r3, [pc, #44]	@ (80004c8 <LCD_rotation+0x8c>)
 800049a:	22f0      	movs	r2, #240	@ 0xf0
 800049c:	801a      	strh	r2, [r3, #0]
			LCD_WIDTH = 320;
 800049e:	4b0b      	ldr	r3, [pc, #44]	@ (80004cc <LCD_rotation+0x90>)
 80004a0:	22a0      	movs	r2, #160	@ 0xa0
 80004a2:	0052      	lsls	r2, r2, #1
 80004a4:	801a      	strh	r2, [r3, #0]
			break;
 80004a6:	e00b      	b.n	80004c0 <LCD_rotation+0x84>
		case SCREEN_HORIZONTAL_SD_LEFT:
			LCD_Write_Data(0x80|0x08);
 80004a8:	2088      	movs	r0, #136	@ 0x88
 80004aa:	f7ff ff39 	bl	8000320 <LCD_Write_Data>
			LCD_HEIGHT = 240;
 80004ae:	4b06      	ldr	r3, [pc, #24]	@ (80004c8 <LCD_rotation+0x8c>)
 80004b0:	22f0      	movs	r2, #240	@ 0xf0
 80004b2:	801a      	strh	r2, [r3, #0]
			LCD_WIDTH = 320;
 80004b4:	4b05      	ldr	r3, [pc, #20]	@ (80004cc <LCD_rotation+0x90>)
 80004b6:	22a0      	movs	r2, #160	@ 0xa0
 80004b8:	0052      	lsls	r2, r2, #1
 80004ba:	801a      	strh	r2, [r3, #0]
			break;
 80004bc:	e000      	b.n	80004c0 <LCD_rotation+0x84>

		default:
			break;
 80004be:	46c0      	nop			@ (mov r8, r8)
	}
}
 80004c0:	46c0      	nop			@ (mov r8, r8)
 80004c2:	46bd      	mov	sp, r7
 80004c4:	b002      	add	sp, #8
 80004c6:	bd80      	pop	{r7, pc}
 80004c8:	20001e3e 	.word	0x20001e3e
 80004cc:	20001e40 	.word	0x20001e40

080004d0 <LCD_Init>:

/**
 * @brief Initialization of LCD screen
 * */
void LCD_Init() {
 80004d0:	b580      	push	{r7, lr}
 80004d2:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_SET);
 80004d4:	2390      	movs	r3, #144	@ 0x90
 80004d6:	05db      	lsls	r3, r3, #23
 80004d8:	2201      	movs	r2, #1
 80004da:	2102      	movs	r1, #2
 80004dc:	0018      	movs	r0, r3
 80004de:	f001 fe34 	bl	800214a <HAL_GPIO_WritePin>
	LCD_SPI_Init();
 80004e2:	f7ff fecf 	bl	8000284 <LCD_SPI_Init>
	LCD_Hardware_Reset();
 80004e6:	f7ff ff83 	bl	80003f0 <LCD_Hardware_Reset>

	// software reset
	LCD_Write_Command(LCD_SOFTWARE_RST);
 80004ea:	2001      	movs	r0, #1
 80004ec:	f7ff fee2 	bl	80002b4 <LCD_Write_Command>
	HAL_Delay(10);
 80004f0:	200a      	movs	r0, #10
 80004f2:	f001 f901 	bl	80016f8 <HAL_Delay>


	// power control A
	LCD_Write_Command(0xCB);
 80004f6:	20cb      	movs	r0, #203	@ 0xcb
 80004f8:	f7ff fedc 	bl	80002b4 <LCD_Write_Command>
	LCD_Write_Data(0x39);
 80004fc:	2039      	movs	r0, #57	@ 0x39
 80004fe:	f7ff ff0f 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x2C);
 8000502:	202c      	movs	r0, #44	@ 0x2c
 8000504:	f7ff ff0c 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x00);
 8000508:	2000      	movs	r0, #0
 800050a:	f7ff ff09 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x34);
 800050e:	2034      	movs	r0, #52	@ 0x34
 8000510:	f7ff ff06 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x02);
 8000514:	2002      	movs	r0, #2
 8000516:	f7ff ff03 	bl	8000320 <LCD_Write_Data>

	//POWER CONTROL B
	LCD_Write_Command(0xCF);
 800051a:	20cf      	movs	r0, #207	@ 0xcf
 800051c:	f7ff feca 	bl	80002b4 <LCD_Write_Command>
	LCD_Write_Data(0x00);
 8000520:	2000      	movs	r0, #0
 8000522:	f7ff fefd 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0xC1);
 8000526:	20c1      	movs	r0, #193	@ 0xc1
 8000528:	f7ff fefa 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x30);
 800052c:	2030      	movs	r0, #48	@ 0x30
 800052e:	f7ff fef7 	bl	8000320 <LCD_Write_Data>

	//DRIVER TIMING CONTROL A
	LCD_Write_Command(0xE8);
 8000532:	20e8      	movs	r0, #232	@ 0xe8
 8000534:	f7ff febe 	bl	80002b4 <LCD_Write_Command>
	LCD_Write_Data(0x85);
 8000538:	2085      	movs	r0, #133	@ 0x85
 800053a:	f7ff fef1 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x00);
 800053e:	2000      	movs	r0, #0
 8000540:	f7ff feee 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x78);
 8000544:	2078      	movs	r0, #120	@ 0x78
 8000546:	f7ff feeb 	bl	8000320 <LCD_Write_Data>

	//DRIVER TIMING CONTROL B
	LCD_Write_Command(0xEA);
 800054a:	20ea      	movs	r0, #234	@ 0xea
 800054c:	f7ff feb2 	bl	80002b4 <LCD_Write_Command>
	LCD_Write_Data(0x00);
 8000550:	2000      	movs	r0, #0
 8000552:	f7ff fee5 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x00);
 8000556:	2000      	movs	r0, #0
 8000558:	f7ff fee2 	bl	8000320 <LCD_Write_Data>

	//POWER ON SEQUENCE CONTROL
	LCD_Write_Command(0xED);
 800055c:	20ed      	movs	r0, #237	@ 0xed
 800055e:	f7ff fea9 	bl	80002b4 <LCD_Write_Command>
	LCD_Write_Data(0x64);
 8000562:	2064      	movs	r0, #100	@ 0x64
 8000564:	f7ff fedc 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x03);
 8000568:	2003      	movs	r0, #3
 800056a:	f7ff fed9 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x12);
 800056e:	2012      	movs	r0, #18
 8000570:	f7ff fed6 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x81);
 8000574:	2081      	movs	r0, #129	@ 0x81
 8000576:	f7ff fed3 	bl	8000320 <LCD_Write_Data>

	//PUMP RATIO CONTROL
	LCD_Write_Command(0xF7);
 800057a:	20f7      	movs	r0, #247	@ 0xf7
 800057c:	f7ff fe9a 	bl	80002b4 <LCD_Write_Command>
	LCD_Write_Data(0x20);
 8000580:	2020      	movs	r0, #32
 8000582:	f7ff fecd 	bl	8000320 <LCD_Write_Data>

	//POWER CONTROL,VRH[5:0]
	LCD_Write_Command(0xC0);
 8000586:	20c0      	movs	r0, #192	@ 0xc0
 8000588:	f7ff fe94 	bl	80002b4 <LCD_Write_Command>
	LCD_Write_Data(0x23);
 800058c:	2023      	movs	r0, #35	@ 0x23
 800058e:	f7ff fec7 	bl	8000320 <LCD_Write_Data>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	LCD_Write_Command(0xC1);
 8000592:	20c1      	movs	r0, #193	@ 0xc1
 8000594:	f7ff fe8e 	bl	80002b4 <LCD_Write_Command>
	LCD_Write_Data(0x10);
 8000598:	2010      	movs	r0, #16
 800059a:	f7ff fec1 	bl	8000320 <LCD_Write_Data>

	//VCM CONTROL
	LCD_Write_Command(0xC5);
 800059e:	20c5      	movs	r0, #197	@ 0xc5
 80005a0:	f7ff fe88 	bl	80002b4 <LCD_Write_Command>
	LCD_Write_Data(0x3E);
 80005a4:	203e      	movs	r0, #62	@ 0x3e
 80005a6:	f7ff febb 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x28);
 80005aa:	2028      	movs	r0, #40	@ 0x28
 80005ac:	f7ff feb8 	bl	8000320 <LCD_Write_Data>

	//VCM CONTROL 2
	LCD_Write_Command(0xC7);
 80005b0:	20c7      	movs	r0, #199	@ 0xc7
 80005b2:	f7ff fe7f 	bl	80002b4 <LCD_Write_Command>
	LCD_Write_Data(0x86);
 80005b6:	2086      	movs	r0, #134	@ 0x86
 80005b8:	f7ff feb2 	bl	8000320 <LCD_Write_Data>

	//MEMORY ACCESS CONTROL
	LCD_Write_Command(0x36);
 80005bc:	2036      	movs	r0, #54	@ 0x36
 80005be:	f7ff fe79 	bl	80002b4 <LCD_Write_Command>
	LCD_Write_Data(0x48);
 80005c2:	2048      	movs	r0, #72	@ 0x48
 80005c4:	f7ff feac 	bl	8000320 <LCD_Write_Data>

	//PIXEL FORMAT
	LCD_Write_Command(0x3A);
 80005c8:	203a      	movs	r0, #58	@ 0x3a
 80005ca:	f7ff fe73 	bl	80002b4 <LCD_Write_Command>
	LCD_Write_Data(0x55);
 80005ce:	2055      	movs	r0, #85	@ 0x55
 80005d0:	f7ff fea6 	bl	8000320 <LCD_Write_Data>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	LCD_Write_Command(0xB1);
 80005d4:	20b1      	movs	r0, #177	@ 0xb1
 80005d6:	f7ff fe6d 	bl	80002b4 <LCD_Write_Command>
	LCD_Write_Data(0x00);
 80005da:	2000      	movs	r0, #0
 80005dc:	f7ff fea0 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x18);
 80005e0:	2018      	movs	r0, #24
 80005e2:	f7ff fe9d 	bl	8000320 <LCD_Write_Data>

	//DISPLAY FUNCTION CONTROL
	LCD_Write_Command(0xB6);
 80005e6:	20b6      	movs	r0, #182	@ 0xb6
 80005e8:	f7ff fe64 	bl	80002b4 <LCD_Write_Command>
	LCD_Write_Data(0x08);
 80005ec:	2008      	movs	r0, #8
 80005ee:	f7ff fe97 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x82);
 80005f2:	2082      	movs	r0, #130	@ 0x82
 80005f4:	f7ff fe94 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x27);
 80005f8:	2027      	movs	r0, #39	@ 0x27
 80005fa:	f7ff fe91 	bl	8000320 <LCD_Write_Data>

	//3GAMMA FUNCTION DISABLE
	LCD_Write_Command(0xF2);
 80005fe:	20f2      	movs	r0, #242	@ 0xf2
 8000600:	f7ff fe58 	bl	80002b4 <LCD_Write_Command>
	LCD_Write_Data(0x00);
 8000604:	2000      	movs	r0, #0
 8000606:	f7ff fe8b 	bl	8000320 <LCD_Write_Data>

	//GAMMA CURVE SELECTED
	LCD_Write_Command(0x26);
 800060a:	2026      	movs	r0, #38	@ 0x26
 800060c:	f7ff fe52 	bl	80002b4 <LCD_Write_Command>
	LCD_Write_Data(0x01);
 8000610:	2001      	movs	r0, #1
 8000612:	f7ff fe85 	bl	8000320 <LCD_Write_Data>

	//POSITIVE GAMMA CORRECTION
	LCD_Write_Command(0xE0);
 8000616:	20e0      	movs	r0, #224	@ 0xe0
 8000618:	f7ff fe4c 	bl	80002b4 <LCD_Write_Command>
	LCD_Write_Data(0x0F);
 800061c:	200f      	movs	r0, #15
 800061e:	f7ff fe7f 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x31);
 8000622:	2031      	movs	r0, #49	@ 0x31
 8000624:	f7ff fe7c 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x2B);
 8000628:	202b      	movs	r0, #43	@ 0x2b
 800062a:	f7ff fe79 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x0C);
 800062e:	200c      	movs	r0, #12
 8000630:	f7ff fe76 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x0E);
 8000634:	200e      	movs	r0, #14
 8000636:	f7ff fe73 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x08);
 800063a:	2008      	movs	r0, #8
 800063c:	f7ff fe70 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x4E);
 8000640:	204e      	movs	r0, #78	@ 0x4e
 8000642:	f7ff fe6d 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0xF1);
 8000646:	20f1      	movs	r0, #241	@ 0xf1
 8000648:	f7ff fe6a 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x37);
 800064c:	2037      	movs	r0, #55	@ 0x37
 800064e:	f7ff fe67 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x07);
 8000652:	2007      	movs	r0, #7
 8000654:	f7ff fe64 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x10);
 8000658:	2010      	movs	r0, #16
 800065a:	f7ff fe61 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x03);
 800065e:	2003      	movs	r0, #3
 8000660:	f7ff fe5e 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x0E);
 8000664:	200e      	movs	r0, #14
 8000666:	f7ff fe5b 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x09);
 800066a:	2009      	movs	r0, #9
 800066c:	f7ff fe58 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x00);
 8000670:	2000      	movs	r0, #0
 8000672:	f7ff fe55 	bl	8000320 <LCD_Write_Data>

	//NEGATIVE GAMMA CORRECTION
	LCD_Write_Command(0xE1);
 8000676:	20e1      	movs	r0, #225	@ 0xe1
 8000678:	f7ff fe1c 	bl	80002b4 <LCD_Write_Command>
	LCD_Write_Data(0x00);
 800067c:	2000      	movs	r0, #0
 800067e:	f7ff fe4f 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x0E);
 8000682:	200e      	movs	r0, #14
 8000684:	f7ff fe4c 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x14);
 8000688:	2014      	movs	r0, #20
 800068a:	f7ff fe49 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x03);
 800068e:	2003      	movs	r0, #3
 8000690:	f7ff fe46 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x11);
 8000694:	2011      	movs	r0, #17
 8000696:	f7ff fe43 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x07);
 800069a:	2007      	movs	r0, #7
 800069c:	f7ff fe40 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x31);
 80006a0:	2031      	movs	r0, #49	@ 0x31
 80006a2:	f7ff fe3d 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0xC1);
 80006a6:	20c1      	movs	r0, #193	@ 0xc1
 80006a8:	f7ff fe3a 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x48);
 80006ac:	2048      	movs	r0, #72	@ 0x48
 80006ae:	f7ff fe37 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x08);
 80006b2:	2008      	movs	r0, #8
 80006b4:	f7ff fe34 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x0F);
 80006b8:	200f      	movs	r0, #15
 80006ba:	f7ff fe31 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x0C);
 80006be:	200c      	movs	r0, #12
 80006c0:	f7ff fe2e 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x31);
 80006c4:	2031      	movs	r0, #49	@ 0x31
 80006c6:	f7ff fe2b 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x36);
 80006ca:	2036      	movs	r0, #54	@ 0x36
 80006cc:	f7ff fe28 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(0x0F);
 80006d0:	200f      	movs	r0, #15
 80006d2:	f7ff fe25 	bl	8000320 <LCD_Write_Data>




	// exit sleep mode
	LCD_Write_Command(SLEEP_OUT);
 80006d6:	2011      	movs	r0, #17
 80006d8:	f7ff fdec 	bl	80002b4 <LCD_Write_Command>
	HAL_Delay(10);
 80006dc:	200a      	movs	r0, #10
 80006de:	f001 f80b 	bl	80016f8 <HAL_Delay>

	// turn on display
	LCD_Write_Command(DISPLAY_ON);
 80006e2:	2029      	movs	r0, #41	@ 0x29
 80006e4:	f7ff fde6 	bl	80002b4 <LCD_Write_Command>


	// starting rotation
	LCD_rotation(SCREEN_VERTICAL_SD_TOP);
 80006e8:	2000      	movs	r0, #0
 80006ea:	f7ff fea7 	bl	800043c <LCD_rotation>
}
 80006ee:	46c0      	nop			@ (mov r8, r8)
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}

080006f4 <LCD_set_address_block>:
 * @param y1 top left y value of block
 * @param x2 bottom right x value of block
 * @param y2 bottom right y value of block
 *
 * */
void LCD_set_address_block(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 80006f4:	b5b0      	push	{r4, r5, r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	0005      	movs	r5, r0
 80006fc:	000c      	movs	r4, r1
 80006fe:	0010      	movs	r0, r2
 8000700:	0019      	movs	r1, r3
 8000702:	1dbb      	adds	r3, r7, #6
 8000704:	1c2a      	adds	r2, r5, #0
 8000706:	801a      	strh	r2, [r3, #0]
 8000708:	1d3b      	adds	r3, r7, #4
 800070a:	1c22      	adds	r2, r4, #0
 800070c:	801a      	strh	r2, [r3, #0]
 800070e:	1cbb      	adds	r3, r7, #2
 8000710:	1c02      	adds	r2, r0, #0
 8000712:	801a      	strh	r2, [r3, #0]
 8000714:	003b      	movs	r3, r7
 8000716:	1c0a      	adds	r2, r1, #0
 8000718:	801a      	strh	r2, [r3, #0]

	assert(x1 <= LCD_WIDTH && "x1 out of bounds");
 800071a:	4b3c      	ldr	r3, [pc, #240]	@ (800080c <LCD_set_address_block+0x118>)
 800071c:	881b      	ldrh	r3, [r3, #0]
 800071e:	1dba      	adds	r2, r7, #6
 8000720:	8812      	ldrh	r2, [r2, #0]
 8000722:	429a      	cmp	r2, r3
 8000724:	d906      	bls.n	8000734 <LCD_set_address_block+0x40>
 8000726:	4b3a      	ldr	r3, [pc, #232]	@ (8000810 <LCD_set_address_block+0x11c>)
 8000728:	4a3a      	ldr	r2, [pc, #232]	@ (8000814 <LCD_set_address_block+0x120>)
 800072a:	21a9      	movs	r1, #169	@ 0xa9
 800072c:	0049      	lsls	r1, r1, #1
 800072e:	483a      	ldr	r0, [pc, #232]	@ (8000818 <LCD_set_address_block+0x124>)
 8000730:	f003 fb30 	bl	8003d94 <__assert_func>
	assert(x2 <= LCD_WIDTH && "x2 out of bounds");
 8000734:	4b35      	ldr	r3, [pc, #212]	@ (800080c <LCD_set_address_block+0x118>)
 8000736:	881b      	ldrh	r3, [r3, #0]
 8000738:	1cba      	adds	r2, r7, #2
 800073a:	8812      	ldrh	r2, [r2, #0]
 800073c:	429a      	cmp	r2, r3
 800073e:	d906      	bls.n	800074e <LCD_set_address_block+0x5a>
 8000740:	4b36      	ldr	r3, [pc, #216]	@ (800081c <LCD_set_address_block+0x128>)
 8000742:	4a34      	ldr	r2, [pc, #208]	@ (8000814 <LCD_set_address_block+0x120>)
 8000744:	2154      	movs	r1, #84	@ 0x54
 8000746:	31ff      	adds	r1, #255	@ 0xff
 8000748:	4833      	ldr	r0, [pc, #204]	@ (8000818 <LCD_set_address_block+0x124>)
 800074a:	f003 fb23 	bl	8003d94 <__assert_func>
	assert(y1 <= LCD_HEIGHT && "y1 out of bounds");
 800074e:	4b34      	ldr	r3, [pc, #208]	@ (8000820 <LCD_set_address_block+0x12c>)
 8000750:	881b      	ldrh	r3, [r3, #0]
 8000752:	1d3a      	adds	r2, r7, #4
 8000754:	8812      	ldrh	r2, [r2, #0]
 8000756:	429a      	cmp	r2, r3
 8000758:	d906      	bls.n	8000768 <LCD_set_address_block+0x74>
 800075a:	4b32      	ldr	r3, [pc, #200]	@ (8000824 <LCD_set_address_block+0x130>)
 800075c:	4a2d      	ldr	r2, [pc, #180]	@ (8000814 <LCD_set_address_block+0x120>)
 800075e:	21aa      	movs	r1, #170	@ 0xaa
 8000760:	0049      	lsls	r1, r1, #1
 8000762:	482d      	ldr	r0, [pc, #180]	@ (8000818 <LCD_set_address_block+0x124>)
 8000764:	f003 fb16 	bl	8003d94 <__assert_func>
	assert(y2 <= LCD_HEIGHT && "y1 out of bounds");
 8000768:	4b2d      	ldr	r3, [pc, #180]	@ (8000820 <LCD_set_address_block+0x12c>)
 800076a:	881b      	ldrh	r3, [r3, #0]
 800076c:	003a      	movs	r2, r7
 800076e:	8812      	ldrh	r2, [r2, #0]
 8000770:	429a      	cmp	r2, r3
 8000772:	d906      	bls.n	8000782 <LCD_set_address_block+0x8e>
 8000774:	4b2c      	ldr	r3, [pc, #176]	@ (8000828 <LCD_set_address_block+0x134>)
 8000776:	4a27      	ldr	r2, [pc, #156]	@ (8000814 <LCD_set_address_block+0x120>)
 8000778:	2156      	movs	r1, #86	@ 0x56
 800077a:	31ff      	adds	r1, #255	@ 0xff
 800077c:	4826      	ldr	r0, [pc, #152]	@ (8000818 <LCD_set_address_block+0x124>)
 800077e:	f003 fb09 	bl	8003d94 <__assert_func>

	LCD_Write_Command(MEMORY_BLOCK_COLUMNS);
 8000782:	202a      	movs	r0, #42	@ 0x2a
 8000784:	f7ff fd96 	bl	80002b4 <LCD_Write_Command>
	LCD_Write_Data(x1>>8);
 8000788:	1dbb      	adds	r3, r7, #6
 800078a:	881b      	ldrh	r3, [r3, #0]
 800078c:	0a1b      	lsrs	r3, r3, #8
 800078e:	b29b      	uxth	r3, r3
 8000790:	b2db      	uxtb	r3, r3
 8000792:	0018      	movs	r0, r3
 8000794:	f7ff fdc4 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(x1);
 8000798:	1dbb      	adds	r3, r7, #6
 800079a:	881b      	ldrh	r3, [r3, #0]
 800079c:	b2db      	uxtb	r3, r3
 800079e:	0018      	movs	r0, r3
 80007a0:	f7ff fdbe 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(x2>>8);
 80007a4:	1cbb      	adds	r3, r7, #2
 80007a6:	881b      	ldrh	r3, [r3, #0]
 80007a8:	0a1b      	lsrs	r3, r3, #8
 80007aa:	b29b      	uxth	r3, r3
 80007ac:	b2db      	uxtb	r3, r3
 80007ae:	0018      	movs	r0, r3
 80007b0:	f7ff fdb6 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(x2);
 80007b4:	1cbb      	adds	r3, r7, #2
 80007b6:	881b      	ldrh	r3, [r3, #0]
 80007b8:	b2db      	uxtb	r3, r3
 80007ba:	0018      	movs	r0, r3
 80007bc:	f7ff fdb0 	bl	8000320 <LCD_Write_Data>

	LCD_Write_Command(MEMORY_BLOCK_ROWS);
 80007c0:	202b      	movs	r0, #43	@ 0x2b
 80007c2:	f7ff fd77 	bl	80002b4 <LCD_Write_Command>
	LCD_Write_Data(y1>>8);
 80007c6:	1d3b      	adds	r3, r7, #4
 80007c8:	881b      	ldrh	r3, [r3, #0]
 80007ca:	0a1b      	lsrs	r3, r3, #8
 80007cc:	b29b      	uxth	r3, r3
 80007ce:	b2db      	uxtb	r3, r3
 80007d0:	0018      	movs	r0, r3
 80007d2:	f7ff fda5 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(y1);
 80007d6:	1d3b      	adds	r3, r7, #4
 80007d8:	881b      	ldrh	r3, [r3, #0]
 80007da:	b2db      	uxtb	r3, r3
 80007dc:	0018      	movs	r0, r3
 80007de:	f7ff fd9f 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(y2>>8);
 80007e2:	003b      	movs	r3, r7
 80007e4:	881b      	ldrh	r3, [r3, #0]
 80007e6:	0a1b      	lsrs	r3, r3, #8
 80007e8:	b29b      	uxth	r3, r3
 80007ea:	b2db      	uxtb	r3, r3
 80007ec:	0018      	movs	r0, r3
 80007ee:	f7ff fd97 	bl	8000320 <LCD_Write_Data>
	LCD_Write_Data(y2);
 80007f2:	003b      	movs	r3, r7
 80007f4:	881b      	ldrh	r3, [r3, #0]
 80007f6:	b2db      	uxtb	r3, r3
 80007f8:	0018      	movs	r0, r3
 80007fa:	f7ff fd91 	bl	8000320 <LCD_Write_Data>

	LCD_Write_Command(MEMORY_BLOCK_PIXELS);
 80007fe:	202c      	movs	r0, #44	@ 0x2c
 8000800:	f7ff fd58 	bl	80002b4 <LCD_Write_Command>
}
 8000804:	46c0      	nop			@ (mov r8, r8)
 8000806:	46bd      	mov	sp, r7
 8000808:	b002      	add	sp, #8
 800080a:	bdb0      	pop	{r4, r5, r7, pc}
 800080c:	20001e40 	.word	0x20001e40
 8000810:	08004d48 	.word	0x08004d48
 8000814:	08004e04 	.word	0x08004e04
 8000818:	08004d70 	.word	0x08004d70
 800081c:	08004d8c 	.word	0x08004d8c
 8000820:	20001e3e 	.word	0x20001e3e
 8000824:	08004db4 	.word	0x08004db4
 8000828:	08004ddc 	.word	0x08004ddc

0800082c <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000830:	4b0e      	ldr	r3, [pc, #56]	@ (800086c <MX_CRC_Init+0x40>)
 8000832:	4a0f      	ldr	r2, [pc, #60]	@ (8000870 <MX_CRC_Init+0x44>)
 8000834:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000836:	4b0d      	ldr	r3, [pc, #52]	@ (800086c <MX_CRC_Init+0x40>)
 8000838:	2200      	movs	r2, #0
 800083a:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 800083c:	4b0b      	ldr	r3, [pc, #44]	@ (800086c <MX_CRC_Init+0x40>)
 800083e:	2200      	movs	r2, #0
 8000840:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000842:	4b0a      	ldr	r3, [pc, #40]	@ (800086c <MX_CRC_Init+0x40>)
 8000844:	2200      	movs	r2, #0
 8000846:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000848:	4b08      	ldr	r3, [pc, #32]	@ (800086c <MX_CRC_Init+0x40>)
 800084a:	2200      	movs	r2, #0
 800084c:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800084e:	4b07      	ldr	r3, [pc, #28]	@ (800086c <MX_CRC_Init+0x40>)
 8000850:	2201      	movs	r2, #1
 8000852:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000854:	4b05      	ldr	r3, [pc, #20]	@ (800086c <MX_CRC_Init+0x40>)
 8000856:	0018      	movs	r0, r3
 8000858:	f001 f850 	bl	80018fc <HAL_CRC_Init>
 800085c:	1e03      	subs	r3, r0, #0
 800085e:	d001      	beq.n	8000864 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000860:	f000 fbce 	bl	8001000 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000864:	46c0      	nop			@ (mov r8, r8)
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	46c0      	nop			@ (mov r8, r8)
 800086c:	20001e44 	.word	0x20001e44
 8000870:	40023000 	.word	0x40023000

08000874 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b084      	sub	sp, #16
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	4a09      	ldr	r2, [pc, #36]	@ (80008a8 <HAL_CRC_MspInit+0x34>)
 8000882:	4293      	cmp	r3, r2
 8000884:	d10b      	bne.n	800089e <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000886:	4b09      	ldr	r3, [pc, #36]	@ (80008ac <HAL_CRC_MspInit+0x38>)
 8000888:	695a      	ldr	r2, [r3, #20]
 800088a:	4b08      	ldr	r3, [pc, #32]	@ (80008ac <HAL_CRC_MspInit+0x38>)
 800088c:	2140      	movs	r1, #64	@ 0x40
 800088e:	430a      	orrs	r2, r1
 8000890:	615a      	str	r2, [r3, #20]
 8000892:	4b06      	ldr	r3, [pc, #24]	@ (80008ac <HAL_CRC_MspInit+0x38>)
 8000894:	695b      	ldr	r3, [r3, #20]
 8000896:	2240      	movs	r2, #64	@ 0x40
 8000898:	4013      	ands	r3, r2
 800089a:	60fb      	str	r3, [r7, #12]
 800089c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 800089e:	46c0      	nop			@ (mov r8, r8)
 80008a0:	46bd      	mov	sp, r7
 80008a2:	b004      	add	sp, #16
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	46c0      	nop			@ (mov r8, r8)
 80008a8:	40023000 	.word	0x40023000
 80008ac:	40021000 	.word	0x40021000

080008b0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b082      	sub	sp, #8
 80008b4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008b6:	4b0c      	ldr	r3, [pc, #48]	@ (80008e8 <MX_DMA_Init+0x38>)
 80008b8:	695a      	ldr	r2, [r3, #20]
 80008ba:	4b0b      	ldr	r3, [pc, #44]	@ (80008e8 <MX_DMA_Init+0x38>)
 80008bc:	2101      	movs	r1, #1
 80008be:	430a      	orrs	r2, r1
 80008c0:	615a      	str	r2, [r3, #20]
 80008c2:	4b09      	ldr	r3, [pc, #36]	@ (80008e8 <MX_DMA_Init+0x38>)
 80008c4:	695b      	ldr	r3, [r3, #20]
 80008c6:	2201      	movs	r2, #1
 80008c8:	4013      	ands	r3, r2
 80008ca:	607b      	str	r3, [r7, #4]
 80008cc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Ch4_7_DMA2_Ch3_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Ch4_7_DMA2_Ch3_5_IRQn, 0, 0);
 80008ce:	2200      	movs	r2, #0
 80008d0:	2100      	movs	r1, #0
 80008d2:	200b      	movs	r0, #11
 80008d4:	f000 ffe0 	bl	8001898 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch4_7_DMA2_Ch3_5_IRQn);
 80008d8:	200b      	movs	r0, #11
 80008da:	f000 fff2 	bl	80018c2 <HAL_NVIC_EnableIRQ>

}
 80008de:	46c0      	nop			@ (mov r8, r8)
 80008e0:	46bd      	mov	sp, r7
 80008e2:	b002      	add	sp, #8
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	46c0      	nop			@ (mov r8, r8)
 80008e8:	40021000 	.word	0x40021000

080008ec <game_init>:
static uint8_t* number[] = {number_0, number_1, number_2, number_3, number_4, number_5, number_6, number_7, number_8, number_9};
//static uint16_t score = 0;



void game_init() {
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af02      	add	r7, sp, #8
	fillscreen(BACKGROUND_COLOR);
 80008f2:	2000      	movs	r0, #0
 80008f4:	f000 fa30 	bl	8000d58 <fillscreen>
	draw_custom_block(SPACESHIP_START_X, SPACESHIP_ROW, SPACESHIP_WIDTH, SPACESHIP_HEIGHT, spaceship_sprite);
 80008f8:	238d      	movs	r3, #141	@ 0x8d
 80008fa:	0059      	lsls	r1, r3, #1
 80008fc:	4b05      	ldr	r3, [pc, #20]	@ (8000914 <game_init+0x28>)
 80008fe:	9300      	str	r3, [sp, #0]
 8000900:	231c      	movs	r3, #28
 8000902:	2223      	movs	r2, #35	@ 0x23
 8000904:	2065      	movs	r0, #101	@ 0x65
 8000906:	f000 f9eb 	bl	8000ce0 <draw_custom_block>
	update_score_board();
 800090a:	f000 f865 	bl	80009d8 <update_score_board>

	//while(1) {

	//}

}
 800090e:	46c0      	nop			@ (mov r8, r8)
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	20000030 	.word	0x20000030

08000918 <move>:





void move(int8_t direction) {
 8000918:	b580      	push	{r7, lr}
 800091a:	b084      	sub	sp, #16
 800091c:	af02      	add	r7, sp, #8
 800091e:	0002      	movs	r2, r0
 8000920:	1dfb      	adds	r3, r7, #7
 8000922:	701a      	strb	r2, [r3, #0]
	draw_custom_block(spaceship_curr_loc + direction, SPACESHIP_ROW, SPACESHIP_WIDTH, SPACESHIP_HEIGHT, spaceship_sprite);
 8000924:	1dfb      	adds	r3, r7, #7
 8000926:	781b      	ldrb	r3, [r3, #0]
 8000928:	b25b      	sxtb	r3, r3
 800092a:	b29a      	uxth	r2, r3
 800092c:	4b1e      	ldr	r3, [pc, #120]	@ (80009a8 <move+0x90>)
 800092e:	881b      	ldrh	r3, [r3, #0]
 8000930:	18d3      	adds	r3, r2, r3
 8000932:	b298      	uxth	r0, r3
 8000934:	238d      	movs	r3, #141	@ 0x8d
 8000936:	0059      	lsls	r1, r3, #1
 8000938:	4b1c      	ldr	r3, [pc, #112]	@ (80009ac <move+0x94>)
 800093a:	9300      	str	r3, [sp, #0]
 800093c:	231c      	movs	r3, #28
 800093e:	2223      	movs	r2, #35	@ 0x23
 8000940:	f000 f9ce 	bl	8000ce0 <draw_custom_block>

	if (direction < 0) {
 8000944:	1dfb      	adds	r3, r7, #7
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	2b7f      	cmp	r3, #127	@ 0x7f
 800094a:	d911      	bls.n	8000970 <move+0x58>
		draw_rectangle(spaceship_curr_loc + SPACESHIP_WIDTH, SPACESHIP_ROW, -1 * direction, SPACESHIP_HEIGHT, BACKGROUND_COLOR);
 800094c:	4b16      	ldr	r3, [pc, #88]	@ (80009a8 <move+0x90>)
 800094e:	881b      	ldrh	r3, [r3, #0]
 8000950:	3323      	adds	r3, #35	@ 0x23
 8000952:	b298      	uxth	r0, r3
 8000954:	1dfb      	adds	r3, r7, #7
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	b25b      	sxtb	r3, r3
 800095a:	b29b      	uxth	r3, r3
 800095c:	425b      	negs	r3, r3
 800095e:	b29a      	uxth	r2, r3
 8000960:	238d      	movs	r3, #141	@ 0x8d
 8000962:	0059      	lsls	r1, r3, #1
 8000964:	2300      	movs	r3, #0
 8000966:	9300      	str	r3, [sp, #0]
 8000968:	231c      	movs	r3, #28
 800096a:	f000 f945 	bl	8000bf8 <draw_rectangle>
 800096e:	e00c      	b.n	800098a <move+0x72>
	}
	else {
		draw_rectangle(spaceship_curr_loc, SPACESHIP_ROW, direction, SPACESHIP_HEIGHT, BACKGROUND_COLOR);
 8000970:	4b0d      	ldr	r3, [pc, #52]	@ (80009a8 <move+0x90>)
 8000972:	8818      	ldrh	r0, [r3, #0]
 8000974:	1dfb      	adds	r3, r7, #7
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	b25b      	sxtb	r3, r3
 800097a:	b29a      	uxth	r2, r3
 800097c:	238d      	movs	r3, #141	@ 0x8d
 800097e:	0059      	lsls	r1, r3, #1
 8000980:	2300      	movs	r3, #0
 8000982:	9300      	str	r3, [sp, #0]
 8000984:	231c      	movs	r3, #28
 8000986:	f000 f937 	bl	8000bf8 <draw_rectangle>
	}

	spaceship_curr_loc += direction;
 800098a:	1dfb      	adds	r3, r7, #7
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	b25b      	sxtb	r3, r3
 8000990:	b29a      	uxth	r2, r3
 8000992:	4b05      	ldr	r3, [pc, #20]	@ (80009a8 <move+0x90>)
 8000994:	881b      	ldrh	r3, [r3, #0]
 8000996:	18d3      	adds	r3, r2, r3
 8000998:	b29a      	uxth	r2, r3
 800099a:	4b03      	ldr	r3, [pc, #12]	@ (80009a8 <move+0x90>)
 800099c:	801a      	strh	r2, [r3, #0]
}
 800099e:	46c0      	nop			@ (mov r8, r8)
 80009a0:	46bd      	mov	sp, r7
 80009a2:	b002      	add	sp, #8
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	46c0      	nop			@ (mov r8, r8)
 80009a8:	20000002 	.word	0x20000002
 80009ac:	20000030 	.word	0x20000030

080009b0 <shoot_laser>:

}



void shoot_laser() {
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
	//draw_rectangle(space_curr_loc + (SPACESHIP_WIDTH / 2), );
}
 80009b4:	46c0      	nop			@ (mov r8, r8)
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
	...

080009bc <increase_score>:


void increase_score() {
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
	score++;
 80009c0:	4b04      	ldr	r3, [pc, #16]	@ (80009d4 <increase_score+0x18>)
 80009c2:	881b      	ldrh	r3, [r3, #0]
 80009c4:	b29b      	uxth	r3, r3
 80009c6:	3301      	adds	r3, #1
 80009c8:	b29a      	uxth	r2, r3
 80009ca:	4b02      	ldr	r3, [pc, #8]	@ (80009d4 <increase_score+0x18>)
 80009cc:	801a      	strh	r2, [r3, #0]
}
 80009ce:	46c0      	nop			@ (mov r8, r8)
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	20001e68 	.word	0x20001e68

080009d8 <update_score_board>:


void update_score_board() {
 80009d8:	b590      	push	{r4, r7, lr}
 80009da:	b085      	sub	sp, #20
 80009dc:	af02      	add	r7, sp, #8
	uint16_t temp = score;
 80009de:	1dbb      	adds	r3, r7, #6
 80009e0:	4a20      	ldr	r2, [pc, #128]	@ (8000a64 <update_score_board+0x8c>)
 80009e2:	8812      	ldrh	r2, [r2, #0]
 80009e4:	801a      	strh	r2, [r3, #0]

	for (uint8_t i = 0; i < 3; i++) {
 80009e6:	1d7b      	adds	r3, r7, #5
 80009e8:	2200      	movs	r2, #0
 80009ea:	701a      	strb	r2, [r3, #0]
 80009ec:	e031      	b.n	8000a52 <update_score_board+0x7a>
		uint8_t num = temp % 10;
 80009ee:	1dbb      	adds	r3, r7, #6
 80009f0:	881b      	ldrh	r3, [r3, #0]
 80009f2:	210a      	movs	r1, #10
 80009f4:	0018      	movs	r0, r3
 80009f6:	f7ff fc15 	bl	8000224 <__aeabi_uidivmod>
 80009fa:	000b      	movs	r3, r1
 80009fc:	b29a      	uxth	r2, r3
 80009fe:	1d3b      	adds	r3, r7, #4
 8000a00:	701a      	strb	r2, [r3, #0]
		temp /= 10;
 8000a02:	1dbc      	adds	r4, r7, #6
 8000a04:	1dbb      	adds	r3, r7, #6
 8000a06:	881b      	ldrh	r3, [r3, #0]
 8000a08:	210a      	movs	r1, #10
 8000a0a:	0018      	movs	r0, r3
 8000a0c:	f7ff fb84 	bl	8000118 <__udivsi3>
 8000a10:	0003      	movs	r3, r0
 8000a12:	8023      	strh	r3, [r4, #0]
		draw_custom_block((SCORE_OFFSET * (3 - i)) + (NUMBER_WIDTH * (2 - i)), SCORE_OFFSET, NUMBER_WIDTH, NUMBER_HEIGHT, number[num]);
 8000a14:	1d7b      	adds	r3, r7, #5
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	2203      	movs	r2, #3
 8000a1a:	1ad1      	subs	r1, r2, r3
 8000a1c:	1d7b      	adds	r3, r7, #5
 8000a1e:	781b      	ldrb	r3, [r3, #0]
 8000a20:	2202      	movs	r2, #2
 8000a22:	1ad2      	subs	r2, r2, r3
 8000a24:	0013      	movs	r3, r2
 8000a26:	00db      	lsls	r3, r3, #3
 8000a28:	1a9b      	subs	r3, r3, r2
 8000a2a:	18cb      	adds	r3, r1, r3
 8000a2c:	b29b      	uxth	r3, r3
 8000a2e:	18db      	adds	r3, r3, r3
 8000a30:	b298      	uxth	r0, r3
 8000a32:	1d3b      	adds	r3, r7, #4
 8000a34:	781a      	ldrb	r2, [r3, #0]
 8000a36:	4b0c      	ldr	r3, [pc, #48]	@ (8000a68 <update_score_board+0x90>)
 8000a38:	0092      	lsls	r2, r2, #2
 8000a3a:	58d3      	ldr	r3, [r2, r3]
 8000a3c:	9300      	str	r3, [sp, #0]
 8000a3e:	2314      	movs	r3, #20
 8000a40:	220e      	movs	r2, #14
 8000a42:	2102      	movs	r1, #2
 8000a44:	f000 f94c 	bl	8000ce0 <draw_custom_block>
	for (uint8_t i = 0; i < 3; i++) {
 8000a48:	1d7b      	adds	r3, r7, #5
 8000a4a:	781a      	ldrb	r2, [r3, #0]
 8000a4c:	1d7b      	adds	r3, r7, #5
 8000a4e:	3201      	adds	r2, #1
 8000a50:	701a      	strb	r2, [r3, #0]
 8000a52:	1d7b      	adds	r3, r7, #5
 8000a54:	781b      	ldrb	r3, [r3, #0]
 8000a56:	2b02      	cmp	r3, #2
 8000a58:	d9c9      	bls.n	80009ee <update_score_board+0x16>
	}
}
 8000a5a:	46c0      	nop			@ (mov r8, r8)
 8000a5c:	46c0      	nop			@ (mov r8, r8)
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	b003      	add	sp, #12
 8000a62:	bd90      	pop	{r4, r7, pc}
 8000a64:	20001e68 	.word	0x20001e68
 8000a68:	20000004 	.word	0x20000004

08000a6c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000a6c:	b590      	push	{r4, r7, lr}
 8000a6e:	b089      	sub	sp, #36	@ 0x24
 8000a70:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a72:	240c      	movs	r4, #12
 8000a74:	193b      	adds	r3, r7, r4
 8000a76:	0018      	movs	r0, r3
 8000a78:	2314      	movs	r3, #20
 8000a7a:	001a      	movs	r2, r3
 8000a7c:	2100      	movs	r1, #0
 8000a7e:	f003 fac7 	bl	8004010 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a82:	4b59      	ldr	r3, [pc, #356]	@ (8000be8 <MX_GPIO_Init+0x17c>)
 8000a84:	695a      	ldr	r2, [r3, #20]
 8000a86:	4b58      	ldr	r3, [pc, #352]	@ (8000be8 <MX_GPIO_Init+0x17c>)
 8000a88:	2180      	movs	r1, #128	@ 0x80
 8000a8a:	0309      	lsls	r1, r1, #12
 8000a8c:	430a      	orrs	r2, r1
 8000a8e:	615a      	str	r2, [r3, #20]
 8000a90:	4b55      	ldr	r3, [pc, #340]	@ (8000be8 <MX_GPIO_Init+0x17c>)
 8000a92:	695a      	ldr	r2, [r3, #20]
 8000a94:	2380      	movs	r3, #128	@ 0x80
 8000a96:	031b      	lsls	r3, r3, #12
 8000a98:	4013      	ands	r3, r2
 8000a9a:	60bb      	str	r3, [r7, #8]
 8000a9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a9e:	4b52      	ldr	r3, [pc, #328]	@ (8000be8 <MX_GPIO_Init+0x17c>)
 8000aa0:	695a      	ldr	r2, [r3, #20]
 8000aa2:	4b51      	ldr	r3, [pc, #324]	@ (8000be8 <MX_GPIO_Init+0x17c>)
 8000aa4:	2180      	movs	r1, #128	@ 0x80
 8000aa6:	0289      	lsls	r1, r1, #10
 8000aa8:	430a      	orrs	r2, r1
 8000aaa:	615a      	str	r2, [r3, #20]
 8000aac:	4b4e      	ldr	r3, [pc, #312]	@ (8000be8 <MX_GPIO_Init+0x17c>)
 8000aae:	695a      	ldr	r2, [r3, #20]
 8000ab0:	2380      	movs	r3, #128	@ 0x80
 8000ab2:	029b      	lsls	r3, r3, #10
 8000ab4:	4013      	ands	r3, r2
 8000ab6:	607b      	str	r3, [r7, #4]
 8000ab8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aba:	4b4b      	ldr	r3, [pc, #300]	@ (8000be8 <MX_GPIO_Init+0x17c>)
 8000abc:	695a      	ldr	r2, [r3, #20]
 8000abe:	4b4a      	ldr	r3, [pc, #296]	@ (8000be8 <MX_GPIO_Init+0x17c>)
 8000ac0:	2180      	movs	r1, #128	@ 0x80
 8000ac2:	02c9      	lsls	r1, r1, #11
 8000ac4:	430a      	orrs	r2, r1
 8000ac6:	615a      	str	r2, [r3, #20]
 8000ac8:	4b47      	ldr	r3, [pc, #284]	@ (8000be8 <MX_GPIO_Init+0x17c>)
 8000aca:	695a      	ldr	r2, [r3, #20]
 8000acc:	2380      	movs	r3, #128	@ 0x80
 8000ace:	02db      	lsls	r3, r3, #11
 8000ad0:	4013      	ands	r3, r2
 8000ad2:	603b      	str	r3, [r7, #0]
 8000ad4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_DC_Pin|LCD_RST_Pin, GPIO_PIN_RESET);
 8000ad6:	2390      	movs	r3, #144	@ 0x90
 8000ad8:	05db      	lsls	r3, r3, #23
 8000ada:	2200      	movs	r2, #0
 8000adc:	2103      	movs	r1, #3
 8000ade:	0018      	movs	r0, r3
 8000ae0:	f001 fb33 	bl	800214a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000ae4:	2380      	movs	r3, #128	@ 0x80
 8000ae6:	015b      	lsls	r3, r3, #5
 8000ae8:	4840      	ldr	r0, [pc, #256]	@ (8000bec <MX_GPIO_Init+0x180>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	0019      	movs	r1, r3
 8000aee:	f001 fb2c 	bl	800214a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin, GPIO_PIN_RESET);
 8000af2:	23f0      	movs	r3, #240	@ 0xf0
 8000af4:	009b      	lsls	r3, r3, #2
 8000af6:	483e      	ldr	r0, [pc, #248]	@ (8000bf0 <MX_GPIO_Init+0x184>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	0019      	movs	r1, r3
 8000afc:	f001 fb25 	bl	800214a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RIGHT_PUSH_Pin LEFT_PUSH_Pin */
  GPIO_InitStruct.Pin = RIGHT_PUSH_Pin|LEFT_PUSH_Pin;
 8000b00:	193b      	adds	r3, r7, r4
 8000b02:	4a3c      	ldr	r2, [pc, #240]	@ (8000bf4 <MX_GPIO_Init+0x188>)
 8000b04:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000b06:	193b      	adds	r3, r7, r4
 8000b08:	22c4      	movs	r2, #196	@ 0xc4
 8000b0a:	0392      	lsls	r2, r2, #14
 8000b0c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000b0e:	193b      	adds	r3, r7, r4
 8000b10:	2202      	movs	r2, #2
 8000b12:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b14:	193b      	adds	r3, r7, r4
 8000b16:	4a36      	ldr	r2, [pc, #216]	@ (8000bf0 <MX_GPIO_Init+0x184>)
 8000b18:	0019      	movs	r1, r3
 8000b1a:	0010      	movs	r0, r2
 8000b1c:	f001 f980 	bl	8001e20 <HAL_GPIO_Init>

  /*Configure GPIO pin : SHOOT_PUSH_Pin */
  GPIO_InitStruct.Pin = SHOOT_PUSH_Pin;
 8000b20:	0021      	movs	r1, r4
 8000b22:	187b      	adds	r3, r7, r1
 8000b24:	2280      	movs	r2, #128	@ 0x80
 8000b26:	0212      	lsls	r2, r2, #8
 8000b28:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b2a:	187b      	adds	r3, r7, r1
 8000b2c:	2288      	movs	r2, #136	@ 0x88
 8000b2e:	0352      	lsls	r2, r2, #13
 8000b30:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000b32:	000c      	movs	r4, r1
 8000b34:	193b      	adds	r3, r7, r4
 8000b36:	2202      	movs	r2, #2
 8000b38:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(SHOOT_PUSH_GPIO_Port, &GPIO_InitStruct);
 8000b3a:	193b      	adds	r3, r7, r4
 8000b3c:	4a2c      	ldr	r2, [pc, #176]	@ (8000bf0 <MX_GPIO_Init+0x184>)
 8000b3e:	0019      	movs	r1, r3
 8000b40:	0010      	movs	r0, r2
 8000b42:	f001 f96d 	bl	8001e20 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_DC_Pin LCD_RST_Pin */
  GPIO_InitStruct.Pin = LCD_DC_Pin|LCD_RST_Pin;
 8000b46:	193b      	adds	r3, r7, r4
 8000b48:	2203      	movs	r2, #3
 8000b4a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b4c:	193b      	adds	r3, r7, r4
 8000b4e:	2201      	movs	r2, #1
 8000b50:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b52:	193b      	adds	r3, r7, r4
 8000b54:	2200      	movs	r2, #0
 8000b56:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b58:	193b      	adds	r3, r7, r4
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b5e:	193a      	adds	r2, r7, r4
 8000b60:	2390      	movs	r3, #144	@ 0x90
 8000b62:	05db      	lsls	r3, r3, #23
 8000b64:	0011      	movs	r1, r2
 8000b66:	0018      	movs	r0, r3
 8000b68:	f001 f95a 	bl	8001e20 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin;
 8000b6c:	0021      	movs	r1, r4
 8000b6e:	187b      	adds	r3, r7, r1
 8000b70:	2280      	movs	r2, #128	@ 0x80
 8000b72:	0152      	lsls	r2, r2, #5
 8000b74:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b76:	000c      	movs	r4, r1
 8000b78:	193b      	adds	r3, r7, r4
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7e:	193b      	adds	r3, r7, r4
 8000b80:	2200      	movs	r2, #0
 8000b82:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b84:	193b      	adds	r3, r7, r4
 8000b86:	2200      	movs	r2, #0
 8000b88:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LCD_CS_GPIO_Port, &GPIO_InitStruct);
 8000b8a:	193b      	adds	r3, r7, r4
 8000b8c:	4a17      	ldr	r2, [pc, #92]	@ (8000bec <MX_GPIO_Init+0x180>)
 8000b8e:	0019      	movs	r1, r3
 8000b90:	0010      	movs	r0, r2
 8000b92:	f001 f945 	bl	8001e20 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LED2_Pin LED3_Pin LED4_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin;
 8000b96:	0021      	movs	r1, r4
 8000b98:	187b      	adds	r3, r7, r1
 8000b9a:	22f0      	movs	r2, #240	@ 0xf0
 8000b9c:	0092      	lsls	r2, r2, #2
 8000b9e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ba0:	187b      	adds	r3, r7, r1
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba6:	187b      	adds	r3, r7, r1
 8000ba8:	2200      	movs	r2, #0
 8000baa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bac:	187b      	adds	r3, r7, r1
 8000bae:	2200      	movs	r2, #0
 8000bb0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bb2:	187b      	adds	r3, r7, r1
 8000bb4:	4a0e      	ldr	r2, [pc, #56]	@ (8000bf0 <MX_GPIO_Init+0x184>)
 8000bb6:	0019      	movs	r1, r3
 8000bb8:	0010      	movs	r0, r2
 8000bba:	f001 f931 	bl	8001e20 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	2006      	movs	r0, #6
 8000bc4:	f000 fe68 	bl	8001898 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8000bc8:	2006      	movs	r0, #6
 8000bca:	f000 fe7a 	bl	80018c2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000bce:	2200      	movs	r2, #0
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	2007      	movs	r0, #7
 8000bd4:	f000 fe60 	bl	8001898 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000bd8:	2007      	movs	r0, #7
 8000bda:	f000 fe72 	bl	80018c2 <HAL_NVIC_EnableIRQ>

}
 8000bde:	46c0      	nop			@ (mov r8, r8)
 8000be0:	46bd      	mov	sp, r7
 8000be2:	b009      	add	sp, #36	@ 0x24
 8000be4:	bd90      	pop	{r4, r7, pc}
 8000be6:	46c0      	nop			@ (mov r8, r8)
 8000be8:	40021000 	.word	0x40021000
 8000bec:	48000400 	.word	0x48000400
 8000bf0:	48000800 	.word	0x48000800
 8000bf4:	00002008 	.word	0x00002008

08000bf8 <draw_rectangle>:
}




void draw_rectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8000bf8:	b5b0      	push	{r4, r5, r7, lr}
 8000bfa:	b084      	sub	sp, #16
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	0005      	movs	r5, r0
 8000c00:	000c      	movs	r4, r1
 8000c02:	0010      	movs	r0, r2
 8000c04:	0019      	movs	r1, r3
 8000c06:	1dbb      	adds	r3, r7, #6
 8000c08:	1c2a      	adds	r2, r5, #0
 8000c0a:	801a      	strh	r2, [r3, #0]
 8000c0c:	1d3b      	adds	r3, r7, #4
 8000c0e:	1c22      	adds	r2, r4, #0
 8000c10:	801a      	strh	r2, [r3, #0]
 8000c12:	1cbb      	adds	r3, r7, #2
 8000c14:	1c02      	adds	r2, r0, #0
 8000c16:	801a      	strh	r2, [r3, #0]
 8000c18:	003b      	movs	r3, r7
 8000c1a:	1c0a      	adds	r2, r1, #0
 8000c1c:	801a      	strh	r2, [r3, #0]

	if (w * h * 2 > FRAMEBUFFER_SIZE) {
 8000c1e:	1cbb      	adds	r3, r7, #2
 8000c20:	881b      	ldrh	r3, [r3, #0]
 8000c22:	003a      	movs	r2, r7
 8000c24:	8812      	ldrh	r2, [r2, #0]
 8000c26:	4353      	muls	r3, r2
 8000c28:	005a      	lsls	r2, r3, #1
 8000c2a:	23f0      	movs	r3, #240	@ 0xf0
 8000c2c:	00db      	lsls	r3, r3, #3
 8000c2e:	429a      	cmp	r2, r3
 8000c30:	dc4f      	bgt.n	8000cd2 <draw_rectangle+0xda>
		return;
	}

	uint8_t color_high = color >> 8;
 8000c32:	2120      	movs	r1, #32
 8000c34:	187b      	adds	r3, r7, r1
 8000c36:	881b      	ldrh	r3, [r3, #0]
 8000c38:	0a1b      	lsrs	r3, r3, #8
 8000c3a:	b29a      	uxth	r2, r3
 8000c3c:	230b      	movs	r3, #11
 8000c3e:	18fb      	adds	r3, r7, r3
 8000c40:	701a      	strb	r2, [r3, #0]
	uint8_t color_low = color;
 8000c42:	230a      	movs	r3, #10
 8000c44:	18fa      	adds	r2, r7, r3
 8000c46:	187b      	adds	r3, r7, r1
 8000c48:	881b      	ldrh	r3, [r3, #0]
 8000c4a:	7013      	strb	r3, [r2, #0]

	LCD_set_address_block(x, y, x + w - 1, y + h - 1);
 8000c4c:	1dba      	adds	r2, r7, #6
 8000c4e:	1cbb      	adds	r3, r7, #2
 8000c50:	8812      	ldrh	r2, [r2, #0]
 8000c52:	881b      	ldrh	r3, [r3, #0]
 8000c54:	18d3      	adds	r3, r2, r3
 8000c56:	b29b      	uxth	r3, r3
 8000c58:	3b01      	subs	r3, #1
 8000c5a:	b29c      	uxth	r4, r3
 8000c5c:	1d3a      	adds	r2, r7, #4
 8000c5e:	003b      	movs	r3, r7
 8000c60:	8812      	ldrh	r2, [r2, #0]
 8000c62:	881b      	ldrh	r3, [r3, #0]
 8000c64:	18d3      	adds	r3, r2, r3
 8000c66:	b29b      	uxth	r3, r3
 8000c68:	3b01      	subs	r3, #1
 8000c6a:	b29a      	uxth	r2, r3
 8000c6c:	1d3b      	adds	r3, r7, #4
 8000c6e:	8819      	ldrh	r1, [r3, #0]
 8000c70:	1dbb      	adds	r3, r7, #6
 8000c72:	8818      	ldrh	r0, [r3, #0]
 8000c74:	0013      	movs	r3, r2
 8000c76:	0022      	movs	r2, r4
 8000c78:	f7ff fd3c 	bl	80006f4 <LCD_set_address_block>


	for (int i = 0; i < w * h; i++) {
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	60fb      	str	r3, [r7, #12]
 8000c80:	e011      	b.n	8000ca6 <draw_rectangle+0xae>
		framebuffer[ i * 2] = color_high;
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	005b      	lsls	r3, r3, #1
 8000c86:	4a15      	ldr	r2, [pc, #84]	@ (8000cdc <draw_rectangle+0xe4>)
 8000c88:	210b      	movs	r1, #11
 8000c8a:	1879      	adds	r1, r7, r1
 8000c8c:	7809      	ldrb	r1, [r1, #0]
 8000c8e:	54d1      	strb	r1, [r2, r3]
		framebuffer[ i * 2 + 1 ] = color_low;
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	005b      	lsls	r3, r3, #1
 8000c94:	3301      	adds	r3, #1
 8000c96:	4a11      	ldr	r2, [pc, #68]	@ (8000cdc <draw_rectangle+0xe4>)
 8000c98:	210a      	movs	r1, #10
 8000c9a:	1879      	adds	r1, r7, r1
 8000c9c:	7809      	ldrb	r1, [r1, #0]
 8000c9e:	54d1      	strb	r1, [r2, r3]
	for (int i = 0; i < w * h; i++) {
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	3301      	adds	r3, #1
 8000ca4:	60fb      	str	r3, [r7, #12]
 8000ca6:	1cbb      	adds	r3, r7, #2
 8000ca8:	881b      	ldrh	r3, [r3, #0]
 8000caa:	003a      	movs	r2, r7
 8000cac:	8812      	ldrh	r2, [r2, #0]
 8000cae:	4353      	muls	r3, r2
 8000cb0:	68fa      	ldr	r2, [r7, #12]
 8000cb2:	429a      	cmp	r2, r3
 8000cb4:	dbe5      	blt.n	8000c82 <draw_rectangle+0x8a>
	}

	LCD_write_pixel_data(framebuffer, w * h * 2);
 8000cb6:	1cbb      	adds	r3, r7, #2
 8000cb8:	003a      	movs	r2, r7
 8000cba:	881b      	ldrh	r3, [r3, #0]
 8000cbc:	8812      	ldrh	r2, [r2, #0]
 8000cbe:	4353      	muls	r3, r2
 8000cc0:	b29b      	uxth	r3, r3
 8000cc2:	18db      	adds	r3, r3, r3
 8000cc4:	b29a      	uxth	r2, r3
 8000cc6:	4b05      	ldr	r3, [pc, #20]	@ (8000cdc <draw_rectangle+0xe4>)
 8000cc8:	0011      	movs	r1, r2
 8000cca:	0018      	movs	r0, r3
 8000ccc:	f7ff fb5e 	bl	800038c <LCD_write_pixel_data>
 8000cd0:	e000      	b.n	8000cd4 <draw_rectangle+0xdc>
		return;
 8000cd2:	46c0      	nop			@ (mov r8, r8)
}
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	b004      	add	sp, #16
 8000cd8:	bdb0      	pop	{r4, r5, r7, pc}
 8000cda:	46c0      	nop			@ (mov r8, r8)
 8000cdc:	20001e6c 	.word	0x20001e6c

08000ce0 <draw_custom_block>:
		}
	}
}


void draw_custom_block(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint8_t* frame) {
 8000ce0:	b5b0      	push	{r4, r5, r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	0005      	movs	r5, r0
 8000ce8:	000c      	movs	r4, r1
 8000cea:	0010      	movs	r0, r2
 8000cec:	0019      	movs	r1, r3
 8000cee:	1dbb      	adds	r3, r7, #6
 8000cf0:	1c2a      	adds	r2, r5, #0
 8000cf2:	801a      	strh	r2, [r3, #0]
 8000cf4:	1d3b      	adds	r3, r7, #4
 8000cf6:	1c22      	adds	r2, r4, #0
 8000cf8:	801a      	strh	r2, [r3, #0]
 8000cfa:	1cbb      	adds	r3, r7, #2
 8000cfc:	1c02      	adds	r2, r0, #0
 8000cfe:	801a      	strh	r2, [r3, #0]
 8000d00:	003b      	movs	r3, r7
 8000d02:	1c0a      	adds	r2, r1, #0
 8000d04:	801a      	strh	r2, [r3, #0]

	LCD_set_address_block(x, y, x + w - 1, y + h - 1);
 8000d06:	1dba      	adds	r2, r7, #6
 8000d08:	1cbb      	adds	r3, r7, #2
 8000d0a:	8812      	ldrh	r2, [r2, #0]
 8000d0c:	881b      	ldrh	r3, [r3, #0]
 8000d0e:	18d3      	adds	r3, r2, r3
 8000d10:	b29b      	uxth	r3, r3
 8000d12:	3b01      	subs	r3, #1
 8000d14:	b29c      	uxth	r4, r3
 8000d16:	1d3a      	adds	r2, r7, #4
 8000d18:	003b      	movs	r3, r7
 8000d1a:	8812      	ldrh	r2, [r2, #0]
 8000d1c:	881b      	ldrh	r3, [r3, #0]
 8000d1e:	18d3      	adds	r3, r2, r3
 8000d20:	b29b      	uxth	r3, r3
 8000d22:	3b01      	subs	r3, #1
 8000d24:	b29a      	uxth	r2, r3
 8000d26:	1d3b      	adds	r3, r7, #4
 8000d28:	8819      	ldrh	r1, [r3, #0]
 8000d2a:	1dbb      	adds	r3, r7, #6
 8000d2c:	8818      	ldrh	r0, [r3, #0]
 8000d2e:	0013      	movs	r3, r2
 8000d30:	0022      	movs	r2, r4
 8000d32:	f7ff fcdf 	bl	80006f4 <LCD_set_address_block>
	LCD_write_pixel_data(frame, w * h * 2);
 8000d36:	1cbb      	adds	r3, r7, #2
 8000d38:	003a      	movs	r2, r7
 8000d3a:	881b      	ldrh	r3, [r3, #0]
 8000d3c:	8812      	ldrh	r2, [r2, #0]
 8000d3e:	4353      	muls	r3, r2
 8000d40:	b29b      	uxth	r3, r3
 8000d42:	18db      	adds	r3, r3, r3
 8000d44:	b29a      	uxth	r2, r3
 8000d46:	69bb      	ldr	r3, [r7, #24]
 8000d48:	0011      	movs	r1, r2
 8000d4a:	0018      	movs	r0, r3
 8000d4c:	f7ff fb1e 	bl	800038c <LCD_write_pixel_data>
}
 8000d50:	46c0      	nop			@ (mov r8, r8)
 8000d52:	46bd      	mov	sp, r7
 8000d54:	b002      	add	sp, #8
 8000d56:	bdb0      	pop	{r4, r5, r7, pc}

08000d58 <fillscreen>:


void fillscreen(uint16_t color) {
 8000d58:	b590      	push	{r4, r7, lr}
 8000d5a:	b087      	sub	sp, #28
 8000d5c:	af02      	add	r7, sp, #8
 8000d5e:	0002      	movs	r2, r0
 8000d60:	1dbb      	adds	r3, r7, #6
 8000d62:	801a      	strh	r2, [r3, #0]
	uint16_t screen_height = LCD_get_height();
 8000d64:	230a      	movs	r3, #10
 8000d66:	18fc      	adds	r4, r7, r3
 8000d68:	f7ff fa78 	bl	800025c <LCD_get_height>
 8000d6c:	0003      	movs	r3, r0
 8000d6e:	8023      	strh	r3, [r4, #0]
	uint16_t screen_width = LCD_get_width();
 8000d70:	2308      	movs	r3, #8
 8000d72:	18fc      	adds	r4, r7, r3
 8000d74:	f7ff fa7c 	bl	8000270 <LCD_get_width>
 8000d78:	0003      	movs	r3, r0
 8000d7a:	8023      	strh	r3, [r4, #0]

	for (int i = 0; i < screen_height; i = i + 3) {
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	60fb      	str	r3, [r7, #12]
 8000d80:	e00e      	b.n	8000da0 <fillscreen+0x48>
		draw_rectangle(0, i, screen_width, 3, color);
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	b299      	uxth	r1, r3
 8000d86:	2308      	movs	r3, #8
 8000d88:	18fb      	adds	r3, r7, r3
 8000d8a:	881a      	ldrh	r2, [r3, #0]
 8000d8c:	1dbb      	adds	r3, r7, #6
 8000d8e:	881b      	ldrh	r3, [r3, #0]
 8000d90:	9300      	str	r3, [sp, #0]
 8000d92:	2303      	movs	r3, #3
 8000d94:	2000      	movs	r0, #0
 8000d96:	f7ff ff2f 	bl	8000bf8 <draw_rectangle>
	for (int i = 0; i < screen_height; i = i + 3) {
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	3303      	adds	r3, #3
 8000d9e:	60fb      	str	r3, [r7, #12]
 8000da0:	230a      	movs	r3, #10
 8000da2:	18fb      	adds	r3, r7, r3
 8000da4:	881b      	ldrh	r3, [r3, #0]
 8000da6:	68fa      	ldr	r2, [r7, #12]
 8000da8:	429a      	cmp	r2, r3
 8000daa:	dbea      	blt.n	8000d82 <fillscreen+0x2a>
	}
}
 8000dac:	46c0      	nop			@ (mov r8, r8)
 8000dae:	46c0      	nop			@ (mov r8, r8)
 8000db0:	46bd      	mov	sp, r7
 8000db2:	b005      	add	sp, #20
 8000db4:	bd90      	pop	{r4, r7, pc}
	...

08000db8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dbe:	f000 fc37 	bl	8001630 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dc2:	f000 f857 	bl	8000e74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dc6:	f7ff fe51 	bl	8000a6c <MX_GPIO_Init>
  MX_DMA_Init();
 8000dca:	f7ff fd71 	bl	80008b0 <MX_DMA_Init>
  MX_SPI2_Init();
 8000dce:	f000 f91d 	bl	800100c <MX_SPI2_Init>
  MX_TIM15_Init();
 8000dd2:	f000 fb0b 	bl	80013ec <MX_TIM15_Init>
  MX_CRC_Init();
 8000dd6:	f7ff fd29 	bl	800082c <MX_CRC_Init>
  /* USER CODE BEGIN 2 */

  LCD_Init();
 8000dda:	f7ff fb79 	bl	80004d0 <LCD_Init>


  game_init();
 8000dde:	f7ff fd85 	bl	80008ec <game_init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	update_score_board();
 8000de2:	f7ff fdf9 	bl	80009d8 <update_score_board>
	increase_score();
 8000de6:	f7ff fde9 	bl	80009bc <increase_score>



	if (left_pressed) {
 8000dea:	4b1d      	ldr	r3, [pc, #116]	@ (8000e60 <main+0xa8>)
 8000dec:	781b      	ldrb	r3, [r3, #0]
 8000dee:	b2db      	uxtb	r3, r3
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d013      	beq.n	8000e1c <main+0x64>
		uint32_t now = HAL_GetTick();
 8000df4:	f000 fc76 	bl	80016e4 <HAL_GetTick>
 8000df8:	0003      	movs	r3, r0
 8000dfa:	607b      	str	r3, [r7, #4]
		if (now - last_move >= movement_delay) {
 8000dfc:	4b19      	ldr	r3, [pc, #100]	@ (8000e64 <main+0xac>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	687a      	ldr	r2, [r7, #4]
 8000e02:	1ad3      	subs	r3, r2, r3
 8000e04:	4a18      	ldr	r2, [pc, #96]	@ (8000e68 <main+0xb0>)
 8000e06:	8812      	ldrh	r2, [r2, #0]
 8000e08:	4293      	cmp	r3, r2
 8000e0a:	d307      	bcc.n	8000e1c <main+0x64>
			move(-1);
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	425b      	negs	r3, r3
 8000e10:	0018      	movs	r0, r3
 8000e12:	f7ff fd81 	bl	8000918 <move>
			last_move = now;
 8000e16:	4b13      	ldr	r3, [pc, #76]	@ (8000e64 <main+0xac>)
 8000e18:	687a      	ldr	r2, [r7, #4]
 8000e1a:	601a      	str	r2, [r3, #0]
		}
	}


	if (right_pressed) {
 8000e1c:	4b13      	ldr	r3, [pc, #76]	@ (8000e6c <main+0xb4>)
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	b2db      	uxtb	r3, r3
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d011      	beq.n	8000e4a <main+0x92>
		uint32_t now = HAL_GetTick();
 8000e26:	f000 fc5d 	bl	80016e4 <HAL_GetTick>
 8000e2a:	0003      	movs	r3, r0
 8000e2c:	603b      	str	r3, [r7, #0]
		if (now - last_move >= movement_delay) {
 8000e2e:	4b0d      	ldr	r3, [pc, #52]	@ (8000e64 <main+0xac>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	683a      	ldr	r2, [r7, #0]
 8000e34:	1ad3      	subs	r3, r2, r3
 8000e36:	4a0c      	ldr	r2, [pc, #48]	@ (8000e68 <main+0xb0>)
 8000e38:	8812      	ldrh	r2, [r2, #0]
 8000e3a:	4293      	cmp	r3, r2
 8000e3c:	d305      	bcc.n	8000e4a <main+0x92>
			move(1);
 8000e3e:	2001      	movs	r0, #1
 8000e40:	f7ff fd6a 	bl	8000918 <move>
			last_move = now;
 8000e44:	4b07      	ldr	r3, [pc, #28]	@ (8000e64 <main+0xac>)
 8000e46:	683a      	ldr	r2, [r7, #0]
 8000e48:	601a      	str	r2, [r3, #0]
		}
	}


	if (shoot_pressed == 1) {
 8000e4a:	4b09      	ldr	r3, [pc, #36]	@ (8000e70 <main+0xb8>)
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	2b01      	cmp	r3, #1
 8000e52:	d1c6      	bne.n	8000de2 <main+0x2a>
		shoot_pressed = 0;
 8000e54:	4b06      	ldr	r3, [pc, #24]	@ (8000e70 <main+0xb8>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	701a      	strb	r2, [r3, #0]
		shoot_laser();
 8000e5a:	f7ff fda9 	bl	80009b0 <shoot_laser>
	update_score_board();
 8000e5e:	e7c0      	b.n	8000de2 <main+0x2a>
 8000e60:	200025ec 	.word	0x200025ec
 8000e64:	200025fc 	.word	0x200025fc
 8000e68:	2000002c 	.word	0x2000002c
 8000e6c:	200025ed 	.word	0x200025ed
 8000e70:	200025ee 	.word	0x200025ee

08000e74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e74:	b590      	push	{r4, r7, lr}
 8000e76:	b093      	sub	sp, #76	@ 0x4c
 8000e78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e7a:	2414      	movs	r4, #20
 8000e7c:	193b      	adds	r3, r7, r4
 8000e7e:	0018      	movs	r0, r3
 8000e80:	2334      	movs	r3, #52	@ 0x34
 8000e82:	001a      	movs	r2, r3
 8000e84:	2100      	movs	r1, #0
 8000e86:	f003 f8c3 	bl	8004010 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e8a:	1d3b      	adds	r3, r7, #4
 8000e8c:	0018      	movs	r0, r3
 8000e8e:	2310      	movs	r3, #16
 8000e90:	001a      	movs	r2, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	f003 f8bc 	bl	8004010 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e98:	0021      	movs	r1, r4
 8000e9a:	187b      	adds	r3, r7, r1
 8000e9c:	2202      	movs	r2, #2
 8000e9e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ea0:	187b      	adds	r3, r7, r1
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ea6:	187b      	adds	r3, r7, r1
 8000ea8:	2210      	movs	r2, #16
 8000eaa:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000eac:	187b      	adds	r3, r7, r1
 8000eae:	2200      	movs	r2, #0
 8000eb0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eb2:	187b      	adds	r3, r7, r1
 8000eb4:	0018      	movs	r0, r3
 8000eb6:	f001 f99d 	bl	80021f4 <HAL_RCC_OscConfig>
 8000eba:	1e03      	subs	r3, r0, #0
 8000ebc:	d001      	beq.n	8000ec2 <SystemClock_Config+0x4e>
  {
    Error_Handler();
 8000ebe:	f000 f89f 	bl	8001000 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ec2:	1d3b      	adds	r3, r7, #4
 8000ec4:	2207      	movs	r2, #7
 8000ec6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000ec8:	1d3b      	adds	r3, r7, #4
 8000eca:	2200      	movs	r2, #0
 8000ecc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ece:	1d3b      	adds	r3, r7, #4
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ed4:	1d3b      	adds	r3, r7, #4
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000eda:	1d3b      	adds	r3, r7, #4
 8000edc:	2100      	movs	r1, #0
 8000ede:	0018      	movs	r0, r3
 8000ee0:	f001 fd0e 	bl	8002900 <HAL_RCC_ClockConfig>
 8000ee4:	1e03      	subs	r3, r0, #0
 8000ee6:	d001      	beq.n	8000eec <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000ee8:	f000 f88a 	bl	8001000 <Error_Handler>
  }
}
 8000eec:	46c0      	nop			@ (mov r8, r8)
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	b013      	add	sp, #76	@ 0x4c
 8000ef2:	bd90      	pop	{r4, r7, pc}

08000ef4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	0002      	movs	r2, r0
 8000efc:	1dbb      	adds	r3, r7, #6
 8000efe:	801a      	strh	r2, [r3, #0]

	uint32_t now = HAL_GetTick();
 8000f00:	f000 fbf0 	bl	80016e4 <HAL_GetTick>
 8000f04:	0003      	movs	r3, r0
 8000f06:	60fb      	str	r3, [r7, #12]
	// Inside an interrupt context, interrupts are usually disabled or of lower priority.
	// The DMA complete callback (which sets lcd_dma_ready = true) happens in an interrupt.
	// Since interrupts are disabled while servicing GPIO EXTI, the DMA complete interrupt never runs.
	// So I need to do these flags

	switch (GPIO_Pin) {
 8000f08:	1dbb      	adds	r3, r7, #6
 8000f0a:	881b      	ldrh	r3, [r3, #0]
 8000f0c:	2280      	movs	r2, #128	@ 0x80
 8000f0e:	0212      	lsls	r2, r2, #8
 8000f10:	4293      	cmp	r3, r2
 8000f12:	d047      	beq.n	8000fa4 <HAL_GPIO_EXTI_Callback+0xb0>
 8000f14:	2280      	movs	r2, #128	@ 0x80
 8000f16:	0212      	lsls	r2, r2, #8
 8000f18:	4293      	cmp	r3, r2
 8000f1a:	dc57      	bgt.n	8000fcc <HAL_GPIO_EXTI_Callback+0xd8>
 8000f1c:	2b08      	cmp	r3, #8
 8000f1e:	d023      	beq.n	8000f68 <HAL_GPIO_EXTI_Callback+0x74>
 8000f20:	2280      	movs	r2, #128	@ 0x80
 8000f22:	0192      	lsls	r2, r2, #6
 8000f24:	4293      	cmp	r3, r2
 8000f26:	d151      	bne.n	8000fcc <HAL_GPIO_EXTI_Callback+0xd8>

		// set flags then in the main loop call the move() function
		case RIGHT_PUSH_Pin:
			// toggle for visual debugging
			HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8000f28:	4b2e      	ldr	r3, [pc, #184]	@ (8000fe4 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000f2a:	2140      	movs	r1, #64	@ 0x40
 8000f2c:	0018      	movs	r0, r3
 8000f2e:	f001 f929 	bl	8002184 <HAL_GPIO_TogglePin>

			// verify debounce then check if button was pushed or released
			if (now - last_right >= DEBOUNCE_DELAY) {
 8000f32:	4b2d      	ldr	r3, [pc, #180]	@ (8000fe8 <HAL_GPIO_EXTI_Callback+0xf4>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	68fa      	ldr	r2, [r7, #12]
 8000f38:	1ad3      	subs	r3, r2, r3
 8000f3a:	2b63      	cmp	r3, #99	@ 0x63
 8000f3c:	d948      	bls.n	8000fd0 <HAL_GPIO_EXTI_Callback+0xdc>
				last_right = now;
 8000f3e:	4b2a      	ldr	r3, [pc, #168]	@ (8000fe8 <HAL_GPIO_EXTI_Callback+0xf4>)
 8000f40:	68fa      	ldr	r2, [r7, #12]
 8000f42:	601a      	str	r2, [r3, #0]
				if (HAL_GPIO_ReadPin(RIGHT_PUSH_GPIO_Port, RIGHT_PUSH_Pin) == GPIO_PIN_SET) {
 8000f44:	2380      	movs	r3, #128	@ 0x80
 8000f46:	019b      	lsls	r3, r3, #6
 8000f48:	4a26      	ldr	r2, [pc, #152]	@ (8000fe4 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000f4a:	0019      	movs	r1, r3
 8000f4c:	0010      	movs	r0, r2
 8000f4e:	f001 f8df 	bl	8002110 <HAL_GPIO_ReadPin>
 8000f52:	0003      	movs	r3, r0
 8000f54:	2b01      	cmp	r3, #1
 8000f56:	d103      	bne.n	8000f60 <HAL_GPIO_EXTI_Callback+0x6c>
					right_pressed = 1;
 8000f58:	4b24      	ldr	r3, [pc, #144]	@ (8000fec <HAL_GPIO_EXTI_Callback+0xf8>)
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	701a      	strb	r2, [r3, #0]
				else {
					right_pressed = 0;
				}
			}

			break;
 8000f5e:	e037      	b.n	8000fd0 <HAL_GPIO_EXTI_Callback+0xdc>
					right_pressed = 0;
 8000f60:	4b22      	ldr	r3, [pc, #136]	@ (8000fec <HAL_GPIO_EXTI_Callback+0xf8>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	701a      	strb	r2, [r3, #0]
			break;
 8000f66:	e033      	b.n	8000fd0 <HAL_GPIO_EXTI_Callback+0xdc>

		case LEFT_PUSH_Pin:
			HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8000f68:	4b1e      	ldr	r3, [pc, #120]	@ (8000fe4 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000f6a:	2180      	movs	r1, #128	@ 0x80
 8000f6c:	0018      	movs	r0, r3
 8000f6e:	f001 f909 	bl	8002184 <HAL_GPIO_TogglePin>


			if (now - last_left >= DEBOUNCE_DELAY) {
 8000f72:	4b1f      	ldr	r3, [pc, #124]	@ (8000ff0 <HAL_GPIO_EXTI_Callback+0xfc>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	68fa      	ldr	r2, [r7, #12]
 8000f78:	1ad3      	subs	r3, r2, r3
 8000f7a:	2b63      	cmp	r3, #99	@ 0x63
 8000f7c:	d92a      	bls.n	8000fd4 <HAL_GPIO_EXTI_Callback+0xe0>
				last_left = now;
 8000f7e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ff0 <HAL_GPIO_EXTI_Callback+0xfc>)
 8000f80:	68fa      	ldr	r2, [r7, #12]
 8000f82:	601a      	str	r2, [r3, #0]
				if (HAL_GPIO_ReadPin(LEFT_PUSH_GPIO_Port, LEFT_PUSH_Pin) == GPIO_PIN_SET) {
 8000f84:	4b17      	ldr	r3, [pc, #92]	@ (8000fe4 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000f86:	2108      	movs	r1, #8
 8000f88:	0018      	movs	r0, r3
 8000f8a:	f001 f8c1 	bl	8002110 <HAL_GPIO_ReadPin>
 8000f8e:	0003      	movs	r3, r0
 8000f90:	2b01      	cmp	r3, #1
 8000f92:	d103      	bne.n	8000f9c <HAL_GPIO_EXTI_Callback+0xa8>
					left_pressed = 1;
 8000f94:	4b17      	ldr	r3, [pc, #92]	@ (8000ff4 <HAL_GPIO_EXTI_Callback+0x100>)
 8000f96:	2201      	movs	r2, #1
 8000f98:	701a      	strb	r2, [r3, #0]
				}
				else {
					left_pressed = 0;
				}
			}
			break;
 8000f9a:	e01b      	b.n	8000fd4 <HAL_GPIO_EXTI_Callback+0xe0>
					left_pressed = 0;
 8000f9c:	4b15      	ldr	r3, [pc, #84]	@ (8000ff4 <HAL_GPIO_EXTI_Callback+0x100>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	701a      	strb	r2, [r3, #0]
			break;
 8000fa2:	e017      	b.n	8000fd4 <HAL_GPIO_EXTI_Callback+0xe0>


		case SHOOT_PUSH_Pin:
			HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 8000fa4:	2380      	movs	r3, #128	@ 0x80
 8000fa6:	005b      	lsls	r3, r3, #1
 8000fa8:	4a0e      	ldr	r2, [pc, #56]	@ (8000fe4 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000faa:	0019      	movs	r1, r3
 8000fac:	0010      	movs	r0, r2
 8000fae:	f001 f8e9 	bl	8002184 <HAL_GPIO_TogglePin>
			if (now - last_shoot > DEBOUNCE_DELAY) {
 8000fb2:	4b11      	ldr	r3, [pc, #68]	@ (8000ff8 <HAL_GPIO_EXTI_Callback+0x104>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	68fa      	ldr	r2, [r7, #12]
 8000fb8:	1ad3      	subs	r3, r2, r3
 8000fba:	2b64      	cmp	r3, #100	@ 0x64
 8000fbc:	d90c      	bls.n	8000fd8 <HAL_GPIO_EXTI_Callback+0xe4>
				last_shoot = now;
 8000fbe:	4b0e      	ldr	r3, [pc, #56]	@ (8000ff8 <HAL_GPIO_EXTI_Callback+0x104>)
 8000fc0:	68fa      	ldr	r2, [r7, #12]
 8000fc2:	601a      	str	r2, [r3, #0]
				shoot_pressed = 1;
 8000fc4:	4b0d      	ldr	r3, [pc, #52]	@ (8000ffc <HAL_GPIO_EXTI_Callback+0x108>)
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000fca:	e005      	b.n	8000fd8 <HAL_GPIO_EXTI_Callback+0xe4>

		default:
			break;
 8000fcc:	46c0      	nop			@ (mov r8, r8)
 8000fce:	e004      	b.n	8000fda <HAL_GPIO_EXTI_Callback+0xe6>
			break;
 8000fd0:	46c0      	nop			@ (mov r8, r8)
 8000fd2:	e002      	b.n	8000fda <HAL_GPIO_EXTI_Callback+0xe6>
			break;
 8000fd4:	46c0      	nop			@ (mov r8, r8)
 8000fd6:	e000      	b.n	8000fda <HAL_GPIO_EXTI_Callback+0xe6>
			break;
 8000fd8:	46c0      	nop			@ (mov r8, r8)

	}
}
 8000fda:	46c0      	nop			@ (mov r8, r8)
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	b004      	add	sp, #16
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	46c0      	nop			@ (mov r8, r8)
 8000fe4:	48000800 	.word	0x48000800
 8000fe8:	200025f0 	.word	0x200025f0
 8000fec:	200025ed 	.word	0x200025ed
 8000ff0:	200025f4 	.word	0x200025f4
 8000ff4:	200025ec 	.word	0x200025ec
 8000ff8:	200025f8 	.word	0x200025f8
 8000ffc:	200025ee 	.word	0x200025ee

08001000 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001004:	b672      	cpsid	i
}
 8001006:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001008:	46c0      	nop			@ (mov r8, r8)
 800100a:	e7fd      	b.n	8001008 <Error_Handler+0x8>

0800100c <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001010:	4b1b      	ldr	r3, [pc, #108]	@ (8001080 <MX_SPI2_Init+0x74>)
 8001012:	4a1c      	ldr	r2, [pc, #112]	@ (8001084 <MX_SPI2_Init+0x78>)
 8001014:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001016:	4b1a      	ldr	r3, [pc, #104]	@ (8001080 <MX_SPI2_Init+0x74>)
 8001018:	2282      	movs	r2, #130	@ 0x82
 800101a:	0052      	lsls	r2, r2, #1
 800101c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800101e:	4b18      	ldr	r3, [pc, #96]	@ (8001080 <MX_SPI2_Init+0x74>)
 8001020:	2200      	movs	r2, #0
 8001022:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001024:	4b16      	ldr	r3, [pc, #88]	@ (8001080 <MX_SPI2_Init+0x74>)
 8001026:	22e0      	movs	r2, #224	@ 0xe0
 8001028:	00d2      	lsls	r2, r2, #3
 800102a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800102c:	4b14      	ldr	r3, [pc, #80]	@ (8001080 <MX_SPI2_Init+0x74>)
 800102e:	2200      	movs	r2, #0
 8001030:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001032:	4b13      	ldr	r3, [pc, #76]	@ (8001080 <MX_SPI2_Init+0x74>)
 8001034:	2200      	movs	r2, #0
 8001036:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001038:	4b11      	ldr	r3, [pc, #68]	@ (8001080 <MX_SPI2_Init+0x74>)
 800103a:	2280      	movs	r2, #128	@ 0x80
 800103c:	0092      	lsls	r2, r2, #2
 800103e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001040:	4b0f      	ldr	r3, [pc, #60]	@ (8001080 <MX_SPI2_Init+0x74>)
 8001042:	2200      	movs	r2, #0
 8001044:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001046:	4b0e      	ldr	r3, [pc, #56]	@ (8001080 <MX_SPI2_Init+0x74>)
 8001048:	2200      	movs	r2, #0
 800104a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800104c:	4b0c      	ldr	r3, [pc, #48]	@ (8001080 <MX_SPI2_Init+0x74>)
 800104e:	2200      	movs	r2, #0
 8001050:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001052:	4b0b      	ldr	r3, [pc, #44]	@ (8001080 <MX_SPI2_Init+0x74>)
 8001054:	2200      	movs	r2, #0
 8001056:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001058:	4b09      	ldr	r3, [pc, #36]	@ (8001080 <MX_SPI2_Init+0x74>)
 800105a:	2207      	movs	r2, #7
 800105c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800105e:	4b08      	ldr	r3, [pc, #32]	@ (8001080 <MX_SPI2_Init+0x74>)
 8001060:	2200      	movs	r2, #0
 8001062:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001064:	4b06      	ldr	r3, [pc, #24]	@ (8001080 <MX_SPI2_Init+0x74>)
 8001066:	2208      	movs	r2, #8
 8001068:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800106a:	4b05      	ldr	r3, [pc, #20]	@ (8001080 <MX_SPI2_Init+0x74>)
 800106c:	0018      	movs	r0, r3
 800106e:	f001 fd93 	bl	8002b98 <HAL_SPI_Init>
 8001072:	1e03      	subs	r3, r0, #0
 8001074:	d001      	beq.n	800107a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001076:	f7ff ffc3 	bl	8001000 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800107a:	46c0      	nop			@ (mov r8, r8)
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	20002600 	.word	0x20002600
 8001084:	40003800 	.word	0x40003800

08001088 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001088:	b590      	push	{r4, r7, lr}
 800108a:	b08b      	sub	sp, #44	@ 0x2c
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001090:	2414      	movs	r4, #20
 8001092:	193b      	adds	r3, r7, r4
 8001094:	0018      	movs	r0, r3
 8001096:	2314      	movs	r3, #20
 8001098:	001a      	movs	r2, r3
 800109a:	2100      	movs	r1, #0
 800109c:	f002 ffb8 	bl	8004010 <memset>
  if(spiHandle->Instance==SPI2)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a38      	ldr	r2, [pc, #224]	@ (8001188 <HAL_SPI_MspInit+0x100>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d169      	bne.n	800117e <HAL_SPI_MspInit+0xf6>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80010aa:	4b38      	ldr	r3, [pc, #224]	@ (800118c <HAL_SPI_MspInit+0x104>)
 80010ac:	69da      	ldr	r2, [r3, #28]
 80010ae:	4b37      	ldr	r3, [pc, #220]	@ (800118c <HAL_SPI_MspInit+0x104>)
 80010b0:	2180      	movs	r1, #128	@ 0x80
 80010b2:	01c9      	lsls	r1, r1, #7
 80010b4:	430a      	orrs	r2, r1
 80010b6:	61da      	str	r2, [r3, #28]
 80010b8:	4b34      	ldr	r3, [pc, #208]	@ (800118c <HAL_SPI_MspInit+0x104>)
 80010ba:	69da      	ldr	r2, [r3, #28]
 80010bc:	2380      	movs	r3, #128	@ 0x80
 80010be:	01db      	lsls	r3, r3, #7
 80010c0:	4013      	ands	r3, r2
 80010c2:	613b      	str	r3, [r7, #16]
 80010c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010c6:	4b31      	ldr	r3, [pc, #196]	@ (800118c <HAL_SPI_MspInit+0x104>)
 80010c8:	695a      	ldr	r2, [r3, #20]
 80010ca:	4b30      	ldr	r3, [pc, #192]	@ (800118c <HAL_SPI_MspInit+0x104>)
 80010cc:	2180      	movs	r1, #128	@ 0x80
 80010ce:	02c9      	lsls	r1, r1, #11
 80010d0:	430a      	orrs	r2, r1
 80010d2:	615a      	str	r2, [r3, #20]
 80010d4:	4b2d      	ldr	r3, [pc, #180]	@ (800118c <HAL_SPI_MspInit+0x104>)
 80010d6:	695a      	ldr	r2, [r3, #20]
 80010d8:	2380      	movs	r3, #128	@ 0x80
 80010da:	02db      	lsls	r3, r3, #11
 80010dc:	4013      	ands	r3, r2
 80010de:	60fb      	str	r3, [r7, #12]
 80010e0:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80010e2:	193b      	adds	r3, r7, r4
 80010e4:	22a0      	movs	r2, #160	@ 0xa0
 80010e6:	0212      	lsls	r2, r2, #8
 80010e8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ea:	0021      	movs	r1, r4
 80010ec:	187b      	adds	r3, r7, r1
 80010ee:	2202      	movs	r2, #2
 80010f0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f2:	187b      	adds	r3, r7, r1
 80010f4:	2200      	movs	r2, #0
 80010f6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010f8:	187b      	adds	r3, r7, r1
 80010fa:	2203      	movs	r2, #3
 80010fc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 80010fe:	187b      	adds	r3, r7, r1
 8001100:	2200      	movs	r2, #0
 8001102:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001104:	187b      	adds	r3, r7, r1
 8001106:	4a22      	ldr	r2, [pc, #136]	@ (8001190 <HAL_SPI_MspInit+0x108>)
 8001108:	0019      	movs	r1, r3
 800110a:	0010      	movs	r0, r2
 800110c:	f000 fe88 	bl	8001e20 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8001110:	4b20      	ldr	r3, [pc, #128]	@ (8001194 <HAL_SPI_MspInit+0x10c>)
 8001112:	4a21      	ldr	r2, [pc, #132]	@ (8001198 <HAL_SPI_MspInit+0x110>)
 8001114:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001116:	4b1f      	ldr	r3, [pc, #124]	@ (8001194 <HAL_SPI_MspInit+0x10c>)
 8001118:	2210      	movs	r2, #16
 800111a:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800111c:	4b1d      	ldr	r3, [pc, #116]	@ (8001194 <HAL_SPI_MspInit+0x10c>)
 800111e:	2200      	movs	r2, #0
 8001120:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001122:	4b1c      	ldr	r3, [pc, #112]	@ (8001194 <HAL_SPI_MspInit+0x10c>)
 8001124:	2280      	movs	r2, #128	@ 0x80
 8001126:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001128:	4b1a      	ldr	r3, [pc, #104]	@ (8001194 <HAL_SPI_MspInit+0x10c>)
 800112a:	2200      	movs	r2, #0
 800112c:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800112e:	4b19      	ldr	r3, [pc, #100]	@ (8001194 <HAL_SPI_MspInit+0x10c>)
 8001130:	2200      	movs	r2, #0
 8001132:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001134:	4b17      	ldr	r3, [pc, #92]	@ (8001194 <HAL_SPI_MspInit+0x10c>)
 8001136:	2200      	movs	r2, #0
 8001138:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800113a:	4b16      	ldr	r3, [pc, #88]	@ (8001194 <HAL_SPI_MspInit+0x10c>)
 800113c:	2200      	movs	r2, #0
 800113e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001140:	4b14      	ldr	r3, [pc, #80]	@ (8001194 <HAL_SPI_MspInit+0x10c>)
 8001142:	0018      	movs	r0, r3
 8001144:	f000 fcb6 	bl	8001ab4 <HAL_DMA_Init>
 8001148:	1e03      	subs	r3, r0, #0
 800114a:	d001      	beq.n	8001150 <HAL_SPI_MspInit+0xc8>
    {
      Error_Handler();
 800114c:	f7ff ff58 	bl	8001000 <Error_Handler>
    }

    __HAL_DMA1_REMAP(HAL_DMA1_CH5_SPI2_TX);
 8001150:	4a12      	ldr	r2, [pc, #72]	@ (800119c <HAL_SPI_MspInit+0x114>)
 8001152:	23a8      	movs	r3, #168	@ 0xa8
 8001154:	58d3      	ldr	r3, [r2, r3]
 8001156:	4911      	ldr	r1, [pc, #68]	@ (800119c <HAL_SPI_MspInit+0x114>)
 8001158:	4a11      	ldr	r2, [pc, #68]	@ (80011a0 <HAL_SPI_MspInit+0x118>)
 800115a:	4013      	ands	r3, r2
 800115c:	22a8      	movs	r2, #168	@ 0xa8
 800115e:	508b      	str	r3, [r1, r2]
 8001160:	4a0e      	ldr	r2, [pc, #56]	@ (800119c <HAL_SPI_MspInit+0x114>)
 8001162:	23a8      	movs	r3, #168	@ 0xa8
 8001164:	58d3      	ldr	r3, [r2, r3]
 8001166:	490d      	ldr	r1, [pc, #52]	@ (800119c <HAL_SPI_MspInit+0x114>)
 8001168:	22c0      	movs	r2, #192	@ 0xc0
 800116a:	0292      	lsls	r2, r2, #10
 800116c:	4313      	orrs	r3, r2
 800116e:	22a8      	movs	r2, #168	@ 0xa8
 8001170:	508b      	str	r3, [r1, r2]

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4a07      	ldr	r2, [pc, #28]	@ (8001194 <HAL_SPI_MspInit+0x10c>)
 8001176:	655a      	str	r2, [r3, #84]	@ 0x54
 8001178:	4b06      	ldr	r3, [pc, #24]	@ (8001194 <HAL_SPI_MspInit+0x10c>)
 800117a:	687a      	ldr	r2, [r7, #4]
 800117c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800117e:	46c0      	nop			@ (mov r8, r8)
 8001180:	46bd      	mov	sp, r7
 8001182:	b00b      	add	sp, #44	@ 0x2c
 8001184:	bd90      	pop	{r4, r7, pc}
 8001186:	46c0      	nop			@ (mov r8, r8)
 8001188:	40003800 	.word	0x40003800
 800118c:	40021000 	.word	0x40021000
 8001190:	48000400 	.word	0x48000400
 8001194:	20002664 	.word	0x20002664
 8001198:	40020058 	.word	0x40020058
 800119c:	40020000 	.word	0x40020000
 80011a0:	fff0ffff 	.word	0xfff0ffff

080011a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011aa:	4b0f      	ldr	r3, [pc, #60]	@ (80011e8 <HAL_MspInit+0x44>)
 80011ac:	699a      	ldr	r2, [r3, #24]
 80011ae:	4b0e      	ldr	r3, [pc, #56]	@ (80011e8 <HAL_MspInit+0x44>)
 80011b0:	2101      	movs	r1, #1
 80011b2:	430a      	orrs	r2, r1
 80011b4:	619a      	str	r2, [r3, #24]
 80011b6:	4b0c      	ldr	r3, [pc, #48]	@ (80011e8 <HAL_MspInit+0x44>)
 80011b8:	699b      	ldr	r3, [r3, #24]
 80011ba:	2201      	movs	r2, #1
 80011bc:	4013      	ands	r3, r2
 80011be:	607b      	str	r3, [r7, #4]
 80011c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011c2:	4b09      	ldr	r3, [pc, #36]	@ (80011e8 <HAL_MspInit+0x44>)
 80011c4:	69da      	ldr	r2, [r3, #28]
 80011c6:	4b08      	ldr	r3, [pc, #32]	@ (80011e8 <HAL_MspInit+0x44>)
 80011c8:	2180      	movs	r1, #128	@ 0x80
 80011ca:	0549      	lsls	r1, r1, #21
 80011cc:	430a      	orrs	r2, r1
 80011ce:	61da      	str	r2, [r3, #28]
 80011d0:	4b05      	ldr	r3, [pc, #20]	@ (80011e8 <HAL_MspInit+0x44>)
 80011d2:	69da      	ldr	r2, [r3, #28]
 80011d4:	2380      	movs	r3, #128	@ 0x80
 80011d6:	055b      	lsls	r3, r3, #21
 80011d8:	4013      	ands	r3, r2
 80011da:	603b      	str	r3, [r7, #0]
 80011dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011de:	46c0      	nop			@ (mov r8, r8)
 80011e0:	46bd      	mov	sp, r7
 80011e2:	b002      	add	sp, #8
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	46c0      	nop			@ (mov r8, r8)
 80011e8:	40021000 	.word	0x40021000

080011ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011f0:	46c0      	nop			@ (mov r8, r8)
 80011f2:	e7fd      	b.n	80011f0 <NMI_Handler+0x4>

080011f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011f8:	46c0      	nop			@ (mov r8, r8)
 80011fa:	e7fd      	b.n	80011f8 <HardFault_Handler+0x4>

080011fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001200:	46c0      	nop			@ (mov r8, r8)
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}

08001206 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001206:	b580      	push	{r7, lr}
 8001208:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800120a:	46c0      	nop			@ (mov r8, r8)
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}

08001210 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001214:	f000 fa54 	bl	80016c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001218:	46c0      	nop			@ (mov r8, r8)
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}

0800121e <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 800121e:	b580      	push	{r7, lr}
 8001220:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LEFT_PUSH_Pin);
 8001222:	2008      	movs	r0, #8
 8001224:	f000 ffca 	bl	80021bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8001228:	46c0      	nop			@ (mov r8, r8)
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}

0800122e <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800122e:	b580      	push	{r7, lr}
 8001230:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RIGHT_PUSH_Pin);
 8001232:	2380      	movs	r3, #128	@ 0x80
 8001234:	019b      	lsls	r3, r3, #6
 8001236:	0018      	movs	r0, r3
 8001238:	f000 ffc0 	bl	80021bc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SHOOT_PUSH_Pin);
 800123c:	2380      	movs	r3, #128	@ 0x80
 800123e:	021b      	lsls	r3, r3, #8
 8001240:	0018      	movs	r0, r3
 8001242:	f000 ffbb 	bl	80021bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8001246:	46c0      	nop			@ (mov r8, r8)
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}

0800124c <DMA1_Ch4_7_DMA2_Ch3_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 to 7 and DMA2 channel 3 to 5 interrupts.
  */
void DMA1_Ch4_7_DMA2_Ch3_5_IRQHandler(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Ch4_7_DMA2_Ch3_5_IRQn 0 */

  /* USER CODE END DMA1_Ch4_7_DMA2_Ch3_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001250:	4b03      	ldr	r3, [pc, #12]	@ (8001260 <DMA1_Ch4_7_DMA2_Ch3_5_IRQHandler+0x14>)
 8001252:	0018      	movs	r0, r3
 8001254:	f000 fcdc 	bl	8001c10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Ch4_7_DMA2_Ch3_5_IRQn 1 */

  /* USER CODE END DMA1_Ch4_7_DMA2_Ch3_5_IRQn 1 */
}
 8001258:	46c0      	nop			@ (mov r8, r8)
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	46c0      	nop			@ (mov r8, r8)
 8001260:	20002664 	.word	0x20002664

08001264 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
  return 1;
 8001268:	2301      	movs	r3, #1
}
 800126a:	0018      	movs	r0, r3
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}

08001270 <_kill>:

int _kill(int pid, int sig)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
 8001278:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800127a:	f002 ff1f 	bl	80040bc <__errno>
 800127e:	0003      	movs	r3, r0
 8001280:	2216      	movs	r2, #22
 8001282:	601a      	str	r2, [r3, #0]
  return -1;
 8001284:	2301      	movs	r3, #1
 8001286:	425b      	negs	r3, r3
}
 8001288:	0018      	movs	r0, r3
 800128a:	46bd      	mov	sp, r7
 800128c:	b002      	add	sp, #8
 800128e:	bd80      	pop	{r7, pc}

08001290 <_exit>:

void _exit (int status)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001298:	2301      	movs	r3, #1
 800129a:	425a      	negs	r2, r3
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	0011      	movs	r1, r2
 80012a0:	0018      	movs	r0, r3
 80012a2:	f7ff ffe5 	bl	8001270 <_kill>
  while (1) {}    /* Make sure we hang here */
 80012a6:	46c0      	nop			@ (mov r8, r8)
 80012a8:	e7fd      	b.n	80012a6 <_exit+0x16>

080012aa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012aa:	b580      	push	{r7, lr}
 80012ac:	b086      	sub	sp, #24
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	60f8      	str	r0, [r7, #12]
 80012b2:	60b9      	str	r1, [r7, #8]
 80012b4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012b6:	2300      	movs	r3, #0
 80012b8:	617b      	str	r3, [r7, #20]
 80012ba:	e00a      	b.n	80012d2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80012bc:	e000      	b.n	80012c0 <_read+0x16>
 80012be:	bf00      	nop
 80012c0:	0001      	movs	r1, r0
 80012c2:	68bb      	ldr	r3, [r7, #8]
 80012c4:	1c5a      	adds	r2, r3, #1
 80012c6:	60ba      	str	r2, [r7, #8]
 80012c8:	b2ca      	uxtb	r2, r1
 80012ca:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	3301      	adds	r3, #1
 80012d0:	617b      	str	r3, [r7, #20]
 80012d2:	697a      	ldr	r2, [r7, #20]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	429a      	cmp	r2, r3
 80012d8:	dbf0      	blt.n	80012bc <_read+0x12>
  }

  return len;
 80012da:	687b      	ldr	r3, [r7, #4]
}
 80012dc:	0018      	movs	r0, r3
 80012de:	46bd      	mov	sp, r7
 80012e0:	b006      	add	sp, #24
 80012e2:	bd80      	pop	{r7, pc}

080012e4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b086      	sub	sp, #24
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	60f8      	str	r0, [r7, #12]
 80012ec:	60b9      	str	r1, [r7, #8]
 80012ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012f0:	2300      	movs	r3, #0
 80012f2:	617b      	str	r3, [r7, #20]
 80012f4:	e009      	b.n	800130a <_write+0x26>
  {
    __io_putchar(*ptr++);
 80012f6:	68bb      	ldr	r3, [r7, #8]
 80012f8:	1c5a      	adds	r2, r3, #1
 80012fa:	60ba      	str	r2, [r7, #8]
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	0018      	movs	r0, r3
 8001300:	e000      	b.n	8001304 <_write+0x20>
 8001302:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	3301      	adds	r3, #1
 8001308:	617b      	str	r3, [r7, #20]
 800130a:	697a      	ldr	r2, [r7, #20]
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	429a      	cmp	r2, r3
 8001310:	dbf1      	blt.n	80012f6 <_write+0x12>
  }
  return len;
 8001312:	687b      	ldr	r3, [r7, #4]
}
 8001314:	0018      	movs	r0, r3
 8001316:	46bd      	mov	sp, r7
 8001318:	b006      	add	sp, #24
 800131a:	bd80      	pop	{r7, pc}

0800131c <_close>:

int _close(int file)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001324:	2301      	movs	r3, #1
 8001326:	425b      	negs	r3, r3
}
 8001328:	0018      	movs	r0, r3
 800132a:	46bd      	mov	sp, r7
 800132c:	b002      	add	sp, #8
 800132e:	bd80      	pop	{r7, pc}

08001330 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
 8001338:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	2280      	movs	r2, #128	@ 0x80
 800133e:	0192      	lsls	r2, r2, #6
 8001340:	605a      	str	r2, [r3, #4]
  return 0;
 8001342:	2300      	movs	r3, #0
}
 8001344:	0018      	movs	r0, r3
 8001346:	46bd      	mov	sp, r7
 8001348:	b002      	add	sp, #8
 800134a:	bd80      	pop	{r7, pc}

0800134c <_isatty>:

int _isatty(int file)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001354:	2301      	movs	r3, #1
}
 8001356:	0018      	movs	r0, r3
 8001358:	46bd      	mov	sp, r7
 800135a:	b002      	add	sp, #8
 800135c:	bd80      	pop	{r7, pc}

0800135e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800135e:	b580      	push	{r7, lr}
 8001360:	b084      	sub	sp, #16
 8001362:	af00      	add	r7, sp, #0
 8001364:	60f8      	str	r0, [r7, #12]
 8001366:	60b9      	str	r1, [r7, #8]
 8001368:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800136a:	2300      	movs	r3, #0
}
 800136c:	0018      	movs	r0, r3
 800136e:	46bd      	mov	sp, r7
 8001370:	b004      	add	sp, #16
 8001372:	bd80      	pop	{r7, pc}

08001374 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b086      	sub	sp, #24
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800137c:	4a14      	ldr	r2, [pc, #80]	@ (80013d0 <_sbrk+0x5c>)
 800137e:	4b15      	ldr	r3, [pc, #84]	@ (80013d4 <_sbrk+0x60>)
 8001380:	1ad3      	subs	r3, r2, r3
 8001382:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001388:	4b13      	ldr	r3, [pc, #76]	@ (80013d8 <_sbrk+0x64>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d102      	bne.n	8001396 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001390:	4b11      	ldr	r3, [pc, #68]	@ (80013d8 <_sbrk+0x64>)
 8001392:	4a12      	ldr	r2, [pc, #72]	@ (80013dc <_sbrk+0x68>)
 8001394:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001396:	4b10      	ldr	r3, [pc, #64]	@ (80013d8 <_sbrk+0x64>)
 8001398:	681a      	ldr	r2, [r3, #0]
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	18d3      	adds	r3, r2, r3
 800139e:	693a      	ldr	r2, [r7, #16]
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d207      	bcs.n	80013b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013a4:	f002 fe8a 	bl	80040bc <__errno>
 80013a8:	0003      	movs	r3, r0
 80013aa:	220c      	movs	r2, #12
 80013ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013ae:	2301      	movs	r3, #1
 80013b0:	425b      	negs	r3, r3
 80013b2:	e009      	b.n	80013c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013b4:	4b08      	ldr	r3, [pc, #32]	@ (80013d8 <_sbrk+0x64>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013ba:	4b07      	ldr	r3, [pc, #28]	@ (80013d8 <_sbrk+0x64>)
 80013bc:	681a      	ldr	r2, [r3, #0]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	18d2      	adds	r2, r2, r3
 80013c2:	4b05      	ldr	r3, [pc, #20]	@ (80013d8 <_sbrk+0x64>)
 80013c4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80013c6:	68fb      	ldr	r3, [r7, #12]
}
 80013c8:	0018      	movs	r0, r3
 80013ca:	46bd      	mov	sp, r7
 80013cc:	b006      	add	sp, #24
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	20008000 	.word	0x20008000
 80013d4:	00000400 	.word	0x00000400
 80013d8:	200026a8 	.word	0x200026a8
 80013dc:	20002848 	.word	0x20002848

080013e0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80013e4:	46c0      	nop			@ (mov r8, r8)
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
	...

080013ec <MX_TIM15_Init>:

TIM_HandleTypeDef htim15;

/* TIM15 init function */
void MX_TIM15_Init(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b092      	sub	sp, #72	@ 0x48
 80013f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013f2:	2340      	movs	r3, #64	@ 0x40
 80013f4:	18fb      	adds	r3, r7, r3
 80013f6:	0018      	movs	r0, r3
 80013f8:	2308      	movs	r3, #8
 80013fa:	001a      	movs	r2, r3
 80013fc:	2100      	movs	r1, #0
 80013fe:	f002 fe07 	bl	8004010 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001402:	2324      	movs	r3, #36	@ 0x24
 8001404:	18fb      	adds	r3, r7, r3
 8001406:	0018      	movs	r0, r3
 8001408:	231c      	movs	r3, #28
 800140a:	001a      	movs	r2, r3
 800140c:	2100      	movs	r1, #0
 800140e:	f002 fdff 	bl	8004010 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001412:	1d3b      	adds	r3, r7, #4
 8001414:	0018      	movs	r0, r3
 8001416:	2320      	movs	r3, #32
 8001418:	001a      	movs	r2, r3
 800141a:	2100      	movs	r1, #0
 800141c:	f002 fdf8 	bl	8004010 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8001420:	4b3a      	ldr	r3, [pc, #232]	@ (800150c <MX_TIM15_Init+0x120>)
 8001422:	4a3b      	ldr	r2, [pc, #236]	@ (8001510 <MX_TIM15_Init+0x124>)
 8001424:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 8-1;
 8001426:	4b39      	ldr	r3, [pc, #228]	@ (800150c <MX_TIM15_Init+0x120>)
 8001428:	2207      	movs	r2, #7
 800142a:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800142c:	4b37      	ldr	r3, [pc, #220]	@ (800150c <MX_TIM15_Init+0x120>)
 800142e:	2200      	movs	r2, #0
 8001430:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 10000-1;
 8001432:	4b36      	ldr	r3, [pc, #216]	@ (800150c <MX_TIM15_Init+0x120>)
 8001434:	4a37      	ldr	r2, [pc, #220]	@ (8001514 <MX_TIM15_Init+0x128>)
 8001436:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001438:	4b34      	ldr	r3, [pc, #208]	@ (800150c <MX_TIM15_Init+0x120>)
 800143a:	2200      	movs	r2, #0
 800143c:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800143e:	4b33      	ldr	r3, [pc, #204]	@ (800150c <MX_TIM15_Init+0x120>)
 8001440:	2200      	movs	r2, #0
 8001442:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001444:	4b31      	ldr	r3, [pc, #196]	@ (800150c <MX_TIM15_Init+0x120>)
 8001446:	2200      	movs	r2, #0
 8001448:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 800144a:	4b30      	ldr	r3, [pc, #192]	@ (800150c <MX_TIM15_Init+0x120>)
 800144c:	0018      	movs	r0, r3
 800144e:	f001 ff69 	bl	8003324 <HAL_TIM_PWM_Init>
 8001452:	1e03      	subs	r3, r0, #0
 8001454:	d001      	beq.n	800145a <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 8001456:	f7ff fdd3 	bl	8001000 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800145a:	2140      	movs	r1, #64	@ 0x40
 800145c:	187b      	adds	r3, r7, r1
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001462:	187b      	adds	r3, r7, r1
 8001464:	2200      	movs	r2, #0
 8001466:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001468:	187a      	adds	r2, r7, r1
 800146a:	4b28      	ldr	r3, [pc, #160]	@ (800150c <MX_TIM15_Init+0x120>)
 800146c:	0011      	movs	r1, r2
 800146e:	0018      	movs	r0, r3
 8001470:	f002 fbd4 	bl	8003c1c <HAL_TIMEx_MasterConfigSynchronization>
 8001474:	1e03      	subs	r3, r0, #0
 8001476:	d001      	beq.n	800147c <MX_TIM15_Init+0x90>
  {
    Error_Handler();
 8001478:	f7ff fdc2 	bl	8001000 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800147c:	2124      	movs	r1, #36	@ 0x24
 800147e:	187b      	adds	r3, r7, r1
 8001480:	2260      	movs	r2, #96	@ 0x60
 8001482:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 65535;
 8001484:	187b      	adds	r3, r7, r1
 8001486:	4a24      	ldr	r2, [pc, #144]	@ (8001518 <MX_TIM15_Init+0x12c>)
 8001488:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800148a:	187b      	adds	r3, r7, r1
 800148c:	2200      	movs	r2, #0
 800148e:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001490:	187b      	adds	r3, r7, r1
 8001492:	2200      	movs	r2, #0
 8001494:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001496:	187b      	adds	r3, r7, r1
 8001498:	2200      	movs	r2, #0
 800149a:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800149c:	187b      	adds	r3, r7, r1
 800149e:	2200      	movs	r2, #0
 80014a0:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80014a2:	187b      	adds	r3, r7, r1
 80014a4:	2200      	movs	r2, #0
 80014a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014a8:	1879      	adds	r1, r7, r1
 80014aa:	4b18      	ldr	r3, [pc, #96]	@ (800150c <MX_TIM15_Init+0x120>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	0018      	movs	r0, r3
 80014b0:	f002 f840 	bl	8003534 <HAL_TIM_PWM_ConfigChannel>
 80014b4:	1e03      	subs	r3, r0, #0
 80014b6:	d001      	beq.n	80014bc <MX_TIM15_Init+0xd0>
  {
    Error_Handler();
 80014b8:	f7ff fda2 	bl	8001000 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80014bc:	1d3b      	adds	r3, r7, #4
 80014be:	2200      	movs	r2, #0
 80014c0:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80014c2:	1d3b      	adds	r3, r7, #4
 80014c4:	2200      	movs	r2, #0
 80014c6:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80014c8:	1d3b      	adds	r3, r7, #4
 80014ca:	2200      	movs	r2, #0
 80014cc:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80014ce:	1d3b      	adds	r3, r7, #4
 80014d0:	2200      	movs	r2, #0
 80014d2:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80014d4:	1d3b      	adds	r3, r7, #4
 80014d6:	2200      	movs	r2, #0
 80014d8:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80014da:	1d3b      	adds	r3, r7, #4
 80014dc:	2280      	movs	r2, #128	@ 0x80
 80014de:	0192      	lsls	r2, r2, #6
 80014e0:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80014e2:	1d3b      	adds	r3, r7, #4
 80014e4:	2200      	movs	r2, #0
 80014e6:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 80014e8:	1d3a      	adds	r2, r7, #4
 80014ea:	4b08      	ldr	r3, [pc, #32]	@ (800150c <MX_TIM15_Init+0x120>)
 80014ec:	0011      	movs	r1, r2
 80014ee:	0018      	movs	r0, r3
 80014f0:	f002 fbf2 	bl	8003cd8 <HAL_TIMEx_ConfigBreakDeadTime>
 80014f4:	1e03      	subs	r3, r0, #0
 80014f6:	d001      	beq.n	80014fc <MX_TIM15_Init+0x110>
  {
    Error_Handler();
 80014f8:	f7ff fd82 	bl	8001000 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 80014fc:	4b03      	ldr	r3, [pc, #12]	@ (800150c <MX_TIM15_Init+0x120>)
 80014fe:	0018      	movs	r0, r3
 8001500:	f000 f82c 	bl	800155c <HAL_TIM_MspPostInit>

}
 8001504:	46c0      	nop			@ (mov r8, r8)
 8001506:	46bd      	mov	sp, r7
 8001508:	b012      	add	sp, #72	@ 0x48
 800150a:	bd80      	pop	{r7, pc}
 800150c:	200026ac 	.word	0x200026ac
 8001510:	40014000 	.word	0x40014000
 8001514:	0000270f 	.word	0x0000270f
 8001518:	0000ffff 	.word	0x0000ffff

0800151c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b084      	sub	sp, #16
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM15)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a0a      	ldr	r2, [pc, #40]	@ (8001554 <HAL_TIM_PWM_MspInit+0x38>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d10d      	bne.n	800154a <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM15_MspInit 0 */

  /* USER CODE END TIM15_MspInit 0 */
    /* TIM15 clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 800152e:	4b0a      	ldr	r3, [pc, #40]	@ (8001558 <HAL_TIM_PWM_MspInit+0x3c>)
 8001530:	699a      	ldr	r2, [r3, #24]
 8001532:	4b09      	ldr	r3, [pc, #36]	@ (8001558 <HAL_TIM_PWM_MspInit+0x3c>)
 8001534:	2180      	movs	r1, #128	@ 0x80
 8001536:	0249      	lsls	r1, r1, #9
 8001538:	430a      	orrs	r2, r1
 800153a:	619a      	str	r2, [r3, #24]
 800153c:	4b06      	ldr	r3, [pc, #24]	@ (8001558 <HAL_TIM_PWM_MspInit+0x3c>)
 800153e:	699a      	ldr	r2, [r3, #24]
 8001540:	2380      	movs	r3, #128	@ 0x80
 8001542:	025b      	lsls	r3, r3, #9
 8001544:	4013      	ands	r3, r2
 8001546:	60fb      	str	r3, [r7, #12]
 8001548:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 800154a:	46c0      	nop			@ (mov r8, r8)
 800154c:	46bd      	mov	sp, r7
 800154e:	b004      	add	sp, #16
 8001550:	bd80      	pop	{r7, pc}
 8001552:	46c0      	nop			@ (mov r8, r8)
 8001554:	40014000 	.word	0x40014000
 8001558:	40021000 	.word	0x40021000

0800155c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800155c:	b590      	push	{r4, r7, lr}
 800155e:	b089      	sub	sp, #36	@ 0x24
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001564:	240c      	movs	r4, #12
 8001566:	193b      	adds	r3, r7, r4
 8001568:	0018      	movs	r0, r3
 800156a:	2314      	movs	r3, #20
 800156c:	001a      	movs	r2, r3
 800156e:	2100      	movs	r1, #0
 8001570:	f002 fd4e 	bl	8004010 <memset>
  if(timHandle->Instance==TIM15)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4a15      	ldr	r2, [pc, #84]	@ (80015d0 <HAL_TIM_MspPostInit+0x74>)
 800157a:	4293      	cmp	r3, r2
 800157c:	d124      	bne.n	80015c8 <HAL_TIM_MspPostInit+0x6c>
  {
  /* USER CODE BEGIN TIM15_MspPostInit 0 */

  /* USER CODE END TIM15_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800157e:	4b15      	ldr	r3, [pc, #84]	@ (80015d4 <HAL_TIM_MspPostInit+0x78>)
 8001580:	695a      	ldr	r2, [r3, #20]
 8001582:	4b14      	ldr	r3, [pc, #80]	@ (80015d4 <HAL_TIM_MspPostInit+0x78>)
 8001584:	2180      	movs	r1, #128	@ 0x80
 8001586:	02c9      	lsls	r1, r1, #11
 8001588:	430a      	orrs	r2, r1
 800158a:	615a      	str	r2, [r3, #20]
 800158c:	4b11      	ldr	r3, [pc, #68]	@ (80015d4 <HAL_TIM_MspPostInit+0x78>)
 800158e:	695a      	ldr	r2, [r3, #20]
 8001590:	2380      	movs	r3, #128	@ 0x80
 8001592:	02db      	lsls	r3, r3, #11
 8001594:	4013      	ands	r3, r2
 8001596:	60bb      	str	r3, [r7, #8]
 8001598:	68bb      	ldr	r3, [r7, #8]
    /**TIM15 GPIO Configuration
    PB14     ------> TIM15_CH1
    */
    GPIO_InitStruct.Pin = LED_PWM_Pin;
 800159a:	193b      	adds	r3, r7, r4
 800159c:	2280      	movs	r2, #128	@ 0x80
 800159e:	01d2      	lsls	r2, r2, #7
 80015a0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015a2:	0021      	movs	r1, r4
 80015a4:	187b      	adds	r3, r7, r1
 80015a6:	2202      	movs	r2, #2
 80015a8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015aa:	187b      	adds	r3, r7, r1
 80015ac:	2200      	movs	r2, #0
 80015ae:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b0:	187b      	adds	r3, r7, r1
 80015b2:	2200      	movs	r2, #0
 80015b4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM15;
 80015b6:	187b      	adds	r3, r7, r1
 80015b8:	2201      	movs	r2, #1
 80015ba:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(LED_PWM_GPIO_Port, &GPIO_InitStruct);
 80015bc:	187b      	adds	r3, r7, r1
 80015be:	4a06      	ldr	r2, [pc, #24]	@ (80015d8 <HAL_TIM_MspPostInit+0x7c>)
 80015c0:	0019      	movs	r1, r3
 80015c2:	0010      	movs	r0, r2
 80015c4:	f000 fc2c 	bl	8001e20 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 80015c8:	46c0      	nop			@ (mov r8, r8)
 80015ca:	46bd      	mov	sp, r7
 80015cc:	b009      	add	sp, #36	@ 0x24
 80015ce:	bd90      	pop	{r4, r7, pc}
 80015d0:	40014000 	.word	0x40014000
 80015d4:	40021000 	.word	0x40021000
 80015d8:	48000400 	.word	0x48000400

080015dc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80015dc:	480d      	ldr	r0, [pc, #52]	@ (8001614 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80015de:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80015e0:	f7ff fefe 	bl	80013e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015e4:	480c      	ldr	r0, [pc, #48]	@ (8001618 <LoopForever+0x6>)
  ldr r1, =_edata
 80015e6:	490d      	ldr	r1, [pc, #52]	@ (800161c <LoopForever+0xa>)
  ldr r2, =_sidata
 80015e8:	4a0d      	ldr	r2, [pc, #52]	@ (8001620 <LoopForever+0xe>)
  movs r3, #0
 80015ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015ec:	e002      	b.n	80015f4 <LoopCopyDataInit>

080015ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015f2:	3304      	adds	r3, #4

080015f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015f8:	d3f9      	bcc.n	80015ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001624 <LoopForever+0x12>)
  ldr r4, =_ebss
 80015fc:	4c0a      	ldr	r4, [pc, #40]	@ (8001628 <LoopForever+0x16>)
  movs r3, #0
 80015fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001600:	e001      	b.n	8001606 <LoopFillZerobss>

08001602 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001602:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001604:	3204      	adds	r2, #4

08001606 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001606:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001608:	d3fb      	bcc.n	8001602 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800160a:	f002 fd5d 	bl	80040c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800160e:	f7ff fbd3 	bl	8000db8 <main>

08001612 <LoopForever>:

LoopForever:
    b LoopForever
 8001612:	e7fe      	b.n	8001612 <LoopForever>
  ldr   r0, =_estack
 8001614:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001618:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800161c:	20001e20 	.word	0x20001e20
  ldr r2, =_sidata
 8001620:	08004ec4 	.word	0x08004ec4
  ldr r2, =_sbss
 8001624:	20001e20 	.word	0x20001e20
  ldr r4, =_ebss
 8001628:	20002844 	.word	0x20002844

0800162c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800162c:	e7fe      	b.n	800162c <ADC1_COMP_IRQHandler>
	...

08001630 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001634:	4b07      	ldr	r3, [pc, #28]	@ (8001654 <HAL_Init+0x24>)
 8001636:	681a      	ldr	r2, [r3, #0]
 8001638:	4b06      	ldr	r3, [pc, #24]	@ (8001654 <HAL_Init+0x24>)
 800163a:	2110      	movs	r1, #16
 800163c:	430a      	orrs	r2, r1
 800163e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001640:	2003      	movs	r0, #3
 8001642:	f000 f809 	bl	8001658 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001646:	f7ff fdad 	bl	80011a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800164a:	2300      	movs	r3, #0
}
 800164c:	0018      	movs	r0, r3
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
 8001652:	46c0      	nop			@ (mov r8, r8)
 8001654:	40022000 	.word	0x40022000

08001658 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001658:	b590      	push	{r4, r7, lr}
 800165a:	b083      	sub	sp, #12
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001660:	4b14      	ldr	r3, [pc, #80]	@ (80016b4 <HAL_InitTick+0x5c>)
 8001662:	681c      	ldr	r4, [r3, #0]
 8001664:	4b14      	ldr	r3, [pc, #80]	@ (80016b8 <HAL_InitTick+0x60>)
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	0019      	movs	r1, r3
 800166a:	23fa      	movs	r3, #250	@ 0xfa
 800166c:	0098      	lsls	r0, r3, #2
 800166e:	f7fe fd53 	bl	8000118 <__udivsi3>
 8001672:	0003      	movs	r3, r0
 8001674:	0019      	movs	r1, r3
 8001676:	0020      	movs	r0, r4
 8001678:	f7fe fd4e 	bl	8000118 <__udivsi3>
 800167c:	0003      	movs	r3, r0
 800167e:	0018      	movs	r0, r3
 8001680:	f000 f92f 	bl	80018e2 <HAL_SYSTICK_Config>
 8001684:	1e03      	subs	r3, r0, #0
 8001686:	d001      	beq.n	800168c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001688:	2301      	movs	r3, #1
 800168a:	e00f      	b.n	80016ac <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2b03      	cmp	r3, #3
 8001690:	d80b      	bhi.n	80016aa <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001692:	6879      	ldr	r1, [r7, #4]
 8001694:	2301      	movs	r3, #1
 8001696:	425b      	negs	r3, r3
 8001698:	2200      	movs	r2, #0
 800169a:	0018      	movs	r0, r3
 800169c:	f000 f8fc 	bl	8001898 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016a0:	4b06      	ldr	r3, [pc, #24]	@ (80016bc <HAL_InitTick+0x64>)
 80016a2:	687a      	ldr	r2, [r7, #4]
 80016a4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80016a6:	2300      	movs	r3, #0
 80016a8:	e000      	b.n	80016ac <HAL_InitTick+0x54>
    return HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
}
 80016ac:	0018      	movs	r0, r3
 80016ae:	46bd      	mov	sp, r7
 80016b0:	b003      	add	sp, #12
 80016b2:	bd90      	pop	{r4, r7, pc}
 80016b4:	20001db8 	.word	0x20001db8
 80016b8:	20001dc0 	.word	0x20001dc0
 80016bc:	20001dbc 	.word	0x20001dbc

080016c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016c4:	4b05      	ldr	r3, [pc, #20]	@ (80016dc <HAL_IncTick+0x1c>)
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	001a      	movs	r2, r3
 80016ca:	4b05      	ldr	r3, [pc, #20]	@ (80016e0 <HAL_IncTick+0x20>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	18d2      	adds	r2, r2, r3
 80016d0:	4b03      	ldr	r3, [pc, #12]	@ (80016e0 <HAL_IncTick+0x20>)
 80016d2:	601a      	str	r2, [r3, #0]
}
 80016d4:	46c0      	nop			@ (mov r8, r8)
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	46c0      	nop			@ (mov r8, r8)
 80016dc:	20001dc0 	.word	0x20001dc0
 80016e0:	200026f4 	.word	0x200026f4

080016e4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
  return uwTick;
 80016e8:	4b02      	ldr	r3, [pc, #8]	@ (80016f4 <HAL_GetTick+0x10>)
 80016ea:	681b      	ldr	r3, [r3, #0]
}
 80016ec:	0018      	movs	r0, r3
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	46c0      	nop			@ (mov r8, r8)
 80016f4:	200026f4 	.word	0x200026f4

080016f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001700:	f7ff fff0 	bl	80016e4 <HAL_GetTick>
 8001704:	0003      	movs	r3, r0
 8001706:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	3301      	adds	r3, #1
 8001710:	d005      	beq.n	800171e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001712:	4b0a      	ldr	r3, [pc, #40]	@ (800173c <HAL_Delay+0x44>)
 8001714:	781b      	ldrb	r3, [r3, #0]
 8001716:	001a      	movs	r2, r3
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	189b      	adds	r3, r3, r2
 800171c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800171e:	46c0      	nop			@ (mov r8, r8)
 8001720:	f7ff ffe0 	bl	80016e4 <HAL_GetTick>
 8001724:	0002      	movs	r2, r0
 8001726:	68bb      	ldr	r3, [r7, #8]
 8001728:	1ad3      	subs	r3, r2, r3
 800172a:	68fa      	ldr	r2, [r7, #12]
 800172c:	429a      	cmp	r2, r3
 800172e:	d8f7      	bhi.n	8001720 <HAL_Delay+0x28>
  {
  }
}
 8001730:	46c0      	nop			@ (mov r8, r8)
 8001732:	46c0      	nop			@ (mov r8, r8)
 8001734:	46bd      	mov	sp, r7
 8001736:	b004      	add	sp, #16
 8001738:	bd80      	pop	{r7, pc}
 800173a:	46c0      	nop			@ (mov r8, r8)
 800173c:	20001dc0 	.word	0x20001dc0

08001740 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	0002      	movs	r2, r0
 8001748:	1dfb      	adds	r3, r7, #7
 800174a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800174c:	1dfb      	adds	r3, r7, #7
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	2b7f      	cmp	r3, #127	@ 0x7f
 8001752:	d809      	bhi.n	8001768 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001754:	1dfb      	adds	r3, r7, #7
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	001a      	movs	r2, r3
 800175a:	231f      	movs	r3, #31
 800175c:	401a      	ands	r2, r3
 800175e:	4b04      	ldr	r3, [pc, #16]	@ (8001770 <__NVIC_EnableIRQ+0x30>)
 8001760:	2101      	movs	r1, #1
 8001762:	4091      	lsls	r1, r2
 8001764:	000a      	movs	r2, r1
 8001766:	601a      	str	r2, [r3, #0]
  }
}
 8001768:	46c0      	nop			@ (mov r8, r8)
 800176a:	46bd      	mov	sp, r7
 800176c:	b002      	add	sp, #8
 800176e:	bd80      	pop	{r7, pc}
 8001770:	e000e100 	.word	0xe000e100

08001774 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001774:	b590      	push	{r4, r7, lr}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	0002      	movs	r2, r0
 800177c:	6039      	str	r1, [r7, #0]
 800177e:	1dfb      	adds	r3, r7, #7
 8001780:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001782:	1dfb      	adds	r3, r7, #7
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	2b7f      	cmp	r3, #127	@ 0x7f
 8001788:	d828      	bhi.n	80017dc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800178a:	4a2f      	ldr	r2, [pc, #188]	@ (8001848 <__NVIC_SetPriority+0xd4>)
 800178c:	1dfb      	adds	r3, r7, #7
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	b25b      	sxtb	r3, r3
 8001792:	089b      	lsrs	r3, r3, #2
 8001794:	33c0      	adds	r3, #192	@ 0xc0
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	589b      	ldr	r3, [r3, r2]
 800179a:	1dfa      	adds	r2, r7, #7
 800179c:	7812      	ldrb	r2, [r2, #0]
 800179e:	0011      	movs	r1, r2
 80017a0:	2203      	movs	r2, #3
 80017a2:	400a      	ands	r2, r1
 80017a4:	00d2      	lsls	r2, r2, #3
 80017a6:	21ff      	movs	r1, #255	@ 0xff
 80017a8:	4091      	lsls	r1, r2
 80017aa:	000a      	movs	r2, r1
 80017ac:	43d2      	mvns	r2, r2
 80017ae:	401a      	ands	r2, r3
 80017b0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	019b      	lsls	r3, r3, #6
 80017b6:	22ff      	movs	r2, #255	@ 0xff
 80017b8:	401a      	ands	r2, r3
 80017ba:	1dfb      	adds	r3, r7, #7
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	0018      	movs	r0, r3
 80017c0:	2303      	movs	r3, #3
 80017c2:	4003      	ands	r3, r0
 80017c4:	00db      	lsls	r3, r3, #3
 80017c6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017c8:	481f      	ldr	r0, [pc, #124]	@ (8001848 <__NVIC_SetPriority+0xd4>)
 80017ca:	1dfb      	adds	r3, r7, #7
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	b25b      	sxtb	r3, r3
 80017d0:	089b      	lsrs	r3, r3, #2
 80017d2:	430a      	orrs	r2, r1
 80017d4:	33c0      	adds	r3, #192	@ 0xc0
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80017da:	e031      	b.n	8001840 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017dc:	4a1b      	ldr	r2, [pc, #108]	@ (800184c <__NVIC_SetPriority+0xd8>)
 80017de:	1dfb      	adds	r3, r7, #7
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	0019      	movs	r1, r3
 80017e4:	230f      	movs	r3, #15
 80017e6:	400b      	ands	r3, r1
 80017e8:	3b08      	subs	r3, #8
 80017ea:	089b      	lsrs	r3, r3, #2
 80017ec:	3306      	adds	r3, #6
 80017ee:	009b      	lsls	r3, r3, #2
 80017f0:	18d3      	adds	r3, r2, r3
 80017f2:	3304      	adds	r3, #4
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	1dfa      	adds	r2, r7, #7
 80017f8:	7812      	ldrb	r2, [r2, #0]
 80017fa:	0011      	movs	r1, r2
 80017fc:	2203      	movs	r2, #3
 80017fe:	400a      	ands	r2, r1
 8001800:	00d2      	lsls	r2, r2, #3
 8001802:	21ff      	movs	r1, #255	@ 0xff
 8001804:	4091      	lsls	r1, r2
 8001806:	000a      	movs	r2, r1
 8001808:	43d2      	mvns	r2, r2
 800180a:	401a      	ands	r2, r3
 800180c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	019b      	lsls	r3, r3, #6
 8001812:	22ff      	movs	r2, #255	@ 0xff
 8001814:	401a      	ands	r2, r3
 8001816:	1dfb      	adds	r3, r7, #7
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	0018      	movs	r0, r3
 800181c:	2303      	movs	r3, #3
 800181e:	4003      	ands	r3, r0
 8001820:	00db      	lsls	r3, r3, #3
 8001822:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001824:	4809      	ldr	r0, [pc, #36]	@ (800184c <__NVIC_SetPriority+0xd8>)
 8001826:	1dfb      	adds	r3, r7, #7
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	001c      	movs	r4, r3
 800182c:	230f      	movs	r3, #15
 800182e:	4023      	ands	r3, r4
 8001830:	3b08      	subs	r3, #8
 8001832:	089b      	lsrs	r3, r3, #2
 8001834:	430a      	orrs	r2, r1
 8001836:	3306      	adds	r3, #6
 8001838:	009b      	lsls	r3, r3, #2
 800183a:	18c3      	adds	r3, r0, r3
 800183c:	3304      	adds	r3, #4
 800183e:	601a      	str	r2, [r3, #0]
}
 8001840:	46c0      	nop			@ (mov r8, r8)
 8001842:	46bd      	mov	sp, r7
 8001844:	b003      	add	sp, #12
 8001846:	bd90      	pop	{r4, r7, pc}
 8001848:	e000e100 	.word	0xe000e100
 800184c:	e000ed00 	.word	0xe000ed00

08001850 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	1e5a      	subs	r2, r3, #1
 800185c:	2380      	movs	r3, #128	@ 0x80
 800185e:	045b      	lsls	r3, r3, #17
 8001860:	429a      	cmp	r2, r3
 8001862:	d301      	bcc.n	8001868 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001864:	2301      	movs	r3, #1
 8001866:	e010      	b.n	800188a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001868:	4b0a      	ldr	r3, [pc, #40]	@ (8001894 <SysTick_Config+0x44>)
 800186a:	687a      	ldr	r2, [r7, #4]
 800186c:	3a01      	subs	r2, #1
 800186e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001870:	2301      	movs	r3, #1
 8001872:	425b      	negs	r3, r3
 8001874:	2103      	movs	r1, #3
 8001876:	0018      	movs	r0, r3
 8001878:	f7ff ff7c 	bl	8001774 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800187c:	4b05      	ldr	r3, [pc, #20]	@ (8001894 <SysTick_Config+0x44>)
 800187e:	2200      	movs	r2, #0
 8001880:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001882:	4b04      	ldr	r3, [pc, #16]	@ (8001894 <SysTick_Config+0x44>)
 8001884:	2207      	movs	r2, #7
 8001886:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001888:	2300      	movs	r3, #0
}
 800188a:	0018      	movs	r0, r3
 800188c:	46bd      	mov	sp, r7
 800188e:	b002      	add	sp, #8
 8001890:	bd80      	pop	{r7, pc}
 8001892:	46c0      	nop			@ (mov r8, r8)
 8001894:	e000e010 	.word	0xe000e010

08001898 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af00      	add	r7, sp, #0
 800189e:	60b9      	str	r1, [r7, #8]
 80018a0:	607a      	str	r2, [r7, #4]
 80018a2:	210f      	movs	r1, #15
 80018a4:	187b      	adds	r3, r7, r1
 80018a6:	1c02      	adds	r2, r0, #0
 80018a8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80018aa:	68ba      	ldr	r2, [r7, #8]
 80018ac:	187b      	adds	r3, r7, r1
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	b25b      	sxtb	r3, r3
 80018b2:	0011      	movs	r1, r2
 80018b4:	0018      	movs	r0, r3
 80018b6:	f7ff ff5d 	bl	8001774 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80018ba:	46c0      	nop			@ (mov r8, r8)
 80018bc:	46bd      	mov	sp, r7
 80018be:	b004      	add	sp, #16
 80018c0:	bd80      	pop	{r7, pc}

080018c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018c2:	b580      	push	{r7, lr}
 80018c4:	b082      	sub	sp, #8
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	0002      	movs	r2, r0
 80018ca:	1dfb      	adds	r3, r7, #7
 80018cc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018ce:	1dfb      	adds	r3, r7, #7
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	b25b      	sxtb	r3, r3
 80018d4:	0018      	movs	r0, r3
 80018d6:	f7ff ff33 	bl	8001740 <__NVIC_EnableIRQ>
}
 80018da:	46c0      	nop			@ (mov r8, r8)
 80018dc:	46bd      	mov	sp, r7
 80018de:	b002      	add	sp, #8
 80018e0:	bd80      	pop	{r7, pc}

080018e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018e2:	b580      	push	{r7, lr}
 80018e4:	b082      	sub	sp, #8
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	0018      	movs	r0, r3
 80018ee:	f7ff ffaf 	bl	8001850 <SysTick_Config>
 80018f2:	0003      	movs	r3, r0
}
 80018f4:	0018      	movs	r0, r3
 80018f6:	46bd      	mov	sp, r7
 80018f8:	b002      	add	sp, #8
 80018fa:	bd80      	pop	{r7, pc}

080018fc <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d101      	bne.n	800190e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800190a:	2301      	movs	r3, #1
 800190c:	e056      	b.n	80019bc <HAL_CRC_Init+0xc0>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	7f5b      	ldrb	r3, [r3, #29]
 8001912:	b2db      	uxtb	r3, r3
 8001914:	2b00      	cmp	r3, #0
 8001916:	d106      	bne.n	8001926 <HAL_CRC_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2200      	movs	r2, #0
 800191c:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	0018      	movs	r0, r3
 8001922:	f7fe ffa7 	bl	8000874 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2202      	movs	r2, #2
 800192a:	775a      	strb	r2, [r3, #29]

#if defined(CRC_POL_POL)
  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	791b      	ldrb	r3, [r3, #4]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d10c      	bne.n	800194e <HAL_CRC_Init+0x52>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a22      	ldr	r2, [pc, #136]	@ (80019c4 <HAL_CRC_Init+0xc8>)
 800193a:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	689a      	ldr	r2, [r3, #8]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	2118      	movs	r1, #24
 8001948:	438a      	bics	r2, r1
 800194a:	609a      	str	r2, [r3, #8]
 800194c:	e00b      	b.n	8001966 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6899      	ldr	r1, [r3, #8]
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	68da      	ldr	r2, [r3, #12]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	0018      	movs	r0, r3
 800195a:	f000 f835 	bl	80019c8 <HAL_CRCEx_Polynomial_Set>
 800195e:	1e03      	subs	r3, r0, #0
 8001960:	d001      	beq.n	8001966 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8001962:	2301      	movs	r3, #1
 8001964:	e02a      	b.n	80019bc <HAL_CRC_Init+0xc0>
#endif /* CRC_POL_POL */

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	795b      	ldrb	r3, [r3, #5]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d105      	bne.n	800197a <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	2201      	movs	r2, #1
 8001974:	4252      	negs	r2, r2
 8001976:	611a      	str	r2, [r3, #16]
 8001978:	e004      	b.n	8001984 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	687a      	ldr	r2, [r7, #4]
 8001980:	6912      	ldr	r2, [r2, #16]
 8001982:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	2260      	movs	r2, #96	@ 0x60
 800198c:	4393      	bics	r3, r2
 800198e:	0019      	movs	r1, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	695a      	ldr	r2, [r3, #20]
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	430a      	orrs	r2, r1
 800199a:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	2280      	movs	r2, #128	@ 0x80
 80019a4:	4393      	bics	r3, r2
 80019a6:	0019      	movs	r1, r3
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	699a      	ldr	r2, [r3, #24]
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	430a      	orrs	r2, r1
 80019b2:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2201      	movs	r2, #1
 80019b8:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 80019ba:	2300      	movs	r3, #0
}
 80019bc:	0018      	movs	r0, r3
 80019be:	46bd      	mov	sp, r7
 80019c0:	b002      	add	sp, #8
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	04c11db7 	.word	0x04c11db7

080019c8 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b086      	sub	sp, #24
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	60f8      	str	r0, [r7, #12]
 80019d0:	60b9      	str	r1, [r7, #8]
 80019d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80019d4:	2117      	movs	r1, #23
 80019d6:	187b      	adds	r3, r7, r1
 80019d8:	2200      	movs	r2, #0
 80019da:	701a      	strb	r2, [r3, #0]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80019dc:	231f      	movs	r3, #31
 80019de:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	2201      	movs	r2, #1
 80019e4:	4013      	ands	r3, r2
 80019e6:	d103      	bne.n	80019f0 <HAL_CRCEx_Polynomial_Set+0x28>
  {
    status =  HAL_ERROR;
 80019e8:	187b      	adds	r3, r7, r1
 80019ea:	2201      	movs	r2, #1
 80019ec:	701a      	strb	r2, [r3, #0]
 80019ee:	e045      	b.n	8001a7c <HAL_CRCEx_Polynomial_Set+0xb4>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80019f0:	46c0      	nop			@ (mov r8, r8)
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	1e5a      	subs	r2, r3, #1
 80019f6:	613a      	str	r2, [r7, #16]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d008      	beq.n	8001a0e <HAL_CRCEx_Polynomial_Set+0x46>
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	221f      	movs	r2, #31
 8001a00:	4013      	ands	r3, r2
 8001a02:	68ba      	ldr	r2, [r7, #8]
 8001a04:	40da      	lsrs	r2, r3
 8001a06:	0013      	movs	r3, r2
 8001a08:	2201      	movs	r2, #1
 8001a0a:	4013      	ands	r3, r2
 8001a0c:	d0f1      	beq.n	80019f2 <HAL_CRCEx_Polynomial_Set+0x2a>
    {
    }

    switch (PolyLength)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2b18      	cmp	r3, #24
 8001a12:	d00f      	beq.n	8001a34 <HAL_CRCEx_Polynomial_Set+0x6c>
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2b18      	cmp	r3, #24
 8001a18:	d824      	bhi.n	8001a64 <HAL_CRCEx_Polynomial_Set+0x9c>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2b10      	cmp	r3, #16
 8001a1e:	d011      	beq.n	8001a44 <HAL_CRCEx_Polynomial_Set+0x7c>
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2b10      	cmp	r3, #16
 8001a24:	d81e      	bhi.n	8001a64 <HAL_CRCEx_Polynomial_Set+0x9c>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d020      	beq.n	8001a6e <HAL_CRCEx_Polynomial_Set+0xa6>
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2b08      	cmp	r3, #8
 8001a30:	d010      	beq.n	8001a54 <HAL_CRCEx_Polynomial_Set+0x8c>
 8001a32:	e017      	b.n	8001a64 <HAL_CRCEx_Polynomial_Set+0x9c>
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8001a34:	693b      	ldr	r3, [r7, #16]
 8001a36:	2b06      	cmp	r3, #6
 8001a38:	d91b      	bls.n	8001a72 <HAL_CRCEx_Polynomial_Set+0xaa>
        {
          status =   HAL_ERROR;
 8001a3a:	2317      	movs	r3, #23
 8001a3c:	18fb      	adds	r3, r7, r3
 8001a3e:	2201      	movs	r2, #1
 8001a40:	701a      	strb	r2, [r3, #0]
        }
        break;
 8001a42:	e016      	b.n	8001a72 <HAL_CRCEx_Polynomial_Set+0xaa>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8001a44:	693b      	ldr	r3, [r7, #16]
 8001a46:	2b07      	cmp	r3, #7
 8001a48:	d915      	bls.n	8001a76 <HAL_CRCEx_Polynomial_Set+0xae>
        {
          status =   HAL_ERROR;
 8001a4a:	2317      	movs	r3, #23
 8001a4c:	18fb      	adds	r3, r7, r3
 8001a4e:	2201      	movs	r2, #1
 8001a50:	701a      	strb	r2, [r3, #0]
        }
        break;
 8001a52:	e010      	b.n	8001a76 <HAL_CRCEx_Polynomial_Set+0xae>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8001a54:	693b      	ldr	r3, [r7, #16]
 8001a56:	2b0f      	cmp	r3, #15
 8001a58:	d90f      	bls.n	8001a7a <HAL_CRCEx_Polynomial_Set+0xb2>
        {
          status =   HAL_ERROR;
 8001a5a:	2317      	movs	r3, #23
 8001a5c:	18fb      	adds	r3, r7, r3
 8001a5e:	2201      	movs	r2, #1
 8001a60:	701a      	strb	r2, [r3, #0]
        }
        break;
 8001a62:	e00a      	b.n	8001a7a <HAL_CRCEx_Polynomial_Set+0xb2>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8001a64:	2317      	movs	r3, #23
 8001a66:	18fb      	adds	r3, r7, r3
 8001a68:	2201      	movs	r2, #1
 8001a6a:	701a      	strb	r2, [r3, #0]
        break;
 8001a6c:	e006      	b.n	8001a7c <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 8001a6e:	46c0      	nop			@ (mov r8, r8)
 8001a70:	e004      	b.n	8001a7c <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 8001a72:	46c0      	nop			@ (mov r8, r8)
 8001a74:	e002      	b.n	8001a7c <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 8001a76:	46c0      	nop			@ (mov r8, r8)
 8001a78:	e000      	b.n	8001a7c <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 8001a7a:	46c0      	nop			@ (mov r8, r8)
    }
  }
  if (status == HAL_OK)
 8001a7c:	2317      	movs	r3, #23
 8001a7e:	18fb      	adds	r3, r7, r3
 8001a80:	781b      	ldrb	r3, [r3, #0]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d10e      	bne.n	8001aa4 <HAL_CRCEx_Polynomial_Set+0xdc>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	68ba      	ldr	r2, [r7, #8]
 8001a8c:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	689b      	ldr	r3, [r3, #8]
 8001a94:	2218      	movs	r2, #24
 8001a96:	4393      	bics	r3, r2
 8001a98:	0019      	movs	r1, r3
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	687a      	ldr	r2, [r7, #4]
 8001aa0:	430a      	orrs	r2, r1
 8001aa2:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8001aa4:	2317      	movs	r3, #23
 8001aa6:	18fb      	adds	r3, r7, r3
 8001aa8:	781b      	ldrb	r3, [r3, #0]
}
 8001aaa:	0018      	movs	r0, r3
 8001aac:	46bd      	mov	sp, r7
 8001aae:	b006      	add	sp, #24
 8001ab0:	bd80      	pop	{r7, pc}
	...

08001ab4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b084      	sub	sp, #16
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001abc:	2300      	movs	r3, #0
 8001abe:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d101      	bne.n	8001aca <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	e036      	b.n	8001b38 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2221      	movs	r2, #33	@ 0x21
 8001ace:	2102      	movs	r1, #2
 8001ad0:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	4a18      	ldr	r2, [pc, #96]	@ (8001b40 <HAL_DMA_Init+0x8c>)
 8001ade:	4013      	ands	r3, r2
 8001ae0:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001aea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	68db      	ldr	r3, [r3, #12]
 8001af0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001af6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	695b      	ldr	r3, [r3, #20]
 8001afc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b02:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	69db      	ldr	r3, [r3, #28]
 8001b08:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001b0a:	68fa      	ldr	r2, [r7, #12]
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	68fa      	ldr	r2, [r7, #12]
 8001b16:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	0018      	movs	r0, r3
 8001b1c:	f000 f946 	bl	8001dac <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2200      	movs	r2, #0
 8001b24:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2221      	movs	r2, #33	@ 0x21
 8001b2a:	2101      	movs	r1, #1
 8001b2c:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2220      	movs	r2, #32
 8001b32:	2100      	movs	r1, #0
 8001b34:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001b36:	2300      	movs	r3, #0
}
 8001b38:	0018      	movs	r0, r3
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	b004      	add	sp, #16
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	ffffc00f 	.word	0xffffc00f

08001b44 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b086      	sub	sp, #24
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	60f8      	str	r0, [r7, #12]
 8001b4c:	60b9      	str	r1, [r7, #8]
 8001b4e:	607a      	str	r2, [r7, #4]
 8001b50:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b52:	2317      	movs	r3, #23
 8001b54:	18fb      	adds	r3, r7, r3
 8001b56:	2200      	movs	r2, #0
 8001b58:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	2220      	movs	r2, #32
 8001b5e:	5c9b      	ldrb	r3, [r3, r2]
 8001b60:	2b01      	cmp	r3, #1
 8001b62:	d101      	bne.n	8001b68 <HAL_DMA_Start_IT+0x24>
 8001b64:	2302      	movs	r3, #2
 8001b66:	e04f      	b.n	8001c08 <HAL_DMA_Start_IT+0xc4>
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	2220      	movs	r2, #32
 8001b6c:	2101      	movs	r1, #1
 8001b6e:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	2221      	movs	r2, #33	@ 0x21
 8001b74:	5c9b      	ldrb	r3, [r3, r2]
 8001b76:	b2db      	uxtb	r3, r3
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d13a      	bne.n	8001bf2 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	2221      	movs	r2, #33	@ 0x21
 8001b80:	2102      	movs	r1, #2
 8001b82:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	2200      	movs	r2, #0
 8001b88:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	2101      	movs	r1, #1
 8001b96:	438a      	bics	r2, r1
 8001b98:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	687a      	ldr	r2, [r7, #4]
 8001b9e:	68b9      	ldr	r1, [r7, #8]
 8001ba0:	68f8      	ldr	r0, [r7, #12]
 8001ba2:	f000 f8d7 	bl	8001d54 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d008      	beq.n	8001bc0 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	681a      	ldr	r2, [r3, #0]
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	210e      	movs	r1, #14
 8001bba:	430a      	orrs	r2, r1
 8001bbc:	601a      	str	r2, [r3, #0]
 8001bbe:	e00f      	b.n	8001be0 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	210a      	movs	r1, #10
 8001bcc:	430a      	orrs	r2, r1
 8001bce:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	681a      	ldr	r2, [r3, #0]
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	2104      	movs	r1, #4
 8001bdc:	438a      	bics	r2, r1
 8001bde:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	2101      	movs	r1, #1
 8001bec:	430a      	orrs	r2, r1
 8001bee:	601a      	str	r2, [r3, #0]
 8001bf0:	e007      	b.n	8001c02 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	2220      	movs	r2, #32
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001bfa:	2317      	movs	r3, #23
 8001bfc:	18fb      	adds	r3, r7, r3
 8001bfe:	2202      	movs	r2, #2
 8001c00:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8001c02:	2317      	movs	r3, #23
 8001c04:	18fb      	adds	r3, r7, r3
 8001c06:	781b      	ldrb	r3, [r3, #0]
}
 8001c08:	0018      	movs	r0, r3
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	b006      	add	sp, #24
 8001c0e:	bd80      	pop	{r7, pc}

08001c10 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c2c:	2204      	movs	r2, #4
 8001c2e:	409a      	lsls	r2, r3
 8001c30:	0013      	movs	r3, r2
 8001c32:	68fa      	ldr	r2, [r7, #12]
 8001c34:	4013      	ands	r3, r2
 8001c36:	d024      	beq.n	8001c82 <HAL_DMA_IRQHandler+0x72>
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	2204      	movs	r2, #4
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	d020      	beq.n	8001c82 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	2220      	movs	r2, #32
 8001c48:	4013      	ands	r3, r2
 8001c4a:	d107      	bne.n	8001c5c <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	2104      	movs	r1, #4
 8001c58:	438a      	bics	r2, r1
 8001c5a:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c64:	2104      	movs	r1, #4
 8001c66:	4091      	lsls	r1, r2
 8001c68:	000a      	movs	r2, r1
 8001c6a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d100      	bne.n	8001c76 <HAL_DMA_IRQHandler+0x66>
 8001c74:	e06a      	b.n	8001d4c <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c7a:	687a      	ldr	r2, [r7, #4]
 8001c7c:	0010      	movs	r0, r2
 8001c7e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001c80:	e064      	b.n	8001d4c <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c86:	2202      	movs	r2, #2
 8001c88:	409a      	lsls	r2, r3
 8001c8a:	0013      	movs	r3, r2
 8001c8c:	68fa      	ldr	r2, [r7, #12]
 8001c8e:	4013      	ands	r3, r2
 8001c90:	d02b      	beq.n	8001cea <HAL_DMA_IRQHandler+0xda>
 8001c92:	68bb      	ldr	r3, [r7, #8]
 8001c94:	2202      	movs	r2, #2
 8001c96:	4013      	ands	r3, r2
 8001c98:	d027      	beq.n	8001cea <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	2220      	movs	r2, #32
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	d10b      	bne.n	8001cbe <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	210a      	movs	r1, #10
 8001cb2:	438a      	bics	r2, r1
 8001cb4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	2221      	movs	r2, #33	@ 0x21
 8001cba:	2101      	movs	r1, #1
 8001cbc:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001cc6:	2102      	movs	r1, #2
 8001cc8:	4091      	lsls	r1, r2
 8001cca:	000a      	movs	r2, r1
 8001ccc:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2220      	movs	r2, #32
 8001cd2:	2100      	movs	r1, #0
 8001cd4:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d036      	beq.n	8001d4c <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ce2:	687a      	ldr	r2, [r7, #4]
 8001ce4:	0010      	movs	r0, r2
 8001ce6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001ce8:	e030      	b.n	8001d4c <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cee:	2208      	movs	r2, #8
 8001cf0:	409a      	lsls	r2, r3
 8001cf2:	0013      	movs	r3, r2
 8001cf4:	68fa      	ldr	r2, [r7, #12]
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	d028      	beq.n	8001d4c <HAL_DMA_IRQHandler+0x13c>
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	2208      	movs	r2, #8
 8001cfe:	4013      	ands	r3, r2
 8001d00:	d024      	beq.n	8001d4c <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	210e      	movs	r1, #14
 8001d0e:	438a      	bics	r2, r1
 8001d10:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d1a:	2101      	movs	r1, #1
 8001d1c:	4091      	lsls	r1, r2
 8001d1e:	000a      	movs	r2, r1
 8001d20:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2201      	movs	r2, #1
 8001d26:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2221      	movs	r2, #33	@ 0x21
 8001d2c:	2101      	movs	r1, #1
 8001d2e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2220      	movs	r2, #32
 8001d34:	2100      	movs	r1, #0
 8001d36:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d005      	beq.n	8001d4c <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d44:	687a      	ldr	r2, [r7, #4]
 8001d46:	0010      	movs	r0, r2
 8001d48:	4798      	blx	r3
    }
  }
}
 8001d4a:	e7ff      	b.n	8001d4c <HAL_DMA_IRQHandler+0x13c>
 8001d4c:	46c0      	nop			@ (mov r8, r8)
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	b004      	add	sp, #16
 8001d52:	bd80      	pop	{r7, pc}

08001d54 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b084      	sub	sp, #16
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	60f8      	str	r0, [r7, #12]
 8001d5c:	60b9      	str	r1, [r7, #8]
 8001d5e:	607a      	str	r2, [r7, #4]
 8001d60:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d6a:	2101      	movs	r1, #1
 8001d6c:	4091      	lsls	r1, r2
 8001d6e:	000a      	movs	r2, r1
 8001d70:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	683a      	ldr	r2, [r7, #0]
 8001d78:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	2b10      	cmp	r3, #16
 8001d80:	d108      	bne.n	8001d94 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	687a      	ldr	r2, [r7, #4]
 8001d88:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	68ba      	ldr	r2, [r7, #8]
 8001d90:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001d92:	e007      	b.n	8001da4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	68ba      	ldr	r2, [r7, #8]
 8001d9a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	687a      	ldr	r2, [r7, #4]
 8001da2:	60da      	str	r2, [r3, #12]
}
 8001da4:	46c0      	nop			@ (mov r8, r8)
 8001da6:	46bd      	mov	sp, r7
 8001da8:	b004      	add	sp, #16
 8001daa:	bd80      	pop	{r7, pc}

08001dac <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	001a      	movs	r2, r3
 8001dba:	4b14      	ldr	r3, [pc, #80]	@ (8001e0c <DMA_CalcBaseAndBitshift+0x60>)
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d810      	bhi.n	8001de2 <DMA_CalcBaseAndBitshift+0x36>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a12      	ldr	r2, [pc, #72]	@ (8001e10 <DMA_CalcBaseAndBitshift+0x64>)
 8001dc6:	4694      	mov	ip, r2
 8001dc8:	4463      	add	r3, ip
 8001dca:	2114      	movs	r1, #20
 8001dcc:	0018      	movs	r0, r3
 8001dce:	f7fe f9a3 	bl	8000118 <__udivsi3>
 8001dd2:	0003      	movs	r3, r0
 8001dd4:	009a      	lsls	r2, r3, #2
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	4a0d      	ldr	r2, [pc, #52]	@ (8001e14 <DMA_CalcBaseAndBitshift+0x68>)
 8001dde:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8001de0:	e00f      	b.n	8001e02 <DMA_CalcBaseAndBitshift+0x56>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4a0c      	ldr	r2, [pc, #48]	@ (8001e18 <DMA_CalcBaseAndBitshift+0x6c>)
 8001de8:	4694      	mov	ip, r2
 8001dea:	4463      	add	r3, ip
 8001dec:	2114      	movs	r1, #20
 8001dee:	0018      	movs	r0, r3
 8001df0:	f7fe f992 	bl	8000118 <__udivsi3>
 8001df4:	0003      	movs	r3, r0
 8001df6:	009a      	lsls	r2, r3, #2
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	4a07      	ldr	r2, [pc, #28]	@ (8001e1c <DMA_CalcBaseAndBitshift+0x70>)
 8001e00:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001e02:	46c0      	nop			@ (mov r8, r8)
 8001e04:	46bd      	mov	sp, r7
 8001e06:	b002      	add	sp, #8
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	46c0      	nop			@ (mov r8, r8)
 8001e0c:	40020407 	.word	0x40020407
 8001e10:	bffdfff8 	.word	0xbffdfff8
 8001e14:	40020000 	.word	0x40020000
 8001e18:	bffdfbf8 	.word	0xbffdfbf8
 8001e1c:	40020400 	.word	0x40020400

08001e20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b086      	sub	sp, #24
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e2e:	e155      	b.n	80020dc <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	2101      	movs	r1, #1
 8001e36:	697a      	ldr	r2, [r7, #20]
 8001e38:	4091      	lsls	r1, r2
 8001e3a:	000a      	movs	r2, r1
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d100      	bne.n	8001e48 <HAL_GPIO_Init+0x28>
 8001e46:	e146      	b.n	80020d6 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	2203      	movs	r2, #3
 8001e4e:	4013      	ands	r3, r2
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d005      	beq.n	8001e60 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	2203      	movs	r2, #3
 8001e5a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001e5c:	2b02      	cmp	r3, #2
 8001e5e:	d130      	bne.n	8001ec2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	689b      	ldr	r3, [r3, #8]
 8001e64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	005b      	lsls	r3, r3, #1
 8001e6a:	2203      	movs	r2, #3
 8001e6c:	409a      	lsls	r2, r3
 8001e6e:	0013      	movs	r3, r2
 8001e70:	43da      	mvns	r2, r3
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	4013      	ands	r3, r2
 8001e76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	68da      	ldr	r2, [r3, #12]
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	005b      	lsls	r3, r3, #1
 8001e80:	409a      	lsls	r2, r3
 8001e82:	0013      	movs	r3, r2
 8001e84:	693a      	ldr	r2, [r7, #16]
 8001e86:	4313      	orrs	r3, r2
 8001e88:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	693a      	ldr	r2, [r7, #16]
 8001e8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e96:	2201      	movs	r2, #1
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	409a      	lsls	r2, r3
 8001e9c:	0013      	movs	r3, r2
 8001e9e:	43da      	mvns	r2, r3
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	091b      	lsrs	r3, r3, #4
 8001eac:	2201      	movs	r2, #1
 8001eae:	401a      	ands	r2, r3
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	409a      	lsls	r2, r3
 8001eb4:	0013      	movs	r3, r2
 8001eb6:	693a      	ldr	r2, [r7, #16]
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	693a      	ldr	r2, [r7, #16]
 8001ec0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	2203      	movs	r2, #3
 8001ec8:	4013      	ands	r3, r2
 8001eca:	2b03      	cmp	r3, #3
 8001ecc:	d017      	beq.n	8001efe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	68db      	ldr	r3, [r3, #12]
 8001ed2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	2203      	movs	r2, #3
 8001eda:	409a      	lsls	r2, r3
 8001edc:	0013      	movs	r3, r2
 8001ede:	43da      	mvns	r2, r3
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	689a      	ldr	r2, [r3, #8]
 8001eea:	697b      	ldr	r3, [r7, #20]
 8001eec:	005b      	lsls	r3, r3, #1
 8001eee:	409a      	lsls	r2, r3
 8001ef0:	0013      	movs	r3, r2
 8001ef2:	693a      	ldr	r2, [r7, #16]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	693a      	ldr	r2, [r7, #16]
 8001efc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	2203      	movs	r2, #3
 8001f04:	4013      	ands	r3, r2
 8001f06:	2b02      	cmp	r3, #2
 8001f08:	d123      	bne.n	8001f52 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	08da      	lsrs	r2, r3, #3
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	3208      	adds	r2, #8
 8001f12:	0092      	lsls	r2, r2, #2
 8001f14:	58d3      	ldr	r3, [r2, r3]
 8001f16:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	2207      	movs	r2, #7
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	009b      	lsls	r3, r3, #2
 8001f20:	220f      	movs	r2, #15
 8001f22:	409a      	lsls	r2, r3
 8001f24:	0013      	movs	r3, r2
 8001f26:	43da      	mvns	r2, r3
 8001f28:	693b      	ldr	r3, [r7, #16]
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	691a      	ldr	r2, [r3, #16]
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	2107      	movs	r1, #7
 8001f36:	400b      	ands	r3, r1
 8001f38:	009b      	lsls	r3, r3, #2
 8001f3a:	409a      	lsls	r2, r3
 8001f3c:	0013      	movs	r3, r2
 8001f3e:	693a      	ldr	r2, [r7, #16]
 8001f40:	4313      	orrs	r3, r2
 8001f42:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	08da      	lsrs	r2, r3, #3
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	3208      	adds	r2, #8
 8001f4c:	0092      	lsls	r2, r2, #2
 8001f4e:	6939      	ldr	r1, [r7, #16]
 8001f50:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	005b      	lsls	r3, r3, #1
 8001f5c:	2203      	movs	r2, #3
 8001f5e:	409a      	lsls	r2, r3
 8001f60:	0013      	movs	r3, r2
 8001f62:	43da      	mvns	r2, r3
 8001f64:	693b      	ldr	r3, [r7, #16]
 8001f66:	4013      	ands	r3, r2
 8001f68:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	2203      	movs	r2, #3
 8001f70:	401a      	ands	r2, r3
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	005b      	lsls	r3, r3, #1
 8001f76:	409a      	lsls	r2, r3
 8001f78:	0013      	movs	r3, r2
 8001f7a:	693a      	ldr	r2, [r7, #16]
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	693a      	ldr	r2, [r7, #16]
 8001f84:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	685a      	ldr	r2, [r3, #4]
 8001f8a:	23c0      	movs	r3, #192	@ 0xc0
 8001f8c:	029b      	lsls	r3, r3, #10
 8001f8e:	4013      	ands	r3, r2
 8001f90:	d100      	bne.n	8001f94 <HAL_GPIO_Init+0x174>
 8001f92:	e0a0      	b.n	80020d6 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f94:	4b57      	ldr	r3, [pc, #348]	@ (80020f4 <HAL_GPIO_Init+0x2d4>)
 8001f96:	699a      	ldr	r2, [r3, #24]
 8001f98:	4b56      	ldr	r3, [pc, #344]	@ (80020f4 <HAL_GPIO_Init+0x2d4>)
 8001f9a:	2101      	movs	r1, #1
 8001f9c:	430a      	orrs	r2, r1
 8001f9e:	619a      	str	r2, [r3, #24]
 8001fa0:	4b54      	ldr	r3, [pc, #336]	@ (80020f4 <HAL_GPIO_Init+0x2d4>)
 8001fa2:	699b      	ldr	r3, [r3, #24]
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	60bb      	str	r3, [r7, #8]
 8001faa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001fac:	4a52      	ldr	r2, [pc, #328]	@ (80020f8 <HAL_GPIO_Init+0x2d8>)
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	089b      	lsrs	r3, r3, #2
 8001fb2:	3302      	adds	r3, #2
 8001fb4:	009b      	lsls	r3, r3, #2
 8001fb6:	589b      	ldr	r3, [r3, r2]
 8001fb8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	2203      	movs	r2, #3
 8001fbe:	4013      	ands	r3, r2
 8001fc0:	009b      	lsls	r3, r3, #2
 8001fc2:	220f      	movs	r2, #15
 8001fc4:	409a      	lsls	r2, r3
 8001fc6:	0013      	movs	r3, r2
 8001fc8:	43da      	mvns	r2, r3
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	4013      	ands	r3, r2
 8001fce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001fd0:	687a      	ldr	r2, [r7, #4]
 8001fd2:	2390      	movs	r3, #144	@ 0x90
 8001fd4:	05db      	lsls	r3, r3, #23
 8001fd6:	429a      	cmp	r2, r3
 8001fd8:	d019      	beq.n	800200e <HAL_GPIO_Init+0x1ee>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	4a47      	ldr	r2, [pc, #284]	@ (80020fc <HAL_GPIO_Init+0x2dc>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d013      	beq.n	800200a <HAL_GPIO_Init+0x1ea>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	4a46      	ldr	r2, [pc, #280]	@ (8002100 <HAL_GPIO_Init+0x2e0>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d00d      	beq.n	8002006 <HAL_GPIO_Init+0x1e6>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	4a45      	ldr	r2, [pc, #276]	@ (8002104 <HAL_GPIO_Init+0x2e4>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d007      	beq.n	8002002 <HAL_GPIO_Init+0x1e2>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	4a44      	ldr	r2, [pc, #272]	@ (8002108 <HAL_GPIO_Init+0x2e8>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d101      	bne.n	8001ffe <HAL_GPIO_Init+0x1de>
 8001ffa:	2304      	movs	r3, #4
 8001ffc:	e008      	b.n	8002010 <HAL_GPIO_Init+0x1f0>
 8001ffe:	2305      	movs	r3, #5
 8002000:	e006      	b.n	8002010 <HAL_GPIO_Init+0x1f0>
 8002002:	2303      	movs	r3, #3
 8002004:	e004      	b.n	8002010 <HAL_GPIO_Init+0x1f0>
 8002006:	2302      	movs	r3, #2
 8002008:	e002      	b.n	8002010 <HAL_GPIO_Init+0x1f0>
 800200a:	2301      	movs	r3, #1
 800200c:	e000      	b.n	8002010 <HAL_GPIO_Init+0x1f0>
 800200e:	2300      	movs	r3, #0
 8002010:	697a      	ldr	r2, [r7, #20]
 8002012:	2103      	movs	r1, #3
 8002014:	400a      	ands	r2, r1
 8002016:	0092      	lsls	r2, r2, #2
 8002018:	4093      	lsls	r3, r2
 800201a:	693a      	ldr	r2, [r7, #16]
 800201c:	4313      	orrs	r3, r2
 800201e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002020:	4935      	ldr	r1, [pc, #212]	@ (80020f8 <HAL_GPIO_Init+0x2d8>)
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	089b      	lsrs	r3, r3, #2
 8002026:	3302      	adds	r3, #2
 8002028:	009b      	lsls	r3, r3, #2
 800202a:	693a      	ldr	r2, [r7, #16]
 800202c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800202e:	4b37      	ldr	r3, [pc, #220]	@ (800210c <HAL_GPIO_Init+0x2ec>)
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	43da      	mvns	r2, r3
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	4013      	ands	r3, r2
 800203c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	685a      	ldr	r2, [r3, #4]
 8002042:	2380      	movs	r3, #128	@ 0x80
 8002044:	035b      	lsls	r3, r3, #13
 8002046:	4013      	ands	r3, r2
 8002048:	d003      	beq.n	8002052 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 800204a:	693a      	ldr	r2, [r7, #16]
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	4313      	orrs	r3, r2
 8002050:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002052:	4b2e      	ldr	r3, [pc, #184]	@ (800210c <HAL_GPIO_Init+0x2ec>)
 8002054:	693a      	ldr	r2, [r7, #16]
 8002056:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002058:	4b2c      	ldr	r3, [pc, #176]	@ (800210c <HAL_GPIO_Init+0x2ec>)
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	43da      	mvns	r2, r3
 8002062:	693b      	ldr	r3, [r7, #16]
 8002064:	4013      	ands	r3, r2
 8002066:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	685a      	ldr	r2, [r3, #4]
 800206c:	2380      	movs	r3, #128	@ 0x80
 800206e:	039b      	lsls	r3, r3, #14
 8002070:	4013      	ands	r3, r2
 8002072:	d003      	beq.n	800207c <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8002074:	693a      	ldr	r2, [r7, #16]
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	4313      	orrs	r3, r2
 800207a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800207c:	4b23      	ldr	r3, [pc, #140]	@ (800210c <HAL_GPIO_Init+0x2ec>)
 800207e:	693a      	ldr	r2, [r7, #16]
 8002080:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8002082:	4b22      	ldr	r3, [pc, #136]	@ (800210c <HAL_GPIO_Init+0x2ec>)
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	43da      	mvns	r2, r3
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	4013      	ands	r3, r2
 8002090:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	685a      	ldr	r2, [r3, #4]
 8002096:	2380      	movs	r3, #128	@ 0x80
 8002098:	029b      	lsls	r3, r3, #10
 800209a:	4013      	ands	r3, r2
 800209c:	d003      	beq.n	80020a6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800209e:	693a      	ldr	r2, [r7, #16]
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	4313      	orrs	r3, r2
 80020a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80020a6:	4b19      	ldr	r3, [pc, #100]	@ (800210c <HAL_GPIO_Init+0x2ec>)
 80020a8:	693a      	ldr	r2, [r7, #16]
 80020aa:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80020ac:	4b17      	ldr	r3, [pc, #92]	@ (800210c <HAL_GPIO_Init+0x2ec>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	43da      	mvns	r2, r3
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	4013      	ands	r3, r2
 80020ba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	685a      	ldr	r2, [r3, #4]
 80020c0:	2380      	movs	r3, #128	@ 0x80
 80020c2:	025b      	lsls	r3, r3, #9
 80020c4:	4013      	ands	r3, r2
 80020c6:	d003      	beq.n	80020d0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80020c8:	693a      	ldr	r2, [r7, #16]
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	4313      	orrs	r3, r2
 80020ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80020d0:	4b0e      	ldr	r3, [pc, #56]	@ (800210c <HAL_GPIO_Init+0x2ec>)
 80020d2:	693a      	ldr	r2, [r7, #16]
 80020d4:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	3301      	adds	r3, #1
 80020da:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	40da      	lsrs	r2, r3
 80020e4:	1e13      	subs	r3, r2, #0
 80020e6:	d000      	beq.n	80020ea <HAL_GPIO_Init+0x2ca>
 80020e8:	e6a2      	b.n	8001e30 <HAL_GPIO_Init+0x10>
  } 
}
 80020ea:	46c0      	nop			@ (mov r8, r8)
 80020ec:	46c0      	nop			@ (mov r8, r8)
 80020ee:	46bd      	mov	sp, r7
 80020f0:	b006      	add	sp, #24
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	40021000 	.word	0x40021000
 80020f8:	40010000 	.word	0x40010000
 80020fc:	48000400 	.word	0x48000400
 8002100:	48000800 	.word	0x48000800
 8002104:	48000c00 	.word	0x48000c00
 8002108:	48001000 	.word	0x48001000
 800210c:	40010400 	.word	0x40010400

08002110 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b084      	sub	sp, #16
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	000a      	movs	r2, r1
 800211a:	1cbb      	adds	r3, r7, #2
 800211c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	691b      	ldr	r3, [r3, #16]
 8002122:	1cba      	adds	r2, r7, #2
 8002124:	8812      	ldrh	r2, [r2, #0]
 8002126:	4013      	ands	r3, r2
 8002128:	d004      	beq.n	8002134 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800212a:	230f      	movs	r3, #15
 800212c:	18fb      	adds	r3, r7, r3
 800212e:	2201      	movs	r2, #1
 8002130:	701a      	strb	r2, [r3, #0]
 8002132:	e003      	b.n	800213c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002134:	230f      	movs	r3, #15
 8002136:	18fb      	adds	r3, r7, r3
 8002138:	2200      	movs	r2, #0
 800213a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800213c:	230f      	movs	r3, #15
 800213e:	18fb      	adds	r3, r7, r3
 8002140:	781b      	ldrb	r3, [r3, #0]
  }
 8002142:	0018      	movs	r0, r3
 8002144:	46bd      	mov	sp, r7
 8002146:	b004      	add	sp, #16
 8002148:	bd80      	pop	{r7, pc}

0800214a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800214a:	b580      	push	{r7, lr}
 800214c:	b082      	sub	sp, #8
 800214e:	af00      	add	r7, sp, #0
 8002150:	6078      	str	r0, [r7, #4]
 8002152:	0008      	movs	r0, r1
 8002154:	0011      	movs	r1, r2
 8002156:	1cbb      	adds	r3, r7, #2
 8002158:	1c02      	adds	r2, r0, #0
 800215a:	801a      	strh	r2, [r3, #0]
 800215c:	1c7b      	adds	r3, r7, #1
 800215e:	1c0a      	adds	r2, r1, #0
 8002160:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002162:	1c7b      	adds	r3, r7, #1
 8002164:	781b      	ldrb	r3, [r3, #0]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d004      	beq.n	8002174 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800216a:	1cbb      	adds	r3, r7, #2
 800216c:	881a      	ldrh	r2, [r3, #0]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002172:	e003      	b.n	800217c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002174:	1cbb      	adds	r3, r7, #2
 8002176:	881a      	ldrh	r2, [r3, #0]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800217c:	46c0      	nop			@ (mov r8, r8)
 800217e:	46bd      	mov	sp, r7
 8002180:	b002      	add	sp, #8
 8002182:	bd80      	pop	{r7, pc}

08002184 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b084      	sub	sp, #16
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
 800218c:	000a      	movs	r2, r1
 800218e:	1cbb      	adds	r3, r7, #2
 8002190:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	695b      	ldr	r3, [r3, #20]
 8002196:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002198:	1cbb      	adds	r3, r7, #2
 800219a:	881b      	ldrh	r3, [r3, #0]
 800219c:	68fa      	ldr	r2, [r7, #12]
 800219e:	4013      	ands	r3, r2
 80021a0:	041a      	lsls	r2, r3, #16
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	43db      	mvns	r3, r3
 80021a6:	1cb9      	adds	r1, r7, #2
 80021a8:	8809      	ldrh	r1, [r1, #0]
 80021aa:	400b      	ands	r3, r1
 80021ac:	431a      	orrs	r2, r3
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	619a      	str	r2, [r3, #24]
}
 80021b2:	46c0      	nop			@ (mov r8, r8)
 80021b4:	46bd      	mov	sp, r7
 80021b6:	b004      	add	sp, #16
 80021b8:	bd80      	pop	{r7, pc}
	...

080021bc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	0002      	movs	r2, r0
 80021c4:	1dbb      	adds	r3, r7, #6
 80021c6:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80021c8:	4b09      	ldr	r3, [pc, #36]	@ (80021f0 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80021ca:	695b      	ldr	r3, [r3, #20]
 80021cc:	1dba      	adds	r2, r7, #6
 80021ce:	8812      	ldrh	r2, [r2, #0]
 80021d0:	4013      	ands	r3, r2
 80021d2:	d008      	beq.n	80021e6 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80021d4:	4b06      	ldr	r3, [pc, #24]	@ (80021f0 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80021d6:	1dba      	adds	r2, r7, #6
 80021d8:	8812      	ldrh	r2, [r2, #0]
 80021da:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80021dc:	1dbb      	adds	r3, r7, #6
 80021de:	881b      	ldrh	r3, [r3, #0]
 80021e0:	0018      	movs	r0, r3
 80021e2:	f7fe fe87 	bl	8000ef4 <HAL_GPIO_EXTI_Callback>
  }
}
 80021e6:	46c0      	nop			@ (mov r8, r8)
 80021e8:	46bd      	mov	sp, r7
 80021ea:	b002      	add	sp, #8
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	46c0      	nop			@ (mov r8, r8)
 80021f0:	40010400 	.word	0x40010400

080021f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b088      	sub	sp, #32
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d102      	bne.n	8002208 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	f000 fb76 	bl	80028f4 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	2201      	movs	r2, #1
 800220e:	4013      	ands	r3, r2
 8002210:	d100      	bne.n	8002214 <HAL_RCC_OscConfig+0x20>
 8002212:	e08e      	b.n	8002332 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002214:	4bc5      	ldr	r3, [pc, #788]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	220c      	movs	r2, #12
 800221a:	4013      	ands	r3, r2
 800221c:	2b04      	cmp	r3, #4
 800221e:	d00e      	beq.n	800223e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002220:	4bc2      	ldr	r3, [pc, #776]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	220c      	movs	r2, #12
 8002226:	4013      	ands	r3, r2
 8002228:	2b08      	cmp	r3, #8
 800222a:	d117      	bne.n	800225c <HAL_RCC_OscConfig+0x68>
 800222c:	4bbf      	ldr	r3, [pc, #764]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 800222e:	685a      	ldr	r2, [r3, #4]
 8002230:	23c0      	movs	r3, #192	@ 0xc0
 8002232:	025b      	lsls	r3, r3, #9
 8002234:	401a      	ands	r2, r3
 8002236:	2380      	movs	r3, #128	@ 0x80
 8002238:	025b      	lsls	r3, r3, #9
 800223a:	429a      	cmp	r2, r3
 800223c:	d10e      	bne.n	800225c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800223e:	4bbb      	ldr	r3, [pc, #748]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 8002240:	681a      	ldr	r2, [r3, #0]
 8002242:	2380      	movs	r3, #128	@ 0x80
 8002244:	029b      	lsls	r3, r3, #10
 8002246:	4013      	ands	r3, r2
 8002248:	d100      	bne.n	800224c <HAL_RCC_OscConfig+0x58>
 800224a:	e071      	b.n	8002330 <HAL_RCC_OscConfig+0x13c>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d000      	beq.n	8002256 <HAL_RCC_OscConfig+0x62>
 8002254:	e06c      	b.n	8002330 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	f000 fb4c 	bl	80028f4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	2b01      	cmp	r3, #1
 8002262:	d107      	bne.n	8002274 <HAL_RCC_OscConfig+0x80>
 8002264:	4bb1      	ldr	r3, [pc, #708]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	4bb0      	ldr	r3, [pc, #704]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 800226a:	2180      	movs	r1, #128	@ 0x80
 800226c:	0249      	lsls	r1, r1, #9
 800226e:	430a      	orrs	r2, r1
 8002270:	601a      	str	r2, [r3, #0]
 8002272:	e02f      	b.n	80022d4 <HAL_RCC_OscConfig+0xe0>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d10c      	bne.n	8002296 <HAL_RCC_OscConfig+0xa2>
 800227c:	4bab      	ldr	r3, [pc, #684]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	4baa      	ldr	r3, [pc, #680]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 8002282:	49ab      	ldr	r1, [pc, #684]	@ (8002530 <HAL_RCC_OscConfig+0x33c>)
 8002284:	400a      	ands	r2, r1
 8002286:	601a      	str	r2, [r3, #0]
 8002288:	4ba8      	ldr	r3, [pc, #672]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	4ba7      	ldr	r3, [pc, #668]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 800228e:	49a9      	ldr	r1, [pc, #676]	@ (8002534 <HAL_RCC_OscConfig+0x340>)
 8002290:	400a      	ands	r2, r1
 8002292:	601a      	str	r2, [r3, #0]
 8002294:	e01e      	b.n	80022d4 <HAL_RCC_OscConfig+0xe0>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	2b05      	cmp	r3, #5
 800229c:	d10e      	bne.n	80022bc <HAL_RCC_OscConfig+0xc8>
 800229e:	4ba3      	ldr	r3, [pc, #652]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	4ba2      	ldr	r3, [pc, #648]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 80022a4:	2180      	movs	r1, #128	@ 0x80
 80022a6:	02c9      	lsls	r1, r1, #11
 80022a8:	430a      	orrs	r2, r1
 80022aa:	601a      	str	r2, [r3, #0]
 80022ac:	4b9f      	ldr	r3, [pc, #636]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 80022ae:	681a      	ldr	r2, [r3, #0]
 80022b0:	4b9e      	ldr	r3, [pc, #632]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 80022b2:	2180      	movs	r1, #128	@ 0x80
 80022b4:	0249      	lsls	r1, r1, #9
 80022b6:	430a      	orrs	r2, r1
 80022b8:	601a      	str	r2, [r3, #0]
 80022ba:	e00b      	b.n	80022d4 <HAL_RCC_OscConfig+0xe0>
 80022bc:	4b9b      	ldr	r3, [pc, #620]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	4b9a      	ldr	r3, [pc, #616]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 80022c2:	499b      	ldr	r1, [pc, #620]	@ (8002530 <HAL_RCC_OscConfig+0x33c>)
 80022c4:	400a      	ands	r2, r1
 80022c6:	601a      	str	r2, [r3, #0]
 80022c8:	4b98      	ldr	r3, [pc, #608]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	4b97      	ldr	r3, [pc, #604]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 80022ce:	4999      	ldr	r1, [pc, #612]	@ (8002534 <HAL_RCC_OscConfig+0x340>)
 80022d0:	400a      	ands	r2, r1
 80022d2:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d014      	beq.n	8002306 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022dc:	f7ff fa02 	bl	80016e4 <HAL_GetTick>
 80022e0:	0003      	movs	r3, r0
 80022e2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022e4:	e008      	b.n	80022f8 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022e6:	f7ff f9fd 	bl	80016e4 <HAL_GetTick>
 80022ea:	0002      	movs	r2, r0
 80022ec:	69bb      	ldr	r3, [r7, #24]
 80022ee:	1ad3      	subs	r3, r2, r3
 80022f0:	2b64      	cmp	r3, #100	@ 0x64
 80022f2:	d901      	bls.n	80022f8 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80022f4:	2303      	movs	r3, #3
 80022f6:	e2fd      	b.n	80028f4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022f8:	4b8c      	ldr	r3, [pc, #560]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	2380      	movs	r3, #128	@ 0x80
 80022fe:	029b      	lsls	r3, r3, #10
 8002300:	4013      	ands	r3, r2
 8002302:	d0f0      	beq.n	80022e6 <HAL_RCC_OscConfig+0xf2>
 8002304:	e015      	b.n	8002332 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002306:	f7ff f9ed 	bl	80016e4 <HAL_GetTick>
 800230a:	0003      	movs	r3, r0
 800230c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800230e:	e008      	b.n	8002322 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002310:	f7ff f9e8 	bl	80016e4 <HAL_GetTick>
 8002314:	0002      	movs	r2, r0
 8002316:	69bb      	ldr	r3, [r7, #24]
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	2b64      	cmp	r3, #100	@ 0x64
 800231c:	d901      	bls.n	8002322 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 800231e:	2303      	movs	r3, #3
 8002320:	e2e8      	b.n	80028f4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002322:	4b82      	ldr	r3, [pc, #520]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	2380      	movs	r3, #128	@ 0x80
 8002328:	029b      	lsls	r3, r3, #10
 800232a:	4013      	ands	r3, r2
 800232c:	d1f0      	bne.n	8002310 <HAL_RCC_OscConfig+0x11c>
 800232e:	e000      	b.n	8002332 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002330:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	2202      	movs	r2, #2
 8002338:	4013      	ands	r3, r2
 800233a:	d100      	bne.n	800233e <HAL_RCC_OscConfig+0x14a>
 800233c:	e06c      	b.n	8002418 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800233e:	4b7b      	ldr	r3, [pc, #492]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	220c      	movs	r2, #12
 8002344:	4013      	ands	r3, r2
 8002346:	d00e      	beq.n	8002366 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002348:	4b78      	ldr	r3, [pc, #480]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	220c      	movs	r2, #12
 800234e:	4013      	ands	r3, r2
 8002350:	2b08      	cmp	r3, #8
 8002352:	d11f      	bne.n	8002394 <HAL_RCC_OscConfig+0x1a0>
 8002354:	4b75      	ldr	r3, [pc, #468]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 8002356:	685a      	ldr	r2, [r3, #4]
 8002358:	23c0      	movs	r3, #192	@ 0xc0
 800235a:	025b      	lsls	r3, r3, #9
 800235c:	401a      	ands	r2, r3
 800235e:	2380      	movs	r3, #128	@ 0x80
 8002360:	021b      	lsls	r3, r3, #8
 8002362:	429a      	cmp	r2, r3
 8002364:	d116      	bne.n	8002394 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002366:	4b71      	ldr	r3, [pc, #452]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	2202      	movs	r2, #2
 800236c:	4013      	ands	r3, r2
 800236e:	d005      	beq.n	800237c <HAL_RCC_OscConfig+0x188>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	68db      	ldr	r3, [r3, #12]
 8002374:	2b01      	cmp	r3, #1
 8002376:	d001      	beq.n	800237c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002378:	2301      	movs	r3, #1
 800237a:	e2bb      	b.n	80028f4 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800237c:	4b6b      	ldr	r3, [pc, #428]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	22f8      	movs	r2, #248	@ 0xf8
 8002382:	4393      	bics	r3, r2
 8002384:	0019      	movs	r1, r3
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	691b      	ldr	r3, [r3, #16]
 800238a:	00da      	lsls	r2, r3, #3
 800238c:	4b67      	ldr	r3, [pc, #412]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 800238e:	430a      	orrs	r2, r1
 8002390:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002392:	e041      	b.n	8002418 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	68db      	ldr	r3, [r3, #12]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d024      	beq.n	80023e6 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800239c:	4b63      	ldr	r3, [pc, #396]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	4b62      	ldr	r3, [pc, #392]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 80023a2:	2101      	movs	r1, #1
 80023a4:	430a      	orrs	r2, r1
 80023a6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023a8:	f7ff f99c 	bl	80016e4 <HAL_GetTick>
 80023ac:	0003      	movs	r3, r0
 80023ae:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023b0:	e008      	b.n	80023c4 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023b2:	f7ff f997 	bl	80016e4 <HAL_GetTick>
 80023b6:	0002      	movs	r2, r0
 80023b8:	69bb      	ldr	r3, [r7, #24]
 80023ba:	1ad3      	subs	r3, r2, r3
 80023bc:	2b02      	cmp	r3, #2
 80023be:	d901      	bls.n	80023c4 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80023c0:	2303      	movs	r3, #3
 80023c2:	e297      	b.n	80028f4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023c4:	4b59      	ldr	r3, [pc, #356]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	2202      	movs	r2, #2
 80023ca:	4013      	ands	r3, r2
 80023cc:	d0f1      	beq.n	80023b2 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023ce:	4b57      	ldr	r3, [pc, #348]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	22f8      	movs	r2, #248	@ 0xf8
 80023d4:	4393      	bics	r3, r2
 80023d6:	0019      	movs	r1, r3
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	691b      	ldr	r3, [r3, #16]
 80023dc:	00da      	lsls	r2, r3, #3
 80023de:	4b53      	ldr	r3, [pc, #332]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 80023e0:	430a      	orrs	r2, r1
 80023e2:	601a      	str	r2, [r3, #0]
 80023e4:	e018      	b.n	8002418 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023e6:	4b51      	ldr	r3, [pc, #324]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	4b50      	ldr	r3, [pc, #320]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 80023ec:	2101      	movs	r1, #1
 80023ee:	438a      	bics	r2, r1
 80023f0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023f2:	f7ff f977 	bl	80016e4 <HAL_GetTick>
 80023f6:	0003      	movs	r3, r0
 80023f8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023fa:	e008      	b.n	800240e <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023fc:	f7ff f972 	bl	80016e4 <HAL_GetTick>
 8002400:	0002      	movs	r2, r0
 8002402:	69bb      	ldr	r3, [r7, #24]
 8002404:	1ad3      	subs	r3, r2, r3
 8002406:	2b02      	cmp	r3, #2
 8002408:	d901      	bls.n	800240e <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 800240a:	2303      	movs	r3, #3
 800240c:	e272      	b.n	80028f4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800240e:	4b47      	ldr	r3, [pc, #284]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	2202      	movs	r2, #2
 8002414:	4013      	ands	r3, r2
 8002416:	d1f1      	bne.n	80023fc <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	2208      	movs	r2, #8
 800241e:	4013      	ands	r3, r2
 8002420:	d036      	beq.n	8002490 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	69db      	ldr	r3, [r3, #28]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d019      	beq.n	800245e <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800242a:	4b40      	ldr	r3, [pc, #256]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 800242c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800242e:	4b3f      	ldr	r3, [pc, #252]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 8002430:	2101      	movs	r1, #1
 8002432:	430a      	orrs	r2, r1
 8002434:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002436:	f7ff f955 	bl	80016e4 <HAL_GetTick>
 800243a:	0003      	movs	r3, r0
 800243c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800243e:	e008      	b.n	8002452 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002440:	f7ff f950 	bl	80016e4 <HAL_GetTick>
 8002444:	0002      	movs	r2, r0
 8002446:	69bb      	ldr	r3, [r7, #24]
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	2b02      	cmp	r3, #2
 800244c:	d901      	bls.n	8002452 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 800244e:	2303      	movs	r3, #3
 8002450:	e250      	b.n	80028f4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002452:	4b36      	ldr	r3, [pc, #216]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 8002454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002456:	2202      	movs	r2, #2
 8002458:	4013      	ands	r3, r2
 800245a:	d0f1      	beq.n	8002440 <HAL_RCC_OscConfig+0x24c>
 800245c:	e018      	b.n	8002490 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800245e:	4b33      	ldr	r3, [pc, #204]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 8002460:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002462:	4b32      	ldr	r3, [pc, #200]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 8002464:	2101      	movs	r1, #1
 8002466:	438a      	bics	r2, r1
 8002468:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800246a:	f7ff f93b 	bl	80016e4 <HAL_GetTick>
 800246e:	0003      	movs	r3, r0
 8002470:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002472:	e008      	b.n	8002486 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002474:	f7ff f936 	bl	80016e4 <HAL_GetTick>
 8002478:	0002      	movs	r2, r0
 800247a:	69bb      	ldr	r3, [r7, #24]
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	2b02      	cmp	r3, #2
 8002480:	d901      	bls.n	8002486 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8002482:	2303      	movs	r3, #3
 8002484:	e236      	b.n	80028f4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002486:	4b29      	ldr	r3, [pc, #164]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 8002488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800248a:	2202      	movs	r2, #2
 800248c:	4013      	ands	r3, r2
 800248e:	d1f1      	bne.n	8002474 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	2204      	movs	r2, #4
 8002496:	4013      	ands	r3, r2
 8002498:	d100      	bne.n	800249c <HAL_RCC_OscConfig+0x2a8>
 800249a:	e0b5      	b.n	8002608 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 800249c:	201f      	movs	r0, #31
 800249e:	183b      	adds	r3, r7, r0
 80024a0:	2200      	movs	r2, #0
 80024a2:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024a4:	4b21      	ldr	r3, [pc, #132]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 80024a6:	69da      	ldr	r2, [r3, #28]
 80024a8:	2380      	movs	r3, #128	@ 0x80
 80024aa:	055b      	lsls	r3, r3, #21
 80024ac:	4013      	ands	r3, r2
 80024ae:	d110      	bne.n	80024d2 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024b0:	4b1e      	ldr	r3, [pc, #120]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 80024b2:	69da      	ldr	r2, [r3, #28]
 80024b4:	4b1d      	ldr	r3, [pc, #116]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 80024b6:	2180      	movs	r1, #128	@ 0x80
 80024b8:	0549      	lsls	r1, r1, #21
 80024ba:	430a      	orrs	r2, r1
 80024bc:	61da      	str	r2, [r3, #28]
 80024be:	4b1b      	ldr	r3, [pc, #108]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 80024c0:	69da      	ldr	r2, [r3, #28]
 80024c2:	2380      	movs	r3, #128	@ 0x80
 80024c4:	055b      	lsls	r3, r3, #21
 80024c6:	4013      	ands	r3, r2
 80024c8:	60fb      	str	r3, [r7, #12]
 80024ca:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80024cc:	183b      	adds	r3, r7, r0
 80024ce:	2201      	movs	r2, #1
 80024d0:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024d2:	4b19      	ldr	r3, [pc, #100]	@ (8002538 <HAL_RCC_OscConfig+0x344>)
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	2380      	movs	r3, #128	@ 0x80
 80024d8:	005b      	lsls	r3, r3, #1
 80024da:	4013      	ands	r3, r2
 80024dc:	d11a      	bne.n	8002514 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024de:	4b16      	ldr	r3, [pc, #88]	@ (8002538 <HAL_RCC_OscConfig+0x344>)
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	4b15      	ldr	r3, [pc, #84]	@ (8002538 <HAL_RCC_OscConfig+0x344>)
 80024e4:	2180      	movs	r1, #128	@ 0x80
 80024e6:	0049      	lsls	r1, r1, #1
 80024e8:	430a      	orrs	r2, r1
 80024ea:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024ec:	f7ff f8fa 	bl	80016e4 <HAL_GetTick>
 80024f0:	0003      	movs	r3, r0
 80024f2:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024f4:	e008      	b.n	8002508 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024f6:	f7ff f8f5 	bl	80016e4 <HAL_GetTick>
 80024fa:	0002      	movs	r2, r0
 80024fc:	69bb      	ldr	r3, [r7, #24]
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	2b64      	cmp	r3, #100	@ 0x64
 8002502:	d901      	bls.n	8002508 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8002504:	2303      	movs	r3, #3
 8002506:	e1f5      	b.n	80028f4 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002508:	4b0b      	ldr	r3, [pc, #44]	@ (8002538 <HAL_RCC_OscConfig+0x344>)
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	2380      	movs	r3, #128	@ 0x80
 800250e:	005b      	lsls	r3, r3, #1
 8002510:	4013      	ands	r3, r2
 8002512:	d0f0      	beq.n	80024f6 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	2b01      	cmp	r3, #1
 800251a:	d10f      	bne.n	800253c <HAL_RCC_OscConfig+0x348>
 800251c:	4b03      	ldr	r3, [pc, #12]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 800251e:	6a1a      	ldr	r2, [r3, #32]
 8002520:	4b02      	ldr	r3, [pc, #8]	@ (800252c <HAL_RCC_OscConfig+0x338>)
 8002522:	2101      	movs	r1, #1
 8002524:	430a      	orrs	r2, r1
 8002526:	621a      	str	r2, [r3, #32]
 8002528:	e036      	b.n	8002598 <HAL_RCC_OscConfig+0x3a4>
 800252a:	46c0      	nop			@ (mov r8, r8)
 800252c:	40021000 	.word	0x40021000
 8002530:	fffeffff 	.word	0xfffeffff
 8002534:	fffbffff 	.word	0xfffbffff
 8002538:	40007000 	.word	0x40007000
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d10c      	bne.n	800255e <HAL_RCC_OscConfig+0x36a>
 8002544:	4bca      	ldr	r3, [pc, #808]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 8002546:	6a1a      	ldr	r2, [r3, #32]
 8002548:	4bc9      	ldr	r3, [pc, #804]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 800254a:	2101      	movs	r1, #1
 800254c:	438a      	bics	r2, r1
 800254e:	621a      	str	r2, [r3, #32]
 8002550:	4bc7      	ldr	r3, [pc, #796]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 8002552:	6a1a      	ldr	r2, [r3, #32]
 8002554:	4bc6      	ldr	r3, [pc, #792]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 8002556:	2104      	movs	r1, #4
 8002558:	438a      	bics	r2, r1
 800255a:	621a      	str	r2, [r3, #32]
 800255c:	e01c      	b.n	8002598 <HAL_RCC_OscConfig+0x3a4>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	2b05      	cmp	r3, #5
 8002564:	d10c      	bne.n	8002580 <HAL_RCC_OscConfig+0x38c>
 8002566:	4bc2      	ldr	r3, [pc, #776]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 8002568:	6a1a      	ldr	r2, [r3, #32]
 800256a:	4bc1      	ldr	r3, [pc, #772]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 800256c:	2104      	movs	r1, #4
 800256e:	430a      	orrs	r2, r1
 8002570:	621a      	str	r2, [r3, #32]
 8002572:	4bbf      	ldr	r3, [pc, #764]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 8002574:	6a1a      	ldr	r2, [r3, #32]
 8002576:	4bbe      	ldr	r3, [pc, #760]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 8002578:	2101      	movs	r1, #1
 800257a:	430a      	orrs	r2, r1
 800257c:	621a      	str	r2, [r3, #32]
 800257e:	e00b      	b.n	8002598 <HAL_RCC_OscConfig+0x3a4>
 8002580:	4bbb      	ldr	r3, [pc, #748]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 8002582:	6a1a      	ldr	r2, [r3, #32]
 8002584:	4bba      	ldr	r3, [pc, #744]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 8002586:	2101      	movs	r1, #1
 8002588:	438a      	bics	r2, r1
 800258a:	621a      	str	r2, [r3, #32]
 800258c:	4bb8      	ldr	r3, [pc, #736]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 800258e:	6a1a      	ldr	r2, [r3, #32]
 8002590:	4bb7      	ldr	r3, [pc, #732]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 8002592:	2104      	movs	r1, #4
 8002594:	438a      	bics	r2, r1
 8002596:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d014      	beq.n	80025ca <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025a0:	f7ff f8a0 	bl	80016e4 <HAL_GetTick>
 80025a4:	0003      	movs	r3, r0
 80025a6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025a8:	e009      	b.n	80025be <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025aa:	f7ff f89b 	bl	80016e4 <HAL_GetTick>
 80025ae:	0002      	movs	r2, r0
 80025b0:	69bb      	ldr	r3, [r7, #24]
 80025b2:	1ad3      	subs	r3, r2, r3
 80025b4:	4aaf      	ldr	r2, [pc, #700]	@ (8002874 <HAL_RCC_OscConfig+0x680>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d901      	bls.n	80025be <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80025ba:	2303      	movs	r3, #3
 80025bc:	e19a      	b.n	80028f4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025be:	4bac      	ldr	r3, [pc, #688]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 80025c0:	6a1b      	ldr	r3, [r3, #32]
 80025c2:	2202      	movs	r2, #2
 80025c4:	4013      	ands	r3, r2
 80025c6:	d0f0      	beq.n	80025aa <HAL_RCC_OscConfig+0x3b6>
 80025c8:	e013      	b.n	80025f2 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025ca:	f7ff f88b 	bl	80016e4 <HAL_GetTick>
 80025ce:	0003      	movs	r3, r0
 80025d0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025d2:	e009      	b.n	80025e8 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025d4:	f7ff f886 	bl	80016e4 <HAL_GetTick>
 80025d8:	0002      	movs	r2, r0
 80025da:	69bb      	ldr	r3, [r7, #24]
 80025dc:	1ad3      	subs	r3, r2, r3
 80025de:	4aa5      	ldr	r2, [pc, #660]	@ (8002874 <HAL_RCC_OscConfig+0x680>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d901      	bls.n	80025e8 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80025e4:	2303      	movs	r3, #3
 80025e6:	e185      	b.n	80028f4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025e8:	4ba1      	ldr	r3, [pc, #644]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 80025ea:	6a1b      	ldr	r3, [r3, #32]
 80025ec:	2202      	movs	r2, #2
 80025ee:	4013      	ands	r3, r2
 80025f0:	d1f0      	bne.n	80025d4 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80025f2:	231f      	movs	r3, #31
 80025f4:	18fb      	adds	r3, r7, r3
 80025f6:	781b      	ldrb	r3, [r3, #0]
 80025f8:	2b01      	cmp	r3, #1
 80025fa:	d105      	bne.n	8002608 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025fc:	4b9c      	ldr	r3, [pc, #624]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 80025fe:	69da      	ldr	r2, [r3, #28]
 8002600:	4b9b      	ldr	r3, [pc, #620]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 8002602:	499d      	ldr	r1, [pc, #628]	@ (8002878 <HAL_RCC_OscConfig+0x684>)
 8002604:	400a      	ands	r2, r1
 8002606:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	2210      	movs	r2, #16
 800260e:	4013      	ands	r3, r2
 8002610:	d063      	beq.n	80026da <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	695b      	ldr	r3, [r3, #20]
 8002616:	2b01      	cmp	r3, #1
 8002618:	d12a      	bne.n	8002670 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800261a:	4b95      	ldr	r3, [pc, #596]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 800261c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800261e:	4b94      	ldr	r3, [pc, #592]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 8002620:	2104      	movs	r1, #4
 8002622:	430a      	orrs	r2, r1
 8002624:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002626:	4b92      	ldr	r3, [pc, #584]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 8002628:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800262a:	4b91      	ldr	r3, [pc, #580]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 800262c:	2101      	movs	r1, #1
 800262e:	430a      	orrs	r2, r1
 8002630:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002632:	f7ff f857 	bl	80016e4 <HAL_GetTick>
 8002636:	0003      	movs	r3, r0
 8002638:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800263a:	e008      	b.n	800264e <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800263c:	f7ff f852 	bl	80016e4 <HAL_GetTick>
 8002640:	0002      	movs	r2, r0
 8002642:	69bb      	ldr	r3, [r7, #24]
 8002644:	1ad3      	subs	r3, r2, r3
 8002646:	2b02      	cmp	r3, #2
 8002648:	d901      	bls.n	800264e <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 800264a:	2303      	movs	r3, #3
 800264c:	e152      	b.n	80028f4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800264e:	4b88      	ldr	r3, [pc, #544]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 8002650:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002652:	2202      	movs	r2, #2
 8002654:	4013      	ands	r3, r2
 8002656:	d0f1      	beq.n	800263c <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002658:	4b85      	ldr	r3, [pc, #532]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 800265a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800265c:	22f8      	movs	r2, #248	@ 0xf8
 800265e:	4393      	bics	r3, r2
 8002660:	0019      	movs	r1, r3
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	699b      	ldr	r3, [r3, #24]
 8002666:	00da      	lsls	r2, r3, #3
 8002668:	4b81      	ldr	r3, [pc, #516]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 800266a:	430a      	orrs	r2, r1
 800266c:	635a      	str	r2, [r3, #52]	@ 0x34
 800266e:	e034      	b.n	80026da <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	695b      	ldr	r3, [r3, #20]
 8002674:	3305      	adds	r3, #5
 8002676:	d111      	bne.n	800269c <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002678:	4b7d      	ldr	r3, [pc, #500]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 800267a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800267c:	4b7c      	ldr	r3, [pc, #496]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 800267e:	2104      	movs	r1, #4
 8002680:	438a      	bics	r2, r1
 8002682:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002684:	4b7a      	ldr	r3, [pc, #488]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 8002686:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002688:	22f8      	movs	r2, #248	@ 0xf8
 800268a:	4393      	bics	r3, r2
 800268c:	0019      	movs	r1, r3
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	699b      	ldr	r3, [r3, #24]
 8002692:	00da      	lsls	r2, r3, #3
 8002694:	4b76      	ldr	r3, [pc, #472]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 8002696:	430a      	orrs	r2, r1
 8002698:	635a      	str	r2, [r3, #52]	@ 0x34
 800269a:	e01e      	b.n	80026da <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800269c:	4b74      	ldr	r3, [pc, #464]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 800269e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80026a0:	4b73      	ldr	r3, [pc, #460]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 80026a2:	2104      	movs	r1, #4
 80026a4:	430a      	orrs	r2, r1
 80026a6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80026a8:	4b71      	ldr	r3, [pc, #452]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 80026aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80026ac:	4b70      	ldr	r3, [pc, #448]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 80026ae:	2101      	movs	r1, #1
 80026b0:	438a      	bics	r2, r1
 80026b2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026b4:	f7ff f816 	bl	80016e4 <HAL_GetTick>
 80026b8:	0003      	movs	r3, r0
 80026ba:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80026bc:	e008      	b.n	80026d0 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80026be:	f7ff f811 	bl	80016e4 <HAL_GetTick>
 80026c2:	0002      	movs	r2, r0
 80026c4:	69bb      	ldr	r3, [r7, #24]
 80026c6:	1ad3      	subs	r3, r2, r3
 80026c8:	2b02      	cmp	r3, #2
 80026ca:	d901      	bls.n	80026d0 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80026cc:	2303      	movs	r3, #3
 80026ce:	e111      	b.n	80028f4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80026d0:	4b67      	ldr	r3, [pc, #412]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 80026d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026d4:	2202      	movs	r2, #2
 80026d6:	4013      	ands	r3, r2
 80026d8:	d1f1      	bne.n	80026be <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	2220      	movs	r2, #32
 80026e0:	4013      	ands	r3, r2
 80026e2:	d05c      	beq.n	800279e <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80026e4:	4b62      	ldr	r3, [pc, #392]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	220c      	movs	r2, #12
 80026ea:	4013      	ands	r3, r2
 80026ec:	2b0c      	cmp	r3, #12
 80026ee:	d00e      	beq.n	800270e <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80026f0:	4b5f      	ldr	r3, [pc, #380]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	220c      	movs	r2, #12
 80026f6:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80026f8:	2b08      	cmp	r3, #8
 80026fa:	d114      	bne.n	8002726 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80026fc:	4b5c      	ldr	r3, [pc, #368]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 80026fe:	685a      	ldr	r2, [r3, #4]
 8002700:	23c0      	movs	r3, #192	@ 0xc0
 8002702:	025b      	lsls	r3, r3, #9
 8002704:	401a      	ands	r2, r3
 8002706:	23c0      	movs	r3, #192	@ 0xc0
 8002708:	025b      	lsls	r3, r3, #9
 800270a:	429a      	cmp	r2, r3
 800270c:	d10b      	bne.n	8002726 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800270e:	4b58      	ldr	r3, [pc, #352]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 8002710:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002712:	2380      	movs	r3, #128	@ 0x80
 8002714:	029b      	lsls	r3, r3, #10
 8002716:	4013      	ands	r3, r2
 8002718:	d040      	beq.n	800279c <HAL_RCC_OscConfig+0x5a8>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6a1b      	ldr	r3, [r3, #32]
 800271e:	2b01      	cmp	r3, #1
 8002720:	d03c      	beq.n	800279c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e0e6      	b.n	80028f4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6a1b      	ldr	r3, [r3, #32]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d01b      	beq.n	8002766 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800272e:	4b50      	ldr	r3, [pc, #320]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 8002730:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002732:	4b4f      	ldr	r3, [pc, #316]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 8002734:	2180      	movs	r1, #128	@ 0x80
 8002736:	0249      	lsls	r1, r1, #9
 8002738:	430a      	orrs	r2, r1
 800273a:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800273c:	f7fe ffd2 	bl	80016e4 <HAL_GetTick>
 8002740:	0003      	movs	r3, r0
 8002742:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002744:	e008      	b.n	8002758 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002746:	f7fe ffcd 	bl	80016e4 <HAL_GetTick>
 800274a:	0002      	movs	r2, r0
 800274c:	69bb      	ldr	r3, [r7, #24]
 800274e:	1ad3      	subs	r3, r2, r3
 8002750:	2b02      	cmp	r3, #2
 8002752:	d901      	bls.n	8002758 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8002754:	2303      	movs	r3, #3
 8002756:	e0cd      	b.n	80028f4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002758:	4b45      	ldr	r3, [pc, #276]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 800275a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800275c:	2380      	movs	r3, #128	@ 0x80
 800275e:	029b      	lsls	r3, r3, #10
 8002760:	4013      	ands	r3, r2
 8002762:	d0f0      	beq.n	8002746 <HAL_RCC_OscConfig+0x552>
 8002764:	e01b      	b.n	800279e <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002766:	4b42      	ldr	r3, [pc, #264]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 8002768:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800276a:	4b41      	ldr	r3, [pc, #260]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 800276c:	4943      	ldr	r1, [pc, #268]	@ (800287c <HAL_RCC_OscConfig+0x688>)
 800276e:	400a      	ands	r2, r1
 8002770:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002772:	f7fe ffb7 	bl	80016e4 <HAL_GetTick>
 8002776:	0003      	movs	r3, r0
 8002778:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800277a:	e008      	b.n	800278e <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800277c:	f7fe ffb2 	bl	80016e4 <HAL_GetTick>
 8002780:	0002      	movs	r2, r0
 8002782:	69bb      	ldr	r3, [r7, #24]
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	2b02      	cmp	r3, #2
 8002788:	d901      	bls.n	800278e <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800278a:	2303      	movs	r3, #3
 800278c:	e0b2      	b.n	80028f4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800278e:	4b38      	ldr	r3, [pc, #224]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 8002790:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002792:	2380      	movs	r3, #128	@ 0x80
 8002794:	029b      	lsls	r3, r3, #10
 8002796:	4013      	ands	r3, r2
 8002798:	d1f0      	bne.n	800277c <HAL_RCC_OscConfig+0x588>
 800279a:	e000      	b.n	800279e <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800279c:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d100      	bne.n	80027a8 <HAL_RCC_OscConfig+0x5b4>
 80027a6:	e0a4      	b.n	80028f2 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027a8:	4b31      	ldr	r3, [pc, #196]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	220c      	movs	r2, #12
 80027ae:	4013      	ands	r3, r2
 80027b0:	2b08      	cmp	r3, #8
 80027b2:	d100      	bne.n	80027b6 <HAL_RCC_OscConfig+0x5c2>
 80027b4:	e078      	b.n	80028a8 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ba:	2b02      	cmp	r3, #2
 80027bc:	d14c      	bne.n	8002858 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027be:	4b2c      	ldr	r3, [pc, #176]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	4b2b      	ldr	r3, [pc, #172]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 80027c4:	492e      	ldr	r1, [pc, #184]	@ (8002880 <HAL_RCC_OscConfig+0x68c>)
 80027c6:	400a      	ands	r2, r1
 80027c8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027ca:	f7fe ff8b 	bl	80016e4 <HAL_GetTick>
 80027ce:	0003      	movs	r3, r0
 80027d0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027d2:	e008      	b.n	80027e6 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027d4:	f7fe ff86 	bl	80016e4 <HAL_GetTick>
 80027d8:	0002      	movs	r2, r0
 80027da:	69bb      	ldr	r3, [r7, #24]
 80027dc:	1ad3      	subs	r3, r2, r3
 80027de:	2b02      	cmp	r3, #2
 80027e0:	d901      	bls.n	80027e6 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80027e2:	2303      	movs	r3, #3
 80027e4:	e086      	b.n	80028f4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027e6:	4b22      	ldr	r3, [pc, #136]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	2380      	movs	r3, #128	@ 0x80
 80027ec:	049b      	lsls	r3, r3, #18
 80027ee:	4013      	ands	r3, r2
 80027f0:	d1f0      	bne.n	80027d4 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027f2:	4b1f      	ldr	r3, [pc, #124]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 80027f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027f6:	220f      	movs	r2, #15
 80027f8:	4393      	bics	r3, r2
 80027fa:	0019      	movs	r1, r3
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002800:	4b1b      	ldr	r3, [pc, #108]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 8002802:	430a      	orrs	r2, r1
 8002804:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002806:	4b1a      	ldr	r3, [pc, #104]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	4a1e      	ldr	r2, [pc, #120]	@ (8002884 <HAL_RCC_OscConfig+0x690>)
 800280c:	4013      	ands	r3, r2
 800280e:	0019      	movs	r1, r3
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002818:	431a      	orrs	r2, r3
 800281a:	4b15      	ldr	r3, [pc, #84]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 800281c:	430a      	orrs	r2, r1
 800281e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002820:	4b13      	ldr	r3, [pc, #76]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	4b12      	ldr	r3, [pc, #72]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 8002826:	2180      	movs	r1, #128	@ 0x80
 8002828:	0449      	lsls	r1, r1, #17
 800282a:	430a      	orrs	r2, r1
 800282c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800282e:	f7fe ff59 	bl	80016e4 <HAL_GetTick>
 8002832:	0003      	movs	r3, r0
 8002834:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002836:	e008      	b.n	800284a <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002838:	f7fe ff54 	bl	80016e4 <HAL_GetTick>
 800283c:	0002      	movs	r2, r0
 800283e:	69bb      	ldr	r3, [r7, #24]
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	2b02      	cmp	r3, #2
 8002844:	d901      	bls.n	800284a <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8002846:	2303      	movs	r3, #3
 8002848:	e054      	b.n	80028f4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800284a:	4b09      	ldr	r3, [pc, #36]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	2380      	movs	r3, #128	@ 0x80
 8002850:	049b      	lsls	r3, r3, #18
 8002852:	4013      	ands	r3, r2
 8002854:	d0f0      	beq.n	8002838 <HAL_RCC_OscConfig+0x644>
 8002856:	e04c      	b.n	80028f2 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002858:	4b05      	ldr	r3, [pc, #20]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	4b04      	ldr	r3, [pc, #16]	@ (8002870 <HAL_RCC_OscConfig+0x67c>)
 800285e:	4908      	ldr	r1, [pc, #32]	@ (8002880 <HAL_RCC_OscConfig+0x68c>)
 8002860:	400a      	ands	r2, r1
 8002862:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002864:	f7fe ff3e 	bl	80016e4 <HAL_GetTick>
 8002868:	0003      	movs	r3, r0
 800286a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800286c:	e015      	b.n	800289a <HAL_RCC_OscConfig+0x6a6>
 800286e:	46c0      	nop			@ (mov r8, r8)
 8002870:	40021000 	.word	0x40021000
 8002874:	00001388 	.word	0x00001388
 8002878:	efffffff 	.word	0xefffffff
 800287c:	fffeffff 	.word	0xfffeffff
 8002880:	feffffff 	.word	0xfeffffff
 8002884:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002888:	f7fe ff2c 	bl	80016e4 <HAL_GetTick>
 800288c:	0002      	movs	r2, r0
 800288e:	69bb      	ldr	r3, [r7, #24]
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	2b02      	cmp	r3, #2
 8002894:	d901      	bls.n	800289a <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8002896:	2303      	movs	r3, #3
 8002898:	e02c      	b.n	80028f4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800289a:	4b18      	ldr	r3, [pc, #96]	@ (80028fc <HAL_RCC_OscConfig+0x708>)
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	2380      	movs	r3, #128	@ 0x80
 80028a0:	049b      	lsls	r3, r3, #18
 80028a2:	4013      	ands	r3, r2
 80028a4:	d1f0      	bne.n	8002888 <HAL_RCC_OscConfig+0x694>
 80028a6:	e024      	b.n	80028f2 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ac:	2b01      	cmp	r3, #1
 80028ae:	d101      	bne.n	80028b4 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	e01f      	b.n	80028f4 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80028b4:	4b11      	ldr	r3, [pc, #68]	@ (80028fc <HAL_RCC_OscConfig+0x708>)
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80028ba:	4b10      	ldr	r3, [pc, #64]	@ (80028fc <HAL_RCC_OscConfig+0x708>)
 80028bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028be:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028c0:	697a      	ldr	r2, [r7, #20]
 80028c2:	23c0      	movs	r3, #192	@ 0xc0
 80028c4:	025b      	lsls	r3, r3, #9
 80028c6:	401a      	ands	r2, r3
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028cc:	429a      	cmp	r2, r3
 80028ce:	d10e      	bne.n	80028ee <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	220f      	movs	r2, #15
 80028d4:	401a      	ands	r2, r3
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028da:	429a      	cmp	r2, r3
 80028dc:	d107      	bne.n	80028ee <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80028de:	697a      	ldr	r2, [r7, #20]
 80028e0:	23f0      	movs	r3, #240	@ 0xf0
 80028e2:	039b      	lsls	r3, r3, #14
 80028e4:	401a      	ands	r2, r3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80028ea:	429a      	cmp	r2, r3
 80028ec:	d001      	beq.n	80028f2 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e000      	b.n	80028f4 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80028f2:	2300      	movs	r3, #0
}
 80028f4:	0018      	movs	r0, r3
 80028f6:	46bd      	mov	sp, r7
 80028f8:	b008      	add	sp, #32
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	40021000 	.word	0x40021000

08002900 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b084      	sub	sp, #16
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d101      	bne.n	8002914 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002910:	2301      	movs	r3, #1
 8002912:	e0bf      	b.n	8002a94 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002914:	4b61      	ldr	r3, [pc, #388]	@ (8002a9c <HAL_RCC_ClockConfig+0x19c>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	2201      	movs	r2, #1
 800291a:	4013      	ands	r3, r2
 800291c:	683a      	ldr	r2, [r7, #0]
 800291e:	429a      	cmp	r2, r3
 8002920:	d911      	bls.n	8002946 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002922:	4b5e      	ldr	r3, [pc, #376]	@ (8002a9c <HAL_RCC_ClockConfig+0x19c>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	2201      	movs	r2, #1
 8002928:	4393      	bics	r3, r2
 800292a:	0019      	movs	r1, r3
 800292c:	4b5b      	ldr	r3, [pc, #364]	@ (8002a9c <HAL_RCC_ClockConfig+0x19c>)
 800292e:	683a      	ldr	r2, [r7, #0]
 8002930:	430a      	orrs	r2, r1
 8002932:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002934:	4b59      	ldr	r3, [pc, #356]	@ (8002a9c <HAL_RCC_ClockConfig+0x19c>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2201      	movs	r2, #1
 800293a:	4013      	ands	r3, r2
 800293c:	683a      	ldr	r2, [r7, #0]
 800293e:	429a      	cmp	r2, r3
 8002940:	d001      	beq.n	8002946 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e0a6      	b.n	8002a94 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	2202      	movs	r2, #2
 800294c:	4013      	ands	r3, r2
 800294e:	d015      	beq.n	800297c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	2204      	movs	r2, #4
 8002956:	4013      	ands	r3, r2
 8002958:	d006      	beq.n	8002968 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800295a:	4b51      	ldr	r3, [pc, #324]	@ (8002aa0 <HAL_RCC_ClockConfig+0x1a0>)
 800295c:	685a      	ldr	r2, [r3, #4]
 800295e:	4b50      	ldr	r3, [pc, #320]	@ (8002aa0 <HAL_RCC_ClockConfig+0x1a0>)
 8002960:	21e0      	movs	r1, #224	@ 0xe0
 8002962:	00c9      	lsls	r1, r1, #3
 8002964:	430a      	orrs	r2, r1
 8002966:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002968:	4b4d      	ldr	r3, [pc, #308]	@ (8002aa0 <HAL_RCC_ClockConfig+0x1a0>)
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	22f0      	movs	r2, #240	@ 0xf0
 800296e:	4393      	bics	r3, r2
 8002970:	0019      	movs	r1, r3
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	689a      	ldr	r2, [r3, #8]
 8002976:	4b4a      	ldr	r3, [pc, #296]	@ (8002aa0 <HAL_RCC_ClockConfig+0x1a0>)
 8002978:	430a      	orrs	r2, r1
 800297a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	2201      	movs	r2, #1
 8002982:	4013      	ands	r3, r2
 8002984:	d04c      	beq.n	8002a20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	2b01      	cmp	r3, #1
 800298c:	d107      	bne.n	800299e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800298e:	4b44      	ldr	r3, [pc, #272]	@ (8002aa0 <HAL_RCC_ClockConfig+0x1a0>)
 8002990:	681a      	ldr	r2, [r3, #0]
 8002992:	2380      	movs	r3, #128	@ 0x80
 8002994:	029b      	lsls	r3, r3, #10
 8002996:	4013      	ands	r3, r2
 8002998:	d120      	bne.n	80029dc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e07a      	b.n	8002a94 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d107      	bne.n	80029b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029a6:	4b3e      	ldr	r3, [pc, #248]	@ (8002aa0 <HAL_RCC_ClockConfig+0x1a0>)
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	2380      	movs	r3, #128	@ 0x80
 80029ac:	049b      	lsls	r3, r3, #18
 80029ae:	4013      	ands	r3, r2
 80029b0:	d114      	bne.n	80029dc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	e06e      	b.n	8002a94 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	2b03      	cmp	r3, #3
 80029bc:	d107      	bne.n	80029ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80029be:	4b38      	ldr	r3, [pc, #224]	@ (8002aa0 <HAL_RCC_ClockConfig+0x1a0>)
 80029c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80029c2:	2380      	movs	r3, #128	@ 0x80
 80029c4:	029b      	lsls	r3, r3, #10
 80029c6:	4013      	ands	r3, r2
 80029c8:	d108      	bne.n	80029dc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	e062      	b.n	8002a94 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029ce:	4b34      	ldr	r3, [pc, #208]	@ (8002aa0 <HAL_RCC_ClockConfig+0x1a0>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	2202      	movs	r2, #2
 80029d4:	4013      	ands	r3, r2
 80029d6:	d101      	bne.n	80029dc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80029d8:	2301      	movs	r3, #1
 80029da:	e05b      	b.n	8002a94 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029dc:	4b30      	ldr	r3, [pc, #192]	@ (8002aa0 <HAL_RCC_ClockConfig+0x1a0>)
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	2203      	movs	r2, #3
 80029e2:	4393      	bics	r3, r2
 80029e4:	0019      	movs	r1, r3
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	685a      	ldr	r2, [r3, #4]
 80029ea:	4b2d      	ldr	r3, [pc, #180]	@ (8002aa0 <HAL_RCC_ClockConfig+0x1a0>)
 80029ec:	430a      	orrs	r2, r1
 80029ee:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029f0:	f7fe fe78 	bl	80016e4 <HAL_GetTick>
 80029f4:	0003      	movs	r3, r0
 80029f6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029f8:	e009      	b.n	8002a0e <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029fa:	f7fe fe73 	bl	80016e4 <HAL_GetTick>
 80029fe:	0002      	movs	r2, r0
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	1ad3      	subs	r3, r2, r3
 8002a04:	4a27      	ldr	r2, [pc, #156]	@ (8002aa4 <HAL_RCC_ClockConfig+0x1a4>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d901      	bls.n	8002a0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e042      	b.n	8002a94 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a0e:	4b24      	ldr	r3, [pc, #144]	@ (8002aa0 <HAL_RCC_ClockConfig+0x1a0>)
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	220c      	movs	r2, #12
 8002a14:	401a      	ands	r2, r3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	009b      	lsls	r3, r3, #2
 8002a1c:	429a      	cmp	r2, r3
 8002a1e:	d1ec      	bne.n	80029fa <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a20:	4b1e      	ldr	r3, [pc, #120]	@ (8002a9c <HAL_RCC_ClockConfig+0x19c>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	2201      	movs	r2, #1
 8002a26:	4013      	ands	r3, r2
 8002a28:	683a      	ldr	r2, [r7, #0]
 8002a2a:	429a      	cmp	r2, r3
 8002a2c:	d211      	bcs.n	8002a52 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a2e:	4b1b      	ldr	r3, [pc, #108]	@ (8002a9c <HAL_RCC_ClockConfig+0x19c>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	2201      	movs	r2, #1
 8002a34:	4393      	bics	r3, r2
 8002a36:	0019      	movs	r1, r3
 8002a38:	4b18      	ldr	r3, [pc, #96]	@ (8002a9c <HAL_RCC_ClockConfig+0x19c>)
 8002a3a:	683a      	ldr	r2, [r7, #0]
 8002a3c:	430a      	orrs	r2, r1
 8002a3e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a40:	4b16      	ldr	r3, [pc, #88]	@ (8002a9c <HAL_RCC_ClockConfig+0x19c>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	2201      	movs	r2, #1
 8002a46:	4013      	ands	r3, r2
 8002a48:	683a      	ldr	r2, [r7, #0]
 8002a4a:	429a      	cmp	r2, r3
 8002a4c:	d001      	beq.n	8002a52 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e020      	b.n	8002a94 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	2204      	movs	r2, #4
 8002a58:	4013      	ands	r3, r2
 8002a5a:	d009      	beq.n	8002a70 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002a5c:	4b10      	ldr	r3, [pc, #64]	@ (8002aa0 <HAL_RCC_ClockConfig+0x1a0>)
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	4a11      	ldr	r2, [pc, #68]	@ (8002aa8 <HAL_RCC_ClockConfig+0x1a8>)
 8002a62:	4013      	ands	r3, r2
 8002a64:	0019      	movs	r1, r3
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	68da      	ldr	r2, [r3, #12]
 8002a6a:	4b0d      	ldr	r3, [pc, #52]	@ (8002aa0 <HAL_RCC_ClockConfig+0x1a0>)
 8002a6c:	430a      	orrs	r2, r1
 8002a6e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002a70:	f000 f820 	bl	8002ab4 <HAL_RCC_GetSysClockFreq>
 8002a74:	0001      	movs	r1, r0
 8002a76:	4b0a      	ldr	r3, [pc, #40]	@ (8002aa0 <HAL_RCC_ClockConfig+0x1a0>)
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	091b      	lsrs	r3, r3, #4
 8002a7c:	220f      	movs	r2, #15
 8002a7e:	4013      	ands	r3, r2
 8002a80:	4a0a      	ldr	r2, [pc, #40]	@ (8002aac <HAL_RCC_ClockConfig+0x1ac>)
 8002a82:	5cd3      	ldrb	r3, [r2, r3]
 8002a84:	000a      	movs	r2, r1
 8002a86:	40da      	lsrs	r2, r3
 8002a88:	4b09      	ldr	r3, [pc, #36]	@ (8002ab0 <HAL_RCC_ClockConfig+0x1b0>)
 8002a8a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002a8c:	2003      	movs	r0, #3
 8002a8e:	f7fe fde3 	bl	8001658 <HAL_InitTick>
  
  return HAL_OK;
 8002a92:	2300      	movs	r3, #0
}
 8002a94:	0018      	movs	r0, r3
 8002a96:	46bd      	mov	sp, r7
 8002a98:	b004      	add	sp, #16
 8002a9a:	bd80      	pop	{r7, pc}
 8002a9c:	40022000 	.word	0x40022000
 8002aa0:	40021000 	.word	0x40021000
 8002aa4:	00001388 	.word	0x00001388
 8002aa8:	fffff8ff 	.word	0xfffff8ff
 8002aac:	08004e1c 	.word	0x08004e1c
 8002ab0:	20001db8 	.word	0x20001db8

08002ab4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b086      	sub	sp, #24
 8002ab8:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002aba:	2300      	movs	r3, #0
 8002abc:	60fb      	str	r3, [r7, #12]
 8002abe:	2300      	movs	r3, #0
 8002ac0:	60bb      	str	r3, [r7, #8]
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	617b      	str	r3, [r7, #20]
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002aca:	2300      	movs	r3, #0
 8002acc:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002ace:	4b2d      	ldr	r3, [pc, #180]	@ (8002b84 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	220c      	movs	r2, #12
 8002ad8:	4013      	ands	r3, r2
 8002ada:	2b0c      	cmp	r3, #12
 8002adc:	d046      	beq.n	8002b6c <HAL_RCC_GetSysClockFreq+0xb8>
 8002ade:	d848      	bhi.n	8002b72 <HAL_RCC_GetSysClockFreq+0xbe>
 8002ae0:	2b04      	cmp	r3, #4
 8002ae2:	d002      	beq.n	8002aea <HAL_RCC_GetSysClockFreq+0x36>
 8002ae4:	2b08      	cmp	r3, #8
 8002ae6:	d003      	beq.n	8002af0 <HAL_RCC_GetSysClockFreq+0x3c>
 8002ae8:	e043      	b.n	8002b72 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002aea:	4b27      	ldr	r3, [pc, #156]	@ (8002b88 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002aec:	613b      	str	r3, [r7, #16]
      break;
 8002aee:	e043      	b.n	8002b78 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	0c9b      	lsrs	r3, r3, #18
 8002af4:	220f      	movs	r2, #15
 8002af6:	4013      	ands	r3, r2
 8002af8:	4a24      	ldr	r2, [pc, #144]	@ (8002b8c <HAL_RCC_GetSysClockFreq+0xd8>)
 8002afa:	5cd3      	ldrb	r3, [r2, r3]
 8002afc:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002afe:	4b21      	ldr	r3, [pc, #132]	@ (8002b84 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b02:	220f      	movs	r2, #15
 8002b04:	4013      	ands	r3, r2
 8002b06:	4a22      	ldr	r2, [pc, #136]	@ (8002b90 <HAL_RCC_GetSysClockFreq+0xdc>)
 8002b08:	5cd3      	ldrb	r3, [r2, r3]
 8002b0a:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002b0c:	68fa      	ldr	r2, [r7, #12]
 8002b0e:	23c0      	movs	r3, #192	@ 0xc0
 8002b10:	025b      	lsls	r3, r3, #9
 8002b12:	401a      	ands	r2, r3
 8002b14:	2380      	movs	r3, #128	@ 0x80
 8002b16:	025b      	lsls	r3, r3, #9
 8002b18:	429a      	cmp	r2, r3
 8002b1a:	d109      	bne.n	8002b30 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002b1c:	68b9      	ldr	r1, [r7, #8]
 8002b1e:	481a      	ldr	r0, [pc, #104]	@ (8002b88 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002b20:	f7fd fafa 	bl	8000118 <__udivsi3>
 8002b24:	0003      	movs	r3, r0
 8002b26:	001a      	movs	r2, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	4353      	muls	r3, r2
 8002b2c:	617b      	str	r3, [r7, #20]
 8002b2e:	e01a      	b.n	8002b66 <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002b30:	68fa      	ldr	r2, [r7, #12]
 8002b32:	23c0      	movs	r3, #192	@ 0xc0
 8002b34:	025b      	lsls	r3, r3, #9
 8002b36:	401a      	ands	r2, r3
 8002b38:	23c0      	movs	r3, #192	@ 0xc0
 8002b3a:	025b      	lsls	r3, r3, #9
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d109      	bne.n	8002b54 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002b40:	68b9      	ldr	r1, [r7, #8]
 8002b42:	4814      	ldr	r0, [pc, #80]	@ (8002b94 <HAL_RCC_GetSysClockFreq+0xe0>)
 8002b44:	f7fd fae8 	bl	8000118 <__udivsi3>
 8002b48:	0003      	movs	r3, r0
 8002b4a:	001a      	movs	r2, r3
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	4353      	muls	r3, r2
 8002b50:	617b      	str	r3, [r7, #20]
 8002b52:	e008      	b.n	8002b66 <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002b54:	68b9      	ldr	r1, [r7, #8]
 8002b56:	480c      	ldr	r0, [pc, #48]	@ (8002b88 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002b58:	f7fd fade 	bl	8000118 <__udivsi3>
 8002b5c:	0003      	movs	r3, r0
 8002b5e:	001a      	movs	r2, r3
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	4353      	muls	r3, r2
 8002b64:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	613b      	str	r3, [r7, #16]
      break;
 8002b6a:	e005      	b.n	8002b78 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002b6c:	4b09      	ldr	r3, [pc, #36]	@ (8002b94 <HAL_RCC_GetSysClockFreq+0xe0>)
 8002b6e:	613b      	str	r3, [r7, #16]
      break;
 8002b70:	e002      	b.n	8002b78 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002b72:	4b05      	ldr	r3, [pc, #20]	@ (8002b88 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002b74:	613b      	str	r3, [r7, #16]
      break;
 8002b76:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002b78:	693b      	ldr	r3, [r7, #16]
}
 8002b7a:	0018      	movs	r0, r3
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	b006      	add	sp, #24
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	46c0      	nop			@ (mov r8, r8)
 8002b84:	40021000 	.word	0x40021000
 8002b88:	007a1200 	.word	0x007a1200
 8002b8c:	08004e2c 	.word	0x08004e2c
 8002b90:	08004e3c 	.word	0x08004e3c
 8002b94:	02dc6c00 	.word	0x02dc6c00

08002b98 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b084      	sub	sp, #16
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d101      	bne.n	8002baa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	e0a8      	b.n	8002cfc <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d109      	bne.n	8002bc6 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	685a      	ldr	r2, [r3, #4]
 8002bb6:	2382      	movs	r3, #130	@ 0x82
 8002bb8:	005b      	lsls	r3, r3, #1
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d009      	beq.n	8002bd2 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	61da      	str	r2, [r3, #28]
 8002bc4:	e005      	b.n	8002bd2 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	225d      	movs	r2, #93	@ 0x5d
 8002bdc:	5c9b      	ldrb	r3, [r3, r2]
 8002bde:	b2db      	uxtb	r3, r3
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d107      	bne.n	8002bf4 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	225c      	movs	r2, #92	@ 0x5c
 8002be8:	2100      	movs	r1, #0
 8002bea:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	0018      	movs	r0, r3
 8002bf0:	f7fe fa4a 	bl	8001088 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	225d      	movs	r2, #93	@ 0x5d
 8002bf8:	2102      	movs	r1, #2
 8002bfa:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	681a      	ldr	r2, [r3, #0]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	2140      	movs	r1, #64	@ 0x40
 8002c08:	438a      	bics	r2, r1
 8002c0a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	68da      	ldr	r2, [r3, #12]
 8002c10:	23e0      	movs	r3, #224	@ 0xe0
 8002c12:	00db      	lsls	r3, r3, #3
 8002c14:	429a      	cmp	r2, r3
 8002c16:	d902      	bls.n	8002c1e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	60fb      	str	r3, [r7, #12]
 8002c1c:	e002      	b.n	8002c24 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002c1e:	2380      	movs	r3, #128	@ 0x80
 8002c20:	015b      	lsls	r3, r3, #5
 8002c22:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	68da      	ldr	r2, [r3, #12]
 8002c28:	23f0      	movs	r3, #240	@ 0xf0
 8002c2a:	011b      	lsls	r3, r3, #4
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d008      	beq.n	8002c42 <HAL_SPI_Init+0xaa>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	68da      	ldr	r2, [r3, #12]
 8002c34:	23e0      	movs	r3, #224	@ 0xe0
 8002c36:	00db      	lsls	r3, r3, #3
 8002c38:	429a      	cmp	r2, r3
 8002c3a:	d002      	beq.n	8002c42 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	685a      	ldr	r2, [r3, #4]
 8002c46:	2382      	movs	r3, #130	@ 0x82
 8002c48:	005b      	lsls	r3, r3, #1
 8002c4a:	401a      	ands	r2, r3
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6899      	ldr	r1, [r3, #8]
 8002c50:	2384      	movs	r3, #132	@ 0x84
 8002c52:	021b      	lsls	r3, r3, #8
 8002c54:	400b      	ands	r3, r1
 8002c56:	431a      	orrs	r2, r3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	691b      	ldr	r3, [r3, #16]
 8002c5c:	2102      	movs	r1, #2
 8002c5e:	400b      	ands	r3, r1
 8002c60:	431a      	orrs	r2, r3
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	695b      	ldr	r3, [r3, #20]
 8002c66:	2101      	movs	r1, #1
 8002c68:	400b      	ands	r3, r1
 8002c6a:	431a      	orrs	r2, r3
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6999      	ldr	r1, [r3, #24]
 8002c70:	2380      	movs	r3, #128	@ 0x80
 8002c72:	009b      	lsls	r3, r3, #2
 8002c74:	400b      	ands	r3, r1
 8002c76:	431a      	orrs	r2, r3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	69db      	ldr	r3, [r3, #28]
 8002c7c:	2138      	movs	r1, #56	@ 0x38
 8002c7e:	400b      	ands	r3, r1
 8002c80:	431a      	orrs	r2, r3
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6a1b      	ldr	r3, [r3, #32]
 8002c86:	2180      	movs	r1, #128	@ 0x80
 8002c88:	400b      	ands	r3, r1
 8002c8a:	431a      	orrs	r2, r3
 8002c8c:	0011      	movs	r1, r2
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c92:	2380      	movs	r3, #128	@ 0x80
 8002c94:	019b      	lsls	r3, r3, #6
 8002c96:	401a      	ands	r2, r3
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	430a      	orrs	r2, r1
 8002c9e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	699b      	ldr	r3, [r3, #24]
 8002ca4:	0c1b      	lsrs	r3, r3, #16
 8002ca6:	2204      	movs	r2, #4
 8002ca8:	401a      	ands	r2, r3
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cae:	2110      	movs	r1, #16
 8002cb0:	400b      	ands	r3, r1
 8002cb2:	431a      	orrs	r2, r3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cb8:	2108      	movs	r1, #8
 8002cba:	400b      	ands	r3, r1
 8002cbc:	431a      	orrs	r2, r3
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	68d9      	ldr	r1, [r3, #12]
 8002cc2:	23f0      	movs	r3, #240	@ 0xf0
 8002cc4:	011b      	lsls	r3, r3, #4
 8002cc6:	400b      	ands	r3, r1
 8002cc8:	431a      	orrs	r2, r3
 8002cca:	0011      	movs	r1, r2
 8002ccc:	68fa      	ldr	r2, [r7, #12]
 8002cce:	2380      	movs	r3, #128	@ 0x80
 8002cd0:	015b      	lsls	r3, r3, #5
 8002cd2:	401a      	ands	r2, r3
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	430a      	orrs	r2, r1
 8002cda:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	69da      	ldr	r2, [r3, #28]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4907      	ldr	r1, [pc, #28]	@ (8002d04 <HAL_SPI_Init+0x16c>)
 8002ce8:	400a      	ands	r2, r1
 8002cea:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2200      	movs	r2, #0
 8002cf0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	225d      	movs	r2, #93	@ 0x5d
 8002cf6:	2101      	movs	r1, #1
 8002cf8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002cfa:	2300      	movs	r3, #0
}
 8002cfc:	0018      	movs	r0, r3
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	b004      	add	sp, #16
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	fffff7ff 	.word	0xfffff7ff

08002d08 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b086      	sub	sp, #24
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	60f8      	str	r0, [r7, #12]
 8002d10:	60b9      	str	r1, [r7, #8]
 8002d12:	1dbb      	adds	r3, r7, #6
 8002d14:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002d16:	2317      	movs	r3, #23
 8002d18:	18fb      	adds	r3, r7, r3
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	225c      	movs	r2, #92	@ 0x5c
 8002d22:	5c9b      	ldrb	r3, [r3, r2]
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	d101      	bne.n	8002d2c <HAL_SPI_Transmit_DMA+0x24>
 8002d28:	2302      	movs	r3, #2
 8002d2a:	e0e3      	b.n	8002ef4 <HAL_SPI_Transmit_DMA+0x1ec>
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	225c      	movs	r2, #92	@ 0x5c
 8002d30:	2101      	movs	r1, #1
 8002d32:	5499      	strb	r1, [r3, r2]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	225d      	movs	r2, #93	@ 0x5d
 8002d38:	5c9b      	ldrb	r3, [r3, r2]
 8002d3a:	b2db      	uxtb	r3, r3
 8002d3c:	2b01      	cmp	r3, #1
 8002d3e:	d004      	beq.n	8002d4a <HAL_SPI_Transmit_DMA+0x42>
  {
    errorcode = HAL_BUSY;
 8002d40:	2317      	movs	r3, #23
 8002d42:	18fb      	adds	r3, r7, r3
 8002d44:	2202      	movs	r2, #2
 8002d46:	701a      	strb	r2, [r3, #0]
    goto error;
 8002d48:	e0cd      	b.n	8002ee6 <HAL_SPI_Transmit_DMA+0x1de>
  }

  if ((pData == NULL) || (Size == 0U))
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d003      	beq.n	8002d58 <HAL_SPI_Transmit_DMA+0x50>
 8002d50:	1dbb      	adds	r3, r7, #6
 8002d52:	881b      	ldrh	r3, [r3, #0]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d104      	bne.n	8002d62 <HAL_SPI_Transmit_DMA+0x5a>
  {
    errorcode = HAL_ERROR;
 8002d58:	2317      	movs	r3, #23
 8002d5a:	18fb      	adds	r3, r7, r3
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	701a      	strb	r2, [r3, #0]
    goto error;
 8002d60:	e0c1      	b.n	8002ee6 <HAL_SPI_Transmit_DMA+0x1de>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	225d      	movs	r2, #93	@ 0x5d
 8002d66:	2103      	movs	r1, #3
 8002d68:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	68ba      	ldr	r2, [r7, #8]
 8002d74:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	1dba      	adds	r2, r7, #6
 8002d7a:	8812      	ldrh	r2, [r2, #0]
 8002d7c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	1dba      	adds	r2, r7, #6
 8002d82:	8812      	ldrh	r2, [r2, #0]
 8002d84:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	2200      	movs	r2, #0
 8002d90:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2200      	movs	r2, #0
 8002d96:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2244      	movs	r2, #68	@ 0x44
 8002d9c:	2100      	movs	r1, #0
 8002d9e:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2246      	movs	r2, #70	@ 0x46
 8002da4:	2100      	movs	r1, #0
 8002da6:	5299      	strh	r1, [r3, r2]

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	689a      	ldr	r2, [r3, #8]
 8002dac:	2380      	movs	r3, #128	@ 0x80
 8002dae:	021b      	lsls	r3, r3, #8
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d110      	bne.n	8002dd6 <HAL_SPI_Transmit_DMA+0xce>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	2140      	movs	r1, #64	@ 0x40
 8002dc0:	438a      	bics	r2, r1
 8002dc2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	2180      	movs	r1, #128	@ 0x80
 8002dd0:	01c9      	lsls	r1, r1, #7
 8002dd2:	430a      	orrs	r2, r1
 8002dd4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dda:	4a48      	ldr	r2, [pc, #288]	@ (8002efc <HAL_SPI_Transmit_DMA+0x1f4>)
 8002ddc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002de2:	4a47      	ldr	r2, [pc, #284]	@ (8002f00 <HAL_SPI_Transmit_DMA+0x1f8>)
 8002de4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dea:	4a46      	ldr	r2, [pc, #280]	@ (8002f04 <HAL_SPI_Transmit_DMA+0x1fc>)
 8002dec:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002df2:	2200      	movs	r2, #0
 8002df4:	635a      	str	r2, [r3, #52]	@ 0x34

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	685a      	ldr	r2, [r3, #4]
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4941      	ldr	r1, [pc, #260]	@ (8002f08 <HAL_SPI_Transmit_DMA+0x200>)
 8002e02:	400a      	ands	r2, r1
 8002e04:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	68da      	ldr	r2, [r3, #12]
 8002e0a:	23e0      	movs	r3, #224	@ 0xe0
 8002e0c:	00db      	lsls	r3, r3, #3
 8002e0e:	429a      	cmp	r2, r3
 8002e10:	d82f      	bhi.n	8002e72 <HAL_SPI_Transmit_DMA+0x16a>
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e16:	695a      	ldr	r2, [r3, #20]
 8002e18:	2380      	movs	r3, #128	@ 0x80
 8002e1a:	00db      	lsls	r3, r3, #3
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d128      	bne.n	8002e72 <HAL_SPI_Transmit_DMA+0x16a>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e24:	b29b      	uxth	r3, r3
 8002e26:	001a      	movs	r2, r3
 8002e28:	2301      	movs	r3, #1
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	d10f      	bne.n	8002e4e <HAL_SPI_Transmit_DMA+0x146>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	685a      	ldr	r2, [r3, #4]
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4933      	ldr	r1, [pc, #204]	@ (8002f08 <HAL_SPI_Transmit_DMA+0x200>)
 8002e3a:	400a      	ands	r2, r1
 8002e3c:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e42:	b29b      	uxth	r3, r3
 8002e44:	085b      	lsrs	r3, r3, #1
 8002e46:	b29a      	uxth	r2, r3
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002e4c:	e011      	b.n	8002e72 <HAL_SPI_Transmit_DMA+0x16a>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	685a      	ldr	r2, [r3, #4]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	2180      	movs	r1, #128	@ 0x80
 8002e5a:	01c9      	lsls	r1, r1, #7
 8002e5c:	430a      	orrs	r2, r1
 8002e5e:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	085b      	lsrs	r3, r3, #1
 8002e68:	b29b      	uxth	r3, r3
 8002e6a:	3301      	adds	r3, #1
 8002e6c:	b29a      	uxth	r2, r3
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e7a:	0019      	movs	r1, r3
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	330c      	adds	r3, #12
 8002e82:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e88:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002e8a:	f7fe fe5b 	bl	8001b44 <HAL_DMA_Start_IT>
 8002e8e:	1e03      	subs	r3, r0, #0
 8002e90:	d00a      	beq.n	8002ea8 <HAL_SPI_Transmit_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e96:	2210      	movs	r2, #16
 8002e98:	431a      	orrs	r2, r3
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	661a      	str	r2, [r3, #96]	@ 0x60
    errorcode = HAL_ERROR;
 8002e9e:	2317      	movs	r3, #23
 8002ea0:	18fb      	adds	r3, r7, r3
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	701a      	strb	r2, [r3, #0]

    goto error;
 8002ea6:	e01e      	b.n	8002ee6 <HAL_SPI_Transmit_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	2240      	movs	r2, #64	@ 0x40
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	2b40      	cmp	r3, #64	@ 0x40
 8002eb4:	d007      	beq.n	8002ec6 <HAL_SPI_Transmit_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	2140      	movs	r1, #64	@ 0x40
 8002ec2:	430a      	orrs	r2, r1
 8002ec4:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	685a      	ldr	r2, [r3, #4]
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	2120      	movs	r1, #32
 8002ed2:	430a      	orrs	r2, r1
 8002ed4:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	685a      	ldr	r2, [r3, #4]
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	2102      	movs	r1, #2
 8002ee2:	430a      	orrs	r2, r1
 8002ee4:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	225c      	movs	r2, #92	@ 0x5c
 8002eea:	2100      	movs	r1, #0
 8002eec:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002eee:	2317      	movs	r3, #23
 8002ef0:	18fb      	adds	r3, r7, r3
 8002ef2:	781b      	ldrb	r3, [r3, #0]
}
 8002ef4:	0018      	movs	r0, r3
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	b006      	add	sp, #24
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	08002fd9 	.word	0x08002fd9
 8002f00:	08002f2d 	.word	0x08002f2d
 8002f04:	08002ff7 	.word	0x08002ff7
 8002f08:	ffffbfff 	.word	0xffffbfff

08002f0c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b082      	sub	sp, #8
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8002f14:	46c0      	nop			@ (mov r8, r8)
 8002f16:	46bd      	mov	sp, r7
 8002f18:	b002      	add	sp, #8
 8002f1a:	bd80      	pop	{r7, pc}

08002f1c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b082      	sub	sp, #8
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8002f24:	46c0      	nop			@ (mov r8, r8)
 8002f26:	46bd      	mov	sp, r7
 8002f28:	b002      	add	sp, #8
 8002f2a:	bd80      	pop	{r7, pc}

08002f2c <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b086      	sub	sp, #24
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f38:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002f3a:	f7fe fbd3 	bl	80016e4 <HAL_GetTick>
 8002f3e:	0003      	movs	r3, r0
 8002f40:	613b      	str	r3, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	2220      	movs	r2, #32
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	2b20      	cmp	r3, #32
 8002f4e:	d03c      	beq.n	8002fca <SPI_DMATransmitCplt+0x9e>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	685a      	ldr	r2, [r3, #4]
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	2120      	movs	r1, #32
 8002f5c:	438a      	bics	r2, r1
 8002f5e:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002f60:	697b      	ldr	r3, [r7, #20]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	685a      	ldr	r2, [r3, #4]
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	2102      	movs	r1, #2
 8002f6c:	438a      	bics	r2, r1
 8002f6e:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002f70:	693a      	ldr	r2, [r7, #16]
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	2164      	movs	r1, #100	@ 0x64
 8002f76:	0018      	movs	r0, r3
 8002f78:	f000 f98e 	bl	8003298 <SPI_EndRxTxTransaction>
 8002f7c:	1e03      	subs	r3, r0, #0
 8002f7e:	d005      	beq.n	8002f8c <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002f80:	697b      	ldr	r3, [r7, #20]
 8002f82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f84:	2220      	movs	r2, #32
 8002f86:	431a      	orrs	r2, r3
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d10a      	bne.n	8002faa <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002f94:	2300      	movs	r3, #0
 8002f96:	60fb      	str	r3, [r7, #12]
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	68db      	ldr	r3, [r3, #12]
 8002f9e:	60fb      	str	r3, [r7, #12]
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	60fb      	str	r3, [r7, #12]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	2200      	movs	r2, #0
 8002fae:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8002fb0:	697b      	ldr	r3, [r7, #20]
 8002fb2:	225d      	movs	r2, #93	@ 0x5d
 8002fb4:	2101      	movs	r1, #1
 8002fb6:	5499      	strb	r1, [r3, r2]

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d004      	beq.n	8002fca <SPI_DMATransmitCplt+0x9e>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	0018      	movs	r0, r3
 8002fc4:	f7ff ffaa 	bl	8002f1c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8002fc8:	e003      	b.n	8002fd2 <SPI_DMATransmitCplt+0xa6>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8002fca:	697b      	ldr	r3, [r7, #20]
 8002fcc:	0018      	movs	r0, r3
 8002fce:	f7fd f92f 	bl	8000230 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	b006      	add	sp, #24
 8002fd6:	bd80      	pop	{r7, pc}

08002fd8 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b084      	sub	sp, #16
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fe4:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	0018      	movs	r0, r3
 8002fea:	f7ff ff8f 	bl	8002f0c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002fee:	46c0      	nop			@ (mov r8, r8)
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	b004      	add	sp, #16
 8002ff4:	bd80      	pop	{r7, pc}

08002ff6 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8002ff6:	b580      	push	{r7, lr}
 8002ff8:	b084      	sub	sp, #16
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003002:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	685a      	ldr	r2, [r3, #4]
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	2103      	movs	r1, #3
 8003010:	438a      	bics	r2, r1
 8003012:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003018:	2210      	movs	r2, #16
 800301a:	431a      	orrs	r2, r3
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	225d      	movs	r2, #93	@ 0x5d
 8003024:	2101      	movs	r1, #1
 8003026:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	0018      	movs	r0, r3
 800302c:	f7ff ff76 	bl	8002f1c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003030:	46c0      	nop			@ (mov r8, r8)
 8003032:	46bd      	mov	sp, r7
 8003034:	b004      	add	sp, #16
 8003036:	bd80      	pop	{r7, pc}

08003038 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b088      	sub	sp, #32
 800303c:	af00      	add	r7, sp, #0
 800303e:	60f8      	str	r0, [r7, #12]
 8003040:	60b9      	str	r1, [r7, #8]
 8003042:	603b      	str	r3, [r7, #0]
 8003044:	1dfb      	adds	r3, r7, #7
 8003046:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003048:	f7fe fb4c 	bl	80016e4 <HAL_GetTick>
 800304c:	0002      	movs	r2, r0
 800304e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003050:	1a9b      	subs	r3, r3, r2
 8003052:	683a      	ldr	r2, [r7, #0]
 8003054:	18d3      	adds	r3, r2, r3
 8003056:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003058:	f7fe fb44 	bl	80016e4 <HAL_GetTick>
 800305c:	0003      	movs	r3, r0
 800305e:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003060:	4b3a      	ldr	r3, [pc, #232]	@ (800314c <SPI_WaitFlagStateUntilTimeout+0x114>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	015b      	lsls	r3, r3, #5
 8003066:	0d1b      	lsrs	r3, r3, #20
 8003068:	69fa      	ldr	r2, [r7, #28]
 800306a:	4353      	muls	r3, r2
 800306c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800306e:	e058      	b.n	8003122 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	3301      	adds	r3, #1
 8003074:	d055      	beq.n	8003122 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003076:	f7fe fb35 	bl	80016e4 <HAL_GetTick>
 800307a:	0002      	movs	r2, r0
 800307c:	69bb      	ldr	r3, [r7, #24]
 800307e:	1ad3      	subs	r3, r2, r3
 8003080:	69fa      	ldr	r2, [r7, #28]
 8003082:	429a      	cmp	r2, r3
 8003084:	d902      	bls.n	800308c <SPI_WaitFlagStateUntilTimeout+0x54>
 8003086:	69fb      	ldr	r3, [r7, #28]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d142      	bne.n	8003112 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	685a      	ldr	r2, [r3, #4]
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	21e0      	movs	r1, #224	@ 0xe0
 8003098:	438a      	bics	r2, r1
 800309a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	685a      	ldr	r2, [r3, #4]
 80030a0:	2382      	movs	r3, #130	@ 0x82
 80030a2:	005b      	lsls	r3, r3, #1
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d113      	bne.n	80030d0 <SPI_WaitFlagStateUntilTimeout+0x98>
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	689a      	ldr	r2, [r3, #8]
 80030ac:	2380      	movs	r3, #128	@ 0x80
 80030ae:	021b      	lsls	r3, r3, #8
 80030b0:	429a      	cmp	r2, r3
 80030b2:	d005      	beq.n	80030c0 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	689a      	ldr	r2, [r3, #8]
 80030b8:	2380      	movs	r3, #128	@ 0x80
 80030ba:	00db      	lsls	r3, r3, #3
 80030bc:	429a      	cmp	r2, r3
 80030be:	d107      	bne.n	80030d0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	2140      	movs	r1, #64	@ 0x40
 80030cc:	438a      	bics	r2, r1
 80030ce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80030d4:	2380      	movs	r3, #128	@ 0x80
 80030d6:	019b      	lsls	r3, r3, #6
 80030d8:	429a      	cmp	r2, r3
 80030da:	d110      	bne.n	80030fe <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	491a      	ldr	r1, [pc, #104]	@ (8003150 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80030e8:	400a      	ands	r2, r1
 80030ea:	601a      	str	r2, [r3, #0]
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	2180      	movs	r1, #128	@ 0x80
 80030f8:	0189      	lsls	r1, r1, #6
 80030fa:	430a      	orrs	r2, r1
 80030fc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	225d      	movs	r2, #93	@ 0x5d
 8003102:	2101      	movs	r1, #1
 8003104:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	225c      	movs	r2, #92	@ 0x5c
 800310a:	2100      	movs	r1, #0
 800310c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800310e:	2303      	movs	r3, #3
 8003110:	e017      	b.n	8003142 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d101      	bne.n	800311c <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8003118:	2300      	movs	r3, #0
 800311a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	3b01      	subs	r3, #1
 8003120:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	68ba      	ldr	r2, [r7, #8]
 800312a:	4013      	ands	r3, r2
 800312c:	68ba      	ldr	r2, [r7, #8]
 800312e:	1ad3      	subs	r3, r2, r3
 8003130:	425a      	negs	r2, r3
 8003132:	4153      	adcs	r3, r2
 8003134:	b2db      	uxtb	r3, r3
 8003136:	001a      	movs	r2, r3
 8003138:	1dfb      	adds	r3, r7, #7
 800313a:	781b      	ldrb	r3, [r3, #0]
 800313c:	429a      	cmp	r2, r3
 800313e:	d197      	bne.n	8003070 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003140:	2300      	movs	r3, #0
}
 8003142:	0018      	movs	r0, r3
 8003144:	46bd      	mov	sp, r7
 8003146:	b008      	add	sp, #32
 8003148:	bd80      	pop	{r7, pc}
 800314a:	46c0      	nop			@ (mov r8, r8)
 800314c:	20001db8 	.word	0x20001db8
 8003150:	ffffdfff 	.word	0xffffdfff

08003154 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b08a      	sub	sp, #40	@ 0x28
 8003158:	af00      	add	r7, sp, #0
 800315a:	60f8      	str	r0, [r7, #12]
 800315c:	60b9      	str	r1, [r7, #8]
 800315e:	607a      	str	r2, [r7, #4]
 8003160:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003162:	2317      	movs	r3, #23
 8003164:	18fb      	adds	r3, r7, r3
 8003166:	2200      	movs	r2, #0
 8003168:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800316a:	f7fe fabb 	bl	80016e4 <HAL_GetTick>
 800316e:	0002      	movs	r2, r0
 8003170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003172:	1a9b      	subs	r3, r3, r2
 8003174:	683a      	ldr	r2, [r7, #0]
 8003176:	18d3      	adds	r3, r2, r3
 8003178:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800317a:	f7fe fab3 	bl	80016e4 <HAL_GetTick>
 800317e:	0003      	movs	r3, r0
 8003180:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	330c      	adds	r3, #12
 8003188:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800318a:	4b41      	ldr	r3, [pc, #260]	@ (8003290 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	0013      	movs	r3, r2
 8003190:	009b      	lsls	r3, r3, #2
 8003192:	189b      	adds	r3, r3, r2
 8003194:	00da      	lsls	r2, r3, #3
 8003196:	1ad3      	subs	r3, r2, r3
 8003198:	0d1b      	lsrs	r3, r3, #20
 800319a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800319c:	4353      	muls	r3, r2
 800319e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80031a0:	e068      	b.n	8003274 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80031a2:	68ba      	ldr	r2, [r7, #8]
 80031a4:	23c0      	movs	r3, #192	@ 0xc0
 80031a6:	00db      	lsls	r3, r3, #3
 80031a8:	429a      	cmp	r2, r3
 80031aa:	d10a      	bne.n	80031c2 <SPI_WaitFifoStateUntilTimeout+0x6e>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d107      	bne.n	80031c2 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80031b2:	69fb      	ldr	r3, [r7, #28]
 80031b4:	781b      	ldrb	r3, [r3, #0]
 80031b6:	b2da      	uxtb	r2, r3
 80031b8:	2117      	movs	r1, #23
 80031ba:	187b      	adds	r3, r7, r1
 80031bc:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80031be:	187b      	adds	r3, r7, r1
 80031c0:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	3301      	adds	r3, #1
 80031c6:	d055      	beq.n	8003274 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80031c8:	f7fe fa8c 	bl	80016e4 <HAL_GetTick>
 80031cc:	0002      	movs	r2, r0
 80031ce:	6a3b      	ldr	r3, [r7, #32]
 80031d0:	1ad3      	subs	r3, r2, r3
 80031d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031d4:	429a      	cmp	r2, r3
 80031d6:	d902      	bls.n	80031de <SPI_WaitFifoStateUntilTimeout+0x8a>
 80031d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d142      	bne.n	8003264 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	685a      	ldr	r2, [r3, #4]
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	21e0      	movs	r1, #224	@ 0xe0
 80031ea:	438a      	bics	r2, r1
 80031ec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	685a      	ldr	r2, [r3, #4]
 80031f2:	2382      	movs	r3, #130	@ 0x82
 80031f4:	005b      	lsls	r3, r3, #1
 80031f6:	429a      	cmp	r2, r3
 80031f8:	d113      	bne.n	8003222 <SPI_WaitFifoStateUntilTimeout+0xce>
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	689a      	ldr	r2, [r3, #8]
 80031fe:	2380      	movs	r3, #128	@ 0x80
 8003200:	021b      	lsls	r3, r3, #8
 8003202:	429a      	cmp	r2, r3
 8003204:	d005      	beq.n	8003212 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	689a      	ldr	r2, [r3, #8]
 800320a:	2380      	movs	r3, #128	@ 0x80
 800320c:	00db      	lsls	r3, r3, #3
 800320e:	429a      	cmp	r2, r3
 8003210:	d107      	bne.n	8003222 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	2140      	movs	r1, #64	@ 0x40
 800321e:	438a      	bics	r2, r1
 8003220:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003226:	2380      	movs	r3, #128	@ 0x80
 8003228:	019b      	lsls	r3, r3, #6
 800322a:	429a      	cmp	r2, r3
 800322c:	d110      	bne.n	8003250 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4916      	ldr	r1, [pc, #88]	@ (8003294 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800323a:	400a      	ands	r2, r1
 800323c:	601a      	str	r2, [r3, #0]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	2180      	movs	r1, #128	@ 0x80
 800324a:	0189      	lsls	r1, r1, #6
 800324c:	430a      	orrs	r2, r1
 800324e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	225d      	movs	r2, #93	@ 0x5d
 8003254:	2101      	movs	r1, #1
 8003256:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	225c      	movs	r2, #92	@ 0x5c
 800325c:	2100      	movs	r1, #0
 800325e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003260:	2303      	movs	r3, #3
 8003262:	e010      	b.n	8003286 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003264:	69bb      	ldr	r3, [r7, #24]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d101      	bne.n	800326e <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800326a:	2300      	movs	r3, #0
 800326c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800326e:	69bb      	ldr	r3, [r7, #24]
 8003270:	3b01      	subs	r3, #1
 8003272:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	68ba      	ldr	r2, [r7, #8]
 800327c:	4013      	ands	r3, r2
 800327e:	687a      	ldr	r2, [r7, #4]
 8003280:	429a      	cmp	r2, r3
 8003282:	d18e      	bne.n	80031a2 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8003284:	2300      	movs	r3, #0
}
 8003286:	0018      	movs	r0, r3
 8003288:	46bd      	mov	sp, r7
 800328a:	b00a      	add	sp, #40	@ 0x28
 800328c:	bd80      	pop	{r7, pc}
 800328e:	46c0      	nop			@ (mov r8, r8)
 8003290:	20001db8 	.word	0x20001db8
 8003294:	ffffdfff 	.word	0xffffdfff

08003298 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b086      	sub	sp, #24
 800329c:	af02      	add	r7, sp, #8
 800329e:	60f8      	str	r0, [r7, #12]
 80032a0:	60b9      	str	r1, [r7, #8]
 80032a2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80032a4:	68ba      	ldr	r2, [r7, #8]
 80032a6:	23c0      	movs	r3, #192	@ 0xc0
 80032a8:	0159      	lsls	r1, r3, #5
 80032aa:	68f8      	ldr	r0, [r7, #12]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	9300      	str	r3, [sp, #0]
 80032b0:	0013      	movs	r3, r2
 80032b2:	2200      	movs	r2, #0
 80032b4:	f7ff ff4e 	bl	8003154 <SPI_WaitFifoStateUntilTimeout>
 80032b8:	1e03      	subs	r3, r0, #0
 80032ba:	d007      	beq.n	80032cc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032c0:	2220      	movs	r2, #32
 80032c2:	431a      	orrs	r2, r3
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80032c8:	2303      	movs	r3, #3
 80032ca:	e027      	b.n	800331c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80032cc:	68ba      	ldr	r2, [r7, #8]
 80032ce:	68f8      	ldr	r0, [r7, #12]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	9300      	str	r3, [sp, #0]
 80032d4:	0013      	movs	r3, r2
 80032d6:	2200      	movs	r2, #0
 80032d8:	2180      	movs	r1, #128	@ 0x80
 80032da:	f7ff fead 	bl	8003038 <SPI_WaitFlagStateUntilTimeout>
 80032de:	1e03      	subs	r3, r0, #0
 80032e0:	d007      	beq.n	80032f2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032e6:	2220      	movs	r2, #32
 80032e8:	431a      	orrs	r2, r3
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80032ee:	2303      	movs	r3, #3
 80032f0:	e014      	b.n	800331c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80032f2:	68ba      	ldr	r2, [r7, #8]
 80032f4:	23c0      	movs	r3, #192	@ 0xc0
 80032f6:	00d9      	lsls	r1, r3, #3
 80032f8:	68f8      	ldr	r0, [r7, #12]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	9300      	str	r3, [sp, #0]
 80032fe:	0013      	movs	r3, r2
 8003300:	2200      	movs	r2, #0
 8003302:	f7ff ff27 	bl	8003154 <SPI_WaitFifoStateUntilTimeout>
 8003306:	1e03      	subs	r3, r0, #0
 8003308:	d007      	beq.n	800331a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800330e:	2220      	movs	r2, #32
 8003310:	431a      	orrs	r2, r3
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003316:	2303      	movs	r3, #3
 8003318:	e000      	b.n	800331c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800331a:	2300      	movs	r3, #0
}
 800331c:	0018      	movs	r0, r3
 800331e:	46bd      	mov	sp, r7
 8003320:	b004      	add	sp, #16
 8003322:	bd80      	pop	{r7, pc}

08003324 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b082      	sub	sp, #8
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d101      	bne.n	8003336 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	e042      	b.n	80033bc <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	223d      	movs	r2, #61	@ 0x3d
 800333a:	5c9b      	ldrb	r3, [r3, r2]
 800333c:	b2db      	uxtb	r3, r3
 800333e:	2b00      	cmp	r3, #0
 8003340:	d107      	bne.n	8003352 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	223c      	movs	r2, #60	@ 0x3c
 8003346:	2100      	movs	r1, #0
 8003348:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	0018      	movs	r0, r3
 800334e:	f7fe f8e5 	bl	800151c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	223d      	movs	r2, #61	@ 0x3d
 8003356:	2102      	movs	r1, #2
 8003358:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	3304      	adds	r3, #4
 8003362:	0019      	movs	r1, r3
 8003364:	0010      	movs	r0, r2
 8003366:	f000 f9ab 	bl	80036c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2246      	movs	r2, #70	@ 0x46
 800336e:	2101      	movs	r1, #1
 8003370:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	223e      	movs	r2, #62	@ 0x3e
 8003376:	2101      	movs	r1, #1
 8003378:	5499      	strb	r1, [r3, r2]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	223f      	movs	r2, #63	@ 0x3f
 800337e:	2101      	movs	r1, #1
 8003380:	5499      	strb	r1, [r3, r2]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2240      	movs	r2, #64	@ 0x40
 8003386:	2101      	movs	r1, #1
 8003388:	5499      	strb	r1, [r3, r2]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2241      	movs	r2, #65	@ 0x41
 800338e:	2101      	movs	r1, #1
 8003390:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2242      	movs	r2, #66	@ 0x42
 8003396:	2101      	movs	r1, #1
 8003398:	5499      	strb	r1, [r3, r2]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2243      	movs	r2, #67	@ 0x43
 800339e:	2101      	movs	r1, #1
 80033a0:	5499      	strb	r1, [r3, r2]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2244      	movs	r2, #68	@ 0x44
 80033a6:	2101      	movs	r1, #1
 80033a8:	5499      	strb	r1, [r3, r2]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2245      	movs	r2, #69	@ 0x45
 80033ae:	2101      	movs	r1, #1
 80033b0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	223d      	movs	r2, #61	@ 0x3d
 80033b6:	2101      	movs	r1, #1
 80033b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80033ba:	2300      	movs	r3, #0
}
 80033bc:	0018      	movs	r0, r3
 80033be:	46bd      	mov	sp, r7
 80033c0:	b002      	add	sp, #8
 80033c2:	bd80      	pop	{r7, pc}

080033c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b084      	sub	sp, #16
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
 80033cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d108      	bne.n	80033e6 <HAL_TIM_PWM_Start+0x22>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	223e      	movs	r2, #62	@ 0x3e
 80033d8:	5c9b      	ldrb	r3, [r3, r2]
 80033da:	b2db      	uxtb	r3, r3
 80033dc:	3b01      	subs	r3, #1
 80033de:	1e5a      	subs	r2, r3, #1
 80033e0:	4193      	sbcs	r3, r2
 80033e2:	b2db      	uxtb	r3, r3
 80033e4:	e01f      	b.n	8003426 <HAL_TIM_PWM_Start+0x62>
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	2b04      	cmp	r3, #4
 80033ea:	d108      	bne.n	80033fe <HAL_TIM_PWM_Start+0x3a>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	223f      	movs	r2, #63	@ 0x3f
 80033f0:	5c9b      	ldrb	r3, [r3, r2]
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	3b01      	subs	r3, #1
 80033f6:	1e5a      	subs	r2, r3, #1
 80033f8:	4193      	sbcs	r3, r2
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	e013      	b.n	8003426 <HAL_TIM_PWM_Start+0x62>
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	2b08      	cmp	r3, #8
 8003402:	d108      	bne.n	8003416 <HAL_TIM_PWM_Start+0x52>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2240      	movs	r2, #64	@ 0x40
 8003408:	5c9b      	ldrb	r3, [r3, r2]
 800340a:	b2db      	uxtb	r3, r3
 800340c:	3b01      	subs	r3, #1
 800340e:	1e5a      	subs	r2, r3, #1
 8003410:	4193      	sbcs	r3, r2
 8003412:	b2db      	uxtb	r3, r3
 8003414:	e007      	b.n	8003426 <HAL_TIM_PWM_Start+0x62>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2241      	movs	r2, #65	@ 0x41
 800341a:	5c9b      	ldrb	r3, [r3, r2]
 800341c:	b2db      	uxtb	r3, r3
 800341e:	3b01      	subs	r3, #1
 8003420:	1e5a      	subs	r2, r3, #1
 8003422:	4193      	sbcs	r3, r2
 8003424:	b2db      	uxtb	r3, r3
 8003426:	2b00      	cmp	r3, #0
 8003428:	d001      	beq.n	800342e <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e074      	b.n	8003518 <HAL_TIM_PWM_Start+0x154>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d104      	bne.n	800343e <HAL_TIM_PWM_Start+0x7a>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	223e      	movs	r2, #62	@ 0x3e
 8003438:	2102      	movs	r1, #2
 800343a:	5499      	strb	r1, [r3, r2]
 800343c:	e013      	b.n	8003466 <HAL_TIM_PWM_Start+0xa2>
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	2b04      	cmp	r3, #4
 8003442:	d104      	bne.n	800344e <HAL_TIM_PWM_Start+0x8a>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	223f      	movs	r2, #63	@ 0x3f
 8003448:	2102      	movs	r1, #2
 800344a:	5499      	strb	r1, [r3, r2]
 800344c:	e00b      	b.n	8003466 <HAL_TIM_PWM_Start+0xa2>
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	2b08      	cmp	r3, #8
 8003452:	d104      	bne.n	800345e <HAL_TIM_PWM_Start+0x9a>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2240      	movs	r2, #64	@ 0x40
 8003458:	2102      	movs	r1, #2
 800345a:	5499      	strb	r1, [r3, r2]
 800345c:	e003      	b.n	8003466 <HAL_TIM_PWM_Start+0xa2>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2241      	movs	r2, #65	@ 0x41
 8003462:	2102      	movs	r1, #2
 8003464:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	6839      	ldr	r1, [r7, #0]
 800346c:	2201      	movs	r2, #1
 800346e:	0018      	movs	r0, r3
 8003470:	f000 fbb0 	bl	8003bd4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a29      	ldr	r2, [pc, #164]	@ (8003520 <HAL_TIM_PWM_Start+0x15c>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d00e      	beq.n	800349c <HAL_TIM_PWM_Start+0xd8>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4a28      	ldr	r2, [pc, #160]	@ (8003524 <HAL_TIM_PWM_Start+0x160>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d009      	beq.n	800349c <HAL_TIM_PWM_Start+0xd8>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a26      	ldr	r2, [pc, #152]	@ (8003528 <HAL_TIM_PWM_Start+0x164>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d004      	beq.n	800349c <HAL_TIM_PWM_Start+0xd8>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a25      	ldr	r2, [pc, #148]	@ (800352c <HAL_TIM_PWM_Start+0x168>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d101      	bne.n	80034a0 <HAL_TIM_PWM_Start+0xdc>
 800349c:	2301      	movs	r3, #1
 800349e:	e000      	b.n	80034a2 <HAL_TIM_PWM_Start+0xde>
 80034a0:	2300      	movs	r3, #0
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d008      	beq.n	80034b8 <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	2180      	movs	r1, #128	@ 0x80
 80034b2:	0209      	lsls	r1, r1, #8
 80034b4:	430a      	orrs	r2, r1
 80034b6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a18      	ldr	r2, [pc, #96]	@ (8003520 <HAL_TIM_PWM_Start+0x15c>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d00f      	beq.n	80034e2 <HAL_TIM_PWM_Start+0x11e>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	2380      	movs	r3, #128	@ 0x80
 80034c8:	05db      	lsls	r3, r3, #23
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d009      	beq.n	80034e2 <HAL_TIM_PWM_Start+0x11e>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a17      	ldr	r2, [pc, #92]	@ (8003530 <HAL_TIM_PWM_Start+0x16c>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d004      	beq.n	80034e2 <HAL_TIM_PWM_Start+0x11e>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a11      	ldr	r2, [pc, #68]	@ (8003524 <HAL_TIM_PWM_Start+0x160>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d111      	bne.n	8003506 <HAL_TIM_PWM_Start+0x142>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	2207      	movs	r2, #7
 80034ea:	4013      	ands	r3, r2
 80034ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	2b06      	cmp	r3, #6
 80034f2:	d010      	beq.n	8003516 <HAL_TIM_PWM_Start+0x152>
    {
      __HAL_TIM_ENABLE(htim);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	681a      	ldr	r2, [r3, #0]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	2101      	movs	r1, #1
 8003500:	430a      	orrs	r2, r1
 8003502:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003504:	e007      	b.n	8003516 <HAL_TIM_PWM_Start+0x152>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	2101      	movs	r1, #1
 8003512:	430a      	orrs	r2, r1
 8003514:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003516:	2300      	movs	r3, #0
}
 8003518:	0018      	movs	r0, r3
 800351a:	46bd      	mov	sp, r7
 800351c:	b004      	add	sp, #16
 800351e:	bd80      	pop	{r7, pc}
 8003520:	40012c00 	.word	0x40012c00
 8003524:	40014000 	.word	0x40014000
 8003528:	40014400 	.word	0x40014400
 800352c:	40014800 	.word	0x40014800
 8003530:	40000400 	.word	0x40000400

08003534 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b086      	sub	sp, #24
 8003538:	af00      	add	r7, sp, #0
 800353a:	60f8      	str	r0, [r7, #12]
 800353c:	60b9      	str	r1, [r7, #8]
 800353e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003540:	2317      	movs	r3, #23
 8003542:	18fb      	adds	r3, r7, r3
 8003544:	2200      	movs	r2, #0
 8003546:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	223c      	movs	r2, #60	@ 0x3c
 800354c:	5c9b      	ldrb	r3, [r3, r2]
 800354e:	2b01      	cmp	r3, #1
 8003550:	d101      	bne.n	8003556 <HAL_TIM_PWM_ConfigChannel+0x22>
 8003552:	2302      	movs	r3, #2
 8003554:	e0ad      	b.n	80036b2 <HAL_TIM_PWM_ConfigChannel+0x17e>
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	223c      	movs	r2, #60	@ 0x3c
 800355a:	2101      	movs	r1, #1
 800355c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2b0c      	cmp	r3, #12
 8003562:	d100      	bne.n	8003566 <HAL_TIM_PWM_ConfigChannel+0x32>
 8003564:	e076      	b.n	8003654 <HAL_TIM_PWM_ConfigChannel+0x120>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2b0c      	cmp	r3, #12
 800356a:	d900      	bls.n	800356e <HAL_TIM_PWM_ConfigChannel+0x3a>
 800356c:	e095      	b.n	800369a <HAL_TIM_PWM_ConfigChannel+0x166>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2b08      	cmp	r3, #8
 8003572:	d04e      	beq.n	8003612 <HAL_TIM_PWM_ConfigChannel+0xde>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2b08      	cmp	r3, #8
 8003578:	d900      	bls.n	800357c <HAL_TIM_PWM_ConfigChannel+0x48>
 800357a:	e08e      	b.n	800369a <HAL_TIM_PWM_ConfigChannel+0x166>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d003      	beq.n	800358a <HAL_TIM_PWM_ConfigChannel+0x56>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2b04      	cmp	r3, #4
 8003586:	d021      	beq.n	80035cc <HAL_TIM_PWM_ConfigChannel+0x98>
 8003588:	e087      	b.n	800369a <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	68ba      	ldr	r2, [r7, #8]
 8003590:	0011      	movs	r1, r2
 8003592:	0018      	movs	r0, r3
 8003594:	f000 f922 	bl	80037dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	699a      	ldr	r2, [r3, #24]
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	2108      	movs	r1, #8
 80035a4:	430a      	orrs	r2, r1
 80035a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	699a      	ldr	r2, [r3, #24]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	2104      	movs	r1, #4
 80035b4:	438a      	bics	r2, r1
 80035b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	6999      	ldr	r1, [r3, #24]
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	691a      	ldr	r2, [r3, #16]
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	430a      	orrs	r2, r1
 80035c8:	619a      	str	r2, [r3, #24]
      break;
 80035ca:	e06b      	b.n	80036a4 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	68ba      	ldr	r2, [r7, #8]
 80035d2:	0011      	movs	r1, r2
 80035d4:	0018      	movs	r0, r3
 80035d6:	f000 f989 	bl	80038ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	699a      	ldr	r2, [r3, #24]
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	2180      	movs	r1, #128	@ 0x80
 80035e6:	0109      	lsls	r1, r1, #4
 80035e8:	430a      	orrs	r2, r1
 80035ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	699a      	ldr	r2, [r3, #24]
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4931      	ldr	r1, [pc, #196]	@ (80036bc <HAL_TIM_PWM_ConfigChannel+0x188>)
 80035f8:	400a      	ands	r2, r1
 80035fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	6999      	ldr	r1, [r3, #24]
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	691b      	ldr	r3, [r3, #16]
 8003606:	021a      	lsls	r2, r3, #8
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	430a      	orrs	r2, r1
 800360e:	619a      	str	r2, [r3, #24]
      break;
 8003610:	e048      	b.n	80036a4 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	68ba      	ldr	r2, [r7, #8]
 8003618:	0011      	movs	r1, r2
 800361a:	0018      	movs	r0, r3
 800361c:	f000 f9ea 	bl	80039f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	69da      	ldr	r2, [r3, #28]
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	2108      	movs	r1, #8
 800362c:	430a      	orrs	r2, r1
 800362e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	69da      	ldr	r2, [r3, #28]
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	2104      	movs	r1, #4
 800363c:	438a      	bics	r2, r1
 800363e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	69d9      	ldr	r1, [r3, #28]
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	691a      	ldr	r2, [r3, #16]
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	430a      	orrs	r2, r1
 8003650:	61da      	str	r2, [r3, #28]
      break;
 8003652:	e027      	b.n	80036a4 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	68ba      	ldr	r2, [r7, #8]
 800365a:	0011      	movs	r1, r2
 800365c:	0018      	movs	r0, r3
 800365e:	f000 fa4f 	bl	8003b00 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	69da      	ldr	r2, [r3, #28]
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	2180      	movs	r1, #128	@ 0x80
 800366e:	0109      	lsls	r1, r1, #4
 8003670:	430a      	orrs	r2, r1
 8003672:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	69da      	ldr	r2, [r3, #28]
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	490f      	ldr	r1, [pc, #60]	@ (80036bc <HAL_TIM_PWM_ConfigChannel+0x188>)
 8003680:	400a      	ands	r2, r1
 8003682:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	69d9      	ldr	r1, [r3, #28]
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	691b      	ldr	r3, [r3, #16]
 800368e:	021a      	lsls	r2, r3, #8
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	430a      	orrs	r2, r1
 8003696:	61da      	str	r2, [r3, #28]
      break;
 8003698:	e004      	b.n	80036a4 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 800369a:	2317      	movs	r3, #23
 800369c:	18fb      	adds	r3, r7, r3
 800369e:	2201      	movs	r2, #1
 80036a0:	701a      	strb	r2, [r3, #0]
      break;
 80036a2:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	223c      	movs	r2, #60	@ 0x3c
 80036a8:	2100      	movs	r1, #0
 80036aa:	5499      	strb	r1, [r3, r2]

  return status;
 80036ac:	2317      	movs	r3, #23
 80036ae:	18fb      	adds	r3, r7, r3
 80036b0:	781b      	ldrb	r3, [r3, #0]
}
 80036b2:	0018      	movs	r0, r3
 80036b4:	46bd      	mov	sp, r7
 80036b6:	b006      	add	sp, #24
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	46c0      	nop			@ (mov r8, r8)
 80036bc:	fffffbff 	.word	0xfffffbff

080036c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b084      	sub	sp, #16
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
 80036c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	4a3b      	ldr	r2, [pc, #236]	@ (80037c0 <TIM_Base_SetConfig+0x100>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d008      	beq.n	80036ea <TIM_Base_SetConfig+0x2a>
 80036d8:	687a      	ldr	r2, [r7, #4]
 80036da:	2380      	movs	r3, #128	@ 0x80
 80036dc:	05db      	lsls	r3, r3, #23
 80036de:	429a      	cmp	r2, r3
 80036e0:	d003      	beq.n	80036ea <TIM_Base_SetConfig+0x2a>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	4a37      	ldr	r2, [pc, #220]	@ (80037c4 <TIM_Base_SetConfig+0x104>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d108      	bne.n	80036fc <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2270      	movs	r2, #112	@ 0x70
 80036ee:	4393      	bics	r3, r2
 80036f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	68fa      	ldr	r2, [r7, #12]
 80036f8:	4313      	orrs	r3, r2
 80036fa:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	4a30      	ldr	r2, [pc, #192]	@ (80037c0 <TIM_Base_SetConfig+0x100>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d018      	beq.n	8003736 <TIM_Base_SetConfig+0x76>
 8003704:	687a      	ldr	r2, [r7, #4]
 8003706:	2380      	movs	r3, #128	@ 0x80
 8003708:	05db      	lsls	r3, r3, #23
 800370a:	429a      	cmp	r2, r3
 800370c:	d013      	beq.n	8003736 <TIM_Base_SetConfig+0x76>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	4a2c      	ldr	r2, [pc, #176]	@ (80037c4 <TIM_Base_SetConfig+0x104>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d00f      	beq.n	8003736 <TIM_Base_SetConfig+0x76>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	4a2b      	ldr	r2, [pc, #172]	@ (80037c8 <TIM_Base_SetConfig+0x108>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d00b      	beq.n	8003736 <TIM_Base_SetConfig+0x76>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	4a2a      	ldr	r2, [pc, #168]	@ (80037cc <TIM_Base_SetConfig+0x10c>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d007      	beq.n	8003736 <TIM_Base_SetConfig+0x76>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	4a29      	ldr	r2, [pc, #164]	@ (80037d0 <TIM_Base_SetConfig+0x110>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d003      	beq.n	8003736 <TIM_Base_SetConfig+0x76>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	4a28      	ldr	r2, [pc, #160]	@ (80037d4 <TIM_Base_SetConfig+0x114>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d108      	bne.n	8003748 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	4a27      	ldr	r2, [pc, #156]	@ (80037d8 <TIM_Base_SetConfig+0x118>)
 800373a:	4013      	ands	r3, r2
 800373c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	68db      	ldr	r3, [r3, #12]
 8003742:	68fa      	ldr	r2, [r7, #12]
 8003744:	4313      	orrs	r3, r2
 8003746:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2280      	movs	r2, #128	@ 0x80
 800374c:	4393      	bics	r3, r2
 800374e:	001a      	movs	r2, r3
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	695b      	ldr	r3, [r3, #20]
 8003754:	4313      	orrs	r3, r2
 8003756:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	68fa      	ldr	r2, [r7, #12]
 800375c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	689a      	ldr	r2, [r3, #8]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	681a      	ldr	r2, [r3, #0]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	4a13      	ldr	r2, [pc, #76]	@ (80037c0 <TIM_Base_SetConfig+0x100>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d00b      	beq.n	800378e <TIM_Base_SetConfig+0xce>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	4a14      	ldr	r2, [pc, #80]	@ (80037cc <TIM_Base_SetConfig+0x10c>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d007      	beq.n	800378e <TIM_Base_SetConfig+0xce>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	4a13      	ldr	r2, [pc, #76]	@ (80037d0 <TIM_Base_SetConfig+0x110>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d003      	beq.n	800378e <TIM_Base_SetConfig+0xce>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	4a12      	ldr	r2, [pc, #72]	@ (80037d4 <TIM_Base_SetConfig+0x114>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d103      	bne.n	8003796 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	691a      	ldr	r2, [r3, #16]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2201      	movs	r2, #1
 800379a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	691b      	ldr	r3, [r3, #16]
 80037a0:	2201      	movs	r2, #1
 80037a2:	4013      	ands	r3, r2
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	d106      	bne.n	80037b6 <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	691b      	ldr	r3, [r3, #16]
 80037ac:	2201      	movs	r2, #1
 80037ae:	4393      	bics	r3, r2
 80037b0:	001a      	movs	r2, r3
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	611a      	str	r2, [r3, #16]
  }
}
 80037b6:	46c0      	nop			@ (mov r8, r8)
 80037b8:	46bd      	mov	sp, r7
 80037ba:	b004      	add	sp, #16
 80037bc:	bd80      	pop	{r7, pc}
 80037be:	46c0      	nop			@ (mov r8, r8)
 80037c0:	40012c00 	.word	0x40012c00
 80037c4:	40000400 	.word	0x40000400
 80037c8:	40002000 	.word	0x40002000
 80037cc:	40014000 	.word	0x40014000
 80037d0:	40014400 	.word	0x40014400
 80037d4:	40014800 	.word	0x40014800
 80037d8:	fffffcff 	.word	0xfffffcff

080037dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b086      	sub	sp, #24
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6a1b      	ldr	r3, [r3, #32]
 80037ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6a1b      	ldr	r3, [r3, #32]
 80037f0:	2201      	movs	r2, #1
 80037f2:	4393      	bics	r3, r2
 80037f4:	001a      	movs	r2, r3
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	699b      	ldr	r3, [r3, #24]
 8003804:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2270      	movs	r2, #112	@ 0x70
 800380a:	4393      	bics	r3, r2
 800380c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	2203      	movs	r2, #3
 8003812:	4393      	bics	r3, r2
 8003814:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	68fa      	ldr	r2, [r7, #12]
 800381c:	4313      	orrs	r3, r2
 800381e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	2202      	movs	r2, #2
 8003824:	4393      	bics	r3, r2
 8003826:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	689b      	ldr	r3, [r3, #8]
 800382c:	697a      	ldr	r2, [r7, #20]
 800382e:	4313      	orrs	r3, r2
 8003830:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	4a27      	ldr	r2, [pc, #156]	@ (80038d4 <TIM_OC1_SetConfig+0xf8>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d00b      	beq.n	8003852 <TIM_OC1_SetConfig+0x76>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	4a26      	ldr	r2, [pc, #152]	@ (80038d8 <TIM_OC1_SetConfig+0xfc>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d007      	beq.n	8003852 <TIM_OC1_SetConfig+0x76>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	4a25      	ldr	r2, [pc, #148]	@ (80038dc <TIM_OC1_SetConfig+0x100>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d003      	beq.n	8003852 <TIM_OC1_SetConfig+0x76>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	4a24      	ldr	r2, [pc, #144]	@ (80038e0 <TIM_OC1_SetConfig+0x104>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d10c      	bne.n	800386c <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003852:	697b      	ldr	r3, [r7, #20]
 8003854:	2208      	movs	r2, #8
 8003856:	4393      	bics	r3, r2
 8003858:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	68db      	ldr	r3, [r3, #12]
 800385e:	697a      	ldr	r2, [r7, #20]
 8003860:	4313      	orrs	r3, r2
 8003862:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	2204      	movs	r2, #4
 8003868:	4393      	bics	r3, r2
 800386a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	4a19      	ldr	r2, [pc, #100]	@ (80038d4 <TIM_OC1_SetConfig+0xf8>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d00b      	beq.n	800388c <TIM_OC1_SetConfig+0xb0>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	4a18      	ldr	r2, [pc, #96]	@ (80038d8 <TIM_OC1_SetConfig+0xfc>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d007      	beq.n	800388c <TIM_OC1_SetConfig+0xb0>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	4a17      	ldr	r2, [pc, #92]	@ (80038dc <TIM_OC1_SetConfig+0x100>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d003      	beq.n	800388c <TIM_OC1_SetConfig+0xb0>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	4a16      	ldr	r2, [pc, #88]	@ (80038e0 <TIM_OC1_SetConfig+0x104>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d111      	bne.n	80038b0 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800388c:	693b      	ldr	r3, [r7, #16]
 800388e:	4a15      	ldr	r2, [pc, #84]	@ (80038e4 <TIM_OC1_SetConfig+0x108>)
 8003890:	4013      	ands	r3, r2
 8003892:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	4a14      	ldr	r2, [pc, #80]	@ (80038e8 <TIM_OC1_SetConfig+0x10c>)
 8003898:	4013      	ands	r3, r2
 800389a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	695b      	ldr	r3, [r3, #20]
 80038a0:	693a      	ldr	r2, [r7, #16]
 80038a2:	4313      	orrs	r3, r2
 80038a4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	699b      	ldr	r3, [r3, #24]
 80038aa:	693a      	ldr	r2, [r7, #16]
 80038ac:	4313      	orrs	r3, r2
 80038ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	693a      	ldr	r2, [r7, #16]
 80038b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	68fa      	ldr	r2, [r7, #12]
 80038ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	685a      	ldr	r2, [r3, #4]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	697a      	ldr	r2, [r7, #20]
 80038c8:	621a      	str	r2, [r3, #32]
}
 80038ca:	46c0      	nop			@ (mov r8, r8)
 80038cc:	46bd      	mov	sp, r7
 80038ce:	b006      	add	sp, #24
 80038d0:	bd80      	pop	{r7, pc}
 80038d2:	46c0      	nop			@ (mov r8, r8)
 80038d4:	40012c00 	.word	0x40012c00
 80038d8:	40014000 	.word	0x40014000
 80038dc:	40014400 	.word	0x40014400
 80038e0:	40014800 	.word	0x40014800
 80038e4:	fffffeff 	.word	0xfffffeff
 80038e8:	fffffdff 	.word	0xfffffdff

080038ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b086      	sub	sp, #24
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
 80038f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6a1b      	ldr	r3, [r3, #32]
 80038fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6a1b      	ldr	r3, [r3, #32]
 8003900:	2210      	movs	r2, #16
 8003902:	4393      	bics	r3, r2
 8003904:	001a      	movs	r2, r3
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	699b      	ldr	r3, [r3, #24]
 8003914:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	4a2e      	ldr	r2, [pc, #184]	@ (80039d4 <TIM_OC2_SetConfig+0xe8>)
 800391a:	4013      	ands	r3, r2
 800391c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	4a2d      	ldr	r2, [pc, #180]	@ (80039d8 <TIM_OC2_SetConfig+0xec>)
 8003922:	4013      	ands	r3, r2
 8003924:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	021b      	lsls	r3, r3, #8
 800392c:	68fa      	ldr	r2, [r7, #12]
 800392e:	4313      	orrs	r3, r2
 8003930:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003932:	697b      	ldr	r3, [r7, #20]
 8003934:	2220      	movs	r2, #32
 8003936:	4393      	bics	r3, r2
 8003938:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	011b      	lsls	r3, r3, #4
 8003940:	697a      	ldr	r2, [r7, #20]
 8003942:	4313      	orrs	r3, r2
 8003944:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	4a24      	ldr	r2, [pc, #144]	@ (80039dc <TIM_OC2_SetConfig+0xf0>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d10d      	bne.n	800396a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800394e:	697b      	ldr	r3, [r7, #20]
 8003950:	2280      	movs	r2, #128	@ 0x80
 8003952:	4393      	bics	r3, r2
 8003954:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	68db      	ldr	r3, [r3, #12]
 800395a:	011b      	lsls	r3, r3, #4
 800395c:	697a      	ldr	r2, [r7, #20]
 800395e:	4313      	orrs	r3, r2
 8003960:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	2240      	movs	r2, #64	@ 0x40
 8003966:	4393      	bics	r3, r2
 8003968:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	4a1b      	ldr	r2, [pc, #108]	@ (80039dc <TIM_OC2_SetConfig+0xf0>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d00b      	beq.n	800398a <TIM_OC2_SetConfig+0x9e>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	4a1a      	ldr	r2, [pc, #104]	@ (80039e0 <TIM_OC2_SetConfig+0xf4>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d007      	beq.n	800398a <TIM_OC2_SetConfig+0x9e>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	4a19      	ldr	r2, [pc, #100]	@ (80039e4 <TIM_OC2_SetConfig+0xf8>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d003      	beq.n	800398a <TIM_OC2_SetConfig+0x9e>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	4a18      	ldr	r2, [pc, #96]	@ (80039e8 <TIM_OC2_SetConfig+0xfc>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d113      	bne.n	80039b2 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	4a17      	ldr	r2, [pc, #92]	@ (80039ec <TIM_OC2_SetConfig+0x100>)
 800398e:	4013      	ands	r3, r2
 8003990:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	4a16      	ldr	r2, [pc, #88]	@ (80039f0 <TIM_OC2_SetConfig+0x104>)
 8003996:	4013      	ands	r3, r2
 8003998:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	695b      	ldr	r3, [r3, #20]
 800399e:	009b      	lsls	r3, r3, #2
 80039a0:	693a      	ldr	r2, [r7, #16]
 80039a2:	4313      	orrs	r3, r2
 80039a4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	699b      	ldr	r3, [r3, #24]
 80039aa:	009b      	lsls	r3, r3, #2
 80039ac:	693a      	ldr	r2, [r7, #16]
 80039ae:	4313      	orrs	r3, r2
 80039b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	693a      	ldr	r2, [r7, #16]
 80039b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	68fa      	ldr	r2, [r7, #12]
 80039bc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	685a      	ldr	r2, [r3, #4]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	697a      	ldr	r2, [r7, #20]
 80039ca:	621a      	str	r2, [r3, #32]
}
 80039cc:	46c0      	nop			@ (mov r8, r8)
 80039ce:	46bd      	mov	sp, r7
 80039d0:	b006      	add	sp, #24
 80039d2:	bd80      	pop	{r7, pc}
 80039d4:	ffff8fff 	.word	0xffff8fff
 80039d8:	fffffcff 	.word	0xfffffcff
 80039dc:	40012c00 	.word	0x40012c00
 80039e0:	40014000 	.word	0x40014000
 80039e4:	40014400 	.word	0x40014400
 80039e8:	40014800 	.word	0x40014800
 80039ec:	fffffbff 	.word	0xfffffbff
 80039f0:	fffff7ff 	.word	0xfffff7ff

080039f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b086      	sub	sp, #24
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
 80039fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6a1b      	ldr	r3, [r3, #32]
 8003a02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6a1b      	ldr	r3, [r3, #32]
 8003a08:	4a33      	ldr	r2, [pc, #204]	@ (8003ad8 <TIM_OC3_SetConfig+0xe4>)
 8003a0a:	401a      	ands	r2, r3
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	69db      	ldr	r3, [r3, #28]
 8003a1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2270      	movs	r2, #112	@ 0x70
 8003a20:	4393      	bics	r3, r2
 8003a22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2203      	movs	r2, #3
 8003a28:	4393      	bics	r3, r2
 8003a2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	68fa      	ldr	r2, [r7, #12]
 8003a32:	4313      	orrs	r3, r2
 8003a34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	4a28      	ldr	r2, [pc, #160]	@ (8003adc <TIM_OC3_SetConfig+0xe8>)
 8003a3a:	4013      	ands	r3, r2
 8003a3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	021b      	lsls	r3, r3, #8
 8003a44:	697a      	ldr	r2, [r7, #20]
 8003a46:	4313      	orrs	r3, r2
 8003a48:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	4a24      	ldr	r2, [pc, #144]	@ (8003ae0 <TIM_OC3_SetConfig+0xec>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d10d      	bne.n	8003a6e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	4a23      	ldr	r2, [pc, #140]	@ (8003ae4 <TIM_OC3_SetConfig+0xf0>)
 8003a56:	4013      	ands	r3, r2
 8003a58:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	68db      	ldr	r3, [r3, #12]
 8003a5e:	021b      	lsls	r3, r3, #8
 8003a60:	697a      	ldr	r2, [r7, #20]
 8003a62:	4313      	orrs	r3, r2
 8003a64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	4a1f      	ldr	r2, [pc, #124]	@ (8003ae8 <TIM_OC3_SetConfig+0xf4>)
 8003a6a:	4013      	ands	r3, r2
 8003a6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	4a1b      	ldr	r2, [pc, #108]	@ (8003ae0 <TIM_OC3_SetConfig+0xec>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d00b      	beq.n	8003a8e <TIM_OC3_SetConfig+0x9a>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	4a1c      	ldr	r2, [pc, #112]	@ (8003aec <TIM_OC3_SetConfig+0xf8>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d007      	beq.n	8003a8e <TIM_OC3_SetConfig+0x9a>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	4a1b      	ldr	r2, [pc, #108]	@ (8003af0 <TIM_OC3_SetConfig+0xfc>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d003      	beq.n	8003a8e <TIM_OC3_SetConfig+0x9a>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	4a1a      	ldr	r2, [pc, #104]	@ (8003af4 <TIM_OC3_SetConfig+0x100>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d113      	bne.n	8003ab6 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	4a19      	ldr	r2, [pc, #100]	@ (8003af8 <TIM_OC3_SetConfig+0x104>)
 8003a92:	4013      	ands	r3, r2
 8003a94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	4a18      	ldr	r2, [pc, #96]	@ (8003afc <TIM_OC3_SetConfig+0x108>)
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	695b      	ldr	r3, [r3, #20]
 8003aa2:	011b      	lsls	r3, r3, #4
 8003aa4:	693a      	ldr	r2, [r7, #16]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	699b      	ldr	r3, [r3, #24]
 8003aae:	011b      	lsls	r3, r3, #4
 8003ab0:	693a      	ldr	r2, [r7, #16]
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	693a      	ldr	r2, [r7, #16]
 8003aba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	68fa      	ldr	r2, [r7, #12]
 8003ac0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	685a      	ldr	r2, [r3, #4]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	697a      	ldr	r2, [r7, #20]
 8003ace:	621a      	str	r2, [r3, #32]
}
 8003ad0:	46c0      	nop			@ (mov r8, r8)
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	b006      	add	sp, #24
 8003ad6:	bd80      	pop	{r7, pc}
 8003ad8:	fffffeff 	.word	0xfffffeff
 8003adc:	fffffdff 	.word	0xfffffdff
 8003ae0:	40012c00 	.word	0x40012c00
 8003ae4:	fffff7ff 	.word	0xfffff7ff
 8003ae8:	fffffbff 	.word	0xfffffbff
 8003aec:	40014000 	.word	0x40014000
 8003af0:	40014400 	.word	0x40014400
 8003af4:	40014800 	.word	0x40014800
 8003af8:	ffffefff 	.word	0xffffefff
 8003afc:	ffffdfff 	.word	0xffffdfff

08003b00 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b086      	sub	sp, #24
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
 8003b08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6a1b      	ldr	r3, [r3, #32]
 8003b0e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6a1b      	ldr	r3, [r3, #32]
 8003b14:	4a26      	ldr	r2, [pc, #152]	@ (8003bb0 <TIM_OC4_SetConfig+0xb0>)
 8003b16:	401a      	ands	r2, r3
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	69db      	ldr	r3, [r3, #28]
 8003b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	4a22      	ldr	r2, [pc, #136]	@ (8003bb4 <TIM_OC4_SetConfig+0xb4>)
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	4a21      	ldr	r2, [pc, #132]	@ (8003bb8 <TIM_OC4_SetConfig+0xb8>)
 8003b34:	4013      	ands	r3, r2
 8003b36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	021b      	lsls	r3, r3, #8
 8003b3e:	68fa      	ldr	r2, [r7, #12]
 8003b40:	4313      	orrs	r3, r2
 8003b42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003b44:	693b      	ldr	r3, [r7, #16]
 8003b46:	4a1d      	ldr	r2, [pc, #116]	@ (8003bbc <TIM_OC4_SetConfig+0xbc>)
 8003b48:	4013      	ands	r3, r2
 8003b4a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	031b      	lsls	r3, r3, #12
 8003b52:	693a      	ldr	r2, [r7, #16]
 8003b54:	4313      	orrs	r3, r2
 8003b56:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	4a19      	ldr	r2, [pc, #100]	@ (8003bc0 <TIM_OC4_SetConfig+0xc0>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d00b      	beq.n	8003b78 <TIM_OC4_SetConfig+0x78>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	4a18      	ldr	r2, [pc, #96]	@ (8003bc4 <TIM_OC4_SetConfig+0xc4>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d007      	beq.n	8003b78 <TIM_OC4_SetConfig+0x78>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	4a17      	ldr	r2, [pc, #92]	@ (8003bc8 <TIM_OC4_SetConfig+0xc8>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d003      	beq.n	8003b78 <TIM_OC4_SetConfig+0x78>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	4a16      	ldr	r2, [pc, #88]	@ (8003bcc <TIM_OC4_SetConfig+0xcc>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d109      	bne.n	8003b8c <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	4a15      	ldr	r2, [pc, #84]	@ (8003bd0 <TIM_OC4_SetConfig+0xd0>)
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	695b      	ldr	r3, [r3, #20]
 8003b84:	019b      	lsls	r3, r3, #6
 8003b86:	697a      	ldr	r2, [r7, #20]
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	697a      	ldr	r2, [r7, #20]
 8003b90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	68fa      	ldr	r2, [r7, #12]
 8003b96:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	685a      	ldr	r2, [r3, #4]
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	693a      	ldr	r2, [r7, #16]
 8003ba4:	621a      	str	r2, [r3, #32]
}
 8003ba6:	46c0      	nop			@ (mov r8, r8)
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	b006      	add	sp, #24
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	46c0      	nop			@ (mov r8, r8)
 8003bb0:	ffffefff 	.word	0xffffefff
 8003bb4:	ffff8fff 	.word	0xffff8fff
 8003bb8:	fffffcff 	.word	0xfffffcff
 8003bbc:	ffffdfff 	.word	0xffffdfff
 8003bc0:	40012c00 	.word	0x40012c00
 8003bc4:	40014000 	.word	0x40014000
 8003bc8:	40014400 	.word	0x40014400
 8003bcc:	40014800 	.word	0x40014800
 8003bd0:	ffffbfff 	.word	0xffffbfff

08003bd4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b086      	sub	sp, #24
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	60f8      	str	r0, [r7, #12]
 8003bdc:	60b9      	str	r1, [r7, #8]
 8003bde:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	221f      	movs	r2, #31
 8003be4:	4013      	ands	r3, r2
 8003be6:	2201      	movs	r2, #1
 8003be8:	409a      	lsls	r2, r3
 8003bea:	0013      	movs	r3, r2
 8003bec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	6a1b      	ldr	r3, [r3, #32]
 8003bf2:	697a      	ldr	r2, [r7, #20]
 8003bf4:	43d2      	mvns	r2, r2
 8003bf6:	401a      	ands	r2, r3
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6a1a      	ldr	r2, [r3, #32]
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	211f      	movs	r1, #31
 8003c04:	400b      	ands	r3, r1
 8003c06:	6879      	ldr	r1, [r7, #4]
 8003c08:	4099      	lsls	r1, r3
 8003c0a:	000b      	movs	r3, r1
 8003c0c:	431a      	orrs	r2, r3
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	621a      	str	r2, [r3, #32]
}
 8003c12:	46c0      	nop			@ (mov r8, r8)
 8003c14:	46bd      	mov	sp, r7
 8003c16:	b006      	add	sp, #24
 8003c18:	bd80      	pop	{r7, pc}
	...

08003c1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b084      	sub	sp, #16
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
 8003c24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	223c      	movs	r2, #60	@ 0x3c
 8003c2a:	5c9b      	ldrb	r3, [r3, r2]
 8003c2c:	2b01      	cmp	r3, #1
 8003c2e:	d101      	bne.n	8003c34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003c30:	2302      	movs	r3, #2
 8003c32:	e047      	b.n	8003cc4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	223c      	movs	r2, #60	@ 0x3c
 8003c38:	2101      	movs	r1, #1
 8003c3a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	223d      	movs	r2, #61	@ 0x3d
 8003c40:	2102      	movs	r1, #2
 8003c42:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	689b      	ldr	r3, [r3, #8]
 8003c52:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2270      	movs	r2, #112	@ 0x70
 8003c58:	4393      	bics	r3, r2
 8003c5a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	68fa      	ldr	r2, [r7, #12]
 8003c62:	4313      	orrs	r3, r2
 8003c64:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	68fa      	ldr	r2, [r7, #12]
 8003c6c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a16      	ldr	r2, [pc, #88]	@ (8003ccc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d00f      	beq.n	8003c98 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	2380      	movs	r3, #128	@ 0x80
 8003c7e:	05db      	lsls	r3, r3, #23
 8003c80:	429a      	cmp	r2, r3
 8003c82:	d009      	beq.n	8003c98 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a11      	ldr	r2, [pc, #68]	@ (8003cd0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d004      	beq.n	8003c98 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a10      	ldr	r2, [pc, #64]	@ (8003cd4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d10c      	bne.n	8003cb2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	2280      	movs	r2, #128	@ 0x80
 8003c9c:	4393      	bics	r3, r2
 8003c9e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	68ba      	ldr	r2, [r7, #8]
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	68ba      	ldr	r2, [r7, #8]
 8003cb0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	223d      	movs	r2, #61	@ 0x3d
 8003cb6:	2101      	movs	r1, #1
 8003cb8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	223c      	movs	r2, #60	@ 0x3c
 8003cbe:	2100      	movs	r1, #0
 8003cc0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003cc2:	2300      	movs	r3, #0
}
 8003cc4:	0018      	movs	r0, r3
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	b004      	add	sp, #16
 8003cca:	bd80      	pop	{r7, pc}
 8003ccc:	40012c00 	.word	0x40012c00
 8003cd0:	40000400 	.word	0x40000400
 8003cd4:	40014000 	.word	0x40014000

08003cd8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b084      	sub	sp, #16
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
 8003ce0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	223c      	movs	r2, #60	@ 0x3c
 8003cea:	5c9b      	ldrb	r3, [r3, r2]
 8003cec:	2b01      	cmp	r3, #1
 8003cee:	d101      	bne.n	8003cf4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003cf0:	2302      	movs	r3, #2
 8003cf2:	e03e      	b.n	8003d72 <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	223c      	movs	r2, #60	@ 0x3c
 8003cf8:	2101      	movs	r1, #1
 8003cfa:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	22ff      	movs	r2, #255	@ 0xff
 8003d00:	4393      	bics	r3, r2
 8003d02:	001a      	movs	r2, r3
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	68db      	ldr	r3, [r3, #12]
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	4a1b      	ldr	r2, [pc, #108]	@ (8003d7c <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8003d10:	401a      	ands	r2, r3
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	4313      	orrs	r3, r2
 8003d18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	4a18      	ldr	r2, [pc, #96]	@ (8003d80 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8003d1e:	401a      	ands	r2, r3
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	4313      	orrs	r3, r2
 8003d26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	4a16      	ldr	r2, [pc, #88]	@ (8003d84 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8003d2c:	401a      	ands	r2, r3
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4313      	orrs	r3, r2
 8003d34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	4a13      	ldr	r2, [pc, #76]	@ (8003d88 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8003d3a:	401a      	ands	r2, r3
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	691b      	ldr	r3, [r3, #16]
 8003d40:	4313      	orrs	r3, r2
 8003d42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	4a11      	ldr	r2, [pc, #68]	@ (8003d8c <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8003d48:	401a      	ands	r2, r3
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	695b      	ldr	r3, [r3, #20]
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	4a0e      	ldr	r2, [pc, #56]	@ (8003d90 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8003d56:	401a      	ands	r2, r3
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	69db      	ldr	r3, [r3, #28]
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	68fa      	ldr	r2, [r7, #12]
 8003d66:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	223c      	movs	r2, #60	@ 0x3c
 8003d6c:	2100      	movs	r1, #0
 8003d6e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003d70:	2300      	movs	r3, #0
}
 8003d72:	0018      	movs	r0, r3
 8003d74:	46bd      	mov	sp, r7
 8003d76:	b004      	add	sp, #16
 8003d78:	bd80      	pop	{r7, pc}
 8003d7a:	46c0      	nop			@ (mov r8, r8)
 8003d7c:	fffffcff 	.word	0xfffffcff
 8003d80:	fffffbff 	.word	0xfffffbff
 8003d84:	fffff7ff 	.word	0xfffff7ff
 8003d88:	ffffefff 	.word	0xffffefff
 8003d8c:	ffffdfff 	.word	0xffffdfff
 8003d90:	ffffbfff 	.word	0xffffbfff

08003d94 <__assert_func>:
 8003d94:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8003d96:	0014      	movs	r4, r2
 8003d98:	001a      	movs	r2, r3
 8003d9a:	4b09      	ldr	r3, [pc, #36]	@ (8003dc0 <__assert_func+0x2c>)
 8003d9c:	0005      	movs	r5, r0
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	000e      	movs	r6, r1
 8003da2:	68d8      	ldr	r0, [r3, #12]
 8003da4:	4b07      	ldr	r3, [pc, #28]	@ (8003dc4 <__assert_func+0x30>)
 8003da6:	2c00      	cmp	r4, #0
 8003da8:	d101      	bne.n	8003dae <__assert_func+0x1a>
 8003daa:	4b07      	ldr	r3, [pc, #28]	@ (8003dc8 <__assert_func+0x34>)
 8003dac:	001c      	movs	r4, r3
 8003dae:	4907      	ldr	r1, [pc, #28]	@ (8003dcc <__assert_func+0x38>)
 8003db0:	9301      	str	r3, [sp, #4]
 8003db2:	9402      	str	r4, [sp, #8]
 8003db4:	002b      	movs	r3, r5
 8003db6:	9600      	str	r6, [sp, #0]
 8003db8:	f000 f8b2 	bl	8003f20 <fiprintf>
 8003dbc:	f000 f9ab 	bl	8004116 <abort>
 8003dc0:	20001dd0 	.word	0x20001dd0
 8003dc4:	08004e4c 	.word	0x08004e4c
 8003dc8:	08004e87 	.word	0x08004e87
 8003dcc:	08004e59 	.word	0x08004e59

08003dd0 <std>:
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	b510      	push	{r4, lr}
 8003dd4:	0004      	movs	r4, r0
 8003dd6:	6003      	str	r3, [r0, #0]
 8003dd8:	6043      	str	r3, [r0, #4]
 8003dda:	6083      	str	r3, [r0, #8]
 8003ddc:	8181      	strh	r1, [r0, #12]
 8003dde:	6643      	str	r3, [r0, #100]	@ 0x64
 8003de0:	81c2      	strh	r2, [r0, #14]
 8003de2:	6103      	str	r3, [r0, #16]
 8003de4:	6143      	str	r3, [r0, #20]
 8003de6:	6183      	str	r3, [r0, #24]
 8003de8:	0019      	movs	r1, r3
 8003dea:	2208      	movs	r2, #8
 8003dec:	305c      	adds	r0, #92	@ 0x5c
 8003dee:	f000 f90f 	bl	8004010 <memset>
 8003df2:	4b0b      	ldr	r3, [pc, #44]	@ (8003e20 <std+0x50>)
 8003df4:	6224      	str	r4, [r4, #32]
 8003df6:	6263      	str	r3, [r4, #36]	@ 0x24
 8003df8:	4b0a      	ldr	r3, [pc, #40]	@ (8003e24 <std+0x54>)
 8003dfa:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003dfc:	4b0a      	ldr	r3, [pc, #40]	@ (8003e28 <std+0x58>)
 8003dfe:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003e00:	4b0a      	ldr	r3, [pc, #40]	@ (8003e2c <std+0x5c>)
 8003e02:	6323      	str	r3, [r4, #48]	@ 0x30
 8003e04:	4b0a      	ldr	r3, [pc, #40]	@ (8003e30 <std+0x60>)
 8003e06:	429c      	cmp	r4, r3
 8003e08:	d005      	beq.n	8003e16 <std+0x46>
 8003e0a:	4b0a      	ldr	r3, [pc, #40]	@ (8003e34 <std+0x64>)
 8003e0c:	429c      	cmp	r4, r3
 8003e0e:	d002      	beq.n	8003e16 <std+0x46>
 8003e10:	4b09      	ldr	r3, [pc, #36]	@ (8003e38 <std+0x68>)
 8003e12:	429c      	cmp	r4, r3
 8003e14:	d103      	bne.n	8003e1e <std+0x4e>
 8003e16:	0020      	movs	r0, r4
 8003e18:	3058      	adds	r0, #88	@ 0x58
 8003e1a:	f000 f979 	bl	8004110 <__retarget_lock_init_recursive>
 8003e1e:	bd10      	pop	{r4, pc}
 8003e20:	08003f79 	.word	0x08003f79
 8003e24:	08003fa1 	.word	0x08003fa1
 8003e28:	08003fd9 	.word	0x08003fd9
 8003e2c:	08004005 	.word	0x08004005
 8003e30:	200026f8 	.word	0x200026f8
 8003e34:	20002760 	.word	0x20002760
 8003e38:	200027c8 	.word	0x200027c8

08003e3c <stdio_exit_handler>:
 8003e3c:	b510      	push	{r4, lr}
 8003e3e:	4a03      	ldr	r2, [pc, #12]	@ (8003e4c <stdio_exit_handler+0x10>)
 8003e40:	4903      	ldr	r1, [pc, #12]	@ (8003e50 <stdio_exit_handler+0x14>)
 8003e42:	4804      	ldr	r0, [pc, #16]	@ (8003e54 <stdio_exit_handler+0x18>)
 8003e44:	f000 f87c 	bl	8003f40 <_fwalk_sglue>
 8003e48:	bd10      	pop	{r4, pc}
 8003e4a:	46c0      	nop			@ (mov r8, r8)
 8003e4c:	20001dc4 	.word	0x20001dc4
 8003e50:	080049a9 	.word	0x080049a9
 8003e54:	20001dd4 	.word	0x20001dd4

08003e58 <cleanup_stdio>:
 8003e58:	6841      	ldr	r1, [r0, #4]
 8003e5a:	4b0b      	ldr	r3, [pc, #44]	@ (8003e88 <cleanup_stdio+0x30>)
 8003e5c:	b510      	push	{r4, lr}
 8003e5e:	0004      	movs	r4, r0
 8003e60:	4299      	cmp	r1, r3
 8003e62:	d001      	beq.n	8003e68 <cleanup_stdio+0x10>
 8003e64:	f000 fda0 	bl	80049a8 <_fflush_r>
 8003e68:	68a1      	ldr	r1, [r4, #8]
 8003e6a:	4b08      	ldr	r3, [pc, #32]	@ (8003e8c <cleanup_stdio+0x34>)
 8003e6c:	4299      	cmp	r1, r3
 8003e6e:	d002      	beq.n	8003e76 <cleanup_stdio+0x1e>
 8003e70:	0020      	movs	r0, r4
 8003e72:	f000 fd99 	bl	80049a8 <_fflush_r>
 8003e76:	68e1      	ldr	r1, [r4, #12]
 8003e78:	4b05      	ldr	r3, [pc, #20]	@ (8003e90 <cleanup_stdio+0x38>)
 8003e7a:	4299      	cmp	r1, r3
 8003e7c:	d002      	beq.n	8003e84 <cleanup_stdio+0x2c>
 8003e7e:	0020      	movs	r0, r4
 8003e80:	f000 fd92 	bl	80049a8 <_fflush_r>
 8003e84:	bd10      	pop	{r4, pc}
 8003e86:	46c0      	nop			@ (mov r8, r8)
 8003e88:	200026f8 	.word	0x200026f8
 8003e8c:	20002760 	.word	0x20002760
 8003e90:	200027c8 	.word	0x200027c8

08003e94 <global_stdio_init.part.0>:
 8003e94:	b510      	push	{r4, lr}
 8003e96:	4b09      	ldr	r3, [pc, #36]	@ (8003ebc <global_stdio_init.part.0+0x28>)
 8003e98:	4a09      	ldr	r2, [pc, #36]	@ (8003ec0 <global_stdio_init.part.0+0x2c>)
 8003e9a:	2104      	movs	r1, #4
 8003e9c:	601a      	str	r2, [r3, #0]
 8003e9e:	4809      	ldr	r0, [pc, #36]	@ (8003ec4 <global_stdio_init.part.0+0x30>)
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	f7ff ff95 	bl	8003dd0 <std>
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	2109      	movs	r1, #9
 8003eaa:	4807      	ldr	r0, [pc, #28]	@ (8003ec8 <global_stdio_init.part.0+0x34>)
 8003eac:	f7ff ff90 	bl	8003dd0 <std>
 8003eb0:	2202      	movs	r2, #2
 8003eb2:	2112      	movs	r1, #18
 8003eb4:	4805      	ldr	r0, [pc, #20]	@ (8003ecc <global_stdio_init.part.0+0x38>)
 8003eb6:	f7ff ff8b 	bl	8003dd0 <std>
 8003eba:	bd10      	pop	{r4, pc}
 8003ebc:	20002830 	.word	0x20002830
 8003ec0:	08003e3d 	.word	0x08003e3d
 8003ec4:	200026f8 	.word	0x200026f8
 8003ec8:	20002760 	.word	0x20002760
 8003ecc:	200027c8 	.word	0x200027c8

08003ed0 <__sfp_lock_acquire>:
 8003ed0:	b510      	push	{r4, lr}
 8003ed2:	4802      	ldr	r0, [pc, #8]	@ (8003edc <__sfp_lock_acquire+0xc>)
 8003ed4:	f000 f91d 	bl	8004112 <__retarget_lock_acquire_recursive>
 8003ed8:	bd10      	pop	{r4, pc}
 8003eda:	46c0      	nop			@ (mov r8, r8)
 8003edc:	20002839 	.word	0x20002839

08003ee0 <__sfp_lock_release>:
 8003ee0:	b510      	push	{r4, lr}
 8003ee2:	4802      	ldr	r0, [pc, #8]	@ (8003eec <__sfp_lock_release+0xc>)
 8003ee4:	f000 f916 	bl	8004114 <__retarget_lock_release_recursive>
 8003ee8:	bd10      	pop	{r4, pc}
 8003eea:	46c0      	nop			@ (mov r8, r8)
 8003eec:	20002839 	.word	0x20002839

08003ef0 <__sinit>:
 8003ef0:	b510      	push	{r4, lr}
 8003ef2:	0004      	movs	r4, r0
 8003ef4:	f7ff ffec 	bl	8003ed0 <__sfp_lock_acquire>
 8003ef8:	6a23      	ldr	r3, [r4, #32]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d002      	beq.n	8003f04 <__sinit+0x14>
 8003efe:	f7ff ffef 	bl	8003ee0 <__sfp_lock_release>
 8003f02:	bd10      	pop	{r4, pc}
 8003f04:	4b04      	ldr	r3, [pc, #16]	@ (8003f18 <__sinit+0x28>)
 8003f06:	6223      	str	r3, [r4, #32]
 8003f08:	4b04      	ldr	r3, [pc, #16]	@ (8003f1c <__sinit+0x2c>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d1f6      	bne.n	8003efe <__sinit+0xe>
 8003f10:	f7ff ffc0 	bl	8003e94 <global_stdio_init.part.0>
 8003f14:	e7f3      	b.n	8003efe <__sinit+0xe>
 8003f16:	46c0      	nop			@ (mov r8, r8)
 8003f18:	08003e59 	.word	0x08003e59
 8003f1c:	20002830 	.word	0x20002830

08003f20 <fiprintf>:
 8003f20:	b40e      	push	{r1, r2, r3}
 8003f22:	b517      	push	{r0, r1, r2, r4, lr}
 8003f24:	4c05      	ldr	r4, [pc, #20]	@ (8003f3c <fiprintf+0x1c>)
 8003f26:	ab05      	add	r3, sp, #20
 8003f28:	cb04      	ldmia	r3!, {r2}
 8003f2a:	0001      	movs	r1, r0
 8003f2c:	6820      	ldr	r0, [r4, #0]
 8003f2e:	9301      	str	r3, [sp, #4]
 8003f30:	f000 fa1c 	bl	800436c <_vfiprintf_r>
 8003f34:	bc1e      	pop	{r1, r2, r3, r4}
 8003f36:	bc08      	pop	{r3}
 8003f38:	b003      	add	sp, #12
 8003f3a:	4718      	bx	r3
 8003f3c:	20001dd0 	.word	0x20001dd0

08003f40 <_fwalk_sglue>:
 8003f40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f42:	0014      	movs	r4, r2
 8003f44:	2600      	movs	r6, #0
 8003f46:	9000      	str	r0, [sp, #0]
 8003f48:	9101      	str	r1, [sp, #4]
 8003f4a:	68a5      	ldr	r5, [r4, #8]
 8003f4c:	6867      	ldr	r7, [r4, #4]
 8003f4e:	3f01      	subs	r7, #1
 8003f50:	d504      	bpl.n	8003f5c <_fwalk_sglue+0x1c>
 8003f52:	6824      	ldr	r4, [r4, #0]
 8003f54:	2c00      	cmp	r4, #0
 8003f56:	d1f8      	bne.n	8003f4a <_fwalk_sglue+0xa>
 8003f58:	0030      	movs	r0, r6
 8003f5a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003f5c:	89ab      	ldrh	r3, [r5, #12]
 8003f5e:	2b01      	cmp	r3, #1
 8003f60:	d908      	bls.n	8003f74 <_fwalk_sglue+0x34>
 8003f62:	220e      	movs	r2, #14
 8003f64:	5eab      	ldrsh	r3, [r5, r2]
 8003f66:	3301      	adds	r3, #1
 8003f68:	d004      	beq.n	8003f74 <_fwalk_sglue+0x34>
 8003f6a:	0029      	movs	r1, r5
 8003f6c:	9800      	ldr	r0, [sp, #0]
 8003f6e:	9b01      	ldr	r3, [sp, #4]
 8003f70:	4798      	blx	r3
 8003f72:	4306      	orrs	r6, r0
 8003f74:	3568      	adds	r5, #104	@ 0x68
 8003f76:	e7ea      	b.n	8003f4e <_fwalk_sglue+0xe>

08003f78 <__sread>:
 8003f78:	b570      	push	{r4, r5, r6, lr}
 8003f7a:	000c      	movs	r4, r1
 8003f7c:	250e      	movs	r5, #14
 8003f7e:	5f49      	ldrsh	r1, [r1, r5]
 8003f80:	f000 f874 	bl	800406c <_read_r>
 8003f84:	2800      	cmp	r0, #0
 8003f86:	db03      	blt.n	8003f90 <__sread+0x18>
 8003f88:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003f8a:	181b      	adds	r3, r3, r0
 8003f8c:	6563      	str	r3, [r4, #84]	@ 0x54
 8003f8e:	bd70      	pop	{r4, r5, r6, pc}
 8003f90:	89a3      	ldrh	r3, [r4, #12]
 8003f92:	4a02      	ldr	r2, [pc, #8]	@ (8003f9c <__sread+0x24>)
 8003f94:	4013      	ands	r3, r2
 8003f96:	81a3      	strh	r3, [r4, #12]
 8003f98:	e7f9      	b.n	8003f8e <__sread+0x16>
 8003f9a:	46c0      	nop			@ (mov r8, r8)
 8003f9c:	ffffefff 	.word	0xffffefff

08003fa0 <__swrite>:
 8003fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fa2:	001f      	movs	r7, r3
 8003fa4:	898b      	ldrh	r3, [r1, #12]
 8003fa6:	0005      	movs	r5, r0
 8003fa8:	000c      	movs	r4, r1
 8003faa:	0016      	movs	r6, r2
 8003fac:	05db      	lsls	r3, r3, #23
 8003fae:	d505      	bpl.n	8003fbc <__swrite+0x1c>
 8003fb0:	230e      	movs	r3, #14
 8003fb2:	5ec9      	ldrsh	r1, [r1, r3]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	2302      	movs	r3, #2
 8003fb8:	f000 f844 	bl	8004044 <_lseek_r>
 8003fbc:	89a3      	ldrh	r3, [r4, #12]
 8003fbe:	4a05      	ldr	r2, [pc, #20]	@ (8003fd4 <__swrite+0x34>)
 8003fc0:	0028      	movs	r0, r5
 8003fc2:	4013      	ands	r3, r2
 8003fc4:	81a3      	strh	r3, [r4, #12]
 8003fc6:	0032      	movs	r2, r6
 8003fc8:	230e      	movs	r3, #14
 8003fca:	5ee1      	ldrsh	r1, [r4, r3]
 8003fcc:	003b      	movs	r3, r7
 8003fce:	f000 f861 	bl	8004094 <_write_r>
 8003fd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003fd4:	ffffefff 	.word	0xffffefff

08003fd8 <__sseek>:
 8003fd8:	b570      	push	{r4, r5, r6, lr}
 8003fda:	000c      	movs	r4, r1
 8003fdc:	250e      	movs	r5, #14
 8003fde:	5f49      	ldrsh	r1, [r1, r5]
 8003fe0:	f000 f830 	bl	8004044 <_lseek_r>
 8003fe4:	89a3      	ldrh	r3, [r4, #12]
 8003fe6:	1c42      	adds	r2, r0, #1
 8003fe8:	d103      	bne.n	8003ff2 <__sseek+0x1a>
 8003fea:	4a05      	ldr	r2, [pc, #20]	@ (8004000 <__sseek+0x28>)
 8003fec:	4013      	ands	r3, r2
 8003fee:	81a3      	strh	r3, [r4, #12]
 8003ff0:	bd70      	pop	{r4, r5, r6, pc}
 8003ff2:	2280      	movs	r2, #128	@ 0x80
 8003ff4:	0152      	lsls	r2, r2, #5
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	81a3      	strh	r3, [r4, #12]
 8003ffa:	6560      	str	r0, [r4, #84]	@ 0x54
 8003ffc:	e7f8      	b.n	8003ff0 <__sseek+0x18>
 8003ffe:	46c0      	nop			@ (mov r8, r8)
 8004000:	ffffefff 	.word	0xffffefff

08004004 <__sclose>:
 8004004:	b510      	push	{r4, lr}
 8004006:	230e      	movs	r3, #14
 8004008:	5ec9      	ldrsh	r1, [r1, r3]
 800400a:	f000 f809 	bl	8004020 <_close_r>
 800400e:	bd10      	pop	{r4, pc}

08004010 <memset>:
 8004010:	0003      	movs	r3, r0
 8004012:	1882      	adds	r2, r0, r2
 8004014:	4293      	cmp	r3, r2
 8004016:	d100      	bne.n	800401a <memset+0xa>
 8004018:	4770      	bx	lr
 800401a:	7019      	strb	r1, [r3, #0]
 800401c:	3301      	adds	r3, #1
 800401e:	e7f9      	b.n	8004014 <memset+0x4>

08004020 <_close_r>:
 8004020:	2300      	movs	r3, #0
 8004022:	b570      	push	{r4, r5, r6, lr}
 8004024:	4d06      	ldr	r5, [pc, #24]	@ (8004040 <_close_r+0x20>)
 8004026:	0004      	movs	r4, r0
 8004028:	0008      	movs	r0, r1
 800402a:	602b      	str	r3, [r5, #0]
 800402c:	f7fd f976 	bl	800131c <_close>
 8004030:	1c43      	adds	r3, r0, #1
 8004032:	d103      	bne.n	800403c <_close_r+0x1c>
 8004034:	682b      	ldr	r3, [r5, #0]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d000      	beq.n	800403c <_close_r+0x1c>
 800403a:	6023      	str	r3, [r4, #0]
 800403c:	bd70      	pop	{r4, r5, r6, pc}
 800403e:	46c0      	nop			@ (mov r8, r8)
 8004040:	20002834 	.word	0x20002834

08004044 <_lseek_r>:
 8004044:	b570      	push	{r4, r5, r6, lr}
 8004046:	0004      	movs	r4, r0
 8004048:	0008      	movs	r0, r1
 800404a:	0011      	movs	r1, r2
 800404c:	001a      	movs	r2, r3
 800404e:	2300      	movs	r3, #0
 8004050:	4d05      	ldr	r5, [pc, #20]	@ (8004068 <_lseek_r+0x24>)
 8004052:	602b      	str	r3, [r5, #0]
 8004054:	f7fd f983 	bl	800135e <_lseek>
 8004058:	1c43      	adds	r3, r0, #1
 800405a:	d103      	bne.n	8004064 <_lseek_r+0x20>
 800405c:	682b      	ldr	r3, [r5, #0]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d000      	beq.n	8004064 <_lseek_r+0x20>
 8004062:	6023      	str	r3, [r4, #0]
 8004064:	bd70      	pop	{r4, r5, r6, pc}
 8004066:	46c0      	nop			@ (mov r8, r8)
 8004068:	20002834 	.word	0x20002834

0800406c <_read_r>:
 800406c:	b570      	push	{r4, r5, r6, lr}
 800406e:	0004      	movs	r4, r0
 8004070:	0008      	movs	r0, r1
 8004072:	0011      	movs	r1, r2
 8004074:	001a      	movs	r2, r3
 8004076:	2300      	movs	r3, #0
 8004078:	4d05      	ldr	r5, [pc, #20]	@ (8004090 <_read_r+0x24>)
 800407a:	602b      	str	r3, [r5, #0]
 800407c:	f7fd f915 	bl	80012aa <_read>
 8004080:	1c43      	adds	r3, r0, #1
 8004082:	d103      	bne.n	800408c <_read_r+0x20>
 8004084:	682b      	ldr	r3, [r5, #0]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d000      	beq.n	800408c <_read_r+0x20>
 800408a:	6023      	str	r3, [r4, #0]
 800408c:	bd70      	pop	{r4, r5, r6, pc}
 800408e:	46c0      	nop			@ (mov r8, r8)
 8004090:	20002834 	.word	0x20002834

08004094 <_write_r>:
 8004094:	b570      	push	{r4, r5, r6, lr}
 8004096:	0004      	movs	r4, r0
 8004098:	0008      	movs	r0, r1
 800409a:	0011      	movs	r1, r2
 800409c:	001a      	movs	r2, r3
 800409e:	2300      	movs	r3, #0
 80040a0:	4d05      	ldr	r5, [pc, #20]	@ (80040b8 <_write_r+0x24>)
 80040a2:	602b      	str	r3, [r5, #0]
 80040a4:	f7fd f91e 	bl	80012e4 <_write>
 80040a8:	1c43      	adds	r3, r0, #1
 80040aa:	d103      	bne.n	80040b4 <_write_r+0x20>
 80040ac:	682b      	ldr	r3, [r5, #0]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d000      	beq.n	80040b4 <_write_r+0x20>
 80040b2:	6023      	str	r3, [r4, #0]
 80040b4:	bd70      	pop	{r4, r5, r6, pc}
 80040b6:	46c0      	nop			@ (mov r8, r8)
 80040b8:	20002834 	.word	0x20002834

080040bc <__errno>:
 80040bc:	4b01      	ldr	r3, [pc, #4]	@ (80040c4 <__errno+0x8>)
 80040be:	6818      	ldr	r0, [r3, #0]
 80040c0:	4770      	bx	lr
 80040c2:	46c0      	nop			@ (mov r8, r8)
 80040c4:	20001dd0 	.word	0x20001dd0

080040c8 <__libc_init_array>:
 80040c8:	b570      	push	{r4, r5, r6, lr}
 80040ca:	2600      	movs	r6, #0
 80040cc:	4c0c      	ldr	r4, [pc, #48]	@ (8004100 <__libc_init_array+0x38>)
 80040ce:	4d0d      	ldr	r5, [pc, #52]	@ (8004104 <__libc_init_array+0x3c>)
 80040d0:	1b64      	subs	r4, r4, r5
 80040d2:	10a4      	asrs	r4, r4, #2
 80040d4:	42a6      	cmp	r6, r4
 80040d6:	d109      	bne.n	80040ec <__libc_init_array+0x24>
 80040d8:	2600      	movs	r6, #0
 80040da:	f000 fe29 	bl	8004d30 <_init>
 80040de:	4c0a      	ldr	r4, [pc, #40]	@ (8004108 <__libc_init_array+0x40>)
 80040e0:	4d0a      	ldr	r5, [pc, #40]	@ (800410c <__libc_init_array+0x44>)
 80040e2:	1b64      	subs	r4, r4, r5
 80040e4:	10a4      	asrs	r4, r4, #2
 80040e6:	42a6      	cmp	r6, r4
 80040e8:	d105      	bne.n	80040f6 <__libc_init_array+0x2e>
 80040ea:	bd70      	pop	{r4, r5, r6, pc}
 80040ec:	00b3      	lsls	r3, r6, #2
 80040ee:	58eb      	ldr	r3, [r5, r3]
 80040f0:	4798      	blx	r3
 80040f2:	3601      	adds	r6, #1
 80040f4:	e7ee      	b.n	80040d4 <__libc_init_array+0xc>
 80040f6:	00b3      	lsls	r3, r6, #2
 80040f8:	58eb      	ldr	r3, [r5, r3]
 80040fa:	4798      	blx	r3
 80040fc:	3601      	adds	r6, #1
 80040fe:	e7f2      	b.n	80040e6 <__libc_init_array+0x1e>
 8004100:	08004ebc 	.word	0x08004ebc
 8004104:	08004ebc 	.word	0x08004ebc
 8004108:	08004ec0 	.word	0x08004ec0
 800410c:	08004ebc 	.word	0x08004ebc

08004110 <__retarget_lock_init_recursive>:
 8004110:	4770      	bx	lr

08004112 <__retarget_lock_acquire_recursive>:
 8004112:	4770      	bx	lr

08004114 <__retarget_lock_release_recursive>:
 8004114:	4770      	bx	lr

08004116 <abort>:
 8004116:	2006      	movs	r0, #6
 8004118:	b510      	push	{r4, lr}
 800411a:	f000 fd3b 	bl	8004b94 <raise>
 800411e:	2001      	movs	r0, #1
 8004120:	f7fd f8b6 	bl	8001290 <_exit>

08004124 <_free_r>:
 8004124:	b570      	push	{r4, r5, r6, lr}
 8004126:	0005      	movs	r5, r0
 8004128:	1e0c      	subs	r4, r1, #0
 800412a:	d010      	beq.n	800414e <_free_r+0x2a>
 800412c:	3c04      	subs	r4, #4
 800412e:	6823      	ldr	r3, [r4, #0]
 8004130:	2b00      	cmp	r3, #0
 8004132:	da00      	bge.n	8004136 <_free_r+0x12>
 8004134:	18e4      	adds	r4, r4, r3
 8004136:	0028      	movs	r0, r5
 8004138:	f000 f8e0 	bl	80042fc <__malloc_lock>
 800413c:	4a1d      	ldr	r2, [pc, #116]	@ (80041b4 <_free_r+0x90>)
 800413e:	6813      	ldr	r3, [r2, #0]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d105      	bne.n	8004150 <_free_r+0x2c>
 8004144:	6063      	str	r3, [r4, #4]
 8004146:	6014      	str	r4, [r2, #0]
 8004148:	0028      	movs	r0, r5
 800414a:	f000 f8df 	bl	800430c <__malloc_unlock>
 800414e:	bd70      	pop	{r4, r5, r6, pc}
 8004150:	42a3      	cmp	r3, r4
 8004152:	d908      	bls.n	8004166 <_free_r+0x42>
 8004154:	6820      	ldr	r0, [r4, #0]
 8004156:	1821      	adds	r1, r4, r0
 8004158:	428b      	cmp	r3, r1
 800415a:	d1f3      	bne.n	8004144 <_free_r+0x20>
 800415c:	6819      	ldr	r1, [r3, #0]
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	1809      	adds	r1, r1, r0
 8004162:	6021      	str	r1, [r4, #0]
 8004164:	e7ee      	b.n	8004144 <_free_r+0x20>
 8004166:	001a      	movs	r2, r3
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d001      	beq.n	8004172 <_free_r+0x4e>
 800416e:	42a3      	cmp	r3, r4
 8004170:	d9f9      	bls.n	8004166 <_free_r+0x42>
 8004172:	6811      	ldr	r1, [r2, #0]
 8004174:	1850      	adds	r0, r2, r1
 8004176:	42a0      	cmp	r0, r4
 8004178:	d10b      	bne.n	8004192 <_free_r+0x6e>
 800417a:	6820      	ldr	r0, [r4, #0]
 800417c:	1809      	adds	r1, r1, r0
 800417e:	1850      	adds	r0, r2, r1
 8004180:	6011      	str	r1, [r2, #0]
 8004182:	4283      	cmp	r3, r0
 8004184:	d1e0      	bne.n	8004148 <_free_r+0x24>
 8004186:	6818      	ldr	r0, [r3, #0]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	1841      	adds	r1, r0, r1
 800418c:	6011      	str	r1, [r2, #0]
 800418e:	6053      	str	r3, [r2, #4]
 8004190:	e7da      	b.n	8004148 <_free_r+0x24>
 8004192:	42a0      	cmp	r0, r4
 8004194:	d902      	bls.n	800419c <_free_r+0x78>
 8004196:	230c      	movs	r3, #12
 8004198:	602b      	str	r3, [r5, #0]
 800419a:	e7d5      	b.n	8004148 <_free_r+0x24>
 800419c:	6820      	ldr	r0, [r4, #0]
 800419e:	1821      	adds	r1, r4, r0
 80041a0:	428b      	cmp	r3, r1
 80041a2:	d103      	bne.n	80041ac <_free_r+0x88>
 80041a4:	6819      	ldr	r1, [r3, #0]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	1809      	adds	r1, r1, r0
 80041aa:	6021      	str	r1, [r4, #0]
 80041ac:	6063      	str	r3, [r4, #4]
 80041ae:	6054      	str	r4, [r2, #4]
 80041b0:	e7ca      	b.n	8004148 <_free_r+0x24>
 80041b2:	46c0      	nop			@ (mov r8, r8)
 80041b4:	20002840 	.word	0x20002840

080041b8 <sbrk_aligned>:
 80041b8:	b570      	push	{r4, r5, r6, lr}
 80041ba:	4e0f      	ldr	r6, [pc, #60]	@ (80041f8 <sbrk_aligned+0x40>)
 80041bc:	000d      	movs	r5, r1
 80041be:	6831      	ldr	r1, [r6, #0]
 80041c0:	0004      	movs	r4, r0
 80041c2:	2900      	cmp	r1, #0
 80041c4:	d102      	bne.n	80041cc <sbrk_aligned+0x14>
 80041c6:	f000 fd05 	bl	8004bd4 <_sbrk_r>
 80041ca:	6030      	str	r0, [r6, #0]
 80041cc:	0029      	movs	r1, r5
 80041ce:	0020      	movs	r0, r4
 80041d0:	f000 fd00 	bl	8004bd4 <_sbrk_r>
 80041d4:	1c43      	adds	r3, r0, #1
 80041d6:	d103      	bne.n	80041e0 <sbrk_aligned+0x28>
 80041d8:	2501      	movs	r5, #1
 80041da:	426d      	negs	r5, r5
 80041dc:	0028      	movs	r0, r5
 80041de:	bd70      	pop	{r4, r5, r6, pc}
 80041e0:	2303      	movs	r3, #3
 80041e2:	1cc5      	adds	r5, r0, #3
 80041e4:	439d      	bics	r5, r3
 80041e6:	42a8      	cmp	r0, r5
 80041e8:	d0f8      	beq.n	80041dc <sbrk_aligned+0x24>
 80041ea:	1a29      	subs	r1, r5, r0
 80041ec:	0020      	movs	r0, r4
 80041ee:	f000 fcf1 	bl	8004bd4 <_sbrk_r>
 80041f2:	3001      	adds	r0, #1
 80041f4:	d1f2      	bne.n	80041dc <sbrk_aligned+0x24>
 80041f6:	e7ef      	b.n	80041d8 <sbrk_aligned+0x20>
 80041f8:	2000283c 	.word	0x2000283c

080041fc <_malloc_r>:
 80041fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80041fe:	2203      	movs	r2, #3
 8004200:	1ccb      	adds	r3, r1, #3
 8004202:	4393      	bics	r3, r2
 8004204:	3308      	adds	r3, #8
 8004206:	0005      	movs	r5, r0
 8004208:	001f      	movs	r7, r3
 800420a:	2b0c      	cmp	r3, #12
 800420c:	d234      	bcs.n	8004278 <_malloc_r+0x7c>
 800420e:	270c      	movs	r7, #12
 8004210:	42b9      	cmp	r1, r7
 8004212:	d833      	bhi.n	800427c <_malloc_r+0x80>
 8004214:	0028      	movs	r0, r5
 8004216:	f000 f871 	bl	80042fc <__malloc_lock>
 800421a:	4e37      	ldr	r6, [pc, #220]	@ (80042f8 <_malloc_r+0xfc>)
 800421c:	6833      	ldr	r3, [r6, #0]
 800421e:	001c      	movs	r4, r3
 8004220:	2c00      	cmp	r4, #0
 8004222:	d12f      	bne.n	8004284 <_malloc_r+0x88>
 8004224:	0039      	movs	r1, r7
 8004226:	0028      	movs	r0, r5
 8004228:	f7ff ffc6 	bl	80041b8 <sbrk_aligned>
 800422c:	0004      	movs	r4, r0
 800422e:	1c43      	adds	r3, r0, #1
 8004230:	d15f      	bne.n	80042f2 <_malloc_r+0xf6>
 8004232:	6834      	ldr	r4, [r6, #0]
 8004234:	9400      	str	r4, [sp, #0]
 8004236:	9b00      	ldr	r3, [sp, #0]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d14a      	bne.n	80042d2 <_malloc_r+0xd6>
 800423c:	2c00      	cmp	r4, #0
 800423e:	d052      	beq.n	80042e6 <_malloc_r+0xea>
 8004240:	6823      	ldr	r3, [r4, #0]
 8004242:	0028      	movs	r0, r5
 8004244:	18e3      	adds	r3, r4, r3
 8004246:	9900      	ldr	r1, [sp, #0]
 8004248:	9301      	str	r3, [sp, #4]
 800424a:	f000 fcc3 	bl	8004bd4 <_sbrk_r>
 800424e:	9b01      	ldr	r3, [sp, #4]
 8004250:	4283      	cmp	r3, r0
 8004252:	d148      	bne.n	80042e6 <_malloc_r+0xea>
 8004254:	6823      	ldr	r3, [r4, #0]
 8004256:	0028      	movs	r0, r5
 8004258:	1aff      	subs	r7, r7, r3
 800425a:	0039      	movs	r1, r7
 800425c:	f7ff ffac 	bl	80041b8 <sbrk_aligned>
 8004260:	3001      	adds	r0, #1
 8004262:	d040      	beq.n	80042e6 <_malloc_r+0xea>
 8004264:	6823      	ldr	r3, [r4, #0]
 8004266:	19db      	adds	r3, r3, r7
 8004268:	6023      	str	r3, [r4, #0]
 800426a:	6833      	ldr	r3, [r6, #0]
 800426c:	685a      	ldr	r2, [r3, #4]
 800426e:	2a00      	cmp	r2, #0
 8004270:	d133      	bne.n	80042da <_malloc_r+0xde>
 8004272:	9b00      	ldr	r3, [sp, #0]
 8004274:	6033      	str	r3, [r6, #0]
 8004276:	e019      	b.n	80042ac <_malloc_r+0xb0>
 8004278:	2b00      	cmp	r3, #0
 800427a:	dac9      	bge.n	8004210 <_malloc_r+0x14>
 800427c:	230c      	movs	r3, #12
 800427e:	602b      	str	r3, [r5, #0]
 8004280:	2000      	movs	r0, #0
 8004282:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004284:	6821      	ldr	r1, [r4, #0]
 8004286:	1bc9      	subs	r1, r1, r7
 8004288:	d420      	bmi.n	80042cc <_malloc_r+0xd0>
 800428a:	290b      	cmp	r1, #11
 800428c:	d90a      	bls.n	80042a4 <_malloc_r+0xa8>
 800428e:	19e2      	adds	r2, r4, r7
 8004290:	6027      	str	r7, [r4, #0]
 8004292:	42a3      	cmp	r3, r4
 8004294:	d104      	bne.n	80042a0 <_malloc_r+0xa4>
 8004296:	6032      	str	r2, [r6, #0]
 8004298:	6863      	ldr	r3, [r4, #4]
 800429a:	6011      	str	r1, [r2, #0]
 800429c:	6053      	str	r3, [r2, #4]
 800429e:	e005      	b.n	80042ac <_malloc_r+0xb0>
 80042a0:	605a      	str	r2, [r3, #4]
 80042a2:	e7f9      	b.n	8004298 <_malloc_r+0x9c>
 80042a4:	6862      	ldr	r2, [r4, #4]
 80042a6:	42a3      	cmp	r3, r4
 80042a8:	d10e      	bne.n	80042c8 <_malloc_r+0xcc>
 80042aa:	6032      	str	r2, [r6, #0]
 80042ac:	0028      	movs	r0, r5
 80042ae:	f000 f82d 	bl	800430c <__malloc_unlock>
 80042b2:	0020      	movs	r0, r4
 80042b4:	2207      	movs	r2, #7
 80042b6:	300b      	adds	r0, #11
 80042b8:	1d23      	adds	r3, r4, #4
 80042ba:	4390      	bics	r0, r2
 80042bc:	1ac2      	subs	r2, r0, r3
 80042be:	4298      	cmp	r0, r3
 80042c0:	d0df      	beq.n	8004282 <_malloc_r+0x86>
 80042c2:	1a1b      	subs	r3, r3, r0
 80042c4:	50a3      	str	r3, [r4, r2]
 80042c6:	e7dc      	b.n	8004282 <_malloc_r+0x86>
 80042c8:	605a      	str	r2, [r3, #4]
 80042ca:	e7ef      	b.n	80042ac <_malloc_r+0xb0>
 80042cc:	0023      	movs	r3, r4
 80042ce:	6864      	ldr	r4, [r4, #4]
 80042d0:	e7a6      	b.n	8004220 <_malloc_r+0x24>
 80042d2:	9c00      	ldr	r4, [sp, #0]
 80042d4:	6863      	ldr	r3, [r4, #4]
 80042d6:	9300      	str	r3, [sp, #0]
 80042d8:	e7ad      	b.n	8004236 <_malloc_r+0x3a>
 80042da:	001a      	movs	r2, r3
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	42a3      	cmp	r3, r4
 80042e0:	d1fb      	bne.n	80042da <_malloc_r+0xde>
 80042e2:	2300      	movs	r3, #0
 80042e4:	e7da      	b.n	800429c <_malloc_r+0xa0>
 80042e6:	230c      	movs	r3, #12
 80042e8:	0028      	movs	r0, r5
 80042ea:	602b      	str	r3, [r5, #0]
 80042ec:	f000 f80e 	bl	800430c <__malloc_unlock>
 80042f0:	e7c6      	b.n	8004280 <_malloc_r+0x84>
 80042f2:	6007      	str	r7, [r0, #0]
 80042f4:	e7da      	b.n	80042ac <_malloc_r+0xb0>
 80042f6:	46c0      	nop			@ (mov r8, r8)
 80042f8:	20002840 	.word	0x20002840

080042fc <__malloc_lock>:
 80042fc:	b510      	push	{r4, lr}
 80042fe:	4802      	ldr	r0, [pc, #8]	@ (8004308 <__malloc_lock+0xc>)
 8004300:	f7ff ff07 	bl	8004112 <__retarget_lock_acquire_recursive>
 8004304:	bd10      	pop	{r4, pc}
 8004306:	46c0      	nop			@ (mov r8, r8)
 8004308:	20002838 	.word	0x20002838

0800430c <__malloc_unlock>:
 800430c:	b510      	push	{r4, lr}
 800430e:	4802      	ldr	r0, [pc, #8]	@ (8004318 <__malloc_unlock+0xc>)
 8004310:	f7ff ff00 	bl	8004114 <__retarget_lock_release_recursive>
 8004314:	bd10      	pop	{r4, pc}
 8004316:	46c0      	nop			@ (mov r8, r8)
 8004318:	20002838 	.word	0x20002838

0800431c <__sfputc_r>:
 800431c:	6893      	ldr	r3, [r2, #8]
 800431e:	b510      	push	{r4, lr}
 8004320:	3b01      	subs	r3, #1
 8004322:	6093      	str	r3, [r2, #8]
 8004324:	2b00      	cmp	r3, #0
 8004326:	da04      	bge.n	8004332 <__sfputc_r+0x16>
 8004328:	6994      	ldr	r4, [r2, #24]
 800432a:	42a3      	cmp	r3, r4
 800432c:	db07      	blt.n	800433e <__sfputc_r+0x22>
 800432e:	290a      	cmp	r1, #10
 8004330:	d005      	beq.n	800433e <__sfputc_r+0x22>
 8004332:	6813      	ldr	r3, [r2, #0]
 8004334:	1c58      	adds	r0, r3, #1
 8004336:	6010      	str	r0, [r2, #0]
 8004338:	7019      	strb	r1, [r3, #0]
 800433a:	0008      	movs	r0, r1
 800433c:	bd10      	pop	{r4, pc}
 800433e:	f000 fb5e 	bl	80049fe <__swbuf_r>
 8004342:	0001      	movs	r1, r0
 8004344:	e7f9      	b.n	800433a <__sfputc_r+0x1e>

08004346 <__sfputs_r>:
 8004346:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004348:	0006      	movs	r6, r0
 800434a:	000f      	movs	r7, r1
 800434c:	0014      	movs	r4, r2
 800434e:	18d5      	adds	r5, r2, r3
 8004350:	42ac      	cmp	r4, r5
 8004352:	d101      	bne.n	8004358 <__sfputs_r+0x12>
 8004354:	2000      	movs	r0, #0
 8004356:	e007      	b.n	8004368 <__sfputs_r+0x22>
 8004358:	7821      	ldrb	r1, [r4, #0]
 800435a:	003a      	movs	r2, r7
 800435c:	0030      	movs	r0, r6
 800435e:	f7ff ffdd 	bl	800431c <__sfputc_r>
 8004362:	3401      	adds	r4, #1
 8004364:	1c43      	adds	r3, r0, #1
 8004366:	d1f3      	bne.n	8004350 <__sfputs_r+0xa>
 8004368:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800436c <_vfiprintf_r>:
 800436c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800436e:	b0a1      	sub	sp, #132	@ 0x84
 8004370:	000f      	movs	r7, r1
 8004372:	0015      	movs	r5, r2
 8004374:	001e      	movs	r6, r3
 8004376:	9003      	str	r0, [sp, #12]
 8004378:	2800      	cmp	r0, #0
 800437a:	d004      	beq.n	8004386 <_vfiprintf_r+0x1a>
 800437c:	6a03      	ldr	r3, [r0, #32]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d101      	bne.n	8004386 <_vfiprintf_r+0x1a>
 8004382:	f7ff fdb5 	bl	8003ef0 <__sinit>
 8004386:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004388:	07db      	lsls	r3, r3, #31
 800438a:	d405      	bmi.n	8004398 <_vfiprintf_r+0x2c>
 800438c:	89bb      	ldrh	r3, [r7, #12]
 800438e:	059b      	lsls	r3, r3, #22
 8004390:	d402      	bmi.n	8004398 <_vfiprintf_r+0x2c>
 8004392:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004394:	f7ff febd 	bl	8004112 <__retarget_lock_acquire_recursive>
 8004398:	89bb      	ldrh	r3, [r7, #12]
 800439a:	071b      	lsls	r3, r3, #28
 800439c:	d502      	bpl.n	80043a4 <_vfiprintf_r+0x38>
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d113      	bne.n	80043cc <_vfiprintf_r+0x60>
 80043a4:	0039      	movs	r1, r7
 80043a6:	9803      	ldr	r0, [sp, #12]
 80043a8:	f000 fb6c 	bl	8004a84 <__swsetup_r>
 80043ac:	2800      	cmp	r0, #0
 80043ae:	d00d      	beq.n	80043cc <_vfiprintf_r+0x60>
 80043b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80043b2:	07db      	lsls	r3, r3, #31
 80043b4:	d503      	bpl.n	80043be <_vfiprintf_r+0x52>
 80043b6:	2001      	movs	r0, #1
 80043b8:	4240      	negs	r0, r0
 80043ba:	b021      	add	sp, #132	@ 0x84
 80043bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043be:	89bb      	ldrh	r3, [r7, #12]
 80043c0:	059b      	lsls	r3, r3, #22
 80043c2:	d4f8      	bmi.n	80043b6 <_vfiprintf_r+0x4a>
 80043c4:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80043c6:	f7ff fea5 	bl	8004114 <__retarget_lock_release_recursive>
 80043ca:	e7f4      	b.n	80043b6 <_vfiprintf_r+0x4a>
 80043cc:	2300      	movs	r3, #0
 80043ce:	ac08      	add	r4, sp, #32
 80043d0:	6163      	str	r3, [r4, #20]
 80043d2:	3320      	adds	r3, #32
 80043d4:	7663      	strb	r3, [r4, #25]
 80043d6:	3310      	adds	r3, #16
 80043d8:	76a3      	strb	r3, [r4, #26]
 80043da:	9607      	str	r6, [sp, #28]
 80043dc:	002e      	movs	r6, r5
 80043de:	7833      	ldrb	r3, [r6, #0]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d001      	beq.n	80043e8 <_vfiprintf_r+0x7c>
 80043e4:	2b25      	cmp	r3, #37	@ 0x25
 80043e6:	d148      	bne.n	800447a <_vfiprintf_r+0x10e>
 80043e8:	1b73      	subs	r3, r6, r5
 80043ea:	9305      	str	r3, [sp, #20]
 80043ec:	42ae      	cmp	r6, r5
 80043ee:	d00b      	beq.n	8004408 <_vfiprintf_r+0x9c>
 80043f0:	002a      	movs	r2, r5
 80043f2:	0039      	movs	r1, r7
 80043f4:	9803      	ldr	r0, [sp, #12]
 80043f6:	f7ff ffa6 	bl	8004346 <__sfputs_r>
 80043fa:	3001      	adds	r0, #1
 80043fc:	d100      	bne.n	8004400 <_vfiprintf_r+0x94>
 80043fe:	e0ae      	b.n	800455e <_vfiprintf_r+0x1f2>
 8004400:	6963      	ldr	r3, [r4, #20]
 8004402:	9a05      	ldr	r2, [sp, #20]
 8004404:	189b      	adds	r3, r3, r2
 8004406:	6163      	str	r3, [r4, #20]
 8004408:	7833      	ldrb	r3, [r6, #0]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d100      	bne.n	8004410 <_vfiprintf_r+0xa4>
 800440e:	e0a6      	b.n	800455e <_vfiprintf_r+0x1f2>
 8004410:	2201      	movs	r2, #1
 8004412:	2300      	movs	r3, #0
 8004414:	4252      	negs	r2, r2
 8004416:	6062      	str	r2, [r4, #4]
 8004418:	a904      	add	r1, sp, #16
 800441a:	3254      	adds	r2, #84	@ 0x54
 800441c:	1852      	adds	r2, r2, r1
 800441e:	1c75      	adds	r5, r6, #1
 8004420:	6023      	str	r3, [r4, #0]
 8004422:	60e3      	str	r3, [r4, #12]
 8004424:	60a3      	str	r3, [r4, #8]
 8004426:	7013      	strb	r3, [r2, #0]
 8004428:	65a3      	str	r3, [r4, #88]	@ 0x58
 800442a:	4b59      	ldr	r3, [pc, #356]	@ (8004590 <_vfiprintf_r+0x224>)
 800442c:	2205      	movs	r2, #5
 800442e:	0018      	movs	r0, r3
 8004430:	7829      	ldrb	r1, [r5, #0]
 8004432:	9305      	str	r3, [sp, #20]
 8004434:	f000 fbe0 	bl	8004bf8 <memchr>
 8004438:	1c6e      	adds	r6, r5, #1
 800443a:	2800      	cmp	r0, #0
 800443c:	d11f      	bne.n	800447e <_vfiprintf_r+0x112>
 800443e:	6822      	ldr	r2, [r4, #0]
 8004440:	06d3      	lsls	r3, r2, #27
 8004442:	d504      	bpl.n	800444e <_vfiprintf_r+0xe2>
 8004444:	2353      	movs	r3, #83	@ 0x53
 8004446:	a904      	add	r1, sp, #16
 8004448:	185b      	adds	r3, r3, r1
 800444a:	2120      	movs	r1, #32
 800444c:	7019      	strb	r1, [r3, #0]
 800444e:	0713      	lsls	r3, r2, #28
 8004450:	d504      	bpl.n	800445c <_vfiprintf_r+0xf0>
 8004452:	2353      	movs	r3, #83	@ 0x53
 8004454:	a904      	add	r1, sp, #16
 8004456:	185b      	adds	r3, r3, r1
 8004458:	212b      	movs	r1, #43	@ 0x2b
 800445a:	7019      	strb	r1, [r3, #0]
 800445c:	782b      	ldrb	r3, [r5, #0]
 800445e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004460:	d016      	beq.n	8004490 <_vfiprintf_r+0x124>
 8004462:	002e      	movs	r6, r5
 8004464:	2100      	movs	r1, #0
 8004466:	200a      	movs	r0, #10
 8004468:	68e3      	ldr	r3, [r4, #12]
 800446a:	7832      	ldrb	r2, [r6, #0]
 800446c:	1c75      	adds	r5, r6, #1
 800446e:	3a30      	subs	r2, #48	@ 0x30
 8004470:	2a09      	cmp	r2, #9
 8004472:	d950      	bls.n	8004516 <_vfiprintf_r+0x1aa>
 8004474:	2900      	cmp	r1, #0
 8004476:	d111      	bne.n	800449c <_vfiprintf_r+0x130>
 8004478:	e017      	b.n	80044aa <_vfiprintf_r+0x13e>
 800447a:	3601      	adds	r6, #1
 800447c:	e7af      	b.n	80043de <_vfiprintf_r+0x72>
 800447e:	9b05      	ldr	r3, [sp, #20]
 8004480:	6822      	ldr	r2, [r4, #0]
 8004482:	1ac0      	subs	r0, r0, r3
 8004484:	2301      	movs	r3, #1
 8004486:	4083      	lsls	r3, r0
 8004488:	4313      	orrs	r3, r2
 800448a:	0035      	movs	r5, r6
 800448c:	6023      	str	r3, [r4, #0]
 800448e:	e7cc      	b.n	800442a <_vfiprintf_r+0xbe>
 8004490:	9b07      	ldr	r3, [sp, #28]
 8004492:	1d19      	adds	r1, r3, #4
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	9107      	str	r1, [sp, #28]
 8004498:	2b00      	cmp	r3, #0
 800449a:	db01      	blt.n	80044a0 <_vfiprintf_r+0x134>
 800449c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800449e:	e004      	b.n	80044aa <_vfiprintf_r+0x13e>
 80044a0:	425b      	negs	r3, r3
 80044a2:	60e3      	str	r3, [r4, #12]
 80044a4:	2302      	movs	r3, #2
 80044a6:	4313      	orrs	r3, r2
 80044a8:	6023      	str	r3, [r4, #0]
 80044aa:	7833      	ldrb	r3, [r6, #0]
 80044ac:	2b2e      	cmp	r3, #46	@ 0x2e
 80044ae:	d10c      	bne.n	80044ca <_vfiprintf_r+0x15e>
 80044b0:	7873      	ldrb	r3, [r6, #1]
 80044b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80044b4:	d134      	bne.n	8004520 <_vfiprintf_r+0x1b4>
 80044b6:	9b07      	ldr	r3, [sp, #28]
 80044b8:	3602      	adds	r6, #2
 80044ba:	1d1a      	adds	r2, r3, #4
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	9207      	str	r2, [sp, #28]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	da01      	bge.n	80044c8 <_vfiprintf_r+0x15c>
 80044c4:	2301      	movs	r3, #1
 80044c6:	425b      	negs	r3, r3
 80044c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80044ca:	4d32      	ldr	r5, [pc, #200]	@ (8004594 <_vfiprintf_r+0x228>)
 80044cc:	2203      	movs	r2, #3
 80044ce:	0028      	movs	r0, r5
 80044d0:	7831      	ldrb	r1, [r6, #0]
 80044d2:	f000 fb91 	bl	8004bf8 <memchr>
 80044d6:	2800      	cmp	r0, #0
 80044d8:	d006      	beq.n	80044e8 <_vfiprintf_r+0x17c>
 80044da:	2340      	movs	r3, #64	@ 0x40
 80044dc:	1b40      	subs	r0, r0, r5
 80044de:	4083      	lsls	r3, r0
 80044e0:	6822      	ldr	r2, [r4, #0]
 80044e2:	3601      	adds	r6, #1
 80044e4:	4313      	orrs	r3, r2
 80044e6:	6023      	str	r3, [r4, #0]
 80044e8:	7831      	ldrb	r1, [r6, #0]
 80044ea:	2206      	movs	r2, #6
 80044ec:	482a      	ldr	r0, [pc, #168]	@ (8004598 <_vfiprintf_r+0x22c>)
 80044ee:	1c75      	adds	r5, r6, #1
 80044f0:	7621      	strb	r1, [r4, #24]
 80044f2:	f000 fb81 	bl	8004bf8 <memchr>
 80044f6:	2800      	cmp	r0, #0
 80044f8:	d040      	beq.n	800457c <_vfiprintf_r+0x210>
 80044fa:	4b28      	ldr	r3, [pc, #160]	@ (800459c <_vfiprintf_r+0x230>)
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d122      	bne.n	8004546 <_vfiprintf_r+0x1da>
 8004500:	2207      	movs	r2, #7
 8004502:	9b07      	ldr	r3, [sp, #28]
 8004504:	3307      	adds	r3, #7
 8004506:	4393      	bics	r3, r2
 8004508:	3308      	adds	r3, #8
 800450a:	9307      	str	r3, [sp, #28]
 800450c:	6963      	ldr	r3, [r4, #20]
 800450e:	9a04      	ldr	r2, [sp, #16]
 8004510:	189b      	adds	r3, r3, r2
 8004512:	6163      	str	r3, [r4, #20]
 8004514:	e762      	b.n	80043dc <_vfiprintf_r+0x70>
 8004516:	4343      	muls	r3, r0
 8004518:	002e      	movs	r6, r5
 800451a:	2101      	movs	r1, #1
 800451c:	189b      	adds	r3, r3, r2
 800451e:	e7a4      	b.n	800446a <_vfiprintf_r+0xfe>
 8004520:	2300      	movs	r3, #0
 8004522:	200a      	movs	r0, #10
 8004524:	0019      	movs	r1, r3
 8004526:	3601      	adds	r6, #1
 8004528:	6063      	str	r3, [r4, #4]
 800452a:	7832      	ldrb	r2, [r6, #0]
 800452c:	1c75      	adds	r5, r6, #1
 800452e:	3a30      	subs	r2, #48	@ 0x30
 8004530:	2a09      	cmp	r2, #9
 8004532:	d903      	bls.n	800453c <_vfiprintf_r+0x1d0>
 8004534:	2b00      	cmp	r3, #0
 8004536:	d0c8      	beq.n	80044ca <_vfiprintf_r+0x15e>
 8004538:	9109      	str	r1, [sp, #36]	@ 0x24
 800453a:	e7c6      	b.n	80044ca <_vfiprintf_r+0x15e>
 800453c:	4341      	muls	r1, r0
 800453e:	002e      	movs	r6, r5
 8004540:	2301      	movs	r3, #1
 8004542:	1889      	adds	r1, r1, r2
 8004544:	e7f1      	b.n	800452a <_vfiprintf_r+0x1be>
 8004546:	aa07      	add	r2, sp, #28
 8004548:	9200      	str	r2, [sp, #0]
 800454a:	0021      	movs	r1, r4
 800454c:	003a      	movs	r2, r7
 800454e:	4b14      	ldr	r3, [pc, #80]	@ (80045a0 <_vfiprintf_r+0x234>)
 8004550:	9803      	ldr	r0, [sp, #12]
 8004552:	e000      	b.n	8004556 <_vfiprintf_r+0x1ea>
 8004554:	bf00      	nop
 8004556:	9004      	str	r0, [sp, #16]
 8004558:	9b04      	ldr	r3, [sp, #16]
 800455a:	3301      	adds	r3, #1
 800455c:	d1d6      	bne.n	800450c <_vfiprintf_r+0x1a0>
 800455e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004560:	07db      	lsls	r3, r3, #31
 8004562:	d405      	bmi.n	8004570 <_vfiprintf_r+0x204>
 8004564:	89bb      	ldrh	r3, [r7, #12]
 8004566:	059b      	lsls	r3, r3, #22
 8004568:	d402      	bmi.n	8004570 <_vfiprintf_r+0x204>
 800456a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800456c:	f7ff fdd2 	bl	8004114 <__retarget_lock_release_recursive>
 8004570:	89bb      	ldrh	r3, [r7, #12]
 8004572:	065b      	lsls	r3, r3, #25
 8004574:	d500      	bpl.n	8004578 <_vfiprintf_r+0x20c>
 8004576:	e71e      	b.n	80043b6 <_vfiprintf_r+0x4a>
 8004578:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800457a:	e71e      	b.n	80043ba <_vfiprintf_r+0x4e>
 800457c:	aa07      	add	r2, sp, #28
 800457e:	9200      	str	r2, [sp, #0]
 8004580:	0021      	movs	r1, r4
 8004582:	003a      	movs	r2, r7
 8004584:	4b06      	ldr	r3, [pc, #24]	@ (80045a0 <_vfiprintf_r+0x234>)
 8004586:	9803      	ldr	r0, [sp, #12]
 8004588:	f000 f87c 	bl	8004684 <_printf_i>
 800458c:	e7e3      	b.n	8004556 <_vfiprintf_r+0x1ea>
 800458e:	46c0      	nop			@ (mov r8, r8)
 8004590:	08004e88 	.word	0x08004e88
 8004594:	08004e8e 	.word	0x08004e8e
 8004598:	08004e92 	.word	0x08004e92
 800459c:	00000000 	.word	0x00000000
 80045a0:	08004347 	.word	0x08004347

080045a4 <_printf_common>:
 80045a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80045a6:	0016      	movs	r6, r2
 80045a8:	9301      	str	r3, [sp, #4]
 80045aa:	688a      	ldr	r2, [r1, #8]
 80045ac:	690b      	ldr	r3, [r1, #16]
 80045ae:	000c      	movs	r4, r1
 80045b0:	9000      	str	r0, [sp, #0]
 80045b2:	4293      	cmp	r3, r2
 80045b4:	da00      	bge.n	80045b8 <_printf_common+0x14>
 80045b6:	0013      	movs	r3, r2
 80045b8:	0022      	movs	r2, r4
 80045ba:	6033      	str	r3, [r6, #0]
 80045bc:	3243      	adds	r2, #67	@ 0x43
 80045be:	7812      	ldrb	r2, [r2, #0]
 80045c0:	2a00      	cmp	r2, #0
 80045c2:	d001      	beq.n	80045c8 <_printf_common+0x24>
 80045c4:	3301      	adds	r3, #1
 80045c6:	6033      	str	r3, [r6, #0]
 80045c8:	6823      	ldr	r3, [r4, #0]
 80045ca:	069b      	lsls	r3, r3, #26
 80045cc:	d502      	bpl.n	80045d4 <_printf_common+0x30>
 80045ce:	6833      	ldr	r3, [r6, #0]
 80045d0:	3302      	adds	r3, #2
 80045d2:	6033      	str	r3, [r6, #0]
 80045d4:	6822      	ldr	r2, [r4, #0]
 80045d6:	2306      	movs	r3, #6
 80045d8:	0015      	movs	r5, r2
 80045da:	401d      	ands	r5, r3
 80045dc:	421a      	tst	r2, r3
 80045de:	d027      	beq.n	8004630 <_printf_common+0x8c>
 80045e0:	0023      	movs	r3, r4
 80045e2:	3343      	adds	r3, #67	@ 0x43
 80045e4:	781b      	ldrb	r3, [r3, #0]
 80045e6:	1e5a      	subs	r2, r3, #1
 80045e8:	4193      	sbcs	r3, r2
 80045ea:	6822      	ldr	r2, [r4, #0]
 80045ec:	0692      	lsls	r2, r2, #26
 80045ee:	d430      	bmi.n	8004652 <_printf_common+0xae>
 80045f0:	0022      	movs	r2, r4
 80045f2:	9901      	ldr	r1, [sp, #4]
 80045f4:	9800      	ldr	r0, [sp, #0]
 80045f6:	9d08      	ldr	r5, [sp, #32]
 80045f8:	3243      	adds	r2, #67	@ 0x43
 80045fa:	47a8      	blx	r5
 80045fc:	3001      	adds	r0, #1
 80045fe:	d025      	beq.n	800464c <_printf_common+0xa8>
 8004600:	2206      	movs	r2, #6
 8004602:	6823      	ldr	r3, [r4, #0]
 8004604:	2500      	movs	r5, #0
 8004606:	4013      	ands	r3, r2
 8004608:	2b04      	cmp	r3, #4
 800460a:	d105      	bne.n	8004618 <_printf_common+0x74>
 800460c:	6833      	ldr	r3, [r6, #0]
 800460e:	68e5      	ldr	r5, [r4, #12]
 8004610:	1aed      	subs	r5, r5, r3
 8004612:	43eb      	mvns	r3, r5
 8004614:	17db      	asrs	r3, r3, #31
 8004616:	401d      	ands	r5, r3
 8004618:	68a3      	ldr	r3, [r4, #8]
 800461a:	6922      	ldr	r2, [r4, #16]
 800461c:	4293      	cmp	r3, r2
 800461e:	dd01      	ble.n	8004624 <_printf_common+0x80>
 8004620:	1a9b      	subs	r3, r3, r2
 8004622:	18ed      	adds	r5, r5, r3
 8004624:	2600      	movs	r6, #0
 8004626:	42b5      	cmp	r5, r6
 8004628:	d120      	bne.n	800466c <_printf_common+0xc8>
 800462a:	2000      	movs	r0, #0
 800462c:	e010      	b.n	8004650 <_printf_common+0xac>
 800462e:	3501      	adds	r5, #1
 8004630:	68e3      	ldr	r3, [r4, #12]
 8004632:	6832      	ldr	r2, [r6, #0]
 8004634:	1a9b      	subs	r3, r3, r2
 8004636:	42ab      	cmp	r3, r5
 8004638:	ddd2      	ble.n	80045e0 <_printf_common+0x3c>
 800463a:	0022      	movs	r2, r4
 800463c:	2301      	movs	r3, #1
 800463e:	9901      	ldr	r1, [sp, #4]
 8004640:	9800      	ldr	r0, [sp, #0]
 8004642:	9f08      	ldr	r7, [sp, #32]
 8004644:	3219      	adds	r2, #25
 8004646:	47b8      	blx	r7
 8004648:	3001      	adds	r0, #1
 800464a:	d1f0      	bne.n	800462e <_printf_common+0x8a>
 800464c:	2001      	movs	r0, #1
 800464e:	4240      	negs	r0, r0
 8004650:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004652:	2030      	movs	r0, #48	@ 0x30
 8004654:	18e1      	adds	r1, r4, r3
 8004656:	3143      	adds	r1, #67	@ 0x43
 8004658:	7008      	strb	r0, [r1, #0]
 800465a:	0021      	movs	r1, r4
 800465c:	1c5a      	adds	r2, r3, #1
 800465e:	3145      	adds	r1, #69	@ 0x45
 8004660:	7809      	ldrb	r1, [r1, #0]
 8004662:	18a2      	adds	r2, r4, r2
 8004664:	3243      	adds	r2, #67	@ 0x43
 8004666:	3302      	adds	r3, #2
 8004668:	7011      	strb	r1, [r2, #0]
 800466a:	e7c1      	b.n	80045f0 <_printf_common+0x4c>
 800466c:	0022      	movs	r2, r4
 800466e:	2301      	movs	r3, #1
 8004670:	9901      	ldr	r1, [sp, #4]
 8004672:	9800      	ldr	r0, [sp, #0]
 8004674:	9f08      	ldr	r7, [sp, #32]
 8004676:	321a      	adds	r2, #26
 8004678:	47b8      	blx	r7
 800467a:	3001      	adds	r0, #1
 800467c:	d0e6      	beq.n	800464c <_printf_common+0xa8>
 800467e:	3601      	adds	r6, #1
 8004680:	e7d1      	b.n	8004626 <_printf_common+0x82>
	...

08004684 <_printf_i>:
 8004684:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004686:	b08b      	sub	sp, #44	@ 0x2c
 8004688:	9206      	str	r2, [sp, #24]
 800468a:	000a      	movs	r2, r1
 800468c:	3243      	adds	r2, #67	@ 0x43
 800468e:	9307      	str	r3, [sp, #28]
 8004690:	9005      	str	r0, [sp, #20]
 8004692:	9203      	str	r2, [sp, #12]
 8004694:	7e0a      	ldrb	r2, [r1, #24]
 8004696:	000c      	movs	r4, r1
 8004698:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800469a:	2a78      	cmp	r2, #120	@ 0x78
 800469c:	d809      	bhi.n	80046b2 <_printf_i+0x2e>
 800469e:	2a62      	cmp	r2, #98	@ 0x62
 80046a0:	d80b      	bhi.n	80046ba <_printf_i+0x36>
 80046a2:	2a00      	cmp	r2, #0
 80046a4:	d100      	bne.n	80046a8 <_printf_i+0x24>
 80046a6:	e0ba      	b.n	800481e <_printf_i+0x19a>
 80046a8:	497a      	ldr	r1, [pc, #488]	@ (8004894 <_printf_i+0x210>)
 80046aa:	9104      	str	r1, [sp, #16]
 80046ac:	2a58      	cmp	r2, #88	@ 0x58
 80046ae:	d100      	bne.n	80046b2 <_printf_i+0x2e>
 80046b0:	e08e      	b.n	80047d0 <_printf_i+0x14c>
 80046b2:	0025      	movs	r5, r4
 80046b4:	3542      	adds	r5, #66	@ 0x42
 80046b6:	702a      	strb	r2, [r5, #0]
 80046b8:	e022      	b.n	8004700 <_printf_i+0x7c>
 80046ba:	0010      	movs	r0, r2
 80046bc:	3863      	subs	r0, #99	@ 0x63
 80046be:	2815      	cmp	r0, #21
 80046c0:	d8f7      	bhi.n	80046b2 <_printf_i+0x2e>
 80046c2:	f7fb fd1f 	bl	8000104 <__gnu_thumb1_case_shi>
 80046c6:	0016      	.short	0x0016
 80046c8:	fff6001f 	.word	0xfff6001f
 80046cc:	fff6fff6 	.word	0xfff6fff6
 80046d0:	001ffff6 	.word	0x001ffff6
 80046d4:	fff6fff6 	.word	0xfff6fff6
 80046d8:	fff6fff6 	.word	0xfff6fff6
 80046dc:	0036009f 	.word	0x0036009f
 80046e0:	fff6007e 	.word	0xfff6007e
 80046e4:	00b0fff6 	.word	0x00b0fff6
 80046e8:	0036fff6 	.word	0x0036fff6
 80046ec:	fff6fff6 	.word	0xfff6fff6
 80046f0:	0082      	.short	0x0082
 80046f2:	0025      	movs	r5, r4
 80046f4:	681a      	ldr	r2, [r3, #0]
 80046f6:	3542      	adds	r5, #66	@ 0x42
 80046f8:	1d11      	adds	r1, r2, #4
 80046fa:	6019      	str	r1, [r3, #0]
 80046fc:	6813      	ldr	r3, [r2, #0]
 80046fe:	702b      	strb	r3, [r5, #0]
 8004700:	2301      	movs	r3, #1
 8004702:	e09e      	b.n	8004842 <_printf_i+0x1be>
 8004704:	6818      	ldr	r0, [r3, #0]
 8004706:	6809      	ldr	r1, [r1, #0]
 8004708:	1d02      	adds	r2, r0, #4
 800470a:	060d      	lsls	r5, r1, #24
 800470c:	d50b      	bpl.n	8004726 <_printf_i+0xa2>
 800470e:	6806      	ldr	r6, [r0, #0]
 8004710:	601a      	str	r2, [r3, #0]
 8004712:	2e00      	cmp	r6, #0
 8004714:	da03      	bge.n	800471e <_printf_i+0x9a>
 8004716:	232d      	movs	r3, #45	@ 0x2d
 8004718:	9a03      	ldr	r2, [sp, #12]
 800471a:	4276      	negs	r6, r6
 800471c:	7013      	strb	r3, [r2, #0]
 800471e:	4b5d      	ldr	r3, [pc, #372]	@ (8004894 <_printf_i+0x210>)
 8004720:	270a      	movs	r7, #10
 8004722:	9304      	str	r3, [sp, #16]
 8004724:	e018      	b.n	8004758 <_printf_i+0xd4>
 8004726:	6806      	ldr	r6, [r0, #0]
 8004728:	601a      	str	r2, [r3, #0]
 800472a:	0649      	lsls	r1, r1, #25
 800472c:	d5f1      	bpl.n	8004712 <_printf_i+0x8e>
 800472e:	b236      	sxth	r6, r6
 8004730:	e7ef      	b.n	8004712 <_printf_i+0x8e>
 8004732:	6808      	ldr	r0, [r1, #0]
 8004734:	6819      	ldr	r1, [r3, #0]
 8004736:	c940      	ldmia	r1!, {r6}
 8004738:	0605      	lsls	r5, r0, #24
 800473a:	d402      	bmi.n	8004742 <_printf_i+0xbe>
 800473c:	0640      	lsls	r0, r0, #25
 800473e:	d500      	bpl.n	8004742 <_printf_i+0xbe>
 8004740:	b2b6      	uxth	r6, r6
 8004742:	6019      	str	r1, [r3, #0]
 8004744:	4b53      	ldr	r3, [pc, #332]	@ (8004894 <_printf_i+0x210>)
 8004746:	270a      	movs	r7, #10
 8004748:	9304      	str	r3, [sp, #16]
 800474a:	2a6f      	cmp	r2, #111	@ 0x6f
 800474c:	d100      	bne.n	8004750 <_printf_i+0xcc>
 800474e:	3f02      	subs	r7, #2
 8004750:	0023      	movs	r3, r4
 8004752:	2200      	movs	r2, #0
 8004754:	3343      	adds	r3, #67	@ 0x43
 8004756:	701a      	strb	r2, [r3, #0]
 8004758:	6863      	ldr	r3, [r4, #4]
 800475a:	60a3      	str	r3, [r4, #8]
 800475c:	2b00      	cmp	r3, #0
 800475e:	db06      	blt.n	800476e <_printf_i+0xea>
 8004760:	2104      	movs	r1, #4
 8004762:	6822      	ldr	r2, [r4, #0]
 8004764:	9d03      	ldr	r5, [sp, #12]
 8004766:	438a      	bics	r2, r1
 8004768:	6022      	str	r2, [r4, #0]
 800476a:	4333      	orrs	r3, r6
 800476c:	d00c      	beq.n	8004788 <_printf_i+0x104>
 800476e:	9d03      	ldr	r5, [sp, #12]
 8004770:	0030      	movs	r0, r6
 8004772:	0039      	movs	r1, r7
 8004774:	f7fb fd56 	bl	8000224 <__aeabi_uidivmod>
 8004778:	9b04      	ldr	r3, [sp, #16]
 800477a:	3d01      	subs	r5, #1
 800477c:	5c5b      	ldrb	r3, [r3, r1]
 800477e:	702b      	strb	r3, [r5, #0]
 8004780:	0033      	movs	r3, r6
 8004782:	0006      	movs	r6, r0
 8004784:	429f      	cmp	r7, r3
 8004786:	d9f3      	bls.n	8004770 <_printf_i+0xec>
 8004788:	2f08      	cmp	r7, #8
 800478a:	d109      	bne.n	80047a0 <_printf_i+0x11c>
 800478c:	6823      	ldr	r3, [r4, #0]
 800478e:	07db      	lsls	r3, r3, #31
 8004790:	d506      	bpl.n	80047a0 <_printf_i+0x11c>
 8004792:	6862      	ldr	r2, [r4, #4]
 8004794:	6923      	ldr	r3, [r4, #16]
 8004796:	429a      	cmp	r2, r3
 8004798:	dc02      	bgt.n	80047a0 <_printf_i+0x11c>
 800479a:	2330      	movs	r3, #48	@ 0x30
 800479c:	3d01      	subs	r5, #1
 800479e:	702b      	strb	r3, [r5, #0]
 80047a0:	9b03      	ldr	r3, [sp, #12]
 80047a2:	1b5b      	subs	r3, r3, r5
 80047a4:	6123      	str	r3, [r4, #16]
 80047a6:	9b07      	ldr	r3, [sp, #28]
 80047a8:	0021      	movs	r1, r4
 80047aa:	9300      	str	r3, [sp, #0]
 80047ac:	9805      	ldr	r0, [sp, #20]
 80047ae:	9b06      	ldr	r3, [sp, #24]
 80047b0:	aa09      	add	r2, sp, #36	@ 0x24
 80047b2:	f7ff fef7 	bl	80045a4 <_printf_common>
 80047b6:	3001      	adds	r0, #1
 80047b8:	d148      	bne.n	800484c <_printf_i+0x1c8>
 80047ba:	2001      	movs	r0, #1
 80047bc:	4240      	negs	r0, r0
 80047be:	b00b      	add	sp, #44	@ 0x2c
 80047c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047c2:	2220      	movs	r2, #32
 80047c4:	6809      	ldr	r1, [r1, #0]
 80047c6:	430a      	orrs	r2, r1
 80047c8:	6022      	str	r2, [r4, #0]
 80047ca:	2278      	movs	r2, #120	@ 0x78
 80047cc:	4932      	ldr	r1, [pc, #200]	@ (8004898 <_printf_i+0x214>)
 80047ce:	9104      	str	r1, [sp, #16]
 80047d0:	0021      	movs	r1, r4
 80047d2:	3145      	adds	r1, #69	@ 0x45
 80047d4:	700a      	strb	r2, [r1, #0]
 80047d6:	6819      	ldr	r1, [r3, #0]
 80047d8:	6822      	ldr	r2, [r4, #0]
 80047da:	c940      	ldmia	r1!, {r6}
 80047dc:	0610      	lsls	r0, r2, #24
 80047de:	d402      	bmi.n	80047e6 <_printf_i+0x162>
 80047e0:	0650      	lsls	r0, r2, #25
 80047e2:	d500      	bpl.n	80047e6 <_printf_i+0x162>
 80047e4:	b2b6      	uxth	r6, r6
 80047e6:	6019      	str	r1, [r3, #0]
 80047e8:	07d3      	lsls	r3, r2, #31
 80047ea:	d502      	bpl.n	80047f2 <_printf_i+0x16e>
 80047ec:	2320      	movs	r3, #32
 80047ee:	4313      	orrs	r3, r2
 80047f0:	6023      	str	r3, [r4, #0]
 80047f2:	2e00      	cmp	r6, #0
 80047f4:	d001      	beq.n	80047fa <_printf_i+0x176>
 80047f6:	2710      	movs	r7, #16
 80047f8:	e7aa      	b.n	8004750 <_printf_i+0xcc>
 80047fa:	2220      	movs	r2, #32
 80047fc:	6823      	ldr	r3, [r4, #0]
 80047fe:	4393      	bics	r3, r2
 8004800:	6023      	str	r3, [r4, #0]
 8004802:	e7f8      	b.n	80047f6 <_printf_i+0x172>
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	680d      	ldr	r5, [r1, #0]
 8004808:	1d10      	adds	r0, r2, #4
 800480a:	6949      	ldr	r1, [r1, #20]
 800480c:	6018      	str	r0, [r3, #0]
 800480e:	6813      	ldr	r3, [r2, #0]
 8004810:	062e      	lsls	r6, r5, #24
 8004812:	d501      	bpl.n	8004818 <_printf_i+0x194>
 8004814:	6019      	str	r1, [r3, #0]
 8004816:	e002      	b.n	800481e <_printf_i+0x19a>
 8004818:	066d      	lsls	r5, r5, #25
 800481a:	d5fb      	bpl.n	8004814 <_printf_i+0x190>
 800481c:	8019      	strh	r1, [r3, #0]
 800481e:	2300      	movs	r3, #0
 8004820:	9d03      	ldr	r5, [sp, #12]
 8004822:	6123      	str	r3, [r4, #16]
 8004824:	e7bf      	b.n	80047a6 <_printf_i+0x122>
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	1d11      	adds	r1, r2, #4
 800482a:	6019      	str	r1, [r3, #0]
 800482c:	6815      	ldr	r5, [r2, #0]
 800482e:	2100      	movs	r1, #0
 8004830:	0028      	movs	r0, r5
 8004832:	6862      	ldr	r2, [r4, #4]
 8004834:	f000 f9e0 	bl	8004bf8 <memchr>
 8004838:	2800      	cmp	r0, #0
 800483a:	d001      	beq.n	8004840 <_printf_i+0x1bc>
 800483c:	1b40      	subs	r0, r0, r5
 800483e:	6060      	str	r0, [r4, #4]
 8004840:	6863      	ldr	r3, [r4, #4]
 8004842:	6123      	str	r3, [r4, #16]
 8004844:	2300      	movs	r3, #0
 8004846:	9a03      	ldr	r2, [sp, #12]
 8004848:	7013      	strb	r3, [r2, #0]
 800484a:	e7ac      	b.n	80047a6 <_printf_i+0x122>
 800484c:	002a      	movs	r2, r5
 800484e:	6923      	ldr	r3, [r4, #16]
 8004850:	9906      	ldr	r1, [sp, #24]
 8004852:	9805      	ldr	r0, [sp, #20]
 8004854:	9d07      	ldr	r5, [sp, #28]
 8004856:	47a8      	blx	r5
 8004858:	3001      	adds	r0, #1
 800485a:	d0ae      	beq.n	80047ba <_printf_i+0x136>
 800485c:	6823      	ldr	r3, [r4, #0]
 800485e:	079b      	lsls	r3, r3, #30
 8004860:	d415      	bmi.n	800488e <_printf_i+0x20a>
 8004862:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004864:	68e0      	ldr	r0, [r4, #12]
 8004866:	4298      	cmp	r0, r3
 8004868:	daa9      	bge.n	80047be <_printf_i+0x13a>
 800486a:	0018      	movs	r0, r3
 800486c:	e7a7      	b.n	80047be <_printf_i+0x13a>
 800486e:	0022      	movs	r2, r4
 8004870:	2301      	movs	r3, #1
 8004872:	9906      	ldr	r1, [sp, #24]
 8004874:	9805      	ldr	r0, [sp, #20]
 8004876:	9e07      	ldr	r6, [sp, #28]
 8004878:	3219      	adds	r2, #25
 800487a:	47b0      	blx	r6
 800487c:	3001      	adds	r0, #1
 800487e:	d09c      	beq.n	80047ba <_printf_i+0x136>
 8004880:	3501      	adds	r5, #1
 8004882:	68e3      	ldr	r3, [r4, #12]
 8004884:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004886:	1a9b      	subs	r3, r3, r2
 8004888:	42ab      	cmp	r3, r5
 800488a:	dcf0      	bgt.n	800486e <_printf_i+0x1ea>
 800488c:	e7e9      	b.n	8004862 <_printf_i+0x1de>
 800488e:	2500      	movs	r5, #0
 8004890:	e7f7      	b.n	8004882 <_printf_i+0x1fe>
 8004892:	46c0      	nop			@ (mov r8, r8)
 8004894:	08004e99 	.word	0x08004e99
 8004898:	08004eaa 	.word	0x08004eaa

0800489c <__sflush_r>:
 800489c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800489e:	220c      	movs	r2, #12
 80048a0:	5e8b      	ldrsh	r3, [r1, r2]
 80048a2:	0005      	movs	r5, r0
 80048a4:	000c      	movs	r4, r1
 80048a6:	071a      	lsls	r2, r3, #28
 80048a8:	d456      	bmi.n	8004958 <__sflush_r+0xbc>
 80048aa:	684a      	ldr	r2, [r1, #4]
 80048ac:	2a00      	cmp	r2, #0
 80048ae:	dc02      	bgt.n	80048b6 <__sflush_r+0x1a>
 80048b0:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 80048b2:	2a00      	cmp	r2, #0
 80048b4:	dd4e      	ble.n	8004954 <__sflush_r+0xb8>
 80048b6:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80048b8:	2f00      	cmp	r7, #0
 80048ba:	d04b      	beq.n	8004954 <__sflush_r+0xb8>
 80048bc:	2200      	movs	r2, #0
 80048be:	2080      	movs	r0, #128	@ 0x80
 80048c0:	682e      	ldr	r6, [r5, #0]
 80048c2:	602a      	str	r2, [r5, #0]
 80048c4:	001a      	movs	r2, r3
 80048c6:	0140      	lsls	r0, r0, #5
 80048c8:	6a21      	ldr	r1, [r4, #32]
 80048ca:	4002      	ands	r2, r0
 80048cc:	4203      	tst	r3, r0
 80048ce:	d033      	beq.n	8004938 <__sflush_r+0x9c>
 80048d0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80048d2:	89a3      	ldrh	r3, [r4, #12]
 80048d4:	075b      	lsls	r3, r3, #29
 80048d6:	d506      	bpl.n	80048e6 <__sflush_r+0x4a>
 80048d8:	6863      	ldr	r3, [r4, #4]
 80048da:	1ad2      	subs	r2, r2, r3
 80048dc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d001      	beq.n	80048e6 <__sflush_r+0x4a>
 80048e2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80048e4:	1ad2      	subs	r2, r2, r3
 80048e6:	2300      	movs	r3, #0
 80048e8:	0028      	movs	r0, r5
 80048ea:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80048ec:	6a21      	ldr	r1, [r4, #32]
 80048ee:	47b8      	blx	r7
 80048f0:	89a2      	ldrh	r2, [r4, #12]
 80048f2:	1c43      	adds	r3, r0, #1
 80048f4:	d106      	bne.n	8004904 <__sflush_r+0x68>
 80048f6:	6829      	ldr	r1, [r5, #0]
 80048f8:	291d      	cmp	r1, #29
 80048fa:	d846      	bhi.n	800498a <__sflush_r+0xee>
 80048fc:	4b29      	ldr	r3, [pc, #164]	@ (80049a4 <__sflush_r+0x108>)
 80048fe:	40cb      	lsrs	r3, r1
 8004900:	07db      	lsls	r3, r3, #31
 8004902:	d542      	bpl.n	800498a <__sflush_r+0xee>
 8004904:	2300      	movs	r3, #0
 8004906:	6063      	str	r3, [r4, #4]
 8004908:	6923      	ldr	r3, [r4, #16]
 800490a:	6023      	str	r3, [r4, #0]
 800490c:	04d2      	lsls	r2, r2, #19
 800490e:	d505      	bpl.n	800491c <__sflush_r+0x80>
 8004910:	1c43      	adds	r3, r0, #1
 8004912:	d102      	bne.n	800491a <__sflush_r+0x7e>
 8004914:	682b      	ldr	r3, [r5, #0]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d100      	bne.n	800491c <__sflush_r+0x80>
 800491a:	6560      	str	r0, [r4, #84]	@ 0x54
 800491c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800491e:	602e      	str	r6, [r5, #0]
 8004920:	2900      	cmp	r1, #0
 8004922:	d017      	beq.n	8004954 <__sflush_r+0xb8>
 8004924:	0023      	movs	r3, r4
 8004926:	3344      	adds	r3, #68	@ 0x44
 8004928:	4299      	cmp	r1, r3
 800492a:	d002      	beq.n	8004932 <__sflush_r+0x96>
 800492c:	0028      	movs	r0, r5
 800492e:	f7ff fbf9 	bl	8004124 <_free_r>
 8004932:	2300      	movs	r3, #0
 8004934:	6363      	str	r3, [r4, #52]	@ 0x34
 8004936:	e00d      	b.n	8004954 <__sflush_r+0xb8>
 8004938:	2301      	movs	r3, #1
 800493a:	0028      	movs	r0, r5
 800493c:	47b8      	blx	r7
 800493e:	0002      	movs	r2, r0
 8004940:	1c43      	adds	r3, r0, #1
 8004942:	d1c6      	bne.n	80048d2 <__sflush_r+0x36>
 8004944:	682b      	ldr	r3, [r5, #0]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d0c3      	beq.n	80048d2 <__sflush_r+0x36>
 800494a:	2b1d      	cmp	r3, #29
 800494c:	d001      	beq.n	8004952 <__sflush_r+0xb6>
 800494e:	2b16      	cmp	r3, #22
 8004950:	d11a      	bne.n	8004988 <__sflush_r+0xec>
 8004952:	602e      	str	r6, [r5, #0]
 8004954:	2000      	movs	r0, #0
 8004956:	e01e      	b.n	8004996 <__sflush_r+0xfa>
 8004958:	690e      	ldr	r6, [r1, #16]
 800495a:	2e00      	cmp	r6, #0
 800495c:	d0fa      	beq.n	8004954 <__sflush_r+0xb8>
 800495e:	680f      	ldr	r7, [r1, #0]
 8004960:	600e      	str	r6, [r1, #0]
 8004962:	1bba      	subs	r2, r7, r6
 8004964:	9201      	str	r2, [sp, #4]
 8004966:	2200      	movs	r2, #0
 8004968:	079b      	lsls	r3, r3, #30
 800496a:	d100      	bne.n	800496e <__sflush_r+0xd2>
 800496c:	694a      	ldr	r2, [r1, #20]
 800496e:	60a2      	str	r2, [r4, #8]
 8004970:	9b01      	ldr	r3, [sp, #4]
 8004972:	2b00      	cmp	r3, #0
 8004974:	ddee      	ble.n	8004954 <__sflush_r+0xb8>
 8004976:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004978:	0032      	movs	r2, r6
 800497a:	001f      	movs	r7, r3
 800497c:	0028      	movs	r0, r5
 800497e:	9b01      	ldr	r3, [sp, #4]
 8004980:	6a21      	ldr	r1, [r4, #32]
 8004982:	47b8      	blx	r7
 8004984:	2800      	cmp	r0, #0
 8004986:	dc07      	bgt.n	8004998 <__sflush_r+0xfc>
 8004988:	89a2      	ldrh	r2, [r4, #12]
 800498a:	2340      	movs	r3, #64	@ 0x40
 800498c:	2001      	movs	r0, #1
 800498e:	4313      	orrs	r3, r2
 8004990:	b21b      	sxth	r3, r3
 8004992:	81a3      	strh	r3, [r4, #12]
 8004994:	4240      	negs	r0, r0
 8004996:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004998:	9b01      	ldr	r3, [sp, #4]
 800499a:	1836      	adds	r6, r6, r0
 800499c:	1a1b      	subs	r3, r3, r0
 800499e:	9301      	str	r3, [sp, #4]
 80049a0:	e7e6      	b.n	8004970 <__sflush_r+0xd4>
 80049a2:	46c0      	nop			@ (mov r8, r8)
 80049a4:	20400001 	.word	0x20400001

080049a8 <_fflush_r>:
 80049a8:	690b      	ldr	r3, [r1, #16]
 80049aa:	b570      	push	{r4, r5, r6, lr}
 80049ac:	0005      	movs	r5, r0
 80049ae:	000c      	movs	r4, r1
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d102      	bne.n	80049ba <_fflush_r+0x12>
 80049b4:	2500      	movs	r5, #0
 80049b6:	0028      	movs	r0, r5
 80049b8:	bd70      	pop	{r4, r5, r6, pc}
 80049ba:	2800      	cmp	r0, #0
 80049bc:	d004      	beq.n	80049c8 <_fflush_r+0x20>
 80049be:	6a03      	ldr	r3, [r0, #32]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d101      	bne.n	80049c8 <_fflush_r+0x20>
 80049c4:	f7ff fa94 	bl	8003ef0 <__sinit>
 80049c8:	220c      	movs	r2, #12
 80049ca:	5ea3      	ldrsh	r3, [r4, r2]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d0f1      	beq.n	80049b4 <_fflush_r+0xc>
 80049d0:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80049d2:	07d2      	lsls	r2, r2, #31
 80049d4:	d404      	bmi.n	80049e0 <_fflush_r+0x38>
 80049d6:	059b      	lsls	r3, r3, #22
 80049d8:	d402      	bmi.n	80049e0 <_fflush_r+0x38>
 80049da:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80049dc:	f7ff fb99 	bl	8004112 <__retarget_lock_acquire_recursive>
 80049e0:	0028      	movs	r0, r5
 80049e2:	0021      	movs	r1, r4
 80049e4:	f7ff ff5a 	bl	800489c <__sflush_r>
 80049e8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80049ea:	0005      	movs	r5, r0
 80049ec:	07db      	lsls	r3, r3, #31
 80049ee:	d4e2      	bmi.n	80049b6 <_fflush_r+0xe>
 80049f0:	89a3      	ldrh	r3, [r4, #12]
 80049f2:	059b      	lsls	r3, r3, #22
 80049f4:	d4df      	bmi.n	80049b6 <_fflush_r+0xe>
 80049f6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80049f8:	f7ff fb8c 	bl	8004114 <__retarget_lock_release_recursive>
 80049fc:	e7db      	b.n	80049b6 <_fflush_r+0xe>

080049fe <__swbuf_r>:
 80049fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a00:	0006      	movs	r6, r0
 8004a02:	000d      	movs	r5, r1
 8004a04:	0014      	movs	r4, r2
 8004a06:	2800      	cmp	r0, #0
 8004a08:	d004      	beq.n	8004a14 <__swbuf_r+0x16>
 8004a0a:	6a03      	ldr	r3, [r0, #32]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d101      	bne.n	8004a14 <__swbuf_r+0x16>
 8004a10:	f7ff fa6e 	bl	8003ef0 <__sinit>
 8004a14:	69a3      	ldr	r3, [r4, #24]
 8004a16:	60a3      	str	r3, [r4, #8]
 8004a18:	89a3      	ldrh	r3, [r4, #12]
 8004a1a:	071b      	lsls	r3, r3, #28
 8004a1c:	d502      	bpl.n	8004a24 <__swbuf_r+0x26>
 8004a1e:	6923      	ldr	r3, [r4, #16]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d109      	bne.n	8004a38 <__swbuf_r+0x3a>
 8004a24:	0021      	movs	r1, r4
 8004a26:	0030      	movs	r0, r6
 8004a28:	f000 f82c 	bl	8004a84 <__swsetup_r>
 8004a2c:	2800      	cmp	r0, #0
 8004a2e:	d003      	beq.n	8004a38 <__swbuf_r+0x3a>
 8004a30:	2501      	movs	r5, #1
 8004a32:	426d      	negs	r5, r5
 8004a34:	0028      	movs	r0, r5
 8004a36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a38:	6923      	ldr	r3, [r4, #16]
 8004a3a:	6820      	ldr	r0, [r4, #0]
 8004a3c:	b2ef      	uxtb	r7, r5
 8004a3e:	1ac0      	subs	r0, r0, r3
 8004a40:	6963      	ldr	r3, [r4, #20]
 8004a42:	b2ed      	uxtb	r5, r5
 8004a44:	4283      	cmp	r3, r0
 8004a46:	dc05      	bgt.n	8004a54 <__swbuf_r+0x56>
 8004a48:	0021      	movs	r1, r4
 8004a4a:	0030      	movs	r0, r6
 8004a4c:	f7ff ffac 	bl	80049a8 <_fflush_r>
 8004a50:	2800      	cmp	r0, #0
 8004a52:	d1ed      	bne.n	8004a30 <__swbuf_r+0x32>
 8004a54:	68a3      	ldr	r3, [r4, #8]
 8004a56:	3001      	adds	r0, #1
 8004a58:	3b01      	subs	r3, #1
 8004a5a:	60a3      	str	r3, [r4, #8]
 8004a5c:	6823      	ldr	r3, [r4, #0]
 8004a5e:	1c5a      	adds	r2, r3, #1
 8004a60:	6022      	str	r2, [r4, #0]
 8004a62:	701f      	strb	r7, [r3, #0]
 8004a64:	6963      	ldr	r3, [r4, #20]
 8004a66:	4283      	cmp	r3, r0
 8004a68:	d004      	beq.n	8004a74 <__swbuf_r+0x76>
 8004a6a:	89a3      	ldrh	r3, [r4, #12]
 8004a6c:	07db      	lsls	r3, r3, #31
 8004a6e:	d5e1      	bpl.n	8004a34 <__swbuf_r+0x36>
 8004a70:	2d0a      	cmp	r5, #10
 8004a72:	d1df      	bne.n	8004a34 <__swbuf_r+0x36>
 8004a74:	0021      	movs	r1, r4
 8004a76:	0030      	movs	r0, r6
 8004a78:	f7ff ff96 	bl	80049a8 <_fflush_r>
 8004a7c:	2800      	cmp	r0, #0
 8004a7e:	d0d9      	beq.n	8004a34 <__swbuf_r+0x36>
 8004a80:	e7d6      	b.n	8004a30 <__swbuf_r+0x32>
	...

08004a84 <__swsetup_r>:
 8004a84:	4b2d      	ldr	r3, [pc, #180]	@ (8004b3c <__swsetup_r+0xb8>)
 8004a86:	b570      	push	{r4, r5, r6, lr}
 8004a88:	0005      	movs	r5, r0
 8004a8a:	6818      	ldr	r0, [r3, #0]
 8004a8c:	000c      	movs	r4, r1
 8004a8e:	2800      	cmp	r0, #0
 8004a90:	d004      	beq.n	8004a9c <__swsetup_r+0x18>
 8004a92:	6a03      	ldr	r3, [r0, #32]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d101      	bne.n	8004a9c <__swsetup_r+0x18>
 8004a98:	f7ff fa2a 	bl	8003ef0 <__sinit>
 8004a9c:	220c      	movs	r2, #12
 8004a9e:	5ea3      	ldrsh	r3, [r4, r2]
 8004aa0:	071a      	lsls	r2, r3, #28
 8004aa2:	d423      	bmi.n	8004aec <__swsetup_r+0x68>
 8004aa4:	06da      	lsls	r2, r3, #27
 8004aa6:	d407      	bmi.n	8004ab8 <__swsetup_r+0x34>
 8004aa8:	2209      	movs	r2, #9
 8004aaa:	602a      	str	r2, [r5, #0]
 8004aac:	2240      	movs	r2, #64	@ 0x40
 8004aae:	2001      	movs	r0, #1
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	81a3      	strh	r3, [r4, #12]
 8004ab4:	4240      	negs	r0, r0
 8004ab6:	e03a      	b.n	8004b2e <__swsetup_r+0xaa>
 8004ab8:	075b      	lsls	r3, r3, #29
 8004aba:	d513      	bpl.n	8004ae4 <__swsetup_r+0x60>
 8004abc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004abe:	2900      	cmp	r1, #0
 8004ac0:	d008      	beq.n	8004ad4 <__swsetup_r+0x50>
 8004ac2:	0023      	movs	r3, r4
 8004ac4:	3344      	adds	r3, #68	@ 0x44
 8004ac6:	4299      	cmp	r1, r3
 8004ac8:	d002      	beq.n	8004ad0 <__swsetup_r+0x4c>
 8004aca:	0028      	movs	r0, r5
 8004acc:	f7ff fb2a 	bl	8004124 <_free_r>
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	6363      	str	r3, [r4, #52]	@ 0x34
 8004ad4:	2224      	movs	r2, #36	@ 0x24
 8004ad6:	89a3      	ldrh	r3, [r4, #12]
 8004ad8:	4393      	bics	r3, r2
 8004ada:	81a3      	strh	r3, [r4, #12]
 8004adc:	2300      	movs	r3, #0
 8004ade:	6063      	str	r3, [r4, #4]
 8004ae0:	6923      	ldr	r3, [r4, #16]
 8004ae2:	6023      	str	r3, [r4, #0]
 8004ae4:	2308      	movs	r3, #8
 8004ae6:	89a2      	ldrh	r2, [r4, #12]
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	81a3      	strh	r3, [r4, #12]
 8004aec:	6923      	ldr	r3, [r4, #16]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d10b      	bne.n	8004b0a <__swsetup_r+0x86>
 8004af2:	21a0      	movs	r1, #160	@ 0xa0
 8004af4:	2280      	movs	r2, #128	@ 0x80
 8004af6:	89a3      	ldrh	r3, [r4, #12]
 8004af8:	0089      	lsls	r1, r1, #2
 8004afa:	0092      	lsls	r2, r2, #2
 8004afc:	400b      	ands	r3, r1
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d003      	beq.n	8004b0a <__swsetup_r+0x86>
 8004b02:	0021      	movs	r1, r4
 8004b04:	0028      	movs	r0, r5
 8004b06:	f000 f8ad 	bl	8004c64 <__smakebuf_r>
 8004b0a:	220c      	movs	r2, #12
 8004b0c:	5ea3      	ldrsh	r3, [r4, r2]
 8004b0e:	2101      	movs	r1, #1
 8004b10:	001a      	movs	r2, r3
 8004b12:	400a      	ands	r2, r1
 8004b14:	420b      	tst	r3, r1
 8004b16:	d00b      	beq.n	8004b30 <__swsetup_r+0xac>
 8004b18:	2200      	movs	r2, #0
 8004b1a:	60a2      	str	r2, [r4, #8]
 8004b1c:	6962      	ldr	r2, [r4, #20]
 8004b1e:	4252      	negs	r2, r2
 8004b20:	61a2      	str	r2, [r4, #24]
 8004b22:	2000      	movs	r0, #0
 8004b24:	6922      	ldr	r2, [r4, #16]
 8004b26:	4282      	cmp	r2, r0
 8004b28:	d101      	bne.n	8004b2e <__swsetup_r+0xaa>
 8004b2a:	061a      	lsls	r2, r3, #24
 8004b2c:	d4be      	bmi.n	8004aac <__swsetup_r+0x28>
 8004b2e:	bd70      	pop	{r4, r5, r6, pc}
 8004b30:	0799      	lsls	r1, r3, #30
 8004b32:	d400      	bmi.n	8004b36 <__swsetup_r+0xb2>
 8004b34:	6962      	ldr	r2, [r4, #20]
 8004b36:	60a2      	str	r2, [r4, #8]
 8004b38:	e7f3      	b.n	8004b22 <__swsetup_r+0x9e>
 8004b3a:	46c0      	nop			@ (mov r8, r8)
 8004b3c:	20001dd0 	.word	0x20001dd0

08004b40 <_raise_r>:
 8004b40:	b570      	push	{r4, r5, r6, lr}
 8004b42:	0004      	movs	r4, r0
 8004b44:	000d      	movs	r5, r1
 8004b46:	291f      	cmp	r1, #31
 8004b48:	d904      	bls.n	8004b54 <_raise_r+0x14>
 8004b4a:	2316      	movs	r3, #22
 8004b4c:	6003      	str	r3, [r0, #0]
 8004b4e:	2001      	movs	r0, #1
 8004b50:	4240      	negs	r0, r0
 8004b52:	bd70      	pop	{r4, r5, r6, pc}
 8004b54:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d004      	beq.n	8004b64 <_raise_r+0x24>
 8004b5a:	008a      	lsls	r2, r1, #2
 8004b5c:	189b      	adds	r3, r3, r2
 8004b5e:	681a      	ldr	r2, [r3, #0]
 8004b60:	2a00      	cmp	r2, #0
 8004b62:	d108      	bne.n	8004b76 <_raise_r+0x36>
 8004b64:	0020      	movs	r0, r4
 8004b66:	f000 f831 	bl	8004bcc <_getpid_r>
 8004b6a:	002a      	movs	r2, r5
 8004b6c:	0001      	movs	r1, r0
 8004b6e:	0020      	movs	r0, r4
 8004b70:	f000 f81a 	bl	8004ba8 <_kill_r>
 8004b74:	e7ed      	b.n	8004b52 <_raise_r+0x12>
 8004b76:	2a01      	cmp	r2, #1
 8004b78:	d009      	beq.n	8004b8e <_raise_r+0x4e>
 8004b7a:	1c51      	adds	r1, r2, #1
 8004b7c:	d103      	bne.n	8004b86 <_raise_r+0x46>
 8004b7e:	2316      	movs	r3, #22
 8004b80:	6003      	str	r3, [r0, #0]
 8004b82:	2001      	movs	r0, #1
 8004b84:	e7e5      	b.n	8004b52 <_raise_r+0x12>
 8004b86:	2100      	movs	r1, #0
 8004b88:	0028      	movs	r0, r5
 8004b8a:	6019      	str	r1, [r3, #0]
 8004b8c:	4790      	blx	r2
 8004b8e:	2000      	movs	r0, #0
 8004b90:	e7df      	b.n	8004b52 <_raise_r+0x12>
	...

08004b94 <raise>:
 8004b94:	b510      	push	{r4, lr}
 8004b96:	4b03      	ldr	r3, [pc, #12]	@ (8004ba4 <raise+0x10>)
 8004b98:	0001      	movs	r1, r0
 8004b9a:	6818      	ldr	r0, [r3, #0]
 8004b9c:	f7ff ffd0 	bl	8004b40 <_raise_r>
 8004ba0:	bd10      	pop	{r4, pc}
 8004ba2:	46c0      	nop			@ (mov r8, r8)
 8004ba4:	20001dd0 	.word	0x20001dd0

08004ba8 <_kill_r>:
 8004ba8:	2300      	movs	r3, #0
 8004baa:	b570      	push	{r4, r5, r6, lr}
 8004bac:	4d06      	ldr	r5, [pc, #24]	@ (8004bc8 <_kill_r+0x20>)
 8004bae:	0004      	movs	r4, r0
 8004bb0:	0008      	movs	r0, r1
 8004bb2:	0011      	movs	r1, r2
 8004bb4:	602b      	str	r3, [r5, #0]
 8004bb6:	f7fc fb5b 	bl	8001270 <_kill>
 8004bba:	1c43      	adds	r3, r0, #1
 8004bbc:	d103      	bne.n	8004bc6 <_kill_r+0x1e>
 8004bbe:	682b      	ldr	r3, [r5, #0]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d000      	beq.n	8004bc6 <_kill_r+0x1e>
 8004bc4:	6023      	str	r3, [r4, #0]
 8004bc6:	bd70      	pop	{r4, r5, r6, pc}
 8004bc8:	20002834 	.word	0x20002834

08004bcc <_getpid_r>:
 8004bcc:	b510      	push	{r4, lr}
 8004bce:	f7fc fb49 	bl	8001264 <_getpid>
 8004bd2:	bd10      	pop	{r4, pc}

08004bd4 <_sbrk_r>:
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	b570      	push	{r4, r5, r6, lr}
 8004bd8:	4d06      	ldr	r5, [pc, #24]	@ (8004bf4 <_sbrk_r+0x20>)
 8004bda:	0004      	movs	r4, r0
 8004bdc:	0008      	movs	r0, r1
 8004bde:	602b      	str	r3, [r5, #0]
 8004be0:	f7fc fbc8 	bl	8001374 <_sbrk>
 8004be4:	1c43      	adds	r3, r0, #1
 8004be6:	d103      	bne.n	8004bf0 <_sbrk_r+0x1c>
 8004be8:	682b      	ldr	r3, [r5, #0]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d000      	beq.n	8004bf0 <_sbrk_r+0x1c>
 8004bee:	6023      	str	r3, [r4, #0]
 8004bf0:	bd70      	pop	{r4, r5, r6, pc}
 8004bf2:	46c0      	nop			@ (mov r8, r8)
 8004bf4:	20002834 	.word	0x20002834

08004bf8 <memchr>:
 8004bf8:	b2c9      	uxtb	r1, r1
 8004bfa:	1882      	adds	r2, r0, r2
 8004bfc:	4290      	cmp	r0, r2
 8004bfe:	d101      	bne.n	8004c04 <memchr+0xc>
 8004c00:	2000      	movs	r0, #0
 8004c02:	4770      	bx	lr
 8004c04:	7803      	ldrb	r3, [r0, #0]
 8004c06:	428b      	cmp	r3, r1
 8004c08:	d0fb      	beq.n	8004c02 <memchr+0xa>
 8004c0a:	3001      	adds	r0, #1
 8004c0c:	e7f6      	b.n	8004bfc <memchr+0x4>
	...

08004c10 <__swhatbuf_r>:
 8004c10:	b570      	push	{r4, r5, r6, lr}
 8004c12:	000e      	movs	r6, r1
 8004c14:	001d      	movs	r5, r3
 8004c16:	230e      	movs	r3, #14
 8004c18:	5ec9      	ldrsh	r1, [r1, r3]
 8004c1a:	0014      	movs	r4, r2
 8004c1c:	b096      	sub	sp, #88	@ 0x58
 8004c1e:	2900      	cmp	r1, #0
 8004c20:	da0c      	bge.n	8004c3c <__swhatbuf_r+0x2c>
 8004c22:	89b2      	ldrh	r2, [r6, #12]
 8004c24:	2380      	movs	r3, #128	@ 0x80
 8004c26:	0011      	movs	r1, r2
 8004c28:	4019      	ands	r1, r3
 8004c2a:	421a      	tst	r2, r3
 8004c2c:	d114      	bne.n	8004c58 <__swhatbuf_r+0x48>
 8004c2e:	2380      	movs	r3, #128	@ 0x80
 8004c30:	00db      	lsls	r3, r3, #3
 8004c32:	2000      	movs	r0, #0
 8004c34:	6029      	str	r1, [r5, #0]
 8004c36:	6023      	str	r3, [r4, #0]
 8004c38:	b016      	add	sp, #88	@ 0x58
 8004c3a:	bd70      	pop	{r4, r5, r6, pc}
 8004c3c:	466a      	mov	r2, sp
 8004c3e:	f000 f853 	bl	8004ce8 <_fstat_r>
 8004c42:	2800      	cmp	r0, #0
 8004c44:	dbed      	blt.n	8004c22 <__swhatbuf_r+0x12>
 8004c46:	23f0      	movs	r3, #240	@ 0xf0
 8004c48:	9901      	ldr	r1, [sp, #4]
 8004c4a:	021b      	lsls	r3, r3, #8
 8004c4c:	4019      	ands	r1, r3
 8004c4e:	4b04      	ldr	r3, [pc, #16]	@ (8004c60 <__swhatbuf_r+0x50>)
 8004c50:	18c9      	adds	r1, r1, r3
 8004c52:	424b      	negs	r3, r1
 8004c54:	4159      	adcs	r1, r3
 8004c56:	e7ea      	b.n	8004c2e <__swhatbuf_r+0x1e>
 8004c58:	2100      	movs	r1, #0
 8004c5a:	2340      	movs	r3, #64	@ 0x40
 8004c5c:	e7e9      	b.n	8004c32 <__swhatbuf_r+0x22>
 8004c5e:	46c0      	nop			@ (mov r8, r8)
 8004c60:	ffffe000 	.word	0xffffe000

08004c64 <__smakebuf_r>:
 8004c64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c66:	2602      	movs	r6, #2
 8004c68:	898b      	ldrh	r3, [r1, #12]
 8004c6a:	0005      	movs	r5, r0
 8004c6c:	000c      	movs	r4, r1
 8004c6e:	b085      	sub	sp, #20
 8004c70:	4233      	tst	r3, r6
 8004c72:	d007      	beq.n	8004c84 <__smakebuf_r+0x20>
 8004c74:	0023      	movs	r3, r4
 8004c76:	3347      	adds	r3, #71	@ 0x47
 8004c78:	6023      	str	r3, [r4, #0]
 8004c7a:	6123      	str	r3, [r4, #16]
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	6163      	str	r3, [r4, #20]
 8004c80:	b005      	add	sp, #20
 8004c82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c84:	ab03      	add	r3, sp, #12
 8004c86:	aa02      	add	r2, sp, #8
 8004c88:	f7ff ffc2 	bl	8004c10 <__swhatbuf_r>
 8004c8c:	9f02      	ldr	r7, [sp, #8]
 8004c8e:	9001      	str	r0, [sp, #4]
 8004c90:	0039      	movs	r1, r7
 8004c92:	0028      	movs	r0, r5
 8004c94:	f7ff fab2 	bl	80041fc <_malloc_r>
 8004c98:	2800      	cmp	r0, #0
 8004c9a:	d108      	bne.n	8004cae <__smakebuf_r+0x4a>
 8004c9c:	220c      	movs	r2, #12
 8004c9e:	5ea3      	ldrsh	r3, [r4, r2]
 8004ca0:	059a      	lsls	r2, r3, #22
 8004ca2:	d4ed      	bmi.n	8004c80 <__smakebuf_r+0x1c>
 8004ca4:	2203      	movs	r2, #3
 8004ca6:	4393      	bics	r3, r2
 8004ca8:	431e      	orrs	r6, r3
 8004caa:	81a6      	strh	r6, [r4, #12]
 8004cac:	e7e2      	b.n	8004c74 <__smakebuf_r+0x10>
 8004cae:	2380      	movs	r3, #128	@ 0x80
 8004cb0:	89a2      	ldrh	r2, [r4, #12]
 8004cb2:	6020      	str	r0, [r4, #0]
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	81a3      	strh	r3, [r4, #12]
 8004cb8:	9b03      	ldr	r3, [sp, #12]
 8004cba:	6120      	str	r0, [r4, #16]
 8004cbc:	6167      	str	r7, [r4, #20]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d00c      	beq.n	8004cdc <__smakebuf_r+0x78>
 8004cc2:	0028      	movs	r0, r5
 8004cc4:	230e      	movs	r3, #14
 8004cc6:	5ee1      	ldrsh	r1, [r4, r3]
 8004cc8:	f000 f820 	bl	8004d0c <_isatty_r>
 8004ccc:	2800      	cmp	r0, #0
 8004cce:	d005      	beq.n	8004cdc <__smakebuf_r+0x78>
 8004cd0:	2303      	movs	r3, #3
 8004cd2:	89a2      	ldrh	r2, [r4, #12]
 8004cd4:	439a      	bics	r2, r3
 8004cd6:	3b02      	subs	r3, #2
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	81a3      	strh	r3, [r4, #12]
 8004cdc:	89a3      	ldrh	r3, [r4, #12]
 8004cde:	9a01      	ldr	r2, [sp, #4]
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	81a3      	strh	r3, [r4, #12]
 8004ce4:	e7cc      	b.n	8004c80 <__smakebuf_r+0x1c>
	...

08004ce8 <_fstat_r>:
 8004ce8:	2300      	movs	r3, #0
 8004cea:	b570      	push	{r4, r5, r6, lr}
 8004cec:	4d06      	ldr	r5, [pc, #24]	@ (8004d08 <_fstat_r+0x20>)
 8004cee:	0004      	movs	r4, r0
 8004cf0:	0008      	movs	r0, r1
 8004cf2:	0011      	movs	r1, r2
 8004cf4:	602b      	str	r3, [r5, #0]
 8004cf6:	f7fc fb1b 	bl	8001330 <_fstat>
 8004cfa:	1c43      	adds	r3, r0, #1
 8004cfc:	d103      	bne.n	8004d06 <_fstat_r+0x1e>
 8004cfe:	682b      	ldr	r3, [r5, #0]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d000      	beq.n	8004d06 <_fstat_r+0x1e>
 8004d04:	6023      	str	r3, [r4, #0]
 8004d06:	bd70      	pop	{r4, r5, r6, pc}
 8004d08:	20002834 	.word	0x20002834

08004d0c <_isatty_r>:
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	b570      	push	{r4, r5, r6, lr}
 8004d10:	4d06      	ldr	r5, [pc, #24]	@ (8004d2c <_isatty_r+0x20>)
 8004d12:	0004      	movs	r4, r0
 8004d14:	0008      	movs	r0, r1
 8004d16:	602b      	str	r3, [r5, #0]
 8004d18:	f7fc fb18 	bl	800134c <_isatty>
 8004d1c:	1c43      	adds	r3, r0, #1
 8004d1e:	d103      	bne.n	8004d28 <_isatty_r+0x1c>
 8004d20:	682b      	ldr	r3, [r5, #0]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d000      	beq.n	8004d28 <_isatty_r+0x1c>
 8004d26:	6023      	str	r3, [r4, #0]
 8004d28:	bd70      	pop	{r4, r5, r6, pc}
 8004d2a:	46c0      	nop			@ (mov r8, r8)
 8004d2c:	20002834 	.word	0x20002834

08004d30 <_init>:
 8004d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d32:	46c0      	nop			@ (mov r8, r8)
 8004d34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d36:	bc08      	pop	{r3}
 8004d38:	469e      	mov	lr, r3
 8004d3a:	4770      	bx	lr

08004d3c <_fini>:
 8004d3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d3e:	46c0      	nop			@ (mov r8, r8)
 8004d40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d42:	bc08      	pop	{r3}
 8004d44:	469e      	mov	lr, r3
 8004d46:	4770      	bx	lr
