# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab3ParPortAndTimers_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib systemFile
# ** Warning: (vlib-34) Library already exists at "systemFile".
# vmap systemFile systemFile
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap systemFile systemFile 
# Modifying modelsim.ini
# vlog -vlog01compat -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:18 on Oct 10,2017
# vlog -reportprogress 300 -vlog01compat -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 13:13:18 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:18 on Oct 10,2017
# vlog -reportprogress 300 -vlog01compat -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 13:13:18 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:18 on Oct 10,2017
# vlog -reportprogress 300 -vlog01compat -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_cpu.v 
# -- Compiling module systemFile_CPU
# 
# Top level modules:
# 	systemFile_CPU
# End time: 13:13:18 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:18 on Oct 10,2017
# vlog -reportprogress 300 -vlog01compat -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v 
# -- Compiling module systemFile_SDRAM_ctrl_input_efifo_module
# -- Compiling module systemFile_SDRAM_ctrl
# 
# Top level modules:
# 	systemFile_SDRAM_ctrl
# End time: 13:13:18 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_tcdm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:18 on Oct 10,2017
# vlog -reportprogress 300 -vlog01compat -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_tcdm.v 
# -- Compiling module systemFile_TCDM
# 
# Top level modules:
# 	systemFile_TCDM
# End time: 13:13:19 on Oct 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_tcim.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:19 on Oct 10,2017
# vlog -reportprogress 300 -vlog01compat -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_tcim.v 
# -- Compiling module systemFile_TCIM
# 
# Top level modules:
# 	systemFile_TCIM
# End time: 13:13:19 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_altpll_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:19 on Oct 10,2017
# vlog -reportprogress 300 -vlog01compat -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_altpll_0.v 
# -- Compiling module systemFile_altpll_0_dffpipe_l2c
# -- Compiling module systemFile_altpll_0_stdsync_sv6
# -- Compiling module systemFile_altpll_0_altpll_pka2
# -- Compiling module systemFile_altpll_0
# 
# Top level modules:
# 	systemFile_altpll_0
# End time: 13:13:19 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_jtag_uart.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:19 on Oct 10,2017
# vlog -reportprogress 300 -vlog01compat -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_jtag_uart.v 
# -- Compiling module systemFile_jtag_uart_sim_scfifo_w
# -- Compiling module systemFile_jtag_uart_scfifo_w
# -- Compiling module systemFile_jtag_uart_sim_scfifo_r
# -- Compiling module systemFile_jtag_uart_scfifo_r
# -- Compiling module systemFile_jtag_uart
# 
# Top level modules:
# 	systemFile_jtag_uart
# End time: 13:13:19 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:19 on Oct 10,2017
# vlog -reportprogress 300 -vlog01compat -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v 
# -- Compiling module systemFile_mm_interconnect_0
# 
# Top level modules:
# 	systemFile_mm_interconnect_0
# End time: 13:13:19 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:19 on Oct 10,2017
# vlog -reportprogress 300 -vlog01compat -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module systemFile_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	systemFile_mm_interconnect_0_avalon_st_adapter
# End time: 13:13:19 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:19 on Oct 10,2017
# vlog -reportprogress 300 -vlog01compat -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001.v 
# -- Compiling module systemFile_mm_interconnect_0_avalon_st_adapter_001
# 
# Top level modules:
# 	systemFile_mm_interconnect_0_avalon_st_adapter_001
# End time: 13:13:19 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_006.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:20 on Oct 10,2017
# vlog -reportprogress 300 -vlog01compat -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_006.v 
# -- Compiling module systemFile_mm_interconnect_0_avalon_st_adapter_006
# 
# Top level modules:
# 	systemFile_mm_interconnect_0_avalon_st_adapter_006
# End time: 13:13:20 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:20 on Oct 10,2017
# vlog -reportprogress 300 -vlog01compat -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v 
# -- Compiling module systemFile_mm_interconnect_1
# 
# Top level modules:
# 	systemFile_mm_interconnect_1
# End time: 13:13:20 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:20 on Oct 10,2017
# vlog -reportprogress 300 -vlog01compat -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_2.v 
# -- Compiling module systemFile_mm_interconnect_2
# 
# Top level modules:
# 	systemFile_mm_interconnect_2
# End time: 13:13:20 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_performance_counter_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:20 on Oct 10,2017
# vlog -reportprogress 300 -vlog01compat -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_performance_counter_0.v 
# -- Compiling module systemFile_performance_counter_0
# 
# Top level modules:
# 	systemFile_performance_counter_0
# End time: 13:13:20 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_sysid.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:20 on Oct 10,2017
# vlog -reportprogress 300 -vlog01compat -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_sysid.v 
# -- Compiling module systemFile_sysid
# 
# Top level modules:
# 	systemFile_sysid
# End time: 13:13:20 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_timer_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:20 on Oct 10,2017
# vlog -reportprogress 300 -vlog01compat -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_timer_0.v 
# -- Compiling module systemFile_timer_0
# 
# Top level modules:
# 	systemFile_timer_0
# End time: 13:13:20 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/systemfile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:20 on Oct 10,2017
# vlog -reportprogress 300 -vlog01compat -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/systemfile.v 
# -- Compiling module systemFile
# 
# Top level modules:
# 	systemFile
# End time: 13:13:20 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:20 on Oct 10,2017
# vlog -reportprogress 300 -vlog01compat -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 13:13:20 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:21 on Oct 10,2017
# vlog -reportprogress 300 -vlog01compat -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 13:13:21 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:21 on Oct 10,2017
# vlog -reportprogress 300 -vlog01compat -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.v 
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# End time: 13:13:21 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:21 on Oct 10,2017
# vlog -reportprogress 300 -sv -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 13:13:21 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:21 on Oct 10,2017
# vlog -reportprogress 300 -sv -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 13:13:21 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:21 on Oct 10,2017
# vlog -reportprogress 300 -sv -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 13:13:21 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:21 on Oct 10,2017
# vlog -reportprogress 300 -sv -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 13:13:21 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:21 on Oct 10,2017
# vlog -reportprogress 300 -sv -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 13:13:21 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:22 on Oct 10,2017
# vlog -reportprogress 300 -sv -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 13:13:22 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:22 on Oct 10,2017
# vlog -reportprogress 300 -sv -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 13:13:22 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:22 on Oct 10,2017
# vlog -reportprogress 300 -sv -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 13:13:22 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:22 on Oct 10,2017
# vlog -reportprogress 300 -sv -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 13:13:22 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -sv -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:22 on Oct 10,2017
# vlog -reportprogress 300 -sv -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 13:13:22 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:22 on Oct 10,2017
# vlog -reportprogress 300 -vlog01compat -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 13:13:22 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:23 on Oct 10,2017
# vlog -reportprogress 300 -sv -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_irq_mapper.sv 
# -- Compiling module systemFile_irq_mapper
# 
# Top level modules:
# 	systemFile_irq_mapper
# End time: 13:13:23 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:23 on Oct 10,2017
# vlog -reportprogress 300 -sv -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 
# -- Compiling module systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# 
# Top level modules:
# 	systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# End time: 13:13:23 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:24 on Oct 10,2017
# vlog -reportprogress 300 -sv -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 
# -- Compiling module systemFile_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# 
# Top level modules:
# 	systemFile_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
# End time: 13:13:24 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:24 on Oct 10,2017
# vlog -reportprogress 300 -sv -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 13:13:24 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:24 on Oct 10,2017
# vlog -reportprogress 300 -sv -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module systemFile_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	systemFile_mm_interconnect_0_cmd_demux
# End time: 13:13:24 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:24 on Oct 10,2017
# vlog -reportprogress 300 -sv -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux_001.sv 
# -- Compiling module systemFile_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	systemFile_mm_interconnect_0_cmd_demux_001
# End time: 13:13:24 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:24 on Oct 10,2017
# vlog -reportprogress 300 -sv -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module systemFile_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	systemFile_mm_interconnect_0_cmd_mux
# End time: 13:13:24 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:25 on Oct 10,2017
# vlog -reportprogress 300 -sv -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux_001.sv 
# -- Compiling module systemFile_mm_interconnect_0_cmd_mux_001
# 
# Top level modules:
# 	systemFile_mm_interconnect_0_cmd_mux_001
# End time: 13:13:25 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:25 on Oct 10,2017
# vlog -reportprogress 300 -sv -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv 
# -- Compiling module systemFile_mm_interconnect_0_router_default_decode
# -- Compiling module systemFile_mm_interconnect_0_router
# 
# Top level modules:
# 	systemFile_mm_interconnect_0_router
# End time: 13:13:25 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:25 on Oct 10,2017
# vlog -reportprogress 300 -sv -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv 
# -- Compiling module systemFile_mm_interconnect_0_router_001_default_decode
# -- Compiling module systemFile_mm_interconnect_0_router_001
# 
# Top level modules:
# 	systemFile_mm_interconnect_0_router_001
# End time: 13:13:25 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:25 on Oct 10,2017
# vlog -reportprogress 300 -sv -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv 
# -- Compiling module systemFile_mm_interconnect_0_router_002_default_decode
# -- Compiling module systemFile_mm_interconnect_0_router_002
# 
# Top level modules:
# 	systemFile_mm_interconnect_0_router_002
# End time: 13:13:25 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:26 on Oct 10,2017
# vlog -reportprogress 300 -sv -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv 
# -- Compiling module systemFile_mm_interconnect_0_router_003_default_decode
# -- Compiling module systemFile_mm_interconnect_0_router_003
# 
# Top level modules:
# 	systemFile_mm_interconnect_0_router_003
# End time: 13:13:26 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:26 on Oct 10,2017
# vlog -reportprogress 300 -sv -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv 
# -- Compiling module systemFile_mm_interconnect_0_router_004_default_decode
# -- Compiling module systemFile_mm_interconnect_0_router_004
# 
# Top level modules:
# 	systemFile_mm_interconnect_0_router_004
# End time: 13:13:26 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:26 on Oct 10,2017
# vlog -reportprogress 300 -sv -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv 
# -- Compiling module systemFile_mm_interconnect_0_router_008_default_decode
# -- Compiling module systemFile_mm_interconnect_0_router_008
# 
# Top level modules:
# 	systemFile_mm_interconnect_0_router_008
# End time: 13:13:26 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:26 on Oct 10,2017
# vlog -reportprogress 300 -sv -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module systemFile_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	systemFile_mm_interconnect_0_rsp_demux
# End time: 13:13:26 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:26 on Oct 10,2017
# vlog -reportprogress 300 -sv -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux_001.sv 
# -- Compiling module systemFile_mm_interconnect_0_rsp_demux_001
# 
# Top level modules:
# 	systemFile_mm_interconnect_0_rsp_demux_001
# End time: 13:13:26 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:26 on Oct 10,2017
# vlog -reportprogress 300 -sv -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module systemFile_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	systemFile_mm_interconnect_0_rsp_mux
# End time: 13:13:26 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work systemFile +incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:26 on Oct 10,2017
# vlog -reportprogress 300 -sv -work systemFile "+incdir+d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules" d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module systemFile_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	systemFile_mm_interconnect_0_rsp_mux_001
# End time: 13:13:27 on Oct 10,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work systemFile {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/parport.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:27 on Oct 10,2017
# vcom -reportprogress 300 -93 -work systemFile d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/parport.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity parPort
# -- Compiling architecture PP of parPort
# End time: 13:13:27 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work systemFile {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/reader.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:27 on Oct 10,2017
# vcom -reportprogress 300 -93 -work systemFile d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/reader.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reader
# -- Compiling architecture behavioural of reader
# End time: 13:13:27 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work systemFile {d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/writer.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:27 on Oct 10,2017
# vcom -reportprogress 300 -93 -work systemFile d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w3/exercises/lab3parportandtimers/db/ip/systemfile/submodules/writer.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity writer
# -- Compiling architecture behavioural of writer
# End time: 13:13:27 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/testbench.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:27 on Oct 10,2017
# vcom -reportprogress 300 -93 -work work D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture behavioural of testbench
# End time: 13:13:27 on Oct 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -L systemFile -voptargs="+acc"  testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -L systemFile -voptargs=""+acc"" testbench 
# Start time: 13:13:27 on Oct 10,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behavioural)
# Loading systemFile.parport(pp)
# Loading systemFile.writer(behavioural)
# Loading systemFile.reader(behavioural)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Break in Process clk_process at D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w3/exercises/lab3ParPortAndTimers/testbench.vhdl line 57
# End time: 13:20:29 on Oct 10,2017, Elapsed time: 0:07:02
# Errors: 0, Warnings: 0
