[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"build"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Cache|Cache>io_out_coh_req_ready",
    "sources":[
      "~Cache|Cache>io_in_req_valid",
      "~Cache|Cache>io_out_coh_req_valid",
      "~Cache|Cache>io_out_mem_resp_valid",
      "~Cache|Cache>io_out_mem_resp_bits_cmd",
      "~Cache|Cache>io_in_resp_ready"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Cache|Cache>io_in_req_ready",
    "sources":[
      "~Cache|Cache>io_out_coh_req_valid",
      "~Cache|Cache>io_in_req_valid",
      "~Cache|Cache>io_out_mem_resp_valid",
      "~Cache|Cache>io_out_mem_resp_bits_cmd",
      "~Cache|Cache>io_in_resp_ready"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Cache|Cache>io_out_coh_resp_bits_cmd",
    "sources":[
      "~Cache|Cache>io_out_coh_resp_ready"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Cache|Cache>io_in_resp_valid",
    "sources":[
      "~Cache|Cache>io_out_mem_resp_valid",
      "~Cache|Cache>io_in_resp_ready"
    ]
  }
]