{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728701008464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728701008464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 19:43:28 2024 " "Processing started: Fri Oct 11 19:43:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728701008464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728701008464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off carryselect_adder -c carryselect_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off carryselect_adder -c carryselect_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728701008464 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728701008913 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728701008913 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux carryselect_adder.v " "Entity \"mux\" obtained from \"carryselect_adder.v\" instead of from Quartus Prime megafunction library" {  } { { "carryselect_adder.v" "" { Text "D:/quartus projects/carryselect_adder/carryselect_adder.v" 17 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1728701022131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carryselect_adder.v 4 4 " "Found 4 design units, including 4 entities, in source file carryselect_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 carryselect_adder " "Found entity 1: carryselect_adder" {  } { { "carryselect_adder.v" "" { Text "D:/quartus projects/carryselect_adder/carryselect_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728701022131 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux " "Found entity 2: mux" {  } { { "carryselect_adder.v" "" { Text "D:/quartus projects/carryselect_adder/carryselect_adder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728701022131 ""} { "Info" "ISGN_ENTITY_NAME" "3 ripplecarry_ad " "Found entity 3: ripplecarry_ad" {  } { { "carryselect_adder.v" "" { Text "D:/quartus projects/carryselect_adder/carryselect_adder.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728701022131 ""} { "Info" "ISGN_ENTITY_NAME" "4 full_adder " "Found entity 4: full_adder" {  } { { "carryselect_adder.v" "" { Text "D:/quartus projects/carryselect_adder/carryselect_adder.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728701022131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728701022131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carryselect_adder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file carryselect_adder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 carryselect_adder_tb " "Found entity 1: carryselect_adder_tb" {  } { { "carryselect_adder_tb.v" "" { Text "D:/quartus projects/carryselect_adder/carryselect_adder_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728701022134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728701022134 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout0 carryselect_adder.v(8) " "Verilog HDL Implicit Net warning at carryselect_adder.v(8): created implicit net for \"cout0\"" {  } { { "carryselect_adder.v" "" { Text "D:/quartus projects/carryselect_adder/carryselect_adder.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728701022134 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout1 carryselect_adder.v(9) " "Verilog HDL Implicit Net warning at carryselect_adder.v(9): created implicit net for \"cout1\"" {  } { { "carryselect_adder.v" "" { Text "D:/quartus projects/carryselect_adder/carryselect_adder.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728701022134 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "carryselect_adder " "Elaborating entity \"carryselect_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728701022179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripplecarry_ad ripplecarry_ad:rc1 " "Elaborating entity \"ripplecarry_ad\" for hierarchy \"ripplecarry_ad:rc1\"" {  } { { "carryselect_adder.v" "rc1" { Text "D:/quartus projects/carryselect_adder/carryselect_adder.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728701022186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ripplecarry_ad:rc1\|full_adder:fa1 " "Elaborating entity \"full_adder\" for hierarchy \"ripplecarry_ad:rc1\|full_adder:fa1\"" {  } { { "carryselect_adder.v" "fa1" { Text "D:/quartus projects/carryselect_adder/carryselect_adder.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728701022188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:m1 " "Elaborating entity \"mux\" for hierarchy \"mux:m1\"" {  } { { "carryselect_adder.v" "m1" { Text "D:/quartus projects/carryselect_adder/carryselect_adder.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728701022190 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728701022780 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728701023294 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728701023294 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728701023337 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728701023337 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728701023337 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728701023337 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728701023386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 19:43:43 2024 " "Processing ended: Fri Oct 11 19:43:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728701023386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728701023386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728701023386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728701023386 ""}
