[%General]
%3Csource%3E=E:/document/work/Verilog_codes/RSA_Multi/VHDL/n_c_core.vhdl
%3Cfilename%3E=E:/document/work/Verilog_codes/RSA_Multi/VHDL/n_c_core.v
%3Cclass%3E=100
%3Cbasename%3E=n_c_core
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk, m_lsw, ce, n_c, done
adr_tbl\category=117
adr_tbl\port=0
adr_tbl\alias=adr_tbl
adr_tbl\type\Subtype\mark1=ieee::std_logic_vector
adr_tbl\type\Subtype\mark2=ieee::std_logic_vector
adr_tbl\type\Subtype\constraint\0\Range\dir=false
adr_tbl\type\Subtype\constraint\0\Range\left\Constant\value=2
adr_tbl\type\Subtype\constraint\0\Range\left\Constant\units=
adr_tbl\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
adr_tbl\type\Subtype\constraint\0\Range\right\Constant\value=0
adr_tbl\type\Subtype\constraint\0\Range\right\Constant\units=
adr_tbl\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
b2equalb1\category=117
b2equalb1\port=0
b2equalb1\alias=b2equalb1
b2equalb1\type\Subtype\mark1=ieee::std_logic
b2equalb1\type\Subtype\mark2=ieee::std_logic
behavioral\category=101
behavioral\port=0
behavioral\alias=Behavioral
ce\category=117
ce\port=1
ce\alias=ce
ce\type\Subtype\mark1=ieee::std_logic
ce\type\Subtype\mark2=ieee::std_logic
clk\category=117
clk\port=1
clk\alias=clk
clk\type\Subtype\mark1=ieee::std_logic
clk\type\Subtype\mark2=ieee::std_logic
done\category=117
done\port=2
done\alias=done
done\type\Subtype\mark1=ieee::std_logic
done\type\Subtype\mark2=ieee::std_logic
dummy_sim0\category=117
dummy_sim0\port=0
dummy_sim0\alias=DUMMY_SIM0
dummy_sim0\type\Subtype\mark1=ieee::std_logic_vector
dummy_sim0\type\Subtype\mark2=ieee::std_logic_vector
dummy_sim0\type\Subtype\constraint\0\Range\dir=false
dummy_sim0\type\Subtype\constraint\0\Range\left\Constant\value=19
dummy_sim0\type\Subtype\constraint\0\Range\left\Constant\units=
dummy_sim0\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
dummy_sim0\type\Subtype\constraint\0\Range\right\Constant\value=0
dummy_sim0\type\Subtype\constraint\0\Range\right\Constant\units=
dummy_sim0\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
dummy_sim1\category=117
dummy_sim1\port=0
dummy_sim1\alias=DUMMY_SIM1
dummy_sim1\type\Subtype\mark1=ieee::std_logic_vector
dummy_sim1\type\Subtype\mark2=ieee::std_logic_vector
dummy_sim1\type\Subtype\constraint\0\Range\dir=false
dummy_sim1\type\Subtype\constraint\0\Range\left\Constant\value=19
dummy_sim1\type\Subtype\constraint\0\Range\left\Constant\units=
dummy_sim1\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
dummy_sim1\type\Subtype\constraint\0\Range\right\Constant\value=0
dummy_sim1\type\Subtype\constraint\0\Range\right\Constant\units=
dummy_sim1\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
lsw_m\category=117
lsw_m\port=0
lsw_m\alias=LSW_M
lsw_m\type\Subtype\mark1=ieee::std_logic_vector
lsw_m\type\Subtype\mark2=ieee::std_logic_vector
lsw_m\type\Subtype\constraint\0\Range\dir=false
lsw_m\type\Subtype\constraint\0\Range\left\Constant\value=15
lsw_m\type\Subtype\constraint\0\Range\left\Constant\units=
lsw_m\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
lsw_m\type\Subtype\constraint\0\Range\right\Constant\value=0
lsw_m\type\Subtype\constraint\0\Range\right\Constant\units=
lsw_m\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
m_lsw\category=117
m_lsw\port=1
m_lsw\alias=m_lsw
m_lsw\type\Subtype\mark1=ieee::std_logic_vector
m_lsw\type\Subtype\mark2=ieee::std_logic_vector
m_lsw\type\Subtype\constraint\0\Range\dir=false
m_lsw\type\Subtype\constraint\0\Range\left\Constant\value=15
m_lsw\type\Subtype\constraint\0\Range\left\Constant\units=
m_lsw\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
m_lsw\type\Subtype\constraint\0\Range\right\Constant\value=0
m_lsw\type\Subtype\constraint\0\Range\right\Constant\units=
m_lsw\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mul1\category=117
mul1\port=0
mul1\alias=mul1
mul1\type\Subtype\mark1=ieee::std_logic_vector
mul1\type\Subtype\mark2=ieee::std_logic_vector
mul1\type\Subtype\constraint\0\Range\dir=false
mul1\type\Subtype\constraint\0\Range\left\Constant\value=35
mul1\type\Subtype\constraint\0\Range\left\Constant\units=
mul1\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mul1\type\Subtype\constraint\0\Range\right\Constant\value=0
mul1\type\Subtype\constraint\0\Range\right\Constant\units=
mul1\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mul2\category=117
mul2\port=0
mul2\alias=mul2
mul2\type\Subtype\mark1=ieee::std_logic_vector
mul2\type\Subtype\mark2=ieee::std_logic_vector
mul2\type\Subtype\constraint\0\Range\dir=false
mul2\type\Subtype\constraint\0\Range\left\Constant\value=35
mul2\type\Subtype\constraint\0\Range\left\Constant\units=
mul2\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mul2\type\Subtype\constraint\0\Range\right\Constant\value=0
mul2\type\Subtype\constraint\0\Range\right\Constant\units=
mul2\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
n_c\category=117
n_c\port=2
n_c\alias=n_c
n_c\type\Subtype\mark1=ieee::std_logic_vector
n_c\type\Subtype\mark2=ieee::std_logic_vector
n_c\type\Subtype\constraint\0\Range\dir=false
n_c\type\Subtype\constraint\0\Range\left\Constant\value=15
n_c\type\Subtype\constraint\0\Range\left\Constant\units=
n_c\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
n_c\type\Subtype\constraint\0\Range\right\Constant\value=0
n_c\type\Subtype\constraint\0\Range\right\Constant\units=
n_c\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
n_c_core\category=100
n_c_core\port=0
n_c_core\alias=n_c_core
nc\category=117
nc\port=0
nc\alias=NC
nc\type\Subtype\mark1=ieee::std_logic_vector
nc\type\Subtype\mark2=ieee::std_logic_vector
nc\type\Subtype\constraint\0\Range\dir=false
nc\type\Subtype\constraint\0\Range\left\Constant\value=15
nc\type\Subtype\constraint\0\Range\left\Constant\units=
nc\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
nc\type\Subtype\constraint\0\Range\right\Constant\value=0
nc\type\Subtype\constraint\0\Range\right\Constant\units=
nc\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
nc_complete\category=117
nc_complete\port=0
nc_complete\alias=NC_complete
nc_complete\type\Subtype\mark1=ieee::std_logic
nc_complete\type\Subtype\mark2=ieee::std_logic
nc_complete\init\Constant\value=0
nc_complete\init\Constant\units=
nc_complete\init\Constant\typeClass=0
nc_start\category=117
nc_start\port=0
nc_start\alias=NC_start
nc_start\type\Subtype\mark1=ieee::std_logic
nc_start\type\Subtype\mark2=ieee::std_logic
nc_start\init\Constant\value=0
nc_start\init\Constant\units=
nc_start\init\Constant\typeClass=0
not_tforncpl3\category=117
not_tforncpl3\port=0
not_tforncpl3\alias=not_TforNCPl3
not_tforncpl3\type\Subtype\mark1=ieee::std_logic_vector
not_tforncpl3\type\Subtype\mark2=ieee::std_logic_vector
not_tforncpl3\type\Subtype\constraint\0\Range\dir=false
not_tforncpl3\type\Subtype\constraint\0\Range\left\Constant\value=15
not_tforncpl3\type\Subtype\constraint\0\Range\left\Constant\units=
not_tforncpl3\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
not_tforncpl3\type\Subtype\constraint\0\Range\right\Constant\value=0
not_tforncpl3\type\Subtype\constraint\0\Range\right\Constant\units=
not_tforncpl3\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
state_nc_process\category=113
state_nc_process\port=0
state_nc_process\alias=STATE_NC_PROCESS
statenc\category=117
statenc\port=0
statenc\alias=stateNC
statenc\type\Subtype\mark1=n_c_core::statenc_type
statenc\type\Subtype\mark2=n_c_core::statenc_type
statenc_type\category=119
statenc_type\port=0
statenc_type\alias=stateNC_type
statenc_type\type\Type\entry=n_c_core::statenc_type
statenc_type\type\Type\tclass=303
statenc_type\type\Type\name=
statenc_type\type\Type\values=stNC_idle, stNC_step1, stNC_step2, stNC_step3, stNC_step4, stNC_fin
t_nc\category=117
t_nc\port=0
t_nc\alias=t_NC
t_nc\type\Subtype\mark1=ieee::std_logic_vector
t_nc\type\Subtype\mark2=ieee::std_logic_vector
t_nc\type\Subtype\constraint\0\Range\dir=false
t_nc\type\Subtype\constraint\0\Range\left\Constant\value=15
t_nc\type\Subtype\constraint\0\Range\left\Constant\units=
t_nc\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
t_nc\type\Subtype\constraint\0\Range\right\Constant\value=0
t_nc\type\Subtype\constraint\0\Range\right\Constant\units=
t_nc\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
t_nc_out\category=117
t_nc_out\port=0
t_nc_out\alias=t_NC_out
t_nc_out\type\Subtype\mark1=ieee::std_logic_vector
t_nc_out\type\Subtype\mark2=ieee::std_logic_vector
t_nc_out\type\Subtype\constraint\0\Range\dir=false
t_nc_out\type\Subtype\constraint\0\Range\left\Constant\value=15
t_nc_out\type\Subtype\constraint\0\Range\left\Constant\units=
t_nc_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
t_nc_out\type\Subtype\constraint\0\Range\right\Constant\value=0
t_nc_out\type\Subtype\constraint\0\Range\right\Constant\units=
t_nc_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
tfornc\category=117
tfornc\port=0
tfornc\alias=TforNC
tfornc\type\Subtype\mark1=ieee::std_logic_vector
tfornc\type\Subtype\mark2=ieee::std_logic_vector
tfornc\type\Subtype\constraint\0\Range\dir=false
tfornc\type\Subtype\constraint\0\Range\left\Constant\value=15
tfornc\type\Subtype\constraint\0\Range\left\Constant\units=
tfornc\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
tfornc\type\Subtype\constraint\0\Range\right\Constant\value=0
tfornc\type\Subtype\constraint\0\Range\right\Constant\units=
tfornc\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
v1x9\category=117
v1x9\port=0
v1x9\alias=V1x9
v1x9\type\Subtype\mark1=ieee::std_logic_vector
v1x9\type\Subtype\mark2=ieee::std_logic_vector
v1x9\type\Subtype\constraint\0\Range\dir=false
v1x9\type\Subtype\constraint\0\Range\left\Constant\value=3
v1x9\type\Subtype\constraint\0\Range\left\Constant\units=
v1x9\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
v1x9\type\Subtype\constraint\0\Range\right\Constant\value=0
v1x9\type\Subtype\constraint\0\Range\right\Constant\units=
v1x9\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
writelswm_process\category=113
writelswm_process\port=0
writelswm_process\alias=WRITELSWM_PROCESS
x0_rom\category=113
x0_rom\port=0
x0_rom\alias=X0_ROM
x0_tbl\category=117
x0_tbl\port=0
x0_tbl\alias=X0_tbl
x0_tbl\type\Subtype\mark1=ieee::std_logic_vector
x0_tbl\type\Subtype\mark2=ieee::std_logic_vector
x0_tbl\type\Subtype\constraint\0\Range\dir=false
x0_tbl\type\Subtype\constraint\0\Range\left\Constant\value=3
x0_tbl\type\Subtype\constraint\0\Range\left\Constant\units=
x0_tbl\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
x0_tbl\type\Subtype\constraint\0\Range\right\Constant\value=0
x0_tbl\type\Subtype\constraint\0\Range\right\Constant\units=
x0_tbl\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
x1_rom\category=113
x1_rom\port=0
x1_rom\alias=X1_ROM
x1_tbl\category=117
x1_tbl\port=0
x1_tbl\alias=X1_tbl
x1_tbl\type\Subtype\mark1=ieee::std_logic_vector
x1_tbl\type\Subtype\mark2=ieee::std_logic_vector
x1_tbl\type\Subtype\constraint\0\Range\dir=false
x1_tbl\type\Subtype\constraint\0\Range\left\Constant\value=3
x1_tbl\type\Subtype\constraint\0\Range\left\Constant\units=
x1_tbl\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
x1_tbl\type\Subtype\constraint\0\Range\right\Constant\value=0
x1_tbl\type\Subtype\constraint\0\Range\right\Constant\units=
x1_tbl\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
z0_rom\category=113
z0_rom\port=0
z0_rom\alias=Z0_ROM
z0_tbl\category=117
z0_tbl\port=0
z0_tbl\alias=Z0_tbl
z0_tbl\type\Subtype\mark1=ieee::std_logic_vector
z0_tbl\type\Subtype\mark2=ieee::std_logic_vector
z0_tbl\type\Subtype\constraint\0\Range\dir=false
z0_tbl\type\Subtype\constraint\0\Range\left\Constant\value=3
z0_tbl\type\Subtype\constraint\0\Range\left\Constant\units=
z0_tbl\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
z0_tbl\type\Subtype\constraint\0\Range\right\Constant\value=0
z0_tbl\type\Subtype\constraint\0\Range\right\Constant\units=
z0_tbl\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
%3ChasCode%3E=true
