Analysis & Synthesis report for top_lab3
Fri Nov 24 21:00:17 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Source assignments for RAM:memory|altsyncram:altsyncram_component|altsyncram_l8t1:auto_generated
 13. Parameter Settings for User Entity Instance: RAM:memory|altsyncram:altsyncram_component
 14. Parameter Settings for User Entity Instance: fifoctrl:controller
 15. altsyncram Parameter Settings by Entity Instance
 16. Port Connectivity Checks: "mux2to1:select"
 17. Port Connectivity Checks: "fifoctrl:controller"
 18. Port Connectivity Checks: "lfshr:ran"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Nov 24 21:00:17 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; top_lab3                                    ;
; Top-level Entity Name           ; top_lab3                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 102                                         ;
; Total pins                      ; 56                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 768                                         ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; top_lab3           ; top_lab3           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                               ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; top_lab3.sv                      ; yes             ; User SystemVerilog HDL File  ; D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv            ;         ;
; RAM.v                            ; yes             ; User Wizard-Generated File   ; D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/RAM.v                  ;         ;
; mux2to1.sv                       ; yes             ; User SystemVerilog HDL File  ; D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/mux2to1.sv             ;         ;
; lfshr.sv                         ; yes             ; User SystemVerilog HDL File  ; D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/lfshr.sv               ;         ;
; fifoctrl.v                       ; yes             ; User Verilog HDL File        ; D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/fifoctrl.v             ;         ;
; clockDivider_1Hz.sv              ; yes             ; User SystemVerilog HDL File  ; D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/clockDivider_1Hz.sv    ;         ;
; clockDivider_0_5Hz.sv            ; yes             ; User SystemVerilog HDL File  ; D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/clockDivider_0_5Hz.sv  ;         ;
; bcdtohex.sv                      ; yes             ; User SystemVerilog HDL File  ; D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/bcdtohex.sv            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                      ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc               ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                         ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                      ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                      ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                       ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                          ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                          ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                        ;         ;
; db/altsyncram_l8t1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/db/altsyncram_l8t1.tdf ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 119            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 215            ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 22             ;
;     -- 5 input functions                    ; 19             ;
;     -- 4 input functions                    ; 45             ;
;     -- <=3 input functions                  ; 129            ;
;                                             ;                ;
; Dedicated logic registers                   ; 102            ;
;                                             ;                ;
; I/O pins                                    ; 56             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 768            ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 66             ;
; Total fan-out                               ; 1410           ;
; Average fan-out                             ; 3.11           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                          ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                 ; Entity Name        ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------+--------------------+--------------+
; |top_lab3                                 ; 215 (0)             ; 102 (0)                   ; 768               ; 0          ; 56   ; 0            ; |top_lab3                                                                           ; top_lab3           ; work         ;
;    |RAM:memory|                           ; 0 (0)               ; 0 (0)                     ; 768               ; 0          ; 0    ; 0            ; |top_lab3|RAM:memory                                                                ; RAM                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 768               ; 0          ; 0    ; 0            ; |top_lab3|RAM:memory|altsyncram:altsyncram_component                                ; altsyncram         ; work         ;
;          |altsyncram_l8t1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 768               ; 0          ; 0    ; 0            ; |top_lab3|RAM:memory|altsyncram:altsyncram_component|altsyncram_l8t1:auto_generated ; altsyncram_l8t1    ; work         ;
;    |bcdtohex:h0|                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_lab3|bcdtohex:h0                                                               ; bcdtohex           ; work         ;
;    |bcdtohex:h1|                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_lab3|bcdtohex:h1                                                               ; bcdtohex           ; work         ;
;    |bcdtohex:h2|                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_lab3|bcdtohex:h2                                                               ; bcdtohex           ; work         ;
;    |bcdtohex:h3|                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_lab3|bcdtohex:h3                                                               ; bcdtohex           ; work         ;
;    |bcdtohex:h4|                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_lab3|bcdtohex:h4                                                               ; bcdtohex           ; work         ;
;    |bcdtohex:h5|                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_lab3|bcdtohex:h5                                                               ; bcdtohex           ; work         ;
;    |clockDivider_0_5Hz:clkw|              ; 40 (40)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |top_lab3|clockDivider_0_5Hz:clkw                                                   ; clockDivider_0_5Hz ; work         ;
;    |clockDivider_1Hz:clkr|                ; 40 (40)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |top_lab3|clockDivider_1Hz:clkr                                                     ; clockDivider_1Hz   ; work         ;
;    |fifoctrl:controller|                  ; 43 (43)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |top_lab3|fifoctrl:controller                                                       ; fifoctrl           ; work         ;
;    |lfshr:ran|                            ; 26 (26)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |top_lab3|lfshr:ran                                                                 ; lfshr              ; work         ;
;    |mux2to1:select|                       ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_lab3|mux2to1:select                                                            ; mux2to1            ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                         ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; RAM:memory|altsyncram:altsyncram_component|altsyncram_l8t1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 24           ; 32           ; 24           ; 768  ; None ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |top_lab3|RAM:memory ; RAM.v           ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 102   ;
; Number of registers using Synchronous Clear  ; 51    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 36    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; lfshr:ran|lfsr_out[21]                  ; 2       ;
; lfshr:ran|lfsr_out[22]                  ; 2       ;
; lfshr:ran|lfsr_out[16]                  ; 2       ;
; lfshr:ran|lfsr_out[17]                  ; 2       ;
; lfshr:ran|lfsr_out[19]                  ; 2       ;
; lfshr:ran|lfsr_out[8]                   ; 2       ;
; lfshr:ran|lfsr_out[11]                  ; 2       ;
; lfshr:ran|lfsr_out[4]                   ; 2       ;
; lfshr:ran|lfsr_out[5]                   ; 2       ;
; lfshr:ran|lfsr_out[7]                   ; 2       ;
; lfshr:ran|lfsr_out[1]                   ; 3       ;
; Total number of inverted registers = 11 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for RAM:memory|altsyncram:altsyncram_component|altsyncram_l8t1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 24                   ; Signed Integer              ;
; WIDTHAD_A                          ; 5                    ; Signed Integer              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 24                   ; Signed Integer              ;
; WIDTHAD_B                          ; 5                    ; Signed Integer              ;
; NUMWORDS_B                         ; 32                   ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_l8t1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifoctrl:controller ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; ADDRBIT        ; 5     ; Signed Integer                          ;
; LENGTH         ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 1                                          ;
; Entity Instance                           ; RAM:memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                  ;
;     -- WIDTH_A                            ; 24                                         ;
;     -- NUMWORDS_A                         ; 32                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 24                                         ;
;     -- NUMWORDS_B                         ; 32                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "mux2to1:select"       ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; fifolen[23..6] ; Input ; Info     ; Stuck at GND ;
+----------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifoctrl:controller"                                                                                                        ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                   ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; wraddr ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (5 bits) it drives; bit(s) "wraddr[5..5]" have no fanouts ;
; rdaddr ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (5 bits) it drives; bit(s) "rdaddr[5..5]" have no fanouts ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "lfshr:ran"             ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; data_in[22..21] ; Input ; Info     ; Stuck at VCC ;
; data_in[17..16] ; Input ; Info     ; Stuck at VCC ;
; data_in[8..7]   ; Input ; Info     ; Stuck at VCC ;
; data_in[5..4]   ; Input ; Info     ; Stuck at VCC ;
; data_in[15..12] ; Input ; Info     ; Stuck at GND ;
; data_in[10..9]  ; Input ; Info     ; Stuck at GND ;
; data_in[3..2]   ; Input ; Info     ; Stuck at GND ;
; data_in[23]     ; Input ; Info     ; Stuck at GND ;
; data_in[20]     ; Input ; Info     ; Stuck at GND ;
; data_in[19]     ; Input ; Info     ; Stuck at VCC ;
; data_in[18]     ; Input ; Info     ; Stuck at GND ;
; data_in[11]     ; Input ; Info     ; Stuck at VCC ;
; data_in[6]      ; Input ; Info     ; Stuck at GND ;
; data_in[1]      ; Input ; Info     ; Stuck at VCC ;
; data_in[0]      ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 102                         ;
;     CLR               ; 36                          ;
;     SCLR              ; 51                          ;
;     plain             ; 15                          ;
; arriav_lcell_comb     ; 222                         ;
;     arith             ; 70                          ;
;         1 data inputs ; 64                          ;
;         2 data inputs ; 6                           ;
;     normal            ; 146                         ;
;         1 data inputs ; 32                          ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 4                           ;
;         4 data inputs ; 45                          ;
;         5 data inputs ; 19                          ;
;         6 data inputs ; 22                          ;
;     shared            ; 6                           ;
;         2 data inputs ; 6                           ;
; boundary_port         ; 56                          ;
; stratixv_ram_block    ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 3.02                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Nov 24 21:00:00 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_lab3 -c top_lab3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10229): Verilog HDL Expression warning at top_lab3.sv(27): truncated literal to match 24 bits File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file top_lab3.sv
    Info (12023): Found entity 1: top_lab3 File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/RAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.sv
    Info (12023): Found entity 1: mux2to1 File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/mux2to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lfshr.sv
    Info (12023): Found entity 1: lfshr File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/lfshr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifoctrl.v
    Info (12023): Found entity 1: fifoctrl File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/fifoctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clockdivider_1hz.sv
    Info (12023): Found entity 1: clockDivider_1Hz File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/clockDivider_1Hz.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clockdivider_0_5hz.sv
    Info (12023): Found entity 1: clockDivider_0_5Hz File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/clockDivider_0_5Hz.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file bcdtohex.sv
    Info (12023): Found entity 1: bcdtohex File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/bcdtohex.sv Line: 3
    Info (12023): Found entity 2: BCDtoSevenSegmentTest File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/bcdtohex.sv Line: 33
Info (12127): Elaborating entity "top_lab3" for the top level hierarchy
Info (12128): Elaborating entity "clockDivider_0_5Hz" for hierarchy "clockDivider_0_5Hz:clkw" File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv Line: 25
Info (12128): Elaborating entity "clockDivider_1Hz" for hierarchy "clockDivider_1Hz:clkr" File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv Line: 26
Info (12128): Elaborating entity "lfshr" for hierarchy "lfshr:ran" File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv Line: 27
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:memory" File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv Line: 28
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM:memory|altsyncram:altsyncram_component" File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/RAM.v Line: 93
Info (12130): Elaborated megafunction instantiation "RAM:memory|altsyncram:altsyncram_component" File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/RAM.v Line: 93
Info (12133): Instantiated megafunction "RAM:memory|altsyncram:altsyncram_component" with the following parameter: File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/RAM.v Line: 93
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_b" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l8t1.tdf
    Info (12023): Found entity 1: altsyncram_l8t1 File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/db/altsyncram_l8t1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_l8t1" for hierarchy "RAM:memory|altsyncram:altsyncram_component|altsyncram_l8t1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "fifoctrl" for hierarchy "fifoctrl:controller" File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv Line: 29
Info (12128): Elaborating entity "mux2to1" for hierarchy "mux2to1:select" File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv Line: 38
Info (12128): Elaborating entity "bcdtohex" for hierarchy "bcdtohex:h5" File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv Line: 41
Warning (12069): Ignored assignment(s) for "SW[1]" because "SW" is not a bus or array File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv Line: 4
Warning (12069): Ignored assignment(s) for "SW[2]" because "SW" is not a bus or array File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv Line: 4
Warning (12069): Ignored assignment(s) for "SW[3]" because "SW" is not a bus or array File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv Line: 4
Warning (12069): Ignored assignment(s) for "SW[4]" because "SW" is not a bus or array File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv Line: 4
Warning (12069): Ignored assignment(s) for "SW[5]" because "SW" is not a bus or array File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv Line: 4
Warning (12069): Ignored assignment(s) for "SW[6]" because "SW" is not a bus or array File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv Line: 4
Warning (12069): Ignored assignment(s) for "SW[7]" because "SW" is not a bus or array File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv Line: 4
Warning (12069): Ignored assignment(s) for "SW[8]" because "SW" is not a bus or array File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv Line: 4
Warning (12069): Ignored assignment(s) for "SW[9]" because "SW" is not a bus or array File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv Line: 4
Warning (12069): Ignored assignment(s) for "SW[0]" because "SW" is not a bus or array File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv Line: 4
Warning (12069): Ignored assignment(s) for "SW[1]" because "SW" is not a bus or array File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv Line: 4
Warning (12069): Ignored assignment(s) for "SW[2]" because "SW" is not a bus or array File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv Line: 4
Warning (12069): Ignored assignment(s) for "SW[3]" because "SW" is not a bus or array File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv Line: 4
Warning (12069): Ignored assignment(s) for "SW[4]" because "SW" is not a bus or array File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv Line: 4
Warning (12069): Ignored assignment(s) for "SW[5]" because "SW" is not a bus or array File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv Line: 4
Warning (12069): Ignored assignment(s) for "SW[6]" because "SW" is not a bus or array File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv Line: 4
Warning (12069): Ignored assignment(s) for "SW[7]" because "SW" is not a bus or array File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv Line: 4
Warning (12069): Ignored assignment(s) for "SW[8]" because "SW" is not a bus or array File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv Line: 4
Warning (12069): Ignored assignment(s) for "SW[9]" because "SW" is not a bus or array File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/top_lab3.sv Line: 4
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/Semester_231/Logic_Design/Lab/Lab3-20231002T175850Z-001/Lab3/src/lfshr.sv Line: 12
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 304 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 51 output pins
    Info (21061): Implemented 224 logic cells
    Info (21064): Implemented 24 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 4844 megabytes
    Info: Processing ended: Fri Nov 24 21:00:17 2023
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:14


