{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608117856327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608117856328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 16 12:24:16 2020 " "Processing started: Wed Dec 16 12:24:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608117856328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608117856328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tx -c tx " "Command: quartus_map --read_settings_files=on --write_settings_files=off tx -c tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608117856328 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608117856523 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608117856523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wackoz/github/SDI_20_21/labsRR/UART/general_components/shift_register/vhd/shift_register_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wackoz/github/SDI_20_21/labsRR/UART/general_components/shift_register/vhd/shift_register_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register_8bit-arch " "Found design unit 1: shift_register_8bit-arch" {  } { { "../../general_components/shift_register/vhd/shift_register_8bit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/general_components/shift_register/vhd/shift_register_8bit.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608117862748 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register_8bit " "Found entity 1: shift_register_8bit" {  } { { "../../general_components/shift_register/vhd/shift_register_8bit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/general_components/shift_register/vhd/shift_register_8bit.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608117862748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608117862748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wackoz/github/SDI_20_21/labsRR/UART/general_components/counter/counter_nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wackoz/github/SDI_20_21/labsRR/UART/general_components/counter/counter_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_nbit-arch " "Found design unit 1: counter_nbit-arch" {  } { { "../../general_components/counter/counter_nbit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/general_components/counter/counter_nbit.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608117862749 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_nbit " "Found entity 1: counter_nbit" {  } { { "../../general_components/counter/counter_nbit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/general_components/counter/counter_nbit.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608117862749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608117862749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wackoz/github/SDI_20_21/labsRR/UART/tx/vhd/tx_dp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wackoz/github/SDI_20_21/labsRR/UART/tx/vhd/tx_dp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_dp-arch " "Found design unit 1: tx_dp-arch" {  } { { "../vhd/tx_dp.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/tx/vhd/tx_dp.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608117862749 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_dp " "Found entity 1: tx_dp" {  } { { "../vhd/tx_dp.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/tx/vhd/tx_dp.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608117862749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608117862749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wackoz/github/SDI_20_21/labsRR/UART/tx/vhd/tx_cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wackoz/github/SDI_20_21/labsRR/UART/tx/vhd/tx_cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_cu-str " "Found design unit 1: tx_cu-str" {  } { { "../vhd/tx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/tx/vhd/tx_cu.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608117862750 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_cu " "Found entity 1: tx_cu" {  } { { "../vhd/tx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/tx/vhd/tx_cu.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608117862750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608117862750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wackoz/github/SDI_20_21/labsRR/UART/tx/vhd/tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wackoz/github/SDI_20_21/labsRR/UART/tx/vhd/tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx-str " "Found design unit 1: tx-str" {  } { { "../vhd/tx.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/tx/vhd/tx.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608117862751 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "../vhd/tx.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/tx/vhd/tx.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608117862751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608117862751 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tx " "Elaborating entity \"tx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608117862788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_dp tx_dp:datapath " "Elaborating entity \"tx_dp\" for hierarchy \"tx_dp:datapath\"" {  } { { "../vhd/tx.vhd" "datapath" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/tx/vhd/tx.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608117862796 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ld tx_dp.vhd(53) " "VHDL Signal Declaration warning at tx_dp.vhd(53): used explicit default value for signal \"ld\" because signal was never assigned a value" {  } { { "../vhd/tx_dp.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/tx/vhd/tx_dp.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1608117862797 "|tx|tx_dp:datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d tx_dp.vhd(56) " "VHDL Signal Declaration warning at tx_dp.vhd(56): used implicit default value for signal \"d\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhd/tx_dp.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/tx/vhd/tx_dp.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608117862797 "|tx|tx_dp:datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d_txempty tx_dp.vhd(57) " "VHDL Signal Declaration warning at tx_dp.vhd(57): used implicit default value for signal \"d_txempty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhd/tx_dp.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/tx/vhd/tx_dp.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608117862797 "|tx|tx_dp:datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q_txempty tx_dp.vhd(58) " "Verilog HDL or VHDL warning at tx_dp.vhd(58): object \"q_txempty\" assigned a value but never read" {  } { { "../vhd/tx_dp.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/tx/vhd/tx_dp.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608117862797 "|tx|tx_dp:datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q_c_shift tx_dp.vhd(59) " "Verilog HDL or VHDL warning at tx_dp.vhd(59): object \"q_c_shift\" assigned a value but never read" {  } { { "../vhd/tx_dp.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/tx/vhd/tx_dp.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608117862797 "|tx|tx_dp:datapath"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_in tx_dp.vhd(62) " "VHDL Signal Declaration warning at tx_dp.vhd(62): used explicit default value for signal \"s_in\" because signal was never assigned a value" {  } { { "../vhd/tx_dp.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/tx/vhd/tx_dp.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1608117862797 "|tx|tx_dp:datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p_out tx_dp.vhd(64) " "Verilog HDL or VHDL warning at tx_dp.vhd(64): object \"p_out\" assigned a value but never read" {  } { { "../vhd/tx_dp.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/tx/vhd/tx_dp.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608117862797 "|tx|tx_dp:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register_8bit tx_dp:datapath\|shift_register_8bit:shift_reg " "Elaborating entity \"shift_register_8bit\" for hierarchy \"tx_dp:datapath\|shift_register_8bit:shift_reg\"" {  } { { "../vhd/tx_dp.vhd" "shift_reg" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/tx/vhd/tx_dp.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608117862800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nbit tx_dp:datapath\|counter_nbit:counter_shift " "Elaborating entity \"counter_nbit\" for hierarchy \"tx_dp:datapath\|counter_nbit:counter_shift\"" {  } { { "../vhd/tx_dp.vhd" "counter_shift" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/tx/vhd/tx_dp.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608117862802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nbit tx_dp:datapath\|counter_nbit:counter_txempty " "Elaborating entity \"counter_nbit\" for hierarchy \"tx_dp:datapath\|counter_nbit:counter_txempty\"" {  } { { "../vhd/tx_dp.vhd" "counter_txempty" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/tx/vhd/tx_dp.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608117862805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_cu tx_cu:controlunit " "Elaborating entity \"tx_cu\" for hierarchy \"tx_cu:controlunit\"" {  } { { "../vhd/tx.vhd" "controlunit" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/tx/vhd/tx.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608117862807 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clear tx_cu.vhd(108) " "VHDL Process Statement warning at tx_cu.vhd(108): inferring latch(es) for signal or variable \"clear\", which holds its previous value in one or more paths through the process" {  } { { "../vhd/tx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/tx/vhd/tx_cu.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608117862808 "|tx|tx_cu:controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear tx_cu.vhd(108) " "Inferred latch for \"clear\" at tx_cu.vhd(108)" {  } { { "../vhd/tx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/tx/vhd/tx_cu.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608117862808 "|tx|tx_cu:controlunit"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1608117863159 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1608117863272 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608117863492 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608117863492 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_empty_ack " "No output dependent on input pin \"tx_empty_ack\"" {  } { { "../vhd/tx.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/tx/vhd/tx.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608117863529 "|tx|tx_empty_ack"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1608117863529 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608117863530 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608117863530 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608117863530 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608117863530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608117863535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 16 12:24:23 2020 " "Processing ended: Wed Dec 16 12:24:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608117863535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608117863535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608117863535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608117863535 ""}
