{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 20:50:34 2024 " "Info: Processing started: Wed Mar 27 20:50:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off logical-shifter-8 -c logical-shifter-8 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off logical-shifter-8 -c logical-shifter-8 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "RM D4 14.244 ns Longest " "Info: Longest tpd from source pin \"RM\" to destination pin \"D4\" is 14.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns RM 1 PIN PIN_75 8 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_75; Fanout = 8; PIN Node = 'RM'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM } "NODE_NAME" } } { "logical-shifter-8.bdf" "" { Schematic "D:/xxx/quartus_project/Project/logical-shifter-8/logical-shifter-8.bdf" { { 536 168 336 552 "RM" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.815 ns) + CELL(0.202 ns) 7.991 ns shifter-4:inst\|inst28 2 COMB LCCOMB_X1_Y5_N2 4 " "Info: 2: + IC(6.815 ns) + CELL(0.202 ns) = 7.991 ns; Loc. = LCCOMB_X1_Y5_N2; Fanout = 4; COMB Node = 'shifter-4:inst\|inst28'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.017 ns" { RM shifter-4:inst|inst28 } "NODE_NAME" } } { "../shifter-4/shifter-4.bdf" "" { Schematic "D:/xxx/quartus_project/Project/shifter-4/shifter-4.bdf" { { 328 48 112 376 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.624 ns) 9.008 ns shifter-4:inst\|inst15 3 COMB LCCOMB_X1_Y5_N18 1 " "Info: 3: + IC(0.393 ns) + CELL(0.624 ns) = 9.008 ns; Loc. = LCCOMB_X1_Y5_N18; Fanout = 1; COMB Node = 'shifter-4:inst\|inst15'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.017 ns" { shifter-4:inst|inst28 shifter-4:inst|inst15 } "NODE_NAME" } } { "../shifter-4/shifter-4.bdf" "" { Schematic "D:/xxx/quartus_project/Project/shifter-4/shifter-4.bdf" { { 392 712 776 440 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.950 ns) + CELL(3.286 ns) 14.244 ns D4 4 PIN PIN_68 0 " "Info: 4: + IC(1.950 ns) + CELL(3.286 ns) = 14.244 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'D4'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.236 ns" { shifter-4:inst|inst15 D4 } "NODE_NAME" } } { "logical-shifter-8.bdf" "" { Schematic "D:/xxx/quartus_project/Project/logical-shifter-8/logical-shifter-8.bdf" { { 120 624 800 136 "D4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.086 ns ( 35.71 % ) " "Info: Total cell delay = 5.086 ns ( 35.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.158 ns ( 64.29 % ) " "Info: Total interconnect delay = 9.158 ns ( 64.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "14.244 ns" { RM shifter-4:inst|inst28 shifter-4:inst|inst15 D4 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "14.244 ns" { RM {} RM~combout {} shifter-4:inst|inst28 {} shifter-4:inst|inst15 {} D4 {} } { 0.000ns 0.000ns 6.815ns 0.393ns 1.950ns } { 0.000ns 0.974ns 0.202ns 0.624ns 3.286ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 20:50:34 2024 " "Info: Processing ended: Wed Mar 27 20:50:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
