// Seed: 2330478514
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input  id_2,
    input  id_3,
    input  id_4,
    input  id_5,
    output id_6,
    output id_7
);
  assign id_0 = 1;
  tri1 id_8;
  type_11(
      id_6[1], id_0, 1
  );
  always @(posedge id_4 * 1 - id_3) {(id_8[1]) == 1'b0} <= 1;
  logic id_9;
endmodule
