/* SPDX-License-Identifier: BSD-3-Clause */
/*
 * Authors: Wei Chen <Wei.Chen@arm.com>
 *          Jianyong Wu <Jianyong.Wu@arm.com>
 *
 * Copyright (c) 2018, Arm Ltd. All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. Neither the name of the copyright holder nor the names of its
 *    contributors may be used to endorse or promote products derived from
 *    this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 *
 */
#include <string.h>
#include <uk/essentials.h>
#include <libfdt.h>
#include <ofw/fdt.h>
#include <gic/gic-v2.h>
#include <ofw/gic_fdt.h>
#include <uk/print.h>
#include <arm/cpu.h>
#include <rtc/rtc.h>
#include <rtc/pl031.h>
#include <uk/plat/common/irq.h>

static __u64 pl031_base_addr;
static int pl031_irq;

/* FDT compatible property for PL031 device */
#define PL031_COMPATIBLE	"arm,pl031"

/* status mask to check if device is enabled */
#define PL031_RTC_CR_STATUS_MASK	1

/* offsets of PL031 registers */
#define RTC_DR		0x00	/* Data read */
#define RTC_MR		0x04	/* Match register */
#define RTC_LR		0x08	/* Load register */
#define RTC_CR		0x0c	/* Control register */
#define RTC_IMSC	0x10	/* Interrupt mask and set register */
#define RTC_RIS		0x14	/* Raw interrupt status */
#define RTC_MIS		0x18	/* Masked interrupt status */
#define RTC_ICR		0x1c	/* Interrupt clear register */

#define PL031_REG(r)	(void *)(pl031_base_addr + (r))

static __u32 pl031_read_raw(void)
{
	return ioreg_read32(PL031_REG(RTC_DR));
}

void pl031_read_time(struct rtc_time *rt)
{
	__u32 raw;

	raw = pl031_read_raw();
	rtc_raw_to_tm(raw, rt);
}

static void pl031_write_raw(__u32 val)
{
	ioreg_write32(PL031_REG(RTC_LR), val);
}

void pl031_write_time(struct rtc_time *rt)
{
	__u32 raw;

	raw = rtc_tm_to_raw(rt);
	pl031_write_raw(raw);
}

static void pl031_write_alarm_raw(__u32 alarm)
{
	ioreg_write32(PL031_REG(RTC_MR), alarm);
}

void pl031_write_alarm(struct rtc_time *rt)
{
	__u32 raw;

	raw = rtc_tm_to_raw(rt);
	pl031_write_alarm_raw(raw);
}

static __u32 pl031_read_alarm_raw(void)
{
	return ioreg_read32(PL031_REG(RTC_MR));
}

void pl031_read_alarm(struct rtc_time *rt)
{
	rtc_raw_to_tm(pl031_read_alarm_raw(), rt);
}

void pl031_enable(void)
{
	ioreg_write32(PL031_REG(RTC_CR), 1);
}

void pl031_disable(void)
{
	ioreg_write32(PL031_REG(RTC_CR), 0);
}

int pl031_get_status(void)
{
	int val;

	val = ioreg_read32(PL031_REG(RTC_CR));
	val &= PL031_RTC_CR_STATUS_MASK;
	return val;
}

void pl031_enable_intr(void)
{
	ioreg_write32(PL031_REG(RTC_IMSC), 1);
}

void pl031_disable_intr(void)
{
	ioreg_write32(PL031_REG(RTC_IMSC), 0);
}

static __u32 pl031_get_raw_intr_state(void)
{
	return ioreg_read32(PL031_REG(RTC_RIS));
}

void pl031_clear_intr(void)
{
	while (pl031_get_raw_intr_state())
		ioreg_write32(PL031_REG(RTC_ICR), 1);
}

int pl031_register_alarm_handler(int (*handler)(void *))
{
	return ukplat_irq_register(pl031_irq, handler, NULL);
}

int pl031_init_rtc(void *dtb)
{
	__u64 size;
	__u32 irq_type, hwirq, trigger_type;
	int fdt_rtc, rc;

	uk_pr_info("Probing RTC...\n");

	/* Search for RTC device by compatible property name. */
	fdt_rtc = fdt_node_offset_by_compatible(dtb, -1, PL031_COMPATIBLE);
	if (unlikely(fdt_rtc < 0)) {
		uk_pr_err("Could not find RTC device, fdt_rtc is %d\n",
			  fdt_rtc);
		return -EINVAL;
	}

	rc = fdt_get_address(dtb, fdt_rtc, 0, &pl031_base_addr, &size);
	if (unlikely(rc < 0)) {
		uk_pr_err("Could not get RTC address\n");
		return -EINVAL;
	}
	uk_pr_info("Found RTC at: 0x%lx\n", pl031_base_addr);

	rc = gic_get_irq_from_dtb(dtb, fdt_rtc, 0, &irq_type, &hwirq,
				  &trigger_type);
	if (unlikely(rc < 0)) {
		uk_pr_err("Failed to find RTC IRQ from DTB\n");
		return -EINVAL;
	}

	pl031_irq = gic_irq_translate(irq_type, hwirq);
	if (unlikely(pl031_irq < 0 || pl031_irq >= __MAX_IRQ)) {
		uk_pr_err("Failed to translate RTC IRQ\n");
		return -EINVAL;
	}
	uk_pr_info("RTC IRQ is: %d\n", pl031_irq);

	if (pl031_get_status() == PL031_STATUS_DISABLED)
		pl031_enable();

	if (unlikely(pl031_get_status() != PL031_STATUS_ENABLED)) {
		uk_pr_err("Fail to enable RTC\n");
		return -EINVAL;
	}
	uk_pr_info("RTC enabled\n");

	/* Enable RTC alarm IRQ at its reset. */
	pl031_enable_intr();

	return 0;
}
