/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ADC_DelSig_1 */
#define ADC_DelSig_1_Bypass_P03__0__INTTYPE CYREG_PICU0_INTTYPE3
#define ADC_DelSig_1_Bypass_P03__0__MASK 0x08u
#define ADC_DelSig_1_Bypass_P03__0__PC CYREG_PRT0_PC3
#define ADC_DelSig_1_Bypass_P03__0__PORT 0u
#define ADC_DelSig_1_Bypass_P03__0__SHIFT 3u
#define ADC_DelSig_1_Bypass_P03__AG CYREG_PRT0_AG
#define ADC_DelSig_1_Bypass_P03__AMUX CYREG_PRT0_AMUX
#define ADC_DelSig_1_Bypass_P03__BIE CYREG_PRT0_BIE
#define ADC_DelSig_1_Bypass_P03__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_DelSig_1_Bypass_P03__BYP CYREG_PRT0_BYP
#define ADC_DelSig_1_Bypass_P03__CTL CYREG_PRT0_CTL
#define ADC_DelSig_1_Bypass_P03__DM0 CYREG_PRT0_DM0
#define ADC_DelSig_1_Bypass_P03__DM1 CYREG_PRT0_DM1
#define ADC_DelSig_1_Bypass_P03__DM2 CYREG_PRT0_DM2
#define ADC_DelSig_1_Bypass_P03__DR CYREG_PRT0_DR
#define ADC_DelSig_1_Bypass_P03__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_DelSig_1_Bypass_P03__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_DelSig_1_Bypass_P03__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_DelSig_1_Bypass_P03__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_DelSig_1_Bypass_P03__MASK 0x08u
#define ADC_DelSig_1_Bypass_P03__PORT 0u
#define ADC_DelSig_1_Bypass_P03__PRT CYREG_PRT0_PRT
#define ADC_DelSig_1_Bypass_P03__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_DelSig_1_Bypass_P03__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_DelSig_1_Bypass_P03__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_DelSig_1_Bypass_P03__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_DelSig_1_Bypass_P03__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_DelSig_1_Bypass_P03__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_DelSig_1_Bypass_P03__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_DelSig_1_Bypass_P03__PS CYREG_PRT0_PS
#define ADC_DelSig_1_Bypass_P03__SHIFT 3u
#define ADC_DelSig_1_Bypass_P03__SLW CYREG_PRT0_SLW
#define ADC_DelSig_1_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_1_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_1_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_1_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_1_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_1_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_1_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_1_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_1_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_1_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_1_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_1_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_1_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_1_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_1_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DelSig_1_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_1_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_1_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_1_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_1_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_1_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DelSig_1_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DelSig_1_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DelSig_1_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DelSig_1_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DelSig_1_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DelSig_1_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DelSig_1_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define ADC_DelSig_1_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_1_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_1_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_1_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_1_DSM__CLK CYREG_DSM0_CLK
#define ADC_DelSig_1_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_1_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_1_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_1_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_1_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_1_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_1_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_1_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_1_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_1_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_1_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_1_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_1_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_1_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_1_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_1_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_1_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_1_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_1_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_1_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_1_DSM__MISC CYREG_DSM0_MISC
#define ADC_DelSig_1_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_1_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_1_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_1_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_1_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_1_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_1_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_1_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_1_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_1_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_1_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_1_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_1_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_1_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_1_DSM__TST1 CYREG_DSM0_TST1
#define ADC_DelSig_1_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_DelSig_1_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_DelSig_1_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_Ext_CP_Clk__INDEX 0x00u
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_DelSig_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_DelSig_1_IRQ__INTC_MASK 0x20000000u
#define ADC_DelSig_1_IRQ__INTC_NUMBER 29u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_DelSig_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_DelSig_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_DelSig_1_theACLK__CFG0 CYREG_CLKDIST_ACFG1_CFG0
#define ADC_DelSig_1_theACLK__CFG1 CYREG_CLKDIST_ACFG1_CFG1
#define ADC_DelSig_1_theACLK__CFG2 CYREG_CLKDIST_ACFG1_CFG2
#define ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_theACLK__CFG3 CYREG_CLKDIST_ACFG1_CFG3
#define ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_1_theACLK__INDEX 0x01u
#define ADC_DelSig_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_1_theACLK__PM_ACT_MSK 0x02u
#define ADC_DelSig_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_1_theACLK__PM_STBY_MSK 0x02u

/* ADC_SAR_1_ADC_SAR */
#define ADC_SAR_1_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_1_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_1_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_1_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_1_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_1_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_1_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_1_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_1_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_1_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_1_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_1_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_1_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_1_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_1_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_1_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_1_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_1_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_1_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_1_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC_SAR_1_Bypass */
#define ADC_SAR_1_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE4
#define ADC_SAR_1_Bypass__0__MASK 0x10u
#define ADC_SAR_1_Bypass__0__PC CYREG_PRT0_PC4
#define ADC_SAR_1_Bypass__0__PORT 0u
#define ADC_SAR_1_Bypass__0__SHIFT 4u
#define ADC_SAR_1_Bypass__AG CYREG_PRT0_AG
#define ADC_SAR_1_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_SAR_1_Bypass__BIE CYREG_PRT0_BIE
#define ADC_SAR_1_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_SAR_1_Bypass__BYP CYREG_PRT0_BYP
#define ADC_SAR_1_Bypass__CTL CYREG_PRT0_CTL
#define ADC_SAR_1_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_SAR_1_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_SAR_1_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_SAR_1_Bypass__DR CYREG_PRT0_DR
#define ADC_SAR_1_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_SAR_1_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_SAR_1_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_SAR_1_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_SAR_1_Bypass__MASK 0x10u
#define ADC_SAR_1_Bypass__PORT 0u
#define ADC_SAR_1_Bypass__PRT CYREG_PRT0_PRT
#define ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_SAR_1_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_SAR_1_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_SAR_1_Bypass__PS CYREG_PRT0_PS
#define ADC_SAR_1_Bypass__SHIFT 4u
#define ADC_SAR_1_Bypass__SLW CYREG_PRT0_SLW

/* ADC_SAR_1_IRQ */
#define ADC_SAR_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_1_IRQ__INTC_MASK 0x01u
#define ADC_SAR_1_IRQ__INTC_NUMBER 0u
#define ADC_SAR_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_SAR_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
#define ADC_SAR_1_theACLK__CFG0 CYREG_CLKDIST_DCFG7_CFG0
#define ADC_SAR_1_theACLK__CFG1 CYREG_CLKDIST_DCFG7_CFG1
#define ADC_SAR_1_theACLK__CFG2 CYREG_CLKDIST_DCFG7_CFG2
#define ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_1_theACLK__INDEX 0x07u
#define ADC_SAR_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_SAR_1_theACLK__PM_ACT_MSK 0x80u
#define ADC_SAR_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_SAR_1_theACLK__PM_STBY_MSK 0x80u

/* Clock */
#define Clock__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock__CFG2_SRC_SEL_MASK 0x07u
#define Clock__INDEX 0x05u
#define Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock__PM_ACT_MSK 0x20u
#define Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock__PM_STBY_MSK 0x20u
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x02u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x04u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x04u
#define Clock_3__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define Clock_3__CFG3_PHASE_DLY_MASK 0x0Fu
#define Clock_3__INDEX 0x00u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define Clock_3__PM_ACT_MSK 0x01u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define Clock_3__PM_STBY_MSK 0x01u

/* Comp_1 */
#define Comp_1_ctComp__CLK CYREG_CMP0_CLK
#define Comp_1_ctComp__CMP_MASK 0x01u
#define Comp_1_ctComp__CMP_NUMBER 0u
#define Comp_1_ctComp__CR CYREG_CMP0_CR
#define Comp_1_ctComp__LUT__CR CYREG_LUT0_CR
#define Comp_1_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_1_ctComp__LUT__MSK_MASK 0x01u
#define Comp_1_ctComp__LUT__MSK_SHIFT 0u
#define Comp_1_ctComp__LUT__MX CYREG_LUT0_MX
#define Comp_1_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_1_ctComp__LUT__SR_MASK 0x01u
#define Comp_1_ctComp__LUT__SR_SHIFT 0u
#define Comp_1_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_1_ctComp__PM_ACT_MSK 0x01u
#define Comp_1_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_1_ctComp__PM_STBY_MSK 0x01u
#define Comp_1_ctComp__SW0 CYREG_CMP0_SW0
#define Comp_1_ctComp__SW2 CYREG_CMP0_SW2
#define Comp_1_ctComp__SW3 CYREG_CMP0_SW3
#define Comp_1_ctComp__SW4 CYREG_CMP0_SW4
#define Comp_1_ctComp__SW6 CYREG_CMP0_SW6
#define Comp_1_ctComp__TR0 CYREG_CMP0_TR0
#define Comp_1_ctComp__TR1 CYREG_CMP0_TR1
#define Comp_1_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP0_TR0
#define Comp_1_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
#define Comp_1_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP0_TR1
#define Comp_1_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
#define Comp_1_ctComp__WRK CYREG_CMP_WRK
#define Comp_1_ctComp__WRK_MASK 0x01u
#define Comp_1_ctComp__WRK_SHIFT 0u

/* Control_Reg_1 */
#define Control_Reg_1_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__0__POS 0
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB05_CTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB05_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB05_MSK

/* Control_Reg_2 */
#define Control_Reg_2_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_2_Sync_ctrl_reg__0__POS 0
#define Control_Reg_2_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_2_Sync_ctrl_reg__1__POS 1
#define Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Control_Reg_2_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB14_CTL
#define Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define Control_Reg_2_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB14_CTL
#define Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define Control_Reg_2_Sync_ctrl_reg__MASK 0x03u
#define Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Control_Reg_2_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB14_MSK

/* DMA_RX */
#define DMA_RX__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_RX__DRQ_NUMBER 0u
#define DMA_RX__NUMBEROF_TDS 0u
#define DMA_RX__PRIORITY 2u
#define DMA_RX__TERMIN_EN 0u
#define DMA_RX__TERMIN_SEL 0u
#define DMA_RX__TERMOUT0_EN 0u
#define DMA_RX__TERMOUT0_SEL 0u
#define DMA_RX__TERMOUT1_EN 0u
#define DMA_RX__TERMOUT1_SEL 0u
#define DMA_RX_1__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_RX_1__DRQ_NUMBER 1u
#define DMA_RX_1__NUMBEROF_TDS 0u
#define DMA_RX_1__PRIORITY 2u
#define DMA_RX_1__TERMIN_EN 0u
#define DMA_RX_1__TERMIN_SEL 0u
#define DMA_RX_1__TERMOUT0_EN 0u
#define DMA_RX_1__TERMOUT0_SEL 0u
#define DMA_RX_1__TERMOUT1_EN 0u
#define DMA_RX_1__TERMOUT1_SEL 0u

/* DMA_TX */
#define DMA_TX__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_TX__DRQ_NUMBER 2u
#define DMA_TX__NUMBEROF_TDS 0u
#define DMA_TX__PRIORITY 2u
#define DMA_TX__TERMIN_EN 0u
#define DMA_TX__TERMIN_SEL 0u
#define DMA_TX__TERMOUT0_EN 0u
#define DMA_TX__TERMOUT0_SEL 0u
#define DMA_TX__TERMOUT1_EN 0u
#define DMA_TX__TERMOUT1_SEL 0u
#define DMA_TX_1__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_TX_1__DRQ_NUMBER 3u
#define DMA_TX_1__NUMBEROF_TDS 0u
#define DMA_TX_1__PRIORITY 2u
#define DMA_TX_1__TERMIN_EN 0u
#define DMA_TX_1__TERMIN_SEL 0u
#define DMA_TX_1__TERMOUT0_EN 0u
#define DMA_TX_1__TERMOUT0_SEL 0u
#define DMA_TX_1__TERMOUT1_EN 0u
#define DMA_TX_1__TERMOUT1_SEL 0u

/* EnableBattery */
#define EnableBattery_Sync_ctrl_reg__0__MASK 0x01u
#define EnableBattery_Sync_ctrl_reg__0__POS 0
#define EnableBattery_Sync_ctrl_reg__1__MASK 0x02u
#define EnableBattery_Sync_ctrl_reg__1__POS 1
#define EnableBattery_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define EnableBattery_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define EnableBattery_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define EnableBattery_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define EnableBattery_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define EnableBattery_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define EnableBattery_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define EnableBattery_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define EnableBattery_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define EnableBattery_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define EnableBattery_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB04_CTL
#define EnableBattery_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define EnableBattery_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB04_CTL
#define EnableBattery_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define EnableBattery_Sync_ctrl_reg__MASK 0x03u
#define EnableBattery_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define EnableBattery_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define EnableBattery_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB04_MSK

/* I2C_1 */
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_REG CYREG_B0_UDB07_A0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__A1_REG CYREG_B0_UDB07_A1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_REG CYREG_B0_UDB07_D0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__D1_REG CYREG_B0_UDB07_D1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_REG CYREG_B0_UDB07_F0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__F1_REG CYREG_B0_UDB07_F1
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define I2C_1_bI2C_UDB_Shifter_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define I2C_1_bI2C_UDB_Shifter_u0__A0_REG CYREG_B1_UDB04_A0
#define I2C_1_bI2C_UDB_Shifter_u0__A1_REG CYREG_B1_UDB04_A1
#define I2C_1_bI2C_UDB_Shifter_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define I2C_1_bI2C_UDB_Shifter_u0__D0_REG CYREG_B1_UDB04_D0
#define I2C_1_bI2C_UDB_Shifter_u0__D1_REG CYREG_B1_UDB04_D1
#define I2C_1_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define I2C_1_bI2C_UDB_Shifter_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define I2C_1_bI2C_UDB_Shifter_u0__F0_REG CYREG_B1_UDB04_F0
#define I2C_1_bI2C_UDB_Shifter_u0__F1_REG CYREG_B1_UDB04_F1
#define I2C_1_bI2C_UDB_StsReg__0__MASK 0x01u
#define I2C_1_bI2C_UDB_StsReg__0__POS 0
#define I2C_1_bI2C_UDB_StsReg__1__MASK 0x02u
#define I2C_1_bI2C_UDB_StsReg__1__POS 1
#define I2C_1_bI2C_UDB_StsReg__2__MASK 0x04u
#define I2C_1_bI2C_UDB_StsReg__2__POS 2
#define I2C_1_bI2C_UDB_StsReg__3__MASK 0x08u
#define I2C_1_bI2C_UDB_StsReg__3__POS 3
#define I2C_1_bI2C_UDB_StsReg__4__MASK 0x10u
#define I2C_1_bI2C_UDB_StsReg__4__POS 4
#define I2C_1_bI2C_UDB_StsReg__5__MASK 0x20u
#define I2C_1_bI2C_UDB_StsReg__5__POS 5
#define I2C_1_bI2C_UDB_StsReg__MASK 0x3Fu
#define I2C_1_bI2C_UDB_StsReg__MASK_REG CYREG_B1_UDB11_MSK
#define I2C_1_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define I2C_1_bI2C_UDB_StsReg__STATUS_REG CYREG_B1_UDB11_ST
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__MASK 0x02u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__POS 1
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__MASK 0x04u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__POS 2
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__MASK 0x10u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__POS 4
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__MASK 0x20u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__POS 5
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__MASK 0x40u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__POS 6
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__MASK 0x80u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__POS 7
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG CYREG_B1_UDB06_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG CYREG_B1_UDB06_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK 0xF6u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG CYREG_B1_UDB06_MSK
#define I2C_1_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_1_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_1_I2C_IRQ__INTC_MASK 0x02u
#define I2C_1_I2C_IRQ__INTC_NUMBER 1u
#define I2C_1_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_1_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define I2C_1_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_1_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define I2C_1_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define I2C_1_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define I2C_1_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define I2C_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define I2C_1_IntClock__INDEX 0x03u
#define I2C_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define I2C_1_IntClock__PM_ACT_MSK 0x08u
#define I2C_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define I2C_1_IntClock__PM_STBY_MSK 0x08u

/* I2C_2 */
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__A0_REG CYREG_B0_UDB12_A0
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__A1_REG CYREG_B0_UDB12_A1
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__D0_REG CYREG_B0_UDB12_D0
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__D1_REG CYREG_B0_UDB12_D1
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__F0_REG CYREG_B0_UDB12_F0
#define I2C_2_bI2C_UDB_Master_ClkGen_u0__F1_REG CYREG_B0_UDB12_F1
#define I2C_2_bI2C_UDB_Shifter_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define I2C_2_bI2C_UDB_Shifter_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define I2C_2_bI2C_UDB_Shifter_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define I2C_2_bI2C_UDB_Shifter_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define I2C_2_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define I2C_2_bI2C_UDB_Shifter_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define I2C_2_bI2C_UDB_Shifter_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define I2C_2_bI2C_UDB_Shifter_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define I2C_2_bI2C_UDB_Shifter_u0__A0_REG CYREG_B1_UDB10_A0
#define I2C_2_bI2C_UDB_Shifter_u0__A1_REG CYREG_B1_UDB10_A1
#define I2C_2_bI2C_UDB_Shifter_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define I2C_2_bI2C_UDB_Shifter_u0__D0_REG CYREG_B1_UDB10_D0
#define I2C_2_bI2C_UDB_Shifter_u0__D1_REG CYREG_B1_UDB10_D1
#define I2C_2_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define I2C_2_bI2C_UDB_Shifter_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define I2C_2_bI2C_UDB_Shifter_u0__F0_REG CYREG_B1_UDB10_F0
#define I2C_2_bI2C_UDB_Shifter_u0__F1_REG CYREG_B1_UDB10_F1
#define I2C_2_bI2C_UDB_Shifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define I2C_2_bI2C_UDB_Shifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define I2C_2_bI2C_UDB_StsReg__0__MASK 0x01u
#define I2C_2_bI2C_UDB_StsReg__0__POS 0
#define I2C_2_bI2C_UDB_StsReg__1__MASK 0x02u
#define I2C_2_bI2C_UDB_StsReg__1__POS 1
#define I2C_2_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define I2C_2_bI2C_UDB_StsReg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define I2C_2_bI2C_UDB_StsReg__2__MASK 0x04u
#define I2C_2_bI2C_UDB_StsReg__2__POS 2
#define I2C_2_bI2C_UDB_StsReg__3__MASK 0x08u
#define I2C_2_bI2C_UDB_StsReg__3__POS 3
#define I2C_2_bI2C_UDB_StsReg__4__MASK 0x10u
#define I2C_2_bI2C_UDB_StsReg__4__POS 4
#define I2C_2_bI2C_UDB_StsReg__5__MASK 0x20u
#define I2C_2_bI2C_UDB_StsReg__5__POS 5
#define I2C_2_bI2C_UDB_StsReg__MASK 0x3Fu
#define I2C_2_bI2C_UDB_StsReg__MASK_REG CYREG_B0_UDB13_MSK
#define I2C_2_bI2C_UDB_StsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define I2C_2_bI2C_UDB_StsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define I2C_2_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define I2C_2_bI2C_UDB_StsReg__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define I2C_2_bI2C_UDB_StsReg__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define I2C_2_bI2C_UDB_StsReg__STATUS_REG CYREG_B0_UDB13_ST
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__1__MASK 0x02u
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__1__POS 1
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__2__MASK 0x04u
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__2__POS 2
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__4__MASK 0x10u
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__4__POS 4
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__5__MASK 0x20u
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__5__POS 5
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__6__MASK 0x40u
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__6__POS 6
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__7__MASK 0x80u
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__7__POS 7
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB10_CTL
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB10_CTL
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__MASK 0xF6u
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define I2C_2_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB10_MSK
#define I2C_2_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_2_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_2_I2C_IRQ__INTC_MASK 0x04u
#define I2C_2_I2C_IRQ__INTC_NUMBER 2u
#define I2C_2_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_2_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define I2C_2_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_2_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define I2C_2_IntClock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define I2C_2_IntClock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define I2C_2_IntClock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define I2C_2_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define I2C_2_IntClock__INDEX 0x04u
#define I2C_2_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define I2C_2_IntClock__PM_ACT_MSK 0x10u
#define I2C_2_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define I2C_2_IntClock__PM_STBY_MSK 0x10u

/* INT_1 */
#define INT_1__0__INTTYPE CYREG_PICU1_INTTYPE2
#define INT_1__0__MASK 0x04u
#define INT_1__0__PC CYREG_PRT1_PC2
#define INT_1__0__PORT 1u
#define INT_1__0__SHIFT 2u
#define INT_1__AG CYREG_PRT1_AG
#define INT_1__AMUX CYREG_PRT1_AMUX
#define INT_1__BIE CYREG_PRT1_BIE
#define INT_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define INT_1__BYP CYREG_PRT1_BYP
#define INT_1__CTL CYREG_PRT1_CTL
#define INT_1__DM0 CYREG_PRT1_DM0
#define INT_1__DM1 CYREG_PRT1_DM1
#define INT_1__DM2 CYREG_PRT1_DM2
#define INT_1__DR CYREG_PRT1_DR
#define INT_1__INP_DIS CYREG_PRT1_INP_DIS
#define INT_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define INT_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define INT_1__LCD_EN CYREG_PRT1_LCD_EN
#define INT_1__MASK 0x04u
#define INT_1__PORT 1u
#define INT_1__PRT CYREG_PRT1_PRT
#define INT_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define INT_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define INT_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define INT_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define INT_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define INT_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define INT_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define INT_1__PS CYREG_PRT1_PS
#define INT_1__SHIFT 2u
#define INT_1__SLW CYREG_PRT1_SLW

/* INT_2 */
#define INT_2__0__INTTYPE CYREG_PICU15_INTTYPE5
#define INT_2__0__MASK 0x20u
#define INT_2__0__PC CYREG_IO_PC_PRT15_PC5
#define INT_2__0__PORT 15u
#define INT_2__0__SHIFT 5u
#define INT_2__AG CYREG_PRT15_AG
#define INT_2__AMUX CYREG_PRT15_AMUX
#define INT_2__BIE CYREG_PRT15_BIE
#define INT_2__BIT_MASK CYREG_PRT15_BIT_MASK
#define INT_2__BYP CYREG_PRT15_BYP
#define INT_2__CTL CYREG_PRT15_CTL
#define INT_2__DM0 CYREG_PRT15_DM0
#define INT_2__DM1 CYREG_PRT15_DM1
#define INT_2__DM2 CYREG_PRT15_DM2
#define INT_2__DR CYREG_PRT15_DR
#define INT_2__INP_DIS CYREG_PRT15_INP_DIS
#define INT_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define INT_2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define INT_2__LCD_EN CYREG_PRT15_LCD_EN
#define INT_2__MASK 0x20u
#define INT_2__PORT 15u
#define INT_2__PRT CYREG_PRT15_PRT
#define INT_2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define INT_2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define INT_2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define INT_2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define INT_2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define INT_2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define INT_2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define INT_2__PS CYREG_PRT15_PS
#define INT_2__SHIFT 5u
#define INT_2__SLW CYREG_PRT15_SLW

/* MISO_1 */
#define MISO_1__0__INTTYPE CYREG_PICU12_INTTYPE1
#define MISO_1__0__MASK 0x02u
#define MISO_1__0__PC CYREG_PRT12_PC1
#define MISO_1__0__PORT 12u
#define MISO_1__0__SHIFT 1u
#define MISO_1__AG CYREG_PRT12_AG
#define MISO_1__BIE CYREG_PRT12_BIE
#define MISO_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define MISO_1__BYP CYREG_PRT12_BYP
#define MISO_1__DM0 CYREG_PRT12_DM0
#define MISO_1__DM1 CYREG_PRT12_DM1
#define MISO_1__DM2 CYREG_PRT12_DM2
#define MISO_1__DR CYREG_PRT12_DR
#define MISO_1__INP_DIS CYREG_PRT12_INP_DIS
#define MISO_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define MISO_1__MASK 0x02u
#define MISO_1__PORT 12u
#define MISO_1__PRT CYREG_PRT12_PRT
#define MISO_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MISO_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MISO_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MISO_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MISO_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MISO_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MISO_1__PS CYREG_PRT12_PS
#define MISO_1__SHIFT 1u
#define MISO_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define MISO_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MISO_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MISO_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MISO_1__SLW CYREG_PRT12_SLW

/* MOSI_1 */
#define MOSI_1__0__INTTYPE CYREG_PICU2_INTTYPE1
#define MOSI_1__0__MASK 0x02u
#define MOSI_1__0__PC CYREG_PRT2_PC1
#define MOSI_1__0__PORT 2u
#define MOSI_1__0__SHIFT 1u
#define MOSI_1__AG CYREG_PRT2_AG
#define MOSI_1__AMUX CYREG_PRT2_AMUX
#define MOSI_1__BIE CYREG_PRT2_BIE
#define MOSI_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define MOSI_1__BYP CYREG_PRT2_BYP
#define MOSI_1__CTL CYREG_PRT2_CTL
#define MOSI_1__DM0 CYREG_PRT2_DM0
#define MOSI_1__DM1 CYREG_PRT2_DM1
#define MOSI_1__DM2 CYREG_PRT2_DM2
#define MOSI_1__DR CYREG_PRT2_DR
#define MOSI_1__INP_DIS CYREG_PRT2_INP_DIS
#define MOSI_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define MOSI_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MOSI_1__LCD_EN CYREG_PRT2_LCD_EN
#define MOSI_1__MASK 0x02u
#define MOSI_1__PORT 2u
#define MOSI_1__PRT CYREG_PRT2_PRT
#define MOSI_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MOSI_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MOSI_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MOSI_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MOSI_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MOSI_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MOSI_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MOSI_1__PS CYREG_PRT2_PS
#define MOSI_1__SHIFT 1u
#define MOSI_1__SLW CYREG_PRT2_SLW

/* PWM_1 */
#define PWM_1_PWMHW__CAP0 CYREG_TMR0_CAP0
#define PWM_1_PWMHW__CAP1 CYREG_TMR0_CAP1
#define PWM_1_PWMHW__CFG0 CYREG_TMR0_CFG0
#define PWM_1_PWMHW__CFG1 CYREG_TMR0_CFG1
#define PWM_1_PWMHW__CFG2 CYREG_TMR0_CFG2
#define PWM_1_PWMHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define PWM_1_PWMHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define PWM_1_PWMHW__PER0 CYREG_TMR0_PER0
#define PWM_1_PWMHW__PER1 CYREG_TMR0_PER1
#define PWM_1_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_1_PWMHW__PM_ACT_MSK 0x01u
#define PWM_1_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_1_PWMHW__PM_STBY_MSK 0x01u
#define PWM_1_PWMHW__RT0 CYREG_TMR0_RT0
#define PWM_1_PWMHW__RT1 CYREG_TMR0_RT1
#define PWM_1_PWMHW__SR0 CYREG_TMR0_SR0

/* PWM_2 */
#define PWM_2_PWMHW__CAP0 CYREG_TMR1_CAP0
#define PWM_2_PWMHW__CAP1 CYREG_TMR1_CAP1
#define PWM_2_PWMHW__CFG0 CYREG_TMR1_CFG0
#define PWM_2_PWMHW__CFG1 CYREG_TMR1_CFG1
#define PWM_2_PWMHW__CFG2 CYREG_TMR1_CFG2
#define PWM_2_PWMHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define PWM_2_PWMHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define PWM_2_PWMHW__PER0 CYREG_TMR1_PER0
#define PWM_2_PWMHW__PER1 CYREG_TMR1_PER1
#define PWM_2_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_2_PWMHW__PM_ACT_MSK 0x02u
#define PWM_2_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_2_PWMHW__PM_STBY_MSK 0x02u
#define PWM_2_PWMHW__RT0 CYREG_TMR1_RT0
#define PWM_2_PWMHW__RT1 CYREG_TMR1_RT1
#define PWM_2_PWMHW__SR0 CYREG_TMR1_SR0

/* PWM_ControlReg */
#define PWM_ControlReg_Sync_ctrl_reg__0__MASK 0x01u
#define PWM_ControlReg_Sync_ctrl_reg__0__POS 0
#define PWM_ControlReg_Sync_ctrl_reg__1__MASK 0x02u
#define PWM_ControlReg_Sync_ctrl_reg__1__POS 1
#define PWM_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define PWM_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define PWM_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define PWM_ControlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define PWM_ControlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define PWM_ControlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define PWM_ControlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define PWM_ControlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define PWM_ControlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define PWM_ControlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define PWM_ControlReg_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB10_CTL
#define PWM_ControlReg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define PWM_ControlReg_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB10_CTL
#define PWM_ControlReg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define PWM_ControlReg_Sync_ctrl_reg__MASK 0x03u
#define PWM_ControlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define PWM_ControlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define PWM_ControlReg_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB10_MSK

/* RESET */
#define RESET__0__INTTYPE CYREG_PICU15_INTTYPE0
#define RESET__0__MASK 0x01u
#define RESET__0__PC CYREG_IO_PC_PRT15_PC0
#define RESET__0__PORT 15u
#define RESET__0__SHIFT 0u
#define RESET__AG CYREG_PRT15_AG
#define RESET__AMUX CYREG_PRT15_AMUX
#define RESET__BIE CYREG_PRT15_BIE
#define RESET__BIT_MASK CYREG_PRT15_BIT_MASK
#define RESET__BYP CYREG_PRT15_BYP
#define RESET__CTL CYREG_PRT15_CTL
#define RESET__DM0 CYREG_PRT15_DM0
#define RESET__DM1 CYREG_PRT15_DM1
#define RESET__DM2 CYREG_PRT15_DM2
#define RESET__DR CYREG_PRT15_DR
#define RESET__INP_DIS CYREG_PRT15_INP_DIS
#define RESET__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define RESET__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define RESET__LCD_EN CYREG_PRT15_LCD_EN
#define RESET__MASK 0x01u
#define RESET__PORT 15u
#define RESET__PRT CYREG_PRT15_PRT
#define RESET__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define RESET__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define RESET__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define RESET__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define RESET__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define RESET__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define RESET__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define RESET__PS CYREG_PRT15_PS
#define RESET__SHIFT 0u
#define RESET__SLW CYREG_PRT15_SLW

/* RPi_SPIS_BSPIS */
#define RPi_SPIS_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define RPi_SPIS_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define RPi_SPIS_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define RPi_SPIS_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define RPi_SPIS_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define RPi_SPIS_BSPIS_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define RPi_SPIS_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define RPi_SPIS_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define RPi_SPIS_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define RPi_SPIS_BSPIS_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define RPi_SPIS_BSPIS_BitCounter__CONTROL_REG CYREG_B1_UDB08_CTL
#define RPi_SPIS_BSPIS_BitCounter__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define RPi_SPIS_BSPIS_BitCounter__COUNT_REG CYREG_B1_UDB08_CTL
#define RPi_SPIS_BSPIS_BitCounter__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define RPi_SPIS_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define RPi_SPIS_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define RPi_SPIS_BSPIS_BitCounter__PERIOD_REG CYREG_B1_UDB08_MSK
#define RPi_SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define RPi_SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define RPi_SPIS_BSPIS_BitCounter_ST__MASK_REG CYREG_B1_UDB08_MSK
#define RPi_SPIS_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define RPi_SPIS_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define RPi_SPIS_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define RPi_SPIS_BSPIS_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define RPi_SPIS_BSPIS_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define RPi_SPIS_BSPIS_BitCounter_ST__STATUS_REG CYREG_B1_UDB08_ST
#define RPi_SPIS_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define RPi_SPIS_BSPIS_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define RPi_SPIS_BSPIS_RxStsReg__3__MASK 0x08u
#define RPi_SPIS_BSPIS_RxStsReg__3__POS 3
#define RPi_SPIS_BSPIS_RxStsReg__4__MASK 0x10u
#define RPi_SPIS_BSPIS_RxStsReg__4__POS 4
#define RPi_SPIS_BSPIS_RxStsReg__5__MASK 0x20u
#define RPi_SPIS_BSPIS_RxStsReg__5__POS 5
#define RPi_SPIS_BSPIS_RxStsReg__6__MASK 0x40u
#define RPi_SPIS_BSPIS_RxStsReg__6__POS 6
#define RPi_SPIS_BSPIS_RxStsReg__MASK 0x78u
#define RPi_SPIS_BSPIS_RxStsReg__MASK_REG CYREG_B0_UDB12_MSK
#define RPi_SPIS_BSPIS_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define RPi_SPIS_BSPIS_RxStsReg__STATUS_REG CYREG_B0_UDB12_ST
#define RPi_SPIS_BSPIS_sR8_Dp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define RPi_SPIS_BSPIS_sR8_Dp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define RPi_SPIS_BSPIS_sR8_Dp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define RPi_SPIS_BSPIS_sR8_Dp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define RPi_SPIS_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define RPi_SPIS_BSPIS_sR8_Dp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define RPi_SPIS_BSPIS_sR8_Dp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define RPi_SPIS_BSPIS_sR8_Dp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define RPi_SPIS_BSPIS_sR8_Dp_u0__A0_REG CYREG_B1_UDB08_A0
#define RPi_SPIS_BSPIS_sR8_Dp_u0__A1_REG CYREG_B1_UDB08_A1
#define RPi_SPIS_BSPIS_sR8_Dp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define RPi_SPIS_BSPIS_sR8_Dp_u0__D0_REG CYREG_B1_UDB08_D0
#define RPi_SPIS_BSPIS_sR8_Dp_u0__D1_REG CYREG_B1_UDB08_D1
#define RPi_SPIS_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define RPi_SPIS_BSPIS_sR8_Dp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define RPi_SPIS_BSPIS_sR8_Dp_u0__F0_REG CYREG_B1_UDB08_F0
#define RPi_SPIS_BSPIS_sR8_Dp_u0__F1_REG CYREG_B1_UDB08_F1
#define RPi_SPIS_BSPIS_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define RPi_SPIS_BSPIS_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define RPi_SPIS_BSPIS_TxStsReg__0__MASK 0x01u
#define RPi_SPIS_BSPIS_TxStsReg__0__POS 0
#define RPi_SPIS_BSPIS_TxStsReg__1__MASK 0x02u
#define RPi_SPIS_BSPIS_TxStsReg__1__POS 1
#define RPi_SPIS_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define RPi_SPIS_BSPIS_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define RPi_SPIS_BSPIS_TxStsReg__2__MASK 0x04u
#define RPi_SPIS_BSPIS_TxStsReg__2__POS 2
#define RPi_SPIS_BSPIS_TxStsReg__6__MASK 0x40u
#define RPi_SPIS_BSPIS_TxStsReg__6__POS 6
#define RPi_SPIS_BSPIS_TxStsReg__MASK 0x47u
#define RPi_SPIS_BSPIS_TxStsReg__MASK_REG CYREG_B0_UDB04_MSK
#define RPi_SPIS_BSPIS_TxStsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define RPi_SPIS_BSPIS_TxStsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define RPi_SPIS_BSPIS_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define RPi_SPIS_BSPIS_TxStsReg__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define RPi_SPIS_BSPIS_TxStsReg__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define RPi_SPIS_BSPIS_TxStsReg__STATUS_REG CYREG_B0_UDB04_ST

/* RPi_SPIS_RxInternalInterrupt */
#define RPi_SPIS_RxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define RPi_SPIS_RxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define RPi_SPIS_RxInternalInterrupt__INTC_MASK 0x08u
#define RPi_SPIS_RxInternalInterrupt__INTC_NUMBER 3u
#define RPi_SPIS_RxInternalInterrupt__INTC_PRIOR_NUM 7u
#define RPi_SPIS_RxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define RPi_SPIS_RxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define RPi_SPIS_RxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Rpi_miso */
#define Rpi_miso__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rpi_miso__0__MASK 0x40u
#define Rpi_miso__0__PC CYREG_PRT12_PC6
#define Rpi_miso__0__PORT 12u
#define Rpi_miso__0__SHIFT 6u
#define Rpi_miso__AG CYREG_PRT12_AG
#define Rpi_miso__BIE CYREG_PRT12_BIE
#define Rpi_miso__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rpi_miso__BYP CYREG_PRT12_BYP
#define Rpi_miso__DM0 CYREG_PRT12_DM0
#define Rpi_miso__DM1 CYREG_PRT12_DM1
#define Rpi_miso__DM2 CYREG_PRT12_DM2
#define Rpi_miso__DR CYREG_PRT12_DR
#define Rpi_miso__INP_DIS CYREG_PRT12_INP_DIS
#define Rpi_miso__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rpi_miso__MASK 0x40u
#define Rpi_miso__PORT 12u
#define Rpi_miso__PRT CYREG_PRT12_PRT
#define Rpi_miso__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rpi_miso__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rpi_miso__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rpi_miso__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rpi_miso__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rpi_miso__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rpi_miso__PS CYREG_PRT12_PS
#define Rpi_miso__SHIFT 6u
#define Rpi_miso__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rpi_miso__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rpi_miso__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rpi_miso__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rpi_miso__SLW CYREG_PRT12_SLW

/* Rpi_mosi */
#define Rpi_mosi__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Rpi_mosi__0__MASK 0x40u
#define Rpi_mosi__0__PC CYREG_PRT1_PC6
#define Rpi_mosi__0__PORT 1u
#define Rpi_mosi__0__SHIFT 6u
#define Rpi_mosi__AG CYREG_PRT1_AG
#define Rpi_mosi__AMUX CYREG_PRT1_AMUX
#define Rpi_mosi__BIE CYREG_PRT1_BIE
#define Rpi_mosi__BIT_MASK CYREG_PRT1_BIT_MASK
#define Rpi_mosi__BYP CYREG_PRT1_BYP
#define Rpi_mosi__CTL CYREG_PRT1_CTL
#define Rpi_mosi__DM0 CYREG_PRT1_DM0
#define Rpi_mosi__DM1 CYREG_PRT1_DM1
#define Rpi_mosi__DM2 CYREG_PRT1_DM2
#define Rpi_mosi__DR CYREG_PRT1_DR
#define Rpi_mosi__INP_DIS CYREG_PRT1_INP_DIS
#define Rpi_mosi__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Rpi_mosi__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Rpi_mosi__LCD_EN CYREG_PRT1_LCD_EN
#define Rpi_mosi__MASK 0x40u
#define Rpi_mosi__PORT 1u
#define Rpi_mosi__PRT CYREG_PRT1_PRT
#define Rpi_mosi__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Rpi_mosi__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Rpi_mosi__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Rpi_mosi__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Rpi_mosi__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Rpi_mosi__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Rpi_mosi__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Rpi_mosi__PS CYREG_PRT1_PS
#define Rpi_mosi__SHIFT 6u
#define Rpi_mosi__SLW CYREG_PRT1_SLW

/* Rpi_sclk */
#define Rpi_sclk__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Rpi_sclk__0__MASK 0x04u
#define Rpi_sclk__0__PC CYREG_PRT2_PC2
#define Rpi_sclk__0__PORT 2u
#define Rpi_sclk__0__SHIFT 2u
#define Rpi_sclk__AG CYREG_PRT2_AG
#define Rpi_sclk__AMUX CYREG_PRT2_AMUX
#define Rpi_sclk__BIE CYREG_PRT2_BIE
#define Rpi_sclk__BIT_MASK CYREG_PRT2_BIT_MASK
#define Rpi_sclk__BYP CYREG_PRT2_BYP
#define Rpi_sclk__CTL CYREG_PRT2_CTL
#define Rpi_sclk__DM0 CYREG_PRT2_DM0
#define Rpi_sclk__DM1 CYREG_PRT2_DM1
#define Rpi_sclk__DM2 CYREG_PRT2_DM2
#define Rpi_sclk__DR CYREG_PRT2_DR
#define Rpi_sclk__INP_DIS CYREG_PRT2_INP_DIS
#define Rpi_sclk__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Rpi_sclk__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Rpi_sclk__LCD_EN CYREG_PRT2_LCD_EN
#define Rpi_sclk__MASK 0x04u
#define Rpi_sclk__PORT 2u
#define Rpi_sclk__PRT CYREG_PRT2_PRT
#define Rpi_sclk__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Rpi_sclk__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Rpi_sclk__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Rpi_sclk__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Rpi_sclk__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Rpi_sclk__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Rpi_sclk__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Rpi_sclk__PS CYREG_PRT2_PS
#define Rpi_sclk__SHIFT 2u
#define Rpi_sclk__SLW CYREG_PRT2_SLW

/* Rpi_ss */
#define Rpi_ss__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Rpi_ss__0__MASK 0x80u
#define Rpi_ss__0__PC CYREG_PRT12_PC7
#define Rpi_ss__0__PORT 12u
#define Rpi_ss__0__SHIFT 7u
#define Rpi_ss__AG CYREG_PRT12_AG
#define Rpi_ss__BIE CYREG_PRT12_BIE
#define Rpi_ss__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rpi_ss__BYP CYREG_PRT12_BYP
#define Rpi_ss__DM0 CYREG_PRT12_DM0
#define Rpi_ss__DM1 CYREG_PRT12_DM1
#define Rpi_ss__DM2 CYREG_PRT12_DM2
#define Rpi_ss__DR CYREG_PRT12_DR
#define Rpi_ss__INP_DIS CYREG_PRT12_INP_DIS
#define Rpi_ss__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rpi_ss__MASK 0x80u
#define Rpi_ss__PORT 12u
#define Rpi_ss__PRT CYREG_PRT12_PRT
#define Rpi_ss__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rpi_ss__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rpi_ss__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rpi_ss__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rpi_ss__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rpi_ss__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rpi_ss__PS CYREG_PRT12_PS
#define Rpi_ss__SHIFT 7u
#define Rpi_ss__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rpi_ss__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rpi_ss__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rpi_ss__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rpi_ss__SLW CYREG_PRT12_SLW

/* SCLK_1 */
#define SCLK_1__0__INTTYPE CYREG_PICU2_INTTYPE3
#define SCLK_1__0__MASK 0x08u
#define SCLK_1__0__PC CYREG_PRT2_PC3
#define SCLK_1__0__PORT 2u
#define SCLK_1__0__SHIFT 3u
#define SCLK_1__AG CYREG_PRT2_AG
#define SCLK_1__AMUX CYREG_PRT2_AMUX
#define SCLK_1__BIE CYREG_PRT2_BIE
#define SCLK_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define SCLK_1__BYP CYREG_PRT2_BYP
#define SCLK_1__CTL CYREG_PRT2_CTL
#define SCLK_1__DM0 CYREG_PRT2_DM0
#define SCLK_1__DM1 CYREG_PRT2_DM1
#define SCLK_1__DM2 CYREG_PRT2_DM2
#define SCLK_1__DR CYREG_PRT2_DR
#define SCLK_1__INP_DIS CYREG_PRT2_INP_DIS
#define SCLK_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SCLK_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SCLK_1__LCD_EN CYREG_PRT2_LCD_EN
#define SCLK_1__MASK 0x08u
#define SCLK_1__PORT 2u
#define SCLK_1__PRT CYREG_PRT2_PRT
#define SCLK_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SCLK_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SCLK_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SCLK_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SCLK_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SCLK_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SCLK_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SCLK_1__PS CYREG_PRT2_PS
#define SCLK_1__SHIFT 3u
#define SCLK_1__SLW CYREG_PRT2_SLW

/* SCL_1 */
#define SCL_1__0__INTTYPE CYREG_PICU12_INTTYPE5
#define SCL_1__0__MASK 0x20u
#define SCL_1__0__PC CYREG_PRT12_PC5
#define SCL_1__0__PORT 12u
#define SCL_1__0__SHIFT 5u
#define SCL_1__AG CYREG_PRT12_AG
#define SCL_1__BIE CYREG_PRT12_BIE
#define SCL_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL_1__BYP CYREG_PRT12_BYP
#define SCL_1__DM0 CYREG_PRT12_DM0
#define SCL_1__DM1 CYREG_PRT12_DM1
#define SCL_1__DM2 CYREG_PRT12_DM2
#define SCL_1__DR CYREG_PRT12_DR
#define SCL_1__INP_DIS CYREG_PRT12_INP_DIS
#define SCL_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL_1__MASK 0x20u
#define SCL_1__PORT 12u
#define SCL_1__PRT CYREG_PRT12_PRT
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL_1__PS CYREG_PRT12_PS
#define SCL_1__SHIFT 5u
#define SCL_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL_1__SLW CYREG_PRT12_SLW

/* SCL_2 */
#define SCL_2__0__INTTYPE CYREG_PICU1_INTTYPE5
#define SCL_2__0__MASK 0x20u
#define SCL_2__0__PC CYREG_PRT1_PC5
#define SCL_2__0__PORT 1u
#define SCL_2__0__SHIFT 5u
#define SCL_2__AG CYREG_PRT1_AG
#define SCL_2__AMUX CYREG_PRT1_AMUX
#define SCL_2__BIE CYREG_PRT1_BIE
#define SCL_2__BIT_MASK CYREG_PRT1_BIT_MASK
#define SCL_2__BYP CYREG_PRT1_BYP
#define SCL_2__CTL CYREG_PRT1_CTL
#define SCL_2__DM0 CYREG_PRT1_DM0
#define SCL_2__DM1 CYREG_PRT1_DM1
#define SCL_2__DM2 CYREG_PRT1_DM2
#define SCL_2__DR CYREG_PRT1_DR
#define SCL_2__INP_DIS CYREG_PRT1_INP_DIS
#define SCL_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define SCL_2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define SCL_2__LCD_EN CYREG_PRT1_LCD_EN
#define SCL_2__MASK 0x20u
#define SCL_2__PORT 1u
#define SCL_2__PRT CYREG_PRT1_PRT
#define SCL_2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define SCL_2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define SCL_2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define SCL_2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define SCL_2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define SCL_2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define SCL_2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define SCL_2__PS CYREG_PRT1_PS
#define SCL_2__SHIFT 5u
#define SCL_2__SLW CYREG_PRT1_SLW

/* SDA_1 */
#define SDA_1__0__INTTYPE CYREG_PICU1_INTTYPE7
#define SDA_1__0__MASK 0x80u
#define SDA_1__0__PC CYREG_PRT1_PC7
#define SDA_1__0__PORT 1u
#define SDA_1__0__SHIFT 7u
#define SDA_1__AG CYREG_PRT1_AG
#define SDA_1__AMUX CYREG_PRT1_AMUX
#define SDA_1__BIE CYREG_PRT1_BIE
#define SDA_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define SDA_1__BYP CYREG_PRT1_BYP
#define SDA_1__CTL CYREG_PRT1_CTL
#define SDA_1__DM0 CYREG_PRT1_DM0
#define SDA_1__DM1 CYREG_PRT1_DM1
#define SDA_1__DM2 CYREG_PRT1_DM2
#define SDA_1__DR CYREG_PRT1_DR
#define SDA_1__INP_DIS CYREG_PRT1_INP_DIS
#define SDA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define SDA_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define SDA_1__LCD_EN CYREG_PRT1_LCD_EN
#define SDA_1__MASK 0x80u
#define SDA_1__PORT 1u
#define SDA_1__PRT CYREG_PRT1_PRT
#define SDA_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define SDA_1__PS CYREG_PRT1_PS
#define SDA_1__SHIFT 7u
#define SDA_1__SLW CYREG_PRT1_SLW

/* SDA_2 */
#define SDA_2__0__INTTYPE CYREG_PICU3_INTTYPE2
#define SDA_2__0__MASK 0x04u
#define SDA_2__0__PC CYREG_PRT3_PC2
#define SDA_2__0__PORT 3u
#define SDA_2__0__SHIFT 2u
#define SDA_2__AG CYREG_PRT3_AG
#define SDA_2__AMUX CYREG_PRT3_AMUX
#define SDA_2__BIE CYREG_PRT3_BIE
#define SDA_2__BIT_MASK CYREG_PRT3_BIT_MASK
#define SDA_2__BYP CYREG_PRT3_BYP
#define SDA_2__CTL CYREG_PRT3_CTL
#define SDA_2__DM0 CYREG_PRT3_DM0
#define SDA_2__DM1 CYREG_PRT3_DM1
#define SDA_2__DM2 CYREG_PRT3_DM2
#define SDA_2__DR CYREG_PRT3_DR
#define SDA_2__INP_DIS CYREG_PRT3_INP_DIS
#define SDA_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define SDA_2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SDA_2__LCD_EN CYREG_PRT3_LCD_EN
#define SDA_2__MASK 0x04u
#define SDA_2__PORT 3u
#define SDA_2__PRT CYREG_PRT3_PRT
#define SDA_2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SDA_2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SDA_2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SDA_2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SDA_2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SDA_2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SDA_2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SDA_2__PS CYREG_PRT3_PS
#define SDA_2__SHIFT 2u
#define SDA_2__SLW CYREG_PRT3_SLW

/* SPIM_1_BSPIM */
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define SPIM_1_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB00_CTL
#define SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define SPIM_1_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB00_CTL
#define SPIM_1_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB00_MSK
#define SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define SPIM_1_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB00_MSK
#define SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB00_ST_CTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB00_ST_CTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB00_ST
#define SPIM_1_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_1_BSPIM_RxStsReg__4__POS 4
#define SPIM_1_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_1_BSPIM_RxStsReg__5__POS 5
#define SPIM_1_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_1_BSPIM_RxStsReg__6__POS 6
#define SPIM_1_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_1_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB15_MSK
#define SPIM_1_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define SPIM_1_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define SPIM_1_BSPIM_RxStsReg__STATUS_CNT_REG CYREG_B0_UDB15_ST_CTL
#define SPIM_1_BSPIM_RxStsReg__STATUS_CONTROL_REG CYREG_B0_UDB15_ST_CTL
#define SPIM_1_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB15_ST
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB00_A0
#define SPIM_1_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB00_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB00_D0
#define SPIM_1_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB00_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define SPIM_1_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB00_F0
#define SPIM_1_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB00_F1
#define SPIM_1_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define SPIM_1_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define SPIM_1_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_1_BSPIM_TxStsReg__0__POS 0
#define SPIM_1_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_1_BSPIM_TxStsReg__1__POS 1
#define SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define SPIM_1_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_1_BSPIM_TxStsReg__2__POS 2
#define SPIM_1_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_1_BSPIM_TxStsReg__3__POS 3
#define SPIM_1_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_1_BSPIM_TxStsReg__4__POS 4
#define SPIM_1_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_1_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB03_MSK
#define SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define SPIM_1_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB03_ST

/* SPIM_1_IntClock */
#define SPIM_1_IntClock__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define SPIM_1_IntClock__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define SPIM_1_IntClock__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define SPIM_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIM_1_IntClock__INDEX 0x06u
#define SPIM_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIM_1_IntClock__PM_ACT_MSK 0x40u
#define SPIM_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIM_1_IntClock__PM_STBY_MSK 0x40u

/* SPIM_1_Mux */
#define SPIM_1_Mux_Sync_ctrl_reg__0__MASK 0x01u
#define SPIM_1_Mux_Sync_ctrl_reg__0__POS 0
#define SPIM_1_Mux_Sync_ctrl_reg__1__MASK 0x02u
#define SPIM_1_Mux_Sync_ctrl_reg__1__POS 1
#define SPIM_1_Mux_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SPIM_1_Mux_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define SPIM_1_Mux_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define SPIM_1_Mux_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define SPIM_1_Mux_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define SPIM_1_Mux_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define SPIM_1_Mux_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define SPIM_1_Mux_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define SPIM_1_Mux_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define SPIM_1_Mux_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SPIM_1_Mux_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB13_CTL
#define SPIM_1_Mux_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define SPIM_1_Mux_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB13_CTL
#define SPIM_1_Mux_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define SPIM_1_Mux_Sync_ctrl_reg__MASK 0x03u
#define SPIM_1_Mux_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIM_1_Mux_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIM_1_Mux_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB13_MSK

/* SPIM_BSPIM */
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define SPIM_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB02_CTL
#define SPIM_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define SPIM_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB02_CTL
#define SPIM_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB02_MSK
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define SPIM_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB02_MSK
#define SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB02_ST
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define SPIM_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_RxStsReg__4__POS 4
#define SPIM_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_BSPIM_RxStsReg__5__POS 5
#define SPIM_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_BSPIM_RxStsReg__6__POS 6
#define SPIM_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB06_MSK
#define SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define SPIM_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB06_ST
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define SPIM_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB05_A0
#define SPIM_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB05_A1
#define SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define SPIM_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB05_D0
#define SPIM_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB05_D1
#define SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define SPIM_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB05_F0
#define SPIM_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB05_F1
#define SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SPIM_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_BSPIM_TxStsReg__0__POS 0
#define SPIM_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_BSPIM_TxStsReg__1__POS 1
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define SPIM_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_BSPIM_TxStsReg__2__POS 2
#define SPIM_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_BSPIM_TxStsReg__3__POS 3
#define SPIM_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_TxStsReg__4__POS 4
#define SPIM_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB05_MSK
#define SPIM_BSPIM_TxStsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SPIM_BSPIM_TxStsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define SPIM_BSPIM_TxStsReg__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define SPIM_BSPIM_TxStsReg__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define SPIM_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB05_ST

/* SPIM_Mux */
#define SPIM_Mux_Sync_ctrl_reg__0__MASK 0x01u
#define SPIM_Mux_Sync_ctrl_reg__0__POS 0
#define SPIM_Mux_Sync_ctrl_reg__1__MASK 0x02u
#define SPIM_Mux_Sync_ctrl_reg__1__POS 1
#define SPIM_Mux_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define SPIM_Mux_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB15_CTL
#define SPIM_Mux_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define SPIM_Mux_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB15_CTL
#define SPIM_Mux_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define SPIM_Mux_Sync_ctrl_reg__MASK 0x03u
#define SPIM_Mux_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define SPIM_Mux_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define SPIM_Mux_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB15_MSK

/* Slush_I2C_interrupts */
#define Slush_I2C_interrupts_sts_intr_sts_reg__0__MASK 0x01u
#define Slush_I2C_interrupts_sts_intr_sts_reg__0__POS 0
#define Slush_I2C_interrupts_sts_intr_sts_reg__1__MASK 0x02u
#define Slush_I2C_interrupts_sts_intr_sts_reg__1__POS 1
#define Slush_I2C_interrupts_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Slush_I2C_interrupts_sts_intr_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define Slush_I2C_interrupts_sts_intr_sts_reg__MASK 0x03u
#define Slush_I2C_interrupts_sts_intr_sts_reg__MASK_REG CYREG_B1_UDB05_MSK
#define Slush_I2C_interrupts_sts_intr_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Slush_I2C_interrupts_sts_intr_sts_reg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Slush_I2C_interrupts_sts_intr_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Slush_I2C_interrupts_sts_intr_sts_reg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define Slush_I2C_interrupts_sts_intr_sts_reg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define Slush_I2C_interrupts_sts_intr_sts_reg__STATUS_REG CYREG_B1_UDB05_ST

/* Slush_Interrupts */
#define Slush_Interrupts_Sync_ctrl_reg__0__MASK 0x01u
#define Slush_Interrupts_Sync_ctrl_reg__0__POS 0
#define Slush_Interrupts_Sync_ctrl_reg__1__MASK 0x02u
#define Slush_Interrupts_Sync_ctrl_reg__1__POS 1
#define Slush_Interrupts_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Slush_Interrupts_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Slush_Interrupts_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Slush_Interrupts_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Slush_Interrupts_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Slush_Interrupts_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define Slush_Interrupts_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Slush_Interrupts_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define Slush_Interrupts_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Slush_Interrupts_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Slush_Interrupts_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB05_CTL
#define Slush_Interrupts_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define Slush_Interrupts_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB05_CTL
#define Slush_Interrupts_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define Slush_Interrupts_Sync_ctrl_reg__MASK 0x03u
#define Slush_Interrupts_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Slush_Interrupts_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Slush_Interrupts_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB05_MSK

/* Status_Reg_1 */
#define Status_Reg_1_sts_intr_sts_reg__0__MASK 0x01u
#define Status_Reg_1_sts_intr_sts_reg__0__POS 0
#define Status_Reg_1_sts_intr_sts_reg__1__MASK 0x02u
#define Status_Reg_1_sts_intr_sts_reg__1__POS 1
#define Status_Reg_1_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Status_Reg_1_sts_intr_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define Status_Reg_1_sts_intr_sts_reg__MASK 0x03u
#define Status_Reg_1_sts_intr_sts_reg__MASK_REG CYREG_B0_UDB10_MSK
#define Status_Reg_1_sts_intr_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Status_Reg_1_sts_intr_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Status_Reg_1_sts_intr_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Status_Reg_1_sts_intr_sts_reg__STATUS_CNT_REG CYREG_B0_UDB10_ST_CTL
#define Status_Reg_1_sts_intr_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB10_ST_CTL
#define Status_Reg_1_sts_intr_sts_reg__STATUS_REG CYREG_B0_UDB10_ST

/* Supply_monitor */
#define Supply_monitor__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Supply_monitor__0__MASK 0x40u
#define Supply_monitor__0__PC CYREG_PRT0_PC6
#define Supply_monitor__0__PORT 0u
#define Supply_monitor__0__SHIFT 6u
#define Supply_monitor__AG CYREG_PRT0_AG
#define Supply_monitor__AMUX CYREG_PRT0_AMUX
#define Supply_monitor__BIE CYREG_PRT0_BIE
#define Supply_monitor__BIT_MASK CYREG_PRT0_BIT_MASK
#define Supply_monitor__BYP CYREG_PRT0_BYP
#define Supply_monitor__CTL CYREG_PRT0_CTL
#define Supply_monitor__DM0 CYREG_PRT0_DM0
#define Supply_monitor__DM1 CYREG_PRT0_DM1
#define Supply_monitor__DM2 CYREG_PRT0_DM2
#define Supply_monitor__DR CYREG_PRT0_DR
#define Supply_monitor__INP_DIS CYREG_PRT0_INP_DIS
#define Supply_monitor__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Supply_monitor__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Supply_monitor__LCD_EN CYREG_PRT0_LCD_EN
#define Supply_monitor__MASK 0x40u
#define Supply_monitor__PORT 0u
#define Supply_monitor__PRT CYREG_PRT0_PRT
#define Supply_monitor__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Supply_monitor__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Supply_monitor__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Supply_monitor__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Supply_monitor__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Supply_monitor__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Supply_monitor__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Supply_monitor__PS CYREG_PRT0_PS
#define Supply_monitor__SHIFT 6u
#define Supply_monitor__SLW CYREG_PRT0_SLW

/* Timer_1 */
#define Timer_1_TimerHW__CAP0 CYREG_TMR2_CAP0
#define Timer_1_TimerHW__CAP1 CYREG_TMR2_CAP1
#define Timer_1_TimerHW__CFG0 CYREG_TMR2_CFG0
#define Timer_1_TimerHW__CFG1 CYREG_TMR2_CFG1
#define Timer_1_TimerHW__CFG2 CYREG_TMR2_CFG2
#define Timer_1_TimerHW__CNT_CMP0 CYREG_TMR2_CNT_CMP0
#define Timer_1_TimerHW__CNT_CMP1 CYREG_TMR2_CNT_CMP1
#define Timer_1_TimerHW__PER0 CYREG_TMR2_PER0
#define Timer_1_TimerHW__PER1 CYREG_TMR2_PER1
#define Timer_1_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_1_TimerHW__PM_ACT_MSK 0x04u
#define Timer_1_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_1_TimerHW__PM_STBY_MSK 0x04u
#define Timer_1_TimerHW__RT0 CYREG_TMR2_RT0
#define Timer_1_TimerHW__RT1 CYREG_TMR2_RT1
#define Timer_1_TimerHW__SR0 CYREG_TMR2_SR0

/* cs_1a */
#define cs_1a__0__INTTYPE CYREG_PICU2_INTTYPE6
#define cs_1a__0__MASK 0x40u
#define cs_1a__0__PC CYREG_PRT2_PC6
#define cs_1a__0__PORT 2u
#define cs_1a__0__SHIFT 6u
#define cs_1a__AG CYREG_PRT2_AG
#define cs_1a__AMUX CYREG_PRT2_AMUX
#define cs_1a__BIE CYREG_PRT2_BIE
#define cs_1a__BIT_MASK CYREG_PRT2_BIT_MASK
#define cs_1a__BYP CYREG_PRT2_BYP
#define cs_1a__CTL CYREG_PRT2_CTL
#define cs_1a__DM0 CYREG_PRT2_DM0
#define cs_1a__DM1 CYREG_PRT2_DM1
#define cs_1a__DM2 CYREG_PRT2_DM2
#define cs_1a__DR CYREG_PRT2_DR
#define cs_1a__INP_DIS CYREG_PRT2_INP_DIS
#define cs_1a__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define cs_1a__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define cs_1a__LCD_EN CYREG_PRT2_LCD_EN
#define cs_1a__MASK 0x40u
#define cs_1a__PORT 2u
#define cs_1a__PRT CYREG_PRT2_PRT
#define cs_1a__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define cs_1a__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define cs_1a__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define cs_1a__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define cs_1a__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define cs_1a__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define cs_1a__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define cs_1a__PS CYREG_PRT2_PS
#define cs_1a__SHIFT 6u
#define cs_1a__SLW CYREG_PRT2_SLW

/* cs_1b */
#define cs_1b__0__INTTYPE CYREG_PICU2_INTTYPE0
#define cs_1b__0__MASK 0x01u
#define cs_1b__0__PC CYREG_PRT2_PC0
#define cs_1b__0__PORT 2u
#define cs_1b__0__SHIFT 0u
#define cs_1b__AG CYREG_PRT2_AG
#define cs_1b__AMUX CYREG_PRT2_AMUX
#define cs_1b__BIE CYREG_PRT2_BIE
#define cs_1b__BIT_MASK CYREG_PRT2_BIT_MASK
#define cs_1b__BYP CYREG_PRT2_BYP
#define cs_1b__CTL CYREG_PRT2_CTL
#define cs_1b__DM0 CYREG_PRT2_DM0
#define cs_1b__DM1 CYREG_PRT2_DM1
#define cs_1b__DM2 CYREG_PRT2_DM2
#define cs_1b__DR CYREG_PRT2_DR
#define cs_1b__INP_DIS CYREG_PRT2_INP_DIS
#define cs_1b__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define cs_1b__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define cs_1b__LCD_EN CYREG_PRT2_LCD_EN
#define cs_1b__MASK 0x01u
#define cs_1b__PORT 2u
#define cs_1b__PRT CYREG_PRT2_PRT
#define cs_1b__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define cs_1b__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define cs_1b__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define cs_1b__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define cs_1b__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define cs_1b__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define cs_1b__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define cs_1b__PS CYREG_PRT2_PS
#define cs_1b__SHIFT 0u
#define cs_1b__SLW CYREG_PRT2_SLW

/* cs_1c */
#define cs_1c__0__INTTYPE CYREG_PICU2_INTTYPE4
#define cs_1c__0__MASK 0x10u
#define cs_1c__0__PC CYREG_PRT2_PC4
#define cs_1c__0__PORT 2u
#define cs_1c__0__SHIFT 4u
#define cs_1c__AG CYREG_PRT2_AG
#define cs_1c__AMUX CYREG_PRT2_AMUX
#define cs_1c__BIE CYREG_PRT2_BIE
#define cs_1c__BIT_MASK CYREG_PRT2_BIT_MASK
#define cs_1c__BYP CYREG_PRT2_BYP
#define cs_1c__CTL CYREG_PRT2_CTL
#define cs_1c__DM0 CYREG_PRT2_DM0
#define cs_1c__DM1 CYREG_PRT2_DM1
#define cs_1c__DM2 CYREG_PRT2_DM2
#define cs_1c__DR CYREG_PRT2_DR
#define cs_1c__INP_DIS CYREG_PRT2_INP_DIS
#define cs_1c__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define cs_1c__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define cs_1c__LCD_EN CYREG_PRT2_LCD_EN
#define cs_1c__MASK 0x10u
#define cs_1c__PORT 2u
#define cs_1c__PRT CYREG_PRT2_PRT
#define cs_1c__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define cs_1c__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define cs_1c__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define cs_1c__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define cs_1c__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define cs_1c__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define cs_1c__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define cs_1c__PS CYREG_PRT2_PS
#define cs_1c__SHIFT 4u
#define cs_1c__SLW CYREG_PRT2_SLW

/* cs_1d */
#define cs_1d__0__INTTYPE CYREG_PICU1_INTTYPE4
#define cs_1d__0__MASK 0x10u
#define cs_1d__0__PC CYREG_PRT1_PC4
#define cs_1d__0__PORT 1u
#define cs_1d__0__SHIFT 4u
#define cs_1d__AG CYREG_PRT1_AG
#define cs_1d__AMUX CYREG_PRT1_AMUX
#define cs_1d__BIE CYREG_PRT1_BIE
#define cs_1d__BIT_MASK CYREG_PRT1_BIT_MASK
#define cs_1d__BYP CYREG_PRT1_BYP
#define cs_1d__CTL CYREG_PRT1_CTL
#define cs_1d__DM0 CYREG_PRT1_DM0
#define cs_1d__DM1 CYREG_PRT1_DM1
#define cs_1d__DM2 CYREG_PRT1_DM2
#define cs_1d__DR CYREG_PRT1_DR
#define cs_1d__INP_DIS CYREG_PRT1_INP_DIS
#define cs_1d__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define cs_1d__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define cs_1d__LCD_EN CYREG_PRT1_LCD_EN
#define cs_1d__MASK 0x10u
#define cs_1d__PORT 1u
#define cs_1d__PRT CYREG_PRT1_PRT
#define cs_1d__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define cs_1d__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define cs_1d__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define cs_1d__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define cs_1d__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define cs_1d__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define cs_1d__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define cs_1d__PS CYREG_PRT1_PS
#define cs_1d__SHIFT 4u
#define cs_1d__SLW CYREG_PRT1_SLW

/* cs_a */
#define cs_a__0__INTTYPE CYREG_PICU2_INTTYPE7
#define cs_a__0__MASK 0x80u
#define cs_a__0__PC CYREG_PRT2_PC7
#define cs_a__0__PORT 2u
#define cs_a__0__SHIFT 7u
#define cs_a__AG CYREG_PRT2_AG
#define cs_a__AMUX CYREG_PRT2_AMUX
#define cs_a__BIE CYREG_PRT2_BIE
#define cs_a__BIT_MASK CYREG_PRT2_BIT_MASK
#define cs_a__BYP CYREG_PRT2_BYP
#define cs_a__CTL CYREG_PRT2_CTL
#define cs_a__DM0 CYREG_PRT2_DM0
#define cs_a__DM1 CYREG_PRT2_DM1
#define cs_a__DM2 CYREG_PRT2_DM2
#define cs_a__DR CYREG_PRT2_DR
#define cs_a__INP_DIS CYREG_PRT2_INP_DIS
#define cs_a__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define cs_a__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define cs_a__LCD_EN CYREG_PRT2_LCD_EN
#define cs_a__MASK 0x80u
#define cs_a__PORT 2u
#define cs_a__PRT CYREG_PRT2_PRT
#define cs_a__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define cs_a__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define cs_a__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define cs_a__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define cs_a__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define cs_a__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define cs_a__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define cs_a__PS CYREG_PRT2_PS
#define cs_a__SHIFT 7u
#define cs_a__SLW CYREG_PRT2_SLW

/* cs_b */
#define cs_b__0__INTTYPE CYREG_PICU0_INTTYPE2
#define cs_b__0__MASK 0x04u
#define cs_b__0__PC CYREG_PRT0_PC2
#define cs_b__0__PORT 0u
#define cs_b__0__SHIFT 2u
#define cs_b__AG CYREG_PRT0_AG
#define cs_b__AMUX CYREG_PRT0_AMUX
#define cs_b__BIE CYREG_PRT0_BIE
#define cs_b__BIT_MASK CYREG_PRT0_BIT_MASK
#define cs_b__BYP CYREG_PRT0_BYP
#define cs_b__CTL CYREG_PRT0_CTL
#define cs_b__DM0 CYREG_PRT0_DM0
#define cs_b__DM1 CYREG_PRT0_DM1
#define cs_b__DM2 CYREG_PRT0_DM2
#define cs_b__DR CYREG_PRT0_DR
#define cs_b__INP_DIS CYREG_PRT0_INP_DIS
#define cs_b__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define cs_b__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define cs_b__LCD_EN CYREG_PRT0_LCD_EN
#define cs_b__MASK 0x04u
#define cs_b__PORT 0u
#define cs_b__PRT CYREG_PRT0_PRT
#define cs_b__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define cs_b__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define cs_b__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define cs_b__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define cs_b__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define cs_b__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define cs_b__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define cs_b__PS CYREG_PRT0_PS
#define cs_b__SHIFT 2u
#define cs_b__SLW CYREG_PRT0_SLW

/* cs_c */
#define cs_c__0__INTTYPE CYREG_PICU0_INTTYPE5
#define cs_c__0__MASK 0x20u
#define cs_c__0__PC CYREG_PRT0_PC5
#define cs_c__0__PORT 0u
#define cs_c__0__SHIFT 5u
#define cs_c__AG CYREG_PRT0_AG
#define cs_c__AMUX CYREG_PRT0_AMUX
#define cs_c__BIE CYREG_PRT0_BIE
#define cs_c__BIT_MASK CYREG_PRT0_BIT_MASK
#define cs_c__BYP CYREG_PRT0_BYP
#define cs_c__CTL CYREG_PRT0_CTL
#define cs_c__DM0 CYREG_PRT0_DM0
#define cs_c__DM1 CYREG_PRT0_DM1
#define cs_c__DM2 CYREG_PRT0_DM2
#define cs_c__DR CYREG_PRT0_DR
#define cs_c__INP_DIS CYREG_PRT0_INP_DIS
#define cs_c__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define cs_c__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define cs_c__LCD_EN CYREG_PRT0_LCD_EN
#define cs_c__MASK 0x20u
#define cs_c__PORT 0u
#define cs_c__PRT CYREG_PRT0_PRT
#define cs_c__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define cs_c__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define cs_c__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define cs_c__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define cs_c__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define cs_c__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define cs_c__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define cs_c__PS CYREG_PRT0_PS
#define cs_c__SHIFT 5u
#define cs_c__SLW CYREG_PRT0_SLW

/* cs_d */
#define cs_d__0__INTTYPE CYREG_PICU15_INTTYPE1
#define cs_d__0__MASK 0x02u
#define cs_d__0__PC CYREG_IO_PC_PRT15_PC1
#define cs_d__0__PORT 15u
#define cs_d__0__SHIFT 1u
#define cs_d__AG CYREG_PRT15_AG
#define cs_d__AMUX CYREG_PRT15_AMUX
#define cs_d__BIE CYREG_PRT15_BIE
#define cs_d__BIT_MASK CYREG_PRT15_BIT_MASK
#define cs_d__BYP CYREG_PRT15_BYP
#define cs_d__CTL CYREG_PRT15_CTL
#define cs_d__DM0 CYREG_PRT15_DM0
#define cs_d__DM1 CYREG_PRT15_DM1
#define cs_d__DM2 CYREG_PRT15_DM2
#define cs_d__DR CYREG_PRT15_DR
#define cs_d__INP_DIS CYREG_PRT15_INP_DIS
#define cs_d__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define cs_d__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define cs_d__LCD_EN CYREG_PRT15_LCD_EN
#define cs_d__MASK 0x02u
#define cs_d__PORT 15u
#define cs_d__PRT CYREG_PRT15_PRT
#define cs_d__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define cs_d__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define cs_d__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define cs_d__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define cs_d__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define cs_d__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define cs_d__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define cs_d__PS CYREG_PRT15_PS
#define cs_d__SHIFT 1u
#define cs_d__SLW CYREG_PRT15_SLW

/* delta_sig_in */
#define delta_sig_in__0__INTTYPE CYREG_PICU0_INTTYPE1
#define delta_sig_in__0__MASK 0x02u
#define delta_sig_in__0__PC CYREG_PRT0_PC1
#define delta_sig_in__0__PORT 0u
#define delta_sig_in__0__SHIFT 1u
#define delta_sig_in__AG CYREG_PRT0_AG
#define delta_sig_in__AMUX CYREG_PRT0_AMUX
#define delta_sig_in__BIE CYREG_PRT0_BIE
#define delta_sig_in__BIT_MASK CYREG_PRT0_BIT_MASK
#define delta_sig_in__BYP CYREG_PRT0_BYP
#define delta_sig_in__CTL CYREG_PRT0_CTL
#define delta_sig_in__DM0 CYREG_PRT0_DM0
#define delta_sig_in__DM1 CYREG_PRT0_DM1
#define delta_sig_in__DM2 CYREG_PRT0_DM2
#define delta_sig_in__DR CYREG_PRT0_DR
#define delta_sig_in__INP_DIS CYREG_PRT0_INP_DIS
#define delta_sig_in__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define delta_sig_in__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define delta_sig_in__LCD_EN CYREG_PRT0_LCD_EN
#define delta_sig_in__MASK 0x02u
#define delta_sig_in__PORT 0u
#define delta_sig_in__PRT CYREG_PRT0_PRT
#define delta_sig_in__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define delta_sig_in__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define delta_sig_in__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define delta_sig_in__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define delta_sig_in__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define delta_sig_in__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define delta_sig_in__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define delta_sig_in__PS CYREG_PRT0_PS
#define delta_sig_in__SHIFT 1u
#define delta_sig_in__SLW CYREG_PRT0_SLW

/* en_level_shift */
#define en_level_shift__0__INTTYPE CYREG_PICU3_INTTYPE6
#define en_level_shift__0__MASK 0x40u
#define en_level_shift__0__PC CYREG_PRT3_PC6
#define en_level_shift__0__PORT 3u
#define en_level_shift__0__SHIFT 6u
#define en_level_shift__AG CYREG_PRT3_AG
#define en_level_shift__AMUX CYREG_PRT3_AMUX
#define en_level_shift__BIE CYREG_PRT3_BIE
#define en_level_shift__BIT_MASK CYREG_PRT3_BIT_MASK
#define en_level_shift__BYP CYREG_PRT3_BYP
#define en_level_shift__CTL CYREG_PRT3_CTL
#define en_level_shift__DM0 CYREG_PRT3_DM0
#define en_level_shift__DM1 CYREG_PRT3_DM1
#define en_level_shift__DM2 CYREG_PRT3_DM2
#define en_level_shift__DR CYREG_PRT3_DR
#define en_level_shift__INP_DIS CYREG_PRT3_INP_DIS
#define en_level_shift__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define en_level_shift__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define en_level_shift__LCD_EN CYREG_PRT3_LCD_EN
#define en_level_shift__MASK 0x40u
#define en_level_shift__PORT 3u
#define en_level_shift__PRT CYREG_PRT3_PRT
#define en_level_shift__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define en_level_shift__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define en_level_shift__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define en_level_shift__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define en_level_shift__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define en_level_shift__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define en_level_shift__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define en_level_shift__PS CYREG_PRT3_PS
#define en_level_shift__SHIFT 6u
#define en_level_shift__SLW CYREG_PRT3_SLW

/* enable_battery */
#define enable_battery__0__INTTYPE CYREG_PICU15_INTTYPE4
#define enable_battery__0__MASK 0x10u
#define enable_battery__0__PC CYREG_IO_PC_PRT15_PC4
#define enable_battery__0__PORT 15u
#define enable_battery__0__SHIFT 4u
#define enable_battery__AG CYREG_PRT15_AG
#define enable_battery__AMUX CYREG_PRT15_AMUX
#define enable_battery__BIE CYREG_PRT15_BIE
#define enable_battery__BIT_MASK CYREG_PRT15_BIT_MASK
#define enable_battery__BYP CYREG_PRT15_BYP
#define enable_battery__CTL CYREG_PRT15_CTL
#define enable_battery__DM0 CYREG_PRT15_DM0
#define enable_battery__DM1 CYREG_PRT15_DM1
#define enable_battery__DM2 CYREG_PRT15_DM2
#define enable_battery__DR CYREG_PRT15_DR
#define enable_battery__INP_DIS CYREG_PRT15_INP_DIS
#define enable_battery__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define enable_battery__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define enable_battery__LCD_EN CYREG_PRT15_LCD_EN
#define enable_battery__MASK 0x10u
#define enable_battery__PORT 15u
#define enable_battery__PRT CYREG_PRT15_PRT
#define enable_battery__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define enable_battery__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define enable_battery__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define enable_battery__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define enable_battery__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define enable_battery__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define enable_battery__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define enable_battery__PS CYREG_PRT15_PS
#define enable_battery__SHIFT 4u
#define enable_battery__SLW CYREG_PRT15_SLW

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_1__INTC_MASK 0x10u
#define isr_1__INTC_NUMBER 4u
#define isr_1__INTC_PRIOR_NUM 7u
#define isr_1__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_2 */
#define isr_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_2__INTC_MASK 0x20u
#define isr_2__INTC_NUMBER 5u
#define isr_2__INTC_PRIOR_NUM 7u
#define isr_2__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define isr_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_3 */
#define isr_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_3__INTC_MASK 0x80000u
#define isr_3__INTC_NUMBER 19u
#define isr_3__INTC_PRIOR_NUM 7u
#define isr_3__INTC_PRIOR_REG CYREG_NVIC_PRI_19
#define isr_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_4 */
#define isr_4__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_4__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_4__INTC_MASK 0x40u
#define isr_4__INTC_NUMBER 6u
#define isr_4__INTC_PRIOR_NUM 7u
#define isr_4__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define isr_4__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_4__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_5 */
#define isr_5__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_5__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_5__INTC_MASK 0x80u
#define isr_5__INTC_NUMBER 7u
#define isr_5__INTC_PRIOR_NUM 7u
#define isr_5__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define isr_5__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_5__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_6 */
#define isr_6__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_6__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_6__INTC_MASK 0x100u
#define isr_6__INTC_NUMBER 8u
#define isr_6__INTC_PRIOR_NUM 7u
#define isr_6__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define isr_6__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_6__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_7 */
#define isr_7__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_7__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_7__INTC_MASK 0x200u
#define isr_7__INTC_NUMBER 9u
#define isr_7__INTC_PRIOR_NUM 7u
#define isr_7__INTC_PRIOR_REG CYREG_NVIC_PRI_9
#define isr_7__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_7__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* miso */
#define miso__0__INTTYPE CYREG_PICU12_INTTYPE3
#define miso__0__MASK 0x08u
#define miso__0__PC CYREG_PRT12_PC3
#define miso__0__PORT 12u
#define miso__0__SHIFT 3u
#define miso__AG CYREG_PRT12_AG
#define miso__BIE CYREG_PRT12_BIE
#define miso__BIT_MASK CYREG_PRT12_BIT_MASK
#define miso__BYP CYREG_PRT12_BYP
#define miso__DM0 CYREG_PRT12_DM0
#define miso__DM1 CYREG_PRT12_DM1
#define miso__DM2 CYREG_PRT12_DM2
#define miso__DR CYREG_PRT12_DR
#define miso__INP_DIS CYREG_PRT12_INP_DIS
#define miso__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define miso__MASK 0x08u
#define miso__PORT 12u
#define miso__PRT CYREG_PRT12_PRT
#define miso__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define miso__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define miso__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define miso__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define miso__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define miso__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define miso__PS CYREG_PRT12_PS
#define miso__SHIFT 3u
#define miso__SIO_CFG CYREG_PRT12_SIO_CFG
#define miso__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define miso__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define miso__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define miso__SLW CYREG_PRT12_SLW

/* mosi */
#define mosi__0__INTTYPE CYREG_PICU3_INTTYPE7
#define mosi__0__MASK 0x80u
#define mosi__0__PC CYREG_PRT3_PC7
#define mosi__0__PORT 3u
#define mosi__0__SHIFT 7u
#define mosi__AG CYREG_PRT3_AG
#define mosi__AMUX CYREG_PRT3_AMUX
#define mosi__BIE CYREG_PRT3_BIE
#define mosi__BIT_MASK CYREG_PRT3_BIT_MASK
#define mosi__BYP CYREG_PRT3_BYP
#define mosi__CTL CYREG_PRT3_CTL
#define mosi__DM0 CYREG_PRT3_DM0
#define mosi__DM1 CYREG_PRT3_DM1
#define mosi__DM2 CYREG_PRT3_DM2
#define mosi__DR CYREG_PRT3_DR
#define mosi__INP_DIS CYREG_PRT3_INP_DIS
#define mosi__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define mosi__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define mosi__LCD_EN CYREG_PRT3_LCD_EN
#define mosi__MASK 0x80u
#define mosi__PORT 3u
#define mosi__PRT CYREG_PRT3_PRT
#define mosi__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define mosi__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define mosi__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define mosi__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define mosi__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define mosi__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define mosi__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define mosi__PS CYREG_PRT3_PS
#define mosi__SHIFT 7u
#define mosi__SLW CYREG_PRT3_SLW

/* pwm_a */
#define pwm_a__0__INTTYPE CYREG_PICU3_INTTYPE5
#define pwm_a__0__MASK 0x20u
#define pwm_a__0__PC CYREG_PRT3_PC5
#define pwm_a__0__PORT 3u
#define pwm_a__0__SHIFT 5u
#define pwm_a__AG CYREG_PRT3_AG
#define pwm_a__AMUX CYREG_PRT3_AMUX
#define pwm_a__BIE CYREG_PRT3_BIE
#define pwm_a__BIT_MASK CYREG_PRT3_BIT_MASK
#define pwm_a__BYP CYREG_PRT3_BYP
#define pwm_a__CTL CYREG_PRT3_CTL
#define pwm_a__DM0 CYREG_PRT3_DM0
#define pwm_a__DM1 CYREG_PRT3_DM1
#define pwm_a__DM2 CYREG_PRT3_DM2
#define pwm_a__DR CYREG_PRT3_DR
#define pwm_a__INP_DIS CYREG_PRT3_INP_DIS
#define pwm_a__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define pwm_a__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define pwm_a__LCD_EN CYREG_PRT3_LCD_EN
#define pwm_a__MASK 0x20u
#define pwm_a__PORT 3u
#define pwm_a__PRT CYREG_PRT3_PRT
#define pwm_a__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define pwm_a__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define pwm_a__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define pwm_a__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define pwm_a__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define pwm_a__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define pwm_a__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define pwm_a__PS CYREG_PRT3_PS
#define pwm_a__SHIFT 5u
#define pwm_a__SLW CYREG_PRT3_SLW

/* pwm_b */
#define pwm_b__0__INTTYPE CYREG_PICU12_INTTYPE0
#define pwm_b__0__MASK 0x01u
#define pwm_b__0__PC CYREG_PRT12_PC0
#define pwm_b__0__PORT 12u
#define pwm_b__0__SHIFT 0u
#define pwm_b__AG CYREG_PRT12_AG
#define pwm_b__BIE CYREG_PRT12_BIE
#define pwm_b__BIT_MASK CYREG_PRT12_BIT_MASK
#define pwm_b__BYP CYREG_PRT12_BYP
#define pwm_b__DM0 CYREG_PRT12_DM0
#define pwm_b__DM1 CYREG_PRT12_DM1
#define pwm_b__DM2 CYREG_PRT12_DM2
#define pwm_b__DR CYREG_PRT12_DR
#define pwm_b__INP_DIS CYREG_PRT12_INP_DIS
#define pwm_b__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define pwm_b__MASK 0x01u
#define pwm_b__PORT 12u
#define pwm_b__PRT CYREG_PRT12_PRT
#define pwm_b__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define pwm_b__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define pwm_b__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define pwm_b__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define pwm_b__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define pwm_b__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define pwm_b__PS CYREG_PRT12_PS
#define pwm_b__SHIFT 0u
#define pwm_b__SIO_CFG CYREG_PRT12_SIO_CFG
#define pwm_b__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define pwm_b__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define pwm_b__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define pwm_b__SLW CYREG_PRT12_SLW

/* rpi_inta */
#define rpi_inta__0__INTTYPE CYREG_PICU3_INTTYPE4
#define rpi_inta__0__MASK 0x10u
#define rpi_inta__0__PC CYREG_PRT3_PC4
#define rpi_inta__0__PORT 3u
#define rpi_inta__0__SHIFT 4u
#define rpi_inta__AG CYREG_PRT3_AG
#define rpi_inta__AMUX CYREG_PRT3_AMUX
#define rpi_inta__BIE CYREG_PRT3_BIE
#define rpi_inta__BIT_MASK CYREG_PRT3_BIT_MASK
#define rpi_inta__BYP CYREG_PRT3_BYP
#define rpi_inta__CTL CYREG_PRT3_CTL
#define rpi_inta__DM0 CYREG_PRT3_DM0
#define rpi_inta__DM1 CYREG_PRT3_DM1
#define rpi_inta__DM2 CYREG_PRT3_DM2
#define rpi_inta__DR CYREG_PRT3_DR
#define rpi_inta__INP_DIS CYREG_PRT3_INP_DIS
#define rpi_inta__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define rpi_inta__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define rpi_inta__LCD_EN CYREG_PRT3_LCD_EN
#define rpi_inta__MASK 0x10u
#define rpi_inta__PORT 3u
#define rpi_inta__PRT CYREG_PRT3_PRT
#define rpi_inta__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define rpi_inta__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define rpi_inta__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define rpi_inta__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define rpi_inta__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define rpi_inta__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define rpi_inta__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define rpi_inta__PS CYREG_PRT3_PS
#define rpi_inta__SHIFT 4u
#define rpi_inta__SLW CYREG_PRT3_SLW

/* rpi_intb */
#define rpi_intb__0__INTTYPE CYREG_PICU12_INTTYPE2
#define rpi_intb__0__MASK 0x04u
#define rpi_intb__0__PC CYREG_PRT12_PC2
#define rpi_intb__0__PORT 12u
#define rpi_intb__0__SHIFT 2u
#define rpi_intb__AG CYREG_PRT12_AG
#define rpi_intb__BIE CYREG_PRT12_BIE
#define rpi_intb__BIT_MASK CYREG_PRT12_BIT_MASK
#define rpi_intb__BYP CYREG_PRT12_BYP
#define rpi_intb__DM0 CYREG_PRT12_DM0
#define rpi_intb__DM1 CYREG_PRT12_DM1
#define rpi_intb__DM2 CYREG_PRT12_DM2
#define rpi_intb__DR CYREG_PRT12_DR
#define rpi_intb__INP_DIS CYREG_PRT12_INP_DIS
#define rpi_intb__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define rpi_intb__MASK 0x04u
#define rpi_intb__PORT 12u
#define rpi_intb__PRT CYREG_PRT12_PRT
#define rpi_intb__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define rpi_intb__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define rpi_intb__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define rpi_intb__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define rpi_intb__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define rpi_intb__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define rpi_intb__PS CYREG_PRT12_PS
#define rpi_intb__SHIFT 2u
#define rpi_intb__SIO_CFG CYREG_PRT12_SIO_CFG
#define rpi_intb__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define rpi_intb__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define rpi_intb__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define rpi_intb__SLW CYREG_PRT12_SLW

/* sar_in1 */
#define sar_in1__0__INTTYPE CYREG_PICU3_INTTYPE3
#define sar_in1__0__MASK 0x08u
#define sar_in1__0__PC CYREG_PRT3_PC3
#define sar_in1__0__PORT 3u
#define sar_in1__0__SHIFT 3u
#define sar_in1__AG CYREG_PRT3_AG
#define sar_in1__AMUX CYREG_PRT3_AMUX
#define sar_in1__BIE CYREG_PRT3_BIE
#define sar_in1__BIT_MASK CYREG_PRT3_BIT_MASK
#define sar_in1__BYP CYREG_PRT3_BYP
#define sar_in1__CTL CYREG_PRT3_CTL
#define sar_in1__DM0 CYREG_PRT3_DM0
#define sar_in1__DM1 CYREG_PRT3_DM1
#define sar_in1__DM2 CYREG_PRT3_DM2
#define sar_in1__DR CYREG_PRT3_DR
#define sar_in1__INP_DIS CYREG_PRT3_INP_DIS
#define sar_in1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define sar_in1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define sar_in1__LCD_EN CYREG_PRT3_LCD_EN
#define sar_in1__MASK 0x08u
#define sar_in1__PORT 3u
#define sar_in1__PRT CYREG_PRT3_PRT
#define sar_in1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define sar_in1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define sar_in1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define sar_in1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define sar_in1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define sar_in1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define sar_in1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define sar_in1__PS CYREG_PRT3_PS
#define sar_in1__SHIFT 3u
#define sar_in1__SLW CYREG_PRT3_SLW

/* sar_in2 */
#define sar_in2__0__INTTYPE CYREG_PICU15_INTTYPE3
#define sar_in2__0__MASK 0x08u
#define sar_in2__0__PC CYREG_IO_PC_PRT15_PC3
#define sar_in2__0__PORT 15u
#define sar_in2__0__SHIFT 3u
#define sar_in2__AG CYREG_PRT15_AG
#define sar_in2__AMUX CYREG_PRT15_AMUX
#define sar_in2__BIE CYREG_PRT15_BIE
#define sar_in2__BIT_MASK CYREG_PRT15_BIT_MASK
#define sar_in2__BYP CYREG_PRT15_BYP
#define sar_in2__CTL CYREG_PRT15_CTL
#define sar_in2__DM0 CYREG_PRT15_DM0
#define sar_in2__DM1 CYREG_PRT15_DM1
#define sar_in2__DM2 CYREG_PRT15_DM2
#define sar_in2__DR CYREG_PRT15_DR
#define sar_in2__INP_DIS CYREG_PRT15_INP_DIS
#define sar_in2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define sar_in2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define sar_in2__LCD_EN CYREG_PRT15_LCD_EN
#define sar_in2__MASK 0x08u
#define sar_in2__PORT 15u
#define sar_in2__PRT CYREG_PRT15_PRT
#define sar_in2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define sar_in2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define sar_in2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define sar_in2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define sar_in2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define sar_in2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define sar_in2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define sar_in2__PS CYREG_PRT15_PS
#define sar_in2__SHIFT 3u
#define sar_in2__SLW CYREG_PRT15_SLW

/* sar_in3 */
#define sar_in3__0__INTTYPE CYREG_PICU0_INTTYPE0
#define sar_in3__0__MASK 0x01u
#define sar_in3__0__PC CYREG_PRT0_PC0
#define sar_in3__0__PORT 0u
#define sar_in3__0__SHIFT 0u
#define sar_in3__AG CYREG_PRT0_AG
#define sar_in3__AMUX CYREG_PRT0_AMUX
#define sar_in3__BIE CYREG_PRT0_BIE
#define sar_in3__BIT_MASK CYREG_PRT0_BIT_MASK
#define sar_in3__BYP CYREG_PRT0_BYP
#define sar_in3__CTL CYREG_PRT0_CTL
#define sar_in3__DM0 CYREG_PRT0_DM0
#define sar_in3__DM1 CYREG_PRT0_DM1
#define sar_in3__DM2 CYREG_PRT0_DM2
#define sar_in3__DR CYREG_PRT0_DR
#define sar_in3__INP_DIS CYREG_PRT0_INP_DIS
#define sar_in3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define sar_in3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define sar_in3__LCD_EN CYREG_PRT0_LCD_EN
#define sar_in3__MASK 0x01u
#define sar_in3__PORT 0u
#define sar_in3__PRT CYREG_PRT0_PRT
#define sar_in3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define sar_in3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define sar_in3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define sar_in3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define sar_in3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define sar_in3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define sar_in3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define sar_in3__PS CYREG_PRT0_PS
#define sar_in3__SHIFT 0u
#define sar_in3__SLW CYREG_PRT0_SLW

/* sar_in4 */
#define sar_in4__0__INTTYPE CYREG_PICU0_INTTYPE7
#define sar_in4__0__MASK 0x80u
#define sar_in4__0__PC CYREG_PRT0_PC7
#define sar_in4__0__PORT 0u
#define sar_in4__0__SHIFT 7u
#define sar_in4__AG CYREG_PRT0_AG
#define sar_in4__AMUX CYREG_PRT0_AMUX
#define sar_in4__BIE CYREG_PRT0_BIE
#define sar_in4__BIT_MASK CYREG_PRT0_BIT_MASK
#define sar_in4__BYP CYREG_PRT0_BYP
#define sar_in4__CTL CYREG_PRT0_CTL
#define sar_in4__DM0 CYREG_PRT0_DM0
#define sar_in4__DM1 CYREG_PRT0_DM1
#define sar_in4__DM2 CYREG_PRT0_DM2
#define sar_in4__DR CYREG_PRT0_DR
#define sar_in4__INP_DIS CYREG_PRT0_INP_DIS
#define sar_in4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define sar_in4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define sar_in4__LCD_EN CYREG_PRT0_LCD_EN
#define sar_in4__MASK 0x80u
#define sar_in4__PORT 0u
#define sar_in4__PRT CYREG_PRT0_PRT
#define sar_in4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define sar_in4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define sar_in4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define sar_in4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define sar_in4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define sar_in4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define sar_in4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define sar_in4__PS CYREG_PRT0_PS
#define sar_in4__SHIFT 7u
#define sar_in4__SLW CYREG_PRT0_SLW

/* sclk */
#define sclk__0__INTTYPE CYREG_PICU15_INTTYPE2
#define sclk__0__MASK 0x04u
#define sclk__0__PC CYREG_IO_PC_PRT15_PC2
#define sclk__0__PORT 15u
#define sclk__0__SHIFT 2u
#define sclk__AG CYREG_PRT15_AG
#define sclk__AMUX CYREG_PRT15_AMUX
#define sclk__BIE CYREG_PRT15_BIE
#define sclk__BIT_MASK CYREG_PRT15_BIT_MASK
#define sclk__BYP CYREG_PRT15_BYP
#define sclk__CTL CYREG_PRT15_CTL
#define sclk__DM0 CYREG_PRT15_DM0
#define sclk__DM1 CYREG_PRT15_DM1
#define sclk__DM2 CYREG_PRT15_DM2
#define sclk__DR CYREG_PRT15_DR
#define sclk__INP_DIS CYREG_PRT15_INP_DIS
#define sclk__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define sclk__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define sclk__LCD_EN CYREG_PRT15_LCD_EN
#define sclk__MASK 0x04u
#define sclk__PORT 15u
#define sclk__PRT CYREG_PRT15_PRT
#define sclk__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define sclk__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define sclk__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define sclk__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define sclk__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define sclk__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define sclk__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define sclk__PS CYREG_PRT15_PS
#define sclk__SHIFT 2u
#define sclk__SLW CYREG_PRT15_SLW

/* slush_inta */
#define slush_inta__0__INTTYPE CYREG_PICU3_INTTYPE1
#define slush_inta__0__MASK 0x02u
#define slush_inta__0__PC CYREG_PRT3_PC1
#define slush_inta__0__PORT 3u
#define slush_inta__0__SHIFT 1u
#define slush_inta__AG CYREG_PRT3_AG
#define slush_inta__AMUX CYREG_PRT3_AMUX
#define slush_inta__BIE CYREG_PRT3_BIE
#define slush_inta__BIT_MASK CYREG_PRT3_BIT_MASK
#define slush_inta__BYP CYREG_PRT3_BYP
#define slush_inta__CTL CYREG_PRT3_CTL
#define slush_inta__DM0 CYREG_PRT3_DM0
#define slush_inta__DM1 CYREG_PRT3_DM1
#define slush_inta__DM2 CYREG_PRT3_DM2
#define slush_inta__DR CYREG_PRT3_DR
#define slush_inta__INP_DIS CYREG_PRT3_INP_DIS
#define slush_inta__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define slush_inta__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define slush_inta__LCD_EN CYREG_PRT3_LCD_EN
#define slush_inta__MASK 0x02u
#define slush_inta__PORT 3u
#define slush_inta__PRT CYREG_PRT3_PRT
#define slush_inta__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define slush_inta__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define slush_inta__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define slush_inta__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define slush_inta__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define slush_inta__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define slush_inta__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define slush_inta__PS CYREG_PRT3_PS
#define slush_inta__SHIFT 1u
#define slush_inta__SLW CYREG_PRT3_SLW

/* slush_intb */
#define slush_intb__0__INTTYPE CYREG_PICU3_INTTYPE0
#define slush_intb__0__MASK 0x01u
#define slush_intb__0__PC CYREG_PRT3_PC0
#define slush_intb__0__PORT 3u
#define slush_intb__0__SHIFT 0u
#define slush_intb__AG CYREG_PRT3_AG
#define slush_intb__AMUX CYREG_PRT3_AMUX
#define slush_intb__BIE CYREG_PRT3_BIE
#define slush_intb__BIT_MASK CYREG_PRT3_BIT_MASK
#define slush_intb__BYP CYREG_PRT3_BYP
#define slush_intb__CTL CYREG_PRT3_CTL
#define slush_intb__DM0 CYREG_PRT3_DM0
#define slush_intb__DM1 CYREG_PRT3_DM1
#define slush_intb__DM2 CYREG_PRT3_DM2
#define slush_intb__DR CYREG_PRT3_DR
#define slush_intb__INP_DIS CYREG_PRT3_INP_DIS
#define slush_intb__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define slush_intb__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define slush_intb__LCD_EN CYREG_PRT3_LCD_EN
#define slush_intb__MASK 0x01u
#define slush_intb__PORT 3u
#define slush_intb__PRT CYREG_PRT3_PRT
#define slush_intb__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define slush_intb__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define slush_intb__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define slush_intb__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define slush_intb__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define slush_intb__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define slush_intb__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define slush_intb__PS CYREG_PRT3_PS
#define slush_intb__SHIFT 0u
#define slush_intb__SLW CYREG_PRT3_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Start1"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x000002BFu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x0000000Fu
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
