design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/Users/xwen/KWS/openlane/kws_wrapper,kws_wrapper,24_06_11_03_39,flow completed,0h11m3s0ms,0h10m8s0ms,46972.222222222226,0.09,18788.88888888889,17.57,-1,715.59,1599,0,0,0,0,0,0,0,10,9,0,-1,-1,168056,20601,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,108943439.0,0.0,37.46,39.14,36.14,31.29,-1,1725,2454,52,772,0,0,0,1733,16,31,18,13,90,16,4,1330,49,86,13,5096,1144,87,1477,1691,9495,80146.8672,-1,-1,-1,0.000438,0.000871,1.29e-08,-1,-1,-1,0.48999999999999844,25.0,40.0,25,1,40,153.18,153.6,0.25,1,10,0.5,0,sky130_fd_sc_hd,AREA 0
