read -sv run_verilog_mid/adder_32b_10_71_442cc41481420ee2a190aac974aaf599.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_71_442cc41481420ee2a190aac974aaf599_yosys.v
