$date
	Sat Aug 06 20:02:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ rst $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
x!
$end
#10
0!
1"
#12
1#
#20
0"
#30
1!
1"
#32
0#
#40
0"
#49
1#
#50
1"
#60
0"
#61
1$
#70
0!
1"
#80
0"
#81
0$
#90
1!
1"
#100
0"
#101
