// Seed: 1572895292
module module_0 (
    output wor id_0,
    input wand id_1,
    input supply1 id_2,
    output tri1 id_3
    , id_6, id_7, id_8,
    input tri id_4
);
  assign id_8 = id_6;
  wire id_9;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1
    , id_20,
    input wor id_2,
    input wire id_3,
    input tri1 id_4,
    output supply1 id_5,
    output wor id_6,
    input tri id_7,
    input tri id_8,
    input supply1 id_9,
    input supply1 id_10,
    input supply1 id_11,
    input tri0 id_12,
    input wand id_13,
    output wire id_14,
    input uwire id_15,
    input wor id_16,
    input wor id_17,
    output uwire id_18
);
  assign id_18 = 1'b0;
  wire id_21, id_22;
  assign id_5 = 1;
  module_0(
      id_14, id_10, id_1, id_18, id_9
  );
endmodule
