$comment
	File created using the following command:
		vcd file Register_Demo.msim.vcd -direction
$end
$date
	Fri Mar 17 12:25:16 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module register8_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " dataIn [7] $end
$var wire 1 # dataIn [6] $end
$var wire 1 $ dataIn [5] $end
$var wire 1 % dataIn [4] $end
$var wire 1 & dataIn [3] $end
$var wire 1 ' dataIn [2] $end
$var wire 1 ( dataIn [1] $end
$var wire 1 ) dataIn [0] $end
$var wire 1 * dataOut [7] $end
$var wire 1 + dataOut [6] $end
$var wire 1 , dataOut [5] $end
$var wire 1 - dataOut [4] $end
$var wire 1 . dataOut [3] $end
$var wire 1 / dataOut [2] $end
$var wire 1 0 dataOut [1] $end
$var wire 1 1 dataOut [0] $end
$var wire 1 2 wrEn $end

$scope module i1 $end
$var wire 1 3 gnd $end
$var wire 1 4 vcc $end
$var wire 1 5 unknown $end
$var wire 1 6 devoe $end
$var wire 1 7 devclrn $end
$var wire 1 8 devpor $end
$var wire 1 9 ww_devoe $end
$var wire 1 : ww_devclrn $end
$var wire 1 ; ww_devpor $end
$var wire 1 < ww_clk $end
$var wire 1 = ww_wrEn $end
$var wire 1 > ww_dataIn [7] $end
$var wire 1 ? ww_dataIn [6] $end
$var wire 1 @ ww_dataIn [5] $end
$var wire 1 A ww_dataIn [4] $end
$var wire 1 B ww_dataIn [3] $end
$var wire 1 C ww_dataIn [2] $end
$var wire 1 D ww_dataIn [1] $end
$var wire 1 E ww_dataIn [0] $end
$var wire 1 F ww_dataOut [7] $end
$var wire 1 G ww_dataOut [6] $end
$var wire 1 H ww_dataOut [5] $end
$var wire 1 I ww_dataOut [4] $end
$var wire 1 J ww_dataOut [3] $end
$var wire 1 K ww_dataOut [2] $end
$var wire 1 L ww_dataOut [1] $end
$var wire 1 M ww_dataOut [0] $end
$var wire 1 N \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 O \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 P \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 Q \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 R \dataOut[0]~output_o\ $end
$var wire 1 S \dataOut[1]~output_o\ $end
$var wire 1 T \dataOut[2]~output_o\ $end
$var wire 1 U \dataOut[3]~output_o\ $end
$var wire 1 V \dataOut[4]~output_o\ $end
$var wire 1 W \dataOut[5]~output_o\ $end
$var wire 1 X \dataOut[6]~output_o\ $end
$var wire 1 Y \dataOut[7]~output_o\ $end
$var wire 1 Z \clk~input_o\ $end
$var wire 1 [ \clk~inputclkctrl_outclk\ $end
$var wire 1 \ \dataIn[0]~input_o\ $end
$var wire 1 ] \dataOut[0]~reg0feeder_combout\ $end
$var wire 1 ^ \wrEn~input_o\ $end
$var wire 1 _ \dataOut[0]~reg0_q\ $end
$var wire 1 ` \dataIn[1]~input_o\ $end
$var wire 1 a \dataOut[1]~reg0_q\ $end
$var wire 1 b \dataIn[2]~input_o\ $end
$var wire 1 c \dataOut[2]~reg0feeder_combout\ $end
$var wire 1 d \dataOut[2]~reg0_q\ $end
$var wire 1 e \dataIn[3]~input_o\ $end
$var wire 1 f \dataOut[3]~reg0feeder_combout\ $end
$var wire 1 g \dataOut[3]~reg0_q\ $end
$var wire 1 h \dataIn[4]~input_o\ $end
$var wire 1 i \dataOut[4]~reg0_q\ $end
$var wire 1 j \dataIn[5]~input_o\ $end
$var wire 1 k \dataOut[5]~reg0feeder_combout\ $end
$var wire 1 l \dataOut[5]~reg0_q\ $end
$var wire 1 m \dataIn[6]~input_o\ $end
$var wire 1 n \dataOut[6]~reg0_q\ $end
$var wire 1 o \dataIn[7]~input_o\ $end
$var wire 1 p \dataOut[7]~reg0feeder_combout\ $end
$var wire 1 q \dataOut[7]~reg0_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
02
03
14
x5
16
17
18
19
1:
1;
1<
0=
0R
0S
0T
0U
0V
0W
0X
0Y
1Z
1[
0\
0]
0^
0_
1`
0a
0b
0c
0d
1e
1f
0g
1h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0"
0#
0$
1%
1&
0'
1(
0)
0*
0+
0,
0-
0.
0/
00
01
0>
0?
0@
1A
1B
0C
1D
0E
0F
0G
0H
0I
0J
0K
0L
0M
1N
1O
1P
1Q
$end
#5000
0!
0<
0Z
0Q
0[
#25000
1!
1<
1Z
1Q
1[
#45000
0!
0<
0Z
0Q
0[
#50000
1#
0(
1)
1E
0D
1?
1m
0`
1\
1]
#65000
1!
1<
1Z
1Q
1[
#85000
0!
0<
0Z
0Q
0[
#100000
1(
0&
1'
1D
1C
0B
0e
1b
1`
1c
0f
#105000
1!
1<
1Z
1Q
1[
#125000
0!
0<
0Z
0Q
0[
#145000
1!
1<
1Z
1Q
1[
#150000
0'
0C
0b
0c
#165000
0!
0<
0Z
0Q
0[
#185000
1!
1<
1Z
1Q
1[
#200000
1'
0(
0#
1"
1$
0D
1C
1@
0?
1>
1o
0m
1j
1b
0`
1c
1k
1p
#205000
0!
0<
0Z
0Q
0[
#225000
1!
1<
1Z
1Q
1[
#245000
0!
0<
0Z
0Q
0[
#250000
1#
0"
0$
0%
0A
0@
1?
0>
0o
1m
0j
0h
0k
0p
#265000
1!
1<
1Z
1Q
1[
#285000
0!
0<
0Z
0Q
0[
#300000
1$
1%
1(
0)
0E
1D
1A
1@
1j
1h
1`
0\
0]
1k
#305000
1!
1<
1Z
1Q
1[
#325000
0!
0<
0Z
0Q
0[
#345000
1!
1<
1Z
1Q
1[
#350000
0$
0%
0(
0#
0D
0A
0@
0?
0m
0j
0h
0`
0k
#365000
0!
0<
0Z
0Q
0[
#385000
1!
1<
1Z
1Q
1[
#400000
1%
1#
1"
1&
12
1B
1A
1?
1>
1=
1^
1o
1m
1h
1e
1f
1p
#405000
0!
0<
0Z
0Q
0[
#425000
1!
1<
1Z
1Q
1[
1d
1g
1i
1n
1q
1Y
1X
1V
1U
1T
1F
1G
1I
1J
1K
1/
1.
1-
1+
1*
#445000
0!
0<
0Z
0Q
0[
#450000
0%
1$
1(
1D
0A
1@
1j
0h
1`
1k
#465000
1!
1<
1Z
1Q
1[
1a
0i
1l
1W
0V
1S
1H
0I
1L
10
0-
1,
#485000
0!
0<
0Z
0Q
0[
#500000
1%
0$
0#
0"
1A
0@
0?
0>
0o
0m
0j
1h
0k
0p
#505000
1!
1<
1Z
1Q
1[
1i
0l
0n
0q
0Y
0X
0W
1V
0F
0G
0H
1I
1-
0,
0+
0*
#525000
0!
0<
0Z
0Q
0[
#545000
1!
1<
1Z
1Q
1[
#550000
0%
0(
0&
0'
0D
0C
0B
0A
0h
0e
0b
0`
0c
0f
#565000
0!
0<
0Z
0Q
0[
#585000
1!
1<
1Z
1Q
1[
0a
0d
0g
0i
0V
0U
0T
0S
0I
0J
0K
0L
00
0/
0.
0-
#600000
1(
1&
1$
1#
1"
1D
1B
1@
1?
1>
1o
1m
1j
1e
1`
1f
1k
1p
#605000
0!
0<
0Z
0Q
0[
#625000
1!
1<
1Z
1Q
1[
1a
1g
1l
1n
1q
1Y
1X
1W
1U
1S
1F
1G
1H
1J
1L
10
1.
1,
1+
1*
#645000
0!
0<
0Z
0Q
0[
#650000
0&
0"
1)
1E
0B
0>
0o
0e
1\
1]
0f
0p
#665000
1!
1<
1Z
1Q
1[
1_
0g
0q
0Y
0U
1R
0F
0J
1M
11
0.
0*
#685000
0!
0<
0Z
0Q
0[
#700000
1&
1"
0(
0$
0#
0D
1B
0@
0?
1>
1o
0m
0j
1e
0`
1f
0k
1p
#705000
1!
1<
1Z
1Q
1[
0a
1g
0l
0n
1q
1Y
0X
0W
1U
0S
1F
0G
0H
1J
0L
00
1.
0,
0+
1*
#725000
0!
0<
0Z
0Q
0[
#745000
1!
1<
1Z
1Q
1[
#750000
0"
1(
1#
1D
1?
0>
0o
1m
1`
0p
#765000
0!
0<
0Z
0Q
0[
#785000
1!
1<
1Z
1Q
1[
1a
1n
0q
0Y
1X
1S
0F
1G
1L
10
1+
0*
#800000
0&
1$
0)
1%
02
0E
0B
1A
1@
0=
0^
1j
1h
0e
0\
0]
0f
1k
#805000
0!
0<
0Z
0Q
0[
#825000
1!
1<
1Z
1Q
1[
#845000
0!
0<
0Z
0Q
0[
#850000
1)
0(
1E
0D
0`
1\
1]
#865000
1!
1<
1Z
1Q
1[
#885000
0!
0<
0Z
0Q
0[
#900000
0)
1&
0%
1'
0E
1C
1B
0A
0h
1e
1b
0\
0]
1c
1f
#905000
1!
1<
1Z
1Q
1[
#925000
0!
0<
0Z
0Q
0[
#945000
1!
1<
1Z
1Q
1[
#950000
1)
1%
0'
1(
0$
1E
1D
0C
1A
0@
0j
1h
0b
1`
1\
1]
0c
0k
#965000
0!
0<
0Z
0Q
0[
#985000
1!
1<
1Z
1Q
1[
#1000000
