#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Aug 29 09:41:14 2025
# Process ID         : 28260
# Current directory  : C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/TOP_Vivado
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent33664 C:\Users\Olayi\CSUN\ECE_526_FIlter_Project\TOP_Vivado\TOP.xpr
# Log file           : C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/TOP_Vivado/vivado.log
# Journal file       : C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/TOP_Vivado\vivado.jou
# Running On         : Qboy
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) 7 150U
# CPU Frequency      : 2611 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 12
# Host memory        : 16876 MB
# Swap memory        : 27917 MB
# Total Virtual      : 44794 MB
# Available Virtual  : 26859 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/TOP_Vivado/TOP.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Users/Olayi/.Xilinx/xinstall/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Users/Olayi/.Xilinx/xinstall/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Users/Olayi/.Xilinx/xinstall/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/Olayi/ECE_526_Design_Filter/TOP' since last save.
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/Users/Olayi/CSUN/AppData/Roaming/Xilinx/Vivado/2024.2/xhub/board_store/xilinx_board_store'; using path 'C:/Users/Olayi/AppData/Roaming/Xilinx/Vivado/2024.2/xhub/board_store/xilinx_board_store' instead.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/TOP_Vivado/TOP.gen/sources_1'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/Sampling/Sampling.srcs/sources_1/new/Sample.v', nor could it be found using path 'C:/Users/Olayi/ECE_526_Design_Filter/Sampling/Sampling.srcs/sources_1/new/Sample.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/IIR_Filter/IIR_Filter.srcs/sources_1/new/simple_IIR_Filter.v', nor could it be found using path 'C:/Users/Olayi/ECE_526_Design_Filter/IIR_Filter/IIR_Filter.srcs/sources_1/new/simple_IIR_Filter.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/test_signal.mem', nor could it be found using path 'C:/Users/Olayi/ECE_526_Design_Filter/test_signal.mem'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/Olayi/.Xilinx/xinstall/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 1593.805 ; gain = 366.152
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/test_signal.mem] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/test_signal.mem
export_ip_user_files -of_objects  [get_files C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/Sampling/Sampling.srcs/sources_1/new/Sample.v] -no_script -reset -force -quiet
remove_files  C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/Sampling/Sampling.srcs/sources_1/new/Sample.v
export_ip_user_files -of_objects  [get_files C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/IIR_Filter/IIR_Filter.srcs/sources_1/new/simple_IIR_Filter.v] -no_script -reset -force -quiet
remove_files  C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/IIR_Filter/IIR_Filter.srcs/sources_1/new/simple_IIR_Filter.v
add_files -norecurse {C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/Sampling_Vivado/Sampling.srcs/sources_1/new/Sample.v C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/IIR_Filter_Vivado/IIR_Filter.srcs/sources_1/new/simple_IIR_Filter.v}
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/TOP_Vivado/TOP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Users/Olayi/.Xilinx/xinstall/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/TOP_Vivado/TOP.sim/sim_1/behav/xsim/test_signal_t.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/TOP_Vivado/TOP.sim/sim_1/behav/xsim/test_signal_t.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/TOP_Vivado/TOP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/Sampling_Vivado/Sampling.srcs/sources_1/new/Sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sample
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/IIR_Filter_Vivado/IIR_Filter.srcs/sources_1/new/simple_IIR_Filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_IIR_Filter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/TOP_Vivado/TOP.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/TOP_Vivado/TOP.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/TOP_Vivado/TOP.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/TOP_Vivado/TOP.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Users/Olayi/.Xilinx/xinstall/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sample
Compiling module xil_defaultlib.simple_IIR_Filter
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/TOP_Vivado/TOP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200us
$finish called at time : 10255 ns : File "C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/TOP_Vivado/TOP.srcs/sim_1/new/top_tb.v" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1653.941 ; gain = 19.469
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 29 09:52:27 2025...
