$date
	Wed Jan 29 18:37:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module WriteBack_tb $end
$var wire 32 ! ResultW [31:0] $end
$var reg 32 " ALUResultW [31:0] $end
$var reg 32 # PCPlus4W [31:0] $end
$var reg 32 $ ReadDataW [31:0] $end
$var reg 1 % ResultSrcW $end
$var reg 1 & clk $end
$var reg 1 ' rst $end
$scope module writeback $end
$var wire 32 ( ALUResultW [31:0] $end
$var wire 32 ) PCPlus4W [31:0] $end
$var wire 32 * ReadDataW [31:0] $end
$var wire 1 % ResultSrcW $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var wire 32 + ResultW [31:0] $end
$scope module result_mux $end
$var wire 32 , a [31:0] $end
$var wire 32 - b [31:0] $end
$var wire 1 % sel $end
$var wire 32 . y [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
0'
0&
x%
bx $
bx #
bx "
bx !
$end
#5
1&
#10
b1000 !
b1000 +
b1000 .
0&
0%
b1100 $
b1100 *
b1100 -
b1000 "
b1000 (
b1000 ,
b100 #
b100 )
1'
#15
1&
#20
b1100 !
b1100 +
b1100 .
0&
1%
#25
1&
#30
0&
#35
1&
#40
0&
