1518181990 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab06-mem/mem.sv
1728665649 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab06-mem/mem_test.sv
1518181992 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab06-mem/top.sv
