[2025-09-18 06:30:25] START suite=qualcomm_srv trace=srv340_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv340_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2571601 heartbeat IPC: 3.889 cumulative IPC: 3.889 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5062993 heartbeat IPC: 4.014 cumulative IPC: 3.95 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5062993 cumulative IPC: 3.95 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5062993 cumulative IPC: 3.95 (Simulation time: 00 hr 01 min 13 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 30000003 cycles: 10287796 heartbeat IPC: 1.914 cumulative IPC: 1.914 (Simulation time: 00 hr 02 min 08 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 40000004 cycles: 16647390 heartbeat IPC: 1.572 cumulative IPC: 1.726 (Simulation time: 00 hr 03 min 08 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 21390697 heartbeat IPC: 2.108 cumulative IPC: 1.837 (Simulation time: 00 hr 04 min 00 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 26173947 heartbeat IPC: 2.091 cumulative IPC: 1.895 (Simulation time: 00 hr 04 min 51 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 30848197 heartbeat IPC: 2.139 cumulative IPC: 1.939 (Simulation time: 00 hr 05 min 41 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 35529598 heartbeat IPC: 2.136 cumulative IPC: 1.969 (Simulation time: 00 hr 06 min 32 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 40226317 heartbeat IPC: 2.129 cumulative IPC: 1.991 (Simulation time: 00 hr 07 min 22 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 44904853 heartbeat IPC: 2.137 cumulative IPC: 2.008 (Simulation time: 00 hr 08 min 13 sec)
Heartbeat CPU 0 instructions: 110000012 cycles: 49579864 heartbeat IPC: 2.139 cumulative IPC: 2.022 (Simulation time: 00 hr 09 min 03 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 49203541 cumulative IPC: 2.032 (Simulation time: 00 hr 09 min 55 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 49203541 cumulative IPC: 2.032 (Simulation time: 00 hr 09 min 55 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv340_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.032 instructions: 100000001 cycles: 49203541
CPU 0 Branch Prediction Accuracy: 96.4% MPKI: 5.619 Average ROB Occupancy at Mispredict: 42.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00979
BRANCH_INDIRECT: 0.00581
BRANCH_CONDITIONAL: 5.558
BRANCH_DIRECT_CALL: 0.02446
BRANCH_INDIRECT_CALL: 0.00721
BRANCH_RETURN: 0.01451


====Backend Stall Breakdown====
ROB_STALL: 100857
LQ_STALL: 0
SQ_STALL: 922629


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 257
REPLAY_LOAD: 111.18898
NON_REPLAY_LOAD: 27.716124

== Total ==
ADDR_TRANS: 22102
REPLAY_LOAD: 14121
NON_REPLAY_LOAD: 64634

== Counts ==
ADDR_TRANS: 86
REPLAY_LOAD: 127
NON_REPLAY_LOAD: 2332

cpu0->cpu0_STLB TOTAL        ACCESS:    1354581 HIT:    1352936 MISS:       1645 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1354581 HIT:    1352936 MISS:       1645 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 602.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7270638 HIT:    7177850 MISS:      92788 MSHR_MERGE:      15884
cpu0->cpu0_L2C LOAD         ACCESS:    7159367 HIT:    7131641 MISS:      27726 MSHR_MERGE:       5742
cpu0->cpu0_L2C RFO          ACCESS:      35540 HIT:       3932 MISS:      31608 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:      33079 HIT:       2305 MISS:      30774 MSHR_MERGE:      10142
cpu0->cpu0_L2C WRITE        ACCESS:      39933 HIT:      39916 MISS:         17 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       2719 HIT:         56 MISS:       2663 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      32478 ISSUED:      31315 USEFUL:       6499 USELESS:        139
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 137.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   16354448 HIT:    6112412 MISS:   10242036 MSHR_MERGE:    3106728
cpu0->cpu0_L1I LOAD         ACCESS:   16354448 HIT:    6112412 MISS:   10242036 MSHR_MERGE:    3106728
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.32 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29463817 HIT:   29328700 MISS:     135117 MSHR_MERGE:      71027
cpu0->cpu0_L1D LOAD         ACCESS:   14858946 HIT:   14825428 MISS:      33518 MSHR_MERGE:       9458
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     429746 HIT:     425989 MISS:       3757 MSHR_MERGE:       1986
cpu0->cpu0_L1D WRITE        ACCESS:   14171663 HIT:   14076554 MISS:      95109 MSHR_MERGE:      59569
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3462 HIT:        729 MISS:       2733 MSHR_MERGE:         14
cpu0->cpu0_L1D PREFETCH REQUESTED:    1607198 ISSUED:     429746 USEFUL:        629 USELESS:        228
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 133.8 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13693719 HIT:   11805343 MISS:    1888376 MSHR_MERGE:     985947
cpu0->cpu0_ITLB LOAD         ACCESS:   13693719 HIT:   11805343 MISS:    1888376 MSHR_MERGE:     985947
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.304 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   26729275 HIT:   25925503 MISS:     803772 MSHR_MERGE:     351620
cpu0->cpu0_DTLB LOAD         ACCESS:   26729275 HIT:   25925503 MISS:     803772 MSHR_MERGE:     351620
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.578 cycles
cpu0->LLC TOTAL        ACCESS:     109427 HIT:      43910 MISS:      65517 MSHR_MERGE:      12103
cpu0->LLC LOAD         ACCESS:      21984 HIT:       4959 MISS:      17025 MSHR_MERGE:       2381
cpu0->LLC RFO          ACCESS:      31608 HIT:       5723 MISS:      25885 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      20632 HIT:        623 MISS:      20009 MSHR_MERGE:       9722
cpu0->LLC WRITE        ACCESS:      32540 HIT:      32518 MISS:         22 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2663 HIT:         87 MISS:       2576 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 136.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7498
  ROW_BUFFER_MISS:      45888
  AVG DBUS CONGESTED CYCLE: 3.807
Channel 0 WQ ROW_BUFFER_HIT:       1869
  ROW_BUFFER_MISS:      11172
  FULL:          0
Channel 0 REFRESHES ISSUED:       4101

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       701881         1411          498         2654
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           16           20            9          624
  STLB miss resolved @ L2C                0            4            6            3           61
  STLB miss resolved @ LLC                0            5            2           11           81
  STLB miss resolved @ MEM                0           27           36           44         1292

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             181936        64573      1309870          640          678
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1            0            5          193
  STLB miss resolved @ L2C                0            1            2            0           24
  STLB miss resolved @ LLC                0            3            7            8           28
  STLB miss resolved @ MEM                0            0            6           30          840
[2025-09-18 06:40:20] END   suite=qualcomm_srv trace=srv340_ap (rc=0)
