# Asynchronous_FIFO
 Asynchronous and Synchronous FIFO is designed in Verilog HDL for the exchange of data values between different clock domains. − Gray code encoding used for inter-clock domain control data transfer to avoid multi-bit signal transition . −Implemented Two Flip-Flop Synchronizer to avoid meta-stability issue in Cross Domain Clocking(CDC).

# Block Diagram of Asynchronous FIFO:- 
![alt text]( https://github.com/Anshul380/Synchronous_Asynchronous_FIFO/blob/main/FIFO_TOP_LEVEL.png?raw=true)




