{"Source Block": ["hdl/library/util_wfifo/util_wfifo.v@119:129@HdlIdDef", "\n  // internal registers\n\n  reg     [ 1:0]                  adc_wovf_m = 'd0;\n  reg                             adc_wovf = 'd0;\n  reg                             dma_wr_int = 'd0;\n  reg                             fifo_rst = 'd0;\n  reg                             fifo_rst_p = 'd0;\n  reg                             fifo_rstn = 'd0;\n\n  // internal signals\n"], "Clone Blocks": [["hdl/library/util_wfifo/util_wfifo.v@117:127", "  input   [DMA_DATA_WIDTH-1:0]    fifo_rdata;\n  input                           fifo_rempty;\n\n  // internal registers\n\n  reg     [ 1:0]                  adc_wovf_m = 'd0;\n  reg                             adc_wovf = 'd0;\n  reg                             dma_wr_int = 'd0;\n  reg                             fifo_rst = 'd0;\n  reg                             fifo_rst_p = 'd0;\n  reg                             fifo_rstn = 'd0;\n"], ["hdl/library/util_wfifo/util_wfifo.v@121:131", "\n  reg     [ 1:0]                  adc_wovf_m = 'd0;\n  reg                             adc_wovf = 'd0;\n  reg                             dma_wr_int = 'd0;\n  reg                             fifo_rst = 'd0;\n  reg                             fifo_rst_p = 'd0;\n  reg                             fifo_rstn = 'd0;\n\n  // internal signals\n\n  wire                            dma_wready_s;\n"]], "Diff Content": {"Delete": [[124, "  reg                             dma_wr_int = 'd0;\n"]], "Add": []}}