

================================================================
== Vitis HLS Report for 'process_data_Pipeline_VITIS_LOOP_941_8_VITIS_LOOP_943_9'
================================================================
* Date:           Tue Aug  8 12:28:33 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.399 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    61445|    61445|  0.614 ms|  0.614 ms|  61445|  61445|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_941_8_VITIS_LOOP_943_9  |    61443|    61443|         5|          1|          1|  61440|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      134|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|       59|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|       59|      197|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------------+---------------------------------+--------------+
    |                Instance               |              Module             |  Expression  |
    +---------------------------------------+---------------------------------+--------------+
    |mac_muladd_9ns_13ns_13ns_22_4_1_U5089  |mac_muladd_9ns_13ns_13ns_22_4_1  |  i0 * i1 + i2|
    +---------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln941_1_fu_131_p2      |         +|   0|  0|  16|           9|           1|
    |add_ln941_fu_119_p2        |         +|   0|  0|  23|          16|           1|
    |add_ln943_fu_163_p2        |         +|   0|  0|  15|           8|           1|
    |add_ln945_fu_187_p2        |         +|   0|  0|  20|          13|          13|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln941_fu_113_p2       |      icmp|   0|  0|  23|          16|          14|
    |icmp_ln943_fu_137_p2       |      icmp|   0|  0|  16|           8|           9|
    |select_ln941_1_fu_151_p3   |    select|   0|  0|   9|           1|           9|
    |select_ln941_fu_143_p3     |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 134|          74|          52|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2     |   9|          2|    1|          2|
    |indvar_flatten13_fu_64      |   9|          2|   16|         32|
    |j_fu_60                     |   9|          2|    9|         18|
    |k_fu_56                     |   9|          2|    8|         16|
    |zero_padding2d_input_blk_n  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  63|         14|   37|         74|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |indvar_flatten13_fu_64              |  16|   0|   16|          0|
    |j_fu_60                             |   9|   0|    9|          0|
    |k_fu_56                             |   8|   0|    8|          0|
    |select_ln941_reg_239                |   8|   0|    8|          0|
    |select_ln941_reg_239_pp0_iter2_reg  |   8|   0|    8|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |  59|   0|   59|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+-----------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_941_8_VITIS_LOOP_943_9|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_941_8_VITIS_LOOP_943_9|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_941_8_VITIS_LOOP_943_9|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_941_8_VITIS_LOOP_943_9|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_941_8_VITIS_LOOP_943_9|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_941_8_VITIS_LOOP_943_9|  return value|
|zero_padding2d_input_din     |  out|   15|     ap_fifo|                                     zero_padding2d_input|       pointer|
|zero_padding2d_input_full_n  |   in|    1|     ap_fifo|                                     zero_padding2d_input|       pointer|
|zero_padding2d_input_write   |  out|    1|     ap_fifo|                                     zero_padding2d_input|       pointer|
|i                            |   in|   13|     ap_none|                                                        i|        scalar|
|planes2_address0             |  out|   22|   ap_memory|                                                  planes2|         array|
|planes2_ce0                  |  out|    1|   ap_memory|                                                  planes2|         array|
|planes2_q0                   |   in|   15|   ap_memory|                                                  planes2|         array|
+-----------------------------+-----+-----+------------+---------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 8 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %zero_padding2d_input, void @empty, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %i"   --->   Operation 12 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten13"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i9 0, i9 %j"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 0, i8 %k"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body2301"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.60>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i16 %indvar_flatten13" [kernel.cpp:941]   --->   Operation 17 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.12ns)   --->   "%icmp_ln941 = icmp_eq  i16 %indvar_flatten13_load, i16 61440" [kernel.cpp:941]   --->   Operation 19 'icmp' 'icmp_ln941' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.12ns)   --->   "%add_ln941 = add i16 %indvar_flatten13_load, i16 1" [kernel.cpp:941]   --->   Operation 20 'add' 'add_ln941' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln941 = br i1 %icmp_ln941, void %for.inc2313, void %VITIS_LOOP_954_10.exitStub" [kernel.cpp:941]   --->   Operation 21 'br' 'br_ln941' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%k_load = load i8 %k" [kernel.cpp:943]   --->   Operation 22 'load' 'k_load' <Predicate = (!icmp_ln941)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [kernel.cpp:941]   --->   Operation 23 'load' 'j_load' <Predicate = (!icmp_ln941)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.90ns)   --->   "%add_ln941_1 = add i9 %j_load, i9 1" [kernel.cpp:941]   --->   Operation 24 'add' 'add_ln941_1' <Predicate = (!icmp_ln941)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.87ns)   --->   "%icmp_ln943 = icmp_eq  i8 %k_load, i8 128" [kernel.cpp:943]   --->   Operation 25 'icmp' 'icmp_ln943' <Predicate = (!icmp_ln941)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.40ns)   --->   "%select_ln941 = select i1 %icmp_ln943, i8 0, i8 %k_load" [kernel.cpp:941]   --->   Operation 26 'select' 'select_ln941' <Predicate = (!icmp_ln941)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.38ns)   --->   "%select_ln941_1 = select i1 %icmp_ln943, i9 %add_ln941_1, i9 %j_load" [kernel.cpp:941]   --->   Operation 27 'select' 'select_ln941_1' <Predicate = (!icmp_ln941)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln945 = zext i9 %select_ln941_1" [kernel.cpp:945]   --->   Operation 28 'zext' 'zext_ln945' <Predicate = (!icmp_ln941)> <Delay = 0.00>
ST_2 : Operation 29 [3/3] (1.08ns) (grouped into DSP with root node add_ln945_1)   --->   "%mul_ln945 = mul i22 %zext_ln945, i22 6000" [kernel.cpp:945]   --->   Operation 29 'mul' 'mul_ln945' <Predicate = (!icmp_ln941)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [1/1] (0.87ns)   --->   "%add_ln943 = add i8 %select_ln941, i8 1" [kernel.cpp:943]   --->   Operation 30 'add' 'add_ln943' <Predicate = (!icmp_ln941)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln943 = store i16 %add_ln941, i16 %indvar_flatten13" [kernel.cpp:943]   --->   Operation 31 'store' 'store_ln943' <Predicate = (!icmp_ln941)> <Delay = 0.46>
ST_2 : Operation 32 [1/1] (0.46ns)   --->   "%store_ln943 = store i9 %select_ln941_1, i9 %j" [kernel.cpp:943]   --->   Operation 32 'store' 'store_ln943' <Predicate = (!icmp_ln941)> <Delay = 0.46>
ST_2 : Operation 33 [1/1] (0.46ns)   --->   "%store_ln943 = store i8 %add_ln943, i8 %k" [kernel.cpp:943]   --->   Operation 33 'store' 'store_ln943' <Predicate = (!icmp_ln941)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 34 [2/3] (1.08ns) (grouped into DSP with root node add_ln945_1)   --->   "%mul_ln945 = mul i22 %zext_ln945, i22 6000" [kernel.cpp:945]   --->   Operation 34 'mul' 'mul_ln945' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.85>
ST_4 : Operation 35 [1/3] (0.00ns) (grouped into DSP with root node add_ln945_1)   --->   "%mul_ln945 = mul i22 %zext_ln945, i22 6000" [kernel.cpp:945]   --->   Operation 35 'mul' 'mul_ln945' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%k_1_cast = zext i8 %select_ln941" [kernel.cpp:941]   --->   Operation 36 'zext' 'k_1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.02ns)   --->   "%add_ln945 = add i13 %i_read, i13 %k_1_cast" [kernel.cpp:945]   --->   Operation 37 'add' 'add_ln945' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln945_1 = zext i13 %add_ln945" [kernel.cpp:945]   --->   Operation 38 'zext' 'zext_ln945_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln945_1 = add i22 %mul_ln945, i22 %zext_ln945_1" [kernel.cpp:945]   --->   Operation 39 'add' 'add_ln945_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.12>
ST_5 : Operation 40 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln945_1 = add i22 %mul_ln945, i22 %zext_ln945_1" [kernel.cpp:945]   --->   Operation 40 'add' 'add_ln945_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln945_2 = zext i22 %add_ln945_1" [kernel.cpp:945]   --->   Operation 41 'zext' 'zext_ln945_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%planes2_addr = getelementptr i15 %planes2, i64 0, i64 %zext_ln945_2" [kernel.cpp:945]   --->   Operation 42 'getelementptr' 'planes2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [2/2] (1.29ns)   --->   "%fill = load i22 %planes2_addr" [kernel.cpp:946]   --->   Operation 43 'load' 'fill' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 2880000> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln941)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.39>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_941_8_VITIS_LOOP_943_9_str"   --->   Operation 44 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 61440, i64 61440, i64 61440"   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 46 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln943 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [kernel.cpp:943]   --->   Operation 47 'specloopname' 'specloopname_ln943' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/2] (1.29ns)   --->   "%fill = load i22 %planes2_addr" [kernel.cpp:946]   --->   Operation 48 'load' 'fill' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 2880000> <RAM>
ST_6 : Operation 49 [1/1] (2.10ns)   --->   "%write_ln947 = write void @_ssdm_op_Write.ap_fifo.volatile.i15P0A, i15 %zero_padding2d_input, i15 %fill" [kernel.cpp:947]   --->   Operation 49 'write' 'write_ln947' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 15> <Depth = 2> <FIFO>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln943 = br void %for.body2301" [kernel.cpp:943]   --->   Operation 50 'br' 'br_ln943' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zero_padding2d_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ planes2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                     (alloca           ) [ 0110000]
j                     (alloca           ) [ 0110000]
indvar_flatten13      (alloca           ) [ 0110000]
specinterface_ln0     (specinterface    ) [ 0000000]
i_read                (read             ) [ 0111100]
store_ln0             (store            ) [ 0000000]
store_ln0             (store            ) [ 0000000]
store_ln0             (store            ) [ 0000000]
br_ln0                (br               ) [ 0000000]
indvar_flatten13_load (load             ) [ 0000000]
specpipeline_ln0      (specpipeline     ) [ 0000000]
icmp_ln941            (icmp             ) [ 0111110]
add_ln941             (add              ) [ 0000000]
br_ln941              (br               ) [ 0000000]
k_load                (load             ) [ 0000000]
j_load                (load             ) [ 0000000]
add_ln941_1           (add              ) [ 0000000]
icmp_ln943            (icmp             ) [ 0000000]
select_ln941          (select           ) [ 0101100]
select_ln941_1        (select           ) [ 0000000]
zext_ln945            (zext             ) [ 0101100]
add_ln943             (add              ) [ 0000000]
store_ln943           (store            ) [ 0000000]
store_ln943           (store            ) [ 0000000]
store_ln943           (store            ) [ 0000000]
mul_ln945             (mul              ) [ 0100010]
k_1_cast              (zext             ) [ 0000000]
add_ln945             (add              ) [ 0000000]
zext_ln945_1          (zext             ) [ 0100010]
add_ln945_1           (add              ) [ 0000000]
zext_ln945_2          (zext             ) [ 0000000]
planes2_addr          (getelementptr    ) [ 0100001]
specloopname_ln0      (specloopname     ) [ 0000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
specpipeline_ln0      (specpipeline     ) [ 0000000]
specloopname_ln943    (specloopname     ) [ 0000000]
fill                  (load             ) [ 0000000]
write_ln947           (write            ) [ 0000000]
br_ln943              (br               ) [ 0000000]
ret_ln0               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zero_padding2d_input">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zero_padding2d_input"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="planes2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="planes2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_941_8_VITIS_LOOP_943_9_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i15P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="k_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="j_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="indvar_flatten13_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="13" slack="0"/>
<pin id="70" dir="0" index="1" bw="13" slack="0"/>
<pin id="71" dir="1" index="2" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln947_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="15" slack="0"/>
<pin id="77" dir="0" index="2" bw="15" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln947/6 "/>
</bind>
</comp>

<comp id="81" class="1004" name="planes2_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="15" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="22" slack="0"/>
<pin id="85" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="planes2_addr/5 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="22" slack="0"/>
<pin id="90" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fill/5 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln0_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="16" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln0_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="9" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="8" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvar_flatten13_load_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="1"/>
<pin id="112" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="icmp_ln941_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="16" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln941/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="add_ln941_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln941/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="k_load_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="1"/>
<pin id="127" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="j_load_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="9" slack="1"/>
<pin id="130" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="add_ln941_1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln941_1/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="icmp_ln943_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln943/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="select_ln941_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="0"/>
<pin id="146" dir="0" index="2" bw="8" slack="0"/>
<pin id="147" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln941/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="select_ln941_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="9" slack="0"/>
<pin id="154" dir="0" index="2" bw="9" slack="0"/>
<pin id="155" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln941_1/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln945_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="9" slack="0"/>
<pin id="161" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln945/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln943_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln943/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln943_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="0"/>
<pin id="171" dir="0" index="1" bw="16" slack="1"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln943/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln943_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="9" slack="0"/>
<pin id="176" dir="0" index="1" bw="9" slack="1"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln943/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln943_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="1"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln943/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="k_1_cast_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="2"/>
<pin id="186" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_1_cast/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln945_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="13" slack="3"/>
<pin id="189" dir="0" index="1" bw="8" slack="0"/>
<pin id="190" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln945/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln945_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="13" slack="0"/>
<pin id="194" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln945_1/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln945_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="22" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln945_2/5 "/>
</bind>
</comp>

<comp id="200" class="1007" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="9" slack="0"/>
<pin id="202" dir="0" index="1" bw="13" slack="0"/>
<pin id="203" dir="0" index="2" bw="13" slack="0"/>
<pin id="204" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln945/2 add_ln945_1/4 "/>
</bind>
</comp>

<comp id="209" class="1005" name="k_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="216" class="1005" name="j_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="9" slack="0"/>
<pin id="218" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="223" class="1005" name="indvar_flatten13_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="0"/>
<pin id="225" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="230" class="1005" name="i_read_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="13" slack="3"/>
<pin id="232" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="i_read "/>
</bind>
</comp>

<comp id="235" class="1005" name="icmp_ln941_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="3"/>
<pin id="237" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln941 "/>
</bind>
</comp>

<comp id="239" class="1005" name="select_ln941_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="2"/>
<pin id="241" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="select_ln941 "/>
</bind>
</comp>

<comp id="244" class="1005" name="zext_ln945_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="22" slack="1"/>
<pin id="246" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln945 "/>
</bind>
</comp>

<comp id="249" class="1005" name="zext_ln945_1_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="22" slack="1"/>
<pin id="251" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln945_1 "/>
</bind>
</comp>

<comp id="254" class="1005" name="planes2_addr_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="22" slack="1"/>
<pin id="256" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="planes2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="54" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="42" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="88" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="94"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="110" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="30" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="110" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="32" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="135"><net_src comp="128" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="34" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="125" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="137" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="125" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="156"><net_src comp="137" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="131" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="128" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="162"><net_src comp="151" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="143" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="119" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="151" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="163" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="191"><net_src comp="184" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="187" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="196" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="205"><net_src comp="159" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="38" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="192" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="208"><net_src comp="200" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="212"><net_src comp="56" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="215"><net_src comp="209" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="219"><net_src comp="60" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="222"><net_src comp="216" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="226"><net_src comp="64" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="229"><net_src comp="223" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="233"><net_src comp="68" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="238"><net_src comp="113" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="143" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="247"><net_src comp="159" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="252"><net_src comp="192" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="257"><net_src comp="81" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="88" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: zero_padding2d_input | {6 }
	Port: planes2 | {}
 - Input state : 
	Port: process_data_Pipeline_VITIS_LOOP_941_8_VITIS_LOOP_943_9 : i | {1 }
	Port: process_data_Pipeline_VITIS_LOOP_941_8_VITIS_LOOP_943_9 : planes2 | {5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln941 : 1
		add_ln941 : 1
		br_ln941 : 2
		add_ln941_1 : 1
		icmp_ln943 : 1
		select_ln941 : 2
		select_ln941_1 : 2
		zext_ln945 : 3
		mul_ln945 : 4
		add_ln943 : 3
		store_ln943 : 2
		store_ln943 : 3
		store_ln943 : 4
	State 3
	State 4
		add_ln945 : 1
		zext_ln945_1 : 2
		add_ln945_1 : 3
	State 5
		zext_ln945_2 : 1
		planes2_addr : 2
		fill : 3
	State 6
		write_ln947 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln941_fu_119    |    0    |    0    |    23   |
|    add   |    add_ln941_1_fu_131   |    0    |    0    |    16   |
|          |     add_ln943_fu_163    |    0    |    0    |    15   |
|          |     add_ln945_fu_187    |    0    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |    icmp_ln941_fu_113    |    0    |    0    |    23   |
|          |    icmp_ln943_fu_137    |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|  select  |   select_ln941_fu_143   |    0    |    0    |    8    |
|          |  select_ln941_1_fu_151  |    0    |    0    |    9    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |        grp_fu_200       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |    i_read_read_fu_68    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln947_write_fu_74 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln945_fu_159    |    0    |    0    |    0    |
|   zext   |     k_1_cast_fu_184     |    0    |    0    |    0    |
|          |   zext_ln945_1_fu_192   |    0    |    0    |    0    |
|          |   zext_ln945_2_fu_196   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    0    |   129   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     i_read_reg_230     |   13   |
|   icmp_ln941_reg_235   |    1   |
|indvar_flatten13_reg_223|   16   |
|        j_reg_216       |    9   |
|        k_reg_209       |    8   |
|  planes2_addr_reg_254  |   22   |
|  select_ln941_reg_239  |    8   |
|  zext_ln945_1_reg_249  |   22   |
|   zext_ln945_reg_244   |   22   |
+------------------------+--------+
|          Total         |   121  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_88 |  p0  |   2  |  22  |   44   ||    9    |
|    grp_fu_200    |  p0  |   2  |   9  |   18   ||    9    |
|    grp_fu_200    |  p1  |   2  |  13  |   26   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   88   ||   1.38  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   129  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   121  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   121  |   156  |
+-----------+--------+--------+--------+--------+
