<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/i915/intel_ringbuffer.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/i915</a> - intel_ringbuffer.c<span style="font-size: 80%;"> (source / <a href="intel_ringbuffer.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">1613</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">105</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright Â© 2008-2010 Intel Corporation
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice (including the next
<span class="lineNum">      12 </span>            :  * paragraph) shall be included in all copies or substantial portions of the
<span class="lineNum">      13 </span>            :  * Software.
<span class="lineNum">      14 </span>            :  *
<span class="lineNum">      15 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      16 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      17 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      18 </span>            :  * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
<span class="lineNum">      19 </span>            :  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
<span class="lineNum">      20 </span>            :  * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
<span class="lineNum">      21 </span>            :  * IN THE SOFTWARE.
<span class="lineNum">      22 </span>            :  *
<span class="lineNum">      23 </span>            :  * Authors:
<span class="lineNum">      24 </span>            :  *    Eric Anholt &lt;eric@anholt.net&gt;
<span class="lineNum">      25 </span>            :  *    Zou Nan hai &lt;nanhai.zou@intel.com&gt;
<span class="lineNum">      26 </span>            :  *    Xiang Hai hao&lt;haihao.xiang@intel.com&gt;
<span class="lineNum">      27 </span>            :  *
<span class="lineNum">      28 </span>            :  */
<span class="lineNum">      29 </span>            : 
<span class="lineNum">      30 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      31 </span>            : #include &quot;i915_drv.h&quot;
<span class="lineNum">      32 </span>            : #include &lt;dev/pci/drm/i915_drm.h&gt;
<span class="lineNum">      33 </span>            : #include &quot;i915_trace.h&quot;
<span class="lineNum">      34 </span>            : #include &quot;intel_drv.h&quot;
<a name="35"><span class="lineNum">      35 </span>            : </a>
<span class="lineNum">      36 </span>            : bool
<span class="lineNum">      37 </span><span class="lineNoCov">          0 : intel_ring_initialized(struct intel_engine_cs *ring)</span>
<span class="lineNum">      38 </span>            : {
<span class="lineNum">      39 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">      40 </span>            : 
<span class="lineNum">      41 </span><span class="lineNoCov">          0 :         if (!dev)</span>
<span class="lineNum">      42 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">      43 </span>            : 
<span class="lineNum">      44 </span><span class="lineNoCov">          0 :         if (i915.enable_execlists) {</span>
<span class="lineNum">      45 </span><span class="lineNoCov">          0 :                 struct intel_context *dctx = ring-&gt;default_context;</span>
<span class="lineNum">      46 </span><span class="lineNoCov">          0 :                 struct intel_ringbuffer *ringbuf = dctx-&gt;engine[ring-&gt;id].ringbuf;</span>
<span class="lineNum">      47 </span>            : 
<span class="lineNum">      48 </span><span class="lineNoCov">          0 :                 return ringbuf-&gt;obj;</span>
<span class="lineNum">      49 </span>            :         } else
<span class="lineNum">      50 </span><span class="lineNoCov">          0 :                 return ring-&gt;buffer &amp;&amp; ring-&gt;buffer-&gt;obj;</span>
<a name="51"><span class="lineNum">      51 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">      52 </span>            : 
<span class="lineNum">      53 </span><span class="lineNoCov">          0 : int __intel_ring_space(int head, int tail, int size)</span>
<span class="lineNum">      54 </span>            : {
<span class="lineNum">      55 </span><span class="lineNoCov">          0 :         int space = head - tail;</span>
<span class="lineNum">      56 </span><span class="lineNoCov">          0 :         if (space &lt;= 0)</span>
<span class="lineNum">      57 </span><span class="lineNoCov">          0 :                 space += size;</span>
<span class="lineNum">      58 </span><span class="lineNoCov">          0 :         return space - I915_RING_FREE_SPACE;</span>
<a name="59"><span class="lineNum">      59 </span>            : }</a>
<span class="lineNum">      60 </span>            : 
<span class="lineNum">      61 </span><span class="lineNoCov">          0 : void intel_ring_update_space(struct intel_ringbuffer *ringbuf)</span>
<span class="lineNum">      62 </span>            : {
<span class="lineNum">      63 </span><span class="lineNoCov">          0 :         if (ringbuf-&gt;last_retired_head != -1) {</span>
<span class="lineNum">      64 </span><span class="lineNoCov">          0 :                 ringbuf-&gt;head = ringbuf-&gt;last_retired_head;</span>
<span class="lineNum">      65 </span><span class="lineNoCov">          0 :                 ringbuf-&gt;last_retired_head = -1;</span>
<span class="lineNum">      66 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">      67 </span>            : 
<span class="lineNum">      68 </span><span class="lineNoCov">          0 :         ringbuf-&gt;space = __intel_ring_space(ringbuf-&gt;head &amp; HEAD_ADDR,</span>
<span class="lineNum">      69 </span><span class="lineNoCov">          0 :                                             ringbuf-&gt;tail, ringbuf-&gt;size);</span>
<a name="70"><span class="lineNum">      70 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">      71 </span>            : 
<span class="lineNum">      72 </span><span class="lineNoCov">          0 : int intel_ring_space(struct intel_ringbuffer *ringbuf)</span>
<span class="lineNum">      73 </span>            : {
<span class="lineNum">      74 </span><span class="lineNoCov">          0 :         intel_ring_update_space(ringbuf);</span>
<span class="lineNum">      75 </span><span class="lineNoCov">          0 :         return ringbuf-&gt;space;</span>
<a name="76"><span class="lineNum">      76 </span>            : }</a>
<span class="lineNum">      77 </span>            : 
<span class="lineNum">      78 </span><span class="lineNoCov">          0 : bool intel_ring_stopped(struct intel_engine_cs *ring)</span>
<span class="lineNum">      79 </span>            : {
<span class="lineNum">      80 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = ring-&gt;dev-&gt;dev_private;</span>
<span class="lineNum">      81 </span><span class="lineNoCov">          0 :         return dev_priv-&gt;gpu_error.stop_rings &amp; intel_ring_flag(ring);</span>
<a name="82"><span class="lineNum">      82 </span>            : }</a>
<span class="lineNum">      83 </span>            : 
<span class="lineNum">      84 </span><span class="lineNoCov">          0 : static void __intel_ring_advance(struct intel_engine_cs *ring)</span>
<span class="lineNum">      85 </span>            : {
<span class="lineNum">      86 </span><span class="lineNoCov">          0 :         struct intel_ringbuffer *ringbuf = ring-&gt;buffer;</span>
<span class="lineNum">      87 </span><span class="lineNoCov">          0 :         ringbuf-&gt;tail &amp;= ringbuf-&gt;size - 1;</span>
<span class="lineNum">      88 </span><span class="lineNoCov">          0 :         if (intel_ring_stopped(ring))</span>
<span class="lineNum">      89 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">      90 </span><span class="lineNoCov">          0 :         ring-&gt;write_tail(ring, ringbuf-&gt;tail);</span>
<span class="lineNum">      91 </span><span class="lineNoCov">          0 : }</span>
<a name="92"><span class="lineNum">      92 </span>            : </a>
<span class="lineNum">      93 </span>            : static int
<span class="lineNum">      94 </span><span class="lineNoCov">          0 : gen2_render_ring_flush(struct drm_i915_gem_request *req,</span>
<span class="lineNum">      95 </span>            :                        u32      invalidate_domains,
<span class="lineNum">      96 </span>            :                        u32      flush_domains)
<span class="lineNum">      97 </span>            : {
<span class="lineNum">      98 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = req-&gt;ring;</span>
<span class="lineNum">      99 </span>            :         u32 cmd;
<span class="lineNum">     100 </span>            :         int ret;
<span class="lineNum">     101 </span>            : 
<span class="lineNum">     102 </span>            :         cmd = MI_FLUSH;
<span class="lineNum">     103 </span><span class="lineNoCov">          0 :         if (((invalidate_domains|flush_domains) &amp; I915_GEM_DOMAIN_RENDER) == 0)</span>
<span class="lineNum">     104 </span><span class="lineNoCov">          0 :                 cmd |= MI_NO_WRITE_FLUSH;</span>
<span class="lineNum">     105 </span>            : 
<span class="lineNum">     106 </span><span class="lineNoCov">          0 :         if (invalidate_domains &amp; I915_GEM_DOMAIN_SAMPLER)</span>
<span class="lineNum">     107 </span><span class="lineNoCov">          0 :                 cmd |= MI_READ_FLUSH;</span>
<span class="lineNum">     108 </span>            : 
<span class="lineNum">     109 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(req, 2);</span>
<span class="lineNum">     110 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     111 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">     112 </span>            : 
<span class="lineNum">     113 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, cmd);</span>
<span class="lineNum">     114 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, MI_NOOP);</span>
<span class="lineNum">     115 </span><span class="lineNoCov">          0 :         intel_ring_advance(ring);</span>
<span class="lineNum">     116 </span>            : 
<span class="lineNum">     117 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     118 </span><span class="lineNoCov">          0 : }</span>
<a name="119"><span class="lineNum">     119 </span>            : </a>
<span class="lineNum">     120 </span>            : static int
<span class="lineNum">     121 </span><span class="lineNoCov">          0 : gen4_render_ring_flush(struct drm_i915_gem_request *req,</span>
<span class="lineNum">     122 </span>            :                        u32      invalidate_domains,
<span class="lineNum">     123 </span>            :                        u32      flush_domains)
<span class="lineNum">     124 </span>            : {
<span class="lineNum">     125 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = req-&gt;ring;</span>
<span class="lineNum">     126 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">     127 </span>            :         u32 cmd;
<span class="lineNum">     128 </span>            :         int ret;
<span class="lineNum">     129 </span>            : 
<span class="lineNum">     130 </span>            :         /*
<span class="lineNum">     131 </span>            :          * read/write caches:
<span class="lineNum">     132 </span>            :          *
<span class="lineNum">     133 </span>            :          * I915_GEM_DOMAIN_RENDER is always invalidated, but is
<span class="lineNum">     134 </span>            :          * only flushed if MI_NO_WRITE_FLUSH is unset.  On 965, it is
<span class="lineNum">     135 </span>            :          * also flushed at 2d versus 3d pipeline switches.
<span class="lineNum">     136 </span>            :          *
<span class="lineNum">     137 </span>            :          * read-only caches:
<span class="lineNum">     138 </span>            :          *
<span class="lineNum">     139 </span>            :          * I915_GEM_DOMAIN_SAMPLER is flushed on pre-965 if
<span class="lineNum">     140 </span>            :          * MI_READ_FLUSH is set, and is always flushed on 965.
<span class="lineNum">     141 </span>            :          *
<span class="lineNum">     142 </span>            :          * I915_GEM_DOMAIN_COMMAND may not exist?
<span class="lineNum">     143 </span>            :          *
<span class="lineNum">     144 </span>            :          * I915_GEM_DOMAIN_INSTRUCTION, which exists on 965, is
<span class="lineNum">     145 </span>            :          * invalidated when MI_EXE_FLUSH is set.
<span class="lineNum">     146 </span>            :          *
<span class="lineNum">     147 </span>            :          * I915_GEM_DOMAIN_VERTEX, which exists on 965, is
<span class="lineNum">     148 </span>            :          * invalidated with every MI_FLUSH.
<span class="lineNum">     149 </span>            :          *
<span class="lineNum">     150 </span>            :          * TLBs:
<span class="lineNum">     151 </span>            :          *
<span class="lineNum">     152 </span>            :          * On 965, TLBs associated with I915_GEM_DOMAIN_COMMAND
<span class="lineNum">     153 </span>            :          * and I915_GEM_DOMAIN_CPU in are invalidated at PTE write and
<span class="lineNum">     154 </span>            :          * I915_GEM_DOMAIN_RENDER and I915_GEM_DOMAIN_SAMPLER
<span class="lineNum">     155 </span>            :          * are flushed at any MI_FLUSH.
<span class="lineNum">     156 </span>            :          */
<span class="lineNum">     157 </span>            : 
<span class="lineNum">     158 </span>            :         cmd = MI_FLUSH | MI_NO_WRITE_FLUSH;
<span class="lineNum">     159 </span><span class="lineNoCov">          0 :         if ((invalidate_domains|flush_domains) &amp; I915_GEM_DOMAIN_RENDER)</span>
<span class="lineNum">     160 </span><span class="lineNoCov">          0 :                 cmd &amp;= ~MI_NO_WRITE_FLUSH;</span>
<span class="lineNum">     161 </span><span class="lineNoCov">          0 :         if (invalidate_domains &amp; I915_GEM_DOMAIN_INSTRUCTION)</span>
<span class="lineNum">     162 </span><span class="lineNoCov">          0 :                 cmd |= MI_EXE_FLUSH;</span>
<span class="lineNum">     163 </span>            : 
<span class="lineNum">     164 </span><span class="lineNoCov">          0 :         if (invalidate_domains &amp; I915_GEM_DOMAIN_COMMAND &amp;&amp;</span>
<span class="lineNum">     165 </span><span class="lineNoCov">          0 :             (IS_G4X(dev) || IS_GEN5(dev)))</span>
<span class="lineNum">     166 </span><span class="lineNoCov">          0 :                 cmd |= MI_INVALIDATE_ISP;</span>
<span class="lineNum">     167 </span>            : 
<span class="lineNum">     168 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(req, 2);</span>
<span class="lineNum">     169 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     170 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">     171 </span>            : 
<span class="lineNum">     172 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, cmd);</span>
<span class="lineNum">     173 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, MI_NOOP);</span>
<span class="lineNum">     174 </span><span class="lineNoCov">          0 :         intel_ring_advance(ring);</span>
<span class="lineNum">     175 </span>            : 
<span class="lineNum">     176 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     177 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     178 </span>            : 
<span class="lineNum">     179 </span>            : /**
<span class="lineNum">     180 </span>            :  * Emits a PIPE_CONTROL with a non-zero post-sync operation, for
<span class="lineNum">     181 </span>            :  * implementing two workarounds on gen6.  From section 1.4.7.1
<span class="lineNum">     182 </span>            :  * &quot;PIPE_CONTROL&quot; of the Sandy Bridge PRM volume 2 part 1:
<span class="lineNum">     183 </span>            :  *
<span class="lineNum">     184 </span>            :  * [DevSNB-C+{W/A}] Before any depth stall flush (including those
<span class="lineNum">     185 </span>            :  * produced by non-pipelined state commands), software needs to first
<span class="lineNum">     186 </span>            :  * send a PIPE_CONTROL with no bits set except Post-Sync Operation !=
<span class="lineNum">     187 </span>            :  * 0.
<span class="lineNum">     188 </span>            :  *
<span class="lineNum">     189 </span>            :  * [Dev-SNB{W/A}]: Before a PIPE_CONTROL with Write Cache Flush Enable
<span class="lineNum">     190 </span>            :  * =1, a PIPE_CONTROL with any non-zero post-sync-op is required.
<span class="lineNum">     191 </span>            :  *
<span class="lineNum">     192 </span>            :  * And the workaround for these two requires this workaround first:
<span class="lineNum">     193 </span>            :  *
<span class="lineNum">     194 </span>            :  * [Dev-SNB{W/A}]: Pipe-control with CS-stall bit set must be sent
<span class="lineNum">     195 </span>            :  * BEFORE the pipe-control with a post-sync op and no write-cache
<span class="lineNum">     196 </span>            :  * flushes.
<span class="lineNum">     197 </span>            :  *
<span class="lineNum">     198 </span>            :  * And this last workaround is tricky because of the requirements on
<span class="lineNum">     199 </span>            :  * that bit.  From section 1.4.7.2.3 &quot;Stall&quot; of the Sandy Bridge PRM
<span class="lineNum">     200 </span>            :  * volume 2 part 1:
<span class="lineNum">     201 </span>            :  *
<span class="lineNum">     202 </span>            :  *     &quot;1 of the following must also be set:
<span class="lineNum">     203 </span>            :  *      - Render Target Cache Flush Enable ([12] of DW1)
<span class="lineNum">     204 </span>            :  *      - Depth Cache Flush Enable ([0] of DW1)
<span class="lineNum">     205 </span>            :  *      - Stall at Pixel Scoreboard ([1] of DW1)
<span class="lineNum">     206 </span>            :  *      - Depth Stall ([13] of DW1)
<span class="lineNum">     207 </span>            :  *      - Post-Sync Operation ([13] of DW1)
<span class="lineNum">     208 </span>            :  *      - Notify Enable ([8] of DW1)&quot;
<span class="lineNum">     209 </span>            :  *
<span class="lineNum">     210 </span>            :  * The cache flushes require the workaround flush that triggered this
<span class="lineNum">     211 </span>            :  * one, so we can't use it.  Depth stall would trigger the same.
<span class="lineNum">     212 </span>            :  * Post-sync nonzero is what triggered this second workaround, so we
<span class="lineNum">     213 </span>            :  * can't use that one either.  Notify enable is IRQs, which aren't
<span class="lineNum">     214 </span>            :  * really our business.  That leaves only stall at scoreboard.
<a name="215"><span class="lineNum">     215 </span>            :  */</a>
<span class="lineNum">     216 </span>            : static int
<span class="lineNum">     217 </span><span class="lineNoCov">          0 : intel_emit_post_sync_nonzero_flush(struct drm_i915_gem_request *req)</span>
<span class="lineNum">     218 </span>            : {
<span class="lineNum">     219 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = req-&gt;ring;</span>
<span class="lineNum">     220 </span><span class="lineNoCov">          0 :         u32 scratch_addr = ring-&gt;scratch.gtt_offset + 2 * CACHELINE_BYTES;</span>
<span class="lineNum">     221 </span>            :         int ret;
<span class="lineNum">     222 </span>            : 
<span class="lineNum">     223 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(req, 6);</span>
<span class="lineNum">     224 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     225 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">     226 </span>            : 
<span class="lineNum">     227 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(5));</span>
<span class="lineNum">     228 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, PIPE_CONTROL_CS_STALL |</span>
<span class="lineNum">     229 </span>            :                         PIPE_CONTROL_STALL_AT_SCOREBOARD);
<span class="lineNum">     230 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, scratch_addr | PIPE_CONTROL_GLOBAL_GTT); /* address */</span>
<span class="lineNum">     231 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, 0); /* low dword */</span>
<span class="lineNum">     232 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, 0); /* high dword */</span>
<span class="lineNum">     233 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, MI_NOOP);</span>
<span class="lineNum">     234 </span><span class="lineNoCov">          0 :         intel_ring_advance(ring);</span>
<span class="lineNum">     235 </span>            : 
<span class="lineNum">     236 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(req, 6);</span>
<span class="lineNum">     237 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     238 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">     239 </span>            : 
<span class="lineNum">     240 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(5));</span>
<span class="lineNum">     241 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, PIPE_CONTROL_QW_WRITE);</span>
<span class="lineNum">     242 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, scratch_addr | PIPE_CONTROL_GLOBAL_GTT); /* address */</span>
<span class="lineNum">     243 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, 0);</span>
<span class="lineNum">     244 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, 0);</span>
<span class="lineNum">     245 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, MI_NOOP);</span>
<span class="lineNum">     246 </span><span class="lineNoCov">          0 :         intel_ring_advance(ring);</span>
<span class="lineNum">     247 </span>            : 
<span class="lineNum">     248 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     249 </span><span class="lineNoCov">          0 : }</span>
<a name="250"><span class="lineNum">     250 </span>            : </a>
<span class="lineNum">     251 </span>            : static int
<span class="lineNum">     252 </span><span class="lineNoCov">          0 : gen6_render_ring_flush(struct drm_i915_gem_request *req,</span>
<span class="lineNum">     253 </span>            :                        u32 invalidate_domains, u32 flush_domains)
<span class="lineNum">     254 </span>            : {
<span class="lineNum">     255 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = req-&gt;ring;</span>
<span class="lineNum">     256 </span>            :         u32 flags = 0;
<span class="lineNum">     257 </span><span class="lineNoCov">          0 :         u32 scratch_addr = ring-&gt;scratch.gtt_offset + 2 * CACHELINE_BYTES;</span>
<span class="lineNum">     258 </span>            :         int ret;
<span class="lineNum">     259 </span>            : 
<span class="lineNum">     260 </span>            :         /* Force SNB workarounds for PIPE_CONTROL flushes */
<span class="lineNum">     261 </span><span class="lineNoCov">          0 :         ret = intel_emit_post_sync_nonzero_flush(req);</span>
<span class="lineNum">     262 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">     264 </span>            : 
<span class="lineNum">     265 </span>            :         /* Just flush everything.  Experiments have shown that reducing the
<span class="lineNum">     266 </span>            :          * number of bits based on the write domains has little performance
<span class="lineNum">     267 </span>            :          * impact.
<span class="lineNum">     268 </span>            :          */
<span class="lineNum">     269 </span><span class="lineNoCov">          0 :         if (flush_domains) {</span>
<span class="lineNum">     270 </span>            :                 flags |= PIPE_CONTROL_RENDER_TARGET_CACHE_FLUSH;
<span class="lineNum">     271 </span>            :                 flags |= PIPE_CONTROL_DEPTH_CACHE_FLUSH;
<span class="lineNum">     272 </span>            :                 /*
<span class="lineNum">     273 </span>            :                  * Ensure that any following seqno writes only happen
<span class="lineNum">     274 </span>            :                  * when the render cache is indeed flushed.
<span class="lineNum">     275 </span>            :                  */
<span class="lineNum">     276 </span>            :                 flags |= PIPE_CONTROL_CS_STALL;
<span class="lineNum">     277 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     278 </span><span class="lineNoCov">          0 :         if (invalidate_domains) {</span>
<span class="lineNum">     279 </span><span class="lineNoCov">          0 :                 flags |= PIPE_CONTROL_TLB_INVALIDATE;</span>
<span class="lineNum">     280 </span><span class="lineNoCov">          0 :                 flags |= PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE;</span>
<span class="lineNum">     281 </span><span class="lineNoCov">          0 :                 flags |= PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE;</span>
<span class="lineNum">     282 </span><span class="lineNoCov">          0 :                 flags |= PIPE_CONTROL_VF_CACHE_INVALIDATE;</span>
<span class="lineNum">     283 </span><span class="lineNoCov">          0 :                 flags |= PIPE_CONTROL_CONST_CACHE_INVALIDATE;</span>
<span class="lineNum">     284 </span><span class="lineNoCov">          0 :                 flags |= PIPE_CONTROL_STATE_CACHE_INVALIDATE;</span>
<span class="lineNum">     285 </span>            :                 /*
<span class="lineNum">     286 </span>            :                  * TLB invalidate requires a post-sync write.
<span class="lineNum">     287 </span>            :                  */
<span class="lineNum">     288 </span><span class="lineNoCov">          0 :                 flags |= PIPE_CONTROL_QW_WRITE | PIPE_CONTROL_CS_STALL;</span>
<span class="lineNum">     289 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     290 </span>            : 
<span class="lineNum">     291 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(req, 4);</span>
<span class="lineNum">     292 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     293 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">     294 </span>            : 
<span class="lineNum">     295 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(4));</span>
<span class="lineNum">     296 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, flags);</span>
<span class="lineNum">     297 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, scratch_addr | PIPE_CONTROL_GLOBAL_GTT);</span>
<span class="lineNum">     298 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, 0);</span>
<span class="lineNum">     299 </span><span class="lineNoCov">          0 :         intel_ring_advance(ring);</span>
<span class="lineNum">     300 </span>            : 
<span class="lineNum">     301 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     302 </span><span class="lineNoCov">          0 : }</span>
<a name="303"><span class="lineNum">     303 </span>            : </a>
<span class="lineNum">     304 </span>            : static int
<span class="lineNum">     305 </span><span class="lineNoCov">          0 : gen7_render_ring_cs_stall_wa(struct drm_i915_gem_request *req)</span>
<span class="lineNum">     306 </span>            : {
<span class="lineNum">     307 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = req-&gt;ring;</span>
<span class="lineNum">     308 </span>            :         int ret;
<span class="lineNum">     309 </span>            : 
<span class="lineNum">     310 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(req, 4);</span>
<span class="lineNum">     311 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     312 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">     313 </span>            : 
<span class="lineNum">     314 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(4));</span>
<span class="lineNum">     315 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, PIPE_CONTROL_CS_STALL |</span>
<span class="lineNum">     316 </span>            :                               PIPE_CONTROL_STALL_AT_SCOREBOARD);
<span class="lineNum">     317 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, 0);</span>
<span class="lineNum">     318 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, 0);</span>
<span class="lineNum">     319 </span><span class="lineNoCov">          0 :         intel_ring_advance(ring);</span>
<span class="lineNum">     320 </span>            : 
<span class="lineNum">     321 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     322 </span><span class="lineNoCov">          0 : }</span>
<a name="323"><span class="lineNum">     323 </span>            : </a>
<span class="lineNum">     324 </span>            : static int
<span class="lineNum">     325 </span><span class="lineNoCov">          0 : gen7_render_ring_flush(struct drm_i915_gem_request *req,</span>
<span class="lineNum">     326 </span>            :                        u32 invalidate_domains, u32 flush_domains)
<span class="lineNum">     327 </span>            : {
<span class="lineNum">     328 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = req-&gt;ring;</span>
<span class="lineNum">     329 </span>            :         u32 flags = 0;
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :         u32 scratch_addr = ring-&gt;scratch.gtt_offset + 2 * CACHELINE_BYTES;</span>
<span class="lineNum">     331 </span>            :         int ret;
<span class="lineNum">     332 </span>            : 
<span class="lineNum">     333 </span>            :         /*
<span class="lineNum">     334 </span>            :          * Ensure that any following seqno writes only happen when the render
<span class="lineNum">     335 </span>            :          * cache is indeed flushed.
<span class="lineNum">     336 </span>            :          *
<span class="lineNum">     337 </span>            :          * Workaround: 4th PIPE_CONTROL command (except the ones with only
<span class="lineNum">     338 </span>            :          * read-cache invalidate bits set) must have the CS_STALL bit set. We
<span class="lineNum">     339 </span>            :          * don't try to be clever and just set it unconditionally.
<span class="lineNum">     340 </span>            :          */
<span class="lineNum">     341 </span>            :         flags |= PIPE_CONTROL_CS_STALL;
<span class="lineNum">     342 </span>            : 
<span class="lineNum">     343 </span>            :         /* Just flush everything.  Experiments have shown that reducing the
<span class="lineNum">     344 </span>            :          * number of bits based on the write domains has little performance
<span class="lineNum">     345 </span>            :          * impact.
<span class="lineNum">     346 </span>            :          */
<span class="lineNum">     347 </span><span class="lineNoCov">          0 :         if (flush_domains) {</span>
<span class="lineNum">     348 </span>            :                 flags |= PIPE_CONTROL_RENDER_TARGET_CACHE_FLUSH;
<span class="lineNum">     349 </span>            :                 flags |= PIPE_CONTROL_DEPTH_CACHE_FLUSH;
<span class="lineNum">     350 </span>            :                 flags |= PIPE_CONTROL_DC_FLUSH_ENABLE;
<span class="lineNum">     351 </span>            :                 flags |= PIPE_CONTROL_FLUSH_ENABLE;
<span class="lineNum">     352 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     353 </span><span class="lineNoCov">          0 :         if (invalidate_domains) {</span>
<span class="lineNum">     354 </span><span class="lineNoCov">          0 :                 flags |= PIPE_CONTROL_TLB_INVALIDATE;</span>
<span class="lineNum">     355 </span><span class="lineNoCov">          0 :                 flags |= PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE;</span>
<span class="lineNum">     356 </span><span class="lineNoCov">          0 :                 flags |= PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE;</span>
<span class="lineNum">     357 </span><span class="lineNoCov">          0 :                 flags |= PIPE_CONTROL_VF_CACHE_INVALIDATE;</span>
<span class="lineNum">     358 </span><span class="lineNoCov">          0 :                 flags |= PIPE_CONTROL_CONST_CACHE_INVALIDATE;</span>
<span class="lineNum">     359 </span><span class="lineNoCov">          0 :                 flags |= PIPE_CONTROL_STATE_CACHE_INVALIDATE;</span>
<span class="lineNum">     360 </span><span class="lineNoCov">          0 :                 flags |= PIPE_CONTROL_MEDIA_STATE_CLEAR;</span>
<span class="lineNum">     361 </span>            :                 /*
<span class="lineNum">     362 </span>            :                  * TLB invalidate requires a post-sync write.
<span class="lineNum">     363 </span>            :                  */
<span class="lineNum">     364 </span><span class="lineNoCov">          0 :                 flags |= PIPE_CONTROL_QW_WRITE;</span>
<span class="lineNum">     365 </span><span class="lineNoCov">          0 :                 flags |= PIPE_CONTROL_GLOBAL_GTT_IVB;</span>
<span class="lineNum">     366 </span>            : 
<span class="lineNum">     367 </span><span class="lineNoCov">          0 :                 flags |= PIPE_CONTROL_STALL_AT_SCOREBOARD;</span>
<span class="lineNum">     368 </span>            : 
<span class="lineNum">     369 </span>            :                 /* Workaround: we must issue a pipe_control with CS-stall bit
<span class="lineNum">     370 </span>            :                  * set before a pipe_control command that has the state cache
<span class="lineNum">     371 </span>            :                  * invalidate bit set. */
<span class="lineNum">     372 </span><span class="lineNoCov">          0 :                 gen7_render_ring_cs_stall_wa(req);</span>
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     374 </span>            : 
<span class="lineNum">     375 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(req, 4);</span>
<span class="lineNum">     376 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     377 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">     378 </span>            : 
<span class="lineNum">     379 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(4));</span>
<span class="lineNum">     380 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, flags);</span>
<span class="lineNum">     381 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, scratch_addr);</span>
<span class="lineNum">     382 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, 0);</span>
<span class="lineNum">     383 </span><span class="lineNoCov">          0 :         intel_ring_advance(ring);</span>
<span class="lineNum">     384 </span>            : 
<span class="lineNum">     385 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     386 </span><span class="lineNoCov">          0 : }</span>
<a name="387"><span class="lineNum">     387 </span>            : </a>
<span class="lineNum">     388 </span>            : static int
<span class="lineNum">     389 </span><span class="lineNoCov">          0 : gen8_emit_pipe_control(struct drm_i915_gem_request *req,</span>
<span class="lineNum">     390 </span>            :                        u32 flags, u32 scratch_addr)
<span class="lineNum">     391 </span>            : {
<span class="lineNum">     392 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = req-&gt;ring;</span>
<span class="lineNum">     393 </span>            :         int ret;
<span class="lineNum">     394 </span>            : 
<span class="lineNum">     395 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(req, 6);</span>
<span class="lineNum">     396 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     397 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">     398 </span>            : 
<span class="lineNum">     399 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(6));</span>
<span class="lineNum">     400 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, flags);</span>
<span class="lineNum">     401 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, scratch_addr);</span>
<span class="lineNum">     402 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, 0);</span>
<span class="lineNum">     403 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, 0);</span>
<span class="lineNum">     404 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, 0);</span>
<span class="lineNum">     405 </span><span class="lineNoCov">          0 :         intel_ring_advance(ring);</span>
<span class="lineNum">     406 </span>            : 
<span class="lineNum">     407 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     408 </span><span class="lineNoCov">          0 : }</span>
<a name="409"><span class="lineNum">     409 </span>            : </a>
<span class="lineNum">     410 </span>            : static int
<span class="lineNum">     411 </span><span class="lineNoCov">          0 : gen8_render_ring_flush(struct drm_i915_gem_request *req,</span>
<span class="lineNum">     412 </span>            :                        u32 invalidate_domains, u32 flush_domains)
<span class="lineNum">     413 </span>            : {
<span class="lineNum">     414 </span>            :         u32 flags = 0;
<span class="lineNum">     415 </span><span class="lineNoCov">          0 :         u32 scratch_addr = req-&gt;ring-&gt;scratch.gtt_offset + 2 * CACHELINE_BYTES;</span>
<span class="lineNum">     416 </span>            :         int ret;
<span class="lineNum">     417 </span>            : 
<span class="lineNum">     418 </span>            :         flags |= PIPE_CONTROL_CS_STALL;
<span class="lineNum">     419 </span>            : 
<span class="lineNum">     420 </span><span class="lineNoCov">          0 :         if (flush_domains) {</span>
<span class="lineNum">     421 </span>            :                 flags |= PIPE_CONTROL_RENDER_TARGET_CACHE_FLUSH;
<span class="lineNum">     422 </span>            :                 flags |= PIPE_CONTROL_DEPTH_CACHE_FLUSH;
<span class="lineNum">     423 </span>            :                 flags |= PIPE_CONTROL_DC_FLUSH_ENABLE;
<span class="lineNum">     424 </span>            :                 flags |= PIPE_CONTROL_FLUSH_ENABLE;
<span class="lineNum">     425 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     426 </span><span class="lineNoCov">          0 :         if (invalidate_domains) {</span>
<span class="lineNum">     427 </span><span class="lineNoCov">          0 :                 flags |= PIPE_CONTROL_TLB_INVALIDATE;</span>
<span class="lineNum">     428 </span><span class="lineNoCov">          0 :                 flags |= PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE;</span>
<span class="lineNum">     429 </span><span class="lineNoCov">          0 :                 flags |= PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE;</span>
<span class="lineNum">     430 </span><span class="lineNoCov">          0 :                 flags |= PIPE_CONTROL_VF_CACHE_INVALIDATE;</span>
<span class="lineNum">     431 </span><span class="lineNoCov">          0 :                 flags |= PIPE_CONTROL_CONST_CACHE_INVALIDATE;</span>
<span class="lineNum">     432 </span><span class="lineNoCov">          0 :                 flags |= PIPE_CONTROL_STATE_CACHE_INVALIDATE;</span>
<span class="lineNum">     433 </span><span class="lineNoCov">          0 :                 flags |= PIPE_CONTROL_QW_WRITE;</span>
<span class="lineNum">     434 </span><span class="lineNoCov">          0 :                 flags |= PIPE_CONTROL_GLOBAL_GTT_IVB;</span>
<span class="lineNum">     435 </span>            : 
<span class="lineNum">     436 </span>            :                 /* WaCsStallBeforeStateCacheInvalidate:bdw,chv */
<span class="lineNum">     437 </span><span class="lineNoCov">          0 :                 ret = gen8_emit_pipe_control(req,</span>
<span class="lineNum">     438 </span>            :                                              PIPE_CONTROL_CS_STALL |
<span class="lineNum">     439 </span>            :                                              PIPE_CONTROL_STALL_AT_SCOREBOARD,
<span class="lineNum">     440 </span>            :                                              0);
<span class="lineNum">     441 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">     442 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">     443 </span>            :         }
<span class="lineNum">     444 </span>            : 
<span class="lineNum">     445 </span><span class="lineNoCov">          0 :         return gen8_emit_pipe_control(req, flags, scratch_addr);</span>
<a name="446"><span class="lineNum">     446 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     447 </span>            : 
<span class="lineNum">     448 </span><span class="lineNoCov">          0 : static void ring_write_tail(struct intel_engine_cs *ring,</span>
<span class="lineNum">     449 </span>            :                             u32 value)
<span class="lineNum">     450 </span>            : {
<span class="lineNum">     451 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = ring-&gt;dev-&gt;dev_private;</span>
<span class="lineNum">     452 </span><span class="lineNoCov">          0 :         I915_WRITE_TAIL(ring, value);</span>
<a name="453"><span class="lineNum">     453 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     454 </span>            : 
<span class="lineNum">     455 </span><span class="lineNoCov">          0 : u64 intel_ring_get_active_head(struct intel_engine_cs *ring)</span>
<span class="lineNum">     456 </span>            : {
<span class="lineNum">     457 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = ring-&gt;dev-&gt;dev_private;</span>
<span class="lineNum">     458 </span>            :         u64 acthd;
<span class="lineNum">     459 </span>            : 
<span class="lineNum">     460 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(ring-&gt;dev)-&gt;gen &gt;= 8)</span>
<span class="lineNum">     461 </span><span class="lineNoCov">          0 :                 acthd = I915_READ64_2x32(RING_ACTHD(ring-&gt;mmio_base),</span>
<span class="lineNum">     462 </span>            :                                          RING_ACTHD_UDW(ring-&gt;mmio_base));
<span class="lineNum">     463 </span><span class="lineNoCov">          0 :         else if (INTEL_INFO(ring-&gt;dev)-&gt;gen &gt;= 4)</span>
<span class="lineNum">     464 </span><span class="lineNoCov">          0 :                 acthd = I915_READ(RING_ACTHD(ring-&gt;mmio_base));</span>
<span class="lineNum">     465 </span>            :         else
<span class="lineNum">     466 </span><span class="lineNoCov">          0 :                 acthd = I915_READ(ACTHD);</span>
<span class="lineNum">     467 </span>            : 
<span class="lineNum">     468 </span><span class="lineNoCov">          0 :         return acthd;</span>
<a name="469"><span class="lineNum">     469 </span>            : }</a>
<span class="lineNum">     470 </span>            : 
<span class="lineNum">     471 </span><span class="lineNoCov">          0 : static void ring_setup_phys_status_page(struct intel_engine_cs *ring)</span>
<span class="lineNum">     472 </span>            : {
<span class="lineNum">     473 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = ring-&gt;dev-&gt;dev_private;</span>
<span class="lineNum">     474 </span>            :         u32 addr;
<span class="lineNum">     475 </span>            : 
<span class="lineNum">     476 </span><span class="lineNoCov">          0 :         addr = dev_priv-&gt;status_page_dmah-&gt;busaddr;</span>
<span class="lineNum">     477 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(ring-&gt;dev)-&gt;gen &gt;= 4)</span>
<span class="lineNum">     478 </span><span class="lineNoCov">          0 :                 addr |= (dev_priv-&gt;status_page_dmah-&gt;busaddr &gt;&gt; 28) &amp; 0xf0;</span>
<span class="lineNum">     479 </span><span class="lineNoCov">          0 :         I915_WRITE(HWS_PGA, addr);</span>
<a name="480"><span class="lineNum">     480 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     481 </span>            : 
<span class="lineNum">     482 </span><span class="lineNoCov">          0 : static void intel_ring_setup_status_page(struct intel_engine_cs *ring)</span>
<span class="lineNum">     483 </span>            : {
<span class="lineNum">     484 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">     485 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = ring-&gt;dev-&gt;dev_private;</span>
<span class="lineNum">     486 </span>            :         u32 mmio = 0;
<span class="lineNum">     487 </span>            : 
<span class="lineNum">     488 </span>            :         /* The ring status page addresses are no longer next to the rest of
<span class="lineNum">     489 </span>            :          * the ring registers as of gen7.
<span class="lineNum">     490 </span>            :          */
<span class="lineNum">     491 </span><span class="lineNoCov">          0 :         if (IS_GEN7(dev)) {</span>
<span class="lineNum">     492 </span><span class="lineNoCov">          0 :                 switch (ring-&gt;id) {</span>
<span class="lineNum">     493 </span>            :                 case RCS:
<span class="lineNum">     494 </span>            :                         mmio = RENDER_HWS_PGA_GEN7;
<span class="lineNum">     495 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     496 </span>            :                 case BCS:
<span class="lineNum">     497 </span>            :                         mmio = BLT_HWS_PGA_GEN7;
<span class="lineNum">     498 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     499 </span>            :                 /*
<span class="lineNum">     500 </span>            :                  * VCS2 actually doesn't exist on Gen7. Only shut up
<span class="lineNum">     501 </span>            :                  * gcc switch check warning
<span class="lineNum">     502 </span>            :                  */
<span class="lineNum">     503 </span>            :                 case VCS2:
<span class="lineNum">     504 </span>            :                 case VCS:
<span class="lineNum">     505 </span>            :                         mmio = BSD_HWS_PGA_GEN7;
<span class="lineNum">     506 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     507 </span>            :                 case VECS:
<span class="lineNum">     508 </span>            :                         mmio = VEBOX_HWS_PGA_GEN7;
<span class="lineNum">     509 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     510 </span>            :                 }
<span class="lineNum">     511 </span><span class="lineNoCov">          0 :         } else if (IS_GEN6(ring-&gt;dev)) {</span>
<span class="lineNum">     512 </span><span class="lineNoCov">          0 :                 mmio = RING_HWS_PGA_GEN6(ring-&gt;mmio_base);</span>
<span class="lineNum">     513 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     514 </span>            :                 /* XXX: gen8 returns to sanity */
<span class="lineNum">     515 </span><span class="lineNoCov">          0 :                 mmio = RING_HWS_PGA(ring-&gt;mmio_base);</span>
<span class="lineNum">     516 </span>            :         }
<span class="lineNum">     517 </span>            : 
<span class="lineNum">     518 </span><span class="lineNoCov">          0 :         I915_WRITE(mmio, (u32)ring-&gt;status_page.gfx_addr);</span>
<span class="lineNum">     519 </span><span class="lineNoCov">          0 :         POSTING_READ(mmio);</span>
<span class="lineNum">     520 </span>            : 
<span class="lineNum">     521 </span>            :         /*
<span class="lineNum">     522 </span>            :          * Flush the TLB for this page
<span class="lineNum">     523 </span>            :          *
<span class="lineNum">     524 </span>            :          * FIXME: These two bits have disappeared on gen8, so a question
<span class="lineNum">     525 </span>            :          * arises: do we still need this and if so how should we go about
<span class="lineNum">     526 </span>            :          * invalidating the TLB?
<span class="lineNum">     527 </span>            :          */
<span class="lineNum">     528 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 6 &amp;&amp; INTEL_INFO(dev)-&gt;gen &lt; 8) {</span>
<span class="lineNum">     529 </span><span class="lineNoCov">          0 :                 u32 reg = RING_INSTPM(ring-&gt;mmio_base);</span>
<span class="lineNum">     530 </span>            : 
<span class="lineNum">     531 </span>            :                 /* ring should be idle before issuing a sync flush*/
<span class="lineNum">     532 </span><span class="lineNoCov">          0 :                 WARN_ON((I915_READ_MODE(ring) &amp; MODE_IDLE) == 0);</span>
<span class="lineNum">     533 </span>            : 
<span class="lineNum">     534 </span><span class="lineNoCov">          0 :                 I915_WRITE(reg,</span>
<span class="lineNum">     535 </span>            :                            _MASKED_BIT_ENABLE(INSTPM_TLB_INVALIDATE |
<span class="lineNum">     536 </span>            :                                               INSTPM_SYNC_FLUSH));
<span class="lineNum">     537 </span><span class="lineNoCov">          0 :                 if (wait_for((I915_READ(reg) &amp; INSTPM_SYNC_FLUSH) == 0,</span>
<span class="lineNum">     538 </span>            :                              1000))
<span class="lineNum">     539 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;%s: wait for SyncFlush to complete for TLB invalidation timed out\n&quot;,</span>
<span class="lineNum">     540 </span>            :                                   ring-&gt;name);
<span class="lineNum">     541 </span><span class="lineNoCov">          0 :         }</span>
<a name="542"><span class="lineNum">     542 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     543 </span>            : 
<span class="lineNum">     544 </span><span class="lineNoCov">          0 : static bool stop_ring(struct intel_engine_cs *ring)</span>
<span class="lineNum">     545 </span>            : {
<span class="lineNum">     546 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = to_i915(ring-&gt;dev);</span>
<span class="lineNum">     547 </span>            : 
<span class="lineNum">     548 </span><span class="lineNoCov">          0 :         if (!IS_GEN2(ring-&gt;dev)) {</span>
<span class="lineNum">     549 </span><span class="lineNoCov">          0 :                 I915_WRITE_MODE(ring, _MASKED_BIT_ENABLE(STOP_RING));</span>
<span class="lineNum">     550 </span><span class="lineNoCov">          0 :                 if (wait_for((I915_READ_MODE(ring) &amp; MODE_IDLE) != 0, 1000)) {</span>
<span class="lineNum">     551 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;%s : timed out trying to stop ring\n&quot;, ring-&gt;name);</span>
<span class="lineNum">     552 </span>            :                         /* Sometimes we observe that the idle flag is not
<span class="lineNum">     553 </span>            :                          * set even though the ring is empty. So double
<span class="lineNum">     554 </span>            :                          * check before giving up.
<span class="lineNum">     555 </span>            :                          */
<span class="lineNum">     556 </span><span class="lineNoCov">          0 :                         if (I915_READ_HEAD(ring) != I915_READ_TAIL(ring))</span>
<span class="lineNum">     557 </span><span class="lineNoCov">          0 :                                 return false;</span>
<span class="lineNum">     558 </span>            :                 }
<span class="lineNum">     559 </span>            :         }
<span class="lineNum">     560 </span>            : 
<span class="lineNum">     561 </span><span class="lineNoCov">          0 :         I915_WRITE_CTL(ring, 0);</span>
<span class="lineNum">     562 </span><span class="lineNoCov">          0 :         I915_WRITE_HEAD(ring, 0);</span>
<span class="lineNum">     563 </span><span class="lineNoCov">          0 :         ring-&gt;write_tail(ring, 0);</span>
<span class="lineNum">     564 </span>            : 
<span class="lineNum">     565 </span><span class="lineNoCov">          0 :         if (!IS_GEN2(ring-&gt;dev)) {</span>
<span class="lineNum">     566 </span><span class="lineNoCov">          0 :                 (void)I915_READ_CTL(ring);</span>
<span class="lineNum">     567 </span><span class="lineNoCov">          0 :                 I915_WRITE_MODE(ring, _MASKED_BIT_DISABLE(STOP_RING));</span>
<span class="lineNum">     568 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     569 </span>            : 
<span class="lineNum">     570 </span><span class="lineNoCov">          0 :         return (I915_READ_HEAD(ring) &amp; HEAD_ADDR) == 0;</span>
<a name="571"><span class="lineNum">     571 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     572 </span>            : 
<span class="lineNum">     573 </span><span class="lineNoCov">          0 : static int init_ring_common(struct intel_engine_cs *ring)</span>
<span class="lineNum">     574 </span>            : {
<span class="lineNum">     575 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">     576 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     577 </span><span class="lineNoCov">          0 :         struct intel_ringbuffer *ringbuf = ring-&gt;buffer;</span>
<span class="lineNum">     578 </span><span class="lineNoCov">          0 :         struct drm_i915_gem_object *obj = ringbuf-&gt;obj;</span>
<span class="lineNum">     579 </span>            :         int ret = 0;
<span class="lineNum">     580 </span>            : 
<span class="lineNum">     581 </span><span class="lineNoCov">          0 :         intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);</span>
<span class="lineNum">     582 </span>            : 
<span class="lineNum">     583 </span><span class="lineNoCov">          0 :         if (!stop_ring(ring)) {</span>
<span class="lineNum">     584 </span>            :                 /* G45 ring initialization often fails to reset head to zero */
<span class="lineNum">     585 </span>            :                 DRM_DEBUG_KMS(&quot;%s head not reset to zero &quot;
<span class="lineNum">     586 </span>            :                               &quot;ctl %08x head %08x tail %08x start %08x\n&quot;,
<span class="lineNum">     587 </span>            :                               ring-&gt;name,
<span class="lineNum">     588 </span>            :                               I915_READ_CTL(ring),
<span class="lineNum">     589 </span>            :                               I915_READ_HEAD(ring),
<span class="lineNum">     590 </span>            :                               I915_READ_TAIL(ring),
<span class="lineNum">     591 </span>            :                               I915_READ_START(ring));
<span class="lineNum">     592 </span>            : 
<span class="lineNum">     593 </span><span class="lineNoCov">          0 :                 if (!stop_ring(ring)) {</span>
<span class="lineNum">     594 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;failed to set %s head to zero &quot;</span>
<span class="lineNum">     595 </span>            :                                   &quot;ctl %08x head %08x tail %08x start %08x\n&quot;,
<span class="lineNum">     596 </span>            :                                   ring-&gt;name,
<span class="lineNum">     597 </span>            :                                   I915_READ_CTL(ring),
<span class="lineNum">     598 </span>            :                                   I915_READ_HEAD(ring),
<span class="lineNum">     599 </span>            :                                   I915_READ_TAIL(ring),
<span class="lineNum">     600 </span>            :                                   I915_READ_START(ring));
<span class="lineNum">     601 </span>            :                         ret = -EIO;
<span class="lineNum">     602 </span><span class="lineNoCov">          0 :                         goto out;</span>
<span class="lineNum">     603 </span>            :                 }
<span class="lineNum">     604 </span>            :         }
<span class="lineNum">     605 </span>            : 
<span class="lineNum">     606 </span><span class="lineNoCov">          0 :         if (I915_NEED_GFX_HWS(dev))</span>
<span class="lineNum">     607 </span><span class="lineNoCov">          0 :                 intel_ring_setup_status_page(ring);</span>
<span class="lineNum">     608 </span>            :         else
<span class="lineNum">     609 </span><span class="lineNoCov">          0 :                 ring_setup_phys_status_page(ring);</span>
<span class="lineNum">     610 </span>            : 
<span class="lineNum">     611 </span>            :         /* Enforce ordering by reading HEAD register back */
<span class="lineNum">     612 </span><span class="lineNoCov">          0 :         I915_READ_HEAD(ring);</span>
<span class="lineNum">     613 </span>            : 
<span class="lineNum">     614 </span>            :         /* Initialize the ring. This must happen _after_ we've cleared the ring
<span class="lineNum">     615 </span>            :          * registers with the above sequence (the readback of the HEAD registers
<span class="lineNum">     616 </span>            :          * also enforces ordering), otherwise the hw might lose the new ring
<span class="lineNum">     617 </span>            :          * register values. */
<span class="lineNum">     618 </span><span class="lineNoCov">          0 :         I915_WRITE_START(ring, i915_gem_obj_ggtt_offset(obj));</span>
<span class="lineNum">     619 </span>            : 
<span class="lineNum">     620 </span>            :         /* WaClearRingBufHeadRegAtInit:ctg,elk */
<span class="lineNum">     621 </span><span class="lineNoCov">          0 :         if (I915_READ_HEAD(ring))</span>
<span class="lineNum">     622 </span>            :                 DRM_DEBUG(&quot;%s initialization failed [head=%08x], fudging\n&quot;,
<span class="lineNum">     623 </span>            :                           ring-&gt;name, I915_READ_HEAD(ring));
<span class="lineNum">     624 </span><span class="lineNoCov">          0 :         I915_WRITE_HEAD(ring, 0);</span>
<span class="lineNum">     625 </span><span class="lineNoCov">          0 :         (void)I915_READ_HEAD(ring);</span>
<span class="lineNum">     626 </span>            : 
<span class="lineNum">     627 </span><span class="lineNoCov">          0 :         I915_WRITE_CTL(ring,</span>
<span class="lineNum">     628 </span>            :                         ((ringbuf-&gt;size - PAGE_SIZE) &amp; RING_NR_PAGES)
<span class="lineNum">     629 </span>            :                         | RING_VALID);
<span class="lineNum">     630 </span>            : 
<span class="lineNum">     631 </span>            :         /* If the head is still not zero, the ring is dead */
<span class="lineNum">     632 </span><span class="lineNoCov">          0 :         if (wait_for((I915_READ_CTL(ring) &amp; RING_VALID) != 0 &amp;&amp;</span>
<span class="lineNum">     633 </span>            :                      I915_READ_START(ring) == i915_gem_obj_ggtt_offset(obj) &amp;&amp;
<span class="lineNum">     634 </span>            :                      (I915_READ_HEAD(ring) &amp; HEAD_ADDR) == 0, 50)) {
<span class="lineNum">     635 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;%s initialization failed &quot;</span>
<span class="lineNum">     636 </span>            :                           &quot;ctl %08x (valid? %d) head %08x tail %08x start %08x [expected %08lx]\n&quot;,
<span class="lineNum">     637 </span>            :                           ring-&gt;name,
<span class="lineNum">     638 </span>            :                           I915_READ_CTL(ring), I915_READ_CTL(ring) &amp; RING_VALID,
<span class="lineNum">     639 </span>            :                           I915_READ_HEAD(ring), I915_READ_TAIL(ring),
<span class="lineNum">     640 </span>            :                           I915_READ_START(ring), (unsigned long)i915_gem_obj_ggtt_offset(obj));
<span class="lineNum">     641 </span>            :                 ret = -EIO;
<span class="lineNum">     642 </span><span class="lineNoCov">          0 :                 goto out;</span>
<span class="lineNum">     643 </span>            :         }
<span class="lineNum">     644 </span>            : 
<span class="lineNum">     645 </span><span class="lineNoCov">          0 :         ringbuf-&gt;last_retired_head = -1;</span>
<span class="lineNum">     646 </span><span class="lineNoCov">          0 :         ringbuf-&gt;head = I915_READ_HEAD(ring);</span>
<span class="lineNum">     647 </span><span class="lineNoCov">          0 :         ringbuf-&gt;tail = I915_READ_TAIL(ring) &amp; TAIL_ADDR;</span>
<span class="lineNum">     648 </span><span class="lineNoCov">          0 :         intel_ring_update_space(ringbuf);</span>
<span class="lineNum">     649 </span>            : 
<span class="lineNum">     650 </span><span class="lineNoCov">          0 :         memset(&amp;ring-&gt;hangcheck, 0, sizeof(ring-&gt;hangcheck));</span>
<span class="lineNum">     651 </span>            : 
<span class="lineNum">     652 </span>            : out:
<span class="lineNum">     653 </span><span class="lineNoCov">          0 :         intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);</span>
<span class="lineNum">     654 </span>            : 
<span class="lineNum">     655 </span><span class="lineNoCov">          0 :         return ret;</span>
<span class="lineNum">     656 </span>            : }
<a name="657"><span class="lineNum">     657 </span>            : </a>
<span class="lineNum">     658 </span>            : void
<span class="lineNum">     659 </span><span class="lineNoCov">          0 : intel_fini_pipe_control(struct intel_engine_cs *ring)</span>
<span class="lineNum">     660 </span>            : {
<span class="lineNum">     661 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">     662 </span>            : 
<span class="lineNum">     663 </span><span class="lineNoCov">          0 :         if (ring-&gt;scratch.obj == NULL)</span>
<span class="lineNum">     664 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     665 </span>            : 
<span class="lineNum">     666 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 5) {</span>
<span class="lineNum">     667 </span><span class="lineNoCov">          0 :                 kunmap(sg_page(ring-&gt;scratch.obj-&gt;pages-&gt;sgl));</span>
<span class="lineNum">     668 </span><span class="lineNoCov">          0 :                 i915_gem_object_ggtt_unpin(ring-&gt;scratch.obj);</span>
<span class="lineNum">     669 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     670 </span>            : 
<span class="lineNum">     671 </span><span class="lineNoCov">          0 :         drm_gem_object_unreference(&amp;ring-&gt;scratch.obj-&gt;base);</span>
<span class="lineNum">     672 </span><span class="lineNoCov">          0 :         ring-&gt;scratch.obj = NULL;</span>
<span class="lineNum">     673 </span><span class="lineNoCov">          0 : }</span>
<a name="674"><span class="lineNum">     674 </span>            : </a>
<span class="lineNum">     675 </span>            : int
<span class="lineNum">     676 </span><span class="lineNoCov">          0 : intel_init_pipe_control(struct intel_engine_cs *ring)</span>
<span class="lineNum">     677 </span>            : {
<span class="lineNum">     678 </span>            :         int ret;
<span class="lineNum">     679 </span>            : 
<span class="lineNum">     680 </span><span class="lineNoCov">          0 :         WARN_ON(ring-&gt;scratch.obj);</span>
<span class="lineNum">     681 </span>            : 
<span class="lineNum">     682 </span><span class="lineNoCov">          0 :         ring-&gt;scratch.obj = i915_gem_alloc_object(ring-&gt;dev, 4096);</span>
<span class="lineNum">     683 </span><span class="lineNoCov">          0 :         if (ring-&gt;scratch.obj == NULL) {</span>
<span class="lineNum">     684 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Failed to allocate seqno page\n&quot;);</span>
<span class="lineNum">     685 </span>            :                 ret = -ENOMEM;
<span class="lineNum">     686 </span><span class="lineNoCov">          0 :                 goto err;</span>
<span class="lineNum">     687 </span>            :         }
<span class="lineNum">     688 </span>            : 
<span class="lineNum">     689 </span><span class="lineNoCov">          0 :         ret = i915_gem_object_set_cache_level(ring-&gt;scratch.obj, I915_CACHE_LLC);</span>
<span class="lineNum">     690 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     691 </span>            :                 goto err_unref;
<span class="lineNum">     692 </span>            : 
<span class="lineNum">     693 </span><span class="lineNoCov">          0 :         ret = i915_gem_obj_ggtt_pin(ring-&gt;scratch.obj, 4096, 0);</span>
<span class="lineNum">     694 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     695 </span>            :                 goto err_unref;
<span class="lineNum">     696 </span>            : 
<span class="lineNum">     697 </span><span class="lineNoCov">          0 :         ring-&gt;scratch.gtt_offset = i915_gem_obj_ggtt_offset(ring-&gt;scratch.obj);</span>
<span class="lineNum">     698 </span><span class="lineNoCov">          0 :         ring-&gt;scratch.cpu_page = kmap(sg_page(ring-&gt;scratch.obj-&gt;pages-&gt;sgl));</span>
<span class="lineNum">     699 </span><span class="lineNoCov">          0 :         if (ring-&gt;scratch.cpu_page == NULL) {</span>
<span class="lineNum">     700 </span>            :                 ret = -ENOMEM;
<span class="lineNum">     701 </span>            :                 goto err_unpin;
<span class="lineNum">     702 </span>            :         }
<span class="lineNum">     703 </span>            : 
<span class="lineNum">     704 </span>            :         DRM_DEBUG_DRIVER(&quot;%s pipe control offset: 0x%08x\n&quot;,
<span class="lineNum">     705 </span>            :                          ring-&gt;name, ring-&gt;scratch.gtt_offset);
<span class="lineNum">     706 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     707 </span>            : 
<span class="lineNum">     708 </span>            : err_unpin:
<span class="lineNum">     709 </span><span class="lineNoCov">          0 :         i915_gem_object_ggtt_unpin(ring-&gt;scratch.obj);</span>
<span class="lineNum">     710 </span>            : err_unref:
<span class="lineNum">     711 </span><span class="lineNoCov">          0 :         drm_gem_object_unreference(&amp;ring-&gt;scratch.obj-&gt;base);</span>
<span class="lineNum">     712 </span>            : err:
<span class="lineNum">     713 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="714"><span class="lineNum">     714 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     715 </span>            : 
<span class="lineNum">     716 </span><span class="lineNoCov">          0 : static int intel_ring_workarounds_emit(struct drm_i915_gem_request *req)</span>
<span class="lineNum">     717 </span>            : {
<span class="lineNum">     718 </span>            :         int ret, i;
<span class="lineNum">     719 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = req-&gt;ring;</span>
<span class="lineNum">     720 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">     721 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     722 </span><span class="lineNoCov">          0 :         struct i915_workarounds *w = &amp;dev_priv-&gt;workarounds;</span>
<span class="lineNum">     723 </span>            : 
<span class="lineNum">     724 </span><span class="lineNoCov">          0 :         if (w-&gt;count == 0)</span>
<span class="lineNum">     725 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     726 </span>            : 
<span class="lineNum">     727 </span><span class="lineNoCov">          0 :         ring-&gt;gpu_caches_dirty = true;</span>
<span class="lineNum">     728 </span><span class="lineNoCov">          0 :         ret = intel_ring_flush_all_caches(req);</span>
<span class="lineNum">     729 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     730 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">     731 </span>            : 
<span class="lineNum">     732 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(req, (w-&gt;count * 2 + 2));</span>
<span class="lineNum">     733 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     734 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">     735 </span>            : 
<span class="lineNum">     736 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, MI_LOAD_REGISTER_IMM(w-&gt;count));</span>
<span class="lineNum">     737 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; w-&gt;count; i++) {</span>
<span class="lineNum">     738 </span><span class="lineNoCov">          0 :                 intel_ring_emit(ring, w-&gt;reg[i].addr);</span>
<span class="lineNum">     739 </span><span class="lineNoCov">          0 :                 intel_ring_emit(ring, w-&gt;reg[i].value);</span>
<span class="lineNum">     740 </span>            :         }
<span class="lineNum">     741 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, MI_NOOP);</span>
<span class="lineNum">     742 </span>            : 
<span class="lineNum">     743 </span><span class="lineNoCov">          0 :         intel_ring_advance(ring);</span>
<span class="lineNum">     744 </span>            : 
<span class="lineNum">     745 </span><span class="lineNoCov">          0 :         ring-&gt;gpu_caches_dirty = true;</span>
<span class="lineNum">     746 </span><span class="lineNoCov">          0 :         ret = intel_ring_flush_all_caches(req);</span>
<span class="lineNum">     747 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     748 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">     749 </span>            : 
<span class="lineNum">     750 </span>            :         DRM_DEBUG_DRIVER(&quot;Number of Workarounds emitted: %d\n&quot;, w-&gt;count);
<span class="lineNum">     751 </span>            : 
<span class="lineNum">     752 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="753"><span class="lineNum">     753 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     754 </span>            : 
<span class="lineNum">     755 </span><span class="lineNoCov">          0 : static int intel_rcs_ctx_init(struct drm_i915_gem_request *req)</span>
<span class="lineNum">     756 </span>            : {
<span class="lineNum">     757 </span>            :         int ret;
<span class="lineNum">     758 </span>            : 
<span class="lineNum">     759 </span><span class="lineNoCov">          0 :         ret = intel_ring_workarounds_emit(req);</span>
<span class="lineNum">     760 </span><span class="lineNoCov">          0 :         if (ret != 0)</span>
<span class="lineNum">     761 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">     762 </span>            : 
<span class="lineNum">     763 </span><span class="lineNoCov">          0 :         ret = i915_gem_render_state_init(req);</span>
<span class="lineNum">     764 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     765 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;init render state: %d\n&quot;, ret);</span>
<span class="lineNum">     766 </span>            : 
<span class="lineNum">     767 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="768"><span class="lineNum">     768 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     769 </span>            : 
<span class="lineNum">     770 </span><span class="lineNoCov">          0 : static int wa_add(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     771 </span>            :                   const u32 addr, const u32 mask, const u32 val)
<span class="lineNum">     772 </span>            : {
<span class="lineNum">     773 </span><span class="lineNoCov">          0 :         const u32 idx = dev_priv-&gt;workarounds.count;</span>
<span class="lineNum">     774 </span>            : 
<span class="lineNum">     775 </span><span class="lineNoCov">          0 :         if (WARN_ON(idx &gt;= I915_MAX_WA_REGS))</span>
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :                 return -ENOSPC;</span>
<span class="lineNum">     777 </span>            : 
<span class="lineNum">     778 </span><span class="lineNoCov">          0 :         dev_priv-&gt;workarounds.reg[idx].addr = addr;</span>
<span class="lineNum">     779 </span><span class="lineNoCov">          0 :         dev_priv-&gt;workarounds.reg[idx].value = val;</span>
<span class="lineNum">     780 </span><span class="lineNoCov">          0 :         dev_priv-&gt;workarounds.reg[idx].mask = mask;</span>
<span class="lineNum">     781 </span>            : 
<span class="lineNum">     782 </span><span class="lineNoCov">          0 :         dev_priv-&gt;workarounds.count++;</span>
<span class="lineNum">     783 </span>            : 
<span class="lineNum">     784 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     785 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     786 </span>            : 
<span class="lineNum">     787 </span>            : #define WA_REG(addr, mask, val) do { \
<span class="lineNum">     788 </span>            :                 const int r = wa_add(dev_priv, (addr), (mask), (val)); \
<span class="lineNum">     789 </span>            :                 if (r) \
<span class="lineNum">     790 </span>            :                         return r; \
<span class="lineNum">     791 </span>            :         } while (0)
<span class="lineNum">     792 </span>            : 
<span class="lineNum">     793 </span>            : #define WA_SET_BIT_MASKED(addr, mask) \
<span class="lineNum">     794 </span>            :         WA_REG(addr, (mask), _MASKED_BIT_ENABLE(mask))
<span class="lineNum">     795 </span>            : 
<span class="lineNum">     796 </span>            : #define WA_CLR_BIT_MASKED(addr, mask) \
<span class="lineNum">     797 </span>            :         WA_REG(addr, (mask), _MASKED_BIT_DISABLE(mask))
<span class="lineNum">     798 </span>            : 
<span class="lineNum">     799 </span>            : #define WA_SET_FIELD_MASKED(addr, mask, value) \
<span class="lineNum">     800 </span>            :         WA_REG(addr, mask, _MASKED_FIELD(mask, value))
<span class="lineNum">     801 </span>            : 
<span class="lineNum">     802 </span>            : #define WA_SET_BIT(addr, mask) WA_REG(addr, mask, I915_READ(addr) | (mask))
<span class="lineNum">     803 </span>            : #define WA_CLR_BIT(addr, mask) WA_REG(addr, mask, I915_READ(addr) &amp; ~(mask))
<span class="lineNum">     804 </span>            : 
<a name="805"><span class="lineNum">     805 </span>            : #define WA_WRITE(addr, val) WA_REG(addr, 0xffffffff, val)</a>
<span class="lineNum">     806 </span>            : 
<span class="lineNum">     807 </span><span class="lineNoCov">          0 : static int gen8_init_workarounds(struct intel_engine_cs *ring)</span>
<span class="lineNum">     808 </span>            : {
<span class="lineNum">     809 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">     810 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     811 </span>            : 
<span class="lineNum">     812 </span><span class="lineNoCov">          0 :         WA_SET_BIT_MASKED(INSTPM, INSTPM_FORCE_ORDERING);</span>
<span class="lineNum">     813 </span>            : 
<span class="lineNum">     814 </span>            :         /* WaDisableAsyncFlipPerfMode:bdw,chv */
<span class="lineNum">     815 </span><span class="lineNoCov">          0 :         WA_SET_BIT_MASKED(MI_MODE, ASYNC_FLIP_PERF_DISABLE);</span>
<span class="lineNum">     816 </span>            : 
<span class="lineNum">     817 </span>            :         /* WaDisablePartialInstShootdown:bdw,chv */
<span class="lineNum">     818 </span><span class="lineNoCov">          0 :         WA_SET_BIT_MASKED(GEN8_ROW_CHICKEN,</span>
<span class="lineNum">     819 </span>            :                           PARTIAL_INSTRUCTION_SHOOTDOWN_DISABLE);
<span class="lineNum">     820 </span>            : 
<span class="lineNum">     821 </span>            :         /* Use Force Non-Coherent whenever executing a 3D context. This is a
<span class="lineNum">     822 </span>            :          * workaround for for a possible hang in the unlikely event a TLB
<span class="lineNum">     823 </span>            :          * invalidation occurs during a PSD flush.
<span class="lineNum">     824 </span>            :          */
<span class="lineNum">     825 </span>            :         /* WaForceEnableNonCoherent:bdw,chv */
<span class="lineNum">     826 </span>            :         /* WaHdcDisableFetchWhenMasked:bdw,chv */
<span class="lineNum">     827 </span><span class="lineNoCov">          0 :         WA_SET_BIT_MASKED(HDC_CHICKEN0,</span>
<span class="lineNum">     828 </span>            :                           HDC_DONOT_FETCH_MEM_WHEN_MASKED |
<span class="lineNum">     829 </span>            :                           HDC_FORCE_NON_COHERENT);
<span class="lineNum">     830 </span>            : 
<span class="lineNum">     831 </span>            :         /* From the Haswell PRM, Command Reference: Registers, CACHE_MODE_0:
<span class="lineNum">     832 </span>            :          * &quot;The Hierarchical Z RAW Stall Optimization allows non-overlapping
<span class="lineNum">     833 </span>            :          *  polygons in the same 8x4 pixel/sample area to be processed without
<span class="lineNum">     834 </span>            :          *  stalling waiting for the earlier ones to write to Hierarchical Z
<span class="lineNum">     835 </span>            :          *  buffer.&quot;
<span class="lineNum">     836 </span>            :          *
<span class="lineNum">     837 </span>            :          * This optimization is off by default for BDW and CHV; turn it on.
<span class="lineNum">     838 </span>            :          */
<span class="lineNum">     839 </span><span class="lineNoCov">          0 :         WA_CLR_BIT_MASKED(CACHE_MODE_0_GEN7, HIZ_RAW_STALL_OPT_DISABLE);</span>
<span class="lineNum">     840 </span>            : 
<span class="lineNum">     841 </span>            :         /* Wa4x4STCOptimizationDisable:bdw,chv */
<span class="lineNum">     842 </span><span class="lineNoCov">          0 :         WA_SET_BIT_MASKED(CACHE_MODE_1, GEN8_4x4_STC_OPTIMIZATION_DISABLE);</span>
<span class="lineNum">     843 </span>            : 
<span class="lineNum">     844 </span>            :         /*
<span class="lineNum">     845 </span>            :          * BSpec recommends 8x4 when MSAA is used,
<span class="lineNum">     846 </span>            :          * however in practice 16x4 seems fastest.
<span class="lineNum">     847 </span>            :          *
<span class="lineNum">     848 </span>            :          * Note that PS/WM thread counts depend on the WIZ hashing
<span class="lineNum">     849 </span>            :          * disable bit, which we don't touch here, but it's good
<span class="lineNum">     850 </span>            :          * to keep in mind (see 3DSTATE_PS and 3DSTATE_WM).
<span class="lineNum">     851 </span>            :          */
<span class="lineNum">     852 </span><span class="lineNoCov">          0 :         WA_SET_FIELD_MASKED(GEN7_GT_MODE,</span>
<span class="lineNum">     853 </span>            :                             GEN6_WIZ_HASHING_MASK,
<span class="lineNum">     854 </span>            :                             GEN6_WIZ_HASHING_16x4);
<span class="lineNum">     855 </span>            : 
<span class="lineNum">     856 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="857"><span class="lineNum">     857 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     858 </span>            : 
<span class="lineNum">     859 </span><span class="lineNoCov">          0 : static int bdw_init_workarounds(struct intel_engine_cs *ring)</span>
<span class="lineNum">     860 </span>            : {
<span class="lineNum">     861 </span>            :         int ret;
<span class="lineNum">     862 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">     863 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     864 </span>            : 
<span class="lineNum">     865 </span><span class="lineNoCov">          0 :         ret = gen8_init_workarounds(ring);</span>
<span class="lineNum">     866 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     867 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">     868 </span>            : 
<span class="lineNum">     869 </span>            :         /* WaDisableThreadStallDopClockGating:bdw (pre-production) */
<span class="lineNum">     870 </span><span class="lineNoCov">          0 :         WA_SET_BIT_MASKED(GEN8_ROW_CHICKEN, STALL_DOP_GATING_DISABLE);</span>
<span class="lineNum">     871 </span>            : 
<span class="lineNum">     872 </span>            :         /* WaDisableDopClockGating:bdw */
<span class="lineNum">     873 </span><span class="lineNoCov">          0 :         WA_SET_BIT_MASKED(GEN7_ROW_CHICKEN2,</span>
<span class="lineNum">     874 </span>            :                           DOP_CLOCK_GATING_DISABLE);
<span class="lineNum">     875 </span>            : 
<span class="lineNum">     876 </span><span class="lineNoCov">          0 :         WA_SET_BIT_MASKED(HALF_SLICE_CHICKEN3,</span>
<span class="lineNum">     877 </span>            :                           GEN8_SAMPLER_POWER_BYPASS_DIS);
<span class="lineNum">     878 </span>            : 
<span class="lineNum">     879 </span><span class="lineNoCov">          0 :         WA_SET_BIT_MASKED(HDC_CHICKEN0,</span>
<span class="lineNum">     880 </span>            :                           /* WaForceContextSaveRestoreNonCoherent:bdw */
<span class="lineNum">     881 </span>            :                           HDC_FORCE_CONTEXT_SAVE_RESTORE_NON_COHERENT |
<span class="lineNum">     882 </span>            :                           /* WaDisableFenceDestinationToSLM:bdw (pre-prod) */
<span class="lineNum">     883 </span>            :                           (IS_BDW_GT3(dev) ? HDC_FENCE_DEST_SLM_DISABLE : 0));
<span class="lineNum">     884 </span>            : 
<span class="lineNum">     885 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="886"><span class="lineNum">     886 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     887 </span>            : 
<span class="lineNum">     888 </span><span class="lineNoCov">          0 : static int chv_init_workarounds(struct intel_engine_cs *ring)</span>
<span class="lineNum">     889 </span>            : {
<span class="lineNum">     890 </span>            :         int ret;
<span class="lineNum">     891 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">     892 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     893 </span>            : 
<span class="lineNum">     894 </span><span class="lineNoCov">          0 :         ret = gen8_init_workarounds(ring);</span>
<span class="lineNum">     895 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     896 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">     897 </span>            : 
<span class="lineNum">     898 </span>            :         /* WaDisableThreadStallDopClockGating:chv */
<span class="lineNum">     899 </span><span class="lineNoCov">          0 :         WA_SET_BIT_MASKED(GEN8_ROW_CHICKEN, STALL_DOP_GATING_DISABLE);</span>
<span class="lineNum">     900 </span>            : 
<span class="lineNum">     901 </span>            :         /* Improve HiZ throughput on CHV. */
<span class="lineNum">     902 </span><span class="lineNoCov">          0 :         WA_SET_BIT_MASKED(HIZ_CHICKEN, CHV_HZ_8X8_MODE_IN_1X);</span>
<span class="lineNum">     903 </span>            : 
<span class="lineNum">     904 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="905"><span class="lineNum">     905 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     906 </span>            : 
<span class="lineNum">     907 </span><span class="lineNoCov">          0 : static int gen9_init_workarounds(struct intel_engine_cs *ring)</span>
<span class="lineNum">     908 </span>            : {
<span class="lineNum">     909 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">     910 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">     911 </span>            : 
<span class="lineNum">     912 </span>            :         /* WaConextSwitchWithConcurrentTLBInvalidate:skl,bxt,kbl */
<span class="lineNum">     913 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN9_CSFE_CHICKEN1_RCS, _MASKED_BIT_ENABLE(GEN9_PREEMPT_GPGPU_SYNC_SWITCH_DISABLE));</span>
<span class="lineNum">     914 </span>            : 
<span class="lineNum">     915 </span>            :         /* WaEnableLbsSlaRetryTimerDecrement:skl,bxt,kbl */
<span class="lineNum">     916 </span><span class="lineNoCov">          0 :         I915_WRITE(BDW_SCRATCH1, I915_READ(BDW_SCRATCH1) |</span>
<span class="lineNum">     917 </span>            :                    GEN9_LBS_SLA_RETRY_TIMER_DECREMENT_ENABLE);
<span class="lineNum">     918 </span>            : 
<span class="lineNum">     919 </span>            :         /* WaDisableKillLogic:bxt,skl,kbl */
<span class="lineNum">     920 </span><span class="lineNoCov">          0 :         I915_WRITE(GAM_ECOCHK, I915_READ(GAM_ECOCHK) |</span>
<span class="lineNum">     921 </span>            :                    ECOCHK_DIS_TLB);
<span class="lineNum">     922 </span>            : 
<span class="lineNum">     923 </span>            :         /* WaDisablePartialInstShootdown:skl,bxt,kbl */
<span class="lineNum">     924 </span><span class="lineNoCov">          0 :         WA_SET_BIT_MASKED(GEN8_ROW_CHICKEN,</span>
<span class="lineNum">     925 </span>            :                           PARTIAL_INSTRUCTION_SHOOTDOWN_DISABLE);
<span class="lineNum">     926 </span>            : 
<span class="lineNum">     927 </span>            :         /* Syncing dependencies between camera and graphics:skl,bxt,kbl */
<span class="lineNum">     928 </span><span class="lineNoCov">          0 :         WA_SET_BIT_MASKED(HALF_SLICE_CHICKEN3,</span>
<span class="lineNum">     929 </span>            :                           GEN9_DISABLE_OCL_OOB_SUPPRESS_LOGIC);
<span class="lineNum">     930 </span>            : 
<span class="lineNum">     931 </span>            :         /* WaDisableDgMirrorFixInHalfSliceChicken5:skl,bxt,kbl */
<span class="lineNum">     932 </span><span class="lineNoCov">          0 :         WA_CLR_BIT_MASKED(GEN9_HALF_SLICE_CHICKEN5,</span>
<span class="lineNum">     933 </span>            :                           GEN9_DG_MIRROR_FIX_ENABLE);
<span class="lineNum">     934 </span>            : 
<span class="lineNum">     935 </span>            :         /* WaSetDisablePixMaskCammingAndRhwoInCommonSliceChicken:skl,bxt */
<span class="lineNum">     936 </span><span class="lineNoCov">          0 :         if (IS_SKL_REVID(dev, 0, SKL_REVID_B0) ||</span>
<span class="lineNum">     937 </span><span class="lineNoCov">          0 :             IS_BXT_REVID(dev, 0, BXT_REVID_A1)) {</span>
<span class="lineNum">     938 </span><span class="lineNoCov">          0 :                 WA_SET_BIT_MASKED(GEN7_COMMON_SLICE_CHICKEN1,</span>
<span class="lineNum">     939 </span>            :                                   GEN9_RHWO_OPTIMIZATION_DISABLE);
<span class="lineNum">     940 </span>            :                 /*
<span class="lineNum">     941 </span>            :                  * WA also requires GEN9_SLICE_COMMON_ECO_CHICKEN0[14:14] to be set
<span class="lineNum">     942 </span>            :                  * but we do that in per ctx batchbuffer as there is an issue
<span class="lineNum">     943 </span>            :                  * with this register not getting restored on ctx restore
<span class="lineNum">     944 </span>            :                  */
<span class="lineNum">     945 </span>            :         }
<span class="lineNum">     946 </span>            : 
<span class="lineNum">     947 </span>            :         /* WaEnableYV12BugFixInHalfSliceChicken7:skl,bxt,kbl */
<span class="lineNum">     948 </span><span class="lineNoCov">          0 :         WA_SET_BIT_MASKED(GEN9_HALF_SLICE_CHICKEN7,</span>
<span class="lineNum">     949 </span>            :                           GEN9_ENABLE_YV12_BUGFIX);
<span class="lineNum">     950 </span>            : 
<span class="lineNum">     951 </span>            :         /* Wa4x4STCOptimizationDisable:skl,bxt,kbl */
<span class="lineNum">     952 </span>            :         /* WaDisablePartialResolveInVc:skl,bxt,kbl */
<span class="lineNum">     953 </span><span class="lineNoCov">          0 :         WA_SET_BIT_MASKED(CACHE_MODE_1, (GEN8_4x4_STC_OPTIMIZATION_DISABLE |</span>
<span class="lineNum">     954 </span>            :                                          GEN9_PARTIAL_RESOLVE_IN_VC_DISABLE));
<span class="lineNum">     955 </span>            : 
<span class="lineNum">     956 </span>            :         /* WaCcsTlbPrefetchDisable:skl,bxt,kbl */
<span class="lineNum">     957 </span><span class="lineNoCov">          0 :         WA_CLR_BIT_MASKED(GEN9_HALF_SLICE_CHICKEN5,</span>
<span class="lineNum">     958 </span>            :                           GEN9_CCS_TLB_PREFETCH_ENABLE);
<span class="lineNum">     959 </span>            : 
<span class="lineNum">     960 </span>            :         /* WaDisableMaskBasedCammingInRCC:skl,bxt,kbl */
<span class="lineNum">     961 </span><span class="lineNoCov">          0 :         if (IS_SKL_REVID(dev, SKL_REVID_C0, SKL_REVID_C0) ||</span>
<span class="lineNum">     962 </span><span class="lineNoCov">          0 :             IS_BXT_REVID(dev, 0, BXT_REVID_A1))</span>
<span class="lineNum">     963 </span><span class="lineNoCov">          0 :                 WA_SET_BIT_MASKED(SLICE_ECO_CHICKEN0,</span>
<span class="lineNum">     964 </span>            :                                   PIXEL_MASK_CAMMING_DISABLE);
<span class="lineNum">     965 </span>            : 
<span class="lineNum">     966 </span>            :         /* WaForceContextSaveRestoreNonCoherent:skl,bxt,kbl */
<span class="lineNum">     967 </span><span class="lineNoCov">          0 :         WA_SET_BIT_MASKED(HDC_CHICKEN0,</span>
<span class="lineNum">     968 </span>            :                           HDC_FORCE_CONTEXT_SAVE_RESTORE_NON_COHERENT |
<span class="lineNum">     969 </span>            :                           HDC_FORCE_CSR_NON_COHERENT_OVR_DISABLE);
<span class="lineNum">     970 </span>            : 
<span class="lineNum">     971 </span>            :         /* WaForceEnableNonCoherent and WaDisableHDCInvalidation are
<span class="lineNum">     972 </span>            :          * both tied to WaForceContextSaveRestoreNonCoherent
<span class="lineNum">     973 </span>            :          * in some hsds for skl. We keep the tie for all gen9. The
<span class="lineNum">     974 </span>            :          * documentation is a bit hazy and so we want to get common behaviour,
<span class="lineNum">     975 </span>            :          * even though there is no clear evidence we would need both on kbl/bxt.
<span class="lineNum">     976 </span>            :          * This area has been source of system hangs so we play it safe
<span class="lineNum">     977 </span>            :          * and mimic the skl regardless of what bspec says.
<span class="lineNum">     978 </span>            :          *
<span class="lineNum">     979 </span>            :          * Use Force Non-Coherent whenever executing a 3D context. This
<span class="lineNum">     980 </span>            :          * is a workaround for a possible hang in the unlikely event
<span class="lineNum">     981 </span>            :          * a TLB invalidation occurs during a PSD flush.
<span class="lineNum">     982 </span>            :          */
<span class="lineNum">     983 </span>            : 
<span class="lineNum">     984 </span>            :         /* WaForceEnableNonCoherent:skl,bxt,kbl */
<span class="lineNum">     985 </span><span class="lineNoCov">          0 :         WA_SET_BIT_MASKED(HDC_CHICKEN0,</span>
<span class="lineNum">     986 </span>            :                           HDC_FORCE_NON_COHERENT);
<span class="lineNum">     987 </span>            : 
<span class="lineNum">     988 </span>            :         /* WaDisableHDCInvalidation:skl,bxt,kbl */
<span class="lineNum">     989 </span><span class="lineNoCov">          0 :         I915_WRITE(GAM_ECOCHK, I915_READ(GAM_ECOCHK) |</span>
<span class="lineNum">     990 </span>            :                    BDW_DISABLE_HDC_INVALIDATION);
<span class="lineNum">     991 </span>            : 
<span class="lineNum">     992 </span>            : 
<span class="lineNum">     993 </span>            :         /* WaDisableSamplerPowerBypassForSOPingPong:skl,bxt,kbl */
<span class="lineNum">     994 </span><span class="lineNoCov">          0 :         if (IS_SKYLAKE(dev_priv) ||</span>
<span class="lineNum">     995 </span><span class="lineNoCov">          0 :             IS_KABYLAKE(dev_priv) ||</span>
<span class="lineNum">     996 </span><span class="lineNoCov">          0 :             IS_BXT_REVID(dev, 0, BXT_REVID_B0))</span>
<span class="lineNum">     997 </span><span class="lineNoCov">          0 :                 WA_SET_BIT_MASKED(HALF_SLICE_CHICKEN3,</span>
<span class="lineNum">     998 </span>            :                                   GEN8_SAMPLER_POWER_BYPASS_DIS);
<span class="lineNum">     999 </span>            : 
<span class="lineNum">    1000 </span>            :         /* WaDisableSTUnitPowerOptimization:skl,bxt,kbl */
<span class="lineNum">    1001 </span><span class="lineNoCov">          0 :         WA_SET_BIT_MASKED(HALF_SLICE_CHICKEN2, GEN8_ST_PO_DISABLE);</span>
<span class="lineNum">    1002 </span>            : 
<span class="lineNum">    1003 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1004"><span class="lineNum">    1004 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1005 </span>            : 
<span class="lineNum">    1006 </span><span class="lineNoCov">          0 : static int skl_tune_iz_hashing(struct intel_engine_cs *ring)</span>
<span class="lineNum">    1007 </span>            : {
<span class="lineNum">    1008 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">    1009 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1010 </span><span class="lineNoCov">          0 :         u8 vals[3] = { 0, 0, 0 };</span>
<span class="lineNum">    1011 </span>            :         unsigned int i;
<span class="lineNum">    1012 </span>            : 
<span class="lineNum">    1013 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 3; i++) {</span>
<span class="lineNum">    1014 </span>            :                 u8 ss;
<span class="lineNum">    1015 </span>            : 
<span class="lineNum">    1016 </span>            :                 /*
<span class="lineNum">    1017 </span>            :                  * Only consider slices where one, and only one, subslice has 7
<span class="lineNum">    1018 </span>            :                  * EUs
<span class="lineNum">    1019 </span>            :                  */
<span class="lineNum">    1020 </span><span class="lineNoCov">          0 :                 if (hweight8(dev_priv-&gt;info.subslice_7eu[i]) != 1)</span>
<span class="lineNum">    1021 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">    1022 </span>            : 
<span class="lineNum">    1023 </span>            :                 /*
<span class="lineNum">    1024 </span>            :                  * subslice_7eu[i] != 0 (because of the check above) and
<span class="lineNum">    1025 </span>            :                  * ss_max == 4 (maximum number of subslices possible per slice)
<span class="lineNum">    1026 </span>            :                  *
<span class="lineNum">    1027 </span>            :                  * -&gt;    0 &lt;= ss &lt;= 3;
<span class="lineNum">    1028 </span>            :                  */
<span class="lineNum">    1029 </span><span class="lineNoCov">          0 :                 ss = ffs(dev_priv-&gt;info.subslice_7eu[i]) - 1;</span>
<span class="lineNum">    1030 </span><span class="lineNoCov">          0 :                 vals[i] = 3 - ss;</span>
<span class="lineNum">    1031 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1032 </span>            : 
<span class="lineNum">    1033 </span><span class="lineNoCov">          0 :         if (vals[0] == 0 &amp;&amp; vals[1] == 0 &amp;&amp; vals[2] == 0)</span>
<span class="lineNum">    1034 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    1035 </span>            : 
<span class="lineNum">    1036 </span>            :         /* Tune IZ hashing. See intel_device_info_runtime_init() */
<span class="lineNum">    1037 </span><span class="lineNoCov">          0 :         WA_SET_FIELD_MASKED(GEN7_GT_MODE,</span>
<span class="lineNum">    1038 </span>            :                             GEN9_IZ_HASHING_MASK(2) |
<span class="lineNum">    1039 </span>            :                             GEN9_IZ_HASHING_MASK(1) |
<span class="lineNum">    1040 </span>            :                             GEN9_IZ_HASHING_MASK(0),
<span class="lineNum">    1041 </span>            :                             GEN9_IZ_HASHING(2, vals[2]) |
<span class="lineNum">    1042 </span>            :                             GEN9_IZ_HASHING(1, vals[1]) |
<span class="lineNum">    1043 </span>            :                             GEN9_IZ_HASHING(0, vals[0]));
<span class="lineNum">    1044 </span>            : 
<span class="lineNum">    1045 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1046"><span class="lineNum">    1046 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1047 </span>            : 
<span class="lineNum">    1048 </span><span class="lineNoCov">          0 : static int skl_init_workarounds(struct intel_engine_cs *ring)</span>
<span class="lineNum">    1049 </span>            : {
<span class="lineNum">    1050 </span>            :         int ret;
<span class="lineNum">    1051 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">    1052 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1053 </span>            : 
<span class="lineNum">    1054 </span><span class="lineNoCov">          0 :         ret = gen9_init_workarounds(ring);</span>
<span class="lineNum">    1055 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1056 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1057 </span>            : 
<span class="lineNum">    1058 </span><span class="lineNoCov">          0 :         if (IS_SKL_REVID(dev, 0, SKL_REVID_D0)) {</span>
<span class="lineNum">    1059 </span>            :                 /* WaDisableHDCInvalidation:skl */
<span class="lineNum">    1060 </span><span class="lineNoCov">          0 :                 I915_WRITE(GAM_ECOCHK, I915_READ(GAM_ECOCHK) |</span>
<span class="lineNum">    1061 </span>            :                            BDW_DISABLE_HDC_INVALIDATION);
<span class="lineNum">    1062 </span>            : 
<span class="lineNum">    1063 </span>            :                 /* WaDisableChickenBitTSGBarrierAckForFFSliceCS:skl */
<span class="lineNum">    1064 </span><span class="lineNoCov">          0 :                 I915_WRITE(FF_SLICE_CS_CHICKEN2,</span>
<span class="lineNum">    1065 </span>            :                            _MASKED_BIT_ENABLE(GEN9_TSG_BARRIER_ACK_DISABLE));
<span class="lineNum">    1066 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1067 </span>            : 
<span class="lineNum">    1068 </span>            :         /* GEN8_L3SQCREG4 has a dependency with WA batch so any new changes
<span class="lineNum">    1069 </span>            :          * involving this register should also be added to WA batch as required.
<span class="lineNum">    1070 </span>            :          */
<span class="lineNum">    1071 </span><span class="lineNoCov">          0 :         if (IS_SKL_REVID(dev, 0, SKL_REVID_E0))</span>
<span class="lineNum">    1072 </span>            :                 /* WaDisableLSQCROPERFforOCL:skl */
<span class="lineNum">    1073 </span><span class="lineNoCov">          0 :                 I915_WRITE(GEN8_L3SQCREG4, I915_READ(GEN8_L3SQCREG4) |</span>
<span class="lineNum">    1074 </span>            :                            GEN8_LQSC_RO_PERF_DIS);
<span class="lineNum">    1075 </span>            : 
<span class="lineNum">    1076 </span>            :         /* WaEnableGapsTsvCreditFix:skl */
<span class="lineNum">    1077 </span><span class="lineNoCov">          0 :         if (IS_SKL_REVID(dev, SKL_REVID_C0, REVID_FOREVER)) {</span>
<span class="lineNum">    1078 </span><span class="lineNoCov">          0 :                 I915_WRITE(GEN8_GARBCNTL, (I915_READ(GEN8_GARBCNTL) |</span>
<span class="lineNum">    1079 </span>            :                                            GEN9_GAPS_TSV_CREDIT_DISABLE));
<span class="lineNum">    1080 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1081 </span>            : 
<span class="lineNum">    1082 </span>            :         /* WaDisablePowerCompilerClockGating:skl */
<span class="lineNum">    1083 </span><span class="lineNoCov">          0 :         if (IS_SKL_REVID(dev, SKL_REVID_B0, SKL_REVID_B0))</span>
<span class="lineNum">    1084 </span><span class="lineNoCov">          0 :                 WA_SET_BIT_MASKED(HIZ_CHICKEN,</span>
<span class="lineNum">    1085 </span>            :                                   BDW_HIZ_POWER_COMPILER_CLOCK_GATING_DISABLE);
<span class="lineNum">    1086 </span>            : 
<span class="lineNum">    1087 </span>            :         /* WaBarrierPerformanceFixDisable:skl */
<span class="lineNum">    1088 </span><span class="lineNoCov">          0 :         if (IS_SKL_REVID(dev, SKL_REVID_C0, SKL_REVID_D0))</span>
<span class="lineNum">    1089 </span><span class="lineNoCov">          0 :                 WA_SET_BIT_MASKED(HDC_CHICKEN0,</span>
<span class="lineNum">    1090 </span>            :                                   HDC_FENCE_DEST_SLM_DISABLE |
<span class="lineNum">    1091 </span>            :                                   HDC_BARRIER_PERFORMANCE_DISABLE);
<span class="lineNum">    1092 </span>            : 
<span class="lineNum">    1093 </span>            :         /* WaDisableSbeCacheDispatchPortSharing:skl */
<span class="lineNum">    1094 </span><span class="lineNoCov">          0 :         if (IS_SKL_REVID(dev, 0, SKL_REVID_F0))</span>
<span class="lineNum">    1095 </span><span class="lineNoCov">          0 :                 WA_SET_BIT_MASKED(</span>
<span class="lineNum">    1096 </span>            :                         GEN7_HALF_SLICE_CHICKEN1,
<span class="lineNum">    1097 </span>            :                         GEN7_SBE_SS_CACHE_DISPATCH_PORT_SHARING_DISABLE);
<span class="lineNum">    1098 </span>            : 
<span class="lineNum">    1099 </span><span class="lineNoCov">          0 :         return skl_tune_iz_hashing(ring);</span>
<a name="1100"><span class="lineNum">    1100 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1101 </span>            : 
<span class="lineNum">    1102 </span><span class="lineNoCov">          0 : static int bxt_init_workarounds(struct intel_engine_cs *ring)</span>
<span class="lineNum">    1103 </span>            : {
<span class="lineNum">    1104 </span>            :         int ret;
<span class="lineNum">    1105 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">    1106 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1107 </span>            : 
<span class="lineNum">    1108 </span><span class="lineNoCov">          0 :         ret = gen9_init_workarounds(ring);</span>
<span class="lineNum">    1109 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1110 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1111 </span>            : 
<span class="lineNum">    1112 </span>            :         /* WaStoreMultiplePTEenable:bxt */
<span class="lineNum">    1113 </span>            :         /* This is a requirement according to Hardware specification */
<span class="lineNum">    1114 </span><span class="lineNoCov">          0 :         if (IS_BXT_REVID(dev, 0, BXT_REVID_A0))</span>
<span class="lineNum">    1115 </span><span class="lineNoCov">          0 :                 I915_WRITE(TILECTL, I915_READ(TILECTL) | TILECTL_TLBPF);</span>
<span class="lineNum">    1116 </span>            : 
<span class="lineNum">    1117 </span>            :         /* WaSetClckGatingDisableMedia:bxt */
<span class="lineNum">    1118 </span><span class="lineNoCov">          0 :         if (IS_BXT_REVID(dev, 0, BXT_REVID_A0)) {</span>
<span class="lineNum">    1119 </span><span class="lineNoCov">          0 :                 I915_WRITE(GEN7_MISCCPCTL, (I915_READ(GEN7_MISCCPCTL) &amp;</span>
<span class="lineNum">    1120 </span>            :                                             ~GEN8_DOP_CLOCK_GATE_MEDIA_ENABLE));
<span class="lineNum">    1121 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1122 </span>            : 
<span class="lineNum">    1123 </span>            :         /* WaDisableThreadStallDopClockGating:bxt */
<span class="lineNum">    1124 </span><span class="lineNoCov">          0 :         WA_SET_BIT_MASKED(GEN8_ROW_CHICKEN,</span>
<span class="lineNum">    1125 </span>            :                           STALL_DOP_GATING_DISABLE);
<span class="lineNum">    1126 </span>            : 
<span class="lineNum">    1127 </span>            :         /* WaDisableSbeCacheDispatchPortSharing:bxt */
<span class="lineNum">    1128 </span><span class="lineNoCov">          0 :         if (IS_BXT_REVID(dev, 0, BXT_REVID_B0)) {</span>
<span class="lineNum">    1129 </span><span class="lineNoCov">          0 :                 WA_SET_BIT_MASKED(</span>
<span class="lineNum">    1130 </span>            :                         GEN7_HALF_SLICE_CHICKEN1,
<span class="lineNum">    1131 </span>            :                         GEN7_SBE_SS_CACHE_DISPATCH_PORT_SHARING_DISABLE);
<span class="lineNum">    1132 </span>            :         }
<span class="lineNum">    1133 </span>            : 
<span class="lineNum">    1134 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1135"><span class="lineNum">    1135 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1136 </span>            : 
<span class="lineNum">    1137 </span><span class="lineNoCov">          0 : static int kbl_init_workarounds(struct intel_engine_cs *ring)</span>
<span class="lineNum">    1138 </span>            : {
<span class="lineNum">    1139 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">    1140 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1141 </span>            :         int ret;
<span class="lineNum">    1142 </span>            : 
<span class="lineNum">    1143 </span><span class="lineNoCov">          0 :         ret = gen9_init_workarounds(ring);</span>
<span class="lineNum">    1144 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1145 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1146 </span>            : 
<span class="lineNum">    1147 </span>            :         /* WaEnableGapsTsvCreditFix:kbl */
<span class="lineNum">    1148 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN8_GARBCNTL, (I915_READ(GEN8_GARBCNTL) |</span>
<span class="lineNum">    1149 </span>            :                                    GEN9_GAPS_TSV_CREDIT_DISABLE));
<span class="lineNum">    1150 </span>            : 
<span class="lineNum">    1151 </span>            :         /* WaDisableDynamicCreditSharing:kbl */
<span class="lineNum">    1152 </span><span class="lineNoCov">          0 :         if (IS_KBL_REVID(dev_priv, 0, KBL_REVID_B0))</span>
<span class="lineNum">    1153 </span><span class="lineNoCov">          0 :                 WA_SET_BIT(GAMT_CHKN_BIT_REG,</span>
<span class="lineNum">    1154 </span>            :                            GAMT_CHKN_DISABLE_DYNAMIC_CREDIT_SHARING);
<span class="lineNum">    1155 </span>            : 
<span class="lineNum">    1156 </span>            :         /* WaDisableFenceDestinationToSLM:kbl (pre-prod) */
<span class="lineNum">    1157 </span><span class="lineNoCov">          0 :         if (IS_KBL_REVID(dev_priv, KBL_REVID_A0, KBL_REVID_A0))</span>
<span class="lineNum">    1158 </span><span class="lineNoCov">          0 :                 WA_SET_BIT_MASKED(HDC_CHICKEN0,</span>
<span class="lineNum">    1159 </span>            :                                   HDC_FENCE_DEST_SLM_DISABLE);
<span class="lineNum">    1160 </span>            : 
<span class="lineNum">    1161 </span>            :         /* GEN8_L3SQCREG4 has a dependency with WA batch so any new changes
<span class="lineNum">    1162 </span>            :          * involving this register should also be added to WA batch as required.
<span class="lineNum">    1163 </span>            :          */
<span class="lineNum">    1164 </span><span class="lineNoCov">          0 :         if (IS_KBL_REVID(dev_priv, 0, KBL_REVID_E0))</span>
<span class="lineNum">    1165 </span>            :                 /* WaDisableLSQCROPERFforOCL:kbl */
<span class="lineNum">    1166 </span><span class="lineNoCov">          0 :                 I915_WRITE(GEN8_L3SQCREG4, I915_READ(GEN8_L3SQCREG4) |</span>
<span class="lineNum">    1167 </span>            :                            GEN8_LQSC_RO_PERF_DIS);
<span class="lineNum">    1168 </span>            : 
<span class="lineNum">    1169 </span>            :         /* WaToEnableHwFixForPushConstHWBug:kbl */
<span class="lineNum">    1170 </span><span class="lineNoCov">          0 :         if (IS_KBL_REVID(dev_priv, KBL_REVID_C0, REVID_FOREVER))</span>
<span class="lineNum">    1171 </span><span class="lineNoCov">          0 :                 WA_SET_BIT_MASKED(COMMON_SLICE_CHICKEN2,</span>
<span class="lineNum">    1172 </span>            :                                   GEN8_SBE_DISABLE_REPLAY_BUF_OPTIMIZATION);
<span class="lineNum">    1173 </span>            : 
<span class="lineNum">    1174 </span>            :         /* WaDisableGafsUnitClkGating:kbl */
<span class="lineNum">    1175 </span><span class="lineNoCov">          0 :         WA_SET_BIT(GEN7_UCGCTL4, GEN8_EU_GAUNIT_CLOCK_GATE_DISABLE);</span>
<span class="lineNum">    1176 </span>            : 
<span class="lineNum">    1177 </span>            :         /* WaDisableSbeCacheDispatchPortSharing:kbl */
<span class="lineNum">    1178 </span><span class="lineNoCov">          0 :         WA_SET_BIT_MASKED(</span>
<span class="lineNum">    1179 </span>            :                 GEN7_HALF_SLICE_CHICKEN1,
<span class="lineNum">    1180 </span>            :                 GEN7_SBE_SS_CACHE_DISPATCH_PORT_SHARING_DISABLE);
<span class="lineNum">    1181 </span>            : 
<span class="lineNum">    1182 </span>            :         /* WaInPlaceDecompressionHang:kbl */
<span class="lineNum">    1183 </span><span class="lineNoCov">          0 :         WA_SET_BIT(GEN9_GAMT_ECO_REG_RW_IA,</span>
<span class="lineNum">    1184 </span>            :                    GAMT_ECO_ENABLE_IN_PLACE_DECOMPRESS);
<span class="lineNum">    1185 </span>            : 
<span class="lineNum">    1186 </span>            : #ifdef notyet
<span class="lineNum">    1187 </span>            :         /* WaDisableLSQCROPERFforOCL:kbl */
<span class="lineNum">    1188 </span>            :         ret = wa_ring_whitelist_reg(engine, GEN8_L3SQCREG4);
<span class="lineNum">    1189 </span>            :         if (ret)
<span class="lineNum">    1190 </span>            :                 return ret;
<span class="lineNum">    1191 </span>            : #endif
<span class="lineNum">    1192 </span>            : 
<span class="lineNum">    1193 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1194"><span class="lineNum">    1194 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1195 </span>            : 
<span class="lineNum">    1196 </span><span class="lineNoCov">          0 : int init_workarounds_ring(struct intel_engine_cs *ring)</span>
<span class="lineNum">    1197 </span>            : {
<span class="lineNum">    1198 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">    1199 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1200 </span>            : 
<span class="lineNum">    1201 </span><span class="lineNoCov">          0 :         WARN_ON(ring-&gt;id != RCS);</span>
<span class="lineNum">    1202 </span>            : 
<span class="lineNum">    1203 </span><span class="lineNoCov">          0 :         dev_priv-&gt;workarounds.count = 0;</span>
<span class="lineNum">    1204 </span>            : 
<span class="lineNum">    1205 </span><span class="lineNoCov">          0 :         if (IS_BROADWELL(dev))</span>
<span class="lineNum">    1206 </span><span class="lineNoCov">          0 :                 return bdw_init_workarounds(ring);</span>
<span class="lineNum">    1207 </span>            : 
<span class="lineNum">    1208 </span><span class="lineNoCov">          0 :         if (IS_CHERRYVIEW(dev))</span>
<span class="lineNum">    1209 </span><span class="lineNoCov">          0 :                 return chv_init_workarounds(ring);</span>
<span class="lineNum">    1210 </span>            : 
<span class="lineNum">    1211 </span><span class="lineNoCov">          0 :         if (IS_SKYLAKE(dev))</span>
<span class="lineNum">    1212 </span><span class="lineNoCov">          0 :                 return skl_init_workarounds(ring);</span>
<span class="lineNum">    1213 </span>            : 
<span class="lineNum">    1214 </span><span class="lineNoCov">          0 :         if (IS_BROXTON(dev))</span>
<span class="lineNum">    1215 </span><span class="lineNoCov">          0 :                 return bxt_init_workarounds(ring);</span>
<span class="lineNum">    1216 </span>            : 
<span class="lineNum">    1217 </span><span class="lineNoCov">          0 :         if (IS_KABYLAKE(dev))</span>
<span class="lineNum">    1218 </span><span class="lineNoCov">          0 :                 return kbl_init_workarounds(ring);</span>
<span class="lineNum">    1219 </span>            : 
<span class="lineNum">    1220 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1221"><span class="lineNum">    1221 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1222 </span>            : 
<span class="lineNum">    1223 </span><span class="lineNoCov">          0 : static int init_render_ring(struct intel_engine_cs *ring)</span>
<span class="lineNum">    1224 </span>            : {
<span class="lineNum">    1225 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">    1226 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1227 </span><span class="lineNoCov">          0 :         int ret = init_ring_common(ring);</span>
<span class="lineNum">    1228 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1229 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1230 </span>            : 
<span class="lineNum">    1231 </span>            :         /* WaTimedSingleVertexDispatch:cl,bw,ctg,elk,ilk,snb */
<span class="lineNum">    1232 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 4 &amp;&amp; INTEL_INFO(dev)-&gt;gen &lt; 7)</span>
<span class="lineNum">    1233 </span><span class="lineNoCov">          0 :                 I915_WRITE(MI_MODE, _MASKED_BIT_ENABLE(VS_TIMER_DISPATCH));</span>
<span class="lineNum">    1234 </span>            : 
<span class="lineNum">    1235 </span>            :         /* We need to disable the AsyncFlip performance optimisations in order
<span class="lineNum">    1236 </span>            :          * to use MI_WAIT_FOR_EVENT within the CS. It should already be
<span class="lineNum">    1237 </span>            :          * programmed to '1' on all products.
<span class="lineNum">    1238 </span>            :          *
<span class="lineNum">    1239 </span>            :          * WaDisableAsyncFlipPerfMode:snb,ivb,hsw,vlv
<span class="lineNum">    1240 </span>            :          */
<span class="lineNum">    1241 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 6 &amp;&amp; INTEL_INFO(dev)-&gt;gen &lt; 8)</span>
<span class="lineNum">    1242 </span><span class="lineNoCov">          0 :                 I915_WRITE(MI_MODE, _MASKED_BIT_ENABLE(ASYNC_FLIP_PERF_DISABLE));</span>
<span class="lineNum">    1243 </span>            : 
<span class="lineNum">    1244 </span>            :         /* Required for the hardware to program scanline values for waiting */
<span class="lineNum">    1245 </span>            :         /* WaEnableFlushTlbInvalidationMode:snb */
<span class="lineNum">    1246 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen == 6)</span>
<span class="lineNum">    1247 </span><span class="lineNoCov">          0 :                 I915_WRITE(GFX_MODE,</span>
<span class="lineNum">    1248 </span>            :                            _MASKED_BIT_ENABLE(GFX_TLB_INVALIDATE_EXPLICIT));
<span class="lineNum">    1249 </span>            : 
<span class="lineNum">    1250 </span>            :         /* WaBCSVCSTlbInvalidationMode:ivb,vlv,hsw */
<span class="lineNum">    1251 </span><span class="lineNoCov">          0 :         if (IS_GEN7(dev))</span>
<span class="lineNum">    1252 </span><span class="lineNoCov">          0 :                 I915_WRITE(GFX_MODE_GEN7,</span>
<span class="lineNum">    1253 </span>            :                            _MASKED_BIT_ENABLE(GFX_TLB_INVALIDATE_EXPLICIT) |
<span class="lineNum">    1254 </span>            :                            _MASKED_BIT_ENABLE(GFX_REPLAY_MODE));
<span class="lineNum">    1255 </span>            : 
<span class="lineNum">    1256 </span><span class="lineNoCov">          0 :         if (IS_GEN6(dev)) {</span>
<span class="lineNum">    1257 </span>            :                 /* From the Sandybridge PRM, volume 1 part 3, page 24:
<span class="lineNum">    1258 </span>            :                  * &quot;If this bit is set, STCunit will have LRA as replacement
<span class="lineNum">    1259 </span>            :                  *  policy. [...] This bit must be reset.  LRA replacement
<span class="lineNum">    1260 </span>            :                  *  policy is not supported.&quot;
<span class="lineNum">    1261 </span>            :                  */
<span class="lineNum">    1262 </span><span class="lineNoCov">          0 :                 I915_WRITE(CACHE_MODE_0,</span>
<span class="lineNum">    1263 </span>            :                            _MASKED_BIT_DISABLE(CM0_STC_EVICT_DISABLE_LRA_SNB));
<span class="lineNum">    1264 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1265 </span>            : 
<span class="lineNum">    1266 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 6 &amp;&amp; INTEL_INFO(dev)-&gt;gen &lt; 8)</span>
<span class="lineNum">    1267 </span><span class="lineNoCov">          0 :                 I915_WRITE(INSTPM, _MASKED_BIT_ENABLE(INSTPM_FORCE_ORDERING));</span>
<span class="lineNum">    1268 </span>            : 
<span class="lineNum">    1269 </span><span class="lineNoCov">          0 :         if (HAS_L3_DPF(dev))</span>
<span class="lineNum">    1270 </span><span class="lineNoCov">          0 :                 I915_WRITE_IMR(ring, ~GT_PARITY_ERROR(dev));</span>
<span class="lineNum">    1271 </span>            : 
<span class="lineNum">    1272 </span><span class="lineNoCov">          0 :         return init_workarounds_ring(ring);</span>
<a name="1273"><span class="lineNum">    1273 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1274 </span>            : 
<span class="lineNum">    1275 </span><span class="lineNoCov">          0 : static void render_ring_cleanup(struct intel_engine_cs *ring)</span>
<span class="lineNum">    1276 </span>            : {
<span class="lineNum">    1277 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">    1278 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1279 </span>            : 
<span class="lineNum">    1280 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;semaphore_obj) {</span>
<span class="lineNum">    1281 </span><span class="lineNoCov">          0 :                 i915_gem_object_ggtt_unpin(dev_priv-&gt;semaphore_obj);</span>
<span class="lineNum">    1282 </span><span class="lineNoCov">          0 :                 drm_gem_object_unreference(&amp;dev_priv-&gt;semaphore_obj-&gt;base);</span>
<span class="lineNum">    1283 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;semaphore_obj = NULL;</span>
<span class="lineNum">    1284 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1285 </span>            : 
<span class="lineNum">    1286 </span><span class="lineNoCov">          0 :         intel_fini_pipe_control(ring);</span>
<a name="1287"><span class="lineNum">    1287 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1288 </span>            : 
<span class="lineNum">    1289 </span><span class="lineNoCov">          0 : static int gen8_rcs_signal(struct drm_i915_gem_request *signaller_req,</span>
<span class="lineNum">    1290 </span>            :                            unsigned int num_dwords)
<span class="lineNum">    1291 </span>            : {
<span class="lineNum">    1292 </span>            : #define MBOX_UPDATE_DWORDS 8
<span class="lineNum">    1293 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *signaller = signaller_req-&gt;ring;</span>
<span class="lineNum">    1294 </span><span class="lineNoCov">          0 :         struct drm_device *dev = signaller-&gt;dev;</span>
<span class="lineNum">    1295 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1296 </span>            :         struct intel_engine_cs *waiter;
<span class="lineNum">    1297 </span>            :         int i, ret, num_rings;
<span class="lineNum">    1298 </span>            : 
<span class="lineNum">    1299 </span><span class="lineNoCov">          0 :         num_rings = hweight32(INTEL_INFO(dev)-&gt;ring_mask);</span>
<span class="lineNum">    1300 </span><span class="lineNoCov">          0 :         num_dwords += (num_rings-1) * MBOX_UPDATE_DWORDS;</span>
<span class="lineNum">    1301 </span>            : #undef MBOX_UPDATE_DWORDS
<span class="lineNum">    1302 </span>            : 
<span class="lineNum">    1303 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(signaller_req, num_dwords);</span>
<span class="lineNum">    1304 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1305 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1306 </span>            : 
<span class="lineNum">    1307 </span><span class="lineNoCov">          0 :         for_each_ring(waiter, dev_priv, i) {</span>
<span class="lineNum">    1308 </span>            :                 u32 seqno;
<span class="lineNum">    1309 </span><span class="lineNoCov">          0 :                 u64 gtt_offset = signaller-&gt;semaphore.signal_ggtt[i];</span>
<span class="lineNum">    1310 </span><span class="lineNoCov">          0 :                 if (gtt_offset == MI_SEMAPHORE_SYNC_INVALID)</span>
<span class="lineNum">    1311 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">    1312 </span>            : 
<span class="lineNum">    1313 </span><span class="lineNoCov">          0 :                 seqno = i915_gem_request_get_seqno(signaller_req);</span>
<span class="lineNum">    1314 </span><span class="lineNoCov">          0 :                 intel_ring_emit(signaller, GFX_OP_PIPE_CONTROL(6));</span>
<span class="lineNum">    1315 </span><span class="lineNoCov">          0 :                 intel_ring_emit(signaller, PIPE_CONTROL_GLOBAL_GTT_IVB |</span>
<span class="lineNum">    1316 </span>            :                                            PIPE_CONTROL_QW_WRITE |
<span class="lineNum">    1317 </span>            :                                            PIPE_CONTROL_FLUSH_ENABLE);
<span class="lineNum">    1318 </span><span class="lineNoCov">          0 :                 intel_ring_emit(signaller, lower_32_bits(gtt_offset));</span>
<span class="lineNum">    1319 </span><span class="lineNoCov">          0 :                 intel_ring_emit(signaller, upper_32_bits(gtt_offset));</span>
<span class="lineNum">    1320 </span><span class="lineNoCov">          0 :                 intel_ring_emit(signaller, seqno);</span>
<span class="lineNum">    1321 </span><span class="lineNoCov">          0 :                 intel_ring_emit(signaller, 0);</span>
<span class="lineNum">    1322 </span><span class="lineNoCov">          0 :                 intel_ring_emit(signaller, MI_SEMAPHORE_SIGNAL |</span>
<span class="lineNum">    1323 </span><span class="lineNoCov">          0 :                                            MI_SEMAPHORE_TARGET(waiter-&gt;id));</span>
<span class="lineNum">    1324 </span><span class="lineNoCov">          0 :                 intel_ring_emit(signaller, 0);</span>
<span class="lineNum">    1325 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1326 </span>            : 
<span class="lineNum">    1327 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1328"><span class="lineNum">    1328 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1329 </span>            : 
<span class="lineNum">    1330 </span><span class="lineNoCov">          0 : static int gen8_xcs_signal(struct drm_i915_gem_request *signaller_req,</span>
<span class="lineNum">    1331 </span>            :                            unsigned int num_dwords)
<span class="lineNum">    1332 </span>            : {
<span class="lineNum">    1333 </span>            : #define MBOX_UPDATE_DWORDS 6
<span class="lineNum">    1334 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *signaller = signaller_req-&gt;ring;</span>
<span class="lineNum">    1335 </span><span class="lineNoCov">          0 :         struct drm_device *dev = signaller-&gt;dev;</span>
<span class="lineNum">    1336 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1337 </span>            :         struct intel_engine_cs *waiter;
<span class="lineNum">    1338 </span>            :         int i, ret, num_rings;
<span class="lineNum">    1339 </span>            : 
<span class="lineNum">    1340 </span><span class="lineNoCov">          0 :         num_rings = hweight32(INTEL_INFO(dev)-&gt;ring_mask);</span>
<span class="lineNum">    1341 </span><span class="lineNoCov">          0 :         num_dwords += (num_rings-1) * MBOX_UPDATE_DWORDS;</span>
<span class="lineNum">    1342 </span>            : #undef MBOX_UPDATE_DWORDS
<span class="lineNum">    1343 </span>            : 
<span class="lineNum">    1344 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(signaller_req, num_dwords);</span>
<span class="lineNum">    1345 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1346 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1347 </span>            : 
<span class="lineNum">    1348 </span><span class="lineNoCov">          0 :         for_each_ring(waiter, dev_priv, i) {</span>
<span class="lineNum">    1349 </span>            :                 u32 seqno;
<span class="lineNum">    1350 </span><span class="lineNoCov">          0 :                 u64 gtt_offset = signaller-&gt;semaphore.signal_ggtt[i];</span>
<span class="lineNum">    1351 </span><span class="lineNoCov">          0 :                 if (gtt_offset == MI_SEMAPHORE_SYNC_INVALID)</span>
<span class="lineNum">    1352 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">    1353 </span>            : 
<span class="lineNum">    1354 </span><span class="lineNoCov">          0 :                 seqno = i915_gem_request_get_seqno(signaller_req);</span>
<span class="lineNum">    1355 </span><span class="lineNoCov">          0 :                 intel_ring_emit(signaller, (MI_FLUSH_DW + 1) |</span>
<span class="lineNum">    1356 </span>            :                                            MI_FLUSH_DW_OP_STOREDW);
<span class="lineNum">    1357 </span><span class="lineNoCov">          0 :                 intel_ring_emit(signaller, lower_32_bits(gtt_offset) |</span>
<span class="lineNum">    1358 </span>            :                                            MI_FLUSH_DW_USE_GTT);
<span class="lineNum">    1359 </span><span class="lineNoCov">          0 :                 intel_ring_emit(signaller, upper_32_bits(gtt_offset));</span>
<span class="lineNum">    1360 </span><span class="lineNoCov">          0 :                 intel_ring_emit(signaller, seqno);</span>
<span class="lineNum">    1361 </span><span class="lineNoCov">          0 :                 intel_ring_emit(signaller, MI_SEMAPHORE_SIGNAL |</span>
<span class="lineNum">    1362 </span><span class="lineNoCov">          0 :                                            MI_SEMAPHORE_TARGET(waiter-&gt;id));</span>
<span class="lineNum">    1363 </span><span class="lineNoCov">          0 :                 intel_ring_emit(signaller, 0);</span>
<span class="lineNum">    1364 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1365 </span>            : 
<span class="lineNum">    1366 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1367"><span class="lineNum">    1367 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1368 </span>            : 
<span class="lineNum">    1369 </span><span class="lineNoCov">          0 : static int gen6_signal(struct drm_i915_gem_request *signaller_req,</span>
<span class="lineNum">    1370 </span>            :                        unsigned int num_dwords)
<span class="lineNum">    1371 </span>            : {
<span class="lineNum">    1372 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *signaller = signaller_req-&gt;ring;</span>
<span class="lineNum">    1373 </span><span class="lineNoCov">          0 :         struct drm_device *dev = signaller-&gt;dev;</span>
<span class="lineNum">    1374 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1375 </span>            :         struct intel_engine_cs *useless;
<span class="lineNum">    1376 </span>            :         int i, ret, num_rings;
<span class="lineNum">    1377 </span>            : 
<span class="lineNum">    1378 </span>            : #define MBOX_UPDATE_DWORDS 3
<span class="lineNum">    1379 </span><span class="lineNoCov">          0 :         num_rings = hweight32(INTEL_INFO(dev)-&gt;ring_mask);</span>
<span class="lineNum">    1380 </span><span class="lineNoCov">          0 :         num_dwords += round_up((num_rings-1) * MBOX_UPDATE_DWORDS, 2);</span>
<span class="lineNum">    1381 </span>            : #undef MBOX_UPDATE_DWORDS
<span class="lineNum">    1382 </span>            : 
<span class="lineNum">    1383 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(signaller_req, num_dwords);</span>
<span class="lineNum">    1384 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1385 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1386 </span>            : 
<span class="lineNum">    1387 </span><span class="lineNoCov">          0 :         for_each_ring(useless, dev_priv, i) {</span>
<span class="lineNum">    1388 </span><span class="lineNoCov">          0 :                 u32 mbox_reg = signaller-&gt;semaphore.mbox.signal[i];</span>
<span class="lineNum">    1389 </span><span class="lineNoCov">          0 :                 if (mbox_reg != GEN6_NOSYNC) {</span>
<span class="lineNum">    1390 </span><span class="lineNoCov">          0 :                         u32 seqno = i915_gem_request_get_seqno(signaller_req);</span>
<span class="lineNum">    1391 </span><span class="lineNoCov">          0 :                         intel_ring_emit(signaller, MI_LOAD_REGISTER_IMM(1));</span>
<span class="lineNum">    1392 </span><span class="lineNoCov">          0 :                         intel_ring_emit(signaller, mbox_reg);</span>
<span class="lineNum">    1393 </span><span class="lineNoCov">          0 :                         intel_ring_emit(signaller, seqno);</span>
<span class="lineNum">    1394 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1395 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1396 </span>            : 
<span class="lineNum">    1397 </span>            :         /* If num_dwords was rounded, make sure the tail pointer is correct */
<span class="lineNum">    1398 </span><span class="lineNoCov">          0 :         if (num_rings % 2 == 0)</span>
<span class="lineNum">    1399 </span><span class="lineNoCov">          0 :                 intel_ring_emit(signaller, MI_NOOP);</span>
<span class="lineNum">    1400 </span>            : 
<span class="lineNum">    1401 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    1402 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1403 </span>            : 
<span class="lineNum">    1404 </span>            : /**
<span class="lineNum">    1405 </span>            :  * gen6_add_request - Update the semaphore mailbox registers
<span class="lineNum">    1406 </span>            :  *
<span class="lineNum">    1407 </span>            :  * @request - request to write to the ring
<span class="lineNum">    1408 </span>            :  *
<span class="lineNum">    1409 </span>            :  * Update the mailbox registers in the *other* rings with the current seqno.
<span class="lineNum">    1410 </span>            :  * This acts like a signal in the canonical semaphore.
<a name="1411"><span class="lineNum">    1411 </span>            :  */</a>
<span class="lineNum">    1412 </span>            : static int
<span class="lineNum">    1413 </span><span class="lineNoCov">          0 : gen6_add_request(struct drm_i915_gem_request *req)</span>
<span class="lineNum">    1414 </span>            : {
<span class="lineNum">    1415 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = req-&gt;ring;</span>
<span class="lineNum">    1416 </span>            :         int ret;
<span class="lineNum">    1417 </span>            : 
<span class="lineNum">    1418 </span><span class="lineNoCov">          0 :         if (ring-&gt;semaphore.signal)</span>
<span class="lineNum">    1419 </span><span class="lineNoCov">          0 :                 ret = ring-&gt;semaphore.signal(req, 4);</span>
<span class="lineNum">    1420 </span>            :         else
<span class="lineNum">    1421 </span><span class="lineNoCov">          0 :                 ret = intel_ring_begin(req, 4);</span>
<span class="lineNum">    1422 </span>            : 
<span class="lineNum">    1423 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1424 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1425 </span>            : 
<span class="lineNum">    1426 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, MI_STORE_DWORD_INDEX);</span>
<span class="lineNum">    1427 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, I915_GEM_HWS_INDEX &lt;&lt; MI_STORE_DWORD_INDEX_SHIFT);</span>
<span class="lineNum">    1428 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, i915_gem_request_get_seqno(req));</span>
<span class="lineNum">    1429 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, MI_USER_INTERRUPT);</span>
<span class="lineNum">    1430 </span><span class="lineNoCov">          0 :         __intel_ring_advance(ring);</span>
<span class="lineNum">    1431 </span>            : 
<span class="lineNum">    1432 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1433"><span class="lineNum">    1433 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1434 </span>            : 
<span class="lineNum">    1435 </span><span class="lineNoCov">          0 : static inline bool i915_gem_has_seqno_wrapped(struct drm_device *dev,</span>
<span class="lineNum">    1436 </span>            :                                               u32 seqno)
<span class="lineNum">    1437 </span>            : {
<span class="lineNum">    1438 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1439 </span><span class="lineNoCov">          0 :         return dev_priv-&gt;last_seqno &lt; seqno;</span>
<span class="lineNum">    1440 </span>            : }
<span class="lineNum">    1441 </span>            : 
<span class="lineNum">    1442 </span>            : /**
<span class="lineNum">    1443 </span>            :  * intel_ring_sync - sync the waiter to the signaller on seqno
<span class="lineNum">    1444 </span>            :  *
<span class="lineNum">    1445 </span>            :  * @waiter - ring that is waiting
<span class="lineNum">    1446 </span>            :  * @signaller - ring which has, or will signal
<span class="lineNum">    1447 </span>            :  * @seqno - seqno which the waiter will block on
<span class="lineNum">    1448 </span>            :  */
<a name="1449"><span class="lineNum">    1449 </span>            : </a>
<span class="lineNum">    1450 </span>            : static int
<span class="lineNum">    1451 </span><span class="lineNoCov">          0 : gen8_ring_sync(struct drm_i915_gem_request *waiter_req,</span>
<span class="lineNum">    1452 </span>            :                struct intel_engine_cs *signaller,
<span class="lineNum">    1453 </span>            :                u32 seqno)
<span class="lineNum">    1454 </span>            : {
<span class="lineNum">    1455 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *waiter = waiter_req-&gt;ring;</span>
<span class="lineNum">    1456 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = waiter-&gt;dev-&gt;dev_private;</span>
<span class="lineNum">    1457 </span>            :         int ret;
<span class="lineNum">    1458 </span>            : 
<span class="lineNum">    1459 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(waiter_req, 4);</span>
<span class="lineNum">    1460 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1461 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1462 </span>            : 
<span class="lineNum">    1463 </span><span class="lineNoCov">          0 :         intel_ring_emit(waiter, MI_SEMAPHORE_WAIT |</span>
<span class="lineNum">    1464 </span>            :                                 MI_SEMAPHORE_GLOBAL_GTT |
<span class="lineNum">    1465 </span>            :                                 MI_SEMAPHORE_POLL |
<span class="lineNum">    1466 </span>            :                                 MI_SEMAPHORE_SAD_GTE_SDD);
<span class="lineNum">    1467 </span><span class="lineNoCov">          0 :         intel_ring_emit(waiter, seqno);</span>
<span class="lineNum">    1468 </span><span class="lineNoCov">          0 :         intel_ring_emit(waiter,</span>
<span class="lineNum">    1469 </span><span class="lineNoCov">          0 :                         lower_32_bits(GEN8_WAIT_OFFSET(waiter, signaller-&gt;id)));</span>
<span class="lineNum">    1470 </span><span class="lineNoCov">          0 :         intel_ring_emit(waiter,</span>
<span class="lineNum">    1471 </span><span class="lineNoCov">          0 :                         upper_32_bits(GEN8_WAIT_OFFSET(waiter, signaller-&gt;id)));</span>
<span class="lineNum">    1472 </span><span class="lineNoCov">          0 :         intel_ring_advance(waiter);</span>
<span class="lineNum">    1473 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    1474 </span><span class="lineNoCov">          0 : }</span>
<a name="1475"><span class="lineNum">    1475 </span>            : </a>
<span class="lineNum">    1476 </span>            : static int
<span class="lineNum">    1477 </span><span class="lineNoCov">          0 : gen6_ring_sync(struct drm_i915_gem_request *waiter_req,</span>
<span class="lineNum">    1478 </span>            :                struct intel_engine_cs *signaller,
<span class="lineNum">    1479 </span>            :                u32 seqno)
<span class="lineNum">    1480 </span>            : {
<span class="lineNum">    1481 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *waiter = waiter_req-&gt;ring;</span>
<span class="lineNum">    1482 </span>            :         u32 dw1 = MI_SEMAPHORE_MBOX |
<span class="lineNum">    1483 </span>            :                   MI_SEMAPHORE_COMPARE |
<span class="lineNum">    1484 </span>            :                   MI_SEMAPHORE_REGISTER;
<span class="lineNum">    1485 </span><span class="lineNoCov">          0 :         u32 wait_mbox = signaller-&gt;semaphore.mbox.wait[waiter-&gt;id];</span>
<span class="lineNum">    1486 </span>            :         int ret;
<span class="lineNum">    1487 </span>            : 
<span class="lineNum">    1488 </span>            :         /* Throughout all of the GEM code, seqno passed implies our current
<span class="lineNum">    1489 </span>            :          * seqno is &gt;= the last seqno executed. However for hardware the
<span class="lineNum">    1490 </span>            :          * comparison is strictly greater than.
<span class="lineNum">    1491 </span>            :          */
<span class="lineNum">    1492 </span><span class="lineNoCov">          0 :         seqno -= 1;</span>
<span class="lineNum">    1493 </span>            : 
<span class="lineNum">    1494 </span><span class="lineNoCov">          0 :         WARN_ON(wait_mbox == MI_SEMAPHORE_SYNC_INVALID);</span>
<span class="lineNum">    1495 </span>            : 
<span class="lineNum">    1496 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(waiter_req, 4);</span>
<span class="lineNum">    1497 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1498 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1499 </span>            : 
<span class="lineNum">    1500 </span>            :         /* If seqno wrap happened, omit the wait with no-ops */
<span class="lineNum">    1501 </span><span class="lineNoCov">          0 :         if (likely(!i915_gem_has_seqno_wrapped(waiter-&gt;dev, seqno))) {</span>
<span class="lineNum">    1502 </span><span class="lineNoCov">          0 :                 intel_ring_emit(waiter, dw1 | wait_mbox);</span>
<span class="lineNum">    1503 </span><span class="lineNoCov">          0 :                 intel_ring_emit(waiter, seqno);</span>
<span class="lineNum">    1504 </span><span class="lineNoCov">          0 :                 intel_ring_emit(waiter, 0);</span>
<span class="lineNum">    1505 </span><span class="lineNoCov">          0 :                 intel_ring_emit(waiter, MI_NOOP);</span>
<span class="lineNum">    1506 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1507 </span><span class="lineNoCov">          0 :                 intel_ring_emit(waiter, MI_NOOP);</span>
<span class="lineNum">    1508 </span><span class="lineNoCov">          0 :                 intel_ring_emit(waiter, MI_NOOP);</span>
<span class="lineNum">    1509 </span><span class="lineNoCov">          0 :                 intel_ring_emit(waiter, MI_NOOP);</span>
<span class="lineNum">    1510 </span><span class="lineNoCov">          0 :                 intel_ring_emit(waiter, MI_NOOP);</span>
<span class="lineNum">    1511 </span>            :         }
<span class="lineNum">    1512 </span><span class="lineNoCov">          0 :         intel_ring_advance(waiter);</span>
<span class="lineNum">    1513 </span>            : 
<span class="lineNum">    1514 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    1515 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1516 </span>            : 
<span class="lineNum">    1517 </span>            : #define PIPE_CONTROL_FLUSH(ring__, addr__)                                      \
<span class="lineNum">    1518 </span>            : do {                                                                    \
<span class="lineNum">    1519 </span>            :         intel_ring_emit(ring__, GFX_OP_PIPE_CONTROL(4) | PIPE_CONTROL_QW_WRITE |                \
<span class="lineNum">    1520 </span>            :                  PIPE_CONTROL_DEPTH_STALL);                             \
<span class="lineNum">    1521 </span>            :         intel_ring_emit(ring__, (addr__) | PIPE_CONTROL_GLOBAL_GTT);                    \
<span class="lineNum">    1522 </span>            :         intel_ring_emit(ring__, 0);                                                     \
<span class="lineNum">    1523 </span>            :         intel_ring_emit(ring__, 0);                                                     \
<span class="lineNum">    1524 </span>            : } while (0)
<a name="1525"><span class="lineNum">    1525 </span>            : </a>
<span class="lineNum">    1526 </span>            : static int
<span class="lineNum">    1527 </span><span class="lineNoCov">          0 : pc_render_add_request(struct drm_i915_gem_request *req)</span>
<span class="lineNum">    1528 </span>            : {
<span class="lineNum">    1529 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = req-&gt;ring;</span>
<span class="lineNum">    1530 </span><span class="lineNoCov">          0 :         u32 scratch_addr = ring-&gt;scratch.gtt_offset + 2 * CACHELINE_BYTES;</span>
<span class="lineNum">    1531 </span>            :         int ret;
<span class="lineNum">    1532 </span>            : 
<span class="lineNum">    1533 </span>            :         /* For Ironlake, MI_USER_INTERRUPT was deprecated and apparently
<span class="lineNum">    1534 </span>            :          * incoherent with writes to memory, i.e. completely fubar,
<span class="lineNum">    1535 </span>            :          * so we need to use PIPE_NOTIFY instead.
<span class="lineNum">    1536 </span>            :          *
<span class="lineNum">    1537 </span>            :          * However, we also need to workaround the qword write
<span class="lineNum">    1538 </span>            :          * incoherence by flushing the 6 PIPE_NOTIFY buffers out to
<span class="lineNum">    1539 </span>            :          * memory before requesting an interrupt.
<span class="lineNum">    1540 </span>            :          */
<span class="lineNum">    1541 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(req, 32);</span>
<span class="lineNum">    1542 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1543 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1544 </span>            : 
<span class="lineNum">    1545 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(4) | PIPE_CONTROL_QW_WRITE |</span>
<span class="lineNum">    1546 </span>            :                         PIPE_CONTROL_WRITE_FLUSH |
<span class="lineNum">    1547 </span>            :                         PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE);
<span class="lineNum">    1548 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, ring-&gt;scratch.gtt_offset | PIPE_CONTROL_GLOBAL_GTT);</span>
<span class="lineNum">    1549 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, i915_gem_request_get_seqno(req));</span>
<span class="lineNum">    1550 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, 0);</span>
<span class="lineNum">    1551 </span><span class="lineNoCov">          0 :         PIPE_CONTROL_FLUSH(ring, scratch_addr);</span>
<span class="lineNum">    1552 </span><span class="lineNoCov">          0 :         scratch_addr += 2 * CACHELINE_BYTES; /* write to separate cachelines */</span>
<span class="lineNum">    1553 </span><span class="lineNoCov">          0 :         PIPE_CONTROL_FLUSH(ring, scratch_addr);</span>
<span class="lineNum">    1554 </span><span class="lineNoCov">          0 :         scratch_addr += 2 * CACHELINE_BYTES;</span>
<span class="lineNum">    1555 </span><span class="lineNoCov">          0 :         PIPE_CONTROL_FLUSH(ring, scratch_addr);</span>
<span class="lineNum">    1556 </span><span class="lineNoCov">          0 :         scratch_addr += 2 * CACHELINE_BYTES;</span>
<span class="lineNum">    1557 </span><span class="lineNoCov">          0 :         PIPE_CONTROL_FLUSH(ring, scratch_addr);</span>
<span class="lineNum">    1558 </span><span class="lineNoCov">          0 :         scratch_addr += 2 * CACHELINE_BYTES;</span>
<span class="lineNum">    1559 </span><span class="lineNoCov">          0 :         PIPE_CONTROL_FLUSH(ring, scratch_addr);</span>
<span class="lineNum">    1560 </span><span class="lineNoCov">          0 :         scratch_addr += 2 * CACHELINE_BYTES;</span>
<span class="lineNum">    1561 </span><span class="lineNoCov">          0 :         PIPE_CONTROL_FLUSH(ring, scratch_addr);</span>
<span class="lineNum">    1562 </span>            : 
<span class="lineNum">    1563 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(4) | PIPE_CONTROL_QW_WRITE |</span>
<span class="lineNum">    1564 </span>            :                         PIPE_CONTROL_WRITE_FLUSH |
<span class="lineNum">    1565 </span>            :                         PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE |
<span class="lineNum">    1566 </span>            :                         PIPE_CONTROL_NOTIFY);
<span class="lineNum">    1567 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, ring-&gt;scratch.gtt_offset | PIPE_CONTROL_GLOBAL_GTT);</span>
<span class="lineNum">    1568 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, i915_gem_request_get_seqno(req));</span>
<span class="lineNum">    1569 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, 0);</span>
<span class="lineNum">    1570 </span><span class="lineNoCov">          0 :         __intel_ring_advance(ring);</span>
<span class="lineNum">    1571 </span>            : 
<span class="lineNum">    1572 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    1573 </span><span class="lineNoCov">          0 : }</span>
<a name="1574"><span class="lineNum">    1574 </span>            : </a>
<span class="lineNum">    1575 </span>            : static u32
<span class="lineNum">    1576 </span><span class="lineNoCov">          0 : gen6_ring_get_seqno(struct intel_engine_cs *ring, bool lazy_coherency)</span>
<span class="lineNum">    1577 </span>            : {
<span class="lineNum">    1578 </span>            :         /* Workaround to force correct ordering between irq and seqno writes on
<span class="lineNum">    1579 </span>            :          * ivb (and maybe also on snb) by reading from a CS register (like
<span class="lineNum">    1580 </span>            :          * ACTHD) before reading the status page. */
<span class="lineNum">    1581 </span><span class="lineNoCov">          0 :         if (!lazy_coherency) {</span>
<span class="lineNum">    1582 </span><span class="lineNoCov">          0 :                 struct drm_i915_private *dev_priv = ring-&gt;dev-&gt;dev_private;</span>
<span class="lineNum">    1583 </span><span class="lineNoCov">          0 :                 POSTING_READ(RING_ACTHD(ring-&gt;mmio_base));</span>
<span class="lineNum">    1584 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1585 </span>            : 
<span class="lineNum">    1586 </span><span class="lineNoCov">          0 :         return intel_read_status_page(ring, I915_GEM_HWS_INDEX);</span>
<span class="lineNum">    1587 </span>            : }
<a name="1588"><span class="lineNum">    1588 </span>            : </a>
<span class="lineNum">    1589 </span>            : static u32
<span class="lineNum">    1590 </span><span class="lineNoCov">          0 : ring_get_seqno(struct intel_engine_cs *ring, bool lazy_coherency)</span>
<span class="lineNum">    1591 </span>            : {
<span class="lineNum">    1592 </span><span class="lineNoCov">          0 :         return intel_read_status_page(ring, I915_GEM_HWS_INDEX);</span>
<span class="lineNum">    1593 </span>            : }
<a name="1594"><span class="lineNum">    1594 </span>            : </a>
<span class="lineNum">    1595 </span>            : static void
<span class="lineNum">    1596 </span><span class="lineNoCov">          0 : ring_set_seqno(struct intel_engine_cs *ring, u32 seqno)</span>
<span class="lineNum">    1597 </span>            : {
<span class="lineNum">    1598 </span><span class="lineNoCov">          0 :         intel_write_status_page(ring, I915_GEM_HWS_INDEX, seqno);</span>
<span class="lineNum">    1599 </span><span class="lineNoCov">          0 : }</span>
<a name="1600"><span class="lineNum">    1600 </span>            : </a>
<span class="lineNum">    1601 </span>            : static u32
<span class="lineNum">    1602 </span><span class="lineNoCov">          0 : pc_render_get_seqno(struct intel_engine_cs *ring, bool lazy_coherency)</span>
<span class="lineNum">    1603 </span>            : {
<span class="lineNum">    1604 </span><span class="lineNoCov">          0 :         return ring-&gt;scratch.cpu_page[0];</span>
<span class="lineNum">    1605 </span>            : }
<a name="1606"><span class="lineNum">    1606 </span>            : </a>
<span class="lineNum">    1607 </span>            : static void
<span class="lineNum">    1608 </span><span class="lineNoCov">          0 : pc_render_set_seqno(struct intel_engine_cs *ring, u32 seqno)</span>
<span class="lineNum">    1609 </span>            : {
<span class="lineNum">    1610 </span><span class="lineNoCov">          0 :         ring-&gt;scratch.cpu_page[0] = seqno;</span>
<span class="lineNum">    1611 </span><span class="lineNoCov">          0 : }</span>
<a name="1612"><span class="lineNum">    1612 </span>            : </a>
<span class="lineNum">    1613 </span>            : static bool
<span class="lineNum">    1614 </span><span class="lineNoCov">          0 : gen5_ring_get_irq(struct intel_engine_cs *ring)</span>
<span class="lineNum">    1615 </span>            : {
<span class="lineNum">    1616 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">    1617 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1618 </span>            :         unsigned long flags;
<span class="lineNum">    1619 </span>            : 
<span class="lineNum">    1620 </span><span class="lineNoCov">          0 :         if (WARN_ON(!intel_irqs_enabled(dev_priv)))</span>
<span class="lineNum">    1621 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    1622 </span>            : 
<span class="lineNum">    1623 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;dev_priv-&gt;irq_lock, flags);</span>
<span class="lineNum">    1624 </span><span class="lineNoCov">          0 :         if (ring-&gt;irq_refcount++ == 0)</span>
<span class="lineNum">    1625 </span><span class="lineNoCov">          0 :                 gen5_enable_gt_irq(dev_priv, ring-&gt;irq_enable_mask);</span>
<span class="lineNum">    1626 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;dev_priv-&gt;irq_lock, flags);</span>
<span class="lineNum">    1627 </span>            : 
<span class="lineNum">    1628 </span><span class="lineNoCov">          0 :         return true;</span>
<span class="lineNum">    1629 </span><span class="lineNoCov">          0 : }</span>
<a name="1630"><span class="lineNum">    1630 </span>            : </a>
<span class="lineNum">    1631 </span>            : static void
<span class="lineNum">    1632 </span><span class="lineNoCov">          0 : gen5_ring_put_irq(struct intel_engine_cs *ring)</span>
<span class="lineNum">    1633 </span>            : {
<span class="lineNum">    1634 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">    1635 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1636 </span>            :         unsigned long flags;
<span class="lineNum">    1637 </span>            : 
<span class="lineNum">    1638 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;dev_priv-&gt;irq_lock, flags);</span>
<span class="lineNum">    1639 </span><span class="lineNoCov">          0 :         if (--ring-&gt;irq_refcount == 0)</span>
<span class="lineNum">    1640 </span><span class="lineNoCov">          0 :                 gen5_disable_gt_irq(dev_priv, ring-&gt;irq_enable_mask);</span>
<span class="lineNum">    1641 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;dev_priv-&gt;irq_lock, flags);</span>
<span class="lineNum">    1642 </span><span class="lineNoCov">          0 : }</span>
<a name="1643"><span class="lineNum">    1643 </span>            : </a>
<span class="lineNum">    1644 </span>            : static bool
<span class="lineNum">    1645 </span><span class="lineNoCov">          0 : i9xx_ring_get_irq(struct intel_engine_cs *ring)</span>
<span class="lineNum">    1646 </span>            : {
<span class="lineNum">    1647 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">    1648 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1649 </span>            :         unsigned long flags;
<span class="lineNum">    1650 </span>            : 
<span class="lineNum">    1651 </span><span class="lineNoCov">          0 :         if (!intel_irqs_enabled(dev_priv))</span>
<span class="lineNum">    1652 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    1653 </span>            : 
<span class="lineNum">    1654 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;dev_priv-&gt;irq_lock, flags);</span>
<span class="lineNum">    1655 </span><span class="lineNoCov">          0 :         if (ring-&gt;irq_refcount++ == 0) {</span>
<span class="lineNum">    1656 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;irq_mask &amp;= ~ring-&gt;irq_enable_mask;</span>
<span class="lineNum">    1657 </span><span class="lineNoCov">          0 :                 I915_WRITE(IMR, dev_priv-&gt;irq_mask);</span>
<span class="lineNum">    1658 </span><span class="lineNoCov">          0 :                 POSTING_READ(IMR);</span>
<span class="lineNum">    1659 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1660 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;dev_priv-&gt;irq_lock, flags);</span>
<span class="lineNum">    1661 </span>            : 
<span class="lineNum">    1662 </span><span class="lineNoCov">          0 :         return true;</span>
<span class="lineNum">    1663 </span><span class="lineNoCov">          0 : }</span>
<a name="1664"><span class="lineNum">    1664 </span>            : </a>
<span class="lineNum">    1665 </span>            : static void
<span class="lineNum">    1666 </span><span class="lineNoCov">          0 : i9xx_ring_put_irq(struct intel_engine_cs *ring)</span>
<span class="lineNum">    1667 </span>            : {
<span class="lineNum">    1668 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">    1669 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1670 </span>            :         unsigned long flags;
<span class="lineNum">    1671 </span>            : 
<span class="lineNum">    1672 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;dev_priv-&gt;irq_lock, flags);</span>
<span class="lineNum">    1673 </span><span class="lineNoCov">          0 :         if (--ring-&gt;irq_refcount == 0) {</span>
<span class="lineNum">    1674 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;irq_mask |= ring-&gt;irq_enable_mask;</span>
<span class="lineNum">    1675 </span><span class="lineNoCov">          0 :                 I915_WRITE(IMR, dev_priv-&gt;irq_mask);</span>
<span class="lineNum">    1676 </span><span class="lineNoCov">          0 :                 POSTING_READ(IMR);</span>
<span class="lineNum">    1677 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1678 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;dev_priv-&gt;irq_lock, flags);</span>
<span class="lineNum">    1679 </span><span class="lineNoCov">          0 : }</span>
<a name="1680"><span class="lineNum">    1680 </span>            : </a>
<span class="lineNum">    1681 </span>            : static bool
<span class="lineNum">    1682 </span><span class="lineNoCov">          0 : i8xx_ring_get_irq(struct intel_engine_cs *ring)</span>
<span class="lineNum">    1683 </span>            : {
<span class="lineNum">    1684 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">    1685 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1686 </span>            :         unsigned long flags;
<span class="lineNum">    1687 </span>            : 
<span class="lineNum">    1688 </span><span class="lineNoCov">          0 :         if (!intel_irqs_enabled(dev_priv))</span>
<span class="lineNum">    1689 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    1690 </span>            : 
<span class="lineNum">    1691 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;dev_priv-&gt;irq_lock, flags);</span>
<span class="lineNum">    1692 </span><span class="lineNoCov">          0 :         if (ring-&gt;irq_refcount++ == 0) {</span>
<span class="lineNum">    1693 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;irq_mask &amp;= ~ring-&gt;irq_enable_mask;</span>
<span class="lineNum">    1694 </span><span class="lineNoCov">          0 :                 I915_WRITE16(IMR, dev_priv-&gt;irq_mask);</span>
<span class="lineNum">    1695 </span><span class="lineNoCov">          0 :                 POSTING_READ16(IMR);</span>
<span class="lineNum">    1696 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1697 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;dev_priv-&gt;irq_lock, flags);</span>
<span class="lineNum">    1698 </span>            : 
<span class="lineNum">    1699 </span><span class="lineNoCov">          0 :         return true;</span>
<span class="lineNum">    1700 </span><span class="lineNoCov">          0 : }</span>
<a name="1701"><span class="lineNum">    1701 </span>            : </a>
<span class="lineNum">    1702 </span>            : static void
<span class="lineNum">    1703 </span><span class="lineNoCov">          0 : i8xx_ring_put_irq(struct intel_engine_cs *ring)</span>
<span class="lineNum">    1704 </span>            : {
<span class="lineNum">    1705 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">    1706 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1707 </span>            :         unsigned long flags;
<span class="lineNum">    1708 </span>            : 
<span class="lineNum">    1709 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;dev_priv-&gt;irq_lock, flags);</span>
<span class="lineNum">    1710 </span><span class="lineNoCov">          0 :         if (--ring-&gt;irq_refcount == 0) {</span>
<span class="lineNum">    1711 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;irq_mask |= ring-&gt;irq_enable_mask;</span>
<span class="lineNum">    1712 </span><span class="lineNoCov">          0 :                 I915_WRITE16(IMR, dev_priv-&gt;irq_mask);</span>
<span class="lineNum">    1713 </span><span class="lineNoCov">          0 :                 POSTING_READ16(IMR);</span>
<span class="lineNum">    1714 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1715 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;dev_priv-&gt;irq_lock, flags);</span>
<span class="lineNum">    1716 </span><span class="lineNoCov">          0 : }</span>
<a name="1717"><span class="lineNum">    1717 </span>            : </a>
<span class="lineNum">    1718 </span>            : static int
<span class="lineNum">    1719 </span><span class="lineNoCov">          0 : bsd_ring_flush(struct drm_i915_gem_request *req,</span>
<span class="lineNum">    1720 </span>            :                u32     invalidate_domains,
<span class="lineNum">    1721 </span>            :                u32     flush_domains)
<span class="lineNum">    1722 </span>            : {
<span class="lineNum">    1723 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = req-&gt;ring;</span>
<span class="lineNum">    1724 </span>            :         int ret;
<span class="lineNum">    1725 </span>            : 
<span class="lineNum">    1726 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(req, 2);</span>
<span class="lineNum">    1727 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1728 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1729 </span>            : 
<span class="lineNum">    1730 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, MI_FLUSH);</span>
<span class="lineNum">    1731 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, MI_NOOP);</span>
<span class="lineNum">    1732 </span><span class="lineNoCov">          0 :         intel_ring_advance(ring);</span>
<span class="lineNum">    1733 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    1734 </span><span class="lineNoCov">          0 : }</span>
<a name="1735"><span class="lineNum">    1735 </span>            : </a>
<span class="lineNum">    1736 </span>            : static int
<span class="lineNum">    1737 </span><span class="lineNoCov">          0 : i9xx_add_request(struct drm_i915_gem_request *req)</span>
<span class="lineNum">    1738 </span>            : {
<span class="lineNum">    1739 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = req-&gt;ring;</span>
<span class="lineNum">    1740 </span>            :         int ret;
<span class="lineNum">    1741 </span>            : 
<span class="lineNum">    1742 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(req, 4);</span>
<span class="lineNum">    1743 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1744 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1745 </span>            : 
<span class="lineNum">    1746 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, MI_STORE_DWORD_INDEX);</span>
<span class="lineNum">    1747 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, I915_GEM_HWS_INDEX &lt;&lt; MI_STORE_DWORD_INDEX_SHIFT);</span>
<span class="lineNum">    1748 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, i915_gem_request_get_seqno(req));</span>
<span class="lineNum">    1749 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, MI_USER_INTERRUPT);</span>
<span class="lineNum">    1750 </span><span class="lineNoCov">          0 :         __intel_ring_advance(ring);</span>
<span class="lineNum">    1751 </span>            : 
<span class="lineNum">    1752 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    1753 </span><span class="lineNoCov">          0 : }</span>
<a name="1754"><span class="lineNum">    1754 </span>            : </a>
<span class="lineNum">    1755 </span>            : static bool
<span class="lineNum">    1756 </span><span class="lineNoCov">          0 : gen6_ring_get_irq(struct intel_engine_cs *ring)</span>
<span class="lineNum">    1757 </span>            : {
<span class="lineNum">    1758 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">    1759 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1760 </span>            :         unsigned long flags;
<span class="lineNum">    1761 </span>            : 
<span class="lineNum">    1762 </span><span class="lineNoCov">          0 :         if (WARN_ON(!intel_irqs_enabled(dev_priv)))</span>
<span class="lineNum">    1763 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    1764 </span>            : 
<span class="lineNum">    1765 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;dev_priv-&gt;irq_lock, flags);</span>
<span class="lineNum">    1766 </span><span class="lineNoCov">          0 :         if (ring-&gt;irq_refcount++ == 0) {</span>
<span class="lineNum">    1767 </span><span class="lineNoCov">          0 :                 if (HAS_L3_DPF(dev) &amp;&amp; ring-&gt;id == RCS)</span>
<span class="lineNum">    1768 </span><span class="lineNoCov">          0 :                         I915_WRITE_IMR(ring,</span>
<span class="lineNum">    1769 </span>            :                                        ~(ring-&gt;irq_enable_mask |
<span class="lineNum">    1770 </span>            :                                          GT_PARITY_ERROR(dev)));
<span class="lineNum">    1771 </span>            :                 else
<span class="lineNum">    1772 </span><span class="lineNoCov">          0 :                         I915_WRITE_IMR(ring, ~ring-&gt;irq_enable_mask);</span>
<span class="lineNum">    1773 </span><span class="lineNoCov">          0 :                 gen5_enable_gt_irq(dev_priv, ring-&gt;irq_enable_mask);</span>
<span class="lineNum">    1774 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1775 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;dev_priv-&gt;irq_lock, flags);</span>
<span class="lineNum">    1776 </span>            : 
<span class="lineNum">    1777 </span><span class="lineNoCov">          0 :         return true;</span>
<span class="lineNum">    1778 </span><span class="lineNoCov">          0 : }</span>
<a name="1779"><span class="lineNum">    1779 </span>            : </a>
<span class="lineNum">    1780 </span>            : static void
<span class="lineNum">    1781 </span><span class="lineNoCov">          0 : gen6_ring_put_irq(struct intel_engine_cs *ring)</span>
<span class="lineNum">    1782 </span>            : {
<span class="lineNum">    1783 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">    1784 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1785 </span>            :         unsigned long flags;
<span class="lineNum">    1786 </span>            : 
<span class="lineNum">    1787 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;dev_priv-&gt;irq_lock, flags);</span>
<span class="lineNum">    1788 </span><span class="lineNoCov">          0 :         if (--ring-&gt;irq_refcount == 0) {</span>
<span class="lineNum">    1789 </span><span class="lineNoCov">          0 :                 if (HAS_L3_DPF(dev) &amp;&amp; ring-&gt;id == RCS)</span>
<span class="lineNum">    1790 </span><span class="lineNoCov">          0 :                         I915_WRITE_IMR(ring, ~GT_PARITY_ERROR(dev));</span>
<span class="lineNum">    1791 </span>            :                 else
<span class="lineNum">    1792 </span><span class="lineNoCov">          0 :                         I915_WRITE_IMR(ring, ~0);</span>
<span class="lineNum">    1793 </span><span class="lineNoCov">          0 :                 gen5_disable_gt_irq(dev_priv, ring-&gt;irq_enable_mask);</span>
<span class="lineNum">    1794 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1795 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;dev_priv-&gt;irq_lock, flags);</span>
<span class="lineNum">    1796 </span><span class="lineNoCov">          0 : }</span>
<a name="1797"><span class="lineNum">    1797 </span>            : </a>
<span class="lineNum">    1798 </span>            : static bool
<span class="lineNum">    1799 </span><span class="lineNoCov">          0 : hsw_vebox_get_irq(struct intel_engine_cs *ring)</span>
<span class="lineNum">    1800 </span>            : {
<span class="lineNum">    1801 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">    1802 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1803 </span>            :         unsigned long flags;
<span class="lineNum">    1804 </span>            : 
<span class="lineNum">    1805 </span><span class="lineNoCov">          0 :         if (WARN_ON(!intel_irqs_enabled(dev_priv)))</span>
<span class="lineNum">    1806 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    1807 </span>            : 
<span class="lineNum">    1808 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;dev_priv-&gt;irq_lock, flags);</span>
<span class="lineNum">    1809 </span><span class="lineNoCov">          0 :         if (ring-&gt;irq_refcount++ == 0) {</span>
<span class="lineNum">    1810 </span><span class="lineNoCov">          0 :                 I915_WRITE_IMR(ring, ~ring-&gt;irq_enable_mask);</span>
<span class="lineNum">    1811 </span><span class="lineNoCov">          0 :                 gen6_enable_pm_irq(dev_priv, ring-&gt;irq_enable_mask);</span>
<span class="lineNum">    1812 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1813 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;dev_priv-&gt;irq_lock, flags);</span>
<span class="lineNum">    1814 </span>            : 
<span class="lineNum">    1815 </span><span class="lineNoCov">          0 :         return true;</span>
<span class="lineNum">    1816 </span><span class="lineNoCov">          0 : }</span>
<a name="1817"><span class="lineNum">    1817 </span>            : </a>
<span class="lineNum">    1818 </span>            : static void
<span class="lineNum">    1819 </span><span class="lineNoCov">          0 : hsw_vebox_put_irq(struct intel_engine_cs *ring)</span>
<span class="lineNum">    1820 </span>            : {
<span class="lineNum">    1821 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">    1822 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1823 </span>            :         unsigned long flags;
<span class="lineNum">    1824 </span>            : 
<span class="lineNum">    1825 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;dev_priv-&gt;irq_lock, flags);</span>
<span class="lineNum">    1826 </span><span class="lineNoCov">          0 :         if (--ring-&gt;irq_refcount == 0) {</span>
<span class="lineNum">    1827 </span><span class="lineNoCov">          0 :                 I915_WRITE_IMR(ring, ~0);</span>
<span class="lineNum">    1828 </span><span class="lineNoCov">          0 :                 gen6_disable_pm_irq(dev_priv, ring-&gt;irq_enable_mask);</span>
<span class="lineNum">    1829 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1830 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;dev_priv-&gt;irq_lock, flags);</span>
<span class="lineNum">    1831 </span><span class="lineNoCov">          0 : }</span>
<a name="1832"><span class="lineNum">    1832 </span>            : </a>
<span class="lineNum">    1833 </span>            : static bool
<span class="lineNum">    1834 </span><span class="lineNoCov">          0 : gen8_ring_get_irq(struct intel_engine_cs *ring)</span>
<span class="lineNum">    1835 </span>            : {
<span class="lineNum">    1836 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">    1837 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1838 </span>            :         unsigned long flags;
<span class="lineNum">    1839 </span>            : 
<span class="lineNum">    1840 </span><span class="lineNoCov">          0 :         if (WARN_ON(!intel_irqs_enabled(dev_priv)))</span>
<span class="lineNum">    1841 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    1842 </span>            : 
<span class="lineNum">    1843 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;dev_priv-&gt;irq_lock, flags);</span>
<span class="lineNum">    1844 </span><span class="lineNoCov">          0 :         if (ring-&gt;irq_refcount++ == 0) {</span>
<span class="lineNum">    1845 </span><span class="lineNoCov">          0 :                 if (HAS_L3_DPF(dev) &amp;&amp; ring-&gt;id == RCS) {</span>
<span class="lineNum">    1846 </span><span class="lineNoCov">          0 :                         I915_WRITE_IMR(ring,</span>
<span class="lineNum">    1847 </span>            :                                        ~(ring-&gt;irq_enable_mask |
<span class="lineNum">    1848 </span>            :                                          GT_RENDER_L3_PARITY_ERROR_INTERRUPT));
<span class="lineNum">    1849 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    1850 </span><span class="lineNoCov">          0 :                         I915_WRITE_IMR(ring, ~ring-&gt;irq_enable_mask);</span>
<span class="lineNum">    1851 </span>            :                 }
<span class="lineNum">    1852 </span><span class="lineNoCov">          0 :                 POSTING_READ(RING_IMR(ring-&gt;mmio_base));</span>
<span class="lineNum">    1853 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1854 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;dev_priv-&gt;irq_lock, flags);</span>
<span class="lineNum">    1855 </span>            : 
<span class="lineNum">    1856 </span><span class="lineNoCov">          0 :         return true;</span>
<span class="lineNum">    1857 </span><span class="lineNoCov">          0 : }</span>
<a name="1858"><span class="lineNum">    1858 </span>            : </a>
<span class="lineNum">    1859 </span>            : static void
<span class="lineNum">    1860 </span><span class="lineNoCov">          0 : gen8_ring_put_irq(struct intel_engine_cs *ring)</span>
<span class="lineNum">    1861 </span>            : {
<span class="lineNum">    1862 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">    1863 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    1864 </span>            :         unsigned long flags;
<span class="lineNum">    1865 </span>            : 
<span class="lineNum">    1866 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;dev_priv-&gt;irq_lock, flags);</span>
<span class="lineNum">    1867 </span><span class="lineNoCov">          0 :         if (--ring-&gt;irq_refcount == 0) {</span>
<span class="lineNum">    1868 </span><span class="lineNoCov">          0 :                 if (HAS_L3_DPF(dev) &amp;&amp; ring-&gt;id == RCS) {</span>
<span class="lineNum">    1869 </span><span class="lineNoCov">          0 :                         I915_WRITE_IMR(ring,</span>
<span class="lineNum">    1870 </span>            :                                        ~GT_RENDER_L3_PARITY_ERROR_INTERRUPT);
<span class="lineNum">    1871 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    1872 </span><span class="lineNoCov">          0 :                         I915_WRITE_IMR(ring, ~0);</span>
<span class="lineNum">    1873 </span>            :                 }
<span class="lineNum">    1874 </span><span class="lineNoCov">          0 :                 POSTING_READ(RING_IMR(ring-&gt;mmio_base));</span>
<span class="lineNum">    1875 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1876 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;dev_priv-&gt;irq_lock, flags);</span>
<span class="lineNum">    1877 </span><span class="lineNoCov">          0 : }</span>
<a name="1878"><span class="lineNum">    1878 </span>            : </a>
<span class="lineNum">    1879 </span>            : static int
<span class="lineNum">    1880 </span><span class="lineNoCov">          0 : i965_dispatch_execbuffer(struct drm_i915_gem_request *req,</span>
<span class="lineNum">    1881 </span>            :                          u64 offset, u32 length,
<span class="lineNum">    1882 </span>            :                          unsigned dispatch_flags)
<span class="lineNum">    1883 </span>            : {
<span class="lineNum">    1884 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = req-&gt;ring;</span>
<span class="lineNum">    1885 </span>            :         int ret;
<span class="lineNum">    1886 </span>            : 
<span class="lineNum">    1887 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(req, 2);</span>
<span class="lineNum">    1888 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1889 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1890 </span>            : 
<span class="lineNum">    1891 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring,</span>
<span class="lineNum">    1892 </span>            :                         MI_BATCH_BUFFER_START |
<span class="lineNum">    1893 </span><span class="lineNoCov">          0 :                         MI_BATCH_GTT |</span>
<span class="lineNum">    1894 </span><span class="lineNoCov">          0 :                         (dispatch_flags &amp; I915_DISPATCH_SECURE ?</span>
<span class="lineNum">    1895 </span>            :                          0 : MI_BATCH_NON_SECURE_I965));
<span class="lineNum">    1896 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, offset);</span>
<span class="lineNum">    1897 </span><span class="lineNoCov">          0 :         intel_ring_advance(ring);</span>
<span class="lineNum">    1898 </span>            : 
<span class="lineNum">    1899 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    1900 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1901 </span>            : 
<span class="lineNum">    1902 </span>            : /* Just userspace ABI convention to limit the wa batch bo to a resonable size */
<span class="lineNum">    1903 </span>            : #define I830_BATCH_LIMIT (256*1024)
<span class="lineNum">    1904 </span>            : #define I830_TLB_ENTRIES (2)
<a name="1905"><span class="lineNum">    1905 </span>            : #define I830_WA_SIZE max(I830_TLB_ENTRIES*4096, I830_BATCH_LIMIT)</a>
<span class="lineNum">    1906 </span>            : static int
<span class="lineNum">    1907 </span><span class="lineNoCov">          0 : i830_dispatch_execbuffer(struct drm_i915_gem_request *req,</span>
<span class="lineNum">    1908 </span>            :                          u64 offset, u32 len,
<span class="lineNum">    1909 </span>            :                          unsigned dispatch_flags)
<span class="lineNum">    1910 </span>            : {
<span class="lineNum">    1911 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = req-&gt;ring;</span>
<span class="lineNum">    1912 </span><span class="lineNoCov">          0 :         u32 cs_offset = ring-&gt;scratch.gtt_offset;</span>
<span class="lineNum">    1913 </span>            :         int ret;
<span class="lineNum">    1914 </span>            : 
<span class="lineNum">    1915 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(req, 6);</span>
<span class="lineNum">    1916 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1917 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1918 </span>            : 
<span class="lineNum">    1919 </span>            :         /* Evict the invalid PTE TLBs */
<span class="lineNum">    1920 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, COLOR_BLT_CMD | BLT_WRITE_RGBA);</span>
<span class="lineNum">    1921 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, BLT_DEPTH_32 | BLT_ROP_COLOR_COPY | 4096);</span>
<span class="lineNum">    1922 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, I830_TLB_ENTRIES &lt;&lt; 16 | 4); /* load each page */</span>
<span class="lineNum">    1923 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, cs_offset);</span>
<span class="lineNum">    1924 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, 0xdeadbeef);</span>
<span class="lineNum">    1925 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, MI_NOOP);</span>
<span class="lineNum">    1926 </span><span class="lineNoCov">          0 :         intel_ring_advance(ring);</span>
<span class="lineNum">    1927 </span>            : 
<span class="lineNum">    1928 </span><span class="lineNoCov">          0 :         if ((dispatch_flags &amp; I915_DISPATCH_PINNED) == 0) {</span>
<span class="lineNum">    1929 </span><span class="lineNoCov">          0 :                 if (len &gt; I830_BATCH_LIMIT)</span>
<span class="lineNum">    1930 </span><span class="lineNoCov">          0 :                         return -ENOSPC;</span>
<span class="lineNum">    1931 </span>            : 
<span class="lineNum">    1932 </span><span class="lineNoCov">          0 :                 ret = intel_ring_begin(req, 6 + 2);</span>
<span class="lineNum">    1933 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    1934 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    1935 </span>            : 
<span class="lineNum">    1936 </span>            :                 /* Blit the batch (which has now all relocs applied) to the
<span class="lineNum">    1937 </span>            :                  * stable batch scratch bo area (so that the CS never
<span class="lineNum">    1938 </span>            :                  * stumbles over its tlb invalidation bug) ...
<span class="lineNum">    1939 </span>            :                  */
<span class="lineNum">    1940 </span><span class="lineNoCov">          0 :                 intel_ring_emit(ring, SRC_COPY_BLT_CMD | BLT_WRITE_RGBA);</span>
<span class="lineNum">    1941 </span><span class="lineNoCov">          0 :                 intel_ring_emit(ring, BLT_DEPTH_32 | BLT_ROP_SRC_COPY | 4096);</span>
<span class="lineNum">    1942 </span><span class="lineNoCov">          0 :                 intel_ring_emit(ring, DIV_ROUND_UP(len, 4096) &lt;&lt; 16 | 4096);</span>
<span class="lineNum">    1943 </span><span class="lineNoCov">          0 :                 intel_ring_emit(ring, cs_offset);</span>
<span class="lineNum">    1944 </span><span class="lineNoCov">          0 :                 intel_ring_emit(ring, 4096);</span>
<span class="lineNum">    1945 </span><span class="lineNoCov">          0 :                 intel_ring_emit(ring, offset);</span>
<span class="lineNum">    1946 </span>            : 
<span class="lineNum">    1947 </span><span class="lineNoCov">          0 :                 intel_ring_emit(ring, MI_FLUSH);</span>
<span class="lineNum">    1948 </span><span class="lineNoCov">          0 :                 intel_ring_emit(ring, MI_NOOP);</span>
<span class="lineNum">    1949 </span><span class="lineNoCov">          0 :                 intel_ring_advance(ring);</span>
<span class="lineNum">    1950 </span>            : 
<span class="lineNum">    1951 </span>            :                 /* ... and execute it. */
<span class="lineNum">    1952 </span><span class="lineNoCov">          0 :                 offset = cs_offset;</span>
<span class="lineNum">    1953 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1954 </span>            : 
<span class="lineNum">    1955 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(req, 4);</span>
<span class="lineNum">    1956 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1957 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1958 </span>            : 
<span class="lineNum">    1959 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, MI_BATCH_BUFFER);</span>
<span class="lineNum">    1960 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, offset | (dispatch_flags &amp; I915_DISPATCH_SECURE ?</span>
<span class="lineNum">    1961 </span>            :                                         0 : MI_BATCH_NON_SECURE));
<span class="lineNum">    1962 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, offset + len - 8);</span>
<span class="lineNum">    1963 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, MI_NOOP);</span>
<span class="lineNum">    1964 </span><span class="lineNoCov">          0 :         intel_ring_advance(ring);</span>
<span class="lineNum">    1965 </span>            : 
<span class="lineNum">    1966 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    1967 </span><span class="lineNoCov">          0 : }</span>
<a name="1968"><span class="lineNum">    1968 </span>            : </a>
<span class="lineNum">    1969 </span>            : static int
<span class="lineNum">    1970 </span><span class="lineNoCov">          0 : i915_dispatch_execbuffer(struct drm_i915_gem_request *req,</span>
<span class="lineNum">    1971 </span>            :                          u64 offset, u32 len,
<span class="lineNum">    1972 </span>            :                          unsigned dispatch_flags)
<span class="lineNum">    1973 </span>            : {
<span class="lineNum">    1974 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = req-&gt;ring;</span>
<span class="lineNum">    1975 </span>            :         int ret;
<span class="lineNum">    1976 </span>            : 
<span class="lineNum">    1977 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(req, 2);</span>
<span class="lineNum">    1978 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1979 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1980 </span>            : 
<span class="lineNum">    1981 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, MI_BATCH_BUFFER_START | MI_BATCH_GTT);</span>
<span class="lineNum">    1982 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, offset | (dispatch_flags &amp; I915_DISPATCH_SECURE ?</span>
<span class="lineNum">    1983 </span>            :                                         0 : MI_BATCH_NON_SECURE));
<span class="lineNum">    1984 </span><span class="lineNoCov">          0 :         intel_ring_advance(ring);</span>
<span class="lineNum">    1985 </span>            : 
<span class="lineNum">    1986 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1987"><span class="lineNum">    1987 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1988 </span>            : 
<span class="lineNum">    1989 </span><span class="lineNoCov">          0 : static void cleanup_phys_status_page(struct intel_engine_cs *ring)</span>
<span class="lineNum">    1990 </span>            : {
<span class="lineNum">    1991 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = to_i915(ring-&gt;dev);</span>
<span class="lineNum">    1992 </span>            : 
<span class="lineNum">    1993 </span><span class="lineNoCov">          0 :         if (!dev_priv-&gt;status_page_dmah)</span>
<span class="lineNum">    1994 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1995 </span>            : 
<span class="lineNum">    1996 </span><span class="lineNoCov">          0 :         drm_pci_free(ring-&gt;dev, dev_priv-&gt;status_page_dmah);</span>
<span class="lineNum">    1997 </span><span class="lineNoCov">          0 :         ring-&gt;status_page.page_addr = NULL;</span>
<a name="1998"><span class="lineNum">    1998 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1999 </span>            : 
<span class="lineNum">    2000 </span><span class="lineNoCov">          0 : static void cleanup_status_page(struct intel_engine_cs *ring)</span>
<span class="lineNum">    2001 </span>            : {
<span class="lineNum">    2002 </span>            :         struct drm_i915_gem_object *obj;
<span class="lineNum">    2003 </span>            : 
<span class="lineNum">    2004 </span><span class="lineNoCov">          0 :         obj = ring-&gt;status_page.obj;</span>
<span class="lineNum">    2005 </span><span class="lineNoCov">          0 :         if (obj == NULL)</span>
<span class="lineNum">    2006 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    2007 </span>            : 
<span class="lineNum">    2008 </span><span class="lineNoCov">          0 :         kunmap(sg_page(obj-&gt;pages-&gt;sgl));</span>
<span class="lineNum">    2009 </span><span class="lineNoCov">          0 :         i915_gem_object_ggtt_unpin(obj);</span>
<span class="lineNum">    2010 </span><span class="lineNoCov">          0 :         drm_gem_object_unreference(&amp;obj-&gt;base);</span>
<span class="lineNum">    2011 </span><span class="lineNoCov">          0 :         ring-&gt;status_page.obj = NULL;</span>
<a name="2012"><span class="lineNum">    2012 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2013 </span>            : 
<span class="lineNum">    2014 </span><span class="lineNoCov">          0 : static int init_status_page(struct intel_engine_cs *ring)</span>
<span class="lineNum">    2015 </span>            : {
<span class="lineNum">    2016 </span><span class="lineNoCov">          0 :         struct drm_i915_gem_object *obj = ring-&gt;status_page.obj;</span>
<span class="lineNum">    2017 </span>            : 
<span class="lineNum">    2018 </span><span class="lineNoCov">          0 :         if (obj == NULL) {</span>
<span class="lineNum">    2019 </span>            :                 unsigned flags;
<span class="lineNum">    2020 </span>            :                 int ret;
<span class="lineNum">    2021 </span>            : 
<span class="lineNum">    2022 </span><span class="lineNoCov">          0 :                 obj = i915_gem_alloc_object(ring-&gt;dev, 4096);</span>
<span class="lineNum">    2023 </span><span class="lineNoCov">          0 :                 if (obj == NULL) {</span>
<span class="lineNum">    2024 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Failed to allocate status page\n&quot;);</span>
<span class="lineNum">    2025 </span><span class="lineNoCov">          0 :                         return -ENOMEM;</span>
<span class="lineNum">    2026 </span>            :                 }
<span class="lineNum">    2027 </span>            : 
<span class="lineNum">    2028 </span><span class="lineNoCov">          0 :                 ret = i915_gem_object_set_cache_level(obj, I915_CACHE_LLC);</span>
<span class="lineNum">    2029 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    2030 </span>            :                         goto err_unref;
<span class="lineNum">    2031 </span>            : 
<span class="lineNum">    2032 </span>            :                 flags = 0;
<span class="lineNum">    2033 </span><span class="lineNoCov">          0 :                 if (!HAS_LLC(ring-&gt;dev))</span>
<span class="lineNum">    2034 </span>            :                         /* On g33, we cannot place HWS above 256MiB, so
<span class="lineNum">    2035 </span>            :                          * restrict its pinning to the low mappable arena.
<span class="lineNum">    2036 </span>            :                          * Though this restriction is not documented for
<span class="lineNum">    2037 </span>            :                          * gen4, gen5, or byt, they also behave similarly
<span class="lineNum">    2038 </span>            :                          * and hang if the HWS is placed at the top of the
<span class="lineNum">    2039 </span>            :                          * GTT. To generalise, it appears that all !llc
<span class="lineNum">    2040 </span>            :                          * platforms have issues with us placing the HWS
<span class="lineNum">    2041 </span>            :                          * above the mappable region (even though we never
<span class="lineNum">    2042 </span>            :                          * actualy map it).
<span class="lineNum">    2043 </span>            :                          */
<span class="lineNum">    2044 </span><span class="lineNoCov">          0 :                         flags |= PIN_MAPPABLE;</span>
<span class="lineNum">    2045 </span><span class="lineNoCov">          0 :                 ret = i915_gem_obj_ggtt_pin(obj, 4096, flags);</span>
<span class="lineNum">    2046 </span><span class="lineNoCov">          0 :                 if (ret) {</span>
<span class="lineNum">    2047 </span>            : err_unref:
<span class="lineNum">    2048 </span><span class="lineNoCov">          0 :                         drm_gem_object_unreference(&amp;obj-&gt;base);</span>
<span class="lineNum">    2049 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    2050 </span>            :                 }
<span class="lineNum">    2051 </span>            : 
<span class="lineNum">    2052 </span><span class="lineNoCov">          0 :                 ring-&gt;status_page.obj = obj;</span>
<span class="lineNum">    2053 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2054 </span>            : 
<span class="lineNum">    2055 </span><span class="lineNoCov">          0 :         ring-&gt;status_page.gfx_addr = i915_gem_obj_ggtt_offset(obj);</span>
<span class="lineNum">    2056 </span><span class="lineNoCov">          0 :         ring-&gt;status_page.page_addr = kmap(sg_page(obj-&gt;pages-&gt;sgl));</span>
<span class="lineNum">    2057 </span><span class="lineNoCov">          0 :         memset(ring-&gt;status_page.page_addr, 0, PAGE_SIZE);</span>
<span class="lineNum">    2058 </span>            : 
<span class="lineNum">    2059 </span>            :         DRM_DEBUG_DRIVER(&quot;%s hws offset: 0x%08x\n&quot;,
<span class="lineNum">    2060 </span>            :                         ring-&gt;name, ring-&gt;status_page.gfx_addr);
<span class="lineNum">    2061 </span>            : 
<span class="lineNum">    2062 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2063"><span class="lineNum">    2063 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2064 </span>            : 
<span class="lineNum">    2065 </span><span class="lineNoCov">          0 : static int init_phys_status_page(struct intel_engine_cs *ring)</span>
<span class="lineNum">    2066 </span>            : {
<span class="lineNum">    2067 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = ring-&gt;dev-&gt;dev_private;</span>
<span class="lineNum">    2068 </span>            : 
<span class="lineNum">    2069 </span><span class="lineNoCov">          0 :         if (!dev_priv-&gt;status_page_dmah) {</span>
<span class="lineNum">    2070 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;status_page_dmah =</span>
<span class="lineNum">    2071 </span><span class="lineNoCov">          0 :                         drm_pci_alloc(ring-&gt;dev, PAGE_SIZE, PAGE_SIZE);</span>
<span class="lineNum">    2072 </span><span class="lineNoCov">          0 :                 if (!dev_priv-&gt;status_page_dmah)</span>
<span class="lineNum">    2073 </span><span class="lineNoCov">          0 :                         return -ENOMEM;</span>
<span class="lineNum">    2074 </span>            :         }
<span class="lineNum">    2075 </span>            : 
<span class="lineNum">    2076 </span><span class="lineNoCov">          0 :         ring-&gt;status_page.page_addr = dev_priv-&gt;status_page_dmah-&gt;vaddr;</span>
<span class="lineNum">    2077 </span><span class="lineNoCov">          0 :         memset(ring-&gt;status_page.page_addr, 0, PAGE_SIZE);</span>
<span class="lineNum">    2078 </span>            : 
<span class="lineNum">    2079 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2080"><span class="lineNum">    2080 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2081 </span>            : 
<span class="lineNum">    2082 </span><span class="lineNoCov">          0 : void intel_unpin_ringbuffer_obj(struct intel_ringbuffer *ringbuf)</span>
<span class="lineNum">    2083 </span>            : {
<span class="lineNum">    2084 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ringbuf-&gt;obj-&gt;base.dev;</span>
<span class="lineNum">    2085 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2086 </span>            : 
<span class="lineNum">    2087 </span><span class="lineNoCov">          0 :         agp_unmap_subregion(dev_priv-&gt;agph, ringbuf-&gt;bsh, ringbuf-&gt;size);</span>
<span class="lineNum">    2088 </span><span class="lineNoCov">          0 :         ringbuf-&gt;virtual_start = NULL;</span>
<span class="lineNum">    2089 </span><span class="lineNoCov">          0 :         i915_gem_object_ggtt_unpin(ringbuf-&gt;obj);</span>
<a name="2090"><span class="lineNum">    2090 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2091 </span>            : 
<span class="lineNum">    2092 </span><span class="lineNoCov">          0 : int intel_pin_and_map_ringbuffer_obj(struct drm_device *dev,</span>
<span class="lineNum">    2093 </span>            :                                      struct intel_ringbuffer *ringbuf)
<span class="lineNum">    2094 </span>            : {
<span class="lineNum">    2095 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = to_i915(dev);</span>
<span class="lineNum">    2096 </span><span class="lineNoCov">          0 :         struct drm_i915_gem_object *obj = ringbuf-&gt;obj;</span>
<span class="lineNum">    2097 </span>            :         int ret;
<span class="lineNum">    2098 </span>            : 
<span class="lineNum">    2099 </span><span class="lineNoCov">          0 :         ret = i915_gem_obj_ggtt_pin(obj, PAGE_SIZE, PIN_MAPPABLE);</span>
<span class="lineNum">    2100 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2101 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    2102 </span>            : 
<span class="lineNum">    2103 </span><span class="lineNoCov">          0 :         ret = i915_gem_object_set_to_gtt_domain(obj, true);</span>
<span class="lineNum">    2104 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    2105 </span><span class="lineNoCov">          0 :                 i915_gem_object_ggtt_unpin(obj);</span>
<span class="lineNum">    2106 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    2107 </span>            :         }
<span class="lineNum">    2108 </span>            : 
<span class="lineNum">    2109 </span><span class="lineNoCov">          0 :         if (agp_map_subregion(dev_priv-&gt;agph, i915_gem_obj_ggtt_offset(obj),</span>
<span class="lineNum">    2110 </span><span class="lineNoCov">          0 :             ringbuf-&gt;size, &amp;ringbuf-&gt;bsh) != 0) {</span>
<span class="lineNum">    2111 </span><span class="lineNoCov">          0 :                 i915_gem_object_ggtt_unpin(obj);</span>
<span class="lineNum">    2112 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2113 </span>            :         }
<span class="lineNum">    2114 </span><span class="lineNoCov">          0 :         ringbuf-&gt;virtual_start = bus_space_vaddr(dev_priv-&gt;bst, ringbuf-&gt;bsh);</span>
<span class="lineNum">    2115 </span>            : 
<span class="lineNum">    2116 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2117"><span class="lineNum">    2117 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2118 </span>            : 
<span class="lineNum">    2119 </span><span class="lineNoCov">          0 : static void intel_destroy_ringbuffer_obj(struct intel_ringbuffer *ringbuf)</span>
<span class="lineNum">    2120 </span>            : {
<span class="lineNum">    2121 </span><span class="lineNoCov">          0 :         drm_gem_object_unreference(&amp;ringbuf-&gt;obj-&gt;base);</span>
<span class="lineNum">    2122 </span><span class="lineNoCov">          0 :         ringbuf-&gt;obj = NULL;</span>
<a name="2123"><span class="lineNum">    2123 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2124 </span>            : 
<span class="lineNum">    2125 </span><span class="lineNoCov">          0 : static int intel_alloc_ringbuffer_obj(struct drm_device *dev,</span>
<span class="lineNum">    2126 </span>            :                                       struct intel_ringbuffer *ringbuf)
<span class="lineNum">    2127 </span>            : {
<span class="lineNum">    2128 </span>            :         struct drm_i915_gem_object *obj;
<span class="lineNum">    2129 </span>            : 
<span class="lineNum">    2130 </span>            :         obj = NULL;
<span class="lineNum">    2131 </span><span class="lineNoCov">          0 :         if (!HAS_LLC(dev))</span>
<span class="lineNum">    2132 </span><span class="lineNoCov">          0 :                 obj = i915_gem_object_create_stolen(dev, ringbuf-&gt;size);</span>
<span class="lineNum">    2133 </span><span class="lineNoCov">          0 :         if (obj == NULL)</span>
<span class="lineNum">    2134 </span><span class="lineNoCov">          0 :                 obj = i915_gem_alloc_object(dev, ringbuf-&gt;size);</span>
<span class="lineNum">    2135 </span><span class="lineNoCov">          0 :         if (obj == NULL)</span>
<span class="lineNum">    2136 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">    2137 </span>            : 
<span class="lineNum">    2138 </span>            :         /* mark ring buffers as read-only from GPU side by default */
<span class="lineNum">    2139 </span><span class="lineNoCov">          0 :         obj-&gt;gt_ro = 1;</span>
<span class="lineNum">    2140 </span>            : 
<span class="lineNum">    2141 </span><span class="lineNoCov">          0 :         ringbuf-&gt;obj = obj;</span>
<span class="lineNum">    2142 </span>            : 
<span class="lineNum">    2143 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    2144 </span><span class="lineNoCov">          0 : }</span>
<a name="2145"><span class="lineNum">    2145 </span>            : </a>
<span class="lineNum">    2146 </span>            : struct intel_ringbuffer *
<span class="lineNum">    2147 </span><span class="lineNoCov">          0 : intel_engine_create_ringbuffer(struct intel_engine_cs *engine, int size)</span>
<span class="lineNum">    2148 </span>            : {
<span class="lineNum">    2149 </span>            :         struct intel_ringbuffer *ring;
<span class="lineNum">    2150 </span>            :         int ret;
<span class="lineNum">    2151 </span>            : 
<span class="lineNum">    2152 </span><span class="lineNoCov">          0 :         ring = kzalloc(sizeof(*ring), GFP_KERNEL);</span>
<span class="lineNum">    2153 </span><span class="lineNoCov">          0 :         if (ring == NULL)</span>
<span class="lineNum">    2154 </span><span class="lineNoCov">          0 :                 return ERR_PTR(-ENOMEM);</span>
<span class="lineNum">    2155 </span>            : 
<span class="lineNum">    2156 </span><span class="lineNoCov">          0 :         ring-&gt;ring = engine;</span>
<span class="lineNum">    2157 </span>            : 
<span class="lineNum">    2158 </span><span class="lineNoCov">          0 :         ring-&gt;size = size;</span>
<span class="lineNum">    2159 </span>            :         /* Workaround an erratum on the i830 which causes a hang if
<span class="lineNum">    2160 </span>            :          * the TAIL pointer points to within the last 2 cachelines
<span class="lineNum">    2161 </span>            :          * of the buffer.
<span class="lineNum">    2162 </span>            :          */
<span class="lineNum">    2163 </span><span class="lineNoCov">          0 :         ring-&gt;effective_size = size;</span>
<span class="lineNum">    2164 </span><span class="lineNoCov">          0 :         if (IS_I830(engine-&gt;dev) || IS_845G(engine-&gt;dev))</span>
<span class="lineNum">    2165 </span><span class="lineNoCov">          0 :                 ring-&gt;effective_size -= 2 * CACHELINE_BYTES;</span>
<span class="lineNum">    2166 </span>            : 
<span class="lineNum">    2167 </span><span class="lineNoCov">          0 :         ring-&gt;last_retired_head = -1;</span>
<span class="lineNum">    2168 </span><span class="lineNoCov">          0 :         intel_ring_update_space(ring);</span>
<span class="lineNum">    2169 </span>            : 
<span class="lineNum">    2170 </span><span class="lineNoCov">          0 :         ret = intel_alloc_ringbuffer_obj(engine-&gt;dev, ring);</span>
<span class="lineNum">    2171 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    2172 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Failed to allocate ringbuffer %s: %d\n&quot;,</span>
<span class="lineNum">    2173 </span>            :                           engine-&gt;name, ret);
<span class="lineNum">    2174 </span><span class="lineNoCov">          0 :                 kfree(ring);</span>
<span class="lineNum">    2175 </span><span class="lineNoCov">          0 :                 return ERR_PTR(ret);</span>
<span class="lineNum">    2176 </span>            :         }
<span class="lineNum">    2177 </span>            : 
<span class="lineNum">    2178 </span><span class="lineNoCov">          0 :         return ring;</span>
<span class="lineNum">    2179 </span><span class="lineNoCov">          0 : }</span>
<a name="2180"><span class="lineNum">    2180 </span>            : </a>
<span class="lineNum">    2181 </span>            : void
<span class="lineNum">    2182 </span><span class="lineNoCov">          0 : intel_ringbuffer_free(struct intel_ringbuffer *ring)</span>
<span class="lineNum">    2183 </span>            : {
<span class="lineNum">    2184 </span><span class="lineNoCov">          0 :         intel_destroy_ringbuffer_obj(ring);</span>
<span class="lineNum">    2185 </span><span class="lineNoCov">          0 :         kfree(ring);</span>
<a name="2186"><span class="lineNum">    2186 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2187 </span>            : 
<span class="lineNum">    2188 </span><span class="lineNoCov">          0 : static int intel_init_ring_buffer(struct drm_device *dev,</span>
<span class="lineNum">    2189 </span>            :                                   struct intel_engine_cs *ring)
<span class="lineNum">    2190 </span>            : {
<span class="lineNum">    2191 </span>            :         struct intel_ringbuffer *ringbuf;
<span class="lineNum">    2192 </span>            :         int ret;
<span class="lineNum">    2193 </span>            : 
<span class="lineNum">    2194 </span><span class="lineNoCov">          0 :         WARN_ON(ring-&gt;buffer);</span>
<span class="lineNum">    2195 </span>            : 
<span class="lineNum">    2196 </span><span class="lineNoCov">          0 :         ring-&gt;dev = dev;</span>
<span class="lineNum">    2197 </span><span class="lineNoCov">          0 :         INIT_LIST_HEAD(&amp;ring-&gt;active_list);</span>
<span class="lineNum">    2198 </span><span class="lineNoCov">          0 :         INIT_LIST_HEAD(&amp;ring-&gt;request_list);</span>
<span class="lineNum">    2199 </span><span class="lineNoCov">          0 :         INIT_LIST_HEAD(&amp;ring-&gt;execlist_queue);</span>
<span class="lineNum">    2200 </span><span class="lineNoCov">          0 :         i915_gem_batch_pool_init(dev, &amp;ring-&gt;batch_pool);</span>
<span class="lineNum">    2201 </span><span class="lineNoCov">          0 :         memset(ring-&gt;semaphore.sync_seqno, 0, sizeof(ring-&gt;semaphore.sync_seqno));</span>
<span class="lineNum">    2202 </span>            : 
<span class="lineNum">    2203 </span><span class="lineNoCov">          0 :         init_waitqueue_head(&amp;ring-&gt;irq_queue);</span>
<span class="lineNum">    2204 </span>            : 
<span class="lineNum">    2205 </span><span class="lineNoCov">          0 :         ringbuf = intel_engine_create_ringbuffer(ring, 32 * PAGE_SIZE);</span>
<span class="lineNum">    2206 </span><span class="lineNoCov">          0 :         if (IS_ERR(ringbuf))</span>
<span class="lineNum">    2207 </span><span class="lineNoCov">          0 :                 return PTR_ERR(ringbuf);</span>
<span class="lineNum">    2208 </span><span class="lineNoCov">          0 :         ring-&gt;buffer = ringbuf;</span>
<span class="lineNum">    2209 </span>            : 
<span class="lineNum">    2210 </span><span class="lineNoCov">          0 :         if (I915_NEED_GFX_HWS(dev)) {</span>
<span class="lineNum">    2211 </span><span class="lineNoCov">          0 :                 ret = init_status_page(ring);</span>
<span class="lineNum">    2212 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    2213 </span>            :                         goto error;
<span class="lineNum">    2214 </span>            :         } else {
<span class="lineNum">    2215 </span><span class="lineNoCov">          0 :                 WARN_ON(ring-&gt;id != RCS);</span>
<span class="lineNum">    2216 </span><span class="lineNoCov">          0 :                 ret = init_phys_status_page(ring);</span>
<span class="lineNum">    2217 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    2218 </span>            :                         goto error;
<span class="lineNum">    2219 </span>            :         }
<span class="lineNum">    2220 </span>            : 
<span class="lineNum">    2221 </span><span class="lineNoCov">          0 :         ret = intel_pin_and_map_ringbuffer_obj(dev, ringbuf);</span>
<span class="lineNum">    2222 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    2223 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Failed to pin and map ringbuffer %s: %d\n&quot;,</span>
<span class="lineNum">    2224 </span>            :                                 ring-&gt;name, ret);
<span class="lineNum">    2225 </span><span class="lineNoCov">          0 :                 intel_destroy_ringbuffer_obj(ringbuf);</span>
<span class="lineNum">    2226 </span><span class="lineNoCov">          0 :                 goto error;</span>
<span class="lineNum">    2227 </span>            :         }
<span class="lineNum">    2228 </span>            : 
<span class="lineNum">    2229 </span><span class="lineNoCov">          0 :         ret = i915_cmd_parser_init_ring(ring);</span>
<span class="lineNum">    2230 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2231 </span>            :                 goto error;
<span class="lineNum">    2232 </span>            : 
<span class="lineNum">    2233 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    2234 </span>            : 
<span class="lineNum">    2235 </span>            : error:
<span class="lineNum">    2236 </span><span class="lineNoCov">          0 :         intel_ringbuffer_free(ringbuf);</span>
<span class="lineNum">    2237 </span><span class="lineNoCov">          0 :         ring-&gt;buffer = NULL;</span>
<span class="lineNum">    2238 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="2239"><span class="lineNum">    2239 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2240 </span>            : 
<span class="lineNum">    2241 </span><span class="lineNoCov">          0 : void intel_cleanup_ring_buffer(struct intel_engine_cs *ring)</span>
<span class="lineNum">    2242 </span>            : {
<span class="lineNum">    2243 </span>            :         struct drm_i915_private *dev_priv;
<span class="lineNum">    2244 </span>            : 
<span class="lineNum">    2245 </span><span class="lineNoCov">          0 :         if (!intel_ring_initialized(ring))</span>
<span class="lineNum">    2246 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    2247 </span>            : 
<span class="lineNum">    2248 </span><span class="lineNoCov">          0 :         dev_priv = to_i915(ring-&gt;dev);</span>
<span class="lineNum">    2249 </span>            : 
<span class="lineNum">    2250 </span><span class="lineNoCov">          0 :         intel_stop_ring_buffer(ring);</span>
<span class="lineNum">    2251 </span><span class="lineNoCov">          0 :         WARN_ON(!IS_GEN2(ring-&gt;dev) &amp;&amp; (I915_READ_MODE(ring) &amp; MODE_IDLE) == 0);</span>
<span class="lineNum">    2252 </span>            : 
<span class="lineNum">    2253 </span><span class="lineNoCov">          0 :         intel_unpin_ringbuffer_obj(ring-&gt;buffer);</span>
<span class="lineNum">    2254 </span><span class="lineNoCov">          0 :         intel_ringbuffer_free(ring-&gt;buffer);</span>
<span class="lineNum">    2255 </span><span class="lineNoCov">          0 :         ring-&gt;buffer = NULL;</span>
<span class="lineNum">    2256 </span>            : 
<span class="lineNum">    2257 </span><span class="lineNoCov">          0 :         if (ring-&gt;cleanup)</span>
<span class="lineNum">    2258 </span><span class="lineNoCov">          0 :                 ring-&gt;cleanup(ring);</span>
<span class="lineNum">    2259 </span>            : 
<span class="lineNum">    2260 </span><span class="lineNoCov">          0 :         if (I915_NEED_GFX_HWS(ring-&gt;dev)) {</span>
<span class="lineNum">    2261 </span><span class="lineNoCov">          0 :                 cleanup_status_page(ring);</span>
<span class="lineNum">    2262 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    2263 </span><span class="lineNoCov">          0 :                 WARN_ON(ring-&gt;id != RCS);</span>
<span class="lineNum">    2264 </span><span class="lineNoCov">          0 :                 cleanup_phys_status_page(ring);</span>
<span class="lineNum">    2265 </span>            :         }
<span class="lineNum">    2266 </span>            : 
<span class="lineNum">    2267 </span><span class="lineNoCov">          0 :         i915_cmd_parser_fini_ring(ring);</span>
<span class="lineNum">    2268 </span><span class="lineNoCov">          0 :         i915_gem_batch_pool_fini(&amp;ring-&gt;batch_pool);</span>
<a name="2269"><span class="lineNum">    2269 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2270 </span>            : 
<span class="lineNum">    2271 </span><span class="lineNoCov">          0 : static int ring_wait_for_space(struct intel_engine_cs *ring, int n)</span>
<span class="lineNum">    2272 </span>            : {
<span class="lineNum">    2273 </span><span class="lineNoCov">          0 :         struct intel_ringbuffer *ringbuf = ring-&gt;buffer;</span>
<span class="lineNum">    2274 </span>            :         struct drm_i915_gem_request *request;
<span class="lineNum">    2275 </span>            :         unsigned space;
<span class="lineNum">    2276 </span>            :         int ret;
<span class="lineNum">    2277 </span>            : 
<span class="lineNum">    2278 </span><span class="lineNoCov">          0 :         if (intel_ring_space(ringbuf) &gt;= n)</span>
<span class="lineNum">    2279 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    2280 </span>            : 
<span class="lineNum">    2281 </span>            :         /* The whole point of reserving space is to not wait! */
<span class="lineNum">    2282 </span><span class="lineNoCov">          0 :         WARN_ON(ringbuf-&gt;reserved_in_use);</span>
<span class="lineNum">    2283 </span>            : 
<span class="lineNum">    2284 </span><span class="lineNoCov">          0 :         list_for_each_entry(request, &amp;ring-&gt;request_list, list) {</span>
<span class="lineNum">    2285 </span><span class="lineNoCov">          0 :                 space = __intel_ring_space(request-&gt;postfix, ringbuf-&gt;tail,</span>
<span class="lineNum">    2286 </span><span class="lineNoCov">          0 :                                            ringbuf-&gt;size);</span>
<span class="lineNum">    2287 </span><span class="lineNoCov">          0 :                 if (space &gt;= n)</span>
<span class="lineNum">    2288 </span>            :                         break;
<span class="lineNum">    2289 </span>            :         }
<span class="lineNum">    2290 </span>            : 
<span class="lineNum">    2291 </span><span class="lineNoCov">          0 :         if (WARN_ON(&amp;request-&gt;list == &amp;ring-&gt;request_list))</span>
<span class="lineNum">    2292 </span><span class="lineNoCov">          0 :                 return -ENOSPC;</span>
<span class="lineNum">    2293 </span>            : 
<span class="lineNum">    2294 </span><span class="lineNoCov">          0 :         ret = i915_wait_request(request);</span>
<span class="lineNum">    2295 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2296 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    2297 </span>            : 
<span class="lineNum">    2298 </span><span class="lineNoCov">          0 :         ringbuf-&gt;space = space;</span>
<span class="lineNum">    2299 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2300"><span class="lineNum">    2300 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2301 </span>            : 
<span class="lineNum">    2302 </span><span class="lineNoCov">          0 : static void __wrap_ring_buffer(struct intel_ringbuffer *ringbuf)</span>
<span class="lineNum">    2303 </span>            : {
<span class="lineNum">    2304 </span>            :         uint32_t __iomem *virt;
<span class="lineNum">    2305 </span><span class="lineNoCov">          0 :         int rem = ringbuf-&gt;size - ringbuf-&gt;tail;</span>
<span class="lineNum">    2306 </span>            : 
<span class="lineNum">    2307 </span><span class="lineNoCov">          0 :         virt = ringbuf-&gt;virtual_start + ringbuf-&gt;tail;</span>
<span class="lineNum">    2308 </span><span class="lineNoCov">          0 :         rem /= 4;</span>
<span class="lineNum">    2309 </span><span class="lineNoCov">          0 :         while (rem--)</span>
<span class="lineNum">    2310 </span><span class="lineNoCov">          0 :                 iowrite32(MI_NOOP, virt++);</span>
<span class="lineNum">    2311 </span>            : 
<span class="lineNum">    2312 </span><span class="lineNoCov">          0 :         ringbuf-&gt;tail = 0;</span>
<span class="lineNum">    2313 </span><span class="lineNoCov">          0 :         intel_ring_update_space(ringbuf);</span>
<a name="2314"><span class="lineNum">    2314 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2315 </span>            : 
<span class="lineNum">    2316 </span><span class="lineNoCov">          0 : int intel_ring_idle(struct intel_engine_cs *ring)</span>
<span class="lineNum">    2317 </span>            : {
<span class="lineNum">    2318 </span>            :         struct drm_i915_gem_request *req;
<span class="lineNum">    2319 </span>            : 
<span class="lineNum">    2320 </span>            :         /* Wait upon the last request to be completed */
<span class="lineNum">    2321 </span><span class="lineNoCov">          0 :         if (list_empty(&amp;ring-&gt;request_list))</span>
<span class="lineNum">    2322 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    2323 </span>            : 
<span class="lineNum">    2324 </span><span class="lineNoCov">          0 :         req = list_entry(ring-&gt;request_list.prev,</span>
<span class="lineNum">    2325 </span>            :                         struct drm_i915_gem_request,
<span class="lineNum">    2326 </span>            :                         list);
<span class="lineNum">    2327 </span>            : 
<span class="lineNum">    2328 </span>            :         /* Make sure we do not trigger any retires */
<span class="lineNum">    2329 </span><span class="lineNoCov">          0 :         return __i915_wait_request(req,</span>
<span class="lineNum">    2330 </span><span class="lineNoCov">          0 :                                    atomic_read(&amp;to_i915(ring-&gt;dev)-&gt;gpu_error.reset_counter),</span>
<span class="lineNum">    2331 </span><span class="lineNoCov">          0 :                                    to_i915(ring-&gt;dev)-&gt;mm.interruptible,</span>
<span class="lineNum">    2332 </span>            :                                    NULL, NULL);
<a name="2333"><span class="lineNum">    2333 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2334 </span>            : 
<span class="lineNum">    2335 </span><span class="lineNoCov">          0 : int intel_ring_alloc_request_extras(struct drm_i915_gem_request *request)</span>
<span class="lineNum">    2336 </span>            : {
<span class="lineNum">    2337 </span><span class="lineNoCov">          0 :         request-&gt;ringbuf = request-&gt;ring-&gt;buffer;</span>
<span class="lineNum">    2338 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2339"><span class="lineNum">    2339 </span>            : }</a>
<span class="lineNum">    2340 </span>            : 
<span class="lineNum">    2341 </span><span class="lineNoCov">          0 : int intel_ring_reserve_space(struct drm_i915_gem_request *request)</span>
<span class="lineNum">    2342 </span>            : {
<span class="lineNum">    2343 </span>            :         /*
<span class="lineNum">    2344 </span>            :          * The first call merely notes the reserve request and is common for
<span class="lineNum">    2345 </span>            :          * all back ends. The subsequent localised _begin() call actually
<span class="lineNum">    2346 </span>            :          * ensures that the reservation is available. Without the begin, if
<span class="lineNum">    2347 </span>            :          * the request creator immediately submitted the request without
<span class="lineNum">    2348 </span>            :          * adding any commands to it then there might not actually be
<span class="lineNum">    2349 </span>            :          * sufficient room for the submission commands.
<span class="lineNum">    2350 </span>            :          */
<span class="lineNum">    2351 </span><span class="lineNoCov">          0 :         intel_ring_reserved_space_reserve(request-&gt;ringbuf, MIN_SPACE_FOR_ADD_REQUEST);</span>
<span class="lineNum">    2352 </span>            : 
<span class="lineNum">    2353 </span><span class="lineNoCov">          0 :         return intel_ring_begin(request, 0);</span>
<a name="2354"><span class="lineNum">    2354 </span>            : }</a>
<span class="lineNum">    2355 </span>            : 
<span class="lineNum">    2356 </span><span class="lineNoCov">          0 : void intel_ring_reserved_space_reserve(struct intel_ringbuffer *ringbuf, int size)</span>
<span class="lineNum">    2357 </span>            : {
<span class="lineNum">    2358 </span><span class="lineNoCov">          0 :         WARN_ON(ringbuf-&gt;reserved_size);</span>
<span class="lineNum">    2359 </span><span class="lineNoCov">          0 :         WARN_ON(ringbuf-&gt;reserved_in_use);</span>
<span class="lineNum">    2360 </span>            : 
<span class="lineNum">    2361 </span><span class="lineNoCov">          0 :         ringbuf-&gt;reserved_size = size;</span>
<a name="2362"><span class="lineNum">    2362 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2363 </span>            : 
<span class="lineNum">    2364 </span><span class="lineNoCov">          0 : void intel_ring_reserved_space_cancel(struct intel_ringbuffer *ringbuf)</span>
<span class="lineNum">    2365 </span>            : {
<span class="lineNum">    2366 </span><span class="lineNoCov">          0 :         WARN_ON(ringbuf-&gt;reserved_in_use);</span>
<span class="lineNum">    2367 </span>            : 
<span class="lineNum">    2368 </span><span class="lineNoCov">          0 :         ringbuf-&gt;reserved_size   = 0;</span>
<span class="lineNum">    2369 </span><span class="lineNoCov">          0 :         ringbuf-&gt;reserved_in_use = false;</span>
<a name="2370"><span class="lineNum">    2370 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2371 </span>            : 
<span class="lineNum">    2372 </span><span class="lineNoCov">          0 : void intel_ring_reserved_space_use(struct intel_ringbuffer *ringbuf)</span>
<span class="lineNum">    2373 </span>            : {
<span class="lineNum">    2374 </span><span class="lineNoCov">          0 :         WARN_ON(ringbuf-&gt;reserved_in_use);</span>
<span class="lineNum">    2375 </span>            : 
<span class="lineNum">    2376 </span><span class="lineNoCov">          0 :         ringbuf-&gt;reserved_in_use = true;</span>
<span class="lineNum">    2377 </span><span class="lineNoCov">          0 :         ringbuf-&gt;reserved_tail   = ringbuf-&gt;tail;</span>
<a name="2378"><span class="lineNum">    2378 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2379 </span>            : 
<span class="lineNum">    2380 </span><span class="lineNoCov">          0 : void intel_ring_reserved_space_end(struct intel_ringbuffer *ringbuf)</span>
<span class="lineNum">    2381 </span>            : {
<span class="lineNum">    2382 </span><span class="lineNoCov">          0 :         WARN_ON(!ringbuf-&gt;reserved_in_use);</span>
<span class="lineNum">    2383 </span><span class="lineNoCov">          0 :         if (ringbuf-&gt;tail &gt; ringbuf-&gt;reserved_tail) {</span>
<span class="lineNum">    2384 </span><span class="lineNoCov">          0 :                 WARN(ringbuf-&gt;tail &gt; ringbuf-&gt;reserved_tail + ringbuf-&gt;reserved_size,</span>
<span class="lineNum">    2385 </span>            :                      &quot;request reserved size too small: %d vs %d!\n&quot;,
<span class="lineNum">    2386 </span>            :                      ringbuf-&gt;tail - ringbuf-&gt;reserved_tail, ringbuf-&gt;reserved_size);
<span class="lineNum">    2387 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    2388 </span>            :                 /*
<span class="lineNum">    2389 </span>            :                  * The ring was wrapped while the reserved space was in use.
<span class="lineNum">    2390 </span>            :                  * That means that some unknown amount of the ring tail was
<span class="lineNum">    2391 </span>            :                  * no-op filled and skipped. Thus simply adding the ring size
<span class="lineNum">    2392 </span>            :                  * to the tail and doing the above space check will not work.
<span class="lineNum">    2393 </span>            :                  * Rather than attempt to track how much tail was skipped,
<span class="lineNum">    2394 </span>            :                  * it is much simpler to say that also skipping the sanity
<span class="lineNum">    2395 </span>            :                  * check every once in a while is not a big issue.
<span class="lineNum">    2396 </span>            :                  */
<span class="lineNum">    2397 </span>            :         }
<span class="lineNum">    2398 </span>            : 
<span class="lineNum">    2399 </span><span class="lineNoCov">          0 :         ringbuf-&gt;reserved_size   = 0;</span>
<span class="lineNum">    2400 </span><span class="lineNoCov">          0 :         ringbuf-&gt;reserved_in_use = false;</span>
<a name="2401"><span class="lineNum">    2401 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2402 </span>            : 
<span class="lineNum">    2403 </span><span class="lineNoCov">          0 : static int __intel_ring_prepare(struct intel_engine_cs *ring, int bytes)</span>
<span class="lineNum">    2404 </span>            : {
<span class="lineNum">    2405 </span><span class="lineNoCov">          0 :         struct intel_ringbuffer *ringbuf = ring-&gt;buffer;</span>
<span class="lineNum">    2406 </span><span class="lineNoCov">          0 :         int remain_usable = ringbuf-&gt;effective_size - ringbuf-&gt;tail;</span>
<span class="lineNum">    2407 </span><span class="lineNoCov">          0 :         int remain_actual = ringbuf-&gt;size - ringbuf-&gt;tail;</span>
<span class="lineNum">    2408 </span>            :         int ret, total_bytes, wait_bytes = 0;
<span class="lineNum">    2409 </span>            :         bool need_wrap = false;
<span class="lineNum">    2410 </span>            : 
<span class="lineNum">    2411 </span><span class="lineNoCov">          0 :         if (ringbuf-&gt;reserved_in_use)</span>
<span class="lineNum">    2412 </span><span class="lineNoCov">          0 :                 total_bytes = bytes;</span>
<span class="lineNum">    2413 </span>            :         else
<span class="lineNum">    2414 </span><span class="lineNoCov">          0 :                 total_bytes = bytes + ringbuf-&gt;reserved_size;</span>
<span class="lineNum">    2415 </span>            : 
<span class="lineNum">    2416 </span><span class="lineNoCov">          0 :         if (unlikely(bytes &gt; remain_usable)) {</span>
<span class="lineNum">    2417 </span>            :                 /*
<span class="lineNum">    2418 </span>            :                  * Not enough space for the basic request. So need to flush
<span class="lineNum">    2419 </span>            :                  * out the remainder and then wait for base + reserved.
<span class="lineNum">    2420 </span>            :                  */
<span class="lineNum">    2421 </span><span class="lineNoCov">          0 :                 wait_bytes = remain_actual + total_bytes;</span>
<span class="lineNum">    2422 </span>            :                 need_wrap = true;
<span class="lineNum">    2423 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    2424 </span><span class="lineNoCov">          0 :                 if (unlikely(total_bytes &gt; remain_usable)) {</span>
<span class="lineNum">    2425 </span>            :                         /*
<span class="lineNum">    2426 </span>            :                          * The base request will fit but the reserved space
<span class="lineNum">    2427 </span>            :                          * falls off the end. So don't need an immediate wrap
<span class="lineNum">    2428 </span>            :                          * and only need to effectively wait for the reserved
<span class="lineNum">    2429 </span>            :                          * size space from the start of ringbuffer.
<span class="lineNum">    2430 </span>            :                          */
<span class="lineNum">    2431 </span><span class="lineNoCov">          0 :                         wait_bytes = remain_actual + ringbuf-&gt;reserved_size;</span>
<span class="lineNum">    2432 </span><span class="lineNoCov">          0 :                 } else if (total_bytes &gt; ringbuf-&gt;space) {</span>
<span class="lineNum">    2433 </span>            :                         /* No wrapping required, just waiting. */
<span class="lineNum">    2434 </span>            :                         wait_bytes = total_bytes;
<span class="lineNum">    2435 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2436 </span>            :         }
<span class="lineNum">    2437 </span>            : 
<span class="lineNum">    2438 </span><span class="lineNoCov">          0 :         if (wait_bytes) {</span>
<span class="lineNum">    2439 </span><span class="lineNoCov">          0 :                 ret = ring_wait_for_space(ring, wait_bytes);</span>
<span class="lineNum">    2440 </span><span class="lineNoCov">          0 :                 if (unlikely(ret))</span>
<span class="lineNum">    2441 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    2442 </span>            : 
<span class="lineNum">    2443 </span><span class="lineNoCov">          0 :                 if (need_wrap)</span>
<span class="lineNum">    2444 </span><span class="lineNoCov">          0 :                         __wrap_ring_buffer(ringbuf);</span>
<span class="lineNum">    2445 </span>            :         }
<span class="lineNum">    2446 </span>            : 
<span class="lineNum">    2447 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2448"><span class="lineNum">    2448 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2449 </span>            : 
<span class="lineNum">    2450 </span><span class="lineNoCov">          0 : int intel_ring_begin(struct drm_i915_gem_request *req,</span>
<span class="lineNum">    2451 </span>            :                      int num_dwords)
<span class="lineNum">    2452 </span>            : {
<span class="lineNum">    2453 </span>            :         struct intel_engine_cs *ring;
<span class="lineNum">    2454 </span>            :         struct drm_i915_private *dev_priv;
<span class="lineNum">    2455 </span>            :         int ret;
<span class="lineNum">    2456 </span>            : 
<span class="lineNum">    2457 </span><span class="lineNoCov">          0 :         WARN_ON(req == NULL);</span>
<span class="lineNum">    2458 </span><span class="lineNoCov">          0 :         ring = req-&gt;ring;</span>
<span class="lineNum">    2459 </span><span class="lineNoCov">          0 :         dev_priv = ring-&gt;dev-&gt;dev_private;</span>
<span class="lineNum">    2460 </span>            : 
<span class="lineNum">    2461 </span><span class="lineNoCov">          0 :         ret = i915_gem_check_wedge(&amp;dev_priv-&gt;gpu_error,</span>
<span class="lineNum">    2462 </span><span class="lineNoCov">          0 :                                    dev_priv-&gt;mm.interruptible);</span>
<span class="lineNum">    2463 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2464 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    2465 </span>            : 
<span class="lineNum">    2466 </span><span class="lineNoCov">          0 :         ret = __intel_ring_prepare(ring, num_dwords * sizeof(uint32_t));</span>
<span class="lineNum">    2467 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2468 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    2469 </span>            : 
<span class="lineNum">    2470 </span><span class="lineNoCov">          0 :         ring-&gt;buffer-&gt;space -= num_dwords * sizeof(uint32_t);</span>
<span class="lineNum">    2471 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    2472 </span><span class="lineNoCov">          0 : }</span>
<a name="2473"><span class="lineNum">    2473 </span>            : </a>
<span class="lineNum">    2474 </span>            : /* Align the ring tail to a cacheline boundary */
<span class="lineNum">    2475 </span><span class="lineNoCov">          0 : int intel_ring_cacheline_align(struct drm_i915_gem_request *req)</span>
<span class="lineNum">    2476 </span>            : {
<span class="lineNum">    2477 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = req-&gt;ring;</span>
<span class="lineNum">    2478 </span><span class="lineNoCov">          0 :         int num_dwords = (ring-&gt;buffer-&gt;tail &amp; (CACHELINE_BYTES - 1)) / sizeof(uint32_t);</span>
<span class="lineNum">    2479 </span>            :         int ret;
<span class="lineNum">    2480 </span>            : 
<span class="lineNum">    2481 </span><span class="lineNoCov">          0 :         if (num_dwords == 0)</span>
<span class="lineNum">    2482 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    2483 </span>            : 
<span class="lineNum">    2484 </span><span class="lineNoCov">          0 :         num_dwords = CACHELINE_BYTES / sizeof(uint32_t) - num_dwords;</span>
<span class="lineNum">    2485 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(req, num_dwords);</span>
<span class="lineNum">    2486 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2487 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    2488 </span>            : 
<span class="lineNum">    2489 </span><span class="lineNoCov">          0 :         while (num_dwords--)</span>
<span class="lineNum">    2490 </span><span class="lineNoCov">          0 :                 intel_ring_emit(ring, MI_NOOP);</span>
<span class="lineNum">    2491 </span>            : 
<span class="lineNum">    2492 </span><span class="lineNoCov">          0 :         intel_ring_advance(ring);</span>
<span class="lineNum">    2493 </span>            : 
<span class="lineNum">    2494 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2495"><span class="lineNum">    2495 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2496 </span>            : 
<span class="lineNum">    2497 </span><span class="lineNoCov">          0 : void intel_ring_init_seqno(struct intel_engine_cs *ring, u32 seqno)</span>
<span class="lineNum">    2498 </span>            : {
<span class="lineNum">    2499 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">    2500 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2501 </span>            : 
<span class="lineNum">    2502 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen == 6 || INTEL_INFO(dev)-&gt;gen == 7) {</span>
<span class="lineNum">    2503 </span><span class="lineNoCov">          0 :                 I915_WRITE(RING_SYNC_0(ring-&gt;mmio_base), 0);</span>
<span class="lineNum">    2504 </span><span class="lineNoCov">          0 :                 I915_WRITE(RING_SYNC_1(ring-&gt;mmio_base), 0);</span>
<span class="lineNum">    2505 </span><span class="lineNoCov">          0 :                 if (HAS_VEBOX(dev))</span>
<span class="lineNum">    2506 </span><span class="lineNoCov">          0 :                         I915_WRITE(RING_SYNC_2(ring-&gt;mmio_base), 0);</span>
<span class="lineNum">    2507 </span>            :         }
<span class="lineNum">    2508 </span>            : 
<span class="lineNum">    2509 </span><span class="lineNoCov">          0 :         ring-&gt;set_seqno(ring, seqno);</span>
<span class="lineNum">    2510 </span><span class="lineNoCov">          0 :         ring-&gt;hangcheck.seqno = seqno;</span>
<a name="2511"><span class="lineNum">    2511 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2512 </span>            : 
<span class="lineNum">    2513 </span><span class="lineNoCov">          0 : static void gen6_bsd_ring_write_tail(struct intel_engine_cs *ring,</span>
<span class="lineNum">    2514 </span>            :                                      u32 value)
<span class="lineNum">    2515 </span>            : {
<span class="lineNum">    2516 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = ring-&gt;dev-&gt;dev_private;</span>
<span class="lineNum">    2517 </span>            : 
<span class="lineNum">    2518 </span>            :        /* Every tail move must follow the sequence below */
<span class="lineNum">    2519 </span>            : 
<span class="lineNum">    2520 </span>            :         /* Disable notification that the ring is IDLE. The GT
<span class="lineNum">    2521 </span>            :          * will then assume that it is busy and bring it out of rc6.
<span class="lineNum">    2522 </span>            :          */
<span class="lineNum">    2523 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_BSD_SLEEP_PSMI_CONTROL,</span>
<span class="lineNum">    2524 </span>            :                    _MASKED_BIT_ENABLE(GEN6_BSD_SLEEP_MSG_DISABLE));
<span class="lineNum">    2525 </span>            : 
<span class="lineNum">    2526 </span>            :         /* Clear the context id. Here be magic! */
<span class="lineNum">    2527 </span><span class="lineNoCov">          0 :         I915_WRITE64(GEN6_BSD_RNCID, 0x0);</span>
<span class="lineNum">    2528 </span>            : 
<span class="lineNum">    2529 </span>            :         /* Wait for the ring not to be idle, i.e. for it to wake up. */
<span class="lineNum">    2530 </span><span class="lineNoCov">          0 :         if (wait_for((I915_READ(GEN6_BSD_SLEEP_PSMI_CONTROL) &amp;</span>
<span class="lineNum">    2531 </span>            :                       GEN6_BSD_SLEEP_INDICATOR) == 0,
<span class="lineNum">    2532 </span>            :                      50))
<span class="lineNum">    2533 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;timed out waiting for the BSD ring to wake up\n&quot;);</span>
<span class="lineNum">    2534 </span>            : 
<span class="lineNum">    2535 </span>            :         /* Now that the ring is fully powered up, update the tail */
<span class="lineNum">    2536 </span><span class="lineNoCov">          0 :         I915_WRITE_TAIL(ring, value);</span>
<span class="lineNum">    2537 </span><span class="lineNoCov">          0 :         POSTING_READ(RING_TAIL(ring-&gt;mmio_base));</span>
<span class="lineNum">    2538 </span>            : 
<span class="lineNum">    2539 </span>            :         /* Let the ring send IDLE messages to the GT again,
<span class="lineNum">    2540 </span>            :          * and so let it sleep to conserve power when idle.
<span class="lineNum">    2541 </span>            :          */
<span class="lineNum">    2542 </span><span class="lineNoCov">          0 :         I915_WRITE(GEN6_BSD_SLEEP_PSMI_CONTROL,</span>
<span class="lineNum">    2543 </span>            :                    _MASKED_BIT_DISABLE(GEN6_BSD_SLEEP_MSG_DISABLE));
<a name="2544"><span class="lineNum">    2544 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2545 </span>            : 
<span class="lineNum">    2546 </span><span class="lineNoCov">          0 : static int gen6_bsd_ring_flush(struct drm_i915_gem_request *req,</span>
<span class="lineNum">    2547 </span>            :                                u32 invalidate, u32 flush)
<span class="lineNum">    2548 </span>            : {
<span class="lineNum">    2549 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = req-&gt;ring;</span>
<span class="lineNum">    2550 </span>            :         uint32_t cmd;
<span class="lineNum">    2551 </span>            :         int ret;
<span class="lineNum">    2552 </span>            : 
<span class="lineNum">    2553 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(req, 4);</span>
<span class="lineNum">    2554 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2555 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    2556 </span>            : 
<span class="lineNum">    2557 </span>            :         cmd = MI_FLUSH_DW;
<span class="lineNum">    2558 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(ring-&gt;dev)-&gt;gen &gt;= 8)</span>
<span class="lineNum">    2559 </span><span class="lineNoCov">          0 :                 cmd += 1;</span>
<span class="lineNum">    2560 </span>            : 
<span class="lineNum">    2561 </span>            :         /* We always require a command barrier so that subsequent
<span class="lineNum">    2562 </span>            :          * commands, such as breadcrumb interrupts, are strictly ordered
<span class="lineNum">    2563 </span>            :          * wrt the contents of the write cache being flushed to memory
<span class="lineNum">    2564 </span>            :          * (and thus being coherent from the CPU).
<span class="lineNum">    2565 </span>            :          */
<span class="lineNum">    2566 </span><span class="lineNoCov">          0 :         cmd |= MI_FLUSH_DW_STORE_INDEX | MI_FLUSH_DW_OP_STOREDW;</span>
<span class="lineNum">    2567 </span>            : 
<span class="lineNum">    2568 </span>            :         /*
<span class="lineNum">    2569 </span>            :          * Bspec vol 1c.5 - video engine command streamer:
<span class="lineNum">    2570 </span>            :          * &quot;If ENABLED, all TLBs will be invalidated once the flush
<span class="lineNum">    2571 </span>            :          * operation is complete. This bit is only valid when the
<span class="lineNum">    2572 </span>            :          * Post-Sync Operation field is a value of 1h or 3h.&quot;
<span class="lineNum">    2573 </span>            :          */
<span class="lineNum">    2574 </span><span class="lineNoCov">          0 :         if (invalidate &amp; I915_GEM_GPU_DOMAINS)</span>
<span class="lineNum">    2575 </span><span class="lineNoCov">          0 :                 cmd |= MI_INVALIDATE_TLB | MI_INVALIDATE_BSD;</span>
<span class="lineNum">    2576 </span>            : 
<span class="lineNum">    2577 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, cmd);</span>
<span class="lineNum">    2578 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, I915_GEM_HWS_SCRATCH_ADDR | MI_FLUSH_DW_USE_GTT);</span>
<span class="lineNum">    2579 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(ring-&gt;dev)-&gt;gen &gt;= 8) {</span>
<span class="lineNum">    2580 </span>            :                 intel_ring_emit(ring, 0); /* upper addr */
<span class="lineNum">    2581 </span>            :                 intel_ring_emit(ring, 0); /* value */
<span class="lineNum">    2582 </span>            :         } else  {
<span class="lineNum">    2583 </span>            :                 intel_ring_emit(ring, 0);
<span class="lineNum">    2584 </span>            :                 intel_ring_emit(ring, MI_NOOP);
<span class="lineNum">    2585 </span>            :         }
<span class="lineNum">    2586 </span><span class="lineNoCov">          0 :         intel_ring_advance(ring);</span>
<span class="lineNum">    2587 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    2588 </span><span class="lineNoCov">          0 : }</span>
<a name="2589"><span class="lineNum">    2589 </span>            : </a>
<span class="lineNum">    2590 </span>            : static int
<span class="lineNum">    2591 </span><span class="lineNoCov">          0 : gen8_ring_dispatch_execbuffer(struct drm_i915_gem_request *req,</span>
<span class="lineNum">    2592 </span>            :                               u64 offset, u32 len,
<span class="lineNum">    2593 </span>            :                               unsigned dispatch_flags)
<span class="lineNum">    2594 </span>            : {
<span class="lineNum">    2595 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = req-&gt;ring;</span>
<span class="lineNum">    2596 </span><span class="lineNoCov">          0 :         bool ppgtt = USES_PPGTT(ring-&gt;dev) &amp;&amp;</span>
<span class="lineNum">    2597 </span><span class="lineNoCov">          0 :                         !(dispatch_flags &amp; I915_DISPATCH_SECURE);</span>
<span class="lineNum">    2598 </span>            :         int ret;
<span class="lineNum">    2599 </span>            : 
<span class="lineNum">    2600 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(req, 4);</span>
<span class="lineNum">    2601 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2602 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    2603 </span>            : 
<span class="lineNum">    2604 </span>            :         /* FIXME(BDW): Address space and security selectors. */
<span class="lineNum">    2605 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, MI_BATCH_BUFFER_START_GEN8 | (ppgtt&lt;&lt;8) |</span>
<span class="lineNum">    2606 </span><span class="lineNoCov">          0 :                         (dispatch_flags &amp; I915_DISPATCH_RS ?</span>
<span class="lineNum">    2607 </span>            :                          MI_BATCH_RESOURCE_STREAMER : 0));
<span class="lineNum">    2608 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, lower_32_bits(offset));</span>
<span class="lineNum">    2609 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, upper_32_bits(offset));</span>
<span class="lineNum">    2610 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, MI_NOOP);</span>
<span class="lineNum">    2611 </span><span class="lineNoCov">          0 :         intel_ring_advance(ring);</span>
<span class="lineNum">    2612 </span>            : 
<span class="lineNum">    2613 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    2614 </span><span class="lineNoCov">          0 : }</span>
<a name="2615"><span class="lineNum">    2615 </span>            : </a>
<span class="lineNum">    2616 </span>            : static int
<span class="lineNum">    2617 </span><span class="lineNoCov">          0 : hsw_ring_dispatch_execbuffer(struct drm_i915_gem_request *req,</span>
<span class="lineNum">    2618 </span>            :                              u64 offset, u32 len,
<span class="lineNum">    2619 </span>            :                              unsigned dispatch_flags)
<span class="lineNum">    2620 </span>            : {
<span class="lineNum">    2621 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = req-&gt;ring;</span>
<span class="lineNum">    2622 </span>            :         int ret;
<span class="lineNum">    2623 </span>            : 
<span class="lineNum">    2624 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(req, 2);</span>
<span class="lineNum">    2625 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2626 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    2627 </span>            : 
<span class="lineNum">    2628 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring,</span>
<span class="lineNum">    2629 </span><span class="lineNoCov">          0 :                         MI_BATCH_BUFFER_START |</span>
<span class="lineNum">    2630 </span><span class="lineNoCov">          0 :                         (dispatch_flags &amp; I915_DISPATCH_SECURE ?</span>
<span class="lineNum">    2631 </span><span class="lineNoCov">          0 :                          0 : MI_BATCH_PPGTT_HSW | MI_BATCH_NON_SECURE_HSW) |</span>
<span class="lineNum">    2632 </span><span class="lineNoCov">          0 :                         (dispatch_flags &amp; I915_DISPATCH_RS ?</span>
<span class="lineNum">    2633 </span>            :                          MI_BATCH_RESOURCE_STREAMER : 0));
<span class="lineNum">    2634 </span>            :         /* bit0-7 is the length on GEN6+ */
<span class="lineNum">    2635 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, offset);</span>
<span class="lineNum">    2636 </span><span class="lineNoCov">          0 :         intel_ring_advance(ring);</span>
<span class="lineNum">    2637 </span>            : 
<span class="lineNum">    2638 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    2639 </span><span class="lineNoCov">          0 : }</span>
<a name="2640"><span class="lineNum">    2640 </span>            : </a>
<span class="lineNum">    2641 </span>            : static int
<span class="lineNum">    2642 </span><span class="lineNoCov">          0 : gen6_ring_dispatch_execbuffer(struct drm_i915_gem_request *req,</span>
<span class="lineNum">    2643 </span>            :                               u64 offset, u32 len,
<span class="lineNum">    2644 </span>            :                               unsigned dispatch_flags)
<span class="lineNum">    2645 </span>            : {
<span class="lineNum">    2646 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = req-&gt;ring;</span>
<span class="lineNum">    2647 </span>            :         int ret;
<span class="lineNum">    2648 </span>            : 
<span class="lineNum">    2649 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(req, 2);</span>
<span class="lineNum">    2650 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2651 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    2652 </span>            : 
<span class="lineNum">    2653 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring,</span>
<span class="lineNum">    2654 </span><span class="lineNoCov">          0 :                         MI_BATCH_BUFFER_START |</span>
<span class="lineNum">    2655 </span><span class="lineNoCov">          0 :                         (dispatch_flags &amp; I915_DISPATCH_SECURE ?</span>
<span class="lineNum">    2656 </span>            :                          0 : MI_BATCH_NON_SECURE_I965));
<span class="lineNum">    2657 </span>            :         /* bit0-7 is the length on GEN6+ */
<span class="lineNum">    2658 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, offset);</span>
<span class="lineNum">    2659 </span><span class="lineNoCov">          0 :         intel_ring_advance(ring);</span>
<span class="lineNum">    2660 </span>            : 
<span class="lineNum">    2661 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    2662 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2663 </span>            : 
<a name="2664"><span class="lineNum">    2664 </span>            : /* Blitter support (SandyBridge+) */</a>
<span class="lineNum">    2665 </span>            : 
<span class="lineNum">    2666 </span><span class="lineNoCov">          0 : static int gen6_ring_flush(struct drm_i915_gem_request *req,</span>
<span class="lineNum">    2667 </span>            :                            u32 invalidate, u32 flush)
<span class="lineNum">    2668 </span>            : {
<span class="lineNum">    2669 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = req-&gt;ring;</span>
<span class="lineNum">    2670 </span><span class="lineNoCov">          0 :         struct drm_device *dev = ring-&gt;dev;</span>
<span class="lineNum">    2671 </span>            :         uint32_t cmd;
<span class="lineNum">    2672 </span>            :         int ret;
<span class="lineNum">    2673 </span>            : 
<span class="lineNum">    2674 </span><span class="lineNoCov">          0 :         ret = intel_ring_begin(req, 4);</span>
<span class="lineNum">    2675 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2676 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    2677 </span>            : 
<span class="lineNum">    2678 </span>            :         cmd = MI_FLUSH_DW;
<span class="lineNum">    2679 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 8)</span>
<span class="lineNum">    2680 </span><span class="lineNoCov">          0 :                 cmd += 1;</span>
<span class="lineNum">    2681 </span>            : 
<span class="lineNum">    2682 </span>            :         /* We always require a command barrier so that subsequent
<span class="lineNum">    2683 </span>            :          * commands, such as breadcrumb interrupts, are strictly ordered
<span class="lineNum">    2684 </span>            :          * wrt the contents of the write cache being flushed to memory
<span class="lineNum">    2685 </span>            :          * (and thus being coherent from the CPU).
<span class="lineNum">    2686 </span>            :          */
<span class="lineNum">    2687 </span><span class="lineNoCov">          0 :         cmd |= MI_FLUSH_DW_STORE_INDEX | MI_FLUSH_DW_OP_STOREDW;</span>
<span class="lineNum">    2688 </span>            : 
<span class="lineNum">    2689 </span>            :         /*
<span class="lineNum">    2690 </span>            :          * Bspec vol 1c.3 - blitter engine command streamer:
<span class="lineNum">    2691 </span>            :          * &quot;If ENABLED, all TLBs will be invalidated once the flush
<span class="lineNum">    2692 </span>            :          * operation is complete. This bit is only valid when the
<span class="lineNum">    2693 </span>            :          * Post-Sync Operation field is a value of 1h or 3h.&quot;
<span class="lineNum">    2694 </span>            :          */
<span class="lineNum">    2695 </span><span class="lineNoCov">          0 :         if (invalidate &amp; I915_GEM_DOMAIN_RENDER)</span>
<span class="lineNum">    2696 </span><span class="lineNoCov">          0 :                 cmd |= MI_INVALIDATE_TLB;</span>
<span class="lineNum">    2697 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, cmd);</span>
<span class="lineNum">    2698 </span><span class="lineNoCov">          0 :         intel_ring_emit(ring, I915_GEM_HWS_SCRATCH_ADDR | MI_FLUSH_DW_USE_GTT);</span>
<span class="lineNum">    2699 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 8) {</span>
<span class="lineNum">    2700 </span>            :                 intel_ring_emit(ring, 0); /* upper addr */
<span class="lineNum">    2701 </span>            :                 intel_ring_emit(ring, 0); /* value */
<span class="lineNum">    2702 </span>            :         } else  {
<span class="lineNum">    2703 </span>            :                 intel_ring_emit(ring, 0);
<span class="lineNum">    2704 </span>            :                 intel_ring_emit(ring, MI_NOOP);
<span class="lineNum">    2705 </span>            :         }
<span class="lineNum">    2706 </span><span class="lineNoCov">          0 :         intel_ring_advance(ring);</span>
<span class="lineNum">    2707 </span>            : 
<span class="lineNum">    2708 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2709"><span class="lineNum">    2709 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2710 </span>            : 
<span class="lineNum">    2711 </span><span class="lineNoCov">          0 : int intel_init_render_ring_buffer(struct drm_device *dev)</span>
<span class="lineNum">    2712 </span>            : {
<span class="lineNum">    2713 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2714 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = &amp;dev_priv-&gt;ring[RCS];</span>
<span class="lineNum">    2715 </span>            :         struct drm_i915_gem_object *obj;
<span class="lineNum">    2716 </span>            :         int ret;
<span class="lineNum">    2717 </span>            : 
<span class="lineNum">    2718 </span><span class="lineNoCov">          0 :         ring-&gt;name = &quot;render ring&quot;;</span>
<span class="lineNum">    2719 </span><span class="lineNoCov">          0 :         ring-&gt;id = RCS;</span>
<span class="lineNum">    2720 </span><span class="lineNoCov">          0 :         ring-&gt;mmio_base = RENDER_RING_BASE;</span>
<span class="lineNum">    2721 </span>            : 
<span class="lineNum">    2722 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 8) {</span>
<span class="lineNum">    2723 </span><span class="lineNoCov">          0 :                 if (i915_semaphore_is_enabled(dev)) {</span>
<span class="lineNum">    2724 </span><span class="lineNoCov">          0 :                         obj = i915_gem_alloc_object(dev, 4096);</span>
<span class="lineNum">    2725 </span><span class="lineNoCov">          0 :                         if (obj == NULL) {</span>
<span class="lineNum">    2726 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;Failed to allocate semaphore bo. Disabling semaphores\n&quot;);</span>
<span class="lineNum">    2727 </span><span class="lineNoCov">          0 :                                 i915.semaphores = 0;</span>
<span class="lineNum">    2728 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    2729 </span><span class="lineNoCov">          0 :                                 i915_gem_object_set_cache_level(obj, I915_CACHE_LLC);</span>
<span class="lineNum">    2730 </span><span class="lineNoCov">          0 :                                 ret = i915_gem_obj_ggtt_pin(obj, 0, PIN_NONBLOCK);</span>
<span class="lineNum">    2731 </span><span class="lineNoCov">          0 :                                 if (ret != 0) {</span>
<span class="lineNum">    2732 </span><span class="lineNoCov">          0 :                                         drm_gem_object_unreference(&amp;obj-&gt;base);</span>
<span class="lineNum">    2733 </span><span class="lineNoCov">          0 :                                         DRM_ERROR(&quot;Failed to pin semaphore bo. Disabling semaphores\n&quot;);</span>
<span class="lineNum">    2734 </span><span class="lineNoCov">          0 :                                         i915.semaphores = 0;</span>
<span class="lineNum">    2735 </span><span class="lineNoCov">          0 :                                 } else</span>
<span class="lineNum">    2736 </span><span class="lineNoCov">          0 :                                         dev_priv-&gt;semaphore_obj = obj;</span>
<span class="lineNum">    2737 </span>            :                         }
<span class="lineNum">    2738 </span>            :                 }
<span class="lineNum">    2739 </span>            : 
<span class="lineNum">    2740 </span><span class="lineNoCov">          0 :                 ring-&gt;init_context = intel_rcs_ctx_init;</span>
<span class="lineNum">    2741 </span><span class="lineNoCov">          0 :                 ring-&gt;add_request = gen6_add_request;</span>
<span class="lineNum">    2742 </span><span class="lineNoCov">          0 :                 ring-&gt;flush = gen8_render_ring_flush;</span>
<span class="lineNum">    2743 </span><span class="lineNoCov">          0 :                 ring-&gt;irq_get = gen8_ring_get_irq;</span>
<span class="lineNum">    2744 </span><span class="lineNoCov">          0 :                 ring-&gt;irq_put = gen8_ring_put_irq;</span>
<span class="lineNum">    2745 </span><span class="lineNoCov">          0 :                 ring-&gt;irq_enable_mask = GT_RENDER_USER_INTERRUPT;</span>
<span class="lineNum">    2746 </span><span class="lineNoCov">          0 :                 ring-&gt;get_seqno = gen6_ring_get_seqno;</span>
<span class="lineNum">    2747 </span><span class="lineNoCov">          0 :                 ring-&gt;set_seqno = ring_set_seqno;</span>
<span class="lineNum">    2748 </span><span class="lineNoCov">          0 :                 if (i915_semaphore_is_enabled(dev)) {</span>
<span class="lineNum">    2749 </span><span class="lineNoCov">          0 :                         WARN_ON(!dev_priv-&gt;semaphore_obj);</span>
<span class="lineNum">    2750 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.sync_to = gen8_ring_sync;</span>
<span class="lineNum">    2751 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.signal = gen8_rcs_signal;</span>
<span class="lineNum">    2752 </span><span class="lineNoCov">          0 :                         GEN8_RING_SEMAPHORE_INIT;</span>
<span class="lineNum">    2753 </span>            :                 }
<span class="lineNum">    2754 </span><span class="lineNoCov">          0 :         } else if (INTEL_INFO(dev)-&gt;gen &gt;= 6) {</span>
<span class="lineNum">    2755 </span><span class="lineNoCov">          0 :                 ring-&gt;init_context = intel_rcs_ctx_init;</span>
<span class="lineNum">    2756 </span><span class="lineNoCov">          0 :                 ring-&gt;add_request = gen6_add_request;</span>
<span class="lineNum">    2757 </span><span class="lineNoCov">          0 :                 ring-&gt;flush = gen7_render_ring_flush;</span>
<span class="lineNum">    2758 </span><span class="lineNoCov">          0 :                 if (INTEL_INFO(dev)-&gt;gen == 6)</span>
<span class="lineNum">    2759 </span><span class="lineNoCov">          0 :                         ring-&gt;flush = gen6_render_ring_flush;</span>
<span class="lineNum">    2760 </span><span class="lineNoCov">          0 :                 ring-&gt;irq_get = gen6_ring_get_irq;</span>
<span class="lineNum">    2761 </span><span class="lineNoCov">          0 :                 ring-&gt;irq_put = gen6_ring_put_irq;</span>
<span class="lineNum">    2762 </span><span class="lineNoCov">          0 :                 ring-&gt;irq_enable_mask = GT_RENDER_USER_INTERRUPT;</span>
<span class="lineNum">    2763 </span><span class="lineNoCov">          0 :                 ring-&gt;get_seqno = gen6_ring_get_seqno;</span>
<span class="lineNum">    2764 </span><span class="lineNoCov">          0 :                 ring-&gt;set_seqno = ring_set_seqno;</span>
<span class="lineNum">    2765 </span><span class="lineNoCov">          0 :                 if (i915_semaphore_is_enabled(dev)) {</span>
<span class="lineNum">    2766 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.sync_to = gen6_ring_sync;</span>
<span class="lineNum">    2767 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.signal = gen6_signal;</span>
<span class="lineNum">    2768 </span>            :                         /*
<span class="lineNum">    2769 </span>            :                          * The current semaphore is only applied on pre-gen8
<span class="lineNum">    2770 </span>            :                          * platform.  And there is no VCS2 ring on the pre-gen8
<span class="lineNum">    2771 </span>            :                          * platform. So the semaphore between RCS and VCS2 is
<span class="lineNum">    2772 </span>            :                          * initialized as INVALID.  Gen8 will initialize the
<span class="lineNum">    2773 </span>            :                          * sema between VCS2 and RCS later.
<span class="lineNum">    2774 </span>            :                          */
<span class="lineNum">    2775 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.mbox.wait[RCS] = MI_SEMAPHORE_SYNC_INVALID;</span>
<span class="lineNum">    2776 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.mbox.wait[VCS] = MI_SEMAPHORE_SYNC_RV;</span>
<span class="lineNum">    2777 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.mbox.wait[BCS] = MI_SEMAPHORE_SYNC_RB;</span>
<span class="lineNum">    2778 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.mbox.wait[VECS] = MI_SEMAPHORE_SYNC_RVE;</span>
<span class="lineNum">    2779 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.mbox.wait[VCS2] = MI_SEMAPHORE_SYNC_INVALID;</span>
<span class="lineNum">    2780 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.mbox.signal[RCS] = GEN6_NOSYNC;</span>
<span class="lineNum">    2781 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.mbox.signal[VCS] = GEN6_VRSYNC;</span>
<span class="lineNum">    2782 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.mbox.signal[BCS] = GEN6_BRSYNC;</span>
<span class="lineNum">    2783 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.mbox.signal[VECS] = GEN6_VERSYNC;</span>
<span class="lineNum">    2784 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.mbox.signal[VCS2] = GEN6_NOSYNC;</span>
<span class="lineNum">    2785 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2786 </span><span class="lineNoCov">          0 :         } else if (IS_GEN5(dev)) {</span>
<span class="lineNum">    2787 </span><span class="lineNoCov">          0 :                 ring-&gt;add_request = pc_render_add_request;</span>
<span class="lineNum">    2788 </span><span class="lineNoCov">          0 :                 ring-&gt;flush = gen4_render_ring_flush;</span>
<span class="lineNum">    2789 </span><span class="lineNoCov">          0 :                 ring-&gt;get_seqno = pc_render_get_seqno;</span>
<span class="lineNum">    2790 </span><span class="lineNoCov">          0 :                 ring-&gt;set_seqno = pc_render_set_seqno;</span>
<span class="lineNum">    2791 </span><span class="lineNoCov">          0 :                 ring-&gt;irq_get = gen5_ring_get_irq;</span>
<span class="lineNum">    2792 </span><span class="lineNoCov">          0 :                 ring-&gt;irq_put = gen5_ring_put_irq;</span>
<span class="lineNum">    2793 </span><span class="lineNoCov">          0 :                 ring-&gt;irq_enable_mask = GT_RENDER_USER_INTERRUPT |</span>
<span class="lineNum">    2794 </span>            :                                         GT_RENDER_PIPECTL_NOTIFY_INTERRUPT;
<span class="lineNum">    2795 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    2796 </span><span class="lineNoCov">          0 :                 ring-&gt;add_request = i9xx_add_request;</span>
<span class="lineNum">    2797 </span><span class="lineNoCov">          0 :                 if (INTEL_INFO(dev)-&gt;gen &lt; 4)</span>
<span class="lineNum">    2798 </span><span class="lineNoCov">          0 :                         ring-&gt;flush = gen2_render_ring_flush;</span>
<span class="lineNum">    2799 </span>            :                 else
<span class="lineNum">    2800 </span><span class="lineNoCov">          0 :                         ring-&gt;flush = gen4_render_ring_flush;</span>
<span class="lineNum">    2801 </span><span class="lineNoCov">          0 :                 ring-&gt;get_seqno = ring_get_seqno;</span>
<span class="lineNum">    2802 </span><span class="lineNoCov">          0 :                 ring-&gt;set_seqno = ring_set_seqno;</span>
<span class="lineNum">    2803 </span><span class="lineNoCov">          0 :                 if (IS_GEN2(dev)) {</span>
<span class="lineNum">    2804 </span><span class="lineNoCov">          0 :                         ring-&gt;irq_get = i8xx_ring_get_irq;</span>
<span class="lineNum">    2805 </span><span class="lineNoCov">          0 :                         ring-&gt;irq_put = i8xx_ring_put_irq;</span>
<span class="lineNum">    2806 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    2807 </span><span class="lineNoCov">          0 :                         ring-&gt;irq_get = i9xx_ring_get_irq;</span>
<span class="lineNum">    2808 </span><span class="lineNoCov">          0 :                         ring-&gt;irq_put = i9xx_ring_put_irq;</span>
<span class="lineNum">    2809 </span>            :                 }
<span class="lineNum">    2810 </span><span class="lineNoCov">          0 :                 ring-&gt;irq_enable_mask = I915_USER_INTERRUPT;</span>
<span class="lineNum">    2811 </span>            :         }
<span class="lineNum">    2812 </span><span class="lineNoCov">          0 :         ring-&gt;write_tail = ring_write_tail;</span>
<span class="lineNum">    2813 </span>            : 
<span class="lineNum">    2814 </span><span class="lineNoCov">          0 :         if (IS_HASWELL(dev))</span>
<span class="lineNum">    2815 </span><span class="lineNoCov">          0 :                 ring-&gt;dispatch_execbuffer = hsw_ring_dispatch_execbuffer;</span>
<span class="lineNum">    2816 </span><span class="lineNoCov">          0 :         else if (IS_GEN8(dev))</span>
<span class="lineNum">    2817 </span><span class="lineNoCov">          0 :                 ring-&gt;dispatch_execbuffer = gen8_ring_dispatch_execbuffer;</span>
<span class="lineNum">    2818 </span><span class="lineNoCov">          0 :         else if (INTEL_INFO(dev)-&gt;gen &gt;= 6)</span>
<span class="lineNum">    2819 </span><span class="lineNoCov">          0 :                 ring-&gt;dispatch_execbuffer = gen6_ring_dispatch_execbuffer;</span>
<span class="lineNum">    2820 </span><span class="lineNoCov">          0 :         else if (INTEL_INFO(dev)-&gt;gen &gt;= 4)</span>
<span class="lineNum">    2821 </span><span class="lineNoCov">          0 :                 ring-&gt;dispatch_execbuffer = i965_dispatch_execbuffer;</span>
<span class="lineNum">    2822 </span><span class="lineNoCov">          0 :         else if (IS_I830(dev) || IS_845G(dev))</span>
<span class="lineNum">    2823 </span><span class="lineNoCov">          0 :                 ring-&gt;dispatch_execbuffer = i830_dispatch_execbuffer;</span>
<span class="lineNum">    2824 </span>            :         else
<span class="lineNum">    2825 </span><span class="lineNoCov">          0 :                 ring-&gt;dispatch_execbuffer = i915_dispatch_execbuffer;</span>
<span class="lineNum">    2826 </span><span class="lineNoCov">          0 :         ring-&gt;init_hw = init_render_ring;</span>
<span class="lineNum">    2827 </span><span class="lineNoCov">          0 :         ring-&gt;cleanup = render_ring_cleanup;</span>
<span class="lineNum">    2828 </span>            : 
<span class="lineNum">    2829 </span>            :         /* Workaround batchbuffer to combat CS tlb bug. */
<span class="lineNum">    2830 </span><span class="lineNoCov">          0 :         if (HAS_BROKEN_CS_TLB(dev)) {</span>
<span class="lineNum">    2831 </span><span class="lineNoCov">          0 :                 obj = i915_gem_alloc_object(dev, I830_WA_SIZE);</span>
<span class="lineNum">    2832 </span><span class="lineNoCov">          0 :                 if (obj == NULL) {</span>
<span class="lineNum">    2833 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Failed to allocate batch bo\n&quot;);</span>
<span class="lineNum">    2834 </span><span class="lineNoCov">          0 :                         return -ENOMEM;</span>
<span class="lineNum">    2835 </span>            :                 }
<span class="lineNum">    2836 </span>            : 
<span class="lineNum">    2837 </span><span class="lineNoCov">          0 :                 ret = i915_gem_obj_ggtt_pin(obj, 0, 0);</span>
<span class="lineNum">    2838 </span><span class="lineNoCov">          0 :                 if (ret != 0) {</span>
<span class="lineNum">    2839 </span><span class="lineNoCov">          0 :                         drm_gem_object_unreference(&amp;obj-&gt;base);</span>
<span class="lineNum">    2840 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Failed to ping batch bo\n&quot;);</span>
<span class="lineNum">    2841 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    2842 </span>            :                 }
<span class="lineNum">    2843 </span>            : 
<span class="lineNum">    2844 </span><span class="lineNoCov">          0 :                 ring-&gt;scratch.obj = obj;</span>
<span class="lineNum">    2845 </span><span class="lineNoCov">          0 :                 ring-&gt;scratch.gtt_offset = i915_gem_obj_ggtt_offset(obj);</span>
<span class="lineNum">    2846 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2847 </span>            : 
<span class="lineNum">    2848 </span><span class="lineNoCov">          0 :         ret = intel_init_ring_buffer(dev, ring);</span>
<span class="lineNum">    2849 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    2850 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    2851 </span>            : 
<span class="lineNum">    2852 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 5) {</span>
<span class="lineNum">    2853 </span><span class="lineNoCov">          0 :                 ret = intel_init_pipe_control(ring);</span>
<span class="lineNum">    2854 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    2855 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    2856 </span>            :         }
<span class="lineNum">    2857 </span>            : 
<span class="lineNum">    2858 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2859"><span class="lineNum">    2859 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2860 </span>            : 
<span class="lineNum">    2861 </span><span class="lineNoCov">          0 : int intel_init_bsd_ring_buffer(struct drm_device *dev)</span>
<span class="lineNum">    2862 </span>            : {
<span class="lineNum">    2863 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2864 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = &amp;dev_priv-&gt;ring[VCS];</span>
<span class="lineNum">    2865 </span>            : 
<span class="lineNum">    2866 </span><span class="lineNoCov">          0 :         ring-&gt;name = &quot;bsd ring&quot;;</span>
<span class="lineNum">    2867 </span><span class="lineNoCov">          0 :         ring-&gt;id = VCS;</span>
<span class="lineNum">    2868 </span>            : 
<span class="lineNum">    2869 </span><span class="lineNoCov">          0 :         ring-&gt;write_tail = ring_write_tail;</span>
<span class="lineNum">    2870 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 6) {</span>
<span class="lineNum">    2871 </span><span class="lineNoCov">          0 :                 ring-&gt;mmio_base = GEN6_BSD_RING_BASE;</span>
<span class="lineNum">    2872 </span>            :                 /* gen6 bsd needs a special wa for tail updates */
<span class="lineNum">    2873 </span><span class="lineNoCov">          0 :                 if (IS_GEN6(dev))</span>
<span class="lineNum">    2874 </span><span class="lineNoCov">          0 :                         ring-&gt;write_tail = gen6_bsd_ring_write_tail;</span>
<span class="lineNum">    2875 </span><span class="lineNoCov">          0 :                 ring-&gt;flush = gen6_bsd_ring_flush;</span>
<span class="lineNum">    2876 </span><span class="lineNoCov">          0 :                 ring-&gt;add_request = gen6_add_request;</span>
<span class="lineNum">    2877 </span><span class="lineNoCov">          0 :                 ring-&gt;get_seqno = gen6_ring_get_seqno;</span>
<span class="lineNum">    2878 </span><span class="lineNoCov">          0 :                 ring-&gt;set_seqno = ring_set_seqno;</span>
<span class="lineNum">    2879 </span><span class="lineNoCov">          0 :                 if (INTEL_INFO(dev)-&gt;gen &gt;= 8) {</span>
<span class="lineNum">    2880 </span><span class="lineNoCov">          0 :                         ring-&gt;irq_enable_mask =</span>
<span class="lineNum">    2881 </span>            :                                 GT_RENDER_USER_INTERRUPT &lt;&lt; GEN8_VCS1_IRQ_SHIFT;
<span class="lineNum">    2882 </span><span class="lineNoCov">          0 :                         ring-&gt;irq_get = gen8_ring_get_irq;</span>
<span class="lineNum">    2883 </span><span class="lineNoCov">          0 :                         ring-&gt;irq_put = gen8_ring_put_irq;</span>
<span class="lineNum">    2884 </span><span class="lineNoCov">          0 :                         ring-&gt;dispatch_execbuffer =</span>
<span class="lineNum">    2885 </span>            :                                 gen8_ring_dispatch_execbuffer;
<span class="lineNum">    2886 </span><span class="lineNoCov">          0 :                         if (i915_semaphore_is_enabled(dev)) {</span>
<span class="lineNum">    2887 </span><span class="lineNoCov">          0 :                                 ring-&gt;semaphore.sync_to = gen8_ring_sync;</span>
<span class="lineNum">    2888 </span><span class="lineNoCov">          0 :                                 ring-&gt;semaphore.signal = gen8_xcs_signal;</span>
<span class="lineNum">    2889 </span><span class="lineNoCov">          0 :                                 GEN8_RING_SEMAPHORE_INIT;</span>
<span class="lineNum">    2890 </span>            :                         }
<span class="lineNum">    2891 </span>            :                 } else {
<span class="lineNum">    2892 </span><span class="lineNoCov">          0 :                         ring-&gt;irq_enable_mask = GT_BSD_USER_INTERRUPT;</span>
<span class="lineNum">    2893 </span><span class="lineNoCov">          0 :                         ring-&gt;irq_get = gen6_ring_get_irq;</span>
<span class="lineNum">    2894 </span><span class="lineNoCov">          0 :                         ring-&gt;irq_put = gen6_ring_put_irq;</span>
<span class="lineNum">    2895 </span><span class="lineNoCov">          0 :                         ring-&gt;dispatch_execbuffer =</span>
<span class="lineNum">    2896 </span>            :                                 gen6_ring_dispatch_execbuffer;
<span class="lineNum">    2897 </span><span class="lineNoCov">          0 :                         if (i915_semaphore_is_enabled(dev)) {</span>
<span class="lineNum">    2898 </span><span class="lineNoCov">          0 :                                 ring-&gt;semaphore.sync_to = gen6_ring_sync;</span>
<span class="lineNum">    2899 </span><span class="lineNoCov">          0 :                                 ring-&gt;semaphore.signal = gen6_signal;</span>
<span class="lineNum">    2900 </span><span class="lineNoCov">          0 :                                 ring-&gt;semaphore.mbox.wait[RCS] = MI_SEMAPHORE_SYNC_VR;</span>
<span class="lineNum">    2901 </span><span class="lineNoCov">          0 :                                 ring-&gt;semaphore.mbox.wait[VCS] = MI_SEMAPHORE_SYNC_INVALID;</span>
<span class="lineNum">    2902 </span><span class="lineNoCov">          0 :                                 ring-&gt;semaphore.mbox.wait[BCS] = MI_SEMAPHORE_SYNC_VB;</span>
<span class="lineNum">    2903 </span><span class="lineNoCov">          0 :                                 ring-&gt;semaphore.mbox.wait[VECS] = MI_SEMAPHORE_SYNC_VVE;</span>
<span class="lineNum">    2904 </span><span class="lineNoCov">          0 :                                 ring-&gt;semaphore.mbox.wait[VCS2] = MI_SEMAPHORE_SYNC_INVALID;</span>
<span class="lineNum">    2905 </span><span class="lineNoCov">          0 :                                 ring-&gt;semaphore.mbox.signal[RCS] = GEN6_RVSYNC;</span>
<span class="lineNum">    2906 </span><span class="lineNoCov">          0 :                                 ring-&gt;semaphore.mbox.signal[VCS] = GEN6_NOSYNC;</span>
<span class="lineNum">    2907 </span><span class="lineNoCov">          0 :                                 ring-&gt;semaphore.mbox.signal[BCS] = GEN6_BVSYNC;</span>
<span class="lineNum">    2908 </span><span class="lineNoCov">          0 :                                 ring-&gt;semaphore.mbox.signal[VECS] = GEN6_VEVSYNC;</span>
<span class="lineNum">    2909 </span><span class="lineNoCov">          0 :                                 ring-&gt;semaphore.mbox.signal[VCS2] = GEN6_NOSYNC;</span>
<span class="lineNum">    2910 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    2911 </span>            :                 }
<span class="lineNum">    2912 </span>            :         } else {
<span class="lineNum">    2913 </span><span class="lineNoCov">          0 :                 ring-&gt;mmio_base = BSD_RING_BASE;</span>
<span class="lineNum">    2914 </span><span class="lineNoCov">          0 :                 ring-&gt;flush = bsd_ring_flush;</span>
<span class="lineNum">    2915 </span><span class="lineNoCov">          0 :                 ring-&gt;add_request = i9xx_add_request;</span>
<span class="lineNum">    2916 </span><span class="lineNoCov">          0 :                 ring-&gt;get_seqno = ring_get_seqno;</span>
<span class="lineNum">    2917 </span><span class="lineNoCov">          0 :                 ring-&gt;set_seqno = ring_set_seqno;</span>
<span class="lineNum">    2918 </span><span class="lineNoCov">          0 :                 if (IS_GEN5(dev)) {</span>
<span class="lineNum">    2919 </span><span class="lineNoCov">          0 :                         ring-&gt;irq_enable_mask = ILK_BSD_USER_INTERRUPT;</span>
<span class="lineNum">    2920 </span><span class="lineNoCov">          0 :                         ring-&gt;irq_get = gen5_ring_get_irq;</span>
<span class="lineNum">    2921 </span><span class="lineNoCov">          0 :                         ring-&gt;irq_put = gen5_ring_put_irq;</span>
<span class="lineNum">    2922 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    2923 </span><span class="lineNoCov">          0 :                         ring-&gt;irq_enable_mask = I915_BSD_USER_INTERRUPT;</span>
<span class="lineNum">    2924 </span><span class="lineNoCov">          0 :                         ring-&gt;irq_get = i9xx_ring_get_irq;</span>
<span class="lineNum">    2925 </span><span class="lineNoCov">          0 :                         ring-&gt;irq_put = i9xx_ring_put_irq;</span>
<span class="lineNum">    2926 </span>            :                 }
<span class="lineNum">    2927 </span><span class="lineNoCov">          0 :                 ring-&gt;dispatch_execbuffer = i965_dispatch_execbuffer;</span>
<span class="lineNum">    2928 </span>            :         }
<span class="lineNum">    2929 </span><span class="lineNoCov">          0 :         ring-&gt;init_hw = init_ring_common;</span>
<span class="lineNum">    2930 </span>            : 
<span class="lineNum">    2931 </span><span class="lineNoCov">          0 :         return intel_init_ring_buffer(dev, ring);</span>
<span class="lineNum">    2932 </span>            : }
<span class="lineNum">    2933 </span>            : 
<span class="lineNum">    2934 </span>            : /**
<a name="2935"><span class="lineNum">    2935 </span>            :  * Initialize the second BSD ring (eg. Broadwell GT3, Skylake GT3)</a>
<span class="lineNum">    2936 </span>            :  */
<span class="lineNum">    2937 </span><span class="lineNoCov">          0 : int intel_init_bsd2_ring_buffer(struct drm_device *dev)</span>
<span class="lineNum">    2938 </span>            : {
<span class="lineNum">    2939 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2940 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = &amp;dev_priv-&gt;ring[VCS2];</span>
<span class="lineNum">    2941 </span>            : 
<span class="lineNum">    2942 </span><span class="lineNoCov">          0 :         ring-&gt;name = &quot;bsd2 ring&quot;;</span>
<span class="lineNum">    2943 </span><span class="lineNoCov">          0 :         ring-&gt;id = VCS2;</span>
<span class="lineNum">    2944 </span>            : 
<span class="lineNum">    2945 </span><span class="lineNoCov">          0 :         ring-&gt;write_tail = ring_write_tail;</span>
<span class="lineNum">    2946 </span><span class="lineNoCov">          0 :         ring-&gt;mmio_base = GEN8_BSD2_RING_BASE;</span>
<span class="lineNum">    2947 </span><span class="lineNoCov">          0 :         ring-&gt;flush = gen6_bsd_ring_flush;</span>
<span class="lineNum">    2948 </span><span class="lineNoCov">          0 :         ring-&gt;add_request = gen6_add_request;</span>
<span class="lineNum">    2949 </span><span class="lineNoCov">          0 :         ring-&gt;get_seqno = gen6_ring_get_seqno;</span>
<span class="lineNum">    2950 </span><span class="lineNoCov">          0 :         ring-&gt;set_seqno = ring_set_seqno;</span>
<span class="lineNum">    2951 </span><span class="lineNoCov">          0 :         ring-&gt;irq_enable_mask =</span>
<span class="lineNum">    2952 </span>            :                         GT_RENDER_USER_INTERRUPT &lt;&lt; GEN8_VCS2_IRQ_SHIFT;
<span class="lineNum">    2953 </span><span class="lineNoCov">          0 :         ring-&gt;irq_get = gen8_ring_get_irq;</span>
<span class="lineNum">    2954 </span><span class="lineNoCov">          0 :         ring-&gt;irq_put = gen8_ring_put_irq;</span>
<span class="lineNum">    2955 </span><span class="lineNoCov">          0 :         ring-&gt;dispatch_execbuffer =</span>
<span class="lineNum">    2956 </span>            :                         gen8_ring_dispatch_execbuffer;
<span class="lineNum">    2957 </span><span class="lineNoCov">          0 :         if (i915_semaphore_is_enabled(dev)) {</span>
<span class="lineNum">    2958 </span><span class="lineNoCov">          0 :                 ring-&gt;semaphore.sync_to = gen8_ring_sync;</span>
<span class="lineNum">    2959 </span><span class="lineNoCov">          0 :                 ring-&gt;semaphore.signal = gen8_xcs_signal;</span>
<span class="lineNum">    2960 </span><span class="lineNoCov">          0 :                 GEN8_RING_SEMAPHORE_INIT;</span>
<span class="lineNum">    2961 </span>            :         }
<span class="lineNum">    2962 </span><span class="lineNoCov">          0 :         ring-&gt;init_hw = init_ring_common;</span>
<span class="lineNum">    2963 </span>            : 
<span class="lineNum">    2964 </span><span class="lineNoCov">          0 :         return intel_init_ring_buffer(dev, ring);</span>
<a name="2965"><span class="lineNum">    2965 </span>            : }</a>
<span class="lineNum">    2966 </span>            : 
<span class="lineNum">    2967 </span><span class="lineNoCov">          0 : int intel_init_blt_ring_buffer(struct drm_device *dev)</span>
<span class="lineNum">    2968 </span>            : {
<span class="lineNum">    2969 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    2970 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = &amp;dev_priv-&gt;ring[BCS];</span>
<span class="lineNum">    2971 </span>            : 
<span class="lineNum">    2972 </span><span class="lineNoCov">          0 :         ring-&gt;name = &quot;blitter ring&quot;;</span>
<span class="lineNum">    2973 </span><span class="lineNoCov">          0 :         ring-&gt;id = BCS;</span>
<span class="lineNum">    2974 </span>            : 
<span class="lineNum">    2975 </span><span class="lineNoCov">          0 :         ring-&gt;mmio_base = BLT_RING_BASE;</span>
<span class="lineNum">    2976 </span><span class="lineNoCov">          0 :         ring-&gt;write_tail = ring_write_tail;</span>
<span class="lineNum">    2977 </span><span class="lineNoCov">          0 :         ring-&gt;flush = gen6_ring_flush;</span>
<span class="lineNum">    2978 </span><span class="lineNoCov">          0 :         ring-&gt;add_request = gen6_add_request;</span>
<span class="lineNum">    2979 </span><span class="lineNoCov">          0 :         ring-&gt;get_seqno = gen6_ring_get_seqno;</span>
<span class="lineNum">    2980 </span><span class="lineNoCov">          0 :         ring-&gt;set_seqno = ring_set_seqno;</span>
<span class="lineNum">    2981 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 8) {</span>
<span class="lineNum">    2982 </span><span class="lineNoCov">          0 :                 ring-&gt;irq_enable_mask =</span>
<span class="lineNum">    2983 </span>            :                         GT_RENDER_USER_INTERRUPT &lt;&lt; GEN8_BCS_IRQ_SHIFT;
<span class="lineNum">    2984 </span><span class="lineNoCov">          0 :                 ring-&gt;irq_get = gen8_ring_get_irq;</span>
<span class="lineNum">    2985 </span><span class="lineNoCov">          0 :                 ring-&gt;irq_put = gen8_ring_put_irq;</span>
<span class="lineNum">    2986 </span><span class="lineNoCov">          0 :                 ring-&gt;dispatch_execbuffer = gen8_ring_dispatch_execbuffer;</span>
<span class="lineNum">    2987 </span><span class="lineNoCov">          0 :                 if (i915_semaphore_is_enabled(dev)) {</span>
<span class="lineNum">    2988 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.sync_to = gen8_ring_sync;</span>
<span class="lineNum">    2989 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.signal = gen8_xcs_signal;</span>
<span class="lineNum">    2990 </span><span class="lineNoCov">          0 :                         GEN8_RING_SEMAPHORE_INIT;</span>
<span class="lineNum">    2991 </span>            :                 }
<span class="lineNum">    2992 </span>            :         } else {
<span class="lineNum">    2993 </span><span class="lineNoCov">          0 :                 ring-&gt;irq_enable_mask = GT_BLT_USER_INTERRUPT;</span>
<span class="lineNum">    2994 </span><span class="lineNoCov">          0 :                 ring-&gt;irq_get = gen6_ring_get_irq;</span>
<span class="lineNum">    2995 </span><span class="lineNoCov">          0 :                 ring-&gt;irq_put = gen6_ring_put_irq;</span>
<span class="lineNum">    2996 </span><span class="lineNoCov">          0 :                 ring-&gt;dispatch_execbuffer = gen6_ring_dispatch_execbuffer;</span>
<span class="lineNum">    2997 </span><span class="lineNoCov">          0 :                 if (i915_semaphore_is_enabled(dev)) {</span>
<span class="lineNum">    2998 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.signal = gen6_signal;</span>
<span class="lineNum">    2999 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.sync_to = gen6_ring_sync;</span>
<span class="lineNum">    3000 </span>            :                         /*
<span class="lineNum">    3001 </span>            :                          * The current semaphore is only applied on pre-gen8
<span class="lineNum">    3002 </span>            :                          * platform.  And there is no VCS2 ring on the pre-gen8
<span class="lineNum">    3003 </span>            :                          * platform. So the semaphore between BCS and VCS2 is
<span class="lineNum">    3004 </span>            :                          * initialized as INVALID.  Gen8 will initialize the
<span class="lineNum">    3005 </span>            :                          * sema between BCS and VCS2 later.
<span class="lineNum">    3006 </span>            :                          */
<span class="lineNum">    3007 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.mbox.wait[RCS] = MI_SEMAPHORE_SYNC_BR;</span>
<span class="lineNum">    3008 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.mbox.wait[VCS] = MI_SEMAPHORE_SYNC_BV;</span>
<span class="lineNum">    3009 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.mbox.wait[BCS] = MI_SEMAPHORE_SYNC_INVALID;</span>
<span class="lineNum">    3010 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.mbox.wait[VECS] = MI_SEMAPHORE_SYNC_BVE;</span>
<span class="lineNum">    3011 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.mbox.wait[VCS2] = MI_SEMAPHORE_SYNC_INVALID;</span>
<span class="lineNum">    3012 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.mbox.signal[RCS] = GEN6_RBSYNC;</span>
<span class="lineNum">    3013 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.mbox.signal[VCS] = GEN6_VBSYNC;</span>
<span class="lineNum">    3014 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.mbox.signal[BCS] = GEN6_NOSYNC;</span>
<span class="lineNum">    3015 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.mbox.signal[VECS] = GEN6_VEBSYNC;</span>
<span class="lineNum">    3016 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.mbox.signal[VCS2] = GEN6_NOSYNC;</span>
<span class="lineNum">    3017 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3018 </span>            :         }
<span class="lineNum">    3019 </span><span class="lineNoCov">          0 :         ring-&gt;init_hw = init_ring_common;</span>
<span class="lineNum">    3020 </span>            : 
<span class="lineNum">    3021 </span><span class="lineNoCov">          0 :         return intel_init_ring_buffer(dev, ring);</span>
<a name="3022"><span class="lineNum">    3022 </span>            : }</a>
<span class="lineNum">    3023 </span>            : 
<span class="lineNum">    3024 </span><span class="lineNoCov">          0 : int intel_init_vebox_ring_buffer(struct drm_device *dev)</span>
<span class="lineNum">    3025 </span>            : {
<span class="lineNum">    3026 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = dev-&gt;dev_private;</span>
<span class="lineNum">    3027 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = &amp;dev_priv-&gt;ring[VECS];</span>
<span class="lineNum">    3028 </span>            : 
<span class="lineNum">    3029 </span><span class="lineNoCov">          0 :         ring-&gt;name = &quot;video enhancement ring&quot;;</span>
<span class="lineNum">    3030 </span><span class="lineNoCov">          0 :         ring-&gt;id = VECS;</span>
<span class="lineNum">    3031 </span>            : 
<span class="lineNum">    3032 </span><span class="lineNoCov">          0 :         ring-&gt;mmio_base = VEBOX_RING_BASE;</span>
<span class="lineNum">    3033 </span><span class="lineNoCov">          0 :         ring-&gt;write_tail = ring_write_tail;</span>
<span class="lineNum">    3034 </span><span class="lineNoCov">          0 :         ring-&gt;flush = gen6_ring_flush;</span>
<span class="lineNum">    3035 </span><span class="lineNoCov">          0 :         ring-&gt;add_request = gen6_add_request;</span>
<span class="lineNum">    3036 </span><span class="lineNoCov">          0 :         ring-&gt;get_seqno = gen6_ring_get_seqno;</span>
<span class="lineNum">    3037 </span><span class="lineNoCov">          0 :         ring-&gt;set_seqno = ring_set_seqno;</span>
<span class="lineNum">    3038 </span>            : 
<span class="lineNum">    3039 </span><span class="lineNoCov">          0 :         if (INTEL_INFO(dev)-&gt;gen &gt;= 8) {</span>
<span class="lineNum">    3040 </span><span class="lineNoCov">          0 :                 ring-&gt;irq_enable_mask =</span>
<span class="lineNum">    3041 </span>            :                         GT_RENDER_USER_INTERRUPT &lt;&lt; GEN8_VECS_IRQ_SHIFT;
<span class="lineNum">    3042 </span><span class="lineNoCov">          0 :                 ring-&gt;irq_get = gen8_ring_get_irq;</span>
<span class="lineNum">    3043 </span><span class="lineNoCov">          0 :                 ring-&gt;irq_put = gen8_ring_put_irq;</span>
<span class="lineNum">    3044 </span><span class="lineNoCov">          0 :                 ring-&gt;dispatch_execbuffer = gen8_ring_dispatch_execbuffer;</span>
<span class="lineNum">    3045 </span><span class="lineNoCov">          0 :                 if (i915_semaphore_is_enabled(dev)) {</span>
<span class="lineNum">    3046 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.sync_to = gen8_ring_sync;</span>
<span class="lineNum">    3047 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.signal = gen8_xcs_signal;</span>
<span class="lineNum">    3048 </span><span class="lineNoCov">          0 :                         GEN8_RING_SEMAPHORE_INIT;</span>
<span class="lineNum">    3049 </span>            :                 }
<span class="lineNum">    3050 </span>            :         } else {
<span class="lineNum">    3051 </span><span class="lineNoCov">          0 :                 ring-&gt;irq_enable_mask = PM_VEBOX_USER_INTERRUPT;</span>
<span class="lineNum">    3052 </span><span class="lineNoCov">          0 :                 ring-&gt;irq_get = hsw_vebox_get_irq;</span>
<span class="lineNum">    3053 </span><span class="lineNoCov">          0 :                 ring-&gt;irq_put = hsw_vebox_put_irq;</span>
<span class="lineNum">    3054 </span><span class="lineNoCov">          0 :                 ring-&gt;dispatch_execbuffer = gen6_ring_dispatch_execbuffer;</span>
<span class="lineNum">    3055 </span><span class="lineNoCov">          0 :                 if (i915_semaphore_is_enabled(dev)) {</span>
<span class="lineNum">    3056 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.sync_to = gen6_ring_sync;</span>
<span class="lineNum">    3057 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.signal = gen6_signal;</span>
<span class="lineNum">    3058 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.mbox.wait[RCS] = MI_SEMAPHORE_SYNC_VER;</span>
<span class="lineNum">    3059 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.mbox.wait[VCS] = MI_SEMAPHORE_SYNC_VEV;</span>
<span class="lineNum">    3060 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.mbox.wait[BCS] = MI_SEMAPHORE_SYNC_VEB;</span>
<span class="lineNum">    3061 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.mbox.wait[VECS] = MI_SEMAPHORE_SYNC_INVALID;</span>
<span class="lineNum">    3062 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.mbox.wait[VCS2] = MI_SEMAPHORE_SYNC_INVALID;</span>
<span class="lineNum">    3063 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.mbox.signal[RCS] = GEN6_RVESYNC;</span>
<span class="lineNum">    3064 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.mbox.signal[VCS] = GEN6_VVESYNC;</span>
<span class="lineNum">    3065 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.mbox.signal[BCS] = GEN6_BVESYNC;</span>
<span class="lineNum">    3066 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.mbox.signal[VECS] = GEN6_NOSYNC;</span>
<span class="lineNum">    3067 </span><span class="lineNoCov">          0 :                         ring-&gt;semaphore.mbox.signal[VCS2] = GEN6_NOSYNC;</span>
<span class="lineNum">    3068 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3069 </span>            :         }
<span class="lineNum">    3070 </span><span class="lineNoCov">          0 :         ring-&gt;init_hw = init_ring_common;</span>
<span class="lineNum">    3071 </span>            : 
<span class="lineNum">    3072 </span><span class="lineNoCov">          0 :         return intel_init_ring_buffer(dev, ring);</span>
<span class="lineNum">    3073 </span>            : }
<a name="3074"><span class="lineNum">    3074 </span>            : </a>
<span class="lineNum">    3075 </span>            : int
<span class="lineNum">    3076 </span><span class="lineNoCov">          0 : intel_ring_flush_all_caches(struct drm_i915_gem_request *req)</span>
<span class="lineNum">    3077 </span>            : {
<span class="lineNum">    3078 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = req-&gt;ring;</span>
<span class="lineNum">    3079 </span>            :         int ret;
<span class="lineNum">    3080 </span>            : 
<span class="lineNum">    3081 </span><span class="lineNoCov">          0 :         if (!ring-&gt;gpu_caches_dirty)</span>
<span class="lineNum">    3082 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    3083 </span>            : 
<span class="lineNum">    3084 </span><span class="lineNoCov">          0 :         ret = ring-&gt;flush(req, 0, I915_GEM_GPU_DOMAINS);</span>
<span class="lineNum">    3085 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3086 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3087 </span>            : 
<span class="lineNum">    3088 </span><span class="lineNoCov">          0 :         trace_i915_gem_ring_flush(req, 0, I915_GEM_GPU_DOMAINS);</span>
<span class="lineNum">    3089 </span>            : 
<span class="lineNum">    3090 </span><span class="lineNoCov">          0 :         ring-&gt;gpu_caches_dirty = false;</span>
<span class="lineNum">    3091 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    3092 </span><span class="lineNoCov">          0 : }</span>
<a name="3093"><span class="lineNum">    3093 </span>            : </a>
<span class="lineNum">    3094 </span>            : int
<span class="lineNum">    3095 </span><span class="lineNoCov">          0 : intel_ring_invalidate_all_caches(struct drm_i915_gem_request *req)</span>
<span class="lineNum">    3096 </span>            : {
<span class="lineNum">    3097 </span><span class="lineNoCov">          0 :         struct intel_engine_cs *ring = req-&gt;ring;</span>
<span class="lineNum">    3098 </span>            :         uint32_t flush_domains;
<span class="lineNum">    3099 </span>            :         int ret;
<span class="lineNum">    3100 </span>            : 
<span class="lineNum">    3101 </span>            :         flush_domains = 0;
<span class="lineNum">    3102 </span><span class="lineNoCov">          0 :         if (ring-&gt;gpu_caches_dirty)</span>
<span class="lineNum">    3103 </span>            :                 flush_domains = I915_GEM_GPU_DOMAINS;
<span class="lineNum">    3104 </span>            : 
<span class="lineNum">    3105 </span><span class="lineNoCov">          0 :         ret = ring-&gt;flush(req, I915_GEM_GPU_DOMAINS, flush_domains);</span>
<span class="lineNum">    3106 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3107 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3108 </span>            : 
<span class="lineNum">    3109 </span><span class="lineNoCov">          0 :         trace_i915_gem_ring_flush(req, I915_GEM_GPU_DOMAINS, flush_domains);</span>
<span class="lineNum">    3110 </span>            : 
<span class="lineNum">    3111 </span><span class="lineNoCov">          0 :         ring-&gt;gpu_caches_dirty = false;</span>
<span class="lineNum">    3112 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    3113 </span><span class="lineNoCov">          0 : }</span>
<a name="3114"><span class="lineNum">    3114 </span>            : </a>
<span class="lineNum">    3115 </span>            : void
<span class="lineNum">    3116 </span><span class="lineNoCov">          0 : intel_stop_ring_buffer(struct intel_engine_cs *ring)</span>
<span class="lineNum">    3117 </span>            : {
<span class="lineNum">    3118 </span>            :         int ret;
<span class="lineNum">    3119 </span>            : 
<span class="lineNum">    3120 </span><span class="lineNoCov">          0 :         if (!intel_ring_initialized(ring))</span>
<span class="lineNum">    3121 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    3122 </span>            : 
<span class="lineNum">    3123 </span><span class="lineNoCov">          0 :         ret = intel_ring_idle(ring);</span>
<span class="lineNum">    3124 </span><span class="lineNoCov">          0 :         if (ret &amp;&amp; !i915_reset_in_progress(&amp;to_i915(ring-&gt;dev)-&gt;gpu_error))</span>
<span class="lineNum">    3125 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;failed to quiesce %s whilst cleaning up: %d\n&quot;,</span>
<span class="lineNum">    3126 </span>            :                           ring-&gt;name, ret);
<span class="lineNum">    3127 </span>            : 
<span class="lineNum">    3128 </span><span class="lineNoCov">          0 :         stop_ring(ring);</span>
<span class="lineNum">    3129 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
