#-----------------------------------------------------------
# Webtalk v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec 17 20:35:56 2021
# Process ID: 1528
# Current directory: D:/code/verilog/FPGA_Project/Ares/Ares.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source D:/code/verilog/FPGA_Project/Ares/Ares.sim/sim_1/behav/xsim/xsim.dir/ares_tb_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: D:/code/verilog/FPGA_Project/Ares/Ares.sim/sim_1/behav/xsim/webtalk.log
# Journal file: D:/code/verilog/FPGA_Project/Ares/Ares.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source D:/code/verilog/FPGA_Project/Ares/Ares.sim/sim_1/behav/xsim/xsim.dir/ares_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/code/verilog/FPGA_Project/Ares/Ares.sim/sim_1/behav/xsim/xsim.dir/ares_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec 17 20:36:03 2021. For additional details about this file, please refer to the WebTalk help file at C:/Users/ultralyj/AppData/Local/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 110.023 ; gain = 17.617
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 17 20:36:03 2021...
