
*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro/FPMEMORY.brd
Started on   Sat Oct 20 03:11:17 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        41.50        0.00        41.50
        Number of vias		    45           0           45
        Vias per Connection          0.46        0.00         0.46
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        41.50        0.00        41.50
        Number of vias		    45           0           45
        Vias per Connection          0.46        0.00         0.46
        Smd pins with attached clines                        98



    Total cpu time - 0:6:3 hours
    Total elapsed time - -1725:-32:-29 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 03:11:17 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro/FPMEMORY.brd
Started on   Sat Oct 20 03:11:17 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        41.50        0.00        41.50
        Number of vias		    45           0           45
        Vias per Connection          0.46        0.00         0.46
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        41.50        0.00        41.50
        Number of vias		    45           0           45
        Vias per Connection          0.46        0.00         0.46
        Smd pins with attached clines                        98



    Total cpu time - 0:6:3 hours
    Total elapsed time - -1725:-32:-29 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 03:11:17 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro/FPMEMORY.brd
Started on   Sat Oct 20 03:11:17 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        40.29        0.00        40.29
        Number of vias		    45           0           45
        Vias per Connection          0.46        0.00         0.46
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        40.58        0.00        40.58
        Number of vias		    45           0           45
        Vias per Connection          0.46        0.00         0.46
        Smd pins with attached clines                        98



    Total cpu time - 0:6:3 hours
    Total elapsed time - -1725:-32:-29 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 03:11:17 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro/FPMEMORY.brd
Started on   Sat Oct 20 03:11:40 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        40.91        0.00        40.91
        Number of vias		    45           0           45
        Vias per Connection          0.46        0.00         0.46
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        40.91        0.00        40.91
        Number of vias		    45           0           45
        Vias per Connection          0.46        0.00         0.46
        Smd pins with attached clines                        98



    Total cpu time - 0:6:5 hours
    Total elapsed time - -1725:-32:-6 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 03:11:40 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro/FPMEMORY.brd
Started on   Sat Oct 20 03:11:40 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        40.91        0.00        40.91
        Number of vias		    45           0           45
        Vias per Connection          0.46        0.00         0.46
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        40.91        0.00        40.91
        Number of vias		    45           0           45
        Vias per Connection          0.46        0.00         0.46
        Smd pins with attached clines                        98



    Total cpu time - 0:6:5 hours
    Total elapsed time - -1725:-32:-6 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 03:11:40 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro/FPMEMORY.brd
Started on   Sat Oct 20 03:11:40 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.70
        Etch Length (inches)        40.44        0.00        40.44
        Number of vias		    45           0           45
        Vias per Connection          0.46        0.00         0.46
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        40.49        0.00        40.49
        Number of vias		    45           0           45
        Vias per Connection          0.46        0.00         0.46
        Smd pins with attached clines                        98



    Total cpu time - 0:6:5 hours
    Total elapsed time - -1725:-32:-6 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 03:11:40 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro/FPMEMORY.brd
Started on   Sat Oct 20 03:12:14 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.70
        Etch Length (inches)        40.73        0.00        40.73
        Number of vias		    45           0           45
        Vias per Connection          0.46        0.00         0.46
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        40.73        0.00        40.73
        Number of vias		    45           0           45
        Vias per Connection          0.46        0.00         0.46
        Smd pins with attached clines                        98



    Total cpu time - 0:6:8 hours
    Total elapsed time - -1725:-31:-32 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 03:12:14 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro/FPMEMORY.brd
Started on   Sat Oct 20 03:12:14 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.70
        Etch Length (inches)        40.73        0.00        40.73
        Number of vias		    45           0           45
        Vias per Connection          0.46        0.00         0.46
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        40.73        0.00        40.73
        Number of vias		    45           0           45
        Vias per Connection          0.46        0.00         0.46
        Smd pins with attached clines                        98



    Total cpu time - 0:6:8 hours
    Total elapsed time - -1725:-31:-32 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 03:12:14 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro/FPMEMORY.brd
Started on   Sat Oct 20 03:12:14 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.70
        Etch Length (inches)        40.73        0.00        40.73
        Number of vias		    45           0           45
        Vias per Connection          0.46        0.00         0.46
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        40.73        0.00        40.73
        Number of vias		    45           0           45
        Vias per Connection          0.46        0.00         0.46
        Smd pins with attached clines                        98



    Total cpu time - 0:6:8 hours
    Total elapsed time - -1725:-31:-32 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 03:12:14 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro/FPMEMORY.brd
Started on   Sat Oct 20 03:12:45 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.70
        Etch Length (inches)        40.73        0.00        40.73
        Number of vias		    45           0           45
        Vias per Connection          0.46        0.00         0.46
        Smd pins with attached clines                         5



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        40.73        0.00        40.73
        Number of vias		    45           0           45
        Vias per Connection          0.46        0.00         0.46
        Smd pins with attached clines                         5



    Total cpu time - 0:6:11 hours
    Total elapsed time - -1725:-31:-1 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 03:12:45 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro/FPMEMORY.brd
Started on   Sat Oct 20 03:12:45 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.70
        Etch Length (inches)        40.73        0.00        40.73
        Number of vias		    45           0           45
        Vias per Connection          0.46        0.00         0.46
        Smd pins with attached clines                         5



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        40.73        0.00        40.73
        Number of vias		    45           0           45
        Vias per Connection          0.46        0.00         0.46
        Smd pins with attached clines                         5



    Total cpu time - 0:6:11 hours
    Total elapsed time - -1725:-31:-1 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 03:12:45 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro/FPMEMORY.brd
Started on   Sat Oct 20 03:12:45 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.70
        Etch Length (inches)        40.73        0.00        40.73
        Number of vias		    45           0           45
        Vias per Connection          0.46        0.00         0.46
        Smd pins with attached clines                         5



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        40.73        0.00        40.73
        Number of vias		    45           0           45
        Vias per Connection          0.46        0.00         0.46
        Smd pins with attached clines                         5



    Total cpu time - 0:6:12 hours
    Total elapsed time - -1725:-31:-1 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 03:12:45 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/PROJECT/FPMEMORY/ELECTRONICDESIGN/SCHMATIC/allegro/FPMEMORY.brd
Started on   Sat Oct 20 03:15:01 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.70
        Etch Length (inches)        39.88        0.00        39.88
        Number of vias		    45           0           45
        Vias per Connection          0.46        0.00         0.46
        Smd pins with attached clines                        19



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        39.88        0.00        39.88
        Number of vias		    45           0           45
        Vias per Connection          0.46        0.00         0.46
        Smd pins with attached clines                        19



    Total cpu time - 0:6:34 hours
    Total elapsed time - -1725:-28:-45 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 03:15:01 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 03:48:27 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        43.00        0.00        43.00
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        43.00        0.00        43.00
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



    Total cpu time - 0:11:47 hours
    Total elapsed time - -1724:-55:-19 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 03:48:27 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 03:48:27 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        43.00        0.00        43.00
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        43.00        0.00        43.00
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



    Total cpu time - 0:11:47 hours
    Total elapsed time - -1724:-55:-19 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 03:48:27 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 03:48:28 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        41.79        0.00        41.79
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        41.89        0.00        41.89
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



    Total cpu time - 0:11:47 hours
    Total elapsed time - -1724:-55:-18 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 03:48:28 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:29:24 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        42.60        0.00        42.60
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        42.60        0.00        42.60
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



    Total cpu time - 0:19:21 hours
    Total elapsed time - -1724:-14:-22 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:29:24 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:29:24 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        42.05        0.00        42.05
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        73



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        42.05        0.00        42.05
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        73



    Total cpu time - 0:19:21 hours
    Total elapsed time - -1724:-14:-21 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:29:25 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:29:25 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        40.69        0.00        40.69
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        73



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        40.84        0.00        40.84
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        73



    Total cpu time - 0:19:21 hours
    Total elapsed time - -1724:-14:-21 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:29:25 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:29:57 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        43.00        0.00        43.00
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        43.00        0.00        43.00
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



    Total cpu time - 0:19:27 hours
    Total elapsed time - -1724:-13:-49 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:29:57 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:29:57 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        42.29        0.00        42.29
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        73



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        42.29        0.00        42.29
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        73



    Total cpu time - 0:19:27 hours
    Total elapsed time - -1724:-13:-49 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:29:57 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:29:57 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        40.92        0.00        40.92
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        73



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        41.07        0.00        41.07
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        73



    Total cpu time - 0:19:27 hours
    Total elapsed time - -1724:-13:-49 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:29:57 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:37:24 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        43.37        0.00        43.37
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        43.37        0.00        43.37
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



    Total cpu time - 0:21:0 hours
    Total elapsed time - -1724:-6:-22 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:37:24 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:37:24 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        43.37        0.00        43.37
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        43.37        0.00        43.37
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



    Total cpu time - 0:21:0 hours
    Total elapsed time - -1724:-6:-22 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:37:24 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:37:24 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        42.16        0.00        42.16
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        42.26        0.00        42.26
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



    Total cpu time - 0:21:0 hours
    Total elapsed time - -1724:-6:-22 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:37:24 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:50:11 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        43.32        0.00        43.32
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        43.32        0.00        43.32
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



    Total cpu time - 0:23:19 hours
    Total elapsed time - -1723:-53:-35 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:50:11 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:50:11 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        42.61        0.00        42.61
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        73



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        42.61        0.00        42.61
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        73



    Total cpu time - 0:23:19 hours
    Total elapsed time - -1723:-53:-35 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:50:11 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:50:12 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        41.33        0.00        41.33
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        74



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        41.48        0.00        41.48
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        74



    Total cpu time - 0:23:20 hours
    Total elapsed time - -1723:-53:-34 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:50:12 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:50:40 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        43.32        0.00        43.32
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        43.32        0.00        43.32
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



    Total cpu time - 0:23:24 hours
    Total elapsed time - -1723:-53:-6 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:50:40 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:50:40 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        42.61        0.00        42.61
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        73



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        42.61        0.00        42.61
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        73



    Total cpu time - 0:23:24 hours
    Total elapsed time - -1723:-53:-6 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:50:40 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:50:41 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        41.33        0.00        41.33
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        74



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        41.48        0.00        41.48
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        74



    Total cpu time - 0:23:25 hours
    Total elapsed time - -1723:-53:-5 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:50:41 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:52:31 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        43.36        0.00        43.36
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        43.36        0.00        43.36
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



    Total cpu time - 0:23:52 hours
    Total elapsed time - -1723:-51:-15 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:52:31 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:52:31 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        43.36        0.00        43.36
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        43.36        0.00        43.36
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



    Total cpu time - 0:23:52 hours
    Total elapsed time - -1723:-51:-15 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:52:31 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:52:32 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        42.23        0.00        42.23
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        42.33        0.00        42.33
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



    Total cpu time - 0:23:52 hours
    Total elapsed time - -1723:-51:-14 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:52:32 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:52:52 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        42.71        0.00        42.71
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        42.71        0.00        42.71
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



    Total cpu time - 0:23:55 hours
    Total elapsed time - -1723:-50:-54 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:52:52 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:52:52 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        42.71        0.00        42.71
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        42.71        0.00        42.71
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



    Total cpu time - 0:23:55 hours
    Total elapsed time - -1723:-50:-53 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:52:53 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:52:53 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        42.24        0.00        42.24
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        42.26        0.00        42.26
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



    Total cpu time - 0:23:55 hours
    Total elapsed time - -1723:-50:-53 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:52:53 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:54:33 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        42.66        0.00        42.66
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        42.66        0.00        42.66
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



    Total cpu time - 0:24:9 hours
    Total elapsed time - -1723:-49:-13 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:54:33 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:54:33 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        42.66        0.00        42.66
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        42.66        0.00        42.66
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



    Total cpu time - 0:24:9 hours
    Total elapsed time - -1723:-49:-13 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:54:33 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:54:33 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        42.29        0.00        42.29
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        42.30        0.00        42.30
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



    Total cpu time - 0:24:9 hours
    Total elapsed time - -1723:-49:-13 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:54:33 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:56:18 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        42.56        0.00        42.56
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        42.56        0.00        42.56
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



    Total cpu time - 0:24:21 hours
    Total elapsed time - -1723:-47:-28 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:56:18 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:56:19 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        41.77        0.00        41.77
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        73



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        41.77        0.00        41.77
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        73



    Total cpu time - 0:24:21 hours
    Total elapsed time - -1723:-47:-27 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:56:19 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:56:19 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        41.28        0.00        41.28
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        73



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        41.34        0.00        41.34
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        73



    Total cpu time - 0:24:21 hours
    Total elapsed time - -1723:-47:-27 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:56:19 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:57:37 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        43.36        0.00        43.36
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        43.36        0.00        43.36
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



    Total cpu time - 0:24:41 hours
    Total elapsed time - -1723:-46:-9 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:57:37 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:57:37 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        43.36        0.00        43.36
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        43.36        0.00        43.36
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



    Total cpu time - 0:24:41 hours
    Total elapsed time - -1723:-46:-9 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:57:37 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:57:37 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        42.23        0.00        42.23
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        42.33        0.00        42.33
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



    Total cpu time - 0:24:42 hours
    Total elapsed time - -1723:-46:-9 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:57:37 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:58:44 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        42.79        0.00        42.79
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        42.79        0.00        42.79
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



    Total cpu time - 0:24:52 hours
    Total elapsed time - -1723:-45:-2 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:58:44 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:58:44 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        42.79        0.00        42.79
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        42.79        0.00        42.79
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



    Total cpu time - 0:24:52 hours
    Total elapsed time - -1723:-45:-2 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:58:44 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:58:44 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        42.33        0.00        42.33
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        42.34        0.00        42.34
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



    Total cpu time - 0:24:53 hours
    Total elapsed time - -1723:-45:-2 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:58:44 2018

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/Project/FPMemory/ElectronicDesign/PCB/FPMemory.brd
Started on   Sat Oct 20 04:59:07 2018

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 38  Unplaced 0  Total 38
        Nets:  W/Rats 25  No/Rats 0  Total 25
        Pins:  W/Rats 122  No/Rats 0  Unused 22  Unplaced 0  Total 144
        Equivalent ICs (1 pin = 1/14 EIC)  10
        Router Keepin (in) (-0.6102,-0.5118) by (0.6102,0.5118)
        Board area (sq in)  1.2
        Board density (sq in/EIC) 0.121

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      31.64
        Etch Length (inches)        42.66        0.00        42.66
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 10.00 10.00 10.00  10.00 10.00   16.00  25.00
        X grids:     5.00  Offset: 0.00
        Y grids:     5.00  Offset: 0.00

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 97           0           97
        Already Connected           97           0           97
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        42.66        0.00        42.66
        Number of vias		    58           0           58
        Vias per Connection          0.60        0.00         0.60
        Smd pins with attached clines                        98



    Total cpu time - 0:24:57 hours
    Total elapsed time - -1723:-44:-39 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Sat Oct 20 04:59:07 2018
