[{"_id":5090000,"references":[{"order":"1","text":"C. Y. Wong, R. S. Ceng, K. B. Lataief and R. D. Murch, \"Multiuser OFDM with adaptive subcarrier bit and power allocation\", <em>IEEE J. Select. Areas Commun.</em>, vol. 17, pp. 1747-1758, Oct. 1999.","title":"Multiuser OFDM with adaptive subcarrier, bit, and power allocation","context":[{"sec":"sec1","text":"THE orthogonal frequency division multiple access (OFDMA) is a promising candidate modulation and access scheme for 4G communication systems [1]\u2013[6].","part":"1"},{"sec":"sec1","text":" The downlink rate optimization for OFDMA has been well studied [1]\u2013[4], [7]\u2013[10].","part":"1"},{"sec":"sec2","text":" For example, if user 1 is assigned with channels [1], [3], [7], then \\${\\cal S}_{1}(t)=\\{1,3,7\\}\\$ and \\$N_{1}(t)=3\\$.","part":"1"}],"links":{"documentLink":"/document/793310","pdfSize":"244KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"J. Jang and K. B. Lee, \"Transmit power adaptation for multiuser OFDM systems\", <em>IEEE J. Select. Areas Commun.</em>, vol. 21, pp. 171-178, Feb. 2003.","title":"Transmit power adaptation for multiuser OFDM systems","context":[{"sec":"sec1","text":"THE orthogonal frequency division multiple access (OFDMA) is a promising candidate modulation and access scheme for 4G communication systems [1]\u2013[2][6].","part":"1"},{"sec":"sec1","text":" The downlink rate optimization for OFDMA has been well studied [1]\u2013[2][4], [7]\u2013[10].","part":"1"},{"sec":"sec1","text":" Furthermore, for comparison purposes, we study the performance of the absolute channel SNR (a-SNR) ranking based SMuD [2], [10], [11] (originally designed for downlink systems) for uplink.","part":"1"},{"sec":"sec2","text":"The weighted sum rate maximization subject to (s.t.) the individual instantaneous power and target BER constraints can be defined as where \\$w_{k}\\$ is the weight factor of user \\$k\\$' rate, \\${\\cal S}_{k}(t)\\$ denotes the set of carriers assigned to user \\$k\\$, and \\${\\cal S}_{1}(t), \\ldots, {\\cal S}_{K}(t)\\$ have no common elements based on the exclusive carrier assignment (ECA), which was a popular assumption employed in the literature [2]\u2013[4], [6] for downlink and uplink OFDMA. \\$N_{k}(t)=\\vert {\\cal S}_{k}(t)\\vert\\$. is the cardinality (the number of elements) of \\${\\cal S}_{k}(t)\\$.","part":"1"},{"sec":"sec4","text":" For downlink scheduling, it is known that the rate-maximization strategy is to assign the carrier to the user with best channel SNR in that carrier [2], [19], termed as the \\$a\\$-SNR SMuD scheme in [10].","part":"1"},{"sec":"sec4c1","text":"For down-link OFDMA with continuous rate modulation, it is known that the a-SNR ranking carrier competition with WF power allocation achieves the maximum sum rate [2], [10], [19].","part":"1"}],"links":{"documentLink":"/document/1177182","pdfSize":"453KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"C. Mohanram and S. Bhashyam, \"A sub-optimal joint subcarrier and power allocation algorithm for multiuser OFDM\", <em>IEEE Commun. Lett.</em>, vol. 9, pp. 685-687, Aug. 2005.","title":"A sub-optimal joint subcarrier and power allocation algorithm for multiuser OFDM","context":[{"sec":"sec1","text":"THE orthogonal frequency division multiple access (OFDMA) is a promising candidate modulation and access scheme for 4G communication systems [1]\u2013[3][6].","part":"1"},{"sec":"sec1","text":" The downlink rate optimization for OFDMA has been well studied [1]\u2013[3][4], [7]\u2013[10].","part":"1"},{"sec":"sec1","text":" Besides rate maximization, fair resource allocation has been studied for OFDMA downlink in [3], [4], [8] for rate fairness and in [10], [13] for access fairness.","part":"1"},{"sec":"sec1","text":" A similar problem was studied for downlink in [3], [4], [8].","part":"1"},{"sec":"sec1","text":" For uplink optimization with rate fairness, we extend the concept in [3], [8] and design a low-complexity scheme which uses dynamical carrier assignment based on the target rate ratios for uplink, and iteratively allocate transmit power based on WF or EPA.","part":"1"},{"sec":"sec2","text":"The weighted sum rate maximization subject to (s.t.) the individual instantaneous power and target BER constraints can be defined as where \\$w_{k}\\$ is the weight factor of user \\$k\\$' rate, \\${\\cal S}_{k}(t)\\$ denotes the set of carriers assigned to user \\$k\\$, and \\${\\cal S}_{1}(t), \\ldots, {\\cal S}_{K}(t)\\$ have no common elements based on the exclusive carrier assignment (ECA), which was a popular assumption employed in the literature [2]\u2013[3][4], [6] for downlink and uplink OFDMA. \\$N_{k}(t)=\\vert {\\cal S}_{k}(t)\\vert\\$. is the cardinality (the number of elements) of \\${\\cal S}_{k}(t)\\$.","part":"1"},{"sec":"sec2","text":" For example, if user 1 is assigned with channels [1], [3], [7], then \\${\\cal S}_{1}(t)=\\{1,3,7\\}\\$ and \\$N_{1}(t)=3\\$.","part":"1"},{"sec":"sec2","text":"The RPF considered in this paper specifies that for each transmit time interval (TTI) the rates of \\$K\\$ users approximately follow the relation that where \\$C_{k}(t)\\$ is the rate of user \\$k\\$ and \\$\\alpha_{k}\\$ is its pre-specified rate proportion factor [3], [4].","part":"1"},{"sec":"sec6","text":"For the optimization problem in (1) assuming constraint (3) and equal weights (\\$w_{k}=1\\$ for all \\$k\\$), we design the following sub-optimal approach using SMuD and multicarrier diversity, by extending the downlink RPF strategy [3], [8] to the uplink.","part":"1"}],"links":{"documentLink":"/document/1496582","pdfSize":"203KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Z. Shen, J. Andrews and B. Evans, \"Adaptive resource allocation in multiuser OFDM systems with proportional rate constraints\", <em>IEEE Trans. Wireless Commun.</em>, vol. 4, pp. 726-2737, Nov. 2005.","title":"Adaptive resource allocation in multiuser OFDM systems with proportional rate constraints","context":[{"sec":"sec1","text":"THE orthogonal frequency division multiple access (OFDMA) is a promising candidate modulation and access scheme for 4G communication systems [1]\u2013[4][6].","part":"1"},{"sec":"sec1","text":" The downlink rate optimization for OFDMA has been well studied [1]\u2013[4], [7]\u2013[10].","part":"1"},{"sec":"sec1","text":" Besides rate maximization, fair resource allocation has been studied for OFDMA downlink in [3], [4], [8] for rate fairness and in [10], [13] for access fairness.","part":"1"},{"sec":"sec1","text":" A similar problem was studied for downlink in [3], [4], [8].","part":"1"},{"sec":"sec2","text":"The weighted sum rate maximization subject to (s.t.) the individual instantaneous power and target BER constraints can be defined as where \\$w_{k}\\$ is the weight factor of user \\$k\\$' rate, \\${\\cal S}_{k}(t)\\$ denotes the set of carriers assigned to user \\$k\\$, and \\${\\cal S}_{1}(t), \\ldots, {\\cal S}_{K}(t)\\$ have no common elements based on the exclusive carrier assignment (ECA), which was a popular assumption employed in the literature [2]\u2013[4], [6] for downlink and uplink OFDMA. \\$N_{k}(t)=\\vert {\\cal S}_{k}(t)\\vert\\$. is the cardinality (the number of elements) of \\${\\cal S}_{k}(t)\\$.","part":"1"},{"sec":"sec2","text":"The RPF considered in this paper specifies that for each transmit time interval (TTI) the rates of \\$K\\$ users approximately follow the relation that where \\$C_{k}(t)\\$ is the rate of user \\$k\\$ and \\$\\alpha_{k}\\$ is its pre-specified rate proportion factor [3], [4].","part":"1"}],"links":{"documentLink":"/document/1545851","pdfSize":"364KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"L. Gao and S. Cui, \"Efficient subcarrier power and rate allocation with fairness consideration for OFDMA uplink\", <em>IEEE Trans. Wireless Commun.</em>, vol. 7, pp. 1507-1511, May 2008.","title":"Efficient subcarrier, power, and rate allocation with fairness consideration for OFDMA uplink","context":[{"sec":"sec1","text":"THE orthogonal frequency division multiple access (OFDMA) is a promising candidate modulation and access scheme for 4G communication systems [1]\u2013[5][6].","part":"1"},{"sec":"sec1","text":" Rate-maximization schemes for uplink OFDMA have been studied recently, see e.g., [5], [6], [11], [12] and references therein.","part":"1"},{"sec":"sec1","text":" The uplink fairness combined with sum rate maximization was recently considered in [5], where all the users' traffic must meet an instantaneous minimum rate constraint.","part":"1"},{"sec":"sec2","text":" Note that this constraint is different from the minimum rate constraint per user studied in [5] for uplink OFDMA, where \\$C_{k}(t)>C_{{\\rm tar}}\\$ for all \\$k\\$, and \\$C_{\\rm tar}\\$ is the minimum target rate per user.","part":"1"}],"links":{"documentLink":"/document/4524308","pdfSize":"250KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"X. Wang, G. B. Giannakis and Y. Yu, \"Channel adaptive optimal OFDMA scheduling\", <em>Proc. 41st Conf. Info. Sciences Systems (CISS)</em>, 2007-Mar.","title":"Channel adaptive optimal OFDMA scheduling","context":[{"sec":"sec1","text":"THE orthogonal frequency division multiple access (OFDMA) is a promising candidate modulation and access scheme for 4G communication systems [1]\u2013[6].","part":"1"},{"sec":"sec1","text":" Rate-maximization schemes for uplink OFDMA have been studied recently, see e.g., [5], [6], [11], [12] and references therein.","part":"1"},{"sec":"sec1","text":" In [6] a weighted sum rate maximization scheme was proposed using the duality optimization tool and subject to the average transmit power constraint.","part":"1"},{"sec":"sec1","text":" The method in [11] is sub-optimal and the scheme in [6] generally requires to know the channel distribution information (CDI) besides channel state information (CSI), and an iterative average rate tracking method was designed to avoid using the CDI after convergence [6].","part":"1"},{"sec":"sec1","text":" Different from [6], [9] which considered the average transmission power constraint per user, we consider the instantaneous power constraint, which avoids requiring the knowledge of channel statistics but only that of the instantaneous CSI.","part":"1"},{"sec":"sec2","text":"The weighted sum rate maximization subject to (s.t.) the individual instantaneous power and target BER constraints can be defined as where \\$w_{k}\\$ is the weight factor of user \\$k\\$' rate, \\${\\cal S}_{k}(t)\\$ denotes the set of carriers assigned to user \\$k\\$, and \\${\\cal S}_{1}(t), \\ldots, {\\cal S}_{K}(t)\\$ have no common elements based on the exclusive carrier assignment (ECA), which was a popular assumption employed in the literature [2]\u2013[4], [6] for downlink and uplink OFDMA. \\$N_{k}(t)=\\vert {\\cal S}_{k}(t)\\vert\\$. is the cardinality (the number of elements) of \\${\\cal S}_{k}(t)\\$.","part":"1"}],"links":{"documentLink":"/document/4298365","pdfSize":"1039KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"T. S. Rappaport, A. Annamalai, R. M. Buehrer and W. H. Tranter, \"Wireless communications: Past events and a future perspective\", <em>IEEE Commun. Mag.</em>, vol. 40, pp. 148-161, May 2002.","title":"Wireless communications: Past events and a future perspective","context":[{"sec":"sec1","text":" The downlink rate optimization for OFDMA has been well studied [1]\u2013[4], [7]\u2013[10].","part":"1"},{"sec":"sec2","text":" For example, if user 1 is assigned with channels [1], [3], [7], then \\${\\cal S}_{1}(t)=\\{1,3,7\\}\\$ and \\$N_{1}(t)=3\\$.","part":"1"}],"links":{"documentLink":"/document/1006984","pdfSize":"1404KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"J. Cai, X. Shen and J. Mark, \"Downlink resource management for packet transmission in OFDM wireless communication systems\", <em>IEEE Trans. Wireless Commun.</em>, vol. 4, pp. 1688-1703, July 2005.","title":"Downlink resource management for packet transmission in OFDM wireless communication systems","context":[{"sec":"sec1","text":" The downlink rate optimization for OFDMA has been well studied [1]\u2013[4], [7]\u2013[8][10].","part":"1"},{"sec":"sec1","text":" Besides rate maximization, fair resource allocation has been studied for OFDMA downlink in [3], [4], [8] for rate fairness and in [10], [13] for access fairness.","part":"1"},{"sec":"sec1","text":" A similar problem was studied for downlink in [3], [4], [8].","part":"1"},{"sec":"sec1","text":" For uplink optimization with rate fairness, we extend the concept in [3], [8] and design a low-complexity scheme which uses dynamical carrier assignment based on the target rate ratios for uplink, and iteratively allocate transmit power based on WF or EPA.","part":"1"},{"sec":"sec6","text":"For the optimization problem in (1) assuming constraint (3) and equal weights (\\$w_{k}=1\\$ for all \\$k\\$), we design the following sub-optimal approach using SMuD and multicarrier diversity, by extending the downlink RPF strategy [3], [8] to the uplink.","part":"1"}],"links":{"documentLink":"/document/1512126","pdfSize":"412KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"I. C. Wong and B. L. Evans, \"Optimal OFDMA resource allocation with linear complexity to maximize ergodic weighted sum capacity\", <em>Proc. IEEE ICASSP</em>, pp. 601-604, 2007-Apr.","title":"Optimal OFDMA resource allocation with linear complexity to maximize ergodic weighted sum capacity","context":[{"sec":"sec1","text":" The downlink rate optimization for OFDMA has been well studied [1]\u2013[4], [7]\u2013[9][10].","part":"1"},{"sec":"sec1","text":" Different from [6], [9] which considered the average transmission power constraint per user, we consider the instantaneous power constraint, which avoids requiring the knowledge of channel statistics but only that of the instantaneous CSI.","part":"1"}],"links":{"documentLink":"/document/4217781","pdfSize":"4630KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"Y. Ma, \"Rate-maximization for downlink OFDMA with proportional fairness\", <em>IEEE Trans. Veh. Technol.</em>, vol. 57, pp. 3267-3274, Sept. 2008.","title":"Rate-maximization for downlink OFDMA with proportional fairness","context":[{"sec":"sec1","text":" The downlink rate optimization for OFDMA has been well studied [1]\u2013[4], [7]\u2013[10].","part":"1"},{"sec":"sec1","text":" Besides rate maximization, fair resource allocation has been studied for OFDMA downlink in [3], [4], [8] for rate fairness and in [10], [13] for access fairness.","part":"1"},{"sec":"sec1","text":" The APF requires that every user receives the same amount of channel assignment resource [10], [14]\u2013[16] in terms of the average channel access probability (AAP).","part":"1"},{"sec":"sec1","text":" Furthermore, for comparison purposes, we study the performance of the absolute channel SNR (a-SNR) ranking based SMuD [2], [10], [11] (originally designed for downlink systems) for uplink.","part":"1"},{"sec":"sec1","text":"For uplink rate maximization with access fairness, we consider a long-term fairness [10] and propose a normalized-SNR \\$n\\$-SNR) ranking based SMuD scheme which has a two-step procedure: (i) All the \\$K\\$ users' channel gains on each subcarrier are ranked by their channel normalized SNRs (\\$n\\$-SNRs), and the carrier is assigned to the user with the largest \\$n\\$-SNR (namely, \\$n\\$-SNR SMuD); (ii) EPA or WF along the carriers under each user's transmit power constraint.","part":"1"},{"sec":"sec4","text":" For downlink scheduling, it is known that the rate-maximization strategy is to assign the carrier to the user with best channel SNR in that carrier [2], [19], termed as the \\$a\\$-SNR SMuD scheme in [10].","part":"1"},{"sec":"sec4c1","text":"For down-link OFDMA with continuous rate modulation, it is known that the a-SNR ranking carrier competition with WF power allocation achieves the maximum sum rate [2], [10], [19].","part":"1"},{"sec":"sec4c2","text":" Numerical results in [10] have verified this observation for downlink OFDMA.","part":"1"}],"links":{"documentLink":"/document/4400053","pdfSize":"354KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"K. Kim, Y. Han and S.-L. Kim, \"Joint subcarrier and power allocation in uplink OFDMA systems\", <em>IEEE Commun. Lett.</em>, vol. 9, pp. 526-528, June 2005.","title":"Joint subcarrier and power allocation in uplink OFDMA systems","context":[{"sec":"sec1","text":" Rate-maximization schemes for uplink OFDMA have been studied recently, see e.g., [5], [6], [11], [12] and references therein.","part":"1"},{"sec":"sec1","text":" In [11] two one-stage iterative carrier allocation and power allocation schemes were proposed, including water filling (WF) and equal power allocation (EPA), termed as MaxRt+Wf and MaxRt+Eq in [11].","part":"1"},{"sec":"sec1","text":" The method in [11] is sub-optimal and the scheme in [6] generally requires to know the channel distribution information (CDI) besides channel state information (CSI), and an iterative average rate tracking method was designed to avoid using the CDI after convergence [6].","part":"1"},{"sec":"sec1","text":" Substantial performance improvement than the result in [11] is observed.","part":"1"},{"sec":"sec1","text":" Furthermore, for comparison purposes, we study the performance of the absolute channel SNR (a-SNR) ranking based SMuD [2], [10], [11] (originally designed for downlink systems) for uplink.","part":"1"},{"sec":"sec3c1","text":"Compared to the sub-optimal methods in [11] which has the complexity \\$O(N^{2}\\log_{2}(N/K))\\$, the complexity of the proposed CDU duality algorithm is only increased by a factor of \\$S_{1}\\$.","part":"1"},{"sec":"sec7","text":" The proposed modified PSP scheme gives \\$a\\$ similar rate performance to the MaxRt+Wf scheme [11] but has a lower complexity for online implementation.","part":"1"}],"links":{"documentLink":"/document/1437359","pdfSize":"2984KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"V. Singh and V. Sharma, \"Efficient and fair scheduling of uplink and downlink in IEEE 802.16 OFDMA networks\", <em>IEEE Wireless Commun. Networking Conf. (WCNC)</em>, vol. 2, pp. 984-990, 2006-Apr.","title":"Efficient and fair scheduling of uplink and downlink in IEEE 802.16 OFDMA networks","context":[{"sec":"sec1","text":" Rate-maximization schemes for uplink OFDMA have been studied recently, see e.g., [5], [6], [11], [12] and references therein.","part":"1"},{"sec":"sec1","text":" In [12], a framework for minimizing the fractional packet loss cost function for uplink and downlink channels in IEEE 802.16 OFDMA networks was proposed, and a linear programming (LP) and several empirical proportional fairness algorithms were designed.","part":"1"}],"links":{"documentLink":"/document/1683603","pdfSize":"131KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"Y. Ma, \"Proportional fair scheduling for downlink OFDMA\", <em>Proc. IEEE International Conf. Commun. (ICC)</em>, pp. 4843-4848, 2007-June.","title":"Proportional fair scheduling for downlink OFDMA","context":[{"sec":"sec1","text":" Besides rate maximization, fair resource allocation has been studied for OFDMA downlink in [3], [4], [8] for rate fairness and in [10], [13] for access fairness.","part":"1"}],"links":{"documentLink":"/document/4289470","pdfSize":"189KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"L. Yang, M.-S. Alouini and D. Gesbert, \"Further results on selective multiuser diversity\", <em>Proc. MSWiM'04</em>, pp. 25-30, 2004-Oct.","title":"Further results on selective multiuser diversity","context":[{"sec":"sec1","text":" The APF requires that every user receives the same amount of channel assignment resource [10], [14]\u2013[16] in terms of the average channel access probability (AAP).","part":"1"},{"sec":"sec4a2","text":"After some manipulations we obtain a closed-form expression for (21) as where \\$A=\\overline{N}_{k}^{{\\rm PSP}}(\\vert \\tau\\vert +1/(\\overline{\\gamma}_{k,n}P_{T,k}))\\$, and is the exponential-integral function [14], [15], which has a closed-form expression.","part":"1"}],"links":{},"refType":"biblio","id":"ref14"},{"order":"15","text":"L. Yang and M.-S. Alouini, \"Performance analysis of multiuser selection diversity\", <em>IEEE Trans. Veh. Technol.</em>, vol. 55, pp. 1003-1018, May 2006.","title":"Performance analysis of multiuser selection diversity","context":[{"sec":"sec1","text":" The APF requires that every user receives the same amount of channel assignment resource [10], [14]\u2013[15][16] in terms of the average channel access probability (AAP).","part":"1"},{"sec":"sec4a2","text":"After some manipulations we obtain a closed-form expression for (21) as where \\$A=\\overline{N}_{k}^{{\\rm PSP}}(\\vert \\tau\\vert +1/(\\overline{\\gamma}_{k,n}P_{T,k}))\\$, and is the exponential-integral function [14], [15], which has a closed-form expression.","part":"1"},{"sec":"sec5","text":"The access fairness is of interest for cellular communications, such as in CDMA [16] and TDMA systems [15].","part":"1"},{"sec":"sec5","text":" Using \\$a\\$ result in [15], [20], for i.n.d.","part":"1"}],"links":{"documentLink":"/document/1634932","pdfSize":"837KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"D. I. Kim, \"Selective relative best scheduling for best-effort downlink packet data\", <em>IEEE Trans. Wireless Commun.</em>, vol. 5, pp. 1254-1259, June 2006.","title":"Selective relative best scheduling for best-effort downlink packet data","context":[{"sec":"sec1","text":" The APF requires that every user receives the same amount of channel assignment resource [10], [14]\u2013[16] in terms of the average channel access probability (AAP).","part":"1"},{"sec":"sec5","text":"The access fairness is of interest for cellular communications, such as in CDMA [16] and TDMA systems [15].","part":"1"}],"links":{"documentLink":"/document/1638644","pdfSize":"337KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"A. Goldsmith, Wireless Communications, Cambridge University Press, 2005.","title":"Wireless Communications","context":[{"sec":"sec2","text":" When \\$\\xi_{k}=1\\$, (2) is the Shannon capacity, and when \\$\\xi_{k}=-1.5/\\log(5P_{e,k})\\$, (2) gives the throughput which satisfies the target BER \\$P_{e,k}\\$ assuming continuous-rate quadrature amplitude modulation (CR-QAM) [17].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1017/CBO9780511841224"},"refType":"biblio","id":"ref17"},{"order":"18","text":"W. Yu and R. Lui, \"Dual methods for nonconvex spectrum optimization of multicarrier systems\", <em>IEEE Trans. Commun.</em>, vol. 54, pp. 1310-1322, July 2006.","title":"Dual methods for nonconvex spectrum optimization of multicarrier systems","context":[{"sec":"sec3c1","text":" Third, each iteration keeps the duality objective function non-decreasing, and the output weighted sum rate is asymptotically optimal when the ratio \\$N/K\\$ becomes large [18].","part":"1"}],"links":{"documentLink":"/document/1658226","pdfSize":"884KB"},"refType":"biblio","id":"ref18"},{"order":"19","text":"G. Song and Y. Li, \"Cross-layer optimization for OFDM wireless networks-part I: theoretical framework\", <em>IEEE Trans. Wireless Commun.</em>, vol. 4, pp. 625-634, Mar. 2005.","title":"Cross-layer optimization for OFDM wireless networks-part I: theoretical framework","context":[{"sec":"sec4","text":" For downlink scheduling, it is known that the rate-maximization strategy is to assign the carrier to the user with best channel SNR in that carrier [2], [19], termed as the \\$a\\$-SNR SMuD scheme in [10].","part":"1"},{"sec":"sec4c1","text":"For down-link OFDMA with continuous rate modulation, it is known that the a-SNR ranking carrier competition with WF power allocation achieves the maximum sum rate [2], [10], [19].","part":"1"}],"links":{"documentLink":"/document/1413227","pdfSize":"568KB"},"refType":"biblio","id":"ref19"},{"order":"20","text":"Y. Ma, J. Jin and L. Zhao, \"Channel capacity and fairness of SNR-ranking-based parallel multiuser scheduling\", <em>Proc. IEEE GlobeCom</em>, pp. 1-5, 2006-Dec.","title":"Channel capacity and fairness of SNR-ranking-based parallel multiuser scheduling","context":[{"sec":"sec5","text":" Using \\$a\\$ result in [15], [20], for i.n.d.","part":"1"}],"links":{"documentLink":"/document/4151359","pdfSize":"188KB"},"refType":"biblio","id":"ref20"},{"order":"21","text":"R. Jain, D. Chiu and W. Hawe, <em>A quantitative measure of fairness and discrimination for resource allocation in shared computer systems</em>, Sept. 1984.","title":"A quantitative measure of fairness and discrimination for resource allocation in shared computer systems","context":[{"sec":"sec6","text":"The Jain's fairness metric [21] for the rate fairness scheme will be used to evaluate the performance of the proposed method.","part":"1"}],"refType":"biblio","id":"ref21"}],"articleNumber":"5090000","formulaStrippedArticleTitle":"Rate-maximization scheduling schemes for uplink OFDMA","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5090000/","displayDocTitle":"Rate-maximization scheduling schemes for uplink OFDMA","xploreDocumentType":"Journals & Magazine","isJournal":true,"htmlLink":"/document/5090000/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5090000","openAccessFlag":"F","title":"Rate-maximization scheduling schemes for uplink OFDMA","contentTypeDisplay":"Journals","mlTime":"PT0.495383S","lastupdate":"2021-10-05","contentType":"periodicals","definitions":"false","publicationNumber":"7693"},{"_id":5090002,"references":[{"order":"1","text":"\"ETSI Std. 3GPP TS 25.814\", <em>Physical layer aspects for evolved Universal Terrestrial Radio Access (UTRA)</em>, 2006.","title":"Physical layer aspects for evolved Universal Terrestrial Radio Access (UTRA)","context":[{"sec":"sec1","text":"Discrete Fourier Transform-Spread-Orthogonal Frequency Division Multiple Access (DFT-S-OFDMA) has emerged as the preferred uplink air interface for the next generation cellular systems such as those envisaged by the 3GPP LTE [1].","part":"1"},{"sec":"sec1","text":" A promising scheme, also adopted in the 3GPP LTE, that is enabled due to the use of antenna arrays at the base station, is the SDMA scheme which is sometimes referred to as the virtual Multi-Input Multi-Output (MIMO) scheme [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"H. G. Myung, J. Lim and D. J. Goodman, \"Single carrier FDMA for uplink wireless transmission\", <em>IEEE Veh. Technol. Mag.</em>, vol. 1, pp. 30-38, Sept. 2006.","title":"Single carrier FDMA for uplink wireless transmission","context":[{"sec":"sec1","text":" The main advantage of this multiple access technique is that it results in considerably lower PAPR at each transmitter (user) compared to the classical OFDMA technique [2].","part":"1"}],"links":{"documentLink":"/document/4099344","pdfSize":"1227KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"D. Falconer, S. L. Ariyavisitakul, A. Benyamin-Seeyar and B. Eidson, \"Frequency domain equalization for single-carrier broadband wireless systems\", <em>IEEE Commun. Mag.</em>, vol. 40, pp. 58-66, Apr. 2002.","title":"Frequency domain equalization for single-carrier broadband wireless systems","context":[{"sec":"sec1","text":" The conventional receiver technique involves tone-by-tone single-tap equalization followed by an inverse DFT operation [3].","part":"1"},{"sec":"sec1","text":" The two most promising DFEs are the hybrid DFE proposed in [3], where the feedforward filter is realized in the frequency domain and the feedback filter is realized in the time domain, and the iterative block DFE with soft decision feedback proposed in [10], where even the cancelation is performed in the frequency domain.","part":"1"},{"sec":"sec3a1","text":"The conventional method for demodulating the symbol vector \\$s\\$ in (22) is to estimate the DFT-spread symbol vector \\$x\\$ first, and then recover the data symbol vector \\$s\\$ by an inverse DFT [3], [11].","part":"1"}],"links":{"documentLink":"/document/995852","pdfSize":"146KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"O. Damen, A. Chkeif and J.-C. Belfiore, \"Lattice code decoder for space-time codes\", <em>IEEE Commun. Lett.</em>, vol. 4, pp. 161-163, 2000.","title":"Lattice code decoder for space-time codes","context":[{"sec":"sec1","text":" Unfortunately, the large dimension of the equivalent MIMO model in DFT-S-OFDM systems precludes us from leveraging the sphere decoder [4], [5] which has an exponential complexity in the problem dimension [6].","part":"1"}],"links":{"documentLink":"/document/846498","pdfSize":"105KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"E. Viterbo and J. Boutros, \"A universal lattice code decoder for fading channels\", <em>IEEE Trans. Inform. Theory</em>, vol. 45, pp. 1639-1642, July 1999.","title":"A universal lattice code decoder for fading channels","context":[{"sec":"sec1","text":" Unfortunately, the large dimension of the equivalent MIMO model in DFT-S-OFDM systems precludes us from leveraging the sphere decoder [4], [5] which has an exponential complexity in the problem dimension [6].","part":"1"}],"links":{"documentLink":"/document/771234","pdfSize":"118KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"J. Jalden and B. Ottersten, \"On the complexity of sphere decoding in digital communications\", <em>IEEE Trans. Signal Processing</em>, vol. 53, pp. 1474-1484, Apr. 2005.","title":"On the complexity of sphere decoding in digital communications","context":[{"sec":"sec1","text":" Unfortunately, the large dimension of the equivalent MIMO model in DFT-S-OFDM systems precludes us from leveraging the sphere decoder [4], [5] which has an exponential complexity in the problem dimension [6].","part":"1"}],"links":{"documentLink":"/document/1408197","pdfSize":"377KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"B. Dong, X. Wang and A. Doucet, \"A new class of soft MIMO demodulation algorithms\", <em>IEEE Trans. Signal Processing</em>, vol. 51, pp. 2752-2763, Nov. 2003.","title":"A new class of soft MIMO demodulation algorithms","context":[{"sec":"sec1","text":" Furthermore, the stringent complexity constraints in practical systems also rule out the near-optimal MIMO receivers developed for the narrowband channels, see for instance [7]\u2013[9].","part":"1"}],"links":{"documentLink":"/document/1237402","pdfSize":"814KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"R. Wang and G. B. Giannakis, \"Approaching MIMO channel capacity with reduced-complexity soft sphere decoding\", <em>Proc. IEEE WCNC</em>, vol. 3, pp. 1620-1625, 2004-Mar.","title":"Approaching MIMO channel capacity with reduced-complexity soft sphere decoding","context":[{"sec":"sec1","text":" Furthermore, the stringent complexity constraints in practical systems also rule out the near-optimal MIMO receivers developed for the narrowband channels, see for instance [7]\u2013[8][9].","part":"1"}],"links":{"documentLink":"/document/1311795","pdfSize":"294KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"B. M. Hochwald and S. ten Brink, \"Achieving near-capacity on a multiple-antenna channel\", <em>IEEE Trans. Commun.</em>, vol. 51, pp. 389-399, Mar. 2003.","title":"Achieving near-capacity on a multiple-antenna channel","context":[{"sec":"sec1","text":" Furthermore, the stringent complexity constraints in practical systems also rule out the near-optimal MIMO receivers developed for the narrowband channels, see for instance [7]\u2013[9].","part":"1"}],"links":{"documentLink":"/document/1194444","pdfSize":"597KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"N. Benvenuto and S. Tomasin, \"Iterative design and detection of a DFE in the frequency domain\", <em>IEEE Trans. Commun.</em>, vol. 53, pp. 1867-1875, Nov. 2005.","title":"Iterative design and detection of a DFE in the frequency domain","context":[{"sec":"sec1","text":" The two most promising DFEs are the hybrid DFE proposed in [3], where the feedforward filter is realized in the frequency domain and the feedback filter is realized in the time domain, and the iterative block DFE with soft decision feedback proposed in [10], where even the cancelation is performed in the frequency domain.","part":"1"}],"links":{"documentLink":"/document/1532483","pdfSize":"382KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"J. Zhang, C. Huang, G. Liu and P. Zhang, \"Comparison of the link level performance between OFDMA and SC-FDMA\", <em>Proc. 1st Int. Conf. Commun. Networking in China (ChinaCom'06)</em>, pp. 1-6, 2006-Oct.","title":"Comparison of the link level performance between OFDMA and SC-FDMA","context":[{"sec":"sec3a1","text":"The conventional method for demodulating the symbol vector \\$s\\$ in (22) is to estimate the DFT-spread symbol vector \\$x\\$ first, and then recover the data symbol vector \\$s\\$ by an inverse DFT [3], [11].","part":"1"}],"links":{"documentLink":"/document/4149902","pdfSize":"5871KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"D. Tse and P. Viswanath, Fundamentals of Wireless Communications, Cambridge University Press, 2005.","title":"Fundamentals of Wireless Communications","context":[{"sec":"sec3a1","text":" In particular, a linear MMSE estimate of \\$x_{m}\\$ based on \\$y_{m}\\$ in (21) is given by [12], pp. 359,\n.","part":"1"},{"sec":"sec3b1","text":"The linear MMSE estimate of \\$x_{m}^{(k)}, k=1,2\\$, based on \\$y_{m}\\$ in (38) is given by [12], pp. 360,\n(40) can also be written as.","part":"1"},{"sec":"sec3b2","text":"A few comments are now in order about another candidate receiver for coded multi-user systems, namely the successive interference cancelation (SIC) receiver [12].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1017/CBO9780511807213"},"refType":"biblio","id":"ref12"},{"order":"13","text":"X. Gu, K. Niu and W. Wu, \"A novel efficient soft output demodulation algorithm for high order modulation\", <em>Proc. 4th Int. Conf. Computer Inform. Technol.(CIT'04)</em>, pp. 493-498, 2004-Sept.","title":"A novel efficient soft output demodulation algorithm for high order modulation","context":[{"sec":"sec3a1","text":"With (26)\u2013(28), we can then calculate the LLR of each bit associated with the QAM symbol \\$s_{i}\\$, using for instance the method in [13].","part":"1"},{"sec":"sec3c1","text":"Next, for the conventional receiver, using the method in [13] to compute the LLRs, we need 1, 5, and 9 real multiplications per-bit for QPSK, 16-QAM and 64-QAM, respectively.","part":"1"}],"links":{"documentLink":"/document/1357243","pdfSize":"333KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"J. Axn\u00e4s, <em>Final report on identified RI key technologies system concept and their assessment</em>, Dec. 2005,  [online]  Available: https://www.ist-winner.org/DeliverableDocuments/D2.10.pdf.","title":"Final report on identified RI key technologies, system concept, and their assessment","context":[{"sec":"sec4","text":" The WINNER C2 (urban Macro-cell) channel [14] is used to generate the channel impulse responses.","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"P. J. Davis, Circulant Matrices, New York:Wiley, 1979.","title":"Circulant Matrices","context":[],"refType":"biblio","id":"ref15"}],"articleNumber":"5090002","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Efficient receiver algorithms for DFT-spread OFDM systems","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090002/","displayDocTitle":"Efficient receiver algorithms for DFT-spread OFDM systems","isJournal":true,"htmlLink":"/document/5090002/","isStaticHtml":true,"xploreDocumentType":"Journals & Magazine","articleId":"5090002","openAccessFlag":"F","title":"Efficient receiver algorithms for DFT-spread OFDM systems","contentTypeDisplay":"Journals","mlTime":"PT0.207919S","lastupdate":"2021-10-02","contentType":"periodicals","definitions":"false","publicationNumber":"7693"},{"_id":5090005,"references":[{"order":"1","text":"Y. Wang, X. D. Dong, P. H. Wittke and S. M. Mo, \"Cyclic prefixed single carrier transmission in ultra-wideband communications\", <em>IEEE Trans. Wireless Commun.</em>, vol. 5, no. 8, pp. 2017-2021, Aug. 2006.","title":"Cyclic prefixed single carrier transmission in ultra-wideband communications","context":[{"sec":"sec1","text":"RECENTLY [1], frequency-domain equalization (FDE) techniques have been proposed for ultra-wideband (UWB) systems employing block transmission.","part":"1"},{"sec":"sec1","text":" It has been shown that the SC-FDE UWB is a promising candidate for UWB communications due to its advantages over previous solutions in terms of performance and implementation issues [1].","part":"1"},{"sec":"sec1","text":" The existing channel estimation methods for OFDM systems can be easily generalized to SC-FDE UWB systems through simple modifications [1].","part":"1"},{"sec":"sec2","text":"Consider a SC-FDE system over a UWB channel employing block transmission with a cyclic prefix (CP)[1].","part":"1"}],"links":{"documentLink":"/document/1687714","pdfSize":"334KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"D. Hu, L. H. He and L. X. Yang, \"Joint pilot tone and channel estimator design for OFDM systems\", <em>IEEE Commun. Lett.</em>, vol. 10, no. 10, pp. 695-697, Oct. 2006.","title":"Joint pilot tone and channel estimator design for OFDM systems","context":[{"sec":"sec1","text":" Similar to conventional multi-carrier communications [2], in a UWB system with NBI, robust noise variance and channel estimates are very important for the coherent receiver to recover the data reliably.","part":"1"},{"sec":"sec1","text":" Currently, research on pilot-based linear channel estimation specifically for OFDM systems has been conducted [2], [3], [6]\u2013[10] extensively.","part":"1"}],"links":{"documentLink":"/document/1705903","pdfSize":"159KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"O. Edfors, M. Sandell and J. J. van de Beek, \"OFDM channel estimation by singular value decomposition\", <em>IEEE Trans. Commun.</em>, vol. 46, no. 7, pp. 931-939, July 1998.","title":"OFDM channel estimation by singular value decomposition","context":[{"sec":"sec1","text":" In [3], it is suggested to use high dummy SNR value as the nominal design parameter.","part":"1"},{"sec":"sec1","text":" Currently, research on pilot-based linear channel estimation specifically for OFDM systems has been conducted [2], [3], [6]\u2013[10] extensively.","part":"1"}],"links":{"documentLink":"/document/701321","pdfSize":"308KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"S. M. Kay, Fundamentals of Statistical Signal Processing: Estimation Theory, Prentice-Hall, 1993.","title":"Fundamentals of Statistical Signal Processing: Estimation Theory","context":[{"sec":"sec1","text":" The conventional method [4] cannot obtain the noise variance in case of using simple LS channel estimation.","part":"1"},{"sec":"sec4a","text":" It should be noted that the estimator based on (7) incurs a performance loss of about 3 dB compared to the regular MMSE noise variance estimator [4] whereas the estimator based on (8) can attain the CRB of the MMSE estimator due to its data set size of \\$N\\$.","part":"1"},{"sec":"sec4b","text":" From (13) and (17), when NBI does not exist, if \\$r_{d}\\$ is set to \\$K_{H}-K_{L}+1\\$, then the noise variance estimator (16) using one pilot block (7 (7)) can attain the same estimation variance as the method in [5], and (16) using two pilot blocks (8 (8)) can attain the same variance as the method in [4].","part":"1"},{"sec":"sec4b","text":" When NBI is present, the estimator in [4], [5] becomes inaccurate, while the proposed method (16) remains effective if \\$r_{d}\\$ is reduced appropriately: smaller \\$r_{d}\\$ leads to better robustness against NBI at the cost of poorer estimation accuracy (17).","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"D. Wang, L. G. Jiang and C. He, \"Noise variance estimation and optimal sequences for channel estimation in SC-FDE UWB systems\", <em>Electron. Lett.</em>, vol. 43, no. 11, pp. 621-623, May 2007.","title":"Noise variance estimation and optimal sequences for channel estimation in SC-FDE UWB systems","context":[{"sec":"sec1","text":" To overcome this problem, [5] proposes a noise variance estimator using the LS channel estimates with the aid of complex-valued pilot symbols in SC-FDE UWB systems.","part":"1"},{"sec":"sec3","text":" If only one pilot block is available in the UWB system, the conjugate symmetry property (CSP) of the UWB channel frequency response can be exploited [5] to construct a complex data vector whose \\$k\\$-th element is.","part":"1"},{"sec":"sec4a","text":" In the absence of NBI, the random sequence \\$(D_{K_{L}}, \\ldots, D_{k}, \\ldots, D_{K_{H}})\\$ is statistically independent and identically distributed (i.i.d.), so the parameter \\$\\lambda\\$ or equivalently \\$\\sigma_{W}^{2}\\$ can be estimated by equating the sample mean and the statistical mean, as and the corresponding estimation variance is given by When (7) is used above, we reproduce the ML estimator in [5].","part":"1"},{"sec":"sec4b","text":" When the UWB system is overlapped by the strong NBI signal, the original ML estimator in [5] can only give an estimate of total power including the noise and the interference, and no information on the noise variance itself can be provided.","part":"1"},{"sec":"sec4b","text":" From (13) and (17), when NBI does not exist, if \\$r_{d}\\$ is set to \\$K_{H}-K_{L}+1\\$, then the noise variance estimator (16) using one pilot block (7 (7)) can attain the same estimation variance as the method in [5], and (16) using two pilot blocks (8 (8)) can attain the same variance as the method in [4].","part":"1"},{"sec":"sec4b","text":" When NBI is present, the estimator in [4], [5] becomes inaccurate, while the proposed method (16) remains effective if \\$r_{d}\\$ is reduced appropriately: smaller \\$r_{d}\\$ leads to better robustness against NBI at the cost of poorer estimation accuracy (17).","part":"1"},{"sec":"sec6a","text":"In Fig. 2, assuming that NBI is absent, we compare the proposed RNV noise variance estimator at different rank orders \\$r_{d}\\$ to the conventional MMSE method and the ML method in [5], in terms of the theoretical and simulated estimation variances of \\$\\sigma_{w}^{2}\\$.","part":"1"},{"sec":"sec6a","text":" Note that the RNVE1 and RNVE2 methods have the same estimation variance as the ML estimator in [5] when \\$r_{d}=N/2-1\\$, and the RNVE2 method attains MMSE performance when \\$r_{d}=N\\$.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:20070068","pdfSize":"71KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"J. J. van de Beek, O. Edfors and M. Sandell, \"On channel estimation in OFDM systems\", <em>Proc. IEEE Vehicular Technology Conference (VTC)</em>, vol. 2, pp. 815-819, 1995-July.","title":"On channel estimation in OFDM systems","context":[{"sec":"sec1","text":" Currently, research on pilot-based linear channel estimation specifically for OFDM systems has been conducted [2], [3], [6]\u2013[10] extensively.","part":"1"}],"links":{"documentLink":"/document/504981","pdfSize":"495KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"Y. Wang and X. D. Dong, \"Frequency-domain channel estimation for SC-FDE in UWB communications\", <em>IEEE Trans. Commun.</em>, vol. 54, no. 12, pp. 2155-2163, Dec. 2006.","title":"Frequency-domain channel estimation for SC-FDE in UWB communications","context":[{"sec":"sec1","text":" Currently, research on pilot-based linear channel estimation specifically for OFDM systems has been conducted [2], [3], [6]\u2013[7][10] extensively.","part":"1"},{"sec":"sec1","text":" Specifically, if the information on noise variance and NBI is known a priori, the redesigned MMSE (RMMSE) estimator [11] can give performance very close to the non-jammed performance of the conventional MMSE estimator [7].","part":"1"},{"sec":"sec1","text":" Then, the conventional linear MMSE channel estimator [7] is redesigned to mitigate the interference for SC-FDE systems as is done in multi-carrier systems [11].","part":"1"},{"sec":"sec2","text":" Alternatively, similar to multi-carrier systems [11], we may redesign the conventional linear MMSE channel estimator [7] as which is called the redesigned MMSE (RMMSE) estimator in this paper. \\${\\bf R}_{{\\rm HH}}\\$ is the channel auto-correlation matrix and \\${\\bf J}({\\bf e})\\$ is the diagonal matrix with ones on the diagonal corresponding to the jammed frequency bins and zeros to the non-jammed ones.","part":"1"},{"sec":"sec2","text":" Nevertheless, it has the same high complexity order as the original MMSE estimator [7] and channel statistics are assumed known a priori.","part":"1"}],"links":{"documentLink":"/document/4026730","pdfSize":"963KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"L. Deneire, P. Vandenameele, L. Van der Perre, B. Gyselinckx and M. Engels, \"A low-complexity ML channel estimator for OFDM\", <em>IEEE Trans. Commun.</em>, vol. 51, no. 2, pp. 135-140, Feb. 2003.","title":"A low-complexity ML channel estimator for OFDM","context":[{"sec":"sec1","text":" Currently, research on pilot-based linear channel estimation specifically for OFDM systems has been conducted [2], [3], [6]\u2013[8][10] extensively.","part":"1"},{"sec":"sec1","text":" An alternative to the first approach is to modify the regular maximum-likelihood (ML) [8] estimator by whitening the received signal via the estimated noise correlation matrix [12], which is more robust to the NBI than the regular ML method and has lower complexity than the RMMSE method, but it requires the knowledge of channel length which may be unknown in practice and may also vary with the propagation environment.","part":"1"}],"links":{"documentLink":"/document/1190738","pdfSize":"357KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"A. Chini, Y. Y. Wu, M. El-Tanany and S. Mahmoud, \"Filtered decision feedback channel estimation for OFDM-based DTV terrestrial broadcasting systems\", <em>IEEE Trans. Broadcasting</em>, vol. 44, no. 1, pp. 2-11, Mar. 1998.","title":"Filtered decision feedback channel estimation for OFDM-based DTV terrestrial broadcasting systems","context":[{"sec":"sec1","text":" Currently, research on pilot-based linear channel estimation specifically for OFDM systems has been conducted [2], [3], [6]\u2013[9][10] extensively.","part":"1"}],"links":{"documentLink":"/document/713051","pdfSize":"675KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"H. Zamiri-Jafarian, M. J. Omidi and S. Pasupathy, \"Improved channel estimation using noise reduction for OFDM systems\", <em>Proc. IEEE Vehicular Technology Conference (VTC)</em>, vol. 57, no. 2, pp. 1308-1312, 2003-Apr.","title":"Improved channel estimation using noise reduction for OFDM systems","context":[{"sec":"sec1","text":" Currently, research on pilot-based linear channel estimation specifically for OFDM systems has been conducted [2], [3], [6]\u2013[10] extensively.","part":"1"}],"links":{"documentLink":"/document/1207839","pdfSize":"217KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"C. S. Patel, G. L. Stuber and T. G. Pratt, \"Analysis of OFDM/MC-CDMA under imperfect channel estimation and jamming\", <em>Proc. IEEE Wireless Communications and Networking Conference (WCNC)</em>, vol. 2, pp. 954-958, 2004-Mar.","title":"Analysis of OFDM/MC-CDMA under imperfect channel estimation and jamming","context":[{"sec":"sec1","text":" Thus, when NBI is present, these estimators become inaccurate unless they are redesigned with the NBI in mind [11], [12].","part":"1"},{"sec":"sec1","text":" The first approach modifies the conventional linear channel estimators [11]\u2013[13] according to the available side information about the NBI, while the second approach uses nonlinear channel estimators based on robust statistics [14]\u2013[19], which does not require information about the NBI signal.","part":"1"},{"sec":"sec1","text":" Specifically, if the information on noise variance and NBI is known a priori, the redesigned MMSE (RMMSE) estimator [11] can give performance very close to the non-jammed performance of the conventional MMSE estimator [7].","part":"1"},{"sec":"sec1","text":" Then, the conventional linear MMSE channel estimator [7] is redesigned to mitigate the interference for SC-FDE systems as is done in multi-carrier systems [11].","part":"1"},{"sec":"sec2","text":" Alternatively, similar to multi-carrier systems [11], we may redesign the conventional linear MMSE channel estimator [7] as which is called the redesigned MMSE (RMMSE) estimator in this paper. \\${\\bf R}_{{\\rm HH}}\\$ is the channel auto-correlation matrix and \\${\\bf J}({\\bf e})\\$ is the diagonal matrix with ones on the diagonal corresponding to the jammed frequency bins and zeros to the non-jammed ones.","part":"1"}],"links":{"documentLink":"/document/1311315","pdfSize":"272KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"M. Ghosh and V. Gaddam, \"Bluetooth interference cancellation for 802.11g WLAN receivers\", <em>Proc. IEEE International Conference on Communications (ICC)</em>, vol. 2, pp. 1169-1173, 2003-May.","title":"Bluetooth interference cancellation for 802.11g WLAN receivers","context":[{"sec":"sec1","text":" Thus, when NBI is present, these estimators become inaccurate unless they are redesigned with the NBI in mind [11], [12].","part":"1"},{"sec":"sec1","text":" The first approach modifies the conventional linear channel estimators [11]\u2013[12][13] according to the available side information about the NBI, while the second approach uses nonlinear channel estimators based on robust statistics [14]\u2013[19], which does not require information about the NBI signal.","part":"1"},{"sec":"sec1","text":" An alternative to the first approach is to modify the regular maximum-likelihood (ML) [8] estimator by whitening the received signal via the estimated noise correlation matrix [12], which is more robust to the NBI than the regular ML method and has lower complexity than the RMMSE method, but it requires the knowledge of channel length which may be unknown in practice and may also vary with the propagation environment.","part":"1"},{"sec":"sec6c","text":" The methods considered include the proposed RCE methods with MRNVE, the RMMSE estimator (where noise variance, NBI position and channel statistics are assumed known a priori to provide a basis for comparison), two robust CRM estimators (HME and HMEVTE) with 5 iterations, as well as the modified ML estimator (MMLE) in [12] and HANE [13] whose noise variance and NBI side information are obtained from the two pilot blocks.","part":"1"}],"links":{"documentLink":"/document/1204552","pdfSize":"220KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"M. Han, T. Yu and J. Kim, \"OFDM channel estimation with jammed pilot detector under narrow-hand jamming\", <em>IEEE Trans. Veh. Technol.</em>, vol. 57, no. 3, pp. 1934-1939, May 2008.","title":"OFDM channel estimation with jammed pilot detector under narrow-hand jamming","context":[{"sec":"sec1","text":" The first approach modifies the conventional linear channel estimators [11]\u2013[13] according to the available side information about the NBI, while the second approach uses nonlinear channel estimators based on robust statistics [14]\u2013[19], which does not require information about the NBI signal.","part":"1"},{"sec":"sec1","text":" Recently, in [13], a low complexity channel estimation scheme is proposed for the case when only one subcarrier is affected by a strong jammer, and the differential signals for the LS channel estimates in multiple OFDM symbols are used to detect the NBI location.","part":"1"},{"sec":"sec3","text":"If two pilot blocks are utilized, \\$\\Delta\\hat{H}_{k}\\$ may alternatively be defined as [13]  which does not exploit the CSP of the UWB channel and is therefore applicable to other systems as well.","part":"1"},{"sec":"sec5b","text":" Only Han's estimator (HANE) [13] has lower complexity, but it is limited to one jammed frequency bin.","part":"1"},{"sec":"sec6b","text":"Fig. 4 compares the NBI detection performance of the ideal CFAR detector using the true noise variance, the RNVE-based CFAR detector and the detector reported in [13] (HAN-detector), in terms of the detection and false alarm probabilities for a single jammed frequency bin at \\${\\rm SNR}=10\\$ dB and different INRs.","part":"1"},{"sec":"sec6c","text":" The methods considered include the proposed RCE methods with MRNVE, the RMMSE estimator (where noise variance, NBI position and channel statistics are assumed known a priori to provide a basis for comparison), two robust CRM estimators (HME and HMEVTE) with 5 iterations, as well as the modified ML estimator (MMLE) in [12] and HANE [13] whose noise variance and NBI side information are obtained from the two pilot blocks.","part":"1"}],"links":{"documentLink":"/document/4357449","pdfSize":"398KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"W. Bai, C. He, L. G. Jiang and \u03a7. X. Li, \"Robust channel estimation in MIMO-OFDM systems\", <em>Electron. Lett.</em>, vol. 39, no. 2, pp. 242-244, Jan. 2003.","title":"Robust channel estimation in MIMO-OFDM systems","context":[{"sec":"sec1","text":" The first approach modifies the conventional linear channel estimators [11]\u2013[13] according to the available side information about the NBI, while the second approach uses nonlinear channel estimators based on robust statistics [14]\u2013[19], which does not require information about the NBI signal.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:20030134","pdfSize":"309KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"S. Kalyani and K. Giridhar, \"Mitigation of error propagation in decision directed OFDM channel tracking using generalized M estimators\", <em>IEEE Trans. Signal Processing</em>, vol. 55, no. 5, pp. 1659-1672, May 2007.","title":"Mitigation of error propagation in decision directed OFDM channel tracking using generalized M estimators","context":[{"sec":"sec1","text":" The first approach modifies the conventional linear channel estimators [11]\u2013[13] according to the available side information about the NBI, while the second approach uses nonlinear channel estimators based on robust statistics [14]\u2013[15][19], which does not require information about the NBI signal.","part":"1"}],"links":{"documentLink":"/document/4156399","pdfSize":"667KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"T. Anil Kumar, K. Deergha Rao and M. N. Swamy, \"A robust technique for multiuser detection in non Gaussian channels\", <em>Proc. IEEE International Midwest Symposium on Circuits and Systems</em>, vol. 3, pp. 247-250, 2004-July.","title":"A robust technique for multiuser detection in non Gaussian channels","context":[{"sec":"sec1","text":" The first approach modifies the conventional linear channel estimators [11]\u2013[13] according to the available side information about the NBI, while the second approach uses nonlinear channel estimators based on robust statistics [14]\u2013[16][19], which does not require information about the NBI signal.","part":"1"}],"links":{"documentLink":"/document/1354338","pdfSize":"287KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"H. Cheng, Z. G. Zhang and S. C. Chan, \"Robust channel estimation and multiuser detection for MC-CDMA systems under narrowband interference\", <em>Proc. IEEE International Symposium on Circuits and Systems (ISCAS)</em>, pp. 1563-1566, 2006-May.","title":"Robust channel estimation and multiuser detection for MC-CDMA systems under narrowband interference","context":[{"sec":"sec1","text":" The first approach modifies the conventional linear channel estimators [11]\u2013[13] according to the available side information about the NBI, while the second approach uses nonlinear channel estimators based on robust statistics [14]\u2013[17][19], which does not require information about the NBI signal.","part":"1"}],"links":{"documentLink":"/document/1692897","pdfSize":"1011KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"A. Basu and K. K. Paliwal, \"Robust M-estimates and generalized M-estimates for autoregressive parameter estimation\", <em>Proc. Fourth IEEE Region 10 International Conference (TENCON</em>, pp. 355-358, 1989-Nov.","title":"Robust M-estimates and generalized M-estimates for autoregressive parameter estimation","context":[{"sec":"sec1","text":" The first approach modifies the conventional linear channel estimators [11]\u2013[13] according to the available side information about the NBI, while the second approach uses nonlinear channel estimators based on robust statistics [14]\u2013[18][19], which does not require information about the NBI signal.","part":"1"},{"sec":"sec1","text":" Among the second kind of approaches, the reported methods in [18], [19] use the M-estimate theory to solve the channel estimation problem in the presence of NBI.","part":"1"}],"links":{"documentLink":"/document/176958","pdfSize":"515KB"},"refType":"biblio","id":"ref18"},{"order":"19","text":"S. Kalyani and K. Giridhar, \"Extreme value theory based OFDM channel estimation in the presence of narrowband interference\", <em>Proc. IEEE Global Telecommunications Conference (GLOBECOM)</em>, pp. 1-5, 2006-Nov.","title":"Extreme value theory based OFDM channel estimation in the presence of narrowband interference","context":[{"sec":"sec1","text":" The first approach modifies the conventional linear channel estimators [11]\u2013[13] according to the available side information about the NBI, while the second approach uses nonlinear channel estimators based on robust statistics [14]\u2013[19], which does not require information about the NBI signal.","part":"1"},{"sec":"sec1","text":" Among the second kind of approaches, the reported methods in [18], [19] use the M-estimate theory to solve the channel estimation problem in the presence of NBI.","part":"1"},{"sec":"sec1","text":" For a better estimate, a new M-estimator using both Huber's cost function and extreme value theory has been proposed for OFDM channel estimation with NBI [19].","part":"1"},{"sec":"sec6c","text":" As described in [19], the HMEVT estimator is more robust than the HM estimator only due to its use of Huber's cost function, but it still gives larger estimation errors than the RMMSE method and is inferior to the proposed RCE methods in terms of both estimation accuracy and complexity.","part":"1"}],"links":{"documentLink":"/document/4151173","pdfSize":"192KB"},"refType":"biblio","id":"ref19"},{"order":"20","text":"J. Hawkes, \"On the Asymptotic Behaviour of Sample Spacings\", <em>Math. Proc. Cambridge Philos. Soc.</em>, 1981.","title":"On the Asymptotic Behaviour of Sample Spacings","context":[{"sec":"sec1","text":" In Section IV, the robust noise variance (RNV) estimator is proposed, which avoids the impact of NBI by using order statistics (OS) [20], and it is also analyzed in detail.","part":"1"},{"sec":"sec4b","text":"The problem of noise variance estimation using some smallest values of samples can be solved by the OS theory [20].","part":"1"},{"sec":"sec4b","text":" For \\$1\\leq r_{d}\\leq K_{H}-K_{L}+1,\\, D_{(r_{d})}\\$ is then the \\$r_{d}\\$-th order statistic [20].","part":"1"},{"sec":"sec4b","text":" If each \\$D_{k}\\$ has p.d.f. \\$f(\\cdot)\\$ and cumulative distribution function (c.d.f.) \\$F(\\cdot)\\$, the joint p.d.f. of the first \\$r_{d}\\$ order statistics \\$D_{(1)}\\leq D_{(2)}\\leq \\cdots \\leq D_{(r_{d}-1)}\\leq D_{(r_{d})}\\$ can be given by [20] .","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1017/S0305004100058758"},"refType":"biblio","id":"ref20"},{"order":"21","text":"H. Q. Quach, <em>Narrowband interference detection and mitigation for indoor ultra-wideband communication systems</em>, 2006.","title":"Narrowband interference detection and mitigation for indoor ultra-wideband communication systems","context":[{"sec":"sec2","text":" For example, one type of non-impulsive OFDM signal has bandwidth 17 MHz [21], which corresponds to about 9 consecutive frequency bins in the considered UWB system with 500 MHz bandwidth and block size \\$N=256\\$.","part":"1"}],"refType":"biblio","id":"ref21"},{"order":"22","text":"J. G. Proakis, Digital Communications, McGraw-Hill Companies, Inc., 2001.","title":"Digital Communications","context":[{"sec":"sec3","text":" We can then construct samples of noise variance as which are independent and follow the same exponential distribution with parameter \\$\\lambda=1/2\\sigma^{2}=1/\\sigma_{W}^{2}\\$ and probability density function \\$({\\rm p}.{\\rm d}.{\\rm f}.)\\$, [22]  so the noise variance \\$\\sigma_{W}^{2}\\$ can be estimated from them.","part":"1"}],"refType":"biblio","id":"ref22"},{"order":"23","text":"V. Anastassopoulos and G. Lampropoulos, \"A new and robust CFAR detection algorithm\", <em>IEEE Trans. Aerospace and Electron. Syst.</em>, vol. 28, no. 2, pp. 420-427, Apr. 1992.","title":"A new and robust CFAR detection algorithm","context":[{"sec":"sec3","text":" Based on the samples in (9), NBI identification in the LS channel estimates can thus be modeled as a general CFAR [23] detection problem under the Swerling case 1/2 target and be solved by a general CFAR detector.","part":"1"},{"sec":"sec5a1","text":" Since \\$\\sigma_{W}^{\\hat{2}}\\$ is estimated by (16), the probability of false alarm \\$P_{fa}\\$ can be given by [23], [24]  and the corresponding detection probability \\$P_{d}\\$ is given by.","part":"1"}],"links":{"documentLink":"/document/144568","pdfSize":"670KB"},"refType":"biblio","id":"ref23"},{"order":"24","text":"D. T. Nagle and J. Saniie, \"Performance analysis of linearly combined order statistic CFAR detectors\", <em>IEEE Trans. Aerospace and Electron. Syst.</em>, vol. 31, no. 2, pp. 522-533, Apr. 1995.","title":"Performance analysis of linearly combined order statistic CFAR detectors","context":[{"sec":"sec5a1","text":" Since \\$\\sigma_{W}^{\\hat{2}}\\$ is estimated by (16), the probability of false alarm \\$P_{fa}\\$ can be given by [23], [24]  and the corresponding detection probability \\$P_{d}\\$ is given by.","part":"1"}],"links":{"documentLink":"/document/381903","pdfSize":"1430KB"},"refType":"biblio","id":"ref24"},{"order":"25","text":"T. Kasparis, M Georgiopoulos and E. Payne, \"Non-linear filtering techniques for narrowband interference rejection in direct sequence spread-spectrum systems\", <em>Proc. IEEE Military Communications Conference (MILCOM</em>, vol. 1, pp. 360-364, 1991-Dec.","title":"Non-linear filtering techniques for narrowband interference rejection in direct sequence spread-spectrum systems","context":[{"sec":"sec5a2","text":"The other method, called CMF-RCE, is based on the conditional median filtering (CMF) concept originally proposed in [25] to handle large outliers.","part":"1"},{"sec":"sec5a2","text":" However, the threshold parameter of the CMF method in [25] is not easy to determine and the frequency response of UWB channel is not a smooth signal due to its extreme frequency selectivity.","part":"1"}],"links":{"documentLink":"/document/258274","pdfSize":"279KB"},"refType":"biblio","id":"ref25"},{"order":"26","text":"\"IEEE P802.15.3a Working Group, P802.15-02/490rl-SG3a\", <em>Channel modeling subcommittee report (final)</em>, Feb. 2003.","title":"Channel modeling subcommittee report (final)","context":[{"sec":"sec6","text":" Each simulation uses 100 different equivalent UWB channel realizations, each obtained by convolving the Nyquist pulse-shaping filter with a roll off factor of 0.5 at the transmitter, the matched filter at the receiver, and a channel realization randomly generated according to the CM1 channel model in IEEE 802.15.3a [26].","part":"1"}],"refType":"biblio","id":"ref26"},{"order":"27","text":"D. C. Chu, \"Polyphase codes with good periodic correlation properties\", <em>IEEE Trans. Inform. Theory</em>, vol. 18, no. 4, pp. 531-532, July 1972.","title":"Polyphase codes with good periodic correlation properties","context":[],"links":{"documentLink":"/document/1054840","pdfSize":"202KB"},"refType":"biblio","id":"ref27"}],"articleNumber":"5090005","formulaStrippedArticleTitle":"Robust noise variance and channel estimation for SC-FDE UWB systems under narrowband interference","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5090005/","displayDocTitle":"Robust noise variance and channel estimation for SC-FDE UWB systems under narrowband interference","xploreDocumentType":"Journals & Magazine","isJournal":true,"htmlLink":"/document/5090005/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5090005","openAccessFlag":"F","title":"Robust noise variance and channel estimation for SC-FDE UWB systems under narrowband interference","contentTypeDisplay":"Journals","mlTime":"PT8.209799S","lastupdate":"2021-11-07","contentType":"periodicals","definitions":"false","publicationNumber":"7693"},{"_id":5090006,"references":[{"order":"1","text":"<em>Sat3Play Phase 1</em>, July 2008.","title":"Sat3Play Phase 1","context":[{"sec":"sec1","text":"NEXT generation satellite services, like digital TV broadcasting, internet access as well as voice-over-IP, have very stringent requirements in terms of bandwidth and error rate performance [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"\"ETSI EN 302 307 DVB\", <em>Digital Video Broadcasting Second generation framing structure for broadband satellite applications</em>, 2005.","title":"Digital Video Broadcasting Second generation framing structure for broadband satellite applications","context":[{"sec":"sec1","text":" APSK modulations show superior performance over nonlinear satellite channels than traditional square-or cross-quadrature amplitude modulation (QAM) constellations and have been adopted in the current DVB-S2 satellite standard [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"T. A. N. Rydbeck and C. E. Sundberg, \"Continuous phase modulation (CPM) part I and part II\", <em>IEEE Trans. Commun.</em>, vol. 29, pp. 196-225, Mar. 1981.","title":"Continuous phase modulation (CPM), part I and part II","context":[{"sec":"sec1","text":"Continuous phase modulation (CPM) [3], [4] is a bandwidth and energy efficient digital modulation scheme with constant envelope, characteristic that makes it particularly appealing for band-limited systems employing non-linear power amplifiers, such as satellite communication systems.","part":"1"},{"sec":"sec2a","text":" The CPM signal can be described as [3]:  where \\$f_{0}, \\psi_{0}\\$, and w denote the carrier frequency, the initial phase shift, and the sequence of \\$M\\$-ary symbols \\$w_{i}\\$, respectively, and \\$\\psi(t, {\\rm w})\\$ is the information carrying phase, given by  \\$f(t)\\$ is the phase pulse, which is the integral of a positive normalized frequency pulse \\$g(t)\\$.","part":"1"},{"sec":"sec7a","text":"Define also the difference sequences \\$\\tilde{{\\rm v}}\\buildrel{\\triangle}\\over{=}\\hat{{\\rm v}}-{\\rm v}\\$ and \\$\\tilde{{\\rm w}}\\buildrel{\\triangle}\\over{=}\\hat{{\\rm w}}-{\\rm w}\\$[3], [5], where the elements of \\$\\tilde{{\\rm v}},\\tilde{v}_{i}\\$, and of \\$\\tilde{{\\bf w}},\\,\\tilde{w}_{i}\\$, take values in \\$\\{0, \\pm 1, \\ldots, \\pm(M-1)\\}\\$. \\$v_{i}\\$ and \\$\\hat{v}_{i}\\$ (cor-respondingly \\$w_{i}\\$ and \\$\\hat{w}_{i}\\$) denote the transmitted symbol and the detected symbol, respectively.","part":"1"}],"links":{"documentLink":"/document/1095001","pdfSize":"995KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"J. B. Anderson, T. Aulin and C. E. Sundberg, Digital Phase Modulation, Springer, 1986.","title":"Digital Phase Modulation","context":[{"sec":"sec1","text":"Continuous phase modulation (CPM) [3], [4] is a bandwidth and energy efficient digital modulation scheme with constant envelope, characteristic that makes it particularly appealing for band-limited systems employing non-linear power amplifiers, such as satellite communication systems.","part":"1"},{"sec":"sec2b","text":" At time kT, the sampled vector output of the filter bank represents a sufficient statistic needed for a ML detection [4], [5].","part":"1"},{"sec":"sec3","text":" Due to the memory effect introduced by CPM, the optimum input distribution needed for capacity computation is difficult to obtain [4].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-1-4899-2031-7"},"refType":"biblio","id":"ref4"},{"order":"5","text":"P. Moqvist and T. M. Aulin, \"Serially concatenated continuous phase modulation with iterative decoding\", <em>IEEE Trans. Commun.</em>, vol. 49, pp. 1901-1915, Nov. 2001.","title":"Serially concatenated continuous phase modulation with iterative decoding","context":[{"sec":"sec1","text":" Several papers have addressed the concatenation of a forward error correcting (FEC) code with CPM (SCCPM) [5]\u2013[7].","part":"1"},{"sec":"sec1","text":" In [5] a detailed analysis of the serial concatenation of outer convolutional code and inner CPM was given.","part":"1"},{"sec":"sec1","text":" The analysis in [5] was later extended in [7] to convolutional codes over rings and symbol interleaving, improving performance mainly in the waterfall (WF) region.","part":"1"},{"sec":"sec2b","text":" At time kT, the sampled vector output of the filter bank represents a sufficient statistic needed for a ML detection [4], [5].","part":"1"},{"sec":"sec2b","text":" Therefore, a posteriori probability decoding can be applied [5].","part":"1"},{"sec":"sec3","text":"The spectral efficiency (SE) of coded CPM can be approximated by [5]  where \\$R_{0}\\$ is the rate of the outer code and \\$B_{u}\\$ is the normalized double-sided uncoded bandwidth, which depends on \\$M, L\\$, the pulse type, and the modulation index \\$h\\$[12].","part":"1"},{"sec":"sec5a","text":"The EF performance of concatenated CPM systems can be analyzed by using union bound techniques for SCCs [5], [16].","part":"1"},{"sec":"sec5a","text":" Using the concept of uniform interleaver, \\$B_{\\cal D}\\$ can be computed from the weight enumerating function (WEF) of the outer code, and the input-output weight enumerating function (IOWEF) of the CPM [5], [16],  where \\$A_{l}^{{\\cal C}_{o}}\\$ are the coefficients of the WEF of the outer code (i.e., the number of codewords of weight \\$l\\$), and \\$A_{l,{\\cal D}}^{C_{i}}\\$ are the coefficients of the IOWEF of the CPM (i.e., the number of codewords of input weight \\$l\\$ and normalized squared Euclidean distance \\${\\cal D}\\$).","part":"1"},{"sec":"sec5a","text":"In [5], [16] it was shown that the dominant contribution to the bound (5) for large interleaver length \\$N\\$ is given by the term with largest exponent, \\$\\alpha_{\\max}=\\max\\{n^{o}+n^{i}-l-1\\}\\$, where \\$n^{o}\\$ and \\$n^{i}\\$ are the number of error events of the outer code and of the inner CPM, respectively.","part":"1"},{"sec":"sec5b","text":"Serially concatenated CPM with bit interleaving has commonly considered the use of convolutional code as outer code [5], [6].","part":"1"},{"sec":"sec5b","text":" The use of eBCH codes has several advantages with respect to CCs commonly used in the literature [5], [6].","part":"1"},{"sec":"sec7","text":" Significant gains with respect to SCCPM with bit interleaving [5] were reported, at the expense of some loss in terms of error floor.","part":"1"},{"sec":"sec7a","text":"Define also the difference sequences \\$\\tilde{{\\rm v}}\\buildrel{\\triangle}\\over{=}\\hat{{\\rm v}}-{\\rm v}\\$ and \\$\\tilde{{\\rm w}}\\buildrel{\\triangle}\\over{=}\\hat{{\\rm w}}-{\\rm w}\\$[3], [5], where the elements of \\$\\tilde{{\\rm v}},\\tilde{v}_{i}\\$, and of \\$\\tilde{{\\bf w}},\\,\\tilde{w}_{i}\\$, take values in \\$\\{0, \\pm 1, \\ldots, \\pm(M-1)\\}\\$. \\$v_{i}\\$ and \\$\\hat{v}_{i}\\$ (cor-respondingly \\$w_{i}\\$ and \\$\\hat{w}_{i}\\$) denote the transmitted symbol and the detected symbol, respectively.","part":"1"},{"sec":"sec8","text":" For comparison purposes we also report in the figure the performance for a 4-state CC [5], the 16-state ring CC in [7], as well as for a 16-state CC, 32-state CC, and 64-state CC.","part":"1"}],"links":{"documentLink":"/document/966054","pdfSize":"402KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"K. R. Narayanan and G. L. St\u00fcber, \"Performance of trellis-coded CPM with iterative demodulation and decoding\", <em>IEEE Trans. Commun.</em>, vol. 49, pp. 676-687, Apr. 2001.","title":"Performance of trellis-coded CPM with iterative demodulation and decoding","context":[{"sec":"sec1","text":" Several papers have addressed the concatenation of a forward error correcting (FEC) code with CPM (SCCPM) [5]\u2013[6][7].","part":"1"},{"sec":"sec5b","text":"Serially concatenated CPM with bit interleaving has commonly considered the use of convolutional code as outer code [5], [6].","part":"1"},{"sec":"sec5b","text":" The use of eBCH codes has several advantages with respect to CCs commonly used in the literature [5], [6].","part":"1"}],"links":{"documentLink":"/document/917774","pdfSize":"306KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"M. Xiao and T. M. Aulin, \"Serially concatenated continuous phase modulation with convolutional codes over rings\", <em>IEEE Trans. Commun.</em>, vol. 54, pp. 1385-1396, Nov. 2006.","title":"Serially concatenated continuous phase modulation with convolutional codes over rings","context":[{"sec":"sec1","text":" Several papers have addressed the concatenation of a forward error correcting (FEC) code with CPM (SCCPM) [5]\u2013[7].","part":"1"},{"sec":"sec1","text":" The analysis in [5] was later extended in [7] to convolutional codes over rings and symbol interleaving, improving performance mainly in the waterfall (WF) region.","part":"1"},{"sec":"sec7","text":"A serially concatenated CPM scheme consisting of an outer convolutional code over rings and symbol interleaving was proposed in [7], with excellent performance in terms of convergence threshold.","part":"1"},{"sec":"sec7","text":" The codes in [7] were restricted to rate-1/2, and \\$M=p\\$.","part":"1"},{"sec":"sec7","text":" This scheme is inspired by the one proposed in [7].","part":"1"},{"sec":"sec7a","text":"Similarly to the binary case, the frame error rate for SCCPM with symbol interleaving can be upper bounded by (5) with \\$B_{{\\cal D}}\\$ given by [7]  where \\$A_{\\bar{l}}^{{\\cal C}_{o}}\\$ denote the number of outer code codewords \\$\\tilde{{\\rm v}}\\$ of vector weight \\$\\tilde{l}\\$ and \\$A_{\\bar{l},{\\cal D}}^{{\\cal C}_{i}}\\$ denote the number of CPM codewords generated by input sequences \\$\\tilde{{\\rm w}}\\$ of input vector weight \\$\\tilde{l}\\$ and distance \\${\\cal D}\\$.","part":"1"},{"sec":"sec7a","text":" However, for symbol interleaving we need to consider both the order and the position of the nonzero symbols in the sequences [7].","part":"1"},{"sec":"sec7a","text":" In [7] a truncated bound was proposed, based on the use of the difference trellis (super-trellis) to compute \\$A_{\\tilde{l}}^{{\\cal C}_{o}}\\$.","part":"1"},{"sec":"sec7a","text":" Therefore, in [7] the computation was limited to few dominant terms.","part":"1"},{"sec":"sec7a","text":" Then, from \\$A_{\\bar{l}}^{{\\cal C}_{o}}\\$, the coefficients \\$A_{\\bar{l}}^{{\\cal C}_{o}}\\$ can be obtained as follows: for each vector \\$\\bar{l}\\$ such that \\$A_{\\bar{l}}^{{\\cal C}_{o}}\\neq 0\\$, we need to consider all possible difference symbol vectors \\$\\tilde{l}\\$ congruent11We say that vectors \\$\\tilde{l}\\$ and \\$\\bar{l}\\$ are congruent if there exist two sequences \\$\\hat{{\\rm v}}\\$ and v such that the difference sequence \\$\\overline{{\\rm v}}\\buildrel{\\triangle}\\over{=}\\hat{{\\rm v}}-{\\rm v}\\$ has vector weight \\$\\tilde{l}\\$ and \\$\\breve{\\bf v}\\buildrel{\\triangle}\\over{=}\\hat{{\\rm v}}\\oplus {\\rm v}\\$ has vector weight \\$\\bar{l}\\$. with \\$\\bar{l}\\$ Note that only difference symbol vectors \\$\\tilde{l}\\$ that lead to an error event in the CPM, i.e., such that \\$\\sum_{i}\\tilde{l}_{i}{\\rm mod}\\ p=0\\$[7], need to be considered.","part":"1"},{"sec":"sec7a","text":" Following [7] we call these sequences effective sequences.","part":"1"},{"sec":"sec7a","text":" The proposed computation is simpler and much faster than the one in [7], thus allowing to keep more terms of the weight spectrum.","part":"1"},{"sec":"sec7b","text":"The dominant term in the error floor is the one associated with the highest exponent \\$\\alpha_{\\max}\\$ of the interleaver size, defined as [7]  where \\$n^{{\\rm in}}\\$ and \\$n^{{\\rm ou}{\\rm t}}\\$ are the number of concatenated simple error events in the CPM and the outer code, respectively, and \\$\\vert \\tilde{l}_{{\\rm ef}{\\rm f}}\\vert_{\\min}\\$ is the minimum effective symbol distance of the outer code, designing the minimum weight (in symbols) of an outer code sequence generating an error event in the CPM.","part":"1"},{"sec":"sec7b","text":" In [7] the minimization of \\$\\alpha_{\\max}\\$ was proposed to list all codes achieving the highest interleaving gain.","part":"1"},{"sec":"sec8","text":" For comparison purposes we also report in the figure the performance for a 4-state CC [5], the 16-state ring CC in [7], as well as for a 16-state CC, 32-state CC, and 64-state CC.","part":"1"},{"sec":"sec8","text":" For all curves bit interleaving is assumed, except for the code in [7] where symbol interleaving is used.","part":"1"},{"sec":"sec8","text":" The codes in [7] have been properly punctured to achieve the desired code rates.","part":"1"},{"sec":"sec8","text":" The loss is slightly higher for 2.25 bit/s/Hz 0.7 dB with respect to the code in [7].","part":"1"},{"sec":"sec8","text":" The performance of the eHamming codes are similar to that of the 4-state CC and the 16-state ring code in [7] in both the WF and the EF regions.","part":"1"}],"links":{"documentLink":"/document/1673671","pdfSize":"680KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"S. Cheng, M. C. Valenti and D. Torrieri, \"Coherent and multi-symbol noncoherent CPFSK: capacity and code desing\", <em>Proc. IEEE Mil. Commun. Conf. (MILCOM)</em>, pp. 1-7, 2007-Oct.","title":"Coherent and multi-symbol noncoherent CPFSK: capacity and code desing","context":[{"sec":"sec1","text":" Similar work has been recently reported for continuous-phase frequency-shift keying (CPFSK) in [8], where the code is optimized by using EXIT charts.","part":"1"},{"sec":"sec1","text":" However, unlike [8] in this paper we consider a joint approach based on bounding techniques and EXIT charts to optimize the codes for both the waterfall and the error floor region.","part":"1"}],"links":{"documentLink":"/document/4454912","pdfSize":"414KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"B. Rimoldi, \"A decomposition approach to CPM\", <em>IEEE Trans. Inform. Theory</em>, vol. 34, pp. 260-270, Mar. 1988.","title":"A decomposition approach to CPM","context":[{"sec":"sec2a","text":"In [9] it was shown that the transmitted signal does not change if \\$\\psi(t, {\\rm w})\\$ is replaced in (1) by the so-called tilted phase \\$\\overline{\\psi}(t,\\overline{{\\rm w}})\\$, with  where \\$L\\$ is the phase pulse length, \\$\\bar{w}_{{\\rm i}}={{w_{{\\rm t}}+(M-1)}\\over{2}}, W(\\tau)\\$ represents the data-independent terms, and mod denotes the modulo operator.","part":"1"},{"sec":"sec2a","text":" Therefore, the CPM modulator can be decomposed into the concatenation of a continuous-phase encoder (CPE) and a memoryless modulator (MM) [9].","part":"1"}],"links":{"documentLink":"/document/2634","pdfSize":"879KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"C. Douillard and C. Berrou, \"Turbo codes with rate-m/(m + 1) constituent convolutional codes\", <em>IEEE Trans. Commun.</em>, vol. 53, pp. 1630-1638, Oct. 2005.","title":"Turbo codes with rate-m/(m + 1) constituent convolutional codes","context":[{"sec":"sec2b","text":" Since the CC encoder has two binary inputs, we shall refer to it as a double-binary CC [10].","part":"1"}],"links":{"documentLink":"/document/1516279","pdfSize":"499KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"R. M. Pyndiah, \"Near-optimum decoding of product codes: block turbo codes\", <em>IEEE Trans. Commun.</em>, vol. 46, pp. 1003-1010, Aug. 1998.","title":"Near-optimum decoding of product codes: block turbo codes","context":[{"sec":"sec2b","text":" To decode the block code the Chase-Pyndiah algorithm is used [11].","part":"1"}],"links":{"documentLink":"/document/705396","pdfSize":"287KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"T. Aulin and C. E. Sundberg, \"An easy way to calculate power spectra for digital FM\", <em>Proc. Inst. Elect. Eng.</em>, vol. 130, pp. 519-526, Oct. 1983.","title":"An easy way to calculate power spectra for digital FM","context":[{"sec":"sec3","text":"The spectral efficiency (SE) of coded CPM can be approximated by [5]  where \\$R_{0}\\$ is the rate of the outer code and \\$B_{u}\\$ is the normalized double-sided uncoded bandwidth, which depends on \\$M, L\\$, the pulse type, and the modulation index \\$h\\$[12].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ip-f-1.1983.0082","pdfSize":"836KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"G. Lindell, <em>On coded continuous phase modulation</em>, 1985.","title":"On coded continuous phase modulation","context":[{"sec":"sec3","text":" Here, the bandwidth is defined as 99% in band power, equivalent to the \u221220 dB level in the fractional out of band power function [13].","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"C. H. Kuo and K. Chugg, \"On the bandwidth efficiency of CPM signals\", <em>Proc. IEEE Military Commun. Conf. MILCOM</em>, pp. 218-224, 2004-Oct.","title":"On the bandwidth efficiency of CPM signals","context":[{"sec":"sec3","text":" It can be computed following the method proposed in [14].","part":"1"}],"links":{"documentLink":"/document/1493272","pdfSize":"1116KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"S. ten Brink, \"Convergence behavior of iteratively decoded parallel concatenated codes\", <em>IEEE Trans. Commun.</em>, vol. 49, pp. 1727-1737, Oct. 2001.","title":"Convergence behavior of iteratively decoded parallel concatenated codes","context":[{"sec":"sec3","text":" Performance in the WF region can be predicted using EXIT chart techniques [15], while design optimization in the EF can be addressed using bounding techniques [16].","part":"1"}],"links":{"documentLink":"/document/957394","pdfSize":"309KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"S. Benedetto, D. Divsalar, G. Montorsi and F. Pollara, \"Concatenation of interleaved codes: performance analysis design and iterative decoding\", <em>IEEE Trans. Inform. Theory</em>, vol. 44, pp. 909-926, May 1998.","title":"Concatenation of interleaved codes: performance analysis, design and iterative decoding","context":[{"sec":"sec3","text":" Performance in the WF region can be predicted using EXIT chart techniques [15], while design optimization in the EF can be addressed using bounding techniques [16].","part":"1"},{"sec":"sec5a","text":"The EF performance of concatenated CPM systems can be analyzed by using union bound techniques for SCCs [5], [16].","part":"1"},{"sec":"sec5a","text":" Using the concept of uniform interleaver, \\$B_{\\cal D}\\$ can be computed from the weight enumerating function (WEF) of the outer code, and the input-output weight enumerating function (IOWEF) of the CPM [5], [16],  where \\$A_{l}^{{\\cal C}_{o}}\\$ are the coefficients of the WEF of the outer code (i.e., the number of codewords of weight \\$l\\$), and \\$A_{l,{\\cal D}}^{C_{i}}\\$ are the coefficients of the IOWEF of the CPM (i.e., the number of codewords of input weight \\$l\\$ and normalized squared Euclidean distance \\${\\cal D}\\$).","part":"1"},{"sec":"sec5a","text":"In [5], [16] it was shown that the dominant contribution to the bound (5) for large interleaver length \\$N\\$ is given by the term with largest exponent, \\$\\alpha_{\\max}=\\max\\{n^{o}+n^{i}-l-1\\}\\$, where \\$n^{o}\\$ and \\$n^{i}\\$ are the number of error events of the outer code and of the inner CPM, respectively.","part":"1"},{"sec":"sec5a","text":" Further, in [16] \\$\\alpha_{\\max}\\$ was found to be \\$\\alpha_{\\max}=-\\lfloor{{d_{\\min}+1}\\over {2}}\\rfloor.\\ \\alpha_{\\max}\\$ is usually called the interleaver gain, since it is the factor by which the error probability is decreased with the interleaver length at a given signal-to-noise ratio.","part":"1"},{"sec":"sec7b","text":"On the other hand, one would be interested in designing a good outer code independently of the CPM, i.e., following the same approach as for SCCCs [16] and for bit-interleaved SCCPM as in the previous Sections, and later optimizing the association of the outer code and the CPM.","part":"1"}],"links":{"documentLink":"/document/669119","pdfSize":"634KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"S. Benedetto, D. Divsalar, G. Montorsi and F. Pollara, \"Analysis design and iterative decoding of double serially concatenated codes with interleavers\", <em>IEEE J. Select. Areas Commun.</em>, vol. 16, pp. 231-244, Feb. 1998.","title":"Analysis, design, and iterative decoding of double serially concatenated codes with interleavers","context":[{"sec":"sec5","text":" This is a common behavior for three-fold concatenations [17].","part":"1"}],"links":{"documentLink":"/document/661111","pdfSize":"547KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"P. A. Martin, M. Isaka and M. Fossorier, \"Serial concatenation of linear block codes and a rate-1 convolutional code\", <em>Proc. 4th Intl. Symp. Turbo Codes Rel. Topics</em>, 2006-Apr.","title":"Serial concatenation of linear block codes and a rate-1 convolutional code","context":[{"sec":"sec5b","text":" This scheme is inspired by the outstanding performance of serial concatenation of eBCH outer code and inner accumulator [18].","part":"1"},{"sec":"sec5b","text":" Second, eBCH codes show very good convergence properties when concatenated with an inner accumulator [18].","part":"1"}],"links":{"documentLink":"/document/5755910","pdfSize":"1872KB"},"refType":"biblio","id":"ref18"},{"order":"19","text":"B. Scanavino, G. Montorsi and S. Benedetto, \"Convergence properties of iterative decoders working at bit and symbol level\", <em>Proc. IEEE Global Telecommun. Conf.</em>, pp. 1037-1041, 2001-Nov.","title":"Convergence properties of iterative decoders working at bit and symbol level","context":[{"sec":"sec7","text":" To this scope, the procedure described in [19] was used.","part":"1"}],"links":{"documentLink":"/document/965577","pdfSize":"153KB"},"refType":"biblio","id":"ref19"},{"order":"20","text":"C. Jego and P. Adde, \"Row-column parallel turbo decoding of product codes\", <em>Electron. Lett.</em>, vol. 42, pp. 296-297, Mar. 2006.","title":"Row-column parallel turbo decoding of product codes","context":[{"sec":"sec8a","text":" [20]), allowing for high throughput.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:20064198","pdfSize":"202KB"},"refType":"biblio","id":"ref20"},{"order":"21","text":"A. Barbieri and G. Colavolpe, \"Simplified soft-output detection of CPM signals on coherent phase noise channels\", <em>IEEE Trans. Wireless Commun.</em>, vol. 6, pp. 2286-2496, July 2007.","title":"Simplified soft-output detection of CPM signals on coherent phase noise channels","context":[{"sec":"sec8a","text":" In [21], based on the observation that most of the signal power is contained in a limited number of linearly modulated components, a simplified CPM receiver was proposed, reducing the number of trellis states to \\$p\\$ and to \\$pM\\$ for \\$L=2\\$ and \\$L=3\\$, respectively, with only a minor performance degradation with respect to the optimal MAP detector [21], [22].","part":"1"}],"links":{"documentLink":"/document/4275002","pdfSize":"323KB"},"refType":"biblio","id":"ref21"},{"order":"22","text":"A. Cero, D. Fertonani, G. Colavolpe and M. P. Wylie-Green, \"On reduced-complexity soft-output detection of continuous phase modulations\", <em>Proc. IEEE Veh. Technol. Conf.</em>, pp. 1092-1096, 2008-May.","title":"On reduced-complexity soft-output detection of continuous phase modulations","context":[{"sec":"sec8a","text":" In [21], based on the observation that most of the signal power is contained in a limited number of linearly modulated components, a simplified CPM receiver was proposed, reducing the number of trellis states to \\$p\\$ and to \\$pM\\$ for \\$L=2\\$ and \\$L=3\\$, respectively, with only a minor performance degradation with respect to the optimal MAP detector [21], [22].","part":"1"}],"links":{"documentLink":"/document/4525788","pdfSize":"135KB"},"refType":"biblio","id":"ref22"}],"articleNumber":"5090006","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Serially concatenated continuous phase modulation for satellite communications","publisher":"IEEE","displayDocTitle":"Serially concatenated continuous phase modulation for satellite communications","isJournal":true,"isStaticHtml":true,"htmlLink":"/document/5090006/","htmlAbstractLink":"/document/5090006/","xploreDocumentType":"Journals & Magazine","isDynamicHtml":true,"articleId":"5090006","openAccessFlag":"F","title":"Serially concatenated continuous phase modulation for satellite communications","contentTypeDisplay":"Journals","mlTime":"PT0.410091S","lastupdate":"2021-10-02","contentType":"periodicals","definitions":"false","publicationNumber":"7693"},{"_id":5090008,"references":[{"order":"1","text":"M. Luby, \"LT codes\", <em>Proc. 43rd Annual IEEE Symposium Foundations Computer Science (FOCS)</em>, pp. 271-280, 2002.","title":"LT codes","context":[{"sec":"sec1","text":" To understand this feature, recall that rateless codes such as LT (Luby Transform) codes [1] and Raptor codes [2] generate an indefinite number of code bits and stop only after receiving an acknowledgment (ACK) from the decoder that the message has been successfully decoded.","part":"1"}],"links":{"documentLink":"/document/1181950","pdfSize":"161KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"A. Shokrollahi, \"Raptor codes\", <em>IEEE Trans. Inform. Theory</em>, vol. 52, no. 6, pp. 2551-2567, June 2006.","title":"Raptor codes","context":[{"sec":"sec1","text":" To understand this feature, recall that rateless codes such as LT (Luby Transform) codes [1] and Raptor codes [2] generate an indefinite number of code bits and stop only after receiving an acknowledgment (ACK) from the decoder that the message has been successfully decoded.","part":"1"},{"sec":"sec4a","text":"The Raptor code used by the source and the relay in our channel model is the same as in [2] which was shown to have excellent BER performance over the BEC.","part":"1"},{"sec":"sec4a","text":"The above degree distribution was optimized for the erasure channel in [2], but its performance was also studied in several noisy channels such as the BSC and the AWGNC by Palanki and Yedidia in [17].","part":"1"}],"links":{"documentLink":"/document/1638543","pdfSize":"515KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"J. Castura and Y. Mao, \"Rateless coding for wireless relay channels\", <em>IEEE Trans. Wireless Commun.</em>, vol. 6, no. 5, pp. 1638-1642, May 2007.","title":"Rateless coding for wireless relay channels","context":[{"sec":"sec1","text":"The first rateless coding framework over wireless relay channels was proposed by Castura et al. in [3].","part":"1"},{"sec":"sec1","text":" The work in [3] was based on a quasi-static Rayleigh fading relay channel, where the channel gains remain constant over the period of an entire codeword transmission that might last for several thousand channel uses, and changes independently from one codeword to the next.","part":"1"},{"sec":"sec1","text":" Much emphasis is laid on comparing the performances of DSTC and TD cooperation under different relay geometries. (We note that Castura and Mao in [3] only studied 4-QAM.) Finally, over block-fading relay channels, we analyze and simulate the outage performance of delay-limited communication in a data streaming application.","part":"1"},{"sec":"sec3a1","text":"In phase 2, the source and the relay cooperatively transmit to the destination using the Alamouti space-time code, as in [3].","part":"1"},{"sec":"sec3a3","text":" Under the rateless coding framework, the DSTC and 2H protocols were investigated in [3] and [11] respectively.","part":"1"},{"sec":"sec3b","text":" In practice though, we must impose an upper bound on decoding delay, as in [3] where the realized rate for a codeword is treated as zero if decoding is unsuccessful after a set maximum number of received symbols is reached.","part":"1"},{"sec":"sec3b","text":" In the quasi-static block fading channel model used in [3], the latter scenario is encountered whenever a low-SNR channel realization occurs.","part":"1"},{"sec":"sec3b","text":" We note that [3] did not mention the modulation-constrained capacity \\$R^{\\ast}\\$.","part":"1"},{"sec":"sec4c","text":" A similar phenomenon has also been reported in [17] for LT codes and Raptor codes over AWGN channels and in [3] for Raptor codes over quasi-static fading channels.","part":"1"},{"sec":"sec6","text":"In this paper, we extended the work in [3] by studying several cooperative protocols based on fountain codes over slow, deeply-interleaved or block fading relay channels.","part":"1"},{"sec":"sec6","text":" With the same total power budget, TD Protocol was shown to outperform DSTC Protocol used in the rateless cooperative framework in [3], provided that the relay is well placed.","part":"1"}],"links":{"documentLink":"/document/4202168","pdfSize":"194KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"T. S. Rappaport, Wireless Communications: Principles and Practice, NJ, Englewood Cliffs:Prentice-Hall, 2002.","title":"Wireless Communications: Principles and Practice","context":[{"sec":"sec1","text":" For example, in practical mobile communication systems the coherence time could be as low as 1ms-10ms [4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"J. D. Brown, S. Pasupathy and K. N. Plataniotis, \"Adaptive demodulation using rateless erasure codes\", <em>IEEE Trans. Commun.</em>, vol. 54, pp. 1574-1585, Sept. 2006.","title":"Adaptive demodulation using rateless erasure codes","context":[{"sec":"sec1","text":" To make the system further rate-adaptive to the channel conditions and to speed up decoding at each receiver as well, we propose to a novel soft-decision ADM method based on the hard-decision ADM idea introduced in [5], in which receivers select the relatively more reliable bits in each received symbol for decoding and treat the remainder as erasures.","part":"1"},{"sec":"sec4b","text":"For rateless codes, the ADM method in [5] has the ability to further adapt rate to channel conditions while not requiring CSI at the transmitter.","part":"1"},{"sec":"sec4b","text":" In our relay channel model, both the relay and the destination implement a modified version of ADM, which is based on the ADM method previously introduced in [5].","part":"1"},{"sec":"sec4b","text":"In [5], hard decisions were made on demodulated bits in each received symbol based on \u201cadaptive decision region sets\u201d.","part":"1"},{"sec":"sec4b","text":" We call our method \u201csoft-decision ADM\u201d in order to distinguish it from the hard-decision one in [5].","part":"1"},{"sec":"sec6","text":" We also suggested a novel soft-decision ADM method at the receiver based on the hard-decision ADM in [5] so that the decoding process can be made less computationally complex, by selecting only the more reliable bits of each received symbol for decoding.","part":"1"}],"links":{"documentLink":"/document/1703815","pdfSize":"631KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"H. Ochiai, P. Mitran and V. Tarokh, \"Design and analysis of collaborative diversity protocols for wireless sensor networks\", <em>Proc. IEEE VTC</em>, pp. 4645-4649, 2004-Sept.","title":"Design and analysis of collaborative diversity protocols for wireless sensor networks","context":[{"sec":"sec2","text":"Since performance can depend strongly on the location of the relay node, following [6], we incorporate the effect of relay geometry in our model so that the channel suffers from both large-scale path loss and small-scale Rayleigh fading.","part":"1"}],"links":{"documentLink":"/document/1404971","pdfSize":"1638KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"J. N. Laneman, D. N. C. Tse and G. W. Wornell, \"Cooperative diversity in wireless networks: efficient protocols and outage behavior\", <em>IEEE Trans. Inform. Theory</em>, vol. 50, no. 12, pp. 3062-3080, Dec. 2004.","title":"Cooperative diversity in wireless networks: efficient protocols and outage behavior","context":[{"sec":"sec3a3","text":"The first two protocols were first proposed for cooperative relay channels which do not necessarily use rateless codes to obtain cooperative diversity, as in [7] and [8].","part":"1"}],"links":{"documentLink":"/document/1362898","pdfSize":"553KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"R. U. Nabar, H. Bolcskei and F. W. Kneubuhler, \"Fading relay channels: performance limits and space-time signal design\", <em>IEEE J. Select. Areas Commun.</em>, vol. 22, no. 6, pp. 1099-1109, Aug. 2004.","title":"Fading relay channels: performance limits and space-time signal design","context":[{"sec":"sec3a3","text":"The first two protocols were first proposed for cooperative relay channels which do not necessarily use rateless codes to obtain cooperative diversity, as in [7] and [8].","part":"1"}],"links":{"documentLink":"/document/1321222","pdfSize":"456KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"A. Stefanov and E. Erkip, \"Cooperative coding for wireless networks\", <em>IEEE Trans. Commun.</em>, vol. 52, no. 9, pp. 1470-1476, Sept. 2004.","title":"Cooperative coding for wireless networks","context":[{"sec":"sec3a3","text":" The TD Protocol was also studied in the context of coded cooperation like in [9] [10].","part":"1"}],"links":{"documentLink":"/document/1337210","pdfSize":"240KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"T. E. Hunter and A. Nosratinia, \"Diversity through coded cooperation\", <em>IEEE Trans. Wireless Commun.</em>, vol. 5, no. 2, pp. 283-289, Feb. 2006.","title":"Diversity through coded cooperation","context":[{"sec":"sec3a3","text":" The TD Protocol was also studied in the context of coded cooperation like in [9] [10].","part":"1"}],"links":{"documentLink":"/document/1611050","pdfSize":"416KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"A. F. Molisch, N. B. Mehta, J. S. Yedidia and J. Zhang, \"Performance of fountain codes in collaborative relay networks\", <em>IEEE Trans. Wireless. Commun.</em>, vol. 6, no. 11, pp. 4108-4119, Nov. 2007.","title":"Performance of fountain codes in collaborative relay networks","context":[{"sec":"sec3a3","text":" Under the rateless coding framework, the DSTC and 2H protocols were investigated in [3] and [11] respectively.","part":"1"},{"sec":"sec3a3","text":" Unlike in [11], where spreading codes are used to guarantee orthogonal multiple access for each relay node, in TD we simply make the source remain silent in the second phase and let the relay, which has a geometric gain over the source, transmit on its own.","part":"1"}],"links":{"documentLink":"/document/4381419","pdfSize":"651KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"A. W. Eckford, J. P. K. Chu and R. S. Adve, \"Low-complexity cooperative coding for sensor networks using rateless and LDGM codes\", <em>Proc. IEEE Int. Conf. Commun.</em>, pp. 1537-1542, 2006.","title":"Low-complexity cooperative coding for sensor networks using rateless and LDGM codes","context":[],"links":{"documentLink":"/document/4024370","pdfSize":"139KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"K. Azarian, H. E. Gamal and P. Schniter, \"On the optimality of the ARQ-DDF protocol\", <em>IEEE Trans. Inform. Theory</em>, vol. 54, no. 4, pp. 1718-1724, Apr. 2008.","title":"On the optimality of the ARQ-DDF protocol","context":[],"links":{"documentLink":"/document/4475354","pdfSize":"326KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"G. Ungerboeck, \"Channel coding with multilevel/phase signals\", <em>IEEE Trans. Inform. Theory</em>, vol. 28, no. 1, pp. 55-67, Jan. 1982.","title":"Channel coding with multilevel/phase signals","context":[{"sec":"sec3b","text":" If \\$m\\$ is very large, this average becomes the ergodic capacity of this Rayleigh fading channel with 16-QAM inputs [14][15, Chap. 5].","part":"1"}],"links":{"documentLink":"/document/1056454","pdfSize":"1376KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"R. D. Wesel, <em>Trellis code design for correlated fading and achievable rates for Tomlinson-Harashima precoding</em>, 1996.","title":"Trellis code design for correlated fading and achievable rates for Tomlinson-Harashima precoding","context":[{"sec":"sec3b","text":" If \\$m\\$ is very large, this average becomes the ergodic capacity of this Rayleigh fading channel with 16-QAM inputs [14][15, Chap. 5].","part":"1"}],"refType":"biblio","id":"ref15"},{"order":"16","text":"S. G. Wilson, Digital Modulation and Coding, NJ, Englewood Cliffs:Prentice-Hall, 1996.","title":"Digital Modulation and Coding","context":[{"sec":"sec3b","text":" The exact average 16-QAM capacity must be computed using numerical integration as in [16, eq. (4.5.18)]; however, it can be easily approximated using Monte Carlo simulation.","part":"1"}],"refType":"biblio","id":"ref16"},{"order":"17","text":"R. Palanki and J. S. Yedidia, \"Rateless codes on noisy channels\", <em>Proc. IEEE Int. Symp. Inform. Theory</em>, pp. 37, 2004-June-July.","title":"Rateless codes on noisy channels","context":[{"sec":"sec4a","text":"The above degree distribution was optimized for the erasure channel in [2], but its performance was also studied in several noisy channels such as the BSC and the AWGNC by Palanki and Yedidia in [17].","part":"1"},{"sec":"sec4c","text":" A similar phenomenon has also been reported in [17] for LT codes and Raptor codes over AWGN channels and in [3] for Raptor codes over quasi-static fading channels.","part":"1"}],"links":{"documentLink":"/document/1365075","pdfSize":"222KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"F. R. Kschischang, B. J. Frey and H.-A. Loeliger, \"Factor graphs and the sum-product algorithm\", <em>IEEE Trans. Inform. Theory</em>, vol. 47, no. 2, pp. 498-519, Feb. 2001.","title":"Factor graphs and the sum-product algorithm","context":[{"sec":"sec4a","text":"Decoding of Raptor codes is accomplished using the standard Belief Propagation algorithm for sparse-graph codes [18].","part":"1"}],"links":{"documentLink":"/document/910572","pdfSize":"455KB"},"refType":"biblio","id":"ref18"},{"order":"19","text":"K. Hu, J. Castura and Y. Mao, \"Reduced-complexity decoding of Raptor codes over fading channels\", <em>Proc. IEEE GLOBECOM</em>, pp. 1-5, 2006-Nov.","title":"Reduced-complexity decoding of Raptor codes over fading channels","context":[{"sec":"sec4a","text":" Also, we adopted the reduced-complexity algorithm for decoding Raptor codes described in [19].","part":"1"}],"links":{"documentLink":"/document/4151503","pdfSize":"169KB"},"refType":"biblio","id":"ref19"},{"order":"20","text":"D. J. C. Mackay, \"Good error-correcting codes based on very sparse matrices\", <em>IEEE Trans. Inform. Theory</em>, vol. 45, no. 2, pp. 399-431, Mar. 1999.","title":"Good error-correcting codes based on very sparse matrices","context":[{"sec":"sec4c","text":" Since the number of basic operations like additions and multiplications involved in each iteration increases linearly with the number of check nodes [20], we demonstrate the reduction of decoding complexity by showing the decrease in the average number of check nodes in the final factor graph (over which decoding is successful) at each receiver for different SNR's in Table II and Table III.","part":"1"}],"links":{"documentLink":"/document/748992","pdfSize":"1422KB"},"refType":"biblio","id":"ref20"},{"order":"21","text":"J. Castura, Y. Mao and S. Draper, \"On rateless coding over fading channels with delay constraints\", <em>Proc. IEEE Int. Symp. Inform. Theory</em>, pp. 1124-1128, 2006.","title":"On rateless coding over fading channels with delay constraints","context":[{"sec":"sec5","text":" This section may be regarded as an extension of [21] into the realm of relay channels.","part":"1"},{"sec":"sec5a","text":" In [21], the authors considered two rateless strategies: a continuous-incremental redundancy (CIR) scheme and a block-incremental-redundancy (BIR) scheme.","part":"1"}],"links":{"documentLink":"/document/4036140","pdfSize":"176KB"},"refType":"biblio","id":"ref21"},{"order":"22","text":"T. Tabet and R. Knopp, \"Spatial throughput of multi-hop wireless networks under different retransmission protocols\", <em>Proc. Allerton Conf. Communication Control Computing</em>, 2004-Oct.","title":"Spatial throughput of multi-hop wireless networks under different retransmission protocols","context":[{"sec":"sec5a","text":"The protocol here is comparable to the ARQ protocol in [22] where the ARQ is used to increase the diversity gain.","part":"1"},{"sec":"sec5a","text":" One decoding attempt here corresponds to one retransmission round in [22] where the delay constraint is thus given by the maximum number of rounds that can be used to transmit the source message.","part":"1"}],"refType":"biblio","id":"ref22"},{"order":"23","text":"P. Mitran, H. Ochiai and V. Tarokh, \"Space-time diversity enhancements using collaborative communications\", <em>IEEE Trans. Inform. Theory</em>, vol. 51, no. 6, pp. 2041-2057, June 2005.","title":"Space-time diversity enhancements using collaborative communications","context":[],"links":{"documentLink":"/document/1435649","pdfSize":"576KB"},"refType":"biblio","id":"ref23"},{"order":"24","text":"A. Shokrollahi, \"Raptor codes on symmetric channels\", <em>Proc. IEEE Int. Symp. Inform. Theory</em>, pp. 38, 2004-June-July.","title":"Raptor codes on symmetric channels","context":[],"links":{"documentLink":"/document/1365076","pdfSize":"234KB"},"refType":"biblio","id":"ref24"},{"order":"25","text":"S. M. Alamouti, \"A simple transmit diversity technique for wireless communications\", <em>IEEE J. Select. Areas Commun.</em>, vol. 16, pp. 1451-1458, Oct. 1998.","title":"A simple transmit diversity technique for wireless communications","context":[],"links":{"documentLink":"/document/730453","pdfSize":"221KB"},"refType":"biblio","id":"ref25"},{"order":"26","text":"A. Tchamkerten and E. I. Telatar, \"Optmial feedback schemes over unknown channels\", <em>Proc. IEEE Int. Symp. Inform. Theory</em>, 2004-June.","title":"Optmial feedback schemes over unknown channels","context":[],"links":{"documentLink":"/document/1365415","pdfSize":"228KB"},"refType":"biblio","id":"ref26"},{"order":"27","text":"S. C. Draper, B. J. Frey and F. R. Kschischang, \"Efficient variable length channel coding for unknown DMCs\", <em>Proc. IEEE Int. Symp. Inform. Theory</em>, 2004-June.","title":"Efficient variable length channel coding for unknown DMCs","context":[],"links":{"documentLink":"/document/1365416","pdfSize":"228KB"},"refType":"biblio","id":"ref27"},{"order":"28","text":"N. Shulman, <em>Communication over an unknown channel in common broadcasting</em>, 2003.","title":"Communication over an unknown channel in common broadcasting","context":[],"refType":"biblio","id":"ref28"}],"articleNumber":"5090008","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Fountain codes over fading relay channels","publisher":"IEEE","displayDocTitle":"Fountain codes over fading relay channels","htmlLink":"/document/5090008/","isStaticHtml":true,"isJournal":true,"isDynamicHtml":true,"htmlAbstractLink":"/document/5090008/","xploreDocumentType":"Journals & Magazine","articleId":"5090008","openAccessFlag":"F","title":"Fountain codes over fading relay channels","contentTypeDisplay":"Journals","mlTime":"PT0.390369S","lastupdate":"2021-12-21","contentType":"periodicals","definitions":"false","publicationNumber":"7693"},{"_id":5090010,"references":[{"order":"1","text":"<em>Report of the spectrum efficiency working group</em>, Nov. 2002.","title":"Report of the spectrum efficiency working group","context":[{"sec":"sec1","text":"THERE has been a growing consensus in recent years that the scarcity of radio spectrum is mainly due to the inefficiency of traditional fixed spectrum allocation policies [1], [2].","part":"1"},{"sec":"sec1","text":" As a result, there are three possible dynamic spectrum access (DSA) approaches that have been floated as possible solutions to improve spectrum utilization: a.) open-sharing, b.) hierarchical-access, and c.) dynamic exclusive use [1], [3].","part":"1"},{"sec":"sec1","text":" Spectrum leasing is one of the solutions that has been suggested under the third option of dynamic exclusive-use model in which the spectrum licensees are also granted the rights to sell or trade their spectrum to third parties [1], [3].","part":"1"},{"sec":"sec2","text":" It is to be noted that spectrum leasing is a suggested alternative by the FCC to better improve spectrum utilization under the spectrum property rights granted in dynamic exclusive-use model [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"<em>ET docket no 03-322 notice of proposed rulemaking and order</em>, Dec. 2003.","title":"ET docket no 03-322 notice of proposed rulemaking and order","context":[{"sec":"sec1","text":"THERE has been a growing consensus in recent years that the scarcity of radio spectrum is mainly due to the inefficiency of traditional fixed spectrum allocation policies [1], [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"Q. Zhao and B. M. Sadler, \"A survey of dynamic spectrum access\", <em>IEEE Signal Processing Mag.</em>, vol. 24, no. 3, pp. 79-89, May 2007.","title":"A survey of dynamic spectrum access","context":[{"sec":"sec1","text":" As a result, there are three possible dynamic spectrum access (DSA) approaches that have been floated as possible solutions to improve spectrum utilization: a.) open-sharing, b.) hierarchical-access, and c.) dynamic exclusive use [1], [3].","part":"1"},{"sec":"sec1","text":" Spectrum leasing is one of the solutions that has been suggested under the third option of dynamic exclusive-use model in which the spectrum licensees are also granted the rights to sell or trade their spectrum to third parties [1], [3].","part":"1"}],"links":{"documentLink":"/document/4205091","pdfSize":"798KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"J. Mitola, <em>Cognitive radio: an integrated agent architecture for software defined radio</em>, 2000.","title":"Cognitive radio: an integrated agent architecture for software defined radio","context":[{"sec":"sec1","text":"Cognitive radios [4], that can be defined as smart radios with built in cognition, are especially suited for dynamic spectrum access due to their ability to observe and assess their RF surroundings and learn from and orient to their environment.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"J. O\u2019Daniell, <em>Analysis and design of cognitive radio networks and distributed radio resource management algorithms</em>, 2006.","title":"Analysis and design of cognitive radio networks and distributed radio resource management algorithms","context":[{"sec":"sec1","text":" In [5] and [6], authors have proposed schemes for power control among such secondary cognitive radios.","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"T. P. W. Wang, Y. Cui and W. Wang, \"Noncooperative power control game with exponential pricing for cognitive radio network\", <em>Proc. Vehicular Technology Conference (VTC2007-Spring)</em>, 2007-Apr.","title":"Noncooperative power control game with exponential pricing for cognitive radio network","context":[{"sec":"sec1","text":" In [5] and [6], authors have proposed schemes for power control among such secondary cognitive radios.","part":"1"}],"links":{"documentLink":"/document/4213068","pdfSize":"232KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"P. Zhou, W. Yuan, W. Liu and W. Cheng, \"Joint power and rate control in cognitive radio networks: a game-theoretical approach\", <em>Proc. IEEE International Conference on Communications (ICC'08)</em>, pp. 3296-3301, 2008-May.","title":"Joint power and rate control in cognitive radio networks: a game-theoretical approach","context":[{"sec":"sec1","text":" In a recent paper [7] considered both power and rate control via a game theoretical approach.","part":"1"}],"links":{"documentLink":"/document/4533656","pdfSize":"250KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"O. Simeone, I. Stanojev, S. Savazzi, Y. Bar-Ness, U. Spagnolini and R. Pickholtz, \"Spectrum leasing to cooperating secondary ad hoc networks\", <em>IEEE J. Select. Areas Commun.</em>, vol. 26, Jan. 2008.","title":"Spectrum leasing to cooperating secondary ad hoc networks","context":[{"sec":"sec1","text":" In [8] primary users are allowed to choose a certain transmission rate, however still not as a direct participant of the same non-cooperating game of secondary users.","part":"1"}],"links":{"documentLink":"/document/4413152","pdfSize":"932KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"F. Meshkati, H. V. Poor and S. C. Schwartz, \"Energy-efficient resource allocation in wireless networks: an overview of game-theoretic approaches\", <em>IEEE Signal Processing Mag.</em>, pp. 58-68, May 2007.","title":"Energy-efficient resource allocation in wireless networks: an overview of game-theoretic approaches","context":[{"sec":"sec1","text":" Thus, these schemes are essentially similar to the power control schemes in traditional wireless networks [9].","part":"1"},{"sec":"sec1","text":" A recent summary on game theoretical approaches used for energy efficient resource allocation in wireless networks can be found in [9].","part":"1"}],"links":{"documentLink":"/document/4205089","pdfSize":"862KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"D. J. Goodman and N. B. Mandayam, \"Power control for wireless data\", <em>IEEE Personal Commun.</em>, vol. 7, pp. 48-54, Apr. 2000.","title":"Power control for wireless data","context":[{"sec":"sec1","text":" For example, in [10] the authors proposed a non-cooperating power control game based on a specific energy efficient utility function that is common to all users.","part":"1"},{"sec":"sec1","text":" In [11], by realizing the NE in the game in [10] may not be optimum, the authors further introduced the concept of Pareto efficiency into the game.","part":"1"}],"links":{"documentLink":"/document/839331","pdfSize":"711KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"C. U. Saraydar, N. B. Mandayam and D. J. Goodman, \"Efficient power control via pricing in wireless data networks\", <em>IEEE Trans. Commun.</em>, vol. 50, no. 2, Feb. 2002.","title":"Efficient power control via pricing in wireless data networks","context":[{"sec":"sec1","text":" In [11], by realizing the NE in the game in [10] may not be optimum, the authors further introduced the concept of Pareto efficiency into the game.","part":"1"},{"sec":"sec2","text":" Hence, we use the following commonly used utility function that reflects the energy efficiency in transmissions in wireless networks as the secondary user utility function [11], [12]: where \\$R_{k}\\$ is the transmission rate of the \\$k\\$th secondary user, \\$f\\left(\\gamma_{k}^{(s)}\\right)=\\left(1-e^{(-0.5\\gamma_{k}^{({\\rm s})}})\\right)^{M}\\$ is the efficiency function, \\$\\gamma_{k}^{(s)}\\$ and is the \\$k\\$-th secondary user's SINR, and \\$M\\$ is the number of bits in one packet.","part":"1"},{"sec":"sec3a1","text":"A Nash equilibrium exists in game \\$G=(K, {\\cal P}, u_{k}(.))\\$, if for all \\$k= 0,1,2, \\cdots, K\\$, the \\$k\\$-th user's action set, \\${\\cal P}_{k}\\$, is a nonempty convex, and compact subset of some Euclidean space \\${\\BBR}^{N}\\$, and \\$u_{k}({\\bf p)}\\$ is continuous in \\${\\bf p}\\$ and quasi-concave in \\$p_{k}\\$ [11].","part":"1"},{"sec":"sec3a1","text":" Finally, since quasi-concavity of the utility function of the secondary users have been proved in [11], we only need to show the quasi-concavity and the continuity of the utility function of the primary user.","part":"1"},{"sec":"sec3a2","text":" In this case, the NE is still unique [11].","part":"1"}],"links":{"documentLink":"/document/983324","pdfSize":"303KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"F. Meshkati, H. V. Poor, S. C. Schwartz and N. B. Mandayam, \"An energy-efficient approach to power control and receiver design in wireless data networks\", <em>IEEE Trans. Commun.</em>, vol. 53, no. 11, Nov. 2005.","title":"An energy-efficient approach to power control and receiver design in wireless data networks","context":[{"sec":"sec1","text":" This energy efficient game was later generalized to linear minimum mean-squared-error receivers (LMMSE) in [12], and showed that the modified game also converges to a unique NE.","part":"1"},{"sec":"sec2","text":" Hence, we use the following commonly used utility function that reflects the energy efficiency in transmissions in wireless networks as the secondary user utility function [11], [12]: where \\$R_{k}\\$ is the transmission rate of the \\$k\\$th secondary user, \\$f\\left(\\gamma_{k}^{(s)}\\right)=\\left(1-e^{(-0.5\\gamma_{k}^{({\\rm s})}})\\right)^{M}\\$ is the efficiency function, \\$\\gamma_{k}^{(s)}\\$ and is the \\$k\\$-th secondary user's SINR, and \\$M\\$ is the number of bits in one packet.","part":"1"},{"sec":"sec3b1","text":" However, this quasi-concavity of the utility (3) with the LMMSE receiver has been established in [12] for a traditional wireless network.","part":"1"}],"links":{"documentLink":"/document/1532485","pdfSize":"535KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"F. Meshkati, A. J. Goldsmith, H. V. Poor and S. C. Schwartz, \"A game-theoretic approach to energy-efficient modualtion in CDMA networks with dealy QoS constraints\", <em>IEEE Trans. Commun.</em>, vol. 25, no. 6, Aug. 2007.","title":"A game-theoretic approach to energy-efficient modualtion in CDMA networks with dealy QoS constraints","context":[{"sec":"sec1","text":" In [13], the authors generalized this game further by considering quality-of-service (QoS) constraints.","part":"1"}],"links":{"documentLink":"/document/4278408","pdfSize":"731KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"N. Gatsis, A. G. Marques and G. B. Giannakis, \"Utility-based power control for peer-to-peer cognitive radio networks with heterogeneous QoS constraints\", <em>Proc. IEEE International Conference on Acoustics Speech and Signal Processing (ICASSP'08)</em>, pp. 2805-2808, 2008-Apr.","title":"Utility-based power control for peer-to-peer cognitive radio networks with heterogeneous QoS constraints","context":[{"sec":"sec1","text":"Other methods for power control in cognitive radios, besides those based on game theory, have also been investigated, for example, in [14], [15] (and references therein).","part":"1"}],"links":{"documentLink":"/document/4518232","pdfSize":"163KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"W. Wang, T. Peng and W. Wang, \"Optimal power control under interference temperature constraints in cognitive radio network\", <em>Proc. IEEE Wireless Communications and Networking Conference (WCNC 2007)</em>, 2007-Mar.","title":"Optimal power control under interference temperature constraints in cognitive radio network","context":[{"sec":"sec1","text":"Other methods for power control in cognitive radios, besides those based on game theory, have also been investigated, for example, in [14], [15] (and references therein).","part":"1"}],"links":{"documentLink":"/document/4224272","pdfSize":"258KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"M. H. Islam, Y. Liang and A. T. Hoang, \"Joint power control and beamforming for cognitive radio networks\", <em>IEEE Trans. Wireless Commun.</em>, vol. 7, July 2008.","title":"Joint power control and beamforming for cognitive radio networks","context":[{"sec":"sec1","text":" In particular, a joint power control and beam-forming via either weighted least squares or admission control was recently studied in [16].","part":"1"}],"links":{"documentLink":"/document/4570202","pdfSize":"416KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"C. Y, G. Yu, Z. Zhang, H. Chen and P. Qiu, \"On cognitive radio networks with opportunistic power control strategies in fading channels\", <em>IEEE Trans. Wireless Commun.</em>, vol. 7, July 2008.","title":"On cognitive radio networks with opportunistic power control strategies in fading channels","context":[{"sec":"sec1","text":" An opportunistic power adaptive method for secondary users was proposed in [17].","part":"1"}],"links":{"documentLink":"/document/4570241","pdfSize":"531KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"T. Li and S. K. Jayaweera, \"A novel primary-secondary user power control game for cognitive radios\", <em>Proc. 2008 International Symposium on Information Theory and its Applications (ISITA2008)</em>, 2008-Dec.","title":"A novel primary-secondary user power control game for cognitive radios","context":[{"sec":"sec2","text":" Motivated by above discussion, we propose the following primary user utility function [18]: where \\$u(.)\\$ is the step function with \\$u(x)=1\\$ for \\$x\\geq 0\\$ and \\$u(x)=0\\$ for \\$<0\\$, and \\$\\mu_{1}\\$ and \\$\\mu_{2}\\$ are positive pricing coefficients.","part":"1"}],"links":{"documentLink":"/document/4895644","pdfSize":"458KB"},"refType":"biblio","id":"ref18"},{"order":"19","text":"R. D. Yates, \"A framework for uplink power control in cellular radio systems\", <em>IEEE J. Select. Areas Commun.</em>, vol. 13, Sept. 1995.","title":"A framework for uplink power control in cellular radio systems","context":[{"sec":"sec3a2","text":"Our interest in the best - response function of a game is due to the following result the has been established in [19]: If the best - response correspondences of the primary and the secondary users are standard functions, then the NE in this game will be unique.","part":"1"},{"sec":"sec3a2","text":"A function \\${\\bf r}({\\bf p})\\$ is said to be a standard function if it satisfies following three properties [19]:\n\n1)Positivity: \\${\\bf r}({\\bf p}) > 0\\$.\n2_)Monotonicity: If \\${\\bf p}\\geq {\\bf p}^{\\prime}\\$, then \\${\\bf r}({\\bf p})\\geq {\\bf r}({\\bf p}^{\\prime})\\$.\n3)Scalability: For all \\$\\mu > 1, \\mu {\\bf r}({\\bf p})\\geq {\\bf r}(\\mu {\\bf p})\\$.","part":"1"}],"links":{"documentLink":"/document/414651","pdfSize":"698KB"},"refType":"biblio","id":"ref19"},{"order":"20","text":"T. Li and S. K. Jayaweera, \"Analysis of linear receivers in a target SINR game for wireless cognitive networks\", <em>Proc. IEEE WICOM'08</em>, 2008-Oct.","title":"Analysis of linear receivers in a target SINR game for wireless cognitive networks","context":[{"sec":"sec3a2","text":"Note that, \\$r_{k}^{\\ast}({\\bf p}_{-k})\\$ can be shown to be a standard function for \\$\\forall k=1, \\cdots, K\\$ by following an approach similar to that was given in [20].","part":"1"}],"links":{"documentLink":"/document/4678224","pdfSize":"232KB"},"refType":"biblio","id":"ref20"},{"order":"21","text":"S. Verdu, Multiuser Detection, Cambridge University Press, 1998.","title":"Multiuser Detection","context":[{"sec":"sec3b","text":" It is well known that the linear MMSE receiver maximizes the output SINR [21].","part":"1"}],"refType":"biblio","id":"ref21"}],"articleNumber":"5090010","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Dynamic spectrum leasing in cognitive radio networks via primary-secondary user power control games","publisher":"IEEE","htmlAbstractLink":"/document/5090010/","displayDocTitle":"Dynamic spectrum leasing in cognitive radio networks via primary-secondary user power control games","isJournal":true,"isStaticHtml":true,"htmlLink":"/document/5090010/","xploreDocumentType":"Journals & Magazine","isDynamicHtml":true,"articleId":"5090010","openAccessFlag":"F","title":"Dynamic spectrum leasing in cognitive radio networks via primary-secondary user power control games","contentTypeDisplay":"Journals","mlTime":"PT0.560398S","lastupdate":"2021-10-05","contentType":"periodicals","definitions":"false","publicationNumber":"7693"},{"_id":5090038,"references":[{"order":"1","text":"A. Abadi, M. Nisenson, and Y. Simionovici. A traceability technique for specifications. In Proceedings of 16th IEEE International Conference on Program Comprehension, pages 103-112. IEEE CS Press, 2008.","title":"A traceability technique for specifications","context":[{"sec":"sec1","text":" The proposed approach was applied to the Jenson-Shannon (JS) method [1], [8] and Latent Semantic Indexing (LSI) [13] to recover traceability links between different types of artefacts.","part":"1"},{"sec":"sec2","text":" [1] compare several IR techniques to recover traceability links between code and documentation.","part":"1"},{"sec":"sec2","text":" In particular, they compare dimensionality reduction methods (e.g., LSI [4]), probabilistic and information theoretic approaches (i.e., the Jenson-Shannon method [1]), and the standard Vector Space Model (VSM) [4].","part":"1"},{"sec":"sec3b","text":" In our experimentation, we compare the retrieval accuracy of two IR methods, i.e., a probabilistic model, namely the Jenson-Shannon (JS) method [1], [8], and a vector space based model, namely Latent Semantic Indexing (LSI) [13].","part":"1"},{"sec":"sec3b1","text":" [1].","part":"1"},{"sec":"sec3b1","text":" It is worth noting that the empirical distribution of a term is based on the weight assigned to the term for the specific artefact [1].","part":"1"},{"sec":"sec3b1","text":" More details on the JS method can be found in [1], [8].","part":"1"},{"sec":"sec4b","text":" For this reason, the proposed approach was experimented with a probabilistic model, namely Jenson-Shannon (JS) method [1], as well as a vector space based model, namely Latent Semantic Indexing (LSI) [13].","part":"1"},{"sec":"sec4d","text":" As described in Section 4.2 we used a probabilistic model, i.e., Jenson-Shannon (JS)method [1], as well as a vector space based model, i.e., Latent Semantic Indexing (LSI) [13].","part":"1"}],"links":{"documentLink":"/document/4556122","pdfSize":"353KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"G. Antoniol, G. Canfora, G. Casazza, A. De Lucia, and E. Merlo. Recovering traceability links between code and documentation. IEEE Transactions on Software Engineering, 28(10):970-983, 2002.","title":"Recovering traceability links between code and documentation","context":[{"sec":"sec1","text":" Traceability information can provides important insights into system development and evolution assisting in program comprehension, impact analysis, and reuse of existing software [2].","part":"1"},{"sec":"sec1","text":" In particular, several researchers have proposed the use of Information Retrieval (IR) [4], [13] techniques for recovering traceability links between artefacts of different types [2], [3], [6], [9], [10], [16], [19], [20], [23].","part":"1"},{"sec":"sec1","text":" The idea behind such methods is that most of the software documentation is text based or contains textual descriptions and that programmers use meaningful domain terms to define source code identifiers [2].","part":"1"},{"sec":"sec1","text":" Because the number of all possible links can be very high, such tools use a similarity threshold to consider as candidate traceability links only the pairs of artefacts with similarity above such a threshold [2], [9].","part":"1"},{"sec":"sec2","text":" [2] are the first to apply IR methods [4], [13] to the problem of recovering traceability links between software artefacts.","part":"1"},{"sec":"sec2","text":" They perform case studies similar in design to those in [2] and compare the accuracy of LSI with respect to the vector space and probabilistic models.","part":"1"},{"sec":"sec5c","text":" It is not comparable to industrial projects, but repositories used by other authors [2], [20], [16] to compare different IR methods have a comparable size.","part":"1"}],"links":{"documentLink":"/document/1041053","pdfSize":"772KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"G. Antoniol, G. Casazza, and A. Cimitile. Traceability recovery by modelling programmer behaviour. In Proceedings of 7th Working Conference on Reverse Engineering, volume 240-247, Brisbane, Queensland, Australia, 2000. IEEE CS Press.","title":"Traceability recovery by modelling programmer behaviour","context":[{"sec":"sec1","text":" In particular, several researchers have proposed the use of Information Retrieval (IR) [4], [13] techniques for recovering traceability links between artefacts of different types [2], [3], [6], [9], [10], [16], [19], [20], [23].","part":"1"},{"sec":"sec2","text":" [3] discuss how a traceability recovery tool based on the probabilistic model can improve the retrieval accuracy by learning from user feedback provided as input to the tool in terms of a subset of correct traceability links (training set).","part":"1"}],"links":{"documentLink":"/document/891475","pdfSize":"728KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"R. Baeza-Yates and B. Ribeiro-Neto. Modern Information Retrieval. Addison-Wesley, 1999.","title":"Modern Information Retrieval","context":[{"sec":"sec1","text":" In particular, several researchers have proposed the use of Information Retrieval (IR) [4], [13] techniques for recovering traceability links between artefacts of different types [2], [3], [6], [9], [10], [16], [19], [20], [23].","part":"1"},{"sec":"sec2","text":"Antoniol et al. [2] are the first to apply IR methods [4], [13] to the problem of recovering traceability links between software artefacts.","part":"1"},{"sec":"sec2","text":" They use both the probabilistic and vector space models [4] in order to trace source code onto software documentation.","part":"1"},{"sec":"sec2","text":" In particular, they compare dimensionality reduction methods (e.g., LSI [4]), probabilistic and information theoretic approaches (i.e., the Jenson-Shannon method [1]), and the standard Vector Space Model (VSM) [4].","part":"1"},{"sec":"sec3a","text":" A generic entry \\$\\alpha_{i,j}\\$ of this matrix denotes a measure of the weight (i.e., relevance) of the \\$i^{th}\\$ term in the \\$j^{th}\\$ document [4].","part":"1"},{"sec":"sec3b2","text":"Latent Semantic Indexing (LSI) [13] is an extension of the Vector Space Model (VSM) [4].","part":"1"},{"sec":"sec4e","text":"A preliminary evaluation of the proposed approach can be obtained using two well-known Information Retrieval (IR) metrics, namely recall and precision [4]: where correct and retrieved represent the set of correct links and the set of links retrieved by the tool, respectively.","part":"1"},{"sec":"sec7","text":" We also plan to experiment the proposed artefact indexing combined with other enhancing strategies, such as stemming [22] and user feedback analysis [4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"E. Charniak. Statistical techniques for natural language parsing. AI Magazine, 18(4):33-44, 1997.","title":"Statistical techniques for natural language parsing","context":[{"sec":"sec3a2","text":" In order to achieve such a filtering, the artefact content is pre-processed by using a Part-of-speech (POS) tagger [5] that tags all the terms specifying its grammatical nature (e.g., verb, noun, adjective)2 2 In our study we used TreeTagger available for downloading at http://www.ims.uni-stuttgart.de/projekte/corplex/TreeTagger/, Analysing such tags it is possible to filter out all the terms that are not nouns.","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"J. Cleland-Huang, R. Settimi, C. Duan, and X. Zou. Utilizing supporting evidence to improve dynamic requirements traceability. In Proceedings of 13th IEEE International Requirements Engineering Conference, pages 135-144, Paris, France, 2005. IEEE CS Press.","title":"Utilizing supporting evidence to improve dynamic requirements traceability","context":[{"sec":"sec1","text":" In particular, several researchers have proposed the use of Information Retrieval (IR) [4], [13] techniques for recovering traceability links between artefacts of different types [2], [3], [6], [9], [10], [16], [19], [20], [23].","part":"1"},{"sec":"sec2","text":" [6] propose three different strategies for incorporating supporting information into a probabilistic retrieval algorithm, namely hierarchical modelling, logical clustering of artefacts and semi-automated pruning of the probabilistic network.","part":"1"},{"sec":"sec2","text":"In the last decade several IR-based traceability recovery tools have also been proposed to support the software engineer during the traceability recovery process [6], [9], [16], [19], [21].","part":"1"}],"links":{"documentLink":"/document/1531035","pdfSize":"509KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"W. J. Conover. Practical Nonparametric Statistics. Wiley, 3rd edition edition, 1998.","title":"Practical Nonparametric Statistics","context":[{"sec":"sec4e","text":" Since the number of correct links is the same for each traceability recovery activity (i.e., the data was paired), we decided to used the Wilcoxon Rank Sum test [7] to test the statistical significance difference between the false positives retrieved by two traceability recovery methods.","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"T. M. Cover and J. A. Thomas. Elements of Information Theory. Wiley-Interscience, 1991.","title":"Elements of Information Theory","context":[{"sec":"sec1","text":" The proposed approach was applied to the Jenson-Shannon (JS) method [1], [8] and Latent Semantic Indexing (LSI) [13] to recover traceability links between different types of artefacts.","part":"1"},{"sec":"sec3b","text":" In our experimentation, we compare the retrieval accuracy of two IR methods, i.e., a probabilistic model, namely the Jenson-Shannon (JS) method [1], [8], and a vector space based model, namely Latent Semantic Indexing (LSI) [13].","part":"1"},{"sec":"sec3b1","text":"In the JS method the similarity between two artefacts is given by a \u201cdistance\u201d of their probability distributions measured by using the Jensen-Shannon (JS) Divergence [8].","part":"1"},{"sec":"sec3b1","text":" More details on the JS method can be found in [1], [8].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/0471200611"},"refType":"biblio","id":"ref8"},{"order":"9","text":"A. De Lucia, F. Fasano, R. Oliveto, and G. Tortora. Recovering traceability links in software artefact management systems using information retrieval methods. ACM Transactions on Software Engineering and Methodology, 16(4), 2007.","title":"Recovering traceability links in software artefact management systems using information retrieval methods","context":[{"sec":"sec1","text":" In particular, several researchers have proposed the use of Information Retrieval (IR) [4], [13] techniques for recovering traceability links between artefacts of different types [2], [3], [6], [9], [10], [16], [19], [20], [23].","part":"1"},{"sec":"sec1","text":" Because the number of all possible links can be very high, such tools use a similarity threshold to consider as candidate traceability links only the pairs of artefacts with similarity above such a threshold [2], [9].","part":"1"},{"sec":"sec2","text":" [9] discuss how a high recall cannot be achieved without also recovering too many false positives.","part":"1"},{"sec":"sec2","text":" In [10] the authors also present a critical analysis of using feedback within the incremental traceability recovery process presented in [9].","part":"1"},{"sec":"sec2","text":"In the last decade several IR-based traceability recovery tools have also been proposed to support the software engineer during the traceability recovery process [6], [9], [16], [19], [21].","part":"1"},{"sec":"sec2","text":" Also, experiments show that the incremental process proposed in [9] reduces the effort to classify proposed links with respect to a \u201cone-shot\u201d approach, where the full ranked list of links is proposed without similarity information and filtering [11].","part":"1"},{"sec":"sec5c","text":" Moreover, EasyClinic is just used to evaluate IR methods to recover traceability links [9].","part":"1"}],"links":{},"refType":"biblio","id":"ref9"},{"order":"10","text":"A. De Lucia, R. Oliveto, and P. Sgueglia. Incremental approach and user feedbacks: a silver bullet for traceability recovery. In Proceedings of 22nd IEEE International Conference on Software Maintenance, pages 299-309, Sheraton Society Hill, Philadelphia, Pennsylvania, 2006. IEEE CS Press.","context":[{"sec":"sec1","text":" In particular, several researchers have proposed the use of Information Retrieval (IR) [4], [13] techniques for recovering traceability links between artefacts of different types [2], [3], [6], [9], [10], [16], [19], [20], [23].","part":"1"},{"sec":"sec2","text":" In [10] the authors also present a critical analysis of using feedback within the incremental traceability recovery process presented in [9].","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"A. De Lucia, R. Oliveto, and G. Tortora. IR-based traceability recovery processes: an empirical comparison of \"one-shot\" and incremental processes. In Proceedings of 23rd International Conference Automated Software Engineering, pages 39-48, L'Aquila, Italy, 2008. ACM Press.","title":"IR-based traceability recovery processes: An empirical comparison of \"one-shot\" and incremental processes","context":[{"sec":"sec2","text":" Also, experiments show that the incremental process proposed in [9] reduces the effort to classify proposed links with respect to a \u201cone-shot\u201d approach, where the full ranked list of links is proposed without similarity information and filtering [11].","part":"1"}],"links":{"documentLink":"/document/4639307","pdfSize":"414KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"A. De Lucia, R. Oliveto, and G. Tortora. Assessing IR-based traceability recovery tools through controlled experiments. Empirical Software Engineering, 14(1):57-93, 2009.","title":"Assessing IR-based traceability recovery tools through controlled experiments","context":[{"sec":"sec2","text":" The achieved results revealed that the tool significantl y reduces the time spent by the software engineer to complete the task and the tracing errors [12].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/s10664-008-9090-8"},"refType":"biblio","id":"ref12"},{"order":"13","text":"S. Deerwester, S. T. Dumais, G. W. Furnas, T. K. Landauer, and R. Harshman. Indexing by latent semantic analysis. Journal of the American Society for Information Science, 41(6):391-407, 1990.","title":"Indexing by latent semantic analysis","context":[{"sec":"sec1","text":" In particular, several researchers have proposed the use of Information Retrieval (IR) [4], [13] techniques for recovering traceability links between artefacts of different types [2], [3], [6], [9], [10], [16], [19], [20], [23].","part":"1"},{"sec":"sec1","text":" The proposed approach was applied to the Jenson-Shannon (JS) method [1], [8] and Latent Semantic Indexing (LSI) [13] to recover traceability links between different types of artefacts.","part":"1"},{"sec":"sec2","text":"Antoniol et al. [2] are the first to apply IR methods [4], [13] to the problem of recovering traceability links between software artefacts.","part":"1"},{"sec":"sec2","text":"Marcus and Maletic [20] use LSI [13] to recover traceability links between source code and documentation.","part":"1"},{"sec":"sec3b","text":" In our experimentation, we compare the retrieval accuracy of two IR methods, i.e., a probabilistic model, namely the Jenson-Shannon (JS) method [1], [8], and a vector space based model, namely Latent Semantic Indexing (LSI) [13].","part":"1"},{"sec":"sec3b2","text":"Latent Semantic Indexing (LSI) [13] is an extension of the Vector Space Model (VSM) [4].","part":"1"},{"sec":"sec3b2","text":"LSI was developed to overcome the synonymy and polysemy problems, which occur with the VSM model [13] 3 3 It is worth noting that also the JS method does not take into account relations between terms.","part":"1"},{"sec":"sec3b2","text":" In order to exploit information about co-occurrences of terms, LSI applies Singular Value Decomposition (SVD) [13] to project the original term-by-document matrix into a reduced space in order to diminish the obscuring \u201cnoise\u201d in word usage.","part":"1"},{"sec":"sec3b2","text":" More details on LSI can be found in [13].","part":"1"},{"sec":"sec4b","text":" For this reason, the proposed approach was experimented with a probabilistic model, namely Jenson-Shannon (JS) method [1], as well as a vector space based model, namely Latent Semantic Indexing (LSI) [13].","part":"1"},{"sec":"sec4d","text":" As described in Section 4.2 we used a probabilistic model, i.e., Jenson-Shannon (JS)method [1], as well as a vector space based model, i.e., Latent Semantic Indexing (LSI) [13].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/(SICI)1097-4571(199009)41:6&lt;391::AID-ASI1&gt;3.0.CO;2-9"},"refType":"biblio","id":"ref13"},{"order":"14","text":"J. L. Devore and N. Farnum. Applied Statistics for Engineers and Scientists. Duxbury, 1999.","title":"Applied Statistics for Engineers and Scientists","context":[{"sec":"sec4e","text":" More-over, the interaction of Terms with the IR method, the artefact type, and the language of the artefacts was analysed by using the Two-Way Analysis of Variance (ANOVA) [14] on the whole data set.","part":"1"},{"sec":"sec4e","text":" The resulting profiles are parallel when there is no interaction and nonparallel when interaction is present [14].","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"S. T. Dumais. Improving the retrieval of information from external sources. Behavior Research Methods, Instruments and Computers, 23:229-236, 1991.","title":"Improving the retrieval of information from external sources","context":[{"sec":"sec4b","text":"Note that in both the artefact indexing processes a stop word function and/or a stop word list are applied, while we did not use stemming, since its effects are variable (some-times resulting in small improvements, sometimes in small decreases in accuracy) [15].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.3758/BF03203370"},"refType":"biblio","id":"ref15"},{"order":"16","text":"J. H. Hayes, A. Dekhtyar, and S. K. Sundaram. Advancing candidate link generation for requirements tracing: The study of methods. IEEE Transactions on Software Engineering, 32(1):4-19, 2006.","title":"Advancing candidate link generation for requirements tracing: The study of methods","context":[{"sec":"sec1","text":" In particular, several researchers have proposed the use of Information Retrieval (IR) [4], [13] techniques for recovering traceability links between artefacts of different types [2], [3], [6], [9], [10], [16], [19], [20], [23].","part":"1"},{"sec":"sec2","text":" [16] present a traceability recovery tool, called Requirements Tracing On-target (RETRO), that uses VSM or LSI for computing similarity measures among requirements.","part":"1"},{"sec":"sec2","text":"In the last decade several IR-based traceability recovery tools have also been proposed to support the software engineer during the traceability recovery process [6], [9], [16], [19], [21].","part":"1"},{"sec":"sec5c","text":" It is not comparable to industrial projects, but repositories used by other authors [2], [20], [16] to compare different IR methods have a comparable size.","part":"1"}],"links":{"documentLink":"/document/1583599","pdfSize":"2833KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"D. Jurafsky and J. Martin. Speech and Language Processing. Prentice Hall, 2000.","title":"Speech and Language Processing","context":[{"sec":"sec1","text":" In particular, we observe that the language used in software documents can be classified as sectorial language1 1 The language used by people who work in a particular area or who have a common interest [17], [18]., where the terms that provide more indication on the semantics of a document are the nouns, while the verbs tend to play a connection role and have a generic semantics [17], [18].","part":"1"},{"sec":"fn1","text":"The language used by people who work in a particular area or who have a common interest [17], [18].","type":"footnote"},{"sec":"sec3a2","text":" In particular, following [17], [18] only the nouns contained in the artefact contents are used to build the artefact corpus.","part":"1"},{"sec":"sec6","text":" This means that the findings described in [17], [18] are valid and applicable also for software documentation.","part":"1"},{"sec":"sec7","text":" In particular, we decided to index only the nouns extracted from the artefact content, since in a sectorial language (the language of the software documentation) the terms that provide more indication on the semantics of a document are the nouns [17], [18].","part":"1"}],"refType":"biblio","id":"ref17"},{"order":"18","text":"E. L. Keenan. Formal Semantics of Natural Language. Cambridge University Press, 1975.","title":"Formal Semantics of Natural Language","context":[{"sec":"sec1","text":" In particular, we observe that the language used in software documents can be classified as sectorial language1 1 The language used by people who work in a particular area or who have a common interest [17], [18]., where the terms that provide more indication on the semantics of a document are the nouns, while the verbs tend to play a connection role and have a generic semantics [17], [18].","part":"1"},{"sec":"fn1","text":"The language used by people who work in a particular area or who have a common interest [17], [18].","type":"footnote"},{"sec":"sec3a2","text":" In particular, following [17], [18] only the nouns contained in the artefact contents are used to build the artefact corpus.","part":"1"},{"sec":"sec6","text":" This means that the findings described in [17], [18] are valid and applicable also for software documentation.","part":"1"},{"sec":"sec7","text":" In particular, we decided to index only the nouns extracted from the artefact content, since in a sectorial language (the language of the software documentation) the terms that provide more indication on the semantics of a document are the nouns [17], [18].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1017/CBO9780511897696"},"refType":"biblio","id":"ref18"},{"order":"19","text":"M. Lormans and A. van Deursen. Can LSI help reconstructing requirements traceability in design and test? In Proceedings of 10th European Conference on Software Maintenance and Reengineering, pages 45-54, Bari, Italy, 2006. IEEE CS Press.","title":"Can LSI help reconstructing requirements traceability in design and test?","context":[{"sec":"sec1","text":" In particular, several researchers have proposed the use of Information Retrieval (IR) [4], [13] techniques for recovering traceability links between artefacts of different types [2], [3], [6], [9], [10], [16], [19], [20], [23].","part":"1"},{"sec":"sec2","text":"Lormans and van Deursen [19] use LSI to reconstruct traceability links among requirements, design documents and test specifications.","part":"1"},{"sec":"sec2","text":"In the last decade several IR-based traceability recovery tools have also been proposed to support the software engineer during the traceability recovery process [6], [9], [16], [19], [21].","part":"1"}],"links":{"documentLink":"/document/1602357","pdfSize":"255KB"},"refType":"biblio","id":"ref19"},{"order":"20","text":"A. Marcus and J. I. Maletic. Recovering documentationto-source-code traceability links using latent semantic indexing. In Proceedings of 25th International Conference on Software Engineering, pages 125-135, Portland, Oregon, USA, 2003. IEEE CS Press.","title":"Recovering documentationto-source-code traceability links using latent semantic indexing","context":[{"sec":"sec1","text":" In particular, several researchers have proposed the use of Information Retrieval (IR) [4], [13] techniques for recovering traceability links between artefacts of different types [2], [3], [6], [9], [10], [16], [19], [20], [23].","part":"1"},{"sec":"sec2","text":"Marcus and Maletic [20] use LSI [13] to recover traceability links between source code and documentation.","part":"1"},{"sec":"sec5c","text":" It is not comparable to industrial projects, but repositories used by other authors [2], [20], [16] to compare different IR methods have a comparable size.","part":"1"}],"links":{"documentLink":"/document/1201194","pdfSize":"294KB"},"refType":"biblio","id":"ref20"},{"order":"21","text":"A. Marcus, X. Xie, and D. Poshyvanyk. When and how to visualize traceability links? In Proceedings of 3rd International Workshop on Traceability in Emerging Forms of Software Engineering, pages 56-61, Long Beach California, USA, 2005. ACM Press.","title":"When and how to visualize traceability links?","context":[{"sec":"sec2","text":"In the last decade several IR-based traceability recovery tools have also been proposed to support the software engineer during the traceability recovery process [6], [9], [16], [19], [21].","part":"1"}],"links":{},"refType":"biblio","id":"ref21"},{"order":"22","text":"M. F. Porter. An algorithm for suffix stripping. Program, 14(3):130-137, 1980.","title":"An algorithm for suffix stripping","context":[{"sec":"sec3a1","text":" A morphological analysis, like stemming [22], of the extracted terms can also be performed aiming at removing suffixes of words to extract their stems.","part":"1"},{"sec":"sec7","text":" We also plan to experiment the proposed artefact indexing combined with other enhancing strategies, such as stemming [22] and user feedback analysis [4].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1108/eb046814"},"refType":"biblio","id":"ref22"},{"order":"23","text":"R. Settimi, J. Cleland-Huang, O. Ben Khadra, J. Mody, W. Lukasik, and C. De Palma. Supporting software evolution through dynamically retrieving traces to UML artifacts. In Proceedings of 7th IEEE International Workshop on Principles of Software Evolution, pages 49-54, Kyoto, Japan, 2004. IEEE CS Press.","title":"Supporting software evolution through dynamically retrieving traces to UML artifacts","context":[{"sec":"sec1","text":" In particular, several researchers have proposed the use of Information Retrieval (IR) [4], [13] techniques for recovering traceability links between artefacts of different types [2], [3], [6], [9], [10], [16], [19], [20], [23].","part":"1"},{"sec":"sec2","text":" [23] propose three different variants of the VSM for tracing requirements to UML artefacts, code, and test cases.","part":"1"}],"links":{"documentLink":"/document/1334768","pdfSize":"261KB"},"refType":"biblio","id":"ref23"},{"order":"24","text":"C.Wohlin, P. Runeson, M. Host, M. C. Ohlsson, B. Regnell, and A.Wesslen. Experimentation in Software Engineering - An Introduction. Kluwer, 2000.","title":"Experimentation in Software Engineering - An Introduction","context":[{"sec":"sec4","text":" [24].","part":"1"},{"sec":"sec5c","text":" According to [24] this can be done since (i) the ANOVA test is a very robust test; (ii) and the distribution of false positives is very close to be normally distributed.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-1-4615-4625-2"},"refType":"biblio","id":"ref24"},{"order":"25","text":"X. Zou, R. Settimi, and J. Cleland-Huang. Term-based enhancement factors for improving automated requirement trace retrieval. In Proceedings of International Symposium on Grand Challenges in Traceability, pages 40-45, Lexington, Kentuky, USA, 2007. ACM Press.","title":"Term-based enhancement factors for improving automated requirement trace retrieval","context":[{"sec":"sec2","text":" In [25] the authors propose an approach to enhance standard IR metrics using query term coverage and phrasing.","part":"1"}],"refType":"biblio","id":"ref25"}],"articleNumber":"5090038","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"On the role of the nouns in IR-based traceability recovery","publisher":"IEEE","htmlAbstractLink":"/document/5090038/","displayDocTitle":"On the role of the nouns in IR-based traceability recovery","isConference":true,"htmlLink":"/document/5090038/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090038","openAccessFlag":"F","title":"On the role of the nouns in IR-based traceability recovery","contentTypeDisplay":"Conferences","mlTime":"PT0.467078S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5073941"},{"_id":5090089,"references":[{"order":"1","text":"IEEE 802.3 Higher Speed Study Group Objectives, July 2007.","title":"Higher Speed Study Group Objectives,","context":[{"sec":"sec1","text":" In 2007, IEEE higher speed study group announced their persuasion of 40 and 100GBASE-T applications [1], a thousand times faster than Fast Ethernet (surprisingly this falls into the Moors law very well)! This is in fact in correspondence with explosive growth of demand for higher speed in high-performance computing, consumer multimedia, teleconferencing and telemedicine, etc.","part":"1"},{"sec":"sec1","text":"The objective of IEEE 40GBASE-T standard is to create an application that is capable of transporting data at a rate of 40 Gbps over at least 10 meters of copper cable [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"A. Enteshari, M. Kavehrad, \"Transmission Strategies for High-Speed Access over Category-7A Copper Wiring\", CCECE08, ON, Canada, May 2008, pp. 1065-1068.","context":[{"sec":"sec1","text":" The capacity analysis of this cable shows that 40Gbps transmission is practical up to 50m over this cable at the cost of elaborate digital signal processing and complex coding schemes [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"J.L. Massey, \"Coding and Modulation in Digital Communications\", in Int. Seminar on Digital Communication, Source Encoding, Channel Encoding and Modulation, Zurich, March 1974.","title":"Coding and Modulation in Digital Communications","context":[{"sec":"sec2","text":" In [3], Massey suggested to couple the channel-encoding process with the modulation process at the transmitter.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"G. Ungerboeck, \"Trellis-Coded Modulation with Redundant Signal Sets- I: Introduction\", IEEE Communications Magazine, vol. 25, pp. 5-11, 1987.","title":"Trellis-Coded Modulation with Redundant Signal Sets- I: Introduction","context":[{"sec":"sec2","text":" Considering an M-PAM modulation, Ungerboeck [4] realized that to achieve, e.g., 3 bits/dim, 16-PAM could be used instead of 8-PAM, but at the price of higher probability of error.","part":"1"},{"sec":"sec2","text":" He developed the idea and presented a general structural modulation, known as trellis-coded modulation, to combine a conventional convolutional code with multi-dimensional multi-level signal sets [4] [5].","part":"1"}],"links":{"documentLink":"/document/1093542","pdfSize":"730KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"G.D. Forney, G. Ungerboeck, Modulation and Coding for Linear Gaussian Channels, IEEE Transactions on Information Theory, Vol. 44, Issue 6, pp. 2384 - 2415, Oct 1998.","title":"Modulation and Coding for Linear Gaussian Channels","context":[{"sec":"sec2","text":" He developed the idea and presented a general structural modulation, known as trellis-coded modulation, to combine a conventional convolutional code with multi-dimensional multi-level signal sets [4] [5].","part":"1"},{"sec":"sec2","text":" The system margin can be defined as [5]: \nwhere \\$K_{\\min}\\$ is the multiplicity of codewords with minimum weight, \\$\\gamma_{c}(\\Lambda)\\$ is the nominal coding gain associated with set partitioning, \\$\\gamma_{s}(\\Lambda)\\$ is the shaping gain, and \\$\\gamma_{m}\\$ is the desired system margin.","part":"1"}],"links":{"documentLink":"/document/720542","pdfSize":"1147KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"G. Malhotra, J. H. Jeong and M. Kavehrad, \"Joint MIMO Equalization and Decoding for 10GBASE-T Transmission,\" Proceedings of GLOBECOM'04, Dallas Texas, Nov. 2004.","title":"Joint MIMO Equalization and Decoding for 10GBASE-T Transmission","context":[{"sec":"sec2","text":" Malhotra et al [6] extended the SPFE concept for multidimensional TCM applicable in multiple channel communications, and also employed soft and hard iterative DFE as more protection against error propagation of DFE.","part":"1"}],"links":{"documentLink":"/document/1378094","pdfSize":"636KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"D. MacKay, Encyclopedia of Sparse Block Codes, online http://www.inference.phy.cam.ac.uk/mackay/codes/data.html #l51","title":"Encyclopedia of Sparse Block Codes","context":[{"sec":"sec3","text":" MacKay [7].","part":"1"}],"refType":"biblio","id":"ref7"}],"articleNumber":"5090089","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Signal construction for high-speed access over copper wiring","publisher":"IEEE","displayDocTitle":"Signal construction for high-speed access over copper wiring","isConference":true,"htmlLink":"/document/5090089/","isStaticHtml":true,"isDynamicHtml":true,"htmlAbstractLink":"/document/5090089/","xploreDocumentType":"Conference Publication","articleId":"5090089","openAccessFlag":"F","title":"Signal construction for high-speed access over copper wiring","contentTypeDisplay":"Conferences","mlTime":"PT0.047897S","lastupdate":"2021-12-18","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090093,"references":[{"order":"1","text":"US Federal Communications Commission, report FCC 05-45, 2005.","title":"report FCC 05-45","context":[{"sec":"sec1","text":"The commercial use of the spectrum in the 71\u201376 GHz, 81\u201386 GHz, and 92\u201395 GHz bands becomes available for ultra high speed data communications as announced by the US Federal Communications Commission [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"T. Yao, M.Q. Gordon, K. Tang, K. Yau, M. Yang, S. Voinigescue, \"Algorithmic design of CMOS LNAs and PAs for 60-GHz radio,\" IEEE J. Solid-State Circuits, vol. 42, pp. 1044-1057, 2007.","title":"Algorithmic design of CMOS LNAs and PAs for 60-GHz radio","context":[{"sec":"sec1","text":" There have been several recent efforts to implement silicon (Si) mm-wave blocks such as power amplifiers (PAs) [2]\u2013[5].","part":"1"},{"sec":"sec3","text":" The choice of a common-source configuration was considered to achieve good efficiency [2], [12], [13].","part":"1"}],"links":{"documentLink":"/document/4160086","pdfSize":"2722KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"U.R. Pfeiffer, S.K. Reynolds, B.A. Floyd, \"A 77 GHz SiGe power amplifier for potential applications in automotive radar systems,\" IEEE-RFIC Symp. Dig., Forth Worth, TX, 2004, pp. 91-94.","title":"A 77 GHz SiGe power amplifier for potential applications in automotive radar systems","context":[{"sec":"sec1","text":" There have been several recent efforts to implement silicon (Si) mm-wave blocks such as power amplifiers (PAs) [2][3]\u2013[5].","part":"1"},{"sec":"sec1","text":"Prior work in Si-power amplifiers involved a 77 GHz SiGe PA with 15.5 dBm output power and 5 % power-added efficiency (PAE) [5] Also in [3] and [4] two SiGe PAs have been reported.","part":"1"}],"links":{"documentLink":"/document/1320535","pdfSize":"301KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"B.A. Floyd, S.K. Reynolds, U.R. Pfeiffer, T. Zwick, T. Beukema, B. Gaucher, \"SiGe bipolar transceiver circuits operating at 60 GHz,\" IEEE J. Solid-State Circuits, vol. 40, pp. 156-167, 2005.","title":"SiGe bipolar transceiver circuits operating at 60 GHz","context":[{"sec":"sec1","text":" There have been several recent efforts to implement silicon (Si) mm-wave blocks such as power amplifiers (PAs) [2][4]\u2013[5].","part":"1"},{"sec":"sec1","text":"Prior work in Si-power amplifiers involved a 77 GHz SiGe PA with 15.5 dBm output power and 5 % power-added efficiency (PAE) [5] Also in [3] and [4] two SiGe PAs have been reported.","part":"1"}],"links":{"documentLink":"/document/1374999","pdfSize":"1685KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"H. Li, H.M. Rein, T. Suttorp, J. B\u00f6ck, \"Fully integrated SiGe VCOs with powerful output buffer for 77-GHz automotive radar systems and applications around 100 GHz,\" IEEE J. Solid-State Circuits, vol. 39, pp. 1650-1658, 2004.","title":"Fully integrated SiGe VCOs with powerful output buffer for 77-GHz automotive radar systems and applications around 100 GHz","context":[{"sec":"sec1","text":" There have been several recent efforts to implement silicon (Si) mm-wave blocks such as power amplifiers (PAs) [2]\u2013[5].","part":"1"},{"sec":"sec1","text":"Prior work in Si-power amplifiers involved a 77 GHz SiGe PA with 15.5 dBm output power and 5 % power-added efficiency (PAE) [5] Also in [3] and [4] two SiGe PAs have been reported.","part":"1"}],"links":{"documentLink":"/document/1336993","pdfSize":"809KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"E. Afshari, H. Bhat, X. Li, A. Hajimiri, \"Electrical funnel: a broadband signal combining method,\" IEEE Int. Solid-State Circuits Conf., San Francisco, CA, 2006, pp. 206-207.","title":"Electrical funnel: A broadband signal combining method","context":[{"sec":"sec1","text":" In [6], by using multiple parallel transistors, the output power levels increased to 21 dBm, but the obtained power-added efficiencies were still limited to 3%.","part":"1"}],"links":{"documentLink":"/document/1696114","pdfSize":"3080KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"N. Zamdmer, J. Kim, R. Trzcinski, J.O. Plouchard, S. Narasimha, M. Khare, L. Wagner, S. Chaloux, \"A 243-GHz F and 208-GHz F , 90-nm SOI CMOS SoC technology with low-power millimeter wave digital and RF circuit capability,\" VLSI Technology Symp., Honolulu, HI, 2004, pp. 98-99.","title":"A 243-GHz F and 208-GHz F , 90-nm SOI CMOS SoC technology with low-power millimeter wave digital and RF circuit capability","context":[{"sec":"sec2","text":" For this purpose, we based our approach on the design recommendations highlighted in [7]\u2013[9] where the authors investigated the impact of transistor finger width scaling on the peak values of transit or unity-current-gain frequency \\$(f_{T})\\$ and maximum oscillation frequency \\$(f_{max})\\$, and on the noise parameters of MOSFETs.","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"S.P. Voinigescu, D.S. McPherson, F. Pera, S. Szilagyi, M. Tazlauanu, H. Tran, \"A Comparison of silicon and III-V technology performance and building block implementations for 10 and 40 Gb/s optical networking ICs,\" Int. J. High Speed Electronics and Systems, Vol. 13, No.1, 2003, pp. 27-57,","title":"A Comparison of silicon and III-V technology performance and building block implementations for 10 and 40 Gb/s optical networking ICs","context":[{"sec":"sec2","text":" For this purpose, we based our approach on the design recommendations highlighted in [7][8]\u2013[9] where the authors investigated the impact of transistor finger width scaling on the peak values of transit or unity-current-gain frequency \\$(f_{T})\\$ and maximum oscillation frequency \\$(f_{max})\\$, and on the noise parameters of MOSFETs.","part":"1"},{"sec":"sec2","text":" In 90nm CMOS process, the peak \\$f_{T}\\$ current density remains constant for different finger widths at 0.2 to \\$0.3 \\ {\\rm mA}/\\mu {\\rm m}\\$ [8].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1142/S012915640300151X"},"refType":"biblio","id":"ref8"},{"order":"9","text":"and book chapter in Compound Semiconductor Integrated Circuits, 2003.","context":[{"sec":"sec2","text":" For this purpose, we based our approach on the design recommendations highlighted in [7]\u2013[9] where the authors investigated the impact of transistor finger width scaling on the peak values of transit or unity-current-gain frequency \\$(f_{T})\\$ and maximum oscillation frequency \\$(f_{max})\\$, and on the noise parameters of MOSFETs.","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"W. Jeamsaksiri, A. Mercha, J. Ramos, D. Linten, S. Thijs, S. Jenei, C. Detcheverry, P. Wambacq, R. Velghe, S. Decoutere, \"Integration of a 90 nm RF CMOS technology (200 GHz f -150 GHz f NMOS) demonstrated on a 5 GHz LNA,\" VLSI Technology Symp., Honolulu, HI, 2004, pp. 100-101.","title":"Integration of a 90 nm RF CMOS technology (200 GHz f -150 GHz f NMOS) demonstrated on a 5 GHz LNA","context":[{"sec":"sec3","text":"The schematic of the designed power amplifier is shown in Fig. 1 using the simulator Cadence [10], while the passives were designed in ASITIC (Analysis and Simulation of Inductors and Interconnect for Integrated Circuits) [11] using design rules for 90-nm RF-CMOS technology.","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"Cadence RF design kit, Cadence Design Systems, Inc., San Jose, CA.","context":[{"sec":"sec3","text":"The schematic of the designed power amplifier is shown in Fig. 1 using the simulator Cadence [10], while the passives were designed in ASITIC (Analysis and Simulation of Inductors and Interconnect for Integrated Circuits) [11] using design rules for 90-nm RF-CMOS technology.","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"ASITIC. http://rfic.eecs.berkeley.edu/~niknejad/asitic.html.","context":[{"sec":"sec3","text":" The choice of a common-source configuration was considered to achieve good efficiency [2], [12], [13].","part":"1"},{"sec":"sec3","text":" Also the role of inductors \\$L_{m1.2}\\$ is to increase the gain and reduce the noise figure [12].","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"S.P. Voinigescu, M.C. Maliepaard, High frequency noise and impedance matched integrated circuits, US Patent No: 5789799.","title":"High frequency noise and impedance matched integrated circuits","context":[{"sec":"sec3","text":" The choice of a common-source configuration was considered to achieve good efficiency [2], [12], [13].","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"S.P. Voinigescu, M.C. Maliepaard, J.L. Showell, G.E. Babcock, \"A scalable high-frequency noise model for bipolar transistors with application to optimal transistor sizing for low-noise amplifier design,\" IEEE J. Solid-State Circuits, vol. 32, pp. 1430-1439, 1997.","title":"A scalable high-frequency noise model for bipolar transistors with application to optimal transistor sizing for low-noise amplifier design","context":[{"sec":"sec3","text":" The input impedance \\$Z_{in}\\$ of the amplifier  is now tuned to match the \\$Z_{o}\\$ source impedance (usually \\$50\\Omega\\$) using the two inductors \\$L_{s1}\\$ and \\$L_{g1}\\$ (same for the third stage with \\$L_{s3}\\$ and \\$L_{g2}\\$) as in Fig. 3 [14]\u2013[16].","part":"1"}],"links":{"documentLink":"/document/628757","pdfSize":"343KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"D.K. Shaeffer, T.H. Lee, \"A 1.5-V, 1.5-GHz CMOS low noise amplifier,\" IEEE J. Solid-State Circuits, vol. 32, pp. 745-759, 1997.","title":"A 1.5-V, 1.5-GHz CMOS low noise amplifier","context":[{"sec":"sec3","text":" The input impedance \\$Z_{in}\\$ of the amplifier  is now tuned to match the \\$Z_{o}\\$ source impedance (usually \\$50\\Omega\\$) using the two inductors \\$L_{s1}\\$ and \\$L_{g1}\\$ (same for the third stage with \\$L_{s3}\\$ and \\$L_{g2}\\$) as in Fig. 3 [14][15]\u2013[16].","part":"1"}],"links":{"documentLink":"/document/568846","pdfSize":"430KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"T.H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, 2 Ed., Cambridge University Press, 2004.","title":"The Design of CMOS Radio-Frequency Integrated Circuits","context":[{"sec":"sec3","text":" The input impedance \\$Z_{in}\\$ of the amplifier  is now tuned to match the \\$Z_{o}\\$ source impedance (usually \\$50\\Omega\\$) using the two inductors \\$L_{s1}\\$ and \\$L_{g1}\\$ (same for the third stage with \\$L_{s3}\\$ and \\$L_{g2}\\$) as in Fig. 3 [14]\u2013[16].","part":"1"}],"refType":"biblio","id":"ref16"},{"order":"17","text":"T.O. Dickson, Kenneth H. K. Yau, T. Chalvatzis, A.M. Mangan, E. Laskin, S.P. Voinigescu, \"The invariance of characteristic current densities in nanoscale MOSFETs and its impact on algorithmic design methodologies and design porting of Si(Ge) (Bi)CMOS high-speed building blocks,\" IEEE J. Solid-State Circuits, vol. 41, pp. 1830-1845, 2006.","title":"The invariance of characteristic current densities in nanoscale MOSFETs and its impact on algorithmic design methodologies and design porting of Si(Ge) (Bi)CMOS high-speed building blocks","context":[],"links":{"documentLink":"/document/1661759","pdfSize":"5565KB"},"refType":"biblio","id":"ref17"}],"articleNumber":"5090093","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Design of an E-band high power amplifier for wireless high data rate communications","publisher":"IEEE","isDynamicHtml":true,"displayDocTitle":"Design of an E-band high power amplifier for wireless high data rate communications","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5090093/","xploreDocumentType":"Conference Publication","htmlAbstractLink":"/document/5090093/","articleId":"5090093","openAccessFlag":"F","title":"Design of an E-band high power amplifier for wireless high data rate communications","contentTypeDisplay":"Conferences","mlTime":"PT0.133163S","lastupdate":"2021-12-18","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090097,"references":[{"order":"1","text":"I. E. Telatar, \"Capacity of multi-antenna Gaussian channels,\" Eur. Trans. Telecom., vol 10, pp. 585-595, Nov. 1999.","title":"Capacity of multi-antenna Gaussian channels","context":[{"sec":"sec1","text":" One significant advancement to improve radio spectrum efficiency is the use of multiple-input-multiple-output (MIMO) technology [1].","part":"1"},{"sec":"sec1","text":" Many of adaptive MIMO schemes have been proposed, such as water-filling-based schemes [1] [5] and various beamforming schemes [4] [6].","part":"1"},{"sec":"sec2","text":" By Lemma 5 in [1], since \\${\\rm \\bf U}^{H}{\\rm \\bf h}_{m}\\$ has the same distribution as \\${\\rm \\bf h}_{m}\\$, we need only consider \\${\\rm \\bf M}_{i}{\\rm \\bf M}_{i}^{H}={\\rm \\bf D}\\$ [1].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/ett.4460100604"},"refType":"biblio","id":"ref1"},{"order":"2","text":"V. Tarokh, N. Seshadri, and A. Calderbank, \"Space-time codes for high data rate wireless communications: Performance criterion and code construction,\" IEEE Trans. Inform. Theory, vol. 44, pp. 744-765,Mar. 1998.","title":"Space-time codes for high data rate wireless communications: Performance criterion and code construction","context":[{"sec":"sec1","text":" Space-time (ST) codes are the most promising technique for MIMO systems [2].","part":"1"}],"links":{"documentLink":"/document/661517","pdfSize":"765KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"D. Gesbert, R. W. Heath,and S. Catreux,V. Erceg \"Adaptive modulation and MIMO coding for broadband wireless data networks,\" in 2002 IEEE CommunicationsMagazine vol. 40, pp. 108-115 , June 2002.","title":"Adaptive modulation and MIMO coding for broadband wireless data networks","context":[{"sec":"sec1","text":" Under this power constraint, adaptive technique can cooperate with MIMO technology to further exploit radio spectrum [3] [4].","part":"1"}],"links":{"documentLink":"/document/1007416","pdfSize":"120KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"S. Zhou and G. B. Giannakis, \"Optimal transmitter eigenbeamforming and space-time block coding based on channel mean feedback\" IEEE Transactions on Signal Processing, vol. 50, no. 10, October 2002.","title":"Optimal transmitter eigenbeamforming and space-time block coding based on channel mean feedback","context":[{"sec":"sec1","text":" Under this power constraint, adaptive technique can cooperate with MIMO technology to further exploit radio spectrum [3] [4].","part":"1"},{"sec":"sec1","text":" Many of adaptive MIMO schemes have been proposed, such as water-filling-based schemes [1] [5] and various beamforming schemes [4] [6].","part":"1"}],"links":{"documentLink":"/document/1033689","pdfSize":"572KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"X. Zhang and B. Ottersten, \"Power allocation and bit loading for spatialmultiplexing inMIMO systems,\" IEEE Int. Conf.on Acoustics, Speech, and Signal Processing, 2003. Proceedings (ICASSP '03) vol.5 pp. 54-56, Apr. 2003.","title":"Power allocation and bit loading for spatialmultiplexing inMIMO systems","context":[{"sec":"sec1","text":" Many of adaptive MIMO schemes have been proposed, such as water-filling-based schemes [1] [5] and various beamforming schemes [4] [6].","part":"1"}],"links":{"documentLink":"/document/1199866","pdfSize":"254KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"P. Xia and G. B. Giannakis, \"Multiantenna adaptive modulation with beamforming based on bandwidthconstrained feedback\" IEEE Transactions on Communications, vol. 53, no.3, March 2005.","title":"Multiantenna adaptive modulation with beamforming based on bandwidthconstrained feedback","context":[{"sec":"sec1","text":" Many of adaptive MIMO schemes have been proposed, such as water-filling-based schemes [1] [5] and various beamforming schemes [4] [6].","part":"1"},{"sec":"sec1","text":" Additionally, the gap between the available transmission rates are often very large due to the use of discrete constellations [6].","part":"1"},{"sec":"sec4a","text":"Although the system design for continuous-rate scenario provide intuitive and useful guidelines [6], the associated constellation mapper requires high implementation complexity.","part":"1"}],"links":{"documentLink":"/document/1413597","pdfSize":"485KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"Youngwook KO and Cihan Tepedelenlioglu, \"Spacetime block coded rate-adaptivemodulationwith uncertain SNR feedback\" IEEE Signals, Systems and Computers, vol.1, pp 1032- 1036, Nov. 2003.","title":"Spacetime block coded rate-adaptivemodulationwith uncertain SNR feedback","context":[{"sec":"sec1","text":" For example, constellation adaptation, such as M-QAM, is applied to space-time block code (STBC) [7] and to space-time trellis code (STTC) [8].","part":"1"}],"links":{"documentLink":"/document/1292082","pdfSize":"341KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"T. H. Liew, B. L. Yeap, C. H. Wong, and L. Hanzo, \"Turbo-coded adaptive modulation versus spacetime trellis codes for transmission over dispersive channels,\" IEEE Trans. om Wireless Comm., vol.3, no. 6, pp 2019-2029, Nov. 2004.","title":"Turbo-coded adaptive modulation versus spacetime trellis codes for transmission over dispersive channels","context":[{"sec":"sec1","text":" For example, constellation adaptation, such as M-QAM, is applied to space-time block code (STBC) [7] and to space-time trellis code (STTC) [8].","part":"1"}],"links":{"documentLink":"/document/1374911","pdfSize":"654KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"B. Hassibi and B. Hochwald, \"High-rate codes that are linear in space and time,\" IEEE Trans. Inform. Theory, vol. 48, pp. 1804-1824, July 2002.","title":"High-rate codes that are linear in space and time","context":[{"sec":"sec1","text":"In this paper, we propose to apply linear dispersion code (LDC) [9] [10] for adaptation.","part":"1"},{"sec":"sec1","text":" This is because it subsumes many existing block codes as its special cases which allows suboptimal linear receivers with greatly reduced complexity, and provides flexible rate-versus-performancetradeoff [9] [11].","part":"1"},{"sec":"sec2","text":" The so-obtained results can be extended to the model in [9].","part":"1"},{"sec":"sec3","text":" The main goal of this section is to study the error-rate probability and the statistics of SINR for LDCs [9]- [11] using linear MMSE receiver over a Rayleigh fading channel.","part":"1"}],"links":{"documentLink":"/document/1013127","pdfSize":"650KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"R. W. Heath and A. Paulraj, \"Linear dispersion codes for MIMO systems based on frame theory,\" IEEE Trans. on Signal Processing, vol. 50, No. 10, pp. 2429-2441, October 2002.","title":"Linear dispersion codes for MIMO systems based on frame theory","context":[{"sec":"sec1","text":"In this paper, we propose to apply linear dispersion code (LDC) [9] [10] for adaptation.","part":"1"}],"links":{"documentLink":"/document/1033674","pdfSize":"432KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"Z. Wu and X. F. Wang, \"Design of coded space-time modulation,\" IEEE International Conference on Wireless Networks, Communications and Mobile Computing, vol. 2, pp. 1059-1064, Jun. 13-16, 2005.","title":"Design of coded space-time modulation","context":[{"sec":"sec1","text":" This is because it subsumes many existing block codes as its special cases which allows suboptimal linear receivers with greatly reduced complexity, and provides flexible rate-versus-performancetradeoff [9] [11].","part":"1"},{"sec":"sec2","text":"By Lemma 1, since the random variable \\$\\displaystyle\\mathop{\\sum_{m-1}^{N_{r}}} \\vert h_{mn}\\vert ^{2}\\$ in (11) is identically chi-square distributed with \\$2N_{r}\\$ degrees of freedom, the outage probability \\$P_{r}(\\Vert\\tilde{{\\rm \\bf h}}_{i}\\Vert^{2}\\geq\\epsilon)\\$ is maximized if all the eigenvalues of \\${\\rm \\bf M}_{i}{\\rm \\bf M}_{i}^{H}\\$ are equal [11].","part":"1"},{"sec":"sec3","text":" The main goal of this section is to study the error-rate probability and the statistics of SINR for LDCs [9]- [11] using linear MMSE receiver over a Rayleigh fading channel.","part":"1"}],"links":{"documentLink":"/document/1710349","pdfSize":"36KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"H. V. Poor and S. Verdu, \"Probability of error in MMSE multiuser detection,\" IEEE Trans. inform. Theory, vol. 43, no. 3, pp. 858-871,May 1997.","title":"Probability of error in MMSE multiuser detection","context":[{"sec":"sec3","text":"A linear MMSE receiver is applied and the corresponding normalized output is given by\n where \\$\\hat{z}_{i}\\$ is the zero-mean noise term, which is approximated to be Gaussian [12].","part":"1"}],"links":{"documentLink":"/document/568697","pdfSize":"590KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"R. Lupas and S. Verdu, \"Linear multiuser detectors for synchronous code-divisionmultiple-access channels,\" IEEE Trans. inform. Theory, vol. 35, pp. 123-136, Jan. 1989.","title":"Linear multiuser detectors for synchronous code-divisionmultiple-access channels","context":[{"sec":"sec1","text":" With the application of LDC, a linear MMSE detector is more attractive due to its simplicity and good performance [13].","part":"1"},{"sec":"sec3","text":"Since the LDC is linear, an MMSE detector can be applied as suboptimal receiver due to its simplicity and good performance [13].","part":"1"}],"links":{"documentLink":"/document/42183","pdfSize":"1215KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"M. E. Bock, P. Diaconis, F. W. Huffer and M. D. Perlman, \"Inequalities for linear combinations of Gamma random variables\", Canada J. Statistics, vol. 15, pp. 387-395, 1987.","title":"Inequalities for linear combinations of Gamma random variables","context":[{"sec":"sec2","text":"Furthermore, to achieve full diversity, we shall maximize the outage probability \\$P_{r}(\\Vert\\tilde{{\\rm \\bf h}}_{i}\\Vert^{2} \\geq \\epsilon)\\$, the following lemma is introduced [14].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.2307/3315257"},"refType":"biblio","id":"ref14"},{"order":"15","text":"J. Proakis, Digital Communications, 4th ed. New York: McGraw-Hill, 2001.","title":"Digital Communications","context":[{"sec":"sec3","text":"\n Closed-form BER for a channel model with Gaussian noise as (16) can be found in [15].","part":"1"}],"refType":"biblio","id":"ref15"},{"order":"16","text":"L. Zheng and D. Tse, \"Diversity and multiplexing: A fundamental tradeoff in multiple antenna channels\" IEEE Trans. Inform. Theory, vol. 49, pp. 1073-96,May 2003.","title":"Diversity and multiplexing: A fundamental tradeoff in multiple antenna channels","context":[{"sec":"sec5","text":"\n There exists a tradeoff between diversity gain and multiplexing gain [16].","part":"1"}],"links":{"documentLink":"/document/1197843","pdfSize":"1596KB"},"refType":"biblio","id":"ref16"}],"articleNumber":"5090097","formulaStrippedArticleTitle":"Design of adaptive MIMO system using linear dispersion code","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5090097/","displayDocTitle":"Design of adaptive MIMO system using linear dispersion code","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5090097/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5090097","openAccessFlag":"F","title":"Design of adaptive MIMO system using linear dispersion code","contentTypeDisplay":"Conferences","mlTime":"PT0.104365S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090115,"references":[{"order":"1","text":"P. Kaye, R. Laflamme, and M. Mosca, An Introduction to Quantum Computing, 1st ed. Oxford University Press, 2007.","title":"An Introduction to Quantum Computing","context":[{"sec":"sec1","text":" The general representation for a qubit is  \\$\\gamma\\$ is an overall phase factor that can be ignored because it is not observable [1], [2].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"D. Marinescu and G. Marinescu, Approaching Quantum Computing, 1st ed. Pearson/Prentice Hall, 2005.","title":"Approaching Quantum Computing","context":[{"sec":"sec1","text":" The general representation for a qubit is  \\$\\gamma\\$ is an overall phase factor that can be ignored because it is not observable [1], [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"I. G. Karafyllidis, \"Quantum computer simulator based on the circuit model of quantum computation,\" IEEE Transactions on Circuits and Systems I, vol. 52, pp. 1590-1596, Aug. 2000.","title":"Quantum computer simulator based on the circuit model of quantum computation","context":[{"sec":"sec5","text":" Assuming that the function \\$f(x)\\$ is an inverter [3], the solution to the problem is as shown by Fig. 4 where the function is replaced by a controlled version of itself; in this case a CNOT gate.","part":"1"}],"links":{"documentLink":"/document/1495725","pdfSize":"828KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"M. Goel and N. R. Shanbhag, \"Low-power adaptive filter architectures via strength-reduction,\" in Proc. of International Symposium on Low-power Electronics and Design, Aug. 1996.","title":"Low-power adaptive filter architectures via strength-reduction","context":[{"sec":"sec5","text":" Strength reduction is employed in order to decrease the power consumption and increase the throughput [4].","part":"1"}],"links":{"documentLink":"/document/547511","pdfSize":"406KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"F. Schurmann, \"Interactive quantum computation,\" Master's thesis, University of New York at Buffalo, 2000.","title":"Interactive quantum computation,","context":[],"refType":"biblio","id":"ref5"},{"order":"6","text":"V. V. Shende, S. S. Bullock, and I. L. Markov, \"Synthesis of quantum-logic circuits,\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 6, pp. 1590-1596, 2006.","title":"Synthesis of quantum-logic circuits","context":[],"links":{"documentLink":"/document/1629135","pdfSize":"249KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"I. G. Karafyllidis, \"Simulation of entanglement generation and variation in quantum computation,\" Journal of Computational Physics, vol. 200, pp. 383-397, 2004.","title":"Simulation of entanglement generation and variation in quantum computation","context":[],"links":{"crossRefLink":"https://doi.org/10.1016/j.jcp.2004.04.008"},"refType":"biblio","id":"ref7"},{"order":"8","text":"H. D. Raedt and K. Michielsen, \"Computational methods for simulating quantum computers,\" in Handbook of Theoretical and Computational Nanotechnology, M. Rieth and W. Schommers, Eds. American Scientific Publishers, 2006.","title":"Computational methods for simulating quantum computers","context":[],"refType":"biblio","id":"ref8"}],"articleNumber":"5090115","formulaStrippedArticleTitle":"On using FPGAS to accelerate the emulation of quantum computing","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5090115/","xploreDocumentType":"Conference Publication","htmlLink":"/document/5090115/","isStaticHtml":true,"isConference":true,"isDynamicHtml":true,"displayDocTitle":"On using FPGAS to accelerate the emulation of quantum computing","articleId":"5090115","openAccessFlag":"F","title":"On using FPGAS to accelerate the emulation of quantum computing","contentTypeDisplay":"Conferences","mlTime":"PT0.146055S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090118,"references":[{"order":"1","text":"Scott Rixner, William J. Dally, Ujval J. Kapasi, Peter Mattson, and John D. Owens, \"Memory access scheduling,\" in Proc. of ISCA-27, 2000, pp. 128-138.","title":"Memory access scheduling","context":[{"sec":"sec1","text":" FR-FCFS [1] is a widely-used scheduling algorithm, which reorders memory references to exploit locality within the 3-D structure.","part":"1"}],"links":{"documentLink":"/document/854384","pdfSize":"1170KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Jun Shao and Brian T. Davis, \"A burst scheduling access reordering mechanism,\" in Proc. of HPCA-13, 2007, pp. 285-294.","title":"A burst scheduling access reordering mechanism","context":[{"sec":"sec1","text":" Also burst scheduling algorithm [2] is put forward, in which a burst means memory accesses to the same bank and the same row.","part":"1"}],"links":{"documentLink":"/document/4147669","pdfSize":"12088KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Kyle J. Nesbit, Nidhi Aggarwal, James Laudon, , and James E. Smith, \"Fair queuing memory systems,\" in Proc. of MICRO-39, 2006, pp. 208-222.","title":"Fair queuing memory systems","context":[{"sec":"sec1","text":" Three of the most representative scheduling methods are network-fair-queuing (NFQ) based scheduler [3], FairMem scheduler [4] and PAR-BS scheduler [5].","part":"1"}],"links":{"documentLink":"/document/4041848","pdfSize":"343KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Thomas Moscibroda and Onur Mutlu, \"Memory performance attacks: Denial of memory service in multi-core systems,\" in Proc. of USENIX Security, 2007, pp. 257-274.","title":"Memory performance attacks: Denial of memory service in multi-core systems","context":[{"sec":"sec1","text":" Three of the most representative scheduling methods are network-fair-queuing (NFQ) based scheduler [3], FairMem scheduler [4] and PAR-BS scheduler [5].","part":"1"},{"sec":"sec2","text":"As for the metric of unfairness, the ratio between maximum memory-related slowdown and minimum memory-related slowdown among all the threads sharing the memory system [4] is used in this paper.","part":"1"},{"sec":"sec3d","text":" Based on the relationship between the sampled accesses, access trace of thread i can be obtained and then ideal single-core cumulated latency can be estimated [4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"Onur Mutlu and Thomas Moscibroda, \"Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared dram systems,\" in Proc. of ISCA-35, 2008, pp. 63-74.","title":"Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared dram systems","context":[{"sec":"sec1","text":" Three of the most representative scheduling methods are network-fair-queuing (NFQ) based scheduler [3], FairMem scheduler [4] and PAR-BS scheduler [5].","part":"1"}],"links":{"documentLink":"/document/4556716","pdfSize":"513KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"Jiang Lin, Qingda Lu, Xiaoning Ding, Zhao Zhang, Xiaodong Zhang, and P.Sadayappan, \"Gaining insights into multicore cache partioning: Bridging the gap between simulation and real system,\" in Proc. of HPCA-14, 2008.","title":"Gaining insights into multicore cache partioning: Bridging the gap between simulation and real system","context":[{"sec":"sec2","text":"There are several metrics to quantify the performance of system in which multiple applications execute concurrently [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"Ibrahim Hur and Calvin Lin, \"Adaptive history-based memory schedulers,\" in Proc. of Micro-37, 2004, pp. 343-354.","title":"Adaptive history-based memory schedulers","context":[{"sec":"sec3a2","text":" The other is that generally speaking, the amount of load instructions is larger than store instructions. so read to write response ratio should be kept balanced accordingly [7].","part":"1"}],"links":{"documentLink":"/document/1603494","pdfSize":"177KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Nathan L. Binkert, Ronald G. Dreslinski, Lisa R. Hsu, Kevin T. Lim, Ali G. Saidi, and Steven K. Reinhardt, \"The m5 simulator: Modeling networked systems,\" in Proc. of Micro-39, 2006, pp. 52-60.","title":"The m5 simulator: Modeling networked systems","context":[{"sec":"sec4","text":"M5 simulator [8] is used to mimic a modern high-performance dual-core system and benchmarks with intensive memory access pattern from SPEC CPU2000 and Stream benchmarks are executed to evaluate the influence of FairPEB scheduling.","part":"1"}],"links":{"documentLink":"/document/1677503","pdfSize":"121KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"\"Kingston, kvr667d2n5/1g, 1gb 128m x 64-bit ddr2-667 cl5 240-pin dimm memory module specification,\" .","title":"Kingston, kvr667d2n5/1g, 1gb 128m x 64-bit ddr2-667 cl5 240-pin dimm memory module specification","context":[{"sec":"sec4","text":" A DDR2 PC2 5300 SDRAM [9] and its controller are added to the original M5 simulator.","part":"1"}],"refType":"biblio","id":"ref9"}],"articleNumber":"5090118","formulaStrippedArticleTitle":"Fair-Priority-Expression-Based burst scheduling to enhance performance and fairness of shared dram systems","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"htmlAbstractLink":"/document/5090118/","displayDocTitle":"Fair-Priority-Expression-Based burst scheduling to enhance performance and fairness of shared dram systems","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090118/","articleId":"5090118","openAccessFlag":"F","title":"Fair-Priority-Expression-Based burst scheduling to enhance performance and fairness of shared dram systems","contentTypeDisplay":"Conferences","mlTime":"PT0.140674S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090120,"references":[{"order":"1","text":"J. Mitola, Cognitive Radio: An Integrated Agent Architecture for Software Defined Radio. PhD thesis, Royal Institute of Technology (KTH), Sweden, 2000.","title":"Cognitive Radio: An Integrated Agent Architecture for Software Defined Radio","context":[{"sec":"sec1","text":" For the purposes of this paper, a broader interpretation is considered that takes the concept back to its origins [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"K. E. Nolan and L. E. Doyle, \"Teamwork and collaboration in cognitive wireless networks,\" IEEE Wireless Commun., vol. 14, pp. 22-27, Aug. 2007.","title":"Teamwork and collaboration in cognitive wireless networks","context":[{"sec":"sec1","text":" In particular, as in [2], we take cognition to be the capability to \u201cacquire and use information relating to the state and resources of the device and information relating to the context in which the device is operating to help achieve designated objectives.\u201d In these terms, cognition implicitly includes autonomy, i.e., the network of radios collects and assesses relevant information, makes a decision regarding the operating parameters, implements that decision without human input and evaluates the effectiveness of the decision.","part":"1"},{"sec":"sec1","text":" Akin to [2] again, we consider a cognitive radio network (CRN) to be a network of nodes that have individual cognitive functionality, which has a communal functionality that enables the network to utilise the information acquired by each node to adapt its own parameters to respond to stimuli such as changing electromagnetic (EM) environment, node resources or user demands.","part":"1"}],"links":{"documentLink":"/document/4300979","pdfSize":"580KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"E. N. Lorenz, The Essence of Chaos. University of Washington Press.","title":"The Essence of Chaos","context":[{"sec":"sec3","text":" This is also called the \u201cbutterfly effect\u201d, in reference to the notion proposed by Lorenz [3], App. 1] that a tornado might be the result of, but untraceable to, the flapping of a butterfly's wings thousands of miles away.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1119/1.17820"},"refType":"biblio","id":"ref3"},{"order":"4","text":"J. K. DeRosa, A.-M. Grisogono, A. J. Ryan, and D. O. Norman, \"A research agenda for the engineering of complex systems,\" in Proc. IEEE Systems Conf.","title":"A research agenda for the engineering of complex systems","context":[{"sec":"sec3","text":" The CRN can therefore be classed as a complex adaptive system; some of the challenges with such systems are described in [4].","part":"1"}],"links":{"documentLink":"/document/4518982","pdfSize":"7275KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"S. Haykin, \"Cognitive radio: Brain-empowered wireless communications,\" IEEE J. Select. Areas Commun., vol. 23, pp. 201-220, Feb. 2005.","title":"Cognitive radio: Brain-empowered wireless communications","context":[{"sec":"sec3","text":"The question of the emergent behaviour of a cognitive radio was discussed by Haykin in [5], where two possible end results were identified: \u201cpositive\u201d (order) and \u201cnegative\u201d (disorder).","part":"1"}],"links":{"documentLink":"/document/1391031","pdfSize":"572KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"N. Goldenfeld and L. P. Kadanoff, \"Simple lessons from complexity,\" Science, vol. 284, pp. 87-89, Apr. 1999.","title":"Simple lessons from complexity","context":[{"sec":"sec3","text":" Further, in a dynamic system, intermittency may occur, i.e., the system may switch from one state to the other, apparently randomly [6].","part":"1"},{"sec":"sec5a","text":"In modelling this background EM environment, not every detail needs to be fully expressed: as noted in [6]: \u201cdon't model bulldozers with quarks\u201d, i.e., for large-scale features a \u201cphenomenological and aggregated description\u201d [6] is more appropriate.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1126/science.284.5411.87"},"refType":"biblio","id":"ref6"},{"order":"7","text":"N. Sproles, \"A systems approach to establishing effectiveness for command and control,\" in Proc. 6th Int. Command and Control Research and Technology Symposium (ICCRTS), (Annapolis, MD, USA), June 2001.","title":"A systems approach to establishing effectiveness for command and control","context":[{"sec":"sec4","text":"The different objectives of the reductionist and holistic approaches were distinguished through the use of the terms \u201cmeasure of effectiveness\u201d (MoE) and \u201cmeasure of performance\u201d (MoP) by Sproles in [7].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"T. Weingart, D. S. Sicker, and D. Grunwald, \"A statistical method for reconfiguration of cognitive radios,\" IEEE Wireless Commun., vol. 14, pp. 34-40, Aug. 2007.","title":"A statistical method for reconfiguration of cognitive radios","context":[{"sec":"sec4","text":" This may be achieved using the statistical design of experiments (DoE) method, in which parameters are manipulated jointly and responses are measured, then a statistical analysis is used to identify the most significant, e.g., see [8] - this is different from the conventional simulation approach of varying a single parameter at a time.","part":"1"}],"links":{"documentLink":"/document/4300981","pdfSize":"102KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"M. McHenry, E. Livsics, T. Nguyen, and N. Majumdar, \"XG dynamic spectrum access field test results,\" IEEE Commun. Mag., pp. 51-57, June 2007.","title":"XG dynamic spectrum access field test results","context":[{"sec":"sec4","text":"In the DARPA neXt Generation (XG) program, the MoEs applied to the network of policy-based adaptive radios were [9]: (i) works; (ii) does no harm; and (iii) adds value.","part":"1"}],"links":{"documentLink":"/document/4251071","pdfSize":"275KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"J. J. Ference, S. Szabo, and W. G. Najim, \"Performance evaluation of integrated vehicle-based safety systems,\" in Proc. Perf. Metrics for Intell. Syst. Workshop, (Gaithersburg, MD, USA), Aug. 2006.","title":"Performance evaluation of integrated vehicle-based safety systems","context":[{"sec":"sec5","text":"For many complex systems, evaluation of the system as a whole is undertaken using a series of test scenarios, also known as task-based performance evaluation - examples of this include vehicular safety systems [10] and robots for urban search and rescue [11].","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"A. Jacoff, E. Messina, B. A. Weiss, S. Tadokoro, and Y. Nakagawa, \"Test arenas and performance metrics for urban search and rescue robots,\" in Proc. Int. Conf. Intell. Robots and Systems, vol. 3, (Las Vegas, NV, USA), pp. 3396-3403, Oct. 2003.","title":"Test arenas and performance metrics for urban search and rescue robots","context":[{"sec":"sec5","text":"For many complex systems, evaluation of the system as a whole is undertaken using a series of test scenarios, also known as task-based performance evaluation - examples of this include vehicular safety systems [10] and robots for urban search and rescue [11].","part":"1"}],"links":{"documentLink":"/document/1249681","pdfSize":"665KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"R. A. Rathmell, \"A coalition force scenario,\" in Proc. Int. Workshop on Knowledge-Based Planning for Coalition Forces, 1999.","title":"A coalition force scenario","context":[{"sec":"sec5","text":" An example is the Binni scenario [12], which provides the background for several operations in a fictional country.","part":"1"},{"sec":"sec5","text":"The approach was to extrapolate from the scenario described in [12] to establish a background spectrum template that would be more-or-less unaffected by the mission of interest.","part":"1"}],"refType":"biblio","id":"ref12"}],"articleNumber":"5090120","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Framework for performance evaluation of cognitive radio networks in heterogeneous environments","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090120/","htmlLink":"/document/5090120/","displayDocTitle":"Framework for performance evaluation of cognitive radio networks in heterogeneous environments","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isConference":true,"articleId":"5090120","openAccessFlag":"F","title":"Framework for performance evaluation of cognitive radio networks in heterogeneous environments","contentTypeDisplay":"Conferences","mlTime":"PT0.108105S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090121,"references":[{"order":"1","text":"Federal Communications Commission, \"Spectrum policy task force,\" ET Docket No. 02-155, Nov. 2002.","title":"Spectrum policy task force","context":[{"sec":"sec1","text":" Spectrum usage measurements obtained by the Federal Communication Commission spectrum policy task force have shown that utilization of the spectrum ranges from 15 to 85%, depending on the local population density [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"S. Haykin, \"Cognitive radio: brain-empowered wireless communications,\" IEEE J. Select. Areas Commun., vol. 23, pp. 201-220, 2005.","title":"Cognitive radio: Brain-empowered wireless communications","context":[{"sec":"sec1","text":" It follows that a CR is an intelligent wireless communication system which is capable of sensing and adapting to its local radio frequency environment [2].","part":"1"}],"links":{"documentLink":"/document/1391031","pdfSize":"572KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"D. Cabric, \"Cognitive radios: system design perspective,\" Ph.D. thesis, University of California, Berkeley, 2007.","title":"Cognitive radios: System design perspective,","context":[{"sec":"sec1","text":" However, knowledge of the noise power is needed to set a suitable decision threshold; otherwise weak signals will not be detected or noise may be incorrectly detected as valid signals [3].","part":"1"},{"sec":"sec1","text":" Synchronization loops are able to estimate and correct frequency offsets, however, their operation is generally dependent on having positive signal-to-noise ratios (SNRs) [3].","part":"1"},{"sec":"sec1","text":" Signal cyclostationarity, which has been explored for signal intelligence in military communications [4]\u2013[5], has been recently investigated in the context of spectrum awareness for CR [3], [6]\u2013[9].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"O. A. Dobre, A. Abdi, Y. Bar-Ness, and W. Su, \"A survey of automatic modulation classification techniques: classical approaches and new trends,\" IET Commun., vol. 1, pp. 137-156, April 2007.","title":"A survey of automatic modulation classification techniques: Classical approaches and new trends","context":[{"sec":"sec1","text":" Signal cyclostationarity, which has been explored for signal intelligence in military communications [4]\u2013[5], has been recently investigated in the context of spectrum awareness for CR [3], [6]\u2013[9].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/iet-com:20050176","pdfSize":"314KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"W. A Gardner, \"Signal interception: a unifying theoretical framework for feature detection,\" IEEE Trans. Comm., vol. 36, pp. 896-906, Aug. 1988.","context":[{"sec":"sec1","text":" Signal cyclostationarity, which has been explored for signal intelligence in military communications [4]\u2013[5], has been recently investigated in the context of spectrum awareness for CR [3], [6]\u2013[9].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"K. Kim, I. A. Akbar, K. K. Bae, J. Urn, C. M. Spooner, and J. H. Reed, \"Cyclostationary approaches to signal detection and classification in cognitive radio,\" in Proc. IEEE DySPAN, 2007, pp. 212-215.","title":"Cyclostationary approaches to signal detection and classification in cognitive radio","context":[{"sec":"sec1","text":" Signal cyclostationarity, which has been explored for signal intelligence in military communications [4]\u2013[5], has been recently investigated in the context of spectrum awareness for CR [3], [6]\u2013[9].","part":"1"}],"links":{"documentLink":"/document/4221497","pdfSize":"186KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"K. Kim, C. M. Spooner, I. Akbar, and J. H. Reed, \"Specific emitter identification for cognitive radio with application to IEEE 802.11,\" in Proc. IEEE GLOBECOM, 2008, pp. 1-5.","title":"Specific emitter identification for cognitive radio with application to IEEE 802.11","context":[{"sec":"sec1","text":" Signal cyclostationarity, which has been explored for signal intelligence in military communications [4]\u2013[5], has been recently investigated in the context of spectrum awareness for CR [3], [6]\u2013[7][9].","part":"1"}],"links":{"documentLink":"/document/4698179","pdfSize":"488KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"O. A. Dobre, S. Rajan, and R. Inkol, \"Exploitation of first-order cyclostationarity for joint signal detection and classification in cognitive radio,\" in Proc. IEEE VTC, 2008, pp. 1-5.","title":"Exploitation of first-order cyclostationarity for joint signal detection and classification in cognitive radio","context":[{"sec":"sec1","text":" Signal cyclostationarity, which has been explored for signal intelligence in military communications [4]\u2013[5], has been recently investigated in the context of spectrum awareness for CR [3], [6]\u2013[8][9].","part":"1"}],"links":{"documentLink":"/document/4657102","pdfSize":"236KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"A. Punchihewa, O. A. Dobre, S. Rajan, and R. Inkol, \" Cyclostationarity-based algorithm for blind recognition of OFDM and single carrier linear digital modulations,\" in Proc. IEEE PIMRC, 2007, pp. 1-5.","title":"Cyclostationarity-based algorithm for blind recognition of OFDM and single carrier linear digital modulations","context":[{"sec":"sec1","text":" Signal cyclostationarity, which has been explored for signal intelligence in military communications [4]\u2013[5], has been recently investigated in the context of spectrum awareness for CR [3], [6]\u2013[9].","part":"1"},{"sec":"sec2","text":" As such, the received SCLD signal is given by [9],\n where \\$a=\\sqrt{S}\\$ is the amplitude of a transmitted signal whose power is \\$S, \\theta\\$ is the carrier phase, \\$\\Delta f_{c}\\$ is the frequency offset, \\$T\\$ is the symbol period, \\$\\varepsilon T(0\\leq \\varepsilon <1)\\$ is the timing offset, \\${\\rm g}(t)\\$ is the overall impulse response, given by the convolution of the impulse responses, \\${\\rm g}^{tr}(t)\\$ and \\${\\rm g}^{rec}(t)\\$, of the transmit and receive filters, \\$w(t)\\$ is complex zero mean Gaussian noise, and \\$s_{l}\\$ is the symbol transmitted within the \\$l\\$th symbol period.","part":"1"},{"sec":"sec2","text":"The received baseband OFDM signals is given as [9],\n where \\$a=\\sqrt{S/K},\\ K\\$ is the number of subcarriers of the OFDM signal, \\$s_{k,l}\\$ is the symbol transmitted on the \\$k\\$th subcarrier over the \\$l\\$th symbol period, \\$\\Delta f_{K}\\$ is the frequency separation between two adjacent subcarriers, \\$T\\$ is the OFDM symbol period, which equals \\$T_{u}+T_{cp}\\$, with \\$T_{u}=1/\\Delta f_{K}\\$ as the useful symbol duration and \\$T_{cp}\\$ as the CP duration.","part":"1"},{"sec":"sec3","text":"The analytical closed-form expressions for the second-order (one-conjugate) cyclic cumulants (CCs) and the set of cycle frequencies (CFs) for the SCLD signals in (1) are given as (under the assumption of no aliasing) [9]1The definitions of the second-order (one-conjugate) CCs and set of CFs for a continuous-time second-order cyclostationary signal are given in the Appendix.\n where \\$v(\\tau)=a^{2}{e^{-j{2\\pi\\over \\rho }\\Delta f_{c}T\\tau}c_{s,2,1}}\\$, with \\$c_{s,2,1}\\$ as the second-order (one-conjugate) cumulant of the noise free signal constellation, \\$\\Lambda(\\tau)=\\displaystyle\\mathop{\\sum}_{u=-\\infty}^{\\infty}{\\rm g}(u){\\rm g}^{*}(u+\\tau)e^{-j2\\pi\\beta u}\\$ \u201a with the superscript * as complex conjugate, and \\$c_{w}(\\beta\\tau)_{2,1}\\$ is the second-order (one-conjugate) CC of \\$w(t)\\$ at CF \\$\\beta\\$ and delay \\$\\tau\\$.","part":"1"},{"sec":"sec3","text":"The analytical closed-form expressions for the second-order (one-conjugate) CCs and the set of CFs for the OFDM signals in (3) are given as (under the assumption of no aliasing) [9]1The definitions of the second-order (one-conjugate) CCs and set of CFs for a continuous-time second-order cyclostationary signal are given in the Appendix.\n and\n where \\$\\Xi_{K}(\\tau)=e^{j{\\pi\\over \\rho K}(K-1)\\tau}\\sin(\\pi \\tau/ \\rho)/\\sin(\\pi \\tau/\\rho K)\\$, and \\$D=\\rho K(1+T_{cp}T_{u}^{-1})\\$ represents the number of samples over an OFDM symbol.","part":"1"}],"links":{"documentLink":"/document/4394310","pdfSize":"388KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"D. Falconer, S. L. Ariyavisitakul, A. Benyamin-Seeya, and B. Eidson, \"Frequency domain equalization for single carrier broadband wireless systems,\" IEEE Commun. Mag., vol. 40, pp. 58-66, Apr. 2002.","title":"Frequency domain equalization for single carrier broadband wireless systems","context":[{"sec":"sec2","text":"A block transmission scheme is used in CP-SCLD based systems; a cyclic prefix (CP) of \\$L\\$ symbols is added at the beginning of each block of \\$N\\$ information data symbols [10]\u2013[12].","part":"1"}],"links":{"documentLink":"/document/995852","pdfSize":"146KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"H. Sari, G. Karam, and I. Jeanclaude, \"Transmission techniques for digital terrestrial TV broadcasting,\" IEEE Commun. Mag., vol. 33, pp. 100-109, Feb. 1995.","title":"Transmission techniques for digital terrestrial TV broadcasting","context":[{"sec":"sec2","text":"A block transmission scheme is used in CP-SCLD based systems; a cyclic prefix (CP) of \\$L\\$ symbols is added at the beginning of each block of \\$N\\$ information data symbols [10]\u2013[11][12].","part":"1"}],"links":{"documentLink":"/document/350382","pdfSize":"1124KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"B. Devillers, J. Louveaux and L. Vandendorpe, \"Exploiting cyclic prefix for performance improvement in single carrier systems,\" in Proc. SPAWC, 2006, pp. 1-5.","title":"Exploiting cyclic prefix for performance improvement in single carrier systems","context":[{"sec":"sec2","text":"A block transmission scheme is used in CP-SCLD based systems; a cyclic prefix (CP) of \\$L\\$ symbols is added at the beginning of each block of \\$N\\$ information data symbols [10]\u2013[12].","part":"1"}],"links":{"documentLink":"/document/4153926","pdfSize":"4958KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"O. A. Dobre, Q. Zhang, S. Rajan, and R. Inkol, \"Second-order cyclostationarity of cyclically prefixed single carrier linear digital modulations with applications to signal recognition,\" in Proc. IEEE GLOBECOM, 2008, pp. 1-5.","title":"Second-order cyclostationarity of cyclically prefixed single carrier linear digital modulations with applications to signal recognition","context":[{"sec":"sec2","text":" Hence, the CP-SCLD signal can be expressed as [13],\n where \\$b\\$ is the block index, \\$l\\$ is the symbol index within a block, and \\$s_{b,l}\\$ is the symbol transmitted within the \\$l\\$th symbol period of block \\$b\\$.","part":"1"},{"sec":"sec3","text":"The analytical closed-form expressions for the second-order (one-conjugate) CCs and set of CFs for the CP-SCLD signals in (2) are given by (under the assumption of no aliasing) [13]1The definitions of the second-order (one-conjugate) CCs and set of CFs for a continuous-time second-order cyclostationary signal are given in the Appendix.\n and\n.","part":"1"},{"sec":"fn7","text":"The simulation setup considered here differs from that of [13].","type":"footnote"},{"sec":"fn8","text":"The simulation setup considered here differs from that of [13].","type":"footnote"},{"sec":"sec4","text":"The algorithm proposed by the authors in [13] for the recognition of SCLD, CP-SCLD and OFDM signals is extended to joint detection and classification of these signals.","part":"1"}],"links":{"documentLink":"/document/4698450","pdfSize":"385KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"A. V. Dandawate and G. B. Giannakis, \"Statistical test for presence of cyclostationarity,\" IEEE Trans. Sig. Proc., vol. 42, pp. 2355-2369, Sept. 1994.","title":"Statistical test for presence of cyclostationarity","context":[{"sec":"sec4","text":" The cyclostationarity test developed in [14] determines if \\$\\beta=0\\$ is a valid CF for the selected delay.","part":"1"},{"sec":"sec4","text":" The cyclostationarity test developed in [14] is then employed to check whether or not the candidate CF is a valid CF for zero delay.","part":"1"}],"links":{"documentLink":"/document/317857","pdfSize":"1326KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"A. F. Molisch, Wireless Communications. Wiley, 2005.","title":"Wireless Communications","context":[{"sec":"fn9","text":"For ITU-R pedestrian A and B channel characterization one can see, e.g., [15].","type":"footnote"}],"refType":"biblio","id":"ref15"},{"order":"16","text":"M. Abramowitz and I. A. Stegun, Handbook of Mathematical Functions. Dover Publications, 1972.","title":"Handbook of Mathematical Functions","context":[{"sec":"sec5a","text":" The threshold at all three nodes was set to 27.631, which corresponds to a probability of false alarm of 1\u00d710\u22126 [16].","part":"1"}],"refType":"biblio","id":"ref16"},{"order":"17","text":"C. M. Spooner and W. A. Gardner, \"The cumulant theory of cyclostationary time-series, part I: foundation and part II: development and applications,\" IEEE Trans. Sig. Proc., vol. 42, pp. 3387-3429, Dec. 1994.","title":"The cumulant theory of cyclostationary time-series, part I: Foundation and part II: development and applications","context":[],"links":{"documentLink":"/document/340776","pdfSize":"1937KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"A. Napolitano, \"Cyclic higher-order statistics: input/output relations for discrete- and continuous-time MIMO linear almost-periodically time-variant systems,\" Signal Process., vol. 42, pp. 147-166, Mar. 1995.","title":"Cyclic higher-order statistics: Input/output relations for discrete- and continuous-time MIMO linear almost-periodically time-variant systems","context":[],"links":{"crossRefLink":"https://doi.org/10.1016/0165-1684(94)00124-I"},"refType":"biblio","id":"ref18"}],"articleNumber":"5090121","formulaStrippedArticleTitle":"On the second-order cyclostationarity for joint signal detection and classification in cognitive radio systems","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090121/","xploreDocumentType":"Conference Publication","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090121/","displayDocTitle":"On the second-order cyclostationarity for joint signal detection and classification in cognitive radio systems","articleId":"5090121","openAccessFlag":"F","title":"On the second-order cyclostationarity for joint signal detection and classification in cognitive radio systems","contentTypeDisplay":"Conferences","mlTime":"PT0.164631S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090122,"references":[{"order":"1","text":"Mitola, J., III, \"Cognitive radio for flexible mobile multimedia communications\", in Proc. IEEE Int. Workshop on Mobile Multimedia Communication, pp. 3 - 10, 1999.","title":"Cognitive radio for flexible mobile multimedia communications","context":[{"sec":"sec1","text":"Cognitive radio (CR) has emerged as a promising solution to overcome spectrum shortage problems by sharing the spectrum [1]\u2013[2].","part":"1"}],"links":{"documentLink":"/document/819467","pdfSize":"721KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"FCC, ET Docket No 03-222 Notice of proposed rule making and order, December 2003.","title":"ET Docket No 03-222 Notice of proposed rule making and order","context":[{"sec":"sec1","text":"Cognitive radio (CR) has emerged as a promising solution to overcome spectrum shortage problems by sharing the spectrum [1]\u2013[2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"S. Haykin, \"Cognitive radio: brain-empowered wireless communications\", IEEE Journal on Selected Areas in Communications, vol. 23, pp. 201 - 220, Feb 2005.","title":"Cognitive radio: Brain-empowered wireless communications","context":[{"sec":"sec1","text":" The core part of a CR system is spectrum sensing, which determines whether or not a spectrum band is vacant to be used by secondary (cognitive) users [3].","part":"1"}],"links":{"documentLink":"/document/1391031","pdfSize":"572KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"IEEE 802.22 TM/D0.1 Draft Standard for wireless Regional Area Networks Part 22: Cognitive Wireless RAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: Policies and procedures for operating in the TV Bands, 22-06-0068-00-0000-P802-22-D0-1.","title":"TM/D0.1 Draft Standard for wireless Regional Area Networks Part 22: Cognitive Wireless RAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: Policies and procedures for operating in the TV Bands, 22-06-0068-00-0000-P802-22-D0-1","context":[{"sec":"sec3a","text":" Note that the 0.33ms and 3.3ms sampling durations are chosen according to the IEEE 802.22 draft [4].","part":"1"},{"sec":"sec3b","text":" Note that to guarantee an acceptable sensing performance both \\$P_{FA}\\$ and \\$P_{MD}\\$ need to be less than 0.1 [4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"A. Sahai, N. Hoven, and R. Tandra, \"Some fundamental limits on cognitive radio\", in Proc. IEEE Allerton Conference on Communication, Control, and Computing, Monticello, IL, 2004.","title":"Some fundamental limits on cognitive radio","context":[{"sec":"sec1","text":" Diverse methods have been considered for spectrum sensing in the open literature, such as matched filter detection [5]\u2013[6], cyclostationary feature detection [7]\u2013[8], and energy detection [9]\u2013[10].","part":"1"},{"sec":"sec2","text":"In the first step, the energy detector corresponding to the \\$i\\$th antenna, \\$i=1,\\ldots,N\\$, decides on the hypothesis \\$H_{1}^{(i)}\\$ or \\$H_{0}^{(i)}\\$ by comparing the estimated energy, \\$Y^{(i)}\\$, with a predefined threshold value, \\$\\lambda\\$ [5]\u2013[6].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"I. F. Akyildiz, W.-Y. Lee, M.C. Vuran, and S. Mohanty, \"Next generation/ dynamic spectrum access/cognitive radio wireless networks: A survey\", Comput. Networks, vol. 50, pp. 2127 - 2159, 2006.","title":"Next generation/ dynamic spectrum access/cognitive radio wireless networks: A survey","context":[{"sec":"sec1","text":" Diverse methods have been considered for spectrum sensing in the open literature, such as matched filter detection [5]\u2013[6], cyclostationary feature detection [7]\u2013[8], and energy detection [9]\u2013[10].","part":"1"},{"sec":"sec2","text":"In the first step, the energy detector corresponding to the \\$i\\$th antenna, \\$i=1,\\ldots,N\\$, decides on the hypothesis \\$H_{1}^{(i)}\\$ or \\$H_{0}^{(i)}\\$ by comparing the estimated energy, \\$Y^{(i)}\\$, with a predefined threshold value, \\$\\lambda\\$ [5]\u2013[6].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.comnet.2006.05.001"},"refType":"biblio","id":"ref6"},{"order":"7","text":"O. A. Dobre, S. Rajan, and R. Inkol, \"Exploitation of first-order cyclostationarity for joint signal detection and classification in cognitive radio,\" in Proc. IEEE VTC Fall, pp. 1-5, 2008.","title":"Exploitation of first-order cyclostationarity for joint signal detection and classification in cognitive radio","context":[{"sec":"sec1","text":" Diverse methods have been considered for spectrum sensing in the open literature, such as matched filter detection [5]\u2013[6], cyclostationary feature detection [7]\u2013[8], and energy detection [9]\u2013[10].","part":"1"}],"links":{"documentLink":"/document/4657102","pdfSize":"236KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"A. Fehske, J. D. Gaeddert, and J. H. Reed, \"A new approach to signal classification using spectral correlation and neural networks\", in Proc. IEEE DySPAN, pp. 144 - 150, 2005.","title":"A new approach to signal classification using spectral correlation and neural networks","context":[{"sec":"sec1","text":" Diverse methods have been considered for spectrum sensing in the open literature, such as matched filter detection [5]\u2013[6], cyclostationary feature detection [7]\u2013[8], and energy detection [9]\u2013[10].","part":"1"}],"links":{"documentLink":"/document/1542629","pdfSize":"1104KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"Steven M. Kay. Fundamentals of Statistical Signal Processing: Detection Theory. Prentice-Hall: NJ, 1998.","title":"Fundamentals of Statistical Signal Processing: Detection Theory","context":[{"sec":"sec1","text":" Diverse methods have been considered for spectrum sensing in the open literature, such as matched filter detection [5]\u2013[6], cyclostationary feature detection [7]\u2013[8], and energy detection [9]\u2013[10].","part":"1"},{"sec":"sec1","text":" The energy detection method is considered here; this can be applied regardless the primary signal type [9]\u2013[10].","part":"1"},{"sec":"sec2","text":" Two types of error events can be defined, as follows [9].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"V. I. Kostylev, \"Energy Detection of a Signal with Random Amplitude\", in Proc. IEEE ICC, pp.1606 - 1610, 2002.","title":"Energy Detection of a Signal with Random Amplitude","context":[{"sec":"sec1","text":" Diverse methods have been considered for spectrum sensing in the open literature, such as matched filter detection [5]\u2013[6], cyclostationary feature detection [7]\u2013[8], and energy detection [9]\u2013[10].","part":"1"},{"sec":"sec1","text":" The energy detection method is considered here; this can be applied regardless the primary signal type [9]\u2013[10].","part":"1"}],"links":{"documentLink":"/document/997120","pdfSize":"259KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"F. Digham, M. Alouini, and M. Simon, \"On the energy detection of unknown signals over fading channels\", in Proc. IEEE ICC, vol. 5, pp. 3575 - 3579, 2003.","title":"On the energy detection of unknown signals over fading channels","context":[{"sec":"sec1","text":" However, the performance of the energy detector is easily affected by channel fading, shadowing, and interferences [11]\u2013[12].","part":"1"}],"links":{"documentLink":"/document/1204119","pdfSize":"275KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"A. Ghasemi and E. S. Sousa, \"Collaborative spectrum sensing for opportunistic access in fading environments, in Proc. IEEE DySPAN, pp.131 - 136, 2005.","title":"Collaborative spectrum sensing for opportunistic access in fading environments","context":[{"sec":"sec1","text":" However, the performance of the energy detector is easily affected by channel fading, shadowing, and interferences [11]\u2013[12].","part":"1"},{"sec":"sec1","text":" Collaborative spectrum sensing, which involves the existence of collaborative users who send information on the spectrum independently, was proposed to enhance the performance of the energy detector in fading environments [12].","part":"1"}],"links":{"documentLink":"/document/1542627","pdfSize":"184KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"Matthias, Ulrich, \"A deterministic digital simulation model for Suzuki process with application to a shadowed Rayleigh land mobile radio channel\", IEEE Trans. Veh. Tech., 45(2), pp. 318 - 331, May 1996.","title":"A deterministic digital simulation model for Suzuki process with application to a shadowed Rayleigh land mobile radio channel","context":[],"links":{"documentLink":"/document/492906","pdfSize":"1227KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"K. Woods and K. W. Bowyer, \"Generating ROC curves for artificial neural networks\", IEEE Transaction on Medical Imaging, vol. 16, pp.329 - 337, June 1997.","title":"Generating ROC curves for artificial neural networks","context":[{"sec":"sec3a","text":" The Suzuki channel model is employed, which accounts for the effects caused by shadowing [14].","part":"1"}],"links":{"documentLink":"/document/585767","pdfSize":"170KB"},"refType":"biblio","id":"ref14"}],"articleNumber":"5090122","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Spectrum sensing using multiple antenna-aided energy detectors for cognitive radio","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090122/","htmlLink":"/document/5090122/","displayDocTitle":"Spectrum sensing using multiple antenna-aided energy detectors for cognitive radio","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isConference":true,"articleId":"5090122","openAccessFlag":"F","title":"Spectrum sensing using multiple antenna-aided energy detectors for cognitive radio","contentTypeDisplay":"Conferences","mlTime":"PT0.112803S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090136,"references":[{"order":"1","text":"TRIQUINT Semiconductor, TQ8033 Data Sheet, Hillsboro, OR. Available: www.triquint.com","title":"Semiconductor","context":[{"sec":"sec1","text":" Semiconductor manufacturers such as Vitesse and Triquint offer switching and queueing integrated circuits with capacities approaching 100s of Gigabits per sec (Gbps) [1], [2] (see section 2).","part":"1"},{"sec":"sec1","text":" The crossbar switching functions of an IP router are typically implemented on a separate \u201cswitch-core\u201d VLSI substrate [1] [2].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"Vitesse Semiconductor, 3.6 Gb/s 144x144 Crosspoint Switch datasheet, VSC3140, California. Available: www.vitesse.com","context":[{"sec":"sec1","text":" Semiconductor manufacturers such as Vitesse and Triquint offer switching and queueing integrated circuits with capacities approaching 100s of Gigabits per sec (Gbps) [1], [2] (see section 2).","part":"1"},{"sec":"sec1","text":"In current IP routers, the VOQs and the output queues associated with each output port are typically implemented on line-cards, i.e. see [2].","part":"1"},{"sec":"sec1","text":" The crossbar switching functions of an IP router are typically implemented on a separate \u201cswitch-core\u201d VLSI substrate [1] [2].","part":"1"},{"sec":"sec2","text":" Vitesse Semiconductor [2] offers a 2-chip set for an Intelligent Switch fabric, with a Queue Manager ASIC (VSC872) for the Input Queues, and an unbuffered crossbar switch ASIC (VSC882) for the switch core.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"N. McKeown, A. Mekkittikul, V. Anantharam, J. Walrand, \"Achieving 100% Throughput in an input-queued switch\", IEEE Trans. Comm., Vol. 47, No. 8, pp.1260-1272, 1999.","title":"Achieving 100% Throughput in an input-queued switch","context":[{"sec":"sec1","text":" Scheduling in IQ switches is known to be a difficult problem i.e. see [3], [4], [5], [6].","part":"1"},{"sec":"sec1","text":" It has been established that the solution of a Maximum Weighted Matching (MWM) algorithm in each time-slot can achieve 100% throughput in IQ switches with unity speedup [3].","part":"1"}],"links":{"documentLink":"/document/780463","pdfSize":"241KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"J. G. Delgado-Frias et al., \"A VLSI crossbar switch with wrapped wave front arbitration,\" IEEE Trans. Circuits and Systems I: Fundamental Theory and Applications, vol. 50, no. 1, pp. 135-141, Jan. 2003.","title":"A VLSI crossbar switch with wrapped wave front arbitration","context":[{"sec":"sec1","text":" Scheduling in IQ switches is known to be a difficult problem i.e. see [3], [4], [5], [6].","part":"1"}],"links":{"documentLink":"/document/1179158","pdfSize":"711KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"X. Zhang and L. N. Bhuyan, \"Deficit round robin scheduling for input-queued switches,\" IEEE JSAC, vol. 21, no. 4, pp. 584-594, May 2003.","title":"Deficit round robin scheduling for input-queued switches","context":[{"sec":"sec1","text":" Scheduling in IQ switches is known to be a difficult problem i.e. see [3], [4], [5], [6].","part":"1"}],"links":{"documentLink":"/document/1197703","pdfSize":"870KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"Y. Zheng and W. Gao, \"A Dual Round Robin Algorithm for Combined Input-Crosspoint Queued Switches,\" IEEE, pp. 193-198, 2005.","title":"A Dual Round Robin Algorithm for Combined Input-Crosspoint Queued Switches","context":[{"sec":"sec1","text":" Scheduling in IQ switches is known to be a difficult problem i.e. see [3], [4], [5], [6].","part":"1"},{"sec":"sec1","text":"To simplify the scheduling problem, crossbar switches with FIFO queues at each crosspoint have been proposed, i.e. see [6], [7], [8], [9].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1360/crad20060714"},"refType":"biblio","id":"ref6"},{"order":"7","text":"G. Georgakopoulos, \"Buffered Crossbar Switches Revisited: Design Steps, Proofs and Simulations towards Optimal Rate and Minimum Buffer Requirements,\" IEEE Trans. Networking, Vol. 16, No. 6, pp.1340, Dec 2008.","title":"Buffered Crossbar Switches Revisited: Design Steps, Proofs and Simulations towards Optimal Rate and Minimum Buffer Requirements","context":[{"sec":"sec1","text":"To simplify the scheduling problem, crossbar switches with FIFO queues at each crosspoint have been proposed, i.e. see [6], [7], [8], [9].","part":"1"},{"sec":"sec1","text":" Several scheduling algorithms which can achieve 100% throughput in CIXQ switches have been proposed i.e. see [7].","part":"1"}],"links":{"documentLink":"/document/4460578","pdfSize":"525KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"D.G. Simos, \"Design of a 32x32 variable-packet-Size Buffered Crossbar Switch Chip,\" technical report FORTHICS/ TR-339, Inst. Of Computer Science, July 2004.","title":"Design of a 32x32 variable-packet-Size Buffered Crossbar Switch Chip,","context":[{"sec":"sec1","text":"To simplify the scheduling problem, crossbar switches with FIFO queues at each crosspoint have been proposed, i.e. see [6], [7], [8], [9].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"I. Papaefstathiou, G. Kornaros, N. Chrysos, \"Using Buffered Crossbars for Chip Interconnection,\" CAM GLVLSI, pp. 90-95, 2007.","title":"Using Buffered Crossbars for Chip Interconnection","context":[{"sec":"sec1","text":"To simplify the scheduling problem, crossbar switches with FIFO queues at each crosspoint have been proposed, i.e. see [6], [7], [8], [9].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"T. Mudge, \"Power: a first class architectural design constraint,\" IEEE Computer, pp. 52-58, May 2001.","title":"Power: A first class architectural design constraint","context":[{"sec":"sec1","text":"Power is emerging as a dominant design constraint in silicon SOC and FPGAs [10]\u2013[15].","part":"1"}],"links":{"documentLink":"/document/917539","pdfSize":"151KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"T. Wu, C-Y Ying, and M. Hamdi, \"A 2Gb/s 256x256 CMOS crossbar switch fabric core design using pipelined MUX,\" IEEE Int. Symp. Cir. and Sys, vol. 2, pp. 568-571, May 2002.","title":"A 2Gb/s 256x256 CMOS crossbar switch fabric core design using pipelined MUX","context":[{"sec":"sec1","text":"Power is emerging as a dominant design constraint in silicon SOC and FPGAs [10]\u2013[11][15].","part":"1"},{"sec":"sec1","text":"We first consider an unbuffered \u201cDemultiplexer-Multiplexer\u201d (Demux-Mux) switch design for the IQ switch, which is much more power efficient compared to a traditional Broadcast-and-Select switch design [11].","part":"1"},{"sec":"sec2","text":" A power analysis of a broadcast-and-select IQ crossbar switch implement in a CMOS ASIC was presented in [11].","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"T. T. Ye, L. Benini, and G. De Micheli, \"Analysis of power consumption on switch fabrics in network routers,\" Proc.39th IEEE Design Automation Conf., pp: 524-529, June 2002.","title":"Analysis of power consumption on switch fabrics in network routers","context":[{"sec":"sec1","text":"Power is emerging as a dominant design constraint in silicon SOC and FPGAs [10]\u2013[12][15].","part":"1"},{"sec":"sec2","text":" An analysis of various switch fabrics in silicon is presented in [12].","part":"1"}],"links":{"documentLink":"/document/1012681","pdfSize":"742KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"E. Geethanali, V. Narayanan, and M. J. Irwin, \"An analytical power estimation model for crossbar interconnects,\" IEEE Int. ASIC/SOC Conf., pp: 119-123, Sept. 2002.","title":"An analytical power estimation model for crossbar interconnects","context":[{"sec":"sec1","text":"Power is emerging as a dominant design constraint in silicon SOC and FPGAs [10]\u2013[13][15].","part":"1"}],"links":{"documentLink":"/document/1158042","pdfSize":"300KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"D. Langen, A. Brinkmann, and U. Ruckert, \"High level estimation of the area and power consumption of on-chip interconnects,\" Proc. 13th Annual IEEE Int. Conf. on ASIC/SOC, pp: 297-301, Sept. 2000.","title":"High level estimation of the area and power consumption of on-chip interconnects","context":[{"sec":"sec1","text":"Power is emerging as a dominant design constraint in silicon SOC and FPGAs [10]\u2013[14][15].","part":"1"}],"links":{"documentLink":"/document/880753","pdfSize":"557KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"T.H. Szymanski, H.Wu, A.Gourgy, \"The Power Complexity of Multiplexer-based Optoelectronic Crossbar Switches\", IEEE Trans. VLSI, 2005.","title":"The Power Complexity of Multiplexer-based Optoelectronic Crossbar Switches","context":[{"sec":"sec1","text":"Power is emerging as a dominant design constraint in silicon SOC and FPGAs [10]\u2013[15].","part":"1"},{"sec":"sec2","text":" A detailed analysis of an optoelectronic crossbar switch with optical IO and electrical crossbar switching was presented in [15].","part":"1"},{"sec":"sec3a","text":"LOW-POWER MULTIPLEXERS: The power required in \\$IQ\\$ and CIXQ switches can be reduced considerably by disabling unnecessary switching, as established in [15].","part":"1"}],"links":{"documentLink":"/document/1425515","pdfSize":"628KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"Cyclone II Device Handbook, Volume 1, Altera Corporation, USA, Feb. 2008.","title":"Cyclone II Device Handbook","context":[{"sec":"sec3","text":" The Cyclone II family of FPGAs offers up to \\$64{\\rm K}\\$ LEs per chip [16], and is suitable for synthesis of large systems.","part":"1"}],"refType":"biblio","id":"ref16"},{"order":"17","text":"Quartus II Development Software Handbook, Version 8.1, Volume 3, Altera Corporation, USA, Nov. 2008.","context":[{"sec":"sec3","text":" The Altera PowerPlay Analyzer [17] was used to collect power statistics.","part":"1"}],"refType":"biblio","id":"ref17"}],"articleNumber":"5090136","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Power analysis of Input-Queued and Crosspoint-Queued crossbar switches","publisher":"IEEE","htmlAbstractLink":"/document/5090136/","displayDocTitle":"Power analysis of Input-Queued and Crosspoint-Queued crossbar switches","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090136/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090136","openAccessFlag":"F","title":"Power analysis of Input-Queued and Crosspoint-Queued crossbar switches","contentTypeDisplay":"Conferences","mlTime":"PT0.409794S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090140,"references":[{"order":"1","text":"M. K. Simon and M.-S. Alouini, Digital Communications over Fading Channels, 2nd ed., Hoboken: Wiley, 2005.","title":"Digital Communications over Fading Channels","context":[{"sec":"sec1","text":" Selection diversity combining is commonly used in receivers because of its simple and economical implementations [1], [2].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"G. L. St\u00fcber, Principles of Mobile Communications, 2nd ed., Norwell, MA: Kluwer, 2000.","title":"Principles of Mobile Communications","context":[{"sec":"sec1","text":" Selection diversity combining is commonly used in receivers because of its simple and economical implementations [1], [2].","part":"1"},{"sec":"sec3a","text":" Assuming that \\$x_{i}(t)\\$ and \\$y_{i}(t)\\$ are uncorrelated and that they have identical variance \\$b_{i,0}\\$, then the magnitude of the received complex signal has a Rayleigh distribution given by [2, eq. (2.42)]\n.","part":"1"},{"sec":"sec3a","text":"From [2], Ch. 2], \\$r_{i}\\$ and \\$\\dot{r}_{i}\\$ are independent.","part":"1"},{"sec":"sec3b","text":" Then the magnitude of the received complex signal has a Rician distribution given by [2, eq. (2.45)]\n\nwhere\n\nis the power in the LOS component and \\$I_{0}(\\cdot)\\$ is the modified Bessel function of the first kind of order zero.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"J. K. Cavers and P. Ho, \"Switching rate and dwell time in M-of-N selection diversity,\" IEEE Trans. Wireless Commun., vol. 6, pp. 1218-1223, Apr. 2007.","title":"Switching rate and dwell time in M-of-N selection diversity","context":[{"sec":"sec1","text":" Another reason that the switching rate is important is discussed in detail in [3], [4].","part":"1"},{"sec":"sec1","text":" Previous work [3] and [4] studied the switching rates for independent Rayleigh, Rician, and Nakagami-m fading, while [5] studied the switching rate for the case of correlated Rayleigh and Rician diversity branches.","part":"1"},{"sec":"sec1","text":" However, the results and solutions for switching rates derived in [3]\u2013[5] ignore noise.","part":"1"}],"links":{"documentLink":"/document/4155659","pdfSize":"291KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"N. C. Beaulieu, \"Switching Rates of Dual Selection Diversity and Dual Switch-and-Stay Diversity,\" IEEE Trans. Commun., vol. 56, no. 9, pp. 1409-1413, Sept. 2008.","title":"Switching Rates of Dual Selection Diversity and Dual Switch-and-Stay Diversity","context":[{"sec":"sec1","text":" Another reason that the switching rate is important is discussed in detail in [3], [4].","part":"1"},{"sec":"sec1","text":" Previous work [3] and [4] studied the switching rates for independent Rayleigh, Rician, and Nakagami-m fading, while [5] studied the switching rate for the case of correlated Rayleigh and Rician diversity branches.","part":"1"},{"sec":"sec1","text":" However, the results and solutions for switching rates derived in [3]\u2013[4][5] ignore noise.","part":"1"},{"sec":"sec3","text":" The selection combining switching rate, \\$R_{SW}^{sc}\\$, equals the sum of the zero-crossing rates in both the negative-going and positive-going directions and is given by [4], [7]\n\nwhere \\$f_{zz}(z,\\dot{z})\\$ is the joint probability density function (JPDF) of \\$z\\$ and \\$\\dot z\\$.","part":"1"},{"sec":"sec3","text":"In the case where \\$z(t)\\$ and \\$\\dot{z}(t)\\$ are independent, (7) can be expressed as [4]\n\nwhere \\$f_{z}\\hbox{(0)}\\$ is given by\n\nand \\$f_{r_{i}}(r_{i})\\$ is the probability density function (PDF) of \\$r_{i}\\$.","part":"1"},{"sec":"sec3a","text":" Then from (5), \\$\\dot z\\$ has a Gaussian distribution with zero-mean because \\$\\dot{r}_{1}\\$ and \\$\\dot{r}_{2}\\$ are independent zero-mean Gaussian processes and \\$z\\$ and \\$\\dot z\\$ are independent because \\$r_{1}, r_{2},\\dot{r}_{1}\\$ and \\$\\dot{r}_{2}\\$ are independent [4].","part":"1"},{"sec":"sec3a","text":"The results (17) and (19) were obtained in [4] for a noise-free environment.","part":"1"},{"sec":"sec3b","text":" At high SNR, (28) becomes\n\nThis result was given by [4] for the noise-free case.","part":"1"}],"links":{"documentLink":"/document/4623793","pdfSize":"284KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"X. Wang and N. C. Beaulieu, \"Switching Rates of Two-Branch Selection Diversity in Correlated Doppler Fading,\" to appear in IEEE Trans. Wireless Commun..","title":"Switching Rates of Two-Branch Selection Diversity in Correlated Doppler Fading","context":[{"sec":"sec1","text":" Previous work [3] and [4] studied the switching rates for independent Rayleigh, Rician, and Nakagami-m fading, while [5] studied the switching rate for the case of correlated Rayleigh and Rician diversity branches.","part":"1"},{"sec":"sec1","text":" However, the results and solutions for switching rates derived in [3]\u2013[5] ignore noise.","part":"1"}],"links":{"documentLink":"/document/5374038","pdfSize":"191KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"H. Zhang and A. Abdi, \"On the Average Crossing Rates in Selection Diversity,\" IEEE Trans. Wireless Commun., vol. 6, pp. 448-451, Feb. 2007.","title":"On the Average Crossing Rates in Selection Diversity","context":[{"sec":"sec1","text":" Reference [6] examined the inphase zero crossing rate, inphase rate of maxima, phase zero crossing rate, and the instaneous frequency zero crossing rate of selection diversity combining in noisy Rayleigh fading channels, but did not examine the switching rate.","part":"1"},{"sec":"sec2","text":" The \\$n^{th}\\$ spectral moment of \\$z_{i}(t), b_{i, n}, n=0,1,2, \\cdot\\cdot\\cdot\\$, is given by [6], eq. (5)]\n.","part":"1"},{"sec":"sec2","text":" For a two-dimensional isotropic scattering environment, the values of \\$b_{i,0}\\$ and \\$b_{i,2}\\$ are given by [6]\n\nwhere \\$f_{D}\\$ is the maximum Doppler frequency.","part":"1"}],"links":{"documentLink":"/document/4100149","pdfSize":"156KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"S. O. Rice, \"Statistical properties of a sine wave plus noise,\" Bell Syst. Tech. J., vol. 27, pp. 109-157, Jan. 1948.","title":"Statistical properties of a sine wave plus noise","context":[{"sec":"sec3","text":" The selection combining switching rate, \\$R_{SW}^{sc}\\$, equals the sum of the zero-crossing rates in both the negative-going and positive-going directions and is given by [4], [7]\n\nwhere \\$f_{zz}(z,\\dot{z})\\$ is the joint probability density function (JPDF) of \\$z\\$ and \\$\\dot z\\$.","part":"1"}],"links":{"documentLink":"/document/6767541","pdfSize":"16642KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"I. S. Gradshteyn and I. M. Ryzhik, Table of Integrals, Series, and Products, 6th ed., San Diego: Academic Press, 2000.","title":"Table of Integrals, Series, and Products","context":[{"sec":"sec3a","text":" Using [8, (3.478.1)], (11) can be solved as\n.","part":"1"},{"sec":"sec3a","text":"Substituting (13) into the integral in (8) yields\n\nwhere [8, (3.461.3)] is used.","part":"1"},{"sec":"sec3b","text":" One has\n\nUsing [8, (8.406.1)] and [8, (8.406.1)], (25) can be evaluated as\n\nwhere \\$p^{F}q\\$ is the generalized hypergeometric function [8, (8.406.1)] and (26) can be further simplified as\n\nCombining (15) and (24) with (8) yields an exact expression for the switching rate of dual selection diversity in noisy Rician fading channels.","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"D. J. Young and N. C. Beaulieu, \"The generation of correlated Rayleigh random variates by inverse discrete Fourier transform,\" IEEE Trans. Commun., vol. 48, pp. 1114-1127, July 2000.","title":"The generation of correlated Rayleigh random variates by inverse discrete Fourier transform","context":[{"sec":"sec4","text":" In Figs. 1 and 2, the simulators proposed in [9] and [10] are used to generate Rayleigh random variates and bandlimited Gaussian noise variates, respectively.","part":"1"}],"links":{"documentLink":"/document/855519","pdfSize":"300KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"N. C. Beaulieu and C. C. Tan, \"FFT based generation of bandlimited Gaussian noise variates,\" Eur. Trans. Telecomm., vol. 10, pp. 585-596, Nov. 1999.","title":"FFT based generation of bandlimited Gaussian noise variates","context":[{"sec":"sec4","text":" In Figs. 1 and 2, the simulators proposed in [9] and [10] are used to generate Rayleigh random variates and bandlimited Gaussian noise variates, respectively.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/ett.4460100510"},"refType":"biblio","id":"ref10"}],"articleNumber":"5090140","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"The impact of noise on switching rates in dual selection combining diversity","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090140/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090140/","xploreDocumentType":"Conference Publication","displayDocTitle":"The impact of noise on switching rates in dual selection combining diversity","articleId":"5090140","openAccessFlag":"F","title":"The impact of noise on switching rates in dual selection combining diversity","contentTypeDisplay":"Conferences","mlTime":"PT0.145659S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090142,"references":[{"order":"1","text":"T. M. Cover and A. E. Gamal, \"Capacity Theorems for the Relay Channel,\" IEEE Transactions on Information Theory, Vol.25(5), pp. 572-584, Sep.1979.","title":"Capacity Theorems for the Relay Channel","context":[{"sec":"sec1","text":"Theory of user cooperative communication can be traced back to Cover and El Gamal's research about the information theory of relay channel's characteristic[1].","part":"1"}],"links":{"documentLink":"/document/1056084","pdfSize":"1276KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"A. Sendonaris, E. Erkip, and B. Aazhang, \"User Cooperation Diversity-Part I: System Description,\" IEEE Transactions on Communications, Vol.51(11), pp. 1927-1938, Nov. 2003.","title":"User Cooperation Diversity-Part I: System Description","context":[{"sec":"sec1","text":" Recent works are mainly originated from diversity research in fading Channels [2].","part":"1"}],"links":{"documentLink":"/document/1246003","pdfSize":"581KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"T. E. Hunter, A. Nosratinia, \"Cooperative Diversity Through Coding\", IEEE International Symposium on Information Theory (ISIT), Laussane, Switzerland, pp.220, July 2002.","title":"Cooperative Diversity Through Coding","context":[{"sec":"sec1","text":" Coded cooperation is a kind of user cooperation, which combines cooperation with channel coding [3].","part":"1"}],"links":{"documentLink":"/document/1023492","pdfSize":"137KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"J. M. M. Moualeu and H. Xu, F. Takawira, \"Double Repeat-Punctured Turbo Coded Cooperative Diversity Scheme,\" Wireless Communications and Networking Conference (WCNC).IEEE, pp. 1044-1049, Mar. 2008.","title":"Double Repeat-Punctured Turbo Coded Cooperative Diversity Scheme","context":[{"sec":"sec1","text":" Many codes are suitable for coded cooperation, including rate-compatible punctured convolutional codes (RCPC), Turbo codes [4], LDPC codes [5].","part":"1"}],"links":{"documentLink":"/document/4489220","pdfSize":"162KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Z. Dongfeng and L. Daoben, \"Two Types of LDPC Decoding Methods for Coded Cooperation,\" Wireless Communications, Networking and Mobile Computing, 2008.4 international Conference, pp. 1-4, Oct. 2008.","title":"Two Types of LDPC Decoding Methods for Coded Cooperation","context":[{"sec":"sec1","text":" Many codes are suitable for coded cooperation, including rate-compatible punctured convolutional codes (RCPC), Turbo codes [4], LDPC codes [5].","part":"1"}],"links":{"documentLink":"/document/4678278","pdfSize":"114KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"A. Stefanov and E. Erkip, \"Cooperative Coding for Wireless Networks,\" IEEE Transactions on communications, Vol. 52(9), pp. 1470-1476, Sep.2004.","title":"Cooperative Coding for Wireless Networks","context":[{"sec":"sec3a","text":" Codeword transmitted to the partner should be good in order to guarantee inter-user communication quality, so we can first design good codes for inter-user channel, and then add some additional check bits to form overall codes which can guarantee good uplink quality when the communication retreats to non-cooperation [6].","part":"1"}],"links":{"documentLink":"/document/1337210","pdfSize":"240KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"J. Conan, \"The Weight Spectra of Some Short Low-rate Convolutional Codes,\" IEEE Transactions on communications, Vol. 32(9), pp. 1050-1053, Sep 1984.","title":"The Weight Spectra of Some Short Low-rate Convolutional Codes","context":[{"sec":"sec3b","text":" Based on the above rules, some good convolutional codes satisfying maximum squared Euclidean distance can be searched by computer[7].","part":"1"},{"sec":"sec3b","text":" Seen [7], it satisfies the criterion of maximum squared Euclidean distance.","part":"1"},{"sec":"sec3b","text":" Refer to the tables in reference [7], rate 1/3 convolutional codes (15, 17, 13) and rate 1/4 convolutional codes (15, 17, 13, 15) are also good codes, so they satisfy the above design rules.","part":"1"}],"links":{"documentLink":"/document/1096180","pdfSize":"323KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"T. E. Hunter and A. Nosratinia, \"Diversity through Coded Cooperation\", IEEE Transactions on Wireless Communications, Vol. 5(2), pp. 283-289, Feb.2006.","title":"Diversity through Coded Cooperation","context":[{"sec":"sec4","text":" Compared with coded cooperation using RCPC [8], coded cooperation using this kind of convolutional codes can always improve performance.","part":"1"},{"sec":"sec4","text":" When \\${\\rm BER}=10^{-3}\\$, performance of User 1 improves almost 11 dB compared with non-cooperation, and is better than coded cooperation using RCPC [8].","part":"1"}],"links":{"documentLink":"/document/1611050","pdfSize":"416KB"},"refType":"biblio","id":"ref8"}],"articleNumber":"5090142","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Implementation of coded cooperation using a kind of convolutional codes","publisher":"IEEE","displayDocTitle":"Implementation of coded cooperation using a kind of convolutional codes","isConference":true,"htmlLink":"/document/5090142/","isStaticHtml":true,"isDynamicHtml":true,"htmlAbstractLink":"/document/5090142/","xploreDocumentType":"Conference Publication","articleId":"5090142","openAccessFlag":"F","title":"Implementation of coded cooperation using a kind of convolutional codes","contentTypeDisplay":"Conferences","mlTime":"PT0.110352S","lastupdate":"2021-12-18","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090144,"references":[{"order":"1","text":"Heath, R., and A. Paulraj, \"Linear Dispersion Codes for MIMO Systems Based on Frame Theory\", IEEE Trans. Sig. Proc., vol. 50, no. 10, pp. 2429-2441, October, 2002.","title":"Linear Dispersion Codes for MIMO Systems Based on Frame Theory","context":[{"sec":"sec1","text":"Linear Dispersion Code (LDC) [1] is well-known for its advantages in providing full-ergodic capacity to Multiple-Input Multiple-Output (MIMO) communication systems.","part":"1"},{"sec":"sec2","text":" For LDCs, the codeword C can be expressed as [1]:\n where \\$\\{{\\bf M}_{i}\\}_{i=1}^{N}\\$ are the dispersion matrices of the LDC, \\$\\{s_{i}\\}_{i=1}^{N}\\$ are the transmitted symbols taking values from some complex constellation in a finite set \\${\\BBS}\\$, and \\$N\\$ is the number of symbols in one codeword.","part":"1"},{"sec":"sec2","text":" Then substituting (2) into (1) and taking vectorization on both sides yields [1]:\n where \\$\\overline{{\\bf r}}=vec({\\bf R})=\\lfloor r_{1,1},r_{2,1},\\ldots,r_{N_{r},1},r_{1,2},\\ldots,r_{N_{r},2},\\ldots,r_{N_{r},T}\\rfloor^{T}\\$ with \\$r_{ij}\\$ being the entry in the \\$i^{{\\bf th}}\\$ row and \\$j^{{\\bf th}}\\$ column of matrix \\${\\bf R}\\$ and \\$[]^{T}\\$ denoting matrix transposition, \\$\\overline{{\\bf X}}=[vec({\\bf M}_{0}),vec({\\bf M}_{1}),\\ldots,vec({\\bf M}_{N})], \\overline{{\\bf s}}=vec({\\bf s})={\\bf s}^{T} =[s_{1},\\ldots s_{N}]^{T}\\$ and \\$\\overline{{\\bf w}}=vec({\\bf W})\n\\qquad {\\bf K}={\\bf I}\\otimes {\\bf H}\\$, where \\${\\bf K}\\in {\\BBC}^{N_{r}T\\times N_{t}T}\\$, \\${\\bf I}\\$ is an identity matrix and \\$\\otimes\\$ denotes the Kronecker product.","part":"1"},{"sec":"sec3a","text":" It can be easily proved that with proper scaling, LDCs with the dispersion matrices satisfying (9) will satisfy the full-capacity constraint and power constraint in [1], which are the basic requirements for full-ergodic capacity LDCs.","part":"1"}],"links":{"documentLink":"/document/1033674","pdfSize":"432KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Tarokh, V., et al., \"Space-Time Codes for High Data Rate Wireless Communication: Performance Criteria in the Presence of Channel Estimation Errors, Mobility, and Multiple Paths,\" IEEE Trans. Commun., vol. 47, no. 2, pp. 199-207, February, 1999.","title":"Space-Time Codes for High Data Rate Wireless Communication: Performance Criteria in the Presence of Channel Estimation Errors, Mobility, and Multiple Paths","context":[{"sec":"sec1","text":" Linear decoding algorithms like Minimum-Mean-Square Error (MMSE) [2] and Zero-Forcing (ZF) [3] algorithms are much less complicated, but the achievable BER performances are not very satisfactory.","part":"1"}],"links":{"documentLink":"/document/752125","pdfSize":"349KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"G. D. Golden, G. J. Foschini, R. A. Valenzuela and P. W. Wolniansky, \"Detection algorithm and initial laboratory results using the V-BLAST space-time communication architecture\", Electronics Letters, vol. 35, no. 1, pp. 14-15, January, 1999.","title":"Detection algorithm and initial laboratory results using the V-BLAST space-time communication architecture","context":[{"sec":"sec1","text":" Linear decoding algorithms like Minimum-Mean-Square Error (MMSE) [2] and Zero-Forcing (ZF) [3] algorithms are much less complicated, but the achievable BER performances are not very satisfactory.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:19990058","pdfSize":"396KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Alamouti, S. M., \"A Simple Transmit Diversity Technique for Wireless Communications\", IEEE Journal Select. Areas Commun., vol. 16, no. 8, pp. 1451-1458, October, 1998.","title":"A Simple Transmit Diversity Technique for Wireless Communications","context":[{"sec":"sec1","text":"Alamouti [4] proposed a remarkable space-time (ST) code in 1998 for MIMO systems with two transmit antennas which was later on extended to orthogonal space-time block codes (OSTBCs) [5].","part":"1"}],"links":{"documentLink":"/document/730453","pdfSize":"221KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"V. Tarokh, H. Jafarkhani, and A.R. Calderbank, \"Space-time block codes from orthogonal designs,\" IEEE Trans. on Information Theory, vol. 45, no. 5, pp. 1456-1467, July 1999.","title":"Space-time block codes from orthogonal designs","context":[{"sec":"sec1","text":"Alamouti [4] proposed a remarkable space-time (ST) code in 1998 for MIMO systems with two transmit antennas which was later on extended to orthogonal space-time block codes (OSTBCs) [5].","part":"1"}],"links":{"documentLink":"/document/771146","pdfSize":"242KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"O. Tirkkonen and A. Hottinen, \"Square-matrix embeddable space-time block codes for complex signal constellations\", IEEE Trans. Inf. Theory, vol. 48, no. 2, pp. 384-395, February 2002.","title":"Square-matrix embeddable space-time block codes for complex signal constellations","context":[{"sec":"sec1","text":" However, the main disadvantage of the OSTBCs is that they cannot achieve the full-transmission rates for MIMO systems with more than two transmit antennas [6].","part":"1"}],"links":{"documentLink":"/document/978740","pdfSize":"212KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"U. Fincke and M. Pohst, \"Improved methods for calculating vectors of short length in lattice, including a complexity analysis\", Math. Comput., vol. 44, no. 170, pp. 463-471, April, 1985.","title":"Improved methods for calculating vectors of short length in lattice, including a complexity analysis","context":[{"sec":"sec1","text":"In [7], Sphere Decoding (SD) was proposed to substantially reduce the complexity of ML decoding, yet having the same BER performance.","part":"1"},{"sec":"sec3b","text":"Sphere decoding attempts to obtain the solution of [7]:\n To do this, we can first conduct the QR decomposition of \\$\\tilde{\\tilde{\\bf G}}\\$:\n where \\${\\bf P}\\in {\\BBR}^{2N\\times 2N}\\$ is an upper triangular matrix, \\${\\bf Q} \\in {\\BBR}^{2N_{r}T\\times 2N_{r}T}\\$ is an orthonormal matrix, and \\$N_{r}T\\geq N\\$.","part":"1"},{"sec":"sec3b","text":" Based on (12), the SD can now search only the points within a hypersphere centered at the received signal with radius \\$d\\$ by solving the following inequality iteratively [7]:\n To explain how the orthogonal row structure can be used to simplify the SD process, we first introduce the following Lemma:.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1090/S0025-5718-1985-0777278-8"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Jalden J. and Ottersten B., \"On the complexity of sphere decoding in digital communications\", IEEE Trans. Sig., vol. 53, no. 4, pp. 1474-1484, April, 2005.","title":"On the complexity of sphere decoding in digital communications","context":[{"sec":"sec1","text":" However, as Jalden et al. pointed out in [8], for a fixed signal-to-noise ratio (SNR), the complexity of SD increases exponentially with the number of symbols jointly decoded.","part":"1"},{"sec":"sec4","text":"According to [8], the complexity of SD can be measured by the number of nodes visited in the tree search process.","part":"1"}],"links":{"documentLink":"/document/1408197","pdfSize":"377KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"E. Agrell, T. Eriksson, A. Vardy, and K. Zeger, \"Closest point search in lattices\", IEEE Trans. Inf. Theory, vol. 48, no. 8, pp. 2201-2214, August 2002.","title":"Closest point search in lattices","context":[{"sec":"sec1","text":" In [9], a so-called Babai Point method was used to set the initial searched point in SD.","part":"1"}],"links":{"documentLink":"/document/1019833","pdfSize":"376KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"C. P. Schnorr and M. Euchner, \"Lattice basis reduction: Improved practical algorithms and solving subset sum problems,\" Math. Programming, vol. 66, pp. 181-191, 1994.","title":"Lattice basis reduction: Improved practical algorithms and solving subset sum problems","context":[{"sec":"sec1","text":" In [10], a Schnorr Euchner (SE) enumeration method was proposed to refine the search strategy of SD.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/BF01581144"},"refType":"biblio","id":"ref10"},{"order":"11","text":"J. Paredes, A.B. Gershman, and M. G. Alkhanari, \"A 2\u00d72 space-time code with non-vanishing determinants and fast maximum likelihood decoding\", Proc. ICASSP., vol. 2, pp. 877-880, April, 2007.","title":"A 2\u00d72 space-time code with non-vanishing determinants and fast maximum likelihood decoding","context":[{"sec":"sec1","text":" In [11], Paredes et al. reduced the complexity of SD by reducing the number of search levels in the tree search process.","part":"1"}],"links":{"documentLink":"/document/4217549","pdfSize":"631KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"Ezio Biglieri, Yi Hong, Emanuele Viterbo, \"A Fast-Decodable, Quasi-Orthogonal Space-Time Block Code for 4x2 MIMO\", Annual Allerton Conference on Communication, Control and Computing, Illinois, Sep. 26-28, 2007.","title":"A Fast-Decodable, Quasi-Orthogonal Space-Time Block Code for 4x2 MIMO","context":[{"sec":"sec1","text":" Biglieri et al. extended this concept to a 4\u00d72 MIMO system and developed a family of quasi-orthogonal structured codes [12].","part":"1"}],"links":{"documentLink":"/document/5728729","pdfSize":"140KB"},"refType":"biblio","id":"ref12"}],"articleNumber":"5090144","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A new family of Linear Dispersion Code for fast Sphere Decoding","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090144/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090144/","xploreDocumentType":"Conference Publication","displayDocTitle":"A new family of Linear Dispersion Code for fast Sphere Decoding","articleId":"5090144","openAccessFlag":"F","title":"A new family of Linear Dispersion Code for fast Sphere Decoding","contentTypeDisplay":"Conferences","mlTime":"PT0.151447S","lastupdate":"2021-11-07","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090146,"references":[{"order":"1","text":"Y. T. Lo, \"A Mathematical Theory of Antenna Arrays with Randomly Spaced Elements,\" IEEE Transactions on Antennas and Propagation, vol. 12, issue 3, 1964.","title":"A Mathematical Theory of Antenna Arrays with Randomly Spaced Elements","context":[{"sec":"sec1","text":" It is by adding phase weights to the signal received at each element that a resultant signal with the gain effect from the array can be formed [1].","part":"1"},{"sec":"sec1a","text":" Assuming equalized magnitudes and identical polarization among elements, the array factor, \\$F\\$, from [1] and [8], is\n\nwhere \\$N\\$ is the number of elements for each beamforming iteration.","part":"1"},{"sec":"sec1a","text":" From [1] and [8]\n\nWhere \\$\\beta=2\\pi/\\lambda\\$ and \\$\\lambda\\$ is wavelength.","part":"1"}],"links":{"documentLink":"/document/1138220","pdfSize":"999KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"H. Ochiai, P. Mitran, H. Poor, and V. Tarokh, \"Collaborative Beamforming for Distributed Wireless Ad Hoc Sensor Networks,\" IEEE Transactions on Signal Processing, Vol.53, No.11, NOV 2005.","title":"Collaborative Beamforming for Distributed Wireless Ad Hoc Sensor Networks","context":[{"sec":"sec1","text":" Research supporting sensor networks using arrays to exfiltrate data, including [2], [3], [4] and [5], has investigated usefulness and implementation of a transmission array and analyzed effects and mitigation strategies regarding imperfect position or phase knowledge for randomly deployed nodes.","part":"1"}],"links":{"documentLink":"/document/1519680","pdfSize":"594KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"P. J. Vincent, M. Tummala, and J. McEachen, \"A New Method for Distributing Power Usage Across a Sensor Network,\" IEEE Communications Society on Sensor and Ad Hoc Communications and Networks (SECON 2006), Reston, VA, USA, Vol. 2, 2006.","title":"A New Method for Distributing Power Usage Across a Sensor Network","context":[{"sec":"sec1","text":" Research supporting sensor networks using arrays to exfiltrate data, including [2], [3], [4] and [5], has investigated usefulness and implementation of a transmission array and analyzed effects and mitigation strategies regarding imperfect position or phase knowledge for randomly deployed nodes.","part":"1"},{"sec":"sec1","text":" Therefore, it is necessary to apply schemes designed to reduce energy usage, extending network life, [3].","part":"1"}],"links":{"documentLink":"/document/4068309","pdfSize":"383KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"W. Chen, D. Wang, and W. Wang, \"Beamforming for Information Transfer in Wireless Sensor Networks without Perfect Positioning,\" Asia-Pacific Microwave Conference (APMC 2005), Suzhou, China, 2005.","title":"Beamforming for Information Transfer in Wireless Sensor Networks without Perfect Positioning","context":[{"sec":"sec1","text":" Research supporting sensor networks using arrays to exfiltrate data, including [2], [3], [4] and [5], has investigated usefulness and implementation of a transmission array and analyzed effects and mitigation strategies regarding imperfect position or phase knowledge for randomly deployed nodes.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"R. Mudumbai, G. Barriac, and U. Madhow, \"On the Feasibility of Distributed Beamforming in Wireless Networks,\" IEEE Transactions on Wireless Communications, Vol. 6, Issue: 5, May 2007.","title":"On the Feasibility of Distributed Beamforming in Wireless Networks","context":[{"sec":"sec1","text":" Research supporting sensor networks using arrays to exfiltrate data, including [2], [3], [4] and [5], has investigated usefulness and implementation of a transmission array and analyzed effects and mitigation strategies regarding imperfect position or phase knowledge for randomly deployed nodes.","part":"1"}],"links":{"documentLink":"/document/4202181","pdfSize":"525KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"M. S. Batson, J. C. McEachen, and M. Tummala, \"Enhanced Collection Methodology for Distributed Wireless Antenna Systems,\" IEEE International Conference on System of Systems Engineering (SoSE 07), San Antonio, TX, USA, 2007.","title":"Enhanced Collection Methodology for Distributed Wireless Antenna Systems","context":[{"sec":"sec1","text":" [6] and [7] presented analysis supporting usefulness and providing employment methodologies for wireless sensor network arrays as radio frequency detection and reception arrays.","part":"1"}],"links":{"documentLink":"/document/4304293","pdfSize":"6363KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"W. A. Lintz and J. C. McEachen, \"A Method for Emphasizing Signal Detection in Wireless Sensor Network Radio Frequency Array Operation,\" In Press for the Hawaii International Conference on System Sciences (HICSS-43), Kona, HI, USA, 2008.","title":"A Method for Emphasizing Signal Detection in Wireless Sensor Network Radio Frequency Array Operation","context":[{"sec":"sec1","text":" These cases affirm that, despite positioning difficulties, beamforming performance is useful in application. [6] and [7] presented analysis supporting usefulness and providing employment methodologies for wireless sensor network arrays as radio frequency detection and reception arrays.","part":"1"}],"links":{"documentLink":"/document/4755824","pdfSize":"336KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"W. L. Stutzman and G. A. Thiele, Antenna Theory and Design, 2 Edition, John Wiley & Sons, Inc., 1998.","title":"Antenna Theory and Design","context":[{"sec":"sec1a","text":" Assuming equalized magnitudes and identical polarization among elements, the array factor, \\$F\\$, from [1] and [8], is\n\nwhere \\$N\\$ is the number of elements for each beamforming iteration.","part":"1"},{"sec":"sec1a","text":" From [1] and [8]\n\nWhere \\$\\beta=2\\pi/\\lambda\\$ and \\$\\lambda\\$ is wavelength.","part":"1"},{"sec":"sec2","text":" Note: Maximum gain, \\$G_{m}\\$, and specific angle gain, \\$G\\$, is determined, from [8], as\n\nThe perturbed beam pattern following a single time step of random motion is also provided for comparison.","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"I. M. Chakravarti, R. G. Laha and J. Roy, Handbook of Methods of Applied Statistics, Vol. 1, John Wiley & Sons, Inc., 1967.","title":"Handbook of Methods of Applied Statistics","context":[{"sec":"sec3","text":" In order to fully evaluate and formally associate the resultant distributions with a Gaussian statistic, the Kolmogorov-Smirnov Goodness-of-Fit Test, [9], [10], has been applied.","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"\"Statistics Online Computational Resource, \" University of California, Los Angeles, http://www.socr.ucla.edu/SOCR.html, last accessed 30 DEC 2008.","context":[{"sec":"sec3","text":" In order to fully evaluate and formally associate the resultant distributions with a Gaussian statistic, the Kolmogorov-Smirnov Goodness-of-Fit Test, [9], [10], has been applied.","part":"1"}],"refType":"biblio","id":"ref10"}],"articleNumber":"5090146","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Sensor beamforming with distributed mobile elements in a wireless sensor network","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090146/","htmlLink":"/document/5090146/","displayDocTitle":"Sensor beamforming with distributed mobile elements in a wireless sensor network","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isConference":true,"articleId":"5090146","openAccessFlag":"F","title":"Sensor beamforming with distributed mobile elements in a wireless sensor network","contentTypeDisplay":"Conferences","mlTime":"PT0.202378S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090154,"references":[{"order":"1","text":"J. Mitola. Cognitive Radio: an Integrated Agent Architecture for Software Defined Radio. Ph.d. thesis, KTH Royal Inst. of Tech., Stockholm, Sweden, 2000.","title":"Cognitive Radio: An Integrated Agent Architecture for Software Defined Radio","context":[{"sec":"sec1","text":"Cognitive radio (CR) is a relatively new concept that enables more efficient utilization of spectral resources [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"K. Watanabe, K. Ishibashi, and R. Kohno. Performance of Cognitive Radio Technologies in the Presence of Primary Radio Systems. In Proc. IEEE Intern. Symp. Person., Indoor and Mobile Radio Commun. (PIMRC), pages 1-5, September 2007.","title":"Performance of Cognitive Radio Technologies in the Presence of Primary Radio Systems","context":[{"sec":"sec1","text":" Examples include the narrow-band and co-channel interference caused by the primary user and other CR systems [2], respectively, and man-made impulsive noise [3] caused by e.g. by microwave ovens [4].","part":"1"}],"links":{"documentLink":"/document/4394708","pdfSize":"308KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"D. Middleton. Statistical-physical Models of Man-made Radio Noise - Parts I and II. U.S. Dept. Commerce Office Telecommun., April 1974 and 1976.","title":"Statistical-physical Models of Man-made Radio Noise - Parts I and II","context":[{"sec":"sec1","text":" Examples include the narrow-band and co-channel interference caused by the primary user and other CR systems [2], respectively, and man-made impulsive noise [3] caused by e.g. by microwave ovens [4].","part":"1"}],"links":{"documentLink":"/document/4090677","pdfSize":"3362KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"T. Taher, M. Misurac, J. LoCicero, and D. Ucci. Microwave Oven Signal Interference Mitigation For Wi-Fi Communication Systems. In Proc. IEEE Consumer Commun. and Networking Conf. (CCNC), pages 67-68, January 2008.","title":"Microwave Oven Signal Interference Mitigation For Wi-Fi Communication Systems","context":[{"sec":"sec1","text":" Examples include the narrow-band and co-channel interference caused by the primary user and other CR systems [2], respectively, and man-made impulsive noise [3] caused by e.g. by microwave ovens [4].","part":"1"}],"links":{"documentLink":"/document/4446319","pdfSize":"262KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"P. Huber. Robust Statistics. Wiley, New York, 1981.","title":"Robust Statistics","context":[{"sec":"sec1","text":" Important examples of such robust metrics in the literature include Huber's \\$M\\$-metric [5], Myriad and Meridian metrics [6], and the \\$L_{p}\\$-norm metric [7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/0471725250"},"refType":"biblio","id":"ref5"},{"order":"6","text":"T. Aysal and K. Barner. Meridian Filtering for Robust Signal Processing. IEEE Trans. Signal Processing, 55:39493962, August 2007.","context":[{"sec":"sec1","text":" Important examples of such robust metrics in the literature include Huber's \\$M\\$-metric [5], Myriad and Meridian metrics [6], and the \\$L_{p}\\$-norm metric [7].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"G. Shevlyakov and K. Kim. Robust Minimax Detection of a Weak Signal in Noise With a Bounded Variance and Density Value at the Center of Symmetry. IEEE Trans. Inform. Theory, 52:12061211, March 2006.","context":[{"sec":"sec1","text":" Important examples of such robust metrics in the literature include Huber's \\$M\\$-metric [5], Myriad and Meridian metrics [6], and the \\$L_{p}\\$-norm metric [7].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"H. B\u00f6lcskei. MIMO-OFDM Wireless Systems: Basics, Perspectives, and Challenges. IEEE Wireless Commun., 13:31-37, August 2006.","title":"MIMO-OFDM Wireless Systems: Basics, Perspectives, and Challenges","context":[{"sec":"sec1","text":" BICM-OFDM has been adopted by a number of recent standards [8] and is also a prime candidate for the air interface of future CR systems.","part":"1"}],"links":{"documentLink":"/document/1678163","pdfSize":"472KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"G. Caire, G. Taricco, and E. Biglieri. Bit-Interleaved Coded Modulation. IEEE Trans. Inform. Theory, 44:927-946, May 1998.","title":"Bit-Interleaved Coded Modulation","context":[{"sec":"sec2a","text":" The BICM encoder comprises a convolutional encoder of rate \\$R_{c}\\$, an interleaver, and a memoryless mapper [9].","part":"1"},{"sec":"sec2a","text":" [9], [11], [12], for our performance analysis we assume perfect interleaving, which means that \\$h_{k}\\$ and \\$n_{k}\\$ can be modeled as independent, identically distributed (i.i.d.) RVs and only their first order probability density functions (pdfs) are relevant.","part":"1"},{"sec":"sec3","text":" In particular, for a CR system employing a convolutional code of rate \\$R_{c}=k_{c}/n_{c}(k_{c}\\$ and \\$n_{c}\\$ are integers) the union bound for the BER is given by [9]\n where \\$c\\$ and \\$\\hat{c}\\$ are two distinct code sequences with Hamming distance \\$d\\$ that differ only in \\$l\\geq 1\\$ consecutive trellis states, \\$w_{c}(d)\\$ denotes the total input weight of error events at Hamming distance \\$d\\$, and \\$d_{f}\\$ is the free distance of the code. \\$P_{{\\rm e}}(c,\\hat{c})\\$ is the pairwise error probability (PEP), i.e., the probability that the decoder chooses code sequence \\$\\hat{c}\\$ when code sequence \\$c\\neq\\hat{c}\\$ is transmitted.","part":"1"},{"sec":"sec3","text":" Invoking the approximate expurgated bound from [9], the PEP can be expressed as\n where \\$c\\$ is a small positive constant that lies in the region of convergence of the integrand.","part":"1"}],"links":{"documentLink":"/document/669123","pdfSize":"848KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"ECMA. Standard ECMA-368: High Rate Ultra Wideband PHY and MAC Standard. [Online] http://www.ecma-international. org/publications/standards/Ecma-368. htm, December 2005.","title":"ECMA-368: High Rate Ultra Wideband PHY and MAC Standard","context":[{"sec":"sec2a","text":" For example, the ECMA multi-band OFDM (MB-OFDM) ultra-wideband (UWB) system employs interleaving and coding over \\$B=3\\$ (future versions of the standard may use up to \\$B=15\\$) frequency-hopped OFDM symbols [10].","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"P.-C. Yeh, S. Zummo, and W. Stark. Error Probability of Bit-Interleaved Coded Modulation in Wireless Environments. IEEE Trans. Veh. Technol., 55:722-728, March 2006.","title":"Error Probability of Bit-Interleaved Coded Modulation in Wireless Environments","context":[{"sec":"sec2a","text":" As customary in the literature, cf. e.g. [9], [11], [12], for our performance analysis we assume perfect interleaving, which means that \\$h_{k}\\$ and \\$n_{k}\\$ can be modeled as independent, identically distributed (i.i.d.) RVs and only their first order probability density functions (pdfs) are relevant.","part":"1"}],"links":{"documentLink":"/document/1608649","pdfSize":"246KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"D. Rende and T. Wong. Bit-Interleaved Space-Frequency Coded Modulation for OFDM Systems. IEEE Trans. Wireless Commun., 4:2256-2266, September 2005.","title":"Bit-Interleaved Space-Frequency Coded Modulation for OFDM Systems","context":[{"sec":"sec2a","text":" As customary in the literature, cf. e.g. [9], [11], [12], for our performance analysis we assume perfect interleaving, which means that \\$h_{k}\\$ and \\$n_{k}\\$ can be modeled as independent, identically distributed (i.i.d.) RVs and only their first order probability density functions (pdfs) are relevant.","part":"1"}],"links":{"documentLink":"/document/1532211","pdfSize":"333KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"A. Coulson. Bit Error Rate Performance of OFDM in Narrowband Interference with Excission Filtering. IEEE Trans. Wireless Commun., 5:2484-2492, September 2006.","title":"Bit Error Rate Performance of OFDM in Narrowband Interference with Excission Filtering","context":[{"sec":"sec2c1","text":" The corresponding frequency-domain noise model is\n where \\$b_{\\mu}[i]\\$ is the PSK symbol of the ith interferer at the \\$\\mu {\\rm th}\\$ hopping frequency affecting the set \\${\\cal N}_{\\mu,i}\\$ of sub-carriers via \\${g}_{k,\\mu}[i]{\\displaystyle{\\mathop{=}^{\\Delta}}} \\exp[-j\\pi(N-1)(k+f_{\\mu,i}/\\Delta f_{s})/N+\\phi_{\\mu,i}]\\$ \\$\\sin[\\pi(k+ f_{\\mu,i}/\\Delta f_{s})]/\\sin[\\pi(k+f_{\\mu,i}/\\Delta f_{s})/N]\\$ [13].","part":"1"}],"links":{"documentLink":"/document/1687772","pdfSize":"1559KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"E. Biglieri, G. Caire, G. Taricco, and J. Ventura-Traveset. Computing Error Probabilities over Fading Channels: a Unified Approach. European Trans. Telecommun., 9:15-25, Jan./Feb. 1998.","title":"Computing Error Probabilities over Fading Channels: A Unified Approach","context":[{"sec":"sec3","text":" [14].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/ett.4460090103"},"refType":"biblio","id":"ref14"},{"order":"15","text":"V. Sethuraman and B. Hajek. Comments on \"Bit-Interleaved Coded Modulation\". IEEE Trans. Inform. Theory, 52:1795-1797, April 2006.","title":"Comments on \"Bit-Interleaved Coded Modulation","context":[{"sec":"sec3","text":" We note that (6) is only an approximate upper bound since (7) is not a true upper bound [15].","part":"1"}],"links":{"documentLink":"/document/1614108","pdfSize":"167KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"A. Nasri and R. Schober. Robust L-Norm Metric for BICM-Based Cognitive Radio Systems. To be submitted to IEEE Trans. on Commun., 2009.","title":"Robust L-Norm Metric for BICM-Based Cognitive Radio Systems","context":[{"sec":"sec4","text":" For \\$\\gamma\\rightarrow\\infty\\$, the pdf \\$f_{y}(y_{k})\\$ of \\$y_{k}\\$ can be expressed as [16]\n Therefore, the asymptotic MGF \\$\\Phi_{yk}(s)\\$ can be obtained as the Laplace transform of \\$f_{y}(y_{k})\\$ as\n Applying (14) in (12) yields\n We can now obtain \\$\\Phi(s\\vert n_{k})\\$ from (11) in (15) as\n where\n The PEP can be calculated from (16) and (10) as\n where the generalized noise moments \\$M_{n}(d,p)\\$ are defined as\n The generalized noise moments \\$M_{n}(d,p)\\$ can be obtained in closed-form using a similar approach as in [17] or can be efficiently calculated using Monte-Carlo simulation.","part":"1"}],"links":{"documentLink":"/document/5090154","pdfSize":"256KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"A. Nasri, A. Nezampoor, and R. Schober. Adaptive L-Norm Diversity Combining in Non-Gaussian Noise and Interference. Submitted to IEEE Trans. on Wireless Commun. [Online] http://www.ece.ubc.ca/\u223camirn/ TW-08.pdf, 2008.","title":"Adaptive L-Norm Diversity Combining in Non-Gaussian Noise and Interference","context":[{"sec":"sec4","text":" For \\$\\gamma\\rightarrow\\infty\\$, the pdf \\$f_{y}(y_{k})\\$ of \\$y_{k}\\$ can be expressed as [16]\n Therefore, the asymptotic MGF \\$\\Phi_{yk}(s)\\$ can be obtained as the Laplace transform of \\$f_{y}(y_{k})\\$ as\n Applying (14) in (12) yields\n We can now obtain \\$\\Phi(s\\vert n_{k})\\$ from (11) in (15) as\n where\n The PEP can be calculated from (16) and (10) as\n where the generalized noise moments \\$M_{n}(d,p)\\$ are defined as\n The generalized noise moments \\$M_{n}(d,p)\\$ can be obtained in closed-form using a similar approach as in [17] or can be efficiently calculated using Monte-Carlo simulation.","part":"1"}],"refType":"biblio","id":"ref17"}],"articleNumber":"5090154","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Robust L<inf>p</inf>-norm metric for BICM-OFDM cognitive radio systems","publisher":"IEEE","htmlAbstractLink":"/document/5090154/","displayDocTitle":"Robust L<inf>p</inf>-norm metric for BICM-OFDM cognitive radio systems","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090154/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090154","openAccessFlag":"F","title":"Robust L<inf>p</inf>-norm metric for BICM-OFDM cognitive radio systems","contentTypeDisplay":"Conferences","mlTime":"PT0.375265S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090165,"references":[{"order":"1","text":"N. Yee , J.P. Linnartz and G. Fettweis, \"Multicarrier CDMA In Indoor Wireless Radio Networks\", in Proc. IEEE PIMRC'93, Yokohama, Japan, pp. 109-113, Sep 1993.","title":"Multicarrier CDMA In Indoor Wireless Radio Networks","context":[{"sec":"sec1","text":"MC-CDMA is a combination of direct sequence code division multiple access (DS-CDMA) and orthogonal frequency division multiplexing (OFDM) techniques [1], [2].","part":"1"},{"sec":"sec3","text":" Thus, each subcarrier will experience flat fading which only attenuates the signal leaving the general shape of the signal undistorted [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"Hara S. and Prasad R., \"Overview of multicarrier CDMA,\" IEEE Communications Magazine, vol. 35, no. 12, pp. 126-133, Dec. 1997.","title":"Overview of multicarrier CDMA","context":[{"sec":"sec1","text":"MC-CDMA is a combination of direct sequence code division multiple access (DS-CDMA) and orthogonal frequency division multiplexing (OFDM) techniques [1], [2].","part":"1"}],"links":{"documentLink":"/document/642841","pdfSize":"828KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"S Hara and R. Prasad, \"Design and performance of multicarrier CDMA system in frequency-selective Rayleigh fading channels,\" IEEE Trans. Vehicular Technology, vol. 48, no. 5, pp. 1584-1595, 1999.","title":"Design and performance of multicarrier CDMA system in frequency-selective Rayleigh fading channels","context":[{"sec":"sec1","text":" MC-CDMA is known for its robustness against channel frequency selectivity and spectrum utilization efficiency [3].","part":"1"},{"sec":"sec5a","text":"The basic principle of using MMSE equalization is to minimize the mean square value of error between the transmitted and the equalized signal [10] where error values can be given as\n The mean square error, \\$E\\{\\vert {\\cal E}_{i}\\vert ^{2}\\}\\$, is minimum if the equalization coefficient \\$E_{i,i}\\$ is chosen such that the error \\${\\cal E}_{i}\\$ is orthogonal to the complex conjugate of the received signal \\$R_{i}^{\\ast}\\$ which can be given as\n In order to achieve this orthogonality, the equalization coefficient results in [3], [10]\n where, \\$\\sigma^{2}\\$ is the noise variance.","part":"1"}],"links":{"documentLink":"/document/790535","pdfSize":"358KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Kaiser S., \"On the performance of different detection techniques for OFDM-CDMA in fading channels,\" in Proc. IEEE GLOBECOM'95, Singapore, pp. 2059-2063, Nov. 1995.","title":"On the performance of different detection techniques for OFDM-CDMA in fading channels","context":[{"sec":"sec1","text":" BER performance of MC-CDMA with a combination of various SUD techniques over Rayleigh fading channels has been presented in [4] where MMSE appeared to be superior in performance over other SUD techniques.","part":"1"},{"sec":"sec5b","text":" The equalization coefficient can be given by [4]\n.","part":"1"}],"links":{"documentLink":"/document/502768","pdfSize":"558KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Kaiser S. and Papke L., \"Optimal detection when combining OFDM-CDMA with convolutional and Turbo channel coding,\" in Proc. IEEE ICC'96, Dallas, USA, vol. 1, pp. 343-348, June 1996.","title":"Optimal detection when combining OFDM-CDMA with convolutional and Turbo channel coding","context":[{"sec":"sec1","text":" On the other hand, BER performance of uncoded MC-CDMA employed with SUD techniques is considered to be poor when compared to its coded version [5], [6].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"Kaiser S., Multi-Carrier CDMA Mobile Radio Systems - Analysis and Optimization of Detection, Decoding, and Channel Estimation. Dusseldorf: VDI-Verlag, Fortschrittberichte VDI, series 10, no. 531, 1998, PhD Thesis.","title":"Multi-Carrier CDMA Mobile Radio Systems - Analysis and Optimization of Detection, Decoding, and Channel Estimation","context":[{"sec":"sec1","text":" On the other hand, BER performance of uncoded MC-CDMA employed with SUD techniques is considered to be poor when compared to its coded version [5], [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"G. Ungerboeck, \"Channel coding with multilevel phase signals,\" IEEE Trans. Information Theory, vol. 28, no. 1, pp. 55-67, Jan. 1982.","title":"Channel coding with multilevel phase signals","context":[{"sec":"sec1","text":"Trellis-coded modulation (TCM) is a combined coding and modulation scheme where its main potential lies in its capability to achieve significant coding gains without the need for additional bandwidth or data rate sacrificing [7].","part":"1"}],"links":{"documentLink":"/document/1056454","pdfSize":"1376KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"P. Ho and D. Fung, \"Error performance of interleaved trelliscoded PSK modulations in correlated Rayleigh fading channel,\" IEEE Trans. Communications, vol. 40, no. 12, pp. 1800-1809, Dec. 1992.","title":"Error performance of interleaved trelliscoded PSK modulations in correlated Rayleigh fading channel","context":[{"sec":"sec1","text":" In literature, TCM is known to give good error performance over fading channels when combined with interleaving [8].","part":"1"},{"sec":"sec2","text":" In order to disperse possible deep fades in the channel, the sequence is passed through an interleaver [8] where elements of the sequence are rearranged into an interleaved sequence \\$I_{q}^{j}\\$.","part":"1"}],"links":{"documentLink":"/document/192403","pdfSize":"930KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"COST 207, Digital land mobile radio communications, Final report, Luxembourg, 1989.","context":[{"sec":"sec3","text":"The generated TCM MC-CDMA signal is transmitted over correlated fast Rayleigh fading channel based on COST 207 [9] for typical bad urban environment with maximum excess delay of \\$10\\ \\mu s\\$ and maximum Doppler shift of 200Hz.","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"K. Fazel and S. Kaiser, Multicarrier and Spread Spectrum Systems, England: John Wiley & Sons, 2003.","title":"Multicarrier and Spread Spectrum Systems","context":[{"sec":"sec5a","text":"The basic principle of using MMSE equalization is to minimize the mean square value of error between the transmitted and the equalized signal [10] where error values can be given as\n The mean square error, \\$E\\{\\vert {\\cal E}_{i}\\vert ^{2}\\}\\$, is minimum if the equalization coefficient \\$E_{i,i}\\$ is chosen such that the error \\${\\cal E}_{i}\\$ is orthogonal to the complex conjugate of the received signal \\$R_{i}^{\\ast}\\$ which can be given as\n In order to achieve this orthogonality, the equalization coefficient results in [3], [10]\n where, \\$\\sigma^{2}\\$ is the noise variance.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/0470871385"},"refType":"biblio","id":"ref10"},{"order":"11","text":"N. Yee and J.P. Linnartz, \"Controlled equalization of multicarrier CDMA in an indoor Rician fading channel,\" in Proc. of the 1994 IEEE 44th Vehicular Technology Conference, vol. 3, pp. 1665-1669, Stockholm, Sweden, June 1994.","title":"Controlled equalization of multicarrier CDMA in an indoor Rician fading channel","context":[{"sec":"sec5b","text":"Controlled equalization (also known as threshold orthogonality restoring combining - TORC) is a combination of equal gain combining (EGC) and zero-forcing (ZF) equalization [11]\u2013[13].","part":"1"}],"links":{"documentLink":"/document/345379","pdfSize":"353KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"D.N. Kalofonos, M. Stojanovic and J.G. Proakis, \"Performance of Adaptive MC-CDMA Detectors in Rapidly Fading Rayleigh Channels,\" IEEE Trans. Wireless Communications, vol. 2, no. 2, pp. 229-239, Mar. 2003.","title":"Performance of Adaptive MC-CDMA Detectors in Rapidly Fading Rayleigh Channels","context":[{"sec":"sec5b","text":"Controlled equalization (also known as threshold orthogonality restoring combining - TORC) is a combination of equal gain combining (EGC) and zero-forcing (ZF) equalization [11]\u2013[12][13].","part":"1"}],"links":{"documentLink":"/document/1184107","pdfSize":"795KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"B.M. Masini, \"The Impact of Combined Equalization on the Performance of MC-CDMA Systems\", Journal of Communications, issue 4, 2008.","title":"The Impact of Combined Equalization on the Performance of MC-CDMA Systems","context":[{"sec":"sec5b","text":"Controlled equalization (also known as threshold orthogonality restoring combining - TORC) is a combination of equal gain combining (EGC) and zero-forcing (ZF) equalization [11]\u2013[13].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.4304/jcm.3.5.31-39"},"refType":"biblio","id":"ref13"}],"articleNumber":"5090165","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Error performance of 8-QAM trellis-coded MC-CDMA with controlled equalization over wireless channels","publisher":"IEEE","htmlAbstractLink":"/document/5090165/","displayDocTitle":"Error performance of 8-QAM trellis-coded MC-CDMA with controlled equalization over wireless channels","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090165/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090165","openAccessFlag":"F","title":"Error performance of 8-QAM trellis-coded MC-CDMA with controlled equalization over wireless channels","contentTypeDisplay":"Conferences","mlTime":"PT0.75166S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090170,"references":[{"order":"1","text":"H. Boujemaa, M. Siala, \"Enhanced coherent delay tracking for direct sequence spread spectrum systems,\" in Proc. IEEE Int. Symp. Spread Spectrum Techniques Applications, 2000, vol. I, pp. 274-277.","title":"Enhanced coherent delay tracking for direct sequence spread spectrum systems","context":[{"sec":"sec1","text":" The time delay estimation methods for subchip multipath include Interference Cancellation DLL [1] and Interference Minimization DLL [2], Extended Kalman Filtering algorithms (EKF) [3], ML-based algorithms (MEDLL [4] and Pulse Subtraction algorithms [5]), Deconvolution methods (Least-squares techniques [6] and Projection Onto Convex Sets algorithms [7]), Subspace-based algorithms (the Multiple Signal Classification (MUSIC) [8] and Estimation of Signal Parameters via Rotational Invariance Techniques (ESPRIT) [9]), Quadratic Optimization (QP) methods [10], Teager-Kaiser (TK) operator-based algorithm [11].","part":"1"}],"links":{"documentLink":"/document/878127","pdfSize":"394KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"G. Fock, J. Baltersee, P. Schulz-Rittich, H. Meyr, \"Channel tracking for rake receivers in closely spaced multipath environments,\" IEEE J.Select. Areas Commun., vol. 19, pp. 2420-2431, December 2001.","title":"Channel tracking for rake receivers in closely spaced multipath environments","context":[{"sec":"sec1","text":" The time delay estimation methods for subchip multipath include Interference Cancellation DLL [1] and Interference Minimization DLL [2], Extended Kalman Filtering algorithms (EKF) [3], ML-based algorithms (MEDLL [4] and Pulse Subtraction algorithms [5]), Deconvolution methods (Least-squares techniques [6] and Projection Onto Convex Sets algorithms [7]), Subspace-based algorithms (the Multiple Signal Classification (MUSIC) [8] and Estimation of Signal Parameters via Rotational Invariance Techniques (ESPRIT) [9]), Quadratic Optimization (QP) methods [10], Teager-Kaiser (TK) operator-based algorithm [11].","part":"1"}],"links":{"documentLink":"/document/974607","pdfSize":"256KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"R.A. Iltis, \"Joint estimation of PN code delay and multipath using the extended Kalman filter,\" IEEE Trans. Commun., vol. 38, pp. 1677-1685, October 1990.","title":"Joint estimation of PN code delay and multipath using the extended Kalman filter","context":[{"sec":"sec1","text":" The time delay estimation methods for subchip multipath include Interference Cancellation DLL [1] and Interference Minimization DLL [2], Extended Kalman Filtering algorithms (EKF) [3], ML-based algorithms (MEDLL [4] and Pulse Subtraction algorithms [5]), Deconvolution methods (Least-squares techniques [6] and Projection Onto Convex Sets algorithms [7]), Subspace-based algorithms (the Multiple Signal Classification (MUSIC) [8] and Estimation of Signal Parameters via Rotational Invariance Techniques (ESPRIT) [9]), Quadratic Optimization (QP) methods [10], Teager-Kaiser (TK) operator-based algorithm [11].","part":"1"}],"links":{"documentLink":"/document/61437","pdfSize":"794KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"R.D.J. Van Nee, J. Siereveld, P.C. Fenton, B.R. Townsend, \"The multipath estimating delay locked loop: Approaching theoretical accuracy limits,\" in Proc. IEEE Position Location Navigation Symp., 1994, vol. I, pp. 246-251.","title":"The multipath estimating delay locked loop: Approaching theoretical accuracy limits","context":[{"sec":"sec1","text":" The time delay estimation methods for subchip multipath include Interference Cancellation DLL [1] and Interference Minimization DLL [2], Extended Kalman Filtering algorithms (EKF) [3], ML-based algorithms (MEDLL [4] and Pulse Subtraction algorithms [5]), Deconvolution methods (Least-squares techniques [6] and Projection Onto Convex Sets algorithms [7]), Subspace-based algorithms (the Multiple Signal Classification (MUSIC) [8] and Estimation of Signal Parameters via Rotational Invariance Techniques (ESPRIT) [9]), Quadratic Optimization (QP) methods [10], Teager-Kaiser (TK) operator-based algorithm [11].","part":"1"}],"links":{"documentLink":"/document/303320","pdfSize":"408KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"R. Hamila, E.S. Lohan, M. Renfors, \"Multipath delay estimation in GPS receivers,\" in Proc. Nordic Signal Processing Symp. (NORSIG), 2000, vol. I, pp. 417-420.","title":"Multipath delay estimation in GPS receivers","context":[{"sec":"sec1","text":" The time delay estimation methods for subchip multipath include Interference Cancellation DLL [1] and Interference Minimization DLL [2], Extended Kalman Filtering algorithms (EKF) [3], ML-based algorithms (MEDLL [4] and Pulse Subtraction algorithms [5]), Deconvolution methods (Least-squares techniques [6] and Projection Onto Convex Sets algorithms [7]), Subspace-based algorithms (the Multiple Signal Classification (MUSIC) [8] and Estimation of Signal Parameters via Rotational Invariance Techniques (ESPRIT) [9]), Quadratic Optimization (QP) methods [10], Teager-Kaiser (TK) operator-based algorithm [11].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"N.R. Yousef, A.H. Sayed, \"A new combined architecture for CDMA location searchers and RAKE receivers,\" in Proc. IEEE Int. Symp. Circuits Systems, 2000, vol. III, pp. 101-104.","title":"A new combined architecture for CDMA location searchers and RAKE receivers","context":[{"sec":"sec1","text":" The time delay estimation methods for subchip multipath include Interference Cancellation DLL [1] and Interference Minimization DLL [2], Extended Kalman Filtering algorithms (EKF) [3], ML-based algorithms (MEDLL [4] and Pulse Subtraction algorithms [5]), Deconvolution methods (Least-squares techniques [6] and Projection Onto Convex Sets algorithms [7]), Subspace-based algorithms (the Multiple Signal Classification (MUSIC) [8] and Estimation of Signal Parameters via Rotational Invariance Techniques (ESPRIT) [9]), Quadratic Optimization (QP) methods [10], Teager-Kaiser (TK) operator-based algorithm [11].","part":"1"}],"links":{"documentLink":"/document/856006","pdfSize":"375KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"D.D. Colclough, E.L. Titlebaum, \"Delay-doppler POCS for specular multipath,\" in Proc. 2002 IEEE Int. Conf. Acoustics, Speech, and Signal Processing (ICASSP), 2002, vol. IV, pp. 3940-3943.","title":"Delay-doppler POCS for specular multipath","context":[{"sec":"sec1","text":" The time delay estimation methods for subchip multipath include Interference Cancellation DLL [1] and Interference Minimization DLL [2], Extended Kalman Filtering algorithms (EKF) [3], ML-based algorithms (MEDLL [4] and Pulse Subtraction algorithms [5]), Deconvolution methods (Least-squares techniques [6] and Projection Onto Convex Sets algorithms [7]), Subspace-based algorithms (the Multiple Signal Classification (MUSIC) [8] and Estimation of Signal Parameters via Rotational Invariance Techniques (ESPRIT) [9]), Quadratic Optimization (QP) methods [10], Teager-Kaiser (TK) operator-based algorithm [11].","part":"1"}],"links":{"documentLink":"/document/5745519","pdfSize":"648KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"E.S. Lohan, R. Hamila, M. Renfors, \"Superresolution algorithms for detecting overlapped paths in DS-CDMA systems with long codes,\" in Proc. IEEE Personal and Indoor Mobile Radio Communication Conf., 2002, vol. IV, pp. 1919-1923.","title":"Superresolution algorithms for detecting overlapped paths in DS-CDMA systems with long codes","context":[{"sec":"sec1","text":" The time delay estimation methods for subchip multipath include Interference Cancellation DLL [1] and Interference Minimization DLL [2], Extended Kalman Filtering algorithms (EKF) [3], ML-based algorithms (MEDLL [4] and Pulse Subtraction algorithms [5]), Deconvolution methods (Least-squares techniques [6] and Projection Onto Convex Sets algorithms [7]), Subspace-based algorithms (the Multiple Signal Classification (MUSIC) [8] and Estimation of Signal Parameters via Rotational Invariance Techniques (ESPRIT) [9]), Quadratic Optimization (QP) methods [10], Teager-Kaiser (TK) operator-based algorithm [11].","part":"1"}],"links":{"documentLink":"/document/1045512","pdfSize":"320KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"A. Jakobsson, A.L. Swindlehurst, P. Stoica, \"Subspace-based estimation of time delays and Doppler shifts,\" IEEE Trans. Signal Processing, vol. 46, pp. 2472-2483, September 1998.","title":"Subspace-based estimation of time delays and Doppler shifts","context":[{"sec":"sec1","text":" The time delay estimation methods for subchip multipath include Interference Cancellation DLL [1] and Interference Minimization DLL [2], Extended Kalman Filtering algorithms (EKF) [3], ML-based algorithms (MEDLL [4] and Pulse Subtraction algorithms [5]), Deconvolution methods (Least-squares techniques [6] and Projection Onto Convex Sets algorithms [7]), Subspace-based algorithms (the Multiple Signal Classification (MUSIC) [8] and Estimation of Signal Parameters via Rotational Invariance Techniques (ESPRIT) [9]), Quadratic Optimization (QP) methods [10], Teager-Kaiser (TK) operator-based algorithm [11].","part":"1"}],"links":{"documentLink":"/document/709535","pdfSize":"374KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"J.J. Fuchs, \"Multipath time-delay detection and estimation,\" IEEE Trans. Signal Processing, vol. 47, pp. 237-243, January 1999.","title":"Multipath time-delay detection and estimation","context":[{"sec":"sec1","text":" The time delay estimation methods for subchip multipath include Interference Cancellation DLL [1] and Interference Minimization DLL [2], Extended Kalman Filtering algorithms (EKF) [3], ML-based algorithms (MEDLL [4] and Pulse Subtraction algorithms [5]), Deconvolution methods (Least-squares techniques [6] and Projection Onto Convex Sets algorithms [7]), Subspace-based algorithms (the Multiple Signal Classification (MUSIC) [8] and Estimation of Signal Parameters via Rotational Invariance Techniques (ESPRIT) [9]), Quadratic Optimization (QP) methods [10], Teager-Kaiser (TK) operator-based algorithm [11].","part":"1"}],"links":{"documentLink":"/document/738263","pdfSize":"249KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"R. Hamila, E.S. Lohan, M. Renfors, \"Subchip multipath delay estimation for downlink WCDMA system based on Teager-Kaiser operator,\" IEEE Commun. Lett., vol. 7, pp. 1-3, January 2003.","title":"Subchip multipath delay estimation for downlink WCDMA system based on Teager-Kaiser operator","context":[{"sec":"sec1","text":" The time delay estimation methods for subchip multipath include Interference Cancellation DLL [1] and Interference Minimization DLL [2], Extended Kalman Filtering algorithms (EKF) [3], ML-based algorithms (MEDLL [4] and Pulse Subtraction algorithms [5]), Deconvolution methods (Least-squares techniques [6] and Projection Onto Convex Sets algorithms [7]), Subspace-based algorithms (the Multiple Signal Classification (MUSIC) [8] and Estimation of Signal Parameters via Rotational Invariance Techniques (ESPRIT) [9]), Quadratic Optimization (QP) methods [10], Teager-Kaiser (TK) operator-based algorithm [11].","part":"1"}],"links":{"documentLink":"/document/1159875","pdfSize":"215KB"},"refType":"biblio","id":"ref11"}],"articleNumber":"5090170","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A subchip multipath search method for DSSS system based on Fractional Fourier Transform","publisher":"IEEE","displayDocTitle":"A subchip multipath search method for DSSS system based on Fractional Fourier Transform","htmlAbstractLink":"/document/5090170/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5090170/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090170","openAccessFlag":"F","title":"A subchip multipath search method for DSSS system based on Fractional Fourier Transform","contentTypeDisplay":"Conferences","mlTime":"PT0.129312S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090174,"references":[{"order":"1","text":"L. Badia, S. Merlin, A. Zanella, and M. Zorzi, \"Pricing VoWLAN services through a micro-economic framework,\" IEEE Wireless Commun., 13(1), 2006, 6-13.","title":"Pricing VoWLAN services through a micro-economic framework","context":[{"sec":"sec1","text":" Pricing and resource allocation are closely related, as a service provider wants to maximize its revenue and the user desires to maximize its satisfaction in terms of QoS performance and price [1], [10].","part":"1"}],"links":{"documentLink":"/document/1593519","pdfSize":"180KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"L. Berlemann and B. Walke, \"Spectrum load smoothing for optimized spectrum utilization: rationale and algorithm,\" Proc. IEEE WCNC, vol. 2, New Orleons, LA, Mar. 2005, 735-740.","title":"Spectrum load smoothing for optimized spectrum utilization: Rationale and algorithm","context":[{"sec":"sec1","text":" Examples are spectrum load smoothing (SLS) [2] and spectrum load balancing (SLB) [4], and price-based iterative water-filling (PIWF) algorithm [11].","part":"1"}],"links":{"documentLink":"/document/1424599","pdfSize":"1837KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"E. K. P. Chong and S. H. Zak, An Introduction to Optimization, Wiley, New York, 1996.","title":"An Introduction to Optimization","context":[{"sec":"sec3","text":" We now solve this problem using the Karush-Kuhn-Tucker (KKT) theorem [3].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"A. T. Chronopoulos, M.R. Musku, S. Penmatsa, and D.C. Popescu, \"Spectrum load balancing for medium access in cognitive radio systems,\" IEEE Commun. Lett., 12(5), 2008, 353-355.","title":"Spectrum load balancing for medium access in cognitive radio systems","context":[{"sec":"sec1","text":" Examples are spectrum load smoothing (SLS) [2] and spectrum load balancing (SLB) [4], and price-based iterative water-filling (PIWF) algorithm [11].","part":"1"}],"links":{"documentLink":"/document/4524238","pdfSize":"132KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"F. F. Digham, \"Joint power and channel allocation for cognitive radios,\" Proc. IEEE WCNC, Las Vegas, NV, Mar.-Apr. 2008, 882-887.","title":"Joint power and channel allocation for cognitive radios","context":[{"sec":"sec1","text":" In [5], a near optimal scheme with linear complexity is given for jointly allocating channels and power levels among CRs.","part":"1"},{"sec":"sec2","text":" If the base station for the PUs transmits with power \\$P_{T}\\$ at a distance of \\$d_{B,i}\\$ from the \\$i\\$th PU and there is one CR on the same channel \\$n\\$, the received SINR at the \\$i\\$th PU should be above a threshold [5]\n where \\$P_{n,k}\\$ is the transmit power of the kth CR on channel \\$n, d_{k,i}\\$ is the distance between the \\$k\\$th CR and the \\$i\\$th PU, \\$r\\$ is the exponent of propagation loss.","part":"1"},{"sec":"sec3","text":" In [5], \\$c_{n,k}\\$ is treated as a continuous variable in the interval [0, 1], and quantize the final result to 0 or 1.","part":"1"}],"links":{"documentLink":"/document/4489192","pdfSize":"154KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"K. -L. Du and M. N. S. Swamy, Neural Networks in a Softcomputing Framework, Springer, London, 2006.","title":"Neural Networks in a Softcomputing Framework","context":[{"sec":"sec3","text":" Inspired the fuzzy clustering algorithms where each of the \\$N\\$ channels has a membership of each of the \\$K\\$ CRs [6], we can change \\$c_{n,k}\\$ in (1) to \\$c_{n,k}^{m}\\$, where \\$m\\geq 1\\$ is a fuzzifier.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"G. J. Foschini and Z. Miljanic, \"A simple distributed autonomous power control algorithm and its convergence,\" IEEE Trans. Veh. Tech., 42(4), 1993, 641-646.","title":"A simple distributed autonomous power control algorithm and its convergence","context":[{"sec":"sec1","text":" A simple iterative distributed power control algorithm that achieves the optimal power allocation is given in [7].","part":"1"}],"links":{"documentLink":"/document/260747","pdfSize":"656KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"E. G. Larsson and E. A. Jorswieck, \"The MISO interference channel: competition versus collaboration\", Proc. Allerton Conf. Commun., Control, and Computing, Monticello, AR, Sep. 2007.","title":"The MISO interference channel: Competition versus collaboration","context":[{"sec":"sec1","text":" Using this solution for CRs, the achievable rate is bounded by a constant, regardless of the available transmit power [8].","part":"1"}],"links":{"documentLink":"/document/4604732","pdfSize":"468KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"N. Nie and C. Comaniciu, \"Adaptive channel allocation spectrum etiquette for cognitive radio networks\", Proc. IEEE DySPAN, Baltimore, MD, Nov 2005, 269-278.","title":"Adaptive channel allocation spectrum etiquette for cognitive radio networks","context":[{"sec":"sec1","text":" In [9], distributed adaptive channel allocation is modeled to a potential game, which targets at a BER or an equivalent SIR requirement.","part":"1"}],"links":{"documentLink":"/document/1542643","pdfSize":"513KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"D. Niyato and E. Hossain, \"Competitive pricing for spectrum sharing in cognitive radio networks: dynamic game, inefficiency of Nash equilibrium, and collusion,\" IEEE JSAC, 26(1), 2008, 192-202.","title":"Competitive pricing for spectrum sharing in cognitive radio networks: Dynamic game, inefficiency of Nash equilibrium, and collusion","context":[{"sec":"sec1","text":" Pricing and resource allocation are closely related, as a service provider wants to maximize its revenue and the user desires to maximize its satisfaction in terms of QoS performance and price [1], [10].","part":"1"}],"links":{"documentLink":"/document/4413151","pdfSize":"426KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"F. Wang, M. Krunz, and S. Cui, \"Price-based spectrum management in cognitive radio networks,\" IEEE J Sel. Topics Signal Process., 2(1), 2008, 74-87.","title":"Price-based spectrum management in cognitive radio networks","context":[{"sec":"sec1","text":" Examples are spectrum load smoothing (SLS) [2] and spectrum load balancing (SLB) [4], and price-based iterative water-filling (PIWF) algorithm [11].","part":"1"}],"links":{"documentLink":"/document/4453897","pdfSize":"955KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"Y. Xing, R. Chandramouli, S. Mangold, and S. Shankar N, \"Dynamic spectrum access in open spectrum wireless networks,\" IEEE JSAC, 24(3), 2006, 626-637.","context":[],"refType":"biblio","id":"ref12"},{"order":"13","text":"Y. Xing, H. Kushwaha, K. P. Subbalakshmi, and R. Chandramouli, \"Codes and games for dynamic spectrum access,\" in H. Arslan (Ed.), Cognitive Radio, Software Defined Radio, and Adaptive Wireless Systems, Springer, Berlin, 2007, 161-187.","title":"Codes and games for dynamic spectrum access","context":[{"sec":"sec1","text":" In [13], stochastic learning based techniques are exploited to discover the equilibrium solution.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-1-4020-5542-3_6"},"refType":"biblio","id":"ref13"}],"articleNumber":"5090174","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A dynamic spectrum access scheme for cognitive radio networks","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090174/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090174/","xploreDocumentType":"Conference Publication","displayDocTitle":"A dynamic spectrum access scheme for cognitive radio networks","articleId":"5090174","openAccessFlag":"F","title":"A dynamic spectrum access scheme for cognitive radio networks","contentTypeDisplay":"Conferences","mlTime":"PT0.095843S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090177,"references":[{"order":"1","text":"D. Motonori and A. Yutaro, \"Real-time video surveillance system using omni-directional image sensor and controllable camera,\" in Proceedings of SPIE Real-time Imaging VII, vol. 5012, Santa Clara, CA, Jan. 22-23, 2003, pp. 1-9.","title":"Real-time video surveillance system using omni-directional image sensor and controllable camera","context":[{"sec":"sec1a","text":"The majority of the existing systems incorporating both perspective and omnidirectional cameras use a distributed configuration, the most common of which uses PTZ cameras to view/track objects of interest, directed by one or more omnidirectional cameras [1]\u2013[5].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"M. Greiffenhagen, V. Ramesh, D. Comaniciu, and H. Niemann, \"Statistical modeling and performance characterization of a real-time dual camera surveillance system,\" in IEEE Conference on Computer Vision and Pattern Recognition, vol. 2, Hilton Head Island, SC, Jun. 13-15, 2000, pp. 335-342.","title":"Statistical modeling and performance characterization of a real-time dual camera surveillance system","context":[{"sec":"sec1a","text":"The majority of the existing systems incorporating both perspective and omnidirectional cameras use a distributed configuration, the most common of which uses PTZ cameras to view/track objects of interest, directed by one or more omnidirectional cameras [1]\u2013[2][5].","part":"1"}],"links":{"documentLink":"/document/854840","pdfSize":"598KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"D. Karuppiah, Z. Zhu, P. J. Shenoy, and E. M. Riseman, \"A fault-tolerant distributed vision system architecture for object tracking in a smart room,\" in Second International Workshop on Computer Vision Systems. London, UK, 2001, pp. 201-219.","title":"A fault-tolerant distributed vision system architecture for object tracking in a smart room","context":[{"sec":"sec1a","text":"The majority of the existing systems incorporating both perspective and omnidirectional cameras use a distributed configuration, the most common of which uses PTZ cameras to view/track objects of interest, directed by one or more omnidirectional cameras [1]\u2013[3][5].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/3-540-48222-9_14"},"refType":"biblio","id":"ref3"},{"order":"4","text":"C. J. Costello, C. P. Diehl, A. Banerjee, and H. Fisher, \"Scheduling an active camera to observe people,\" in ACM 2nd International Workshop on Video Surveillance & Sensor Networks, New York, NY, Oct. 15, 2004, pp. 39-45.","title":"Scheduling an active camera to observe people","context":[{"sec":"sec1a","text":"The majority of the existing systems incorporating both perspective and omnidirectional cameras use a distributed configuration, the most common of which uses PTZ cameras to view/track objects of interest, directed by one or more omnidirectional cameras [1]\u2013[4][5].","part":"1"}],"links":{},"refType":"biblio","id":"ref4"},{"order":"5","text":"S.-N. Lim, L. S. Davis, and A. Mittal, \"Constructing task visibility intervals for video surveillance,\" Multimedia Systems, vol. 12, pp. 211-226, 2006.","title":"Constructing task visibility intervals for video surveillance","context":[{"sec":"sec1a","text":"The majority of the existing systems incorporating both perspective and omnidirectional cameras use a distributed configuration, the most common of which uses PTZ cameras to view/track objects of interest, directed by one or more omnidirectional cameras [1]\u2013[5].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/s00530-006-0062-9"},"refType":"biblio","id":"ref5"},{"order":"6","text":"G. Scotti, L.Marcenaro, C. Coelho, F. Selvaggi, and C. Regazzoni, \"Dual camera intelligent sensor for high definition 360 degrees surveillance,\" in IEE Proceedings of Vision, Image and Signal Processing, vol. 152, no. 2, Apr. 2005, pp. 250-257.","title":"Dual camera intelligent sensor for high definition 360 degrees surveillance","context":[{"sec":"sec1a","text":" [6] present a centralized surveillance system consisting of a PTZ camera situated directly below a catadioptric camera.","part":"1"},{"sec":"sec1a","text":" The vertical arrangement minimizes inter-module interference and, as in [6], uses the omnidirectional view to simplify peripheral guidance of the active cameras.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ip-vis:20041302","pdfSize":"1955KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"J. P. Barreto and H. Araujo, \"A general framework for the selection of world coordinate systems in perspective and catadioptric imaging applications,\" International Journal of Computer Vision, vol. 57, no. 1, pp. 23-47, 2004.","title":"A general framework for the selection of world coordinate systems in perspective and catadioptric imaging applications","context":[{"sec":"sec1a","text":" Several other centralized systems with omnidirectional and perspective cameras have also been developed [7]\u2013[9]; however, these aim to mimic features of human vision by having depth perception while simultaneously providing a wide peripheral FOV with a detailed central view.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1023/B:VISI.0000013089.51664.b2"},"refType":"biblio","id":"ref7"},{"order":"8","text":"T. Wilhelm, H. J. B\u00f6hme, and H. M. Gross, \"A multi-modal system for tracking and analyzing faces on a mobile robot,\" Robotics and Autonomous Systems, vol. 48, no. 1, pp. 31-40, Aug. 2004.","title":"A multi-modal system for tracking and analyzing faces on a mobile robot","context":[{"sec":"sec1a","text":" Several other centralized systems with omnidirectional and perspective cameras have also been developed [7]\u2013[8][9]; however, these aim to mimic features of human vision by having depth perception while simultaneously providing a wide peripheral FOV with a detailed central view.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.robot.2004.05.004"},"refType":"biblio","id":"ref8"},{"order":"9","text":"Y. Yagi, K. Egami, and M. Yachida, \"Map generation for multiple image sensing sensor miss under unknown robot egomotion,\" IEEE/RSJ International Conference on Intelligent Robots and Systems, vol. 2, pp. 1024-1029, Sept. 1997.","title":"Map generation for multiple image sensing sensor miss under unknown robot egomotion","context":[{"sec":"sec1a","text":" Several other centralized systems with omnidirectional and perspective cameras have also been developed [7]\u2013[9]; however, these aim to mimic features of human vision by having depth perception while simultaneously providing a wide peripheral FOV with a detailed central view.","part":"1"}],"links":{"documentLink":"/document/655134","pdfSize":"620KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"N. D. Jankovic and M. D. Naish, \"Developing a modular active spherical vision system,\" in Proceedings of the 2005 IEEE International Conference on Robotics and Automation, Barcelona, Spain, Apr. 18-22, 2005, pp. 1234-1239.","title":"Developing a modular active spherical vision system","context":[{"sec":"sec1a","text":"The modular centralized system presented by Jankovic and Naish [10] consists of a combination of omnidirectional and perspective camera modules that are arranged vertically.","part":"1"},{"sec":"sec2","text":"The modular system design presented in this paper is a refinement and extension of the system proposed by Jankovic and Naish [10], addressing some of the limitations of the original design.","part":"1"},{"sec":"sec3","text":" The vertical arrangement not only minimizes inter-module interference, but also aids in the peripheral guidance task; the perspective cameras can be directed to observe a target visible to the omnidirectional cameras as described in [10].","part":"1"},{"sec":"sec3b","text":" This feature greatly aids in the peripheral guidance and triangulation tasks as described in [10].","part":"1"},{"sec":"sec5","text":" This information, along with calibration and system geometry information provided by the System Configuration Module, is used to estimate the pan/tilt viewing angles as described in [10].","part":"1"}],"links":{"documentLink":"/document/1570284","pdfSize":"1422KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"N. D. Jankovic, \"Development of a modular active omnidirectional vision system,\" M.E.Sc. thesis, Department of Mechanical and Materials Engineering, The University of Western Ontario, London, Ontario, 2005.","title":"Development of a modular active omnidirectional vision system,","context":[{"sec":"sec3b","text":" The active module layout described by Jankovic was used in this design as it provides the most appropriate solution for the vertically stacked system concept [11].","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"Y. Amit, 2D Object Detection and Recognition: Models, Algorithms, and Networks. MIT Press, 2002.","title":"2D Object Detection and Recognition: Models, Algorithms, and Networks","context":[{"sec":"sec5","text":" A good review of such algorithms can be found in [12].","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"A. Yilmaz, O. Javed, and M. Shah, \"Object tracking: A survey,\" ACM computing surveys, vol. 38, no. 4, pp. 1-45, 2006.","title":"Object tracking: A survey","context":[{"sec":"sec5","text":" A thorough review of many popular tracking algorithms is presented in [13].","part":"1"}],"links":{},"refType":"biblio","id":"ref13"},{"order":"14","text":"Z. Zhang, Z. Zhang, P. Robotique, and P. Robotvis, \"Token tracking in a cluttered scene,\" Image and Vision Computing, vol. 12, pp. 110-120, 1994.","title":"Token tracking in a cluttered scene","context":[{"sec":"sec5","text":" Herein, the method introduced by Zhengyou Zhang [14] is used.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/0262-8856(94)90020-5"},"refType":"biblio","id":"ref14"},{"order":"15","text":"C. D. W. Ward and M. D. Naish, \"Scheduling active camera resources for multiple moving targets,\" 22nd IEEE Canadian Conference on Electrical and Computer Engineering, St. John's, Newfoundland, May 3-6 2009.","title":"Scheduling active camera resources for multiple moving targets","context":[{"sec":"sec2","text":" The mechanical and optical components discussed in the following sections were selected with the intent of imaging human pedestrians in unconstrained environments, where the maximum number of targets that can be successfully imaged has been shown to be highly dependent on the algorithms used to manage the active resources of the system [15].","part":"1"},{"sec":"sec6","text":"A set of experiments were performed to evaluate the performance of the system under five different active component scheduling policies as described in [15].","part":"1"}],"links":{"documentLink":"/document/5090187","pdfSize":"644KB"},"refType":"biblio","id":"ref15"}],"articleNumber":"5090177","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A compactmodular active vision system formulti-target surveillance","publisher":"IEEE","htmlAbstractLink":"/document/5090177/","displayDocTitle":"A compactmodular active vision system formulti-target surveillance","isConference":true,"htmlLink":"/document/5090177/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090177","openAccessFlag":"F","title":"A compactmodular active vision system formulti-target surveillance","contentTypeDisplay":"Conferences","mlTime":"PT0.510732S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090199,"references":[{"order":"1","text":"A. Sendonaris, E. Erkip, and B. Aazhang, ,\" in Increasing uplink capacity via user cooperation diversity. IEEE Int. Symp. Information Theory (ISIT), 1998, p. 159.","title":"Increasing uplink capacity via user cooperation diversity","context":[],"links":{"documentLink":"/document/708750","pdfSize":"108KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"J.N. Laneman, D.N.C. Tse, and G.W.Wornell, ,\" in Cooperative diversity in wireless networks: Efficient protocols and outage behavior. IEEE Trans. Inform. Theory, 2004, vol. 50, pp. 3062-3080.","title":"in Cooperative diversity in wireless networks: Efficient protocols and outage behavior","context":[{"sec":"sec1","text":" In the two-hop scope, the protocol of decode-and-forward (DaF) [2] is one of popular cooperative schemes.","part":"1"},{"sec":"sec2","text":" It is assumed that the source and relays transmit at orthogonal channels [2].","part":"1"}],"links":{"documentLink":"/document/1362898","pdfSize":"553KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"A. Bletsas, H. Shin, and M.Z. Win, ,\" in Cooperative Communications with Outage-Optimal Opportunistic Relaying. Information Sciences and Systems, 40th Annual Conference, 632-637, p. 2006.","title":"Cooperative Communications with Outage-Optimal Opportunistic Relaying","context":[{"sec":"sec1","text":" And the corresponding computational method of outage probability was given by [3] considering Rayleigh fading.","part":"1"},{"sec":"sec3","text":" The outage probability of MR-Relay without considering pass loss is given by [3].","part":"1"}],"links":{"documentLink":"/document/4067886","pdfSize":"350KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"A. Bletsas, A. Khisti, D.P. Reed, and A. Lippman, ,\" in A simple cooperative diversity method based on network path selection. IEEE J. Select. Areas Commun., 2006, vol. 24, pp. 659-672.","title":"in A simple cooperative diversity method based on network path selection","context":[{"sec":"sec1","text":" Moreover it is practical for relays to decide whether or not to assist transmission with the knowledge of CSIR when equal-allocation schemes are applied [4].","part":"1"}],"links":{"documentLink":"/document/1603719","pdfSize":"573KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"N.C. Beaulieu and J. Hu, ,\" in A Closed-Form Expression for the Outage Probability of Decode-and-Forward Relaying in Dissimilar Rayleigh Fading Channels. IEEE Communications Letters, 2006, vol. 10, pp. 813-815.","title":"in A Closed-Form Expression for the Outage Probability of Decode-and-Forward Relaying in Dissimilar Rayleigh Fading Channels","context":[{"sec":"sec1","text":" Moreover this method based on characteristic coefficient is presented for calculating outage probability, which is simpler than the existing methods which are based on calculating probability density function such as [5][6][7].","part":"1"}],"links":{"documentLink":"/document/4027612","pdfSize":"117KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"H. Lee and D. Kim, ,\" in BER Analysis for Decode-and-Forward Relaying in Dissimilar Rayleigh Fading Channels. IEEE Communications Letters, 2007, vol. 11, pp. 52-54.","title":"in BER Analysis for Decode-and-Forward Relaying in Dissimilar Rayleigh Fading Channels","context":[{"sec":"sec1","text":" Moreover this method based on characteristic coefficient is presented for calculating outage probability, which is simpler than the existing methods which are based on calculating probability density function such as [5][6][7].","part":"1"}],"links":{"documentLink":"/document/4114224","pdfSize":"288KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"C.K. Datsikas, N.C. Sagias, F.I. Lazarakis, and G.S. Tombras, ,\" in Outage Analysis of Decode-and-Forward Relaying Over Nakagami-m Fading Channels. IEEE Signal Processing Letters, 2008, vol. 15, pp. 41-44.","title":"in Outage Analysis of Decode-and-Forward Relaying Over Nakagami-m Fading Channels","context":[{"sec":"sec1","text":" Moreover this method based on characteristic coefficient is presented for calculating outage probability, which is simpler than the existing methods which are based on calculating probability density function such as [5][6][7].","part":"1"}],"links":{"documentLink":"/document/4418384","pdfSize":"148KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"P. Herhold, E. Zimmermann, and G. Fettweis, ,\" in Cooperative multi-hop transmission in wireless networks. IEEE Computer Networks, 2005, vol. 49, pp. 299-324.","title":"in Cooperative multi-hop transmission in wireless networks","context":[{"sec":"sec2","text":"Moreover, similar to [8], we consider the effect of both Rayleigh fading and large-scale fading such as path loss.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.comnet.2005.05.009"},"refType":"biblio","id":"ref8"},{"order":"9","text":"H. Shin and M.Z. Win, ,\" in MIMO diversity in the presence of double scattering. IEEE Trans. Inform. Theory, submitted for publication, http://arxiv.org/abs/cs.IT/0511028, 2005.","title":"MIMO diversity in the presence of double scattering","context":[],"links":{"documentLink":"/document/4544993","pdfSize":"829KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"D.N.C. Tse and P. Viswanath, ,\" in Fundamentals of Wireless Communication. Cambridge, U.K.: Cambridge Univ. Press, 2005.","title":"Fundamentals of Wireless Communication","context":[],"links":{"crossRefLink":"https://doi.org/10.1017/CBO9780511807213"},"refType":"biblio","id":"ref10"}],"articleNumber":"5090199","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A computational method for outage probability exploiting spatial diversity without channel state information at transmitter","publisher":"IEEE","isDynamicHtml":true,"displayDocTitle":"A computational method for outage probability exploiting spatial diversity without channel state information at transmitter","htmlAbstractLink":"/document/5090199/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5090199/","xploreDocumentType":"Conference Publication","articleId":"5090199","openAccessFlag":"F","title":"A computational method for outage probability exploiting spatial diversity without channel state information at transmitter","contentTypeDisplay":"Conferences","mlTime":"PT0.134272S","lastupdate":"2021-11-16","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090226,"references":[{"order":"1","text":"P.W.Wolniansky, G. J. Foschini, G. D. Golden, and R. A. Valenzuela, \"V-BLAST: An Architecture for Realizing Very High Data Rates Over the Rich-Scattering Wireless Channel,\" in International Symposium on Signals, Systems, and Electronics (ISSUE), Sep. 1998, pp. 295-300.","title":"V-BLAST: An Architecture for Realizing Very High Data Rates Over the Rich-Scattering Wireless Channel","context":[{"sec":"sec1","text":" In the Vertical Bell Labs Layered Space-Time (V-BLAST) architecture [1], incoming data is demultiplexed onto \\$N_{t}\\$ transmit antennas and transmitted simultaneously, maximizing the amount of data sent per time-slot.","part":"1"},{"sec":"sec1","text":"SIC detectors, part of the original design for V-BLAST systems [1], are less complex, but can have worse performance than their ML counterparts.","part":"1"},{"sec":"sec2","text":"Within the detector, the detection algorithm presented in [1] is used with basic SNR ordering.","part":"1"}],"links":{"documentLink":"/document/738086","pdfSize":"566KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"B. M. Hochwald and S. ten Brink, \"Achieving Near-Capacity on a Multiple-Antenna Channel,\" IEEE Transactions on Communications, vol. 51, no. 3, pp. 389-399, Mar. 2003.","title":"Achieving Near-Capacity on a Multiple-Antenna Channel","context":[{"sec":"sec1","text":" Sphere decoding [2] is one means of achieving near-optimal ML performance by conducting ML comparisons on a subset of the entire signal combination space.","part":"1"}],"links":{"documentLink":"/document/1194444","pdfSize":"597KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"M. Sellathurai and S. Haykin, \"Turbo-BLAST for High-Speed Wireless Communications,\" Wireless Communications and Networking Conference, 2000. WCNC. 2000 IEEE, vol. 1, pp. 315-320, 2000.","title":"Turbo-BLAST for High-Speed Wireless Communications","context":[{"sec":"sec1","text":"Turbo-BLAST [3], uses the power of turbo decoding to assist in the correction of SIC systems, possesses many of the same characteristics of ML decoding in its strong performance and high complexity.","part":"1"}],"links":{"documentLink":"/document/904649","pdfSize":"518KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"S. R. Lee and I. Lee, \"Optimal Detection Ordering for V-BLAST,\" ICC '07. IEEE International Conference on Communications, 2007, pp. 5288-5293, Jun. 2007.","title":"Optimal Detection Ordering for V-BLAST","context":[{"sec":"sec1","text":" One method is by increasing the successful detection probability of each symbol by optimally ordering their detection sequence[4].","part":"1"}],"links":{"documentLink":"/document/4289546","pdfSize":"316KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"K. Liu and A. M. Sayeed, \"An Iterative Extension of BLAST Decoding Algorithm for Layered Space-Time Signals,\" IEEE Transactions on Communications, vol. 53, no. 10, pp. 1754-1761, October 2005.","title":"An Iterative Extension of BLAST Decoding Algorithm for Layered Space-Time Signals","context":[{"sec":"sec1","text":" Another method is to use decision feedback equalization (DFE) [5] and thus refine the effect of any decisions made and their subsequent error propagation.","part":"1"}],"links":{"documentLink":"/document/1516293","pdfSize":"461KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"A. Boronka, D. Efinger, and J. Speidel, \"Improving MIMO Detection by L-Value Analysis and Adaptive Threshold-Based Cancellation,\" Global Telecommunications Conference, 2003. GLOBECOM '03. IEEE, vol. 4, pp. 2099-2103, Dec. 2003.","title":"Improving MIMO Detection by L-Value Analysis and Adaptive Threshold-Based Cancellation","context":[{"sec":"sec1","text":" As a modification for a DFE, one can have an adaptive cancellation scheme which measures a symbol reliability and sets a threshold to determine whether or not to include the symbol in the SIC scheme, thus using only reliable symbols to subtract from the received vector [6].","part":"1"},{"sec":"sec1","text":"Using the same motivation behind the work of [6], we have devised an iterative V-BLAST detection scheme which attempts to limit the propagation of erroneous symbols by greedily searching for the correct symbols during the block detection sequence.","part":"1"}],"links":{"documentLink":"/document/1258606","pdfSize":"264KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"J. Zhang and M.P.C. Fossorier, \"A Modified Weighted Bit-Flipping Decoding of Low-Density Parity-Check Codes,\" IEEE Communications Letters, vol. 8, no. 3, pp. 165-167, March 2004.","title":"A Modified Weighted Bit-Flipping Decoding of Low-Density Parity-Check Codes","context":[{"sec":"sec1","text":" Once a full check node is found to be in error, the detector determines the least reliable bit through a modified version of the bit-flipping algorithm seen in [7], and continues the detection sequence from the just-changed symbol.","part":"1"}],"links":{"documentLink":"/document/1278309","pdfSize":"199KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Michael H. Higuchi, \"Spatially Coded Iterative V-BLAST Detection,\" M.S. thesis, Royal Military College of Canada, 2009.","title":"Spatially Coded Iterative V-BLAST Detection,","context":[{"sec":"sec4","text":" Values of \\$\\alpha=1.2\\$ and \\$\\beta=1.9\\$ are used in this paper and were determined to have performed the best through computer simulations seen in [8].","part":"1"},{"sec":"sec4","text":" Normalized to the complexity of a single V-BLAST ZF-SIC detection symbol of 1, the complexity for the ISDD-BLAST detection of the (24,10) code was found to be 1.69, 2.9 and 3.54 for \\$Cpx_{Inner}, \\Theta\\$, and \\$Cpx_{Outer}\\$ respectively [8].","part":"1"}],"links":{"documentLink":"/document/5090226","pdfSize":"538KB"},"refType":"biblio","id":"ref8"}],"articleNumber":"5090226","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Improved V-BLAST symbol detection using short block codes","publisher":"IEEE","displayDocTitle":"Improved V-BLAST symbol detection using short block codes","htmlAbstractLink":"/document/5090226/","htmlLink":"/document/5090226/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isConference":true,"isDynamicHtml":true,"articleId":"5090226","openAccessFlag":"F","title":"Improved V-BLAST symbol detection using short block codes","contentTypeDisplay":"Conferences","mlTime":"PT0.103658S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090227,"references":[{"order":"1","text":"H. Bolcskei, \"MIMO-OFDM wireless systems: basics, perspectives, and challenges,\" IEEE Trans. on Wireless Commun., vol. 13, pp. 31-37, Aug. 2006.","title":"MIMO-OFDM wireless systems: Basics, perspectives, and challenges","context":[{"sec":"sec1","text":" In this scenario, multiple-input multiple-output (MIMO) orthogonal frequency division multiplexing (OFDM) is well recommended to cope with increasing user demand and channel variations [1] leveraging the benefits of both MIMO and OFDM.","part":"1"}],"links":{"documentLink":"/document/1678163","pdfSize":"472KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"A. Goldsmith, Wireless Communications. Cambridge University Press, 2005.","title":"Wireless Communications","context":[{"sec":"sec1","text":" This scheme generally provides higher data rate by spatial multiplexing and robust performance by spatial diversity [2].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1017/CBO9780511841224"},"refType":"biblio","id":"ref2"},{"order":"3","text":"W. Zhang, X.-G. Xia, and K. Letaief, \"Space-time/frequency coding for MIMO-OFDM in next generation broadband wireless systems,\" IEEE Trans. on Wireless Commun., vol. 14, pp. 32-43, June 2007.","title":"Space-time/frequency coding for MIMO-OFDM in next generation broadband wireless systems","context":[{"sec":"sec1","text":" Especially, ST block codes (STBC) have lower decoding complexity compared to ST trellis codes [3].","part":"1"}],"links":{"documentLink":"/document/4279214","pdfSize":"181KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"S. M. Alamouti, \"A simple transmit diversity technique for wireless communications,\" IEEE J. Select. Areas Commun., vol. 16, pp. 1451-1458, Oct. 1998.","title":"A simple transmit diversity technique for wireless communications","context":[{"sec":"sec1","text":" Orthogonal STBC (OSTBC) was proposed first in [4] where the symbols were transmitted across two transmit antennae and adjacent time slots.","part":"1"}],"links":{"documentLink":"/document/730453","pdfSize":"221KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"V. Tarokh, H. Jafarkhani, and A. R. Calderbank, \"Space-time block codes from orthogonal designs,\" IEEE Trans. Inf. Theory, vol. 45, pp. 1456-1467, July 1999.","title":"Space-time block codes from orthogonal designs","context":[{"sec":"sec1","text":" Later, OSTBC scheme was extended to multiple antenna case [5].","part":"1"}],"links":{"documentLink":"/document/771146","pdfSize":"242KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"H. Jafarkhani, \"A quasi-orthogonal space-time block code,\" IEEE Trans. Commun., vol. 49, pp. 1-4, Jan. 2001.","title":"A quasi-orthogonal space-time block code","context":[{"sec":"sec1","text":" Therefore, quasi-orthogonal (QO) STBC (QO-STBC) was proposed in [6] with code rate of one by forgoing the performance due to the reduction in transmit diversity.","part":"1"},{"sec":"sec2b","text":"The spread symbol vectors \\${\\bf s}_{1}^{n}\\$ and \\${\\bf s}_{1}^{n+1}\\$ are coded using the coding scheme proposed in [6] and the \\${\\bf s}_{1}^{n}\\$ can be coded as follows:\n.","part":"1"},{"sec":"sec2c","text":"Assuming that perfect channel state information is available at the receiver, the following cost function [6] is used to decode a pair of time-spread symbols.\n where \\${\\cal R}\\$ denotes real part.","part":"1"}],"links":{"documentLink":"/document/898239","pdfSize":"89KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"N. Sharma and C. Papadias, \"Improved quasi-orthogonal codes through constellation rotation,\" IEEE Trans. Commun., vol. 51, pp. 332-335, March 2003.","title":"Improved quasi-orthogonal codes through constellation rotation","context":[{"sec":"sec1","text":" Further, to improve the diversity gain of the QO system, constellation rotation was discussed in [7].","part":"1"}],"links":{"documentLink":"/document/1194434","pdfSize":"274KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"K. F. Lee and D. B. Williams, \"A space-time coded transmitter diversity technique for frequency selective fading channels,\" In Proc. IEEE Sensor Array and Multichannel Signal Processing Workshop, Cambridge, MA, pp. 149-152, March 2000.","title":"A space-time coded transmitter diversity technique for frequency selective fading channels","context":[{"sec":"sec1","text":" Therefore, STBC was implemented with OFDM scheme in [8] and the system was called ST-OFDM.","part":"1"},{"sec":"sec1","text":" Later, space-frequency OFDM (SF-OFDM) was proposed in [9] by the same authors of [8] where SF coding was performed across the antennae and OFDM subchannels, rather than in adjacent time slots as in the ST-OFDM scheme.","part":"1"}],"links":{"documentLink":"/document/877987","pdfSize":"312KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"K. F. Lee and D. B. Williams, \"A space-frequency transmitter diversity technique for OFDM system,\" In Proc. IEEE Global Telecommunications Conf., vol. 3, pp. 1473-1476, Nov. 2000.","title":"A space-frequency transmitter diversity technique for OFDM system","context":[{"sec":"sec1","text":" Later, space-frequency OFDM (SF-OFDM) was proposed in [9] by the same authors of [8] where SF coding was performed across the antennae and OFDM subchannels, rather than in adjacent time slots as in the ST-OFDM scheme.","part":"1"},{"sec":"sec2b","text":"In the space-frequency coding, it is assumed that complex channel across the adjacent subcarriers are approximately constant [9] over a block.","part":"1"}],"links":{"documentLink":"/document/891885","pdfSize":"476KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"P. Sang-Soon, K. Han-Kyoung, and B. Heung-Ki, \"A simple STF-OFDM transmission scheme for fast fading channel,\" In Proc. IEEE Veh. Technol. Conf., vol. 7, pp. 5068-5071, Sept. 2004.","title":"A simple STF-OFDM transmission scheme for fast fading channel","context":[{"sec":"sec1","text":"A simple time-spread space-frequency OFDM was proposed for an OSTBC in [10] where time diversity was achieved using a simple Hadamard transformation which can be done without multiplications.","part":"1"}],"links":{"documentLink":"/document/1405064","pdfSize":"1713KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"G. Yu and J. Kang, \"Quasi-orthogonal space-frequency block code,\" In Proc. IEEE Int. Symposium on Commun. and Inf. Technol., vol. 2, pp. 979-982, Oct. 2004.","title":"Quasi-orthogonal space-frequency block code","context":[{"sec":"sec1","text":" In [11], QO-SF-OFDM scheme was proposed and analyzed for a four transmit antenna system in order to improve the throughput.","part":"1"}],"links":{"documentLink":"/document/1413865","pdfSize":"221KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"S. Senthuran, A. Anpalagan, and O. Das, \"A time spreaded quasi-orthogonal space-frequency coded scheme for OFDM systems,\" In Proc. IEEE 24th Biennial Symposium on Commun., pp. 182-186, June 2008.","title":"A time spreaded quasi-orthogonal space-frequency coded scheme for OFDM systems","context":[{"sec":"sec1","text":" In [12], time spreading was used for a QO-SF-OFDM scheme to improve the performance.","part":"1"}],"links":{"documentLink":"/document/4563234","pdfSize":"139KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"C. Papadias and G. Foschini, \"A space-time coding approach for systems employing four transmit antennas,\" In Proc. IEEE Int. Conf. on Acoustics, Speech and Signal Processing, vol. 4, pp. 2481-2484, May 2001.","title":"A space-time coding approach for systems employing four transmit antennas","context":[{"sec":"sec2b","text":" Similarly, the symbol vectors \\$\\bar{{\\rm x}}_{r}\\$ and \\$\\bar{{\\rm x}}_{s}\\$ are modulated on the constellation \\$C_{1}\\$ and \\$C_{2}\\$ respectively [13].","part":"1"}],"links":{"documentLink":"/document/940504","pdfSize":"366KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"T. S. Rappaort, Wireless communications: principles and practice. Prentice-Hall, 1996.","title":"Wireless communications: Principles and practice","context":[{"sec":"sec3","text":" In the simulations, an exponentially decaying 6 tap channel model [14] is used.","part":"1"}],"refType":"biblio","id":"ref14"}],"articleNumber":"5090227","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A quasi-orthogonal space-frequency coded ofdm system with time spreading and constellation rotation","publisher":"IEEE","htmlAbstractLink":"/document/5090227/","displayDocTitle":"A quasi-orthogonal space-frequency coded ofdm system with time spreading and constellation rotation","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090227/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090227","openAccessFlag":"F","title":"A quasi-orthogonal space-frequency coded ofdm system with time spreading and constellation rotation","contentTypeDisplay":"Conferences","mlTime":"PT0.16249S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090228,"references":[{"order":"1","text":"H. Urkowitz, \"Energy detection of unknown deterministic signals,\" Proc. IEEE, vol. 55, no. 4, pp. 523-531, 1967.","title":"Energy detection of unknown deterministic signals","context":[{"sec":"sec1","text":"Blind detection of an unknown band-limited deterministic signal by using an energy detector is introduced in [1].","part":"1"},{"sec":"sec1","text":" Kostylev [2] extends the analysis of [1] to Rayleigh, Rician and Nakagami fading channels.","part":"1"},{"sec":"sec2","text":"The detection problem of an unknown deterministic signal is a binary hypothesis test [1].","part":"1"},{"sec":"sec2","text":" We refer the reader to [1], [2], [4] for detailed derivations. \\$Q_{u}(\\ldots)\\$ is the generalized (\\$u^{th}\\$ order) Marcum Q-function and \\$\\Gamma(., .)\\$ is upper incomplete gamma function.","part":"1"}],"links":{"documentLink":"/document/1447503","pdfSize":"782KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"V.I. Kostylev, \"Energy detection of a signal with random amplitude,\" in Proc. IEEE International Conference on Communications ICC '02, 2002, vol. 3, pp. 1606-1610.","title":"Energy detection of a signal with random amplitude","context":[{"sec":"sec1","text":" Kostylev [2] extends the analysis of [1] to Rayleigh, Rician and Nakagami fading channels.","part":"1"},{"sec":"sec1","text":" However, the result over Nakagami channel is limited to an integral form expression [2].","part":"1"},{"sec":"sec2","text":" We refer the reader to [1], [2], [4] for detailed derivations. \\$Q_{u}(\\ldots)\\$ is the generalized (\\$u^{th}\\$ order) Marcum Q-function and \\$\\Gamma(., .)\\$ is upper incomplete gamma function.","part":"1"}],"links":{"documentLink":"/document/997120","pdfSize":"259KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"F. F. Digham, M.-S. Alouini, and M. K. Simon, \"On the energy detection of unknown signals over fading channels,\" in Proc. IEEE ICC '03, 2003, vol. 5, pp. 3575-3579.","title":"On the energy detection of unknown signals over fading channels","context":[{"sec":"sec1","text":" In [3] and [4], the detection probability over Nakagami channel is derived for an integer-valued shape parameter \\$(m)\\$.","part":"1"},{"sec":"sec1","text":" Rayleigh fading branches is considered in [3].","part":"1"},{"sec":"sec4b","text":" Under the constraint of \\$m\\ =\\ 1\\$ (equivalently the Rayleigh fading channel), results in (15), (17) and (21) are numerically equivalent to the results in [5] and [3] with the correction given in [4, pp. 22].","part":"1"}],"links":{"documentLink":"/document/1204119","pdfSize":"275KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"F. F. Digham, M.-S. Alouini, and M. K. Simon, \"On the energy detection of unknown signals over fading channels,\" IEEE Trans. Commun., vol. 55, no. 1, pp. 21-24, Jan. 2007.","title":"On the energy detection of unknown signals over fading channels","context":[{"sec":"sec1","text":" In [3] and [4], the detection probability over Nakagami channel is derived for an integer-valued shape parameter \\$(m)\\$.","part":"1"},{"sec":"sec1","text":" The detector performance over Rayleigh fading with square-law combining schemes is given in [4].","part":"1"},{"sec":"sec2","text":" The probability of detection \\$(P_{d})\\$ and probability of false alarm \\$(P_{f})\\$ can be written as in (1) and (2) respectively,\n where signal-to-noise-ratio (SNR) is defined by \\$\\gamma \\ =\\ {h^{2}E_{s}\\over N_{01}}\\$ [4].","part":"1"},{"sec":"sec2","text":" We refer the reader to [1], [2], [4] for detailed derivations. \\$Q_{u}(\\ldots)\\$ is the generalized (\\$u^{th}\\$ order) Marcum Q-function and \\$\\Gamma(., .)\\$ is upper incomplete gamma function.","part":"1"},{"sec":"sec3","text":" The result in (6) is an alternative derivation of average detection probability over Nakagami-m fading channel and is numerically equivalent to the results in [4] and [6].","part":"1"},{"sec":"sec4b","text":" Under the constraint of \\$m\\ =\\ 1\\$ (equivalently the Rayleigh fading channel), results in (15), (17) and (21) are numerically equivalent to the results in [5] and [3] with the correction given in [4, pp. 22].","part":"1"},{"sec":"sec5","text":"The detector performance is evaluated by means of complementary receiver operating characteristic (ROC) curves similar to [4], The decision is taken by comparing \\$Y\\$ and corresponding \\$\\lambda\\$ values and hence average \\$P_{m}\\$ and average \\$P_{f}\\$ are calculated.","part":"1"}],"links":{"documentLink":"/document/4063501","pdfSize":"272KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"A. Pandharipande and J.-P.M.G. Linnartz, \"Performance analysis of primary user detection in a multiple antenna cognitive radio,\" in Proc. IEEE ICC '07, 2007, pp. 6482-6486.","title":"Performance analysis of primary user detection in a multiple antenna cognitive radio","context":[{"sec":"sec1","text":" In [5] detection over selection and maximal ratio combining is discussed assuming branch fading to be independent and identically distributed (i.i.d.) Rayleigh.","part":"1"},{"sec":"sec4b","text":" Under the constraint of \\$m\\ =\\ 1\\$ (equivalently the Rayleigh fading channel), results in (15), (17) and (21) are numerically equivalent to the results in [5] and [3] with the correction given in [4, pp. 22].","part":"1"},{"sec":"sec4c","text":" Therefore, the \\$\\overline{P}_{f,sc,L}\\$ is different from the result given in [5, eq. (27)].","part":"1"}],"links":{"documentLink":"/document/4289743","pdfSize":"178KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"Sanjeewa P. Herath and Nandana Rajatheva, \"Analysis of equal gain combining in energy detection for cognitive radio over nakagami channels,\" in Proc. IEEE GLOBECOM '08, 2008, pp. 1-5.","title":"Analysis of equal gain combining in energy detection for cognitive radio over nakagami channels","context":[{"sec":"sec1","text":" In our work presented in [6] the energy detector performance is analyzed over an equal gain combiner with i.i.d.","part":"1"},{"sec":"sec2","text":"To be consistent, notations similar to [6] are used as listed below.\n\n\\$h\\$:Channel coefficient amplitude\n\\$E_{s}\\$:Received energy over the observation interval \\$T\\$\n\\$W\\$:One sided bandwidth\n\\$u\\ =\\ TW\\$:Time bandwidth product\n\\$N_{01}\\$:One sided noise power spectral density\n\\$\\lambda\\$:Energy threshold of the receiver\n.","part":"1"},{"sec":"sec3","text":" The result in (6) is an alternative derivation of average detection probability over Nakagami-m fading channel and is numerically equivalent to the results in [4] and [6].","part":"1"}],"links":{"documentLink":"/document/4698345","pdfSize":"157KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"Sanjeewa P. Herath and Nandana Rajatheva, \"Analysis of diversity combining in energy detection for cognitive radio over nakagami channels,\" in IEEE ICC '09, June, 2009, to appear.","title":"Analysis of diversity combining in energy detection for cognitive radio over nakagami channels","context":[{"sec":"sec1","text":" In [7], detection over square-law and switch diversity combining detectors are considered.","part":"1"}],"links":{"documentLink":"/document/4698345","pdfSize":"157KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"M. K. Simon and M-S Alouini, Digital Communication over Fading Channels, New York: Wiley, 2 edition, 2005.","title":"Digital Communication over Fading Channels","context":[{"sec":"sec3","text":"Using the alternative representation of Marcum-Q function given in [8, eq. (4.74), pp. 104], (1) can be written as,\n.","part":"1"},{"sec":"sec4a","text":" The Marcum-Q function in (1) can be expressed in terms of an infinite series as in (12) [8, (4.63)].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"I. S. Gradshteyn and I. M. Ryzhik, Table of Integrals, Series, and Products, Academic Press, Inc., 6th edition, 2000.","title":"Table of Integrals, Series, and Products","context":[{"sec":"sec3","text":" The probability density function (PDF) of SNR over Nakagami \\$m\\$ channel is,\n By integrating (3) over the (4), the average detection probability over Nakagami-\\$m\\$ fading \\$(\\overline{P}_{d,Nak})\\$ can be written as,\n Using [9, eq. (3.35\u20133), pp. 340], the integral in (5) can be evaluated for integer values of \\$m\\$ as,\n.","part":"1"},{"sec":"sec4a","text":"The special function \\$G(.,.)\\$ can be written as in (11) with the aid of [9, eq. (8.351\u20132), pp. 899].","part":"1"},{"sec":"sec4a","text":"\n Using [9, eq. (8.351\u20132), pp. 899] and the relation of Whittaker function to the degenerate Hypergeometric function given in (14), \\$\\overline{P}_{d,sc,2}\\$ can be derived as given in (15).","part":"1"},{"sec":"sec4b","text":"By means of series form expansion of \\$G(.,.)\\$ [9, eq. (8.352\u20136), pp. 900] and the well known binomial expansion, \\$\\bigg[G\\ \\bigg(m, {my\\over \\overline{\\gamma}} \\bigg)\\bigg]^{L - 1}\\$ can be written as in (19) for integer values of \\$m\\$.","part":"1"},{"sec":"sec4b","text":" Hence, using [9, eq. (8.352\u20136), pp. 900] and with simplifications using (14), \\$\\overline{P}_{d,sc,L}\\$ can be derived as in (21).","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"R. Sannegowda and V. Aalo, \"Performance of selection diversity systems in a nakagami fading environment,\" in Proc. IEEE Southeastcon '94, 1994, pp. 190-195.","title":"Performance of selection diversity systems in a nakagami fading environment","context":[{"sec":"sec4","text":"In the selection combiner, the branch with the maximum SNR is selected and hence the PDF of output SNR of SC \\$(\\gamma_{sc})\\$ can be written as in (9) by setting i.i.d. branch statistics in equation (6) of [10],\n where \\$G(.,.)\\$ is the lower incomplete gamma function defined by the integral form \\$G(a, x) \\ =\\ \\int_{0}^{x}t^{a - 1}e^{-t}dt\\$.","part":"1"}],"links":{"documentLink":"/document/324295","pdfSize":"424KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"H. M. Srivastava and P.W. Karlsson, Multiple Gaussian Hypergeometric Series, Ellis Horwood, 1985.","title":"Multiple Gaussian Hypergeometric Series","context":[{"sec":"sec4a","text":"Expanding \\${}_{1}F_{1} (.;.;.)\\$ by using (8) and constructing the Hypergeometric function of two variables of the form given in (16) [11], \\$\\overline{P}_{d,sc,2}\\$ can be expressed as in (17).","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"C.C. Tan and N.C. Beaulieu, \"Infinite series representations of the bivariate rayleigh and nakagami-m distributions,\" IEEE Trans. Commun., pp. 1159-1161, 1997.","title":"Infinite series representations of the bivariate rayleigh and nakagami-m distributions","context":[{"sec":"sec4b","text":"For fixed values of \\$m,\\ \\lambda\\$ and \\$\\overline{\\gamma},\\ _{1}F_{1}\\ \\bigg(i + m;n + 1; {\\lambda\\over 2\\beta_{L}}\\bigg)\\$ monotonically decreases as \\$n\\$ increases [12].","part":"1"}],"links":{"documentLink":"/document/634675","pdfSize":"130KB"},"refType":"biblio","id":"ref12"}],"articleNumber":"5090228","formulaStrippedArticleTitle":"On the energy detection of unknown deterministic signal over Nakagami channelswith selection combining","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090228/","xploreDocumentType":"Conference Publication","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090228/","displayDocTitle":"On the energy detection of unknown deterministic signal over Nakagami channelswith selection combining","articleId":"5090228","openAccessFlag":"F","title":"On the energy detection of unknown deterministic signal over Nakagami channelswith selection combining","contentTypeDisplay":"Conferences","mlTime":"PT0.103472S","lastupdate":"2021-11-07","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090230,"references":[{"order":"1","text":"I. E. Telatar, \"Capacity of multi-antenna Gaussian channels,\" Eur. Trans. Telecom., vol 10, pp. 585-595, Nov. 1999.","title":"Capacity of multi-antenna Gaussian channels","context":[{"sec":"sec1","text":"It has been recognized that adaptive techniques, proposed for single-input-single-output (SISO) channels [3] [4], can also be applied to improve MIMO channel capacity [1] [2].","part":"1"},{"sec":"sec1","text":" With such a perfect CSI feed-back, the original MIMO channel can be converted to multiple uncoupled SISO channels via singular value decomposition (SVD) at the transmitter and the receiver [1].","part":"1"},{"sec":"sec1","text":"If the transmitter has full knowledge about channel matrix, i.e., full CSI, the so-called \u201cwater-filling\u201d (WF) principle is performed on each spatial subchannel to maximize the channel capacity [1].","part":"1"},{"sec":"sec3","text":" The associated ergodic channel capacity can be written as [1]\n\nwhere \\$E[\\cdot]\\$ denotes expectation with respect to \\${\\bf H}\\$ and \\$\\rho={P\\over \\sigma_{z}^{2}}\\$ denotes SNR.","part":"1"},{"sec":"sec3","text":" If the transmitter has full knowledge about the channel, the most judicious strategy is to allocate the power to each spatial subchannel by water-filling principle [1].","part":"1"},{"sec":"sec3","text":" Following the method of Lagrange multipliers, \\$P_{i}\\$ can be found [1] and the total ergodic channel capacity is\n.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/ett.4460100604"},"refType":"biblio","id":"ref1"},{"order":"2","text":"G. J. Foschini, M. J. Gans, \"On limits of wireless communications in a fading environment when using multiple antennas,\" Wireless Personal Communications, vol. 6, no. 3, pp. 311-335, 1998.","title":"On limits of wireless communications in a fading environment when using multiple antennas","context":[{"sec":"sec1","text":"It has been recognized that adaptive techniques, proposed for single-input-single-output (SISO) channels [3] [4], can also be applied to improve MIMO channel capacity [1] [2].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1023/A:1008889222784"},"refType":"biblio","id":"ref2"},{"order":"3","text":"J. K. Cavers, \"Variable-rate transmission for Rayleigh fading channels,\" IEEE Transactions on Communications, COM-20, pp.15-22, 1972.","title":"Variable-rate transmission for Rayleigh fading channels","context":[{"sec":"sec1","text":"It has been recognized that adaptive techniques, proposed for single-input-single-output (SISO) channels [3] [4], can also be applied to improve MIMO channel capacity [1] [2].","part":"1"}],"links":{"documentLink":"/document/1091106","pdfSize":"822KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"A. J. Goldsmith and S.-G. Chua, \"Variable rate variable power MQAM for fading channels,\" IEEE Trans. Commun., vol. 45, no. 10, pp. 12181230, Oct. 1997.","title":"Variable rate variable power MQAM for fading channels","context":[{"sec":"sec1","text":"It has been recognized that adaptive techniques, proposed for single-input-single-output (SISO) channels [3] [4], can also be applied to improve MIMO channel capacity [1] [2].","part":"1"}],"links":{"documentLink":"/document/634685","pdfSize":"375KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"C. E. Shannon, \"A mathematical theory of communication, Bell Syst. Tech. J., vol. 27, pp. 379423 (Part one), pp. 623656 (Part two), Oct. 1948, reprinted in book form, University of Illinois Press, Urbana, 1949.","context":[{"sec":"sec2","text":" According to information theory [5], the optimal distribution of the transmitted symbols is Gaussian.","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"S. Zhou,and G. B. Giannakis, \"Adaptive modulation for multiantenna transmissions with channel mean feedback,\" IEEE Trans. Wireless Comm., vol.3, no.5, pp. 1626-1636, Sep. 2004.","title":"Adaptive modulation for multiantenna transmissions with channel mean feedback","context":[{"sec":"sec1","text":" To achieve better performance, various strategies to allocate constrained power to these subchannels can be implemented depending on the availability of CSI at the transmitter [6]\u2013[8].","part":"1"}],"links":{"documentLink":"/document/1343898","pdfSize":"587KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"S. Zhou and G. B. Giannakis, \"Optimal transmitter eigen-beamforming and space-time block coding based on channel mean feedback\" IEEE Transactions on Signal Processing, vol. 50, no. 10, October 2002.","title":"Optimal transmitter eigen-beamforming and space-time block coding based on channel mean feedback","context":[{"sec":"sec1","text":" To achieve better performance, various strategies to allocate constrained power to these subchannels can be implemented depending on the availability of CSI at the transmitter [6]\u2013[7][8].","part":"1"},{"sec":"sec1","text":" If only partial CSI is available at the transmitter such as the eigenvector associated with the strongest spatial subchannel, eigen-beamforming [7] is optimal.","part":"1"},{"sec":"sec1","text":" There are also other beamforming schemes based on various criteria, such as [7]\u2013[9].","part":"1"},{"sec":"sec3","text":" For the MIMO model, the optimal beamforming is called \u201ceigen-beamforming\u201d [7] [10], or simply beamforming.","part":"1"}],"links":{"documentLink":"/document/1033689","pdfSize":"572KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"P. Xia and G. B. Giannakis, \"Multiantenna adaptive modulation with beamforming based on bandwidth-constrained feedback,\" IEEE Transactions on Communications, vol.53, no.3, March 2005.","title":"Multiantenna adaptive modulation with beamforming based on bandwidth-constrained feedback","context":[{"sec":"sec1","text":" To achieve better performance, various strategies to allocate constrained power to these subchannels can be implemented depending on the availability of CSI at the transmitter [6]\u2013[8].","part":"1"},{"sec":"sec1","text":" There are also other beamforming schemes based on various criteria, such as [7]\u2013[8][9].","part":"1"}],"links":{"documentLink":"/document/1413597","pdfSize":"485KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"B. Mondal and R.W. Heath, Jr., \"Performance analysis of quantized beamforming MIMO systems,\" IEEE Transactions on Signal Processing , vol. 54, no. 12, Dec. 2006.","context":[{"sec":"sec1","text":" There are also other beamforming schemes based on various criteria, such as [7]\u2013[9].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"J. K. Cavers, \"Single-user and multiuser adaptive maximal ratio transmission for Rayleigh channels,\" IEEE Trans. Veh. Technol., vol. 49, no. 6, pp. 20432050, Nov. 2000.","title":"Single-user and multiuser adaptive maximal ratio transmission for Rayleigh channels","context":[{"sec":"sec3","text":" For the MIMO model, the optimal beamforming is called \u201ceigen-beamforming\u201d [7] [10], or simply beamforming.","part":"1"},{"sec":"sec3","text":"The eigen-beamforming scheme can save feedback bandwidth and is optimized in terms of SNR [10].","part":"1"}],"links":{"documentLink":"/document/901862","pdfSize":"161KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"Z. Luo, H. Gao,and Y. Liu,J. Gao \"Capacity Limits of Time-Varying MIMO Channels,\" IEEE International Conference On Communications vol.2, Mar.2003.","title":"Capacity Limits of Time-Varying MIMO Channels","context":[{"sec":"sec1","text":" Various WF-based schemes have been proposed, such as [11]\u2013[14].","part":"1"}],"links":{"documentLink":"/document/1494461","pdfSize":"423KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"Z. Shen, R. W. Heath, Jr., J. G. Andrews, and B. L. Evans, \"Comparison of Space-Time Water-filling and Spatial Water-filling for MIMO Fading Channels,\" in Proc. IEEE Int Global Communications Conf. vol. 1, pp. 431-435, Nov. 29-Dec. 3, 2004, Dallas, TX, USA.","title":"Comparison of Space-Time Water-filling and Spatial Water-filling for MIMO Fading Channels","context":[{"sec":"sec1","text":" Various WF-based schemes have been proposed, such as [11]\u2013[12][14].","part":"1"}],"links":{"documentLink":"/document/1377984","pdfSize":"501KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"Z. Zhou and B. Vucetic \"Design of adaptive modulation using imperfect CSI in MIMO systems,\" 2004 Eelectronics Letters vol. 40 no. 17, Aug. 2004.","title":"Design of adaptive modulation using imperfect CSI in MIMO systems","context":[{"sec":"sec1","text":" Various WF-based schemes have been proposed, such as [11]\u2013[13][14].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:20045077","pdfSize":"225KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"X. Zhang and B. Ottersten, \"Power allocation and bit loading for spatial multiplexing in MIMO systems,\" IEEE Int. Conf.on Acoustics, Speech, and Signal Processing, 2003. Proceedings (ICASSP '03) vol.5 pp. 54-56, Apr. 2003.","title":"Power allocation and bit loading for spatial multiplexing in MIMO systems","context":[{"sec":"sec1","text":" Various WF-based schemes have been proposed, such as [11]\u2013[14].","part":"1"}],"links":{"documentLink":"/document/1199866","pdfSize":"254KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"S. Zhou and G. B. Giannakis, \"How accurate channel prediction needs to be for transmit-beamforming with adaptive modulation over Rayleigh MIMO channels,\" IEEE Trans.Wireless Comm., vol.3, no.4, pp. 1285 1294, July 2004.","title":"How accurate channel prediction needs to be for transmit-beamforming with adaptive modulation over Rayleigh MIMO channels","context":[{"sec":"sec1","text":" However, it is sub-optimal from a MIMO capacity point of view, since only one data stream, instead of parallel streams, is transmitted through the MIMO channel [15].","part":"1"},{"sec":"sec3","text":" However, since only one spatial subchannel is considered, this scheme suffers from loss of channel capacity [15], especially when the number of antennas grows.","part":"1"}],"links":{"documentLink":"/document/1310317","pdfSize":"533KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"D. J. Love, R. W. Heath, Jr. and T. Strohmer, \"Grass-mannian beamforming for multiple-input multiple-output wireless systems,\" IEEE Trans. Inform. Theory, vol. 49, no. 10, pp. 2735 2747, Oct. 2003.","title":"Grass-mannian beamforming for multiple-input multiple-output wireless systems","context":[{"sec":"sec1","text":" Although the transmitted symbols are \u201cprecoded\u201d according to the feedback, the beam-nulling scheme is different from the other existing precoding schemes with limited feedback channel, which are independent of the instantaneous channel but the optimal precode depends on the instantaneous channel [16] [17].","part":"1"}],"links":{"documentLink":"/document/1237152","pdfSize":"657KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"J. Zheng and B. D. Rao, \"Capacity analysis of MIMO systems using limited feedback transmit precoding schemes,\" IEEE Trans. on Signal Processing, vol. 56, no. 7, pp. 2886-2901, July 2008.","title":"Capacity analysis of MIMO systems using limited feedback transmit precoding schemes","context":[{"sec":"sec1","text":" Although the transmitted symbols are \u201cprecoded\u201d according to the feedback, the beam-nulling scheme is different from the other existing precoding schemes with limited feedback channel, which are independent of the instantaneous channel but the optimal precode depends on the instantaneous channel [16] [17].","part":"1"}],"links":{"documentLink":"/document/4506630","pdfSize":"1014KB"},"refType":"biblio","id":"ref17"}],"articleNumber":"5090230","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Power allocation strategy for MIMO system based on beam-nulling","publisher":"IEEE","htmlAbstractLink":"/document/5090230/","displayDocTitle":"Power allocation strategy for MIMO system based on beam-nulling","isConference":true,"htmlLink":"/document/5090230/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090230","openAccessFlag":"F","title":"Power allocation strategy for MIMO system based on beam-nulling","contentTypeDisplay":"Conferences","mlTime":"PT0.202296S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090231,"references":[{"order":"1","text":"H.Sampath, S.Talwar, J.Tellado, V.Erceg, and A.Paulraj, \" A fourth-generation MIMO-OFDM braodband wireless system:design, performance, and field trial results\". IEEE Communication Magazine, vol.40, pp.143-149, Sep. 2002.","title":"A fourth-generation MIMO-OFDM braodband wireless system:design, performance, and field trial results","context":[{"sec":"sec1","text":"The combination of multiple input multiple output (MIMO) and orthogonal frequency division multiplexing (OFDM), that is, the MIMO-OFDM, has emerged as a promising technique for the future fourth generation (4G) communications [1] [2].","part":"1"}],"links":{"documentLink":"/document/1031841","pdfSize":"181KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"G. L. St\u00fcber, J. R. Barry, S. W. McLaughlin, \"Broadband MIMO-OFDM wireless communications\". IEEE Proceedings, vol. 92, pp.271-294, Feb. 2004.","title":"Broadband MIMO-OFDM wireless communications","context":[{"sec":"sec1","text":"The combination of multiple input multiple output (MIMO) and orthogonal frequency division multiplexing (OFDM), that is, the MIMO-OFDM, has emerged as a promising technique for the future fourth generation (4G) communications [1] [2].","part":"1"}],"links":{"documentLink":"/document/1266914","pdfSize":"1175KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Tugnait J K, Luo W, \"On Channel Estimation Using Superimposed Training and First-Order Statistics\". IEEE Communications Letters, vol. 07, pp.413-415, Sep. 2003.","title":"On Channel Estimation Using Superimposed Training and First-Order Statistics","context":[{"sec":"sec1","text":" Recently a superimposed training (ST) method has been proposed, where a training sequence is added (superimposed) at a low power to the information sequence periodically at the transmitter, while at receiver the superimposed training is utilized to estimate channel [3], [4], [5].","part":"1"},{"sec":"sec3a","text":" For the information sequence \\$b_{t}(n)\\$ is zero-mean, we get the mean of \\${\\mbi y}(n)\\$ after substitute (7) in (6)\n We define\n Then (9) can be showed as\n If \\$P\\$ is chosen properly, then \\$\\omega_{q}+\\alpha_{t}^{m}\\$ are all distinct for any choice of \\$t,q\\$ and \\$m\\$, then the sequence \\$E\\{{\\mbi y}(n)\\}\\$ is periodic the estimation of \\$d_{rt}^{mq}\\$ can be expressed as[9]\n The estimated value \\$\\hat{\\mbi d}_{t}^{mq}\\$ will approach \\${\\mbi d}_{t}^{mq}\\$ when the number of adopted symbols \\$N\\$ increases up to infinity [3].","part":"1"},{"sec":"sec3a","text":" It is shown in [3], given \\${\\mbi d}_{t}^{mq}\\$, we can estimate \\${\\mbi h}_{t}^{q}(l)\\$.","part":"1"}],"links":{"documentLink":"/document/1232493","pdfSize":"312KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"A.G. Orozco-Lugo, \"Channel estimation using implicit training\". IEEE Trans. Signal Processing. vol.52, pp..240-254, Jan. 2004.","title":"Channel estimation using implicit training","context":[{"sec":"sec1","text":" Recently a superimposed training (ST) method has been proposed, where a training sequence is added (superimposed) at a low power to the information sequence periodically at the transmitter, while at receiver the superimposed training is utilized to estimate channel [3], [4], [5].","part":"1"}],"links":{"documentLink":"/document/1254040","pdfSize":"342KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Xiaohong Meng, Jitenfra K. Tuguait, \"MIMO Channel Estimation Using Superimposed Training\". ICC 2004, Paris, 2004, pp.2663-2667.","title":"MIMO Channel Estimation Using Superimposed Training","context":[{"sec":"sec1","text":" Recently a superimposed training (ST) method has been proposed, where a training sequence is added (superimposed) at a low power to the information sequence periodically at the transmitter, while at receiver the superimposed training is utilized to estimate channel [3], [4], [5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"J. K. Tugnait, X. Meng, \"On superimposed training for channel estimation: performance analysis, training power allocation, and frame synchronization\". IEEE Trans. Signal Process, vol.54, pp.52-765, 2006.","title":"On superimposed training for channel estimation: Performance analysis, training power allocation, and frame synchronization","context":[{"sec":"sec1","text":" The performance of ST based channel estimation is analyzed in [6].","part":"1"}],"links":{"documentLink":"/document/1576999","pdfSize":"475KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"Lidong Wang, Dongmin Lim, \"Doubly-Selective Channel Estimation for OFDM Systems Using a Pilot-Embedded Training Scheme\". Journal of the Korea electromagnetic engineering society, vol.6, pp.203-208, Apr. 2006.","title":"Doubly-Selective Channel Estimation for OFDM Systems Using a Pilot-Embedded Training Scheme","context":[{"sec":"sec1","text":" In [7]\u2013[8], channel estimation methods for doubly-selective channels were presented.","part":"1"},{"sec":"sec1","text":" In this paper we extend the channel estimation method in [7] to MIMO-OFDM system.","part":"1"}],"links":{"documentLink":"/document/4678129","pdfSize":"139KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Lidong Wang, Dongmin Lim, \"A Pilot Embedded Scheme for Doubly-Selective MIMO-OFDM Channel Estimation\", IEEE APCC '06, Busan, 2006, pp.1-5.","title":"A Pilot Embedded Scheme for Doubly-Selective MIMO-OFDM Channel Estimation","context":[{"sec":"sec1","text":" In [7]\u2013[8], channel estimation methods for doubly-selective channels were presented.","part":"1"},{"sec":"sec1","text":" Doubly-selective channel estimation for MIMO-OFDM system was presented in [8], but there was a serious error floor in MSE of channel estimation.","part":"1"}],"links":{"documentLink":"/document/4023050","pdfSize":"3184KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"A. P. Kannu and P. Schniter, \"MSE-optimal training for linear timevarying channels\", ICASSP 2005, 2005, pp.789-792.","title":"MSE-optimal training for linear timevarying channels","context":[{"sec":"sec3a","text":" For the information sequence \\$b_{t}(n)\\$ is zero-mean, we get the mean of \\${\\mbi y}(n)\\$ after substitute (7) in (6)\n We define\n Then (9) can be showed as\n If \\$P\\$ is chosen properly, then \\$\\omega_{q}+\\alpha_{t}^{m}\\$ are all distinct for any choice of \\$t,q\\$ and \\$m\\$, then the sequence \\$E\\{{\\mbi y}(n)\\}\\$ is periodic the estimation of \\$d_{rt}^{mq}\\$ can be expressed as[9]\n The estimated value \\$\\hat{\\mbi d}_{t}^{mq}\\$ will approach \\${\\mbi d}_{t}^{mq}\\$ when the number of adopted symbols \\$N\\$ increases up to infinity [3].","part":"1"},{"sec":"sec4","text":" A nonzero pilot is located in the middle of the cluster with zero guard bands on both sides, as in [9].","part":"1"}],"refType":"biblio","id":"ref9"}],"articleNumber":"5090231","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Doubly-selective MIMO-OFDM channel identification using superimposed training","publisher":"IEEE","htmlAbstractLink":"/document/5090231/","displayDocTitle":"Doubly-selective MIMO-OFDM channel identification using superimposed training","isConference":true,"htmlLink":"/document/5090231/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090231","openAccessFlag":"F","title":"Doubly-selective MIMO-OFDM channel identification using superimposed training","contentTypeDisplay":"Conferences","mlTime":"PT0.170904S","lastupdate":"2021-08-14","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090232,"references":[{"order":"1","text":"\"IEEE standard for local and metropolitan area networks part 16: Air interface for fixed and mobile broadband wireless access systems, \" IEEE, Tech. rep. 802.16, Oct. 2004.","title":"IEEE standard for local and metropolitan area networks part 16: Air interface for fixed and mobile broadband wireless access systems,","context":[{"sec":"sec1","text":"OFDMA is an appealing multiple access technique specified for wireless networks, such as IEEE 802.16 [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"S. H. Ali, K. D. Lee, and V. Leung, \"Dynamic resource allocation in OFDMA wireless metropilitan area networks,\" IEEE Wireless Communications, vol. 14, pp. 6-13, Feb. 2007.","title":"Dynamic resource allocation in OFDMA wireless metropilitan area networks","context":[{"sec":"sec1","text":"In [2]\u2013[7], the downlink dynamic subcarrier scheduling is studied in the point-to-point networks over OFDM environment and the subcarrier assignment problem is formulated as a maximal bipartite matching problem.","part":"1"},{"sec":"sec1","text":" In [8]\u2013[9], the same subcarrier assignment problem is solved as in [2] for mesh networks, by using integer linear programming.","part":"1"},{"sec":"sec3a","text":"The subband scheduling for an OFDMA system with \\$U\\$ users and \\$N\\$ subbands can be described as follows [2], [7]\u2013[8],  where \\$r_{u, n}\\$ is the data rate of user \\$u\\$ on subband \\$n\\$, and \\$s_{u, n}\\$ is a selection indicator, \\$S_{un}=\\{0,1\\}\\$, with \\$s_{u, n}=1\\$ meaning that subband \\$n\\$ is allocated to the user \\$u\\$.","part":"1"},{"sec":"sec3a","text":" Conditions C1 and C2 enforce a one-to-one mapping between users and subbands, and the optimal solution can be achieved using the maximal bipartite matching assignment [2].","part":"1"}],"links":{"documentLink":"/document/4107928","pdfSize":"141KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"K. D. Lee and V. C. Leung, \"Fair allocation of subcarrier and power in an OFDMA wireless mesh network,\" IEEE Jornal of Selected Areas in Communications, vol. 24, pp. 2051-2060, Nov. 2006.","title":"Fair allocation of subcarrier and power in an OFDMA wireless mesh network","context":[{"sec":"sec1","text":"In [2]\u2013[3][7], the downlink dynamic subcarrier scheduling is studied in the point-to-point networks over OFDM environment and the subcarrier assignment problem is formulated as a maximal bipartite matching problem.","part":"1"}],"links":{"documentLink":"/document/1717619","pdfSize":"1221KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"C. Y. Wong and K. B. Letaief, \"Multiuser OFDM with adaptive subcarrier, bit, and power allocation,\" IEEE Jornal ofSelected Areas in Communications, vol. 17, pp. 1747-1765, Oct.1999.","title":"Multiuser OFDM with adaptive subcarrier, bit, and power allocation","context":[{"sec":"sec1","text":"In [2]\u2013[4][7], the downlink dynamic subcarrier scheduling is studied in the point-to-point networks over OFDM environment and the subcarrier assignment problem is formulated as a maximal bipartite matching problem.","part":"1"}],"links":{"documentLink":"/document/793310","pdfSize":"244KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"G. Song and Y. Lee, \"Cross-layer optimization for OFDM wireless networks - Part II: Algorithm development,\" IEEE Transactions on Wireless Communications, vol. 4, pp. 625-634, Mar. 2005.","title":"Cross-layer optimization for OFDM wireless networks - Part II: Algorithm development","context":[{"sec":"sec1","text":"In [2]\u2013[5][7], the downlink dynamic subcarrier scheduling is studied in the point-to-point networks over OFDM environment and the subcarrier assignment problem is formulated as a maximal bipartite matching problem.","part":"1"}],"links":{"documentLink":"/document/1413228","pdfSize":"514KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"G. Huang, H. Juan, M. S. Lin, and C. Chang, \"Radio resource management of heterogeneous services in mobile WiMAX systems,\" IEEE Wireless Communications, vol. 14, pp. 20-26, Feb. 2007.","title":"Radio resource management of heterogeneous services in mobile WiMAX systems","context":[{"sec":"sec1","text":"In [2]\u2013[6][7], the downlink dynamic subcarrier scheduling is studied in the point-to-point networks over OFDM environment and the subcarrier assignment problem is formulated as a maximal bipartite matching problem.","part":"1"},{"sec":"sec3a","text":" In order to guarantee fairness among users, we use a PF scheduling criterion, expressed as [6], [11]\n where j is the selected user, and Du, \\$n(t)\\$ and Ru(t) are the instantaneous data rate of user u on subband n and historical average data rate of user u respectively.","part":"1"}],"links":{"documentLink":"/document/4107930","pdfSize":"135KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"Z. Zhang , Y. He, and E. Chong, \"Opportunistic downlink scheduling for multiuser OFDM systems,\" in Proc. Wireless Communications and Networking Conference, vol. 2, Mar. 2005, pp. 1206-1212.","title":"Opportunistic downlink scheduling for multiuser OFDM systems","context":[{"sec":"sec1","text":"In [2]\u2013[7], the downlink dynamic subcarrier scheduling is studied in the point-to-point networks over OFDM environment and the subcarrier assignment problem is formulated as a maximal bipartite matching problem.","part":"1"},{"sec":"sec1","text":"In this paper, we present the performance of the Hungarian, Max-Max [7], and RR algorithms as candidate solutions for the subband scheduling problem.","part":"1"},{"sec":"sec3a","text":"The subband scheduling for an OFDMA system with \\$U\\$ users and \\$N\\$ subbands can be described as follows [2], [7]\u2013[8],  where \\$r_{u, n}\\$ is the data rate of user \\$u\\$ on subband \\$n\\$, and \\$s_{u, n}\\$ is a selection indicator, \\$S_{un}=\\{0,1\\}\\$, with \\$s_{u, n}=1\\$ meaning that subband \\$n\\$ is allocated to the user \\$u\\$.","part":"1"},{"sec":"sec3a","text":"Different versions of the Hungarian and heuristic solutions are proposed for this problem [7]\u2013[9].","part":"1"}],"links":{"documentLink":"/document/1424680","pdfSize":"1814KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"D. Niyato and E. Hossain, \"A radio resource management framework for IEEE 802.16-based OFDM/TDD wireless mesh networks,\" in Proc. IEEE International Conference, vol. 9, June 2006, pp. 3911-3916.","title":"A radio resource management framework for IEEE 802.16-based OFDM/TDD wireless mesh networks","context":[{"sec":"sec1","text":" In [8]\u2013[9], the same subcarrier assignment problem is solved as in [2] for mesh networks, by using integer linear programming.","part":"1"},{"sec":"sec3a","text":"The subband scheduling for an OFDMA system with \\$U\\$ users and \\$N\\$ subbands can be described as follows [2], [7]\u2013[8],  where \\$r_{u, n}\\$ is the data rate of user \\$u\\$ on subband \\$n\\$, and \\$s_{u, n}\\$ is a selection indicator, \\$S_{un}=\\{0,1\\}\\$, with \\$s_{u, n}=1\\$ meaning that subband \\$n\\$ is allocated to the user \\$u\\$.","part":"1"},{"sec":"sec3a","text":"Different versions of the Hungarian and heuristic solutions are proposed for this problem [7]\u2013[8][9].","part":"1"}],"links":{"documentLink":"/document/4025094","pdfSize":"204KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"Y. J. Zhang and K. B. Letaief, \"Multiuser adaptive subcarrier-and-bit allocation with adaptive cell selection for OFDM systems,\" IEEE Transactions on Wireless Communications, vol. 3, pp. 1566-1575, Sep. 2004.","title":"Multiuser adaptive subcarrier-and-bit allocation with adaptive cell selection for OFDM systems","context":[{"sec":"sec1","text":" In [8]\u2013[9], the same subcarrier assignment problem is solved as in [2] for mesh networks, by using integer linear programming.","part":"1"},{"sec":"sec3a","text":"Different versions of the Hungarian and heuristic solutions are proposed for this problem [7]\u2013[9].","part":"1"}],"links":{"documentLink":"/document/1343893","pdfSize":"459KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"W. Anchun, X. Liang, Z. S. Xibin, and Y. Yan, \"Dynamic resource management in the fourth generation wireless systems,\" in Proc. International Conference on Communication Technology, vol. 2, Apr. 2003, pp. 1095-1098.","title":"Dynamic resource management in the fourth generation wireless systems","context":[{"sec":"sec1","text":" The downlink dynamic subcarrier scheduling problem is approached in [10] by using a PF scheduling scheme.","part":"1"},{"sec":"sec3a","text":" Ru(t) is updated for all users on each subband as follows, [10]\n where Tc represents the observation window in time frames.","part":"1"}],"links":{"documentLink":"/document/1209721","pdfSize":"407KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"H. J. Zhu and R. H. Hafez, \"Scheduling schemes for multimedia service in wireless OFDM systems,\" IEEE Wireless Communications, vol. 14, pp. 99-105, Oct. 2007.","title":"Scheduling schemes for multimedia service in wireless OFDM systems","context":[{"sec":"sec1","text":" OFDM PF scheduling solutions based on the PF scheme is presented in [11], and three algorithms are developed.","part":"1"},{"sec":"sec2","text":" Fig. 1 shows the frequency-time resources of the OFDMA system [11].","part":"1"},{"sec":"sec2","text":"\nFrequency-time OFDMA resources [11]\n\n.","part":"1"},{"sec":"sec3a","text":" In order to guarantee fairness among users, we use a PF scheduling criterion, expressed as [6], [11]\n where j is the selected user, and Du, \\$n(t)\\$ and Ru(t) are the instantaneous data rate of user u on subband n and historical average data rate of user u respectively.","part":"1"}],"links":{"documentLink":"/document/4396949","pdfSize":"224KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"R. Jain, D. Chiu, and W. Hawe, \"A quantitative measure of fairness and discrimination for resource allocation in shared computer systems,\" Digital Equip. Corp., Littleton, MA, DEC Rep., DEC-TR-301, Sep. 1984.","context":[{"sec":"sec4a","text":" The fairness among users is measured using the Jain's fairness index [12],.","part":"1"}],"refType":"biblio","id":"ref12"}],"articleNumber":"5090232","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Frequency-time scheduling algorithm for OFDMA systems","publisher":"IEEE","htmlAbstractLink":"/document/5090232/","displayDocTitle":"Frequency-time scheduling algorithm for OFDMA systems","isConference":true,"htmlLink":"/document/5090232/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090232","openAccessFlag":"F","title":"Frequency-time scheduling algorithm for OFDMA systems","contentTypeDisplay":"Conferences","mlTime":"PT0.251968S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090233,"references":[{"order":"1","text":"Advanced Television Systems Committee, \"A/53: ATSC digital television standard, parts 1 - 6,\" Jan. 2007.","title":"A/53: ATSC digital television standard, parts 1 - 6","context":[{"sec":"sec1","text":"The Advanced Television Systems Committee developed and proposed a digital television standard for the North America, named ATSC DTV [1].","part":"1"},{"sec":"sec1","text":"In ATSC standard, there are four PN sequences, including one PN511 sequence and three PN63 sequences, embeded in the ATSC data [1].","part":"1"},{"sec":"sec2a","text":"In 8-VSB ATSC, the video and audio data are fed through a randomizer, a Reed-Solomon encoder and an interleaver before going through a multiplexer in order to insert the synchronisation data [1, part 2].","part":"1"},{"sec":"sec2b","text":" The PN63 is represented by \\$X^{6}+X+1\\$ and the preloaded value is 100111 [1, part 2].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"\"The digital TV transistion,\" www.dtv.gov.","title":"The digital TV transistion","context":[{"sec":"sec1","text":" The ATSC standard will replace the analog television standard NTSC by February 17, 2009 in the United States [2] and by August 31, 2011 in Canada [3].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"\"Canadian Radio - Television and Telecommunications Commission,\" www.crtc.gc.ca.","context":[{"sec":"sec1","text":" The ATSC standard will replace the analog television standard NTSC by February 17, 2009 in the United States [2] and by August 31, 2011 in Canada [3].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"Y. Wu, X. Wang, R. Citta, B. Ledoux, S. Laflche, and B. Caron, \"An ATSC DTV receiver with improved robustness to multipath and distributed transmission environments,\" IEEE Transaction on Broadcasting, vol. 50, no. 1, Mar. 2004.","title":"An ATSC DTV receiver with improved robustness to multipath and distributed transmission environments","context":[{"sec":"sec1","text":" The knowledge on the channel behavior can be used to optimize the receiver, e.g. to develop an equalizer for the DTV tuner [4].","part":"1"}],"links":{"documentLink":"/document/1269943","pdfSize":"625KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"C. W. Einolf Jr. and J. A. Kutzner, \"Reception environment and channel estimation for digital television,\" International Conference on Consumer Electronics, pp. 22-23, Jun. 2001.","title":"Reception environment and channel estimation for digital television","context":[{"sec":"sec1","text":" PN511, is used to estimate the channel impulse responses [5], [6].","part":"1"}],"links":{"documentLink":"/document/935195","pdfSize":"173KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"A. Semmar, J.-Y. Chouinard, V.-H. Pham, X. Wang, Y. Wu, and S. Lafleche, \"Digital broadcasting television channel measurements and characterization for SIMO mobile reception,\" IEEE Transaction on Broadcasting, vol. 52, no. 4, pp. 450-463, Dec. 2006.","title":"Digital broadcasting television channel measurements and characterization for SIMO mobile reception","context":[{"sec":"sec1","text":" PN511, is used to estimate the channel impulse responses [5], [6].","part":"1"}],"links":{"documentLink":"/document/4014354","pdfSize":"4012KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"F. J. MacWilliams and N. J. A. Sloane, \"Pseudo-random sequences and arrays,\" Proceeding of the IEEE, vol. 64, no. 12, pp. 1715-1729, Dec. 1976.","title":"Pseudo-random sequences and arrays","context":[{"sec":"sec2b","text":" Pseudo because the sequence is deterministic but it possesses the properties of the random white noise [7], [8].","part":"1"}],"links":{"documentLink":"/document/1454680","pdfSize":"1280KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"B. Sklar, Digital communications, fundamentals and applications, Prentice Hall, 1988.","title":"Digital communications, fundamentals and applications","context":[{"sec":"sec2b","text":" Pseudo because the sequence is deterministic but it possesses the properties of the random white noise [7], [8].","part":"1"}],"refType":"biblio","id":"ref8"}],"articleNumber":"5090233","formulaStrippedArticleTitle":"Enhanced ATSC DTV channel estimation","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","xploreDocumentType":"Conference Publication","htmlAbstractLink":"/document/5090233/","displayDocTitle":"Enhanced ATSC DTV channel estimation","htmlLink":"/document/5090233/","isStaticHtml":true,"isConference":true,"isDynamicHtml":true,"articleId":"5090233","openAccessFlag":"F","title":"Enhanced ATSC DTV channel estimation","contentTypeDisplay":"Conferences","mlTime":"PT0.107443S","lastupdate":"2021-11-20","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090243,"references":[{"order":"1","text":"Youcef Mezouar and Fran\u00e7ois Chaumette, \"Path planning for robust image-based control,\" IEEE Trans. on Robotics and Automation, vol. 18, pp. 534-549, 2002.","title":"Path planning for robust image-based control","context":[{"sec":"sec1","text":" In image-based visual servoing (IBVS), the control loop is directly closed in the image space and thus ensures a local stability and convergence in the presence of modeling error and noise perturbations [1].","part":"1"},{"sec":"sec1","text":" When the displacement to realize is large, this incapability leads to the failure of servoing process [1].","part":"1"},{"sec":"sec1a","text":" Mezouar et al. developed a trajectory planning scheme which generates subgoal features for a basic visual servo control solution to follow [1].","part":"1"},{"sec":"sec1a","text":" However constructing a navigation function requires the complete knowledge of the space topology and the object model, and many advantages of the approaches based on potential functions such as robustness with respect to modeling errors and application to a target with an unknown model will be lost [1].","part":"1"}],"links":{"documentLink":"/document/1044366","pdfSize":"2146KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"S.A. Corke, P.I.; Hutchinson, \"A new hybrid image-based visual servo control scheme,\" in Proceedings of the 39th IEEE Conference on Decision and Control, 2000, 2000, pp. 2521-2526 , Volume 3.","context":[{"sec":"sec1a","text":" In [2], keeping the target in FOV is considered as a collision avoidance problem and it employs potential field techniques to repel the feature points from the image plane boundary.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"Daniel E. Koditschek Noah J. Cowan, Joel D. Weingarten, \"Visual servoing via navigation functions,\" IEEE Trans. on Robotics and Automation, vol. 18, pp. 533, 2002.","title":"Visual servoing via navigation functions","context":[{"sec":"sec1a","text":"Since local minima associated with traditional potential functions do not guarantee reaching the global minimum, specialized potential function free of stable local minima i.e. navigation function is constructed and employed to introduce attractive or repulsive potential to the desired pose, objects and obstacles accordingly to ensure a globally stabilizing control scheme [3].","part":"1"}],"links":{"documentLink":"/document/1044365","pdfSize":"1005KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"H. Choset, K. M. Lynch, S. Hutchinson, G. Kantor, W. Burgard, L. E. Kavraki, and S. Thrun, Principles of Robot Motion: Theory, Algorithms, and Implementations, MIT Press, Cambridge,MA, 2005.","title":"Principles of Robot Motion: Theory, Algorithms, and Implementations","context":[{"sec":"sec1a","text":"Probabilistic Roadmap planner (PRM) is a sampling-based planning method that has had considerable success in solving motion planning problems, specifically with many degrees of freedom [4].","part":"1"},{"sec":"sec3","text":" Subdivision algorithm is used for collision avoidance [4].","part":"1"},{"sec":"sec3","text":" The roadmap is represented by an undirected graph \\$G=(V, E)\\$ where \\$V\\$ is a set of collision-free robot configurations and the edges in \\$E\\$ correspond to paths between nodes in \\$V\\$ [4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"L. K. Dale C. Jones N. M. Amato, O. B. Bayazit and D. Vallejo., \"A probabilistic roadmap approach for systems with closed kinematic chains,\" in Proc. IEEE International Conference on Robotics and Automation (ICRA), 1999, pp. 630-637.","title":"A probabilistic roadmap approach for systems with closed kinematic chains","context":[{"sec":"sec1a","text":" Despite their simplicity, sampling-based planners are capable of dealing with robots with many degrees of freedom and with many different constraints such as closed-loop kinematic constraints [5], visibility constraints [6] and many others.","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"T. Danner and L. E. Kavraki, \"Randomized planning for short inspection paths,\" in Proceedings of the IEEE International Conference on Robotics and Automation, April 24-28 2000, pp. 971-976 vol.2.","title":"Randomized planning for short inspection paths","context":[{"sec":"sec1a","text":" Despite their simplicity, sampling-based planners are capable of dealing with robots with many degrees of freedom and with many different constraints such as closed-loop kinematic constraints [5], visibility constraints [6] and many others.","part":"1"}],"links":{"documentLink":"/document/844726","pdfSize":"591KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"O. Faugeras and F. Lustman, \"Motion and structure from motion in a piecewise planar environment,\" Int'l J. Pattern Recognition and Artificial Intelligence, vol. vol. 2, no. 3, pp. 485-508, 1988.","context":[{"sec":"sec2a","text":" If the target is planar, \\$^i{\\bf G}_{\\ast}\\$ can be estimated solving a linear system using at least four points of this plane [7].","part":"1"},{"sec":"sec2a","text":" The Euclidean homography \\$^i{\\bf H}_{\\ast}\\$ of plane II is obtained from\n and can be decomposed into a rotation matrix and a rank-1 matrix [7]\n where plane \\$\\Pi\\$ is defined by its normal \\${\\bf n}^{\\ast}\\$ expressed in the coordinate system of \\${\\cal F}_{\\ast}\\$, and its distance \\$d^{\\ast}\\$ to the origin of \\${\\cal F}_{\\ast}\\$.","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"Z. Shiller and S. Dubowsky, \"On computing the global time-optimalmotions of roboticmanipulators in the presence of obstacles,\" IEEE Transactions on Robotics and Automation, vol. 7(6), pp. 785-797, Dec 1991.","title":"On computing the global time-optimalmotions of roboticmanipulators in the presence of obstacles","context":[{"sec":"sec4","text":" The path smoothing algorithm [8] is further used to generate the improved path of figure 4.a.","part":"1"}],"links":{"documentLink":"/document/105387","pdfSize":"1082KB"},"refType":"biblio","id":"ref8"}],"articleNumber":"5090243","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Sampling-based path planning for robust feature-based visual servoing","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090243/","isConference":true,"htmlLink":"/document/5090243/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","displayDocTitle":"Sampling-based path planning for robust feature-based visual servoing","articleId":"5090243","openAccessFlag":"F","title":"Sampling-based path planning for robust feature-based visual servoing","contentTypeDisplay":"Conferences","mlTime":"PT0.064055S","lastupdate":"2021-11-07","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090249,"references":[{"order":"1","text":"S. M. Alamouti, \"A Simple Transmit Diversity Technique for Wireless Communications,\" IEEE Journal on Selected Areas in Communications, vol. 16, pp. 1451-1458, Aug. 1998.","title":"A Simple Transmit Diversity Technique for Wireless Communications","context":[{"sec":"sec1","text":"Multiple-Input and Multiple-Output (MIMO) systems can exploit spatial diversity to achieve higher power and spectral efficiency[1].","part":"1"}],"links":{"documentLink":"/document/730453","pdfSize":"221KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"J. N. Laneman, D. N. C. Tse, and G. W. Wornell, \"Cooperative Diversity in Wireless Networks: Efficient Protocols and Outage Behaviour,\" IEEE Transactions on Information Theory, vol. 50, pp. 3062-3080, Dec. 2004.","title":"Cooperative Diversity in Wireless Networks: Efficient Protocols and Outage Behaviour","context":[{"sec":"sec1","text":"Various cooperative diversity protocols were proposed and analyzed in [2]\u2013[7].","part":"1"},{"sec":"sec1","text":" In [2], Laneman et al. described various techniques of cooperative communication, such as decode-and-forward (DF), amplify-and-forward (AF), selection relaying, and incremental relaying.","part":"1"}],"links":{"documentLink":"/document/1362898","pdfSize":"553KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"J. N. Laneman and G. W. Wornell, \"Distributed Space-Time Coded Protocols for Exploiting Cooperative Diversity in Wireless Networks,\" IEEE Transactions on Information Theory, vol. 49, pp. 2415-2525, Oct. 2003.","title":"Distributed Space-Time Coded Protocols for Exploiting Cooperative Diversity in Wireless Networks","context":[{"sec":"sec1","text":"Various cooperative diversity protocols were proposed and analyzed in [2]\u2013[3][7].","part":"1"},{"sec":"sec1","text":" In [3], a distributed space-time coded (STC) cooperative scheme was proposed, where the relays decode the received symbols from the source and utilize a distributed space-time code.","part":"1"}],"links":{"documentLink":"/document/1237130","pdfSize":"648KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"A. Sendonaris, E. Erkip, and B. Aazhang, \"User Cooperation Diversity-Part I: System Description,\" IEEE Transactions on Communications, vol. 51, pp. 1927-1938, Nov. 2003.","title":"User Cooperation Diversity-Part I: System Description","context":[{"sec":"sec1","text":"Various cooperative diversity protocols were proposed and analyzed in [2]\u2013[4][7].","part":"1"},{"sec":"sec1","text":" Sendonaris et al. described a system model of decode-and-forward cooperative techniques and provided throughput and probability of outage performance with the example of CDMA in [4] and [5].","part":"1"}],"links":{"documentLink":"/document/1246003","pdfSize":"581KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"A. Sendonaris, E. Erkip, and B. Aazhang, \"User Cooperation Diversity-Part II: Implementation Aspects and Performance Analysis,\" IEEE Transactions on Communications, vol. 51, pp. 1939-1948, Nov. 2003.","title":"User Cooperation Diversity-Part II: Implementation Aspects and Performance Analysis","context":[{"sec":"sec1","text":"Various cooperative diversity protocols were proposed and analyzed in [2]\u2013[5][7].","part":"1"},{"sec":"sec1","text":" Sendonaris et al. described a system model of decode-and-forward cooperative techniques and provided throughput and probability of outage performance with the example of CDMA in [4] and [5].","part":"1"}],"links":{"documentLink":"/document/1246004","pdfSize":"682KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"T. E. Hunter and A. Nosratinia, \"Coded Cooperation under Slow Fading, Fast Fading, and Power Control,\" in The Thirty-Sixth Asilomar Conference on Signals Systems and Computers, Pacific Groove, 2002, pp. 118-122.","title":"Coded Cooperation under Slow Fading, Fast Fading, and Power Control","context":[{"sec":"sec1","text":"Various cooperative diversity protocols were proposed and analyzed in [2]\u2013[6][7].","part":"1"},{"sec":"sec1","text":" In [6] and [7], Hunter et al. proposed a new coded cooperation, which was to combine DF and channel coding and they achieved better performance than generic DF method.","part":"1"}],"links":{"documentLink":"/document/1197160","pdfSize":"357KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"T. E. Hunter and A. Nosratinia, \"Diversity through Coded Cooperation,\" IEEE Transactions on Wireless Communications, vol. 5, pp. 283-289, Feb. 2006.","title":"Diversity through Coded Cooperation","context":[{"sec":"sec1","text":"Various cooperative diversity protocols were proposed and analyzed in [2]\u2013[7].","part":"1"},{"sec":"sec1","text":" In [6] and [7], Hunter et al. proposed a new coded cooperation, which was to combine DF and channel coding and they achieved better performance than generic DF method.","part":"1"}],"links":{"documentLink":"/document/1611050","pdfSize":"416KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"A. Bletsas, A. Khisti, D. P. Reed, and A. Lippman, \"A Simple Cooperative Diversity Method Based on Network Path Selection,\" IEEE Journal on Selected Areas in Communications, vol. 24, pp. 659-672, Mar. 2006.","title":"A Simple Cooperative Diversity Method Based on Network Path Selection","context":[{"sec":"sec1","text":" In [8], Bletsas et al. proposed a scheme called opportunistic relaying to select the best relay between source and destination based on instantaneous channel measurements.","part":"1"},{"sec":"sec3a","text":"For a given user, generic partner selection method makes the single relay which provides \u201cbest\u201d end-to-end path between source and BS be selected as the partner[8].","part":"1"}],"links":{"documentLink":"/document/1603719","pdfSize":"573KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"V. Mahinthan, L. Cai, J. W. Mark, and X. Shen, \"Maximizing Cooperative Diversity Energy Gain for Wireless Networks,\" IEEE Transactions on Wireless Communications, vol. 6, pp. 2530-2539, Jul. 2007.","title":"Maximizing Cooperative Diversity Energy Gain for Wireless Networks","context":[{"sec":"sec1","text":" In [9], Mahinthan et al. proposed a Worst-Link-First (WLF) algorithm which grouped users of a radio cell optimally with maximizing average cooperative diversity energy gain and less computing complexity.","part":"1"}],"links":{"documentLink":"/document/4275006","pdfSize":"622KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"V. Mahinthan, L. Cai, J. W. Mark, and X. Shen, \"Matching Algorithms for Infrastructure-based Wireless Networks Employing Cooperative Diversity System,\" in IEEE Wireless Communications and Networking Conference, Las Vegas, 2006, pp. 1669-1674.","title":"Matching Algorithms for Infrastructure-based Wireless Networks Employing Cooperative Diversity System","context":[{"sec":"sec3a","text":" Here, the \u201cbest\u201d means maximum energy gain over the fixed DF cooperative diversity [10].","part":"1"},{"sec":"sec3a","text":"A sub-optimal relay selection algorithm is described as followed three rules, which can reduce the load of computing comparing methods mentioned in [10].\n\n(1)The channel quality between source and partner (received SNR at partner) should larger than threshold \\$S_{1}\\$;\n(2)The user closest to the source user will be selected as the partner;\n(3)Users whose channel quality (received SNR at BS) is better than the source should be selected first.","part":"1"}],"links":{"documentLink":"/document/1696539","pdfSize":"238KB"},"refType":"biblio","id":"ref10"}],"articleNumber":"5090249","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Partner selection strategy for users with high speed in cooperative diversity systems","publisher":"IEEE","isDynamicHtml":true,"displayDocTitle":"Partner selection strategy for users with high speed in cooperative diversity systems","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5090249/","xploreDocumentType":"Conference Publication","htmlAbstractLink":"/document/5090249/","articleId":"5090249","openAccessFlag":"F","title":"Partner selection strategy for users with high speed in cooperative diversity systems","contentTypeDisplay":"Conferences","mlTime":"PT0.101672S","lastupdate":"2021-12-16","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090250,"references":[{"order":"1","text":"M. Tafaroji, and A. Falahati, \"Improving code division multiple access security by applying encryption methods over the spreading codes,\" IET Communications, Institution of Engineering and Technology, United Kingdom, vol. 1, pp. 398-404, Jun, 2007.","title":"Improving code division multiple access security by applying encryption methods over the spreading codes","context":[{"sec":"sec1","text":"Nowadays, the most widely used spread spectrum technique is Direct Sequence Code Division Multiple-Access (DS-CDMA) [1].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/iet-com:20060295","pdfSize":"407KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"W.K. Wong, Y.T. Wu, S.H. Leung, and Y.S. Zhu. \"A Modified Decorrelated Delay Lock Loop for Synchronous DS-CDMA Systems\", IEEE Transactions on Vehicular Technology, Institute of Electrical and Electronics Engineers Inc., Piscataway, NJ, United States, vol. 57, pp. 3293-3299, Sep. 2008","title":"A Modified Decorrelated Delay Lock Loop for Synchronous DS-CDMA Systems","context":[{"sec":"sec1","text":" For example, the realization of synchronization is very complex [2], and different orthogonal spreading code should be used.","part":"1"}],"links":{"documentLink":"/document/4425809","pdfSize":"535KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"H.H. Chen, H.W. Chiu, and M. Guizani, \"Orthogonal complementary codes for interference-free CDMA technologies,\" IEEE Wireless Communications, Institute of Electrical and Electronics Engineers Inc., vol. 13, pp. 68-79, Feb. 2006","title":"Orthogonal complementary codes for interference-free CDMA technologies","context":[{"sec":"sec1","text":" Moreover, how to reasonable assign codes for every user is another problem [3].","part":"1"}],"links":{"documentLink":"/document/1593527","pdfSize":"246KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Y.R. Tsai, and J.F. Chang. \"The feasibility of combating multipath interference by chirp spread spectrum techniques over Rayleigh and Rician fading channels,\" IEEE International Symposium on Spread Spectrum Techniques & Applications, New York, IEEE, Piscataway, NJ, USA, pp. 282-286, Jul, 1994.","title":"The feasibility of combating multipath interference by chirp spread spectrum techniques over Rayleigh and Rician fading channels","context":[{"sec":"sec1","text":" It is a kind of spread spectrum technique without using spread spectrum code sequence [4].","part":"1"}],"links":{"documentLink":"/document/379577","pdfSize":"310KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"V. Namias, \"The fractional order fourier transform and its application to quantum mechanics\", J Inst Math Applications, vol. 25, pp. 241-265, Apr. 1980","title":"The fractional order fourier transform and its application to quantum mechanics","context":[{"sec":"sec1","text":" Namias in the Ref. paper [5].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1093/imamat/25.3.241"},"refType":"biblio","id":"ref5"},{"order":"6","text":"D. Mendlovic, H.M. OZAKTAS, and A.W. LOHMANN, \"Self Fourier Transforms and Fractional Fourier Transforms\", Opt Comm, vol. 105, pp. 36-38, Jan. 1994","title":"Self Fourier Transforms and Fractional Fourier Transforms","context":[{"sec":"sec1","text":" Namias' [6].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/0030-4018(94)90289-5"},"refType":"biblio","id":"ref6"},{"order":"7","text":"B. DENG, and R. TAO, \"The analysis of resolution of the discrete fractional fourier transform\" in Proceedings of the First International Conference on Innovative Computing, Information and Control, IEEE Computer Society, Washington DC, USA, vol. 3, pp. 10-13, Oct. 2006","title":"The analysis of resolution of the discrete fractional fourier transform","context":[{"sec":"sec1","text":" In the Ref. paper, [7] the researcher analyzed the characteristics of FrFT and its potential applications in signal processing.","part":"1"}],"links":{"documentLink":"/document/1692104","pdfSize":"116KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"C.D. Wang, Z.P. Zhang and S.Q. Li, \"Interference avoidance using fractional fourier transform in transform domain communication system\" in 9th International Conference on Advanced Communication Technology, NY, United States, Institute of Electrical and Electronics Engineers Inc, vol. 3, pp. 1756-1760, May. 2007","title":"Interference avoidance using fractional fourier transform in transform domain communication system","context":[{"sec":"sec1","text":" Interferences brought by chirp signals can be avoided by taking advantage of the energy centralization property of chirp signal in FrFT domain [8].","part":"1"}],"links":{"documentLink":"/document/4195512","pdfSize":"5504KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"H.T. Qu, L. Qi, X.M. Mu, and S.Y. Yang. \"DOA estimation of coherent wideband LFM signals based on fractional fourier transform\" in Proceedings of the First International Conference on Innovative Computing, Information and Control, Washington DC, USA, IEEE Computer Society, vol. 3, pp. 14-17. Oct. 2006","title":"DOA estimation of coherent wideband LFM signals based on fractional fourier transform","context":[{"sec":"sec1","text":" Based on this property, estimation of signal parameters has good performances by processing chirp signals in FrFT domain [9], [10].","part":"1"}],"links":{"documentLink":"/document/1692106","pdfSize":"129KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"R. Tao, B.Z. Li, and Y. Wang \"Spectral analysis and reconstruction for periodic nonuniformly sampled signals in fractional fourier domain\", IEEE Transactions on Signal Processing, Institute of Electrical and Electronics Engineers Inc., NJ, United States, vol. 55, pp. 3541-3547. Jun. 2007","title":"Spectral analysis and reconstruction for periodic nonuniformly sampled signals in fractional fourier domain","context":[{"sec":"sec1","text":" Based on this property, estimation of signal parameters has good performances by processing chirp signals in FrFT domain [9], [10].","part":"1"}],"links":{"documentLink":"/document/4244738","pdfSize":"823KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"B. Deng, R. Tao, D.F. Ping. \"Study on Chirp-Rate Modulation and Demodulation Based on Fractional Fourier Transform,\" Acta Electronica Sinica, Chinese Institute of Electronics, Beijing, China, vol. 36, pp.1078-1083, Jun. 2008","title":"Study on Chirp-Rate Modulation and Demodulation Based on Fractional Fourier Transform","context":[{"sec":"sec1","text":" However, as a method of noncoherent demodulation, its BER performance is worse than optimal matched demodulation by 6dB [11].","part":"1"}],"refType":"biblio","id":"ref11"}],"articleNumber":"5090250","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A new multiple-access method based on FRACTIONAL FOURIER TRANSFORM","publisher":"IEEE","htmlAbstractLink":"/document/5090250/","displayDocTitle":"A new multiple-access method based on FRACTIONAL FOURIER TRANSFORM","isConference":true,"htmlLink":"/document/5090250/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090250","openAccessFlag":"F","title":"A new multiple-access method based on FRACTIONAL FOURIER TRANSFORM","contentTypeDisplay":"Conferences","mlTime":"PT0.213217S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090268,"references":[{"order":"1","text":"S. Gezici, Z. Tian, G. B. Giannakis, H. Kobayashi, A. F. Molisch, H. V. Poor, and Z. Sahinoglu, \"Localization via ultra-wideband radios,\" IEEE Signal Processing Magazine, vol. 22, issue 4, pp. 70-84, July 2005.","title":"Localization via ultra-wideband radios","context":[{"sec":"sec1","text":" A wide range of applications such as personnel location and tracking for emergency responders, environmental monitoring, warehouse inventory tracking, vehicle locationing, building security, control of home appliances and military applications require accurate locationing systems [1].","part":"1"},{"sec":"sec2","text":" The most frequently used distance measurement method is TOA [1].","part":"1"}],"links":{"documentLink":"/document/1458289","pdfSize":"1381KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"S. Gezici and H. V. Poor, \"Position estimation via ultra-wideband signals,\" Proceedings of the IEEE (Special Issue on UWB Technology and Emerging Applications), to appear.","title":"Position estimation via ultra-wideband signals","context":[{"sec":"sec1","text":" [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"N. Patwari, J. N. Ash, S. Kyperountas, A. O. Hero, R. L. Moses, and N. S. Correal, \"Locating the nodes,\" IEEE Signal Process. Mag., vol. 22, no. 4, pp. 54-69, Jul. 2005.","title":"Locating the nodes","context":[{"sec":"sec1","text":" Relevant work has been carried out to investigate various ranging techniques for UWB, such as received signal strength intensity (RSSI), angle of arrival (AOA), time of arrival (TOA) and time difference of arrival (TDOA) [3].","part":"1"}],"links":{"documentLink":"/document/1458287","pdfSize":"1449KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"K. Yu and I. Oppermann, \"Performance of UWB position estimation based on TOA measurements,\" in Proc. Joint UWBST & IWUWBS, Kyoto, Japan, pp. 400-404, 2004.","title":"Performance of UWB position estimation based on TOA measurements","context":[{"sec":"sec1","text":" Among these, TOA and TDOA are proven to be relatively accurate due to the excellent time resolution robustness in dense multipath environments of the UWB signals [4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"J.Y. Lee and R. A. Scholtz, \"Ranging in a dense multi-path environment using an UWB radio link,\" IEEE J. Sel. Areas Commun., vol. 20, no. 9, pp. 1677-1683, Dec. 2002.","title":"Ranging in a dense multi-path environment using an UWB radio link","context":[{"sec":"sec1","text":" The technique has been successfully employed in the UWB precision assets location system developed by Time Domain [5] [6].","part":"1"}],"links":{"documentLink":"/document/1097833","pdfSize":"723KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"\"Time Domain Precision Real-Time Location System (RTLS) Data Sheet.\" [online]. Available: http://www.timedomain.com/plus.php","title":"Time Domain Precision Real-Time Location System (RTLS) Data Sheet","context":[{"sec":"sec1","text":" The technique has been successfully employed in the UWB precision assets location system developed by Time Domain [5] [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"J. Bachrach and C. Taylor, \"Localization in Sensor Networks,\" [online]. Available: http://people.csail.mit.edu/jrb/Projects/poschap.pdf","title":"Localization in Sensor Networks","context":[{"sec":"sec1","text":" Generally speaking, the range based localization algorithm, called multilateration, tries to solve the problem of finding the best estimate of the target's position using the spheres centered on the nodes whose positions are known (beacons) and radii equals their distances to the target node [7] [8].","part":"1"},{"sec":"sec1","text":" Various mathematical techniques have been applied to multilateration, such as least squares method, Taylor series method, maximum likelihood method, and semi-definite-programming algorithm [7] [9].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/047174414X.ch9"},"refType":"biblio","id":"ref7"},{"order":"8","text":"J. Liu, Y. Zhang, and F. Zhao, \"Robust distributed node localization with error management,\" in Proceedings of the 7th ACM International Symposium on Mobile Ad Hoc Networking and Computing, pp. 250-262, Florence, Italy, May 2006.","title":"Robust distributed node localization with error management","context":[{"sec":"sec1","text":" Generally speaking, the range based localization algorithm, called multilateration, tries to solve the problem of finding the best estimate of the target's position using the spheres centered on the nodes whose positions are known (beacons) and radii equals their distances to the target node [7] [8].","part":"1"},{"sec":"sec2b","text":"This one step multilateration algorithm [8] provides a solution to the multilateration problem using only one least squares operation by converting the \\$n\\$ circle intersections problem into a problem of intersecting \\$n-1\\$ lines.","part":"1"},{"sec":"sec3","text":" Each particle also maintains a memory (pbest) of its previous best position, \\$P_{i}=(p_{i1},p_{i2},p_{i3}, \\ldots p_{iD})\\$ and a velocity along each dimension represented as \\$V_{i}=(v_{i1}, v_{i2}, v_{i3}, \\ldots v_{iD})\\$ [8].","part":"1"}],"links":{},"refType":"biblio","id":"ref8"},{"order":"9","text":"S. Venkatesh and R. M. Buehrer, \"NLOS Mitigation Using Linear Programming in Ultra wideband Location-Aware Networks,\" IEEE Transactions on Vehicular Technology, vol. 56, no. 5, pp.3182-3198, Sep, 2007.","title":"NLOS Mitigation Using Linear Programming in Ultra wideband Location-Aware Networks","context":[{"sec":"sec1","text":" Various mathematical techniques have been applied to multilateration, such as least squares method, Taylor series method, maximum likelihood method, and semi-definite-programming algorithm [7] [9].","part":"1"}],"links":{"documentLink":"/document/4305542","pdfSize":"1004KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"J. Kennedy and R. C. Eberhart. Swarm Intelligence. Morgan Kaufmann. 2001","title":"Swarm Intelligence","context":[{"sec":"sec3","text":"Constants \\$\\psi_{1}\\$ and \\$\\psi_{2}\\$ determine the relative influence of the social and the cognition components, and are often both set to the same value to give each component (the cognition and the social learning rates) equal weight. \\$V_{\\max}\\$, is often used to limit the velocities of the particles and improve the resolution of the search space [10].","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"W. Gao, K. Veeramachaneni, G. Kamath and L. Osadciw, \"A Novel UltraWide Band Locationing System Using Swarm Enabled Learning Approaches\", IEEE Swarm Intelligence Symposium, Nashville, TN, USA. March, 2009.","title":"A Novel UltraWide Band Locationing System Using Swarm Enabled Learning Approaches","context":[{"sec":"sec3","text":" After running a certain number of iterations, particles in the swarm converge to the best estimate for the target's position [11].","part":"1"}],"links":{"documentLink":"/document/4937855","pdfSize":"572KB"},"refType":"biblio","id":"ref11"}],"articleNumber":"5090268","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A particle swarm optimization based multilateration algorithm for UWB sensor network","publisher":"IEEE","htmlAbstractLink":"/document/5090268/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5090268/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"displayDocTitle":"A particle swarm optimization based multilateration algorithm for UWB sensor network","articleId":"5090268","openAccessFlag":"F","title":"A particle swarm optimization based multilateration algorithm for UWB sensor network","contentTypeDisplay":"Conferences","mlTime":"PT0.127411S","lastupdate":"2021-11-07","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090269,"references":[{"order":"1","text":"C. Zhang and D. Mlynski, \"Mapping and hierachical self-organizing neural network for VLSI placement,\" IEEE Trans. on Neural Netwoks, vol. 8, no. 2, pp. 299-314, 1997.","title":"Mapping and hierachical self-organizing neural network for VLSI placement","context":[{"sec":"sec1","text":"The placemen problem is significant for the design of very large scale integration (VLSI) systems [1].","part":"1"}],"links":{"documentLink":"/document/557668","pdfSize":"658KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"J. Cohn, D. Garrod, R. A. Rutenbar and L. R. Charley, Analog Device-level Automation, Kluwer Academic Publishers, 1994.","title":"Analog Device-level Automation","context":[{"sec":"sec1","text":" As the performance of analog circuits is strongly dependent on layout, the location of circuit cells should be seriously determined for the analog layout in order to meet the related constraints, such as symmetry, proximity, etc [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"Y. Tam, E. Young and C. Chu, \"Analog placement with symmetry and other placement constraints,\" Proc. IEEE/ACM Int. Conf. on CAD, 2006, pp. 349-354.","title":"Analog placement with symmetry and other placement constraints","context":[{"sec":"sec1","text":" Although many schemes have been proposed for the analog layout automation, a large majority of the current placement algorithms deploy simulated annealing [3] or evolutionary algorithms [4], whose performance relies on the applied cooling schedule and the construction of perturbation operators.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"J. Cohoon, S. Hegde, N. Martin and S. Richards, \"Distributed genetic algorithms for the floorplan design problem,\" IEEE Trans. on CAD, vol. 10, pp. 483-491, 1991.","title":"Distributed genetic algorithms for the floorplan design problem","context":[{"sec":"sec1","text":" Although many schemes have been proposed for the analog layout automation, a large majority of the current placement algorithms deploy simulated annealing [3] or evolutionary algorithms [4], whose performance relies on the applied cooling schedule and the construction of perturbation operators.","part":"1"},{"sec":"sec4","text":"We compare our work with simulated annealing (\\$SA\\$), genetic algorithm (\\$GA\\$) [4], Hopfield network [5], and Boltzmann machine [6].","part":"1"}],"links":{"documentLink":"/document/75631","pdfSize":"1180KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"H. Kita, H. Odani and Y. Nishikawa, \"Solving a placement problem by means of an analog neural network,\" IEEE Trans. on Industrial Electronics, vol. 39, no. 6, pp. 543-551, 1992.","title":"Solving a placement problem by means of an analog neural network","context":[{"sec":"sec1","text":" [5] proposed a Hopfield network model to handle the placement problem by introducing several schemes (e.g., interconnection modification and weight-factor tuning) for the energy function.","part":"1"},{"sec":"sec4","text":" The second test circuit that we used in this study has 25 cells provided in [5].","part":"1"},{"sec":"sec4","text":"We compare our work with simulated annealing (\\$SA\\$), genetic algorithm (\\$GA\\$) [4], Hopfield network [5], and Boltzmann machine [6].","part":"1"}],"links":{"documentLink":"/document/170974","pdfSize":"713KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"A. Gloria, P. Faraboschi and M. Olivieri, \"Block placement with a boltzmann machine,\" IEEE Trans. CAD, vol. 13, pp. 694-701, 1994.","title":"Block placement with a boltzmann machine","context":[{"sec":"sec1","text":" Gloria et al. presented a neural model called Boltzmann machine to solve the block placement problem on parallel machines [6].","part":"1"},{"sec":"sec4","text":" The first test circuit has 20 cells from [6].","part":"1"},{"sec":"sec4","text":" Reference [6] provides a solution known to be the best optimal for this circuit.","part":"1"},{"sec":"sec4","text":"We compare our work with simulated annealing (\\$SA\\$), genetic algorithm (\\$GA\\$) [4], Hopfield network [5], and Boltzmann machine [6].","part":"1"}],"links":{"documentLink":"/document/285242","pdfSize":"844KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"L. Fang, W. Wilson and T. Li, \"Mean field annealing neural net for quadratic assignment,\" Proc. of INNC, 1990, pp. 282-286.","title":"Mean field annealing neural net for quadratic assignment","context":[{"sec":"sec1","text":"Fang et al. proposed a mean-field neural network model for quadratic assignment [7].","part":"1"},{"sec":"sec3b","text":" Therefore, in this paper we employ the mean-field neural network [7] and normalization of neurons to apply this constraint.","part":"1"},{"sec":"sec3c","text":"As mentioned in Section 1, one of the advantages of the mean-field neural network is that it may achieve the optimal solution at particular temperature without decreasing the temperature [7] [9].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"M. Unaltuna and V. Pitchumani, \"Quadrisectioning based placement with a normalized mean field network,\" Proc.of ISCAS, 1993, pp. 2047-2050.","title":"Quadrisectioning based placement with a normalized mean field network","context":[{"sec":"sec1","text":" And they also provided a good scheme to determine the temperature \\$T_{c}\\$ [8].","part":"1"}],"links":{"documentLink":"/document/394158","pdfSize":"356KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"C. Petexson and J. Anderson, \"Neural networks and NP-complete optimization problems,\" Complex Systems, vol. 2, pp. 59-89, 1988.","title":"Neural networks and NP-complete optimization problems","context":[{"sec":"sec3c","text":"As mentioned in Section 1, one of the advantages of the mean-field neural network is that it may achieve the optimal solution at particular temperature without decreasing the temperature [7] [9].","part":"1"}],"refType":"biblio","id":"ref9"}],"articleNumber":"5090269","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Artificial neural network application in analog layout placement design","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090269/","displayDocTitle":"Artificial neural network application in analog layout placement design","isConference":true,"htmlLink":"/document/5090269/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","articleId":"5090269","openAccessFlag":"F","title":"Artificial neural network application in analog layout placement design","contentTypeDisplay":"Conferences","mlTime":"PT0.076564S","lastupdate":"2021-11-20","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090275,"references":[{"order":"1","text":"Namias V. \"The fractional order Fourier transform and its application to quantum mechanics\", J Inst Math Appl vol:25,pp.241 - 65,1980.","title":"The fractional order Fourier transform and its application to quantum mechanics","context":[{"sec":"sec1","text":"In recent years, the FRFT has been attracted much attention due to its extensive applications in the optics, signal processing, quantum mechanics, pattern recognition [1]\u2013[3].","part":"1"},{"sec":"sec2","text":" Namias in [1].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1093/imamat/25.3.241"},"refType":"biblio","id":"ref1"},{"order":"2","text":"J. W. Goodman, Introduction to Fourier Optics, McGrawHill, New York,1968.","title":"Introduction to Fourier Optics","context":[{"sec":"sec1","text":"In recent years, the FRFT has been attracted much attention due to its extensive applications in the optics, signal processing, quantum mechanics, pattern recognition [1]\u2013[2][3].","part":"1"},{"sec":"sec2","text":" The a-order continuous FRFT is defined as [2]\n where\n \\$\\alpha\\$ is interpreted as a rotation angle of transformed signal for the FRFT. \\${\\cal F}^{a}\\$ denotes the FRFT operator and \\$A_{\\alpha}=\\sqrt{(1-j\\cot\\alpha)/2\\pi}\\$.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"H. M. Ozaktas and D. Mendlovic, \"Fractional Fourier transforms and their optical implementation: II,\" J. Opt. Soc. Amer. A., vol. 10, no. 12,pp. 2522-2531, Dec. 1993.","title":"Fractional Fourier transforms and their optical implementation: II","context":[{"sec":"sec1","text":"In recent years, the FRFT has been attracted much attention due to its extensive applications in the optics, signal processing, quantum mechanics, pattern recognition [1]\u2013[3].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1364/JOSAA.10.002522"},"refType":"biblio","id":"ref3"},{"order":"4","text":"H. M. Ozaktas and D. Mendlovic, \"Fractional Fourier optics, \" J. Opt.Soc. Amer. A., vol. 12, no. 4, pp. 743-751, Apr. 1995.","title":"Fractional Fourier optics","context":[{"sec":"sec1","text":" The FRFT can be interpreted as a rotation of the time-frequency plane and has been proved to relate to other time-varying signal analysis tools, such as Wigner distribution, wavelet trans form [4]\u2013[5].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1364/JOSAA.12.000743"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Lohmann .A .W, Soffer B H. \" Relationship between the Radon-Wigner and the fractional Fourier transform,\". J Opt Soc Amer A, vol. 11,pp 1798-1801,1994.","title":"Relationship between the Radon-Wigner and the fractional Fourier transform,","context":[{"sec":"sec1","text":" The FRFT can be interpreted as a rotation of the time-frequency plane and has been proved to relate to other time-varying signal analysis tools, such as Wigner distribution, wavelet trans form [4]\u2013[5].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1364/JOSAA.11.001798"},"refType":"biblio","id":"ref5"},{"order":"6","text":"C. C. Shih. \"Fractionalization of Fourier Transform,\"Opt. Comm,. Vol.48(118): 495\u223c498, 1995.","context":[{"sec":"sec1","text":" With the development of the application, several types of FRFT have been reported in [6]\u2013[9].","part":"1"},{"sec":"sec2","text":" Shih in [6] and the chirp-type FRFT introduced by V.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"B. H. Zhu, S. T. Liu, and Q. W. Ran, \"Optical image encryption based on multifractional Fourier transforms,\" Optics letters, vol.25(16),pp 1159-1161, 2000.","title":"Optical image encryption based on multifractional Fourier transforms","context":[{"sec":"sec1","text":" With the development of the application, several types of FRFT have been reported in [6]\u2013[7][9].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1364/OL.25.001159"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Ran Q W, Daniel S.Y, C.C.Tsang and Qi Wang , \"General Multifractional Fourier transform Method Based on the Generalized Permutation Matrix Group\" IEEE Trans. Signal Processing, vol. 53, pp 83-98,Jan. 2005","title":"General Multifractional Fourier transform Method Based on the Generalized Permutation Matrix Group","context":[{"sec":"sec1","text":" With the development of the application, several types of FRFT have been reported in [6]\u2013[8][9].","part":"1"},{"sec":"sec3","text":" Here the coefficient \\$B_{n}\\$ is exactly like the expression (17) in [8]. which is the coefficient of the Generalized Multi-FRFT (GMFRFT).","part":"1"},{"sec":"sec3","text":" It is defined as following [8]:\n.","part":"1"}],"links":{"documentLink":"/document/1369653","pdfSize":"893KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"Cariolaro G, Erseghe T, Kraniauskas P, et al., \" Multiplicity of fractional Fourier transforms and their relationships,\" IEEE Trans Signal Processing, vol.48,pp 227-241, 2000.","title":"Multiplicity of fractional Fourier transforms and their relationships","context":[{"sec":"sec1","text":" With the development of the application, several types of FRFT have been reported in [6]\u2013[9].","part":"1"}],"links":{"documentLink":"/document/815493","pdfSize":"419KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"Ozaktas H M, Arikan O, Kutay M A, et al. \"Digital computation of the fractional Fourier transform,\" IEEE Trans Signal Processing, vol. 44: 2141-2150, 1996.","title":"Digital computation of the fractional Fourier transform","context":[{"sec":"sec1","text":" The multiplicity definition of the continuous FRFT are given in [10].","part":"1"},{"sec":"sec3","text":"Cariolaro has presented the multiplicity definition of the continuous FRFT in [10].","part":"1"},{"sec":"sec4","text":" In [10] the order of DFRFT is \\$\\alpha\\in(0.5,1.5)\\$ or \\$\\alpha\\in(2.5,3.5)\\$.","part":"1"},{"sec":"sec4","text":"In fact, the Fig. 3(f) in [10] is as follows:\n\nFig. 3:\nMagnitude of transform of \\$\\alpha=0.5\\$ of \\$\\exp(-i2\\pi x^{2})\\$\n\n\n.","part":"1"},{"sec":"sec4","text":"If the cross axis is taken [\u22124, 4], the Fig. 3 is exactly the Fig. 3(f) in [10].","part":"1"},{"sec":"sec4","text":"Here the figures of the chirp function \\$(f(t)=\\exp(-i\\pi kt^{2}))\\$ used by the discrete algorithm presented in [10]\n\nFig. 4:\nThe discrete FRFT of the chirp function when \\$k\\$ is the different value. \\$({\\rm a}) k=0.2,\\alpha=1.1257+2l;({\\rm b})k=1,\\alpha=1.5+2l\\$; \\$({\\rm c}) k=1.5,\\alpha=1.6257+2l; ({\\rm d}) k=5,\\alpha=1.8743+2l, ({\\rm e}) k=15,\\alpha=1.9576+2l; ({\\rm f})k=30,\\alpha=1.9788+2l\\$.","part":"1"}],"links":{"documentLink":"/document/536672","pdfSize":"1171KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"Pei S C, Yeh M H, Tseng C C. \"Discrete fractional Fourier transform based on orthogonal projections,\" IEEE Trans Signal Processing, vol. 47, 1335-1348, 1999.","title":"Discrete fractional Fourier transform based on orthogonal projections","context":[{"sec":"sec1","text":" The discrete FRFT appears in different kinds of format for the sake of the application [11]\u2013[14].","part":"1"}],"links":{"documentLink":"/document/757221","pdfSize":"571KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"S. C. Pei and M. H. Yeh, \"Improved discrete fractional Fourier transform\", Opt. Lett., vol. 22, pp. 1047-1049, 1997.","title":"Improved discrete fractional Fourier transform","context":[{"sec":"sec1","text":" The discrete FRFT appears in different kinds of format for the sake of the application [11]\u2013[12][14].","part":"1"},{"sec":"sec1","text":"In this paper the multiplicity of the discrete FRFT is presented according to the multiplicity of the continuous FRFT in [12].","part":"1"},{"sec":"sec3","text":"Ozaktas presented a fast discrete algorithm in [12].","part":"1"},{"sec":"sec3","text":" From the expression (4) in [12], the eigendecomposition of the N-point DFRFT is written as the following:\n.","part":"1"},{"sec":"sec3","text":" Obviously, the discrete FRFT in [12] is just the GMFRFT when the sampling points \\$N\\$ in [12] is equal to the periodicity \\$M\\$ in (14).","part":"1"},{"sec":"sec3","text":" Therefore, the discrete FRFT presented in [12] is a special form of the GMFRFT.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1364/OL.22.001047"},"refType":"biblio","id":"ref12"},{"order":"13","text":"S. C. Pei and J. J. Ding, \"The Multiple-Parameter Discrete Fractional Fourier Transform\" IEEE Trans. Signal Processing Letters, vol.13, pp 329 - 332, Jun. 2006","title":"The Multiple-Parameter Discrete Fractional Fourier Transform","context":[{"sec":"sec1","text":" The discrete FRFT appears in different kinds of format for the sake of the application [11]\u2013[13][14].","part":"1"},{"sec":"sec1","text":" For example, in [13] the multiple-parameter discrete FRFT is given and applied in the image encryption successfully.","part":"1"},{"sec":"sec3","text":" Simultaneous Pei has derived another kind discrete FRFT which can satisfy the additivity by using the eigenvectors and eigenvalues of the DFT matrix [13]\u2013[14].","part":"1"},{"sec":"sec3","text":" For example, in [13] the multiple-parameter FRDFT is given and applied in the image encryption successfully.","part":"1"},{"sec":"sec3","text":" For example, in [13], the continuous FRFT integral kernel function that this kind of discrete FRFT corresponds to is the spectral expansion:\n where \\$\\varphi_{k}(t)\\$ denotes the \\$k\\$th Hermite-Gaussian function, and \\$u\\$ is the variable in the \\$\\alpha\\$ th-order fractional domain.","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"Santhanam B, McClellan J H., \"The discrete rotational Fourier transform,\" IEEE Trans Signal Processing, vol. 42, 994-998, 1996.","title":"The discrete rotational Fourier transform","context":[{"sec":"sec1","text":" The discrete FRFT appears in different kinds of format for the sake of the application [11]\u2013[14].","part":"1"},{"sec":"sec3","text":" Simultaneous Pei has derived another kind discrete FRFT which can satisfy the additivity by using the eigenvectors and eigenvalues of the DFT matrix [13]\u2013[14].","part":"1"}],"links":{"documentLink":"/document/492554","pdfSize":"451KB"},"refType":"biblio","id":"ref14"}],"articleNumber":"5090275","formulaStrippedArticleTitle":"The analysis of the discrete fractional Fourier transform algorithms","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5090275/","displayDocTitle":"The analysis of the discrete fractional Fourier transform algorithms","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5090275/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5090275","openAccessFlag":"F","title":"The analysis of the discrete fractional Fourier transform algorithms","contentTypeDisplay":"Conferences","mlTime":"PT0.296711S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090288,"references":[{"order":"1","text":"A. K. Rathore, A. K. S. Bhat and R. Oruganti, \"A Comparison of Soft-Switched DC-DC Converter for Fuel Cell to Utility Interface Application,\" IEEE Power Conversion Conf. (PCC), Japan, 2007, pp. 588-594.","title":"A Comparison of Soft-Switched DC-DC Converter for Fuel Cell to Utility Interface Application","context":[{"sec":"sec1","text":"A high-frequency (HF) transformer isolated DC-DC converter is part of a fuel cell power conditioning system for standalone or utility interface [1] [2] used to boost low fuel cell stack voltage (that can vary with fuel pressure [3]) higher than the peak of the grid or rated load voltage.","part":"1"},{"sec":"sec1","text":" This stepped up DC voltage is converted into line-frequency grid/load compatible AC power supply using an inverter stage [1]\u2013[2].","part":"1"},{"sec":"sec1","text":" Although an active-clamped DC-DC current-fed converter and its analysis and design have been recently published [1] [4], this converter can not maintain ZVS for wide variation in supply voltage and load variations.","part":"1"}],"links":{"documentLink":"/document/4239216","pdfSize":"7177KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"A. K. Rathore, \"High-Frequency Transformer Isolated Power Conditioning Unit for Fuel cells to Utility Interface Application,\" PhD Dissertation, University of Victoria, Victoria, BC, Canada, 2008.","title":"High-Frequency Transformer Isolated Power Conditioning Unit for Fuel cells to Utility Interface Application,","context":[{"sec":"sec1","text":"A high-frequency (HF) transformer isolated DC-DC converter is part of a fuel cell power conditioning system for standalone or utility interface [1] [2] used to boost low fuel cell stack voltage (that can vary with fuel pressure [3]) higher than the peak of the grid or rated load voltage.","part":"1"},{"sec":"sec1","text":" This stepped up DC voltage is converted into line-frequency grid/load compatible AC power supply using an inverter stage [1]\u2013[2].","part":"1"},{"sec":"sec1","text":" Therefore, a modified L-L type active-clamped current-fed ZVS DC-DC converter, shown in Fig. 1 has been proposed for this application [2].","part":"1"},{"sec":"sec2","text":"The specifications and the design values of the converter (Fig. 1) for illustration are [2]: Input voltage \\$V_{in}=22\\$ to 41 V, output voltage \\$V_{{\\rm o}}=350{\\rm V}\\$, output power \\$P_{{\\rm o}}=200{\\rm W}\\$, switching frequency \\$f_{s}=100{\\rm kHz}, L=L_{1}=L_{2}=352\\ \\mu {\\rm H}, L_{s}=4\\ \\mu {\\rm H}, L_{p}=1.6{\\rm mH}, C_{a}=1 \\mu{\\rm F}, C_{1}=C_{2}=0.6\\ {\\rm nF}, C_{a1}=C_{a2}=1.4\\ {\\rm nF},\\ C_{{\\rm o}}=1\\ \\mu{\\rm F}\\$ HF (an electrolytic capacitor of 470 \\$\\mu {\\rm F}\\$ is connected in parallel).","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"P. T. Krein, R. S. Balog and X. Geng, \"High-frequency link inverter for fuel cells based on multiple-carrier PWM,\" IEEE Transactions on Power Electronics, Vol. 19, No. 5, September 2004, pp. 1279-1288.","title":"High-frequency link inverter for fuel cells based on multiple-carrier PWM","context":[{"sec":"sec1","text":"A high-frequency (HF) transformer isolated DC-DC converter is part of a fuel cell power conditioning system for standalone or utility interface [1] [2] used to boost low fuel cell stack voltage (that can vary with fuel pressure [3]) higher than the peak of the grid or rated load voltage.","part":"1"}],"links":{"documentLink":"/document/1331489","pdfSize":"475KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"A. K. Rathore, A. K. S. Bhat, S. Nandi and R. Oruganti, \"Closed Loop Control Design of Two-Inductor Current-Fed Isolated DC-DC Converter for Fuel Cells to Utility Interface Application,\" IEEE IAS Annual Meeting, Alberta, Canada, Oct. 2008.","title":"Closed Loop Control Design of Two-Inductor Current-Fed Isolated DC-DC Converter for Fuel Cells to Utility Interface Application","context":[{"sec":"sec1","text":" Although an active-clamped DC-DC current-fed converter and its analysis and design have been recently published [1] [4], this converter can not maintain ZVS for wide variation in supply voltage and load variations.","part":"1"},{"sec":"sec3a","text":" The current controller design involves defining the current-loop quantitatively and then designing the controller to achieve certain design criteria of phase margin and bandwidth [4]\u2013[7].","part":"1"}],"links":{"documentLink":"/document/4659076","pdfSize":"368KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"R. W. Erickson, \"Fundamentals of Power Electronics,\" Second Edition, 2000, Kluwer Academic Publishers (Book).","context":[{"sec":"sec3a","text":" The current controller design involves defining the current-loop quantitatively and then designing the controller to achieve certain design criteria of phase margin and bandwidth [4]\u2013[5][7].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"N. Mohan, \"Designing Feedback Controllers in Switch Mode DC Power Supplies by PSPice: Explained by Two Examples of Voltage Mode and Current Mode Control,\" Tutorial notes, 1999.","title":"Designing Feedback Controllers in Switch Mode DC Power Supplies by PSPice: Explained by Two Examples of Voltage Mode and Current Mode Control","context":[{"sec":"sec3a","text":" The current controller design involves defining the current-loop quantitatively and then designing the controller to achieve certain design criteria of phase margin and bandwidth [4]\u2013[6][7].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"L.Dixon, \"Average Current Mode Control of Switching Power Supplies,\" Unitrode Power Supply Design Seminar, 1990.","title":"Average Current Mode Control of Switching Power Supplies","context":[{"sec":"sec3a","text":" The current controller design involves defining the current-loop quantitatively and then designing the controller to achieve certain design criteria of phase margin and bandwidth [4]\u2013[7].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"J.-S. Lai, S.-Y. Park, S. Moon and C.-L. Chen, \"A High Efficiency 5-kW Soft-Switched Power Conditioning System for Low Voltage Oxide Fuel Cells,\" IEEE PCC, Nagoya, Japan, 2007, pp. 463-470.","title":"A High Efficiency 5-kW Soft-Switched Power Conditioning System for Low Voltage Oxide Fuel Cells","context":[{"sec":"sec4","text":" For stable and continuous operation of the fuel cells and therefore of the power converter, the average input current should be controlled to be dc, which requires that bandwidths of voltage and current loops are separated far apart with a slow voltage loop and a fast current loop [8].","part":"1"},{"sec":"sec4","text":" The drawback with slow voltage loop is high ripple voltage, which is acceptable for an inverter load [8].","part":"1"}],"links":{"documentLink":"/document/4239198","pdfSize":"4096KB"},"refType":"biblio","id":"ref8"}],"articleNumber":"5090288","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Small signal analysis and closed loop control design of L-L type active-clamped ZVS current-fed isolated DC-DC converter","publisher":"IEEE","displayDocTitle":"Small signal analysis and closed loop control design of L-L type active-clamped ZVS current-fed isolated DC-DC converter","isConference":true,"htmlLink":"/document/5090288/","isStaticHtml":true,"isDynamicHtml":true,"htmlAbstractLink":"/document/5090288/","xploreDocumentType":"Conference Publication","articleId":"5090288","openAccessFlag":"F","title":"Small signal analysis and closed loop control design of L-L type active-clamped ZVS current-fed isolated DC-DC converter","contentTypeDisplay":"Conferences","mlTime":"PT0.103568S","lastupdate":"2021-12-18","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090294,"references":[{"order":"1","text":"Alice Wang and Anantha Chandraksan, \"A l80mv FFT processor using subthreshold circuit techniques,\" in ISSCC. Massachusetts Institute of Technology, 2004, vol. 1, pp. 292-293.","title":"A l80mv FFT processor using subthreshold circuit techniques","context":[{"sec":"sec1","text":" Subthreshold operation is an efficient way to achieve this, and there has been some research reported [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"Evelyn Grossar, Michele Stucchi, Karen Maex, and Wim Dehaene, \"Read stability and write-ability analysis of SRAM cells for nanometer technologies,\" IEEE J. Solid-State Circuits, vol. 41, no. 11, November 2006.","title":"Read stability and write-ability analysis of SRAM cells for nanometer technologies","context":[{"sec":"sec1","text":"Both the read and write stability of conventional 6T SRAM cell degrades with the aggressively scaled supply voltage \\$V_{DD}\\$ [2].","part":"1"}],"links":{"documentLink":"/document/1717680","pdfSize":"1033KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Leland Chang, Robert K. Montoye, Yutaka Nakamura, Kevin A. Batson, Richard J. Eickemeyer, Robert H. Dennard, Wilfrid Haensch, and Damir Jamsek, \"An 8T-SRAM for variability tolerance and low-voltage operation in high-performance caches,\" IEEE J. Solid-State Circuits, vol. 43, no. 4, April 2008.","title":"An 8T-SRAM for variability tolerance and low-voltage operation in high-performance caches","context":[{"sec":"sec1","text":" Several sub-threshold cells have been proposed to replace 6T cell under subthreshold voltage [3]\u2013[6].","part":"1"}],"links":{"documentLink":"/document/4476480","pdfSize":"1093KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Benton Highsmith Calhoun and Anantha P. Chandrakasan, \"A 256-kb 65-nm sub-threshold sram design for ultra-low-voltage operation,\" IEEE J. Solid-State Circuits, vol. 42, no. 3, March 2007.","title":"A 256-kb 65-nm sub-threshold sram design for ultra-low-voltage operation","context":[{"sec":"sec1","text":" Several sub-threshold cells have been proposed to replace 6T cell under subthreshold voltage [3]\u2013[4][6].","part":"1"}],"links":{"documentLink":"/document/4114742","pdfSize":"1831KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Tae-Hyoung Kim, Jason Liu, John Keane, and Chris H. Kim, \"A high-density subthreshold SRAM with data-independent bitline leakage and virtual ground replica scheme,\" in ISSCC, 2007, pp. 330-331.","title":"A high-density subthreshold SRAM with data-independent bitline leakage and virtual ground replica scheme","context":[{"sec":"sec1","text":" Several sub-threshold cells have been proposed to replace 6T cell under subthreshold voltage [3]\u2013[5][6].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"Ik Joon Chang, Jae-Joon Kim, Sang Phill Park, and Kaushik Roy, \"A 32kb 10t subthreshold sram array with bit-interliving and differential read scheme in 90nm cmos,\" pp. 388-389, 2008.","title":"A 32kb 10t subthreshold sram array with bit-interliving and differential read scheme in 90nm cmos","context":[{"sec":"sec1","text":" Several sub-threshold cells have been proposed to replace 6T cell under subthreshold voltage [3]\u2013[6].","part":"1"},{"sec":"sec1","text":" For example, the average SNM of the 10T cell in[6] increases to 98.0mV with \\$0.3V\\$ supply voltage, approximately three times of that for 6T cell.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"T. Calin, M. Nicolaidis, and R. Velazco, \"Upset hardened memory disign for submicron cmos technology,\" IEEE TRANSACTIONS ON NUCLEAR SCIENCE, vol. 43, no. 6, December 1996.","title":"Upset hardened memory disign for submicron cmos technology","context":[{"sec":"sec1","text":" However, when it comes to high reliability and fault tolerant applications, a radiation harden design is necessary, such as Dual Interlocked Storage Cell which is insensitive to radiation induced single event upsets[7].","part":"1"}],"links":{"documentLink":"/document/556880","pdfSize":"642KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Tai-Hua Chen, Jinhui Chen, Lawrence T. Clark, Jonathan E. Knudsen, and Giby Samson, \"Ultra-low power radiation harden by design memory circuits,\" IEEE TRANSACTIONS ON NUCLEAR SCIENCE, vol. 54, no. 6, December 2007.","title":"Ultra-low power radiation harden by design memory circuits","context":[{"sec":"sec2","text":"As a Radiation Harden by Design (RHBD) memory cell design, DICE cell provides SEU immunity and is a good choice in sub-threshold memory circuits[8].","part":"1"}],"links":{"documentLink":"/document/4395085","pdfSize":"1021KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"A.Chisanthopoulos, Y.Moisiadis, Y.Tsiatouhas, and A.Arapoyanni, \"Comparative study of different current mode sense amplifiers in submicron cmos technology,\" IEE Proc-Circuits Devices Syst, vol. 149, no. 3, June 2002.","title":"Comparative study of different current mode sense amplifiers in submicron cmos technology","context":[{"sec":"sec3","text":" Therefore, the Differential Latch Type (DLT) sense amplifier is applied in this design[9], which, however, brings the problem of how to generate the sense clock.","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"Bharadwaj S. Amrutur and Mark A. Horowitz, \"A replica technique for wordline and sense control in lowpower sram's,\" IEEE J. Solid-State Circuits, vol. 33, no. 8, August 1998.","title":"A replica technique for wordline and sense control in lowpower sram's","context":[{"sec":"sec3","text":" A self-timed sense scheme based on replica technique is proposed in [10], in which dummy cells are used to drive the dummy bitline to get sense clock.","part":"1"}],"links":{"documentLink":"/document/705359","pdfSize":"222KB"},"refType":"biblio","id":"ref10"}],"articleNumber":"5090294","formulaStrippedArticleTitle":"AN ultra low power fault tolerant SRAM design in 90nm CMOS","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"htmlAbstractLink":"/document/5090294/","displayDocTitle":"AN ultra low power fault tolerant SRAM design in 90nm CMOS","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090294/","articleId":"5090294","openAccessFlag":"F","title":"AN ultra low power fault tolerant SRAM design in 90nm CMOS","contentTypeDisplay":"Conferences","mlTime":"PT0.12308S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090295,"references":[{"order":"1","text":"D. J. C. MacKay, \"Good error-correcting codes based on very sparse matrices,\" IEEE Trans. Inform. Theory, vol. 45, no. 2, pp. 399-431, Mar. 1999.","title":"Good error-correcting codes based on very sparse matrices","context":[{"sec":"sec1","text":"Since the re\u2013discovery of Low Density Parity\u2013Check (LDPC) codes in [1], codes defined on graphs and their associated iterative decoding algorithms based on the Belief Propagation (BP) framework [2] have been widely studied as a means of approaching the ultimate performance limits of various noisy channels [3], [4].","part":"1"}],"links":{"documentLink":"/document/748992","pdfSize":"1422KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"F. R. Kschischang, B. J. Frey, and H. -A. Loeliger, \"Factor graphs and the sum-product algorithm,\" IEEE Trans. Inform. Theory, vol. 47, no. 2, pp. 498-519, Feb. 2001.","title":"Factor graphs and the sum-product algorithm","context":[{"sec":"sec1","text":"Since the re\u2013discovery of Low Density Parity\u2013Check (LDPC) codes in [1], codes defined on graphs and their associated iterative decoding algorithms based on the Belief Propagation (BP) framework [2] have been widely studied as a means of approaching the ultimate performance limits of various noisy channels [3], [4].","part":"1"},{"sec":"sec2","text":" We can distinguish between two main decoding algorithms, namely the complete BP [2], [12] and the Min-Sum algorithm [7].","part":"1"}],"links":{"documentLink":"/document/910572","pdfSize":"455KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"T. J. Richardson, A. Shokrollahi, and R. Urbanke, \"Design of capacity-approaching irregular low-density parity-check codes,\" IEEE Trans. Inform. Theory, vol. 47, no. 2, pp. 619-637, Feb. 2001.","title":"Design of capacity-approaching irregular low-density parity-check codes","context":[{"sec":"sec1","text":"Since the re\u2013discovery of Low Density Parity\u2013Check (LDPC) codes in [1], codes defined on graphs and their associated iterative decoding algorithms based on the Belief Propagation (BP) framework [2] have been widely studied as a means of approaching the ultimate performance limits of various noisy channels [3], [4].","part":"1"}],"links":{"documentLink":"/document/910578","pdfSize":"505KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"T. Richardson and R. Urbanke, \"The renaissance of Gallager's low-density parity-check codes,\" IEEE Commun. Mag., vol. 41, no. 8, pp. 126-131, Aug. 2003.","title":"The renaissance of Gallager's low-density parity-check codes","context":[{"sec":"sec1","text":"Since the re\u2013discovery of Low Density Parity\u2013Check (LDPC) codes in [1], codes defined on graphs and their associated iterative decoding algorithms based on the Belief Propagation (BP) framework [2] have been widely studied as a means of approaching the ultimate performance limits of various noisy channels [3], [4].","part":"1"}],"links":{"documentLink":"/document/1222728","pdfSize":"95KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"I. Std 802.16e, \"Draft IEEE standard for local and metropolitan area networks, Part 16: Air interface for fixed and mobile broadband wireless access systems,\" Feb. 2006.","context":[{"sec":"sec1","text":" Due to their excellent performance, codes defined on graphs and iterative decoders have also been adopted in communication standards such as the IEEE802.16e (WiMAX Broadband Wireless Networks) [5] and DVB\u2013S2 (Digital Satellite Video Broadcasting) [6].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"A. Morello and V. Mignone, \"DVB-S2: The second generation standard for satellite broad-band services,\" Proc. IEEE, vol. 94, pp. 210-227, Jan. 2006.","title":"DVB-S2: The second generation standard for satellite broad-band services","context":[{"sec":"sec1","text":" Due to their excellent performance, codes defined on graphs and iterative decoders have also been adopted in communication standards such as the IEEE802.16e (WiMAX Broadband Wireless Networks) [5] and DVB\u2013S2 (Digital Satellite Video Broadcasting) [6].","part":"1"}],"links":{"documentLink":"/document/1566630","pdfSize":"1054KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"M. P. C. Fossorier, M. Mihaljevic, and H. Imai, \"Reduced complexity iterative decoding of low density parity check codes based on belief propagation,\" IEEE Trans. Commun., vol. 47, no. 5, pp. 673-680, May 1999.","title":"Reduced complexity iterative decoding of low density parity check codes based on belief propagation","context":[{"sec":"sec1","text":"In the literature, several BP\u2013based iterative decoding algorithms are available (see [7], [8], [9], [10] and references therein) that trade\u2013off better performance with increased implementation complexity.","part":"1"},{"sec":"sec1","text":" Out of these available algorithms, the Min\u2013Sum decoder developed in [7] was chosen, since it lends itself to the simplest implementation.","part":"1"},{"sec":"sec2","text":" We can distinguish between two main decoding algorithms, namely the complete BP [2], [12] and the Min-Sum algorithm [7].","part":"1"},{"sec":"sec2","text":" The Min-Sum algorithm [7] is a reduced complexity variant of the complete BP algorithm that simplifies the update rule at the check nodes by replacing the complex tanh and tanh\u22121 functions with simpler approximations.","part":"1"}],"links":{"documentLink":"/document/768759","pdfSize":"189KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"J. Chen, A. Dolakia, E. Eleftheriou, M. P. C. Fossorier, and X. Hu, \"Reduced-complexity decoding of LDPC codes,\" IEEE Trans. Commun., vol. 53, no. 8, pp. 1288-1299, Aug. 2005.","title":"Reduced-complexity decoding of LDPC codes","context":[{"sec":"sec1","text":"In the literature, several BP\u2013based iterative decoding algorithms are available (see [7], [8], [9], [10] and references therein) that trade\u2013off better performance with increased implementation complexity.","part":"1"}],"links":{"documentLink":"/document/1495850","pdfSize":"762KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"J. Zhang, M. P. C. Fossorier, D. Gu, and J. Zhang, \"Two-dimensional correction for Min-Sum decoding of irregular LDPC codes,\" IEEE Commun. Lett., vol. 10, no. 3, pp. 180-182, Mar. 2006.","title":"Two-dimensional correction for Min-Sum decoding of irregular LDPC codes","context":[{"sec":"sec1","text":"In the literature, several BP\u2013based iterative decoding algorithms are available (see [7], [8], [9], [10] and references therein) that trade\u2013off better performance with increased implementation complexity.","part":"1"}],"links":{"documentLink":"/document/1603377","pdfSize":"172KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"J. Chen and M. P. C. Fossorier, \"Density evolution for two improved BP-based decoding algorithms of LDPC codes,\" IEEE Commun. Lett., vol. 6, no. 5, pp. 208-210, May 2002.","title":"Density evolution for two improved BP-based decoding algorithms of LDPC codes","context":[{"sec":"sec1","text":"In the literature, several BP\u2013based iterative decoding algorithms are available (see [7], [8], [9], [10] and references therein) that trade\u2013off better performance with increased implementation complexity.","part":"1"}],"links":{"documentLink":"/document/1001666","pdfSize":"198KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"R. M. Tanner, \"A recursive approach to low complexity codes,\" IEEE Trans. Inform. Theory, vol. 27, no. 5, pp. 533-547, Sept. 1981.","title":"A recursive approach to low complexity codes","context":[{"sec":"sec2","text":" The parity check matrix H can be viewed as a bipartite graph, known as a Tanner graph [11], with \\$n\\$ variable nodes and \\$m=n-k\\$ check nodes.","part":"1"}],"links":{"documentLink":"/document/1056404","pdfSize":"1849KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"C. B. Schlegel and L. C. Perez, Trellis and Turbo Coding. Piscataway, NJ: Wiley - IEEE Press, 2004.","title":"Trellis and Turbo Coding","context":[{"sec":"sec2","text":" The general class of soft decision decoding algorithms for codes defined on graphs are called \u201cmessage passing\u201d algorithms [12], [13].","part":"1"},{"sec":"sec2","text":" We can distinguish between two main decoding algorithms, namely the complete BP [2], [12] and the Min-Sum algorithm [7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/0471667846"},"refType":"biblio","id":"ref12"},{"order":"13","text":"E. Biglieri, Coding for Wireless Channels. New York, NY: Springer, 2005.","title":"Coding for Wireless Channels","context":[{"sec":"sec2","text":" The general class of soft decision decoding algorithms for codes defined on graphs are called \u201cmessage passing\u201d algorithms [12], [13].","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"S. Mohl, The Mitrion-C Programming Language. Mitrionics Inc., 2005.","title":"The Mitrion-C Programming Language","context":[{"sec":"sec3a","text":"Mitrion-C [14] belongs to the family of high level languages (HLLs) that have emerged in recent years as a new paradigm in reconfigurable computing.","part":"1"},{"sec":"sec3a","text":" The software development cycle is performed using the Mitrion Software Development Kit (SDK) [14].","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"S. Graphics Inc., Reconfigurable Application-Specific Computing User's Guide, 007th ed., 2006.","context":[{"sec":"sec3a","text":" The RASC [15] architecture is an example of a high performance reconfigurable computing (HPRC) system, using traditional microprocessors along with FPGAs to provide hardware acceleration.","part":"1"},{"sec":"sec3a","text":" The RASC Abstraction Layer [15] provides an application programming interface (API) between the Altix and the RASC hardware, enabling data movement between the Altix and the FPGA external RAMs.","part":"1"},{"sec":"sec3b","text":" Interfacing of the host program with the FPGA system is accomplished by means of RASC Library [15] abstraction layer calls.","part":"1"}],"refType":"biblio","id":"ref15"},{"order":"16","text":"-, SGI Altix 350 System User's Guide, Mountain View, CA, 2004.","title":"SGI Altix 350 System User's Guide","context":[{"sec":"sec3a","text":" In this paper, the hardware implementation is performed on an SGI Altix 350 [16] system, comprised of eight Intel 1.5 GHz.","part":"1"}],"refType":"biblio","id":"ref16"},{"order":"17","text":"J. Koo, D. Fernandez, A. Haddad, and W. J. Gross, \"Evaluation of a high-level-language methodology for high-performance reconfigurable computers,\" in Proc. IEEE 18th International Conference on Application-Specific Systems, Architectures and Processors, Montreal, QC, Canada, July 2007, pp. 30-35.","title":"Evaluation of a high-level-language methodology for high-performance reconfigurable computers","context":[{"sec":"sec3a","text":" A more detailed description of the RASC RC100 system, as well as Mitrion-C can be found in [17].","part":"1"}],"links":{"documentLink":"/document/4429954","pdfSize":"540KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"J. G. Proakis, Digital Communications, 4th ed. McGraw-Hill, 2001.","title":"Digital Communications","context":[{"sec":"sec4","text":" Also plotted in Fig. 5 is the analytical probability of error for uncoded BPSK [18] given by \\$P_{BPSK}=Q\\left(\\sqrt{2E_{b}/N_{0}}\\right)\\$.","part":"1"}],"refType":"biblio","id":"ref18"}],"articleNumber":"5090295","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Design and FPGA implementation of iterative decoders for codes on graphs","publisher":"IEEE","htmlAbstractLink":"/document/5090295/","displayDocTitle":"Design and FPGA implementation of iterative decoders for codes on graphs","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090295/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090295","openAccessFlag":"F","title":"Design and FPGA implementation of iterative decoders for codes on graphs","contentTypeDisplay":"Conferences","mlTime":"PT0.141972S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090301,"references":[{"order":"1","text":"B. H. Maranda, \"On the False Alarm Probability for an Overlapped FFT Processor,\" IEEE Trans. AES, vol. 32, no. 4, pp. 1452-1456, October 1996.","title":"On the False Alarm Probability for an Overlapped FFT Processor","context":[{"sec":"sec1","text":" Also see [1] for a special case).","part":"1"}],"links":{"documentLink":"/document/543866","pdfSize":"520KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"S. Wang and R. Inkol, \"Operating Characteristics of the Wideband FFT Filter Bank J-out-of-L CFAR Detector,\" DRDC Ottawa TR 2003-236.","title":"Operating Characteristics of the Wideband FFT Filter Bank J-out-of-L CFAR Detector","context":[{"sec":"sec1","text":" An important variation of the summation detector, namely the J-out-of- \\$L\\$ detector, has been proposed to better deal with situations where impulsive noise may play a crucial role [2].","part":"1"},{"sec":"sec2","text":"For \\$\\gamma=0\\$, the threshold \\$T\\$ for a given \\$P_{fa}\\$ for the \\$J\\$-out-of-\\$L\\$ detector can be computed by solving the following two equations (Section 3, [2]):\n where \\$q,\\ 0\\leq q\\leq 1\\$, is the probability of false alarm of the summation detector with a single input data block, \\$\\left(\\matrix{\nL\\cr\nl\n}\\right)= {L! \\over l!(L-l)!}\\$ is the binomial coefficient, \\$\\mu_{1} > \\mu_{2} > \\cdots > \\mu_{N} > 0\\$ are the \\$N\\$ distinct positive eigenvalues of the positive-definite \\$N\\times N\\$ Hermitian matrix H given by:\n and \\$A_{k},\\ 1\\leq k\\leq N\\$, are computed by:\n.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"S. Wang, F. Patenaude and R. Inkol, \"Computation of the Normalized Detection Threshold for the FFT Filter Bank-Based Summation CFAR Detector,\" Journal of Computers, vol. 2, no. 6, pp. 35-48, August 2007.","title":"Computation of the Normalized Detection Threshold for the FFT Filter Bank-Based Summation CFAR Detector","context":[{"sec":"sec1","text":" To overcome these difficulties, two approximations, the Gaussian and Pearson approximations, have been derived for the summation detector [3]\u2013[4].","part":"1"},{"sec":"sec1","text":" This paper is partly based on the studies in [3]\u2013[4] and derives easily implementable accurate approximations to the normalized detection threshold for the J-out-of- \\$L\\$ detector.","part":"1"},{"sec":"sec2","text":" In this paper, we shall formulate two approximations to the normalized detection threshold, for the \\$J\\$-out-of-\\$L\\$ detector, based on the results in [3] and [4].","part":"1"},{"sec":"sec3","text":"([3]) Assume \\$N\\geq 2\\$.","part":"1"},{"sec":"sec3","text":"The claims \\$g^{\\prime}(p) > 0\\$ and \\$g^{\\prime\\prime}(p) < 0\\$ were proved in [3].","part":"1"},{"sec":"sec3","text":" The identities of (21) can be proved using Lemma 1 in [3].","part":"1"},{"sec":"sec4","text":" To be consistent with [3] \u2013 [4], in the rest of this paper, the window function \\${\\bf w}=[w_{0}, w_{1}, \\cdots, w_{MK-1}]^{t}\\$ will always be assumed to be normalized:.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.4304/jcp.2.6.35-48"},"refType":"biblio","id":"ref3"},{"order":"4","text":"S. Wang, F. Patenaude, R. Inkol and S. Rajan, \"Comparison of Gaussian and Pearson Approximations to the Normalized Detection Threshold for the FFT Filter Bank-Based Summation CFAR Detector,\" Proceedings of CCECE 2008, pp. 1049-1053, May 2008.","title":"Comparison of Gaussian and Pearson Approximations to the Normalized Detection Threshold for the FFT Filter Bank-Based Summation CFAR Detector","context":[{"sec":"sec1","text":" To overcome these difficulties, two approximations, the Gaussian and Pearson approximations, have been derived for the summation detector [3]\u2013[4].","part":"1"},{"sec":"sec1","text":" It is known that the Pearson approximation outperforms the Gaussian approximation for the summation detector [4].","part":"1"},{"sec":"sec1","text":" This paper is partly based on the studies in [3]\u2013[4] and derives easily implementable accurate approximations to the normalized detection threshold for the J-out-of- \\$L\\$ detector.","part":"1"},{"sec":"sec2","text":" It should be emphasized that, if the ordering of entries of the data vector \\${\\bf S}_{l}\\$ is reversed, then the FFT rather than the IFFT matrix should be used, as was the case in [4].","part":"1"},{"sec":"sec2","text":" In this paper, we shall formulate two approximations to the normalized detection threshold, for the \\$J\\$-out-of-\\$L\\$ detector, based on the results in [3] and [4].","part":"1"},{"sec":"sec4","text":"The Gaussian and Pearson approximations derived for the summation detector [4] can be applied to obtain corresponding approximations to \\$T_{L,J}(P_{fa})\\$ for the \\$J\\$-out-of-\\$L\\$ detector.","part":"1"},{"sec":"sec4","text":" To be consistent with [3] \u2013 [4], in the rest of this paper, the window function \\${\\bf w}=[w_{0}, w_{1}, \\cdots, w_{MK-1}]^{t}\\$ will always be assumed to be normalized:.","part":"1"},{"sec":"sec4","text":" As mentioned in [4], \\$P_{1}\\$ and \\$P_{3}\\$ are almost linear and \\$P_{2}\\$ is essentially a constant.","part":"1"}],"links":{"documentLink":"/document/4564697","pdfSize":"664KB"},"refType":"biblio","id":"ref4"}],"articleNumber":"5090301","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Numerical computation of the normalized detection threshold for the FFT J-out-of-L detector","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090301/","isConference":true,"htmlLink":"/document/5090301/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","displayDocTitle":"Numerical computation of the normalized detection threshold for the FFT J-out-of-L detector","articleId":"5090301","openAccessFlag":"F","title":"Numerical computation of the normalized detection threshold for the FFT J-out-of-L detector","contentTypeDisplay":"Conferences","mlTime":"PT0.064042S","lastupdate":"2021-08-14","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090312,"references":[{"order":"1","text":"WEC, \"Deciding the Future: Energy Policy Scenarios to 2050,\" World Energy Council, September, 2007.","title":"Deciding the Future: Energy Policy Scenarios to 2050","context":[{"sec":"sec1","text":"Fossil fuels have been excessively consumed and the reserves have been rapidly depleted much faster than new ones are being formed for decade year [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"A.L. Naikodi, and G.S. Rao, \"Efficient Operation of AC Voltage Controller Fed Induction Machine for Wave Power Generation,\" Proceedings of the 1996 International Conference on Power Electronics, Drives and Energy Systems for Industrial Growth, vol. 1, pp. 265-270, 8-11 Jan 1996.","title":"Efficient Operation of AC Voltage Controller Fed Induction Machine for Wave Power Generation","context":[{"sec":"sec1","text":" The world wide wave power potential is assumed about 2.5TW and approximately 1 % to 5% of the annual worldwide electricity demand can be supplied by the wave energy [2], [3].","part":"1"}],"links":{"documentLink":"/document/539551","pdfSize":"520KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"M. Ruellan, H. Ben Ahmed, B. Multon, C. Josset, A. Babarit, and A.H. Clement, \"Design Methodology for a SEAREV Wave Energy Converter,\" IEEE International Electric Machines & Drives Conference, IEMDC '07, vol. 2, pp. 1384-1389, 2007.","title":"Design Methodology for a SEAREV Wave Energy Converter","context":[{"sec":"sec1","text":" The world wide wave power potential is assumed about 2.5TW and approximately 1 % to 5% of the annual worldwide electricity demand can be supplied by the wave energy [2], [3].","part":"1"}],"links":{"documentLink":"/document/4270851","pdfSize":"5893KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"J. Falnes, \"A Review of Wave-Energy Extraction,\" Marine Structures, vol. 20, no. 4, pp. 185-201, 2007.","title":"A Review of Wave-Energy Extraction","context":[{"sec":"sec1","text":" Since the wave energy has abundance, green features and also wave power intensity is about five and ten times bigger than the wind and solar energy intensities, respectively that make it attractive and practical alternative energy source [4].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.marstruc.2007.09.001"},"refType":"biblio","id":"ref4"},{"order":"5","text":"P. Beirao, M.J.G.C. Mendes, D. Valerio, and J. Costa, \"Control of the Archimedes Wave Swing using Neural Networks,\" European Wave and Tidal Energy Conference, EWTEC, 2007.","title":"Control of the Archimedes Wave Swing using Neural Networks","context":[{"sec":"sec1","text":" There are many variable configurations for Wave Energy Converters (WECs) such as shoreline, nearshore and offshore [5], [6].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"A.T. Jones, and A. Westwood, \"Recent Progress in Offshore Renewable Energy Technology Development,\" IEEE Power Engineering Society General Meeting, vol. 2, pp. 2017-2022, 2005.","title":"Recent Progress in Offshore Renewable Energy Technology Development","context":[{"sec":"sec1","text":" There are many variable configurations for Wave Energy Converters (WECs) such as shoreline, nearshore and offshore [5], [6].","part":"1"}],"links":{"documentLink":"/document/1489372","pdfSize":"2526KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"C. Wang, L. Wang, L. Shi, and Y. Ni, \"A Survey on Wind Power Technologies in Power Systems,\" IEEE Power Engineering Society General Meeting, Tampa, FL, USA, 24-28 June 2007.","title":"A Survey on Wind Power Technologies in Power Systems","context":[{"sec":"sec1","text":" There are different types of HPS, which imply different combinations of renewable energy systems (RESs), nonrenewable energy systems and storage systems (battery, flywheel, hydrogen/fuel-cell, hydropower etc.) can be used to constitute HPSs [7]\u2013[9].","part":"1"}],"links":{"documentLink":"/document/4275598","pdfSize":"156KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"L. Wang, and K.H. Liu, \"Implementation of a Web-based Real-time Monitoring and Control System for a Hybrid Wind-Pv-Battery Renewable Energy System,\" International Conference on Intelligent Systems Applications to Power Systems, ISAP 2007, Toki Messe, Niigata, November, pp.1-6, 2007.","title":"Implementation of a Web-based Real-time Monitoring and Control System for a Hybrid Wind-Pv-Battery Renewable Energy System","context":[{"sec":"sec1","text":" There are different types of HPS, which imply different combinations of renewable energy systems (RESs), nonrenewable energy systems and storage systems (battery, flywheel, hydrogen/fuel-cell, hydropower etc.) can be used to constitute HPSs [7]\u2013[8][9].","part":"1"}],"links":{"documentLink":"/document/4441615","pdfSize":"1761KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"W. Carter, and B.M. Diong, \"Model of a Regenerative Fuel cell-Supported Wind Turbine AC Power Generating System,\" 39 IEEE Industry Applications IAS Annual Meeting Conference, vol. 4, pp. 2778-2785, 2004.","title":"Model of a Regenerative Fuel cell-Supported Wind Turbine AC Power Generating System","context":[{"sec":"sec1","text":" There are different types of HPS, which imply different combinations of renewable energy systems (RESs), nonrenewable energy systems and storage systems (battery, flywheel, hydrogen/fuel-cell, hydropower etc.) can be used to constitute HPSs [7]\u2013[9].","part":"1"}],"links":{"documentLink":"/document/1348867","pdfSize":"409KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"J.K.H. Shek, D.E. Macpherson, M.A. Mueller, and J. Xiang, \"Reaction Force Control of a Linear Electrical Generator for Direct Drive Wave Energy Conversion,\" IET Renewable Power Generation, vol. 1, no. 1, pp. 17-24, 2007.","title":"Reaction Force Control of a Linear Electrical Generator for Direct Drive Wave Energy Conversion","context":[{"sec":"sec2b","text":" In this study, the permanent magnet linear generator (PMLG) is modeled [10], [11].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/iet-rpg:20060028","pdfSize":"483KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"F.T. Pinto, and R. Silva, \"Specific Kinetic Energy Concept for Regular Waves,\" Ocean Engineering, vol. 33, no. 10, pp. 1283-1298, 2006.","title":"Specific Kinetic Energy Concept for Regular Waves","context":[{"sec":"sec2b","text":" In this study, the permanent magnet linear generator (PMLG) is modeled [10], [11].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.oceaneng.2005.10.003"},"refType":"biblio","id":"ref11"},{"order":"12","text":"J.T. Bialasiewicz, and E. Muljadi, \"Analysis of Renewable-Energy Systems Using Rpm-Sim Simulator,\" IEEE Transactions on Industrial Electronics, vol. 53, no. 4, pp.1137-1143, 2006.","title":"Analysis of Renewable-Energy Systems Using Rpm-Sim Simulator","context":[{"sec":"sec2c","text":"By the reason of an intermittent feature of wave, the renewable energy system needs the energy storage to feed the loads without undesirable disturbances and to ensure stability, power quality and reliability [12].","part":"1"}],"links":{"documentLink":"/document/1667911","pdfSize":"720KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"A.H. Shahirinia, S.M.M. Tafreshi, A.H. Gastaj, and A.R. Moghaddamjoo, \"Optimal Sizing of Hybrid Power System Using genetic Algorithm,\" International Conference on Future Power Systems, November, 2005.","title":"Optimal Sizing of Hybrid Power System Using genetic Algorithm","context":[{"sec":"sec2c","text":" During the battery design for the renewable energy system, the following system requirements should be taken in consideration [13]: Voltage and current; Charge and discharge rates and duration; Operating temperature during charge and discharge; Life in number of charge and discharge cycles; Cost, size, and weight constraints.","part":"1"}],"links":{"documentLink":"/document/1600587","pdfSize":"3917KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"I.H. Altas, and A.M. Sharaf, \"Novel Maximum Power Fuzzy Logic Controller for Photovoltaic Solar Energy Systems,\" Renewable Energy, doi:10.1016/j.renene.2007.03.002.","title":"Novel Maximum Power Fuzzy Logic Controller for Photovoltaic Solar Energy Systems","context":[{"sec":"sec3","text":" More detailed information about the Matlab/Simulink modeling of the FLC used here can be found in [14], [15].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.renene.2007.03.002"},"refType":"biblio","id":"ref14"},{"order":"15","text":"I.H. Altas, and A.M. Sharaf, \"A Generalized Direct Approach for Designing Fuzzy Logic Controllers in Matlab/Simulink GUI Environment,\" International Journal of Information Technology and Intelligent Computing, Int. J. IT&IC no.4, vol.1, 2007.","context":[{"sec":"sec3","text":" More detailed information about the Matlab/Simulink modeling of the FLC used here can be found in [14], [15].","part":"1"}],"refType":"biblio","id":"ref15"}],"articleNumber":"5090312","formulaStrippedArticleTitle":"A novel fuzzy logic tansigmoid controller for Wave Energy Converter-grid interface DC energy utilization farm","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5090312/","displayDocTitle":"A novel fuzzy logic tansigmoid controller for Wave Energy Converter-grid interface DC energy utilization farm","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5090312/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5090312","openAccessFlag":"F","title":"A novel fuzzy logic tansigmoid controller for Wave Energy Converter-grid interface DC energy utilization farm","contentTypeDisplay":"Conferences","mlTime":"PT0.24924S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090314,"references":[{"order":"1","text":"E. Malavasi, E. Charbon, E. Felt, and A. Sangiovanni-Vincentelli, \"Automation of IC layout with analog constraints,\" IEEE Trans. Comput.- Aided Design Integr. Circuits Syst., vol. 15, no. 8, pp. 923-942, Aug. 1996.","title":"Automation of IC layout with analog constraints","context":[{"sec":"sec1","text":" Malvasi et al. developed a fully integrated constraint-driven analog layout system [1].","part":"1"}],"links":{"documentLink":"/document/511572","pdfSize":"2763KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"K. Lampaert, G. Gielen, and W. Sansen, Analog Layout Generation for Performance and Manufacturability, Boston: Kluwer Academic Publishers, 1999.","title":"Analog Layout Generation for Performance and Manufacturability","context":[{"sec":"sec1","text":" LAYLA [2] considers performance and manufacturability issues in the device-level analog layout automation.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-1-4757-4501-6"},"refType":"biblio","id":"ref2"},{"order":"3","text":"L. Zhang, U. Kleine, and Y. Jiang, \"An automated design tool for analog layouts,\" IEEE Trans. on Very Large Scale Integration Systems, vol. 14, pp. 881-894, Aug. 2006.","title":"An automated design tool for analog layouts","context":[{"sec":"sec1","text":" In contrast, a layout synthesis tool called ALADIN [3] was developed to incorporate designers' knowledge and experience into the synthesis process.","part":"1"}],"links":{"documentLink":"/document/1664908","pdfSize":"2218KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"N. Jangkrajarng, S. Bhattacharya, R. Hartono, and C. Shi, \"IPRAIL - Intellectual property reuse-based analog IC layout automation,\" Integration. VLSI J., vol. 36, no. 4, pp. 237-262, Nov. 2003.","title":"IPRAIL - Intellectual property reuse-based analog IC layout automation","context":[{"sec":"sec1","text":"For analog intellectual property (IP) reuse purpose, Jangkrajarng et al. proposed a template-based tool called IPRAIL that automatically retargets existing analog layout for technology migration and updated specifications [4].","part":"1"},{"sec":"sec2a","text":" Parasitic-aware layout retargeting can be solved as a general compaction problem plus additional geometric constraints due to parasitics [4].","part":"1"},{"sec":"sec2b","text":" Finally, a target layout is generated by solving the formed compaction problem with a nonlinear programming solver supported by graph techniques [4].","part":"1"},{"sec":"sec4","text":"The proposed algorithm and design flow have been implemented in C++ and integrated into IPRAIL [4].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.vlsi.2003.08.004"},"refType":"biblio","id":"ref4"},{"order":"5","text":"L. Zhang, N. Jangkrajarng, S. Bhattacharya, and C. Shi, \"Parasitic-aware optimization and retargeting of analog layouts: a symbolic-template approach,\" IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 27, no. 5, pp. 791-829, May .2008.","title":"Parasitic-aware optimization and retargeting of analog layouts: A symbolic-template approach","context":[{"sec":"sec1","text":"Zhang et al. further proposed a parasitic-aware optimization algorithm as an effective solution to analog layout retargeting [5].","part":"1"},{"sec":"sec1","text":" Compared to the separate parasitic bound generation [5], this approach features direct modeling of performance constraints into geometry-based global optimization using numerical sensitivities [6].","part":"1"},{"sec":"sec3c","text":" Rather than generating a set of geometric constraints with parasitic bounds as in [5], entire performance change due to parasitics is directly regarded as a function of layout geometries restricted within the maximum allowed performance deviation \\$\\Delta W_{i_{-}max}\\$.","part":"1"},{"sec":"sec4","text":"With a set of generated sensitivities using the S-CD method, the proposed parasitic-sensitivity algorithm (PS) is then compared with the parasitic-bound method (PB) [5] by conducting layout retargeting on the aforementioned two opamps.","part":"1"}],"links":{"documentLink":"/document/4492848","pdfSize":"1420KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"U. Choudhury and A. Sangiovanni-Vincentelli, \"Use of performance sensitivities in routing analog circuits,\" in Proc. IEEE Int. Symp. Circuits and Syst., May 1990, pp. 348-351.","title":"Use of performance sensitivities in routing analog circuits","context":[{"sec":"sec1","text":" Compared to the separate parasitic bound generation [5], this approach features direct modeling of performance constraints into geometry-based global optimization using numerical sensitivities [6].","part":"1"},{"sec":"sec3b","text":"The sensitivity technique was initially advocated in [6] for computing sensitivities on net parastics for analog routing problems.","part":"1"},{"sec":"sec4","text":"First, sensitivity computation was conducted using the proposed central-difference scheme (called S-CD hereafter) compared to the traditional technique advocated in [6] (called S-TT).","part":"1"},{"sec":"sec4","text":" This performance loss may result from a different threshold constant (i.e., \\$\\alpha\\$ in equation (25) in [6]) that was used in the routing problem in [6].","part":"1"}],"links":{"documentLink":"/document/112036","pdfSize":"478KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"A.Wachter and L. T. Biegler, \"On the implementation of an interiorpoint filter line-search algorithm for large-scale nonlinear programming,\" Math.Program, vol. 106, no. 1, pp. 25-57, Apr. 2005.","title":"On the implementation of an interiorpoint filter line-search algorithm for large-scale nonlinear programming","context":[{"sec":"sec4","text":" RC \\$\\pi\\$-model was used to represent interconnect parasitics and IPOPT [7] was adopted as the nonlinear solver.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/s10107-004-0559-y"},"refType":"biblio","id":"ref7"}],"articleNumber":"5090314","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Performance-constrained parasitic-aware retargeting and optimization of analog layouts","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090314/","htmlLink":"/document/5090314/","displayDocTitle":"Performance-constrained parasitic-aware retargeting and optimization of analog layouts","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isConference":true,"articleId":"5090314","openAccessFlag":"F","title":"Performance-constrained parasitic-aware retargeting and optimization of analog layouts","contentTypeDisplay":"Conferences","mlTime":"PT0.121093S","lastupdate":"2021-11-07","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090319,"references":[{"order":"1","text":"F. H. Raab, P. Asbeck, S. Cripps, P. B. Kenington, Z. B. Popovic, N. Pothecary, J. F. Sevic, and N. O. Sokal, \"Power amplifiers and transmitters for RF and microwave,\" IEEE Trans. Microw. Theory Tech., vol. 50, no. 3, pp. 814-826, Mar. 2002.","title":"Power amplifiers and transmitters for RF and microwave","context":[{"sec":"sec1","text":" In order to minimize the required output power back-off (OPBO) when driving power amplifiers with high PAPR signals, linearization techniques such as feedforward and especially predistortion are being used [1].","part":"1"}],"links":{"documentLink":"/document/989965","pdfSize":"344KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"W. H. Doherty, \"A new high efficiency power amplifier for modulated waves,\" Proc. IRE, vol. 24, no. 9, pp. 1163-1182, Sep. 1936.","title":"A new high efficiency power amplifier for modulated waves","context":[{"sec":"sec1","text":" A well established approach to increase the achievable power efficiency at high back-off levels is the Doherty technique [2]\u2013[12].","part":"1"}],"links":{"documentLink":"/document/1686228","pdfSize":"2308KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"J. Kim, J. Cha, I. Kim, S. Y. Noh, C. S. Park, and B. Kim, \"Advanced design methods of Doherty amplifier for wide bandwidth, high efficiency base station power amplifiers,\" in IEEE European Microwave Conf. Proc, vol. 2, Oct. 2005.","title":"Advanced design methods of Doherty amplifier for wide bandwidth, high efficiency base station power amplifiers","context":[{"sec":"sec1","text":" A well established approach to increase the achievable power efficiency at high back-off levels is the Doherty technique [2]\u2013[3][12].","part":"1"},{"sec":"sec1","text":"The Doherty power amplifier has been the topic of numerous research works over the last few years [3]\u2013[12].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"B. Kim, J. Kim, I. Kim, and J. Cha, \"The Doherty power amplifiers,\" IEEE Microw. Mag., vol. 7, no. 5, pp. 42-50, Oct. 2006.","title":"The Doherty power amplifiers","context":[{"sec":"sec1","text":" A well established approach to increase the achievable power efficiency at high back-off levels is the Doherty technique [2]\u2013[4][12].","part":"1"},{"sec":"sec1","text":"The Doherty power amplifier has been the topic of numerous research works over the last few years [3]\u2013[4][12].","part":"1"},{"sec":"sec2","text":" This creates a virtual load modulation seen by both the carrier and peaking amplifiers [4].","part":"1"}],"links":{"documentLink":"/document/4012743","pdfSize":"1871KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"C. Koo, U. Kim, J. Jeon, J. Kim, and Y. Kwon, \"A linearity-enhanced compact series-type Doherty amplifier suitable for CDMA handset applications,\" in IEEE Radio and Wireless Symp. Dig., Jan. 2007, pp. 317-320.","title":"A linearity-enhanced compact series-type Doherty amplifier suitable for CDMA handset applications","context":[{"sec":"sec1","text":" A well established approach to increase the achievable power efficiency at high back-off levels is the Doherty technique [2]\u2013[5][12].","part":"1"},{"sec":"sec1","text":"The Doherty power amplifier has been the topic of numerous research works over the last few years [3]\u2013[5][12].","part":"1"}],"links":{"documentLink":"/document/4160715","pdfSize":"4287KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"N. Ui, H. Sano, and S. Sano, \"A 80W 2-stage GaN HEMT Doherty amplifier with 50dBc ACLR, 42% efficiency 32dB gain with DPD for W-CDMA base station,\" in IEEE MTT-S International Microw. Symp. Dig., Jun. 2007, pp. 1259-1262.","title":"A 80W 2-stage GaN HEMT Doherty amplifier with 50dBc ACLR, 42% efficiency 32dB gain with DPD for W-CDMA base station","context":[{"sec":"sec1","text":" A well established approach to increase the achievable power efficiency at high back-off levels is the Doherty technique [2]\u2013[6][12].","part":"1"},{"sec":"sec1","text":"The Doherty power amplifier has been the topic of numerous research works over the last few years [3]\u2013[6][12].","part":"1"}],"links":{"documentLink":"/document/4264060","pdfSize":"1558KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"T. Yamamoto, T. Kitahara, and S. Hiura, \"50% drain efficiency Doherty amplifier with optimized power range for W-CDMA signal,\" in IEEE MTT-S International Microw. Symp. Dig., Jun. 2007, pp. 1263-1266.","title":"50% drain efficiency Doherty amplifier with optimized power range for W-CDMA signal","context":[{"sec":"sec1","text":" A well established approach to increase the achievable power efficiency at high back-off levels is the Doherty technique [2]\u2013[7][12].","part":"1"},{"sec":"sec1","text":"The Doherty power amplifier has been the topic of numerous research works over the last few years [3]\u2013[7][12].","part":"1"}],"links":{"documentLink":"/document/4264061","pdfSize":"1259KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"N. Srirattana, A. Raghavan, D. Heo, P. E. Allen, and J. Laskar, \"Analysis and design of a high-efficiency multistage Doherty power amplifier for wireless communications,\" IEEE Trans. Microw. Theory Tech., vol. 53, no. 3, part 1, pp. 852-860, Mar. 2005.","title":"Analysis and design of a high-efficiency multistage Doherty power amplifier for wireless communications","context":[{"sec":"sec1","text":" A well established approach to increase the achievable power efficiency at high back-off levels is the Doherty technique [2]\u2013[8][12].","part":"1"},{"sec":"sec1","text":"The Doherty power amplifier has been the topic of numerous research works over the last few years [3]\u2013[8][12].","part":"1"},{"sec":"sec1","text":"N-way Doherty power amplifiers have been proposed to extended the high efficiency of Doherty PAs over a wide power range [8]\u2013[12].","part":"1"}],"links":{"documentLink":"/document/1406277","pdfSize":"660KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"I. Kim, J. Cha, S. Hong, J. Kim, Y. Y. Woo, C. S. Park, and B. Kim, \"Highly linear three-way Doherty amplifier with uneven power drive for repeater systems,\" IEEE Microw. Wireless Compon. Lett., vol. 16, no. 4, pp. 176-178, Apr. 2006.","title":"Highly linear three-way Doherty amplifier with uneven power drive for repeater systems","context":[{"sec":"sec1","text":" A well established approach to increase the achievable power efficiency at high back-off levels is the Doherty technique [2]\u2013[9][12].","part":"1"},{"sec":"sec1","text":"The Doherty power amplifier has been the topic of numerous research works over the last few years [3]\u2013[9][12].","part":"1"},{"sec":"sec1","text":"N-way Doherty power amplifiers have been proposed to extended the high efficiency of Doherty PAs over a wide power range [8]\u2013[9][12].","part":"1"}],"links":{"documentLink":"/document/1613887","pdfSize":"220KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"K. J. Cho, W. J. Kim, S. P. Stapleton, J. H. Kim, B. Lee, J. J. Choi, J. Y. Kim, and J. C. Lee, \"Design of N-way distributed Doherty amplifier for WCDMA and OFDM applications,\" IEEE Electron. Lett., vol. 43, no. 10, pp. 577-578, May 2007.","title":"Design of N-way distributed Doherty amplifier for WCDMA and OFDM applications","context":[{"sec":"sec1","text":" A well established approach to increase the achievable power efficiency at high back-off levels is the Doherty technique [2]\u2013[10][12].","part":"1"},{"sec":"sec1","text":"The Doherty power amplifier has been the topic of numerous research works over the last few years [3]\u2013[10][12].","part":"1"},{"sec":"sec1","text":"N-way Doherty power amplifiers have been proposed to extended the high efficiency of Doherty PAs over a wide power range [8]\u2013[10][12].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/el:20070604","pdfSize":"182KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"W. C. E. Neo, J. Qureshi, M. J. Pelk, J. R. Gajadharsing, and L. C. N. De Vreede, \"A mixed-signal approach towards linear and efficient N-Way Doherty amplifiers,\" IEEE Trans. Microw. Theory Tech., vol. 55, no. 5, pp. 866-879, May 2007.","title":"A mixed-signal approach towards linear and efficient N-Way Doherty amplifiers","context":[{"sec":"sec1","text":" A well established approach to increase the achievable power efficiency at high back-off levels is the Doherty technique [2]\u2013[11][12].","part":"1"},{"sec":"sec1","text":"The Doherty power amplifier has been the topic of numerous research works over the last few years [3]\u2013[11][12].","part":"1"},{"sec":"sec1","text":"N-way Doherty power amplifiers have been proposed to extended the high efficiency of Doherty PAs over a wide power range [8]\u2013[11][12].","part":"1"}],"links":{"documentLink":"/document/4195671","pdfSize":"848KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"M. Iwamoto, A. Williams, P. F. Chen, A. G. Metzger, L. E. Larson, and P. M. Asbeck, \"An extended Doherty amplifiers with high efficiency over a wide power range,\" IEEE Trans. Microw. Theory Tech., vol. 49, no. 12, pp. 2472-2479, Dec. 2001.","title":"An extended Doherty amplifiers with high efficiency over a wide power range","context":[{"sec":"sec1","text":" A well established approach to increase the achievable power efficiency at high back-off levels is the Doherty technique [2]\u2013[12].","part":"1"},{"sec":"sec1","text":"The Doherty power amplifier has been the topic of numerous research works over the last few years [3]\u2013[12].","part":"1"},{"sec":"sec1","text":"N-way Doherty power amplifiers have been proposed to extended the high efficiency of Doherty PAs over a wide power range [8]\u2013[12].","part":"1"},{"sec":"sec3","text":"In [12], a comprehensive analysis of the effects of the signal's probability distribution function on the optimal design parameter was presented.","part":"1"}],"links":{"documentLink":"/document/971638","pdfSize":"174KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"F. H. Raab, \"Efficiency of Doherty RF power-amplifier systems,\" IEEE Trans. Boradcas., vol. 33, no. 3, pp. 77-83, Sep. 1987.","title":"Efficiency of Doherty RF power-amplifier systems","context":[{"sec":"sec2","text":" It can be demonstrated that the efficiency of the Doherty PA as a function of the OPBO and \\$\\alpha\\$ is given by [13]:.","part":"1"}],"links":{"documentLink":"/document/4044488","pdfSize":"922KB"},"refType":"biblio","id":"ref13"}],"articleNumber":"5090319","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Efficiency optimization of WCDMA driven two-way Doherty power amplifiers over wide power range","publisher":"IEEE","displayDocTitle":"Efficiency optimization of WCDMA driven two-way Doherty power amplifiers over wide power range","htmlAbstractLink":"/document/5090319/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5090319/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090319","openAccessFlag":"F","title":"Efficiency optimization of WCDMA driven two-way Doherty power amplifiers over wide power range","contentTypeDisplay":"Conferences","mlTime":"PT0.331093S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5075165"},{"_id":5090331,"references":[{"order":"1","text":"J. W. Joyner, P. Zarkesh-Ha, J. A. Davis, and J. D. Meindl, \"A Three-Dimensional Stochastic Wire-Length Distribution for Variable Separation of Strata,\" in Proc. IEEE Int. Interconnect Technology Conference, 2000.","title":"A Three-Dimensional Stochastic Wire-Length Distribution for Variable Separation of Strata","context":[{"sec":"sec1","text":"Since 3D ICs were introduced to overcome the ever-worsening interconnect delay/power problems of 2D ICs, several works have presented wirelength distribution model in 3D ICs [1], [2], [3].","part":"1"},{"sec":"sec2","text":"The normalized wirelength distribution without consideration of TSV size in [1] can be rewritten as follows:\n where \\$\\Gamma\\$ is a normalization coefficient, \\$M_{t}[l]\\$ is the number of gate pairs separated by \\$l\\$ gate pitches in \\$3{\\rm D},\\ M_{z}[v]\\$ is the number of die pairs separated by \\$v\\$ vertical pitches, \\$M_{S}[l]\\$ is the number of gate pairs separated by \\$l\\$ gate pitches in a die, \\$N_{S}\\$ is the number of gate sockets in a die and \\$N_{DIE}\\$ is the number of dies. \\$i_{h}(l)\\$ is the distribution of wires whose horizontal length is non-zero (call this NPV wires) while \\$i_{v}(l)\\$ is the distribution of wires whose horizontal length is 0 and vertical length is non-zero (call this PV wires).","part":"1"},{"sec":"sec2","text":"\nThe so-called \u201cgate socket\u201d grid introduced in [1], which models the placement grid used for wirelength prediction.","part":"1"},{"sec":"sec3","text":"The Rent's constants [1], [2], [3] in our experiments are \\$\\alpha=0.75\\$, \\$k=4.0\\$, and \\$p=0.75\\$.","part":"1"},{"sec":"sec3","text":" The die-to-gate-pitch ratio [1], denoted \\$r\\$, is set to 40 in our experiment.","part":"1"}],"links":{"documentLink":"/document/854301","pdfSize":"366KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"R. Zhang, K. Roy, C.-K. Koh, and D. B. Janes, \"Stochastic Wire-Length and Delay Distributions of 3-Dimensional Circuits,\" in Proc. IEEE Int. Conf. on Computer-Aided Design, 2000.","title":"Stochastic Wire-Length and Delay Distributions of 3-Dimensional Circuits","context":[{"sec":"sec1","text":"Since 3D ICs were introduced to overcome the ever-worsening interconnect delay/power problems of 2D ICs, several works have presented wirelength distribution model in 3D ICs [1], [2], [3].","part":"1"},{"sec":"sec3","text":"The Rent's constants [1], [2], [3] in our experiments are \\$\\alpha=0.75\\$, \\$k=4.0\\$, and \\$p=0.75\\$.","part":"1"}],"links":{"documentLink":"/document/896476","pdfSize":"621KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"J. W. Joyner, \"Opportunities and Limitations of Three-dimensional Integration for Interconnect Design,\" in doctoral thesis, 2003.","title":"Opportunities and Limitations of Three-dimensional Integration for Interconnect Design","context":[{"sec":"sec1","text":"Since 3D ICs were introduced to overcome the ever-worsening interconnect delay/power problems of 2D ICs, several works have presented wirelength distribution model in 3D ICs [1], [2], [3].","part":"1"},{"sec":"sec3","text":"The Rent's constants [1], [2], [3] in our experiments are \\$\\alpha=0.75\\$, \\$k=4.0\\$, and \\$p=0.75\\$.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"Synopsys, \"Raphael,\" http://www.synopsys.com.","title":"Raphael","context":[{"sec":"sec3","text":" TSV capacitance was extracted using [4].","part":"1"},{"sec":"sec3b","text":"\nTSV parasitic capacitance values computed using Synopsys Raphael [4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"R. Venkatesan, J. A. Davis, K. A. Bowman, and J. D. Meindl, \"Optimal n-tier Multilevel Interconnect Architectures for Gigascale Integration (GSI),\" in IEEE Trans. on VLSI Systems, 2001.","title":"Optimal n-tier Multilevel Interconnect Architectures for Gigascale Integration (GSI)","context":[{"sec":"sec3b","text":"We extended the power model in [5] to add TSV power contribution, which are caused by TSV coupling capacitance and additional wire capacitance from longer wirelength.","part":"1"}],"links":{"documentLink":"/document/974903","pdfSize":"277KB"},"refType":"biblio","id":"ref5"}],"articleNumber":"5090331","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"TSV-aware interconnect length and power prediction for 3D stacked ICs","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090331/","displayDocTitle":"TSV-aware interconnect length and power prediction for 3D stacked ICs","isConference":true,"htmlLink":"/document/5090331/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","articleId":"5090331","openAccessFlag":"F","title":"TSV-aware interconnect length and power prediction for 3D stacked ICs","contentTypeDisplay":"Conferences","mlTime":"PT0.078047S","lastupdate":"2021-12-11","contentType":"conferences","definitions":"false","publicationNumber":"5069981"},{"_id":5090335,"references":[{"order":"1","text":"A. Sawa, <em>Materials Today</em>, vol. 11, pp. 28, 2008.","title":"Materials Today","context":[{"sec":"sec1","text":"Resistive Random Access Memories (RRAM) constitute a highly promising alternative to Flash memories as they offer high performances coupled to a simpler fabrication process [1]\u2013[4].","part":"1"},{"sec":"sec3","text":"This result shows that nickel oxide developed in this work presents unipolar resistive switching: the change of resistivity is usually attributed to the formation of a conductive filament in the metal oxide [1].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/S1369-7021(08)70119-6"},"refType":"biblio","id":"ref1"},{"order":"2","text":"I. G. Baek et al., <em>proceedings of IEDM</em>, pp. 750, 2005.","context":[{"sec":"sec1","text":"Resistive Random Access Memories (RRAM) constitute a highly promising alternative to Flash memories as they offer high performances coupled to a simpler fabrication process [1]\u2013[2][4].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"Y. Sato et al., <em>IEEE Transactions On Electron Devices</em>, vol. 55, pp. 1185, 2008.","title":"IEEE Transactions On Electron Devices","context":[{"sec":"sec1","text":"Resistive Random Access Memories (RRAM) constitute a highly promising alternative to Flash memories as they offer high performances coupled to a simpler fabrication process [1]\u2013[3][4].","part":"1"}],"links":{"documentLink":"/document/4483789","pdfSize":"631KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Z. Wei et al., <em>proceedings of IEDM</em>, 2008.","context":[{"sec":"sec1","text":"Resistive Random Access Memories (RRAM) constitute a highly promising alternative to Flash memories as they offer high performances coupled to a simpler fabrication process [1]\u2013[4].","part":"1"},{"sec":"sec3","text":" Even if NiO is the most studied material for this application, high reset currents are required for the cell operation which is a potential issue for embedded applications [4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"Xiong et al., <em>Appl. Phys. Lett.</em>, vol. 87, pp. 183505, 2005.","title":"Appl. Phys. Lett.","context":[{"sec":"sec3","text":" A proposed mechanism to explain this bipolar switching involves the formation of a conductive filament based on oxygen vacancies and a hopping conduction of electrons between these vacancies [5].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1063/1.2119425"},"refType":"biblio","id":"ref5"},{"order":"6","text":"C. Schindler et al., <em>IEEE Transactions On Electron Devices</em>, vol. 54, no. (10), pp. 2762, 2007.","title":"IEEE Transactions On Electron Devices","context":[{"sec":"sec4","text":" This result shows that PECVD Si02 constitutes a good solid electrolyte for these memory cells without the need for specific thermal activation treatments contrary to other silicon oxides [6] The ON resistance can be tailored over a wide range depending on the current compliance during the set operation, in agreement with the formation of a broader copper filament when the current increases.","part":"1"}],"links":{"documentLink":"/document/4317748","pdfSize":"298KB"},"refType":"biblio","id":"ref6"}],"articleNumber":"5090335","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Back-end-of-line integration approaches for resistive memories","publisher":"IEEE","htmlAbstractLink":"/document/5090335/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5090335/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"displayDocTitle":"Back-end-of-line integration approaches for resistive memories","articleId":"5090335","openAccessFlag":"F","title":"Back-end-of-line integration approaches for resistive memories","contentTypeDisplay":"Conferences","mlTime":"PT0.07483S","lastupdate":"2021-12-16","contentType":"conferences","definitions":"false","publicationNumber":"5069981"},{"_id":5090336,"references":[{"order":"1","text":"J. C. Coiffic, M. Fayolle, S. Maitrejean, L. E. F. Foa Torres, and H. Le Poche, Appl. Phys. Lett., vol. 91, pp. 252107, 2007.","title":"Appl. Phys. Lett","context":[{"sec":"sec1","text":" Recently, the electrical properties of multiwalled CNT bundles grown by chemical vapor deposition (CVD) have been intensively investigated for interconnect applications [1]\u2013[4].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"A. Kawabata, S. Sato, T. Nozue, T. Hyakushima, M. Norimatsu, M. Mishima, T. Murakami, D. Kondo, K. Asano, M. Ohfuti, H. Kawarada, T. Sakai, M. Nihei, and Y. Awano, IEEE International Interconnect Technology Conference 2008, pp. 237.","title":"IEEE International Interconnect Technology Conference","context":[{"sec":"sec1","text":" Recently, the electrical properties of multiwalled CNT bundles grown by chemical vapor deposition (CVD) have been intensively investigated for interconnect applications [1]\u2013[2][4].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"D. Yokoyama, T. Iwasaki, K. Ishimaru, S. Sato, T. Hyakushima, M. Nihei, Y. Awano, and H. Kawarada, Jpn. J. Appl. Phys., vol. 47, pp. 1985, 2008.","title":"Jpn. J. Appl. Phys","context":[{"sec":"sec1","text":" Recently, the electrical properties of multiwalled CNT bundles grown by chemical vapor deposition (CVD) have been intensively investigated for interconnect applications [1]\u2013[3][4].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1143/JJAP.47.1985"},"refType":"biblio","id":"ref3"},{"order":"4","text":"M. Katagiri, N. Sakuma, M. Suzuki, T. Sakai, S. Sato, T. Hyakushima, M. Nihei, and Y. Awano, Jpn. J. Appl. Phys., vol. 47, pp. 2024, 2008.","title":"Jpn. J. Appl. Phys","context":[{"sec":"sec1","text":" Recently, the electrical properties of multiwalled CNT bundles grown by chemical vapor deposition (CVD) have been intensively investigated for interconnect applications [1]\u2013[4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"Y. Yamazaki, N. Sakuma, M. Katagiri, M. Suzuki, T. Sakai, S. Sato, M. Nihei, and Y. Awano, Appl. Phys. Express, vol. 1, pp. 034004, 2008.","title":"Appl. Phys. Express","context":[{"sec":"sec1","text":" We have successfully grown high-quality CNTs at temperatures as low as 400\u00b0C by pulse-excited remote plasma-enhanced CVD [5].","part":"1"},{"sec":"sec2","text":"The growth of multiwalled CNTs was performed using a pulse-excited remote plasma-enhanced CVD system [5].","part":"1"},{"sec":"sec3a","text":" High-quality CNTs have been successfully obtained at lower temperatures [5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"B. Q. Wei, R. Vajtai, and P. M. Ajayan, Appl. Phys. Lett., vol. 79, pp. 1172, 2001.","title":"Appl. Phys. Lett","context":[{"sec":"sec3b","text":" This current capacity is close to the reported value for multiwalled CNTs [6].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1063/1.1396632"},"refType":"biblio","id":"ref6"}],"articleNumber":"5090336","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Fabrication of 70-nm-diameter carbon nanotube via interconnects by remote plasma-enhanced chemical vapor deposition and their electrical properties","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090336/","displayDocTitle":"Fabrication of 70-nm-diameter carbon nanotube via interconnects by remote plasma-enhanced chemical vapor deposition and their electrical properties","htmlLink":"/document/5090336/","isStaticHtml":true,"isConference":true,"xploreDocumentType":"Conference Publication","articleId":"5090336","openAccessFlag":"F","title":"Fabrication of 70-nm-diameter carbon nanotube via interconnects by remote plasma-enhanced chemical vapor deposition and their electrical properties","contentTypeDisplay":"Conferences","mlTime":"PT0.118664S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"5069981"},{"_id":5090354,"references":[{"order":"1","text":"A. Jourdain, et al. Proc of IITC, (2007) p 207.","title":"Proc of IITC","context":[{"sec":"sec1","text":" There have been many reports on 3DI involving many wafer bonding techniques [1]\u2013[5].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"F. Liu, et al. Technical digest of IEDM, (2008) p 599.","title":"Technical digest of","context":[{"sec":"sec1","text":" There have been many reports on 3DI involving many wafer bonding techniques [1]\u2013[2][5].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"Y. Kurita, et al. Proc. of. ECTC, (2007) p 821.","context":[{"sec":"sec1","text":" There have been many reports on 3DI involving many wafer bonding techniques [1]\u2013[3][5].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"P. Leduc, et al. Proc of IITC, (2007) p 210.","title":"Proc of IITC","context":[{"sec":"sec1","text":" There have been many reports on 3DI involving many wafer bonding techniques [1]\u2013[4][5].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"N. Miyakawa, et al. Proc. 3D Architectures for Semiconductor Integration and Packaging, (2006).","context":[{"sec":"sec1","text":" There have been many reports on 3DI involving many wafer bonding techniques [1]\u2013[5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"C. Okoro, et al. Proc. of. IITC, (2008) p 16.","title":"Proc. of. IITC","context":[{"sec":"sec1","text":" It was reported based on FEM thermal stress analysis that a low aspect ratio with thinner Si around via is effective [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"N. Maeda, et al. Proc. of Advanced Metallization Conference, (2008) p 91.","title":"Proc. of Advanced Metallization Conference","context":[{"sec":"sec2","text":"A novel through silicon via (TSV) integration process formed after wafer bonding based on WOW has been developed [7],[8].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"T. Ohba, et al. MAM. (2009), to be presented.","context":[{"sec":"sec2","text":"A novel through silicon via (TSV) integration process formed after wafer bonding based on WOW has been developed [7],[8].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"H. Kitada, et al. Proc. of Mat. Res. Soc. Symp. (2009) Spring Meeting, to be presented.","title":"Proc. of Mat. Res","context":[{"sec":"sec3","text":" The copper stress at the high aspect ratio via had exceeded the yield stress (286MPa) of copper [9].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"C. J. Uchibori, et al. Proc of IITC, (2008) p 150.","title":"Proc of IITC","context":[{"sec":"sec3","text":" It is thought that this region is the starting point of cracks and de-lamination [10].","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"K. Lee, Proc. 3D Architectures for Semiconductor Integration and Packaging, (2007).","title":"Proc. 3D Architectures for Semiconductor Integration and Packaging","context":[],"refType":"biblio","id":"ref11"},{"order":"12","text":"B. Swinnen, et al. Technical digest of IEDM, (2006) p 1.","title":"Technical digest of","context":[],"refType":"biblio","id":"ref12"},{"order":"13","text":"A. Klumpp, et al. Proc. 3D Architectures for Semiconductor Integration and Packaging, (2004).","context":[],"refType":"biblio","id":"ref13"},{"order":"14","text":"M. Umemoto, et al. Proc. of. ECTC, (2004) p 616","context":[],"refType":"biblio","id":"ref14"},{"order":"15","text":"D. Temple, Proc.of 1st International IEEE Workshop on Low Temperature Bonding for 3D Integration, (2007).","title":"Proc.of 1st International IEEE Workshop on Low Temperature Bonding for 3D Integration","context":[],"links":{"documentLink":"/document/6238044","pdfSize":"820KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"N.Sillon. et al. Technical digest of IEDM, (2008) p 595.","title":"Technical digest of","context":[],"refType":"biblio","id":"ref16"},{"order":"17","text":"P. Morrow, Proc. of Mat. Res. Soc. Symp. (2004) Vol. 970. -Y03-02.","title":"Proc. of","context":[],"links":{"documentLink":"/document/4785861","pdfSize":"739KB"},"refType":"biblio","id":"ref17"}],"articleNumber":"5090354","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Stress sensitivity analysis on TSV structure of wafer-on-a-wafer (WOW) by the finite element method (FEM)","publisher":"IEEE","displayDocTitle":"Stress sensitivity analysis on TSV structure of wafer-on-a-wafer (WOW) by the finite element method (FEM)","htmlAbstractLink":"/document/5090354/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5090354/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090354","openAccessFlag":"F","title":"Stress sensitivity analysis on TSV structure of wafer-on-a-wafer (WOW) by the finite element method (FEM)","contentTypeDisplay":"Conferences","mlTime":"PT0.140153S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5069981"},{"_id":5090410,"references":[{"order":"1","text":"Z. Han, \"Energy efficient cooperative transmission over multiuser OFDM networks: who helps whom and how to cooperate\", <em>Proc. IEEE WCNC 2005</em>, vol. 2, pp. 1030-1035.","title":"Energy efficient cooperative transmission over multiuser OFDM networks: who helps whom and how to cooperate","context":[{"sec":"sec1","text":" Since \u201cCooperation\u201d represents a cost of resource (e.g., energy or bandwidth), in commercial networks, two basic questions should be answered are [1]: (1) when to cooperate, i.e., when it is beneficial to use the relay, and (2) how to cooperate, i.e., how much resource the relay should use for helping others.","part":"1"},{"sec":"sec3","text":"From the expression (7), we note that the effective SNR of the \\$i^{th}\\$ node is determined not only by its own transmit power, \\$p_{i}\\$ [1], in the first time slot, but also the resulting cooperative transmission power, \\$p_{j}\\$ [2], of the other node in the second time slot.","part":"1"}],"links":{"documentLink":"/document/1424650","pdfSize":"1850KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"J. Huang, \"Auction-based distributed resource allocation for cooperation transmission in wireless networks\", <em>Proc. IEEE GLOBECOM \u201907</em>, pp. 4807-4812, 2007.","title":"Auction-based distributed resource allocation for cooperation transmission in wireless networks","context":[{"sec":"sec1","text":" In this area, Jianwei [2] and Guopeng [3] studied the problem of how a relay should allocate its power or bandwidth resource among multiple competing users.","part":"1"},{"sec":"sec1","text":" However, the research results presented in [2]\u2013[4] were based on an asymmetric model where one user acts as a source and the other a potential relay.","part":"1"},{"sec":"sec1","text":"Unlike [2]\u2013[4], we study a symmetric system model [5] in this letter by considering each user can act as a source as well as a potential relay.","part":"1"},{"sec":"sec3","text":"From the expression (7), we note that the effective SNR of the \\$i^{th}\\$ node is determined not only by its own transmit power, \\$p_{i}\\$ [1], in the first time slot, but also the resulting cooperative transmission power, \\$p_{j}\\$ [2], of the other node in the second time slot.","part":"1"}],"links":{"documentLink":"/document/4411822","pdfSize":"212KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"G. Zhang, \"Competitive resource sharing based on game theory in cooperative relay networks\", <em>ETRI Journal</em>, vol. 31, no. 1, pp. 89-91, Feb. 2009.","title":"Competitive resource sharing based on game theory in cooperative relay networks","context":[{"sec":"sec1","text":" In this area, Jianwei [2] and Guopeng [3] studied the problem of how a relay should allocate its power or bandwidth resource among multiple competing users.","part":"1"},{"sec":"sec1","text":" However, the research results presented in [2]\u2013[3][4] were based on an asymmetric model where one user acts as a source and the other a potential relay.","part":"1"},{"sec":"sec1","text":"Unlike [2]\u2013[3][4], we study a symmetric system model [5] in this letter by considering each user can act as a source as well as a potential relay.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.4218/etrij.09.0208.0330"},"refType":"biblio","id":"ref3"},{"order":"4","text":"B. Wang, \"Distributed relay selection and power control for multiuser cooperative communication networks using buyer/seller game\", <em>Proc. IEEE INFOCOM \u201907</em>, pp. 544-552, 2007.","title":"Distributed relay selection and power control for multiuser cooperative communication networks using buyer/seller game","context":[{"sec":"sec1","text":" Beibei [4] studied another case in which multiple relays compete with each other in terms of price to gain the highest profit from offering power to a single user.","part":"1"},{"sec":"sec1","text":" However, the research results presented in [2]\u2013[4] were based on an asymmetric model where one user acts as a source and the other a potential relay.","part":"1"},{"sec":"sec1","text":"Unlike [2]\u2013[4], we study a symmetric system model [5] in this letter by considering each user can act as a source as well as a potential relay.","part":"1"},{"sec":"sec3","text":" The game \\$\\{K, Q\\}\\$ is a bargaining problem if and only if \\$Q\\$ is a closed and convex subset of \\$Q^{K}\\$ [4].","part":"1"}],"links":{"documentLink":"/document/4215652","pdfSize":"272KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Z. Zhang, \"A cooperation strategy based on Nash bargaining solution in cooperative relay networks\", <em>IEEE Trans. Veh. Technol.</em>, vol. 57, no. 4, pp. 2570-2577, July 2008.","title":"A cooperation strategy based on Nash bargaining solution in cooperative relay networks","context":[{"sec":"sec1","text":"Unlike [2]\u2013[4], we study a symmetric system model [5] in this letter by considering each user can act as a source as well as a potential relay.","part":"1"}],"links":{"documentLink":"/document/4388150","pdfSize":"319KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"H. Yaiche, R. R. Mazumdar and C. Rosenberg, \"A game theoretic framework for bandwidth allocation and pricing in broadband networks\", <em>IEEE/ACM Trans. Networking</em>, vol. 8, no. 5, pp. 667-678, 2000.","title":"A game theoretic framework for bandwidth allocation and pricing in broadband networks","context":[{"sec":"sec3","text":" The unique solution of a bargaining problem can be obtained by the methods of Nash bargaining solution (NBS) [6].","part":"1"}],"links":{"documentLink":"/document/879352","pdfSize":"245KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"I. F. Akyildiz, W. Su, Sankarasubramaniam and Y. Cayirci, \"A survey on sensor networks\", <em>IEEE Commun. Mag.</em>, vol. 40, no. 8, pp. 102-114, 2002.","title":"A survey on sensor networks","context":[{"sec":"sec3","text":" Note that the sink node serves as a central gathering point which has high computing power [7].","part":"1"}],"links":{"documentLink":"/document/1024422","pdfSize":"103KB"},"refType":"biblio","id":"ref7"}],"articleNumber":"5090410","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Fair resource sharing for cooperative relay networks using nash bargaining solutions","publisher":"IEEE","isDynamicHtml":true,"displayDocTitle":"Fair resource sharing for cooperative relay networks using nash bargaining solutions","htmlAbstractLink":"/document/5090410/","isStaticHtml":true,"htmlLink":"/document/5090410/","isJournal":true,"xploreDocumentType":"Journals & Magazine","articleId":"5090410","openAccessFlag":"F","title":"Fair resource sharing for cooperative relay networks using nash bargaining solutions","contentTypeDisplay":"Journals","mlTime":"PT0.082995S","lastupdate":"2021-11-20","contentType":"periodicals","definitions":"false","publicationNumber":"4234"},{"_id":5090413,"references":[{"order":"1","text":"M. K. Simon and M.-S. Alouini, Digital Communications over Fading Channels, NJ, Hoboken:Wiley & Sons, 2005.","title":"Digital Communications over Fading Channels","context":[{"sec":"sec1","text":" However, the combiner may be enforced to hold the monitoring process due to practically constrained switching rate [1], [2].","part":"1"},{"sec":"sec1","text":" The impact of constrained switching rate (or equivalently delayed branch selection) on the performance of single-input-multiple-output (SIMO) antenna systems employing the best SNR-based selection algorithm has been studied in [1]\u2013[4] by adopting the moment generating function (MGF)-based approach.","part":"1"},{"sec":"sec2","text":" Let \\$\\gamma_{(k)}^{\\tau}\\$ be the delayed version of \\$\\gamma_{(k)}\\$ by a time delay of \\$\\tau\\$ when the \\$k\\$th transmit antenna is selected, the pdf of \\$\\gamma_{(k)}^{\\tau}\\$ can be obtained as \\$f_{\\gamma_{(k)}^{\\tau}}(x)=\\int_{0}^{\\infty}f_{\\gamma_{(k)}^{\\tau},\\gamma_{(k)}}(x, y)\\,dy\\$, or equivalently \\$f_{\\gamma_{(k)}^{\\tau}}(x)=\\int_{0}^{\\infty}f_{\\gamma_{(k)}^{\\tau}\\vert\\gamma_{(k)}}(x\\vert y)f_{\\gamma_{(k)}}(y)\\,dy\\$, where \\$f_{\\gamma_{(k)}^{\\tau}\\vert\\gamma_{(k)}}(x\\vert y)={f_{\\gamma_{\\ell}^{\\tau},\\gamma_{\\ell}}(x,y)\\over f_{\\gamma_{\\ell}}(y)}\\$, and [1, eq. (9.398)]\nwhere \\$I_{\\alpha}(x)\\$ is the modified Bessel function of the first kind and \\$0\\leq\\rho\\leq 1\\$ reflects the correlation coefficient between \\$\\gamma_{(k)}^{\\tau}\\$ and \\$\\gamma_{(k)}\\$.","part":"1"},{"sec":"sec3","text":"The average SEP of arbitrary rectangular QAM can be obtained as follows [9]:\nwhere \\$2a_{\\rm I}\\$ and \\$2a_{\\rm Q}\\$ are the decision distances between adjacent I symbols and Q symbols, respectively, and\nwhere\nand \\$Q(x) = {1\\over \\pi}\\int_{0}^{2\\pi}e^{-x^{2}/(2\\,\\sin^{2}y)}dy\\$ is the Gaussian \\$Q\\$-function [1, eq. (4.2)].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"J. A. Ritcey and M. Azizoglu, \"Impact of switching constraints on selection diversity performance\", <em>Proc. 32nd Asilomar Conf. Signals Syst. Comput.</em>, pp. 795-799, 1998-Nov.","title":"Impact of switching constraints on selection diversity performance","context":[{"sec":"sec1","text":" However, the combiner may be enforced to hold the monitoring process due to practically constrained switching rate [1], [2].","part":"1"},{"sec":"sec1","text":" The impact of constrained switching rate (or equivalently delayed branch selection) on the performance of single-input-multiple-output (SIMO) antenna systems employing the best SNR-based selection algorithm has been studied in [1]\u2013[2][4] by adopting the moment generating function (MGF)-based approach.","part":"1"}],"links":{"documentLink":"/document/750970","pdfSize":"424KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"J. A. Ritcey and M. Azgzoglu, \"Performance analysis of generalized selection combining with switching constraints\", <em>IEEE Commun. Lett.</em>, vol. 4, no. 5, pp. 152-154, May 2000.","title":"Performance analysis of generalized selection combining with switching constraints","context":[{"sec":"sec1","text":" The impact of constrained switching rate (or equivalently delayed branch selection) on the performance of single-input-multiple-output (SIMO) antenna systems employing the best SNR-based selection algorithm has been studied in [1]\u2013[3][4] by adopting the moment generating function (MGF)-based approach.","part":"1"}],"links":{"documentLink":"/document/846495","pdfSize":"76KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"G. Femenias, \"MGF-based performance analysis of selection diversity with switching constraints in nakagami fading\", <em>IEEE Trans. Wireless Commun.</em>, vol. 5, no. 9, pp. 1328-2333, Sept. 2006.","title":"MGF-based performance analysis of selection diversity with switching constraints in nakagami fading","context":[{"sec":"sec1","text":" The impact of constrained switching rate (or equivalently delayed branch selection) on the performance of single-input-multiple-output (SIMO) antenna systems employing the best SNR-based selection algorithm has been studied in [1]\u2013[4] by adopting the moment generating function (MGF)-based approach.","part":"1"}],"links":{"documentLink":"/document/1687752","pdfSize":"388KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"S. Sanayei and A. Nosratinia, \"Antenna selection in MIMO systems\", <em>IEEE Commun. Mag.</em>, vol. 42, no. 10, pp. 68-73, 2004.","title":"Antenna selection in MIMO systems","context":[{"sec":"sec1","text":" Different selection algorithms have been proposed (see, e.g., [5]), which can be employed at the transmitter and/or at the receiver, and analyzed based on ordered statistics [6].","part":"1"}],"links":{"documentLink":"/document/1341263","pdfSize":"245KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"H. A. David and H. N. Nagaraja, Order Statistics, New York:Wiley, 2003.","title":"Order Statistics","context":[{"sec":"sec1","text":" Different selection algorithms have been proposed (see, e.g., [5]), which can be employed at the transmitter and/or at the receiver, and analyzed based on ordered statistics [6].","part":"1"},{"sec":"sec2","text":" When the \\$k\\$th transmit antenna is selected to transmit the modulated signal, the pdf of \\$\\gamma_{(k)}\\$, based on the development above, can be expressed as \\$f_{\\gamma_{(k)}}(x) =k\\left(\\matrix{L\\cr k}\\right)[F_{\\gamma_{\\ell}}(x)]^{k-1}[1-F_{\\gamma_{\\ell}}(x)]^{L-k}f_{\\gamma_{\\ell}}(x)\\$ [6, Ch. 2], where \\$F_{\\gamma_{\\ell}}(x)=1-e^{-x/\\beta}\\sum_{m=0}^{M-1}{1\\over \\Gamma(m+1)}\\left({x\\over \\beta}\\right)^{m}\\cdot\\$.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"S. Thoen, L. Van der Perre, B. Gyselinckx and M. Engels, \"Performance analysis of combined transmit-SC/receive-MRC\", <em>IEEE Trans. Commun.</em>, vol. 49, no. 1, pp. 5-8, Jan. 2001.","title":"Performance analysis of combined transmit-SC/receive-MRC","context":[{"sec":"sec1","text":" In [7], [8], the impact delayed selection on the performance of multiple-antenna systems has been studied employing the combination of best SNR-based transmit antenna selection and receive maximal ratio combining (MRC) when the received SNRs follow statistically independent and identically distributed chi-square distributions.","part":"1"},{"sec":"sec1","text":" The analysis in this paper generalizes the case studies in [7], [8] in the following two main aspects.","part":"1"}],"links":{"documentLink":"/document/898241","pdfSize":"104KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"J. Tang and X. Zhang, \"Transmit selection diversity with maximal-ratio combining for multicarrier DS-CDMA wireless networks over Nakagami-m fading channels\", <em>IEEE J. Select. Areas Commun.</em>, vol. 24, no. 1, pp. 104-112, Jan. 2006.","title":"Transmit selection diversity with maximal-ratio combining for multicarrier DS-CDMA wireless networks over Nakagami-m fading channels","context":[{"sec":"sec1","text":" In [7], [8], the impact delayed selection on the performance of multiple-antenna systems has been studied employing the combination of best SNR-based transmit antenna selection and receive maximal ratio combining (MRC) when the received SNRs follow statistically independent and identically distributed chi-square distributions.","part":"1"},{"sec":"sec1","text":" The analysis in this paper generalizes the case studies in [7], [8] in the following two main aspects.","part":"1"},{"sec":"sec3","text":" The results presented in [8] for coherent BPSK can be also deduced from the ones presented herein by replacing \\$k=L\\$ (best SNR-based transmit antenna selection), \\$C_{\\rm Q}=1, C_{\\rm I}=2\\$, and using appropriate values for \\$a_{\\rm I}, M\\$, and \\$\\beta\\$ to match the case study therein.","part":"1"}],"links":{"documentLink":"/document/1564276","pdfSize":"738KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"R. M. Radaydeh, \"Performance analysis of rectangular quadrature amplitude modulation with combined arbitrary transmit antenna selection and receive maximal ratio combining in nakagami-m fading\", <em>IET Commun.</em>, vol. 2, no. 8, pp. 1077-1088, Sept. 2008.","title":"Performance analysis of rectangular quadrature amplitude modulation with combined arbitrary transmit antenna selection and receive maximal ratio combining in nakagami-m fading","context":[{"sec":"sec1","text":" Firstly, the flexible arbitrarily-ordered transmit antenna selection algorithm is employed, and secondly the performance analysis is quantified in terms of the average symbol error probability (SEP) of arbitrary rectangular QAM (see, e.g., [9] for a review of recent works on the average SEP of rectangular QAM), which includes BPSK, QPSK, square QAM, and multilevel ASK modulation schemes as special scenarios.","part":"1"},{"sec":"sec1","text":" The same system model in this paper has been adopted in [9] but the results herein add enhancements on some results in [9] by considering the effect of delayed antenna selection.","part":"1"},{"sec":"sec3","text":"The average SEP of arbitrary rectangular QAM can be obtained as follows [9]:\nwhere \\$2a_{\\rm I}\\$ and \\$2a_{\\rm Q}\\$ are the decision distances between adjacent I symbols and Q symbols, respectively, and\nwhere\nand \\$Q(x) = {1\\over \\pi}\\int_{0}^{2\\pi}e^{-x^{2}/(2\\,\\sin^{2}y)}dy\\$ is the Gaussian \\$Q\\$-function [1, eq. (4.2)].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/iet-com:20070594","pdfSize":"265KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"I. S. Gradshteyn and I. M. Ryzhik, Tables of Inegrals Series and Products, Academic Press, 1994.","title":"Tables of Inegrals, Series, and Products","context":[{"sec":"sec2","text":" Using the expressions of \\$f_{\\gamma_{(k)}^{\\tau}\\vert\\gamma_{(k)}}(x\\vert y)\\$ and \\$f_{\\gamma_{(k)}}(y)\\$ presented above and then employing the identity in [10, eq. (6.643.4)] to evaluate the resulting integral give, after some manipulations and simplifications, the following result\nwhere \\$\\Delta={(L-n)\\over \\beta[(L-n-1)(1-\\rho)+1]},\\ {\\bf c}=(c_{0}, c_{1}, \\ldots, c_{M-1})\\in {\\BBN}^{M}\\$ is a multi-index \\$M\\$-tuple vector of non-negative integers having a length of \\$\\vert {\\bf c}\\vert =\\sum_{t=0}^{M-1}c_{t}\\$, where \\$M\\$ is the dimension of the underlying space.","part":"1"},{"sec":"sec3","text":" The integral \\$\\widetilde{\\cal I}(a_{\\rm I}, a_{\\rm Q})\\$ can be written as\nwhere\nand\nThe integral \\$\\widetilde{\\cal I}_{3}(a_{\\rm I}, a_{\\rm Q})\\$ can be evaluated with the help of the identities in [10, eqs. (7.9111) and (9.131)].","part":"1"},{"sec":"sec3","text":"The special cases \\$\\widetilde{\\cal I}(a_{\\rm I}, 0)\\$ and \\$\\widetilde{\\cal I}(0, a_{\\rm Q})\\$ can be readily deduced from (10) using the identity in [10, eq. (9.122)].","part":"1"}],"refType":"biblio","id":"ref10"}],"articleNumber":"5090413","formulaStrippedArticleTitle":"Impact of delayed arbitrary transmit antenna selection on the performance of rectangular QAM with receive MRC in fading channels","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5090413/","displayDocTitle":"Impact of delayed arbitrary transmit antenna selection on the performance of rectangular QAM with receive MRC in fading channels","xploreDocumentType":"Journals & Magazine","isJournal":true,"htmlLink":"/document/5090413/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5090413","openAccessFlag":"F","title":"Impact of delayed arbitrary transmit antenna selection on the performance of rectangular QAM with receive MRC in fading channels","contentTypeDisplay":"Journals","mlTime":"PT0.159748S","lastupdate":"2021-10-02","contentType":"periodicals","definitions":"false","publicationNumber":"4234"},{"_id":5090414,"references":[{"order":"1","text":"I. F. Akyildiz, W.-Y. Lee, M. C. Vuran and S. Mohanty, \"NeXt generation/dynamic spectrum access/cognitive radio wireless networks: a survey\", <em>Computer Networks: The International J. of Computer and Telecommun. Networking</em>, vol. 50, no. 13, pp. 2127-2159, Sept. 2006.","title":"NeXt generation/dynamic spectrum access/cognitive radio wireless networks: a survey","context":[{"sec":"sec1","text":"Cognitive radio is a promising and challengeable technology for maximizing radio resource utilization in a future wireless communication system because conventional systems exploit most available frequency bands for wireless communications and these frequency bands are not always fully utilized in general [1]. in addition, Voice over IP (VoIP) will be an essential service in the future because, through VoIP technology, wireless users can utilize voice services more cheaply.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.comnet.2006.05.001"},"refType":"biblio","id":"ref1"},{"order":"2","text":"S. McBeath, J. Smith, L. Chen and A. C. K. Soong, \"VoIP support using group resource allocation based on the UMB system\", <em>IEEE Commun. Mag.</em>, vol. 46, no. 1, pp. 114-120, Jan. 2008.","title":"VoIP support using group resource allocation based on the UMB system","context":[{"sec":"sec1","text":" Therefore, supporting as many voice users as possible while using limited radio resources is a very important issue that could be a key to the success of the future systems [2] [3].","part":"1"}],"links":{"documentLink":"/document/4427239","pdfSize":"101KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"F. Wang, A. Ghosh, C. Sankaran, P. Fleming, F. Hsieh and S. J. Benes, \"Mobile WiMAX systems: performance and evolution\", <em>IEEE Commun. Mag.</em>, vol. 46, no. 10, pp. 41-49, Oct. 2008.","title":"Mobile WiMAX systems: performance and evolution","context":[{"sec":"sec1","text":" Therefore, supporting as many voice users as possible while using limited radio resources is a very important issue that could be a key to the success of the future systems [2] [3].","part":"1"}],"links":{"documentLink":"/document/4644118","pdfSize":"247KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"J.-W. So, \"Performance analysis of VoIP services in the IEEE 802.16e OFDMA system with inband signaling\", <em>IEEE Trans. Veh. Technol.</em>, vol. 57, no. 3, pp. 1876-1886, May 2008.","title":"Performance analysis of VoIP services in the IEEE 802.16e OFDMA system with inband signaling","context":[{"sec":"sec1","text":"In [4], the authors proposed a discrete-time Markov chain (DTMC) framework based on a Markov modulated Poisson process (MMPP) traffic model to analyze VoIP performance.","part":"1"},{"sec":"sec2a1","text":" We here adopt the IDC (index of dispersion for counts) matching technique because it yields adequate results for the matching of parameters and has appropriate computation complexity compared with other matching techniques [4].","part":"1"},{"sec":"sec3a2","text":"\nHere, \\$P_{s}(k\\mid x_{c}=m)\\$ is the probability that the BS serves \\$k\\$ packets when the number of unoccupied channels is \\$m\\$. in this letter, since we assumed that one VoIP packet can be transmitted through one unoccupied wireless channel, \\$P_{s}(m\\mid x_{c}=m)=1\\$. in addition, in Eqn. (5), \\${\\bf U}\\$ and \\${\\bf D}(m)\\$ are the transition probability matrix and the diagonal probability matrix of the two-state MMPP model [4].","part":"1"},{"sec":"sec4","text":" For a low loading condition, the MMPP based numerical results have lower packet dropping probabilities than the on-off based simulation results mainly due to the characteristic of the IDC matching technique [4].","part":"1"}],"links":{"documentLink":"/document/4357463","pdfSize":"469KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Q. Bi, P.-C. Chen, Y. Yang and Q. Zhang, \"An analysis of VoIP service using 1xEV-DO Revision A system\", <em>IEEE J. Select. Areas Commun.</em>, vol. 24, no. 1, pp. 36-44, Jan. 2006.","title":"An analysis of VoIP service using 1xEV-DO Revision A system","context":[{"sec":"sec1","text":" Also, in [5], Q.","part":"1"}],"links":{"documentLink":"/document/1564269","pdfSize":"529KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"H. Heffes and D. M. Lucantoni, \"A Markov modulated characterization of packetized voice and data traffic and related statistical multiplexer performance\", <em>IEEE J. Select. Areas Commun.</em>, vol. 4, no. 6, pp. 856-868, Sept. 1986.","title":"A Markov modulated characterization of packetized voice and data traffic and related statistical multiplexer performance","context":[{"sec":"sec2a1","text":" Furthermore, all the traffic generated by the VoIP users in the cell can be modeled as a two-state MMPP model [6].","part":"1"},{"sec":"sec2a1","text":" Moreover, \\$IDC(\\infty)\\$ is given in [6].","part":"1"}],"links":{"documentLink":"/document/1146393","pdfSize":"1159KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"Q. Zhao, L. Tong, A. Swami and Y. Chen, \"Decentralized cognitive MAC for opportunistic spectrum access in ad hoc networks: a POMDP framework\", <em>IEEE J. Select. Areas Commun.</em>, vol. 25, no. 3, pp. 589-600, Apr. 2007.","title":"Decentralized cognitive MAC for opportunistic spectrum access in ad hoc networks: a POMDP framework","context":[{"sec":"sec2a2","text":"In a cognitive radio system, a wireless channel can be modeled as a two-state Markov process, as shown in Fig. 1 [7]. an occupied state means that the wireless channel is utilized by a primary user.","part":"1"}],"links":{"documentLink":"/document/4155374","pdfSize":"733KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"F. Wang, A. Ghosh, C. Sankaran, P. Fleming, F. Hsieh and S. J. Benes, \"Mobile WiMAX systems: performance and evolution\", <em>IEEE Commun. Mag.</em>, vol. 46, no. 10, pp. 41-49, Oct. 2008.","title":"Mobile WiMAX systems: performance and evolution","context":[{"sec":"sec4","text":"Furthermore, given that the total number of channels is 30, the overhead caused by control signaling is 30 % [8], and \\$p_{o}=0.5\\$, we can obtain both downlink and uplink capacity through our analysis method.","part":"1"}],"links":{"documentLink":"/document/4644118","pdfSize":"247KB"},"refType":"biblio","id":"ref8"}],"articleNumber":"5090414","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"VoIP capacity analysis in cognitive radio system","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090414/","isStaticHtml":true,"htmlLink":"/document/5090414/","isJournal":true,"xploreDocumentType":"Journals & Magazine","displayDocTitle":"VoIP capacity analysis in cognitive radio system","articleId":"5090414","openAccessFlag":"F","title":"VoIP capacity analysis in cognitive radio system","contentTypeDisplay":"Journals","mlTime":"PT0.084041S","lastupdate":"2021-10-02","contentType":"periodicals","definitions":"false","publicationNumber":"4234"},{"_id":5090416,"references":[{"order":"1","text":"A. A. M. Saleh, \"Frequency-independent and frequency-dependent nonlinear models of TWT amplifiers\", <em>IEEE Trans. Communications</em>, vol. 29, no. 11, pp. 1715-1720, Nov. 1981.","title":"Frequency-independent and frequency-dependent nonlinear models of TWT amplifiers","context":[{"sec":"sec1","text":"Saleh's nonlinear models, [1], find popular use in the behavioural modelling of modern RF nonlinear solid state power amplifier (SSPAs) when it can be assumed that the PA is memoryless\u2013usually so only over a narrowband\u2013 or that an equivalent memoryless (EM) model will suffice, for instance as a component in nonlinear PA models manifesting linear memory impairments, or for modelling of this most dominant part of the PA nonlinearity impairments (e.g., [2]).","part":"1"},{"sec":"sec1","text":"With his design focus on wideband (up to 300MHz and beyond) memoryless TWTAs, Saleh showed that these yielded superior modelling accuracy when compared to other lowparameter-count models, [1].","part":"1"},{"sec":"sec5","text":" However the performance of his AM\u2013AM model alone and his quadrature P-component alone, [1]\u2013a common practice in using this model nowadays, which suffices for some applications, e.g., [2]\u2013, are included; results are reasonable and, given the usual dominance of this nonlinearity impairment, not unexpected.","part":"1"}],"links":{"documentLink":"/document/1094911","pdfSize":"472KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"E. Bertran, \"Performance analysis of power amplifier back-off levels in UWB transmitters\", <em>IEEE Trans. Consumer Electron.</em>, vol. 53, no. 4, pp. 1309-1313, Nov. 2007.","title":"Performance analysis of power amplifier back-off levels in UWB transmitters","context":[{"sec":"sec1","text":"Saleh's nonlinear models, [1], find popular use in the behavioural modelling of modern RF nonlinear solid state power amplifier (SSPAs) when it can be assumed that the PA is memoryless\u2013usually so only over a narrowband\u2013 or that an equivalent memoryless (EM) model will suffice, for instance as a component in nonlinear PA models manifesting linear memory impairments, or for modelling of this most dominant part of the PA nonlinearity impairments (e.g., [2]).","part":"1"},{"sec":"sec5","text":" However the performance of his AM\u2013AM model alone and his quadrature P-component alone, [1]\u2013a common practice in using this model nowadays, which suffices for some applications, e.g., [2]\u2013, are included; results are reasonable and, given the usual dominance of this nonlinearity impairment, not unexpected.","part":"1"}],"links":{"documentLink":"/document/4429217","pdfSize":"305KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"D. Schreurs, M. O\u2019Droma, A. A. Goacher and M. Gadringer, RF Power Amplifier Behavioural Modeling, Cambridge University Press, 2009.","title":"RF Power Amplifier Behavioural Modeling","context":[{"sec":"sec3","text":" Optimisation, using close but more familiar rational exponent power values, e.g., \\$\\nu={1\\over 3}\\$ and \\$\\gamma=4\\$ or 5, yielded models almost as good, [3], Chap. 3.","part":"1"},{"sec":"sec5","text":" These comparisons were made using the following figures of merit, FOMs, as defined in [3], Chap. 6: the normalised mean square error, NMSE, in the time domain and the adjacent channel power differences ACEPR and \\$\\Delta {\\rm ACPR}\\$ in the frequency domain.","part":"1"},{"sec":"sec5","text":" Results of up to 1.5dB or so better are possible using a high-order extensible behavioural model, [3], Table 3.2.","part":"1"}],"refType":"biblio","id":"ref3"}],"articleNumber":"5090416","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"New modified saleh models for memoryless nonlinear power amplifier behavioural modelling","publisher":"IEEE","displayDocTitle":"New modified saleh models for memoryless nonlinear power amplifier behavioural modelling","htmlLink":"/document/5090416/","isStaticHtml":true,"isJournal":true,"isDynamicHtml":true,"htmlAbstractLink":"/document/5090416/","xploreDocumentType":"Journals & Magazine","articleId":"5090416","openAccessFlag":"F","title":"New modified saleh models for memoryless nonlinear power amplifier behavioural modelling","contentTypeDisplay":"Journals","mlTime":"PT0.036271S","lastupdate":"2021-12-18","contentType":"periodicals","definitions":"false","publicationNumber":"4234"},{"_id":5090417,"references":[{"order":"1","text":"U. Fincke and M. Pohst, \"Improved methods for calculating vectors of short length in a lattice including a complexity analysis\", <em>Math. Comp</em>, vol. 44, pp. 463-471, 1995.","title":"Improved methods for calculating vectors of short length in a lattice, including a complexity analysis","context":[{"sec":"sec1","text":" The CVP itself is generally NP-hard, but by employing the enumeration algorithm proposed by Fincke and Pohst [1], one can often solve it with a reasonable computational effort.","part":"1"},{"sec":"sec2","text":" The Babai point is likely to be the closest point itself [1].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1090/S0025-5718-1985-0777278-8"},"refType":"biblio","id":"ref1"},{"order":"2","text":"A. K. Lenstra, H. W. Lenstra and L. Lov, \"Factoring polynomials with rational coefficients\", <em>Math. Ann.</em>, no. 261, pp. 513-534, 1983.","title":"Factoring polynomials with rational coefficients","context":[{"sec":"sec1","text":" One is to combine lattice reduction [2] with sub-optimum detection algorithms to achieve sub-optimum performance with very low complexity [3], [4].","part":"1"},{"sec":"sec1","text":" A popular algorithm for lattice reduction is that of Lenstra, Lenstra and Lov\u00e1sz (LLL) [2] and it has been successfully used with ZF and SIC detectors [6].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/BF01457454"},"refType":"biblio","id":"ref2"},{"order":"3","text":"W. H. Mow, \"Universal lattice decoding: principles and recent advances\", <em>Wireless Communications and Mobile Computing special issue on coding and its applications in wireless CDMA systems</em>, vol. 3, pp. 553-569, Aug. 2003.","title":"Universal lattice decoding: principles and recent advances","context":[{"sec":"sec1","text":" One is to combine lattice reduction [2] with sub-optimum detection algorithms to achieve sub-optimum performance with very low complexity [3], [4].","part":"1"},{"sec":"sec1","text":" In [3] the performance gap to MLD is within 2.5\u20135 dB.","part":"1"},{"sec":"sec1","text":" Mow [3] argued that stopping criteria could be used to reduce the complexity of sphere decoding, and suggested a simple test that could be used to halt the decoding process.","part":"1"},{"sec":"sec3","text":" This is some because some out-of-modulation-alphabet vectors could be recovered by applying the modulation alphabet constraint [3].","part":"1"},{"sec":"sec4","text":" This figure shows the average CPU time per bit. (The CPU time measure was also used in [3].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/wcm.140"},"refType":"biblio","id":"ref3"},{"order":"4","text":"W. H. Mow, \"Maximum likelihood sequence estimation from the lattice view-point\", <em>IEEE Trans. Inform. Theory</em>, vol. 40, pp. 1591-1600, Sept. 1994.","title":"Maximum likelihood sequence estimation from the lattice view-point","context":[{"sec":"sec1","text":" One is to combine lattice reduction [2] with sub-optimum detection algorithms to achieve sub-optimum performance with very low complexity [3], [4].","part":"1"}],"links":{"documentLink":"/document/333872","pdfSize":"1044KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"J. Jald\u00e9n and B. Ottersten, \"On the complexity of sphere decoding in digital communications\", <em>IEEE Trans. Signal Processing</em>, vol. 53, no. 4, pp. 1474-1484, Apr. 2005.","title":"On the complexity of sphere decoding in digital communications","context":[{"sec":"sec1","text":" In particular, in the scenarios relevant to us, the average complexity of sphere decoding grows exponentially with the number of antennas (see [5] for precise statements regarding complexity).","part":"1"}],"links":{"documentLink":"/document/1408197","pdfSize":"377KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"H. Yao and G. W. Wornell, \"Lattice-reduction-aided detectors for MIMO communication systems\", <em>Proc. IEEE GLOBECOM</em>, 2002.","title":"Lattice-reduction-aided detectors for MIMO communication systems","context":[{"sec":"sec1","text":" A popular algorithm for lattice reduction is that of Lenstra, Lenstra and Lov\u00e1sz (LLL) [2] and it has been successfully used with ZF and SIC detectors [6].","part":"1"},{"sec":"sec2","text":"The idea of lattice reduction in MIMO detection is to transform the coordinate system so that the lattice is closer to orthogonal, and consequently so that low-complexity, suboptimal methods perform better [6].","part":"1"},{"sec":"sec3a","text":" A similar observation was made in [6].","part":"1"}],"links":{"documentLink":"/document/1188114","pdfSize":"361KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"C. P. Schnorr and M. Euchner, \"Lattice basis reduction: improved practical algorithms and solving subset sum problems\", <em>Mathematical Programming</em>, vol. 66, pp. 181-191, 1994.","title":"Lattice basis reduction: improved practical algorithms and solving subset sum problems","context":[{"sec":"sec1","text":" The other research direction is to develop improved versions of sphere decoding [7], [8].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/BF01581144"},"refType":"biblio","id":"ref7"},{"order":"8","text":"A. M. Chan and I. Lee, \"A new reduced-complexity sphere decoder for multiple antenna systems\", <em>Proc. IEEE ICC</em>, 2002.","title":"A new reduced-complexity sphere decoder for multiple antenna systems","context":[{"sec":"sec1","text":" The other research direction is to develop improved versions of sphere decoding [7], [8].","part":"1"},{"sec":"sec2","text":" The lowest-complexity enumeration process for sphere decoding known is the Schnorr-Euchner improved version of the Fincke-Pohst algorithm [8].","part":"1"}],"links":{"documentLink":"/document/996896","pdfSize":"287KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"W. Zhao and G. B. Giannakis, \"Reduced complexity closest point decoding algorithms for random lattices\", <em>IEEE Trans. Wireless Commun.</em>, vol. 5, pp. 101-111, Jan. 2006.","title":"Reduced complexity closest point decoding algorithms for random lattices","context":[{"sec":"sec1","text":" Zhao [9] proposed stopping criteria based on probabilistic assumptions, but this work did not exploit lattice reduction.","part":"1"}],"links":{"documentLink":"/document/1576534","pdfSize":"405KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"E. G. Larsson and J. Jald\u00e9n, \"Soft MIMO detection at fixed complexity via partial marginalization\", <em>IEEE Trans. Signal Processing</em>, vol. 56, pp. 3397-3407, Aug. 2008.","title":"Soft MIMO detection at fixed complexity via partial marginalization","context":[{"sec":"sec2","text":" By appropriately rearranging the real and imaginary parts of the transmitted symbols and of the received samples (see, e.g., [10, Sec. II.A] for details) we can write\nwhere \\$x\\$ is a real-valued \\$2N_{T}\\$-length transmitted vector whose elements belong to a finite alphabet \\${\\cal S}, {\\mbi H}\\$ is a real-valued \\$2 N_{R}\\times 2N_{T}\\$ channel matrix, \\${\\mbi y}\\$ is a real-valued \\$2 N_{R}\\$-vector, and \\${\\mbi w}\\$ is additive white Gaussian noise (AWGN) with i.i.d. \\$N(0, \\sigma_{w}^{2})\\$ elements.","part":"1"},{"sec":"sec2","text":" The problem of optimal detection for the case when \\${\\mbi H}\\$ is only partially known has the same form as (2) in many relevant cases (e.g., see [10, Sec V.A]).","part":"1"}],"links":{"documentLink":"/document/4520145","pdfSize":"449KB"},"refType":"biblio","id":"ref10"}],"articleNumber":"5090417","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Stopping Criterion for Complexity Reduction of Sphere Decoding","publisher":"IEEE","displayDocTitle":"Stopping Criterion for Complexity Reduction of Sphere Decoding","htmlAbstractLink":"/document/5090417/","htmlLink":"/document/5090417/","isJournal":true,"isStaticHtml":true,"xploreDocumentType":"Journals & Magazine","isDynamicHtml":true,"articleId":"5090417","openAccessFlag":"F","title":"Stopping Criterion for Complexity Reduction of Sphere Decoding","contentTypeDisplay":"Journals","mlTime":"PT0.106626S","lastupdate":"2021-10-05","contentType":"periodicals","definitions":"false","publicationNumber":"4234"},{"_id":5090420,"references":[{"order":"1","text":"M. K. Simon and M. S. Alouini, Digital Communication over Fading Channels, New York:Wiley, 2000.","title":"Digital Communication over Fading Channels","context":[{"sec":"sec1","text":"Many distributions have been considered in the literature to model the small scale fading in multipath channel environment such as Rayleigh, Rician, Nakagami-\\$m\\$, Weibull, \u2026 etc [1].","part":"1"},{"sec":"sec3","text":" The outage probability is defined as the probability that the error rate exceeds a pre-defined value or equivalently, the received SNR drops below a pre-defined threshold, \\$\\gamma_{\\rm thr}\\$, [1].","part":"1"},{"sec":"sec5","text":"The BER of most coherent modulation techniques can be found using the MGF approach as follows [1, pp.124]:\nwhere \\$\\psi\\$ is a constant associated with the modulation technique used, e.g., for binary phase shift keying we set \\$\\psi=1\\$, coherent detection of BFSK we have \\$\\psi=0.5\\$, and for coherent detection of minimum shift keying we set \\$\\psi=0.715\\$ [1, pp.124].","part":"1"},{"sec":"sec6","text":" In this figure, we compare our results with previous results in [1, (8.115)] since the combination of \\$\\alpha\\$ and \\$\\mu\\$ represents the Nakagami-m case and a good match is clearly observed.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/0471200697"},"refType":"biblio","id":"ref1"},{"order":"2","text":"M. D. Yacoub, \"The \u03b1\u2014\u03bc distribution: a physical fading model for the Stacy distribution\", <em>IEEE Tran. Veh. Technol.</em>, vol. 56, no. 1, pp. 27-34, Jan. 2007.","title":"The \u03b1\u2014\u03bc distribution: a physical fading model for the Stacy distribution","context":[{"sec":"sec1","text":" Most recently, a generalized small scale fading model, called the \\$\\alpha-\\mu\\$ distribution, has been introduced [2].","part":"1"},{"sec":"sec1","text":"In [2], the level-crossing rate, the average fade duration and the joint statistics of the correlated \\$\\alpha-\\mu\\$ random variables were obtained.","part":"1"},{"sec":"sec1","text":" However, the derivation for the moment generating function (MGF), which is an important statistical function for any distribution, has not been reported in [2] or anywhere in the literature.","part":"1"},{"sec":"sec2","text":"In this letter, we assume that the channel envelope, \\$R\\$, is following the \\$\\alpha-\\mu\\$ distribution which has the probability density function (pdf) given by [2]\nwhere \\$\\alpha\\$ is an arbitrary fading parameter, \\$\\mu\\$ is the inverse of the normalized variance defined as \\$\\mu={{\\rm E}^{2}[R^{\\alpha}]\\over {\\rm V}[R^{\\alpha}]}\\$, E and V are the expectation and the variance operators, respectively, \\$\\Gamma(x)=\\int_{0}^{\\infty}t^{x-1}{\\rm e}^{-t}dt\\$ is the well known Gamma function and \\$\\tilde{r}\\$ is defined as the \\$\\alpha\\$-root mean value of the envelope random variable, i.e., \\$\\tilde{r}=\\root {\\alpha} \\of{{\\rm E}[R^{\\alpha}]}\\$.","part":"1"}],"links":{"documentLink":"/document/4067122","pdfSize":"249KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"M. S. Alouini and M. K. Simon, \"Dual diversity over log-normal fading channels\", <em>IEEE Trans. Commun.</em>, vol. 50, no. 12, pp. 1946-1959, Dec. 2002.","title":"Dual diversity over log-normal fading channels","context":[],"links":{"documentLink":"/document/1175472","pdfSize":"1037KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"I. S. Gradshteyn and I. M. Ryzhik, Table of Integrals Series and Products, CA, San Diego, 2000.","title":"Table of Integrals, Series, and Products","context":[{"sec":"sec3","text":" Hence, the outage probability, \\$P_{{\\rm out}}\\$, is given as \\$P_{{\\rm out}}=\\int_{0}^{\\gamma_{{\\rm thr}}}f_{\\gamma}(\\gamma)d\\gamma\\$, and for the \\$\\alpha-\\mu\\$ distribution can be evaluated as\nwhere [4, (3.381.8)] has been used in deriving (4).","part":"1"},{"sec":"sec3","text":" The function \\$\\gamma_{{\\rm inc}}(\\xi, u)\\$ is the lower incomplete gamma function defined in [4, (3.381.8)] as \\$\\gamma_{{\\rm inc}}(\\xi, u)=\\int_{0}^{u}t^{\\xi-1}e^{-t}dt\\$.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"A. P. Prudnikov, Y. A. Brychkov and O. I. Marichev, Integrals and Series Vol. 3: More Special Functions, Oxford University Press US, 1986.","title":"Integrals and Series, Vol. 3: More Special Functions","context":[{"sec":"sec4","text":" For the \\$\\alpha-\\mu\\$ distribution, the MGF can be evaluated as follows:\nThis MGF integral can be solved in closed form if we represent the exponential functions in the integrand of (5) in terms of Meijer's G-function as [5, pp.346]\nwhere \\$I(n, \\xi)=\\xi/n, (\\xi+1)/n, \\ldots, (\\xi+n-1)/n\\$.","part":"1"},{"sec":"sec5","text":" Using [5, pp. 348], (8) reduces to\nUsing (7) and (9), the BER expression becomes\nThe expression in (10) represents the BER of coherent modulation techniques over the generalized \\$\\alpha-\\mu\\$ fading channel which is novel and new result.","part":"1"}],"refType":"biblio","id":"ref5"}],"articleNumber":"5090420","formulaStrippedArticleTitle":"Moment generating function of the generalized \u03b1 - \u03bc distribution with applications","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5090420/","displayDocTitle":"Moment generating function of the generalized \u03b1 - \u03bc distribution with applications","xploreDocumentType":"Journals & Magazine","isJournal":true,"htmlLink":"/document/5090420/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5090420","openAccessFlag":"F","title":"Moment generating function of the generalized \u03b1 - \u03bc distribution with applications","contentTypeDisplay":"Journals","mlTime":"PT0.058376S","lastupdate":"2021-10-05","contentType":"periodicals","definitions":"false","publicationNumber":"4234"},{"_id":5090423,"references":[{"order":"1","text":"M. Andersin, Z. Rosberg and J. Zander, \"Gradual removals in cellular PCS with constrained power control and noise\", <em>ACM/Baltzer Wireless Networks J.</em>, vol. 2, no. 1, pp. 27-43, Jan. 1996.","title":"Gradual removals in cellular PCS with constrained power control and noise","context":[{"sec":"sec1","text":" Different from its counterpart in traditional wireless networks (TWNs) [1], the JPAC in CRNs not only needs to provide QoS-guaranteed service to as many admitted secondary users as possible, it must also guarantee the QoS of primary users.","part":"1"},{"sec":"sec3a1a","text":"It requires \\$O(N_{c}^{2})\\$ basic operations (e.g., add and multiply) to solve (P.2) [1] where \\$N_{c}=\\vert {\\BBN}_{c}\\vert\\$.","part":"1"},{"sec":"sec3a1b","text":"The SSAs in [3], [4] are the improved versions of the JPAC algorithms for TWNs in [1].","part":"1"},{"sec":"sec3a1b","text":"The complexity in Step 1 is \\$O(N_{c}^{2})\\$ [1], and that in Step 2 is also \\$O(N_{c}^{2})\\$ according to the descriptions in [3], [4].","part":"1"},{"sec":"sec4a1c","text":" Because the cardinalities of the candidate sets at Layer \\$i\\$ are \\${2n-1\\over 2^{l}}N\\$, \\$n=1, \\ldots, 2^{l-1}\\$, and the complexity in checking the feasibility of a candidate set of \\${2n-1\\over 2^{l}}N\\$ secondary users is \\$O(({2n-1\\over 2^{l}}N)^{2})\\$ [1], thus the complexity in searching the admission set is \\$\\sum_{l=1}^{L}({1\\over 2^{l-1}}\\sum_{n=1}^{2^{l-1}}O(({2n-1\\over 2^{l}}N)^{2}))=O(N^{2}\\log_{2}N)\\$,.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/BF01201460"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Y. Xing, C. N. Mathur, M. A. Haleem, R. Chandramouli and K. P. Subbalakshmi, \"Dynamic spectrum access with QoS and interference temperature constraints\", <em>IEEE Trans. Mobile Comput.</em>, vol. 6, no. 4, pp. 423-433, Apr. 2007.","title":"Dynamic spectrum access with QoS and interference temperature constraints","context":[{"sec":"sec1","text":"Since it is nondeterministic polynomial-time (NP)-complete to maximize the number of admitted secondary users [2], low-complexity heuristic algorithms are proposed in [2]\u2013[4] to find an admission set (i.e., a set of admitted secondary users) by performing power control and admission control alternatively (as described later in Section III).","part":"1"},{"sec":"sec1","text":" Unlike the shortsighted metrics in existing algorithms [2]\u2013[4], our metric predetermines the admission order of the secondary users in a candidate set (i.e., a set of secondary users intending to access the network).","part":"1"},{"sec":"sec3","text":"Existing algorithms can be generally classified into the optimal searching algorithm (OSA), the random searching algorithms (RSAs) [2], and the sequential searching algorithms (SSAs) [3], [4].","part":"1"},{"sec":"sec3","text":" We do not discuss the RSAs because they suffer from divergence and are more computational expensive than the SSAs; see [2].","part":"1"},{"sec":"sec3a1a","text":" For a candidate set \\${\\BBN}_{c}\\subseteq {\\BBN}\\$, its feasibility can be checked by solving a power control problem [2]\u2013[4]:\n.","part":"1"},{"sec":"sec4a1d","text":"i) Although the perfect knowledge of both \\$h_{ki}\\$ and \\$g_{ij}\\$ are assumed here as in [2]\u2013[4], the LGRA can also work with imperfect link gains with minor revision.","part":"1"},{"sec":"sec4a1d","text":"ii) A distributed LGRA can be developed by following the approaches shown in [2], [3], while only the centralized LGRA is presented here due to the lack of space.","part":"1"}],"links":{"documentLink":"/document/4116705","pdfSize":"1262KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"L. Qian, X. Li, J. Attia and Z. Gajic, \"Power control for cognitive radio ad hoc networks\", <em>Proc. IEEE LANMAN\u201907</em>, 2007-June.","title":"Power control for cognitive radio ad hoc networks","context":[{"sec":"sec1","text":"Since it is nondeterministic polynomial-time (NP)-complete to maximize the number of admitted secondary users [2], low-complexity heuristic algorithms are proposed in [2]\u2013[3][4] to find an admission set (i.e., a set of admitted secondary users) by performing power control and admission control alternatively (as described later in Section III).","part":"1"},{"sec":"sec1","text":" Unlike the shortsighted metrics in existing algorithms [2]\u2013[3][4], our metric predetermines the admission order of the secondary users in a candidate set (i.e., a set of secondary users intending to access the network).","part":"1"},{"sec":"sec1","text":" Simulation results show that the proposed algorithm achieves a performance comparable to the algorithms in [3], [4].","part":"1"},{"sec":"sec3","text":"Existing algorithms can be generally classified into the optimal searching algorithm (OSA), the random searching algorithms (RSAs) [2], and the sequential searching algorithms (SSAs) [3], [4].","part":"1"},{"sec":"sec3a1a","text":" For a candidate set \\${\\BBN}_{c}\\subseteq {\\BBN}\\$, its feasibility can be checked by solving a power control problem [2]\u2013[3][4]:\n.","part":"1"},{"sec":"sec3a1b","text":"The SSAs in [3], [4] are the improved versions of the JPAC algorithms for TWNs in [1].","part":"1"},{"sec":"sec3a1b","text":"The complexity in Step 1 is \\$O(N_{c}^{2})\\$ [1], and that in Step 2 is also \\$O(N_{c}^{2})\\$ according to the descriptions in [3], [4].","part":"1"},{"sec":"sec3a1c","text":"One can know from [3], [4] that the admission metrics of both SSAs are functions of \\$h_{ki}, \\ g_{ij}, \\ \\forall k\\in {\\BBK}\\$ and \\$i,j\\in {\\BBN}_{c}\\$, and \\${\\bf p}_{{\\BBN}_c}\\$.","part":"1"},{"sec":"sec4a1b","text":"Choose the first \\$m=\\lfloor(m_{h}+m_{l})/2\\rfloor\\$ secondary users in \\$\\vec{{\\BBN}}_{N}\\$ to form a candidate set \\$\\vec{{\\BBN}}_{m}\\$, and check its feasibility by solving (P.2) as in [3], [4].","part":"1"},{"sec":"sec4a1d","text":"i) Although the perfect knowledge of both \\$h_{ki}\\$ and \\$g_{ij}\\$ are assumed here as in [2]\u2013[3][4], the LGRA can also work with imperfect link gains with minor revision.","part":"1"},{"sec":"sec4a1d","text":"ii) A distributed LGRA can be developed by following the approaches shown in [2], [3], while only the centralized LGRA is presented here due to the lack of space.","part":"1"},{"sec":"sec5","text":" The SSAs in [3] and [4] are denoted as SSA-1 and SSA-2, respectively.","part":"1"}],"links":{"documentLink":"/document/4295967","pdfSize":"2467KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"L. Le and E. Hossain, \"QoS-aware spectrum sharing in cognitive wireless networks\", <em>Proc. IEEE GLOBECOM\u201907</em>, 2007-Nov.","title":"QoS-aware spectrum sharing in cognitive wireless networks","context":[{"sec":"sec1","text":"Since it is nondeterministic polynomial-time (NP)-complete to maximize the number of admitted secondary users [2], low-complexity heuristic algorithms are proposed in [2]\u2013[4] to find an admission set (i.e., a set of admitted secondary users) by performing power control and admission control alternatively (as described later in Section III).","part":"1"},{"sec":"sec1","text":" Unlike the shortsighted metrics in existing algorithms [2]\u2013[4], our metric predetermines the admission order of the secondary users in a candidate set (i.e., a set of secondary users intending to access the network).","part":"1"},{"sec":"sec1","text":" Simulation results show that the proposed algorithm achieves a performance comparable to the algorithms in [3], [4].","part":"1"},{"sec":"sec2","text":"Assume that secondary users communicate using spread spectrum CDMA, the signal-to-interference-noise ratio (SINR) at receiver \\$i\\in {\\BBN}\\$ can be written as [4]\nwhere \\$p_{i}\\$ is the transmission power of transmitter \\$i, \\ g_{ij}\\$ is the link gain (i.e., the channel power gain) from transmiuer \\$j\\$ to receiver \\$i, G\\$ is the processing gain, \\$\\eta_{i}\\$ is the total noise and interference power at receiver and the backslash \\ denotes set minus.","part":"1"},{"sec":"sec3","text":"Existing algorithms can be generally classified into the optimal searching algorithm (OSA), the random searching algorithms (RSAs) [2], and the sequential searching algorithms (SSAs) [3], [4].","part":"1"},{"sec":"sec3a1a","text":" For a candidate set \\${\\BBN}_{c}\\subseteq {\\BBN}\\$, its feasibility can be checked by solving a power control problem [2]\u2013[4]:\n.","part":"1"},{"sec":"sec3a1b","text":"The SSAs in [3], [4] are the improved versions of the JPAC algorithms for TWNs in [1].","part":"1"},{"sec":"sec3a1b","text":"The complexity in Step 1 is \\$O(N_{c}^{2})\\$ [1], and that in Step 2 is also \\$O(N_{c}^{2})\\$ according to the descriptions in [3], [4].","part":"1"},{"sec":"sec3a1c","text":"One can know from [3], [4] that the admission metrics of both SSAs are functions of \\$h_{ki}, \\ g_{ij}, \\ \\forall k\\in {\\BBK}\\$ and \\$i,j\\in {\\BBN}_{c}\\$, and \\${\\bf p}_{{\\BBN}_c}\\$.","part":"1"},{"sec":"sec4a1b","text":"Choose the first \\$m=\\lfloor(m_{h}+m_{l})/2\\rfloor\\$ secondary users in \\$\\vec{{\\BBN}}_{N}\\$ to form a candidate set \\$\\vec{{\\BBN}}_{m}\\$, and check its feasibility by solving (P.2) as in [3], [4].","part":"1"},{"sec":"sec4a1d","text":"i) Although the perfect knowledge of both \\$h_{ki}\\$ and \\$g_{ij}\\$ are assumed here as in [2]\u2013[4], the LGRA can also work with imperfect link gains with minor revision.","part":"1"},{"sec":"sec5","text":" The SSAs in [3] and [4] are denoted as SSA-1 and SSA-2, respectively.","part":"1"},{"sec":"sec5","text":" The considered scenario is from [4].","part":"1"}],"links":{"documentLink":"/document/4411587","pdfSize":"148KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"A. Ghasemi and E. S. Sousa, \"Fundamental limits of spectrum-sharing in fading environments\", <em>IEEE Trans. Wireless Commun.</em>, vol. 6, no. 2, pp. 649-658, Feb. 2007.","title":"Fundamental limits of spectrum-sharing in fading environments","context":[{"sec":"fn2","text":"Our observation relating to the LGR also confirms the conjecture made in [5], a recently work about the capacity analysis of a single secondary user sharing the spectrum of primary receivers.","type":"footnote"}],"links":{"documentLink":"/document/4100173","pdfSize":"433KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"L. Zhang, Y.-C. Liang and Y. Xin, \"Joint beamforming and power allocation for multiple access channels in cognitive radio networks\", <em>IEEE J. Select. Areas Commun.</em>, vol. 26, no. 1, pp. 38-51, Jan. 2008.","title":"Joint beamforming and power allocation for multiple access channels in cognitive radio networks","context":[{"sec":"sec4a1d","text":" In practice, we can estimate these link gains, for example, with the method presented in [6].","part":"1"}],"links":{"documentLink":"/document/4413139","pdfSize":"419KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"D. I. Kim, L. B. Le and E. Hossain, \"Joint rate and power allocation for cognitive radios in dynamic spectrum access environment\", <em>IEEE Trans. Wireless Commun.</em>, vol. 7, no. 12, pp. 5517-5527, Dec. 2008.","title":"Joint rate and power allocation for cognitive radios in dynamic spectrum access environment","context":[{"sec":"sec4a1d","text":" Then, the LGR can be obtained using the estimated link gains, and the QoS of primary receivers and admitted secondary users can be guaranteed by introducing safeguard margins into (3) and (4) as in [7] to combat the link gain estimation errors.","part":"1"}],"links":{"documentLink":"/document/4723360","pdfSize":"581KB"},"refType":"biblio","id":"ref7"}],"articleNumber":"5090423","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Low-complexity centralized joint power and admission control in cognitive radio networks","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090423/","isStaticHtml":true,"htmlLink":"/document/5090423/","isJournal":true,"xploreDocumentType":"Journals & Magazine","displayDocTitle":"Low-complexity centralized joint power and admission control in cognitive radio networks","articleId":"5090423","openAccessFlag":"F","title":"Low-complexity centralized joint power and admission control in cognitive radio networks","contentTypeDisplay":"Journals","mlTime":"PT0.067134S","lastupdate":"2021-10-02","contentType":"periodicals","definitions":"false","publicationNumber":"4234"},{"_id":5090428,"references":[{"order":"1","text":"C. Di, D. Proietti, I. E. Telatar, T. J. Richardson and R. L. Urbanke, \"Finite-length analysis of low-density parity-check codes on the binary erasure channel\", <em>IEEE Trans. Inform. Theory</em>, vol. 48, no. 6, pp. 1570-1579, June 2002.","title":"Finite-length analysis of low-density parity-check codes on the binary erasure channel","context":[{"sec":"sec1","text":"The error floor phenomenon of low-density parity-check (LDPC) codes is an important problem which should be considered carefully in designing practical codes with finite length. the performance of LDPC codes under iterative decoding in the error floor region is dominated by small stopping sets [1] on the binary erasure channel (BEC), and near-codewords [2] or trapping sets [3] on the additive white Gaussian noise (AWGN) channel.","part":"1"}],"links":{"documentLink":"/document/1003839","pdfSize":"442KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"D. J. C. MacKay and M. Postol, \"Weaknesses of Margulis and Ramanujan-Margulis low-density parity-check codes\", <em>Electronic Notes in Theoretical Computer Science</em>, vol. 74, 2003.","title":"Weaknesses of Margulis and Ramanujan-Margulis low-density parity-check codes","context":[{"sec":"sec1","text":"The error floor phenomenon of low-density parity-check (LDPC) codes is an important problem which should be considered carefully in designing practical codes with finite length. the performance of LDPC codes under iterative decoding in the error floor region is dominated by small stopping sets [1] on the binary erasure channel (BEC), and near-codewords [2] or trapping sets [3] on the additive white Gaussian noise (AWGN) channel.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/S1571-0661(04)80768-0"},"refType":"biblio","id":"ref2"},{"order":"3","text":"T. J. Richardson, \"Error floors of LDPC codes\", <em>Proc. 41st Annu. Allerlon Conf. Commun. Contr. Comput</em>, 2003.","title":"Error floors of LDPC codes","context":[{"sec":"sec1","text":"The error floor phenomenon of low-density parity-check (LDPC) codes is an important problem which should be considered carefully in designing practical codes with finite length. the performance of LDPC codes under iterative decoding in the error floor region is dominated by small stopping sets [1] on the binary erasure channel (BEC), and near-codewords [2] or trapping sets [3] on the additive white Gaussian noise (AWGN) channel.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"X. Y. Hu, E. Eleftheriou and D. M. Arnold, \"Regular and irregular progressive edge-growth Tanner graphs\", <em>IEEE Trans. Inform. Theory</em>, vol. 51, no. 1, pp. 386-398, Jan. 2005.","title":"Regular and irregular progressive edge-growth Tanner graphs","context":[{"sec":"sec1","text":" However, there are a lot of fruitful works to improve the error floor in a sub-optimal way, such as progressive-edgegrowth (PEG) algorithm [4] (using girth metric), approximate cycle extrinsic (ACE) message degree algorithm [5] (using ACE metric), and partial elimination of stopping sets [6].","part":"1"}],"links":{"documentLink":"/document/1377521","pdfSize":"479KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"T. Tian, C. Jones, J. Villasenor and R. Wesel, \"Selective avoidance of cycles in irregular LDPC code construction\", <em>IEEE Trans. Commun.</em>, vol. 52, no. 8, pp. 1242-1247, Aug. 2004.","title":"Selective avoidance of cycles in irregular LDPC code construction","context":[{"sec":"sec1","text":" However, there are a lot of fruitful works to improve the error floor in a sub-optimal way, such as progressive-edgegrowth (PEG) algorithm [4] (using girth metric), approximate cycle extrinsic (ACE) message degree algorithm [5] (using ACE metric), and partial elimination of stopping sets [6].","part":"1"}],"links":{"documentLink":"/document/1327837","pdfSize":"379KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"A. Ramamoorthy and R. Wesel, \"Construction of short block length irregular low-density parity-check codes\", <em>Proc. IEEE Intern. Conf. Commun.</em>, pp. 410-414, 2004-June.","title":"Construction of short block length irregular low-density parity-check codes","context":[{"sec":"sec1","text":" However, there are a lot of fruitful works to improve the error floor in a sub-optimal way, such as progressive-edgegrowth (PEG) algorithm [4] (using girth metric), approximate cycle extrinsic (ACE) message degree algorithm [5] (using ACE metric), and partial elimination of stopping sets [6].","part":"1"}],"links":{"documentLink":"/document/1312521","pdfSize":"286KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"C. C. Wang, \"Code annealing and the suppressing effect of the cyclically lifted LDPC code ensemble\", <em>Proc. IEEE Inf. Theoiy Workshop</em>, pp. 86-90, 2006-Oct.","title":"Code annealing and the suppressing effect of the cyclically lifted LDPC code ensemble","context":[{"sec":"sec1","text":" These algorithms always perform well but they may allow the existence of small stopping sets. in [7], Wang proposed a code annealing algorithm to prevent small stopping sets on any existing codes by swapping edges in the Tanner graph.","part":"1"}],"links":{"documentLink":"/document/4119260","pdfSize":"6745KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"M. Schwartz and A. Vardy, \"On the stopping distance and the stopping redundancy of codes\", <em>IEEE Trans. Inform. Theory</em>, vol. 52, no. 3, pp. 922-932, Mar. 2006.","title":"On the stopping distance and the stopping redundancy of codes","context":[{"sec":"sec1","text":"Recently, Schwartz and Vardy [8] introduced the stopping redundancy of a linear code, and showed that the performance of iterative decoders can be improved significantly by adding some redundant check nodes.","part":"1"},{"sec":"sec1","text":" Finding the exact value of the stopping redundancy is a difficult problem and some lower and upper bounds are derived in [8] [9]. in this letter, we propose a method to eliminate small stopping sets in irregular LDPC codes by adding several new check nodes. the proposed method can improve both the stopping distance and the minimum distance at the expense of altering the original code since the newly-added check nodes may not be the redundant check nodes of the original code.","part":"1"}],"links":{"documentLink":"/document/1603762","pdfSize":"379KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"J. Han and P. Siegel, \"Improved upper bounds on stopping redundancy\", <em>IEEE Trans. Inform. Theory</em>, vol. 53, no. 1, pp. 90-104, Jan. 2007.","title":"Improved upper bounds on stopping redundancy","context":[{"sec":"sec1","text":" Finding the exact value of the stopping redundancy is a difficult problem and some lower and upper bounds are derived in [8] [9]. in this letter, we propose a method to eliminate small stopping sets in irregular LDPC codes by adding several new check nodes. the proposed method can improve both the stopping distance and the minimum distance at the expense of altering the original code since the newly-added check nodes may not be the redundant check nodes of the original code.","part":"1"}],"links":{"documentLink":"/document/4039663","pdfSize":"486KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"G. Richter, \"Finding small stopping sets in the Tanner graphs of LDPC codes\", <em>Proc. 4th Intern. Symp. Turbo Codes and Related Topics</em>, 2006-Apr.","title":"Finding small stopping sets in the Tanner graphs of LDPC codes","context":[{"sec":"sec2","text":"The asymptotic frame error rate (FER) \\$P_{F}(\\epsilon)\\$ over the BEC can be estimated by [10]:\nwhere \\$\\epsilon\\$ is the bit erasure probability, \\$s_{min}\\$ is the stopping distance, and \\$u\\$ is a non-negative small integer value.","part":"1"},{"sec":"sec3b","text":" We use the algorithm [10] to find small stopping sets.","part":"1"},{"sec":"sec3b1","text":" (3) the algorithm [10] we used is only an estimate of the exact number of small stopping sets.","part":"1"},{"sec":"sec3b1","text":" Note that there is an algorithm can find all small stopping sets [12], but the algorithm [10] is simple and fast since it only uses belief propagation and an erasure decoding algorithm.","part":"1"},{"sec":"sec3b1","text":" Moreover, from [13] it can be seen that the algorithm [10] can find almost all small stopping sets if parameters in the algorithm are selected appropriately.","part":"1"},{"sec":"sec4a","text":"\\$C_{1}\\$ is MacKay's code \\$PEGirReg504x1008\\$ [15], which is constructed by PEG algorithm with a block length of 1008 and rate of 0.5 (the degree distribution is \\$\\lambda(x)\\$). \\$C_{2}\\$ is obtained by adding two check nodes (both with a degree of 9) to \\$C_{1}\\$ by the proposed algorithm. the block length of \\$C_{2}\\$ is 1008 and the rate is 0.498. the number of small stopping sets in \\$C_{1}\\$ and \\$C_{2}\\$ (counting by [10]) are given in Table I.","part":"1"},{"sec":"sec4a","text":" It can be seen that the upper bound on the stopping distance computed by the algorithm from [10] is improved from 13 to 22 by the proposed algorithm, while the rate loss is only 0.002.","part":"1"},{"sec":"sec4b","text":" This is mainly because the algorithm [10] we used may lose some small stopping sets.","part":"1"}],"links":{"documentLink":"/document/5755900","pdfSize":"607KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"Y. Han and W. E. Ryan, \"LDPC decoder strategies for achieving low error floors\", <em>Proc. 2008 Inf. Theory and Applications Workshop</em>,  [online]  Available: http://ita.ucsd.edu/workshop/08/files/paper/paper_218.pdf.","title":"LDPC decoder strategies for achieving low error floors","context":[{"sec":"sec3b1","text":" For techniques to attack trapping-set errors, one is referred to [11] and the references therein11Also, there are some common intuitions between our method and the method (concatenation and bit-pinning) proposed in [11], but the details have some difference.","part":"1"},{"sec":"fn1","text":"Also, there are some common intuitions between our method and the method (concatenation and bit-pinning) proposed in [11], but the details have some difference.","type":"footnote"}],"links":{"documentLink":"/document/4601062","pdfSize":"568KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"E. Rosnes and \u00d8. Ytrehus, \"An algorithm to find all small-size stopping sets of low-density parity-check matrices\", <em>Proc. IEEE Intern. Symp. Inf. Theory</em>, pp. 2936-2940, 2007-June.","title":"An algorithm to find all small-size stopping sets of low-density parity-check matrices","context":[{"sec":"sec3b1","text":" Note that there is an algorithm can find all small stopping sets [12], but the algorithm [10] is simple and fast since it only uses belief propagation and an erasure decoding algorithm.","part":"1"}],"links":{"documentLink":"/document/4557664","pdfSize":"436KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"G. Richter, <em>Puncturing mapping and design of low-density parity-check codes</em>, 2007.","title":"Puncturing, mapping, and design of low-density parity-check codes","context":[{"sec":"sec3b1","text":" Moreover, from [13] it can be seen that the algorithm [10] can find almost all small stopping sets if parameters in the algorithm are selected appropriately.","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"T. J. Richardson, M. A. Shokrollahi and R. L. Urbanke, \"Design of capacity-approaching irregular low-density parity-check codes\", <em>IEEE Trans. Inform. Theory</em>, vol. 47, no. 2, pp. 619-637, Feb. 2001.","title":"Design of capacity-approaching irregular low-density parity-check codes","context":[{"sec":"sec4","text":"In this section, we show the decoding performance of some LDPC codes constructed by the SSE algorithm. the variable node degree distribution \\$\\lambda(x)\\$ used in this section is [14]:\n.","part":"1"}],"links":{"documentLink":"/document/910578","pdfSize":"505KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"D. J. C. MacKay, <em>Encyclopedia of Sparse Graph Codes</em>,  [online]  Available: http://www.inference.phy.cam.ac.uk/mackay/codes/data.html.","title":"Encyclopedia of Sparse Graph Codes","context":[{"sec":"sec4a","text":"\\$C_{1}\\$ is MacKay's code \\$PEGirReg504x1008\\$ [15], which is constructed by PEG algorithm with a block length of 1008 and rate of 0.5 (the degree distribution is \\$\\lambda(x)\\$). \\$C_{2}\\$ is obtained by adding two check nodes (both with a degree of 9) to \\$C_{1}\\$ by the proposed algorithm. the block length of \\$C_{2}\\$ is 1008 and the rate is 0.498. the number of small stopping sets in \\$C_{1}\\$ and \\$C_{2}\\$ (counting by [10]) are given in Table I.","part":"1"}],"refType":"biblio","id":"ref15"},{"order":"16","text":"X. Y. Hu, <em>Source code for approximating the MinDist problem of LDPC codes: error-correcting codes</em>,  [online]  Available: http://www.inference.phy.cam.ac.uk/mackay/MINDIST_ECC.html.","title":"Source code for approximating the MinDist problem of LDPC codes: error-correcting codes","context":[{"sec":"sec4b","text":" We use a method [16] for approximating the minimum distance Of \\$C_{1}, \\ C_{2}\\$ and \\$C_{3}\\$ and find they are 13, 20 and 23 respectively.","part":"1"}],"refType":"biblio","id":"ref16"}],"articleNumber":"5090428","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Eliminating small stopping sets in irregular low-density parity-check codes","publisher":"IEEE","isDynamicHtml":true,"displayDocTitle":"Eliminating small stopping sets in irregular low-density parity-check codes","isJournal":true,"isStaticHtml":true,"htmlLink":"/document/5090428/","htmlAbstractLink":"/document/5090428/","xploreDocumentType":"Journals & Magazine","articleId":"5090428","openAccessFlag":"F","title":"Eliminating small stopping sets in irregular low-density parity-check codes","contentTypeDisplay":"Journals","mlTime":"PT0.316888S","lastupdate":"2021-09-18","contentType":"periodicals","definitions":"false","publicationNumber":"4234"},{"_id":5090437,"references":[{"order":"1","text":"A. Nucci and S. Bannerman, \"Controlled chaos\", <em>IEEE Spectrum</em>, vol. 44, no. 12, pp. 42-48, Dec. 2007.","title":"Controlled chaos","context":[{"sec":"sec1","text":" Intrusion Detection Systems (IDS) based on entropy, [1], can be effective because malicious activities change the network traffic nature.","part":"1"}],"links":{"documentLink":"/document/4390022","pdfSize":"2460KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"A. Wagner and B. Plattner, \"Entropy based worm anomaly detection in fast IP netwoks\", <em>Proc. 14th IEEE International Workshop on Enabling Technologies</em>, pp. 172-177, 2005.","title":"Entropy based worm anomaly detection in fast IP netwoks","context":[{"sec":"sec1","text":" The entropy of intrinsic features extracted from packet headers e.g., source IP, destination IP, source port and destination port numbers, [2], does not provide sufficient sensitivity to detect some attacks that are short-term or distributed over time.","part":"1"}],"links":{"documentLink":"/document/1566205","pdfSize":"244KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"K. Xu, Z. L. Zhang and S. Bhattacharyya, \"Internet traffic behavior profiling for network security monitoring\", <em>IEEE/ACM Trans. Networking</em>, vol. 16, no. 6, pp. 1241-1252, Dec. 2008.","title":"Internet traffic behavior profiling for network security monitoring","context":[{"sec":"sec1","text":"We propose the use of proportional uncertainty (PU) to determine the remaining values of sequences of those intrinsic features, since it provides better sensitivity to define the cutoff between remnants and significant elements than that of the relative uncertainty (RU) in [3].","part":"1"},{"sec":"sec2","text":" Using (3) to calculate the \\$PU\\$ in MRE, we achieve a superior and controlled anomaly exposure than that using Shannon's entropy estimator as in [3], and in [8].","part":"1"}],"links":{"documentLink":"/document/4455451","pdfSize":"1245KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"J. Aczl and Z. Darczy, \"On measures of information and their characterizations\" in Mathematics in Science and Engineering, Academic Press, vol. 115, pp. 26-29, 1975.","title":"On measures of information and their characterizations","context":[{"sec":"sec2","text":"The application of Shannon's entropy, [4], in anomaly detection has disadvantages since short-term or attacks distributed over time are not clearly detected because uncertainty is either negligible or distributed as well, then, we propose the use of a modified version of the low-bias balanced estimator in [5].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"J. Bonachela, H. Hinrichsen and A. Munoz, \"Entropy estimates of small data sets\", <em>J. Phys. A: Math. Theor.</em>, vol. 41, Apr. 2008.","title":"Entropy estimates of small data sets","context":[{"sec":"sec2","text":"The application of Shannon's entropy, [4], in anomaly detection has disadvantages since short-term or attacks distributed over time are not clearly detected because uncertainty is either negligible or distributed as well, then, we propose the use of a modified version of the low-bias balanced estimator in [5].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1088/1751-8113/41/20/202001"},"refType":"biblio","id":"ref5"},{"order":"6","text":"J. H. Conway and R. K. Guy, The Book of Numbers, New York:Springer-Verlag, pp. 143-262, 1996.","title":"The Book of Numbers","context":[{"sec":"sec2","text":" The second summation in (1) is a partial harmonic series using the Euler-Mascheroni constant, [6], \\$\\gamma=0.5772156649\\cdots\\$, with asymptotic expansion of the \\$n\\$-th harmonic number as \\${\\bf H}_{n}\\sim\\log(n)+\\gamma+(1/2)n^{-1}-(1/12)n^{-2}+(1/120)n^{-4}-(1/250)n^{-6}+\\cdots\\$, which gives the following\nwhere \\$(\\rho_{N+2}-\\rho_{n_{k}+1})\\$ approaches zero when \\$N\\$ and \\$n_{k}\\$ increase indefinitely.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-1-4612-4072-3"},"refType":"biblio","id":"ref6"},{"order":"7","text":"J. N. Kapur, \"Four families of measures of entropy\", <em>Indian J. Pure Appl. Math.</em>, vol. 17, pp. 429-449, Apr. 1986.","title":"Four families of measures of entropy","context":[{"sec":"sec2","text":" Equation (3) is our measure of entropy, [7], and has a significant effect on data sets for which \\$M\\$ is closed to \\$N\\$, which is related to anomalous activities, i.e., when high diversity in IP addresses or port numbers occurs, (e.g., port and IP scanning or DoS attacks).","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"P. Velarde-Alvarado, C. Vargas-Rosales, D. Torres-Roman and A. Martinez-Herrera, \"Entropy-based profiles for intrusion detection in LAN traffic\", <em>Res. in Computing Science</em>, vol. 40, pp. 119-130, 2008.","title":"Entropy-based profiles for intrusion detection in LAN traffic","context":[{"sec":"sec2","text":" Using (3) to calculate the \\$PU\\$ in MRE, we achieve a superior and controlled anomaly exposure than that using Shannon's entropy estimator as in [3], and in [8].","part":"1"},{"sec":"sec4a","text":"The evaluation of MRE was conducted in two different scenarios: the first scenario (SC1) is an academic LAN, previously described in [8], where thirty TCP traffic traces during typical working hours were collected.","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"<em>MIT. DARPA Intrusion Detection Data Sets</em>,  [online]  Available: http://www.ll.mit.edu/mission/communications/ist/corpora/ideval/data.","title":"MIT. DARPA Intrusion Detection Data Sets","context":[{"sec":"sec4a","text":" The second scenario (SC2), based on a sub-set of the 1998 MITDARPA data, [9], public benchmark for testing IDS, adds five more attacks to our experiments.","part":"1"}],"refType":"biblio","id":"ref9"}],"articleNumber":"5090437","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Detecting anomalies in network traffic using the method of remaining elements","publisher":"IEEE","displayDocTitle":"Detecting anomalies in network traffic using the method of remaining elements","htmlAbstractLink":"/document/5090437/","isJournal":true,"isStaticHtml":true,"htmlLink":"/document/5090437/","xploreDocumentType":"Journals & Magazine","isDynamicHtml":true,"articleId":"5090437","openAccessFlag":"F","title":"Detecting anomalies in network traffic using the method of remaining elements","contentTypeDisplay":"Journals","mlTime":"PT0.18831S","lastupdate":"2021-10-05","contentType":"periodicals","definitions":"false","publicationNumber":"4234"},{"_id":5090529,"references":[{"order":"1","text":"C. D. Antonopoulos, D. S. Nikolopoulos, and T. S. Papatheodorou, \"Realistic workload scheduling policies for taming the memory band-width bottleneck of SMPs,\" in Proceedings of the 11th International Conference on High Performance Computing HiPC 2004, vol. 3296, December 2004, pp. 286-296.","title":"Realistic workload scheduling policies for taming the memory band-width bottleneck of SMPs","context":[{"sec":"sec1","text":" [1], who propose a scheduler that avoids simultaneously scheduling bus intensive threads; Fedorova et al. [2], which schedule threads in groups such that each group fits in the cache; and symbiotic job scheduling [3], which samples hardware counters of different combinations of threads on a multithreaded processor and attempts to determine complementary sets that should be scheduled simultaneously.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-3-540-30474-6_33"},"refType":"biblio","id":"ref1"},{"order":"2","text":"A. Fedorova, M. Seltzer, C. Small, and D. Nussbaum, \"Performance of multithreaded chip multiprocessors and implications for operating system design,\" in Proceedings of the USENIX 2005 Annual Technical Conference, April 2005, pp. 395-398.","title":"Performance of multithreaded chip multiprocessors and implications for operating system design","context":[{"sec":"sec1","text":" [2], which schedule threads in groups such that each group fits in the cache; and symbiotic job scheduling [3], which samples hardware counters of different combinations of threads on a multithreaded processor and attempts to determine complementary sets that should be scheduled simultaneously.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"A. Snavely and D. M. Tullsen, \"Symbiotic jobscheduling for a simultaneous multithreaded processor,\" in ASPLOS-IX: Proceedings of the ninth international conference on architectural support for programming languages and operating systems, 2000, pp. 234-244.","title":"Symbiotic jobscheduling for a simultaneous multithreaded processor","context":[{"sec":"sec1","text":" These include Antonopolus et al. [1], who propose a scheduler that avoids simultaneously scheduling bus intensive threads; Fedorova et al. [2], which schedule threads in groups such that each group fits in the cache; and symbiotic job scheduling [3], which samples hardware counters of different combinations of threads on a multithreaded processor and attempts to determine complementary sets that should be scheduled simultaneously.","part":"1"}],"links":{},"refType":"biblio","id":"ref3"},{"order":"4","text":"D. Donoho, \"Compressed sensing,\" IEEE Transactions on Information Theory, vol. 52, no. 4, pp. 1289-1306, April 2006.","title":"Compressed sensing","context":[{"sec":"sec1","text":" We evaluate the practicality of a new development in information theory, Compressive Sampling (CS), [4], [5], for compressing and recovering such signals.","part":"1"},{"sec":"sec2","text":"Recent work [4], [5] has shown that the information content of certain signals can be captured with fewer measurements than is required by the Nyquist/Shannon criteria.","part":"1"}],"links":{"documentLink":"/document/1614066","pdfSize":"460KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"E. Cand\u00e8s and T. Tao, \"Near optimal signal recovery from random projections: Universal encoding strategies ?\" IEEE Transactions on Information Theory, vol. 52, no. 12, pp. 5406-5425, December 2006.","title":"Near optimal signal recovery from random projections: Universal encoding strategies ?","context":[{"sec":"sec1","text":" We evaluate the practicality of a new development in information theory, Compressive Sampling (CS), [4], [5], for compressing and recovering such signals.","part":"1"},{"sec":"sec2","text":"Recent work [4], [5] has shown that the information content of certain signals can be captured with fewer measurements than is required by the Nyquist/Shannon criteria.","part":"1"},{"sec":"sec5","text":"The original compressive sampling papers proposed using linear programming for recovery [5].","part":"1"}],"links":{"documentLink":"/document/4016283","pdfSize":"449KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"E. Cand\u00e8s and J. Romberg, \"Sparsity and incoherence in compressive sampling,\" Inverse Problems, vol. 23, no. 3, pp. 969-985, 2007.","title":"Sparsity and incoherence in compressive sampling","context":[{"sec":"sec2","text":" The relationship between these values is quantified in the following theorem from Cand\u00e8s and Romberg [6].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1088/0266-5611/23/3/008"},"refType":"biblio","id":"ref6"},{"order":"7","text":"E. J. Cand\u00e8s and M. Wakin, \"An introduction to compressive sampling,\" IEEE Signal Processing Magazine, vol. 25, pp. 21-30, March 2008.","title":"An introduction to compressive sampling","context":[{"sec":"sec2","text":"So, for example, if we have a signal of length 100,000 whose sparsity is 250 and our measurement and representational basis were perfectly incoherent, then in order to recover the signal accurately with 99% probability we would require P \u00d7 250 \u00d7 7 randomly chosen samples. \\$P\\$ is described as being well-behaved in the literature [7] i.e. it does not get too big, empirically [8] it has been reported that setting \\$M\\$ to \\$3K 5K\\$ gives good results.","part":"1"},{"sec":"sec4","text":" Cand\u00e8s and Wakin [7] propose a Gaussian or Bernoulli distribution.","part":"1"}],"links":{"documentLink":"/document/4472240","pdfSize":"1427KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"E. Cand\u00e8s and J. Romberg, \"Stable signal recovery from incomplete observations,\" in Proceedings of SPIE: Wavelets XI, vol. 5914, 2004.","title":"Stable signal recovery from incomplete observations","context":[{"sec":"sec2","text":"So, for example, if we have a signal of length 100,000 whose sparsity is 250 and our measurement and representational basis were perfectly incoherent, then in order to recover the signal accurately with 99% probability we would require P \u00d7 250 \u00d7 7 randomly chosen samples. \\$P\\$ is described as being well-behaved in the literature [7] i.e. it does not get too big, empirically [8] it has been reported that setting \\$M\\$ to \\$3K 5K\\$ gives good results.","part":"1"},{"sec":"sec6","text":" This corresponds to the reported lower bounds of \\$3K-5K\\$ samples in [8].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1117/12.620143"},"refType":"biblio","id":"ref8"},{"order":"9","text":"J. A. Tropp and A. C. Gilbert, \"Signal recovery from random measurements via orthogonal mathching pursuit,\" IEEE Transactions on Information Theory, vol. 53, no. 12, 2007.","title":"Signal recovery from random measurements via orthogonal mathching pursuit","context":[{"sec":"sec2","text":" Note that this is not the only means of recovering the signal and other methods have been proposed in the literature, for example use of greedy algorithms in which the columns of \\$\\Phi\\$ are chosen incrementally to explain the energy in the compressed signal [9].","part":"1"},{"sec":"sec5","text":"There are several different types of Matching Pursuit proposed in the literature [9], [13]\u2013[16].","part":"1"},{"sec":"sec5","text":" We choose to evaluate Orthogonal Matching Pursuit (OMP) [9] because it is simple to understand and to implement, it is also widely used as a representative of the greedy approach.","part":"1"},{"sec":"sec5","text":" However, available theoretical guarantees of recovery are weaker than those for BP [9].","part":"1"}],"links":{"documentLink":"/document/4385788","pdfSize":"936KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"E. J. Cand\u00e9s, J. Romberg, and T. Tao, \"Robust uncertainty principles: exact signal reconstruction from highly incomplete frequency information,\" IEEE Transactions on Information Theory, vol. 52, no. 2, pp. 489-509, February 2006.","title":"Robust uncertainty principles: Exact signal reconstruction from highly incomplete frequency information","context":[{"sec":"sec4","text":" The Restricted Isometry Property (RIP) [10] is a criteria by which the bound on the degree of distortion of a transform can be determined.","part":"1"}],"links":{"documentLink":"/document/1580791","pdfSize":"1145KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"R. Baraniuk, M. Davenport, R. Devore, and M. Wakin, \"A simple proof of the restricted isometry property for random matrices,\" Constructive Approximation, vol. 28, no. 3, pp. 253-263, 2008.","title":"A simple proof of the restricted isometry property for random matrices","context":[{"sec":"sec4","text":" Measurement ensembles which approximate random noise exhibit good RIP properties [11].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/s00365-007-9003-x"},"refType":"biblio","id":"ref11"},{"order":"12","text":"R. Coifman, F. Geshwind, and Y. Meyer, \"Noiselets,\" Applied and Computational Harmonic Analysis, vol. 10, pp. 27-44, 2001.","context":[{"sec":"sec4","text":"Another means of approximating noise is noiselets [12] which have maximal incoherence to the Haar Wavelet.","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"D. Needell and J. A. Tropp, \"CoSaMP: Iterative signal recovery from incomplete and inaccurate samples,\" Applied and Computational Harmonic Analysis, June 2008.","title":"CoSaMP: Iterative signal recovery from incomplete and inaccurate samples","context":[{"sec":"sec5","text":" These fall into two general classes [13]: greedy algorithms (also called matching pursuit) and combinatorial algorithms (also called group testing).","part":"1"},{"sec":"sec5","text":"There are several different types of Matching Pursuit proposed in the literature [9], [13]\u2013[16].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.acha.2008.07.002"},"refType":"biblio","id":"ref13"},{"order":"14","text":"D. Needell and R. Vershynin, \"Uniform uncertainty principle and signal recovery via regularized orthogonal matching pursuit,\" Foundations of Computational Mathematics, 2007.","title":"Uniform uncertainty principle and signal recovery via regularized orthogonal matching pursuit","context":[{"sec":"sec5","text":"There are several different types of Matching Pursuit proposed in the literature [9], [13]\u2013[14][16].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/s10208-008-9031-3"},"refType":"biblio","id":"ref14"},{"order":"15","text":"C. La and M. Do, \"Signal reconstruction using sparse tree representation,\" in Proceedings of SPIE: Wavelets XI, 2004.","context":[{"sec":"sec5","text":"There are several different types of Matching Pursuit proposed in the literature [9], [13]\u2013[15][16].","part":"1"}],"refType":"biblio","id":"ref15"},{"order":"16","text":"P. Jost, P. Vandergheynst, and P. Frossard, \"Tree-based pursuit: Algorithm and properties,\" IEEE Transactions on Signal Processing, vol. 54, pp. 4685-4697, December 2006.","title":"Tree-based pursuit: Algorithm and properties","context":[{"sec":"sec5","text":"There are several different types of Matching Pursuit proposed in the literature [9], [13]\u2013[16].","part":"1"}],"links":{"documentLink":"/document/4014380","pdfSize":"1266KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"H. Rauhut, K. Schass, and P. Vandergheynst, \"Compressed sensing and redundant dictionaries,\" IEEE Transactions on Information Theory, vol. 54, pp. 2210-2219, May 2008.","title":"Compressed sensing and redundant dictionaries","context":[{"sec":"sec6","text":" For instance, see [17] for results on using recovery dictionaries combining spikes and cosine waveforms.","part":"1"}],"links":{"documentLink":"/document/4494699","pdfSize":"357KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"M. Duarte, S. Sarvotham, D. Baron, M. Wakin, and R. Baraniuk, \"Distributed compressed sensing,\" Proceeedings of the 2006 Asilomar Conference on Signals, Systems and Computers, 2005.","title":"Distributed compressed sensing","context":[{"sec":"sec6","text":" Such dependencies could allow for modeling the signal ensembles as jointly-sparse [18] and employing the algorithms for distributed compressive sampling.","part":"1"}],"links":{"documentLink":"/document/1600024","pdfSize":"353KB"},"refType":"biblio","id":"ref18"}],"articleNumber":"5090529","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"On the Applicability of Compressive Sampling in Fine Grained Processor Performance Monitoring","publisher":"IEEE","isDynamicHtml":true,"displayDocTitle":"On the Applicability of Compressive Sampling in Fine Grained Processor Performance Monitoring","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5090529/","xploreDocumentType":"Conference Publication","htmlAbstractLink":"/document/5090529/","articleId":"5090529","openAccessFlag":"F","title":"On the Applicability of Compressive Sampling in Fine Grained Processor Performance Monitoring","contentTypeDisplay":"Conferences","mlTime":"PT0.202776S","lastupdate":"2021-11-20","contentType":"conferences","definitions":"false","publicationNumber":"5090495"},{"_id":5090574,"references":[{"order":"1","text":"Ken Takeuchi, \"A 56nm CMOS 99mm2 8Gb Multilevel NAND Flash Memory with 10MB/s Program Throughput,\" ISSCC, 2006.","title":"A 56nm CMOS 99mm2 8Gb Multilevel NAND Flash Memory with 10MB/s Program Throughput","context":[{"sec":"sec1","text":" In order to investigate the mechanisms of read-disturb, 3 different read voltages and 4 different cell data states (SO, Sl, S2 and S3) were applied on the selected WL with SGS/SGD rising time shift scheme [1].","part":"1"},{"sec":"sec1","text":" In order to avoid SG-WL coupling noise, SGS/SGD rising time shift scheme is used [1].","part":"1"}],"links":{"documentLink":"/document/1696083","pdfSize":"535KB"},"refType":"biblio","id":"ref1"}],"articleNumber":"5090574","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A New Read-Disturb Failure Mechanism Caused by Boosting Hot-Carrier Injection Effect in MLC NAND Flash Memory","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090574/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090574/","xploreDocumentType":"Conference Publication","displayDocTitle":"A New Read-Disturb Failure Mechanism Caused by Boosting Hot-Carrier Injection Effect in MLC NAND Flash Memory","articleId":"5090574","openAccessFlag":"F","title":"A New Read-Disturb Failure Mechanism Caused by Boosting Hot-Carrier Injection Effect in MLC NAND Flash Memory","contentTypeDisplay":"Conferences","mlTime":"PT0.027956S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"5090563"},{"_id":5090576,"references":[{"order":"1","text":"K. Kim, et, al, Tech. IEDM, session 2-1, pp. 27-30, 2007.","context":[{"sec":"sec1","text":"For NAND Flash below 30nm nodes, the cross talk interference is a difficult challenge for the floating gate device [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"I. C. Yang, et, al, Joint Non-Volatile Semiconductor Memory Workshop, session 7-5, pp. 124-125, 2008.","title":"Joint Non-Volatile Semiconductor Memory Workshop, session 7-5","context":[{"sec":"sec1","text":" However, interference was previously observed in scaled SONOS-type virtual ground array [2].","part":"1"}],"links":{"documentLink":"/document/4531843","pdfSize":"521KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"H. T. Lue, et, al,VLSI Symposia, pp. 116-117, 2008.","title":"VLSI Symposia","context":[{"sec":"sec1","text":" An experimental sub-20 nm BE-SONOS NAND device [3] (both Lg and W is sub-20 but pitch is larger) is also compared.","part":"1"},{"sec":"sec3g","text":"A sub-20 nm BE-SONOS NAND [3] device is shown in Fig. 10.","part":"1"}],"refType":"biblio","id":"ref3"}],"articleNumber":"5090576","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A Study of Stored Charge Interference and Fringing Field Effects in Sub-30nm Charge-Trapping NAND Flash","publisher":"IEEE","htmlAbstractLink":"/document/5090576/","htmlLink":"/document/5090576/","isStaticHtml":true,"isConference":true,"isDynamicHtml":true,"xploreDocumentType":"Conference Publication","displayDocTitle":"A Study of Stored Charge Interference and Fringing Field Effects in Sub-30nm Charge-Trapping NAND Flash","articleId":"5090576","openAccessFlag":"F","title":"A Study of Stored Charge Interference and Fringing Field Effects in Sub-30nm Charge-Trapping NAND Flash","contentTypeDisplay":"Conferences","mlTime":"PT0.048389S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5090563"},{"_id":5090577,"references":[{"order":"1","text":"I. G. Baek et al, IEDM., Tech. Dig., 2004, p.587.","title":"IEDM., Tech. Dig","context":[{"sec":"sec1","text":"The binary oxide-based resistive random access memory (RRAM)[1] has attracted growing interest as one of the most promising alternatives for easing challenges of flash scaling down, owing to its good scalability and ease of fabrication.","part":"1"}],"links":{"documentLink":"/document/1419228","pdfSize":"259KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"H. B. Lv et al, NVSMW/ICMTD, 2008, p52.","context":[{"sec":"sec1","text":" We had reported a CUxO based RRAM with forming-free, stable resistance switching parameters and excellent endurance by controlling the distribution of oxygen vacancies and using a new programming algorithm of ramped pulses and verification2,3.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"M. Yin et al, IEEE Electron Device Lett., 29, 681,2008.","title":"IEEE Electron Device Lett","context":[{"sec":"sec1","text":" We had reported a CUxO based RRAM with forming-free, stable resistance switching parameters and excellent endurance by controlling the distribution of oxygen vacancies and using a new programming algorithm of ramped pulses and verification2,3.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"P. Zhou et al, J.Vac.Sci.Technol.B 26,1030,2008.","title":"J.Vac.Sci.Technol.B","context":[{"sec":"sec3","text":" The interface between the CUxO and the Cu layer is not clear and it indicates oxygen concentration has gradual distribution as we reported before[4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"H. Y. Lee et al, IEDM., Tech. Dig., 2008, p297.","title":"IEDM., Tech. Dig","context":[{"sec":"sec3","text":" It induce forming-free characteristic for the pristine cell though it also can be achieved by thinning the switching layer[5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"H. B. Lv et al, Chin.Phys.Lett. 25,1087,2008.","title":"Chin.Phys.Lett","context":[{"sec":"sec3","text":" In our previous work[6], Al/CuxO/Cu shows non-polar switching characteristic, however, bipolar switching dependence is achieved for TiN/CuxO/Cu.","part":"1"}],"refType":"biblio","id":"ref6"}],"articleNumber":"5090577","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A Systematic Investigation of TiN/CuxO/Cu RRAM with Long Retention and Excellent Thermal Stability","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090577/","displayDocTitle":"A Systematic Investigation of TiN/CuxO/Cu RRAM with Long Retention and Excellent Thermal Stability","htmlLink":"/document/5090577/","isConference":true,"isStaticHtml":true,"xploreDocumentType":"Conference Publication","articleId":"5090577","openAccessFlag":"F","title":"A Systematic Investigation of TiN/CuxO/Cu RRAM with Long Retention and Excellent Thermal Stability","contentTypeDisplay":"Conferences","mlTime":"PT0.038506S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5090563"},{"_id":5090578,"references":[{"order":"1","text":"R. Kakoschke, L. Pescini, J. R. Power, K. van der Zanden, E. O. Andersen, Y. Gong and R. Allinger, \"Use of AlO as inter-poly dielectric in a production proven 130nm embedded Flash Technology\" Proc. ICMTD 2007, 227 -230; Sol. State Elect. 52 (2008) 550-556.","context":[{"sec":"sec1","text":"Previously, we reported a 2-3V reduction in W/E voltage by replacing ONO IPD with an IPD comprising high-k Al2O3 using single cells and a 2Mbit test array [1]\u2013[3].","part":"1"},{"sec":"sec4","text":" We formerly reported a net saving of ~3V for an EOT of ~10nm from single cells [1]\u2013[2].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"J. R. Power, L. Pescini, R. Kakoschke, Y. Gong, K. van der Zanden, G. Tempel, E. O. Andersen, W. Langheinrich, D. Shum, R. Strenz and R. Allinger, \"Improved reliability of a High-k IPD flash cell through use of a top-oxide\", NVSMW 2007, 27-29.","title":"Improved reliability of a High-k IPD flash cell through use of a top-oxide","context":[{"sec":"sec1","text":"Previously, we reported a 2-3V reduction in W/E voltage by replacing ONO IPD with an IPD comprising high-k Al2O3 using single cells and a 2Mbit test array [1]\u2013[2][3].","part":"1"},{"sec":"sec2","text":" A thin top oxide was deposited to improve the surface interface quality and ensure good retention [2].","part":"1"},{"sec":"sec4","text":" We formerly reported a net saving of ~3V for an EOT of ~10nm from single cells [1]\u2013[2].","part":"1"}],"links":{"documentLink":"/document/4290567","pdfSize":"199KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"J. R. Power, D. Shum, Y. Gong, S. Bogacz, R. Kakoschke, G. Jaschke, J. H\u00e4upel, H. Estel, K. van der Zanden, R. Strenz, and R. Allinger, \"Improved retention for a Al2O3 IPD embedded Flash cell without top-oxide\", ICMTD 2008, 93-96.","title":"Improved retention for a Al2O3 IPD embedded Flash cell without top-oxide","context":[{"sec":"sec1","text":"Previously, we reported a 2-3V reduction in W/E voltage by replacing ONO IPD with an IPD comprising high-k Al2O3 using single cells and a 2Mbit test array [1]\u2013[3].","part":"1"}],"links":{"documentLink":"/document/4531833","pdfSize":"528KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"S. Jakschik, U. Schroeder, T. Hecht, M. Gutsche, H. Seidl, J.W.Bartha, \"Crystallization behavior of thin ALD-Al2O3 Films\", Thin Solid Films, 425 (2003) 216-220.","title":"Crystallization behavior of thin ALD-Al2O3 Films","context":[{"sec":"sec1","text":" Recent research papers on the ALD-Al2O3 process focused on film physical properties such as phase transition, interface-trap density, and stress which were limited to blanket films and capacitors [4]\u2013[6].","part":"1"},{"sec":"sec3","text":" This may be explained by insufficient crystallization due to too low PDA temperatures for the thinner post-oxidation films, leading to shallow traps [4], [6], [8]\u2013[9].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/S0040-6090(02)01262-2"},"refType":"biblio","id":"ref4"},{"order":"5","text":"S. Jakschika, U. Schroedera, T. Hechta, D. Kruegerc,G. Dollingerd, A. Bergmaierd, C. Luhmanna, J.W. Bartha, \"Physical characterization of thin ALD-Al2O3 films\", App. Sur. Science 211 (2003) 352-359.","context":[{"sec":"sec1","text":" Recent research papers on the ALD-Al2O3 process focused on film physical properties such as phase transition, interface-trap density, and stress which were limited to blanket films and capacitors [4]\u2013[5][6].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"S. Jakschik, U. Schroeder, T. Hecht, G. Dollingerd, A. Bergmaierd, J.W.Bartha, \"Physical properties of ALD-Al2O3 in a DRAMcapacitor equivalent structure comparing interfaces and oxygen precursors\", Mat. Sci. Eng. B107 (2004) 251-254.","title":"Physical properties of ALD-Al2O3 in a DRAMcapacitor equivalent structure comparing interfaces and oxygen precursors","context":[{"sec":"sec1","text":" Recent research papers on the ALD-Al2O3 process focused on film physical properties such as phase transition, interface-trap density, and stress which were limited to blanket films and capacitors [4]\u2013[6].","part":"1"},{"sec":"sec3","text":" This may be explained by insufficient crystallization due to too low PDA temperatures for the thinner post-oxidation films, leading to shallow traps [4], [6], [8]\u2013[9].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"G. Tempel, \"Floating gate type NV memory reliability issues\", SSDM 2003, pp. 198-199.","title":"Floating gate type NV memory reliability issues","context":[{"sec":"sec2","text":" The product demonstrator was employed for functional analyses and industrial grade reliability testing was used to uncover any remaining integration issues with high confidence [7].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"Private communication, Infineon-IMEC affiliation program.","context":[{"sec":"sec3","text":" This may be explained by insufficient crystallization due to too low PDA temperatures for the thinner post-oxidation films, leading to shallow traps [4], [6], [8]\u2013[9].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"R. Degraeve., M. Cho, B. Govoreanu, B. Kaczer, M.B. Zahid, J. Van Houdt, M. Jurczak, G. Groeseneken, \"Trap Spectroscopy by Charge Injection and Sensing (TSCIS): a quantitative electrical technique for studying defects in dielectric stacks\", IEDM 2008, 775-778.","title":"Trap Spectroscopy by Charge Injection and Sensing (TSCIS): A quantitative electrical technique for studying defects in dielectric stacks","context":[{"sec":"sec3","text":" This may be explained by insufficient crystallization due to too low PDA temperatures for the thinner post-oxidation films, leading to shallow traps [4], [6], [8]\u2013[9].","part":"1"}],"links":{"documentLink":"/document/4796812","pdfSize":"359KB"},"refType":"biblio","id":"ref9"}],"articleNumber":"5090578","formulaStrippedArticleTitle":"ALD-Al2O3 as an Inter-Poly Dielectric for a Product Demonstrator in a Proven eFlash Technology","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5090578/","displayDocTitle":"ALD-Al2O3 as an Inter-Poly Dielectric for a Product Demonstrator in a Proven eFlash Technology","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5090578/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5090578","openAccessFlag":"F","title":"ALD-Al2O3 as an Inter-Poly Dielectric for a Product Demonstrator in a Proven eFlash Technology","contentTypeDisplay":"Conferences","mlTime":"PT0.118394S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5090563"},{"_id":5090580,"references":[{"order":"1","text":"T. M. Cover and J. A. Thomas, Element of Information Theory, John Wiley & Sons, 1991.","title":"Element of Information Theory","context":[{"sec":"sec1","text":" By treating flash memories as communication channels, we apply the information theory [1] to formulate the channel capacity (i.e., cell storage efficiency bound) of NAND flash memories, and reveal a big gap between the theoretical bound and what is achieved by using BCH codes.","part":"1"},{"sec":"sec2","text":" Let random variable \\$X\\$ and \\$Y\\$ denote the input and output of a communication channel, the channel capacity is formulated as [1]\n.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/0471200611"},"refType":"biblio","id":"ref1"},{"order":"2","text":"K. Kim, \"Future memory technology: challenges and opportunities,\" in Proc. of International Symposium on VLSI Technology, Systems and Applications, April 2008, pp. 5-9.","title":"Future memory technology: Challenges and opportunities","context":[{"sec":"sec2","text":"The raw storage reliability of NAND flash memories can be degraded by many effects such as cell-to-cell interference, random telegraph noise, and background pattern dependency, among which cell-to-cell interference is becoming one of the most important factors [2].","part":"1"}],"links":{"documentLink":"/document/4530774","pdfSize":"2374KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"J. Lee et al., \"Effects of floating-gate interference on nand flash memory cell operation,\" IEEE Electron Device Letters, vol. 23, pp. 264-266, May 2002.","title":"Effects of floating-gate interference on nand flash memory cell operation","context":[{"sec":"sec2","text":" Meanwhile, unlike the other effects, cell-to-cell interference can be mathematically modeled with a relatively simple formulation [3]:\n where \\$\\Delta V_{th}^{({\\rm victim}}\\$ denote the threshold voltage shift of the victim cell, \\$\\Delta V_{th}^{(i)}\\$, denote the threshold voltage shift of those interfering cells and \\$C_{\\rm coupling}^{(i)}\\$ denote the corresponding coupling capacitance, and \\$C_{{\\rm tot}}\\$ denote the total cell capacitance.","part":"1"}],"links":{"documentLink":"/document/998871","pdfSize":"185KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"J. B. Anderson and A. Svensson, Coded Modulation Systems, Kluwer Academic / Plenum Publishers, 2003.","title":"Coded Modulation Systems","context":[{"sec":"sec3","text":" Being widely used in digital communication [4], TCM cohesively considers multidimensional multi-level signal modulation and convolutional code construction in order to reduce the bit error rate at low complexity.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"G. Ungerboeck, \"Trellis-coded modulation with redundant signal sets Part I, II,\" IEEE Communications Magazine, vol. 25, pp. 5-21, Feb. 1987.","title":"Trellis-coded modulation with redundant signal sets Part I, II","context":[{"sec":"sec3","text":" For the overall TCM-BCH concatenation to incur much less redundant cells, the TCM sub-system should be appropriately designed by following the classic TCM design strategy as discussed in [5].","part":"1"}],"links":{"documentLink":"/document/1093542","pdfSize":"730KB"},"refType":"biblio","id":"ref5"}],"articleNumber":"5090580","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Approaching the Information Theoretical Bound of Multi-Level NAND Flash Memory Storage Efficiency","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090580/","displayDocTitle":"Approaching the Information Theoretical Bound of Multi-Level NAND Flash Memory Storage Efficiency","isConference":true,"htmlLink":"/document/5090580/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","articleId":"5090580","openAccessFlag":"F","title":"Approaching the Information Theoretical Bound of Multi-Level NAND Flash Memory Storage Efficiency","contentTypeDisplay":"Conferences","mlTime":"PT0.060532S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"5090563"},{"_id":5090581,"references":[{"order":"1","text":"I.G.Baek et al., IEDM Tech.Dig.,pp769-772(2005).","title":"IEDM Tech.Dig","context":[{"sec":"sec1","text":" Several candidates of the technologies for the future three dimensional non-volatile memory were proposed, as shown in figure 1, such as cross point cell with resistive change memory and diode [1], [2], [10], simply stacked two dimensional array structures [3], [4], [10], Bit-Cost Scalable (BiCS) flash technology [5], [6], [8], [9], [10] and VRAT with PIPE [7].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"M.J.Lee et al., IEDM Tech.Dig.,pp771-774(2007)","title":"IEDM Tech.Dig","context":[{"sec":"sec1","text":" Several candidates of the technologies for the future three dimensional non-volatile memory were proposed, as shown in figure 1, such as cross point cell with resistive change memory and diode [1], [2], [10], simply stacked two dimensional array structures [3], [4], [10], Bit-Cost Scalable (BiCS) flash technology [5], [6], [8], [9], [10] and VRAT with PIPE [7].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"S.M.Jung et al., IEDM Tech.Dig.,pp37-40(2006).","title":"IEDM Tech.Dig","context":[{"sec":"sec1","text":" Several candidates of the technologies for the future three dimensional non-volatile memory were proposed, as shown in figure 1, such as cross point cell with resistive change memory and diode [1], [2], [10], simply stacked two dimensional array structures [3], [4], [10], Bit-Cost Scalable (BiCS) flash technology [5], [6], [8], [9], [10] and VRAT with PIPE [7].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"E.K.Lai et al., IEDM Tech.Dig.,pp41-44(2006).","title":"IEDM Tech.Dig","context":[{"sec":"sec1","text":" Several candidates of the technologies for the future three dimensional non-volatile memory were proposed, as shown in figure 1, such as cross point cell with resistive change memory and diode [1], [2], [10], simply stacked two dimensional array structures [3], [4], [10], Bit-Cost Scalable (BiCS) flash technology [5], [6], [8], [9], [10] and VRAT with PIPE [7].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"H.Tanaka et al.,VLSI Symp.Tech Dig.,pp14-15(2007).","context":[{"sec":"sec1","text":" Several candidates of the technologies for the future three dimensional non-volatile memory were proposed, as shown in figure 1, such as cross point cell with resistive change memory and diode [1], [2], [10], simply stacked two dimensional array structures [3], [4], [10], Bit-Cost Scalable (BiCS) flash technology [5], [6], [8], [9], [10] and VRAT with PIPE [7].","part":"1"},{"sec":"sec2","text":" Whole stack of poly Si plates are punched through and plugged with SONOS-type memory films and polysilicon channel to form a series of vertical FETs which act as a NAND string of SONOS-type memories [5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"Y.Fukuzumi et al.,IEDM Tech.Dig.,pp449-452 (2007).","title":"IEDM Tech.Dig","context":[{"sec":"sec1","text":" Several candidates of the technologies for the future three dimensional non-volatile memory were proposed, as shown in figure 1, such as cross point cell with resistive change memory and diode [1], [2], [10], simply stacked two dimensional array structures [3], [4], [10], Bit-Cost Scalable (BiCS) flash technology [5], [6], [8], [9], [10] and VRAT with PIPE [7].","part":"1"},{"sec":"sec3","text":" To improve the FET characteristics, \u201cMacaroni\u201d type FET is proposed [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"J.Kim et al., VLSI Symp.Tech Dig.,pp122-123 (2008)","context":[{"sec":"sec1","text":" Several candidates of the technologies for the future three dimensional non-volatile memory were proposed, as shown in figure 1, such as cross point cell with resistive change memory and diode [1], [2], [10], simply stacked two dimensional array structures [3], [4], [10], Bit-Cost Scalable (BiCS) flash technology [5], [6], [8], [9], [10] and VRAT with PIPE [7].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"H.Aochi et al., Ext.Abs.SSDM,pp820-821 (2008).","context":[{"sec":"sec1","text":" Several candidates of the technologies for the future three dimensional non-volatile memory were proposed, as shown in figure 1, such as cross point cell with resistive change memory and diode [1], [2], [10], simply stacked two dimensional array structures [3], [4], [10], Bit-Cost Scalable (BiCS) flash technology [5], [6], [8], [9], [10] and VRAT with PIPE [7].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"Y.Komori et al., IEDM Tech.Dig.,pp851-854 (2008).","title":"IEDM Tech.Dig","context":[{"sec":"sec1","text":" Several candidates of the technologies for the future three dimensional non-volatile memory were proposed, as shown in figure 1, such as cross point cell with resistive change memory and diode [1], [2], [10], simply stacked two dimensional array structures [3], [4], [10], Bit-Cost Scalable (BiCS) flash technology [5], [6], [8], [9], [10] and VRAT with PIPE [7].","part":"1"},{"sec":"sec4","text":" However high enough voltage boost happens due to no coupling between pillar and substrate when both of upper and lower select gates isolates pillar from bit line and source line well, so that disturbs on the unselected string are not serious concern [9].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"S.Lai, IEDM Tech.Dig.,pp11-16 (2008).","title":"IEDM Tech.Dig","context":[{"sec":"sec1","text":" Several candidates of the technologies for the future three dimensional non-volatile memory were proposed, as shown in figure 1, such as cross point cell with resistive change memory and diode [1], [2], [10], simply stacked two dimensional array structures [3], [4], [10], Bit-Cost Scalable (BiCS) flash technology [5], [6], [8], [9], [10] and VRAT with PIPE [7].","part":"1"}],"refType":"biblio","id":"ref10"}],"articleNumber":"5090581","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"BiCS Flash as a Future 3D Non-Volatile Memory Technology for Ultra High Density Storage Devices","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090581/","displayDocTitle":"BiCS Flash as a Future 3D Non-Volatile Memory Technology for Ultra High Density Storage Devices","isConference":true,"htmlLink":"/document/5090581/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","articleId":"5090581","openAccessFlag":"F","title":"BiCS Flash as a Future 3D Non-Volatile Memory Technology for Ultra High Density Storage Devices","contentTypeDisplay":"Conferences","mlTime":"PT0.052601S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5090563"},{"_id":5090583,"references":[{"order":"1","text":"B. Govoreance, D. P. Brunco et al, Solid State Electronics 49,1841 (2005)","title":"Solid State Electronics","context":[{"sec":"sec1","text":"Inter-poly dielectrics (IPD) engineering has been gotten more and more attraction as NAND Flash dimension scales down to 45nm and beyond [1], the conventional ONO IPD has not been able to offer enough gate coupling ratio (GCR) and fast operation level [2]\u2013[3].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.sse.2005.10.018"},"refType":"biblio","id":"ref1"},{"order":"2","text":"K. Kim and J. Choi, IEEE NVSMW 21. 9 (2006)","title":"IEEE NVSMW 21","context":[{"sec":"sec1","text":"Inter-poly dielectrics (IPD) engineering has been gotten more and more attraction as NAND Flash dimension scales down to 45nm and beyond [1], the conventional ONO IPD has not been able to offer enough gate coupling ratio (GCR) and fast operation level [2]\u2013[3].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"S. Mori. Y. Yamaguchi et al, IEEE Trans. Electron Devices 43 (1), 47 (1990)","title":"IEEE Trans. Electron Devices","context":[{"sec":"sec1","text":"Inter-poly dielectrics (IPD) engineering has been gotten more and more attraction as NAND Flash dimension scales down to 45nm and beyond [1], the conventional ONO IPD has not been able to offer enough gate coupling ratio (GCR) and fast operation level [2]\u2013[3].","part":"1"}],"links":{"documentLink":"/document/477592","pdfSize":"927KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"B. Govoreanu and D. Wellekens et al, IEDM Technical Digest, pp1-4 (2006).","title":"IEDM Technical Digest","context":[{"sec":"sec1","text":" However, it usually suffers data retention fail issue [4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"C. Y. Ho, C. Lien et al, IEEE Electron Device Letters, 29 (11), 1199 (2008)","title":"IEEE Electron Device Letters","context":[{"sec":"sec1","text":" Recently, we have demonstrated Multi-Nitridation ONO (MN-ONO) with plasma oxidation on bottom oxide to replace convention ONO, significant improvement are obtained in NAND Flash performance and reliability [5]\u2013[6].","part":"1"},{"sec":"sec3","text":" MN-ONO show more than 20% tighter Vth distribution than conventional ONO, the obvious improvement should form the suppression of bird's beak encroachment by multi-nitridation process [5].","part":"1"}],"links":{"documentLink":"/document/4655598","pdfSize":"495KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"C. H. Liu and M. Y. Lin et al, accepted by VLSI-TSA, (2009)","context":[{"sec":"sec1","text":" Recently, we have demonstrated Multi-Nitridation ONO (MN-ONO) with plasma oxidation on bottom oxide to replace convention ONO, significant improvement are obtained in NAND Flash performance and reliability [5]\u2013[6].","part":"1"},{"sec":"sec3","text":" In our previous work [6], the factor to cause retention fail issue is the trapped electrons in bottom nitride, some of them are emitted through bottom oxide to internitride layer, then these electrons go through to adjacent cell by hopping conduction mechanism.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"T. Y. Luo, M. Laughery et al, IEEE Electron Device Letters, 21 (9), 430 (2000)","title":"IEEE Electron Device Letters","context":[{"sec":"sec3","text":" For ISSG bottom oxide sample, the nitrogen pile up location is more far away from the interface of floating gate polysilicon, which should due to the active oxygen atom of ISSG attack the Si-N bonding at FG interface and replace it to SiO2 [7].","part":"1"}],"links":{"documentLink":"/document/863100","pdfSize":"54KB"},"refType":"biblio","id":"ref7"}],"articleNumber":"5090583","formulaStrippedArticleTitle":"Bottom Nitridation Engineering of Multi-Nitridation ONO Interpoly Dielectric for Highly Reliable and High Performance NAND Flash Memory","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","xploreDocumentType":"Conference Publication","htmlAbstractLink":"/document/5090583/","displayDocTitle":"Bottom Nitridation Engineering of Multi-Nitridation ONO Interpoly Dielectric for Highly Reliable and High Performance NAND Flash Memory","isDynamicHtml":true,"isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090583/","articleId":"5090583","openAccessFlag":"F","title":"Bottom Nitridation Engineering of Multi-Nitridation ONO Interpoly Dielectric for Highly Reliable and High Performance NAND Flash Memory","contentTypeDisplay":"Conferences","mlTime":"PT0.223792S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5090563"},{"_id":5090585,"references":[{"order":"1","text":"S. Lai, \"Non-Volatile Memory Technologies: the Quest for Ever Lower Cost\", Techn. Dig. of IEDM 2008.","context":[{"sec":"sec1","text":"Phase-Change Memories (PCMs) are one of the most promising solutions for future embedded non-volatile memories [1]\u2013[3].","part":"1"},{"sec":"sec1","text":" The active material which is commonly used for PCM is the GST (Ge2Sb2Te5) [1]\u2013[2].","part":"1"},{"sec":"sec1","text":" GST cannot satisfy this requirement, due to its low crystallization temperature (the 10 years retention requirement is fulfilled at 85\u2013125\u00b0C [1]\u2013[3]).","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"A. Pirovano et al., \"Phase-change memory technology with self-aligned \u03bcTrench cell architecture for 90nm node and beyond\", Solid State Electronics, Volume 52, Issue 9, pp. 1467-1472, 2008.","title":"Phase-change memory technology with self-aligned \u03bcTrench cell architecture for 90nm node and beyond","context":[{"sec":"sec1","text":"Phase-Change Memories (PCMs) are one of the most promising solutions for future embedded non-volatile memories [1]\u2013[2][3].","part":"1"},{"sec":"sec1","text":" The active material which is commonly used for PCM is the GST (Ge2Sb2Te5) [1]\u2013[2].","part":"1"},{"sec":"sec1","text":" GST cannot satisfy this requirement, due to its low crystallization temperature (the 10 years retention requirement is fulfilled at 85\u2013125\u00b0C [1]\u2013[2][3]).","part":"1"},{"sec":"sec3","text":" Note that current density needed to RESET \\$({\\rm J}_{{\\rm RESET}})\\$ the cell is in the same order of magnitude of the one reported in literature [2].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.sse.2008.04.031"},"refType":"biblio","id":"ref2"},{"order":"3","text":"S. Raoux, et al., \"Phase-change random access memory: A scalable technology\", IBM Journal of Research and Development, Volume 52, Number 4/5, p.465, 2008.","title":"Phase-change random access memory: A scalable technology","context":[{"sec":"sec1","text":"Phase-Change Memories (PCMs) are one of the most promising solutions for future embedded non-volatile memories [1]\u2013[3].","part":"1"},{"sec":"sec1","text":" Nevertheless, it should be stated that the question whether the GST alloy is the best material for PCM applications still remains open [3].","part":"1"},{"sec":"sec1","text":" GST cannot satisfy this requirement, due to its low crystallization temperature (the 10 years retention requirement is fulfilled at 85\u2013125\u00b0C [1]\u2013[3]).","part":"1"},{"sec":"sec1","text":" In the literature, a huge number of different phase-change materials has been investigated [3]\u2013[5], and the range of properties of these alloys has been further widened by introducing impurities (i.e.0, N).","part":"1"}],"links":{"documentLink":"/document/5388621","pdfSize":"661KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"T. Morikawa et al. .,Doped In-Ge-Te phase change memory featuring stable operation and good data retention\", Techn. Dig. of IEDM 2007.","context":[{"sec":"sec1","text":" In the literature, a huge number of different phase-change materials has been investigated [3]\u2013[4][5], and the range of properties of these alloys has been further widened by introducing impurities (i.e.0, N).","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"N. Matsuzaki et al., \"Oxygen-doped GeSbTe phase-change memory cells featuring 1.5V/100 \u03bcA Standard 0.13 \u03bcm CMOS operations\", Techn. Dig. of IEDM 2005.","context":[{"sec":"sec1","text":" In the literature, a huge number of different phase-change materials has been investigated [3]\u2013[5], and the range of properties of these alloys has been further widened by introducing impurities (i.e.0, N).","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"H. Horii et al., \"A novel cell technology using N-doped GeSbTe films for phase change RAM \", Proc. of VLSI 2003.","title":"A novel cell technology using N-doped GeSbTe films for phase change RAM","context":[],"links":{"documentLink":"/document/1221143","pdfSize":"195KB"},"refType":"biblio","id":"ref6"}],"articleNumber":"5090585","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Comparative Assessment of GST and GeTe Materials for Application to Embedded Phase-Change Memory Devices","publisher":"IEEE","isDynamicHtml":true,"displayDocTitle":"Comparative Assessment of GST and GeTe Materials for Application to Embedded Phase-Change Memory Devices","htmlAbstractLink":"/document/5090585/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090585/","xploreDocumentType":"Conference Publication","articleId":"5090585","openAccessFlag":"F","title":"Comparative Assessment of GST and GeTe Materials for Application to Embedded Phase-Change Memory Devices","contentTypeDisplay":"Conferences","mlTime":"PT0.070252S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5090563"},{"_id":5090586,"references":[{"order":"1","text":"H.Y. Lee, et al, IEDM.Tech.Dig., p297(2008)","context":[{"sec":"sec1","text":"The resistance random access memory (RRAM) based on oxides has attracted great attention for possible application in the next-generation nonvolatile memory technology [1], [2].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"K. Tsunoda, et al, IEDM.Tech.Dig., p767(2007)","context":[{"sec":"sec1","text":"The resistance random access memory (RRAM) based on oxides has attracted great attention for possible application in the next-generation nonvolatile memory technology [1], [2].","part":"1"},{"sec":"sec1","text":" Various ways have been investigated to improve the RRAM switching properties [2], [3].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"D. Lee, et al, IEEE NVSMW 21, 86 (2006)","title":"IEEE NVSMW","context":[{"sec":"sec1","text":" Various ways have been investigated to improve the RRAM switching properties [2], [3].","part":"1"},{"sec":"sec1","text":" A current compliance is usually used to protect the devices from breakdown and to control the resistance value of low resistance states (LRS) during the electro-forming and set processes [3].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"D. Lee, et al, IEEE Electron Device Lett. 26, 719(2005)","title":"IEEE Electron Device Lett","context":[{"sec":"sec1","text":" In RRAM devices, an \u201celectro-forming\u201d process under a high voltage is generally needed for the fresh devices to achieve reversible RS [4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"A.Tschope, J. Electroceramics, 14, 5(2005)","title":"J. Electroceramics","context":[{"sec":"sec3","text":" In oxygen-deficient ambient, the density of oxygen vacancy near surface is higher than inside bulk because of lower formation energy [5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"F. Esch, et al, Science. 309,752(2005)","title":"Science","context":[{"sec":"sec3","text":" Oxygen vacancy in CeOx tends to distribute in line-pattern and separate with each other due to impulsive interactions [6], as shown in Fig. 16.","part":"1"}],"refType":"biblio","id":"ref6"}],"articleNumber":"5090586","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Current Compliance-Free Resistive Switching in Nonstoichiometric CeOx Films for Nonvolatile Memory Application","publisher":"IEEE","htmlAbstractLink":"/document/5090586/","displayDocTitle":"Current Compliance-Free Resistive Switching in Nonstoichiometric CeOx Films for Nonvolatile Memory Application","isConference":true,"htmlLink":"/document/5090586/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090586","openAccessFlag":"F","title":"Current Compliance-Free Resistive Switching in Nonstoichiometric CeOx Films for Nonvolatile Memory Application","contentTypeDisplay":"Conferences","mlTime":"PT0.030053S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5090563"},{"_id":5090589,"references":[{"order":"1","text":"W. K. Njorege et al., J. Vac. Sci. Tech. A20, pp230-233, 2002.","title":"J. Vac. Sci. Tech","context":[{"sec":"sec1","text":" Ge2Sb2Te5 (GST) has a 7% decrease in volume from amorphous to FCC crystalline phase and an additional 2.4% decrease in volume when HCP phase is formed from FCC phase [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"M. Breitwisch, et al., Symp. VLSI Tech., pp. 100-101, 2007.","title":"Symp. VLSI Tech","context":[{"sec":"sec2","text":"Here, mushroom-type phase change memory cells are made by using a novel lithography-independent key-hole transfer process [2] to form a 40nm TiN bottom electrode contact (BEC).","part":"1"}],"links":{"documentLink":"/document/4339743","pdfSize":"2285KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"K. Kim, et al., IRPS, pp.157-162, 2005.","title":"IRPS","context":[{"sec":"sec3","text":" The drift in the resistance margin in doped GST device is attributed to Sb phase segregation [3]\u2013[4].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"J. Park et al., J.Electrochemical Soc. 154(3) H139-H141,2007","title":"J.Electrochemical Soc","context":[{"sec":"sec3","text":" The drift in the resistance margin in doped GST device is attributed to Sb phase segregation [3]\u2013[4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"H. Horii, et al., Symp. VLSI Tech., pp. 177-178, 2003.","title":"Symp. VLSI Tech","context":[{"sec":"sec3","text":" Although the resistivity of doped GST should be higher than the un-doped GST[5], we did not observe RESET current reduction in normal operation.","part":"1"}],"refType":"biblio","id":"ref5"}],"articleNumber":"5090589","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Endurance Improvement of Ge2Sb2Te5-Based Phase Change Memory","publisher":"IEEE","htmlAbstractLink":"/document/5090589/","isDynamicHtml":true,"displayDocTitle":"Endurance Improvement of Ge2Sb2Te5-Based Phase Change Memory","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090589/","xploreDocumentType":"Conference Publication","articleId":"5090589","openAccessFlag":"F","title":"Endurance Improvement of Ge2Sb2Te5-Based Phase Change Memory","contentTypeDisplay":"Conferences","mlTime":"PT0.03202S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5090563"},{"_id":5090592,"references":[{"order":"1","text":"T. Tanaka et al., IEDM Tech. Dig., p. 919, 2004.","title":"IEDM Tech. Dig","context":[{"sec":"sec1","text":" However, these devices have poor scalability in deep sub-100 nm due to short-channel effects (SCE) [1]\u2013[3].","part":"1"}],"links":{"documentLink":"/document/1419332","pdfSize":"254KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"C. Kuo et al., IEDM Tech. Dig., p. 843, 2002.","title":"IEDM Tech. Dig","context":[{"sec":"sec1","text":" However, these devices have poor scalability in deep sub-100 nm due to short-channel effects (SCE) [1]\u2013[2][3].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"E. Yoshida et al., IEEE EDL, vol. 26, p. 655, Sep. 2005.","title":"IEEE EDL","context":[{"sec":"sec1","text":" However, these devices have poor scalability in deep sub-100 nm due to short-channel effects (SCE) [1]\u2013[3].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"K. H. Park et al., SNW, p2-31, 2008","context":[{"sec":"sec1","text":" As a solution of these problems, we have reported fully depleted (FD) double-gate (DG) 1-T DRAM cells which have SONOS type storage node on the bottom control gate (CG) for nonvolatile memory (NVM) function [4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"SILVACO International, ATLAS User's Manual.","context":[{"sec":"sec1","text":" We also show the scalability of proposed device by using 3-D device simulator [5].","part":"1"}],"refType":"biblio","id":"ref5"}],"articleNumber":"5090592","formulaStrippedArticleTitle":"Fully Depleted Double-Gate 1T-DRAM Cell with NVM Function for High Performance and High Density Embedded DRAM","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","xploreDocumentType":"Conference Publication","htmlAbstractLink":"/document/5090592/","displayDocTitle":"Fully Depleted Double-Gate 1T-DRAM Cell with NVM Function for High Performance and High Density Embedded DRAM","isDynamicHtml":true,"isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090592/","articleId":"5090592","openAccessFlag":"F","title":"Fully Depleted Double-Gate 1T-DRAM Cell with NVM Function for High Performance and High Density Embedded DRAM","contentTypeDisplay":"Conferences","mlTime":"PT0.049232S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5090563"},{"_id":5090594,"references":[{"order":"1","text":"S. Sze, Physics of Semiconductor Devices, John Wiley& Sons, 1981.","title":"Physics of Semiconductor Devices","context":[{"sec":"sec1","text":" This greater band-offset leads to a higher energy barrier \\$(\\Phi_{{\\rm B}})\\$ for electrons to overcome resulting in lower leakage at low electrode bias[1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"C-H. Lee, et al., IEDM p.26.5.1, 2003.","context":[{"sec":"sec1","text":"[2],[3] The greater band offset for the higher Wfn electrodes results in a larger barrier for electrons to back-tunnel from the electrode during erase bias in NMOS-MANOS leading to less erase saturation and better erase performance.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"S-C. Lai, et al., NVSMW-ICMTD, p. 101-102, 2008.","context":[{"sec":"sec1","text":" In charge-trap NVM flash devices such as MANOS, higher Wfn electrodes of TaN (mid-gap) or Pt (valance band-edge) have been shown to significantly improve erase performance compared to conventionally used lower Wfn electrodes of n+ poly-silicon or Al.[2],[3] The greater band offset for the higher Wfn electrodes results in a larger barrier for electrons to back-tunnel from the electrode during erase bias in NMOS-MANOS leading to less erase saturation and better erase performance.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"H. B. Michaelson, J. Appl. Phys., Vol. 48, No. 11, pp.4729-4733, 1977.","title":"J. Appl. Phys","context":[{"sec":"sec1","text":"[4] It is generally observed that the higher Wf metals (~5+eV) are mid to late transition metals.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1063/1.323539"},"refType":"biblio","id":"ref4"},{"order":"5","text":"M Y. Liang, et al., Appl. Phy. Lett. 88, 2006.","title":"Appl. Phy. Lett","context":[{"sec":"sec1","text":"[5] An empirical trend which can be observed for various elemental metals and metal-compounds by comparing their effective Wfn determined from capacitance voltage data with the geometric mean of their electronegativity is displayed in fig. 3. [6],[7].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"J.K. Schaeffer, et al., 2005 IEEE SISC, Washington, DC, USA.","title":"IEEE SISC","context":[{"sec":"sec1","text":" [6],[7].","part":"1"},{"sec":"sec1","text":" [6],[7]\n\n\n.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"D.C. Gilmer, et al., ESSDERC, pp.351-354, 2006.","title":"ESSDERC","context":[{"sec":"sec1","text":" The oxides for some of the mid to late transition metals can have vacuum work functions greater the 6eV.[5] An empirical trend which can be observed for various elemental metals and metal-compounds by comparing their effective Wfn determined from capacitance voltage data with the geometric mean of their electronegativity is displayed in fig. 3. [6],[7].","part":"1"},{"sec":"sec1","text":"[7] However, oxygen release from an oxygen-bearing electrode may work as a dielectric repair mechanism in both MIM and MANOS type devices which do not have similar Si-substrate very near the electrode.","part":"1"},{"sec":"sec1","text":" Geometric Mean Electronegativity (Pauling) for various metal-compounds. [6],[7]\n\n\n.","part":"1"}],"links":{"documentLink":"/document/4099928","pdfSize":"365KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"R. Jha, et al., IEEE Electron Device Lett. 25, 2004.","title":"IEEE Electron Device Lett","context":[{"sec":"sec3","text":" The effective Wfn of MoON and TaN electrodes were determined using a SiO2 cake-wafer[8],[9] with ~ l l nm Al2O3 capping dielectric (Fig. 5).","part":"1"},{"sec":"sec3","text":" EOT [8],[9].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"G. A. Brown, et al., Presented at SISC, San Diego, CA, 2004.","context":[{"sec":"sec3","text":" The effective Wfn of MoON and TaN electrodes were determined using a SiO2 cake-wafer[8],[9] with ~ l l nm Al2O3 capping dielectric (Fig. 5).","part":"1"},{"sec":"sec3","text":" EOT [8],[9].","part":"1"}],"refType":"biblio","id":"ref9"}],"articleNumber":"5090594","formulaStrippedArticleTitle":"High Work-Function Oxygen-Bearing Electrodes for Improved Performance in MANOS Charge-Trap NVM and MIM-DRAM Type Devices","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"htmlAbstractLink":"/document/5090594/","displayDocTitle":"High Work-Function Oxygen-Bearing Electrodes for Improved Performance in MANOS Charge-Trap NVM and MIM-DRAM Type Devices","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090594/","articleId":"5090594","openAccessFlag":"F","title":"High Work-Function Oxygen-Bearing Electrodes for Improved Performance in MANOS Charge-Trap NVM and MIM-DRAM Type Devices","contentTypeDisplay":"Conferences","mlTime":"PT0.142573S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5090563"},{"_id":5090596,"references":[{"order":"1","text":"Y. Park et al., 2006 IEDM Tech. Dig., p. 29","title":"IEDM Tech. Dig","context":[{"sec":"sec1","text":" Whereas a lot of effort is dedicated to improvement of erase performance and retention [1] much less attention is paid to T ANOS endurance.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"S. Choi et al., 2008 IEDM Tech. Dig., p. 925","title":"IEDM Tech. Dig","context":[{"sec":"sec1","text":" In contrast, T ANOS erase occurs mainly through holes tunneling from the substrate [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"J.-D. Lee et al., Proc. 2003 IRPS, p. 497","title":"Proc. 2003 IRPS","context":[{"sec":"sec2","text":" At low cycle count there is a slight increase of the erased level mainly, indicative for trapped negative charge in the stack [3].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"G. Van den bosch et al., Proc. 2008 NVSMW-ICMTD, p. 128","context":[{"sec":"sec2","text":" Fig. 9 illustrates this for the case of Si-rich nitride trap layer [4].","part":"1"}],"refType":"biblio","id":"ref4"}],"articleNumber":"5090596","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Investigation of Window Instability in Program/Erase Cycling of TANOS NAND Flash Memory","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090596/","displayDocTitle":"Investigation of Window Instability in Program/Erase Cycling of TANOS NAND Flash Memory","htmlLink":"/document/5090596/","isStaticHtml":true,"isConference":true,"xploreDocumentType":"Conference Publication","articleId":"5090596","openAccessFlag":"F","title":"Investigation of Window Instability in Program/Erase Cycling of TANOS NAND Flash Memory","contentTypeDisplay":"Conferences","mlTime":"PT0.101517S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5090563"},{"_id":5090598,"references":[{"order":"1","text":"M.-J. Lee, S. Seo, D.-C. Kim, S.-E. Ahn, D. H. Seo, et al, Adv. Mater. vol. 19, pp 73-76, January 2007.","title":"Adv. Mater","context":[{"sec":"sec1","text":" A promising integration route is the crossbar architecture, where the selector and the bit storage element are arranged one on top of the other (ID-IM), and embedded at the cross point between two metal electrodes [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"E. Guziewicz, I.A. Kowalik, M. Godlewski, K. Kopalko, et al., J. Appl. Phys. vol 103, art. num. 033515, February 2008.","context":[{"sec":"sec2","text":"Polycrystalline ZnO thin films are deposited by atomic layer deposition at 100\u00b0C [2],[3], using dyethilzinc and water as Zn and 0 precursors, respectively.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"N. Huby, S. Ferrari, E. Guziewicz, M. Godlewski, and V. Osinniy, Appl. Phys. Lett. 92, art. num. 023502, January 2008.","title":"Appl. Phys. Lett. 92, art. num. 023502","context":[{"sec":"sec2","text":"Polycrystalline ZnO thin films are deposited by atomic layer deposition at 100\u00b0C [2],[3], using dyethilzinc and water as Zn and 0 precursors, respectively.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"S. Spiga, A. Lamperti, C. Wiemer, M. Perego, E. Cianci, G.Tallarida, H. L. Lu, M. Alia, F. G. Volpe, M. Fanciulli, Microel. Eng 85, pp 2414-2419, December 2008.","title":"Microel. Eng","context":[{"sec":"sec2","text":" For the switching element, NiO was deposited by electron beam assisted evaporation at room temperature, resulting in polycrystalline films (Fig. 5a) [4].","part":"1"}],"refType":"biblio","id":"ref4"}],"articleNumber":"5090598","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Low Temperature Rectifying Junctions for Crossbar Non-Volatile Memory Devices","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090598/","displayDocTitle":"Low Temperature Rectifying Junctions for Crossbar Non-Volatile Memory Devices","isConference":true,"htmlLink":"/document/5090598/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","articleId":"5090598","openAccessFlag":"F","title":"Low Temperature Rectifying Junctions for Crossbar Non-Volatile Memory Devices","contentTypeDisplay":"Conferences","mlTime":"PT0.035492S","lastupdate":"2021-09-10","contentType":"conferences","definitions":"false","publicationNumber":"5090563"},{"_id":5090599,"references":[{"order":"1","text":"T. Sakamoto, et. al., Appl. Phys. Lett., vol. 91, p. 092110, 2007.","title":"Appl. Phys. Lett","context":[{"sec":"sec1","text":"Recently, resistance-based memory has attracted much attention for high-density applications because of its small cell size, simple structure, high speed, low power consumption, and potential for 3D stacking [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"C.H. Ho, et al., Symp. VLSI Tech., pp. 228-229, 12B-2, 2007.","title":"Symp. VLSI Tech","context":[{"sec":"sec1","text":" WOx based RRAM requires only one extra mask, no new equipment and no new material from the standard CMOS process and is thus especially attractive [2].","part":"1"},{"sec":"sec2","text":" The fabrication process flow was approximately the same as previously reported [2], [3] but we have shrunk the plug from 0.5um to 0.17um and refined the W CMP and other processes.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"W.C. Chien, et al., Symp. VLSI-TSA., pp. 144-145, T97, 2008.","title":"Symp. VLSI-TSA","context":[{"sec":"sec1","text":" In addition, WOx devices have demonstrated the possibility for MLC operation [3].","part":"1"},{"sec":"sec2","text":" The fabrication process flow was approximately the same as previously reported [2], [3] but we have shrunk the plug from 0.5um to 0.17um and refined the W CMP and other processes.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"K.P. Chang, et. al., SSDM, pp. 1168-1169, J-9-4, 2008.","title":"SSDM","context":[{"sec":"sec3","text":"A modest forming step (4V 50ns) is used to reduce the programming voltage [4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"S.T. Hsu, et al., J. Appl. Phys., vol. 101, p.024517, 2007.","title":"J. Appl. Phys","context":[{"sec":"sec4","text":" Activation energies are not constant and tend to increase at higher temperature, as in previous literature [5].","part":"1"}],"refType":"biblio","id":"ref5"}],"articleNumber":"5090599","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Multi-Level Operation of Fully CMOS Compatible WOX Resistive Random Access Memory (RRAM)","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090599/","displayDocTitle":"Multi-Level Operation of Fully CMOS Compatible WOX Resistive Random Access Memory (RRAM)","isConference":true,"htmlLink":"/document/5090599/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","articleId":"5090599","openAccessFlag":"F","title":"Multi-Level Operation of Fully CMOS Compatible WOX Resistive Random Access Memory (RRAM)","contentTypeDisplay":"Conferences","mlTime":"PT0.037463S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5090563"},{"_id":5090600,"references":[{"order":"1","text":"Kinam Kim et al., IEDM Tech. Dig., pp 27-30, 2007","title":"IEDM Tech. Dig","context":[],"refType":"biblio","id":"ref1"},{"order":"2","text":"Jae-Duk Lee et al., Electron Device Letters, IEEE, vol. 23, Issue 5, pp 264-266, May 2002","context":[{"sec":"sec1","text":"Up to now there have been many discussions about scaling barriers in NAND Flash, i.e, floating gate interference [2], edge W/L disturbance [3], charge loss tolerance, small cell current and coupling ratio as shown in Fig. 1, in this section we will discuss newly appearing obstacles.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"Jae-Duk Lee et al., IEEE NVSMW, pp 31-33, 2006","title":"IEEE NVSMW","context":[{"sec":"sec1","text":"Up to now there have been many discussions about scaling barriers in NAND Flash, i.e, floating gate interference [2], edge W/L disturbance [3], charge loss tolerance, small cell current and coupling ratio as shown in Fig. 1, in this section we will discuss newly appearing obstacles.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"F.D.Khansah et al., IEEE TED, Vol. 46, No. 7, July 1999","title":"IEEE TED","context":[],"refType":"biblio","id":"ref4"},{"order":"5","text":"H. Kurata et al., IEEE Symp. VLSI Circuit, pp 112-113, 2006","title":"IEEE Symp. VLSI Circuit","context":[{"sec":"sec1e","text":" However, the drain current fluctuation by Random Telegraph Noise (RTN) [5], [6] has been a main issue in scaling down, because drain current fluctuation induces threshold voltage instabilities and makes program Vth distribution dispersed.","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"H. Miki et al., IEEE IRPS, pp 29-35, 2007","title":"IEEE IRPS","context":[{"sec":"sec1d","text":" Although Nano-grain poly structure is suggested to improve these issues, it is difficult to find out the optimum window for doping and grain size [6].","part":"1"},{"sec":"sec1e","text":" However, the drain current fluctuation by Random Telegraph Noise (RTN) [5], [6] has been a main issue in scaling down, because drain current fluctuation induces threshold voltage instabilities and makes program Vth distribution dispersed.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"Dong-Kyu Lee et a.l, IEEE IRPS, pp354-358, 2002","title":"et a.l","context":[{"sec":"sec1e","text":" As cell dimension is shrunk, the edge portion in active region is increased in both width and length direction [7].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"Soon-Moon Jung et al., IEEE IEDM Tech. Dig., pp 37-40, 2006","title":"IEEE IEDM Tech. Dig","context":[{"sec":"sec2","text":" The stacked layer NAND Flash was introduced in 2006 [8], which would be able to overcome the horizontal limit by placing the cell array in multi layer.","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"Y. Komori et al., IEEE IEDM Tech. Dig., pp 851-854, 2008","title":"IEEE IEDM Tech. Dig","context":[{"sec":"sec2","text":" Another candidate is BiCS (Bit-Cost Scalable) technology with charge trap suggested in 2007 [9], [10].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"H. Tanaka et al., IEEE Symp. on VLSI Tech. Dig., pp 14-15, 2007","title":"IEEE Symp. on VLSI","context":[{"sec":"sec2","text":" Another candidate is BiCS (Bit-Cost Scalable) technology with charge trap suggested in 2007 [9], [10].","part":"1"}],"links":{"documentLink":"/document/4339708","pdfSize":"1108KB"},"refType":"biblio","id":"ref10"}],"articleNumber":"5090600","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"NAND Flash Scaling Beyond 20nm","publisher":"IEEE","displayDocTitle":"NAND Flash Scaling Beyond 20nm","htmlAbstractLink":"/document/5090600/","isDynamicHtml":true,"isConference":true,"htmlLink":"/document/5090600/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","articleId":"5090600","openAccessFlag":"F","title":"NAND Flash Scaling Beyond 20nm","contentTypeDisplay":"Conferences","mlTime":"PT0.06941S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"5090563"},{"_id":5090601,"references":[{"order":"1","text":"J.F. Gibbon and W.E. Beadle, Solid State Electronics 7, p.785 (1964)","title":"Solid State Electronics","context":[{"sec":"sec1","text":" The electrical switching between a high resistance state (HRS) and low resistance state (LRS) was first evidenced in 1964 [1], and was attributed to the formation/disruption of metallic filaments through NiO films.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"L. Courtade et al; IEEE Proc. NVMTS, p.1 (2007)","title":"IEEE Proc. NVMTS","context":[{"sec":"sec3","text":" We reported on this latter mode previously [2],[3], whereby the cell can be switched to the HRS state using +0.9V and then back to the LRS state using \u22120.9V.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"L. Courtade et al; IEEE Proc. ESSDERC, p.218 (2008)","title":"IEEE Proc","context":[{"sec":"sec3","text":" We reported on this latter mode previously [2],[3], whereby the cell can be switched to the HRS state using +0.9V and then back to the LRS state using \u22120.9V.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"U. Russo et al.; IEEE Proc. IEDM, p.775 (2007)","title":"IEEE Proc","context":[{"sec":"sec3","text":" As the reset switching is regarded as a thermal-driven filament oxidation [4], the reset voltage may fluctuate depending on the varying filament quantity.","part":"1"}],"links":{"documentLink":"/document/4419062","pdfSize":"3909KB"},"refType":"biblio","id":"ref4"}],"articleNumber":"5090601","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"On the Bipolar and Unipolar Switching Mechanisms Observed in NiO Memory Cells Made by Thermal Oxidation of Ni","publisher":"IEEE","htmlAbstractLink":"/document/5090601/","displayDocTitle":"On the Bipolar and Unipolar Switching Mechanisms Observed in NiO Memory Cells Made by Thermal Oxidation of Ni","isConference":true,"htmlLink":"/document/5090601/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090601","openAccessFlag":"F","title":"On the Bipolar and Unipolar Switching Mechanisms Observed in NiO Memory Cells Made by Thermal Oxidation of Ni","contentTypeDisplay":"Conferences","mlTime":"PT0.047605S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5090563"},{"_id":5090604,"articleNumber":"5090604","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Phase Change Memory: A New Memory Enables New Memory Usage Models","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090604/","displayDocTitle":"Phase Change Memory: A New Memory Enables New Memory Usage Models","htmlLink":"/document/5090604/","isConference":true,"isStaticHtml":true,"xploreDocumentType":"Conference Publication","articleId":"5090604","openAccessFlag":"F","title":"Phase Change Memory: A New Memory Enables New Memory Usage Models","contentTypeDisplay":"Conferences","mlTime":"PT0.01296S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5090563"},{"_id":5090605,"references":[{"order":"1","text":"P.E. Schmidt et al, Thin solid films, 42, pp. 277-282, 1977","title":"Thin solid films","context":[{"sec":"sec1","text":"The purpose of this work is to investigate the material and device properties of GST-based PCM by studying relaxation oscillations [1], [2].","part":"1"},{"sec":"sec3","text":" The oscillation period, Eq.(2), is calculated based on equation derived from the equivalent circuit [1]:\n The effect of \\${\\rm V}_{{\\rm TH}}\\$ drift, observed in Fig. 4 and 6, is also included, Eq.(3), to recognize temporal dependence of \\${\\rm V}_{{\\rm TH}}\\$, where u is the drift coefficient:\n.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"D.Ielmini et al, IEEE Elec.Dev. Let, 29, p. 568, 2007","title":"IEEE Elec.Dev. Let","context":[{"sec":"sec1","text":"The purpose of this work is to investigate the material and device properties of GST-based PCM by studying relaxation oscillations [1], [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"I.V.Karpov et al, J. App Phys, 102, 124503, 2007","title":"J. App Phys","context":[{"sec":"sec2","text":" Such behavior of \\${\\rm V}_{{\\rm TH}2}\\$ was related to drift [3] and the ratio of \\${\\rm V}_{{\\rm TH}1}\\$ to \\${\\rm V}_{{\\rm TH}2}\\$ was used to quantify drift for different structures.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"V.G.Karpov et al, Phys. Rev.B, 78, pp. 052201-4, 2008, also presented at this conference I.V. Karpov, et al, IEEE Proc. of 22nd NVSMW, Monterey, CA, p. 56, 2007.","context":[{"sec":"sec4","text":"The field induced nucleation model [4] provides a physical mechanism underlying our results.","part":"1"}],"refType":"biblio","id":"ref4"}],"articleNumber":"5090605","formulaStrippedArticleTitle":"Relaxation Oscillation in GST-Based Phase Change Memory Devices","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5090605/","displayDocTitle":"Relaxation Oscillation in GST-Based Phase Change Memory Devices","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5090605/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5090605","openAccessFlag":"F","title":"Relaxation Oscillation in GST-Based Phase Change Memory Devices","contentTypeDisplay":"Conferences","mlTime":"PT0.024803S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5090563"},{"_id":5090606,"references":[{"order":"1","text":"R. Waser, M. Aono, \"Nanoionics-based resistive switching memories\", Nature Materials, vol. 6, p. 833 (2007).","title":"Nanoionics-based resistive switching memories","context":[{"sec":"sec1","text":" Resistive-switching memory (so-called ReRAM) devices currently hold the attention since they may overcome the challenges that conventional memories are facing [1].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1038/nmat2023"},"refType":"biblio","id":"ref1"},{"order":"2","text":"U. Russo, D. Ielmini, C. Cagli, A. L. Lacaita, S. Spiga, C. Wiemer, M. Perego, M. Fanciulli, \"Conductive-filament switching analysis and self-accelerated thermal dissolution model for reset in NiO-based RRAM\", IEDM Tech. Dig., p. 775 (2007).","title":"Conductive-filament switching analysis and self-accelerated thermal dissolution model for reset in NiO-based RRAM","context":[{"sec":"sec1","text":" Reversible switching is achieved thanks to reproducible formation (set operation) and dissolution (reset operation) of conductive filaments (CF) within resistive oxide [2],[3].","part":"1"},{"sec":"sec2","text":" Reset current is the current needed for the thermal breakdown of the conductive filaments and is thus controlled by the nature and the size of the filament itself [2].","part":"1"}],"links":{"documentLink":"/document/4419062","pdfSize":"3909KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"C. Cagli, D. Ielmini, F. Nardi, A.L. Lacaita, \"Evidence for threshold switching in the set process of NiO-based RRAM and physical modeling for set, reset, retention and disturb prediction\", IEDM Tech. Dig., p. 301 (2008).","title":"Evidence for threshold switching in the set process of NiO-based RRAM and physical modeling for set, reset, retention and disturb prediction","context":[{"sec":"sec1","text":" Reversible switching is achieved thanks to reproducible formation (set operation) and dissolution (reset operation) of conductive filaments (CF) within resistive oxide [2],[3].","part":"1"},{"sec":"sec2","text":" The set current is ultimately controlled by the NiO thickness at the weak spot, consisting of the CF gap after reset [3].","part":"1"},{"sec":"sec3b","text":"Even higher currents can take place at the set operation due to fast threshold switching in presence of a parasitic capacitance [3].","part":"1"}],"links":{"documentLink":"/document/4796678","pdfSize":"292KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"M-J. Lee et al., \"2-stack 1D-1R cross-point structure with oxide diodes as switch elements for high density resistance RAM applications\", IEDM Tech. Dig., p. 771 (2007).","title":"2-stack 1D-1R cross-point structure with oxide diodes as switch elements for high density resistance RAM applications","context":[{"sec":"sec1","text":" Although several oxides have shown resistive switching, NiO is currently the most promising RRAM material for unipolar switching operation, as required for cell integration in a cross-point memory array for high-density storage [4].","part":"1"}],"links":{"documentLink":"/document/4419061","pdfSize":"4016KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"L. Courtade, Ch. Turquat, Ch. Muller, J.G. Lisoni, L. Goux, D.J. Wouters, D. Goguenheim, \"Improvement of resistance switching characteristics in NiO films obtained from controlled Ni oxidation\", IEEE Proceedings of Non-Volatile Memory Technology Symposium, p. 1 (2007).","title":"Improvement of resistance switching characteristics in NiO films obtained from controlled Ni oxidation","context":[{"sec":"sec1","text":"Two different routes for resistive material formation are generally reported: either oxidation of parent metallic layer [5],[6] or deposition techniques [7].","part":"1"}],"links":{"documentLink":"/document/4389934","pdfSize":"488KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"L. Courtade, Ch. Turquat, J.G. Lisoni, L. Goux, D.J. Wouters, D. Deleruyelle, Ch. Muller, \"Integration of resistive switching NiO in small via structures from localized oxidation of nickel metallic layer\", IEEE Proceedings of European Solid State Device Research Conference, p. 218 (2008).","title":"Integration of resistive switching NiO in small via structures from localized oxidation of nickel metallic layer","context":[{"sec":"sec1","text":"Two different routes for resistive material formation are generally reported: either oxidation of parent metallic layer [5],[6] or deposition techniques [7].","part":"1"}],"links":{"documentLink":"/document/4681737","pdfSize":"1480KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"S. Spiga, A. Lamperti, C. Wiemer, M. Perego, E. Cianci, G. Tallarida, H.L. Lu, M. Alia, F.G. Volpe, M. Fanciulli, \"Resistance switching in amorphous and crystalline binary oxides grown by electron beam evaporation and atomic layer deposition\", Microelectronic Engineering, vol. 85, no. 12, p. 2414 (2008).","title":"Resistance switching in amorphous and crystalline binary oxides grown by electron beam evaporation and atomic layer deposition","context":[{"sec":"sec1","text":"Two different routes for resistive material formation are generally reported: either oxidation of parent metallic layer [5],[6] or deposition techniques [7].","part":"1"},{"sec":"sec1","text":" The present paper is focused on the scaling trends and reliability issues of memory elements in which the resistive oxide NiO was deposited by electron beam (e-beam) deposition [7],[8] on top of W -plugs connected to a bottom electrode by a silicide CoSi2 strap.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.mee.2008.09.018"},"refType":"biblio","id":"ref7"},{"order":"8","text":"A. Lamperti, S. Spiga, H.L. Lu, C. Wiemer, M. Perego, E. Cianci, M. Alia, M. Fanciulli, \"Study of the interfaces in resistive switching NiO thin films deposited by both ALD and e-beam coupled with different electrodes (Si, Ni, Pt, W, TiN)\", Microelectronic Engineering, vol. 85, no. 12, p. 2425 (2008).","title":"Study of the interfaces in resistive switching NiO thin films deposited by both ALD and e-beam coupled with different electrodes (Si, Ni, Pt, W, TiN)","context":[{"sec":"sec1","text":" The present paper is focused on the scaling trends and reliability issues of memory elements in which the resistive oxide NiO was deposited by electron beam (e-beam) deposition [7],[8] on top of W -plugs connected to a bottom electrode by a silicide CoSi2 strap.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.mee.2008.09.039"},"refType":"biblio","id":"ref8"}],"articleNumber":"5090606","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Reliability of NiO-Based Resistive Switching Memory (ReRAM) Elements with Pillar W Bottom Electrode","publisher":"IEEE","htmlAbstractLink":"/document/5090606/","displayDocTitle":"Reliability of NiO-Based Resistive Switching Memory (ReRAM) Elements with Pillar W Bottom Electrode","isConference":true,"htmlLink":"/document/5090606/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090606","openAccessFlag":"F","title":"Reliability of NiO-Based Resistive Switching Memory (ReRAM) Elements with Pillar W Bottom Electrode","contentTypeDisplay":"Conferences","mlTime":"PT0.08741S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5090563"},{"_id":5090607,"references":[{"order":"1","text":"K. Kim, J.Choi, in Proc. NVSMW (2007) 9","context":[{"sec":"sec1","text":" For 40nm and smaller cells, this spacing is not sufficient [1] and the control gate can not fit between the floating gates, leading to the need for a planar cell configuration [2] in which the loss of sidewall coupling is compensated by using an IPD with very low electrical thickness in the order of 5nm EOT in order to achieve a coupling ratio above 60% on large cells.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"J. De Vos, L. Haspeslagh, M. Demand, K. Devriendt, D. Wellekens, S. Beckx, J. Van Houdt, in Proc. ICICDT 2006, pp.21-24","context":[{"sec":"sec1","text":" For 40nm and smaller cells, this spacing is not sufficient [1] and the control gate can not fit between the floating gates, leading to the need for a planar cell configuration [2] in which the loss of sidewall coupling is compensated by using an IPD with very low electrical thickness in the order of 5nm EOT in order to achieve a coupling ratio above 60% on large cells.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"J. Lee, S. Hur, Jung-Dal Choi, IEEE EDL 23 (2002) 264","title":"IEEE EDL","context":[{"sec":"sec3","text":"In sub-45 nm memories, the coupling between the different floating gates in the array leads to important floating gate interference [3]; figure 3 shows the total parasitic coupling (to all neighboring cells) as function of the IPD properties for a cell with L=25nm.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"K. Park, M. Kang, D. Kim, S. Hwang, Y. Lee, C. Kim, K. Kim, in Proc. VLSI (2007) 188","title":"in Proc","context":[{"sec":"sec3","text":"As this interference rapidly increases with decreasing channel length, it is necessary to reduce its impact by compensating during the programming operation [4] in order to operate memory cells with length below 25nm.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.thromres.2010.07.019"},"refType":"biblio","id":"ref4"},{"order":"5","text":"P. Blomme, L. Haspeslagh, J. De Vos, M. Lorenzini, J. Van Houdt, K. De Meyer, in Proc. NVSMW (2006) 52","context":[{"sec":"sec3","text":"In order to scale NAND arrays beyond \\${\\rm L}=15-25{\\rm nm}\\$, it is therefore necessary to use drastic approaches to reduce the programming voltage, such as engineered tunnel barriers [5] or scaling of the IPD much below 5nm EOT combined with a physically thin IPD.","part":"1"}],"refType":"biblio","id":"ref5"}],"articleNumber":"5090607","formulaStrippedArticleTitle":"Scalability of Fully Planar NAND Flash Memory Arrays Below 45nm","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5090607/","xploreDocumentType":"Conference Publication","htmlLink":"/document/5090607/","isStaticHtml":true,"isConference":true,"isDynamicHtml":true,"displayDocTitle":"Scalability of Fully Planar NAND Flash Memory Arrays Below 45nm","articleId":"5090607","openAccessFlag":"F","title":"Scalability of Fully Planar NAND Flash Memory Arrays Below 45nm","contentTypeDisplay":"Conferences","mlTime":"PT0.098247S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5090563"},{"_id":5090624,"references":[{"order":"1","text":"L. Benini, G. De Micheli, \"Networks on chip: A new paradigm for systems on chip design\", Design, Automation and Test in Europe Conference and Exhibition, 2002.","title":"Networks on chip: A new paradigm for systems on chip design","context":[{"sec":"sec1","text":"As the number of transistors available on a single chip increases to billions or even larger numbers, multiprocessor system-on-chip (MPSoC) is becoming an attractive choice for high-performance and low-power applications [1].","part":"1"}],"links":{"documentLink":"/document/998307","pdfSize":"234KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J. Rabaey, A. Sangiovanni-Vincentelli, \"Addressing the system-on-a-chip interconnect woes through communication-based design\", Design Automation Conference, 2001.","title":"Addressing the system-on-a-chip interconnect woes through communication-based design","context":[{"sec":"sec1","text":" Traditional on-chip communication architectures for MPSoC face several issues, such as poor scalability, limited bandwidth, and high power consumption [2] [3].","part":"1"}],"links":{"documentLink":"/document/935591","pdfSize":"732KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"V. Reyes, T. Bautista, G. Marrero, A. N\u00fa\u00f1ez, W. Kruijtzer, \"A multicast inter-task communication protocol for embedded multiprocessor systems,\" Conference on Hardware-Software Codesign and System Synthesis, 2005: 267-272.","title":"A multicast inter-task communication protocol for embedded multiprocessor systems","context":[{"sec":"sec1","text":" Traditional on-chip communication architectures for MPSoC face several issues, such as poor scalability, limited bandwidth, and high power consumption [2] [3].","part":"1"}],"links":{"documentLink":"/document/4076348","pdfSize":"272KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"W. Dally, B. Towles, \"Route packets, not wires: On-chip interconnection networks\", Design Automation Conference, 2001.","title":"Route packets, not wires: On-chip interconnection networks","context":[{"sec":"sec1","text":" Many NoCs have been studied, and most of them are based on metallic interconnects and electronic routers [4] [5][6] [7][8] [9].","part":"1"}],"links":{"documentLink":"/document/935594","pdfSize":"647KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"S. Kumar, A. Jantsch, J.P. Soininen, M. Forsell, M. Millberg, J. \u00d6berg, K. Tiensyrj\u00e4, and A. Hemani, \"A network on chip architecture and design methodology\", IEEE Computer Society Annual Symposium on VLSI, 2002.","title":"A network on chip architecture and design methodology","context":[{"sec":"sec1","text":" Many NoCs have been studied, and most of them are based on metallic interconnects and electronic routers [4] [5][6] [7][8] [9].","part":"1"}],"links":{"documentLink":"/document/1016885","pdfSize":"297KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"K. Goossens, J. Dielissen, A. Radulescu, \"\u00c6thereal network on chip: Concepts, architectures and implementations\", IEEE Design Test Comput, Vol.22, No.5, pp414-421. 2005.","title":"\u00c6thereal network on chip: Concepts, architectures and implementations","context":[{"sec":"sec1","text":" Many NoCs have been studied, and most of them are based on metallic interconnects and electronic routers [4] [5][6] [7][8] [9].","part":"1"}],"links":{"documentLink":"/document/1511973","pdfSize":"618KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"A. Kumar, L. S. Peh, P. Kundu, N. K. Jha, \"Toward Ideal On-Chip Communication Using Express Virtual Channels,\" IEEE Micro 28(1): 80-90, 2008.","title":"Toward Ideal On-Chip Communication Using Express Virtual Channels","context":[{"sec":"sec1","text":" Many NoCs have been studied, and most of them are based on metallic interconnects and electronic routers [4] [5][6] [7][8] [9].","part":"1"}],"links":{"documentLink":"/document/4460515","pdfSize":"974KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"M. Amde, T. Felicijan, A. Efthymiou, D. Edwards, and L. Lavagno, \"Asynchronous on-chip networks,\" in IEE Proceedings: Computers and Digital Techniques, 2005, pp. 273-283.","title":"Asynchronous on-chip networks","context":[{"sec":"sec1","text":" Many NoCs have been studied, and most of them are based on metallic interconnects and electronic routers [4] [5][6] [7][8] [9].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ip-cdt:20045093","pdfSize":"305KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"J. Xu, W. Wolf, J. Henkel, and S. Chakradhar, \"A Design Methodology for Application-Specific Networks-on-Chip\", ACM Transactions on Embedded Computing Systems, July 2006.","title":"A Design Methodology for Application-Specific Networks-on-Chip","context":[{"sec":"sec1","text":" Many NoCs have been studied, and most of them are based on metallic interconnects and electronic routers [4] [5][6] [7][8] [9].","part":"1"}],"links":{},"refType":"biblio","id":"ref9"},{"order":"10","text":"A. Shacham, B.G. Lee, A. Biberman, K. Bergman, L.P. Carloni, \"Photonic NoC for DMA Communications in Chip Multiprocessors\", Hot Interconnects, 2007.","title":"Photonic NoC for DMA Communications in Chip Multiprocessors","context":[{"sec":"sec1","text":" As new applications continuously push the limits of MPSoC, the conventional metallic interconnects and electronic routers gradually become the bottlenecks of NoC performance due to the limited bandwidth, long delay, large area, high power consumption, and crosstalk noise [10] [11].","part":"1"},{"sec":"sec1","text":" Shacham et al. proposed an optical NoC [10].","part":"1"},{"sec":"sec4b","text":"We analyze and compare the optical power loss of OTAR with three other optical routers including the fully-connected crossbar, optimized crossbar, and the 4\u00d74 optical router proposed in [10], which is referred to as COR for clarity.","part":"1"}],"links":{"documentLink":"/document/4296805","pdfSize":"3526KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"M. Briere, B. Girodias, et al, \"System Level Assessment of an Optical NoC in an MPSoC Platform\", Design, Automation & Test in Europe Conference & Exhibition, 2007.","title":"System Level Assessment of an Optical NoC in an MPSoC Platform","context":[{"sec":"sec1","text":" As new applications continuously push the limits of MPSoC, the conventional metallic interconnects and electronic routers gradually become the bottlenecks of NoC performance due to the limited bandwidth, long delay, large area, high power consumption, and crosstalk noise [10] [11].","part":"1"},{"sec":"sec1","text":" Briere et al. proposed a multistage optical router called A-router [11]. \u03bb-router uses a passive switching fabric and wavelength-division multiplexing (WDM) technology.","part":"1"}],"links":{"documentLink":"/document/4211948","pdfSize":"266KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"G. Chen, H. Chen, M. Haurylau, N. A. Nelson, D. H. Albonesi, P. M. Fauchet, and E. G. Friedman, \"Predictions of CMOS Compatible On-Chip Optical Interconnect,\" Integration, the VLSI Journal, Vol. 40, No. 4, pp. 434 - 446, July 2007.","title":"Predictions of CMOS Compatible On-Chip Optical Interconnect","context":[{"sec":"sec1","text":"Optical NoCs use silicon-based optical interconnects and routers, which are compatible with CMOS technologies [12].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.vlsi.2006.10.001"},"refType":"biblio","id":"ref12"},{"order":"13","text":"A. Shacham, K. Bergman, L. P. Carloni, \"The Case for Low-Power Photonic Networks on Chip,\" in Design Automation Conference 2007, pp. 132-13.","title":"The Case for Low-Power Photonic Networks on Chip","context":[{"sec":"sec1","text":" Studies shows that optical NoC is a promising candidate to achieve significant higher bandwidth, lower power, lower interference, and lower delay compared with electronic NoCs [13].","part":"1"}],"links":{"documentLink":"/document/4261158","pdfSize":"459KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"F. Xia, L. Sekaric, and Y. Vlasov, \"Ultracompact optical buffers on a silicon chip,\" Nature Photonics, 65-71, 2007.","title":"Ultracompact optical buffers on a silicon chip","context":[{"sec":"sec1","text":" Silicon-based optical waveguides can be used to build on-chip optical interconnects [14].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1038/nphoton.2006.42"},"refType":"biblio","id":"ref14"},{"order":"15","text":"Q. Xu, B. Schmidt, S. Pradhan, M. Lipson, \"Micrometre-scale silicon electro-optic modulator\", Nature, Vol.435, No.7040, pp325-327, 2005.","title":"Micrometre-scale silicon electro-optic modulator","context":[{"sec":"sec1","text":" The progress in photonic technologies, especially the development of microresonators, makes optical on-chip routers possible [15].","part":"1"},{"sec":"sec2a","text":" The switch time of the microresonator is small, and a 30ps switching time has been demonstrated [15].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1038/nature03569"},"refType":"biblio","id":"ref15"},{"order":"16","text":"B. E. Little, J. S. Foresi, G. Steinmeyer et al., \"Ultra-compact Si-SiO microring resonator optical channel dropping filters,\" IEEE Photonics Technology Letters, vol. 10, no. 4, pp. 549-551, 1998.","title":"Ultra-compact Si-SiO microring resonator optical channel dropping filters","context":[{"sec":"sec1","text":" Microresonators, as small as 3\u00b5m in diameter, have been demonstrated [16].","part":"1"}],"links":{"documentLink":"/document/662590","pdfSize":"69KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"A. W. Poon, F. Xu, X. Luo, \"Cascaded active silicon microresonator array cross-connect circuits for WDM networks-on-chip\", in Proc. SPIE. Vol.6898, 2008.","title":"Cascaded active silicon microresonator array cross-connect circuits for WDM networks-on-chip, in","context":[{"sec":"sec1","text":" Poon et al. proposed a nonblocking optical router based on an optimized crossbar for 2D mesh optical NoC [17].","part":"1"},{"sec":"sec4a","text":" In the on-state, a microresonator need a DC current and consume less than 20\u03bcW [17].","part":"1"},{"sec":"sec4b","text":" The waveguide crossing insertion loss is 0.12dB per crossing [17], and the microresonator insertion loss is 0.5dB [29].","part":"1"}],"refType":"biblio","id":"ref17"},{"order":"18","text":"H. Gu, J. Xu, Z. Wang, \"ODOR: a Microresonator-based High-performance Low-cost Router for Optical Networks-on-Chip\", in Proceedings of International Conference on Hardware-Software Codesign and System Synthesis, 2008.","title":"ODOR: A Microresonator-based High-performance Low-cost Router for Optical Networks-on-Chip","context":[{"sec":"sec1","text":" We proposed an optical router, which significantly reduces the cost and optical power loss of 2D mesh/torus optical NoCs [18].","part":"1"}],"links":{},"refType":"biblio","id":"ref18"},{"order":"19","text":"C. E. Leiserson, Z. S. Abuhamdeh, D. C. Douglas, C. R. Feynman, M. N. Ganmukhi, and et al., \"The network architecture of the connection machine CM-5,\" in Proceedings of the fourth annual ACM symposium on Parallel algorithms and architectures, pp. 272-285, 1992.","title":"The network architecture of the connection machine CM-5","context":[{"sec":"sec1","text":" Fat tree has been used by multi-computer systems [19].","part":"1"}],"links":{},"refType":"biblio","id":"ref19"},{"order":"20","text":"H. Hossain, M. Akbar, and M. Islam, \"Extended-butterfly fat tree interconnection (EFTI) architecture for network on chip,\" in IEEE Pacific Rim Conference on Communications, Computers and signal Processing, 2005, pp. 613-616.","title":"Extended-butterfly fat tree interconnection (EFTI) architecture for network on chip","context":[{"sec":"sec1","text":" It also attracts the attentions of electronic NoC studies [20] [21] [22].","part":"1"}],"links":{"documentLink":"/document/1517364","pdfSize":"280KB"},"refType":"biblio","id":"ref20"},{"order":"21","text":"Y. L. Jeang, W. H. Huang, and W. F. Fang, \"A binary tree architecture for Application Specific Network on Chip (ASNOC) design,\" in IEEE Asia-Pacific Conference on Circuits and Systems, 2004, pp. 877-880.","title":"A binary tree architecture for Application Specific Network on Chip (ASNOC) design","context":[{"sec":"sec1","text":" It also attracts the attentions of electronic NoC studies [20] [21] [22].","part":"1"}],"links":{"documentLink":"/document/1413019","pdfSize":"249KB"},"refType":"biblio","id":"ref21"},{"order":"22","text":"A. Adriahantenaina, H. Charlery, A. Greiner, L. Mortiez, and C. A. Zeferino, \"SPIN: a scalable, packet switched, on-chip micronetwork,\" in Design, Automation and Test in Europe Conference and Exhibition(DATE), 2003, pp. 70-73.","title":"SPIN: A scalable, packet switched, on-chip micronetwork","context":[{"sec":"sec1","text":" It also attracts the attentions of electronic NoC studies [20] [21] [22].","part":"1"}],"links":{"documentLink":"/document/1253808","pdfSize":"212KB"},"refType":"biblio","id":"ref22"},{"order":"23","text":"P. P. Pande, C. Grecu, M. Jones, A. Ivanov, and R. Saleh, \"Performance evaluation and design trade-offs for network-on-chip interconnect architectures,\" IEEE Transactions on Computers, vol. 54, pp. 1025-1040, Aug 2005.","title":"Performance evaluation and design trade-offs for network-on-chip interconnect architectures","context":[{"sec":"sec2b","text":" Turnaround routing algorithm has been favored by many fat tree-based networks [23] [24].","part":"1"}],"links":{"documentLink":"/document/1453503","pdfSize":"2184KB"},"refType":"biblio","id":"ref23"},{"order":"24","text":"V. Strumpen and A. Krishnamurthy, \"A collision model for randomized routing in fat-tree networks,\" Journal of Parallel and Distributed Computing, vol. 65, pp. 1007-1021, 2005.","title":"A collision model for randomized routing in fat-tree networks","context":[{"sec":"sec2b","text":" Turnaround routing algorithm has been favored by many fat tree-based networks [23] [24].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.jpdc.2005.04.005"},"refType":"biblio","id":"ref24"},{"order":"25","text":"J. Kim, C. Nicopoulos, D. Park, R. Das, Yuan Xie, N. Vijaykrishnan, C. Das. \"A Novel Dimensionally-Decomposed Router for On-Chip Communication in 3D Architectures.\" Proceedings of the Annual International Symposium on Computer Architecture (ISCA), pp. 138-149, June 2007.","title":"A Novel Dimensionally-Decomposed Router for On-Chip Communication in 3D Architectures","context":[{"sec":"sec3a","text":" To reduce chip area, 3D chip technology can fabricate FONoC on a separate device layer and stack it onto a device layer for processor cores [25].","part":"1"}],"links":{},"refType":"biblio","id":"ref25"},{"order":"26","text":"www.si2.org","context":[{"sec":"sec4a","text":" We designed and simulated a \\$4{\\times}4\\$ input-buffered pipelined electronic router for the electronic NoC based on the 45nm Nangate open cell library and Predictive Technology Model [26].","part":"1"}],"refType":"biblio","id":"ref26"},{"order":"27","text":"Q. Xu, S. Manipatruni, B. Schmidt, J. Shakya, M. Lipson, \"12.5 Gbit/s carrier injection-based silicon microring silicon modulators\", Optics Express, Vol.15, No.2, pp430-436, 2007.","title":"12.5 Gbit/s carrier injection-based silicon microring silicon modulators","context":[{"sec":"sec4a","text":" We assume the data rates at the interfaces of FONoC and the electronic NoC are both 12.5Gbps, which has been demonstrated [27].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1364/OE.15.000430"},"refType":"biblio","id":"ref27"},{"order":"28","text":"C. Kromer, G. Sialm, C. Berger, T. Morf, M.L. Schmatz, F. Ellinger, et al.,\"A 100-mW 4\u00d710 Gb/s transceiver in 80-nm CMOS for high-density optical interconnects, \" IEEE Journal of Solid-State Circuit 40 (2005) (12), pp. 2667-2679.","title":"A 100-mW 4\u00d710 Gb/s transceiver in 80-nm CMOS for high-density optical interconnects","context":[{"sec":"sec4a","text":" While interfacing with 45nm CMOS circuits, the energy consumed of OE and EO conversions is estimated to be 1 pJ/bit, which scales down from an 80nm design [28].","part":"1"}],"links":{"documentLink":"/document/1546242","pdfSize":"1514KB"},"refType":"biblio","id":"ref28"},{"order":"29","text":"S. Xiao, M. H. Khan, H. Shen, and M. Qi, \"Multiple-channel silicon micro-resonator based filters for WDM applications,\" Optics Express, vol. 15, pp. 7489-7498, 2007.","title":"Multiple-channel silicon micro-resonator based filters for WDM applications","context":[{"sec":"sec4b","text":" The waveguide crossing insertion loss is 0.12dB per crossing [17], and the microresonator insertion loss is 0.5dB [29].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1364/OE.15.007489"},"refType":"biblio","id":"ref29"},{"order":"30","text":"ww.opnet.com","context":[{"sec":"sec4c","text":" FONoC is simulated in a network simulator, OPNET [30].","part":"1"}],"refType":"biblio","id":"ref30"}],"articleNumber":"5090624","formulaStrippedArticleTitle":"A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5090624/","displayDocTitle":"A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5090624/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5090624","openAccessFlag":"F","title":"A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip","contentTypeDisplay":"Conferences","mlTime":"PT0.611728S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090625,"references":[{"order":"1","text":"L.Benini and G.De Micheli, \"Networks on Chips: A New SoC Paradigm\", IEEE Computers, pp. 70-78, Jan. 2002.","title":"Networks on Chips: A New SoC Paradigm","context":[{"sec":"sec1","text":"The interconnects for 3D have evolved from simple vertical links connecting buses in different 3D layers to a more scalable Network on Chip (NoC) solution [1]\u2013[3].","part":"1"}],"links":{"documentLink":"/document/976921","pdfSize":"194KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"P.Guerrier, A.Greiner,\"A generic architecture for on-chip packet switched interconnections\", Proc. DATE, pp. 250-256, March 2000.","title":"A generic architecture for on-chip packet switched interconnections","context":[{"sec":"sec1","text":"The interconnects for 3D have evolved from simple vertical links connecting buses in different 3D layers to a more scalable Network on Chip (NoC) solution [1]\u2013[2][3].","part":"1"}],"links":{"documentLink":"/document/840047","pdfSize":"59KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"G. De Micheli, L. Benini, \"Networks on Chips: Technology and Tools\", Morgan Kaufmann, First Edition, July, 2006.","title":"Networks on Chips: Technology and Tools","context":[{"sec":"sec1","text":"The interconnects for 3D have evolved from simple vertical links connecting buses in different 3D layers to a more scalable Network on Chip (NoC) solution [1]\u2013[3].","part":"1"},{"sec":"sec2","text":"An introduction to the issues in NoC architecture design and synthesis has been presented in [3].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"J. Hu et al., \"System-Level Point-to-Point Communication Synthesis Using Floorplanning Information\", Proc. ASPDAC '02.","title":"System-Level Point-to-Point Communication Synthesis Using Floorplanning Information","context":[{"sec":"sec2","text":" Methods for synthesizing point-to-point links and bus-based systems are presented in [4]\u2013[6].","part":"1"}],"links":{"documentLink":"/document/994984","pdfSize":"292KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"S. Murali, G. De Micheli, \"An Application-Specific Design Methodology for STbus Crossbar Generation\", pp. 1176-1181, Proc. DATE '05.","title":"An Application-Specific Design Methodology for STbus Crossbar Generation","context":[{"sec":"sec2","text":" Methods for synthesizing point-to-point links and bus-based systems are presented in [4]\u2013[5][6].","part":"1"}],"links":{"documentLink":"/document/1395753","pdfSize":"178KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"S. Pasricha et al., \"Floorplan-aware automated synthesis of bus-based communication architectures\", Proc. DAC '05.","title":"Floorplan-aware automated synthesis of bus-based communication architectures","context":[{"sec":"sec2","text":" Methods for synthesizing point-to-point links and bus-based systems are presented in [4]\u2013[6].","part":"1"}],"links":{"documentLink":"/document/1510394","pdfSize":"1296KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"J. Hu, R. Marculescu, 'Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures', Proc. DATE, March 2003.","title":"Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures","context":[{"sec":"sec2","text":" In [7]\u2013[9], the authors present approaches to map cores on to regular NoC topologies.","part":"1"},{"sec":"sec3a","text":"The communication characteristics of the application are obtained and represented by a graph [7], defined as follows:\n\nDefinition 2\nThe communication graph is a directed graph.","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"S. Murali, G. De Micheli, \"SUNMAP: A Tool for Automatic Topology Selection and Generation for NoCs\", Proc. DAC 2004.","context":[{"sec":"sec2","text":" In [7]\u2013[8][9], the authors present approaches to map cores on to regular NoC topologies.","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"S. Murali, G. De Micheli, \"Bandwidth Constrained Mapping of Cores on to NoC Architectures\", Proc. DATE 2004.","title":"Bandwidth Constrained Mapping of Cores on to NoC Architectures","context":[{"sec":"sec2","text":" In [7]\u2013[9], the authors present approaches to map cores on to regular NoC topologies.","part":"1"}],"links":{"documentLink":"/document/1269002","pdfSize":"297KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"S. Murali et al., \"Mapping and Physical Planning of Networks on Chip Architectures with Quality-of-Service Guarantees\", Proc. ASPDAC 2005.","title":"Mapping and Physical Planning of Networks on Chip Architectures with Quality-of-Service Guarantees","context":[{"sec":"sec3","text":"As topology synthesis is NP-Hard [10], we present efficient heuristics for solving the problem.","part":"1"}],"links":{"documentLink":"/document/1466124","pdfSize":"1403KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"A.Pinto et al., \"Efficient Synthesis of Networks on Chip\", ICCD 2003, pp. 146-150, Oct 2003.","title":"Efficient Synthesis of Networks on Chip","context":[{"sec":"sec1","text":" Recently, researchers have addressed the issue of NoC topology synthesis for 2D SoCs [11]\u2013[18], including our earlier work on developing a synthesis flow for 2D SoCs [18].","part":"1"},{"sec":"sec2","text":" Synthesis of custom NoC topologies for 2D SoCs has been presented in [11]\u2013[18].","part":"1"}],"links":{"documentLink":"/document/1240887","pdfSize":"276KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"W.H.Ho, T.M.Pinkston, \"A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns\", HPCA, 2003.","title":"A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns","context":[{"sec":"sec1","text":" Recently, researchers have addressed the issue of NoC topology synthesis for 2D SoCs [11]\u2013[12][18], including our earlier work on developing a synthesis flow for 2D SoCs [18].","part":"1"},{"sec":"sec2","text":" Synthesis of custom NoC topologies for 2D SoCs has been presented in [11]\u2013[12][18].","part":"1"}],"links":{"documentLink":"/document/1183554","pdfSize":"1023KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"T. Ahonen et al. \"Topology Optimization for Application Specific Networks on Chip\", Proc. SLIP 04.","context":[{"sec":"sec1","text":" Recently, researchers have addressed the issue of NoC topology synthesis for 2D SoCs [11]\u2013[13][18], including our earlier work on developing a synthesis flow for 2D SoCs [18].","part":"1"},{"sec":"sec2","text":" Synthesis of custom NoC topologies for 2D SoCs has been presented in [11]\u2013[13][18].","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"K. Srinivasan et al., \"An Automated Technique for Topology and Route Generation of Application Specific On-Chip Interconnection Networks\", Proc. ICCAD '05.","title":"An Automated Technique for Topology and Route Generation of Application Specific On-Chip Interconnection Networks","context":[{"sec":"sec1","text":" Recently, researchers have addressed the issue of NoC topology synthesis for 2D SoCs [11]\u2013[14][18], including our earlier work on developing a synthesis flow for 2D SoCs [18].","part":"1"},{"sec":"sec2","text":" Synthesis of custom NoC topologies for 2D SoCs has been presented in [11]\u2013[14][18].","part":"1"}],"links":{"documentLink":"/document/1560070","pdfSize":"228KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"A. Hansson et al., \"A Unified Approach to Mapping and Routing on a Combined Guaranteed Service and Best-Effort Network-on-Chip Architectures\", Technical Report No: 2005/00340, Philips Research, April 2005.","title":"A Unified Approach to Mapping and Routing on a Combined Guaranteed Service and Best-Effort Network-on-Chip Architectures","context":[{"sec":"sec1","text":" Recently, researchers have addressed the issue of NoC topology synthesis for 2D SoCs [11]\u2013[15][18], including our earlier work on developing a synthesis flow for 2D SoCs [18].","part":"1"},{"sec":"sec2","text":" Synthesis of custom NoC topologies for 2D SoCs has been presented in [11]\u2013[15][18].","part":"1"},{"sec":"sec3b","text":" In this paper, we do not show the entire path computation algorithm (including the removal of deadlocks), as it is similar to the 2D case presented in earlier works, such as [15] and [18].","part":"1"}],"refType":"biblio","id":"ref15"},{"order":"16","text":"X.Zhu, S.Malik, \"A Hierarchical Modeling Framework for On-Chip Communication Architectures\", ICCD 2002, pp. 663-671, Nov 2002.","title":"A Hierarchical Modeling Framework for On-Chip Communication Architectures","context":[{"sec":"sec1","text":" Recently, researchers have addressed the issue of NoC topology synthesis for 2D SoCs [11]\u2013[16][18], including our earlier work on developing a synthesis flow for 2D SoCs [18].","part":"1"},{"sec":"sec2","text":" Synthesis of custom NoC topologies for 2D SoCs has been presented in [11]\u2013[16][18].","part":"1"}],"links":{"documentLink":"/document/1167603","pdfSize":"657KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"J. Xu et al., \"A design methodology for application-specific networks-on-chip\", ACM TECS, 2006.","title":"A design methodology for application-specific networks-on-chip","context":[{"sec":"sec1","text":" Recently, researchers have addressed the issue of NoC topology synthesis for 2D SoCs [11]\u2013[17][18], including our earlier work on developing a synthesis flow for 2D SoCs [18].","part":"1"},{"sec":"sec2","text":" Synthesis of custom NoC topologies for 2D SoCs has been presented in [11]\u2013[17][18].","part":"1"}],"links":{},"refType":"biblio","id":"ref17"},{"order":"18","text":"S. Murali et al., \"Designing Application-Specific Networks on Chips with Floorplan Information\", pp. 355-362, ICCAD 2006.","title":"Designing Application-Specific Networks on Chips with Floorplan Information","context":[{"sec":"sec1","text":" Recently, researchers have addressed the issue of NoC topology synthesis for 2D SoCs [11]\u2013[18], including our earlier work on developing a synthesis flow for 2D SoCs [18].","part":"1"},{"sec":"sec1","text":" For comparative purposes, we also apply a 2D synthesis flow developed earlier by us [18] for a corresponding 2D implementation of the benchmarks.","part":"1"},{"sec":"sec2","text":" Synthesis of custom NoC topologies for 2D SoCs has been presented in [11]\u2013[18].","part":"1"},{"sec":"sec2","text":" In [18], we presented a method to synthesize the most power-performance efficient NoC topologies for 2D SoCs.","part":"1"},{"sec":"sec3b","text":" In this paper, we do not show the entire path computation algorithm (including the removal of deadlocks), as it is similar to the 2D case presented in earlier works, such as [15] and [18].","part":"1"}],"refType":"biblio","id":"ref18"},{"order":"19","text":"W. J. Dally, \"Performance Analysis of k-ary n-cube Interconnection Networks\", IEEE Transactions on Computers, Vol. 39, No. 6, pp. 775-785, 1990.","title":"Performance Analysis of k-ary n-cube Interconnection Networks","context":[{"sec":"sec2","text":" Multi-dimensional regular topologies (like k-ary n-cubes, hypercubes) have been explored by researchers as viable interconnect solutions for chip-to-chip networks [19].","part":"1"}],"links":{"documentLink":"/document/53599","pdfSize":"1022KB"},"refType":"biblio","id":"ref19"},{"order":"20","text":"K. Banerjee et al., \"3-D ICs: A Novel Chip Design for Deep-Submicrometer Interconnect Performance and Systems-on-Chip Integration\", Proc. of the IEEE, vol. 89(5), pp. 602, 2001.","title":"3-D ICs: A Novel Chip Design for Deep-Submicrometer Interconnect Performance and Systems-on-Chip Integration","context":[{"sec":"sec2","text":"Several works have been investigating the 3D manufacturing processes [20], [21], [36].","part":"1"}],"links":{"documentLink":"/document/929647","pdfSize":"716KB"},"refType":"biblio","id":"ref20"},{"order":"21","text":"B. Goplen and S. Sapatnekar, \"Thermal Via Placement in 3D ICs\", Proc. Intl. Symposium on Physical Design, pp. 167, 2005.","title":"Thermal Via Placement in 3D ICs","context":[{"sec":"sec2","text":"Several works have been investigating the 3D manufacturing processes [20], [21], [36].","part":"1"}],"links":{},"refType":"biblio","id":"ref21"},{"order":"22","text":"J. Cong et al., \"A thermal-driven floorplanning algorithm for 3D ICs\", ICCAD, Nov. 2004.","title":"A thermal-driven floorplanning algorithm for 3D ICs","context":[{"sec":"sec1","text":"Several works have addressed the problems of assigning cores to the different layers and performing 3D floorplanning, considering thermal issues [22]\u2013[25].","part":"1"},{"sec":"sec1","text":" Our work is complementary to the works on 3D floorplanning [22]\u2013[25], as we only place the network components on the given input floorplan, minimally perturbing it.","part":"1"},{"sec":"sec2","text":" Methods for 3D floorplanning and placement of cores, taking into account the thermal issues has been presented in [22]\u2013[25].","part":"1"}],"links":{"documentLink":"/document/1382591","pdfSize":"597KB"},"refType":"biblio","id":"ref22"},{"order":"23","text":"W.-L. Hung et al., \"Interconnect and thermal-aware floorplanning for 3D microprocessors\", Proc. ISQED, March 2006.","title":"Interconnect and thermal-aware floorplanning for 3D microprocessors","context":[{"sec":"sec1","text":"Several works have addressed the problems of assigning cores to the different layers and performing 3D floorplanning, considering thermal issues [22]\u2013[23][25].","part":"1"},{"sec":"sec1","text":" Our work is complementary to the works on 3D floorplanning [22]\u2013[23][25], as we only place the network components on the given input floorplan, minimally perturbing it.","part":"1"},{"sec":"sec2","text":" Methods for 3D floorplanning and placement of cores, taking into account the thermal issues has been presented in [22]\u2013[23][25].","part":"1"}],"links":{"documentLink":"/document/5246852","pdfSize":"103KB"},"refType":"biblio","id":"ref23"},{"order":"24","text":"S. K. Lim, \"Physical Design for 3D System on Package\", IEEE Design & Test of Computers, vol. 22(6), pp. 532539, 2005.","title":"Physical Design for 3D System on Package","context":[{"sec":"sec1","text":"Several works have addressed the problems of assigning cores to the different layers and performing 3D floorplanning, considering thermal issues [22]\u2013[24][25].","part":"1"},{"sec":"sec1","text":" Our work is complementary to the works on 3D floorplanning [22]\u2013[24][25], as we only place the network components on the given input floorplan, minimally perturbing it.","part":"1"},{"sec":"sec2","text":" Methods for 3D floorplanning and placement of cores, taking into account the thermal issues has been presented in [22]\u2013[24][25].","part":"1"}],"links":{"documentLink":"/document/1541915","pdfSize":"148KB"},"refType":"biblio","id":"ref24"},{"order":"25","text":"P. Zhou et al., \"3D-STAF: Scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits\", ICCAD, Nov. 2007.","title":"3D-STAF: Scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits","context":[{"sec":"sec1","text":"Several works have addressed the problems of assigning cores to the different layers and performing 3D floorplanning, considering thermal issues [22]\u2013[25].","part":"1"},{"sec":"sec1","text":" Our work is complementary to the works on 3D floorplanning [22]\u2013[25], as we only place the network components on the given input floorplan, minimally perturbing it.","part":"1"},{"sec":"sec2","text":" Methods for 3D floorplanning and placement of cores, taking into account the thermal issues has been presented in [22]\u2013[25].","part":"1"}],"refType":"biblio","id":"ref25"},{"order":"26","text":"C. Guedj et al., \"Evidence for 3D/2D transition in advanced interconnects\", Proc. IRPS, 2006.","title":"Evidence for 3D/2D transition in advanced interconnects","context":[{"sec":"sec2","text":" Manufacturing of 3D interconnects has been addressed by [26] and [27].","part":"1"}],"refType":"biblio","id":"ref26"},{"order":"27","text":"IMEC, http://www2.imec.be/imec com/3d-integration.php","context":[{"sec":"sec2","text":" Manufacturing of 3D interconnects has been addressed by [26] and [27].","part":"1"}],"refType":"biblio","id":"ref27"},{"order":"28","text":"V. F. Pavlidis and E. G. Friedman, \" 3-D Topologies for Networks-on-Chip,\" IEEE TVLSI, October 2007","title":"3-D Topologies for Networks-on-Chip","context":[{"sec":"sec2","text":" Power-delay analysis of 3D interconnects is presented in [28].","part":"1"}],"links":{"documentLink":"/document/4303130","pdfSize":"857KB"},"refType":"biblio","id":"ref28"},{"order":"29","text":"R. Weerasekara et al., \"Extending Systems-on-Chip to the Third Dimension: Performance, Cost and Technological Tradeoffs\", Proc. ICCAD, 2007.","context":[],"refType":"biblio","id":"ref29"},{"order":"30","text":"V. F. Pavlidis and E. G. Friedman, \"Topologies for networks-onchip\", Proc. SOCC, 2006.","title":"Topologies for networks-onchip","context":[{"sec":"sec2","text":" An analytical cost metric for 3D NoCs is presented in [30].","part":"1"}],"refType":"biblio","id":"ref30"},{"order":"31","text":"B. Feero and P. P. Pande, \"Performance evaluation for three-dimensional networks-on-chip\", Proc. ISVLSI, 2007.","title":"Performance evaluation for three-dimensional networks-on-chip","context":[{"sec":"sec2","text":" Design of standard topologies for 3D is analyzed in [31] and mapping of cores on to NoC topologies is presented in [32].","part":"1"}],"links":{"documentLink":"/document/4208932","pdfSize":"242KB"},"refType":"biblio","id":"ref31"},{"order":"32","text":"C. Addo-Quaye, \"Thermal-Aware Mapping and Placement for 3-D NoC Designs\", Proc. SOCC, 2005.","title":"Thermal-Aware Mapping and Placement for 3-D NoC Designs","context":[{"sec":"sec2","text":" Design of standard topologies for 3D is analyzed in [31] and mapping of cores on to NoC topologies is presented in [32].","part":"1"}],"links":{"documentLink":"/document/1554447","pdfSize":"3119KB"},"refType":"biblio","id":"ref32"},{"order":"33","text":"J. Kim et al., \"A novel dimensionally-decomposed router for on-chip communication in 3d architectures\", ISCA, 2007.","title":"A novel dimensionally-decomposed router for on-chip communication in 3d architectures","context":[{"sec":"sec2","text":" New switch architectures for 3D have been presented in [33] and [35].","part":"1"}],"links":{},"refType":"biblio","id":"ref33"},{"order":"34","text":"F. Li et al., \"Design and Management of 3D Chip Multiprocessors Using Network-in-Memory\", ISCA, pp. 130-141, 2006.","title":"Design and Management of 3D Chip Multiprocessors Using Network-in-Memory","context":[{"sec":"sec2","text":" In [34], the authors present the use of NoCs as interconnects for 3D multi-processors.","part":"1"}],"links":{"documentLink":"/document/1635947","pdfSize":"646KB"},"refType":"biblio","id":"ref34"},{"order":"35","text":"D. Park et al., \"MIRA: A Multi-Layered On-Chip Interconnect Router Architecture\", Proc. ISCA, 2008.","context":[{"sec":"sec2","text":" New switch architectures for 3D have been presented in [33] and [35].","part":"1"}],"refType":"biblio","id":"ref35"},{"order":"36","text":"I. Loi, F. Angiolini, L. Benini, Supporting vertical links for 3D networks on chip: toward an automated design and analysis flow, Proc. Nanonets, 2007.","title":"Supporting vertical links for 3D networks on chip: Toward an automated design and analysis flow","context":[{"sec":"sec1","text":" Wafer-to-wafer bonding technology, where the vertical interconnects are implemented using Through Silicon Vias (TSVs), is one of the popular choices for 3D integration [36].","part":"1"},{"sec":"sec2","text":"Several works have been investigating the 3D manufacturing processes [20], [21], [36].","part":"1"},{"sec":"sec2","text":" The electrical characteristics of vertical interconnects are analyzed in [36] and the authors also present a back-end design flow to implement 3D NoCs.","part":"1"},{"sec":"sec4","text":" The vertical interconnects using TSVs are implemented based on the models from [36].","part":"1"},{"sec":"sec4","text":" In [36], the authors show that the vertical links have much lower resistance and capacitance (an order of magnitude reduction) when compared to horizontal links.","part":"1"}],"refType":"biblio","id":"ref36"},{"order":"37","text":"S. Stergiou et al., \"XpipesLite: a Synthesis Oriented Design Library for Networks on Chips\", pp. 1188-1193, Proc. DATE 2005.","title":"XpipesLite: A Synthesis Oriented Design Library for Networks on Chips","context":[{"sec":"sec4","text":"For the experiments, the NoC component library from [37] is used.","part":"1"}],"links":{"documentLink":"/document/1395755","pdfSize":"144KB"},"refType":"biblio","id":"ref37"},{"order":"38","text":"S. Murali et al., \"Synthesis of Networks on Chips for 3D Systems on Chips\", ASPDAC 2009.","context":[{"sec":"sec2","text":"In [38], we presented a synthesis algorithm, which is based on a direct extension of the 2D NoC synthesis procedure.","part":"1"},{"sec":"sec2","text":" Also, the work in [38] does not address additional issues, such as assigning switches to layers, placement of TSV macros and placement of network components with minimum perturbation of the input floorplan.","part":"1"},{"sec":"sec4a","text":" To synthesize the topologies for the 2D case, We use our synthesis flow developed earlier [38].","part":"1"},{"sec":"sec4b","text":"In Figure 10, we show the power consumption of the topologies synthesized by the approach presented in [38], with respect to the proposed approach for the different benchmarks.","part":"1"},{"sec":"sec4b","text":" The method in [38] connects cores in a layer to switches in the same layer.","part":"1"}],"refType":"biblio","id":"ref38"},{"order":"39","text":"S. N. Adya, I. L. Markov, \"Fixed-outline Floorplanning : Enabling Hierarchical Design\", IEEE TVLSI, Dec 2003.","title":"Fixed-outline Floorplanning : Enabling Hierarchical Design","context":[{"sec":"sec4a","text":" The floorplans of the cores in each layer of the 3D and for the 2D design are obtained using existing tools [39].","part":"1"}],"links":{"documentLink":"/document/1255486","pdfSize":"1286KB"},"refType":"biblio","id":"ref39"}],"articleNumber":"5090625","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"SunFloor 3D: A tool for Networks On Chip topology synthesis for 3D systems on chips","publisher":"IEEE","displayDocTitle":"SunFloor 3D: A tool for Networks On Chip topology synthesis for 3D systems on chips","htmlAbstractLink":"/document/5090625/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5090625/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090625","openAccessFlag":"F","title":"SunFloor 3D: A tool for Networks On Chip topology synthesis for 3D systems on chips","contentTypeDisplay":"Conferences","mlTime":"PT0.50357S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090627,"references":[{"order":"1","text":"S. Bell et al. TILE64 processor: A 64-core SoC with mesh interconnect. Proc. ISSCC, 2008.","title":"TILE64 processor: A 64-core SoC with mesh interconnect","context":[{"sec":"sec1","text":"While the NoC approach has been increasing in popularity with commercial chips such as Tile64 [1] and Polaris [19], it is threatened by the decreasing reliability of aggressively scaled transistors.","part":"1"},{"sec":"sec6","text":" These sizes are representative of current industrial designs such as Tile64 (\\$8\\times 8\\$) [1] and Polaris (\\$10\\times 8\\$) [19].","part":"1"}],"links":{"documentLink":"/document/4523070","pdfSize":"633KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"T. Bjerregaard and S. Mahadevan. A survey of research and practices of network-on-chip. ACM Computer Survey, 38(1), 2006.","title":"A survey of research and practices of network-on-chip","context":[{"sec":"sec1","text":" Each packet is then labeled and divided into a sequence of uniformly sized flow units (flits) and sent from the adapter to a router [2], from where it travels from router to router through the network.","part":"1"}],"links":{},"refType":"biblio","id":"ref2"},{"order":"3","text":"S. Chalasani and R. V. Boppana. Fault-tolerant wormhole routing algorithms for mesh networks. IEEE Trans. on Computers, 44(7), 1995.","title":"Fault-tolerant wormhole routing algorithms for mesh networks","context":[{"sec":"sec2","text":"A series of other works present solutions to adaptively route around router fault regions while enduring various restrictions and requirements [3], [4], [5], [11], [13], [14], [16], [17], [21], [22].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"A. Chien and J. H. Kim. Planar-adaptive routing: Low-cost adaptive networks for multiprocessors. Proc. ISCA, 1992.","title":"Planar-adaptive routing: Low-cost adaptive networks for multiprocessors","context":[{"sec":"sec2","text":"A series of other works present solutions to adaptively route around router fault regions while enduring various restrictions and requirements [3], [4], [5], [11], [13], [14], [16], [17], [21], [22].","part":"1"}],"links":{"documentLink":"/document/753323","pdfSize":"1005KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"J. Duato. A theory of fault-tolerant routing in wormhole networks. IEEE Trans. on Parallel and Distributed Systems, 8(8), 1997.","title":"A theory of fault-tolerant routing in wormhole networks","context":[{"sec":"sec2","text":"A series of other works present solutions to adaptively route around router fault regions while enduring various restrictions and requirements [3], [4], [5], [11], [13], [14], [16], [17], [21], [22].","part":"1"}],"links":{"documentLink":"/document/605766","pdfSize":"141KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"C. J. Glass and L. M. Ni. The turn model for adaptive routing. ACM SIGARCH Computer Architecture News, 20(2), 1992.","title":"The turn model for adaptive routing","context":[{"sec":"sec2","text":"Our work adopts the turn model originally proposed by Glass and Ni for adaptively routed networks in [6], which prevents network deadlock by disallowing various network turns.","part":"1"},{"sec":"sec4a","text":"Glass and Ni show that disallowing a pair of turns in an adaptive routing network prevents deadlock situations [6].","part":"1"}],"links":{},"refType":"biblio","id":"ref6"},{"order":"7","text":"C. J. Glass and L. M. Ni. Fault-tolerant wormhole routing in meshes without virtual channels. IEEE Trans. on Parallel and Distributed Systems, 7(6), 1996.","title":"Fault-tolerant wormhole routing in meshes without virtual channels","context":[{"sec":"sec2","text":" Later, in [7], they showed how the technique can be applied to n-mesh networks to tolerate (n-1) router failures (1 router failure for 2D-mesh).","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"M. E. Gomez, J. Duato, J. Flich, P. Lopez, A. Robles, N. A. Nordbotten, O. Lysne, and T. Skeie. An efficient fault-tolerant routing methodology for meshes and tori. IEEE Computer Architecture Letters, 3(1), 2004.","title":"An efficient fault-tolerant routing methodology for meshes and tori","context":[{"sec":"sec2","text":" [8] are able to tolerate up to five link failures with the addition of one virtual channel.","part":"1"}],"links":{"documentLink":"/document/1650124","pdfSize":"122KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"C.-T. Ho and L. Stockmeyer. A new approach to fault-tolerant wormhole routing for mesh-connected parallel computers. IEEE Trans. on Computers, 53(4), 2004.","title":"A new approach to fault-tolerant wormhole routing for mesh-connected parallel computers","context":[{"sec":"sec2","text":"Ho and Stockmeyer present a strategy that disables the IPs connected to a few sacrificial lamb routers, which helps prevent deadlock [9].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"E. Karl, D. Blaauw, D. Sylvester, and T. Mudge. Reliability modeling and management in dynamic microprocessor-based systems. In Proc. DAC, 2006.","title":"Reliability modeling and management in dynamic microprocessor-based systems","context":[{"sec":"sec1","text":" Transistors are approaching the fundamental limits of scaling, with gate widths nearing the molecular scale, resulting in break down and wear out in end products [10].","part":"1"}],"links":{"documentLink":"/document/1688955","pdfSize":"2310KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"S.-P. Kim and T. Han. Fault-tolerant wormhole routing in mesh with overlapped solid fault regions. Parallel Computing, 23(13), 1997.","title":"Fault-tolerant wormhole routing in mesh with overlapped solid fault regions","context":[{"sec":"sec2","text":"A series of other works present solutions to adaptively route around router fault regions while enduring various restrictions and requirements [3], [4], [5], [11], [13], [14], [16], [17], [21], [22].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/S0167-8191(97)00093-8"},"refType":"biblio","id":"ref11"},{"order":"12","text":"V. Puente, J. A. Gregorio, F. Vallejo, and R. Beivide. Immunet: A cheap and robust fault-tolerant packet routing mechanism. ACM SIGARCH Computer Architecture News, 32(2):198, 2004.","title":"Immunet: A cheap and robust fault-tolerant packet routing mechanism","context":[{"sec":"sec2","text":" [12] present a technique that tolerates link-level failures using a relatively complicated algorithm and two virtual channels (one reserved for fault tolerance), while Gomez et al. [8] are able to tolerate up to five link failures with the addition of one virtual channel.","part":"1"}],"links":{},"refType":"biblio","id":"ref12"},{"order":"13","text":"S. Rodrigo, J. Flich, J. Duato, and M. Hummel. Efficient unicast and multicast support for CMPs. 2008.","title":"Efficient unicast and multicast support for CMPs","context":[{"sec":"sec2","text":"A series of other works present solutions to adaptively route around router fault regions while enduring various restrictions and requirements [3], [4], [5], [11], [13], [14], [16], [17], [21], [22].","part":"1"}],"links":{"documentLink":"/document/4771805","pdfSize":"714KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"J.-D. Shih. A fault-tolerant wormhole routing scheme for torus networks with nonconvex faults. Proc. IPF, 88(6), 2003.","title":"A fault-tolerant wormhole routing scheme for torus networks with nonconvex faults","context":[{"sec":"sec2","text":"A series of other works present solutions to adaptively route around router fault regions while enduring various restrictions and requirements [3], [4], [5], [11], [13], [14], [16], [17], [21], [22].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.ipl.2003.09.005"},"refType":"biblio","id":"ref14"},{"order":"15","text":"D. P. Siewiorek and R. S. Swarz. Reliable computer systems (3rd ed.): design and evaluation. 1998.","title":"Reliable computer systems (3rd ed.): Design and evaluation","context":[{"sec":"sec3","text":" Failure detection and diagnosis, computation checkpointing, etc., are topics that have been extensively explored in other work [15] and are not discussed in this paper.","part":"1"}],"refType":"biblio","id":"ref15"},{"order":"16","text":"C.-C. Su and K. G. Shin. Adaptive fault-tolerant deadlock-free routing in meshes and hypercubes. IEEE Trans. on Computers, 45(6), 1996.","title":"Adaptive fault-tolerant deadlock-free routing in meshes and hypercubes","context":[{"sec":"sec2","text":"A series of other works present solutions to adaptively route around router fault regions while enduring various restrictions and requirements [3], [4], [5], [11], [13], [14], [16], [17], [21], [22].","part":"1"}],"links":{"documentLink":"/document/506423","pdfSize":"2154KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"P.-H. Sui and S.-D. Wang. Fault-tolerant wormhole routing algorithm for mesh networks. IEEE Computers and Digital Techniques, Jan 2000.","title":"Fault-tolerant wormhole routing algorithm for mesh networks","context":[{"sec":"sec2","text":"A series of other works present solutions to adaptively route around router fault regions while enduring various restrictions and requirements [3], [4], [5], [11], [13], [14], [16], [17], [21], [22].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ip-cdt:20000187","pdfSize":"330KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"D. Sylvester, D. Blaauw, and E. Karl. ElastIC: An Adaptive Self-Healing Architecture for Unpredictable Silicon. IEEE Design & Test, 2006.","title":"ElastIC: An Adaptive Self-Healing Architecture for Unpredictable Silicon","context":[{"sec":"sec1","text":"On-chip networks provide excellent opportunities for building a reliable system, as they provide redundant paths between IPs [18].","part":"1"}],"links":{"documentLink":"/document/4042510","pdfSize":"469KB"},"refType":"biblio","id":"ref18"},{"order":"19","text":"S. R. Vangal et al. An 80-tile sub-100w teraflops processor in 65-nm cmos. IEEE Journal of Solid-State Circuits, 2008.","title":"An 80-tile sub-100w teraflops processor in 65-nm cmos","context":[{"sec":"sec1","text":"While the NoC approach has been increasing in popularity with commercial chips such as Tile64 [1] and Polaris [19], it is threatened by the decreasing reliability of aggressively scaled transistors.","part":"1"},{"sec":"sec6","text":" These sizes are representative of current industrial designs such as Tile64 (\\$8\\times 8\\$) [1] and Polaris (\\$10\\times 8\\$) [19].","part":"1"}],"links":{"documentLink":"/document/4443212","pdfSize":"4650KB"},"refType":"biblio","id":"ref19"},{"order":"20","text":"J. Wu. A fault-tolerant and deadlock-free routing protocol in 2d meshes based on odd-even turn model. IEEE Trans. on Computers, 52(9), 2003.","title":"A fault-tolerant and deadlock-free routing protocol in 2d meshes based on odd-even turn model","context":[{"sec":"sec2","text":"Jie Wu uses the odd-even turn model to address convex, disjoint fault regions that do not lie on the mesh boundary [20].","part":"1"}],"links":{"documentLink":"/document/1228511","pdfSize":"1137KB"},"refType":"biblio","id":"ref20"},{"order":"21","text":"J. Zhou and F. Lau. Adaptive fault-tolerant wormhole routing in 2d meshes. Proc. IPDPS, 2001.","title":"Adaptive fault-tolerant wormhole routing in 2d meshes","context":[{"sec":"sec2","text":"A series of other works present solutions to adaptively route around router fault regions while enduring various restrictions and requirements [3], [4], [5], [11], [13], [14], [16], [17], [21], [22].","part":"1"}],"refType":"biblio","id":"ref21"},{"order":"22","text":"J. Zhou and F. C. M. Lau. Multi-phase minimal fault-tolerant wormhole routing in meshes. Parallel Computing, 30(3), 2004.","title":"Multi-phase minimal fault-tolerant wormhole routing in meshes","context":[{"sec":"sec2","text":"A series of other works present solutions to adaptively route around router fault regions while enduring various restrictions and requirements [3], [4], [5], [11], [13], [14], [16], [17], [21], [22].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.parco.2004.01.001"},"refType":"biblio","id":"ref22"}],"articleNumber":"5090627","formulaStrippedArticleTitle":"A highly resilient routing algorithm for fault-tolerant NoCs","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5090627/","displayDocTitle":"A highly resilient routing algorithm for fault-tolerant NoCs","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5090627/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5090627","openAccessFlag":"F","title":"A highly resilient routing algorithm for fault-tolerant NoCs","contentTypeDisplay":"Conferences","mlTime":"PT0.321322S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090628,"references":[{"order":"1","text":"A. do Carmo Lucas, H. Sahlbach, S. Whitty, S. Heithecker, and R. Ernst, \"Application Development with the FlexWAFE Real-time Stream Processing Architecture for FPGAs,\" ACM Transactions on Embedded Computing Systems, Special Issue on Configuring Algorithms, Processes and Architecture (CAPA), 2009, to appear.","context":[{"sec":"sec1a","text":"The application examined in this paper was originally designed during the course of the FlexFilm project for an FPGA-based architecture, which is programmed using a custom component-based library called the Flexible Weakly-programmable Advanced Film Engine (FlexWAFE) [1] (in press).","part":"1"},{"sec":"sec4a","text":"The initial implementation on the reference design is based on research conducted during the FlexFilm [19] project using the weakly-programmable FlexWAFE [1] (in press) library.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"Nallatech Ltd, \"DIMEtalk 3 Product Brief,\" 2007.","title":"DIMEtalk 3 Product Brief","context":[{"sec":"sec1a","text":" Many FPGA-based architectures offer libraries of HDL components supplied by the hardware vendors [2], [3], which assists design optimization but increases the dependence on a specific technology and software, thereby producing a significant reduction in flexibility.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"Hunt Engineering Ltd. Homepage. [Online]. Available: http://www. hunteng.co.uk","context":[{"sec":"sec1a","text":" Many FPGA-based architectures offer libraries of HDL components supplied by the hardware vendors [2], [3], which assists design optimization but increases the dependence on a specific technology and software, thereby producing a significant reduction in flexibility.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"S. Shukla, N. W. Bergmann, and J. Becker, \"APEX - A Coarse-Grained Reconfigurable Overlay for FPGAs,\" in Proceedings of the IFIP VLSI SoC, 2005.","title":"APEX - A Coarse-Grained Reconfigurable Overlay for FPGAs","context":[{"sec":"sec1a","text":"In order to mitigate design complexity, a coarse-grained overlay [4] and a corresponding design flow for FPGAs have been introduced.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"Thomson. Scream 4K/2K Resolution-Independent Grain Reducer. Thomson Grass Valley. [Online]. Available: http: //www.thomsongrassvalley.com","title":"Scream 4K/2K Resolution-Independent Grain Reducer. Thomson Grass Valley","context":[{"sec":"sec1a","text":" Several ASIC [5], [6] implementations exist, however each is specialized for a specific application and offers restricted hardware reuse.","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"DaVinci. Homepage. [Online]. Available: http://geniusofdavinci.com","title":"DaVinci","context":[{"sec":"sec1a","text":" Several ASIC [5], [6] implementations exist, however each is specialized for a specific application and offers restricted hardware reuse.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"A. Kumar, A. Hansson, J. Huisken, and H. Corporaal, \"An FPGA Design Flow for Reconfigurable Network-Based Multi-Processor Systems on Chip,\" in Proc. Design, Automation & Test in Europe Conference & Exhibition DATE '07, 16-20 April 2007, pp. 1-6.","title":"An FPGA Design Flow for Reconfigurable Network-Based Multi-Processor Systems on Chip","context":[{"sec":"sec1a","text":" To improve intra-chip communication, a Network-on-Chip (NoC) based approach is presented in [7] and introduces a flat control hierarchy while omitting local highspeed control.","part":"1"}],"links":{"documentLink":"/document/4211782","pdfSize":"427KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"K.-B. Lee, T.-C. Lin, and C.-W. Jen, \"An Efficient Quality-Aware Memory Controller for Multimedia Platfrom SoC,\" IEEE Transactions on Circuits and Systems for Video Technology, vol. 15, no. 5, pp. 620-633, May 2005.","title":"An Efficient Quality-Aware Memory Controller for Multimedia Platfrom SoC","context":[{"sec":"sec1a","text":" A variety of memory controllers exist to address this issue, such as controllers by Lee, Lin, and Jen [8] and Whitty and Ernst [9].","part":"1"}],"links":{"documentLink":"/document/1425527","pdfSize":"1687KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"S. Whitty and R. Ernst, \"A Bandwidth Optimized SDRAM Controller for the MORPHEUS Reconfigurable Architecture,\" in Parallel and Distributed Processing Symposium (IPDPS). IEEE, April 2008.","title":"A Bandwidth Optimized SDRAM Controller for the MORPHEUS Reconfigurable Architecture","context":[{"sec":"sec1a","text":" A variety of memory controllers exist to address this issue, such as controllers by Lee, Lin, and Jen [8] and Whitty and Ernst [9].","part":"1"}],"links":{"documentLink":"/document/4536536","pdfSize":"285KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"D. Blythe, \"Rise of the Graphics Processor,\" Proceedings of the IEEE, vol. 96, no. 5, pp. 761-778, May 2008.","title":"Rise of the Graphics Processor","context":[{"sec":"sec1a","text":"Finally, recent flexible graphics processors [10] and the Cell Broadband Engine [11] have entered the image processing segment.","part":"1"}],"links":{"documentLink":"/document/4492366","pdfSize":"1044KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"J. A. Kahle, M. N. Day, H. P. Hofstee, C. R. Johns, T. R. Maeurer, and D. Shippy, \"Introduction to the Cell multiprocessor,\" in IBM Journal of Research and Development, 2005.","title":"Introduction to the Cell multiprocessor","context":[{"sec":"sec1a","text":"Finally, recent flexible graphics processors [10] and the Cell Broadband Engine [11] have entered the image processing segment.","part":"1"}],"links":{"documentLink":"/document/5388817","pdfSize":"342KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"V. Baumgarte, G. Ehlers, F. May, A. N\u00fcckel, M. Vorbach, and M. Weinhardt, \"PACT XPP-A Self-Reconfigurable Data Processing Architecture,\" in The Journal of Supercomputing, 2004.","title":"PACT XPP-A Self-Reconfigurable Data Processing Architecture","context":[{"sec":"sec2","text":"The coarse-grain PACT XPP provides high computation density for stream-based algorithms with deterministic control and dataflow [12].","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"F. Campi, A. Deledda, M. Pizzotti, L. Ciccarelli, P. Rolandi, C. Mucci, A. Lodi, A. Vitkovski, and L. Vanzolini, \"A dynamically adaptive DSP for heterogeneous reconfigurable platforms,\" in Proceedings of the Conference on Design, Automation and Test in Europe. ACM Press New York, NY, USA, 2007, pp. 9-14.","title":"A dynamically adaptive DSP for heterogeneous reconfigurable platforms","context":[{"sec":"sec2","text":"The medium-grain DREAM targets computation intensive applications that can iteratively run on small local data memories [13].","part":"1"}],"links":{"documentLink":"/document/4211764","pdfSize":"125KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"Abound Logic. Homepage. [Online]. Available: http://www.aboundlogic. com/index.html","title":"Abound Logic","context":[{"sec":"sec2","text":"The fine-grain M2000 embedded FPGA is suited for control-dominated tasks and variable data path widths [14].","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"E. M. Panainte, K. Bertels, and S. Vassiliadis, \"The Molen Compiler for Reconfigurable Processors,\" ACM Transactions in Embedded Computing Systems (TECS), February 2007.","title":"The Molen Compiler for Reconfigurable Processors","context":[{"sec":"sec2","text":" Additionally, using the Molen paradigm [15], calls to operations to be implemented on the reconfigurable units are replaced with the appropriate system calls.","part":"1"}],"links":{},"refType":"biblio","id":"ref15"},{"order":"16","text":"F. Thoma, M. K\u00fchnle, P. Bonnot, E. M. Panainte, K. Bertels, S. Goller, A. Schneider, S. Guyetant, E. Sch\u00fcler, K. D. M\u00fcller-Glaser, and J. Becker, \"MORPHEUS: Heterogeneous Reconfigurable Computing,\" in Proceedings of 17th International Conference on Field Programmable Logic and Applications (FPL07), August 2007.","title":"MORPHEUS: Heterogeneous Reconfigurable Computing","context":[{"sec":"sec2","text":"The architecture and toolset are detailed in [16].","part":"1"}],"links":{"documentLink":"/document/4380681","pdfSize":"191KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"G. de Haan, P. Biezen, H. Huijgen, and O. A. Ojo, \"True motion estimation with 3d recursive search block matching,\" IEEE Trans. Circuits and Systems for Video Technology, vol. 3, pp. 368-379, October 1993.","title":"True motion estimation with 3d recursive search block matching","context":[{"sec":"sec3b","text":" For digital cinema, lossless noise reduction is a requirement, making algorithms such as 3DRS [17] that are less bandwidth intensive than full-search algorithms not applicable.","part":"1"}],"links":{"documentLink":"/document/246088","pdfSize":"1329KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"S. Eichner, G. Scheller, U. Wessely, H. R\u00fcckert, and R. Hedtke, \"Motion compensated spatial-temporal reduction of film grain noise in the wavelet domain,\" in SMPTE Technical Conference, New York, 2005.","title":"Motion compensated spatial-temporal reduction of film grain noise in the wavelet domain","context":[{"sec":"sec3b","text":" The theory behind the algorithm used in this paper is presented in detail in [18].","part":"1"}],"refType":"biblio","id":"ref18"},{"order":"19","text":"S. Heithecker, A. do Carmo Lucas, and R. Ernst, \"A High-End Real-Time Digital Film Processing Reconfigurable Platform,\" EURASIP Journal on Embedded Systems, Special Issue on Dynamically Reconfigurable Architectures, vol. 2007, pp. Article ID 85 318, 15 Pages, 2007.","context":[{"sec":"sec3b","text":"The complete film grain noise reduction algorithm implementation is presented in detail in [19].","part":"1"},{"sec":"sec4a","text":"The initial implementation on the reference design is based on research conducted during the FlexFilm [19] project using the weakly-programmable FlexWAFE [1] (in press) library.","part":"1"}],"refType":"biblio","id":"ref19"},{"order":"20","text":"G. Kahn, \"The semantics of a simple language for parallel programming,\" in Information Processing, 1974.","title":"The semantics of a simple language for parallel programming","context":[{"sec":"sec4b1","text":"The largest processing engine, the PACT XPP, offers powerful 4D DMA engines and implements a Kahn graph-based streaming protocol for data transport [20].","part":"1"}],"refType":"biblio","id":"ref20"}],"articleNumber":"5090628","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Mapping of a film grain removal algorithm to a heterogeneous reconfigurable architecture","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090628/","htmlLink":"/document/5090628/","displayDocTitle":"Mapping of a film grain removal algorithm to a heterogeneous reconfigurable architecture","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isConference":true,"articleId":"5090628","openAccessFlag":"F","title":"Mapping of a film grain removal algorithm to a heterogeneous reconfigurable architecture","contentTypeDisplay":"Conferences","mlTime":"PT0.204208S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090631,"references":[{"order":"1","text":"Measuring bit error rate using the ESG-D series RF signal generators, Product Note, Agilent E4430B 1GHz, Agilent Technologies Inc., 2000.","title":"Product Note, Agilent E4430B 1GHz","context":[{"sec":"sec1","text":" While different stand-alone BER testers (BERTs) are available [1], [2], in general they have several key limitations: (I) BERTs are used after the communication device has been fabricated and at the RF level; (II) testing wireless devices using the BERTs at the non-repeatable air interface does not allow comparative analyses unless the measured channel samples are stored in a very large memory; (III) available BERTs tend to have limited flexibility and may not be capable of evaluating emerging technologies and standards; (IV) since commercially-available BERTs support different interfaces, engineers often have to develop custom interfaces in order to connect test equipment to their devices-under-test; (V) BERTs typically require additional equipment such as vector analyzers, signal generators, A/D converters, etc, so the overall cost can be high; (VI) and finally, it is challenging to verify the BER performance of RF hardware without accessing the baseband functionalities [3].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"Fastbit FB100A BER Test System, Application Note, Aeroflex Inc., 2007.","title":"Fastbit FB100A BER Test System","context":[{"sec":"sec1","text":" While different stand-alone BER testers (BERTs) are available [1], [2], in general they have several key limitations: (I) BERTs are used after the communication device has been fabricated and at the RF level; (II) testing wireless devices using the BERTs at the non-repeatable air interface does not allow comparative analyses unless the measured channel samples are stored in a very large memory; (III) available BERTs tend to have limited flexibility and may not be capable of evaluating emerging technologies and standards; (IV) since commercially-available BERTs support different interfaces, engineers often have to develop custom interfaces in order to connect test equipment to their devices-under-test; (V) BERTs typically require additional equipment such as vector analyzers, signal generators, A/D converters, etc, so the overall cost can be high; (VI) and finally, it is challenging to verify the BER performance of RF hardware without accessing the baseband functionalities [3].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"RF/IF-to-Digital Connected Solutions Bit Error Rate using the Advanced Design System, Applic. Note, No. 1471, Agilent Technologies Inc., 2004.","title":"RF/IF-to-Digital Connected Solutions Bit Error Rate using the Advanced Design System","context":[{"sec":"sec1","text":" While different stand-alone BER testers (BERTs) are available [1], [2], in general they have several key limitations: (I) BERTs are used after the communication device has been fabricated and at the RF level; (II) testing wireless devices using the BERTs at the non-repeatable air interface does not allow comparative analyses unless the measured channel samples are stored in a very large memory; (III) available BERTs tend to have limited flexibility and may not be capable of evaluating emerging technologies and standards; (IV) since commercially-available BERTs support different interfaces, engineers often have to develop custom interfaces in order to connect test equipment to their devices-under-test; (V) BERTs typically require additional equipment such as vector analyzers, signal generators, A/D converters, etc, so the overall cost can be high; (VI) and finally, it is challenging to verify the BER performance of RF hardware without accessing the baseband functionalities [3].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"V. Singh, A. Root, E. Hemphill, N. Shirazi, and J. Hwang, \"Accelerating bit error rate testing using a system level design tool,\" in IEEE Symposium on FCCM, 2003, pp. 62- 68.","title":"Accelerating bit error rate testing using a system level design tool","context":[{"sec":"sec1","text":"Three key differences between our proposed framework and previously published work [4]\u2013[6] are:\n\n(1)Some designs (e.g., in [4]) use model-based system development tools such as Simulink [7] and System Generator [8].","part":"1"},{"sec":"sec1","text":" For example, the Gaussian noise generator (GNG) supplied by Xilinx [9] degrades at the tails of the PDF for \\$\\vert n\\vert \\geq 4.8\\sigma_{n}\\$ and the PDF accuracy of the GNG in [4] is also limited to the interval \\$[0.2\\sigma_{n}\\%, 4.8\\sigma_{n}\\%]\\$.","part":"1"},{"sec":"sec1","text":"Some designs (e.g., in [4]) use model-based system development tools such as Simulink [7] and System Generator [8].","part":"1"},{"sec":"sec1","text":" For example, the Gaussian noise generator (GNG) supplied by Xilinx [9] degrades at the tails of the PDF for \\$\\vert n\\vert \\geq 4.8\\sigma_{n}\\$ and the PDF accuracy of the GNG in [4] is also limited to the interval \\$[0.2\\sigma_{n}\\%, 4.8\\sigma_{n}\\%]\\$.","part":"1"}],"links":{"documentLink":"/document/1227242","pdfSize":"320KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"L. G. Barbero and J. S. Thompson, \"Rapid prototyping system for the evaluation of MIMO receive algorithms,\" in IEEE EUROCON '05, 2005, pp. 1779-1782.","title":"Rapid prototyping system for the evaluation of MIMO receive algorithms","context":[{"sec":"sec1","text":"Three key differences between our proposed framework and previously published work [4]\u2013[5][6] are:\n\n(1)Some designs (e.g., in [4]) use model-based system development tools such as Simulink [7] and System Generator [8].","part":"1"}],"links":{"documentLink":"/document/1630322","pdfSize":"2970KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"Hardware acceleration of 3GPP turbo encoder/decoder BER measurements using system, Xilinx, XAPP948, December, 2006.","title":"Xilinx, XAPP948","context":[{"sec":"sec1","text":"Three key differences between our proposed framework and previously published work [4]\u2013[6] are:\n\n(1)Some designs (e.g., in [4]) use model-based system development tools such as Simulink [7] and System Generator [8].","part":"1"},{"sec":"sec9","text":" To compare the reference transmitted bit stream with the estimated sequence, one option is to store the transmitted sequence in a FIFO [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"Using Simulink 7, The Mathworks Inc., 2007.","title":"Using Simulink 7","context":[{"sec":"sec1","text":"Some designs (e.g., in [4]) use model-based system development tools such as Simulink [7] and System Generator [8].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"System Generator for Simulink v2.1, Xilinx Inc., San Jose, CA, 2003.","title":"System Generator for Simulink v2.1","context":[{"sec":"sec1","text":"Some designs (e.g., in [4]) use model-based system development tools such as Simulink [7] and System Generator [8].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"Additive White Gaussian Noise (AWGN) Core v1.0, Xilinx Inc., San Jose, CA, 2002.","title":"Additive White Gaussian Noise (AWGN) Core v1.0","context":[{"sec":"sec1","text":" For example, the Gaussian noise generator (GNG) supplied by Xilinx [9] degrades at the tails of the PDF for \\$\\vert n\\vert \\geq 4.8\\sigma_{n}\\$ and the PDF accuracy of the GNG in [4] is also limited to the interval \\$[0.2\\sigma_{n}\\%, 4.8\\sigma_{n}\\%]\\$.","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"B. Sklar, Digital Communications: Fundamentals and Applications. Prentice Hall, 2001.","title":"Digital Communications: Fundamentals and Applications","context":[{"sec":"sec2","text":" Designers may need to include other baseband signal processing algorithms/modules in the layered architecture of Fig. 1, such as an encryptor/decryptor pair and an FFT/IFFT [10].","part":"1"},{"sec":"sec2","text":" The noise at the receiver, commonly modeled as Gaussian [10], is superimposed on the channel symbols.","part":"1"},{"sec":"sec4","text":" While different channel coding schemes are used in most modern communication systems [10], without loss of generality, we utilize simple Hamming encoder and decoder modules in the proposed example architecture.","part":"1"},{"sec":"sec4","text":" Specifically, we use a Hamming (8,4) encoder, as shown in Fig. 4(a), which encodes 4 data bits into 7-bit blocks by adding three parity bits in addition to an extra even parity bit [10].","part":"1"}],"links":{"documentLink":"/document/472092","pdfSize":"40KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"I. Vattulainen, K. Kankaala, J. Saarinen, and T. Ala-Nissila, \"A comparative study of some pseudorandom number generators,\" Comp. Phys. Comm., vol. 86, p. 209, 1995.","title":"A comparative study of some pseudorandom number generators","context":[{"sec":"sec3","text":" It is shown in [11] that sequences using LFSRs with parallel outputs typically have undesirable correlations.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/0010-4655(95)00015-8"},"refType":"biblio","id":"ref11"},{"order":"12","text":"P. L'Ecuyer, \"Maximally equidistributed combined Tausworthe generators,\" Math. of Comp., vol. 65, no. 213, pp. 203-213, 1996.","title":"Maximally equidistributed combined Tausworthe generators","context":[{"sec":"sec3","text":" We thus used combined Tausworthe generators (CTGs) [12] that have multiple-bit outputs and substantially better randomness and correlation properties compared to conventional LFSRs.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1090/S0025-5718-96-00696-5"},"refType":"biblio","id":"ref12"},{"order":"13","text":"-, \"Tables of maximally equidistributed combined LFSR generators,\" Math. of Comp., vol. 68, no. 225, pp. 261-269, 1999.","title":"Tables of maximally equidistributed combined LFSR generators","context":[{"sec":"sec3","text":" We used a 32-bit CTG with four components and period \\$\\rho\\approx 2^{113}({\\rm CTG}2 T{\\rm o}113)\\$ [13], as shown in Fig. 3, where \\$s_{j},j=1, \\cdots, 4\\$ are four 32-bit variables initialized with different seeds.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1090/S0025-5718-99-01039-X"},"refType":"biblio","id":"ref13"},{"order":"14","text":"R. H. Clarke, \"A statistical theory of mobile-radio reception,\" Bell System Technical Journal, vol. 47, pp. 957-1000, 1968.","title":"A statistical theory of mobile-radio reception","context":[{"sec":"sec6","text":"A well-known technique for modeling a fading process is the sum-of-sinusoids (SOS) method in which the Rayleigh fading channel is modeled as the superposition of a sufficient number of sinusoidal waveforms [14].","part":"1"}],"links":{"documentLink":"/document/6779222","pdfSize":"9956KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"A. Alimohammad, S. F. Fard, B. F. Cockburn, and C. Schlegel, \"An improved SOS-based fading channel emulator,\" in IEEE Fall Veh. Tech. Conf., 2007, pp. 931-935.","title":"An improved SOS-based fading channel emulator","context":[{"sec":"sec6","text":" The above model is an improved version of our fading channel model from [15].","part":"1"},{"sec":"sec6","text":" Some suitable values for \\$\\xi\\$ were suggested in [15].","part":"1"}],"links":{"documentLink":"/document/4349852","pdfSize":"251KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"G. E. P. Box and M. E. Muller, \"A note on the generation of random normal deviates,\" Ann. of Math. Stat., vol. 29, pp. 610-611, 1958.","title":"A note on the generation of random normal deviates","context":[{"sec":"sec7","text":"The Box-Muller (BM) algorithm [16] has been widely used to transform pairs of uniformly-distributed pseudo-random numbers into samples from a two-dimensional bivariate normal distribution.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1214/aoms/1177706645"},"refType":"biblio","id":"ref16"},{"order":"17","text":"MATLAB Curve Fitting Toolbox, User's Guide, The Mathworks, 2007.","title":"MATLAB Curve Fitting Toolbox, User's Guide","context":[{"sec":"sec7","text":" We adopted a polynomial curve fitting approach [17] to approximate \\$f(u_{1})\\$ between \\$(0,1)\\$.","part":"1"}],"refType":"biblio","id":"ref17"},{"order":"18","text":"N. Chernov, C. Lesort, and N. Simanyi, \"On the complexity of curve fitting algorithms,\" Journal of Complexity, vol. 20, no. 4, pp. 484-492, August 2004.","title":"On the complexity of curve fitting algorithms","context":[{"sec":"sec7","text":" The linear function coefficients for each segment can be calculated using the orthogonal least squares fit method [18] to minimize the residual error.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.jco.2004.01.004"},"refType":"biblio","id":"ref18"},{"order":"19","text":"J.-C. Jeong et al., \"A cost-effective pipelined divider with a small lookup table,\" IEEE Trans. on Comput., vol. 53, no. 4, pp. 489-495, 2004.","title":"A cost-effective pipelined divider with a small lookup table","context":[{"sec":"sec8","text":" Since \\$c_{k}c_{k}^{\n}+\\sigma_{n}^{2}\\$ is a real number, to calculate \\$w_{k}\\$ we use a pipelined real divider [19] and a complex multiplier to multiply \\$1/(c_{k}c_{k}^{\n}+\\sigma_{n}^{2})\\$ with \\$c_{k}^{\n}\\$.","part":"1"}],"links":{"documentLink":"/document/1268407","pdfSize":"441KB"},"refType":"biblio","id":"ref19"},{"order":"20","text":"Using the Virtex Look-Up Tables, The Quarterly Journal for Xilinx Programmable Logic Users, Xilinx, Xcell Journal, 2000.","title":"Using the Virtex Look-Up Tables, The Quarterly Journal for Xilinx Programmable Logic Users","context":[{"sec":"sec9","text":" Since the depth and width of the EBs' BRAMs are relatively small \\$(16\\times 16\\$-bit), we implemented them using distributed memories (i.e., LUTs in shift register mode) [20].","part":"1"}],"refType":"biblio","id":"ref20"}],"articleNumber":"5090631","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A flexible layered architecture for accurate digital baseband algorithm development and verification","publisher":"IEEE","displayDocTitle":"A flexible layered architecture for accurate digital baseband algorithm development and verification","htmlAbstractLink":"/document/5090631/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5090631/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090631","openAccessFlag":"F","title":"A flexible layered architecture for accurate digital baseband algorithm development and verification","contentTypeDisplay":"Conferences","mlTime":"PT0.589426S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090632,"references":[{"order":"1","text":"Methods for calculating failure rates in units of fits (jesd85). JEDEC Publication, 2001.","context":[{"sec":"sec3","text":"As suggested in JEP85 [1], we use Weibull distribution to describe the wearout effects.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"Failure mechanisms and models for semiconductor devices (jep122c). JEDEC Publication, 2003.","context":[],"refType":"biblio","id":"ref2"},{"order":"3","text":"ARM. ARM11 primeXsys platform. http://www.jp.arm.com/event/images/ forum2002/02-print-arm11-primexsys-platform-ian.pdf.","context":[{"sec":"sec1","text":" In the platform-based design process, designers first pick a pre-defined MPSoC platform (e.g., [3]), and then map their applications onto this platform.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"J. R. Black. Electromigration - a brief survey and some recent results. ED-16(4):338-347, Apr. 1969.","title":"J. R. Black. Electromigration - a brief survey and some recent results","context":[{"sec":"sec2b","text":" According to [10], the mean time to failure (MTTF) due to electromigration: \\$MTTF_{EM}\\propto J^{-n}e^{{E_a\\over kT}}\\propto(V_{dd}\\times f\\times p_{i})^{-n}e^{Ea\\over kT}\\$ (typically \\$n=2\\$ [4]), where \\$V_{dd}, f, p_{i}, E_{a}, k\\$, and \\$T\\$ represent the supply voltage, the clock frequency, the transition probability within a clock cycle, a material related constant, the Boltzmann's constant, the absolute temperature, respectively.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"S. Borkar. Designing reliable systems from unreliable components: the challenges of transistor variability and degradation. 25(6):10-16, Nov.-Dec. 2005.","title":"Designing reliable systems from unreliable components: The challenges of transistor variability and degradation","context":[{"sec":"sec1","text":"At the same time, the lifetime reliability of today's highperformance integrated circuits (ICs) has become a serious concern [5], [23], [26].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"S.-C. Chang, S.-Y. Deng, and J. Y.-M. Lee. Electrical characteristics and reliability properties of metal-oxide-semiconductor field-effect transistors with dy2o3 gate dielectric. App. Phy. Let., 89(5), Aug. 2006.","title":"Electrical characteristics and reliability properties of metal-oxide-semiconductor field-effect transistors with dy2o3 gate dielectric","context":[{"sec":"sec3","text":" Since the slope parameter is shown to be nearly independent of temperature [6], the reliability of a single processor at time \\$t\\$ can be expressed as where \\$T, \\alpha(T), \\beta\\$ represent temperature, the scale parameter, and the slope parameter in the Weibull distribution, respectively.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1063/1.2217708"},"refType":"biblio","id":"ref6"},{"order":"7","text":"R. C. Correa, A. Ferreira, and P. Rebreyend. Scheduling multiprocessor tasks with genetic algorithms. IEEE Trans. on Paral. and Distrib. Sys., 10(8):825-837, Aug. 1999.","title":"Scheduling multiprocessor tasks with genetic algorithms","context":[{"sec":"sec4c2","text":" Fortunately, the time for processors to reach steady temperature with task changes in the platform is typically much shorter than the execution time of tasks [7], [13].","part":"1"}],"links":{"documentLink":"/document/790600","pdfSize":"292KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"A. Coskun, et al. Analysis and optimization of mpsoc reliability. J. of Low Power Electronics, 15(2):159-172, Feb. 2006.","title":"Analysis and optimization of mpsoc reliability","context":[{"sec":"sec2a","text":" [8] introduced two analytical frameworks for the lifetime reliability of multicore systems: a cycle-accurate simulation methodology and a statistical one, assuming uniform device density.","part":"1"},{"sec":"sec2a","text":"Some of the above models (e.g., [8], [23]) assumed exponential failure distributions and thus cannot capture the processors' accumulated aging effects.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1166/jolpe.2006.007"},"refType":"biblio","id":"ref8"},{"order":"9","text":"A. K. Coskun, T. S. Rosing, and K. Whisnant. Temperature aware task scheduling in MPSoCs. In Proc. DATE, pp. 1659-1664, 2007.","title":"Temperature aware task scheduling in MPSoCs","context":[{"sec":"sec2b","text":"Since performance, leakage power consumption, and reliability all have been shown to be highly related to temperature, many recent studies on task scheduling for MPSoC systems take thermal issues into account (e.g., [9], [25]), trying to balance different proces-sors' temperatures or to keep them under a threshold.","part":"1"}],"links":{"documentLink":"/document/4212050","pdfSize":"163KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"A. Dasgupta and R. Karri. Electromigration reliability dnhancement via bus activity distribution. In Proc. DAC, pp. 353-356, 1996.","title":"Electromigration reliability dnhancement via bus activity distribution","context":[{"sec":"sec2b","text":" According to [10], the mean time to failure (MTTF) due to electromigration: \\$MTTF_{EM}\\propto J^{-n}e^{{E_a\\over kT}}\\propto(V_{dd}\\times f\\times p_{i})^{-n}e^{Ea\\over kT}\\$ (typically \\$n=2\\$ [4]), where \\$V_{dd}, f, p_{i}, E_{a}, k\\$, and \\$T\\$ represent the supply voltage, the clock frequency, the transition probability within a clock cycle, a material related constant, the Boltzmann's constant, the absolute temperature, respectively.","part":"1"},{"sec":"sec3","text":" The scale parameter is where \\$A_{0}\\$ is a material-related constant, \\$J=V_{dd}\\times f\\times p_{i}\\$ [10], and \\$J_{crit}\\$ is the critical current density.","part":"1"}],"links":{"documentLink":"/document/545600","pdfSize":"424KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"R. P. Dick, D. L. Rhodes, and W. Wolf. TGFF: Task Graphs for Free. In Proc. CODES+ISSS, pp. 97-101, 1998.","title":"TGFF: Task Graphs for Free","context":[{"sec":"sec5a","text":"To evaluate the efficacy of our algorithm, we consider a set of random task graphs generated by TGFF [11] whose task numbers ranges from 20 to 260 and a set of hypothetical MPSoC platforms with the number of processor cores ranging from 2 to 8.","part":"1"}],"links":{"documentLink":"/document/666245","pdfSize":"94KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"A. Dogan and F. Ozguner. Matching and scheduling algorithms for minimizing execution time and failure probability of applications in heterogeneous computing. IEEE Trans. on Paral. and Distrib. Sys., 13(3):308-323, Mar. 2002.","title":"Matching and scheduling algorithms for minimizing execution time and failure probability of applications in heterogeneous computing","context":[{"sec":"sec1","text":"Most prior work in reliability-driven task allocation and scheduling (e.g., [12], [20]) assumes processors' failure rates to be constant values (i.e., independent of their usage times), which is unable to capture the system's accumulated aging effects.","part":"1"},{"sec":"sec2b","text":"Most prior work in reliability-driven task allocation and scheduling (e.g., [12], [20]) assumes processors' failure rates to be independent of their usage times.","part":"1"}],"links":{"documentLink":"/document/993209","pdfSize":"429KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"A. Gerasoulis and T. Yang. On the granularity and clustering of directed acyclic task graphs. IEEE Trans. on Paral. and Distrib. Sys., 4(6):686-701, June 1993.","title":"On the granularity and clustering of directed acyclic task graphs","context":[{"sec":"sec4c2","text":" Fortunately, the time for processors to reach steady temperature with task changes in the platform is typically much shorter than the execution time of tasks [7], [13].","part":"1"}],"links":{"documentLink":"/document/242154","pdfSize":"1412KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"A. K. Goel. High-speed VLSI interconnections. IEEE Press, 2nd edition, 2007.","title":"High-speed VLSI interconnections","context":[{"sec":"sec5a","text":" More-over, the electromigration failure model presented in [14] is used in our expcriments33Our model can be applied to other failure mechanisms as well.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/9780470165973"},"refType":"biblio","id":"ref14"},{"order":"15","text":"L. Huang and Q. Xu. On modeling the lifetime reliability of homogeneous many-core systems. In Proc. PRDC, pp. 87-94, 2008.","title":"On modeling the lifetime reliability of homogeneous many-core systems","context":[{"sec":"sec2a","text":" Huang and Xu [15] proposed to model the lifetime reliability of homogeneous manycore systems using a load-sharing non-repairable k-out-of-n:G system with general failure distributions for embedded cores.","part":"1"}],"links":{"documentLink":"/document/4725283","pdfSize":"338KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"Y.-K. Kwok and I. Ahmad. Static task scheduling and allocation algorithms for scalable parallel and distributed systems: classification and performance comparison. In Y. C. Kwong, editor, Annual Review of Scalable Computing, pp. 107-227. Singapore University Press, 2000.","title":"Static task scheduling and allocation algorithms for scalable parallel and distributed systems: Classification and performance comparison","context":[{"sec":"sec2b","text":"There is a rich literature on static task scheduling algorithms considering various issues, e.g., performance, communication cost, task duplication, processors' arbitrary connection [16].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1142/9789812792228_0005"},"refType":"biblio","id":"ref16"},{"order":"17","text":"G. Liao, et al. A comparative study of multiprocessor list scheduling heuristics. In Proc. HICSS, pp. 68-77, 1994.","title":"A comparative study of multiprocessor list scheduling heuristics","context":[{"sec":"sec2b","text":" Since the problem of scheduling tasks on multiprocessors for a single objective has been proved to be an NP-complete problem, heuristic algorithms such as list scheduling [17] are the most commonly used techniques.","part":"1"}],"links":{"documentLink":"/document/323184","pdfSize":"876KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"M. Nicolaidis. Design for soft error mitigation. IEEE Trans. on Dev. and Mat. Rel., 5(3):405-418, Sep. 2005.","title":"Design for soft error mitigation","context":[{"sec":"sec2a","text":" As soft errors [18] caused by radiation effects do not fundamentally damage the circuit, they are not viewed as lifetime reliability threats.","part":"1"}],"links":{"documentLink":"/document/1545900","pdfSize":"232KB"},"refType":"biblio","id":"ref18"},{"order":"19","text":"J. Oh and C.Wu. Genetic-algorithm-based real-time task scheduling with multiple goals. J. of Sys. and Softw., 71(3):245-258, May 2004.","title":"Genetic-algorithm-based real-time task scheduling with multiple goals","context":[{"sec":"sec4b","text":" The task allocation and schedule for the MPSoC can be represented as (schedule order sequence; resource assignment sequence) [19].","part":"1"},{"sec":"sec4b","text":" Although this representation has been proposed in previous work for genetic algorithm (e.g., [19]), in this paper it is used in simulated annealing algorithm where the methodology to generate new solutions is totally different.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/S0164-1212(02)00147-4"},"refType":"biblio","id":"ref19"},{"order":"20","text":"S. M. Shatz, J.-P. Wang, and M. Goto. Task allocation for maximizing reliability of distributed computer systems. IEEE Trans. Comput., 41(9):1156-1168, Sep. 1992.","title":"Task allocation for maximizing reliability of distributed computer systems","context":[{"sec":"sec1","text":"Most prior work in reliability-driven task allocation and scheduling (e.g., [12], [20]) assumes processors' failure rates to be constant values (i.e., independent of their usage times), which is unable to capture the system's accumulated aging effects.","part":"1"},{"sec":"sec2b","text":"Most prior work in reliability-driven task allocation and scheduling (e.g., [12], [20]) assumes processors' failure rates to be independent of their usage times.","part":"1"}],"links":{"documentLink":"/document/165396","pdfSize":"926KB"},"refType":"biblio","id":"ref20"},{"order":"21","text":"J. Shin, et al. A framework for architecture-level lifetime reliability modeling. In Proc. DSN, pp. 534-543, 2007.","title":"A framework for architecture-level lifetime reliability modeling","context":[{"sec":"sec2a","text":" [21] defined reference circuits and presented a structure-aware lifetime reliability estimation framework.","part":"1"}],"links":{"documentLink":"/document/4273004","pdfSize":"347KB"},"refType":"biblio","id":"ref21"},{"order":"22","text":"K. Skadron, et al. Temperature-aware microarchitecture. In Proc. ISCA, pp. 2-13, 2003.","title":"Temperature-aware microarchitecture","context":[{"sec":"sec4c3","text":"Even though \\$A_{j}\\$ could be calculated ef- ficiently with the above speedup technique, we have to run HotSpot temperature estimation [22] to obtain the temperature information every time the simulated annealing algorithm reaches a solution.","part":"1"}],"links":{"documentLink":"/document/1206984","pdfSize":"465KB"},"refType":"biblio","id":"ref22"},{"order":"23","text":"J. Srinivasan, et al. The case for lifetime reliability-aware microprocessors. In Proc. ISCA, pp. 276-287, 2004.","title":"The case for lifetime reliability-aware microprocessors","context":[{"sec":"sec1","text":"At the same time, the lifetime reliability of today's highperformance integrated circuits (ICs) has become a serious concern [5], [23], [26].","part":"1"},{"sec":"sec2a","text":" [23], [24] proposed an application-aware architecture-level model RAMP to evaluate a processor's lifetime reliability.","part":"1"},{"sec":"sec2a","text":"Some of the above models (e.g., [8], [23]) assumed exponential failure distributions and thus cannot capture the processors' accumulated aging effects.","part":"1"},{"sec":"sec3","text":"Our analytical framework takes the hard error models as inputs, and hence it is applicable kinds of failure mechanisms, including the combined failular affects shown in [23], [24].","part":"1"},{"sec":"fn1","text":"In practice, the power consumption for a task may vary with different inputs, and hence we use the average power consumption here, as in [23].","type":"footnote"},{"sec":"fn3","text":" We can also combine the effects of multiple failure mechanisms and derive an overall MTTF based on [23], [24].","type":"footnote"}],"links":{"documentLink":"/document/1310781","pdfSize":"562KB"},"refType":"biblio","id":"ref23"},{"order":"24","text":"J. Srinivasan, et al. Exploiting structural duplications for lifetime reliability Enhancement. In Proc. ISCA, pp. 520-531, 2005.","title":"Exploiting structural duplications for lifetime reliability Enhancement","context":[{"sec":"sec2a","text":" Srinivasan et al. [23], [24] proposed an application-aware architecture-level model RAMP to evaluate a processor's lifetime reliability.","part":"1"},{"sec":"sec3","text":"Our analytical framework takes the hard error models as inputs, and hence it is applicable kinds of failure mechanisms, including the combined failular affects shown in [23], [24].","part":"1"},{"sec":"fn3","text":" We can also combine the effects of multiple failure mechanisms and derive an overall MTTF based on [23], [24].","type":"footnote"}],"links":{"documentLink":"/document/1431583","pdfSize":"499KB"},"refType":"biblio","id":"ref24"},{"order":"25","text":"Y. Xie and W.-L. Hung. Temperature-aware task allocation and scheduling for embedded multiprocessor systems-on-chip (mpsoc) design. J. of VLSI Sig. Proc., 45:177-189, 2006.","title":"Temperature-aware task allocation and scheduling for embedded multiprocessor systems-on-chip (mpsoc) design","context":[{"sec":"sec2b","text":"Since performance, leakage power consumption, and reliability all have been shown to be highly related to temperature, many recent studies on task scheduling for MPSoC systems take thermal issues into account (e.g., [9], [25]), trying to balance different proces-sors' temperatures or to keep them under a threshold.","part":"1"},{"sec":"sec5a","text":" The same task graphs and platforms are also tested on a thermal-aware task scheduling algorithm [25].","part":"1"},{"sec":"sec5a","text":" For fair comparison, we use the makespan computed in [25] as the reference deadline, i.e., the time interval that all periodical tasks need to finish their executions once.","part":"1"},{"sec":"sec5b","text":" This is mainly because, for heterogeneous platforms list scheduling-base thermal-aware algorithm [25] tends to assign tasks to main processors because the main processors have better processing capability.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/s11265-006-9760-y"},"refType":"biblio","id":"ref25"},{"order":"26","text":"C. Zhu, et al. Reliable multiprocessor system-on-chip synthesis. In Proc. CODES+ISSS, pp. 239-244, 2007.","title":"Reliable multiprocessor system-on-chip synthesis","context":[{"sec":"sec1","text":"At the same time, the lifetime reliability of today's highperformance integrated circuits (ICs) has become a serious concern [5], [23], [26].","part":"1"},{"sec":"sec2b","text":" A relevant work targeting this problem was presented in [26].","part":"1"}],"links":{},"refType":"biblio","id":"ref26"}],"articleNumber":"5090632","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Lifetime reliability-aware task allocation and scheduling for MPSoC platforms","publisher":"IEEE","htmlAbstractLink":"/document/5090632/","isDynamicHtml":true,"displayDocTitle":"Lifetime reliability-aware task allocation and scheduling for MPSoC platforms","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5090632/","xploreDocumentType":"Conference Publication","articleId":"5090632","openAccessFlag":"F","title":"Lifetime reliability-aware task allocation and scheduling for MPSoC platforms","contentTypeDisplay":"Conferences","mlTime":"PT0.277003S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090637,"references":[{"order":"1","text":"International Technology Roadmap for Semiconductors (ITRS). Document available at http://public/itrs.net/","title":"Document","context":[{"sec":"sec1","text":" International Technology Roadmap for Semiconductors (ITRS) states that \u201cthe development of semiconductor technology in the next 7 years will bring a broad set of reliability challenges at a pace that has not been seen in the last 30 years\u201d [1].","part":"1"},{"sec":"sec1","text":" To quote ITRS [1], \u201cTwo trends are forcing a dramatic change in the approach and methods for assuring product reliability.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"S.Y. Borkar, \"Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation\", In IEEE Micro, Vol. 25, Issue 6, Nov.-Dec. 2005","title":"Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation","context":[{"sec":"sec1","text":" The relentless pursuit of smaller geometries is approaching a point where technology limitations are pushing designs toward tighter constraints and expensive margins, elevating concerns about device availability and reliability [2].","part":"1"},{"sec":"sec1","text":" But as the technology approaches 45nm and below, the worst case degradation is expected to become too large to be taken as an upfront design margin [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"J. Srinivasan et al., \"The case for lifetime reliability-aware microprocessors\", In Int'l Symposium on Computer Architecture, June 2004","title":"The case for lifetime reliability-aware microprocessors","context":[{"sec":"sec1","text":" Processors are typically designed with a mean-time-to-failure of 30 years, which assures few, if any units will fail during 11 years of \u201cexpected consumer use\u201d assumed by manufacturers [3].","part":"1"}],"links":{"documentLink":"/document/1310781","pdfSize":"562KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"S. Zafar et al., \" A Model for Negative Bias Temperature Instability (NBTI) in Oxide and High K PFETs\", In Symposia VLSI Technology and Circuits, 2004","title":"A Model for Negative Bias Temperature Instability (NBTI) in Oxide and High K PFETs","context":[{"sec":"sec1","text":"Negative Bias Temperature Instability (NBTI) is a major source of device lifetime degradation [4].","part":"1"},{"sec":"sec3","text":"The NBTI model used in RAMP is based on recent work by Zafar et al. at IBM [4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"W. Abadeer, W. Ellis, \"Behavior of NBTI under AC Dynamic Circuit Conditions\", In Int'l Reliability Physics Symposium, 2003","title":"Behavior of NBTI under AC Dynamic Circuit Conditions","context":[{"sec":"sec1","text":"Current practice is to use conservative frequency guard-bands of 10-20% to account for the performance loss due to device aging [5], [6].","part":"1"},{"sec":"sec1","text":" This, in turn, requires designers to target for higher frequency of operation, thus significantly increasing power consumption [5][7].","part":"1"}],"links":{"documentLink":"/document/1197714","pdfSize":"419KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"M. Agostinelli et al., \"Erratic Fluctuations of SRAM Cache Vmin at the 90nm Process Technology Node\", In Electron Devices Meeting (IEDM), 2005","title":"Erratic Fluctuations of SRAM Cache Vmin at the 90nm Process Technology Node","context":[{"sec":"sec1","text":"Current practice is to use conservative frequency guard-bands of 10-20% to account for the performance loss due to device aging [5], [6].","part":"1"}],"links":{"documentLink":"/document/1609436","pdfSize":"301KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"V. Reddy et al., \"Impact of Negative Bias Temperature Instability on Digital Circuit Reliability\", In Intl. Reliability Physics Symposium, 2002","title":"Impact of Negative Bias Temperature Instability on Digital Circuit Reliability","context":[{"sec":"sec1","text":" This, in turn, requires designers to target for higher frequency of operation, thus significantly increasing power consumption [5][7].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"S. Kundu et al., \"Trends in manufacturing test methods and their implications\", In Intl. Test Conference, pp. 679-687, 2004","title":"Trends in manufacturing test methods and their implications","context":[{"sec":"sec1a","text":"We have already mentioned why burn-in is losing effectiveness against NBTI problems [8].","part":"1"}],"links":{"documentLink":"/document/1387329","pdfSize":"526KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"J. Abella et al., \"Penelope: The NBTI-Aware Processor\", In Int'l Symposium on Microarchitecture, 2007","title":"Penelope: The NBTI-Aware Processor","context":[{"sec":"sec1a","text":" Researchers have proposed solutions to mitigate NBTI by: reducing the amount of time the PMOS transistors observe a \u201c0\u201d at their gates [9]; resorting to classical redundancy techniques [10]; using software logging to handle crash detection and recovery [11]; using circuit and logic techniques to catch dynamic errors using special sequential circuits [11], [12]; and using runtime adaptation of the processor to changing application behavior, termed as Dynamic Reliability Management (DRM) [13], [14].","part":"1"}],"links":{"documentLink":"/document/4408247","pdfSize":"528KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"S. Mitra, E. J. McClusky, \"WORD VOTER: A New Voter Design for Triple Modular Redundancy Systems\", In Symposium VLSI Test., 2000","title":"WORD VOTER: A New Voter Design for Triple Modular Redundancy Systems","context":[{"sec":"sec1a","text":" Researchers have proposed solutions to mitigate NBTI by: reducing the amount of time the PMOS transistors observe a \u201c0\u201d at their gates [9]; resorting to classical redundancy techniques [10]; using software logging to handle crash detection and recovery [11]; using circuit and logic techniques to catch dynamic errors using special sequential circuits [11], [12]; and using runtime adaptation of the processor to changing application behavior, termed as Dynamic Reliability Management (DRM) [13], [14].","part":"1"}],"links":{"documentLink":"/document/843880","pdfSize":"144KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"T. Lin et al., \"Error Log Analysis: Statistical Modeling and Heuristic Trend Analysis\", In IEEE Transactions on Reliability, Oct. 1990","title":"Error Log Analysis: Statistical Modeling and Heuristic Trend Analysis","context":[{"sec":"sec1a","text":" Researchers have proposed solutions to mitigate NBTI by: reducing the amount of time the PMOS transistors observe a \u201c0\u201d at their gates [9]; resorting to classical redundancy techniques [10]; using software logging to handle crash detection and recovery [11]; using circuit and logic techniques to catch dynamic errors using special sequential circuits [11], [12]; and using runtime adaptation of the processor to changing application behavior, termed as Dynamic Reliability Management (DRM) [13], [14].","part":"1"}],"links":{"documentLink":"/document/58720","pdfSize":"1365KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"A. Tiwari et al., \"ReCycle: pipeline adaptation to tolerate process variation\", In Int'l Symposium on Computer Architecture, 2007","title":"ReCycle: Pipeline adaptation to tolerate process variation","context":[{"sec":"sec1a","text":" Researchers have proposed solutions to mitigate NBTI by: reducing the amount of time the PMOS transistors observe a \u201c0\u201d at their gates [9]; resorting to classical redundancy techniques [10]; using software logging to handle crash detection and recovery [11]; using circuit and logic techniques to catch dynamic errors using special sequential circuits [11], [12]; and using runtime adaptation of the processor to changing application behavior, termed as Dynamic Reliability Management (DRM) [13], [14].","part":"1"}],"links":{},"refType":"biblio","id":"ref12"},{"order":"13","text":"J. Srinivasan et al., \"Lifetime Reliability: Toward an Architectural Solution\", In Int'l Symposium on Computer Architecture, May 2005","title":"Lifetime Reliability: Toward an Architectural Solution","context":[{"sec":"sec1a","text":" Researchers have proposed solutions to mitigate NBTI by: reducing the amount of time the PMOS transistors observe a \u201c0\u201d at their gates [9]; resorting to classical redundancy techniques [10]; using software logging to handle crash detection and recovery [11]; using circuit and logic techniques to catch dynamic errors using special sequential circuits [11], [12]; and using runtime adaptation of the processor to changing application behavior, termed as Dynamic Reliability Management (DRM) [13], [14].","part":"1"}],"links":{"documentLink":"/document/1463187","pdfSize":"141KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"J. Srinivasan et al., \"The Impact of Technology Scaling on Lifetime Reliability\", In Intl. Conference on Dependable Systems and Networks, 2004","title":"The Impact of Technology Scaling on Lifetime Reliability","context":[{"sec":"sec1a","text":" Researchers have proposed solutions to mitigate NBTI by: reducing the amount of time the PMOS transistors observe a \u201c0\u201d at their gates [9]; resorting to classical redundancy techniques [10]; using software logging to handle crash detection and recovery [11]; using circuit and logic techniques to catch dynamic errors using special sequential circuits [11], [12]; and using runtime adaptation of the processor to changing application behavior, termed as Dynamic Reliability Management (DRM) [13], [14].","part":"1"}],"links":{"documentLink":"/document/1311888","pdfSize":"721KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"S. Das et al., \"Razor: A self-tuning DVS processor using delay-error detection and correction\", In Symposium on VLSI Circuits, 2005","title":"Razor: A self-tuning DVS processor using delay-error detection and correction","context":[{"sec":"sec1a","text":" For example, Razor DVS [15] proposes a technique to eliminate safety margins by running below critical voltage and subsequently tuning the processor voltage based on error rate.","part":"1"}],"links":{"documentLink":"/document/1469380","pdfSize":"514KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"K. Constantinides, O. Mutlu, T. Austin, V. Bertacco, \"Software-Based Online Detection of Hardware Defects: Mechanisms, Architectural Support and Evaluation\", In Int'l Symp. on Microarchitecture, 2007","title":"Software-Based Online Detection of Hardware Defects: Mechanisms, Architectural Support and Evaluation","context":[{"sec":"sec1a","text":" Austin et al., [16] propose a new software-based defect detection and diagnosis technique, which is based on using special firmware to insert tests for diagnosis, and if needed, repair through resource reconfiguration.","part":"1"},{"sec":"sec2c","text":" Our architecture framework offers low cost testing similar to the work presented in earlier research [16, 17, 22, 23].","part":"1"}],"links":{"documentLink":"/document/4408248","pdfSize":"702KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"J. Smolens et al., \"Detecting Emerging Wearout Faults\", In IEEE Workshop on Silicon Errors in Logic - System Effects, 2007","title":"Detecting Emerging Wearout Faults","context":[{"sec":"sec1a","text":" Smolens et al., [17] present an in-field early wear-out fault detection scheme that relies on the Operating System to switch between functional and scan mode to test the chip in near-marginal conditions.","part":"1"},{"sec":"sec2c","text":" Our architecture framework offers low cost testing similar to the work presented in earlier research [16, 17, 22, 23].","part":"1"}],"refType":"biblio","id":"ref17"},{"order":"18","text":"J. Tschanz et al., \"Adaptive frequency and biasing techniques for tolerance to dynamic temperature-voltage variations and aging\", In Int'l Solid State Circuits Conference, 2007","title":"Adaptive frequency and biasing techniques for tolerance to dynamic temperature-voltage variations and aging","context":[{"sec":"sec2","text":" The hardware components are the knobs and their control mechanisms to adapt supply voltage and/or frequency to the changing reliability requirements [18].","part":"1"}],"links":{"documentLink":"/document/4242380","pdfSize":"1282KB"},"refType":"biblio","id":"ref18"},{"order":"19","text":"J. Smith, R. Nair, \"Virtual Machines: Versatile Platforms for Systems and Processes\", Morgan Kaufmann Pub, 2005","title":"Virtual Machines: Versatile Platforms for Systems and Processes","context":[{"sec":"sec2","text":" The hardware platform also provides support for processor virtualization features like expanded isolation capabilities, and mechanisms for smooth and quick thread context switching capabilities [19].","part":"1"},{"sec":"sec2","text":" We assume a thin Virtual Machine Monitor (VMM) running underneath the OS software stack, which is primarily used to enter and exit the System Reliability Manager (SRM) [19].","part":"1"}],"refType":"biblio","id":"ref19"},{"order":"20","text":"\"IBM Systems Virtualization\", IBM Corp., Ver.2 Rel.1, 2005","title":"IBM Systems Virtualization","context":[{"sec":"sec2","text":" SRM software is akin to hypervisor that is commercially available [20].","part":"1"}],"refType":"biblio","id":"ref20"},{"order":"21","text":"S. Naffziger et al., \"Power and Temperature Control on a 90nm Itanium\u00ae -Family Processor\", In Int'l Solid State Circuits Conference, 2005","title":"Power and Temperature Control on a 90nm Itanium\u00ae -Family Processor","context":[{"sec":"sec2b","text":" The information about \\${\\rm V}_{\\rm MIN}\\$ is critical for correct operation of Dynamic Voltage and Frequency Scaling (DVFS) for thermal management [21].","part":"1"}],"links":{"documentLink":"/document/1493990","pdfSize":"333KB"},"refType":"biblio","id":"ref21"},{"order":"22","text":"Y. Li, S. Makar, S. Mitra, \"CASP: Concurrent Autonomous Chip Self-Test Using Stored Test Patterns\", In Design, Automation and Test in Europe, 2008","title":"CASP: Concurrent Autonomous Chip Self-Test Using Stored Test Patterns","context":[{"sec":"sec2c","text":" Our architecture framework offers low cost testing similar to the work presented in earlier research [16, 17, 22, 23].","part":"1"}],"links":{},"refType":"biblio","id":"ref22"},{"order":"23","text":"P. Parvathala et al., \"FRITS - A Microprocessor Functional BIST Method\", In Int'l Test Conference, 2002","title":"FRITS - A Microprocessor Functional BIST Method","context":[{"sec":"sec2c","text":" Our architecture framework offers low cost testing similar to the work presented in earlier research [16, 17, 22, 23].","part":"1"},{"sec":"sec2c","text":" Since these tests are run in the system environment unlike 23, the tests can make explicit external memory references.","part":"1"}],"links":{"documentLink":"/document/1041810","pdfSize":"570KB"},"refType":"biblio","id":"ref23"},{"order":"24","text":"D. J. Sorin, et al., \"SafetyNet: Improving the Availability of Shared Memory Multiprocessors with Global Checkpoint/Recovery\", In Int'l Symposium on Computer Architecture, 2002","title":"SafetyNet: Improving the Availability of Shared Memory Multiprocessors with Global Checkpoint/Recovery","context":[{"sec":"sec2d","text":" Our framework provides a cost-effective software-only mechanism to revert the system back to its pre-crash checkpoint of the system, similar to SafetyNet [24].","part":"1"}],"links":{},"refType":"biblio","id":"ref24"},{"order":"25","text":"J. Renau et al., \"SESC Simulator\", 2005; http://sesc. sourceforge.net","title":"SESC Simulator","context":[{"sec":"sec3","text":" We use SESC cycle-level MIPS simulator for developing the SRM framework [25].","part":"1"}],"refType":"biblio","id":"ref25"},{"order":"26","text":"D. Brooks et al., \"Wattch: A framework for architectural-level power analysis and optimizations\", In Int'l Symposium on Computer Architecture, 2000","title":"Wattch: A framework for architectural-level power analysis and optimizations","context":[{"sec":"sec3","text":" We have extended SESC to invoke Wattch [26] and Cacti [27] power estimation tools, and HotSpot temperature modeling tool [28].","part":"1"}],"links":{"documentLink":"/document/854380","pdfSize":"1421KB"},"refType":"biblio","id":"ref26"},{"order":"27","text":"P. Shivakumar and N. P. Jouppi, \"CACTI 3.0: An integrated cache timing, power, and area model\", WRL Tech. Report, Compaq, 2001","title":"CACTI 3.0: An integrated cache timing, power, and area model","context":[{"sec":"sec3","text":" We have extended SESC to invoke Wattch [26] and Cacti [27] power estimation tools, and HotSpot temperature modeling tool [28].","part":"1"}],"refType":"biblio","id":"ref27"},{"order":"28","text":"K. Skadron et al., \"HotSpot: Techniques for Modeling Thermal Effects at the Processor-Architecture Level\", In THERMINIC, 2002","context":[{"sec":"sec3","text":" We have extended SESC to invoke Wattch [26] and Cacti [27] power estimation tools, and HotSpot temperature modeling tool [28].","part":"1"}],"refType":"biblio","id":"ref28"},{"order":"29","text":"J. Srinivasan et al., \"RAMP: A Model for Reliability Aware Microprocessor Design\", IBM Research Report, Dec. 2003","title":"RAMP: A Model for Reliability Aware Microprocessor Design","context":[{"sec":"sec3","text":" For evaluating processor lifetime reliability at runtime, we integrated the RAMP model [29] in our simulator.","part":"1"}],"refType":"biblio","id":"ref29"}],"articleNumber":"5090637","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A self-adaptive system architecture to address transistor aging","publisher":"IEEE","displayDocTitle":"A self-adaptive system architecture to address transistor aging","htmlAbstractLink":"/document/5090637/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5090637/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090637","openAccessFlag":"F","title":"A self-adaptive system architecture to address transistor aging","contentTypeDisplay":"Conferences","mlTime":"PT0.342213S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090643,"references":[{"order":"1","text":"S. Gupta, M. Reshadi, N. Savoiu, N. Dutt, R. Gupta, and A. Nicolau, \"Dynamic Common Sub-expression Elimination during Scheduling in High-level Synthesis\", in ISSS '02: Proceedings of the 15th international symposium on System Synthesis, New York, NY, USA, 2002, pp. 261-266, ACM Press.","title":"Dynamic Common Sub-expression Elimination during Scheduling in High-level Synthesis","context":[{"sec":"sec1","text":" On the other hand, architectural optimization techniques, such as scheduling, resource allocation and binding, employed by high-level synthesis tools, do not address the front-end, algorithmic optimization [1].","part":"1"}],"links":{"documentLink":"/document/1227188","pdfSize":"521KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"M. Ciesielski, P. Kalla, and S. Askar, \"Taylor Expansion Diagrams: A Canonical Representation for Verification of Data Flow Designs\", IEEE Trans. on Computers, vol. 55, no. 9, pp. 1188-1201, Sept. 2006.","title":"Taylor Expansion Diagrams: A Canonical Representation for Verification of Data Flow Designs","context":[{"sec":"sec1","text":"This paper introduces a systematic method to perform optimization of the initial design specification using a canonical, graph-based representation, called Taylor Expansion Diagram (TED) [2].","part":"1"},{"sec":"sec3","text":"TED is a graph-based representation for multi-variate polynomials [2], [13] obtained from Taylor expansion:\n.","part":"1"}],"links":{"documentLink":"/document/1668046","pdfSize":"1941KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"J. Guillot, E. Boutillon, D. Gomez-Prado, S. Askar, Q. Ren, and M. Ciesielski, \"Efficient Factorization of DSP Transforms using Taylor Expansion Diagrams\", in Design Automation and Test in Europe, DATE-06, 2006.","title":"Efficient Factorization of DSP Transforms using Taylor Expansion Diagrams","context":[{"sec":"sec1","text":" However, so far their scope was limited to linear expressions, such as linear DSP transforms and to the simplification of arithmetic expressions, without considering final scheduled implementation [3], [4].","part":"1"},{"sec":"sec3","text":"TED Linearization It has been shown that the TED structure allows for efficient factorization and decomposition of expressions modeled as linear multi-variate polynomials [3], [4].","part":"1"},{"sec":"sec4","text":" This is different than a straightforward minimization of the number of operations in the unscheduled DFG, which has been the subject of the known previous work [3], [4], [12].","part":"1"}],"links":{"documentLink":"/document/1656990","pdfSize":"95KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"M. Ciesielski, S Askar, D. Gomez-Prado, J. Guillot, and E. Boutillon, \"Data-Flow Transformations using Taylor Expansion Diagrams\", in Design Automation and Test in Europe, 2007, pp. 455-460.","title":"Data-Flow Transformations using Taylor Expansion Diagrams","context":[{"sec":"sec1","text":" However, so far their scope was limited to linear expressions, such as linear DSP transforms and to the simplification of arithmetic expressions, without considering final scheduled implementation [3], [4].","part":"1"},{"sec":"sec3","text":"TED Linearization It has been shown that the TED structure allows for efficient factorization and decomposition of expressions modeled as linear multi-variate polynomials [3], [4].","part":"1"},{"sec":"sec4","text":" This is different than a straightforward minimization of the number of operations in the unscheduled DFG, which has been the subject of the known previous work [3], [4], [12].","part":"1"},{"sec":"sec4","text":"The TED decomposition method described here extends the work of the original cut-based decomposition of Askar [4], which was based on the identification and selection of admissible cut sequences.","part":"1"}],"links":{"documentLink":"/document/4211839","pdfSize":"168KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"University of Massachusetts, Amherst, \"TDS - TED-based behavioral transformation system\", http://www.ecs.umass.edu/ece/labs/vlsicad/tds.html","context":[{"sec":"sec1","text":" The proposed method have been implemented in a software tool, TDS, available online [5].","part":"1"},{"sec":"sec6","text":"The TED decomposition described in this paper was implemented as part of a prototype system TDS [5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"M. Potkonjak and J. Rabaey, \"Optimizing Resource Utilization Using Transformations\", in IEEE Transactions on Computer Aided Design, 1994.","title":"Optimizing Resource Utilization Using Transformations","context":[{"sec":"sec2","text":" Several attempts have been made to provide optimizing transformations in high-level synthesis, HDL compilers [6], [7], and logic synthesis [8].","part":"1"}],"links":{"documentLink":"/document/265670","pdfSize":"1733KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"S. Gupta, N. Savoiu, N.D. Dutt, R.K. Gupta, and A. Nicolau, \"Using Global Code Motion to Improve the Quality of Results in High Level Synthesis\", IEEE Trans. on CAD, pp. 302-311, 2004.","title":"Using Global Code Motion to Improve the Quality of Results in High Level Synthesis","context":[{"sec":"sec2","text":" Several attempts have been made to provide optimizing transformations in high-level synthesis, HDL compilers [6], [7], and logic synthesis [8].","part":"1"}],"links":{"documentLink":"/document/1262466","pdfSize":"930KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"G. DeMicheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill, 94.","title":"Synthesis and Optimization of Digital Circuits","context":[{"sec":"sec2","text":" Several attempts have been made to provide optimizing transformations in high-level synthesis, HDL compilers [6], [7], and logic synthesis [8].","part":"1"},{"sec":"sec5","text":" Traditional methods known from logic synthesis can be used for this purpose [8].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"K. Wakabayashi, Cyber: High Level Synthesis System from Software into ASIC, pp. 127-151, Kluwer Academic Publishers, 1991.","title":"Cyber: High Level Synthesis System from Software into ASIC","context":[{"sec":"sec2","text":" While high-level synthesis systems, such as Cyber [9] and Spark [10], apply methods of code optimization, they do not rely on any canonical representation that would guarantee even local optimality of the transformations.","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"S. Gupta, R.K. Gupta, N.D. Dutt, and A. Nicolau, SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits, Kluwer Academic Publishers, 2004.","title":"SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits","context":[{"sec":"sec2","text":" While high-level synthesis systems, such as Cyber [9] and Spark [10], apply methods of code optimization, they do not rely on any canonical representation that would guarantee even local optimality of the transformations.","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"M. P\u00fcschel, J.M.F. Moura, J. Johnson, D. Padua, M. Veloso, B.W. Singer, J. Xiong, F. Franchetti, A. Ga\u010di\u0107, Y. Voronenko, K. Chen, R.W. Johnson, and N. Rizzolo, \"SPIRAL: Code Generation for DSP Transforms\", Proceedings of the IEEE, vol. 93, no. 2, 2005.","title":"SPIRAL: Code Generation for DSP Transforms","context":[{"sec":"sec2","text":" SPIRAL [11] generates optimized implementation of linear signal processing transforms, such as DFT, DCT, DWT, etc.","part":"1"}],"links":{"documentLink":"/document/1386651","pdfSize":"1860KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"A. Hosangadi, F. Fallah, and R. Kastner, \"Optimizing Polynomial Expressions by Algebraic Factorization and Common Subexpression Elimination\", in IEEE Transactions on CAD, Oct 2005, vol. 25, pp. 2012-2022.","title":"Optimizing Polynomial Expressions by Algebraic Factorization and Common Subexpression Elimination","context":[{"sec":"sec2","text":" Kernel-based decomposition, employed by logic synthesis, has been recently adapted to optimize polynomial expressions of linear DSP transforms and non-linear filters [12].","part":"1"},{"sec":"sec4","text":" This is different than a straightforward minimization of the number of operations in the unscheduled DFG, which has been the subject of the known previous work [3], [4], [12].","part":"1"},{"sec":"sec6","text":" Table 1 compares the implementation of a Savitzky-Golay (SG) filter using: 1) the original design; 2) the design produced by CSE decomposition system of [12]; and 3) produced by TDS.","part":"1"}],"links":{"documentLink":"/document/1677687","pdfSize":"453KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"D. Gomez-Prado, Q. Ren, S. Askar, M. Ciesielski, and E. Boutillon, \"Variable Ordering for Taylor Expansion Diagrams\", in IEEE Intl. High Level Design Validation and Test Workshop, HLDVT-04, 2004, pp. 55-59.","title":"Variable Ordering for Taylor Expansion Diagrams","context":[{"sec":"sec3","text":"TED is a graph-based representation for multi-variate polynomials [2], [13] obtained from Taylor expansion:\n.","part":"1"}],"links":{"documentLink":"/document/1431235","pdfSize":"376KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"A. Hooshmand, S. Shamshiri, M. Alisafaee, B. Alizadeh, P. Lotfi-Kamran, M. Naderi, and Z. Navabi, \"Binary Taylor Diagrams: an Efficient Implementation of Taylor Expansion Diagrams\", in ISCAS (1). 2005, pp. 424-427, IEEE.","title":"Binary Taylor Diagrams: An Efficient Implementation of Taylor Expansion Diagrams","context":[{"sec":"sec3","text":" For example, a binary Taylor expansion diagram, BTD, [14] was proposed as a means to improve the efficiency of the internal TED data structure.","part":"1"}],"links":{"documentLink":"/document/1464615","pdfSize":"178KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"Bijan Alizadeh, \"Word level Functional Coverage Computation\", in ASP-DAC, Fumiyasu Hirose, Ed. 2006, pp. 7-12, IEEE.","title":"Word level Functional Coverage Computation","context":[{"sec":"sec3","text":" Other, non-canonical TED-like forms have been used for the purpose of functional test generation for RTL designs [15].","part":"1"}],"links":{},"refType":"biblio","id":"ref15"},{"order":"16","text":"P. Coussy, C. Chavet, P. Bomel, D. Heller, E. Senn, and E. Martin, High Level Synthesis from Algorithm to Digital Circuits, Springer, 2008.","title":"High Level Synthesis from Algorithm to Digital Circuits","context":[{"sec":"sec6","text":" The design, written in C, is first compiled by a high-level synthesis system, GAUT, [16] [17]. to produce an initial data flow netlist.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-1-4020-8588-8"},"refType":"biblio","id":"ref16"},{"order":"17","text":"Universit\u00e9 de Bretagne Sud, Lab-STICC, \"GAUT, Architectural Synthesis Tool\", http://http://www-labsticc.univ-ubs.fr/www-gaut/, 2008.","context":[{"sec":"sec6","text":" The design, written in C, is first compiled by a high-level synthesis system, GAUT, [16] [17]. to produce an initial data flow netlist.","part":"1"}],"refType":"biblio","id":"ref17"}],"articleNumber":"5090643","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Optimizing data flow graphs to minimize hardware implementation","publisher":"IEEE","htmlAbstractLink":"/document/5090643/","displayDocTitle":"Optimizing data flow graphs to minimize hardware implementation","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090643/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090643","openAccessFlag":"F","title":"Optimizing data flow graphs to minimize hardware implementation","contentTypeDisplay":"Conferences","mlTime":"PT0.256421S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090651,"references":[{"order":"1","text":"H. Akkary, R. Rajwar, and S. Srinivasan. Checkpoint processing and recovery: Towards scalable large instruction window processors. In MICRO-36, 2003.","title":"Checkpoint processing and recovery: Towards scalable large instruction window processors","context":[{"sec":"sec2b","text":" We evaluate two checkpoint-rollback mechanisms, one that makes checkpoints explicitly [14], [13], [1] and one that saves them implicitly [10].","part":"1"}],"links":{"documentLink":"/document/1253246","pdfSize":"517KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"E. Alon and M. Horowitz. Integrated regulation for energy-efficient digital circuits. In CICC, 2007.","title":"Integrated regulation for energy-efficient digital circuits","context":[{"sec":"sec2d2","text":"Alon and Horowitz [2] propose a push-pull regulator topology that uses an additional higher-than-nominal supply voltage, comparator-based feedback, and a switched-source follower output stage to reduce supply noise.","part":"1"}],"links":{"documentLink":"/document/4405759","pdfSize":"324KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"H. Ando et al. A 1.3 GHz fifth generation SPARC64 microprocessor. IEEE JSSC, 38, 2003.","title":"A 1.3 GHz fifth generation SPARC64 microprocessor","context":[{"sec":"sec2b","text":" We use a recovery mechanism similar to the reactive mechanisms for processor error detection and correction that have been proposed for handling soft errors [3], [18].","part":"1"}],"links":{"documentLink":"/document/1234286","pdfSize":"624KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"K. Aygun et al. Power delivery for high-performance microprocessors. Intel Technology Journal, 9, Nov. 2005.","title":"Power delivery for high-performance microprocessors","context":[{"sec":"sec3","text":" We use a power delivery subsystem model based on the characteristics of the Pentium 4 package [4], which exhibits a mid-frequency resonance at 100MHz with a peak impedance of \\$5m\\Omega\\$.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1535/itj.0904.02"},"refType":"biblio","id":"ref4"},{"order":"5","text":"K. A. Bowman et al. Energy-efficient and metastability-immune timingerror detection and instruction replay-based recovery circuits for dynamic variation tolerance. In ISSCC, 2008.","title":"Energy-efficient and metastability-immune timingerror detection and instruction replay-based recovery circuits for dynamic variation tolerance","context":[{"sec":"sec3","text":" [5] show that removing a 10% operating voltage guardband leads to a 15% improvement in clock frequency.","part":"1"}],"links":{"documentLink":"/document/4523227","pdfSize":"651KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"D. Brooks et al. Power-aware microarchitecture: Design and modeling challenges for next-generation microprocessors. In IEEE-MICRO, 2000.","title":"Power-aware microarchitecture: Design and modeling challenges for next-generation microprocessors","context":[{"sec":"sec2d2","text":" We assume a 3% increase in power translates to a 1% decrease in performance [6].","part":"1"}],"links":{"documentLink":"/document/888701","pdfSize":"201KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In ISCA-27, 2000.","title":"Wattch: A framework for architectural-level power analysis and optimizations","context":[{"sec":"sec3","text":" The modified 8-way superscalar x86 SimpleScalar collects detailed cycle-accurate current profiles using Wattch [7].","part":"1"}],"links":{"documentLink":"/document/854380","pdfSize":"1421KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"E. Grochowski, D. Ayers, and V. Tiwari. Microarchitectural simulation and control of di/dt-induced power supply voltage variation. In HPCA-8, 2002.","title":"Microarchitectural simulation and control of di/dt-induced power supply voltage variation","context":[{"sec":"sec1","text":"A number of throttling mechanisms have been proposed to dampen sudden current swings, including frequency throttling, pipeline freezing, pipeline firing, issue ramping, and changing the number of the available memory ports [8], [12], [15], [16].","part":"1"},{"sec":"sec2d1","text":" Several kinds of throttling have been proposed [8], [12], [15], [16].","part":"1"},{"sec":"sec5","text":" [8] describe a voltage simulation capability based on cycle-by-cycle activity levels of each functional block, and they use the simulation result in a feedback mechanism to handle dI/dt emergencies.","part":"1"}],"links":{"documentLink":"/document/995694","pdfSize":"291KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"M. S. Gupta, K. Rangan, M. D. Smith, G.-Y. Wei, and D. M. Brooks. Towards a software approach to mitigate voltage emergencies. In ISLPED, 2007.","title":"Towards a software approach to mitigate voltage emergencies","context":[{"sec":"sec1","text":" We have previously shown that there is a strong correlation between voltage violations and microarchitectural events [9].","part":"1"},{"sec":"sec1","text":" Figure 1 shows the result of applying the categorization algorithm we previously used [9] to our suite of benchmarks from SPEC CPU2000.","part":"1"},{"sec":"sec2c","text":" Once an emergency has been flagged as frequently occurring, the triggering layer uses an event characterization algorithm [9] to determine the root cause of the emergency.","part":"1"}],"links":{"documentLink":"/document/5514265","pdfSize":"162KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"M. S. Gupta, K. Rangan, M. D. Smith, G.-Y. Wei, and D. M. Brooks. DeCoR: A delayed commit and rollback mechanism for handling inductive noise in processors. In HPCA-14, 2008.","title":"DeCoR: A delayed commit and rollback mechanism for handling inductive noise in processors","context":[{"sec":"sec1","text":" Unfortunately, the delay inherent in such feedback loops limits effectiveness and necessitates margins sufficiently large to allow time for the loop to respond [10].","part":"1"},{"sec":"sec2b","text":" We evaluate two checkpoint-rollback mechanisms, one that makes checkpoints explicitly [14], [13], [1] and one that saves them implicitly [10].","part":"1"},{"sec":"sec2b","text":"We previously used an implicit-checkpoint-rollback scheme based on delayed commit and rollback that speculatively buffers updates to the machine state for long enough to be sure that no emergency occurred while they were being computed [10].","part":"1"}],"links":{"documentLink":"/document/4658654","pdfSize":"373KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"N. James et al. Comparison of split-versus connected-core supplies in the POWER6 microprocessor. In ISSCC, 2007.","title":"Comparison of split-versus connected-core supplies in the POWER6 microprocessor","context":[{"sec":"sec1","text":" A recent paper on supply-noise analysis for a POWER6 processor [11] shows the need for timing margins that accommodate voltage fluctuations of more than 18% of nominal voltage (200mV dips at a nominal voltage of 1.1V).","part":"1"}],"links":{"documentLink":"/document/4242383","pdfSize":"312KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"R. Joseph, D. Brooks, and M. Martonosi. Control techniques to eliminate voltage emergencies in high performance processors. In HPCA-9, 2003.","title":"Control techniques to eliminate voltage emergencies in high performance processors","context":[{"sec":"sec1","text":"A number of throttling mechanisms have been proposed to dampen sudden current swings, including frequency throttling, pipeline freezing, pipeline firing, issue ramping, and changing the number of the available memory ports [8], [12], [15], [16].","part":"1"},{"sec":"sec2d1","text":" Several kinds of throttling have been proposed [8], [12], [15], [16].","part":"1"},{"sec":"sec3","text":" We calculate voltage variations by convolving the simulated current profiles with an impulse response of the power delivery subsystem [16], [12].","part":"1"},{"sec":"sec5","text":" [12] present a control-theoretic technique to handle voltage emergencies.","part":"1"}],"links":{"documentLink":"/document/1183526","pdfSize":"385KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"N. Kirman, M. Kirman, M. Chaudhuri, and J. Martinez. Checkpointed early load retirement. In HPCA-11, 2005.","title":"Checkpointed early load retirement","context":[{"sec":"sec2b","text":" We evaluate two checkpoint-rollback mechanisms, one that makes checkpoints explicitly [14], [13], [1] and one that saves them implicitly [10].","part":"1"}],"links":{"documentLink":"/document/1385925","pdfSize":"152KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"J. F. Mart\u00ednez et al. Cherry: Checkpointed early resource recycling in out-of-order microprocessors. In MICRO-35, 2002.","title":"Cherry: Checkpointed early resource recycling in out-of-order microprocessors","context":[{"sec":"sec2b","text":" We evaluate two checkpoint-rollback mechanisms, one that makes checkpoints explicitly [14], [13], [1] and one that saves them implicitly [10].","part":"1"}],"links":{"documentLink":"/document/1176234","pdfSize":"326KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"M. D. Powell and T. N. Vijaykumar. Pipeline muffling and a priori current ramping: architectural techniques to reduce high-frequency inductive noise. In ISLPED, 2003.","title":"Pipeline muffling and a priori current ramping: Architectural techniques to reduce high-frequency inductive noise","context":[{"sec":"sec1","text":"A number of throttling mechanisms have been proposed to dampen sudden current swings, including frequency throttling, pipeline freezing, pipeline firing, issue ramping, and changing the number of the available memory ports [8], [12], [15], [16].","part":"1"},{"sec":"sec2d1","text":" Several kinds of throttling have been proposed [8], [12], [15], [16].","part":"1"},{"sec":"sec5","text":" Powell and Vijaykumar handle high-frequency inductive noise using a pipeline muffling mechanism [15] and resonance tuning [16].","part":"1"}],"links":{"documentLink":"/document/1231866","pdfSize":"658KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"M. D. Powell and T. N. Vijaykumar. Exploiting resonant behavior to reduce inductive noise. In ISCA-28, 2004.","title":"Exploiting resonant behavior to reduce inductive noise","context":[{"sec":"sec1","text":"A number of throttling mechanisms have been proposed to dampen sudden current swings, including frequency throttling, pipeline freezing, pipeline firing, issue ramping, and changing the number of the available memory ports [8], [12], [15], [16].","part":"1"},{"sec":"sec2d1","text":" Several kinds of throttling have been proposed [8], [12], [15], [16].","part":"1"},{"sec":"sec3","text":" We calculate voltage variations by convolving the simulated current profiles with an impulse response of the power delivery subsystem [16], [12].","part":"1"},{"sec":"sec5","text":" Powell and Vijaykumar handle high-frequency inductive noise using a pipeline muffling mechanism [15] and resonance tuning [16].","part":"1"}],"links":{"documentLink":"/document/1310782","pdfSize":"324KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"V. J. Reddi, M. S. Gupta, G. Holloway, G.-Y. Wei, M. D. Smith, and D. Brooks. Voltage emergency prediction: Using signatures to reduce operating margins. In HPCA-15, 2009. (to appear).","title":"Voltage emergency prediction: Using signatures to reduce operating margins","context":[{"sec":"sec5","text":" In a separate study, we have shown that collecting activity history as a sequence of control flow events plus microarchitectural events enables throttling to suppress emergencies effectively [17].","part":"1"}],"links":{"documentLink":"/document/4798233","pdfSize":"426KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"N. J. Wang and S. J. Patel. ReStore: Symptom-based soft error detection in microprocessors. IEEE Trans. Dependable Secur. Comput., 3(3):188-201, 2006.","title":"ReStore: Symptom-based soft error detection in microprocessors","context":[{"sec":"sec2b","text":" We use a recovery mechanism similar to the reactive mechanisms for processor error detection and correction that have been proposed for handling soft errors [3], [18].","part":"1"}],"links":{"documentLink":"/document/1673379","pdfSize":"2325KB"},"refType":"biblio","id":"ref18"}],"articleNumber":"5090651","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"An event-guided approach to reducing voltage noise in processors","publisher":"IEEE","displayDocTitle":"An event-guided approach to reducing voltage noise in processors","htmlAbstractLink":"/document/5090651/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5090651/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090651","openAccessFlag":"F","title":"An event-guided approach to reducing voltage noise in processors","contentTypeDisplay":"Conferences","mlTime":"PT0.388215S","lastupdate":"2021-09-10","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090653,"references":[{"order":"1","text":"E. Beyne, \"3-D interconnection and Packaging: Impending Reality or still a Dream?,\" Conf. Solid-State Circuits, pp. 138-139, 2004","title":"3-D interconnection and Packaging: Impending Reality or still a Dream?","context":[{"sec":"sec1","text":"Recently many groups from academia [4], [6], [7], [11], [12], industry [8], [13] and research institutes [1] have put significant effort on designing and manufacturing 3-D systems.","part":"1"},{"sec":"sec1","text":" A survey of existing 3-D technologies is presented in [12], while the open issues for contemporary and upcoming fabrication processes are emphasized in [1].","part":"1"}],"links":{"documentLink":"/document/1332632","pdfSize":"531KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Benchmarks from Microelectronics Center of North Carolina","context":[],"refType":"biblio","id":"ref2"},{"order":"3","text":"J. Roy et al., \"Min-cut Floorplacement,\" IEEE Trans. on Computer- Aided Design, vol. 25, no. 7, pp. 1313-1326, 2006","title":"Min-cut Floorplacement","context":[{"sec":"sec3","text":" In contrast to existing approaches [3], [9], which focus on reducing the interlayer communication, our algorithm exhibits higher flexibility, as the cost functions can be tuned to satisfy the specifications of the systems.","part":"1"}],"links":{"documentLink":"/document/1634627","pdfSize":"1073KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"C. Ababei et al., \"Placement and Routing in 3-D Integrated Circuits,\" IEEE Design and Test, Vol.22, No.6, pp. 520-531,2005","title":"Placement and Routing in 3-D Integrated Circuits","context":[{"sec":"sec1","text":"Recently many groups from academia [4], [6], [7], [11], [12], industry [8], [13] and research institutes [1] have put significant effort on designing and manufacturing 3-D systems.","part":"1"},{"sec":"sec1","text":"In [4], the potential of a 3-D FPGA, based on 3-D Switch Boxes (SBs), is evaluated using analytic models.","part":"1"},{"sec":"sec1","text":" The first of these approaches includes devices, where all of the layers can be thought to be \u201cfunctional layers\u201d [4], [6], while in the second approach each of the layers is specialized (i.e., memory, switches, or logic) [11].","part":"1"},{"sec":"sec4","text":" We study the effect of employing layers composed by a limited number of 3-D SBs (as compared to existing approaches [4], [6]), while the spatial assignment of 3-D SBs across each layer is determined based on previous results [5].","part":"1"},{"sec":"sec4e","text":" This architecture is the existing approach for designing 3-D FPGAs [4], [6].","part":"1"},{"sec":"sec4e","text":"\nComparison results in terms of EDP for the MCNC benchmark applications: Implementation in 2-D and 3-D FPGAs with three layers where \\$K=30\\%\\$ and \\$K=100\\%\\$ [4] of interlayer communication fabric\n\n.","part":"1"},{"sec":"sec4e","text":" These results demonstrate that the proposed methodology for designing 3-D FPGAs with a reduced number of 3-D SBs, as well as the supporting CAD tools from the 3-D MEANDER Framework, can achieve comparable performance improvements with existing approaches [4], [6] where all of the SBs can form connections to the adjacent layers.","part":"1"}],"links":{"documentLink":"/document/1541914","pdfSize":"307KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"K. Siozios, A. Bartzas, and D. Soudris, \"Architecture-Level Exploration of Alternative Interconnection Schemes Targeting 3D FPGAs: A Software-Supported Methodology,\" International Journal of Reconfigurable Computing, Vol. 2008, Article ID 764942, doi:10.1 155/2008/764942","title":"Architecture-Level Exploration of Alternative Interconnection Schemes Targeting 3D FPGAs: A Software-Supported Methodology","context":[{"sec":"sec3","text":" A tool flow that embodies this methodology named 3-D MEANDER Framework has been developed [5].","part":"1"},{"sec":"sec3","text":"In order to automate the first step of the proposed methodology, we employ the CAD tool presented in [5].","part":"1"},{"sec":"sec3","text":" This step is implemented by our P&R tool, named 3DPRO [5].","part":"1"},{"sec":"sec4","text":" We study the effect of employing layers composed by a limited number of 3-D SBs (as compared to existing approaches [4], [6]), while the spatial assignment of 3-D SBs across each layer is determined based on previous results [5].","part":"1"},{"sec":"sec4e","text":" Based on previous results [5], we have shown that when a 3-D FPGA is composed of three layers and \\$K=30\\%\\$ 3-D SBs, the interlayer routing resources are more efficiently utilized.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1155/2008/764942"},"refType":"biblio","id":"ref5"},{"order":"6","text":"S. Das et al., \"Technology, Performance, and Computer Aided Design of Three Dimensional Integrated Circuits,\" Int. Symp. on Physical Design, pp. 108-115, 2004","title":"Technology, Performance, and Computer Aided Design of Three Dimensional Integrated Circuits","context":[{"sec":"sec1","text":"Recently many groups from academia [4], [6], [7], [11], [12], industry [8], [13] and research institutes [1] have put significant effort on designing and manufacturing 3-D systems.","part":"1"},{"sec":"sec1","text":"A tool flow regarding the application implementation onto 3-D ICs is discussed in [6].","part":"1"},{"sec":"sec1","text":" The first of these approaches includes devices, where all of the layers can be thought to be \u201cfunctional layers\u201d [4], [6], while in the second approach each of the layers is specialized (i.e., memory, switches, or logic) [11].","part":"1"},{"sec":"sec4","text":" We study the effect of employing layers composed by a limited number of 3-D SBs (as compared to existing approaches [4], [6]), while the spatial assignment of 3-D SBs across each layer is determined based on previous results [5].","part":"1"},{"sec":"sec4e","text":" This architecture is the existing approach for designing 3-D FPGAs [4], [6].","part":"1"},{"sec":"sec4e","text":" These results demonstrate that the proposed methodology for designing 3-D FPGAs with a reduced number of 3-D SBs, as well as the supporting CAD tools from the 3-D MEANDER Framework, can achieve comparable performance improvements with existing approaches [4], [6] where all of the SBs can form connections to the adjacent layers.","part":"1"}],"links":{},"refType":"biblio","id":"ref6"},{"order":"7","text":"A. Rahman et al., \"Wiring Requirement and Three-Dimensional Integration Technology for Field Programmable Gate Arrays,\" IEEE Trans. on VLSI, Vol. 11, No 1, pp. 44-54,2003","title":"Wiring Requirement and Three-Dimensional Integration Technology for Field Programmable Gate Arrays","context":[{"sec":"sec1","text":"Recently many groups from academia [4], [6], [7], [11], [12], industry [8], [13] and research institutes [1] have put significant effort on designing and manufacturing 3-D systems.","part":"1"}],"links":{"documentLink":"/document/1191315","pdfSize":"600KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"S. Gupta, M. Hilbert, S. Hong, and R. Patti, \"Techniques for Producing 3-D ICs with High-Density Interconnect,\" Int. Conf. VLSI Multi-Level Interconnection Conference, 2004","title":"Techniques for Producing 3-D ICs with High-Density Interconnect","context":[{"sec":"sec1","text":"Recently many groups from academia [4], [6], [7], [11], [12], industry [8], [13] and research institutes [1] have put significant effort on designing and manufacturing 3-D systems.","part":"1"},{"sec":"sec1","text":" A few companies [8], [13] develop 3-D ICs by stacking wafers, where the distance between the layers is determined by the wafer thickness.","part":"1"},{"sec":"sec4c","text":" The employed experimental setup can be summarized, as follows:\n\n\u2022The 3-D FPGA consists of up to four functional layers.\n\u2022The hardware resources among layers are identical.\n\u2022The interlayer connections are realized inside 3-D SBs.\n\u2022The RLC parameters (shown in Table I) for the interlayer fabric are extracted from the state-of-the-art solutions published in literature [8], [15].","part":"1"},{"sec":"sec4c","text":"The RLC parameters (shown in Table I) for the interlayer fabric are extracted from the state-of-the-art solutions published in literature [8], [15].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"N. Selvakkumaran and G. Karypis, \"Multiobjective Hypergraph-Partitioning Algorithms for Cut and Maximum Subdomain-Degree Minimization,\" IEEE Trans. on CAD of Integrated Circuits and Systems, Vol. 25, No.3, pp.504-S 17, March 2006","context":[{"sec":"sec3","text":" In contrast to existing approaches [3], [9], which focus on reducing the interlayer communication, our algorithm exhibits higher flexibility, as the cost functions can be tuned to satisfy the specifications of the systems.","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"V. Betz, J. Rose, and A. Marquardt, \"Architecture and CAD for Deep-Submicron FPGAs,\" Kluwer Academic Publishers, 1999.","title":"Architecture and CAD for Deep-Submicron FPGAs","context":[{"sec":"sec1","text":" The implementation of applications onto this architecture is supported by a CAD tool based on [10].","part":"1"},{"sec":"sec2","text":" For our case study, the functionality of the employed SBs is similar to the SBs in Xilinx FPGAs [10].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-1-4615-5145-4"},"refType":"biblio","id":"ref10"},{"order":"11","text":"M. Lin et al., \"Performance Benefits of Monolithically Stacked 3-D- FPGA,\" Int. Symp. on FPGA, pp. 113-122, 2006","title":"Performance Benefits of Monolithically Stacked 3-D- FPGA","context":[{"sec":"sec1","text":"Recently many groups from academia [4], [6], [7], [11], [12], industry [8], [13] and research institutes [1] have put significant effort on designing and manufacturing 3-D systems.","part":"1"},{"sec":"sec1","text":" The first of these approaches includes devices, where all of the layers can be thought to be \u201cfunctional layers\u201d [4], [6], while in the second approach each of the layers is specialized (i.e., memory, switches, or logic) [11].","part":"1"}],"links":{"documentLink":"/document/4068928","pdfSize":"817KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"V. F. Pavlidis and E. G. Friedman, \"Three-Dimensional Integrated Circuit Design,\" Morgan Kaufmann Publishers, 2009","title":"Three-Dimensional Integrated Circuit Design","context":[{"sec":"sec1","text":" A solution to this drawback can be achieved by three-dimensional (3-D) integration, which practically eliminates the long interconnects [12].","part":"1"},{"sec":"sec1","text":"Recently many groups from academia [4], [6], [7], [11], [12], industry [8], [13] and research institutes [1] have put significant effort on designing and manufacturing 3-D systems.","part":"1"},{"sec":"sec1","text":" A survey of existing 3-D technologies is presented in [12], while the open issues for contemporary and upcoming fabrication processes are emphasized in [1].","part":"1"}],"links":{"documentLink":"/document/4796277","pdfSize":"1120KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"A. Topol et al., \"Three-Dimensional Integrated Circuits,\" IBM Journal Resources & Development, Vol. 50, 2006","title":"Three-Dimensional Integrated Circuits","context":[{"sec":"sec1","text":"Recently many groups from academia [4], [6], [7], [11], [12], industry [8], [13] and research institutes [1] have put significant effort on designing and manufacturing 3-D systems.","part":"1"},{"sec":"sec1","text":" A few companies [8], [13] develop 3-D ICs by stacking wafers, where the distance between the layers is determined by the wafer thickness.","part":"1"}],"links":{"documentLink":"/document/5388751","pdfSize":"790KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"K. Leijten-Nowak and J. van Meerbergen, \"An FPGA Architecture with Enhanced Datapath Functionality,\" Int. Symp. on FPGA, pp.195-204, 2003","title":"An FPGA Architecture with Enhanced Datapath Functionality","context":[],"refType":"biblio","id":"ref14"},{"order":"15","text":"C.-T. Chiu, S.-M. Wu, and C-P. Hung, \"High Speed Electrical Performance Comparison between Bump with RDL and Wire Bond Technologies,\" Int. Symp. on Electronic Materials and Packaging, pp. 83-88, 2002","title":"High Speed Electrical Performance Comparison between Bump with RDL and Wire Bond Technologies","context":[{"sec":"sec4c","text":" The employed experimental setup can be summarized, as follows:\n\n\u2022The 3-D FPGA consists of up to four functional layers.\n\u2022The hardware resources among layers are identical.\n\u2022The interlayer connections are realized inside 3-D SBs.\n\u2022The RLC parameters (shown in Table I) for the interlayer fabric are extracted from the state-of-the-art solutions published in literature [8], [15].","part":"1"},{"sec":"sec4c","text":"The RLC parameters (shown in Table I) for the interlayer fabric are extracted from the state-of-the-art solutions published in literature [8], [15].","part":"1"}],"links":{"documentLink":"/document/1188817","pdfSize":"304KB"},"refType":"biblio","id":"ref15"}],"articleNumber":"5090653","formulaStrippedArticleTitle":"A software-supported methodology for exploring interconnection architectures targeting 3-D FPGAs","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","xploreDocumentType":"Conference Publication","htmlAbstractLink":"/document/5090653/","displayDocTitle":"A software-supported methodology for exploring interconnection architectures targeting 3-D FPGAs","isDynamicHtml":true,"isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090653/","articleId":"5090653","openAccessFlag":"F","title":"A software-supported methodology for exploring interconnection architectures targeting 3-D FPGAs","contentTypeDisplay":"Conferences","mlTime":"PT0.211664S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090655,"references":[{"order":"1","text":"Syed Zahid Ahmed, Michael Fernandez, Gilles Sassatelli, Lionel Torres, \"eFPGA architecture explorations: CAD & Silicon analysis of beyond 90nm technologies to investigate new dimensions of future innovations\", ReCoSoC'08, July 9-11, Barcelona, pp. 17-24","context":[{"sec":"sec1","text":" But reduction in static power comes with the trade off in speed [1] which is of fundamental importance to cope with ever increasing processing power demands.","part":"1"},{"sec":"sec2a","text":" We have discussed more details about it in [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"www.arc.com","context":[{"sec":"sec1","text":" We got the inspiration from state of the art solutions of ARC\u00ae [2] and Tensilica\u00ae [3] which are widely used in consumer electronics products.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"www.tensilica.com","context":[{"sec":"sec1","text":" We got the inspiration from state of the art solutions of ARC\u00ae [2] and Tensilica\u00ae [3] which are widely used in consumer electronics products.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"F. Campi et al, \"A Reconfigurable Processor for Embedded Applications\", ISSCC 2003","context":[{"sec":"sec1","text":" A prominent example is XiRisc [4], several others e.g.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"J. Hauser et al, \"Garp: a MIPS processor with a reconfigurable coprocessor\", FCCM97","context":[{"sec":"sec1","text":" GARPH [5], PipeRench [6] etc. can be analyzed on internet.","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"S.C. Goldstein et al, \"A reconfigurable Architecture and Compiler\", IEEE Computer, 2000","title":"A reconfigurable Architecture and Compiler","context":[{"sec":"sec1","text":" GARPH [5], PipeRench [6] etc. can be analyzed on internet.","part":"1"}],"links":{"documentLink":"/document/839324","pdfSize":"360KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"LEON3, Gaisler research www.gaisler.com","title":"LEON3, Gaisler research","context":[{"sec":"sec1","text":"For the processor we chose LEON3 [7] because it is close in standard and quality like basic commercial processors of ARM\u00ae and MIPS\u00ae.","part":"1"},{"sec":"sec2b","text":"The LEON3 [7] is a configurable processor written in VHDL.","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"Sparc V8 manual : www. sparc.com/standards/V8.pdf","title":"Sparc V8 manual","context":[{"sec":"sec2b","text":" We created the entire interface based on the SPARC V8 manual [8] based on which LEON processor is designed.","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"SimpleScaler : www.simplescalar.com","title":"SimpleScaler","context":[{"sec":"sec2c","text":" We profile the application with our profiling tool which we have created with the help of SimpleScalar modeling tool which analyzes the application on a MIPS like model [9].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"www.mentor.com/products/esl/","context":[{"sec":"sec2c","text":" For this issue we created the VHDL source for programming eFPGA both with hand coded optimal VHDL and also using Catapult\u2122 for obtaining VHDL/Verilog directly from the ANSI C source [10].","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"CMP (Circuits Multi-Projects) http://cmp.imag.fr","title":"CMP (Circuits Multi-Projects)","context":[{"sec":"sec4","text":" Table 4 presents our synthesis results of LEON3 processor core (no FPU) on 65nm LPLVT (Low Power Low Voltage Threshold) process libraries of ST Microelectronics\u00ae provided by CMP [11].","part":"1"},{"sec":"sec4","text":" For SRAM memory blocks for Cache memory we used 65nm High Density low leakage memory blocks of STMicroelectronics\u00ae provided by CMP [11].","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"I. Kuon and J. Rose, \"Measuring the Gap between FPGAs and ASICs\" IEEE Transactions on CAD of Integrated Circuits and Systems, Vol. 26, NO. 2, FEBRUARY 2007, pp. 203-215","title":"Measuring the Gap between FPGAs and ASICs","context":[{"sec":"sec5","text":" Some nice guidelines are also obtained from academic research for importance of hard macro blocks [12] and use of custom cells to improve logic density of eFPGAs compared to pure soft core [13].","part":"1"}],"links":{"documentLink":"/document/4068926","pdfSize":"258KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"V. Aken'Ova, G. Lemieux, R. Saleh, \"An Improved Soft eFPGA Design and Implementation Strategy\", Custom Integrated Circuits Conference, San Jose, California, pp. 179-182, September 2005.","title":"An Improved Soft eFPGA Design and Implementation Strategy","context":[{"sec":"sec5","text":" Some nice guidelines are also obtained from academic research for importance of hard macro blocks [12] and use of custom cells to improve logic density of eFPGAs compared to pure soft core [13].","part":"1"}],"links":{"documentLink":"/document/1568636","pdfSize":"409KB"},"refType":"biblio","id":"ref13"}],"articleNumber":"5090655","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Exploration of power reduction and performance enhancement in LEON3 processor with ESL reprogrammable eFPGA in processor pipeline and as a co-processor","publisher":"IEEE","htmlAbstractLink":"/document/5090655/","displayDocTitle":"Exploration of power reduction and performance enhancement in LEON3 processor with ESL reprogrammable eFPGA in processor pipeline and as a co-processor","isStaticHtml":true,"htmlLink":"/document/5090655/","isConference":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090655","openAccessFlag":"F","title":"Exploration of power reduction and performance enhancement in LEON3 processor with ESL reprogrammable eFPGA in processor pipeline and as a co-processor","contentTypeDisplay":"Conferences","mlTime":"PT0.233173S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090657,"references":[{"order":"1","text":"A. Koelbl and C. Pixley, \"Constructing efficient formal models from high-level descriptions using symbolic simulation,\" Int. J. Parallel Program., vol. 33, no. 6, pp. 645-666, 2005.","title":"Constructing efficient formal models from high-level descriptions using symbolic simulation","context":[{"sec":"sec1","text":" In our case, this representation is a word-level data-flow-graph (DFG) [1].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/s10766-005-8910-3"},"refType":"biblio","id":"ref1"},{"order":"2","text":"A. Koelbl, Y. Lu, and A. Mathur, \"Embedded tutorial: formal equivalence checking between system-level models and rtl,\" in ICCAD '05: Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design. IEEE Computer Society, 2005, pp. 965-971.","title":"Embedded tutorial: Formal equivalence checking between system-level models and rtl","context":[{"sec":"sec1","text":" For the proof engine, the two DFGs must be combined such that timing differences are eliminated ([2]), thereby reducing the problem to a cycle-accurate equivalence check.","part":"1"}],"links":{"documentLink":"/document/1560201","pdfSize":"207KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"A. Koelbl, J. R. Burch, and C. Pixley, \"Memory modeling in esl-rtl equivalence checking,\" in DAC '07: Proceedings of the 44th annual conference on Design automation. ACM, 2007, pp. 205-209.","title":"Memory modeling in esl-rtl equivalence checking","context":[{"sec":"sec1","text":" Details on how the DFG is constructed for the induction proof is beyond the scope of this paper ([3]).","part":"1"}],"links":{},"refType":"biblio","id":"ref3"},{"order":"4","text":"\"Minisat sat solver,\" http://minisat.se/.","title":"Minisat sat solver","context":[{"sec":"sec3","text":" In state-of-the-art SAT solvers the basic DPLL algorithm is enhanced using various techniques such as two-watched literal scheme for efficient Boolean Constraint Propagation, conflict driven learning, non-chronological back-tracking, rapid restarts, conflict clause minimization, variable activity based decision, pre-processing, and phase saving [4]\u2013.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"J. P. Marques-Silva and K. A. Sakallah, \"GRASP - A New Search Algorithm for Satisfiability,\" in Proceedings of IEEE/ACM International Conference on Computer-Aided Design, November 1996, pp. 220-227.","title":"GRASP - A New Search Algorithm for Satisfiability","context":[{"sec":"sec3","text":" In state-of-the-art SAT solvers the basic DPLL algorithm is enhanced using various techniques such as two-watched literal scheme for efficient Boolean Constraint Propagation, conflict driven learning, non-chronological back-tracking, rapid restarts, conflict clause minimization, variable activity based decision, pre-processing, and phase saving [4]\u2013[5].","part":"1"}],"links":{"documentLink":"/document/569607","pdfSize":"868KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"M. W. Moskewicz, C. F. Madigan, Y. Zhao, L. Zhang, and S. Malik, \"Chaff: Engineering an efficient SAT solver,\" in Design Automation Conference (DAC'01), June 2001, pp. 530-535.","title":"Chaff: Engineering an efficient SAT solver","context":[{"sec":"sec3","text":" In state-of-the-art SAT solvers the basic DPLL algorithm is enhanced using various techniques such as two-watched literal scheme for efficient Boolean Constraint Propagation, conflict driven learning, non-chronological back-tracking, rapid restarts, conflict clause minimization, variable activity based decision, pre-processing, and phase saving [4]\u2013[6].","part":"1"}],"links":{"documentLink":"/document/935565","pdfSize":"591KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"K. Pipatsrisawat and A. Darwiche, \"A lightweight component caching scheme for satisfiability solvers,\" in SAT, 2007, pp. 294-299.","title":"A lightweight component caching scheme for satisfiability solvers","context":[{"sec":"sec3","text":" In state-of-the-art SAT solvers the basic DPLL algorithm is enhanced using various techniques such as two-watched literal scheme for efficient Boolean Constraint Propagation, conflict driven learning, non-chronological back-tracking, rapid restarts, conflict clause minimization, variable activity based decision, pre-processing, and phase saving [4]\u2013[7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-3-540-72788-0_28"},"refType":"biblio","id":"ref7"},{"order":"8","text":"N. E\u00e9n and A. Biere, \"Effective Preprocessing in SAT Through Variable and Clause Elimination.\" in SAT, 2005, pp. 61-75.","title":"Effective Preprocessing in SAT Through Variable and Clause Elimination","context":[{"sec":"sec3","text":" In state-of-the-art SAT solvers the basic DPLL algorithm is enhanced using various techniques such as two-watched literal scheme for efficient Boolean Constraint Propagation, conflict driven learning, non-chronological back-tracking, rapid restarts, conflict clause minimization, variable activity based decision, pre-processing, and phase saving [4]\u2013[8].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"P. Manolios, S. K. Srinivasan, and D. Vroon, \"Automatic memory reductions for rtl model verification,\" in ICCAD 2006: ACM-IEEE International Conference on Computer Aided Design, 2006.","title":"Automatic memory reductions for rtl model verification","context":[{"sec":"sec4","text":" Some eager SMT solvers are BAT [9], STP[10], Boolector[11], Beaver [12].","part":"1"}],"links":{"documentLink":"/document/4110123","pdfSize":"10794KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"V. Ganesh and D. L. Dill, \"A decision procedure for bit-vectors and arrays,\" in Computer Aided Verification (CAV '07). Berlin, Germany: Springer-Verlag, July 2007.","title":"A decision procedure for bit-vectors and arrays","context":[{"sec":"sec4","text":" Some eager SMT solvers are BAT [9], STP[10], Boolector[11], Beaver [12].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-3-540-73368-3_52"},"refType":"biblio","id":"ref10"},{"order":"11","text":"\"Boolector , http://fmv.jku.at/boolector/.\" [12] \"Beaver smt solver,\" http://uclid.eecs.berkeley.edu/Beaver/.","context":[{"sec":"sec4","text":" Some eager SMT solvers are BAT [9], STP[10], Boolector[11], Beaver [12].","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"R. Nieuwenhuis, A. Oliveras, and C. Tinelli, \"Solving SAT and SAT Modulo Theories: From an abstract Davis-Putnam-Logemann-Loveland procedure to DPLL(T),\" J. ACM, vol. 53, no. 6, pp. 937-977, 2006.","title":"Solving SAT and SAT Modulo Theories: From an abstract Davis-Putnam-Logemann-Loveland procedure to DPLL(T)","context":[{"sec":"sec4","text":" Some eager SMT solvers are BAT [9], STP[10], Boolector[11], Beaver [12].","part":"1"}],"links":{},"refType":"biblio","id":"ref12"},{"order":"13","text":"W. Backes, \"A new interval approximation supporting bit operations and byte access,\" 2006.","title":"A new interval approximation supporting bit operations and byte access","context":[{"sec":"sec4","text":" There are many variations and optimizations possible on the basic technique (see [13] for a survey).","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"C. Barrett and S. Berezin, \"CVC Lite: A new implementation of the cooperating validity checker,\" in 16th International Conference on Computer Aided Verification, CAV'04, 2004.","title":"CVC Lite: A new implementation of the cooperating validity checker","context":[{"sec":"sec5","text":"Interval analysis [14] computes a range interval for each word-level DFG node.","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"\"Softfloat library,\" http://jhauser.us/arithmetic/SoftFloat. html.","title":"Softfloat library","context":[{"sec":"sec5","text":" Instead, they try to reduce a subgraph to a normal form [15].","part":"1"}],"refType":"biblio","id":"ref15"}],"articleNumber":"5090657","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Solver technology for system-level to RTL equivalence checking","publisher":"IEEE","displayDocTitle":"Solver technology for system-level to RTL equivalence checking","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090657/","htmlAbstractLink":"/document/5090657/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090657","openAccessFlag":"F","title":"Solver technology for system-level to RTL equivalence checking","contentTypeDisplay":"Conferences","mlTime":"PT0.363974S","lastupdate":"2021-09-10","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090661,"references":[{"order":"1","text":"S. Bahukudumbi and K. Chakrabarty. Wafer-Level Modular Testing of Core-Based SoCs. IEEE Transactions on VLSI Systems, 15(10):1144-1154, 2007.","title":"Wafer-Level Modular Testing of Core-Based SoCs","context":[{"sec":"sec3a","text":" For example, if a different TAM routing strategy is used [22], partial pre-bond testing is applied [1] or multi-site testing is considered [10].","part":"1"}],"links":{"documentLink":"/document/4303118","pdfSize":"864KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"K. Banerjee, S. J. Souri, P. Kapur, and K. C. Saraswat. 3-D ICs: A Novel Chip Design for Improving Deep-Submicrometer Interconnect Performance and Systems-on-Chip Integration. Proceedings of the IEEE, 89(5):602-633, 2001.","title":"3-D ICs: A Novel Chip Design for Improving Deep-Submicrometer Interconnect Performance and Systems-on-Chip Integration","context":[{"sec":"sec1","text":" Three-dimensional (3D) technology that provide abundant interconnect resources has been proposed as a promising solution to resolve this problem [2].","part":"1"}],"links":{"documentLink":"/document/929647","pdfSize":"716KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"W. Davis et al.. Demystifying 3D ICs: The Pros and Cons of Going Vertical. IEEE Design & Test, pp. 498-510, 2005.","title":"Demystifying 3D ICs: The Pros and Cons of Going Vertical","context":[{"sec":"sec1","text":" First of all, by stacking planar circuit layers at micrometer distances and using through-silicon vias (TSVs) to interconnect them (as shown in Fig. 1), wire lengths can be dramatically reduced, thus leading to improved performance and less communication energy [3], [16].","part":"1"},{"sec":"sec1","text":" However, without \u201cknown good die\u201d information, the yield of the 3D chips can be quite low, especially when the die size is large and/or the defect density is high [3].","part":"1"}],"links":{"documentLink":"/document/1541910","pdfSize":"586KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"T. Fukushima, Y. Yamada, H. Kikuchi, and M. Koyanagi. New Three-Dimensional Integration Technology Using Chip-to-Wafer Bonding to Achieve Ultimate Super-Chip Integration. Janpaese Journal of Applied Physics Part 1, 45(4B):3030, 2006.","context":[{"sec":"sec1","text":"3D ICs can be built in several manners: wafer-to-wafer (W2W) bonding [23], die-to-wafer (D2W) bonding (for 3D ICs built on two semiconductor wafers) [4], or die-to-die (D2D) bonding [14].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"S. Goel and E. Marinissen. Layout-driven SOC test architecture design for test time and wire length minimization. In Proceedings IEEE/ACM Design, Automation and Test in Europe, pp. 738-743, 2003.","title":"Layout-driven SOC test architecture design for test time and wire length minimization","context":[{"sec":"sec3a","text":" For each segment (or TAM that is on one layer only), we use the algorithm in [5] to compute its wire length11Note that additional pads (APs) and wires (dash lines in Fig. 2) for test may be necessary when reusing chip-level TAMs for wafer-level testing.","part":"1"}],"links":{"documentLink":"/document/1253695","pdfSize":"389KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"S. K. Goel and E. J. Marinissen. Effective and Efficient Test Architecture Design for SOCs. In Proceedings IEEE International Test Conference (ITC), pp. 529-538, 2002.","title":"Effective and Efficient Test Architecture Design for SOCs","context":[{"sec":"sec2","text":"Modular testing using dedicated bus-based TAMs, such as Test Bus [18] and TestRail [6], is the most popular test strategy for large SoC devices [26].","part":"1"},{"sec":"sec2","text":" The test architecture design and optimization problem for two-dimensional (2D) SoCs, which considers to reduce testing time and the amount of on-chip DfT resources (both logic and routing), has been subject to extensive research in the literature (e.g., [6], [8], [11], [13], [24], [25], [28]).","part":"1"},{"sec":"sec4a","text":" To reduce computational time, prior work mainly resorts to deterministic heuristics to address this problem (e.g., [6], [8], [11], [13], [24], [25], [28]).","part":"1"},{"sec":"sec4a","text":" Consequently, greedily optimizing the bottleneck TAM by assigning cores to different TAMs and/or allocating more TAM wires to the bottleneck TAM can lead to close-to-optimal solution [6].","part":"1"},{"sec":"sec4c","text":" Similar to [6], this procedure iteratively assign one-bit wire \\$(b=1)\\$ to a TAM that leads to the lowest total test cost (Line 6).","part":"1"},{"sec":"sec5a","text":"We compare the proposed algorithm with two baseline solutions, constructed from a traditional 2D optimization algorithm TR-ARCHITECT [6].","part":"1"}],"links":{"documentLink":"/document/1041803","pdfSize":"763KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"S. Gupta, M. Hilbert, S. Hong, and R. Patti. Techniques for Producing 3D ICs with High-Density Interconnect. In Proceedings of the 21st International VLSI Multilevel Interconnection Conference, 2004.","title":"Techniques for Producing 3D ICs with High-Density Interconnect","context":[{"sec":"sec1","text":" However, recent work has shown that the size of TSVs can be reduced to the \\$\\mu m^{2}\\$ range [7] and the number of TSVs that can be fabricated on-chip is in the order of millions per \\$cm^2\\$ with technology advancement [14].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"Y. Huang et al. Optimal Core Wrapper Width Selection and SOC Test Scheduling Based on 3-D Bin Packing Algorithm. In Proceedings IEEE International Test Conference (ITC), pp. 74-82, 2002.","title":"Optimal Core Wrapper Width Selection and SOC Test Scheduling Based on 3-D Bin Packing Algorithm","context":[{"sec":"sec2","text":" The test architecture design and optimization problem for two-dimensional (2D) SoCs, which considers to reduce testing time and the amount of on-chip DfT resources (both logic and routing), has been subject to extensive research in the literature (e.g., [6], [8], [11], [13], [24], [25], [28]).","part":"1"},{"sec":"sec4a","text":" To reduce computational time, prior work mainly resorts to deterministic heuristics to address this problem (e.g., [6], [8], [11], [13], [24], [25], [28]).","part":"1"}],"links":{"documentLink":"/document/1041747","pdfSize":"547KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"V. Iyengar, K. Chakrabarty, and E. J. Marinissen. Co-Optimization of Test Wrapper and Test Access Architecture for Embedded Cores. Journal of Electronic Testing: Theory and Applications, 18(2):213-230, Apr. 2002.","title":"Co-Optimization of Test Wrapper and Test Access Architecture for Embedded Cores","context":[{"sec":"sec3b","text":" Note, test wrapper design and optimization is a subproblem of the above problem, and we use the algorithm in [9] to address it.","part":"1"},{"sec":"sec4a","text":"The test architecture design and optimization problem for 2D SoCs has been proven to be a NP-hard problem [9].","part":"1"},{"sec":"sec4c","text":"With given number of TAMs and the core assignment for each TAM, it might be possible to obtain the optimal TAM width allocation using techniques such as linear programming (e.g., [9]).","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1023/A:1014916913577"},"refType":"biblio","id":"ref9"},{"order":"10","text":"V. Iyengar, S. K. Goel, K. Chakrabarty, and E. J. Marinissen. Test Resource Optimization for Multi-Site Testing of SOCs Under ATE Memory Depth Constraints. In Proceedings IEEE International Test Conference (ITC), pp. 1159-1168, 2002.","title":"Test Resource Optimization for Multi-Site Testing of SOCs Under ATE Memory Depth Constraints","context":[{"sec":"sec3a","text":" For example, if a different TAM routing strategy is used [22], partial pre-bond testing is applied [1] or multi-site testing is considered [10].","part":"1"}],"links":{"documentLink":"/document/1041874","pdfSize":"756KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"E. Larsson and Z. Peng. A Reconfigurable Power-Conscious Core Wrapper and its Application to SOC Test Scheduling. In Proceedings IEEE International Test Conference (ITC), pp. 1135-1144, 2003.","title":"A Reconfigurable Power-Conscious Core Wrapper and its Application to SOC Test Scheduling","context":[{"sec":"sec2","text":" The test architecture design and optimization problem for two-dimensional (2D) SoCs, which considers to reduce testing time and the amount of on-chip DfT resources (both logic and routing), has been subject to extensive research in the literature (e.g., [6], [8], [11], [13], [24], [25], [28]).","part":"1"},{"sec":"sec4a","text":" To reduce computational time, prior work mainly resorts to deterministic heuristics to address this problem (e.g., [6], [8], [11], [13], [24], [25], [28]).","part":"1"}],"links":{"documentLink":"/document/1271102","pdfSize":"966KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"D. L. Lewis and H.-H. S. Lee. A Scan-Island Based Design Enabling Pre-bond Testability in Die-Stacked Microprocessors. In Proceedings IEEE International Test Conference (ITC), paper 21.2, 2007.","title":"A Scan-Island Based Design Enabling Pre-bond Testability in Die-Stacked Microprocessors","context":[{"sec":"sec1","text":" Lewis and Lee [12] proposed a scan-island based design to enable pre-bond test for incomplete circuit at the architecture level.","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"Q. Xu and N. Nicolici. Delay fault testing of core-based system-son-a-chip. In Proceedings IEEE/ACM Design, Autmation and Test in Europe (DATE), pp. 744-749, 2003.","title":"Delay fault testing of core-based system-son-a-chip","context":[{"sec":"sec2","text":" The test architecture design and optimization problem for two-dimensional (2D) SoCs, which considers to reduce testing time and the amount of on-chip DfT resources (both logic and routing), has been subject to extensive research in the literature (e.g., [6], [8], [11], [13], [24], [25], [28]).","part":"1"},{"sec":"sec4a","text":" To reduce computational time, prior work mainly resorts to deterministic heuristics to address this problem (e.g., [6], [8], [11], [13], [24], [25], [28]).","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"G. Loh, Y. Xie, and B. Black. Processor Design in 3D Die-Stacking Technologies. IEEE Micro, pp. 31-48, 2007.","title":"Processor Design in 3D Die-Stacking Technologies","context":[{"sec":"sec1","text":"3D ICs can be built in several manners: wafer-to-wafer (W2W) bonding [23], die-to-wafer (D2W) bonding (for 3D ICs built on two semiconductor wafers) [4], or die-to-die (D2D) bonding [14].","part":"1"},{"sec":"sec1","text":" The main advantage of W2W bonding is the simplicity of the manufacturing process [14].","part":"1"},{"sec":"sec1","text":" However, recent work has shown that the size of TSVs can be reduced to the \\$\\mu m^{2}\\$ range [7] and the number of TSVs that can be fabricated on-chip is in the order of millions per \\$cm^2\\$ with technology advancement [14].","part":"1"}],"links":{"documentLink":"/document/4292055","pdfSize":"1993KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"E. Marinissen, S. Goel, and M. Lousberg. Wrapper design for embedded core test. In Proceedings IEEE International Test Conference (ITC), pp. 911-920, 2000.","title":"Wrapper design for embedded core test","context":[],"links":{"documentLink":"/document/894302","pdfSize":"1195KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"A. Rahman and R. Reif. System-level performance evaluation of three-dimensional integratedcircuits. IEEE Transactions on VLSI Systems, 8(6):671-678, 2000.","title":"System-level performance evaluation of three-dimensional integratedcircuits","context":[{"sec":"sec1","text":" First of all, by stacking planar circuit layers at micrometer distances and using through-silicon vias (TSVs) to interconnect them (as shown in Fig. 1), wire lengths can be dramatically reduced, thus leading to improved performance and less communication energy [3], [16].","part":"1"}],"links":{"documentLink":"/document/902261","pdfSize":"197KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"G. Smith, L. Smith, S. Hosali, and S. Arkalgud. Yield considerations in the choice of 3D technology. In Proceedings International Symposium on Semiconductor Manufacturing, pp. 1-3, 2007.","title":"Yield considerations in the choice of 3D technology","context":[{"sec":"sec1","text":" D2W/D2D bonding, on the other hand, requires a more complex manufacturing process that applies pre-bond wafer-level testing and attaches known good dies only, thus resulting in higher yield compared to W2W bonding [17].","part":"1"}],"links":{"documentLink":"/document/4446880","pdfSize":"1042KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"P. Varma and S. Bhatia. A Structured Test Re-Use Methodology for Core-Based System Chips. In Proceedings IEEE International Test Conference (ITC), pp. 294-302, 1998.","title":"A Structured Test Re-Use Methodology for Core-Based System Chips","context":[{"sec":"sec2","text":"Modular testing using dedicated bus-based TAMs, such as Test Bus [18] and TestRail [6], is the most popular test strategy for large SoC devices [26].","part":"1"}],"links":{"documentLink":"/document/743167","pdfSize":"794KB"},"refType":"biblio","id":"ref18"},{"order":"19","text":"T. Vucurevich. The Long Road to 3-D Integration: Are We There Yet? Keynote speech at the 3D Architecture Conference, 2007.","title":"The Long Road to 3-D Integration: Are We There Yet?","context":[{"sec":"sec1","text":"According to [19], tools and methodologies for testing 3D ICs are critical challenges for 3D integration.","part":"1"}],"refType":"biblio","id":"ref19"},{"order":"20","text":"R. Weerasekera, L. Zheng, D. Pamunuwa, and H. Tenhunen. Extending systems-on-chip to the third dimension: performance, cost and technological tradeoffs. In Proceedings IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 212-219, 2007.","title":"Extending systems-on-chip to the third dimension: Performance, cost and technological tradeoffs","context":[{"sec":"sec1","text":" Thirdly, the reduced parasitics for interconnects in 3D ICs simplify the circuit design for highperformance applications [20].","part":"1"}],"links":{"documentLink":"/document/4397268","pdfSize":"689KB"},"refType":"biblio","id":"ref20"},{"order":"21","text":"X. Wu, Y. Chen, K. Chakrabarty, and Y. Xie. Test-Access Mechanism Optimization for Core-Based Three-Dimensional SOCs. In Proceedings International Conference on Computer Design (ICCD), to appear, 2008.","title":"Test-Access Mechanism Optimization for Core-Based Three-Dimensional SOCs","context":[{"sec":"sec1","text":" In [21], the authors considered the above problem and presented a test-access mechanism (TAM) optimization technique to minimize the testing time of 3D SoCs, under limits on the number of TSVs utilized by TAMs.","part":"1"},{"sec":"sec1","text":"Different from [21], in this work, we consider testing 3D SoCs manufactured with D2W or D2D bonding technology.","part":"1"},{"sec":"sec5a","text":" In this paper, we do not compare against [21] because [21] is essentially an optimizer for post-bond test with TSV constraints, but we do not consider TSV as constraints in our work.","part":"1"},{"sec":"sec5a","text":" Also, the layout used in [21] is not available to us.","part":"1"}],"links":{"documentLink":"/document/4751864","pdfSize":"626KB"},"refType":"biblio","id":"ref21"},{"order":"22","text":"X. Wu, P. Falkenstern, and Y. Xie. Scan Chain Design for Three-Dimensional Integrated Circuits (3D ICs). In Proceedings International Conference on Computer Design (ICCD), pp. 208-214, 2007.","title":"Scan Chain Design for Three-Dimensional Integrated Circuits (3D ICs)","context":[{"sec":"sec1","text":" [22] studied several scan chain design approaches for 3D ICs and compare their costs.","part":"1"},{"sec":"sec3a","text":" For example, if a different TAM routing strategy is used [22], partial pre-bond testing is applied [1] or multi-site testing is considered [10].","part":"1"}],"links":{"documentLink":"/document/4601902","pdfSize":"394KB"},"refType":"biblio","id":"ref22"},{"order":"23","text":"Y. Xie, G. Loh, B. Black, and K. Bernstein. Design space exploration for 3D architectures. ACM Journal on Emerging Technologies in Computing Systems (JETC), 2(2):65-103, 2006.","title":"Design space exploration for 3D architectures","context":[{"sec":"sec1","text":" Secondly, 3D is a natural way to integrate disparate technologies such as microelectromechanical systems (MEMS), image sensors, and other heterogenous elements demanded by applications, as they can be fabricated on different layers separately before integration [23].","part":"1"},{"sec":"sec1","text":"3D ICs can be built in several manners: wafer-to-wafer (W2W) bonding [23], die-to-wafer (D2W) bonding (for 3D ICs built on two semiconductor wafers) [4], or die-to-die (D2D) bonding [14].","part":"1"}],"links":{},"refType":"biblio","id":"ref23"},{"order":"24","text":"Q. Xu and N. Nicolici. Multi-frequency test access mechanism design for modular SOC testing. In Proceedings IEEE Asian Test Symposium (ATS), pp. 2-7, 2004.","title":"Multi-frequency test access mechanism design for modular SOC testing","context":[{"sec":"sec2","text":" The test architecture design and optimization problem for two-dimensional (2D) SoCs, which considers to reduce testing time and the amount of on-chip DfT resources (both logic and routing), has been subject to extensive research in the literature (e.g., [6], [8], [11], [13], [24], [25], [28]).","part":"1"},{"sec":"sec4a","text":" To reduce computational time, prior work mainly resorts to deterministic heuristics to address this problem (e.g., [6], [8], [11], [13], [24], [25], [28]).","part":"1"}],"links":{"documentLink":"/document/1376527","pdfSize":"148KB"},"refType":"biblio","id":"ref24"},{"order":"25","text":"Q. Xu, Y. Zhang, and K. Chakrabarty. SOC test architecture optimization for signal integrity faults on core-external interconnects. In Proceedings ACM/IEEE Design Automation Conference (DAC), pp. 676-681, 2007.","title":"SOC test architecture optimization for signal integrity faults on core-external interconnects","context":[{"sec":"sec2","text":" The test architecture design and optimization problem for two-dimensional (2D) SoCs, which considers to reduce testing time and the amount of on-chip DfT resources (both logic and routing), has been subject to extensive research in the literature (e.g., [6], [8], [11], [13], [24], [25], [28]).","part":"1"},{"sec":"sec4a","text":" To reduce computational time, prior work mainly resorts to deterministic heuristics to address this problem (e.g., [6], [8], [11], [13], [24], [25], [28]).","part":"1"}],"links":{"documentLink":"/document/4261269","pdfSize":"290KB"},"refType":"biblio","id":"ref25"},{"order":"26","text":"Q. Xu and N. Nicolici. Resource-constrained system-on-a-chip test: a survey. IEE Proceedings: Computers and Digital Techniques, 152(1):67-81, Jan. 2005.","title":"Resource-constrained system-on-a-chip test: A survey","context":[{"sec":"sec2","text":"Modular testing using dedicated bus-based TAMs, such as Test Bus [18] and TestRail [6], is the most popular test strategy for large SoC devices [26].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ip-cdt:20045019","pdfSize":"936KB"},"refType":"biblio","id":"ref26"},{"order":"27","text":"Yole Development. Market Trends for 3D Stacking. http://www.yole.fr.","title":"Market Trends for 3D Stacking","context":[{"sec":"sec1","text":" Therefore, although there are still critical issues such as heat dissipation to be resolved in 3D integration, it is generally regarded that 3D ICs will occupy a large market share in the future [27].","part":"1"}],"refType":"biblio","id":"ref27"},{"order":"28","text":"F. Yuan and Q. Xu. SoC test architecture design and optimization considering power supply noise effects. In Proceedings IEEE International Test Conference (ITC), paper 26.2, 2008.","title":"SoC test architecture design and optimization considering power supply noise effects","context":[{"sec":"sec2","text":" The test architecture design and optimization problem for two-dimensional (2D) SoCs, which considers to reduce testing time and the amount of on-chip DfT resources (both logic and routing), has been subject to extensive research in the literature (e.g., [6], [8], [11], [13], [24], [25], [28]).","part":"1"},{"sec":"sec4a","text":" To reduce computational time, prior work mainly resorts to deterministic heuristics to address this problem (e.g., [6], [8], [11], [13], [24], [25], [28]).","part":"1"}],"links":{"documentLink":"/document/4700620","pdfSize":"197KB"},"refType":"biblio","id":"ref28"}],"articleNumber":"5090661","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Test architecture design and optimization for three-dimensional SoCs","publisher":"IEEE","htmlAbstractLink":"/document/5090661/","isDynamicHtml":true,"displayDocTitle":"Test architecture design and optimization for three-dimensional SoCs","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5090661/","xploreDocumentType":"Conference Publication","articleId":"5090661","openAccessFlag":"F","title":"Test architecture design and optimization for three-dimensional SoCs","contentTypeDisplay":"Conferences","mlTime":"PT0.723088S","lastupdate":"2021-09-10","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090662,"references":[{"order":"1","text":"OMG, \"The Unified Modeling Language (UML),\" http://www.omg.org/uml. [Online]. Available: http://www.omg.org/uml","title":"The Unified Modeling Language (UML)","context":[{"sec":"sec1","text":"UML [1] has been used for application modeling since its first definition.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"G. Martin, \"Uml for embedded systems specification and design: motivation and overview,\" Design, Automation and Test in Europe Conference and Exhibition, 2002. Proceedings, pp. 773-775, 2002.","title":"Uml for embedded systems specification and design: Motivation and overview","context":[{"sec":"sec1","text":"A set of UML properties was identified concerning embedded systems modeling [2].","part":"1"}],"links":{"documentLink":"/document/998386","pdfSize":"203KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"OMG, \"Uml profile for marte, beta 1,\" Object Management Group, Tech. Rep. ptc/07-08-04, 2007.","title":"Uml profile for marte, beta 1","context":[{"sec":"sec1","text":" To address these issues, MARTE profile [3] was defined and is in adoption by OMG.","part":"1"},{"sec":"fn1","text":" See MARTE specification [3].","type":"footnote"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"A. Koudri, D. Vojtsiek, P. Soulard, C. Moy, J. Champeau, J. Vidal, and J.-c. Le lann, \"Using marte in the mopcom soc/sopc methodology,\" in workshop MARTE, 03 2008.","context":[{"sec":"sec1","text":"The MoPCoM co-design methodology [4] defines three levels of abstractions in real-time embedded systems models: Abstract Modeling Level (AML), Execution Modeling Level (EML) and Detailed Modeling Level (DML).","part":"1"},{"sec":"sec3","text":"Defined in [4], the MoPCoM approach is a co-design methodology based on OMG standards.","part":"1"},{"sec":"sec7","text":"A co-design methodology, as specified in [4], has shown UML suitable for HW/SW modeling.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"J. Dekeyser, P. Boulet, P. Marquet, and S. Meftali, \"Model driven engineering for soc co-design,\" IEEE-NEWCAS Conference, 2005. The 3rd International, pp. 21-25, 2005.","title":"Model driven engineering for soc co-design","context":[{"sec":"sec2","text":"The use of model based approaches for co-design has been discussed in [5], which points out some advantages: cost decrease, silicon complexity handling, productivity increase, etc.","part":"1"}],"links":{"documentLink":"/document/1496724","pdfSize":"284KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"T. Wang, X.-G. Zhou, B. Zhou, L. Liang, and C.-L. Peng, \"A MDA based SoC Modeling Apporach using UML and SystemC,\" in Proceedings of the sixth IEEE International Conference on Computer and Information Technology (CIT'06). IEEE Computer Society, september 2006, pp. 245-245.","title":"A MDA based SoC Modeling Apporach using UML and SystemC","context":[{"sec":"sec2","text":" UML/MDA has been adopted in co-design methods [6], [7], [8], [9] in the last years with success.","part":"1"},{"sec":"sec2","text":"In [6], the authors define an UML profile to model SystemC elements.","part":"1"}],"links":{"documentLink":"/document/4020007","pdfSize":"327KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"P. Kukkala, J. Riihimaki, M. Hannikainen, T. D. Hamalainen, and K. Kronlof, \"Uml 2.0 profile for embedded system design,\" in DATE '05: Proceedings of the conference on Design, Automation and Test in Europe. Washington, DC, USA: IEEE Computer Society, 2005, pp. 710-715.","title":"Uml 2.0 profile for embedded system design","context":[{"sec":"sec2","text":" UML/MDA has been adopted in co-design methods [6], [7], [8], [9] in the last years with success.","part":"1"},{"sec":"sec2","text":"In [7] an extension is done defining a new profile, the TUT profile, to embedded systems designs.","part":"1"}],"links":{"documentLink":"/document/1395660","pdfSize":"145KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"E. Riccobene, P. Scandurra, A. Rosti, and S. Bocchio, \"Designing a Unified Process for Embedded Systems,\" in Fourth International Workshop on Model-Based Methodologies for Pervasive and Embedded Software. IEEE Computer Science, mars 2007, pp. 77-90.","title":"Designing a Unified Process for Embedded Systems","context":[{"sec":"sec2","text":" UML/MDA has been adopted in co-design methods [6], [7], [8], [9] in the last years with success.","part":"1"},{"sec":"sec2","text":"In [8], the authors define a UP-based (Unified Process) process that uses a SystemC profile to model embedded systems and generate SystemC code.","part":"1"}],"links":{"documentLink":"/document/4149170","pdfSize":"430KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"M. Rieder, R. Steiner, C. Berthouzoz, F. Corthay, and T. Sterren, \"Synthesized uml, a practical approach to map uml to vhdl,\" in RISE, 2005, pp. 203-217.","title":"Synthesized uml, a practical approach to map uml to vhdl","context":[{"sec":"sec2","text":" UML/MDA has been adopted in co-design methods [6], [7], [8], [9] in the last years with success.","part":"1"},{"sec":"sec2","text":"In [9], the authors use UML to VHDL code generation.","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"E. Riccobene, A. Rosti, and P. Scandura, \"Improving SoC Design Flow by means of MDA and UML Profiles,\" in 3rd Workshop in Software Model Engineering (WiSME 2004), october 2004.","title":"Improving SoC Design Flow by means of MDA and UML Profiles","context":[{"sec":"sec2","text":" Also, in [10], a SystemC profile is defined and behaviors can be specified by means of UML state machines, where a TLM (Transaction-Level Modeling) SystemC [11] code is generated.","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"Open SystemC Initiative, \"OSCI TLM2 User Manual,\" 12 2007.","title":"OSCI TLM2","context":[{"sec":"sec2","text":" Also, in [10], a SystemC profile is defined and behaviors can be specified by means of UML state machines, where a TLM (Transaction-Level Modeling) SystemC [11] code is generated.","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"P. Kukkala, M. Set\u00e4l\u00e4, T. Arpinen, E. Salminen, M. H\u00e4nnik\u00e4inen, and T. D. H\u00e4m\u00e4l\u00e4inen, \"Implementing a wlan video terminal using uml and fully automated design flow,\" EURASIP J. Embedded Syst., vol. 2007, no. 1, pp. 20-20, 2007.","title":"Implementing a wlan video terminal using uml and fully automated design flow","context":[{"sec":"sec2","text":" A complete example is done in [12].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1155/2007/85029"},"refType":"biblio","id":"ref12"},{"order":"13","text":"OMG, \"Model Driven Architecture (MDA),\" http://www.omg.org/mda. [Online]. Available: http://www.omg.org/mda","title":"Model Driven Architecture (MDA)","context":[{"sec":"sec3","text":" MDA [13] techniques are used to perform code generation.","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"B. P. Douglass, \"The harmony process-the development spiral,\" 2005.","title":"The harmony process-the development spiral","context":[{"sec":"sec3","text":" The highest system model level is done with an Harmony process [14] from Tele-logic.","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"OMG, \"Sysml profile,\" Object Management Group, Tech. Rep. ptc/06-04-03, 2006.","title":"Sysml profile","context":[{"sec":"sec3","text":" It is based on the SysML [15] profile and is enhanced with some MARTE elements.","part":"1"}],"refType":"biblio","id":"ref15"},{"order":"16","text":"\"GAUT - High-Level Synthesis tool from C to RTL,\" http://web.univubs. fr/lester/www-gaut/.","title":"Level Synthesis tool from C to RTL","context":[{"sec":"sec4b5","text":"The used action language is a subset of C++ which allows synthesizable VHDL generation and can be extended to support syntax constructs offered by HLS \u2013 High Level Synthesis \u2013 tools, like GAUT [16] or CatapulC, from Mentor Graphics [17].","part":"1"}],"refType":"biblio","id":"ref16"},{"order":"17","text":"\"Mentor graphics,\" http://www.mentor.com.","title":"Mentor graphics","context":[{"sec":"sec4b5","text":"The used action language is a subset of C++ which allows synthesizable VHDL generation and can be extended to support syntax constructs offered by HLS \u2013 High Level Synthesis \u2013 tools, like GAUT [16] or CatapulC, from Mentor Graphics [17].","part":"1"}],"refType":"biblio","id":"ref17"},{"order":"18","text":"Open Core Protocol International Partnership, \"OCP/IP Specification,\" http://www.ocpip.org.","title":"OCP/IP Specification","context":[{"sec":"sec4c2","text":" The concepts used to model a protocol are the same as in OCP/IP [18].","part":"1"}],"refType":"biblio","id":"ref18"},{"order":"19","text":"\"Rhapsody UML modeller,\" www.telelogic.com/products/rhapsody, from Telelogic, an IBM company.","title":"Rhapsody UML modeller","context":[{"sec":"sec5d","text":"The selected UML modeller is Rhapsody [19], which is one of the most convenient software tools for code generation dedicated to embedded and electronic applications, although affected by some limitations regarding compliance with UML 2.1 standard.","part":"1"}],"refType":"biblio","id":"ref19"},{"order":"20","text":"\"MDWorkbench platform,\" www.mdworkbench.com, from SODIUS.","title":"MDWorkbench platform","context":[{"sec":"sec5d","text":" The choice was defined by MoPCoM project, due to its high integration with MDworkbench [20], the code generation tool used by MoPCoM project.","part":"1"}],"refType":"biblio","id":"ref20"},{"order":"21","text":"\"Synplify Pro,\" http://www.synplicity.com/products/synplifypro.","context":[{"sec":"sec6","text":" Generated code was synthesized with Synplify Pro [21] targeting a Xilinx Virtex 2 Pro FGPA [22].","part":"1"}],"refType":"biblio","id":"ref21"},{"order":"22","text":"XUP Virtex-II Pro Development system, http://www.digilentinc.com/ xupv2p.","title":"XUP Virtex-II Pro Development system","context":[{"sec":"sec6","text":" Generated code was synthesized with Synplify Pro [21] targeting a Xilinx Virtex 2 Pro FGPA [22].","part":"1"}],"refType":"biblio","id":"ref22"}],"articleNumber":"5090662","formulaStrippedArticleTitle":"A co-design approach for embedded system modeling and code generation with UML and MARTE","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5090662/","displayDocTitle":"A co-design approach for embedded system modeling and code generation with UML and MARTE","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5090662/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5090662","openAccessFlag":"F","title":"A co-design approach for embedded system modeling and code generation with UML and MARTE","contentTypeDisplay":"Conferences","mlTime":"PT0.175351S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090667,"references":[{"order":"1","text":"T. Austin, V. Bertacco, S. Mahlke, and Y. Cao. \"Reliable systems on unreliable fabrics\". IEEE Design & Test of Comp., 25(4):322-332, 2008.","title":"Reliable systems on unreliable fabrics","context":[{"sec":"sec1","text":" Due to several practical limitations the process technology is no longer able to provide reliable silicon fabrics with the continuing technology scaling and therefore, reliable systems have to be built from unreliable fabrics [1], [3], [16].","part":"1"},{"sec":"sec1","text":" These situations cannot be predicted at design time and thus the System on Chip (SoC) needs to be designed with the capability of self-adaptiveness in mind [1], [3], [11], [8].","part":"1"}],"links":{"documentLink":"/document/4584456","pdfSize":"443KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"L. Benini and G. D. Micheli. \"Networks on Chips: a new SoC paradigm\". Computer, 35(1):70-78, 2002.","title":"Networks on Chips: A new SoC paradigm","context":[{"sec":"sec1","text":"The design methodology for the MPSoC and its on-chip interconnect has already been shifted towards Networks-on-Chip (NoCs) as it is envisioned that future MPSoCs will be predominantly communication-centric [2], [5].","part":"1"},{"sec":"sec1","text":" So far, the research in the domain of NoC has focused on application-specific1Application specific NoCs are design-time parameterized architectures mainly with a custom topology, fixed routing scheme, and a fixed number of allowed virtual connections at each output port [2], [8].","part":"1"},{"sec":"sec1","text":" NoCs [2], [15] and design-time parameterized general-purpose2Over designed (e.g. number of virtual channels) considering different types of traffic scenarios and can not adapt architectural parameters i.e. buffer assignment or link capacity at runtime (lower resource utilization).","part":"1"},{"sec":"fn1","text":"Application specific NoCs are design-time parameterized architectures mainly with a custom topology, fixed routing scheme, and a fixed number of allowed virtual connections at each output port [2], [8].","type":"footnote"},{"sec":"sec3b","text":" The number of virtual channel buffers per port has typically been a design-time parameter [2], [12].","part":"1"}],"links":{"documentLink":"/document/976921","pdfSize":"194KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"S. Borkar. \"Designing reliable systems from unreliable components: The challenges of transistor variability and degradation\". IEEE Micro, 25(6):10-16, 2005.","title":"Designing reliable systems from unreliable components: The challenges of transistor variability and degradation","context":[{"sec":"sec1","text":" Due to several practical limitations the process technology is no longer able to provide reliable silicon fabrics with the continuing technology scaling and therefore, reliable systems have to be built from unreliable fabrics [1], [3], [16].","part":"1"},{"sec":"sec1","text":" These situations cannot be predicted at design time and thus the System on Chip (SoC) needs to be designed with the capability of self-adaptiveness in mind [1], [3], [11], [8].","part":"1"}],"links":{"documentLink":"/document/1566551","pdfSize":"214KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"C. Busch, S. Surapaneni, and S. Tirthapura. \"Analysis of link reversal routing algorithms for mobile ad hoc networks\". SPAA'03: Proceedings of the 15th annual ACM symposium on Parallel algorithms and architectures, pages 210-219, 2003.","title":"Analysis of link reversal routing algorithms for mobile ad hoc networks","context":[{"sec":"sec4","text":"The concept of link reversal used in the 2X-Links is not new and has been borrowed from Telecoms [7] and Wireless Sensor Networks [4] research.","part":"1"}],"links":{},"refType":"biblio","id":"ref4"},{"order":"5","text":"W. J. Dally and B. Towles. \"Route packets, not wires: on-chip interconnection networks\". DAC'01: Proc. of the 38th Conf. on Design Automation, pages 684-689, 2001.","title":"Route packets, not wires: On-chip interconnection networks","context":[{"sec":"sec1","text":"The design methodology for the MPSoC and its on-chip interconnect has already been shifted towards Networks-on-Chip (NoCs) as it is envisioned that future MPSoCs will be predominantly communication-centric [2], [5].","part":"1"},{"sec":"sec6","text":"In order to make the on-chip communication more adaptive, we additionally use the wXY-routing algorithm to determine the communication route instead of the static XY-routing proposed in [5].","part":"1"}],"links":{"documentLink":"/document/935594","pdfSize":"647KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"E3S. http://ziyang.eecs.northwestern.edu/ dickrp/e3s/.","context":[{"sec":"sec6","text":"In order to evaluate the proposed runtime configurable 2X-Links different simulations are performed using the multimedia applications and the E3S benchmark [6] suit.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"R. Esmailzade, M. Nakagawa, and E. A. Sourour. \"Time-division duplex CDMA communications\". IEEE Wireless Comm., 4(2):51-56, 1997.","title":"Time-division duplex CDMA communications","context":[{"sec":"sec4","text":"The concept of link reversal used in the 2X-Links is not new and has been borrowed from Telecoms [7] and Wireless Sensor Networks [4] research.","part":"1"}],"links":{"documentLink":"/document/590675","pdfSize":"1989KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"M. A. A. Faruque, T. Ebi, and J. Henkel. \"Run-time adaptive on-chip communication scheme\". ICCAD'07: Proc. of the 2007 IEEE/ACM Int. Conf. on Computer-aided design, pages 26-31, 2007.","title":"Run-time adaptive on-chip communication scheme","context":[{"sec":"sec1","text":" These situations cannot be predicted at design time and thus the System on Chip (SoC) needs to be designed with the capability of self-adaptiveness in mind [1], [3], [11], [8].","part":"1"},{"sec":"fn1","text":"Application specific NoCs are design-time parameterized architectures mainly with a custom topology, fixed routing scheme, and a fixed number of allowed virtual connections at each output port [2], [8].","type":"footnote"},{"sec":"sec1","text":"Taking this reliability issue together with other issues, e.g. the user-behavior, into consideration, we have proposed a reliable adaptive on-chip communication infrastructure providing adaptivity in the architecture-level in [8].","part":"1"},{"sec":"sec1","text":" The architecture-level adaptation is implemented by using several novel methodologies to increase the resource utilization of the underlying silicon fabric, i.e. sharing the virtual channel buffer among different output ports and changing the routing at runtime [8].","part":"1"},{"sec":"sec2","text":" With the wXY-routing algorithm proposed in [8], the tasks are able to choose different routes but in this scenario, the algorithm is unable to find a valid route.","part":"1"},{"sec":"sec4","text":" A diagram showing the workflow of 2X-Links mechanism incorporated in our runtime adaptive on-chip communication architecture [8] is presented in Fig. 2.","part":"1"},{"sec":"sec4","text":" In the architecture-level our purpose is to find a suitable route allocation that meets all the requirements for the transactions, i.e. the bandwidth is met and then assigning virtual channel buffer on-demand to that direction (on-demand virtual channel buffer assignment is not in the scope of this paper and it has been published in [8]) for the current instance of mapping.","part":"1"},{"sec":"sec4","text":"If both the link reversal and route (re-)allocation do not work, (re-)mapping is the only way to meet the performance-related guarantees as proposed in [8], [9].","part":"1"},{"sec":"sec4a","text":"A modified version of the wXY-routing algorithm [8] is able to successfully deal with the 2X-Links by doubling the link bandwidth in the weight calculation.","part":"1"},{"sec":"sec5","text":" The extra hardware that we need to implement either a single 2X-Link or a single TDD-Link on top of our adaptive on-chip router as detailed in [8] is 74 slices.","part":"1"}],"links":{"documentLink":"/document/4397239","pdfSize":"912KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"M. A. A. Faruque, R. Krist, and J. Henkel. \"ADAM: run-time agent-based distributed application mapping for on-chip communication\". DAC'08: Proc. of the 45th Conf. on Design Auto., pages 760-765, 2008.","title":"ADAM: Run-time agent-based distributed application mapping for on-chip communication","context":[{"sec":"sec1","text":" Furthermore, the system-level adaptation is provided using a runtime agent-based distributed application mapping [9].","part":"1"},{"sec":"sec2","text":" We can also try to use the runtime (re-)mapping mechanism proposed in [9] to solve this problem, but for this case we have investigated no instance of mapping can meet the bandwidth constraints.","part":"1"},{"sec":"sec3a","text":" The detailed scheme is given in [9] and is not part of this work.","part":"1"},{"sec":"sec4","text":"If both the link reversal and route (re-)allocation do not work, (re-)mapping is the only way to meet the performance-related guarantees as proposed in [8], [9].","part":"1"}],"links":{"documentLink":"/document/4555921","pdfSize":"448KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"I. T. R. for Semiconductors\". http://www.itrs.net. 2007 Edition.","context":[{"sec":"sec1","text":" In the current process technology shift from 65nm to 45nm, the number of logic gates per square millimeter has increased from 700,000 to 1,4 million [10].","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"P. Horn. \"Autonomic computing: IBM's perspective on the state of information technology\". IBM Corporation, 2001.","title":"Autonomic computing: IBM's perspective on the state of information technology","context":[{"sec":"sec1","text":" These situations cannot be predicted at design time and thus the System on Chip (SoC) needs to be designed with the capability of self-adaptiveness in mind [1], [3], [11], [8].","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar. \"A 5-GHz mesh interconnect for a teraflops processor\". Micro, 27(5):51-61, 2007.","title":"A 5-GHz mesh interconnect for a teraflops processor","context":[{"sec":"sec1","text":" Recently, several general-purpose NoCs such as Tile64\u2122 by Tilera [20] and an 80-core processor from Intel [12] have been fabricated.","part":"1"},{"sec":"sec1","text":" NoCs [12], [20].","part":"1"},{"sec":"sec1","text":"Communication links in the NoCs typically employ full-duplex communication using two simplex links [12], [14], [17], [20].","part":"1"},{"sec":"sec3b","text":" The number of virtual channel buffers per port has typically been a design-time parameter [2], [12].","part":"1"},{"sec":"sec3c","text":" Two simplex links may be combined together to form a full-duplex link e.g. links in the current NoC architectures [12], [14], [17], [20].","part":"1"}],"links":{"documentLink":"/document/4378783","pdfSize":"1087KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"S. Murali and G. D. Micheli. \"Bandwidth-Constrained mapping of cores onto NoC architectures\". DATE'04: Proc. of the Design, Automation and Test in Europe Conf., pages 20896-20901, 2004.","title":"Bandwidth-Constrained mapping of cores onto NoC architectures","context":[{"sec":"sec2","text":"Under this presented scenario, the state-of-the-art mechanism proposed in [13], splitting the traffic across multiple routes between the source and destination (traffic-splitting) may be used to expand the link capacity.","part":"1"}],"links":{"documentLink":"/document/1269002","pdfSize":"297KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"C. Nicopoulos, D. Park, J. Kim, N. Vijaykrishnan, M. S. Yousif, and C. R. Das. \"ViChaR: a dynamic virtual channel regulator for network-on-chip routers\". MICRO'06: Proc. of the 39th Annual IEEE/ACM Int. Symposium on Microarchitecture, pages 333-346, 2006.","title":"ViChaR: A dynamic virtual channel regulator for network-on-chip routers","context":[{"sec":"sec1","text":"Communication links in the NoCs typically employ full-duplex communication using two simplex links [12], [14], [17], [20].","part":"1"},{"sec":"sec3c","text":" Two simplex links may be combined together to form a full-duplex link e.g. links in the current NoC architectures [12], [14], [17], [20].","part":"1"}],"links":{"documentLink":"/document/4041858","pdfSize":"720KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"U. Y. Ogras and R. Marculescu. \"Application-specific network-on-chip architecture customization via long-range link insertion\". ICCAD'05: Proc. of the 2005 IEEE/ACM Int. Conf. on Computer-aided design, pages 246-253, 2005.","title":"Application-specific network-on-chip architecture customization via long-range link insertion","context":[{"sec":"sec1","text":" NoCs [2], [15] and design-time parameterized general-purpose2Over designed (e.g. number of virtual channels) considering different types of traffic scenarios and can not adapt architectural parameters i.e. buffer assignment or link capacity at runtime (lower resource utilization).","part":"1"}],"links":{"documentLink":"/document/1560072","pdfSize":"714KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"J. D. Owens, W. J. Dally, R. Ho, D. N. J. Jayasimha, S. W. Keckler, and L.-S. Peh. Research challenges for on-chip interconnection networks. IEEE Micro, 27(5):96-108, 2007.","title":"Research challenges for on-chip interconnection networks","context":[{"sec":"sec1","text":" Due to several practical limitations the process technology is no longer able to provide reliable silicon fabrics with the continuing technology scaling and therefore, reliable systems have to be built from unreliable fabrics [1], [3], [16].","part":"1"}],"links":{"documentLink":"/document/4378787","pdfSize":"390KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"E. Rijpkema, K. G. W. Goossens, A. R\u01cedulescu, J. Dielissen, J. van Meerbergen, P. Wielage, and E. Waterlander. \"Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip\". DATE '03: Proc. of the Conf. on Design, Automation and Test in Europe, pages 10350-10355, 2003.","title":"Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip","context":[{"sec":"sec1","text":"Communication links in the NoCs typically employ full-duplex communication using two simplex links [12], [14], [17], [20].","part":"1"},{"sec":"sec3c","text":" Two simplex links may be combined together to form a full-duplex link e.g. links in the current NoC architectures [12], [14], [17], [20].","part":"1"}],"links":{"documentLink":"/document/1253633","pdfSize":"325KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"V. Soteriou and L.-S. Peh. \"Design-Space exploration of power-aware on/off interconnection networks\". ICCD'04: Proc. of the IEEE Int. Conf. on Computer Design (ICCD'04), pages 510-517, 2004.","title":"Design-Space exploration of power-aware on/off interconnection networks","context":[{"sec":"sec1","text":" A power-aware network which responds to the bursts and dips in traffic by turning links on and off at runtime has been proposed by the authors in [18].","part":"1"}],"links":{"documentLink":"/document/1347970","pdfSize":"493KB"},"refType":"biblio","id":"ref18"},{"order":"19","text":"S. Vassiliadis and I. Sourdis. \"FLUX networks: Interconnects on demand\". Proc. of the Embedded Computer Systems: Architectures, Modeling and Simulation, pages 160-167, 2006.","title":"FLUX networks: Interconnects on demand","context":[{"sec":"sec1","text":" The FLUX network [19] is proposed to establish interconnections on-demand before or during program execution by adapting the physical network.","part":"1"}],"links":{"documentLink":"/document/4084764","pdfSize":"224KB"},"refType":"biblio","id":"ref19"},{"order":"20","text":"D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C.-C. Miao, and A. Agarwal. \"On-Chip interconnection architecture of the tile processor\". IEEE Micro, 27(5):15-31, 2007.","title":"On-Chip interconnection architecture of the tile processor","context":[{"sec":"sec1","text":" Recently, several general-purpose NoCs such as Tile64\u2122 by Tilera [20] and an 80-core processor from Intel [12] have been fabricated.","part":"1"},{"sec":"sec1","text":" NoCs [12], [20].","part":"1"},{"sec":"sec1","text":"Communication links in the NoCs typically employ full-duplex communication using two simplex links [12], [14], [17], [20].","part":"1"},{"sec":"sec3c","text":" Two simplex links may be combined together to form a full-duplex link e.g. links in the current NoC architectures [12], [14], [17], [20].","part":"1"}],"links":{"documentLink":"/document/4378780","pdfSize":"1001KB"},"refType":"biblio","id":"ref20"}],"articleNumber":"5090667","formulaStrippedArticleTitle":"Configurable links for runtime adaptive on-chip communication","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5090667/","displayDocTitle":"Configurable links for runtime adaptive on-chip communication","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5090667/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5090667","openAccessFlag":"F","title":"Configurable links for runtime adaptive on-chip communication","contentTypeDisplay":"Conferences","mlTime":"PT0.497297S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090673,"references":[{"order":"1","text":"S. W. Yoon, D. Witarsa, S. Yak, L. Lim, V. Ganesh, A. G. K. Viswanath, T. C. Chai, K. O. Navas, and V. Kripesh, \"Reliability Studies of a Through Via Silicon Stacked Module for 3D Microsystem Packaging,\" in Electronic Components and Technology Conference, 2006, May 2006, pp. 1449-1453.","title":"Reliability Studies of a Through Via Silicon Stacked Module for 3D Microsystem Packaging","context":[{"sec":"sec1","text":" Second, the signal integrity for multiple power supplies requires more stringent noise margin [1].","part":"1"}],"links":{"documentLink":"/document/1645847","pdfSize":"732KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"S. L. Wright, P. S. Andry, E. Sprogis, B. Dang, and R. J. Polastre, \"Reliability testing of through-silicon vias for high-current 3D applications,\" in Electronics Components and Technology Conference, 2008, May 2008, pp. 879-883.","title":"Reliability testing of through-silicon vias for high-current 3D applications","context":[{"sec":"sec2a","text":" Test results also show that the solder bump portions are as critical as the TSV itself for the reliability [2].","part":"1"}],"links":{"documentLink":"/document/4550080","pdfSize":"986KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"C. Selvanayagam, J. H. Lau, X. Zhang, S. K. W. Seah, V. Kripesh, and T. C. Chai, \"Nonlinear Thermal Stress/Strain Analyses of Copper Filled TSV (Through Silicon Via) and Their Flip-Chip Microbumps,\" in Electronics Components and Technology Conference, 2008, May 2008, pp. 1073-1081.","title":"Nonlinear Thermal Stress/Strain Analyses of Copper Filled TSV (Through Silicon Via) and Their Flip-Chip Microbumps","context":[{"sec":"sec2a","text":" The CTE of copper \\$(17.5 \\times 10^{-6 } /{{}^{\\circ}{\\rm C}})\\$ is few times higher than that of silicon \\$(2.5 \\times 10^{-6 } /{{}^{\\circ}{\\rm C}})\\$ [3].","part":"1"},{"sec":"sec5d","text":" [3] performed comprehensive study on thermo-mechanical reliability of the TSV for different TSV dimensions.","part":"1"},{"sec":"sec5d","text":"We used [3] and approximate and extrapolate the the stress.","part":"1"}],"links":{"documentLink":"/document/4550108","pdfSize":"1414KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"N. Ranganathan, K. Prasad, N. Balasubramanian, and K. L. Pey, \"A Study of Thermo-mechanical Stress and its Impact on Through-Silicon Vias,\" Journal of Micromechanical Microengineering, 2008.","title":"A Study of Thermo-mechanical Stress and its Impact on Through-Silicon Vias","context":[{"sec":"sec2a","text":" These stress/strains between copper, silicon and dielectric can be high enough to introduce delamination between the interfaces [4].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1088/0960-1317/18/7/075018"},"refType":"biblio","id":"ref4"},{"order":"5","text":"T. S. Rosing, K. Mihic, and G. D. Micheli, \"Power and reliability management of socs,\" IEEE Trans. Very Large Scale Integr. Syst., vol. 15, no. 4, pp. 391-403, 2007.","title":"Power and reliability management of socs","context":[{"sec":"sec2a","text":"The failure rate for TSV is defined as \\$\\lambda_{f}\\$ with the mean time to failure as: \\$MTTF=1/\\lambda_{f}\\$ [5].","part":"1"},{"sec":"sec5d","text":" The reliability factor is defined as \\$R(t)=e^{-\\lambda_{f^{t}}}\\$ [5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"\"http://www.ansoft.com/products/si/q3d extractor.\"","context":[{"sec":"sec3","text":" We use \\$Q3D\\$ from Ansoft [6] to extract the parasitics of the 3D mesh.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"A. Shayan, X. Hu, H. Peng, M. Popovich, W. Zhang, C. Cheng, L. Chua-Eoan, and X. Chen, \"3d power distribution network co-design for nanoscale stacked silicon ics,\" Electrical Performance of Electronic Packaging, 2008.","title":"3d power distribution network co-design for nanoscale stacked silicon ics","context":[{"sec":"sec4","text":"In this section, we will describe the flow we developed in [7] for the analysis of the TSV and 3D power networks to identify the resonance peak as well as the maximum voltage drops.","part":"1"},{"sec":"sec4","text":"In order to convert the frequency domain results into time domain we use vector fitting method [7].","part":"1"},{"sec":"sec4","text":" However, as the clock frequency of the 3D stacked ICs is reaching GHz range and the transistor current stimuli includes many high frequency components, conventional vector fitting method [7] cannot fits high frequency component properly and the time domain recovered result has a large error \\$(\\Delta\\bar{V} _{VF})\\$:\n\nwhere \\$\\Delta\\bar{V} _{VF}\\$ is the deviation of the fitted frequency domain approximation and the original signal.","part":"1"}],"links":{"documentLink":"/document/4675863","pdfSize":"413KB"},"refType":"biblio","id":"ref7"}],"articleNumber":"5090673","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Reliability aware through silicon via planning for 3D stacked ICs","publisher":"IEEE","displayDocTitle":"Reliability aware through silicon via planning for 3D stacked ICs","htmlAbstractLink":"/document/5090673/","isDynamicHtml":true,"isConference":true,"htmlLink":"/document/5090673/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","articleId":"5090673","openAccessFlag":"F","title":"Reliability aware through silicon via planning for 3D stacked ICs","contentTypeDisplay":"Conferences","mlTime":"PT0.074428S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090676,"references":[{"order":"1","text":"C. Carmichael and C. W. Tseng, \"Correcting Single-Event Upsets in Virtex-4 Platform FPGA Configuration Memory,\" Xilinx Application Note, XAPP988 (v1.0), March 13 2008.","title":"Correcting Single-Event Upsets in Virtex-4 Platform FPGA Configuration Memory","context":[{"sec":"sec3a","text":" Each frame has a unique address within the FPGA; detailed documentation of the Virtex-4 addressing scheme can be found in [1][10].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"G. Cieslewski, C. Conger, A. George, and B. Kilpatrick, \"Reconfigurable Fault Tolerance for FPGA-based Space Computing,\" Proc. of Military and Aerospace Programmable Logic Devices Conference 2008 (MAPLD), Annapolis, MD, September 15-18, 2008.","title":"Reconfigurable Fault Tolerance for FPGA-based Space Computing","context":[{"sec":"sec2a","text":"We have identified two domains that can benefit greatly from dynamic runtime PRM placement, namely reconfigurable fault tolerance (RFT) [2][8] for FPGA-based computing in space, and a novel virtual architecture (VA) for PR in FPGAs [5] (we refer the reader to the references for further details).","part":"1"}],"links":{"documentLink":"/document/5272313","pdfSize":"714KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"V. Degalahal and T. Tuan, \"Methodology for High Level Estimation of FPGA Power Consumption,\" Proc of 2005Asia and South Pacific Design Automation Conference, Jan., 2005, pp. 657-660.","title":"Methodology for High Level Estimation of FPGA Power Consumption","context":[{"sec":"sec4","text":" Degalahal and Tuan state that clock signals are responsible for a significant portion of the power consumption [3] and Lamoureux and Wilton verify that power consumption increases with the number of domains [7].","part":"1"}],"links":{"documentLink":"/document/1466245","pdfSize":"749KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"E. Eto, \"Support for BUFR in Partial Reconfigurable Modules,\" Xilinx White Paper, WP344 (v1.0), May 16 2008.","title":"Support for BUFR in Partial Reconfigurable Modules","context":[{"sec":"sec1","text":" LCDs leverage the regional clock resources introduced in Virtex-4 FPGAs [4][9] to both set the frequency and drive clock signals from within the PRM itself using a single global clock signal.","part":"1"},{"sec":"sec2b","text":" These regional resources are integrated with global resources to form a multi-level clock distribution network and are accessed through instantiation of the Regional Clock Buffer (BUFR) primitive [4][9][14].","part":"1"},{"sec":"sec2b","text":"Xilinx documentation provides regional clock resource usage guidelines for PR on their EA PR tools' website [4].","part":"1"},{"sec":"sec2b","text":"Although [4] documents the guidelines for using regional clock resources within PR, to the best of our knowledge, no documentation of an actual PR application using regional clock resources exists.","part":"1"},{"sec":"sec3b","text":" Detailed documentation of regional clock resources can be found in [9] and guidelines for their usage within PR can be found in [4].","part":"1"},{"sec":"sec3c","text":"As described in [4], the appropriate BUFRs must be included in each PRR containing an LCD, using the UCF file constraint:\n\nwhere \u201c#\u201d represents valid BUFR X and Y coordinates.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"F.V. Filho and E.L. Horta,, \"Development Tools for Partial Reconfigurable Systems,\" 4th Southern Conference on Programmable Logic, March 2008, pp.249-252.","title":"Development Tools for Partial Reconfigurable Systems","context":[{"sec":"sec1","text":"The underlying algorithms from previous work [5] in bitstream relocation are similar throughout, though there are several fundamental differences in each work's implementation.","part":"1"},{"sec":"sec2a","text":"We have identified two domains that can benefit greatly from dynamic runtime PRM placement, namely reconfigurable fault tolerance (RFT) [2][8] for FPGA-based computing in space, and a novel virtual architecture (VA) for PR in FPGAs [5] (we refer the reader to the references for further details).","part":"1"}],"links":{"documentLink":"/document/4547769","pdfSize":"5009KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"A. Jara-Berrocal and A. Gordon-Ross, \"SCORES: A Scalable and Parametric Streams-Based Communication Architecture for Modular Reconfigurable Systems,\" Proc. of Design, Automation, and Test in Europe (DATE) Conference, Nice, France, Apr. 20-24, 2009.","title":"SCORES: A Scalable and Parametric Streams-Based Communication Architecture for Modular Reconfigurable Systems","context":[],"links":{"documentLink":"/document/5090669","pdfSize":"6022KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"J. Lamoureux and S. J. E. Wilton, \"FPGA Clock Network Architecture: Flexibility vs. Area and Power,\" Proc. of 2006 Int'l. Symposium on FPGAs, Monterey, CA, Feb. 22-24, 2006, pp. 101-108.","title":"FPGA Clock Network Architecture: Flexibility vs. Area and Power","context":[{"sec":"sec1","text":" Since LCDs allow multiple clock domains to be implemented with a single global signal, LCDs reduce overall power consumption and top-level design complexity [7].","part":"1"},{"sec":"sec2a","text":" Although our methodology also allows global implementation of multiple clock domains, LCDs provide a reduction in power consumption [7].","part":"1"},{"sec":"sec2b","text":" Furthermore, as Lamoureux and Wilton demonstrate the power efficiency of localizing clock signal distribution when implementing multiple clock domains, LCDs have the potential to reduce power consumption in applications requiring multiple clock domains [7].","part":"1"},{"sec":"sec4","text":" Degalahal and Tuan state that clock signals are responsible for a significant portion of the power consumption [3] and Lamoureux and Wilton verify that power consumption increases with the number of domains [7].","part":"1"}],"links":{},"refType":"biblio","id":"ref7"},{"order":"8","text":"D.P. Montminy, R.O. Baldwin, P.D. Williams, and B.E. Mullins, \"Using Relocatable Bitstreams for Fault Tolerance,\" Proc. of Second NASA/ESA Conference on Adaptive Hardware and Systems, Washington, DC, Aug. 2007, pp. 701-708.","title":"Using Relocatable Bitstreams for Fault Tolerance","context":[{"sec":"sec2a","text":"We have identified two domains that can benefit greatly from dynamic runtime PRM placement, namely reconfigurable fault tolerance (RFT) [2][8] for FPGA-based computing in space, and a novel virtual architecture (VA) for PR in FPGAs [5] (we refer the reader to the references for further details).","part":"1"}],"links":{"documentLink":"/document/4291987","pdfSize":"527KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"Xilinx, Inc., \"Virtex-4 FPGA User Guide,\" UG070 (v2.5), June 17 2008.","title":"Virtex-4 FPGA User Guide","context":[{"sec":"sec1","text":" LCDs leverage the regional clock resources introduced in Virtex-4 FPGAs [4][9] to both set the frequency and drive clock signals from within the PRM itself using a single global clock signal.","part":"1"},{"sec":"sec2b","text":"The Virtex-4 FPGA family introduced regional clock resources not present in earlier FPGA families [9].","part":"1"},{"sec":"sec2b","text":" These regional resources are integrated with global resources to form a multi-level clock distribution network and are accessed through instantiation of the Regional Clock Buffer (BUFR) primitive [4][9][14].","part":"1"},{"sec":"sec2b","text":" Advantages of this dedicated infrastructure include high clock frequency and low power consumption [9].","part":"1"},{"sec":"sec3b","text":" Detailed documentation of regional clock resources can be found in [9] and guidelines for their usage within PR can be found in [4].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"Xilinx, Inc., \"Virtex Series Configuration Architecture User Guide,\" XAPP151(v1.7) , October 2004.","title":"Virtex Series Configuration Architecture User Guide","context":[{"sec":"sec3a","text":"The Virtex-4 FPGA configuration data is arranged into tiled frames [10].","part":"1"},{"sec":"sec3a","text":" Each frame has a unique address within the FPGA; detailed documentation of the Virtex-4 addressing scheme can be found in [1][10].","part":"1"},{"sec":"sec3c","text":" The baseline EA PR design flow is documented in [10].","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"Xilinx, Inc., \"Early Access Partial Reconfiguration User Guide,\" UG208(v1.1), March 2006.","title":"Early Access Partial Reconfiguration User Guide","context":[{"sec":"sec1","text":"Unfortunately, in spite of the benefits and feasibility of partial bitstream relocation, the popular Xilinx Inc.'s Early Access (EA) PR design flow [11] is not compatible with partial bitstream relocation.","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"Xilinx, Inc., \"ISE 8.1i Development System Reference Guide,\" Chapter 5, 2006.","title":"ISE 8.1i Development System Reference Guide","context":[{"sec":"sec1","text":"Module-based partial reconfiguration (PR) [12] enables finer reconfiguration granularity compared to traditional methods of full reconfiguration.","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"Xilinx, Inc., \"Triple Module Redundancy Design Techniques for Virtex FPGAs,\" XAPP197 (v1.0.1), July 6, 2006.","title":"Triple Module Redundancy Design Techniques for Virtex FPGAs","context":[],"refType":"biblio","id":"ref13"},{"order":"14","text":"Xilinx, Inc., \"Virtex-5 FPGA User Guide,\" UG190 (v4.2), May 9 2008","title":"Virtex-5 FPGA User Guide","context":[{"sec":"sec2b","text":" These regional resources are integrated with global resources to form a multi-level clock distribution network and are accessed through instantiation of the Regional Clock Buffer (BUFR) primitive [4][9][14].","part":"1"}],"refType":"biblio","id":"ref14"}],"articleNumber":"5090676","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Bitstream relocation with local clock domains for partially reconfigurable FPGAs","publisher":"IEEE","htmlAbstractLink":"/document/5090676/","displayDocTitle":"Bitstream relocation with local clock domains for partially reconfigurable FPGAs","isStaticHtml":true,"htmlLink":"/document/5090676/","isConference":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090676","openAccessFlag":"F","title":"Bitstream relocation with local clock domains for partially reconfigurable FPGAs","contentTypeDisplay":"Conferences","mlTime":"PT0.172492S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090684,"references":[{"order":"1","text":"L. Benini, P. Siegel, G. De Micheli, \"Automatic Synthesis of Gated Clocks for Power Reduction in Sequential Circuits,\" IEEE Design and Test of Computers, Vol. 11, No. 4, pp. 32-40, 1994.","title":"Automatic Synthesis of Gated Clocks for Power Reduction in Sequential Circuits","context":[{"sec":"sec1","text":"Clock-gating [1] is, by far, the most widely adopted technique for reducing dynamic power in digital CMOS circuits.","part":"1"}],"links":{"documentLink":"/document/329451","pdfSize":"942KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"L. Benini, G. De Micheli, \"Transformation and Synthesis of FSMs for Low Power Gated Clock Implementation,\" IEEE Transactions on CAD, Vol. 15, No. 6, pp. 630-643, 1996.","title":"Transformation and Synthesis of FSMs for Low Power Gated Clock Implementation","context":[{"sec":"sec1","text":" On the other hand, clock-gating is very suitable to automatic application [2], [3], [4], thus all design frameworks by the major EDA vendors do support clock-gating as their primary power optimization feature.","part":"1"}],"links":{"documentLink":"/document/503933","pdfSize":"1644KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"L. Benini, G. De Micheli, E. Macii, M. Poncino, R. Scarsi, \"Symbolic Synthesis of Clock-Gating Logic for Power Optimization of Synchronous Controllers,\" ACM Transactions on Design Automation, Vol. 4, No. 4, pp. 351-375, 1999.","title":"Symbolic Synthesis of Clock-Gating Logic for Power Optimization of Synchronous Controllers","context":[{"sec":"sec1","text":" On the other hand, clock-gating is very suitable to automatic application [2], [3], [4], thus all design frameworks by the major EDA vendors do support clock-gating as their primary power optimization feature.","part":"1"}],"links":{},"refType":"biblio","id":"ref3"},{"order":"4","text":"P. Babighian, L. Benini, E. Macii, \"A Scalable Algorithm for RTL Insertion of Gated Clocks based on Observability Don't Cares Computation,\" IEEE Transactions on CAD, Vol. 24, No. 1, pp. 29-42, 2005.","title":"A Scalable Algorithm for RTL Insertion of Gated Clocks based on Observability Don't Cares Computation","context":[{"sec":"sec1","text":" On the other hand, clock-gating is very suitable to automatic application [2], [3], [4], thus all design frameworks by the major EDA vendors do support clock-gating as their primary power optimization feature.","part":"1"}],"links":{"documentLink":"/document/1372659","pdfSize":"572KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"M. Anis, S. Areibi, M. Elmasry, \"Design and Optimization of Multithreshold CMOS Circuits,\" IEEE Transactions on CAD, Vol. 22, No. 10, pp. 1324-1342, 2003.","title":"Design and Optimization of Multithreshold CMOS Circuits","context":[{"sec":"sec1","text":" Among the several solution for reducing the sub-threshold leakage currents, power-gating [5] is the one that, in the near past, has gained the largest momentum.","part":"1"}],"links":{"documentLink":"/document/1233819","pdfSize":"1415KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"C. Long, L. He, \"Distributed Sleep Transistor Network for Power Reduction,\" DAC-41: ACM/IEEE Design Automation Conference, pp. 181-186, June 2003.","title":"Distributed Sleep Transistor Network for Power Reduction","context":[{"sec":"sec1","text":" As for the case of clock-gating, also power-gating can be effectively supported from the CAD stand-point [6], [7], [8], and it is now featured by most commercial design flows.","part":"1"}],"links":{"documentLink":"/document/1218937","pdfSize":"651KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"P. Babighian, L. Benini, E. Macii, A. Remollino, \"Post-Layout Leakage Power Minimization Based on Distributed Sleep Transistor Insertion,\" ISLPED-04: ACM/IEEE International Symposium on Low Power Electronics and Design, pp. 138-143, August 2004.","title":"Post-Layout Leakage Power Minimization Based on Distributed Sleep Transistor Insertion","context":[{"sec":"sec1","text":" As for the case of clock-gating, also power-gating can be effectively supported from the CAD stand-point [6], [7], [8], and it is now featured by most commercial design flows.","part":"1"}],"links":{},"refType":"biblio","id":"ref7"},{"order":"8","text":"A. Sathanur, A. Pullini, L. Benini, A. Macii, E. Macii, M. Poncino, \"Timing-Driven Row-Based Power Gating,\" ISLPED-07: ACM/IEEE International Symposium on Low Power Electronics and Design, pp. 104-109, August 2007.","title":"Timing-Driven Row-Based Power Gating","context":[{"sec":"sec1","text":" As for the case of clock-gating, also power-gating can be effectively supported from the CAD stand-point [6], [7], [8], and it is now featured by most commercial design flows.","part":"1"},{"sec":"sec2c3","text":" As an example, an effective ST insertion strategy relies on the idea that clusters to be gated contain entire rows of the layout (row-based PG [8]).","part":"1"},{"sec":"sec3","text":" The sleep transistor is inserted in one (or more, if needed) dedicated row, as described in [8].","part":"1"}],"links":{"documentLink":"/document/5514257","pdfSize":"408KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"L. Bolzani, A. Calimera, A. Macii, E. Macii, M. Poncino, \"Integrating Clock Gating and Power Gating for Combined Dynamic and Leakage Power Optimization in Digital CMOS Circuits\", DSD08: IEEE 11th Euromicro Conference on Digital System Design, September 2008, pp. 298-303.","title":"Integrating Clock Gating and Power Gating for Combined Dynamic and Leakage Power Optimization in Digital CMOS Circuits","context":[{"sec":"sec1","text":"In order to check the effective feasibility of the simultaneous application of the two techniques, in [9] we presented an analysis tool which is able to evaluate an RTL design in order to determine whether clock-gating/power-gating integration is convenient or not.","part":"1"},{"sec":"sec3","text":"Step 3 (Clustering): At this stage, the analysis tool of [9] evaluates the feasibility of integrating CG and PG by using the information available in the VCD file, as well as the design's OpenAccess database generated in Step 2.","part":"1"}],"links":{"documentLink":"/document/4669250","pdfSize":"410KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"K. Usami, N. Ohkubo, \"A Design Approach for Fine-grained Run-Time Power Gating using Locally Extracted Sleep Signals\", ICCD-06: IEEE International Conference on Computer Design, pp. 155-161, October 2006.","title":"A Design Approach for Fine-grained Run-Time Power Gating using Locally Extracted Sleep Signals","context":[{"sec":"sec1","text":"Although the idea of combining clock-gating and power-gating has been the subject of recent investigation [10], to the best of our knowledge this is the first time that the problem is addressed with industrial strength, thus offering a solution which may easily find its way in commercial CAD flows and for the implementation of industrial circuits featuring leading-edge nano-CMOS technologies.","part":"1"},{"sec":"sec1","text":" In fact, the work in [10] determines the clusters of cells to be power-gated and inserts the power-gating circuitry cell-by-cell; P&R are then executed using standard tools.","part":"1"}],"links":{"documentLink":"/document/4380809","pdfSize":"368KB"},"refType":"biblio","id":"ref10"}],"articleNumber":"5090684","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Enabling concurrent clock and power gating in an industrial design flow","publisher":"IEEE","htmlAbstractLink":"/document/5090684/","displayDocTitle":"Enabling concurrent clock and power gating in an industrial design flow","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090684/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090684","openAccessFlag":"F","title":"Enabling concurrent clock and power gating in an industrial design flow","contentTypeDisplay":"Conferences","mlTime":"PT0.248934S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090687,"references":[{"order":"1","text":"C.C. Yui, G.M. Swift, C. Carmichael, R. Koga, J.S. George, \"SEU mitigation testing of Xilinx Virtex II FPGAs\", IEEE Radiation Effects Data Workshop, pp. 92-97, 2003","title":"SEU mitigation testing of Xilinx Virtex II FPGAs","context":[{"sec":"sec1","text":" Approaches have been proposed, for example in [1][2], to enable the adoption of COTS FPGAs in radioactive environments, which exploit hardware and/or time redundancies to provide the needed level of error tolerance at the cost of high resource overhead.","part":"1"},{"sec":"sec2","text":" The impact of SEEs in the design the FPGA implements should be evaluated and the needed countermeasure should be employed to avoid failures [1][2].","part":"1"},{"sec":"sec2","text":"When devising SEE-mitigation techniques for COTS FPGAs, researchers exploited hardware redundancy [1], and/or time redundancy [2]: the modules in the design are replicated and SEE-filtering modules (e.g., voters or guardian gates [2]) are added to the designs.","part":"1"},{"sec":"sec2","text":" As an example, when SRAM-based FPGAs are considered, designers have to account for at least a 3x hardware overhead as all the modules of the design (both the combinational and the sequential logic) have to be replicated three times and voters have to be added to account for SEEs affecting the device configuration memory and the user memory [1].","part":"1"},{"sec":"sec4be","text":"As suggested in [1], periodically rewriting the configuration memory using the operation known as memory scrubbing is a cost effective approach to correct persistent SEUs affecting the FPGA configuration memory, and any SoPC based on SRAM FPGAs aiming at working in a radioactive environment is likely to include a memory scrubber.","part":"1"}],"links":{"documentLink":"/document/1281354","pdfSize":"675KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"S. Rezgui, J.J. Wang, E.C. Tung, B. Cronquist, J. McCollum, \"New Methodologies for SET Characterization and Mitigation in Flash-Based FPGAs\", IEEE Trans. Nuclear Science, Vol. 54, No. 6, 2007, pp. 2512-2524","title":"New Methodologies for SET Characterization and Mitigation in Flash-Based FPGAs","context":[{"sec":"sec1","text":" Approaches have been proposed, for example in [1][2], to enable the adoption of COTS FPGAs in radioactive environments, which exploit hardware and/or time redundancies to provide the needed level of error tolerance at the cost of high resource overhead.","part":"1"},{"sec":"sec2","text":" The impact of SEEs in the design the FPGA implements should be evaluated and the needed countermeasure should be employed to avoid failures [1][2].","part":"1"},{"sec":"sec2","text":"When devising SEE-mitigation techniques for COTS FPGAs, researchers exploited hardware redundancy [1], and/or time redundancy [2]: the modules in the design are replicated and SEE-filtering modules (e.g., voters or guardian gates [2]) are added to the designs.","part":"1"}],"links":{"documentLink":"/document/4395077","pdfSize":"1457KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"N. S. Bowen, D. K. Pradhan, \"Processor and memory based checkpoint and rollback recovery\". IEEE computer, 1993, 26(2):22-29.","title":"Processor and memory based checkpoint and rollback recovery","context":[{"sec":"sec1","text":" The flow exploits known concepts as lockstep, checkpoint and rollback recovery [3][4] to provide a balance between resource overhead (that is lower than in the TMR case) and fault tolerance.","part":"1"},{"sec":"sec4a","text":"The processor in the system is duplicated, and the two replicas are connected in a lockstep fashion [3][4], as depicted in figure 1, so that the new system is composed of two exact copies of the processor: the master and the checker.","part":"1"},{"sec":"sec4b","text":"Faults in the two CPU replicas are handled by the proposed mitigation scheme, which exploits lockstep execution for error detection and checkpoint with rollback recovery for correction of SEUs in the user memory [3][4].","part":"1"}],"links":{"documentLink":"/document/191981","pdfSize":"1754KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"J. R. Walker, C. Papachristou, \"A Rollback Recovery System for Embedded FPGA Processors\", MAPLD International Conference, 2006.","title":"A Rollback Recovery System for Embedded FPGA Processors","context":[{"sec":"sec1","text":" The flow exploits known concepts as lockstep, checkpoint and rollback recovery [3][4] to provide a balance between resource overhead (that is lower than in the TMR case) and fault tolerance.","part":"1"},{"sec":"sec4a","text":"The processor in the system is duplicated, and the two replicas are connected in a lockstep fashion [3][4], as depicted in figure 1, so that the new system is composed of two exact copies of the processor: the master and the checker.","part":"1"},{"sec":"sec4b","text":"Faults in the two CPU replicas are handled by the proposed mitigation scheme, which exploits lockstep execution for error detection and checkpoint with rollback recovery for correction of SEUs in the user memory [3][4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"\"Self-repairing and tuning reconfigurable electronics: real world applications\", Tutorial at the NASA/ESA Conference on Adaptive Hardware and Systems, 2008","context":[{"sec":"sec2","text":" An interesting example of these designs can self-modify to react to a changing environment [5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"G.R. Allen, G.M. Swift, \"Single Event Effects Test Results for Advanced Field Programmable Gate Arrays\", IEEE Radiation Effects Data Workshop, pp. 115-120, 2006","title":"Single Event Effects Test Results for Advanced Field Programmable Gate Arrays","context":[{"sec":"sec2","text":"When considering COTS FPGAs for space- or avionic-based applications, designers must take into account that ionizing radiations (e.g., neutrons and heavy ions) permeate the environments where the electronic systems operate, possibly provoking Single Event Effects (SEEs) [6][7].","part":"1"}],"links":{"documentLink":"/document/4077292","pdfSize":"5825KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"J. George, R. Koga, G. M. Swift, G. Allen, C. Carmichael, C.W. Tseng, \"Single Event Upsets in Xilinx Virtex-4 FPGA Devices\", IEEE Radiation Effects Data Workshop, pp. 109-114, 2006","title":"Single Event Upsets in Xilinx Virtex-4 FPGA Devices","context":[{"sec":"sec2","text":"When considering COTS FPGAs for space- or avionic-based applications, designers must take into account that ionizing radiations (e.g., neutrons and heavy ions) permeate the environments where the electronic systems operate, possibly provoking Single Event Effects (SEEs) [6][7].","part":"1"}],"links":{"documentLink":"/document/4077291","pdfSize":"6270KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"www.gaisler.com","context":[{"sec":"sec5","text":" We took as a case study a SoPC based on the Leon 2 processor [8], which is the common denominator of recently developed payload for several space missions, as for example the Venus Monitoring Camera [9].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"http://www.mps.mpg.de/projects/venus-express/vmc/","context":[{"sec":"sec5","text":" We took as a case study a SoPC based on the Leon 2 processor [8], which is the common denominator of recently developed payload for several space missions, as for example the Venus Monitoring Camera [9].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"www.xilinx.com","context":[{"sec":"sec5a","text":"To evaluate the overhead of the proposed approach, and to compare it with the alternative state-of-the-art solutions we first synthesized the Leon 2 processor core, we then obtained its TMR version using the XTMR tool [10], and we finally compared its resource occupation (in terms of logic cells and memory blocks) with that of the architecture obtained according to the proposed design flow.","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"P. Civera, L. Macchiarulo, M. Rebaudengo, M. Sonza Reorda, M. Violante, \"Exploiting Circuit Emulation for Fast Hardness Evaluation\", IEEE Transactions on Nuclear Science, Vol. 48, No. 6, December 2001, pp. 2210-2216","title":"Exploiting Circuit Emulation for Fast Hardness Evaluation","context":[{"sec":"sec5b","text":" The emulation-based fault injection tool presented in [11] was used for this purpose.","part":"1"}],"links":{"documentLink":"/document/983197","pdfSize":"99KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"L. Sterpone, M. Violante, R. Harboe Sorensen, D. Merodio, F. Sturesson, R. Weigand, S. Mattsson, \"Experimental Validation of a Tool for Predicting the Effects of Soft Errors in SRAM-based FPGAs\", IEEE Transactions on Nuclear Science, Vol. 54, No. 6, Part 1, December 2007, pp. 2576-2583","title":"Experimental Validation of a Tool for Predicting the Effects of Soft Errors in SRAM-based FPGAs","context":[{"sec":"sec5b","text":"In order to evaluate the impact of faults in the configuration memory, we analyzed the design using the STAR tool [12] and we did not identify any common-mode fault that may overcome the adopted SEU-mitigation schemes.","part":"1"}],"links":{"documentLink":"/document/4395082","pdfSize":"393KB"},"refType":"biblio","id":"ref12"}],"articleNumber":"5090687","formulaStrippedArticleTitle":"A low-cost SEE mitigation solution for soft-processors embedded in Systems on Pogrammable Chips","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5090687/","displayDocTitle":"A low-cost SEE mitigation solution for soft-processors embedded in Systems on Pogrammable Chips","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5090687/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5090687","openAccessFlag":"F","title":"A low-cost SEE mitigation solution for soft-processors embedded in Systems on Pogrammable Chips","contentTypeDisplay":"Conferences","mlTime":"PT0.209507S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090690,"references":[{"order":"1","text":"T. Cho and P. R. Gray, \"A 10 b, 20 MSample/s, 35 mW pipeline A/D converter\", IEEE J. Solid-State Circuits, vol. 30, no. 3, pp. 166-172, Mar. 1995.","title":"A 10 b, 20 MSample/s, 35 mW pipeline A/D converter","context":[{"sec":"sec1","text":" This can be achieved exploiting stage scaling techniques [1], where switched capacitor (SC) circuits in each stage are determined by noise requirements [2].","part":"1"}],"links":{"documentLink":"/document/364429","pdfSize":"828KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"D. Cline and P. Gray, \"A power optimized 13-b 5-Msamples/s pipelined analog-digital converter in 1.2\u03bc CMOS\", IEEE J of Solid State Circuits, vol. 31, pp-294-303, Mar. 1996.","title":"A power optimized 13-b 5-Msamples/s pipelined analog-digital converter in 1.2\u03bc CMOS","context":[{"sec":"sec1","text":" This can be achieved exploiting stage scaling techniques [1], where switched capacitor (SC) circuits in each stage are determined by noise requirements [2].","part":"1"}],"links":{"documentLink":"/document/494191","pdfSize":"1247KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"P. C. Yu and H.-S. Lee, \"A 2.5-V, 12-b, 5-Msample/s pipelined CMOS ADC\", IEEE J. Solid-State Circuits, vol. 31, no. 12, pp. 1854-1861, Dec. 1996.","title":"A 2.5-V, 12-b, 5-Msample/s pipelined CMOS ADC","context":[{"sec":"sec1","text":" The other technique is based on amplifiers sharing [3]\u2013[5] between adjacent ADC stages working in opposite clock phases.","part":"1"}],"links":{"documentLink":"/document/545805","pdfSize":"1035KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"B. M. Min, P. Kim, F. W. Bowman, D. Boisvert and A. J. Aude, \"A 69-mW 10-bit 80-MSample/s pipelined CMOS ADC\", IEEE J. Solid- State Circuits, vol. 38, no. 12, pp. 2031-2039, Dec. 2003.","title":"A 69-mW 10-bit 80-MSample/s pipelined CMOS ADC","context":[{"sec":"sec1","text":" The other technique is based on amplifiers sharing [3]\u2013[4][5] between adjacent ADC stages working in opposite clock phases.","part":"1"}],"links":{"documentLink":"/document/1253849","pdfSize":"586KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"D. Kurose, T. Ito, T. Ueno, T. Yamaji and T. Itakura, \"55-mW 200-MSPS 10-bit Pipeline ADCs for Wireless Receiver\", IEEE J. of Solid State Circuits, vol. 41, num. 7, July 2006.","title":"55-mW 200-MSPS 10-bit Pipeline ADCs for Wireless Receiver","context":[{"sec":"sec1","text":" The other technique is based on amplifiers sharing [3]\u2013[5] between adjacent ADC stages working in opposite clock phases.","part":"1"}],"links":{"documentLink":"/document/1644869","pdfSize":"967KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"A. M. Abo and P. R. Gray, \"A 1.5 V, 10-bit, 14-Msample/s CMOS Pipeline Analog-to Digital Converter\". IEEE Journal of Solid State Circuits, Vol. 34, No 5. May 1999.","title":"A 1.5 V, 10-bit, 14-Msample/s CMOS Pipeline Analog-to Digital Converter","context":[{"sec":"sec2","text":" They have a conversion schema of 1.5 bit per stage [6], and a Redundant-Signed-Digit architecture (RSD) to obtain the 12 bit output (Figs. 1, 4, 6).","part":"1"}],"links":{"documentLink":"/document/760369","pdfSize":"373KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"R. J. Baker, \"CMOS mixed-signal circuit design\", Wiley-Interscience, 2002.","title":"CMOS mixed-signal circuit design","context":[{"sec":"sec2a","text":" In this configuration (Fig. 1) each stage has a Sample & Hold Amplifier (SHA) [7], which is composed of a switched capacitor circuit and operational transconductance amplifier (OTA).","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"L. Sumanen, Pipeline Analog-to-Digital Converters for Wide-Band Wireless Communications, PhD Diss., Helsinki Uni. of Tech. 2002.","context":[{"sec":"sec2a","text":" The outputs of the comparators are connected to the inputs of the DAC block which provide three voltage levels [8].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"W. Jin and Q. Yulin, \"Analysis and design of fully differential gainboosted telescopic cascode opamp\", IEEE J. Solid State Circuits, vol.2, no. 18-21, pp. 1457-1460, Oct. 2004.","title":"Analysis and design of fully differential gainboosted telescopic cascode opamp","context":[{"sec":"sec2a","text":" For the requirements of the ADC, we have chosen a telescopic operational amplifier with gain boosting [9].","part":"1"}],"links":{"documentLink":"/document/1436874","pdfSize":"810KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"O. Choksi and L. R. Carley \"Analysis of Switched-Capacitor Common-Mode Feedback Circuit\", IEEE Transactions on Circuits and Systems II, vol. 50, no. 12, pp 906-917. Dec. 2003.","title":"Analysis of Switched-Capacitor Common-Mode Feedback Circuit","context":[{"sec":"sec2a","text":" The CMFB used is a switched capacitor configuration with symmetric loading of the differential loop [10].","part":"1"}],"links":{"documentLink":"/document/1255674","pdfSize":"663KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"J.A. Diaz, H. Neubauer, G. Domenech and R. Ruiz \"Comparative analysis of two operational amplifier topologies for a 40MS/s 12-bit pipelined ADC in 0.35\u03bcm CMOS\", Intl. Conf. on IC Design and Technology, ICICDT 2008, Grenoble, France. 2-4 june, 2008.","title":"Comparative analysis of two operational amplifier topologies for a 40MS/s 12-bit pipelined ADC in 0.35\u03bcm CMOS","context":[{"sec":"sec3","text":"A prototype of the ADC based on the first architecture without amplifier sharing was fabricated in a 0.35 \\$\\mu {\\rm m}\\$ CMOS technology (Fig. 7) [11].","part":"1"}],"links":{"documentLink":"/document/4567260","pdfSize":"984KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"AustriaMikroSysteme, AG.","context":[{"sec":"sec3","text":"In the three topologies, the technology employed has been AMS CMOS-C35B4 [12].","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"J. Markus and I. Kollar, \"Standard framework for IEEE-STD-1241 in MATLAB [ADC testing]\" Procs. of the 18th Instrumentation and Measurement Technology Conf., 2001 Vol. 3, pp 1847-1852. May 2001.","context":[{"sec":"sec3","text":" They were obtained using IEEE Std 1241-2000, for a 4-parameter sine wave test which was implemented in ADCTEST software for MATLAB [13].","part":"1"}],"refType":"biblio","id":"ref13"}],"articleNumber":"5090690","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Power reduction of a 12-bit 40-MS/s pipeline ADC exploiting partial amplifier sharing","publisher":"IEEE","displayDocTitle":"Power reduction of a 12-bit 40-MS/s pipeline ADC exploiting partial amplifier sharing","htmlAbstractLink":"/document/5090690/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090690/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090690","openAccessFlag":"F","title":"Power reduction of a 12-bit 40-MS/s pipeline ADC exploiting partial amplifier sharing","contentTypeDisplay":"Conferences","mlTime":"PT0.087559S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090694,"references":[{"order":"1","text":"R. C. Baumann, \"Soft errors in advanced semiconductor devices - Part I: The three radiation sources,\" IEEE Transactions Device and Materials Reliability, vol. 1, no. 1 pp. 17-22, Mar 2001.","title":"Soft errors in advanced semiconductor devices - Part I: The three radiation sources","context":[{"sec":"sec1","text":" Soft errors are radiation induced faults which happen due to a particle hit, either by an alpha particle from impurities in packaging material or a neutron from cosmic rays [1], [17].","part":"1"}],"links":{"documentLink":"/document/946456","pdfSize":"117KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"E. H. Cannon et al, \"The impact of aging effects and manufacturing variation on SRAM soft-error rate,\" IEEE Transactions on Device and Materials Reliability, Vol. 8, No. 1, pp. 145-152, Mar 2008.","title":"The impact of aging effects and manufacturing variation on SRAM soft-error rate","context":[{"sec":"sec2b","text":" The effect of aging on soft error susceptibility (Qcrit) has been briefly described in [2] but the analysis is not exhaustive.","part":"1"}],"links":{"documentLink":"/document/4385729","pdfSize":"439KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"V. Chandra and R. Aitken, \"Impact of Technology and Voltage Scaling on the Soft Error Susceptibility of Nanoscale CMOS,\" IEEE Intl. Symposium on Defect and Fault Tolerance of VLSI Systems, 2008.","title":"Impact of Technology and Voltage Scaling on the Soft Error Susceptibility of Nanoscale CMOS","context":[{"sec":"sec3","text":" Technology scaling further decreases the node capacitances and hence increases the soft error susceptibility of SRAMs [3].","part":"1"},{"sec":"sec3","text":" The impact of technology and voltage scaling on the soft error susceptibility of SRAMs is described in detail in [3].","part":"1"}],"links":{"documentLink":"/document/4641164","pdfSize":"264KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"C. Dai et al, \"Alpha-SER Modeling and Simulation for Sub-0.25\u03bcm CMOS Technology,\" IEEE Symposium on VLSI Technology, June 1999.","title":"Alpha-SER Modeling and Simulation for Sub-0.25\u03bcm CMOS Technology","context":[{"sec":"sec2a","text":" In [18], the authors use a triangular pulse and in [4] the authors conclude that the shape of the pulse will vary but it can be represented by a piecewise linear function with a peak corresponding to the funneling charge collection and a more slowly decaying tail for the diffusion charge collection.","part":"1"}],"links":{"documentLink":"/document/799350","pdfSize":"177KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"R. Degraeve et al, \"Relation between breakdown mode and breakdown location in short channel NMOSFETs and its impact on reliability specifications,\" IRPS, 2001.","title":"Relation between breakdown mode and breakdown location in short channel NMOSFETs and its impact on reliability specifications","context":[{"sec":"sec4","text":"We only considered gate to diffusion (source or drain) breakdown since it represents the worst case scenario [5].","part":"1"},{"sec":"sec4","text":" It can be observed from Figure 6 that as the voltage increases beyond 1V, the value of \\$R_{gbd}(V)\\$ falls sharply and becomes less than 100 \\${\\rm K}\\Omega\\$ which takes it into the realm of hard breakdown [5], [8], [12].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"T. Heijmen, \"Factors that Impact the Critical Charge of Memory Elements,\" IEEE Intl. On-Line Testing Symposium (IOLTS), 2006.","title":"Factors that Impact the Critical Charge of Memory Elements","context":[{"sec":"sec3","text":"The factors which impact the critical charge of a bit cell are described in [6].","part":"1"}],"links":{"documentLink":"/document/1655516","pdfSize":"278KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"B. Kaczer et al, \"Impact of MOSFET gate oxide breakdown on digital circuit operation and Reliability,\" IEEE Transactions on Electron Devices, Vol. 49, No. 3, pp. 500-506, Mar 2002.","title":"Impact of MOSFET gate oxide breakdown on digital circuit operation and Reliability","context":[{"sec":"sec2b","text":" The impact of oxide breakdown on circuit functionality for simple circuits has been investigated in [7].","part":"1"},{"sec":"sec4","text":"It has been shown in [7], [13] that the time to oxide breakdown in PMOS is an order of magnitude higher than in NMOS.","part":"1"}],"links":{"documentLink":"/document/987122","pdfSize":"196KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"B. Kaczer et al, \"Experimental verification of SRAM cell functionality after hard and soft gate oxide breakdowns,\" ESSDERC, 2003.","title":"Experimental verification of SRAM cell functionality after hard and soft gate oxide breakdowns","context":[{"sec":"sec2b","text":" The effect of GBD on SRAM static noise margin and functionality has been discussed in [8].","part":"1"},{"sec":"sec4","text":" It can be observed from Figure 6 that as the voltage increases beyond 1V, the value of \\$R_{gbd}(V)\\$ falls sharply and becomes less than 100 \\${\\rm K}\\Omega\\$ which takes it into the realm of hard breakdown [5], [8], [12].","part":"1"}],"links":{"documentLink":"/document/1256814","pdfSize":"291KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"A. J. KleinOsowski et al, \"Modeling Single-Event Upsets in 65-nm Silicon-on-Insulator Semiconductor Devices,\" IEEE Transactions on Nuclear Science, Vol. 53. No. 6, pp. 3321-3328, Dec. 2006.","title":"Modeling Single-Event Upsets in 65-nm Silicon-on-Insulator Semiconductor Devices","context":[{"sec":"sec2a","text":" In [9], [14], the authors describe a double exponential current pulse, as described by Equation 2.","part":"1"}],"links":{"documentLink":"/document/4033589","pdfSize":"592KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"H. Qin, Y. Cao, D. Markovic, A. Vladimirescu and J. Rabaey, \"SRAM leakage suppression by minimizing standby supply voltage,\" Intl. Symp. on Quality Electronic Design (ISQED), 2004.","title":"SRAM leakage suppression by minimizing standby supply voltage","context":[{"sec":"sec1","text":" Further, the supply voltage in SRAMs is also being aggressively scaled to reduce power consumption [10], [20].","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"R. Rodriguez et al, \"Oxide breakdown model and its impact on SRAM cell functionality,\" Simulation of semiconductor processes and devices, 2003.","title":"Oxide breakdown model and its impact on SRAM cell functionality","context":[{"sec":"sec1","text":" This degradation will not lead to drastic failure but it will certainly change the design properties, namely, energy, delay, noise margin etc [11], [12], [19].","part":"1"},{"sec":"sec2b","text":" It has been shown that SRAM bit cell noise margin is significantly affected when the GBD happens in the pull-down NMOS [11].","part":"1"}],"links":{"documentLink":"/document/1233692","pdfSize":"296KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"R. Rodriguez et al, \"The impact of gate oxide breakdown on SRAM stability,\" IEEE Electron Device Letters, pp. 559-561, Sep. 2002.","title":"The impact of gate oxide breakdown on SRAM stability","context":[{"sec":"sec1","text":" This degradation will not lead to drastic failure but it will certainly change the design properties, namely, energy, delay, noise margin etc [11], [12], [19].","part":"1"},{"sec":"sec4","text":" The ohmic model only provides good results for hard breakdown but the power-law leakage current model predicts progressive oxide breakdown behaviors much better prior to the final hard breakdown [12], [13].","part":"1"},{"sec":"sec4","text":" It can be observed from Figure 6 that as the voltage increases beyond 1V, the value of \\$R_{gbd}(V)\\$ falls sharply and becomes less than 100 \\${\\rm K}\\Omega\\$ which takes it into the realm of hard breakdown [5], [8], [12].","part":"1"}],"links":{"documentLink":"/document/1028999","pdfSize":"174KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"R. Rodriguez, J. H. Stathis, and B. P. Linder, \"Model for Gate-Oxide Breakdown in CMOS Inverters,\" IEEE Electron Device Letters, Vol.24, No.2, pp.114-116, Feb. 2003.","title":"Model for Gate-Oxide Breakdown in CMOS Inverters","context":[{"sec":"sec4","text":" The ohmic model only provides good results for hard breakdown but the power-law leakage current model predicts progressive oxide breakdown behaviors much better prior to the final hard breakdown [12], [13].","part":"1"},{"sec":"sec4","text":" However, based on silicon measurements, it was found that \\$p\\$ is in the range of \\$\\sim 5\\$ and \\$K\\$ is in the range of \\$\\sim 10^{-5}\\$ [13].","part":"1"},{"sec":"sec4","text":"It has been shown in [7], [13] that the time to oxide breakdown in PMOS is an order of magnitude higher than in NMOS.","part":"1"}],"links":{"documentLink":"/document/1196034","pdfSize":"254KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"G. R. Srinivasan et al, \"Accurate, Predictive Modeling of Soft Error Rate Due to Cosmic Rays and Chip Alpha Radiation,\" IRPS, 1994.","title":"Accurate, Predictive Modeling of Soft Error Rate Due to Cosmic Rays and Chip Alpha Radiation","context":[{"sec":"sec2a","text":" In [9], [14], the authors describe a double exponential current pulse, as described by Equation 2.","part":"1"}],"links":{"documentLink":"/document/307864","pdfSize":"479KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"J. H. Stathis, \"Physical and predictive models of ultra thin oxide reliability in CMOS devices and circuits,\" IRPS, 2001.","title":"Physical and predictive models of ultra thin oxide reliability in CMOS devices and circuits","context":[{"sec":"sec1","text":"Progressive gate oxide breakdown (GBD) in CMOS devices is becoming one of the most important source of time dependent degradation [15].","part":"1"}],"links":{"documentLink":"/document/922893","pdfSize":"2082KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"J. Sune and E. Y. Wu, \"Statistics of successive breakdown events in gate oxides,\" IEEE Electron Device Letters, pp. 272-274, 2003.","title":"Statistics of successive breakdown events in gate oxides","context":[{"sec":"sec4","text":" Since the probability of having more than one breakdown in an NMOS transistor is low [16], we consider either a gate-source breakdown or a gate-drain breakdown but not both.","part":"1"}],"links":{"documentLink":"/document/1206861","pdfSize":"309KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"Y. Tosaka et al, \"Impact of cosmic ray neutron induced soft errors on advanced CMOS circuits,\" IEEE Symposium on VLSI Technology, 1996.","title":"Impact of cosmic ray neutron induced soft errors on advanced CMOS circuits","context":[{"sec":"sec1","text":" Soft errors are radiation induced faults which happen due to a particle hit, either by an alpha particle from impurities in packaging material or a neutron from cosmic rays [1], [17].","part":"1"}],"links":{"documentLink":"/document/507828","pdfSize":"219KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"S. Walstra and C. Dai, \"Circuit-Level Modeling of Soft Errors in Integrated Circuits,\" IEEE Transactions on Device and Materials Reliability, Vol. 5, No. 3, pp. 358-364, Sep. 2005.","title":"Circuit-Level Modeling of Soft Errors in Integrated Circuits","context":[{"sec":"sec2a","text":" In [18], the authors use a triangular pulse and in [4] the authors conclude that the shape of the pulse will vary but it can be represented by a piecewise linear function with a peak corresponding to the funneling charge collection and a more slowly decaying tail for the diffusion charge collection.","part":"1"}],"links":{"documentLink":"/document/1545896","pdfSize":"288KB"},"refType":"biblio","id":"ref18"},{"order":"19","text":"H. Wang, M. Miranda, F. Catthoor and W. Dehaene, \"Impact of random soft oxide breakdown on SRAM energy/delay drift,\" IEEE Transactions on Device and Materials Reliability, pp. 581-591, Dec. 2007.","title":"Impact of random soft oxide breakdown on SRAM energy/delay drift","context":[{"sec":"sec1","text":" This degradation will not lead to drastic failure but it will certainly change the design properties, namely, energy, delay, noise margin etc [11], [12], [19].","part":"1"},{"sec":"sec2b","text":"Figure 2 shows the three phases of gate oxide wearout [19].","part":"1"},{"sec":"sec2b","text":"\nWear-out and breakdown model for thin gate oxides [19]\n\n.","part":"1"},{"sec":"sec2b","text":" In [19], the authors describe the impact of soft oxide breakdown on the energy/delay drift in SRAMs.","part":"1"}],"links":{"documentLink":"/document/4374085","pdfSize":"1099KB"},"refType":"biblio","id":"ref19"},{"order":"20","text":"J. Wang and B. Calhoun, \"Canary replica feedback for near-DRV standby VDD scaling in a 90 nm SRAM\", CICC, 2007.","title":"Canary replica feedback for near-DRV standby VDD scaling in a 90 nm SRAM","context":[{"sec":"sec1","text":" Further, the supply voltage in SRAMs is also being aggressively scaled to reduce power consumption [10], [20].","part":"1"}],"refType":"biblio","id":"ref20"},{"order":"21","text":"E. Wu et al, \"Interplay of voltage and temperature acceleration of oxide breakdown for ultra-thin gate oxides,\" Solid-State Electronics, Vol.46, pp.1787-1798, 2002.","title":"Interplay of voltage and temperature acceleration of oxide breakdown for ultra-thin gate oxides","context":[{"sec":"sec4","text":" We have used the voltage dependent power-law oxide degradation model [21], [22].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/S0038-1101(02)00151-X"},"refType":"biblio","id":"ref21"},{"order":"22","text":"E. Wu, and J. Sune, \"Power-law voltage acceleration: A key element for ultra-thin gate oxide reliability,\" Special issue of Microelectronics Reliability, 2005.","title":"Power-law voltage acceleration: A key element for ultra-thin gate oxide reliability","context":[{"sec":"sec4","text":" We have used the voltage dependent power-law oxide degradation model [21], [22].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.microrel.2005.04.004"},"refType":"biblio","id":"ref22"}],"articleNumber":"5090694","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Impact of voltage scaling on nanoscale SRAM reliability","publisher":"IEEE","displayDocTitle":"Impact of voltage scaling on nanoscale SRAM reliability","htmlAbstractLink":"/document/5090694/","htmlLink":"/document/5090694/","isStaticHtml":true,"isConference":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090694","openAccessFlag":"F","title":"Impact of voltage scaling on nanoscale SRAM reliability","contentTypeDisplay":"Conferences","mlTime":"PT0.355251S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090695,"references":[{"order":"1","text":"K9NBG08U5M 4G * 8 Bit NAND Flash Memory Data Sheet, Samsung Electronics, 2005.","title":"K9NBG08U5M 4G * 8 Bit NAND Flash Memory Data Sheet","context":[{"sec":"sec1","text":" For example, the time to program one page of \\${\\rm MLC}_{\\times 2}\\$ flash memory is 800\u03bcs, and each block of \\${\\rm MLC}_{\\times 2}\\$ flash memory can only endure 10,000 erase cycles, compared to 200\u03bcs page-program time and 100,000 erase cycles of SLC flash memory [1], [2].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"NAND08Gx3C2A 8Gbit Multi-level NAND Flash Memory, STMicroelectronics, 2005.","title":"NAND08Gx3C2A 8Gbit Multi-level NAND Flash Memory","context":[{"sec":"sec1","text":" For example, the time to program one page of \\${\\rm MLC}_{\\times 2}\\$ flash memory is 800\u03bcs, and each block of \\${\\rm MLC}_{\\times 2}\\$ flash memory can only endure 10,000 erase cycles, compared to 200\u03bcs page-program time and 100,000 erase cycles of SLC flash memory [1], [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"B. Carrier, File System Forensic Analysis. Addison Wesley Professional, 2005.","title":"File System Forensic Analysis","context":[{"sec":"sec1","text":" These problems are further exaggerated by the behavior of file systems (that are usually over storage systems), mainly due to frequent writes of small sizes to the flash memory [3].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"D. Woodhouse, \"JFFS: The Journalling Flash File System,\" in Ottawa Linux Symposium, 2001.","title":"JFFS: The Journalling Flash File System","context":[{"sec":"sec1","text":" In the past decades, there were many excellent work and implementations in meeting the performance and reliability requirements of flash-memory storage systems, e.g., [4], [5], [6], [7].","part":"1"},{"sec":"sec1","text":" Some exploited different system architectures and layer designs, e.g., [5], [8], [9], [10], and some explored the design issues of the native file systems over flash-memory storage devices, e.g., [4], [8], [11].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"L.-P. Chang and T.-W. Kuo, \"An Adaptive Striping Architecture for Flash Memory Storage Systems of Embedded Systems,\" in IEEE Real-Time and Embedded Technology and Applications Symposium, 2002, pp. 187-196.","title":"An Adaptive Striping Architecture for Flash Memory Storage Systems of Embedded Systems","context":[{"sec":"sec1","text":" In the past decades, there were many excellent work and implementations in meeting the performance and reliability requirements of flash-memory storage systems, e.g., [4], [5], [6], [7].","part":"1"},{"sec":"sec1","text":" Some exploited different system architectures and layer designs, e.g., [5], [8], [9], [10], and some explored the design issues of the native file systems over flash-memory storage devices, e.g., [4], [8], [11].","part":"1"}],"links":{"documentLink":"/document/1137393","pdfSize":"338KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"L.-P. Chang, \"On efficient wear-leveling for large-scale flash-memory storage systems.\" 22st ACM Symposium on Applied Computing (ACM SAC), March 2007.","title":"On efficient wear-leveling for large-scale flash-memory storage systems","context":[{"sec":"sec1","text":" In the past decades, there were many excellent work and implementations in meeting the performance and reliability requirements of flash-memory storage systems, e.g., [4], [5], [6], [7].","part":"1"}],"links":{},"refType":"biblio","id":"ref6"},{"order":"7","text":"Y.-H. Chang, J.-W. Hsieh, and T.-W. Kuo, \"Endurance Enhancement of Flash-Memory Storage Systems: An Efficient Static Wear Leveling Design,\" the 44th ACM/IEEE Design Automation Conference (DAC), June 2007.","title":"Endurance Enhancement of Flash-Memory Storage Systems: An Efficient Static Wear Leveling Design","context":[{"sec":"sec1","text":" In the past decades, there were many excellent work and implementations in meeting the performance and reliability requirements of flash-memory storage systems, e.g., [4], [5], [6], [7].","part":"1"}],"links":{"documentLink":"/document/4261174","pdfSize":"646KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"A. Kawaguchi, S. Nishioka, and H. Motoda, \"A Flash-Memory Based File System,\" in Proceedings of the 1995 USENIX Technical Conference, Jan 1995, pp. 155-164.","title":"A Flash-Memory Based File System","context":[{"sec":"sec1","text":" Some exploited different system architectures and layer designs, e.g., [5], [8], [9], [10], and some explored the design issues of the native file systems over flash-memory storage devices, e.g., [4], [8], [11].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"C.-H. Wu and T.-W. Kuo, \"An Adaptive Two-Level Management for the Flash Translation Layer in Embedded Systems,\" in IEEE/ACM 2006 International Conference on Computer-Aided Design (ICCAD), November 2006.","title":"An Adaptive Two-Level Management for the Flash Translation Layer in Embedded Systems","context":[{"sec":"sec1","text":" Some exploited different system architectures and layer designs, e.g., [5], [8], [9], [10], and some explored the design issues of the native file systems over flash-memory storage devices, e.g., [4], [8], [11].","part":"1"},{"sec":"sec1","text":" [9] proposed a hybrid flash-translation-layer design to switch the mapping information between a fine-grained and a coarse-grained address translation mechanisms dynamically and adaptively.","part":"1"}],"links":{},"refType":"biblio","id":"ref9"},{"order":"10","text":"J.-H. Lin, Y.-H. Chang, J.-W. Hsieh, T.-W. Kuo, and C.-C. Yang, \"A NOR Emulation Strategy over NAND Flash Memory,\" the 13th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications(RTCSA 2007), August 2007.","title":"A NOR Emulation Strategy over NAND Flash Memory","context":[{"sec":"sec1","text":" Some exploited different system architectures and layer designs, e.g., [5], [8], [9], [10], and some explored the design issues of the native file systems over flash-memory storage devices, e.g., [4], [8], [11].","part":"1"}],"links":{"documentLink":"/document/4296841","pdfSize":"245KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"\"Flash File System. US Patent 540,448,\" in Intel Corporation.","context":[{"sec":"sec1","text":" Some exploited different system architectures and layer designs, e.g., [5], [8], [9], [10], and some explored the design issues of the native file systems over flash-memory storage devices, e.g., [4], [8], [11].","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"L.-P. Chang and T.-W. Kuo, \"An Efficient Management Scheme for Large-Scale Flash-Memory Storage Systems,\" ACM Symposium on Applied Computing (SAC), pp. 862-868, Mar 2004.","title":"An Efficient Management Scheme for Large-Scale Flash-Memory Storage Systems","context":[{"sec":"sec1","text":" Researchers also exploited large-scaled and energy-aware storage systems, e.g., [12], [13].","part":"1"}],"links":{},"refType":"biblio","id":"ref12"},{"order":"13","text":"Y. Du, M. Cai, and J. Dong, \"Adaptive Energy-aware Design of a Multi-bank Flash-memory Storage System,\" Proceedings of the 11 IEEE Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA'05), 2005.","title":"Adaptive Energy-aware Design of a Multi-bank Flash-memory Storage System","context":[{"sec":"sec1","text":" Researchers also exploited large-scaled and energy-aware storage systems, e.g., [12], [13].","part":"1"}],"links":{"documentLink":"/document/1541100","pdfSize":"121KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"J.-W. Hsieh, T.-W. Kuo, P.-L. Wu, and Y.-C. Huang, \"Energy-Efficient and Performance-Enhanced Disks Using Flash-Memory Cache,\" proceedings of ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2007), pp. 334-339, 2007.","title":"Energy-Efficient and Performance-Enhanced Disks Using Flash-Memory Cache","context":[{"sec":"sec1","text":" [14] proposed a caching strategy and data structure with the considerations of the characteristics of NAND flash memory and energy consumption of the system on processing read and write requests.","part":"1"},{"sec":"sec1","text":" NAND flash memory is also adopted to facilitate the booting process or to save the energy consumption of hard disks [19], [20], [14].","part":"1"}],"links":{"documentLink":"/document/5514303","pdfSize":"187KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"L.-P. Chang, \"Hybrid Solid-State Disks: Combining Heterogeneous NAND Flash in Large SSDs,\" The 13th Asia and South Pacific Design Automation Conference (ASP-DAC), 2008.","title":"Hybrid Solid-State Disks: Combining Heterogeneous NAND Flash in Large SSDs","context":[{"sec":"sec1","text":" [15] proposed a hybrid architecture to combine SLC and MLC NAND flash memory on Solid State Disks so as to utilize the advantages of SLC and MLC flash memory.","part":"1"}],"refType":"biblio","id":"ref15"},{"order":"16","text":"KFW8G16Q2M-DEBx 512M x 16bit OneNAND Flash Memory Data Sheet, Samsung Electronics, 09 2006.","title":"KFW8G16Q2M-DEBx 512M x 16bit OneNAND Flash Memory Data Sheet","context":[{"sec":"sec1","text":" Moreover, Samsung presented a OneNAND structure, which uses NAND flash memory and a SRAM buffer to replace NOR flash memory, e.g., [16], [17], [18].","part":"1"}],"refType":"biblio","id":"ref16"},{"order":"17","text":"OneNAND Features and Performance, Samsung Electronics, 11 2005.","title":"Samsung Electronics","context":[{"sec":"sec1","text":" Moreover, Samsung presented a OneNAND structure, which uses NAND flash memory and a SRAM buffer to replace NOR flash memory, e.g., [16], [17], [18].","part":"1"}],"refType":"biblio","id":"ref17"},{"order":"18","text":"Y. Joo, Y. Choi, C. Park, S. W. Chung, E.-Y. Chung, and N. Chang, \"Demand paging for onenandtm flash execute-in-place.\" CODES+ISSS, October 2006.","title":"Demand paging for onenandtm flash execute-in-place","context":[{"sec":"sec1","text":" Moreover, Samsung presented a OneNAND structure, which uses NAND flash memory and a SRAM buffer to replace NOR flash memory, e.g., [16], [17], [18].","part":"1"}],"links":{"documentLink":"/document/4278520","pdfSize":"221KB"},"refType":"biblio","id":"ref18"},{"order":"19","text":"\"Flash Cache Memory Puts Robson in the Middle,\" Intel.","title":"Flash Cache Memory Puts Robson in the Middle","context":[{"sec":"sec1","text":" NAND flash memory is also adopted to facilitate the booting process or to save the energy consumption of hard disks [19], [20], [14].","part":"1"}],"refType":"biblio","id":"ref19"},{"order":"20","text":"\"Windows ReadyDrive and Hybrid Hard Disk Drives, http://www.microsoft.com/whdc/device/storage/hybrid.mspx,\" Microsoft, Tech. Rep., May 2006.","context":[{"sec":"sec1","text":" NAND flash memory is also adopted to facilitate the booting process or to save the energy consumption of hard disks [19], [20], [14].","part":"1"}],"refType":"biblio","id":"ref20"},{"order":"21","text":"\"DaVinci Digital Media System-on-Chip - TMS320DM6446 http: //focus.ti.com/docs/prod/folders/print/tms320dm6446.html,\" Texas Instruments, Tech. Rep.","title":"DaVinci Digital Media System-on-Chip - TMS320DM6446 http: //focus.ti.com/docs/prod/folders/print/tms320dm6446.html","context":[{"sec":"sec1","text":" The proposed flash translation layer is implemented as a Linux device driver on a DaVinci evaluation board [21] and evaluated with respect to ext2 and ext3 file systems.","part":"1"}],"refType":"biblio","id":"ref21"},{"order":"22","text":"\"Understanding the Flash Translation Layer (FTL) Specification, http://developer.intel.com/,\" Intel Corporation, Tech. Rep., Dec 1998. [Online]. Available: http://developer.intel.com/","context":[{"sec":"sec2a","text":"There are three major implementation approaches of flash-memory management schemes: FTL, BL, and NFTL: FTL adopts a page-level address translation mechanism for finegrained address translation [22], [23].","part":"1"}],"refType":"biblio","id":"ref22"},{"order":"23","text":"\"FTL Logger Exchanging Data with FTL Systems,\" Intel Corporation, Tech. Rep.","title":"FTL Logger Exchanging Data with FTL Systems","context":[{"sec":"sec2a","text":"There are three major implementation approaches of flash-memory management schemes: FTL, BL, and NFTL: FTL adopts a page-level address translation mechanism for finegrained address translation [22], [23].","part":"1"}],"refType":"biblio","id":"ref23"},{"order":"24","text":"\"Flash-memory Translation Layer for NAND flash (NFTL),\" M-Systems, 1998.","title":"Flash-memory Translation Layer for NAND flash (NFTL)","context":[{"sec":"sec2a","text":" NFTL [24] also adopts a block-level address translation mechanism.","part":"1"}],"refType":"biblio","id":"ref24"}],"articleNumber":"5090695","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A file-system-aware FTL design for flash-memory storage systems","publisher":"IEEE","displayDocTitle":"A file-system-aware FTL design for flash-memory storage systems","htmlAbstractLink":"/document/5090695/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5090695/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090695","openAccessFlag":"F","title":"A file-system-aware FTL design for flash-memory storage systems","contentTypeDisplay":"Conferences","mlTime":"PT0.226587S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090696,"references":[{"order":"1","text":"A. Ban. Flash file system. United States Patent, no.5404485, April 1995.","title":"Flash file system","context":[{"sec":"sec1","text":" Thus, previous efforts [1][2] [8] [9] [12] [18] [19] have only focused on improving GC and WL efficiency, but have not attempted to take dead data into consideration or necessitated [5] a change in existing system architecture.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"A. Ban. Wear leveling of static areas in flash memory. US Patent 6,732,221. M-systems, May 2004.","title":"Wear leveling of static areas in flash memory","context":[{"sec":"sec1","text":" Thus, previous efforts [1][2] [8] [9] [12] [18] [19] have only focused on improving GC and WL efficiency, but have not attempted to take dead data into consideration or necessitated [5] a change in existing system architecture.","part":"1"},{"sec":"sec3","text":" Various approaches to improve WL efficiency have been proposed [2], where wear leveling is achieved by recycling blocks with small erase counts.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"Elaine Potter, \"NAND Flash End-Market Will More Than triple From 2004 to 2009\", http://www.instat.com/press.asp?ID=1292&sku=IN050 2461SI","title":"NAND Flash End-Market Will More Than triple From 2004 to 2009","context":[{"sec":"sec1","text":" NAND flash markets have seen substantial growth in recent years and analysts predict that the trend will continue [3].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"Richard Golding, Peter Bosch, John Wilkes, \"Idleness is not sloth\". USENIX Conf, Jan. 1995","title":"Idleness is not sloth","context":[],"refType":"biblio","id":"ref4"},{"order":"5","text":"Hyojun Kim, Youjip Won , \"MNFS: mobile multimedia file system for NAND flash based storage device\", Consumer Communications and Networking Conference, 2006. CCNC 2006. 3rd IEEE","title":"MNFS: Mobile multimedia file system for NAND flash based storage device","context":[{"sec":"sec1","text":" Thus, various file systems are shown to be lengthy in response times in the presence of dead data [5].","part":"1"},{"sec":"sec1","text":" Thus, previous efforts [1][2] [8] [9] [12] [18] [19] have only focused on improving GC and WL efficiency, but have not attempted to take dead data into consideration or necessitated [5] a change in existing system architecture.","part":"1"},{"sec":"sec2","text":" Available blocks in Flash are organized as Primary and Replacement blocks [5].","part":"1"},{"sec":"sec3","text":" Al [5] proposed a new file system, MNFS, to address uniform write response times by carrying out block erasures immediately after file deletions.","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"Hanjoon Kim, Sanggoo Lee, S. G., \"A new flash memory management for flash storage system,\" COMPSAC 1999.","title":"A new flash memory management for flash storage system","context":[],"links":{"documentLink":"/document/812717","pdfSize":"638KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"Intel Corporation. \"Understanding the flash translation layer (ftl) specification\". http://developer.intel.com/.","title":"Understanding the flash translation layer (ftl) specification","context":[{"sec":"sec2","text":" In order to unburden applications from overseeing various aspects of flash management as described above, a dedicated Flash Translation Layer (FTL) [7] may be employed, that enables existing file systems to use NAND flash without any modifications by hiding flash characteristics.","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"J. Kim, J. M. Kim, S. Noh, S. L. Min, and Y. Cho. \"A space-efficient flash translation layer for compactflash systems\". IEEE Transactions on Consumer Electronics, May 2002.","title":"A space-efficient flash translation layer for compactflash systems","context":[{"sec":"sec1","text":" Thus, previous efforts [1][2] [8] [9] [12] [18] [19] have only focused on improving GC and WL efficiency, but have not attempted to take dead data into consideration or necessitated [5] a change in existing system architecture.","part":"1"},{"sec":"sec3","text":" [8] proposed a cleaning cost policy, which focuses on lowering costs and evenly utilizing flash blocks.","part":"1"},{"sec":"sec5a","text":" We realized log-based NFTL [8] on top of it and realized greedy [18] approach.","part":"1"}],"links":{"documentLink":"/document/1010143","pdfSize":"1588KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"A. Kawaguchi, S. Nishioka, H. Motoda, \"A Flash-memory Based File System\", USENIX 1995.","title":"A Flash-memory Based File System","context":[{"sec":"sec1","text":" Thus, previous efforts [1][2] [8] [9] [12] [18] [19] have only focused on improving GC and WL efficiency, but have not attempted to take dead data into consideration or necessitated [5] a change in existing system architecture.","part":"1"},{"sec":"sec3","text":" [9] came up with the cost-benefit policy, by considering both utilization and age of blocks.","part":"1"},{"sec":"sec4c","text":" FTL triggers GC higher flash utilizations [9], i.e., when the free space in the device is below a critical limit, and continues folding until free space reaches another threshold.","part":"1"}],"links":{"documentLink":"/document/1212774","pdfSize":"332KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"Li-Pin Chang, Tei-Wei Kuo, Shi-Wu Lo, \"Real-Time Garbage collection for Flash-Memory Storage Systems of Real-Time Embedded Systems\", ACM Transactions on Embedded Computing Systems, November 2004","title":"Real-Time Garbage collection for Flash-Memory Storage Systems of Real-Time Embedded Systems","context":[{"sec":"sec2","text":" GC is a very time consuming operation, involving lengthy erasures and valid data copying, and may take as long as 40sec [10].","part":"1"}],"links":{},"refType":"biblio","id":"ref10"},{"order":"11","text":"V. Malik, 2001a.\" JFFS - A Practical Guide\", http://www.embeddedlinuxworks.com/articles/jffs guide.html.","title":"JFFS - A Practical Guide","context":[],"links":{"documentLink":"/document/473536","pdfSize":"331KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"Mei-Ling Chiang, Paul C. H. Lee, Ruei-Chuan Chang, \"Cleaning policies in mobile computers using flash memory,\" Journal of Systems and Software, Vol. 48, 1999.","title":"Cleaning policies in mobile computers using flash memory","context":[{"sec":"sec1","text":" Thus, previous efforts [1][2] [8] [9] [12] [18] [19] have only focused on improving GC and WL efficiency, but have not attempted to take dead data into consideration or necessitated [5] a change in existing system architecture.","part":"1"},{"sec":"sec3","text":" Cost Age Time (CAT) policy [12] was considered by Chiang et al. that also focuses on reducing the wear on the device (increase endurance) apart from addressing segregation.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/S0164-1212(99)00059-X"},"refType":"biblio","id":"ref12"},{"order":"13","text":"Microsoft, \"Description of the FAT32 File System\", http://support.microsoft.com/kb/154997","context":[{"sec":"sec1","text":"To understand the impact of above two operations on application response times, we ran a digital camera workload on a 64MB Lexar flash drive formatted as FAT32 [13] and fed resulting traces to Toshiba NAND flash [17] simulator to measure WL and GC overheads.","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"Ohoon Kwon, Kern Koh, \"Swap-Aware Garbage collection for NAND Flash Memory Based Embedded Systems\", Proceedings of the 7th IEEE CIT2007.","title":"Swap-Aware Garbage collection for NAND Flash Memory Based Embedded Systems","context":[{"sec":"sec3","text":" A swap-aware GC policy [14] was introduced by Kwon et al.","part":"1"}],"links":{"documentLink":"/document/4385181","pdfSize":"306KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"M. Rosenblum, J.K. Ousterhout, \"The Design and Implementation of a Log-Structured FileSystem,\" ACM Transactions on Computer Systems, Vol. 10, No. 1, 1992.","title":"The Design and Implementation of a Log-Structured FileSystem","context":[],"links":{},"refType":"biblio","id":"ref15"},{"order":"16","text":"S.W. Lee, D.-J. Park, T.-S. Chung, D.-H. Lee, S.W. Park, H.-J. Songe. \"FAST: A log-buffer based ftl scheme with fully associative sector translation\". The UKC, August 2005.","context":[],"refType":"biblio","id":"ref16"},{"order":"17","text":"Toshiba 128 MBIT CMOS NAND EEPROM TC58DVM72A1FT00, http://www.toshiba. com, 2006.","title":"Toshiba 128 MBIT CMOS NAND EEPROM TC58DVM72A1FT00","context":[{"sec":"sec1","text":"To understand the impact of above two operations on application response times, we ran a digital camera workload on a 64MB Lexar flash drive formatted as FAT32 [13] and fed resulting traces to Toshiba NAND flash [17] simulator to measure WL and GC overheads.","part":"1"},{"sec":"sec5a","text":" The collected traces were fed to a simulated Toshiba NAND Flash [17].","part":"1"}],"refType":"biblio","id":"ref17"},{"order":"18","text":"M. Wu, W. Zwaenepoel, \"eNVy: A Non-Volatile, Main Memory Storage System\", ASPLOS 1994.","context":[{"sec":"sec1","text":" Thus, previous efforts [1][2] [8] [9] [12] [18] [19] have only focused on improving GC and WL efficiency, but have not attempted to take dead data into consideration or necessitated [5] a change in existing system architecture.","part":"1"},{"sec":"sec3","text":" [18].","part":"1"},{"sec":"sec5a","text":" We realized log-based NFTL [8] on top of it and realized greedy [18] approach.","part":"1"}],"refType":"biblio","id":"ref18"},{"order":"19","text":"Yuan-Hao Chang, Jen-Wei Hsieh, Tei-Wei Kuo, \"Endurance Enhancement of Flash-Memory Storage, Systems: An Efficient Static Wear Leveling Design\", DAC'07","context":[{"sec":"sec1","text":" Thus, previous efforts [1][2] [8] [9] [12] [18] [19] have only focused on improving GC and WL efficiency, but have not attempted to take dead data into consideration or necessitated [5] a change in existing system architecture.","part":"1"},{"sec":"sec3","text":" Static wear leveling approaches were also pursued [19] to treat level both non-cold and cold data blocks.","part":"1"}],"refType":"biblio","id":"ref19"}],"articleNumber":"5090696","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"FSAF: File system aware flash translation layer for NAND Flash Memories","publisher":"IEEE","displayDocTitle":"FSAF: File system aware flash translation layer for NAND Flash Memories","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090696/","htmlAbstractLink":"/document/5090696/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090696","openAccessFlag":"F","title":"FSAF: File system aware flash translation layer for NAND Flash Memories","contentTypeDisplay":"Conferences","mlTime":"PT0.292849S","lastupdate":"2021-09-22","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090700,"references":[{"order":"1","text":"A. Banerjee, R. Mullins and S. Moore, \"A Power and Energy Exploration of Network-on-Chip Architectures\", Proc. NoCs, 2007, pp. 163-172.","title":"A Power and Energy Exploration of Network-on-Chip Architectures","context":[{"sec":"sec2","text":" There have been several RTL-level NoC power models proposed [2], [1].","part":"1"},{"sec":"sec2","text":" In [1], an accurate power characterization of a range of NoC routers was performed through RTL synthesis and place and route using standard ASIC tool flow.","part":"1"}],"links":{"documentLink":"/document/4209005","pdfSize":"239KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"N. Banerjee, P. Vellanki and K. S. Chatha, \"A Power and Performance Model for Network-on-Chip Architectures\", Proc. DATE, 2004, pp. 1250-1255.","title":"A Power and Performance Model for Network-on-Chip Architectures","context":[{"sec":"sec2","text":" There have been several RTL-level NoC power models proposed [2], [1].","part":"1"},{"sec":"sec2","text":" In [2], a RTL level power model for NoCs was developed by first extracting the SPICE level netlist from the layout and then integrating the characterized values into the VHDL based RTL design.","part":"1"}],"links":{"documentLink":"/document/1269067","pdfSize":"352KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"A. Bona, V. Zaccaria, and R. Zafalon, \"System Level Power Modeling and Simulation of High-End Industrial Network-on-Chip\", Proc. DATE, 2004, pp. 318-323.","title":"System Level Power Modeling and Simulation of High-End Industrial Network-on-Chip","context":[{"sec":"sec2","text":" [3] also presented a methodology for automatically generating the energy models for on-chip communication infrastructure at system level.","part":"1"}],"links":{"documentLink":"/document/1269258","pdfSize":"293KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"S. Bhat, \"Energy Models for Network-on-Chip Components\", M.S. Thesis, Dept. of Mathematics and Computer Science, Royal Institute of Technology, Eindhoven, 2005.","title":"Energy Models for Network-on-Chip Components","context":[{"sec":"sec2","text":" [4] proposed an architecture level regression analysis model for different router components based on energy numbers obtained from simulations using MAGMA tools.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"D. Brooks, V. Tiwari and M. Martonosi, \"Wattch: A Framework for Architectural-Level Power Analysis and Optimizations\", Proc. ISCA, 2000, pp. 83-94.","title":"Wattch: A Framework for Architectural-Level Power Analysis and Optimizations","context":[{"sec":"sec2","text":"Power modeling can be carried out at different levels of fidelity, trading off modeling time with accuracy, ranging from real-chip power measurements [15], to pre and post-layout transistor-level simulations [34], to RTL power estimation tools [32] to early-stage architectural power models [5],[30],[29],[10].","part":"1"},{"sec":"sec2","text":" These shortcomings have prompted a plethora of early-stage architectural power models and simulators, such as the widely-used Wattch [5] and SimplePower [30] for uniprocessor power modeling.","part":"1"}],"links":{"documentLink":"/document/854380","pdfSize":"1421KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"L. P. Carloni, A. B. Kahng, S. Muddu, A. Pinto, K. Samadi and P. Sharma, \"Interconnect Modeling for Improved System-Level Design Optimization\", Proc. ASPDAC, 2008, pp. 258-264.","title":"Interconnect Modeling for Improved System-Level Design Optimization","context":[{"sec":"sec1a","text":" Link power models are added, leveraging accurate models recently developed in [6] as links are a major contributor to NoC power.","part":"1"},{"sec":"sec3b3","text":" Thus, leakage power can be calculated using [6]: where \\$p_{s}^{n}\\$ and \\$p_{s}^{p}\\$ are the leakage power for NMOS and PMOS devices, respectively, and \\$\\kappa_{0}^{n}=-6.034,\\ {\\kappa}_{1}^{n}=26.561,\\ \\kappa_{0}^{p}=1.238\\$ and \\$\\kappa_{1}^{p}=27.082\\$ are coefficients determined using linear regression against 65nm LP library.","part":"1"},{"sec":"sec3c","text":" For wires we follow the approach in the [6] comprehending key interconnect circuit and layout design styles, including a power-efficient buffering technique that overcomes unrealities of previous delay-driven buffering techniques.","part":"1"}],"links":{"documentLink":"/document/4483952","pdfSize":"862KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"X. Chen and L.-S. Peh, \"Leakage Power Modeling and Optimization in Interconnect Networks\", Proc. ISLPED, 2003, pp. 90-95.","title":"Leakage Power Modeling and Optimization in Interconnect Networks","context":[{"sec":"sec3b","text":" [7] proposed an architectural methodology for estimating leakage power.","part":"1"},{"sec":"sec3b","text":" However, [7] only considered subthreshold leakage whereas from 65nm and beyond gate leakage gains importance and becomes a significant portion of the leakage power.","part":"1"},{"sec":"sec3b","text":"We follow the same methodology proposed in [7] with addition of gate leakage in our leakage analysis.","part":"1"},{"sec":"sec3b","text":" We compose architectural leakage power model in a bottom-up fashion for each building block [7].","part":"1"}],"links":{"documentLink":"/document/1231841","pdfSize":"670KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"W. J. Dally and B. Towles, \"Route Packets, Not Wires: On-Chip Interconnection Networks\", Proc. DAC, 2001, pp. 684-689.","title":"Route Packets, Not Wires: On-Chip Interconnection Networks","context":[{"sec":"sec1","text":" As the demand for bandwidth increases in these systems, NoCs have been introduced to meet the increasing communication demand among cores [8].","part":"1"}],"links":{"documentLink":"/document/935594","pdfSize":"647KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"D. E. Duarte, N. Vijaykrishnan and M. J. Irwin, \"A Clock Power Model to Evaluate Impact of Architectural and Technology Optimization\", IEEE TVLSI 10(6), 2002, pp. 844-855.","title":"A Clock Power Model to Evaluate Impact of Architectural and Technology Optimization","context":[{"sec":"sec3a1","text":"Clock distribution and generation comprise a major portion of power consumption in synchronous designs [9], representing up to 33% of power consumption in a high-performance router [13].","part":"1"}],"links":{"documentLink":"/document/1178854","pdfSize":"1023KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"N. Eisley and L.-S. Peh, \"High-Level Power Analysis for On-Chip Networks,\" in Proc. CASES, 2004, pp. 104-115.","title":"High-Level Power Analysis for On-Chip Networks","context":[{"sec":"sec2","text":"Power modeling can be carried out at different levels of fidelity, trading off modeling time with accuracy, ranging from real-chip power measurements [15], to pre and post-layout transistor-level simulations [34], to RTL power estimation tools [32] to early-stage architectural power models [5],[30],[29],[10].","part":"1"}],"links":{},"refType":"biblio","id":"ref10"},{"order":"11","text":"S. Heo and K. Asanovic, \"Power-Optimal Pipelining in Deep Submicron Technology\", Proc. ISLPED, 2004, pp. 218-223.","title":"Power-Optimal Pipelining in Deep Submicron Technology","context":[{"sec":"sec1a","text":" Prior existing work on link power and delay modeling [11],[12] focus on minimum-delay buffer insertion, whereas we adopt a hybrid solution which minimizes a weighted product of delay and power.","part":"1"},{"sec":"sec3a4","text":" Previous works such as [12], [11] only use delay as the objective for buffer insertion.","part":"1"}],"links":{},"refType":"biblio","id":"ref11"},{"order":"12","text":"S. Heo and K. Asanovic, \"Replacing Global Wires with an On-Chip Network: A Power Analysis\", Proc. ISLPED, 2005, pp. 369-374.","title":"Replacing Global Wires with an On-Chip Network: A Power Analysis","context":[{"sec":"sec1a","text":" Prior existing work on link power and delay modeling [11],[12] focus on minimum-delay buffer insertion, whereas we adopt a hybrid solution which minimizes a weighted product of delay and power.","part":"1"},{"sec":"sec3a4","text":" Previous works such as [12], [11] only use delay as the objective for buffer insertion.","part":"1"}],"links":{"documentLink":"/document/1522798","pdfSize":"1070KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"Y. Hoskote, S. Vangal, A. Singh, N. Borkar and S. Borkar, \"A 5-GHz Mesh Interconnect for a Teraflops Processor\", IEEE MICRO, 2007, pp. 51-61.","title":"A 5-GHz Mesh Interconnect for a Teraflops Processor","context":[{"sec":"sec1","text":" However, with increasing demand for network bandwidth, the power that an interconnection network consumes will also be substantial [13].","part":"1"},{"sec":"sec1a","text":" Clock power is a major component of overall chip power especially in high-performance applications [13], but was omitted in ORION 1.0.","part":"1"},{"sec":"sec1c","text":" In Section 5 we validate our models against the Intel 80-core chip [13] and the Intel SCC chip [14], and show the impact of the new models on achievable NoC configurations.","part":"1"},{"sec":"sec3","text":" These power components form up to 94% of total power consumed in a high-performance router used in the Intel 80-core Teraflop chip [13] in the 65nm technology node.","part":"1"},{"sec":"sec3","text":" In this section we first describe our dynamic power modeling and then present our leakage power modeling with specific analysis of arbiter leakage power model.\n\nfigure 2:\nrouter power breakdown at 4 ghz, 1.2 v, and 110\u00b0c[13]\n\n\n.","part":"1"},{"sec":"sec3a1","text":"Clock distribution and generation comprise a major portion of power consumption in synchronous designs [9], representing up to 33% of power consumption in a high-performance router [13].","part":"1"},{"sec":"sec3a2","text":"FIFO buffers consume up to 22% of the total router power in [13].","part":"1"},{"sec":"sec3a4","text":" Link power is a major component of a router total power (i.e., 17% [13]).","part":"1"},{"sec":"sec5","text":" We now show the validation of the our ORION 2.0 model against the Intel 80-core Teraflops chip [13] targeted for high-performance CMPs.","part":"1"}],"links":{"documentLink":"/document/4378783","pdfSize":"1087KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"D. A. IIitzky, J. D. Hoffman, A. Chun and B. P. Esparza, \"Architecture of the Scalable Communications Core's Network on Chip\", IEEE MICRO, 2007, pp. 62-74.","title":"Architecture of the Scalable Communications Core's Network on Chip","context":[{"sec":"sec1c","text":" In Section 5 we validate our models against the Intel 80-core chip [13] and the Intel SCC chip [14], and show the impact of the new models on achievable NoC configurations.","part":"1"},{"sec":"sec5","text":"We also validate our proposed models with the Intel Scalable Communications Core (SCC) chip [14] targeted for ultra-low power Systems-on Chip (SoCs).","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"C. Isci and M. Martonosi, \"Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data\", Proc. MICRO, 2003, pp. 93-104.","title":"Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data","context":[{"sec":"sec2","text":"Power modeling can be carried out at different levels of fidelity, trading off modeling time with accuracy, ranging from real-chip power measurements [15], to pre and post-layout transistor-level simulations [34], to RTL power estimation tools [32] to early-stage architectural power models [5],[30],[29],[10].","part":"1"}],"links":{"documentLink":"/document/1253186","pdfSize":"1004KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"P. Kongetira et al., \"Niagara: A 32-Way Multithreaded SPARC Processor,\" in IEEE MICRO, 25(2), 2005, pp.21-29.","title":"Niagara: A 32-Way Multithreaded SPARC Processor","context":[{"sec":"sec1","text":" Increasing power consumption and design complexity have led designers to adopt multi-core designs in chip multiprocessors (CMPs) [16], [26] and multiprocessor systems-on-chip (MPSoCs) [36], [21].","part":"1"}],"links":{"documentLink":"/document/1453485","pdfSize":"124KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"A. Kumar, P. Kundu, A. Singh, L.-S. Peh and N. K. Jha, \" A 4.6Tbits/s 3.6GHz Single-cycle NoC Router with a Novel Switch Allocator in 65nm CMOS\", Proc. ICCD, 2007, pp. 63-70.","title":"A 4.6Tbits/s 3.6GHz Single-cycle NoC Router with a Novel Switch Allocator in 65nm CMOS","context":[{"sec":"sec1a","text":" Also, a new VC allocation model, based on the microarchitecture and pipeline proposed in [17], is added in ORION 2.0.","part":"1"},{"sec":"sec3a3","text":"We also added a new VC allocator model in ORION 2.0 which models VC allocation as VC \u201cselection\u201d instead, as was first proposed in [17].","part":"1"}],"refType":"biblio","id":"ref17"},{"order":"18","text":"N. Muralimanohar, R. Balasubramonian and N. Jouppi, \"Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0\", Proc. MICRO, 2007, pp. 3-14.","title":"Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0","context":[],"links":{"documentLink":"/document/4408241","pdfSize":"531KB"},"refType":"biblio","id":"ref18"},{"order":"19","text":"K. Niyogi and D. Marculescu, \"System-Level Power and Performance Modeling of GALS Point-to-Point Communication Interfaces\", Proc. ISLPED, 2005, pp. 381-386.","title":"System-Level Power and Performance Modeling of GALS Point-to-Point Communication Interfaces","context":[],"links":{"documentLink":"/document/1522800","pdfSize":"1220KB"},"refType":"biblio","id":"ref19"},{"order":"20","text":"C. S. Patel, S. M. Chai, S. Yalamanchili and D. E. Schimmel, \"Power Constrained Design of Multiprocessor Interconnection Networks\", Proc. ICCD, 1997, pp. 408-416.","title":"Power Constrained Design of Multiprocessor Interconnection Networks","context":[{"sec":"sec2","text":" [20] first proposed a power model for interconnection networks, deriving its power estimates based on transistor count.","part":"1"}],"links":{"documentLink":"/document/628902","pdfSize":"922KB"},"refType":"biblio","id":"ref20"},{"order":"21","text":"D. Pham et al., \"The Design and Implementation of a First-Generation Cell Processor\", Proc. ISSCC, 2005, pp. 184-185.","title":"The Design and Implementation of a First-Generation Cell Processor","context":[{"sec":"sec1","text":" Increasing power consumption and design complexity have led designers to adopt multi-core designs in chip multiprocessors (CMPs) [16], [26] and multiprocessor systems-on-chip (MPSoCs) [36], [21].","part":"1"}],"links":{"documentLink":"/document/1493930","pdfSize":"831KB"},"refType":"biblio","id":"ref21"},{"order":"22","text":"A. Pinto, A. Bonivento, A. Sangiovanni-Vincentelli, R. Passerone and M. Sgroi, \"System Level Design Paradigms: Platform-Based Design and Communication Synthesis\", ACM TODAES, 11(3), 2006, pp. 537-563.","title":"System Level Design Paradigms: Platform-Based Design and Communication Synthesis","context":[{"sec":"sec3c","text":" Earlier works on NoC design space exploration and synthesis [22], [24] collect inputs from ad hoc sources to drive internal models of performance, power and area.","part":"1"}],"links":{},"refType":"biblio","id":"ref22"},{"order":"23","text":"A. Pinto, L. P. Carloni, A. L. Sangiovanni-Vincentelli, \"A Methodology and an Open Software Infrastructure for Constraint-Driven Synthesis of On-Chip Communications\", Technical Report, UCB/EECS-2007-130, 2007.","context":[{"sec":"sec5","text":"Finally, to assess the impact of improved power models on system-level design-space exploration, we integrate our models in COSI-OCC [23].","part":"1"}],"refType":"biblio","id":"ref23"},{"order":"24","text":"V. Soteriou, N. Eisley, H. Wang and L.-S. Peh, \"Polaris: A System-Level Roadmap for On-Chip Interconnection Networks\", Proc. ICCD, 2006, pp. 134-142.","title":"Polaris: A System-Level Roadmap for On-Chip Interconnection Networks","context":[{"sec":"sec3c","text":" Earlier works on NoC design space exploration and synthesis [22], [24] collect inputs from ad hoc sources to drive internal models of performance, power and area.","part":"1"}],"links":{"documentLink":"/document/4380806","pdfSize":"816KB"},"refType":"biblio","id":"ref24"},{"order":"25","text":"M. B. Taylor et al., \"The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs\", IEEE MICRO, 22(2), 2002, pp. 25-35.","title":"The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs","context":[{"sec":"sec4b1","text":" Some on-chip networks, such as Raw microprocessor [25], use shift registers due to less demanding buffer space.","part":"1"}],"links":{"documentLink":"/document/997877","pdfSize":"417KB"},"refType":"biblio","id":"ref25"},{"order":"26","text":"M. B. Taylor et al., \"Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams\", Proc. ISCA, 2004, pp. 2-13.","title":"Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams","context":[{"sec":"sec1","text":" Increasing power consumption and design complexity have led designers to adopt multi-core designs in chip multiprocessors (CMPs) [16], [26] and multiprocessor systems-on-chip (MPSoCs) [36], [21].","part":"1"}],"links":{},"refType":"biblio","id":"ref26"},{"order":"27","text":"S. Thoziyoor, N. Muralimanohar, J. H. Ahn and N. P. Jouppi, \"CACTI 5.1\", Technical Report HPL-2008-20, HP Laboratories, 2008.","title":"CACTI 5.1","context":[{"sec":"sec4a","text":"We use a recent model by [31] and the analysis in [27] to estimate the areas of transistors and gates such as inverters, NAND, and NOR gates.","part":"1"}],"refType":"biblio","id":"ref27"},{"order":"28","text":"H. Wang, \"Power-Efficient Design of On-Chip Interconnection Networks\", Ph.D. Thesis, Dept. of Electrical Engineering, Princeton Univeristy, 2005.","title":"Power-Efficient Design of On-Chip Interconnection Networks","context":[{"sec":"sec3a2","text":" We use flip-flops as the building block of the shift registers [28].","part":"1"}],"refType":"biblio","id":"ref28"},{"order":"29","text":"H. Wang, X. Zhu, L.-S. Peh and S. Malik, \"Orion: A Power-Performance Simulator for Interconnection Networks\", Proc. MICRO, 2002, pp. 294-395.","title":"Orion: A Power-Performance Simulator for Interconnection Networks","context":[{"sec":"sec1","text":" To tackle this problem, ORION, a set of architectural power models for network routers, was proposed in [29] in 2002, and have been fairly widely used for early-stage NoC power estimation in literature and industry.","part":"1"},{"sec":"sec2","text":"Power modeling can be carried out at different levels of fidelity, trading off modeling time with accuracy, ranging from real-chip power measurements [15], to pre and post-layout transistor-level simulations [34], to RTL power estimation tools [32] to early-stage architectural power models [5],[30],[29],[10].","part":"1"},{"sec":"sec2","text":" ORION [29], an early-stage architectural power model for NoCs, was originally proposed and released in 2002, and has since been fairly widely used in academia and incorporated into industry toolchains (Intel, AMD, IBM, Freescale).","part":"1"},{"sec":"sec3b2","text":" Using these variables [29],.","part":"1"},{"sec":"sec4b1","text":" We use the same SRAM-based FIFO buffer as in [29].","part":"1"},{"sec":"sec5","text":" Table 5 shows the comparison of the network power, area, total number of routers, and hop count when ORION 1.0 [29] and ORION 2.0 models are used.","part":"1"}],"links":{"documentLink":"/document/1176258","pdfSize":"318KB"},"refType":"biblio","id":"ref29"},{"order":"30","text":"W. Ye, N. Vijaykrishnan, M. Kandemir and M. J. Irwin \"The Design and Use of SimplePower: A Cycle-Accurate Energy Estimation Tool,\" in Proc. DAC, 2000, pp. 340-345.","title":"The Design and Use of SimplePower: A Cycle-Accurate Energy Estimation Tool","context":[{"sec":"sec2","text":"Power modeling can be carried out at different levels of fidelity, trading off modeling time with accuracy, ranging from real-chip power measurements [15], to pre and post-layout transistor-level simulations [34], to RTL power estimation tools [32] to early-stage architectural power models [5],[30],[29],[10].","part":"1"},{"sec":"sec2","text":" These shortcomings have prompted a plethora of early-stage architectural power models and simulators, such as the widely-used Wattch [5] and SimplePower [30] for uniprocessor power modeling.","part":"1"}],"links":{"pdfSize":"680KB"},"refType":"biblio","id":"ref30"},{"order":"31","text":"H. Yoshida, D. Kaushik and V. Boppana, \"Accurate Pre-Layout Estimation of Standard Cell Characteristics\", Proc. DAC, 2004, pp. 208-211.","title":"Accurate Pre-Layout Estimation of Standard Cell Characteristics","context":[{"sec":"sec4a","text":"We use a recent model by [31] and the analysis in [27] to estimate the areas of transistors and gates such as inverters, NAND, and NOR gates.","part":"1"},{"sec":"sec4a","text":" Figure 3 shows the layout model that has been used in [31].","part":"1"},{"sec":"sec4a","text":"The equation for total diffusion width of \\$N_{stacked}\\$ transistors when they are not folded is given by the following equation: total diffusion width of \\$N_{stacked}\\$ transistors when they are folded is given by the following equation: and finally the height of a gate is calculated using the following equation:\n\nFigure 3:\nLayout model of gates [31]\n\n\n.","part":"1"}],"links":{"pdfSize":"340KB"},"refType":"biblio","id":"ref31"},{"order":"32","text":"http://www.synopsys.com/products/power/power ds.html","context":[{"sec":"sec2","text":"Power modeling can be carried out at different levels of fidelity, trading off modeling time with accuracy, ranging from real-chip power measurements [15], to pre and post-layout transistor-level simulations [34], to RTL power estimation tools [32] to early-stage architectural power models [5],[30],[29],[10].","part":"1"}],"refType":"biblio","id":"ref32"},{"order":"33","text":"Synopsys Design Compiler User Guide, v2007.12.SP-5.","title":"Synopsys Design Compiler","context":[{"sec":"sec3a3","text":" The VC selection power value is derived from the synthesis of the entire VC allocator using Synopsys Design Compiler v2007.12-SP5 [33].","part":"1"}],"refType":"biblio","id":"ref33"},{"order":"34","text":"http://www.cadence.com/us/pages/default.aspx","context":[{"sec":"sec2","text":"Power modeling can be carried out at different levels of fidelity, trading off modeling time with accuracy, ranging from real-chip power measurements [15], to pre and post-layout transistor-level simulations [34], to RTL power estimation tools [32] to early-stage architectural power models [5],[30],[29],[10].","part":"1"}],"refType":"biblio","id":"ref34"},{"order":"35","text":"http://www.synopsys.com/products/primetimepx/ .","context":[],"refType":"biblio","id":"ref35"},{"order":"36","text":"ARM Integrated Multiprocessor Core, 2006 http://www.arm.com/ .","title":"Integrated Multiprocessor Core","context":[{"sec":"sec1","text":" Increasing power consumption and design complexity have led designers to adopt multi-core designs in chip multiprocessors (CMPs) [16], [26] and multiprocessor systems-on-chip (MPSoCs) [36], [21].","part":"1"}],"refType":"biblio","id":"ref36"},{"order":"37","text":"Predictive Technology Model, http://www.eas.asu.edu/\u223cptm/ .","title":"Predictive Technology Model","context":[{"sec":"sec1","text":"In addition, since architectural design space exploration is typically done for current and future technologies, models must be derivable from standard technology files (e.g., Liberty format [38], LEF [39]), as well as extrapolatable process models (such as, PTM (Predictive Technology Model) [37], or ITRS.","part":"1"},{"sec":"sec1a","text":"An automatic flow for extracting technology parameters from standard technology files (e.g., Liberty format [38], LEF [39]), as well as extrapolatable models of process (e.g., PTM [37], ITRS [40]) is added to allow ORION 2.0 to be easily and continuously updated in the future.","part":"1"}],"refType":"biblio","id":"ref37"},{"order":"38","text":"Liberty File Format, http://www.synopsys.com/products/libertyccs/ libertyccs.html","title":"Format","context":[{"sec":"sec1","text":"In addition, since architectural design space exploration is typically done for current and future technologies, models must be derivable from standard technology files (e.g., Liberty format [38], LEF [39]), as well as extrapolatable process models (such as, PTM (Predictive Technology Model) [37], or ITRS.","part":"1"},{"sec":"sec1a","text":"An automatic flow for extracting technology parameters from standard technology files (e.g., Liberty format [38], LEF [39]), as well as extrapolatable models of process (e.g., PTM [37], ITRS [40]) is added to allow ORION 2.0 to be easily and continuously updated in the future.","part":"1"}],"refType":"biblio","id":"ref38"},{"order":"39","text":"LEF/DEF Exchange Format, http://openeda.si2.org/projects/lefdef .","title":"LEF/DEF Exchange Format","context":[{"sec":"sec1","text":"In addition, since architectural design space exploration is typically done for current and future technologies, models must be derivable from standard technology files (e.g., Liberty format [38], LEF [39]), as well as extrapolatable process models (such as, PTM (Predictive Technology Model) [37], or ITRS.","part":"1"},{"sec":"sec1a","text":"An automatic flow for extracting technology parameters from standard technology files (e.g., Liberty format [38], LEF [39]), as well as extrapolatable models of process (e.g., PTM [37], ITRS [40]) is added to allow ORION 2.0 to be easily and continuously updated in the future.","part":"1"}],"refType":"biblio","id":"ref39"},{"order":"40","text":"International Technology Roadmap for Semiconductors, http://www.itrs.net","context":[{"sec":"sec1","text":" The International Technology Roadmap for Semiconductors (ITRS) predicts that future generations of high-end VLSI designs will operate in 10\u201320 GHz range with the communication between cores in Gbit/s [40].","part":"1"},{"sec":"sec1a","text":"An automatic flow for extracting technology parameters from standard technology files (e.g., Liberty format [38], LEF [39]), as well as extrapolatable models of process (e.g., PTM [37], ITRS [40]) is added to allow ORION 2.0 to be easily and continuously updated in the future.","part":"1"},{"sec":"sec3c","text":" In ORION 2.0 we include data for three device types: (1) high-performance (HP), (2) low standby power (LSTP), and (3) low operating power (LOP) as defined in ITRS [40].","part":"1"}],"refType":"biblio","id":"ref40"}],"articleNumber":"5090700","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090700/","displayDocTitle":"ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration","isConference":true,"htmlLink":"/document/5090700/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","articleId":"5090700","openAccessFlag":"F","title":"ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration","contentTypeDisplay":"Conferences","mlTime":"PT0.816785S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090704,"references":[{"order":"1","text":"http://www.itrs.net/Links/2007ITRS/Home2007.htm","context":[{"sec":"sec1","text":" Drastic increase of static power dissipation is being anticipated due to leakage current in beyond 45 nm complementary metal oxide semiconductor (CMOS) technology [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"W. H. Kautz, \"Cellular Logic-in-Memory Arrays,\" IEEE Transactions on Computers, vol. C-18, no. 8, pp. 719-727, Aug. 1969.","title":"Cellular Logic-in-Memory Arrays","context":[{"sec":"sec1","text":" Logic-in-memory architecture [2], where memory elements are distributed over a logic-circuit plane, combined with nonvolatile memory is expected to realize both ultra-low-power and shorten interconnection delay [3] \u2013 [7].","part":"1"}],"links":{"documentLink":"/document/1671347","pdfSize":"1907KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"T. Hanyu, H. Kimura, M. Kameyama, Y. Fujimori, T. Nakamura, and H. Takasu, \"Ferroelectric-Based Functional Pass-Gate for Fine-Grain Pipelined VLSI Computation,\" IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp. 208-209, Feb. 2002.","title":"Ferroelectric-Based Functional Pass-Gate for Fine-Grain Pipelined VLSI Computation","context":[{"sec":"sec1","text":" Logic-in-memory architecture [2], where memory elements are distributed over a logic-circuit plane, combined with nonvolatile memory is expected to realize both ultra-low-power and shorten interconnection delay [3] \u2013 [7].","part":"1"}],"links":{"documentLink":"/document/993009","pdfSize":"887KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"H. Kimura, T. Hanyu, M. Kameyama, Y. Fujimori, T. Nakamura and H. Takasu, \"Complementary Ferroelectric-Capacitor Logic for Low-Power Logic-in-Memory VLSI,\" IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp. 160-161, Feb. 2003.","title":"Complementary Ferroelectric-Capacitor Logic for Low-Power Logic-in-Memory VLSI","context":[{"sec":"sec1","text":" Logic-in-memory architecture [2], where memory elements are distributed over a logic-circuit plane, combined with nonvolatile memory is expected to realize both ultra-low-power and shorten interconnection delay [3] \u2013 [4][7].","part":"1"}],"links":{"documentLink":"/document/1234248","pdfSize":"804KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"H. Kimura, T. Hanyu, M. Kameyama, Y. Fujimori, T. Nakamura and H. Takasu, \"Complementary Ferroelectric-Capacitor Logic for Low-Power Logic-in-Memory VLSI,\" IEEE Journal of Solid-State Circuits (JSSC), vol. SC-39, no. 6, pp. 919-926, Jun. 2004.","title":"Complementary Ferroelectric-Capacitor Logic for Low-Power Logic-in-Memory VLSI","context":[{"sec":"sec1","text":" Logic-in-memory architecture [2], where memory elements are distributed over a logic-circuit plane, combined with nonvolatile memory is expected to realize both ultra-low-power and shorten interconnection delay [3] \u2013 [5][7].","part":"1"}],"links":{"documentLink":"/document/1302268","pdfSize":"822KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"H. Kimura, M. Ibuki, and T. Hanyu, \"TMR-Based Logic-in-Memory Circuit for Low-Power VLSI,\" The 2004 International Technical Conference on Circuits/Systems, Computers and Communications (ITCCSCC), 8C3L-3-1-8C3L-3-4, Jul. 2004.","context":[{"sec":"sec1","text":" Logic-in-memory architecture [2], where memory elements are distributed over a logic-circuit plane, combined with nonvolatile memory is expected to realize both ultra-low-power and shorten interconnection delay [3] \u2013 [6][7].","part":"1"},{"sec":"sec3","text":" In this section, we discuss about a nonvolatile full adder for an operation unit of sum of absolute differences (SAD) which is used for a motion-vector detection of an MPEG encoding [6] \u2013 [7].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"A. Mochizuki, H. Kimura, M. Ibuki, and T. Hanyu, \"TMR-Based Logicin-Memory Circuit for Low-Power VLSI,\" IEICE Trans. Fundam. vol. E88-A, no. 6, pp. 1408-1415, Jun. 2005.","title":"TMR-Based Logicin-Memory Circuit for Low-Power VLSI","context":[{"sec":"sec1","text":" Logic-in-memory architecture [2], where memory elements are distributed over a logic-circuit plane, combined with nonvolatile memory is expected to realize both ultra-low-power and shorten interconnection delay [3] \u2013 [7].","part":"1"},{"sec":"sec3","text":" In this section, we discuss about a nonvolatile full adder for an operation unit of sum of absolute differences (SAD) which is used for a motion-vector detection of an MPEG encoding [6] \u2013 [7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1093/ietfec/e88-a.6.1408"},"refType":"biblio","id":"ref7"},{"order":"8","text":"S. Ikeda, J. Hayakawa, Y. M. Lee, F. Matsukura, Y. Ohno, T. Hanyu, and H. Ohno, \"Magnetic Tunnel Junctions for Spintronic Memories and Beyond,\" IEEE Trans. Electron Devices, vol. 54, no. 5, May, 2007.","title":"Magnetic Tunnel Junctions for Spintronic Memories and Beyond","context":[{"sec":"sec1","text":" The only available candidate of a nonvolatile memory that could satisfy all the above requirements at this stage is the one using magnetic tunnel junction (MTJ) with spin-injection write [8] \u2013 [10].","part":"1"}],"links":{"documentLink":"/document/4160113","pdfSize":"915KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"W. Zhao, E. Belhaire, B. Dieny, G. Prenat, and C. Chappert, \"TASMRAM based Non-volatile FPGA logic circuit,\" Proc. IEEE Int. Conf. Field-Programmable Technology (ICFPT), Dec. 2007.","title":"TASMRAM based Non-volatile FPGA logic circuit","context":[{"sec":"sec1","text":" The only available candidate of a nonvolatile memory that could satisfy all the above requirements at this stage is the one using magnetic tunnel junction (MTJ) with spin-injection write [8] \u2013 [9][10].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"G. Prenat, M. E. Baraji, W. Guo, R. Sousa, L. B. Prejbeanu, B. Dieny, V. Javerliac, J. P. Nozieres, W. Zhao, and E. Belhaire, \"CMOS/Magnetic Hybrid Architectures,\" Proc. 14th IEEE Int. Conf. Electronics, Circuits and Systems (ICECS), Dec. 2007.","title":"CMOS/Magnetic Hybrid Architectures","context":[{"sec":"sec1","text":" The only available candidate of a nonvolatile memory that could satisfy all the above requirements at this stage is the one using magnetic tunnel junction (MTJ) with spin-injection write [8] \u2013 [10].","part":"1"}],"links":{"documentLink":"/document/4510962","pdfSize":"462KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"S. Matsunaga, J. Hayakawa, S. Ikeda, K. Miura, H. Hasegawa, T. Endoh, H. Ohno, and T. Hanyu, \"Fabrication of a Nonvolatile Full Adder Based on Logic-in-Memory Architecture Using Magnetic Tunnel Junctions,\" Appl. Phys. Express (APEX), vol. 1, no. 9, pp. 091301-1-091301-3, Aug. 2008.","title":"Fabrication of a Nonvolatile Full Adder Based on Logic-in-Memory Architecture Using Magnetic Tunnel Junctions","context":[{"sec":"sec1","text":"In this paper, a concrete nonvolatile login-in-memory circuit, a nonvolatile full adder [11], is designed and fabricated using a \\$0. 18 \\mu {\\rm m}\\$ CMOS/MTJ process.","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"M. W. Allam and M. I. Elmasry, \"Dynamic Current Mode Logic (DyCML): A New Low-Power High-Performance Logic Style,\" IEEE Journal of Solid-State Circuits (JSSC), vol. 36, no. 3, pp. 550-558, Mar. 2001.","title":"Dynamic Current Mode Logic (DyCML): A New Low-Power High-Performance Logic Style","context":[],"links":{"documentLink":"/document/910495","pdfSize":"278KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"T. Aoki, Y. Ando, D. Watanabe, M. Oogane, and T. Miyazaki, \"Spin transfer switching in the nanosecond regime for CoFeB/MgO/CoFeB ferromagnetic tunnel junctions,\" Journal of Applied Physics, vol. 103, pp. 103911-1-103911-4, May, 2008.","title":"Spin transfer switching in the nanosecond regime for CoFeB/MgO/CoFeB ferromagnetic tunnel junctions","context":[{"sec":"sec3a","text":" The use of a dynamic logic style [13] controlled by clock signals, CLK and CLK, cuts off the steady current flow from the supply voltage VDD to GND, which reduces the dynamic power dissipation of the circuit.","part":"1"},{"sec":"table-fn1","text":"[13] As the result, the write energy at 2ns write is reduced to 33 \\$(=100{\\ast}1.28{\\ast}1.28/5)\\$) percent.","type":"footnote"}],"links":{"crossRefLink":"https://doi.org/10.1063/1.2930873"},"refType":"biblio","id":"ref13"}],"articleNumber":"5090704","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"MTJ-based nonvolatile logic-in-memory circuit, future prospects and issues","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090704/","displayDocTitle":"MTJ-based nonvolatile logic-in-memory circuit, future prospects and issues","htmlLink":"/document/5090704/","isStaticHtml":true,"isConference":true,"xploreDocumentType":"Conference Publication","articleId":"5090704","openAccessFlag":"F","title":"MTJ-based nonvolatile logic-in-memory circuit, future prospects and issues","contentTypeDisplay":"Conferences","mlTime":"PT0.112111S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090706,"references":[{"order":"1","text":"V. Betz, J. Rose, and A. Marquardt, \"Architecture and CAD for Deep-Submicron FPGAs,\" Kluwer Academic Publishers, February 1999.","title":"Architecture and CAD for Deep-Submicron FPGAs","context":[{"sec":"sec2a","text":" For instance, if the CLB size \\$N\\$ is 10 and BLE size \\$K\\$ is 4 (popular parameters for commercial FPGA products), the global routing area is 57.4%, and the total CLB area is 42.6% [1][20].","part":"1"},{"sec":"sec3c","text":" Instead of using six SRAM-controlled pass transistors for each switch point as in conventional CMOS [1], we use six perpendicular wire segments.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-1-4615-5145-4"},"refType":"biblio","id":"ref1"},{"order":"2","text":"S. C. Goldstein and M. Budiu, \"NanoFabric: Spatial Computing using Molecular Electronics,\" Intl. Symp. on Computer Architecture, 2001.","title":"NanoFabric: Spatial Computing using Molecular Electronics","context":[{"sec":"sec1","text":"A number of nanomaterial-based programmable architectures were proposed in past literature [2][3][4][5][6][7].","part":"1"}],"links":{"documentLink":"/document/937446","pdfSize":"370KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"A. DeHon, \"Nanowire-based programmable architectures,\" ACM JETC, vol. 1, no. 2, pp. 109-162, 2005.","title":"Nanowire-based programmable architectures","context":[{"sec":"sec1","text":"A number of nanomaterial-based programmable architectures were proposed in past literature [2][3][4][5][6][7].","part":"1"}],"links":{},"refType":"biblio","id":"ref3"},{"order":"4","text":"G. Snider, P. Kuekes, and R. S. Williams, \"CMOS-like logic in defective nanoscale crossbars,\" Nanotechnology, vol. 15, 2004.","title":"CMOS-like logic in defective nanoscale crossbars","context":[{"sec":"sec1","text":"A number of nanomaterial-based programmable architectures were proposed in past literature [2][3][4][5][6][7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1088/0957-4484/15/8/003"},"refType":"biblio","id":"ref4"},{"order":"5","text":"A. Gayasen, N. Vijaykrishana, M. J. Irwin, \"Exploring Technology Alternatives for Nano-Scale FPGA Interconnects\", DAC, 2005.","context":[{"sec":"sec1","text":"A number of nanomaterial-based programmable architectures were proposed in past literature [2][3][4][5][6][7].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"D. B. Strukov and K. K. Likharev, \"CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices,\" Nanotechnology, vol. 16, no. 888-900, 2005.","title":"CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices","context":[{"sec":"sec1","text":"A number of nanomaterial-based programmable architectures were proposed in past literature [2][3][4][5][6][7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1088/0957-4484/16/6/045"},"refType":"biblio","id":"ref6"},{"order":"7","text":"G. Snider and S. Williams, \"Nano/CMOS architecture using a fieldprogrammable nanowire interconnect,\" Nanotechnology, vol. 18, 2007.","title":"Nano/CMOS architecture using a fieldprogrammable nanowire interconnect","context":[{"sec":"sec1","text":"A number of nanomaterial-based programmable architectures were proposed in past literature [2][3][4][5][6][7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1088/0957-4484/18/3/035204"},"refType":"biblio","id":"ref7"},{"order":"8","text":"C. Dong, D. Chen, S. Haruehanroengra, and W. Wang, \"3-D nFPGA: A Reconfigurable Architecture for 3-D CMOS/Nanomaterial Hybrid Digital Circuits,\" IEEE Transactions on Circuits and Systems I, Vol. 54, Issue 11, pp. 2489-2501, Nov. 2007.","title":"3-D nFPGA: A Reconfigurable Architecture for 3-D CMOS/Nanomaterial Hybrid Digital Circuits","context":[{"sec":"sec1","text":" The 3D nFPGA architecture was originally introduced in [8] and has since been revised for multi-stacking.","part":"1"},{"sec":"sec2","text":"To explore the future potential of nanotechnology and CMOS, we introduced a nanomaterial-based three-dimensional FPGA in [8].","part":"1"},{"sec":"sec2","text":" As shown in [8], 3D nFPGA achieved a 4x footprint reduction and a 2.6x performance over a traditional CMOS-based 2D FPGA.","part":"1"}],"links":{"documentLink":"/document/4383239","pdfSize":"2494KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"C. Dong, S. Chilstedt, and D. Chen, \"FPCNA: Field Programmable Carbon Nanotube Array,\" ACM/SIGDA International Symposium on FPGAs, Feb. 2009.","title":"FPCNA: Field Programmable Carbon Nanotube Array","context":[{"sec":"sec1","text":" FPCNA is a dense, 2D carbon nanotube-based FPGA architecture first introduced in [9].","part":"1"},{"sec":"sec3","text":"In this section we describe a 2D nanomaterial-based programmable architecture called FPCNA (Field Programmable Carbon Nanotube Array), which first appeared in [9].","part":"1"}],"links":{},"refType":"biblio","id":"ref9"},{"order":"10","text":"T. Rueckes, K. Kim, E. Joselevich, G. Y. Tseng, C. Cheung, and C. M. Lieber, \"Carbon Nanotube-Based Nonvolatile Random Access Memory for Molecular Computing\" Science, Vol. 289. no. 5476, pp. 94 - 97, July 2000.","title":"Carbon Nanotube-Based Nonvolatile Random Access Memory for Molecular Computing","context":[{"sec":"sec1","text":" This results in an electro-mechanically switchable memory device with stable ON and OFF states [10][11].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1126/science.289.5476.94"},"refType":"biblio","id":"ref10"},{"order":"11","text":"J. W. Ward, M. Meinhold, B.M. Segal, J. Berg, R. Sen, R. Sivarajan, D.K. Brock, T. Rueckes, \"A nonvolatile nanoelectromechanical memory element utilizing a fabric of carbon nanotubes,\" Non-Volatile Memory Technology Symposium, 2004 , vol., no., pp. 34-38, 15-17 Nov. 2004","context":[{"sec":"sec1","text":" This results in an electro-mechanically switchable memory device with stable ON and OFF states [10][11].","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"Y. Zhou, S. Thekkel, and S. Bhunia, \"Low power FPGA design using hybrid CMOS-NEMS approach,\" International Symposium on Low Power Electronics and Design, August, 2007.","title":"Low power FPGA design using hybrid CMOS-NEMS approach","context":[],"links":{"documentLink":"/document/5514274","pdfSize":"363KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"P. McEuen, M. Fuhrer, and H. Park, \"Single-Walled Carbon Nanotube Electronics,\" Tran. on Nanotechnology, Vol. 1, No. 1, Mar. 2002.","title":"Single-Walled Carbon Nanotube Electronics","context":[{"sec":"sec1","text":" Semiconducting SWCNTs have ideal characteristics for use in field-effect transistors [13][14].","part":"1"}],"links":{"documentLink":"/document/1005429","pdfSize":"401KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"S. J. Kang, et al., \"High-performance electronics using dense, perfectly aligned arrays of single-walled carbon nanotubes,\" Nature Nanotechnology, Vol. 2, Issue 4, pp. 230-236, 2007.","title":"High-performance electronics using dense, perfectly aligned arrays of single-walled carbon nanotubes","context":[{"sec":"sec1","text":" Semiconducting SWCNTs have ideal characteristics for use in field-effect transistors [13][14].","part":"1"},{"sec":"sec3a","text":" Recent research has demonstrated the fabrication of perfectly aligned arrays of linear SWCNTs [14][21], and wafer scale CNT-based logic devices [15][16].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1038/nnano.2007.77"},"refType":"biblio","id":"ref14"},{"order":"15","text":"N. Patil, A. Lin, E. Myers, H.S.-P. Wong and S. Mitra, \"Integrated Wafer-scale Growth and Transfer of Directional Carbon Nanotubes and Misaligned-Carbon-Nanotube-Immune Logic Structures,\" 2008 Symp. VLSI Technology, 2008.","title":"Integrated Wafer-scale Growth and Transfer of Directional Carbon Nanotubes and Misaligned-Carbon-Nanotube-Immune Logic Structures","context":[{"sec":"sec3a","text":" Recent research has demonstrated the fabrication of perfectly aligned arrays of linear SWCNTs [14][21], and wafer scale CNT-based logic devices [15][16].","part":"1"}],"links":{"documentLink":"/document/4588619","pdfSize":"1312KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"W. Zhou, C. Rutherglen, P. Burke, \"Wafer scale synthesis of dense aligned arrays of single-walled carbon nanotubes.\" Nano Research, Vol. 1, August, 2008, pp. 158-165.","title":"Wafer scale synthesis of dense aligned arrays of single-walled carbon nanotubes","context":[{"sec":"sec3a","text":" Recent research has demonstrated the fabrication of perfectly aligned arrays of linear SWCNTs [14][21], and wafer scale CNT-based logic devices [15][16].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/s12274-008-8012-9"},"refType":"biblio","id":"ref16"},{"order":"17","text":"Y. Massoud and A. Nieuwoudt, \"Modeling and Design Challenges and Solutions for Carbon Nanotube-Based Interconnect in Future High Performance Integrated Circuits,\" ACM Journal on Emerging Technologies in Computing Systems, vol. 2, no. 3, pp. 155-196, 2006.","title":"Modeling and Design Challenges and Solutions for Carbon Nanotube-Based Interconnect in Future High Performance Integrated Circuits","context":[{"sec":"sec1","text":" Individual SWCNTs can suffer from a large contact resistance, so ropes or bundles of SWCNTs are created to operate in parallel in CNT-bundle interconnect [17].","part":"1"},{"sec":"sec2c","text":" In addition, the TSV vias are made from carbon nanotube bundles, which are reported to have better performance and thermal conductance than traditional Cu interconnections [17][18][24].","part":"1"}],"links":{},"refType":"biblio","id":"ref17"},{"order":"18","text":"N. Srivastava and K. Banerjee, \"Performance Analysis of Carbon Nanotube Interconnects for VLSI Applications,\" ICCAD, pp. 383-390, 2005.","title":"Performance Analysis of Carbon Nanotube Interconnects for VLSI Applications","context":[{"sec":"sec2c","text":" In addition, the TSV vias are made from carbon nanotube bundles, which are reported to have better performance and thermal conductance than traditional Cu interconnections [17][18][24].","part":"1"}],"links":{"documentLink":"/document/1560098","pdfSize":"780KB"},"refType":"biblio","id":"ref18"},{"order":"19","text":"S. Kaeriyama, et al., \"A Nonvolatile Programmable Solid-Electrolyte Nanometer Switch\", IEEE Journal of Solid-State Circuits, Vol.40, No.1, pp. 168-176, Jan. 2005.","title":"A Nonvolatile Programmable Solid-Electrolyte Nanometer Switch","context":[{"sec":"sec1","text":" One such design is the solid-electrolyte switch developed by [19].","part":"1"},{"sec":"sec2","text":" These solid-electrolyte switches offer better compatibility with the CMOS fabrication process and a higher reliability than nanowire/molecular switches [19].","part":"1"}],"links":{"documentLink":"/document/1375000","pdfSize":"1371KB"},"refType":"biblio","id":"ref19"},{"order":"20","text":"E. Ahmed and J. Rose, \"The Effect of LUT and Cluster Size on Deep-Submicron FPGA Performance and Density,\" IEEE Trans. on VLSI, Vol 12, No. 3, pp. 288-298, March 2004.","title":"The Effect of LUT and Cluster Size on Deep-Submicron FPGA Performance and Density","context":[{"sec":"sec2a","text":" If the routing is fully connected such that any BLE inputs can be connected to any CLB inputs, the local routing area is significant (for example, 65% of a CLB) [20].","part":"1"},{"sec":"sec2a","text":" For instance, if the CLB size \\$N\\$ is 10 and BLE size \\$K\\$ is 4 (popular parameters for commercial FPGA products), the global routing area is 57.4%, and the total CLB area is 42.6% [1][20].","part":"1"}],"links":{"documentLink":"/document/1281800","pdfSize":"554KB"},"refType":"biblio","id":"ref20"},{"order":"21","text":"S. J. Kang, C. Kocabas, H. S. Kim, Q. Cao, M.A. Meitl, D. Y. Khang, and J.A. Rogers, \"Printed multilayer superstructures of aligned singlewalled carbon nanotubes for electronic applications,\" Nano Letters, v 7, n 11, Nov. 2007, p 3343-3348.","title":"Printed multilayer superstructures of aligned singlewalled carbon nanotubes for electronic applications","context":[{"sec":"sec3a","text":" Recent research has demonstrated the fabrication of perfectly aligned arrays of linear SWCNTs [14][21], and wafer scale CNT-based logic devices [15][16].","part":"1"},{"sec":"sec3a","text":" However, such techniques only offer densities of 10 nanotubes per \u03bcm [21].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1021/nl071596s"},"refType":"biblio","id":"ref21"},{"order":"22","text":"International Technology Roadmap for Semiconductors, http://www.itrs.net/ .","context":[{"sec":"sec2c","text":" With a \\$0.0451 \\mu {\\rm m}^{2}\\$ transistor area at the 32nm technology node [22], this gives us a \\$2.916 \\mu {\\rm m}^{2}\\$ switch point area.","part":"1"},{"sec":"sec2c","text":" Assuming via diameter in range of 1\\$\\mu {\\rm m}\\$ from [22], we can estimate the via area overhead in a switch block.","part":"1"}],"refType":"biblio","id":"ref22"},{"order":"23","text":"G. Lemieux, D. Lewis, \"Design of Interconnection Networks for Programmable Logic\", Kluwer Academic Publishers, 2004.","title":"Design of Interconnection Networks for Programmable Logic","context":[{"sec":"sec2c","text":" Based on the routing switch design in [23], we estimate that each switch point takes 64.65T, where T is the minimum width transistor area.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-1-4757-4941-0"},"refType":"biblio","id":"ref23"},{"order":"24","text":"J. Hone et al., \"Electrical and thermal transport properties of magnetically aligned single wall carbon nanotube films,\" App. Phy. Lett., vol. 77, no. 5, pp. 666-668, 2000.","title":"Electrical and thermal transport properties of magnetically aligned single wall carbon nanotube films","context":[{"sec":"sec2c","text":" In addition, the TSV vias are made from carbon nanotube bundles, which are reported to have better performance and thermal conductance than traditional Cu interconnections [17][18][24].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1063/1.127079"},"refType":"biblio","id":"ref24"}],"articleNumber":"5090706","formulaStrippedArticleTitle":"Reconfigurable circuit design with nanomaterials","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5090706/","displayDocTitle":"Reconfigurable circuit design with nanomaterials","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5090706/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5090706","openAccessFlag":"F","title":"Reconfigurable circuit design with nanomaterials","contentTypeDisplay":"Conferences","mlTime":"PT0.818155S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090708,"references":[{"order":"1","text":"N. Gura, et al. An End-to-End Systems Approach to Elliptic Curve Cryptography. In Cryptographic Hardware and Embedded Systems - CHES 2002, LNCS2523, pp.349-365, 2002.","title":"An End-to-End Systems Approach to Elliptic Curve Cryptography","context":[{"sec":"sec1","text":"Public-key cryptosystems, especially elliptic curve cryptography [1], [2], [18] and recently extensively discussed hyper-elliptic curve cryptosystems (HECC) [3], have become very popular.","part":"1"},{"sec":"sec1","text":" AVR or 8051) [1], [5], [6], [7], [16], [17], [19] as well as 32 bits microprocessors and bus systems.","part":"1"},{"sec":"sec1","text":" Gura et al [1] have introduced a programmable hardware accelerator for ECC over GF(\\$2^{m}\\$), which can be attached to a 64 bits PCI bus and support field sizes up to 255.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"N. Koblitz. Elliptic curve cryptosystems. Mathematics of Computation, vol. 48, no. 177, pp.203-209, 1987.","title":"Elliptic curve cryptosystems","context":[{"sec":"sec1","text":"Public-key cryptosystems, especially elliptic curve cryptography [1], [2], [18] and recently extensively discussed hyper-elliptic curve cryptosystems (HECC) [3], have become very popular.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1090/S0025-5718-1987-0866109-5"},"refType":"biblio","id":"ref2"},{"order":"3","text":"N. Koblitz. A Family of Jacobians Suitable for Discrete Log Cryptosystem. Proceedings of the 8th Annual International Cryptology Conference on Advances in Cryptology, LNCS403, pp.94-99, 1988.","title":"A Family of Jacobians Suitable for Discrete Log Cryptosystem","context":[{"sec":"sec1","text":"Public-key cryptosystems, especially elliptic curve cryptography [1], [2], [18] and recently extensively discussed hyper-elliptic curve cryptosystems (HECC) [3], have become very popular.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"D. Hankerson, A.J. Menezes, and S.A. Vanstone. Guide to Elliptic Curve Cryptography. Springer Verlag, 2004.","title":"Guide to Elliptic Curve Cryptography","context":[{"sec":"sec2a","text":" There are many design options for ECC implementations, including the coordinate system, the field and the type of curve used [4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"M. Koschuch, et al. Hardware/Software Co-design of Elliptic Curve Cryptography on an 8051 Microcontroller. In Cryptographic Hardware and Embedded Systems - CHES2006, LNCS 4249, pp.430-444, 2006.","title":"Hardware/Software Co-design of Elliptic Curve Cryptography on an 8051 Microcontroller","context":[{"sec":"sec1","text":" AVR or 8051) [1], [5], [6], [7], [16], [17], [19] as well as 32 bits microprocessors and bus systems.","part":"1"},{"sec":"sec3","text":"Several researchers [5], [9] have proposed to implement the field multiplication in hardware and the upper-level point multiplication in software.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/11894063_34"},"refType":"biblio","id":"ref5"},{"order":"6","text":"N. Gura, et al. Comparing elliptic curve cryptography and RSA on 8-bit CPUs. In Cryptographic Hardware and Embedded Systems - CHES 2004, LNCS 3156, pp.119-132, 2004.","title":"Comparing elliptic curve cryptography and RSA on 8-bit CPUs","context":[{"sec":"sec1","text":" AVR or 8051) [1], [5], [6], [7], [16], [17], [19] as well as 32 bits microprocessors and bus systems.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"H. Aigner, H. Bock, M. H\u00fctter, and J. Wolkerstorfer. A low-cost ECC coprocessor for smartcards. In Cryptographic Hardware and Embedded Systems - CHES 2004, LNCS 3156, pp.107-118, 2004.","context":[{"sec":"sec1","text":" AVR or 8051) [1], [5], [6], [7], [16], [17], [19] as well as 32 bits microprocessors and bus systems.","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"G. Orlando and C. Paar. A high-performance reconfigurable elliptic curve processor for GF(2). In Cryptographic Hardware and Embedded Systems - CHES2000, LNCS1965, pp.41-56, 2000.","title":"A high-performance reconfigurable elliptic curve processor for GF(2)","context":[{"sec":"sec1","text":" Orlando and Paar [8] proposed a scalable ellipticcurve processor architecture which operates over the binary field GF(\\$2^{m}\\$).","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"K. Sakiyama, L. Batina, B. Preneel and I. Verbauwhede. Superscalar Coprocessor for High-Speed Curve-Based Cryptography. In Cryptographic Hardware and Embedded Systems - CHES 2006, LNCS 4249, pp. 415-429, 2006.","context":[{"sec":"sec1","text":" Sakiyama et al [9] explored architecture optimizations for ECC coprocessors and showed how to exploit parallelism using local control and local coprocessor storage.","part":"1"},{"sec":"sec3","text":"Several researchers [5], [9] have proposed to implement the field multiplication in hardware and the upper-level point multiplication in software.","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"R. C. C. Cheung, W. Luk and P. Y. K. Cheung. Reconfigurable Elliptic Curve Cryptosystems on a Chip. Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'05), vol. 1, pp.24-29, 2005","context":[{"sec":"sec1","text":" Cheung et al [10] implemented a coprocessor with parallel field multiplier attached to OPB bus and identified data-transfers over the processor bus as an important system integration problem, but no further optimization for this was mentioned.","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"J. L\u00f3pez and R. Dahab. Fast multiplication on elliptic curves over GF(2). In Cryptographic Hardware and Embedded Systems - CHES1999, LNCS1717, pp.316 - 327, 1999.","title":"Fast multiplication on elliptic curves over GF(2)","context":[{"sec":"sec4a","text":"Apart from architecture-level optimizations (Scheme B and C), we also evaluated the impact of algorithmic-level optimizations to further improve the original Montgomery Scalar Multiplication algorithm [11].","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"J. Gro\u00dfsch\u00e4dl. A low-power bit-serial multiplier for finite fields GF(2). In Proceedings of the 34th IEEE International Symposium on Circuits and Systems (ISCAS 2001), vol. IV, pp.37-40. IEEE, 2001.","title":"A low-power bit-serial multiplier for finite fields GF(2)","context":[{"sec":"sec2b","text":" A basic bit-serial multiplication in GF(\\$2^{m}\\$) can be realized through a classic \u2018shift-and-XOR\u2019 based MSB-first bit-serial multiplier with interleaved reduction modulo the irreducible polynomial [12].","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"S. Kumar, T. Wollinger and C. Paar. Optimum Digit Serial GF(2 ) Multipliers for Curve-Based Cryptography. IEEE Transactions on Computers, vol. 55, no. 10, pp.1306-1311, 2006.","title":"Optimum Digit Serial GF(2 ) Multipliers for Curve-Based Cryptography","context":[{"sec":"sec2b","text":"Notice that even though a digit-serial multiplier was presented in [13], the conclusions of those authors cannot be directly applied here.","part":"1"}],"links":{"documentLink":"/document/1683761","pdfSize":"2015KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"F. Rodr\u00edguez-Henr\u00edquez, N. A. Saqib, A. D\u00edaz-P\u00e9rez and \u00c7 . K. Ko\u00e7. Cryptographic Algorithms on Reconfigurable Hardware. Springer, 2006.","title":"Cryptographic Algorithms on Reconfigurable Hardware","context":[],"refType":"biblio","id":"ref14"},{"order":"15","text":"J.-S. Coron. Resistance against differential power analysis for elliptic curve cryptosystems. In Cryptographic Hardware and Embedded Systems - CHES1999, LNCS1717, pp.292-302, 1999.","title":"Resistance against differential power analysis for elliptic curve cryptosystems","context":[{"sec":"sec4c1","text":" This property helps to prevent certain side-channel attacks like simple power analysis (SPA) attacks and timing attacks [15].","part":"1"}],"refType":"biblio","id":"ref15"},{"order":"16","text":"L. Batina, D. Hwang, A. Hodjat, B. Preneel, and I. Verbauwhede. Hardware/ software co-design for hyperelliptic curve cryptography (HECC) on the 8051 P. In Cryptographic Hardware and Embedded Systems - CHES 2005, LNCS 3659, pp. 106-118, 2005.","title":"Hardware/ software co-design for hyperelliptic curve cryptography (HECC) on the 8051 P","context":[{"sec":"sec1","text":" AVR or 8051) [1], [5], [6], [7], [16], [17], [19] as well as 32 bits microprocessors and bus systems.","part":"1"}],"refType":"biblio","id":"ref16"},{"order":"17","text":"A. Hodjat, D. Hwang, L. Batina, and I. Verbauwhede. A hyperelliptic curve crypto coprocessor for an 8051 microcontroller. In Proceedings of the 19th IEEE Workshop on Signal Processing Systems (SIPS 2005), pp. 93-98. IEEE, 2005.","title":"A hyperelliptic curve crypto coprocessor for an 8051 microcontroller","context":[{"sec":"sec1","text":" AVR or 8051) [1], [5], [6], [7], [16], [17], [19] as well as 32 bits microprocessors and bus systems.","part":"1"}],"links":{"documentLink":"/document/1579845","pdfSize":"351KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"V. S. Miller. Use of Elliptic Curves in Cryptography. In Advances in Cryptology - CRYPTO, LNCS, vol. 218, 1985, pp.417-26, 1986.","context":[{"sec":"sec1","text":"Public-key cryptosystems, especially elliptic curve cryptography [1], [2], [18] and recently extensively discussed hyper-elliptic curve cryptosystems (HECC) [3], have become very popular.","part":"1"}],"refType":"biblio","id":"ref18"},{"order":"19","text":"S. Kumar, and C. Paar. Reconfigurable Instruction Set Extension for enabling ECC on an 8-bit Processor. In FPL 2004, LNCS3203, pp.586-595, 2004.","context":[{"sec":"sec1","text":" AVR or 8051) [1], [5], [6], [7], [16], [17], [19] as well as 32 bits microprocessors and bus systems.","part":"1"}],"refType":"biblio","id":"ref19"},{"order":"20","text":"Koblitz, A. H., Koblitz, N., Menezes, A.. Elliptic Curve Cryptography: The Serpentine Course of a Paradigm Shift. Available from http://eprint.iacr.org/2008/390, 2008.","title":"Elliptic Curve Cryptography: The Serpentine Course of a Paradigm Shift","context":[{"sec":"sec2","text":"Curve-based cryptography, especially ECC, has become very popular in the past several years [20].","part":"1"}],"refType":"biblio","id":"ref20"}],"articleNumber":"5090708","formulaStrippedArticleTitle":"Optimizing the HW/SW boundary of an ECC SoC design using control hierarchy and distributed storage","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","xploreDocumentType":"Conference Publication","htmlAbstractLink":"/document/5090708/","displayDocTitle":"Optimizing the HW/SW boundary of an ECC SoC design using control hierarchy and distributed storage","isDynamicHtml":true,"isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090708/","articleId":"5090708","openAccessFlag":"F","title":"Optimizing the HW/SW boundary of an ECC SoC design using control hierarchy and distributed storage","contentTypeDisplay":"Conferences","mlTime":"PT0.150115S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090716,"references":[{"order":"1","text":"R. Baumann, \"Radiation-induced soft errors in advanced semiconductor technologies\", IEEE transactions of Device and Materials Reliability, vol. 5, no. 3, September 2005, pp. 305-316","title":"Radiation-induced soft errors in advanced semiconductor technologies","context":[{"sec":"sec1","text":" Particle strikes or electromagnetic interferences can induce spurious currents in the circuit core, resulting in erroneous logical behaviors and potentially catastrophic application failures [1].","part":"1"}],"links":{"documentLink":"/document/1545891","pdfSize":"379KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"H. Bar-El, H. Choukri, D. Naccache, M. Tunstall, C. Whelan, \"The sorcerer's apprentice guide to fault attacks\", Proceedings of the IEEE, vol. 94, no. 2, February 2006, pp. 370-382","title":"The sorcerer's apprentice guide to fault attacks","context":[{"sec":"sec1","text":" In addition to such natural perturbations, deliberate fault-based attacks, using for example a laser, can be mounted to hack critical data such as secret cryptographic keys stored in circuits designed for security applications [2].","part":"1"}],"links":{"documentLink":"/document/1580506","pdfSize":"1336KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"R. Leveugle, K. Hadjiat, \"Multi-level fault injections in VHDL descriptions: alternative approaches and experiments\", Journal of Electronic Testing: Theory and Applications (JETTA), Kluwer, vol. 19, no. 5, October 2003, pp. 559-575","title":"Multi-level fault injections in VHDL descriptions: Alternative approaches and experiments","context":[{"sec":"sec1","text":" Many approaches have been developed and the comparison can be based on simulations [3], [4], [5], [6], [7] or emulation [8], [9], [10].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1023/A:1025178014797"},"refType":"biblio","id":"ref3"},{"order":"4","text":"A. Ammari, R. Leveugle, M. Sonza-Reorda, M. Violante, \"Detailed comparison of dependability analyses performed at RT and gate levels\", IEEE Int. Symposium on Defect and Fault Tolerance in VLSI Systems, 2003, pp. 336-343","title":"Detailed comparison of dependability analyses performed at RT and gate levels","context":[{"sec":"sec1","text":" Many approaches have been developed and the comparison can be based on simulations [3], [4], [5], [6], [7] or emulation [8], [9], [10].","part":"1"}],"links":{"documentLink":"/document/1250129","pdfSize":"193KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"G. C. Cardarilli, F. Kaddour, A. Leandri, M. Ottavi, S. Pontarelli, R. Velazco, \"Bit-flip injection in processor-based architectures: a case study\", 8th IEEE International On-Line Testing workshop, Isle of Bendor, France, July 8-10, 2002, pp. 117-127","title":"Bit-flip injection in processor-based architectures: A case study","context":[{"sec":"sec1","text":" Many approaches have been developed and the comparison can be based on simulations [3], [4], [5], [6], [7] or emulation [8], [9], [10].","part":"1"}],"links":{"documentLink":"/document/1030194","pdfSize":"326KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"J. Gracia, J. C. Baraza, D. Gil, P. J. Gil, \"Comparison and application of different VHDL-based fault injection techniques\", IEEE Int. Symposium on Defect and Fault Tolerance in VLSI Systems, 2001, pp. 233-241","title":"Comparison and application of different VHDL-based fault injection techniques","context":[{"sec":"sec1","text":" Many approaches have been developed and the comparison can be based on simulations [3], [4], [5], [6], [7] or emulation [8], [9], [10].","part":"1"}],"links":{"documentLink":"/document/966775","pdfSize":"431KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"L. Berrojo, I. Gonzalez, F. Corno, M. Sonza-Reorda, G. Squillero, L. Entrena, C. Lopez, \"New techniques for speeding up fault-injection campaigns\", Design, Automation and Test in Europe Conference (DATE), March 4-8, 2002, pp. 847-852","title":"New techniques for speeding up fault-injection campaigns","context":[{"sec":"sec1","text":" Many approaches have been developed and the comparison can be based on simulations [3], [4], [5], [6], [7] or emulation [8], [9], [10].","part":"1"},{"sec":"sec1","text":" Even with fault pruning techniques [7] and the acceleration obtained using emulation hardware, the main limitation of fault injection is the impossibility to completely analyze large circuits running complex workloads.","part":"1"}],"links":{"documentLink":"/document/998398","pdfSize":"368KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"R. Leveugle, \"Fault injection in VHDL descriptions and emulation\", IEEE Int. Symposium on Defect and Fault Tolerance in VLSI Systems, 2000, pp. 414-419","title":"Fault injection in VHDL descriptions and emulation","context":[{"sec":"sec1","text":" Many approaches have been developed and the comparison can be based on simulations [3], [4], [5], [6], [7] or emulation [8], [9], [10].","part":"1"}],"links":{"documentLink":"/document/887182","pdfSize":"397KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"P. Civera, L. Macchiarulo, M. Rebaudengo, M. Sonza Reorda, A. Violante, \"Exploiting FPGA-based techniques for fault injection campaigns on VLSI circuits\", IEEE Int. Symposium on Defect and Fault Tolerance in VLSI Systems, 2001, pp. 250-258","title":"Exploiting FPGA-based techniques for fault injection campaigns on VLSI circuits","context":[{"sec":"sec1","text":" Many approaches have been developed and the comparison can be based on simulations [3], [4], [5], [6], [7] or emulation [8], [9], [10].","part":"1"}],"links":{"documentLink":"/document/966777","pdfSize":"254KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"P. Vanhauwaert, R. Leveugle, P. Roche, \"A flexible SoPC-based fault injection environment\", 9th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS), Prague, Czech Republic, April 18-21, 2006, pp. 192-197","title":"A flexible SoPC-based fault injection environment","context":[{"sec":"sec1","text":" Many approaches have been developed and the comparison can be based on simulations [3], [4], [5], [6], [7] or emulation [8], [9], [10].","part":"1"}],"links":{"documentLink":"/document/1649610","pdfSize":"145KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"Berenson Student CD-ROM - 10th edition, http://courses.wcupa.edu/rbove/ Berenson/10th%20ed%20CDROM% 20topics/section8-7.pdf","context":[{"sec":"sec2","text":" We propose to apply to fault injection the mathematical framework used in other fields where sampling is necessary, for example surveys [11], [12].","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"R. Johnson, I. Miller, J. Freund, \"Probability and Statistics for Engineers (7th Edition)\", Prentice Hall","title":"Probability and Statistics for Engineers (7th Edition)","context":[{"sec":"sec2","text":" We propose to apply to fault injection the mathematical framework used in other fields where sampling is necessary, for example surveys [11], [12].","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"M. Matsumoto, T. Nishimura, \"Mersenne twister: a 623-dimensionally equidistributed uniform pseudo-random number generator\", ACM Transactions on Modeling and Computer Simulation (TOMACS), vol. 8, no. 1, 2008, pp. 3-30","title":"Mersenne twister: A 623-dimensionally equidistributed uniform pseudo-random number generator","context":[{"sec":"sec2g","text":" As far as we know, the Mersenne-Twister algorithm [13] is one the most powerful to ensure the best uniform distribution.","part":"1"}],"links":{},"refType":"biblio","id":"ref13"},{"order":"14","text":"P. Maistri, R. Leveugle, \"Double-Data-Rate computation as a countermeasure against fault analysis\", IEEE Transactions on Computers, vol. 57, no. 11, November 2008, pp. 1528-1539","title":"Double-Data-Rate computation as a countermeasure against fault analysis","context":[{"sec":"sec3","text":" The most complex case study was performed on a cryptographic coprocessor performing AES computations with continuous on-line detection of errors [14], assuming soft errors with unknown multiplicity.","part":"1"},{"sec":"sec3a","text":" The Double-Data-Rate technique [14] uses this approach in order to detect transient faults during the computation.","part":"1"}],"links":{"documentLink":"/document/4604658","pdfSize":"1825KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"National Institute for Standards and Technology (NIST), \"FIPS-197: Advanced Encryption Standard (AES)\", Federal Information Processing Standards Publications, November 2001","title":"FIPS-197: Advanced Encryption Standard (AES)","context":[{"sec":"sec3a","text":"The AES algorithm [15] is a round-iterated cipher which encrypts 128-bit input blocks with 128-, 192- or 256-bit keys.","part":"1"}],"refType":"biblio","id":"ref15"},{"order":"16","text":"A. Hodjat, I. Verbauwhede, \"Area-Throughput Trade-Offs for Fully Pipelined 30 to 70 Gbits/s AES Processors\", IEEE Transactions on Computers, vol. 55, issue 4, 2006, pp. 366-372","title":"Area-Throughput Trade-Offs for Fully Pipelined 30 to 70 Gbits/s AES Processors","context":[{"sec":"sec3a","text":"\n\nFigure 3.\n2-stage pipelined implementation of AES S-Box in GF \\$((2^{4})^{2})\\$ [16].","part":"1"}],"links":{"documentLink":"/document/1608000","pdfSize":"1902KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"G. Piret, J.-J. Quisquater, \"A Differential Fault Attack Technique against SPN Structures, with Application to the AES and KHAZAD\", Workshop on Cryptographic Hardware and Embedded Systems (CHES 2003), Springer-Verlag, 2003, pp. 77-88","title":"A Differential Fault Attack Technique against SPN Structures, with Application to the AES and KHAZAD","context":[{"sec":"sec3a","text":"The pipeline registers can be a target for fault-based attacks: the secret key can be easily found by computing few faulty encryptions and comparing the correct and the faulty results [17].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-3-540-45238-6_7"},"refType":"biblio","id":"ref17"},{"order":"18","text":"F. M. Gon\u00e7alves, M. B. Santos, I. C. Teixeira, J. P. Teixeira, \"Self-checking and fault tolerance quality assessment using fault sampling\", IEEE Int. Symposium on Defect and Fault Tolerance in VLSI Systems, 2002, pp. 216-224","title":"Self-checking and fault tolerance quality assessment using fault sampling","context":[{"sec":"sec5","text":"The discussion in [18] is limited to the cases in which the studied property must hold for almost 100% of the injected faults, and no comparison with exhaustive injections is made.","part":"1"}],"links":{"documentLink":"/document/1173518","pdfSize":"351KB"},"refType":"biblio","id":"ref18"},{"order":"19","text":"H. T. Nguyen, Y. Yagil, N. Seifert, M. Reitsma, \"Chip-level soft error estimation method\", IEEE Transactions of Device and Materials Reliability, vol. 5, no. 3, September 2005, pp. 365-381","title":"Chip-level soft error estimation method","context":[{"sec":"sec5","text":"In [19], a formula is very briefly introduced to justify a drastic reduction in the number of target flip-flops used during the experiments (300 instead of 150,000).","part":"1"}],"links":{"documentLink":"/document/1545897","pdfSize":"552KB"},"refType":"biblio","id":"ref19"}],"articleNumber":"5090716","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Statistical fault injection: Quantified error and confidence","publisher":"IEEE","displayDocTitle":"Statistical fault injection: Quantified error and confidence","htmlAbstractLink":"/document/5090716/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5090716/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090716","openAccessFlag":"F","title":"Statistical fault injection: Quantified error and confidence","contentTypeDisplay":"Conferences","mlTime":"PT0.272472S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090717,"references":[{"order":"1","text":"Y. H. Bae. Design of a high performance flash memory-based solid state disk. Journal of Korean Institute of Information Scientists and Engineers, 25(6), 2007.","title":"Design of a high performance flash memory-based solid state disk","context":[{"sec":"sec1","text":" Recently, solid-state disk (SSD), which is made of NAND flash memory, is substituted for hard disk in general purpose computing such as desktop PC [4], [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"L.-P. Chang, T.-W. Kuo, and S.-W. Lo. Real-time garbage collection for flash-memory storage systems of real-time embedded systems. ACM Transactions on Embedded Computing Systems, 3(4):837-863, 2004.","title":"Real-time garbage collection for flash-memory storage systems of real-time embedded systems","context":[{"sec":"sec1","text":" [2] proposed a real-time garbage collector for flash memory which uses the page-level mapping, the page-level mapping requires too large mapping table to be used for a large-sized flash memory such as SSD.","part":"1"}],"links":{},"refType":"biblio","id":"ref2"},{"order":"3","text":"J.-U. Kang, H. Jo, J.-S. Kim, and J. Lee. A superblock-based flash translation layer for nand flash memory. In Proc. of International Conference on Embedded Software (EMSOFT), pages 161-170, 2006.","title":"A superblock-based flash translation layer for nand flash memory","context":[{"sec":"sec1","text":" Although researchers have proposed various hybrid mapping FTLs focusing on the total I/O cost [5], [7], [3], [8], [6], there is little work done in providing a non-fluctuating performance for flash-memory storage systems.","part":"1"},{"sec":"sec2","text":"In the SAST scheme [3], [8], \\$N\\$ log block set can be used only for one data block set which consists of K number of data blocks (N:K log block mapping).","part":"1"}],"links":{},"refType":"biblio","id":"ref3"},{"order":"4","text":"J.-U. Kang, J. S. Kim, C. Park, H. Park, and J. Lee. A multi-channel architecture for high-performance nand flash-based storage system. Journal of Systems Architecture, 53(9):644-658, 2007.","title":"A multi-channel architecture for high-performance nand flash-based storage system","context":[{"sec":"sec1","text":" Recently, solid-state disk (SSD), which is made of NAND flash memory, is substituted for hard disk in general purpose computing such as desktop PC [4], [1].","part":"1"},{"sec":"sec2","text":" There are three kinds of merges, full merge, partial merge and switch merge [4].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.sysarc.2007.01.010"},"refType":"biblio","id":"ref4"},{"order":"5","text":"J. Kim, J. M. Kim, S. H. Noh, S. L. Min, and Y. Cho. A space-efficient flash translation layer for compact flash systems. IEEE Transactions on Consumer Electronics, 48(2):366-375, 2002.","title":"A space-efficient flash translation layer for compact flash systems","context":[{"sec":"sec1","text":" Although researchers have proposed various hybrid mapping FTLs focusing on the total I/O cost [5], [7], [3], [8], [6], there is little work done in providing a non-fluctuating performance for flash-memory storage systems.","part":"1"},{"sec":"sec2","text":" The log buffer-based FTLs are divided into three kinds depending on the block association policy as shown in Figure 1, i.e., block associative mapping (BAST) [5], fully associative mapping (FAST) [7] and set associative mapping (SAST) [8].","part":"1"}],"links":{"documentLink":"/document/1010143","pdfSize":"1588KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"S. Lee, D. Shin, Y. Kim, and J. Kim. Last: locality-aware sector translation for nand flash memory-based storage systems. In Proc. of IEEE International Workshop on Storage and I/O Virtualization, Performance, Energy, Evaluation and Dependability (SPEED08), 2008.","title":"Last: Locality-aware sector translation for nand flash memory-based storage systems","context":[{"sec":"sec1","text":" Although researchers have proposed various hybrid mapping FTLs focusing on the total I/O cost [5], [7], [3], [8], [6], there is little work done in providing a non-fluctuating performance for flash-memory storage systems.","part":"1"},{"sec":"sec2","text":" Then, the maximum merge cost for a log block \\$L\\$ is as follows [6]:\nwhere \\$C_{copy}\\$ and \\$C_{erase}\\$ are the costs of page copy and block erase, respectively. \\$N\\$ is the number of pages in a block.","part":"1"}],"links":{},"refType":"biblio","id":"ref6"},{"order":"7","text":"S.-W. Lee, D.-J. Park, T.-S. Chung, D.-H. Lee, S. Park, and H.-J. Song. A log buffer-based flash translation layer using fully-associative sector translation. ACM Transactions on Embedded Computing Systems, 6(3), 2007.","title":"A log buffer-based flash translation layer using fully-associative sector translation","context":[{"sec":"sec1","text":" Although researchers have proposed various hybrid mapping FTLs focusing on the total I/O cost [5], [7], [3], [8], [6], there is little work done in providing a non-fluctuating performance for flash-memory storage systems.","part":"1"},{"sec":"sec2","text":" The log buffer-based FTLs are divided into three kinds depending on the block association policy as shown in Figure 1, i.e., block associative mapping (BAST) [5], fully associative mapping (FAST) [7] and set associative mapping (SAST) [8].","part":"1"},{"sec":"sec2","text":" This is called the log block thrashing problem [7].","part":"1"}],"links":{},"refType":"biblio","id":"ref7"},{"order":"8","text":"S. Y. Park, W. Cheon, Y. Lee, M.-S. Jung, W. Cho, and H. Yoon. A re-configurable ftl (flash translation layer) architecture for nand flash based applications. In Proc. of International Workshop on Rapid System Prototyping, pages 202-208, 2007.","title":"A re-configurable ftl (flash translation layer) architecture for nand flash based applications","context":[{"sec":"sec1","text":" Although researchers have proposed various hybrid mapping FTLs focusing on the total I/O cost [5], [7], [3], [8], [6], there is little work done in providing a non-fluctuating performance for flash-memory storage systems.","part":"1"},{"sec":"sec2","text":" The log buffer-based FTLs are divided into three kinds depending on the block association policy as shown in Figure 1, i.e., block associative mapping (BAST) [5], fully associative mapping (FAST) [7] and set associative mapping (SAST) [8].","part":"1"},{"sec":"sec2","text":"In the SAST scheme [3], [8], \\$N\\$ log block set can be used only for one data block set which consists of K number of data blocks (N:K log block mapping).","part":"1"}],"links":{"documentLink":"/document/4228507","pdfSize":"447KB"},"refType":"biblio","id":"ref8"}],"articleNumber":"5090717","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"KAST: K-associative sector translation for NAND flash memory in real-time systems","publisher":"IEEE","displayDocTitle":"KAST: K-associative sector translation for NAND flash memory in real-time systems","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090717/","htmlAbstractLink":"/document/5090717/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090717","openAccessFlag":"F","title":"KAST: K-associative sector translation for NAND flash memory in real-time systems","contentTypeDisplay":"Conferences","mlTime":"PT0.167027S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090727,"references":[{"order":"1","text":"Vu-Duc Ngo, H.Nam Nguyen, Hae-Wook Choi; \"Analyzing the Performance of Mesh and Fat-Tree Topologies for Network on Chip Design\", L.T.Yang et al. (Eds): EUC 2005, LNCS 3824, pp.300-310, 2005.","context":[{"sec":"sec1","text":"In spite of these concerns, constant attention has been devoted to tree-based topologies in the NoC community, proving their superior performance with respect to 2D meshes under different kinds of synthetic traffic patterns [1], [13].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"L. Benini, G. De Micheli, \"Networks on chip: a new SoC paradigm\", IEEE Computer, vol. 35, no. 1, pp.70-78, Jan. 2002.","title":"Networks on chip: A new SoC paradigm","context":[{"sec":"sec1","text":"Networks-on-chip (NoCs) closely resemble the interconnect architecture of high-performance parallel computing systems [2].","part":"1"}],"links":{"documentLink":"/document/976921","pdfSize":"194KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"S. Kumar et al., \" A Network on Chip Architecture and Design Methodology\", IEEE Computer Society Annual Symposium on VLSI, April 2002. pp. 105-112.","title":"A Network on Chip Architecture and Design Methodology","context":[{"sec":"sec1","text":"However, other topologies have found wider application in common NoC design practice so far, namely 2D meshes and even folded tori [3], [4].","part":"1"}],"links":{"documentLink":"/document/1016885","pdfSize":"297KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Rijpkema, E.; Goossens, K.; Radulescu, A., \"Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip\", Design, Automation and Test in Europe (DATE'03), Mar. 2003, pp. 350-355.","title":"Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip","context":[{"sec":"sec1","text":"However, other topologies have found wider application in common NoC design practice so far, namely 2D meshes and even folded tori [3], [4].","part":"1"}],"links":{"documentLink":"/document/1253633","pdfSize":"325KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"D. Sylvester and K. Keutzer, \"Getting to the bottom of deep sub-micron II: A global paradigm\", Proc. IEEE Int. Symp. Physical Design, pp.193-200, 1999.","title":"Getting to the bottom of deep sub-micron II: A global paradigm","context":[{"sec":"sec3a","text":" The expected power and area share of wire repeaters in future systems [5] discouraged their use in this early work on topologies for large scale systems.","part":"1"}],"links":{},"refType":"biblio","id":"ref5"},{"order":"6","text":"H.Matsutani, M.Koibuchi, D.F.Hsu, H.Amano, \"Three-Dimensional Layout of On-Chip Tree-Based Networks\", Int. Symp. on Parallel Architectures, Algorithms and Networks, pp.281-288, 2008.","title":"Three-Dimensional Layout of On-Chip Tree-Based Networks","context":[{"sec":"sec3a","text":" For the fat-tree, as expected by previous work (e.g., [6]), latency of links close to the root grows.","part":"1"}],"links":{"documentLink":"/document/4520228","pdfSize":"454KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"Antonio Pullini et al., \"Bringing NoCs to 65 nm\", IEEE Micro 27(5): pp.75-85 (2007).","title":"Bringing NoCs to 65 nm","context":[{"sec":"sec2","text":" The operating frequency slowdown would not be acceptable [7].","part":"1"}],"links":{"documentLink":"/document/4378785","pdfSize":"786KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"A.Adriahantenaina, H.Charlery, A.Greiner, L.Mortiez, C.A.Zeferino, \"SPIN: a Scalable, Packet Switched, On-chip Micro-Network\", DATE'03, Embedded Software Forum, pp.70-73, 2003.","title":"SPIN: A Scalable, Packet Switched, On-chip Micro-Network","context":[{"sec":"sec1","text":" The switch for the butterfly fat-tree network of [16] or the SPIN micronetwork [8] are examples thereof.","part":"1"}],"links":{"documentLink":"/document/1253808","pdfSize":"212KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"C.Gomez et al., \"Deterministic versus Adaptive Routing in Fat-Trees\", CAC'07, as part of IPDPS'07, 2007.","title":"Deterministic versus Adaptive Routing in Fat-Trees","context":[{"sec":"sec2","text":"For fat-tree routing, this paper uses the deterministic routing algorithm presented in [9].","part":"1"}],"links":{"documentLink":"/document/4228210","pdfSize":"260KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"C.Gomez et al.; \"Beyond Fat-Tree: Unidirectional Load-Balanced Multistage Interconnection Network\", Computer Architecture Letters, June 2008.","title":"Beyond Fat-Tree: Unidirectional Load-Balanced Multistage Interconnection Network","context":[{"sec":"sec2","text":" RUFT was first introduced in [10] as an attractive conceptual topology scheme, without any implementation analysis.","part":"1"},{"sec":"sec2a","text":" This link is viewed in [10] as the intuitive weakpoint of the layout of this topology.","part":"1"},{"sec":"sec3a","text":" For RUFT we found that, as expected by [10], a high number of stages (11) needs to be placed in the links connecting the last switch barrier to the network interfaces of destination cores.","part":"1"}],"links":{"documentLink":"/document/4544509","pdfSize":"109KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"Francisco Gilabert, Simone Medardoni, Davide Bertozzi, Luca Benini, Mara Engracia Gmez, Pedro Lpez, Jos Duato; \"Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework\", Int. Network-on-Chip Symp., pp.107-116, 2008.","title":"Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework","context":[{"sec":"sec4","text":"Based on the physical insights reported above, we anno tated maximum clock speed of each topology to a cycle-accurate transaction-level (TL) simulator of the xpipesLite NoC architecture [11].","part":"1"}],"links":{"documentLink":"/document/4492730","pdfSize":"434KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"F.Petrini, M.Vanneschi, \"k-ary n-trees: High Performance Networks for Massively Parallel Architectures\", Int. Parallel Processing Symposium, 1997, pp.87-93.","title":"k-ary n-trees: High Performance Networks for Massively Parallel Architectures","context":[{"sec":"sec1","text":"The fat-tree we consider in this paper is the commonly used \\$k\\$-ary \\$n\\$-tree, as it is defined in [12].","part":"1"}],"links":{"documentLink":"/document/580853","pdfSize":"714KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"P.P.Pande, C.Grecu, M.Jones, A.Ivanov, R.Saleh; \"Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures\", IEEE Trans. on Computers, Vol.54, no. 8, 2005.","title":"Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures","context":[{"sec":"sec1","text":"In spite of these concerns, constant attention has been devoted to tree-based topologies in the NoC community, proving their superior performance with respect to 2D meshes under different kinds of synthetic traffic patterns [1], [13].","part":"1"}],"links":{"documentLink":"/document/1453503","pdfSize":"2184KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"A. Pullini, F. Angiolini, D. Bertozzi, L. Benini, \"Fault Tolerance Overhead in Network-on-Chip Flow Control Schemes\", Proceedings of 18th Annual Symposium on Integrated Circuits and System Design (SBCCI) 2005, Florianpolis, Brazil, Sep 4-7, 2005, pp. 224-229.","title":"Fault Tolerance Overhead in Network-on-Chip Flow Control Schemes","context":[{"sec":"sec3a","text":" Please observe that a pipeline stage is not just a simple retiming stage, but needs to take care of flow control and hence is a flow control stage with 2 slot buffers (see [14] for more details).","part":"1"}],"links":{"documentLink":"/document/4286861","pdfSize":"4018KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"Circuits Multi-Projects, Multi-Project Circuits; http://cmp.imag.fr","title":"Circuits Multi-Projects, Multi-Project Circuits","context":[{"sec":"sec3a","text":"We target a 65 nm low-power STMicroelectronics SVT technology library [15].","part":"1"}],"refType":"biblio","id":"ref15"},{"order":"16","text":"P.P.Pande, C.Grecu, A.Ivanov, R.Saleh \"Design of a Switch for Network on Chip Applications\", ISCAS'03, pp.V.217-V.220, Vol.5, 2003.","context":[{"sec":"sec1","text":" The switch for the butterfly fat-tree network of [16] or the SPIN micronetwork [8] are examples thereof.","part":"1"}],"refType":"biblio","id":"ref16"},{"order":"17","text":"S.Stergiou et al., \"Xpipes Lite: a Synthesis Oriented Design Library for Networks on Chips\", DAC, pp.559-564, 2005.","title":"Xpipes Lite: A Synthesis Oriented Design Library for Networks on Chips","context":[{"sec":"sec2a","text":" The xpipes-Lite NoC architecture has been used as an experimental NoC platform [17].","part":"1"}],"refType":"biblio","id":"ref17"}],"articleNumber":"5090727","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints","publisher":"IEEE","htmlAbstractLink":"/document/5090727/","displayDocTitle":"Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints","isConference":true,"htmlLink":"/document/5090727/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090727","openAccessFlag":"F","title":"Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints","contentTypeDisplay":"Conferences","mlTime":"PT0.239869S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090742,"references":[{"order":"1","text":"J. Deng et al., \"Carbon nanotube transistor circuits: Circuit-level performance benchmarking and design options for living with imperfections,\" in Proc. Intl. Solid-State Circuits Conference, pp. 70-588, 2007.","title":"Carbon nanotube transistor circuits: Circuit-level performance benchmarking and design options for living with imperfections","context":[{"sec":"sec1","text":"Carbon nanotube field effect transistors (CNTFETs) are novel devices that are projected to outperform scaled CMOS technologies [1].","part":"1"},{"sec":"sec1","text":" CNTFET-based devices offer high mobility for near-ballistic transport, high carrier velocity for fast switching, as well as better electrostatic control due to the quasi one-dimensional structure of CNTs [1].","part":"1"},{"sec":"sec1","text":" Although not reported here, energy per cycle gains over CMOS are expected to be consistent with the \\$2.5\\times\\$ reduction reported in literature [1].","part":"1"},{"sec":"sec4c","text":" This metric is technology-dependent and CNTFETs are roughly \\$5.1\\times\\$ better than CMOS [1].","part":"1"},{"sec":"sec4d","text":" For each family, the number of gates, the normalized circuit area (to a unit transistor), the logic depth, the normalized delay (to the technology-dependent intrinsic delay \\$\\tau\\$ [1]), and the absolute delay in picoseconds are reported.","part":"1"},{"sec":"sec4d","text":" Delay was normalized to the technology-dependent intrinsic delay \\$\\tau\\$ and unipolar CNT-FETs are expected to be \\$5.1\\times\\$ faster that CMOS [1].","part":"1"}],"links":{"documentLink":"/document/4242269","pdfSize":"2939KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"G. Zhang et al., \"Selective etching of metallic carbon nanotubes by gas-phase reaction,\" Science, vol. 314, pp. 974-977, 2006.","title":"Selective etching of metallic carbon nanotubes by gas-phase reaction","context":[{"sec":"sec1","text":" Recent progress in addressing challenges arising from variability and defects at the technological level [2], [3] as well as by defect tolerant design [4] has showcased the strong potential of CNTFET-based technology for future nanoelectronics applications.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1126/science.1133781"},"refType":"biblio","id":"ref2"},{"order":"3","text":"S. J. Kang et al., \"High-performance electronics using dense, perfectly aligned arrays of single-walled carbon nanotubes,\" Nature Nanotechnology, vol. 2, pp. 230-236, 2007.","title":"High-performance electronics using dense, perfectly aligned arrays of single-walled carbon nanotubes","context":[{"sec":"sec1","text":" Recent progress in addressing challenges arising from variability and defects at the technological level [2], [3] as well as by defect tolerant design [4] has showcased the strong potential of CNTFET-based technology for future nanoelectronics applications.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1038/nnano.2007.77"},"refType":"biblio","id":"ref3"},{"order":"4","text":"N. Patil et al., \"Automated design of misaligned-carbon- nanotube-immune circuits,\" in Proc. Design Automation Conference, pp. 958-961, 2007.","title":"Automated design of misaligned-carbon- nanotube-immune circuits","context":[{"sec":"sec1","text":" Recent progress in addressing challenges arising from variability and defects at the technological level [2], [3] as well as by defect tolerant design [4] has showcased the strong potential of CNTFET-based technology for future nanoelectronics applications.","part":"1"}],"links":{"documentLink":"/document/4261322","pdfSize":"327KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Y.-M. Lin et al., \"High-performance carbon nanotube field-effect transistor with tunable polarities,\" Trans. Nanotechnology, vol. 4, pp. 481-489, 2005.","title":"High-performance carbon nanotube field-effect transistor with tunable polarities","context":[{"sec":"sec1","text":" Ambipolar SB-CNTFETs can be controlled by an additional terminal, called the polarity gate, which sets the p- or n-type device polarity, while the actual gate terminal controls the current flow through the transistor [5].","part":"1"},{"sec":"sec2","text":" The SB thickness can be modulated by the fringing gate field at the CNT-to-metal contact, allowing the polarity of ambipolar SB-CNTFETs (CNTFETs henceforth) to be set electrically [5].","part":"1"},{"sec":"sec2","text":"Whereas the uncontrollable ambipolar behavior \u2014 that enables transistor conduction in either gate polarity \u2014 is undesirable, the ability to control CNTFET polarity (p- or n-type) in-field by controlling the fringing gate field suggests the innovation of using a second gate, termed the polarity gate throughout this paper, to control the electrical field at the CNT-to-metal junction and to set the device polarity [5].","part":"1"},{"sec":"sec2","text":"Several techniques to manufacture such in-field programmable CNTFETs have been proposed in literature [5], [7].","part":"1"}],"links":{"documentLink":"/document/1504702","pdfSize":"912KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"I. O'Connor et al., \"CNTFET modeling and reconfigurable logic-circuit design,\" IEEE Trans. Circuits and Systems I, vol. 54, pp. 2365-2379, 2007.","title":"CNTFET modeling and reconfigurable logic-circuit design","context":[{"sec":"sec1","text":" This novel feature of ambipolar SB-CNTFETs was investigated in [6], where a compact and in-field reconfigurable universal 8-function logic gate was described.","part":"1"},{"sec":"sec2","text":"Although different families of CNTFETs have been demonstrated in literature, the most important distinction is between MOSFET-type and Schottky-barrier-type CNTFETs [6].","part":"1"},{"sec":"sec3","text":"The novel in-field programmability of CNTFETs was investigated in [6], where a compact in-field reconfigurable logic gate that maps eight different logic functions of two inputs using only seven CNTFETs was presented.","part":"1"},{"sec":"sec4","text":" Ambipolar behavior was modeled by fixing the polarity gate signals, i.e. the device polarities during simulations, along the lines suggested in [6].","part":"1"},{"sec":"sec4d","text":" The area normalization factor was set to the area of a unit transistor, which is expected to be equal for MOSFETs and ambipolar CNTFETs [6], since the additional polarity gate is buried underneath the channel or defined on top of the actual gate.","part":"1"}],"links":{"documentLink":"/document/4383253","pdfSize":"2829KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"M. H. Ben-Jamaa et al., \"Programmable logic circuits based on ambipolar CNFET,\" in Proc. Design Automation Conference, pp. 339-340, 2008.","title":"Programmable logic circuits based on ambipolar CNFET","context":[{"sec":"sec1","text":" Furthermore, the use of ambipolar SB-CNTFETs to implement in-field reconfigurable generalized NOR (GNOR) gates, combining NOR and XOR operations, was described in [7].","part":"1"},{"sec":"sec2","text":"Several techniques to manufacture such in-field programmable CNTFETs have been proposed in literature [5], [7].","part":"1"},{"sec":"sec3","text":" In [7], the design of a generalized NOR (GNOR) gate was proposed as the core building block to realize infield PLAs.","part":"1"},{"sec":"sec3","text":"\n\nFigure 2:\nDynamic GNOR gate: \\$Y=\\overline{(A\\oplus B)+(C\\oplus D)}\\$ [7]\n\n\n.","part":"1"}],"links":{"documentLink":"/document/4555835","pdfSize":"273KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"F. Mo and R. K. Brayton, \"Whirlpool PLAs: a regular logic structure and their synthesis,\" Proc. Intl. Conference Computer-aided Design, pp. 543-550, 2002.","title":"Whirlpool PLAs: A regular logic structure and their synthesis","context":[{"sec":"sec1","text":" It was shown that GNOR gates can be utilized in a two-level programmable logic array (PLA) to save circuit area, to map logic functions into compact and fast Whirlpool PLAs [8], and to realize AND-XOR planes that efficiently rnap \\$n\\$-bit adders [9].","part":"1"},{"sec":"sec5","text":" Several regular gate and logic arrays have been recently proposed to reduce the design risk due to increasing variability in current and future CMOS nodes, e.g., [8], [14]\u2013[16].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"T. Sasao, Switching theory for logic synthesis. Kluwer Academic Publishers, 1999.","title":"Switching theory for logic synthesis","context":[{"sec":"sec1","text":" It was shown that GNOR gates can be utilized in a two-level programmable logic array (PLA) to save circuit area, to map logic functions into compact and fast Whirlpool PLAs [8], and to realize AND-XOR planes that efficiently rnap \\$n\\$-bit adders [9].","part":"1"},{"sec":"sec1","text":" This makes them inefficient for circuits such as n-bit adders and parity functions that are efficiently implemented using XOR gates [9].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-1-4615-5139-3"},"refType":"biblio","id":"ref9"},{"order":"10","text":"A. K. Geim and K. S. Novoselov, \"The rise of graphene,\" in Nature Materials, vol. 6, pp. 183-191, 2007.","title":"The rise of graphene","context":[{"sec":"sec2","text":" Similar ambipolar behavior has also been reported in graphene nanoribbon field-effect transistors, and suggests the possible electrical polarity control of these novel devices as well [10].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1038/nmat1849"},"refType":"biblio","id":"ref10"},{"order":"11","text":"\"Stanford University CNTFET model.\" Please visit the URL http://nano.stanford.edu/models.php for further details.","title":"Stanford University CNTFET model","context":[{"sec":"sec4","text":"We simulated the correct operation of the designed CNTFET families with the Stanford CNTFET model for unipolar devices [11], using a lithography pitch of 32 nm.","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"N. H. E. Weste and D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective. Pearson - Addison Wesley.","title":"CMOS VLSI Design: A Circuits and Systems Perspective","context":[{"sec":"sec4a","text":" The resistance of a transistor conducting in the weak direction is roughly double its on-resistance [12].","part":"1"},{"sec":"sec4c","text":" The FO4 delay was calculated with the switch-level RC delay model [12] and is equal to the delay of a gate driving 4 instances of itself.","part":"1"},{"sec":"sec4c","text":" In this model, the FO4-delay is given by \\$p+4g\\$, where \\$p\\$ is the parasitic (or intrinsic) delay of the logic gate and \\$g\\$ is the logical effort [12].","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"\"ABC Logic synthesis tool.\" Please visit the URL http://www.eecs.berkeley.edu/\u223calanmi/abc/ for further details.","title":"ABC Logic synthesis tool","context":[{"sec":"sec4d","text":"We used the tool ABC developed at Berkeley [13] for logic synthesis and technology mapping of several benchmark circuits.","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"V. Kheterpal et al., \"Design methodology for IC manufacturability based on regular logic-bricks,\" in Proc. Design Automation Conference, pp. 353-358, 2005.","title":"Design methodology for IC manufacturability based on regular logic-bricks","context":[{"sec":"sec5","text":" Several regular gate and logic arrays have been recently proposed to reduce the design risk due to increasing variability in current and future CMOS nodes, e.g., [8], [14]\u2013[16].","part":"1"}],"links":{"documentLink":"/document/1510353","pdfSize":"1165KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"Y. Ran and M. Marek-Sadowska, \"Designing via-configurable logic blocks for regular fabric,\" IEEE Trans. VLSI Systems, vol. 14, pp. 1-14, 2006.","title":"Designing via-configurable logic blocks for regular fabric","context":[{"sec":"sec5","text":" Several regular gate and logic arrays have been recently proposed to reduce the design risk due to increasing variability in current and future CMOS nodes, e.g., [8], [14]\u2013[15][16].","part":"1"}],"links":{"documentLink":"/document/1603563","pdfSize":"971KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"J. Brockman et al., \"Design of a mask-programmable memory/multiplier array using G4-FET technology,\" in Proc. Design Automation Conference, pp. 337-338, 2008.","title":"Design of a mask-programmable memory/multiplier array using G4-FET technology","context":[{"sec":"sec5","text":" Several regular gate and logic arrays have been recently proposed to reduce the design risk due to increasing variability in current and future CMOS nodes, e.g., [8], [14]\u2013[16].","part":"1"}],"links":{"pdfSize":"294KB"},"refType":"biblio","id":"ref16"}],"articleNumber":"5090742","formulaStrippedArticleTitle":"Novel library of logic gates with ambipolar CNTFETs: Opportunities for multi-level logic synthesis","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5090742/","displayDocTitle":"Novel library of logic gates with ambipolar CNTFETs: Opportunities for multi-level logic synthesis","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5090742/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5090742","openAccessFlag":"F","title":"Novel library of logic gates with ambipolar CNTFETs: Opportunities for multi-level logic synthesis","contentTypeDisplay":"Conferences","mlTime":"PT0.473328S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090744,"references":[{"order":"1","text":"P. Kocher, J. Jaffe, and B. Jun, \"Differential Power Analysis,\" in Proc. 19th International Conference on Cryptology (CRYPTO), 1999, pp. 388-397.","title":"Differential Power Analysis","context":[{"sec":"sec1","text":" As a result, new, efficient side-channel attacks exploiting these physical leakages have appeared such as DPA [1] (Differential Power Analysis) and DEMA (Differential Electro-Magnetic Analysis).","part":"1"},{"sec":"sec4c","text":" For these attacks, we used the selection function introduced by Kocher [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"Z. Chen and Y. Zhou, \"Dual-Rail Random Switching Logic: A Countermeasure to Reduce Side Channel Leakage,\" in Proc. 8th Workshop on Cryptographic Hardware and Embedded Systems (CHES), 2006, pp. 242-254.","title":"Dual-Rail Random Switching Logic: A Countermeasure to Reduce Side Channel Leakage","context":[{"sec":"sec1","text":"Several countermeasures against power analyses have been proposed in former works [2] [3] [4] [5] [6] [7].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"A. Bystrov, A. Yakovlev, D. Sokolov, and J. Murphy, \"Design and Analysis of Dual-Rail Circuits for Security Applications,\" IEEE Transactions on Computers, vol. 54, no. 4, pp. 449-460, 2005.","title":"Design and Analysis of Dual-Rail Circuits for Security Applications","context":[{"sec":"sec1","text":"Several countermeasures against power analyses have been proposed in former works [2] [3] [4] [5] [6] [7].","part":"1"},{"sec":"sec5b","text":" Note, that several secure dual rail logic styles have been introduced in the literature [3] [5] [6] [7] [14] [15].","part":"1"}],"links":{"documentLink":"/document/1401864","pdfSize":"1257KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"J. J. A. Fournier, S. W. Moore, H. Li, R. D. Mullins, and G. S. Taylor, \"Security Evaluation of Asynchronous Circuits,\" in Proc. 5th Workshop on Cryptographic Hardware and Embedded Systems (CHES), 2003, pp. 137-151.","title":"Security Evaluation of Asynchronous Circuits","context":[{"sec":"sec1","text":"Several countermeasures against power analyses have been proposed in former works [2] [3] [4] [5] [6] [7].","part":"1"},{"sec":"sec1","text":"In this context, self-timed circuits seem an interesting alternative, since it is more difficult to correlate the leaking syndromes to the data flowing in a secure design in the absence of a global synchronization signal [4] [8].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"A. Razafindraibe, M. Robert, and P. Maurine, \"Improvement of dual rail logic as a countermeasure against DPA,\" in Proc. International Conference on Very Large Scale Integration (VLSI-SoC), 2007, pp. 270-275.","title":"Improvement of dual rail logic as a countermeasure against DPA","context":[{"sec":"sec1","text":"Several countermeasures against power analyses have been proposed in former works [2] [3] [4] [5] [6] [7].","part":"1"},{"sec":"sec1","text":"Several implantations of robust dual rail cells are available in the literature [5] [6] [7] [10] [11] [12].","part":"1"},{"sec":"sec1","text":"Among all these works, an investigation of the effective robustness against DPA of dual rail logic has been introduced in [5] [14] [15].","part":"1"},{"sec":"sec1","text":" More precisely, the authors of [5] identified the potential mismatches of data propagation delays through different data paths as the main remaining weakness of dual rail logic against DPA.","part":"1"},{"sec":"sec1","text":" As a result, they suggested in [5] the use of an additional third wire to simultaneously balance the power consumption and the timing, thus obtaining quasi-data independent power consumption and computation time logic.","part":"1"},{"sec":"sec2","text":"Dual rail logic has been identified as an interesting countermeasure against DPA in several works [5] [6] [7] [10] [11] [12] [14] since its associated dual rail encoding theoretically allows reducing the correlation between the processed data and power consumption.","part":"1"},{"sec":"sec2","text":" However, this claim holds if and only if some conditions are fulfilled [5].","part":"1"},{"sec":"sec2","text":" As highlighted in [5], these conditions are related to the impact of the place and route steps on both the switching currents and the timings of dual rail designs.","part":"1"},{"sec":"sec2","text":"To eliminate this remaining dual rail weakness against DPA, authors in [5] suggested the use of an additional third wire indicating whenever the output data is stable (and thus valid) or not, as Figure 1 shows.","part":"1"},{"sec":"sec2","text":" Note that the number of buffers must be defined by designers to guarantee that this timing characteristic is satisfied even in presence of output load mismatches introduced by the place and route step as described in [5] [15].","part":"1"},{"sec":"sec5b","text":" This experiment was done to demonstrate the robustness of secure triple rail logic against DPA/CPA (secure triple rail logic has been introduced in [5] as a DPA countermeasure).","part":"1"},{"sec":"sec5b","text":" Note, that several secure dual rail logic styles have been introduced in the literature [3] [5] [6] [7] [14] [15].","part":"1"}],"links":{"documentLink":"/document/4402510","pdfSize":"1365KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"S. Guilley, P. Hoogvorst, Y. Mathieu, R. Pacalet, and J. Provost, \"CMOS Structures Suitable for Secure Hardware,\" in Proc. Design, Automation and Test in Europe Conference and Exposition (DATE), 2004, pp. 1414-1415.","title":"CMOS Structures Suitable for Secure Hardware","context":[{"sec":"sec1","text":"Several countermeasures against power analyses have been proposed in former works [2] [3] [4] [5] [6] [7].","part":"1"},{"sec":"sec1","text":"Several implantations of robust dual rail cells are available in the literature [5] [6] [7] [10] [11] [12].","part":"1"},{"sec":"sec2","text":"Dual rail logic has been identified as an interesting countermeasure against DPA in several works [5] [6] [7] [10] [11] [12] [14] since its associated dual rail encoding theoretically allows reducing the correlation between the processed data and power consumption.","part":"1"},{"sec":"sec5b","text":" Note, that several secure dual rail logic styles have been introduced in the literature [3] [5] [6] [7] [14] [15].","part":"1"}],"links":{"documentLink":"/document/1269113","pdfSize":"208KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"F. Mace, F. Standaert, I. Hassoune, J.-D. Legat, and J.-J. Quisquater, \"A Dynamic Current Mode Logic to Counteract Power Analysis Attacks,\" in Proc. 19th International Conference on Design of Circuits and Integrated Systems (DCIS), 2004, pp. 186-191.","title":"A Dynamic Current Mode Logic to Counteract Power Analysis Attacks","context":[{"sec":"sec1","text":"Several countermeasures against power analyses have been proposed in former works [2] [3] [4] [5] [6] [7].","part":"1"},{"sec":"sec1","text":"Several implantations of robust dual rail cells are available in the literature [5] [6] [7] [10] [11] [12].","part":"1"},{"sec":"sec2","text":"Dual rail logic has been identified as an interesting countermeasure against DPA in several works [5] [6] [7] [10] [11] [12] [14] since its associated dual rail encoding theoretically allows reducing the correlation between the processed data and power consumption.","part":"1"},{"sec":"sec5b","text":" Note, that several secure dual rail logic styles have been introduced in the literature [3] [5] [6] [7] [14] [15].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"Z. C. Yu, S. B. Furber, and L. A. Plana, \"An Investigation into the Security of Self-Timed Circuits,\" in Proc. 9th International Symposium on Asynchronous Circuits and Systems (ASYNC), 2003, pp. 206-215.","title":"An Investigation into the Security of Self-Timed Circuits","context":[{"sec":"sec1","text":"In this context, self-timed circuits seem an interesting alternative, since it is more difficult to correlate the leaking syndromes to the data flowing in a secure design in the absence of a global synchronization signal [4] [8].","part":"1"}],"links":{"documentLink":"/document/1199180","pdfSize":"680KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"G. F. Bouesse, M. Renaudin, S. Dumont, and F. Germain, \"DPA on Quasi Delay Insensitive Asynchronous Circuits: Formalization and Improvement,\" in Proc. Design, Automation and Test in Europe Conference and Exposition (DATE), 2005, pp. 424-429.","title":"DPA on Quasi Delay Insensitive Asynchronous Circuits: Formalization and Improvement","context":[{"sec":"sec1","text":"Among all available asynchronous circuit families, QDI (Quasi-Delay Insensitive) circuits offer another main advantage, namely the return to zero dual rail encoding used to encode logic values [9] [10].","part":"1"}],"links":{"documentLink":"/document/1395597","pdfSize":"501KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"A. Razafindraibe, P. Maurine, M. Robert, F. Bouesse, B. Folco, and M. Renaudin, \"Secured Structures for Secured Asynchronous QDI Circuits,\" in Proc. 19th International Conference on Design of Circuits and Integrated Systems (DCIS), 2004, pp. 20-26.","title":"Secured Structures for Secured Asynchronous QDI Circuits","context":[{"sec":"sec1","text":"Among all available asynchronous circuit families, QDI (Quasi-Delay Insensitive) circuits offer another main advantage, namely the return to zero dual rail encoding used to encode logic values [9] [10].","part":"1"},{"sec":"sec1","text":"Several implantations of robust dual rail cells are available in the literature [5] [6] [7] [10] [11] [12].","part":"1"},{"sec":"sec2","text":"Dual rail logic has been identified as an interesting countermeasure against DPA in several works [5] [6] [7] [10] [11] [12] [14] since its associated dual rail encoding theoretically allows reducing the correlation between the processed data and power consumption.","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"K. Tiri and I. Verbauwhede, \"Securing Encryption Algorithms against DPA at the Logic level: Next Generation Smart Cards Technology,\" in Proc. 5th Workshop on Cryptographic Hardware and Embedded Systems (CHES), 2003, pp. 125-136.","title":"Securing Encryption Algorithms against DPA at the Logic level: Next Generation Smart Cards Technology","context":[{"sec":"sec1","text":"Several implantations of robust dual rail cells are available in the literature [5] [6] [7] [10] [11] [12].","part":"1"},{"sec":"sec2","text":"Dual rail logic has been identified as an interesting countermeasure against DPA in several works [5] [6] [7] [10] [11] [12] [14] since its associated dual rail encoding theoretically allows reducing the correlation between the processed data and power consumption.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-3-540-45238-6_11"},"refType":"biblio","id":"ref11"},{"order":"12","text":"K. J. Kulikowski, M. Su, A. B. Smirnov, A. Taubin, M. G. Karpovsky, and D. MacDonald, \"Delay Insensitive Encoding and Power Analysis: A Balancing Act,\" in Proc. 11th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), 2005, pp. 116-125.","title":"Delay Insensitive Encoding and Power Analysis: A Balancing Act","context":[{"sec":"sec1","text":"Several implantations of robust dual rail cells are available in the literature [5] [6] [7] [10] [11] [12].","part":"1"},{"sec":"sec2","text":"Dual rail logic has been identified as an interesting countermeasure against DPA in several works [5] [6] [7] [10] [11] [12] [14] since its associated dual rail encoding theoretically allows reducing the correlation between the processed data and power consumption.","part":"1"}],"links":{"documentLink":"/document/1402053","pdfSize":"1010KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"F. X. Standaert, S. B. Ors, and B. Preneel, \"Power Analysis of an FPGA Implementation of Rijndael: Is Pipelining a DPA Countermeasure?\" in Proc. 6th Workshop on Cryptographic Hardware and Embedded Systems (CHES), 2004, pp. 30-44.","title":"Power Analysis of an FPGA Implementation of Rijndael: Is Pipelining a DPA Countermeasure?","context":[{"sec":"sec1","text":" Most of these have been proposed to design robust ASIC, and a few works were dedicated to mapping of secure dual rail logic on FPGA [13].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-3-540-28632-5_3"},"refType":"biblio","id":"ref13"},{"order":"14","text":"K. Tiri and I. Verbauwhede, \"A Digital Design Flow for Secure Integrated Circuits,\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 25, no. 7, pp. 1197-1208, 2006.","title":"A Digital Design Flow for Secure Integrated Circuits","context":[{"sec":"sec1","text":"Among all these works, an investigation of the effective robustness against DPA of dual rail logic has been introduced in [5] [14] [15].","part":"1"},{"sec":"sec2","text":"Dual rail logic has been identified as an interesting countermeasure against DPA in several works [5] [6] [7] [10] [11] [12] [14] since its associated dual rail encoding theoretically allows reducing the correlation between the processed data and power consumption.","part":"1"},{"sec":"sec2","text":" Place and route are thus extremely critical steps of the design flow of secure dual rail designs [14] [15].","part":"1"},{"sec":"sec5b","text":" Note, that several secure dual rail logic styles have been introduced in the literature [3] [5] [6] [7] [14] [15].","part":"1"},{"sec":"sec5b","text":" However, this increase in robustness is obtained at the cost of area overhead which can be important if specific routing is applied [14] [17].","part":"1"}],"links":{"documentLink":"/document/1634619","pdfSize":"516KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"K. Kulikowski, V. Venkataraman, Z. Wang, and A. Taubin, \"Power Balanced Gates Insensitive to Routing Capacitance Mismatch,\" in Proc. Design, Automation and Test in Europe Conference and Exposition (DATE), 2008, pp. 1280-1285.","title":"Power Balanced Gates Insensitive to Routing Capacitance Mismatch","context":[{"sec":"sec1","text":"Among all these works, an investigation of the effective robustness against DPA of dual rail logic has been introduced in [5] [14] [15].","part":"1"},{"sec":"sec2","text":" Place and route are thus extremely critical steps of the design flow of secure dual rail designs [14] [15].","part":"1"},{"sec":"sec2","text":" Note that the number of buffers must be defined by designers to guarantee that this timing characteristic is satisfied even in presence of output load mismatches introduced by the place and route step as described in [5] [15].","part":"1"},{"sec":"sec5b","text":" Note, that several secure dual rail logic styles have been introduced in the literature [3] [5] [6] [7] [14] [15].","part":"1"}],"links":{},"refType":"biblio","id":"ref15"},{"order":"16","text":"J. J. H. Pontes, R. Soares, E. Carvalho, F. Moraes, and N. Calazans, \"SCAFFI: An intrachip FPGA asynchronous interface based on hard macros.\" in ICCD, 2007, pp. 541-546.","title":"SCAFFI: An intrachip FPGA asynchronous interface based on hard macros","context":[{"sec":"sec3","text":"This allows implementing asynchronous circuits on FPGA as demonstrated for example by Pontes et al. in [16].","part":"1"}],"links":{"documentLink":"/document/4601950","pdfSize":"838KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"T. Ordas, M. Lisart, E. Sicard, P. Maurine, and L. Torres, \"Near-Field Mapping System to Scan in Time Domain the Magnetic Emissions of Integrated Circuits,\" in Proc. 18th International Workshop on Power and Timing Modeling Optimization and Simulation (PATMOS), 2008.","title":"Near-Field Mapping System to Scan in Time Domain the Magnetic Emissions of Integrated Circuits","context":[{"sec":"sec5b","text":" However, this increase in robustness is obtained at the cost of area overhead which can be important if specific routing is applied [14] [17].","part":"1"},{"sec":"sec5c","text":" Thus, effort must be done to properly place cells (i.e. distribute the activity) and route the supply and ground rails (which are the main source of magnetic emissions [17]) in order to reduce and balance the electromagnetic emissions.","part":"1"}],"refType":"biblio","id":"ref17"}],"articleNumber":"5090744","formulaStrippedArticleTitle":"Evaluation on FPGA of triple rail logic robustness against DPA and DEMA","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"htmlAbstractLink":"/document/5090744/","displayDocTitle":"Evaluation on FPGA of triple rail logic robustness against DPA and DEMA","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090744/","articleId":"5090744","openAccessFlag":"F","title":"Evaluation on FPGA of triple rail logic robustness against DPA and DEMA","contentTypeDisplay":"Conferences","mlTime":"PT0.20869S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090745,"references":[{"order":"1","text":"Agilent Technologies: http://www.agilent.com/.","context":[{"sec":"sec4a","text":"Our power analysis sensor drives a \u201c1169A\u201d differential probe from \u201cAgilent Technologies\u201d [1].","part":"1"},{"sec":"sec4a","text":"The signal outing from the differential probe and the amplifier are digitized by an \u201c54855 Infiniium Agilent\u201d [1] oscilloscope, whose bandwidth is 6 GHz and maximal sample rate is 40 GSa/s.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"\u00c9. Brier, C. Clavier, and F. Olivier. Correlation Power Analysis with a Leakage Model. Proc. of CHES'04, 3156:16-29, August 11-13 2004. ISSN: 0302-9743; ISBN: 3-540-22666-4; DOI: 10.1007/b99451; Cambridge, MA, USA.","title":"Correlation Power Analysis with a Leakage Model","context":[{"sec":"sec1","text":" Our works tackle both the evaluation of countermeasures for cryptographic applications in FPGAs and Correlation and Differential ElectroMagnetic Analysis (C/DEMA), but also State-of- The-Art attacks: Correlation [2] and Differential [10] Power Analysis (C/DPA), Template Attack (TA) [3] and Mutual Information Analysis (MIA) [6].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"S. Chari, J. Rao, and P. Rohatgi. Template Attacks. In CHES, volume 2523 of LNCS, pages 13-28. Springer, August 2002.","title":"Template Attacks","context":[{"sec":"sec1","text":" Our works tackle both the evaluation of countermeasures for cryptographic applications in FPGAs and Correlation and Differential ElectroMagnetic Analysis (C/DEMA), but also State-of- The-Art attacks: Correlation [2] and Differential [10] Power Analysis (C/DPA), Template Attack (TA) [3] and Mutual Information Analysis (MIA) [6].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"S. Drimer. Personal web page at Cambridge University, UK. It is entitled \"FPGA design security bibliography\". Available at: http://www.cl.cam.ac.uk/\u223csd410/fpgasec/.","title":"Personal web page at Cambridge University, UK","context":[{"sec":"sec1","text":" Many publications deal with countermeasure embedded on Application Specific Integrated Circuits (ASICs), such as smart cards or TPMs, but only dozens [4] study their robustness on Field Programmable Gates Arrays (FPGAs).","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"K. Gandolfi, C. Mourtel, and F. Olivier. Electromagnetic Analysis: Concrete Results. In CHES, volume 2162 of LNCS, pages 251-261. Springer, May 2001.","title":"Electromagnetic Analysis: Concrete Results","context":[{"sec":"sec2c","text":"The first EMA was done by Karine Gandolfi et al. in [5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"B. Gierlichs, L. Batina, and P. Tuyls. Mutual Information Analysis - A Universal Differential Side-Channel Attack. Cryptology ePrint Archive, Report 2007/198, 2007.","title":"Mutual Information Analysis - A Universal Differential Side-Channel Attack. Cryptology ePrint Archive","context":[{"sec":"sec1","text":" Our works tackle both the evaluation of countermeasures for cryptographic applications in FPGAs and Correlation and Differential ElectroMagnetic Analysis (C/DEMA), but also State-of- The-Art attacks: Correlation [2] and Differential [10] Power Analysis (C/DPA), Template Attack (TA) [3] and Mutual Information Analysis (MIA) [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"S. Guilley, S. Chaudhuri, L. Sauvage, T. Graba, J.-L. Danger, P. Hoogvorst, V.-N. Vong, and M. Nassar. Place-and-Route Impact on the Security of DPL Designs in FPGAs. In HOST (Hardware Oriented Security and Trust), IEEE, pages 29-35, Anaheim, CA, USA, jun 2008.","title":"Place-and-Route Impact on the Security of DPL Designs in FPGAs","context":[{"sec":"sec2b","text":" The back-end operations are not so easy when targeting FPGA [7], where the interconnect structure is imposed by the vendor.","part":"1"}],"links":{"documentLink":"/document/4559042","pdfSize":"227KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"P. Maistri and R. Leveugle. Double-data-rate computation as a countermeasure against fault analysis. IEEE Trans. Comput., 57(11):1528-1539, 2008.","title":"Double-data-rate computation as a countermeasure against fault analysis","context":[{"sec":"sec5","text":" Finally, we think that our method can be counteracted if the precharge occurs on the falling edge of the clock: we could imagine combining a DDR architecture [8] that protects against faults attacks by the same token.","part":"1"}],"links":{"documentLink":"/document/4604658","pdfSize":"1825KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"E. D. Mulder, P. Buysschaert, S. B. \u00d6rs, P. Delmotte, B. Preneel, G. Vandenbosch, and I. Verbauwhede. Electromagnetic Analysis Attack on an FPGA Implementation of an Elliptic Curve Cryptosystem. In IEEE International Conference on Computer as a tool (EUROCON), pages 1879-1882, November 2005. Belgrade, Serbia & Montenegro.","context":[{"sec":"sec2c","text":" For example, the antenna used in [9] is a large home-made coil, located around the FPGA, which then intercepts numerous sources of EM field: the layers, the wires, the vias of the PCB, the power decoupling capacitors and each logic block of the FPGA.","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"P. Kocher and J. Jaffe and B. Jun. Differential Power Analysis. In Proceedings of CRYPTO'99, volume 1666 of LNCS, pages 388-397. Springer-Verlag, 1999. (PDF).","title":"Differential Power Analysis","context":[{"sec":"sec1","text":"Since the first Side-Channel Attack (SCA) in 1998 [10], considerable research has been devoted to defeating them.","part":"1"},{"sec":"sec1","text":" Our works tackle both the evaluation of countermeasures for cryptographic applications in FPGAs and Correlation and Differential ElectroMagnetic Analysis (C/DEMA), but also State-of- The-Art attacks: Correlation [2] and Differential [10] Power Analysis (C/DPA), Template Attack (TA) [3] and Mutual Information Analysis (MIA) [6].","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"J.-J. Quisquater and D. Samyde. ElectroMagnetic Analysis (EMA): Measures and Counter-Measures for Smard Cards. In I. Attali and T. P. Jensen, editors, Smart Card Programming and Security (E-smart 2001), volume 1240 of LNCS, pages 200-210. Springer-Verlag, 2001. ISSN 0302-9743.","title":"ElectroMagnetic Analysis (EMA): Measures and Counter-Measures for Smard Cards","context":[{"sec":"sec1","text":" Basically devised to further resist C/DPA, WDDL as well as the other DPL countermeasures are supposed to be robust against C/DEMA [11].","part":"1"},{"sec":"sec2c","text":" Background on this problem is little as only two publications to our knowledge deal with it: in [11], J.","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"Rohde and Schwarz: http://www.rohde-schwarz.com/.","title":"Rohde and Schwarz","context":[{"sec":"sec4a","text":" The EM field is collected with an antenna of the \u201cHZ-15 Probe Set\u201d from \u201cRohde and Schwarz\u201d [12], then amplified 60 dB in the frequency range from 100 kHz to 3 GHz.","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"L. Sauvage, S. Guilley, and Y. Mathieu. ElectroMagnetic Radiations of FPGAs: High Spatial Resolution Cartography and Attack of a Cryptographic Module. ACM, 2008. To be published, full text in http://hal. archives-ouvertes.fr/hal-00319164/en/.","context":[{"sec":"sec2c","text":" In [13], two techniques are described, but validated only on unprotected implementations.","part":"1"},{"sec":"sec4b","text":"As written in the previous section 2.3, we use the frequency method described in [13], but we improve it by using no averaging or coherent synchronization signal.","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"S. P. Skorobogatov. Optically Enhanced Position-Locked Power Analysis. In CHES, volume 4249 of LNCS, pages 61-75. Springer, 2006.","title":"Optically Enhanced Position-Locked Power Analysis","context":[{"sec":"sec1","text":" Then, it is possible to perform advanced attacks such as the Optical Beam Induced Current (OBIC) attack [14], which locally increases the power consumption of enlightened transistors, or future attacks exploiting for example the \u201cearly evaluation\u201d bias in the case of WDDL.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/11894063_6"},"refType":"biblio","id":"ref14"},{"order":"15","text":"K. Slattery, J. Neal, and W. Cui. Near-Field Measurements of VLSI Devices. Electromagnetic Compatibility, IEEE Transactions on, 41(4):374-384, Nov 1999.","title":"Near-Field Measurements of VLSI Devices","context":[{"sec":"sec2c","text":" Such a technique has existed or a while, and is commonly used on ASICs by the ElectroMagnetic Compliant (EMC) community [15].","part":"1"}],"links":{"documentLink":"/document/809825","pdfSize":"2680KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"D. Sokolov, J. Murphy, and A. Bystrov. Improving the Security of Dual-Rail Circuits. In CHES, LNCS, pages 282-297. Springer, Aug 2004.","context":[{"sec":"sec5","text":" Alternatively, the precharge can be random, as suggered in [16].","part":"1"}],"refType":"biblio","id":"ref16"},{"order":"17","text":"D. Suzuki and M. Saeki. Security Evaluation of DPA Countermeasures Using Dual-Rail Pre-charge Logic Style. In CHES, volume 4249 of LNCS, pages 255-269. Springer, 2006. http://dx.doi.org/10.1007/11894063-21.","title":"Security Evaluation of DPA Countermeasures Using Dual-Rail Pre-charge Logic Style","context":[{"sec":"sec2b","text":" The first one is the \u201cearly evaluation\u201d bias [17], difficult to mitigate.","part":"1"}],"refType":"biblio","id":"ref17"},{"order":"18","text":"K. Tiri and I. Verbauwhede. A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation. In DATE'04, pages 246-251, February 2004. Paris, France.","title":"A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation","context":[{"sec":"sec2b","text":"The Wave Dynamic Differential Logic (WDDL) coined by Kris Tiri in [18] belongs to the DPL countermeasure family.","part":"1"}],"links":{"documentLink":"/document/1268856","pdfSize":"252KB"},"refType":"biblio","id":"ref18"},{"order":"19","text":"K. Tiri and I. Verbauwhede. Secure Logic Synthesis. In FPL, volume 3203 of LNCS, pages 1052-1056, August 2004.","title":"Secure Logic Synthesis","context":[{"sec":"sec3","text":" The WDDL module, on the right, has been synthesized following the recommendations of Kris Tiri in [19].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-3-540-30117-2_125"},"refType":"biblio","id":"ref19"},{"order":"20","text":"K. Tiri and I. Verbauwhede. A digital design flow for secure integrated circuits. IEEE Trans. on CAD of Integrated Circuits and Systems, 25(7):1197-1208, 2006.","title":"A digital design flow for secure integrated circuits","context":[{"sec":"sec2b","text":" We recall in this section some information about WDDL; for a complete description and experimental results obtained by attacking an WDDL AES ASIC, please refer to [20].","part":"1"}],"links":{"documentLink":"/document/1634619","pdfSize":"516KB"},"refType":"biblio","id":"ref20"},{"order":"21","text":"P. Yu and P. Schaumont. Secure FPGA circuits using controlled placement and routing. In CODES+ISSS'07: Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, pages 45-50, New York, NY, USA, 2007. ACM.","title":"Secure FPGA circuits using controlled placement and routing","context":[{"sec":"sec2b","text":" Patrick Schaumont et al. propose a solution for FPGAs in [21].","part":"1"}],"links":{},"refType":"biblio","id":"ref21"}],"articleNumber":"5090745","formulaStrippedArticleTitle":"Successful attack on an FPGA-based WDDL DES cryptoprocessor without place and route constraints","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5090745/","displayDocTitle":"Successful attack on an FPGA-based WDDL DES cryptoprocessor without place and route constraints","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5090745/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5090745","openAccessFlag":"F","title":"Successful attack on an FPGA-based WDDL DES cryptoprocessor without place and route constraints","contentTypeDisplay":"Conferences","mlTime":"PT0.241558S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090749,"references":[{"order":"1","text":"A. Burg, F. K. Girkaynak, H. Kaeslin, W. Fichtner, \"Variable delay ripple carry adder with carry chain interrupt detection,\" in Proc. of the 2003 Int. Symposium on Circuits and Systems, 2003, vol. 5, no. 25-28, pp. 113-116, 2003.","title":"Variable delay ripple carry adder with carry chain interrupt detection","context":[{"sec":"sec2","text":" Although an exact treatment is not straightforward, all previous works on speculative addition [1], [7], [4], with different arguments, converge on the fact that such longest chain is in the order of \\$\\log n\\$, i.e. much smaller than \\$n\\$, making speculative adders much faster than complete adders.","part":"1"},{"sec":"sec2","text":" A similar construction is presented in [1], where some solutions for early termination detection are described, and a statistical approach for their area-efficient implementation is discussed.","part":"1"}],"links":{"documentLink":"/document/1206202","pdfSize":"318KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Y. Kondo, N. Ikumi, K. Ueno, J. Mori, and M. Hirano, \"An Early-Completion-Detecting ALU for a 1GHz 64b Datapath,\" in Proc. of the IEEE Int. Solid-State Circuits Conference (ISSCC), pp 418-419, 1997.","title":"An Early-Completion-Detecting ALU for a 1GHz 64b Datapath","context":[{"sec":"sec2","text":" A synchronous solution for speculative execution is used in [2].","part":"1"}],"links":{"documentLink":"/document/585466","pdfSize":"1050KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"I. Koren, Computer Arithmetic Algorithms, Prentice-Hall Inc., New Jersey, 1993.","title":"Computer Arithmetic Algorithms","context":[{"sec":"sec1","text":" Most of the current high performance processors employ one of the known parallel adders [3], [5], such as Carry Lookahead, Brent-Kung, Kogge-Stone, and Carry Select adders.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"S.-L. Lu, \"Speeding Up Processing with Approximation Circuits,\" Computer, vol. 37, no. 3, pp. 67-73, 2004.","title":"Speeding Up Processing with Approximation Circuits","context":[{"sec":"sec2","text":" Although an exact treatment is not straightforward, all previous works on speculative addition [1], [7], [4], with different arguments, converge on the fact that such longest chain is in the order of \\$\\log n\\$, i.e. much smaller than \\$n\\$, making speculative adders much faster than complete adders.","part":"1"},{"sec":"sec2","text":" In [4], the concept of \u201capproximate\u201d addition is proposed, although authors do not go into detail of its implementation.","part":"1"}],"links":{"documentLink":"/document/1274006","pdfSize":"324KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"C. Nagendra, M.J. Irwin, and R.M. Owens, \"Area-time-power tradeoffs in parallel adders,\" IEEE Trans. on Circuits and Systems II, vol. 43, no. 10, pp. 689-702, 1996.","title":"Area-time-power tradeoffs in parallel adders","context":[{"sec":"sec1","text":" Most of the current high performance processors employ one of the known parallel adders [3], [5], such as Carry Lookahead, Brent-Kung, Kogge-Stone, and Carry Select adders.","part":"1"},{"sec":"sec2","text":" As a consequence of this dependence, all circuits for \\$n\\$-bit integer addition have a time complexity of at least \\$O(\\log n)\\$ [5].","part":"1"}],"links":{"documentLink":"/document/539001","pdfSize":"1209KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"S. M. Nowick et al., \"Speculative Completion for the Design of High-Performance Asynchronous Dynamic Adders,\" in Proc. 3rd Int. Symp. on Advanced Research in Asynchronous Circuits and Systems (ASYNC '97), pp. 210-223, 1997.","title":"Speculative Completion for the Design of High-Performance Asynchronous Dynamic Adders","context":[{"sec":"sec2","text":" In [6], a fast asynchronous \\$k\\$-bit speculative adder is extended with different abort detection networks, each associated with a different delay condition occurring in the addition circuit.","part":"1"},{"sec":"sec2","text":" Authors in [6] also consider non-random input distributions obtained from actual software programs.","part":"1"},{"sec":"sec2","text":" They can be built with the scheme depicted in Figure 2 (where \\$k=4)\\$ also used in [6].","part":"1"},{"sec":"sec3","text":" Unlike the approach taken, for example, in [6], we did not modify the implementation of a general-purpose processor simulator in order to collect the traces.","part":"1"}],"links":{"documentLink":"/document/587176","pdfSize":"1392KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"A. K. Verma, P. Brisk, and P. Ienne, \"Variable Latency Speculative Addition: A New Paradigm for Arithmetic Circuit Design,\" in Proc. of Design, Automation and Test in Europe (DATE) 2008, pp. 1250-1255, 2008.","title":"Variable Latency Speculative Addition: A New Paradigm for Arithmetic Circuit Design","context":[{"sec":"sec2","text":" Although an exact treatment is not straightforward, all previous works on speculative addition [1], [7], [4], with different arguments, converge on the fact that such longest chain is in the order of \\$\\log n\\$, i.e. much smaller than \\$n\\$, making speculative adders much faster than complete adders.","part":"1"},{"sec":"sec2","text":"A recent contribution has been presented in [7].","part":"1"},{"sec":"sec2","text":" The structure of the speculative adder proposed in [7] is depicted in Figure 3.","part":"1"},{"sec":"sec2","text":"\nSpeculative Adder in [7]\n\n.","part":"1"},{"sec":"sec3","text":" Because of carry chains longer than \\$k\\$, existing speculative adders would incur a significant penalty in the execution time due to misprediction (e.g., two clock cycles for each addition with the adder in [7]), which may make them totally ineffective.","part":"1"},{"sec":"sec4","text":" Nevertheless, as observed in [7], the error detection function has a simpler structure and enables a faster implementation than an complete adder.","part":"1"},{"sec":"sec4","text":"As for similar solutions [7], the speculative adder is completed with some \u201cerror recovery\u201d circuitry, which takes an additional clock cycle to complete the operation upon error.","part":"1"},{"sec":"sec5","text":" The results were compared with a similar scheme recently proposed [7] and with optimized library adders already available to the synthesis tool.","part":"1"},{"sec":"sec5","text":" For uniform comparisons, the three designs were synthesized with the same environment, so our results for clock periods are slightly different than those in [7].","part":"1"},{"sec":"sec5","text":" Concerning area complexity, our speculative adder requires slightly more gates than the previous solution in [7].","part":"1"},{"sec":"sec5","text":" We consider 128, 256, 512, and 1024-bit adders, with \\$k=12,13,14,15\\$, respectively, as done in [7].","part":"1"}],"links":{},"refType":"biblio","id":"ref7"}],"articleNumber":"5090749","formulaStrippedArticleTitle":"A new speculative addition architecture suitable for two's complement operations","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"displayDocTitle":"A new speculative addition architecture suitable for two's complement operations","isConference":true,"htmlLink":"/document/5090749/","isStaticHtml":true,"htmlAbstractLink":"/document/5090749/","articleId":"5090749","openAccessFlag":"F","title":"A new speculative addition architecture suitable for two's complement operations","contentTypeDisplay":"Conferences","mlTime":"PT0.247473S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090754,"references":[{"order":"1","text":"T. A. Alenawy and H. Aydin. Energy-aware task allocation for rate monotonic scheduling. In Proceedings of the 11th IEEE Real-time and Embedded Technology and Applications Symposium (RTAS'05), pages 213-223, 2005.","title":"Energy-aware task allocation for rate monotonic scheduling","context":[{"sec":"sec1","text":"Energy-efficient task scheduling/partition in homogeneous multiprocessor systems has been studied extensively in the literature, e.g., [1], [3]\u2013[5], [7], [15], [16], [18].","part":"1"}],"links":{"documentLink":"/document/1388388","pdfSize":"229KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"H. Aydin, R. Melhem, D. Moss\u00e9, and P. Mej\u00eda-Alvarez. Dynamic and aggressive scheduling techniques for power-aware real-time systems. In Proceedings of the 22nd IEEE Real-Time Systems Symposium, pages 95-105, 2001.","title":"Dynamic and aggressive scheduling techniques for power-aware real-time systems","context":[{"sec":"sec2b","text":" Moreover, since energy-efficient scheduling for periodic real-time tasks on a processor is optimal by applying the earliest-deadline-first (EDF) strategy [2], for the rest of this paper, we simply use EDF for task scheduling after partitioning tasks in \\${\\bf T}\\$.","part":"1"},{"sec":"sec2c1","text":" [2], an optimal solution is to execute at a constant speed such that the utilization is either 100% or at the minimum speed with utilization less than 100%.","part":"1"}],"links":{"documentLink":"/document/990600","pdfSize":"1106KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"H. Aydin and Q. Yang. Energy-aware partitioning for multiprocessor real-time systems. In Proceedings of 17th International Parallel and Distributed Processing Symposium (IPDPS), pages 113 - 121, 2003.","title":"Energy-aware partitioning for multiprocessor real-time systems","context":[{"sec":"sec1","text":"Energy-efficient task scheduling/partition in homogeneous multiprocessor systems has been studied extensively in the literature, e.g., [1], [3]\u2013[5], [7], [15], [16], [18].","part":"1"}],"links":{"documentLink":"/document/1213225","pdfSize":"354KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"J.-J. Chen, H.-R. Hsu, and T.-W. Kuo. Leakage-aware energy-efficient scheduling of real-time tasks in multiprocessor systems. In IEEE Realtime and Embedded Technology and Applications Symposium, pages 408-417, 2006.","title":"Leakage-aware energy-efficient scheduling of real-time tasks in multiprocessor systems","context":[{"sec":"sec1","text":"Energy-efficient task scheduling/partition in homogeneous multiprocessor systems has been studied extensively in the literature, e.g., [1], [3]\u2013[4][5], [7], [15], [16], [18].","part":"1"},{"sec":"sec2c1","text":"If we can apply DPM without any energy/timing overhead to turn on/off the PE, we might have to execute at the critical speed to reduce the energy consumption [4], [12].","part":"1"},{"sec":"sec2c1","text":" The critical speed \\$s_{j}^{crit}\\$ on PE \\$m_{j}\\$ is defined as the available speed with the minimum energy consumption for execution on \\$m_{j}\\$ That is, \\$P_{j}(s_{j}^{crit})/s_{j}^{crit}\\leq P_{j}(s)/s\\$ for any \\$s_{j}^{min}\\leq s\\leq s_{j}^{max}\\$ For such systems, as shown in [4],\n.","part":"1"}],"links":{"documentLink":"/document/1613354","pdfSize":"405KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"J.-J. Chen, T.-W. Kuo, C.-L. Yang, and K.-J. King. Energy-efficient realtime task scheduling with task rejection. In DATE, pages 1629-1634, 2007.","title":"Energy-efficient realtime task scheduling with task rejection","context":[{"sec":"sec1","text":"Energy-efficient task scheduling/partition in homogeneous multiprocessor systems has been studied extensively in the literature, e.g., [1], [3]\u2013[5], [7], [15], [16], [18].","part":"1"}],"links":{"documentLink":"/document/4212045","pdfSize":"207KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"J.-J. Chen and L. Thiele. Energy-efficient task partition for periodic realtime tasks on platforms with dual processing elements. In International Conference on Parallel and Distributed Systems (ICPADS), page 161.","title":"Energy-efficient task partition for periodic realtime tasks on platforms with dual processing elements","context":[{"sec":"sec1","text":" We consider both dynamic power consumption and static power consumption of the processors, while most existing researches for heterogeneous multiprocessor systems, such as [6], [8]\u2013[10], [17], only consider dynamic power consumption.","part":"1"},{"sec":"sec1","text":" This general energy consumption model covers the models used in [6], [8]\u2013[10], [17].","part":"1"}],"links":{"documentLink":"/document/4724316","pdfSize":"272KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"F. Gruian and K. Kuchcinski. Lenes: Task scheduling for low energy systems using variable supply voltage processors. In Proceedings of Asia South Pacific Design Automation Conference, pages 449-455, 2001.","title":"Lenes: Task scheduling for low energy systems using variable supply voltage processors","context":[{"sec":"sec1","text":"Energy-efficient task scheduling/partition in homogeneous multiprocessor systems has been studied extensively in the literature, e.g., [1], [3]\u2013[5], [7], [15], [16], [18].","part":"1"}],"links":{"documentLink":"/document/913349","pdfSize":"772KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"H.-R. Hsu, J.-J. Chen, and T.-W. Kuo. Multiprocessor synthesis for periodic hard real-time tasks under a given energy constraint. In ACM/IEEE Conference of Design, Automation, and Test in Europe (DATE), pages 1061-1066, 2006.","title":"Multiprocessor synthesis for periodic hard real-time tasks under a given energy constraint","context":[{"sec":"sec1","text":" We consider both dynamic power consumption and static power consumption of the processors, while most existing researches for heterogeneous multiprocessor systems, such as [6], [8]\u2013[10], [17], only consider dynamic power consumption.","part":"1"},{"sec":"sec1","text":" This general energy consumption model covers the models used in [6], [8]\u2013[10], [17].","part":"1"}],"links":{"documentLink":"/document/1657049","pdfSize":"185KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"T.-Y. Huang, Y.-C. Tsai, and E. T.-H. Chu. A near-optimal solution for the heterogeneous multi-processor single-level voltage setup problem. In 21th International Parallel and Distributed Processing Symposium (IPDPS), pages 1-10, 2007.","title":"A near-optimal solution for the heterogeneous multi-processor single-level voltage setup problem","context":[{"sec":"sec1","text":" Huang, Tsai, and Chu [9] developed a greedy algorithm based on affinity to assign frame-based real-time tasks with re-assignment in pseudo polynomial-time to minimize the energy consumption when any processing speed can be assigned for a processor.","part":"1"},{"sec":"sec1","text":" We consider both dynamic power consumption and static power consumption of the processors, while most existing researches for heterogeneous multiprocessor systems, such as [6], [8]\u2013[9][10], [17], only consider dynamic power consumption.","part":"1"},{"sec":"sec1","text":" This general energy consumption model covers the models used in [6], [8]\u2013[9][10], [17].","part":"1"},{"sec":"sec1","text":" Performance evaluations for heterogeneous DVS multiprocessor systems with comparison to the state-of-the-art approach [9] show that our derived solutions could improve 10% ~ 15% when static/leakage power consumption is negligible and improve 30% ~ 60% when static power consumption is non-negligible.","part":"1"},{"sec":"sec4a","text":" The simulation setup was similar to that in [9].","part":"1"},{"sec":"sec4a","text":"In addition to the models in [9], we also simulated energy consumption models with non-negligible speed-independent power consumption \\$P_{j}^{ind}\\$ and energy overhead of turning on/off PE \\$m_{j}\\$ i.e., \\$E_{j}^{on}\\$.","part":"1"},{"sec":"sec4a","text":"Our proposed approximation scheme was evaluated by setting \\$\\epsilon\\$ as different values, compared with the greedy-based algorithm in [9].","part":"1"},{"sec":"sec4a","text":" The energy consumption of the task partition derived from Algorithm MTRIM divided by that of the task partition derived from the greedy-based algorithm in [9] was defined as the Normalized Energy Consumption, which is adopted as the performance metrics of our simulations.","part":"1"},{"sec":"sec4b","text":"Figure 2 shows the average normalized energy consumption of Algorithm MTRIM in our simulations, where \\$P_{j}^{ind}=0\\$ stands for the results of energy consumption models of \\$E_{j}(U_{j})=\\kappa_{j}(U_{j}s_{j}^{max})^{3}\\$ the same as the model in [9], \\$P_{j}^{ind} > 0\\$ stands for the results of energy consumption models with nonnegligible speed-independent power, and \\$\\beta=0.10, \\beta=0.15\\$, and \\$\\beta=0.20\\$ stand for the results of energy consumption models with different ranges of energy overheads \\$E_{j}^{on}\\$ to turning on/off PE \\$m_{j}\\$.","part":"1"},{"sec":"sec4b","text":" Moreover, for the energy consumption model with negligible speed-independent power and energy overhead of turning on/off PEs, the results of Algorithm MTRIM are almost the same as that of the greedy-based algorithm proposed in [9].","part":"1"},{"sec":"sec4b","text":" This is because the derived solutions were very close to optimal values when \\$M=2\\$ As a result, the greedy-based algorithm proposed in [9] is sufficient for this model when \\$M=2\\$ But for the other energy consumption models, Algorithm MTRIM could improve the greedy-based algorithm proposed in [9] by at least 30%.","part":"1"},{"sec":"sec4b","text":" Note that, even for models with negligible speed-independent power and energy overhead of turning on/off PEs, Algorithm MTRIM still could improve the greedy-based algorithm proposed in [9] by 10% ~ 15% when \\$M\\geq 4\\$ While the improvement for the other models is similar to that when \\$M=2\\$.","part":"1"},{"sec":"sec5","text":" The simulation results show that our approximation scheme could improve the state-of-the-art approach [9] by 10% ~ 15% when speed-independent power consumption is negligible and improve by 30% ~ 60% when speed-independent power consumption is nonnegligible for ideal DVS PEs.","part":"1"}],"links":{"documentLink":"/document/4227975","pdfSize":"10285KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"C.-M. Hung, J.-J. Chen, and T.-W. Kuo. Energy-efficient real-time task scheduling for a DVS system with a non-DVS processing element. In the 27th IEEE Real-Time Systems Symposium (RTSS), pages 303-312, 2006.","title":"Energy-efficient real-time task scheduling for a DVS system with a non-DVS processing element","context":[{"sec":"sec1","text":" To our best knowledge, the approaches by Hung, Chen, and Kuo [10] for platforms with one DVS processor and one non-DVS processor are the only existing algorithms with worst-case guarantees in energy consumption minimization or energy saving maximization.","part":"1"},{"sec":"sec1","text":" We consider both dynamic power consumption and static power consumption of the processors, while most existing researches for heterogeneous multiprocessor systems, such as [6], [8]\u2013[10], [17], only consider dynamic power consumption.","part":"1"},{"sec":"sec1","text":" This general energy consumption model covers the models used in [6], [8]\u2013[10], [17].","part":"1"},{"sec":"sec5","text":" The proposed algorithm also answers the open problem address in [10] for the existence of fully polynomial-time approximation schemes to minimize the energy consumption of two heterogeneous PEs, in which one is with DVS and the other is without DVS.","part":"1"}],"links":{"documentLink":"/document/4032358","pdfSize":"287KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"T. Ishihara and H. Yasuura. Voltage scheduling problems for dynamically variable voltage processors. In Proceedings of the International Symposium on Low Power Electronics and Design, pages 197-202, 1998.","title":"Voltage scheduling problems for dynamically variable voltage processors","context":[{"sec":"sec2c2","text":"For a non-ideal DVS PE \\$m_{j}\\$ if \\$U_{j}s_{j}^{max}\\$ is not an available speed on \\$m_{j}\\$ we can simply use two nearest adjacent available discrete speeds to satisfy the timing constraints [11].","part":"1"}],"links":{"documentLink":"/document/708188","pdfSize":"590KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"R. Jejurikar, C. Pereira, and R. Gupta. Leakage aware dynamic voltage scaling for real-time embedded systems. In Proceedings of the Design Automation Conference, pages 275-280, 2004.","title":"Leakage aware dynamic voltage scaling for real-time embedded systems","context":[{"sec":"sec2c1","text":"If we can apply DPM without any energy/timing overhead to turn on/off the PE, we might have to execute at the critical speed to reduce the energy consumption [4], [12].","part":"1"}],"links":{"documentLink":"/document/1322489","pdfSize":"495KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"H. Liu, Z. Shao, M. Wang, and P. Chen. Overhead-aware system-level joint energy and performance optimization for streaming applications on multiprocessor systems-on-chip. In EuroMicro Conference on Real-Time Systems (ECRTS), pages 92-101, 2008.","title":"Overhead-aware system-level joint energy and performance optimization for streaming applications on multiprocessor systems-on-chip","context":[{"sec":"sec2b","text":" Moreover, as shown in [13], for frame-based real-time tasks with precedence constraints, one could apply pipeline scheduling to transform the problem as tasks without precedence constraints.","part":"1"}],"links":{"documentLink":"/document/4573106","pdfSize":"265KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"J. Luo and N. Jha. Static and dynamic variable voltage scheduling algorithms for realtime heterogeneous distributed embedded systems. In the 15th International Conference on VLSI Design (VLSID'02), pages 719-726, 2002.","title":"Static and dynamic variable voltage scheduling algorithms for realtime heterogeneous distributed embedded systems","context":[{"sec":"sec1","text":" Luo and Jha [14] developed heuristics based on the list-scheduling strategy for tasks with precedence constraints in heterogeneous distributed systems.","part":"1"}],"links":{"documentLink":"/document/995019","pdfSize":"317KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"R. Mishra, N. Rastogi, D. Zhu, D. Moss\u00e9, and R. Melhem. Energy aware scheduling for distributed real-time systems. In International Parallel and Distributed Processing Symposium, page 21, 2003.","title":"Energy aware scheduling for distributed real-time systems","context":[{"sec":"sec1","text":"Energy-efficient task scheduling/partition in homogeneous multiprocessor systems has been studied extensively in the literature, e.g., [1], [3]\u2013[5], [7], [15], [16], [18].","part":"1"}],"links":{"documentLink":"/document/1213099","pdfSize":"331KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"C.-Y. Yang, J.-J. Chen, and T.-W. Kuo. An approximation algorithm for energy-efficient scheduling on a chip multiprocessor. In Proceedings of the 8th Conference of Design, Automation, and Test in Europe (DATE), pages 468-473, 2005.","title":"An approximation algorithm for energy-efficient scheduling on a chip multiprocessor","context":[{"sec":"sec1","text":"Energy-efficient task scheduling/partition in homogeneous multiprocessor systems has been studied extensively in the literature, e.g., [1], [3]\u2013[5], [7], [15], [16], [18].","part":"1"}],"links":{"documentLink":"/document/1395607","pdfSize":"218KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"Y. Yu and V. K. Prasanna. Power-aware resource allocation for independent tasks in heterogeneous real-time systems. In Proceedings of the Ninth International Conference on Parallel and Distributed Systems(ICPADS'02). IEEE, 2002.","title":"Power-aware resource allocation for independent tasks in heterogeneous real-time systems","context":[{"sec":"sec1","text":" Specifically, Yu and Prasanna [17] proposed a heuristic algorithm based on Integer Linear Programming (ILP) for processors with discrete speeds.","part":"1"},{"sec":"sec1","text":" We consider both dynamic power consumption and static power consumption of the processors, while most existing researches for heterogeneous multiprocessor systems, such as [6], [8]\u2013[10], [17], only consider dynamic power consumption.","part":"1"},{"sec":"sec1","text":" This general energy consumption model covers the models used in [6], [8]\u2013[10], [17].","part":"1"}],"links":{"documentLink":"/document/1183422","pdfSize":"624KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"Y. Zhang, X. Hu, and D. Z. Chen. Task scheduling and voltage selection for energy minimization. In Annual ACM IEEE Design Automation Conference, pages 183-188, 2002.","title":"Task scheduling and voltage selection for energy minimization","context":[{"sec":"sec1","text":"Energy-efficient task scheduling/partition in homogeneous multiprocessor systems has been studied extensively in the literature, e.g., [1], [3]\u2013[5], [7], [15], [16], [18].","part":"1"}],"links":{"documentLink":"/document/1012617","pdfSize":"708KB"},"refType":"biblio","id":"ref18"},{"order":"19","text":"D. Zhu. Reliability-aware dynamic energy management in dependable embedded real-time systems. In IEEE Real-time and Embedded Technology and Applications Symposium, pages 397-407, 2006.","title":"Reliability-aware dynamic energy management in dependable embedded real-time systems","context":[{"sec":"sec2a","text":" These \\$M\\$ given PEs are named as \\$m_{1}, m_{2}, \\ldots, m_{M}\\$ The power consumption function \\$P_{j}(s)\\$ of PE \\$m_{j}\\$ at the adopted processing speed \\$s\\$ can be divided into two parts \\$P_{j}^{dep}(s)\\$ and \\$P_{j}^{ind}\\$ where \\$P_{j}^{dep}(s)\\$ and \\$P_{j}^{ind}\\$ are dependent and independent on the adopted processing speed, respectively [19].","part":"1"}],"links":{"documentLink":"/document/1613353","pdfSize":"399KB"},"refType":"biblio","id":"ref19"}],"articleNumber":"5090754","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"An approximation scheme for energy-efficient scheduling of real-time tasks in heterogeneous multiprocessor systems","publisher":"IEEE","htmlAbstractLink":"/document/5090754/","displayDocTitle":"An approximation scheme for energy-efficient scheduling of real-time tasks in heterogeneous multiprocessor systems","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090754/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090754","openAccessFlag":"F","title":"An approximation scheme for energy-efficient scheduling of real-time tasks in heterogeneous multiprocessor systems","contentTypeDisplay":"Conferences","mlTime":"PT0.296961S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090757,"references":[{"order":"1","text":"B.De Smedt and G.Gielen, \"Watson: design space boundary exploration and model generation for analogue and rfic design,\" Computer-Aided Design of Integrated Circuits and Systems, IEEE Transaction on, vol.22, no.2, pp. 213-224, Feb. 2003.","title":"Watson: Design space boundary exploration and model generation for analogue and rfic design","context":[{"sec":"sec1","text":" The increasing complexity and accuracy of device models has led to wide acceptance of simulation and optimisation based design techniques for the design of analogue blocks rather than hand calculations [1]\u2013[3].","part":"1"}],"links":{"documentLink":"/document/1174096","pdfSize":"814KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Stehr G., Graeb H., and Antreich K., \"Performance trade-off analysis of analog circuits by normal-boundary intersection.,\" in Proc. Of Design Automation Conferenc 2003, pp. 958-963.","title":"Performance trade-off analysis of analog circuits by normal-boundary intersection","context":[{"sec":"sec1","text":" The increasing complexity and accuracy of device models has led to wide acceptance of simulation and optimisation based design techniques for the design of analogue blocks rather than hand calculations [1]\u2013[2][3].","part":"1"}],"links":{"documentLink":"/document/1219159","pdfSize":"632KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"M. Krasnicki, R.Phelps, J.R.Hellums, M. McClung, R.A Rutenbar and L. Richard Carley, \"ASF: a practical simulation-based methodology for the synthesis of custom analogue circuits,\" in Proc. ICCAD 2001, pp 350-357.","title":"ASF: A practical simulation-based methodology for the synthesis of custom analogue circuits","context":[{"sec":"sec1","text":" The increasing complexity and accuracy of device models has led to wide acceptance of simulation and optimisation based design techniques for the design of analogue blocks rather than hand calculations [1]\u2013[3].","part":"1"}],"links":{"documentLink":"/document/968646","pdfSize":"1034KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"B. D. Smedt, G. Gielen, \"HOLMES: Capturing the yieldoptimized design space boundaries of analogue and RF Integrated Circuits.\" In Proc. Of the Design,Automation and Test in Europe Conference and Exhibition, 2003.","title":"HOLMES: Capturing the yieldoptimized design space boundaries of analogue and RF Integrated Circuits","context":[{"sec":"sec1","text":" This issue has led to the consideration of yield in the design process, known as design for yield (DFY) [4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"Tiwary S.K., R.R.M.T., \"Pareto Optimal Modeling for Efficient PLL Optimization,\" in Technical Proceeding, 2004 NSTI Nanotechnology conference and Trade Show, 2004.","context":[{"sec":"sec1","text":" Hierarchical based optimisation is one method used to reduce simulation time and involves the use of behavioural models prior to transistor level simulation [5]\u2013[7].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"J. Zou, D. Mueller, H. Graeb, U. Schlichtmann, \"A cppll hierarchical optimization methodology considering jitter, power and locking time,\" in Proc. 43 ACM/IEEE Design Automation Conference, 24-28 July 2006, pp. 19-24.","title":"A cppll hierarchical optimization methodology considering jitter, power and locking time","context":[{"sec":"sec1","text":" Hierarchical based optimisation is one method used to reduce simulation time and involves the use of behavioural models prior to transistor level simulation [5]\u2013[6][7].","part":"1"}],"links":{"documentLink":"/document/1688753","pdfSize":"4851KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"J. Zou, D. Mueller, H. Graeb, U. Schlichtmann, E. Hennig and R. Sommer, \"Pareto-front computation and automatic sizing of cpplls,\" in Proc. 8 International Symposium on Quality Electronic Design ISQED '07, 26-28 March 2007, pp. 481-486.","title":"Pareto-front computation and automatic sizing of cpplls","context":[{"sec":"sec1","text":" Hierarchical based optimisation is one method used to reduce simulation time and involves the use of behavioural models prior to transistor level simulation [5]\u2013[7].","part":"1"}],"links":{"documentLink":"/document/4149081","pdfSize":"443KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"H. Liu, A. Singhee, R. Rutenbar and L. Carley, \"Remembrance of circuits past: macromodeling by data mining in large analog design spaces,\" in Design Automation Conference, 2002. Proceedings. 39, 10-14 June 2002, pp. 437-442.","title":"Remembrance of circuits past: Macromodeling by data mining in large analog design spaces","context":[{"sec":"sec1","text":" Although the initial time investment is high, subsequent design flows are significantly faster [8].","part":"1"}],"links":{},"refType":"biblio","id":"ref8"},{"order":"9","text":"Shao, J. and Harjani, R. \"Macromodeling of analog circuits for hierarchical circuit design,\" In Proc. Of 1994 IEEE/ACM International Conference on Computer Aided Design, pp. 656-663.","context":[{"sec":"sec1","text":" Recently, macromodelling has been used to predict the parametric yield and performance of a design [9].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"S.Ali, R. Wilcock, and P. Wilson, \"Behavioural performance and variation modelling for hierarchical-based analog integrated design,\" in in Proc. IEEE International Behavioural Modeling and Simulation Workshop BMAS 2008 (In Press).","context":[{"sec":"sec1","text":" This approach is an improvement over the work presented in [10] in the way the variation model being used at the system level optimisation.","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"T.Eeckelaert, T. McConaghy and G. Gielen, \"Efficient multiobjective synthesis of analog circuits using hierarchical pareto-optimal performance hypersurfaces,\" in Proc. Design, Automation and Test in Europe, 2005, pp. 1070-1075.","title":"Efficient multiobjective synthesis of analog circuits using hierarchical pareto-optimal performance hypersurfaces, in Proc","context":[{"sec":"sec2","text":" However, these approaches are processor intensive which limits their use to smaller building blocks [11].","part":"1"},{"sec":"sec2","text":" To overcome this problem, hierarchical based design has been proposed to divide the large system into sub blocks that can be optimised separately [11].","part":"1"}],"links":{"documentLink":"/document/1395734","pdfSize":"156KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"K. Deb, Multi-Objective Optimization Using Evolutionary Algorithms, John Wiley & Sons Ltd, 2001.","title":"Multi-Objective Optimization Using Evolutionary Algorithms","context":[{"sec":"sec2a","text":"Where \\$fm(x)\\$ is the set of \\$M\\$ performance functions and \\$gj(x)\\$ is the set of \\$J\\$ constraints and the outcome is a set of optimal solutions [12].","part":"1"},{"sec":"sec3b","text":" The optimisation implementation is based on an evolutionary algorithm known as Non-dominated Sorting Genetic Algorithm-II (NSGA-II) [12].","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"K. Kundert, \"Predicting the phase noise and jitter of PLL based frequency synthesizers,\" http://www.designerguide. com","title":"Predicting the phase noise and jitter of PLL based frequency synthesizers","context":[{"sec":"sec4d","text":" All the individual blocks in a PLL system including the PFD, CP and VCO were behaviourally modelled based on [13].","part":"1"}],"refType":"biblio","id":"ref13"}],"articleNumber":"5090757","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Improved performance and variation modelling for hierarchical-based optimisation of analogue integrated circuits","publisher":"IEEE","htmlAbstractLink":"/document/5090757/","displayDocTitle":"Improved performance and variation modelling for hierarchical-based optimisation of analogue integrated circuits","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090757/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090757","openAccessFlag":"F","title":"Improved performance and variation modelling for hierarchical-based optimisation of analogue integrated circuits","contentTypeDisplay":"Conferences","mlTime":"PT0.18386S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090761,"references":[{"order":"1","text":"T. Bedeschi, et al, \"A bipolar-selected phase change memory featuring multi-level cell storage,\" IEEE J. of Solid-State, vol. 44, no. 1, pp. 217-227, Feb. 2008.","title":"A bipolar-selected phase change memory featuring multi-level cell storage","context":[{"sec":"sec1","text":" Some promising candidates of universal memory are phase change memory [1], magnetic memory (including both toggle-mode magnetic memory [2] and spin-transfer torque memory [3]), and resistive memory.","part":"1"}],"links":{"documentLink":"/document/4735567","pdfSize":"3325KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"S. Tehrani, et al, \"Magnetoresistive Random Access Memory Using Magnetic Tunnel Junctions,\" Proc. IEEE, pp. 703-714, May 2003.","title":"Magnetoresistive Random Access Memory Using Magnetic Tunnel Junctions","context":[{"sec":"sec1","text":" Some promising candidates of universal memory are phase change memory [1], magnetic memory (including both toggle-mode magnetic memory [2] and spin-transfer torque memory [3]), and resistive memory.","part":"1"},{"sec":"sec1","text":" MRAM features non-volatility, fast writing/reading speed (<10ns), almost unlimited programming endurance \\$(> 10^{15}\\$ cycles) and zero standby power [2].","part":"1"}],"links":{"documentLink":"/document/1200123","pdfSize":"776KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"M. Hosomi, et al, \"A Novel Nonvolatile Memory with Spin Torque Transfer Magnetization Switching: Spin-RAM,\" in IEEE Int'l Electron Device Meeting, Dec. 2005, pp. 459-462.","title":"A Novel Nonvolatile Memory with Spin Torque Transfer Magnetization Switching: Spin-RAM","context":[{"sec":"sec1","text":" Some promising candidates of universal memory are phase change memory [1], magnetic memory (including both toggle-mode magnetic memory [2] and spin-transfer torque memory [3]), and resistive memory.","part":"1"},{"sec":"sec1","text":" Various designs of STT-RAM were proposed by both industry and academia in the past several years [3].","part":"1"},{"sec":"sec2a","text":" In STT-RAM, the magnetization direction of one ferromagnetic layer (called \u201creference layer\u201d) is fixed by coupling to a pinned magnetization layer; the magnetization direction of the other ferromagnetic layer (called \u201cfree layer\u201d) is changed by passing a driving current polarized by reference layer [3]: When applying a positive voltage on point B in Fig. 1, the magnetization direction of free layer rotates to the opposite direction of reference layer.","part":"1"},{"sec":"sec2a","text":"Because of its simplicity, one-transistor-one-MTJ (or 1 T1J) structure [3], where one MTJ is connected to one NMOS transistor in series, becomes the most popular design of STT-RAM.","part":"1"},{"sec":"sec3a","text":"In normal operation region (write pulse width> 10ns), the required magnitude of switching current of MTJ can be calculated as [3]:\n where \\$\\tau\\$ is write pulse width; \\$I_{{\\rm C}}\\$ is the critical switching current, which is the minimal required current magnitude to switch the MTJ resistance by \\$\\tau;I_{{\\rm C}0}\\$ is the critical switching current at OK; \\$E\\$ is the magnetization stability energy barrier; \\$\\tau_{0}\\$ is the inverse of the attempt frequency, or the write pulse width at OK; \\$k\\$ is Boltzmann constant; \\$T\\$ is operation temperature.","part":"1"}],"links":{"documentLink":"/document/1609379","pdfSize":"1158KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"I. H. Inoue, S. Yasuda, H. Akinaga, and H. Takagi, \"Nonpolar Resistance Switching of Metal/Binary-transition-metal Oxides/Metal Sandwiches: Homogeneous/Inhomogeneous Transition of Current Distribution,\" Physical Review B, vol. 77, issue 3, id. 035105.","title":"Nonpolar Resistance Switching of Metal/Binary-transition-metal Oxides/Metal Sandwiches: Homogeneous/Inhomogeneous Transition of Current Distribution","context":[{"sec":"sec2b","text":"One typical unipolar switching example appears in filament-based R-RAM device [4].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1103/PhysRevB.77.035105"},"refType":"biblio","id":"ref4"},{"order":"5","text":"M.N.Kozicki,M. Balakrishnan,C. Gopalan,C. Ratnakumar,and M. Mitkova, \"Programmable metallization cell memory based on Ag-Ge-S and Cu-Ge-S solid electrolytes\", Non-Volatile Memory Technology Symp. 2005, Nov. 2005, pp. 83 - 89.","title":"Programmable metallization cell memory based on Ag-Ge-S and Cu-Ge-S solid electrolytes","context":[{"sec":"sec2b","text":" The nanowire is broken and the resistance increases again [5].","part":"1"}],"links":{"documentLink":"/document/1541405","pdfSize":"273KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"W. Zhao, E. Belhaire, Q. Mistral, C. Chappert, V. Javerliac, B. Dieny, and E. Nicolle, \"Macro-model of Spin-Transfer Torque Based Magnetic Tunnel Junction Device for Hybrid Magnetic-CMOS Design,\" in IEEE Int'l Behavior Modeling and Simulation Workshop, Sep. 2006, pp. 40-43.","title":"Macro-model of Spin-Transfer Torque Based Magnetic Tunnel Junction Device for Hybrid Magnetic-CMOS Design","context":[{"sec":"sec3a","text":"In the conventional static STT-RAM cell model, the dynamics of MTJ is decoupled with the transience of NMOS transistor [6]: After applying write current with a pre-characterized write pulse width, the resistance of MTJ switches from \\$R_{{\\rm L}}\\$ (or \\$R_{{\\rm H}})\\$ to \\$R_{{\\rm H}}\\$ (or \\$R_{{\\rm L}})\\$ abruptly.","part":"1"}],"links":{"documentLink":"/document/4062049","pdfSize":"3196KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"X. Wang, Y. Zheng, H. Xi, and D. Dimitrov, \"Thermal Fluctuation Effects on Spin Torque Induced Switching: Mean and Variations,\" J. Appl. Phys., 103, 034507, 2008.","title":"Thermal Fluctuation Effects on Spin Torque Induced Switching: Mean and Variations","context":[{"sec":"sec3a","text":" However, in the write operation of STT-RAM, the resistance of MTJ continuously changes with some fluctuations that are generated by magnetic damping [7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1063/1.2837800"},"refType":"biblio","id":"ref7"},{"order":"8","text":"J. C. Slonczeski, \"Current driven excitation of magnetic multilayers\", J. Magnetism and Magnetic Materials., vol. 159, pp. L1-L7, Jun. 1996.","title":"Current driven excitation of magnetic multilayers","context":[{"sec":"sec3b","text":"The traditional spin-transfer torque model of MTJ in [8] [9] can be easily extended to consume the timing varying electrical inputs like driving current.","part":"1"},{"sec":"sec3b","text":" For example, the dynamics of MTJ free layer magnetization can be calculated by Landau-Lifshiltz-Gilbert (LLG) equation with spin polarized torque term:\n where \\$\\vec{m}\\$ is the normalized magnetization; \\$\\vec{h}_{{\\rm eff}}=\\vec{H}_{{\\rm eff}}/M_{{\\rm s}}\\$ is the normalized magnetic field (by shape and anisotropy etc.); \\${\\alpha}\\$ is the damping parameter; \\$\\beta=(\\eta,M_{s},d,S,I)\\$ is the normalized spin torque polarization magnitude, which is a function of spin polarization efficiency \\$\\beta\\$, magnetic film saturation \\$M_{s}\\$, thickness \\$d\\$, surface \\$S\\$ and the current through MTJ I [8] [9]; \\$\\vec{p}\\$ is an unit vector pointing to spin polarization direction.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/0304-8853(96)00062-5"},"refType":"biblio","id":"ref8"},{"order":"9","text":"L. Berger, \"Emission of spin waves by magnetic multilayer traversed by a current,\" Phys. Rev. B., vol. 54-13, pp. 9353-9358, 1996.","title":"Emission of spin waves by magnetic multilayer traversed by a current","context":[{"sec":"sec3b","text":"The traditional spin-transfer torque model of MTJ in [8] [9] can be easily extended to consume the timing varying electrical inputs like driving current.","part":"1"},{"sec":"sec3b","text":" For example, the dynamics of MTJ free layer magnetization can be calculated by Landau-Lifshiltz-Gilbert (LLG) equation with spin polarized torque term:\n where \\$\\vec{m}\\$ is the normalized magnetization; \\$\\vec{h}_{{\\rm eff}}=\\vec{H}_{{\\rm eff}}/M_{{\\rm s}}\\$ is the normalized magnetic field (by shape and anisotropy etc.); \\${\\alpha}\\$ is the damping parameter; \\$\\beta=(\\eta,M_{s},d,S,I)\\$ is the normalized spin torque polarization magnitude, which is a function of spin polarization efficiency \\$\\beta\\$, magnetic film saturation \\$M_{s}\\$, thickness \\$d\\$, surface \\$S\\$ and the current through MTJ I [8] [9]; \\$\\vec{p}\\$ is an unit vector pointing to spin polarization direction.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1103/PhysRevB.54.9353"},"refType":"biblio","id":"ref9"},{"order":"10","text":"Behzad Razavi, Design of Analog CMOS Integrated Circuits, TATA McGraw-Hill, 2001.","title":"Design of Analog CMOS Integrated Circuits","context":[{"sec":"sec3b","text":" Usually \\$C_{{\\rm GB}}\\$ can be ignored [10].","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"X, Wang, W. Zhu, M. Siegert, D. Dimitar, \"Spin Torque Induced Magnetization Switching Variations\", in IEEE Int'l Magnetics Conf., May 2008, AB-07.","context":[{"sec":"sec4a","text":" We use row \u201c90\u201d in Table I as our STT-RAM cell scaling baseline, which has been calibrated with the experimental measurement [11] under TSMC 90nm technology.","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"W. Zhao, Y. Cao, \"New generation of Predictive Technology Model for sub-45nm early design exploration,\" IEEE Trans. Electron Devices, vol. 53, no. 11, pp. 2816-2823, Nov. 2006.","title":"New generation of Predictive Technology Model for sub-45nm early design exploration","context":[{"sec":"sec4a","text":" PTM model is used in the simulation of 45nm and 22nm results [12].","part":"1"}],"links":{"documentLink":"/document/1715627","pdfSize":"555KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"J. Z. Sun, R. Allensopach, S. Parkin, J. C. Slonczewski, and B. D. Terris, \"Spin-current Switched Magnetic Memory Element Suitable for Circuit Integration and Method of Fabricating the Memory Element,\" US published patent application, 20050104101.","context":[{"sec":"sec4a","text":"One magnetic solution to reduce the MTJ switching current is adding perpendicular anisotropy at out-of-plane y direction [13].","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"R. Beech, J. Anderson, A. Pohm, and J. Daughton, \"Curie point written magnetoresistive memory,\" J. Appl. Phys., vol. 87, pp. 6403, 2000.","title":"Curie point written magnetoresistive memory","context":[{"sec":"sec4a","text":" Another magnetic solution, which introduces surface anti-ferromagnetic coupled (AFC) magnetic layer with relatively low Curie temperature [14], can further reduce MTJ shape to a circle with 1F diameter.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1063/1.372720"},"refType":"biblio","id":"ref14"}],"articleNumber":"5090761","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"An overview of non-volatile memory technology and the implication for tools and architectures","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090761/","isConference":true,"htmlLink":"/document/5090761/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","displayDocTitle":"An overview of non-volatile memory technology and the implication for tools and architectures","articleId":"5090761","openAccessFlag":"F","title":"An overview of non-volatile memory technology and the implication for tools and architectures","contentTypeDisplay":"Conferences","mlTime":"PT0.275061S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090762,"references":[{"order":"1","text":"http://hpl.hp.com/research/cacti/.","context":[{"sec":"sec3a","text":" All cache parameters used in this study were obtained either from CACTI [1] or its modified versions [11] and are shown in Table II.","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"Specjbb2005 (java server bencharmk). In http://www.spec.org/jbb2005.","context":[{"sec":"sec3b","text":"The benchmarks we used in this study are chosen from a wide spectrum of workloads: SpecInt2006 [3], NPB [6], SPLASH2 [14], PARSEC [8], BioPerf [5], and SpecJBB [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"Standard Performance Evaluation Corporation. 2006.","context":[{"sec":"sec3b","text":"The benchmarks we used in this study are chosen from a wide spectrum of workloads: SpecInt2006 [3], NPB [6], SPLASH2 [14], PARSEC [8], BioPerf [5], and SpecJBB [2].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"G. Atwood and R. Bez. Current status of chalcogenide phase change memory. In Device Research Conference Digest, volume 1, pages 29-33, 2005.","title":"Current status of chalcogenide phase change memory","context":[{"sec":"sec2b","text":"PRAM is a another promising memory technology [4], [10].","part":"1"}],"links":{"documentLink":"/document/1553042","pdfSize":"3756KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"D. A. Bader, Y. Li, T. Li, and V. Sachdeva. BioPerf: a benchmark suite to evaluate high-performance computer architecture on bioinformatics applications. In Proceedings of the 2005 IEEE international symposium on workload characterization, pages 163-173, 2005.","title":"BioPerf: A benchmark suite to evaluate high-performance computer architecture on bioinformatics applications","context":[{"sec":"sec3b","text":"The benchmarks we used in this study are chosen from a wide spectrum of workloads: SpecInt2006 [3], NPB [6], SPLASH2 [14], PARSEC [8], BioPerf [5], and SpecJBB [2].","part":"1"}],"links":{"documentLink":"/document/1526013","pdfSize":"491KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"D. Bailey, J. Barton, T. Lasinski, and H. Simon. The NAS parallel benchmarks. In Technical report RNR-91-002 revision2, pages 453-464, 1991.","title":"The NAS parallel benchmarks","context":[{"sec":"sec3b","text":"The benchmarks we used in this study are chosen from a wide spectrum of workloads: SpecInt2006 [3], NPB [6], SPLASH2 [14], PARSEC [8], BioPerf [5], and SpecJBB [2].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1177/109434209100500306"},"refType":"biblio","id":"ref6"},{"order":"7","text":"B. M. Beckmann and D. A. Wood. Managing wire delay in large chip-multiprocessor caches. In MICRO, pages 319-330, 2004.","title":"Managing wire delay in large chip-multiprocessor caches","context":[{"sec":"sec6","text":"There are several NUCA studies for single core and chip multi-processors (CMP) in the literature [7], [9], [13].","part":"1"},{"sec":"sec6","text":" In [7], transmission line based NUCA is presented for multi-core design and a prefetch scheme is evaluated for performance improvement.","part":"1"}],"links":{"documentLink":"/document/1551004","pdfSize":"186KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"C. Bienia, S. Kumar, J. P. Singh, and K. Li. The PARSEC benchmark suite: Characterization and architectural implications. In Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, October 2008.","title":"The PARSEC benchmark suite: Characterization and architectural implications","context":[{"sec":"sec3b","text":"The benchmarks we used in this study are chosen from a wide spectrum of workloads: SpecInt2006 [3], NPB [6], SPLASH2 [14], PARSEC [8], BioPerf [5], and SpecJBB [2].","part":"1"}],"links":{},"refType":"biblio","id":"ref8"},{"order":"9","text":"Z. Chishti, M. D. Powell, and T. N. Vijaykumar. Optimizing replication, communication, and capacity allocation in CMPs. SIGARCH Comput. Archit. News, 33(2):357-368, 2005.","title":"Optimizing replication, communication, and capacity allocation in CMPs","context":[{"sec":"sec6","text":"There are several NUCA studies for single core and chip multi-processors (CMP) in the literature [7], [9], [13].","part":"1"},{"sec":"sec6","text":" Subsequently, distance associativity based NUCA, called NuRapid, is proposed in single core and multi-core designs [9].","part":"1"}],"links":{},"refType":"biblio","id":"ref9"},{"order":"10","text":"L. Chung. Cell design considerations for phase change memory as a universal memory. In VLSI-TSA, pages 132-133, 2008.","title":"Cell design considerations for phase change memory as a universal memory","context":[{"sec":"sec1","text":" Table I lists important qualitative features of three memory technologies: SRAM, Magnetic RAM (MRAM) [12], and Phase-change RAM (PRAM) [10].","part":"1"},{"sec":"sec2b","text":"PRAM is a another promising memory technology [4], [10].","part":"1"},{"sec":"sec2b","text":" Two to four bits per cell have already been demonstrated [10].","part":"1"},{"sec":"sec2b","text":" The SEToperation crystallizes GST by heating it above its crystallization temperature, and the RESEToperation melt-quenches GST to make the material amorphous [10].","part":"1"},{"sec":"sec2b","text":" The SEToperation crystallizes GST by heating it above its crystallization temperature, and the RESEToperation melt-quenches GST to make the material amorphous [10].","part":"1"},{"sec":"sec3a","text":"We based our parameters on searches of appropriate literature [10], [12] for typical density, latency, and energy numbers for the studied memory technologies, and then scale these to 45nm technology.","part":"1"},{"sec":"sec3a","text":" Note that, multi-level PRAM can store four bits per cell [10] while the other memory technologies store one bit per cell.","part":"1"}],"links":{"documentLink":"/document/4530832","pdfSize":"1310KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"X. Dong, X. Wu, G. Sun, Y. Xie, H. Li, and Y. Chen. Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement. In DAC, pages 554-559, 2008.","title":"Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement","context":[{"sec":"sec3a","text":" All cache parameters used in this study were obtained either from CACTI [1] or its modified versions [11] and are shown in Table II.","part":"1"}],"links":{"documentLink":"/document/4555878","pdfSize":"441KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"M. Hosomi, H. Yamagishi, T. Yamamoto, and et al. A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram. In International Electron Devices Meeting, pages 459-462, 2005.","title":"A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-ram","context":[{"sec":"sec1","text":" Table I lists important qualitative features of three memory technologies: SRAM, Magnetic RAM (MRAM) [12], and Phase-change RAM (PRAM) [10].","part":"1"},{"sec":"sec2a","text":"The basic difference between MRAM and conventional RAM technologies (such as SRAM/DRAM) is that the information carrier of MRAM is a Magnetic Tunnel Junction (MTJ) instead of electric charges [12].","part":"1"},{"sec":"sec2a","text":"In the STT-RAM memory cell design, the most popular structure is composed of one NMOS transistor as the access controller and one MTJ as the storage element (\u201c1T1J\u201d structure) [12].","part":"1"},{"sec":"sec2a","text":" This voltage is negative and is usually very small (- 0.1V as demonstrated in [12]).","part":"1"},{"sec":"sec2a","text":" This voltage is negative and is usually very small (- 0.1V as demonstrated in [12]).","part":"1"},{"sec":"sec3a","text":"We based our parameters on searches of appropriate literature [10], [12] for typical density, latency, and energy numbers for the studied memory technologies, and then scale these to 45nm technology.","part":"1"}],"links":{"documentLink":"/document/1609379","pdfSize":"1158KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"C. Kim, D. Burger, and S. W. Keckler. An adaptive, nonuniform cache structure for wire-delay dominated on-chip caches. In ASPLOS-X, pages 211-222, 2002.","title":"An adaptive, nonuniform cache structure for wire-delay dominated on-chip caches","context":[{"sec":"sec4b","text":" We also compare our counter-based data migration design with the generational promotion approach first proposed for Dynamic NUCA (DNUCA) by Kim et. al [13].","part":"1"},{"sec":"sec6","text":"There are several NUCA studies for single core and chip multi-processors (CMP) in the literature [7], [9], [13].","part":"1"},{"sec":"sec6","text":" Kim et al propose the novel NUCA concept for large caches and compare several DNUCA designs [13] in which data movement is based on generational promotion.","part":"1"}],"links":{},"refType":"biblio","id":"ref13"},{"order":"14","text":"S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The SPLASH-2 programs: characterization and methodological considerations. SIGARCH Comput. Archit. News, 23(2):24-36, 1995.","title":"The SPLASH-2 programs: Characterization and methodological considerations","context":[{"sec":"sec3b","text":"The benchmarks we used in this study are chosen from a wide spectrum of workloads: SpecInt2006 [3], NPB [6], SPLASH2 [14], PARSEC [8], BioPerf [5], and SpecJBB [2].","part":"1"}],"links":{},"refType":"biblio","id":"ref14"}],"articleNumber":"5090762","formulaStrippedArticleTitle":"Power and performance of read-write aware Hybrid Caches with non-volatile memories","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5090762/","displayDocTitle":"Power and performance of read-write aware Hybrid Caches with non-volatile memories","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5090762/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5090762","openAccessFlag":"F","title":"Power and performance of read-write aware Hybrid Caches with non-volatile memories","contentTypeDisplay":"Conferences","mlTime":"PT0.188909S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090784,"references":[{"order":"1","text":"W. Wolniansky, et al., \"V-BLAST:An architecture for realizing very high data rates over the rich-scattering wireless channel\", Proc. IEEE ISSSE 1998, pp.295-300, Sept. 1998.","title":"V-BLAST:An architecture for realizing very high data rates over the rich-scattering wireless channel","context":[{"sec":"sec2a","text":"A generalized MIMO system with MTtransmit and MRreceive antennas can be expressed in terms of matrices as shown in eqn.1[1].\n where \\${\\bf y}\\$ received vector, \\${\\bf s}\\$ transmitted vector (will be referred to as a MIMO symbol in the sequel), \\${\\bf n}\\$ is \\$M_{R}\\times 1\\$ zero mean complex Gaussian noise vector, and \\${\\bf H}\\$ is a \\$M_{R}\\times M_{T}\\$-dimensional complex matrix.","part":"1"}],"links":{"documentLink":"/document/738086","pdfSize":"566KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Z. Guo and P. Nilsson, \"Algorithm and implementation of the K-best sphere decoding for MIMO detection\", IEEE Journal on Selected Areas in Communications, Volume 24, Issue 3, March 2006, pp 491-503.","title":"Algorithm and implementation of the K-best sphere decoding for MIMO detection","context":[],"links":{"documentLink":"/document/1603705","pdfSize":"881KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"L. Barbero and J. Thompson, \"Rapid Prototyping of a Fixed-Throughput Sphere Decoder for MIMO Systems\", in IEEE International Conference on Communications (ICC '06), Istanbul, Jun. 2006.","title":"Rapid Prototyping of a Fixed-Throughput Sphere Decoder for MIMO Systems","context":[{"sec":"sec3","text":" Fixed Sphere Decoder(FSD) [3] was proposed as an efficient alternative for providing quasi ml hard decoding performance, hence it is a suitable candidate for computing SmZ and dmZ.","part":"1"}],"links":{"documentLink":"/document/4024660","pdfSize":"309KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Burg, A.,et al., \"VLSI implementation of MIMO detection using the sphere decoding algorithm\", IEEE Journal Solid State Circuits, vol.40, pp 1566-1577, July 2005.","title":"VLSI implementation of MIMO detection using the sphere decoding algorithm","context":[{"sec":"sec3d","text":" One way to do this efficiently, is by enumerating them as described in [5] or in [4].","part":"1"},{"sec":"sec3d","text":" However, approaches in [4]\u2013[5] are not conducive for pipelining because of the inherent loop that occur in the hardware realization of the procedure.","part":"1"}],"links":{"documentLink":"/document/1459002","pdfSize":"1206KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Bhagawat,P., Ekambavanan,S., Das,S., Choi,G., Khatri.S, \"VLSI Implementation of a Staggered Sphere Decoder Design for MIMO Detection\", Forty-Fifth Annual Allerton Conference, September 26-28, 2007, University of Illinois at Urbana-Champaign, IL, USA.","context":[{"sec":"sec2a","text":" Hence, the cost function given by (2) can now be rewritten as [5], .","part":"1"},{"sec":"sec3d","text":" One way to do this efficiently, is by enumerating them as described in [5] or in [4].","part":"1"},{"sec":"sec3d","text":" However, approaches in [4]\u2013[5] are not conducive for pipelining because of the inherent loop that occur in the hardware realization of the procedure.","part":"1"},{"sec":"sec4","text":"We evaluated the algorithm on a block fading channel of 120 information bits encoded by a rate 1/2 convolutional encoder with generator polynomial of [7], [5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"Sizhong Chen,Tong Zhang, Goel, M.\" Relaxed tree search MIMO signal detection algorithm design and VLSI implementation\", Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on, 21-24 May 2006.","title":"Relaxed tree search MIMO signal detection algorithm design and VLSI implementation","context":[{"sec":"sec1","text":" In the past, very few authors have addressed the issues of implementing a soft detector for highly complex systems such as \\$4{\\times}4\\$ with 64-QAM MIMO systems, some of the notable ones are [6], [7].","part":"1"}],"links":{"documentLink":"/document/1692793","pdfSize":"3992KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"Bhagawat,P., Dash,R., Choi, G., \"Dynamically Reconfigurable Soft Output MIMO Detector\", accepted for publication in XXVI IEEE Conference on Computer Design, ICCD, Oct.2008.","title":"Dynamically Reconfigurable Soft Output MIMO Detector","context":[{"sec":"sec1","text":" In the past, very few authors have addressed the issues of implementing a soft detector for highly complex systems such as \\$4{\\times}4\\$ with 64-QAM MIMO systems, some of the notable ones are [6], [7].","part":"1"},{"sec":"sec4","text":"We evaluated the algorithm on a block fading channel of 120 information bits encoded by a rate 1/2 convolutional encoder with generator polynomial of [7], [5].","part":"1"}],"links":{"documentLink":"/document/4751842","pdfSize":"1710KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Huang,X., Liang,C., Ma, J., \"System Architecture and Implementation of MIMO Sphere Decoders on FPGA\", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol 16, No.2, pp. 188-197, Jan.2008.","title":"System Architecture and Implementation of MIMO Sphere Decoders on FPGA","context":[],"links":{"documentLink":"/document/4408629","pdfSize":"504KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"Shariat-Yazdi, R.Kwasniewski, T., \"Challenges in the Design of Next Generation WLAN Terminals\", Canadian Conference on Electrical and Computer Engineering(CCECE), pp. 1483-1486,April.2007.","context":[],"refType":"biblio","id":"ref9"},{"order":"10","text":"Bhagawat,P., Dash,R., Choi, G., \"Architecture for Reconfigurable MIMO detector and its FPGA Implementation\", accepted for publication in 15th IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2008.","title":"Architecture for Reconfigurable MIMO detector and its FPGA Implementation","context":[],"links":{"documentLink":"/document/4674791","pdfSize":"461KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"Michalke,C., Zimmermann,E., Fettweis, G., \"Linear Mimo Receivers vs. Tree Search Detection: A Performance Comparison Overview\", IEEE 17th International Symposium on Personal, Indoor and Mobile Radio Communications (PIMRC),pp.1-7, Sept. 2006.","title":"Linear Mimo Receivers vs. Tree Search Detection: A Performance Comparison Overview","context":[{"sec":"sec1","text":" Linear algorithms like zero-forcing(ZF) [11], or Minimum Mean Squared Error(MMSE)[II] are low complexity but incur high penalty in BERIFER performance.","part":"1"},{"sec":"sec1","text":" Moreover, neither ZF nor SIC based receivers do well in a wireless channel with limited diversity[11], Authors in [11], [14] provide excellent comparative study of various detectors in different channel conditions.","part":"1"}],"links":{"documentLink":"/document/4022508","pdfSize":"169KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"Hochwald,B. M., TenBrink,S., \"Achieving Near-Capacity on a Multiple-Antenna Channel\", IEEE Trans. on Commun., 51:389399, Mar. 2003.","title":"Achieving Near-Capacity on a Multiple-Antenna Channel","context":[{"sec":"sec1","text":" In all the cases soft values based FEC decoding provides much better BER performance than its hard counterpart [12].","part":"1"},{"sec":"sec1","text":"To get close to the optimum BERIFER performance researchers have proposed many algorithms, that do non-exhaustive tree search, such as List Sphere Decoder (LSD)[12], however, its complexity is still too large for higher order MIMO systems, and is very hard to map onto a parallel, pipelined architecture.","part":"1"},{"sec":"sec2a","text":" It has been shown that the optimal or the Maximum Likelihood \\$(ml)\\$ estimate \\$\\hat{{\\bf s}}_{ml}\\$ of \\${\\bf s}\\$ is given by eqn.2[12]:\n.","part":"1"}],"links":{"documentLink":"/document/1194444","pdfSize":"597KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"Chen,S., Zhang,T., Xin, Y., \"Relaxed K-best MIMO Signal Detector Design and VLSI Implementation\", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 15, issue 3, pp. 328-337, March 2007","title":"Relaxed K-best MIMO Signal Detector Design and VLSI Implementation","context":[{"sec":"sec1","text":" One of the reported implementation of a soft MIMO detector that supports 64-QAM is presented in [13].","part":"1"}],"links":{"documentLink":"/document/4154776","pdfSize":"895KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"Siti, M., Fitz, M.P., \"A Novel Soft-Output Layered Orthogonal Lattice Detector for Multiple Antenna Communications\", IEEE International Conference Communications, 2006. ICC '06.","title":"A Novel Soft-Output Layered Orthogonal Lattice Detector for Multiple Antenna Communications","context":[{"sec":"sec1","text":" Moreover, neither ZF nor SIC based receivers do well in a wireless channel with limited diversity[11], Authors in [11], [14] provide excellent comparative study of various detectors in different channel conditions.","part":"1"},{"sec":"sec1","text":" Recently [14] presented an algorithm that takes BFS based approach to the problem, this algorithm is called Layered ORthogonal Lattice Detector(LORD).","part":"1"},{"sec":"sec4","text":" It also outperforms LORD(an implementation friendly algorithm [14]) by about I.","part":"1"}],"links":{"documentLink":"/document/4024395","pdfSize":"177KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"Wang, R., Giannakis, G., \"Approaching MIMO channel capacity with reduced-complexity soft sphere decoding,\", in Proc. of IEEE Wireless Communications and Networking Conf. (WCNC), vol. 3, Mar. 2004, pp.16201625.","title":"Approaching MIMO channel capacity with reduced-complexity soft sphere decoding","context":[],"links":{"documentLink":"/document/1311795","pdfSize":"294KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"J. Stine, et al., \"FreePDK: An Open-Source Variation-Aware Design Kit.\", Proceedings of the 2007 IEEE International Conference on Microelectronic Systems Education, 2007.","title":"FreePDK: An Open-Source Variation-Aware Design Kit","context":[],"links":{"documentLink":"/document/4231502","pdfSize":"74KB"},"refType":"biblio","id":"ref16"}],"articleNumber":"5090784","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Systolic like soft-detection architecture for 4\u00d74 64-QAM MIMO system","publisher":"IEEE","displayDocTitle":"Systolic like soft-detection architecture for 4\u00d74 64-QAM MIMO system","htmlAbstractLink":"/document/5090784/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5090784/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090784","openAccessFlag":"F","title":"Systolic like soft-detection architecture for 4\u00d74 64-QAM MIMO system","contentTypeDisplay":"Conferences","mlTime":"PT0.314752S","lastupdate":"2021-09-10","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090787,"references":[{"order":"1","text":"R. Li, B. Zeng, and M.L. Liou, \"A new three-step search algorithm for block motion estimation,\" IEEE Trans. CAS for Video Technology, vol. 4, pp. 438-442, 1994.","title":"A new three-step search algorithm for block motion estimation","context":[{"sec":"sec1","text":" The most successful fast search algorithms are New Three Step Search (NTSS) [1], Diamond Search (DS) [2], Hexagon-Based Search (HEXBS) [3], Adaptive Rood Pattern Search (ARPS) [4], Adaptive Dual Cross Search (ADCS) [5] and Flexible Triangle Search (FTS) [6].","part":"1"}],"links":{"documentLink":"/document/313138","pdfSize":"497KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"S. Zhu and K.-K. Ma, \"A new diamond search algorithm for fast blockmatching motion estimation,\" IEEE Trans. Image Processing, vol. 9, pp. 287-290, 2000.","title":"A new diamond search algorithm for fast blockmatching motion estimation","context":[{"sec":"sec1","text":" The most successful fast search algorithms are New Three Step Search (NTSS) [1], Diamond Search (DS) [2], Hexagon-Based Search (HEXBS) [3], Adaptive Rood Pattern Search (ARPS) [4], Adaptive Dual Cross Search (ADCS) [5] and Flexible Triangle Search (FTS) [6].","part":"1"}],"links":{"documentLink":"/document/821744","pdfSize":"99KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"C. Zhu, X. Lin, and L.P. Chau, \"Hexagon-based search pattern for fast block motion estimation,\" IEEE Trans. CAS for Video Technology, vol. 12, pp. 349-355, 2002.","title":"Hexagon-based search pattern for fast block motion estimation","context":[{"sec":"sec1","text":" The most successful fast search algorithms are New Three Step Search (NTSS) [1], Diamond Search (DS) [2], Hexagon-Based Search (HEXBS) [3], Adaptive Rood Pattern Search (ARPS) [4], Adaptive Dual Cross Search (ADCS) [5] and Flexible Triangle Search (FTS) [6].","part":"1"}],"links":{"documentLink":"/document/1003474","pdfSize":"322KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Y. Nie, K.-K. Ma, \"Adaptive Rood Pattern Search for Fast Block-Matching Motion Estimation,\" IEEE Trans. on Image Processing, vol. 11, pp. 1442-1449, 2002.","title":"Adaptive Rood Pattern Search for Fast Block-Matching Motion Estimation","context":[{"sec":"sec1","text":" The most successful fast search algorithms are New Three Step Search (NTSS) [1], Diamond Search (DS) [2], Hexagon-Based Search (HEXBS) [3], Adaptive Rood Pattern Search (ARPS) [4], Adaptive Dual Cross Search (ADCS) [5] and Flexible Triangle Search (FTS) [6].","part":"1"}],"links":{"documentLink":"/document/1176932","pdfSize":"515KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"X-Q Banh and Y-P Tan, \"Adaptive Dual-Cross Search Algorithm for Block-Matching Motion Estimation,\" IEEE Trans. on Consumer Electronics, vol. 50, no. 2, pp. 766-775, May 2004.","title":"Adaptive Dual-Cross Search Algorithm for Block-Matching Motion Estimation","context":[{"sec":"sec1","text":" The most successful fast search algorithms are New Three Step Search (NTSS) [1], Diamond Search (DS) [2], Hexagon-Based Search (HEXBS) [3], Adaptive Rood Pattern Search (ARPS) [4], Adaptive Dual Cross Search (ADCS) [5] and Flexible Triangle Search (FTS) [6].","part":"1"}],"links":{"documentLink":"/document/1309460","pdfSize":"711KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"M. Rehan, M. W. El-Kharashi, P. Agathoklis, and F. Gebali, \"An FPGA Implementation of the Flexible Triangle Search Algorithm for Block Based Motion Estimation,\" IEEE ISCAS, May 2006.","title":"An FPGA Implementation of the Flexible Triangle Search Algorithm for Block Based Motion Estimation","context":[{"sec":"sec1","text":" The most successful fast search algorithms are New Three Step Search (NTSS) [1], Diamond Search (DS) [2], Hexagon-Based Search (HEXBS) [3], Adaptive Rood Pattern Search (ARPS) [4], Adaptive Dual Cross Search (ADCS) [5] and Flexible Triangle Search (FTS) [6].","part":"1"},{"sec":"sec1","text":"Only a small number of hardware architectures for fast search ME algorithms are proposed in the literature [6], [7].","part":"1"},{"sec":"sec1","text":" The proposed hardware consumes less area than the implementation of one of the best performing fast search ME algorithms in the same FPGA [6].","part":"1"},{"sec":"sec3a","text":"In the same FPGA and for the same MB size, the ME hardware proposed in [6] consumes 6142 CLBs, works at 74MHz and requires 202 clock cycles per MB.","part":"1"}],"links":{"documentLink":"/document/1692637","pdfSize":"3633KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"O. Tasdizen, A. Akin, H. Kukner, I. Hamzaoglu, and H. F. Ugurdag, \"High Performance Hardware Architectures for a Hexagon-Based Motion Estimation Algorithm,\" 16th IEEE / IFIP International Conference on VLSI - SoC, October 2008.","title":"High Performance Hardware Architectures for a Hexagon-Based Motion Estimation Algorithm","context":[{"sec":"sec1","text":" Simulation results showed that the proposed ME algorithm performs very close to ME algorithm in [7] and FS algorithm, even though it searches much fewer search locations than these algorithms.","part":"1"},{"sec":"sec1","text":"The proposed reconfigurable systolic ME hardware architecture is based on the systolic ME hardware architecture proposed in [7].","part":"1"},{"sec":"sec1","text":" The proposed ME hardware is statically configured to perform up to three different granularity search iterations in different size search ranges based on the application requirements in order to obtain a performance close to FS algorithm by searching even fewer search locations than the ME algorithm in [7].","part":"1"},{"sec":"sec1","text":"Only a small number of hardware architectures for fast search ME algorithms are proposed in the literature [6], [7].","part":"1"},{"sec":"sec1","text":" Because of the overhead of reconfigurability, it consumes slightly more area than the hardware proposed in [7] in the same FPGA.","part":"1"},{"sec":"sec2","text":" The table also includes ME algorithm proposed in [7].","part":"1"},{"sec":"sec2","text":"As it can be seen in Table 2, these search patterns clearly outperform successful fast search ME algorithms and they perform very close to ME algorithm in [7] and FS algorithm by searching much fewer search locations.","part":"1"},{"sec":"sec3","text":"The reconfigurable systolic PE array is shown in Fig. 3. 256 PEs are used to calculate the SAD of a \\$16{\\times}16\\$ MB same as the systolic PE array presented in [7].","part":"1"},{"sec":"sec3","text":" Since the PE array in [7] is not reconfigurable, these multiplexers bring a slight area overhead in comparison to the PE array in [7].","part":"1"},{"sec":"sec3","text":" The ME hardware proposed in [7] reduces the internal memory bandwidth by applying data-reuse and it uses only 16 BRAMs for storing the reference pixels of a search window for a search range of (\u00b132, \u00b116) pixels.","part":"1"},{"sec":"sec3a","text":" The proposed ME hardware uses 2318 slices more than the systolic ME hardware in [7]. 1136 slices are used by the multiplexing unit, 836 additional slices are used by the multiplexers in the PE array and remaining additional slices are used by additional complexity of the control unit.","part":"1"}],"links":{"documentLink":"/document/5090787","pdfSize":"206KB"},"refType":"biblio","id":"ref7"}],"articleNumber":"5090787","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A high performance reconfigurable Motion Estimation hardware architecture","publisher":"IEEE","htmlAbstractLink":"/document/5090787/","displayDocTitle":"A high performance reconfigurable Motion Estimation hardware architecture","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090787/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090787","openAccessFlag":"F","title":"A high performance reconfigurable Motion Estimation hardware architecture","contentTypeDisplay":"Conferences","mlTime":"PT0.132154S","lastupdate":"2021-09-10","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090795,"references":[{"order":"1","text":"S. R. Nassif \"Modeling and Analysis of manufacturing variation\" in Proc. CICC, 2001 pp/ 223-228","title":"Modeling and Analysis of manufacturing variation","context":[{"sec":"sec1","text":"With fabricated device dimensions approaching the limits of process technology capabilities, a rapid increase of manufacturing process variation induced defects is observed [1]\u2013[5].","part":"1"},{"sec":"sec1","text":" Due to the random nature of local process variation, resulting defects have random and uniform distribution [1]\u2013[5] that adversely affect the expected system yield.","part":"1"},{"sec":"sec3","text":" In order to setup a baseline for comparison of our proposed solution a simulation was setup reproducing the observations in [1]\u2013[5].","part":"1"},{"sec":"sec7b","text":"In order to understand the effectiveness of the proposed wordline driver to mitigate process variation effects a Monte Carlo simulation was setup in which the threshold voltage values, which are based on a Gaussian distribution [1]\u2013[5], were varied.","part":"1"},{"sec":"sec7c1","text":" Process variation from -\\$6{\\sigma}\\$ to \\$6{\\sigma}\\$ [1]\u2013[5] for each transistor is considered when Monte-Carlo simulation are performed.","part":"1"}],"links":{"documentLink":"/document/929760","pdfSize":"467KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"S. Borkar, T. Karnik, et al., \"Process Variation and impact on circuits and micro architectures,\" in Proc DAC 2003 pp338-342","title":"Process Variation and impact on circuits and micro architectures","context":[{"sec":"sec1","text":"With fabricated device dimensions approaching the limits of process technology capabilities, a rapid increase of manufacturing process variation induced defects is observed [1]\u2013[2][5].","part":"1"},{"sec":"sec1","text":" Due to the random nature of local process variation, resulting defects have random and uniform distribution [1]\u2013[2][5] that adversely affect the expected system yield.","part":"1"},{"sec":"sec3","text":" In order to setup a baseline for comparison of our proposed solution a simulation was setup reproducing the observations in [1]\u2013[2][5].","part":"1"},{"sec":"sec7b","text":"In order to understand the effectiveness of the proposed wordline driver to mitigate process variation effects a Monte Carlo simulation was setup in which the threshold voltage values, which are based on a Gaussian distribution [1]\u2013[2][5], were varied.","part":"1"},{"sec":"sec7c1","text":" Process variation from -\\$6{\\sigma}\\$ to \\$6{\\sigma}\\$ [1]\u2013[2][5] for each transistor is considered when Monte-Carlo simulation are performed.","part":"1"}],"links":{"documentLink":"/document/1219020","pdfSize":"454KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"S. Mukhopadhyay, H. Mahmoodi, K. Roy \"Modeling of Failure Probability and Statistical Design of SRAM Array for Yield Enhancement in NanoScaled CMOS\" CADICS Vol.24 NO. 12, DEC 2005","title":"Modeling of Failure Probability and Statistical Design of SRAM Array for Yield Enhancement in NanoScaled CMOS","context":[{"sec":"sec1","text":"With fabricated device dimensions approaching the limits of process technology capabilities, a rapid increase of manufacturing process variation induced defects is observed [1]\u2013[3][5].","part":"1"},{"sec":"sec1","text":" Due to the random nature of local process variation, resulting defects have random and uniform distribution [1]\u2013[3][5] that adversely affect the expected system yield.","part":"1"},{"sec":"sec3","text":" In order to setup a baseline for comparison of our proposed solution a simulation was setup reproducing the observations in [1]\u2013[3][5].","part":"1"},{"sec":"sec7b","text":"In order to understand the effectiveness of the proposed wordline driver to mitigate process variation effects a Monte Carlo simulation was setup in which the threshold voltage values, which are based on a Gaussian distribution [1]\u2013[3][5], were varied.","part":"1"},{"sec":"sec7c1","text":" Process variation from -\\$6{\\sigma}\\$ to \\$6{\\sigma}\\$ [1]\u2013[3][5] for each transistor is considered when Monte-Carlo simulation are performed.","part":"1"}],"links":{"documentLink":"/document/1542241","pdfSize":"890KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"A. Bhavnagarwala, X. et al. \" The impact of intrinsic device fluctuation on CMOS SRAM cell stability,\" IEEE J. Solid-State Circuits vol.36, no.4 pp 658-665 Apr 2001","context":[{"sec":"sec1","text":"With fabricated device dimensions approaching the limits of process technology capabilities, a rapid increase of manufacturing process variation induced defects is observed [1]\u2013[4][5].","part":"1"},{"sec":"sec1","text":" Due to the random nature of local process variation, resulting defects have random and uniform distribution [1]\u2013[4][5] that adversely affect the expected system yield.","part":"1"},{"sec":"sec3","text":" In order to setup a baseline for comparison of our proposed solution a simulation was setup reproducing the observations in [1]\u2013[4][5].","part":"1"},{"sec":"sec7b","text":"In order to understand the effectiveness of the proposed wordline driver to mitigate process variation effects a Monte Carlo simulation was setup in which the threshold voltage values, which are based on a Gaussian distribution [1]\u2013[4][5], were varied.","part":"1"},{"sec":"sec7c1","text":" Process variation from -\\$6{\\sigma}\\$ to \\$6{\\sigma}\\$ [1]\u2013[4][5] for each transistor is considered when Monte-Carlo simulation are performed.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"H. Mahmoodi, at al.. \"Modeling of failure probability and statistical design of SRAM array for yield enhancement in nano-scaled cmos,\" IEEE Trans CAD , 2003","title":"Modeling of failure probability and statistical design of SRAM array for yield enhancement in nano-scaled cmos","context":[{"sec":"sec1","text":"With fabricated device dimensions approaching the limits of process technology capabilities, a rapid increase of manufacturing process variation induced defects is observed [1]\u2013[5].","part":"1"},{"sec":"sec1","text":" Due to the random nature of local process variation, resulting defects have random and uniform distribution [1]\u2013[5] that adversely affect the expected system yield.","part":"1"},{"sec":"sec3","text":" In order to setup a baseline for comparison of our proposed solution a simulation was setup reproducing the observations in [1]\u2013[5].","part":"1"},{"sec":"sec7b","text":"In order to understand the effectiveness of the proposed wordline driver to mitigate process variation effects a Monte Carlo simulation was setup in which the threshold voltage values, which are based on a Gaussian distribution [1]\u2013[5], were varied.","part":"1"},{"sec":"sec7c1","text":" Process variation from -\\$6{\\sigma}\\$ to \\$6{\\sigma}\\$ [1]\u2013[5] for each transistor is considered when Monte-Carlo simulation are performed.","part":"1"}],"links":{"documentLink":"/document/1542241","pdfSize":"890KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"Avesta Sasan (Mohammad A Makhzan), Amin Khajeh, Ahmed Eltawil, Fadi Kurdahi, \"Limits of Voltage Scaling for Caches Utilizing Fault Tolerant Techniques\". ICCD 2007.","context":[{"sec":"sec2","text":" Inquisitive Defect Cache (IDC) in [6] is a small direct or associative cache that works in parallel with L1 cache and provides a defect free view of the cache for the processor in the current window of execution.","part":"1"},{"sec":"sec2","text":" However, for tightly coupled loops this approach will always result in a miss [6].","part":"1"},{"sec":"sec3","text":"Process variation in SRAM under voltage scaling was studied in [6] [18] in which variation in process parameters was lumped into an independent Gaussian distribution characterizing the Vth fluctuations of each transistor.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"S. E. Schuster, \"Multiple word/bit line redundancy for semiconductor memories,\" IEEE J. Solid-State Circuits, vol. SC-13, no. 5, pp. 698-703, Oct. 1978.","title":"Multiple word/bit line redundancy for semiconductor memories","context":[{"sec":"sec2","text":" However these techniques are limited to a small fixed percentage of the memory array cells[7] [8], and thus are poorly suited to dynamic parametric errors.","part":"1"}],"links":{"documentLink":"/document/1051122","pdfSize":"999KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"M. Horiguchi, \"Redundancy techniques for high-density DRAMS,\" in Proc. 2nd Annu. IEEE Int. Conf. Innovative Systems in Silicon, Oct. 1997, pp. 22-29.","title":"Redundancy techniques for high-density DRAMS","context":[{"sec":"sec2","text":" However these techniques are limited to a small fixed percentage of the memory array cells[7] [8], and thus are poorly suited to dynamic parametric errors.","part":"1"}],"links":{"documentLink":"/document/630243","pdfSize":"558KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"A. Argawal, B. C. Paul, S Mukhopadhyay, K. Roy \"Process Variation in Embedded Memories: Failure Analysis and Variation Aware Architecture.\" IEEE Journal of Solid State Cuircuits, VOL. 40, NO. 9, SEPTEMBER 2005","title":"Process Variation in Embedded Memories: Failure Analysis and Variation Aware Architecture","context":[{"sec":"sec2","text":" This pre-silicon technique could improve production yield, however, it is limited by conflict in sizing requirement for different types of failures [9].","part":"1"},{"sec":"sec2","text":" Resizable caches are suggested in [9].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"H. L. Kalter et al., \"A 50-ns 16-Mb DRAM with a 10 ns data rate and on chip ECC,\" IEEE J. Solid-State Circuits, vol. 25, no. 5, pp. 1118-1128, Oct. 1990.","title":"A 50-ns 16-Mb DRAM with a 10 ns data rate and on chip ECC","context":[{"sec":"sec2","text":" Another commonly used technique is Error Correcting Codes (ECC) [10] [11] to deal with transient defects.","part":"1"}],"links":{"documentLink":"/document/62132","pdfSize":"1014KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"D. Weiss, J. J. Wuu, and V. Chin, \"The on-chip 3-MB subarray-based third level cache on an itanium microprocessor,\" IEEE J. Solid-StateCircuits, vol. 37, no. 11, pp. 1523-1529, Oct. 1990.","title":"The on-chip 3-MB subarray-based third level cache on an itanium microprocessor","context":[{"sec":"sec2","text":" Another commonly used technique is Error Correcting Codes (ECC) [10] [11] to deal with transient defects.","part":"1"}],"links":{"documentLink":"/document/1046097","pdfSize":"687KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"S. Mukhopadhyay, et al., \"Statistical design and optimization of SRAM cell for yield enhancement,\" in Proc. Int. Conf. Computer Aided Design (ICACD), Nov. 2004, pp. 10-13.","title":"Statistical design and optimization of SRAM cell for yield enhancement","context":[{"sec":"sec2","text":" Statistical sizing and optimization of the SRAM cell for yield enhancement is suggested in [12].","part":"1"}],"links":{"documentLink":"/document/1382534","pdfSize":"340KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"P. P. Shirvani and E. J. McCluskey, \"PADded Cache: A New Fault-Tolerance Technique for Cache Memories\", In Proc. Of 17th IEEE VLSI Test Symposium, pp.440-445, April 1999.","title":"PADded Cache: A New Fault-Tolerance Technique for Cache Memories","context":[],"links":{"documentLink":"/document/766701","pdfSize":"226KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"http://www.eas.asu.edu/\u223cptm","context":[{"sec":"sec3","text":" The SPICE models used for the simulation were obtained from the Predictive Technology Model (PTM) [14] website in 32nm.","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"Bhalerao, et al., \" A CMOS Low Voltage Charge Pump\" VSLID 2007","title":"A CMOS Low Voltage Charge Pump","context":[{"sec":"sec5","text":"In this paper we used the charge pump basic cell introduced in [15] as illustrated in Figure 1.","part":"1"}],"links":{"documentLink":"/document/4092161","pdfSize":"837KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"http://quid.hpl.hp.com:9082/cacti/","context":[{"sec":"sec5","text":"In which N is the number of cells in each word-line. \\$Cgl_{i}\\$ and \\$Cgh_{i}\\$ are the Gate Capacitances of the \\$i^{th}\\$ cell's access transistor connected to the low \\$(Cgl_{i})\\$ and high \\$(Cgh_{i})\\$ side of the cell. \\$C_{wire}\\$ is the word-line wire capacitance. \\$Cgl_{i}\\$ and \\$Cgh_{i}\\$ are obtained from PTM in 32 nm and the wire capacitance was obtained from CACTI 5.0 [16] wire models in 32 nm technology.","part":"1"}],"refType":"biblio","id":"ref16"},{"order":"17","text":"G. Sohi, \"Cache Memory Organization to Enhance the Yield of High Performance VLSI Processors\", IEEE Trans. Comp., vol.38(4), , pp.484-492, April 1989","title":"Cache Memory Organization to Enhance the Yield of High Performance VLSI Processors","context":[{"sec":"sec2","text":" ECC guarded memories can handle dynamic faults albeit at a heavy cost in power consumption, area and complexity [17].","part":"1"}],"links":{"documentLink":"/document/21141","pdfSize":"929KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"Avesta Sasan (Mohammad A Makhzan), Houman Homayoun, Ahmed Eltawil, Fadi Kurdahi, \"Architectural and Algorithm Level Fault Tolerant Techniques for Low Power High Yield Multimedia Devices\". ICCD 2007.","context":[{"sec":"sec3","text":"Process variation in SRAM under voltage scaling was studied in [6] [18] in which variation in process parameters was lumped into an independent Gaussian distribution characterizing the Vth fluctuations of each transistor.","part":"1"}],"refType":"biblio","id":"ref18"}],"articleNumber":"5090795","formulaStrippedArticleTitle":"Process Variation Aware SRAM/Cache for aggressive voltage-frequency scaling","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"htmlAbstractLink":"/document/5090795/","displayDocTitle":"Process Variation Aware SRAM/Cache for aggressive voltage-frequency scaling","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090795/","articleId":"5090795","openAccessFlag":"F","title":"Process Variation Aware SRAM/Cache for aggressive voltage-frequency scaling","contentTypeDisplay":"Conferences","mlTime":"PT0.230717S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090796,"references":[{"order":"1","text":"N. Verma and A. P. Chandrakasan, \"A 256kb 65nm 8T Subthreshold SRAM Employing Sense-Amplifier Redundancy,\" IEEE Journal of Solid-State Circuits, vol. 43, no. 1, pp. 141-149, Jan. 2008.","title":"A 256kb 65nm 8T Subthreshold SRAM Employing Sense-Amplifier Redundancy","context":[{"sec":"sec1","text":" Write-ability in the prior designs [1], [5], [6], [8] enhanced by either weakening of crosscoupled inverters or routing an extra supply voltage.","part":"1"},{"sec":"sec1","text":" The proposed design has been exhaustively evaluated and results were compared with standard 6T bitcell and 8T bitcell [1].","part":"1"},{"sec":"sec3d","text":" However, it has an advantage since an erroneous write will not take place easily compared to 8T [1], due to bitline noise.","part":"1"},{"sec":"sec3d","text":"\n\nFig. 7\nTransient SPICE simulation of write trip voltage of the proposed 8T [1] bitcell at \\$V_{dd}=0.3{\\rm V}\\$ for writing \\$0\\rightarrow 1\\$\n\n\n.","part":"1"},{"sec":"sec4","text":"The maximum number of bitcells per bitline are limited by total bitline (BL) subthreshold leakage currents from the unaccessed bitcells, which makes conventional data sensing impractical [1], [9].","part":"1"},{"sec":"sec4","text":" In [1], the BL leakage problem is solved by using the read-buffer foot which is shared among the bitcells of a word.","part":"1"},{"sec":"sec4","text":"\n\nFig. 8\nProposed 6T bitcell (a) BL leakage (b) BL not erroneously pulled low (c) BL discharge time distribution for storage node Q is \u20181\u2019 and \u20180\u2019\n\n\n\nFig. 9\nComparison of a bitcell and a 32-bit word area for standard 6T, 8T [1] and the proposed 6T\n\n\n.","part":"1"},{"sec":"sec5","text":" The proposed bitcell layout area is \\$0.68\\mu m^{2}(0.55\\mu m\\times 1.22\\mu m\\$, read and write assist transistors excluded), which is 8% higher (because of additional contacts) than the standard 6T SRAM bitcell for \\$\\beta=2\\$ and 22% less than the 8T bitcell [1].","part":"1"}],"links":{"documentLink":"/document/4443213","pdfSize":"1485KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"I. Kiyoo, S. Katsuro, and N. Yoshinobu, \"Trends in low-power ram circuit technologies,\" Proceedings of the IEEE, vol. 83, pp. 524-543, April 1995.","title":"Trends in low-power ram circuit technologies","context":[{"sec":"sec1","text":" There are two primary areas having a strong potential for active and leakage power saving [2].","part":"1"}],"links":{"documentLink":"/document/371965","pdfSize":"1743KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"L. Villa, M. Zhang, and K. Asanovic, \"Dynamic zero compression for cache energy reduction,\" in International Symposium on Microarchitecture, 2000, pp. 214-220.","title":"Dynamic zero compression for cache energy reduction","context":[{"sec":"sec1","text":" It has reported that up to 70% of the total active power is dissipated in bit lines dis/charging during read and write operations [3].","part":"1"},{"sec":"sec5a","text":" As most of the active power up to 70% of the total is dissipated in BLs dis/charging during read/write operation in SRAMs [3], hence, BLs dis/charging pattern is a good measure for active power.","part":"1"}],"links":{"documentLink":"/document/898072","pdfSize":"633KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"N. S. Kim, K. Flautner, D. Blaauw, and T. Mudge, \"Circuit and microarchitectural techniques for reducing cache leakage power,\" IEEE Trans. Very Large Scale Integr. Syst., vol. 12, no. 2, pp. 167-184, 2004.","title":"Circuit and microarchitectural techniques for reducing cache leakage power","context":[{"sec":"sec1","text":" In modern system on chips (SoCs), where total power and total area is dominated by the SRAM, reduction in \\$V_{DD}\\$ for SRAMs can save both active energy and leakage power [4].","part":"1"}],"links":{"documentLink":"/document/1266406","pdfSize":"1004KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"A. Wang and A. Chandrakasan, \"A 180 mv fft processor using subthreshold circuit techniques,\" in Proc.IEEE ISSCC Dig. Tech. Papers, 2004, pp. 229-293.","title":"A 180 mv fft processor using subthreshold circuit techniques","context":[{"sec":"sec1","text":" Also, for system integration, SRAM must be compatible with subthreshold combinational logic operating at ultra-low voltages [5].","part":"1"},{"sec":"sec1","text":" Write-ability in the prior designs [1], [5], [6], [8] enhanced by either weakening of crosscoupled inverters or routing an extra supply voltage.","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"C.-C. Wang, C.-F. Wu, R.-T. Hwang, and C.-H. Kao, \"Single-ended sram with high test coverage and short test time,\" IEEE Journal of Solid-State Circuits, vol. 35, no. 1, pp. 114-118, Jan 2000.","title":"Single-ended sram with high test coverage and short test time","context":[{"sec":"sec1","text":"The current literature is rich in different types of SRAM bitcell designs consisting of 7 to 10 transistors targeted to improve the read stability and write-ability [6], [7].","part":"1"},{"sec":"sec1","text":" Write-ability in the prior designs [1], [5], [6], [8] enhanced by either weakening of crosscoupled inverters or routing an extra supply voltage.","part":"1"}],"links":{"documentLink":"/document/818928","pdfSize":"115KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"Z. Liu and V. Kursun, \"Characterization of a novel nine-transistor sram cell,\" Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 16, no. 4, pp. 488-492, April 2008.","title":"Characterization of a novel nine-transistor sram cell","context":[{"sec":"sec1","text":"The current literature is rich in different types of SRAM bitcell designs consisting of 7 to 10 transistors targeted to improve the read stability and write-ability [6], [7].","part":"1"}],"links":{"documentLink":"/document/4448987","pdfSize":"686KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"R. Aly, M. Faisal, and M. Bayoumi, \"Novel 7t sram cell for low power cache design,\" SOC Conference, 2005. Proceedings. IEEE International, pp. 171-174, 19-23 Sept. 2005.","title":"Novel 7t sram cell for low power cache design","context":[{"sec":"sec1","text":" Read stability has been improved in designs [8] \u2013 [10] by isolating the bitcell nodes from bitlines.","part":"1"},{"sec":"sec1","text":" Write-ability in the prior designs [1], [5], [6], [8] enhanced by either weakening of crosscoupled inverters or routing an extra supply voltage.","part":"1"}],"links":{"documentLink":"/document/1554488","pdfSize":"678KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"B. H. Calhoun and A. P. Chandrakasan, \"A 256-kb 65-nm sub-threshold sram design for ultra-low-voltage operation,\" Solid-State Circuits, IEEE Journal of, vol. 42, no. 3, pp. 680-688, March 2007.","context":[{"sec":"sec1","text":" Read stability has been improved in designs [8] \u2013 [9][10] by isolating the bitcell nodes from bitlines.","part":"1"},{"sec":"sec4","text":"The maximum number of bitcells per bitline are limited by total bitline (BL) subthreshold leakage currents from the unaccessed bitcells, which makes conventional data sensing impractical [1], [9].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"T.-H. Kim, J. Liu, J. Keane, and C. Kim, \"A 0.2 v, 480 kb subthreshold sram with 1 k cells per bitline for ultra-low-voltage computing,\" Solid-State Circuits, IEEE Journal of, vol. 43, no. 2, pp. 518-529, Feb. 2008.","context":[{"sec":"sec1","text":" Read stability has been improved in designs [8] \u2013 [10] by isolating the bitcell nodes from bitlines.","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"\"Predictive technology model (ptm),\" http://www.device.eecs. berkeley.edu/ ptm/download.html/, 2008.","title":"Predictive technology model (ptm)","context":[{"sec":"sec3","text":" The BPTM of 65 nm CMOS technology node [11] assuming to apply to a \\$16 \\times 16\\times 32\\$ bit module.","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"E. Grossar, M. Stucchi, K. Maex, and W. Dehaene, \"Read stability and write-ability analysis of sram cells for nanometer technologies,\" IEEE Journal of Solid-State Circuits, vol. 41, no. 11, pp. 2577-2588, Nov 2006.","title":"Read stability and write-ability analysis of sram cells for nanometer technologies","context":[{"sec":"sec3d","text":"Write ability of a standard 6T SRAM bitcell is best characterize using write trip voltage which is defined as the maximum voltage on the bitline needed to flip the bitcell content [12].","part":"1"}],"links":{"documentLink":"/document/1717680","pdfSize":"1033KB"},"refType":"biblio","id":"ref12"}],"articleNumber":"5090796","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Single ended 6T SRAM with isolated read-port for low-power embedded systems","publisher":"IEEE","htmlAbstractLink":"/document/5090796/","displayDocTitle":"Single ended 6T SRAM with isolated read-port for low-power embedded systems","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090796/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090796","openAccessFlag":"F","title":"Single ended 6T SRAM with isolated read-port for low-power embedded systems","contentTypeDisplay":"Conferences","mlTime":"PT0.078355S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090797,"references":[{"order":"1","text":"K. Uchiyama., \"Power-Efficient Heterogeneous Parallelism for Digital Convergence\", VLSI Circuit Digest of Technical Papers, IEEE p 6-9, June 2008","context":[{"sec":"sec1","text":" Performance requirements for multimedia applications exceed tens of GOPS [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"S. Q. Gu et al., \"Stackable Memory of 3D Chip Integration for Mobile Applications\", IEDM, December 2008","title":"Stackable Memory of 3D Chip Integration for Mobile Applications","context":[{"sec":"sec1","text":" Whereas in today's system's on-chip SRAMs are used to cater to the required data rates, the integration of memories, particularly high density ones, in advanced logic chip processes may become prohibitively expensive [2].","part":"1"}],"links":{"documentLink":"/document/4796821","pdfSize":"361KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"S. Borkar, International 3D System Integration Conference, May 2008, p.1-1","context":[{"sec":"sec1","text":" Borkar [3] reported that stacked SRAM connected to an 82 core processor test chip demonstrated > 1 TFLOP operation and a 90% reduction of memory access I/O power.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"M.B. Kleiner et al., \"Performance improvements of the memory hierarchy of RISC-Systems by application of 3D-Technology\", in Transactions on Components, Packaging and Manufacturing Technology, Part B: Advanced Packaging, vol. 19, no.4, Nov. 1996, pp. 709-718","title":"Performance improvements of the memory hierarchy of RISC-Systems by application of 3D-Technology","context":[{"sec":"sec2b","text":" Already in 1996, [4] assessed the performance benefits of tightly integrating DRAMs in a 3D RISC system.","part":"1"}],"links":{"documentLink":"/document/544361","pdfSize":"1396KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"T. Kgil et al., \"PicoServer: Using 3D Stacking Technology to Enable a Compact Energy Efficient Chip Multiprocessor,\" Proc. Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS 06), ACM, Press, 2006, pp. 117-128","title":"PicoServer: Using 3D Stacking Technology to Enable a Compact Energy Efficient Chip Multiprocessor","context":[{"sec":"sec2b","text":" A similar estimation for multi-core systems was presented in [5].","part":"1"}],"links":{},"refType":"biblio","id":"ref5"},{"order":"6","text":"C. C. Liu et al., \"Bridging the Processor-Memory Performance Gap with 3D IC Technology,\" IEEE Design & Test of Computers, vol. 22(6), pp. 556-564, 2005","title":"Bridging the Processor-Memory Performance Gap with 3D IC Technology","context":[{"sec":"sec2b","text":" Further improvements are possible if DRAMs are redesigned to take advantage of the high vertical interconnect density and heterogeneous technologies [6].","part":"1"}],"links":{"documentLink":"/document/1541918","pdfSize":"191KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"F. Li et al., \"Design and Management of 3D Chip Multiprocessors Using Network-in-Memory,\" Proc. 33rd Ann. Int'l Symp. Computer Architecture (ISCA 06), IEEE CS Press, 2006, pp. 130-141","title":"Design and Management of 3D Chip Multiprocessors Using Network-in-Memory","context":[{"sec":"sec2b","text":" An interesting research direction is the combination of network-on-chips with highly-banked memories implemented with 3D technology [7].","part":"1"}],"links":{},"refType":"biblio","id":"ref7"},{"order":"8","text":"T. Ezaki et al, \"A 160Gb/s Interface Design Configuration for Multichip LSI\", Proc. ISSCC, 2004","title":"A 160Gb/s Interface Design Configuration for Multichip LSI","context":[{"sec":"sec2b","text":" In [8], a high-speed interface for a stacked logic and memory design is proposed using IO bumps.","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"S. Alam et al, \"Inter-strata Connection Characteristics and Signal Transmission in Three-dimensional (3D) Integration Technology\", Proc. ISQED, 2007","title":"Inter-strata Connection Characteristics and Signal Transmission in Three-dimensional (3D) Integration Technology","context":[{"sec":"sec2b","text":" In [9], a more complex interface circuit is proposed for interconnecting multiple dies.","part":"1"}],"links":{"documentLink":"/document/4149098","pdfSize":"374KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"K. Kumagai , \"System-in-Silicon Architecture and its Application to H.264/AVC Motion Estimation for 1080HDTV\", Proc. ISSCC, 2006","title":"System-in-Silicon Architecture and its Application to H.264/AVC Motion Estimation for 1080HDTV","context":[{"sec":"sec2b","text":"Finally, [10] comes closest to our work.","part":"1"},{"sec":"sec3","text":" Finally, in scenario 4, we take advantage of the interconnect density of the TSVs, increasing the amount of I/O pins between DRAM and logic die (similar to [10]).","part":"1"}],"links":{"documentLink":"/document/1696226","pdfSize":"1722KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"B. Swinnen et al., \"Hybrid bonding\" in \"Wafer Level 3-D ICs Process Technology\", Springer (in print)","title":"Hybrid bonding","context":[{"sec":"sec2a","text":"The results in this paper are based on IMEC's 3D-SIC TSV technology [11].","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"P. Marchal et al., \"3D Technology Assessment: Path-finding the technology/Design Sweet-spot\" proc. IEEE, January 2009","title":"3D Technology Assessment: Path-finding the technology/Design Sweet-spot","context":[{"sec":"sec2a","text":" Electrical resistance and capacitance, based on TCAD simulations [12], is 40m\\$\\Omega\\$ and 38fF, respectively.","part":"1"}],"links":{"documentLink":"/document/4796274","pdfSize":"1354KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"\"Memory Power Consumption - DRAM IDD\", RAMpedia, 6 September 2008, \u3008http://www.rampedia.com/index.php/ae2a\u3009","title":"Memory Power Consumption - DRAM IDD","context":[{"sec":"sec4","text":"Memory vendors conventionally provide aggregated power numbers [13] along with standard formulas [14] to characterize their products' power consumption, as a function of the expected workload [15].","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"\"System power calculator\", Micron, 6 September 2008, \u3008http://www.micron.com/support/part-info/powercalc.aspx\u3009","title":"System power calculator","context":[{"sec":"sec4","text":"Memory vendors conventionally provide aggregated power numbers [13] along with standard formulas [14] to characterize their products' power consumption, as a function of the expected workload [15].","part":"1"},{"sec":"sec4a","text":" For the latter, we reuse the formulas presented in [14].","part":"1"},{"sec":"sec4a","text":" Finally, and again similar to [14], we de-rate these power figures with the usage statistics of the application under test.","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"Wang D. et al., \"DRAMsim: A memory-system simulator.\" SIGARCH Computer Architecture News, vol. 33, no. 4, pp. 100-107. September 2005.","title":"DRAMsim: A memory-system simulator","context":[{"sec":"sec4","text":"Memory vendors conventionally provide aggregated power numbers [13] along with standard formulas [14] to characterize their products' power consumption, as a function of the expected workload [15].","part":"1"}],"links":{},"refType":"biblio","id":"ref15"},{"order":"16","text":"B.Mei, et a;. \"ADRES: an architecture with tightly coupled VLIW processor and coarse-grained configurable matrix\", Proc. IEEE Conf. on Field-Programmable Logic and its Applications (FPL), Lisbon, Portugal, pp.61-70, Sep. 2003.","title":"ADRES: An architecture with tightly coupled VLIW processor and coarse-grained configurable matrix","context":[{"sec":"sec5a","text":" Particularly, in the context of this paper, we target a platform that consists of ADRES cores [16] as the primary processing unit, as it is very efficient when kernels have been optimized and mapped to run on the core.","part":"1"}],"refType":"biblio","id":"ref16"},{"order":"17","text":"R.Banakar, S.Steinke, B.Lee, M.Balakrishnan, P.Marwedel, \"Scratchpad memory: design alternative for cache on-chip memory in embedded systems\", Proc. on the tenth international symposium on Hardware/software codesign (CODES), pp.73-78, 2002.","title":"Scratchpad memory: Design alternative for cache on-chip memory in embedded systems","context":[{"sec":"sec5a","text":" These software controlled memory architectures are more energy efficient and therefore typically used in mobile applications [17][18].","part":"1"}],"links":{"documentLink":"/document/1003604","pdfSize":"333KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"L.Benini, A.Macii, E.Macii, M.Poncino, \"Synthesis of Application-Specific Memories for Power Optimization in Embedded Systems\", Proc. of the 37th conference on Design automation (DAC), Los Angeles, CA, USA, pp.300-303, 2006","title":"Synthesis of Application-Specific Memories for Power Optimization in Embedded Systems","context":[{"sec":"sec5a","text":" These software controlled memory architectures are more energy efficient and therefore typically used in mobile applications [17][18].","part":"1"}],"links":{"pdfSize":"417KB"},"refType":"biblio","id":"ref18"}],"articleNumber":"5090797","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"System-level power/performance evaluation of 3D stacked DRAMs for mobile applications","publisher":"IEEE","displayDocTitle":"System-level power/performance evaluation of 3D stacked DRAMs for mobile applications","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090797/","htmlAbstractLink":"/document/5090797/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090797","openAccessFlag":"F","title":"System-level power/performance evaluation of 3D stacked DRAMs for mobile applications","contentTypeDisplay":"Conferences","mlTime":"PT0.19491S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090798,"references":[{"order":"1","text":"L. Chang et al., \"Stable sram cell design for the 32 nm node and beyond,\" VLSI Technology, 2005. Digest of Technical Papers. 2005 Symposium on, pp. 128-129, 14-16 June 2005.","title":"Stable sram cell design for the 32 nm node and beyond","context":[{"sec":"sec1","text":" Reducing the typical dimensions and the supply voltage for SRAM memories degrades the cell stability [1].","part":"1"}],"links":{"documentLink":"/document/1469239","pdfSize":"665KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"S. Jain and P. Agarwal, \"A low leakage and snm free sram cell design in deep sub micron cmos technology,\" VLSI Design, 2006. Held jointly with 5th International Conference on Embedded Systems and Design., 19th International Conference on, p. 4, 3-7 Jan. 2006.","title":"A low leakage and snm free sram cell design in deep sub micron cmos technology","context":[{"sec":"sec1","text":" Several solutions have been investigated to reduce this issue, from changing the cell topology [2] [3] [4] to modifying the peripheral architecture [5].","part":"1"}],"links":{"documentLink":"/document/1581501","pdfSize":"247KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"N. Verma and A. Chandrakasan, \"A 65nm 8t sub-vt sram employing sense-amplifier redundancy,\" Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International, pp. 328-606, 11-15 Feb. 2007.","title":"A 65nm 8t sub-vt sram employing sense-amplifier redundancy","context":[{"sec":"sec1","text":" Several solutions have been investigated to reduce this issue, from changing the cell topology [2] [3] [4] to modifying the peripheral architecture [5].","part":"1"}],"links":{"documentLink":"/document/4242398","pdfSize":"487KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Noguchi et al., \"A 10t non-precharge two-port sram for 74% power reduction in video processing,\" VLSI, 2007. ISVLSI '07. IEEE Computer Society Annual Symposium on, pp. 107-112, 9-11 March 2007.","title":"A 10t non-precharge two-port sram for 74% power reduction in video processing","context":[{"sec":"sec1","text":" Several solutions have been investigated to reduce this issue, from changing the cell topology [2] [3] [4] to modifying the peripheral architecture [5].","part":"1"}],"links":{"documentLink":"/document/4208902","pdfSize":"358KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"S. Cosemans, W. Dehaene, and F. Catthoor, \"A low power embedded sram for wireless applications,\" Solid-State Circuits Conference, 2006. ESSCIRC 2006. Proceedings of the 32nd European, pp. 291-294, Sept. 2006.","title":"A low power embedded sram for wireless applications","context":[{"sec":"sec1","text":" Several solutions have been investigated to reduce this issue, from changing the cell topology [2] [3] [4] to modifying the peripheral architecture [5].","part":"1"},{"sec":"sec1","text":" This can be achieved by using techniques that are being developed for SRAM [5], i.e. a finer granularity matrix subdivision, as shown in figure 1.","part":"1"}],"links":{"documentLink":"/document/4099761","pdfSize":"174KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"J. Barth et al., \"A 500mhz random cycle 1.5ns-latency, soi embedded dram macro featuring a 3t micro sense amplifier,\" Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International, pp. 486-617, 11-15 Feb. 2007.","title":"A 500mhz random cycle 1.5ns-latency, soi embedded dram macro featuring a 3t micro sense amplifier","context":[{"sec":"sec1","text":" Embedded DRAM (eDRAM) has been proposed for large memory arrays. eDRAM clock speed and access time have been improved to match the SRAM typical behavior [6].","part":"1"}],"links":{"documentLink":"/document/4242477","pdfSize":"3059KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"M. Kawano, \"A 3d packaging technology for high-density stacked dram,\" VLSI Technology, Systems and Applications, 2007. VLSI-TSA 2007. International Symposium on, pp. 1-2, 23-25 April 2007.","title":"A 3d packaging technology for high-density stacked dram","context":[{"sec":"sec1","text":"3D interconnect enables the use of heterogeneous technologies on the same chip. 3D vias are typically smaller and have less parasitic capacitance than off-chip connections [7].","part":"1"}],"links":{"documentLink":"/document/4239489","pdfSize":"2124KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Y.-F. Tsai, F. Wang, Y. Xie, N. Vijaykrishnan, and M. J. Irwin, \"Design space exploration for 3-d cache,\" Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 16, no. 4, pp. 444-455, April 2008.","title":"Design space exploration for 3-d cache","context":[{"sec":"sec1","text":" Such systems have already been studied in [8] [9], with stacks of an SRAM matrix on top of a logic layer.","part":"1"}],"links":{"documentLink":"/document/4456350","pdfSize":"1996KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"K. Puttaswamy and G. Loh, \"Implementing caches in a 3d technology for high performance processors,\" Computer Design: VLSI in Computers and Processors, 2005. ICCD 2005. Proceedings. 2005 IEEE International Conference on, pp. 525-532, 2-5 Oct. 2005.","title":"Implementing caches in a 3d technology for high performance processors","context":[{"sec":"sec1","text":" Such systems have already been studied in [8] [9], with stacks of an SRAM matrix on top of a logic layer.","part":"1"}],"links":{"documentLink":"/document/1524203","pdfSize":"1469KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"S. Cosemans, W. Dehaene, and F. Catthoor, \"A 3.6pj/access 480mhz, 128kbit on-chip sram with 850mhz boost mode in 90nm cmos with tunable sense amplifiers to cope with variability,\" Solid-State Circuits Conference, 2008. ESSCIRC 2008., Sept. 2008.","title":"A 3.6pj/access 480mhz, 128kbit on-chip sram with 850mhz boost mode in 90nm cmos with tunable sense amplifiers to cope with variability","context":[{"sec":"sec2","text":" It is based on the SRAM memory described in [10], which focuses on reducing the active energy per bit, while operating at a reasonable speed.","part":"1"},{"sec":"sec4","text":"All the results are compared here against the equivalent SRAM matrix, presented in [10].","part":"1"}],"links":{"documentLink":"/document/4681846","pdfSize":"464KB"},"refType":"biblio","id":"ref10"}],"articleNumber":"5090798","formulaStrippedArticleTitle":"A novel DRAM architecture as a low leakage alternative for SRAM caches in a 3D interconnect context.","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5090798/","displayDocTitle":"A novel DRAM architecture as a low leakage alternative for SRAM caches in a 3D interconnect context.","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5090798/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5090798","openAccessFlag":"F","title":"A novel DRAM architecture as a low leakage alternative for SRAM caches in a 3D interconnect context.","contentTypeDisplay":"Conferences","mlTime":"PT0.201677S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090829,"references":[{"order":"1","text":"P. Belanovic andM. Rupp. Automated Floating-point to Fixed-point Conversion with the Fixify Environment. In Proc. International Workshop on Rapid System Prototyping, pages 172-178, 2005.","title":"Automated Floating-point to Fixed-point Conversion with the Fixify Environment","context":[{"sec":"sec2","text":" Approaches including [1], [8] seek to determine the range of intermediate variables by direct simulation while [13] creates a new system related to the difference between the infinite and reduced precision systems, reducing the volume of simulation data which must be applied.","part":"1"}],"links":{"documentLink":"/document/1509449","pdfSize":"133KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"S. Boyd and L. Vandenberghe. Convex Optimization. Cambridge University Press, 2004.","title":"Convex Optimization","context":[{"sec":"sec2","text":" While relaxation to a convex problem is a common technique for solving some nonconvex optimization problems [2], the resulting formulation for some scientific calculations can be extremely illconditioned, leading once more to resource over-allocation.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1017/CBO9780511804441"},"refType":"biblio","id":"ref2"},{"order":"3","text":"R. L. Burden and J. D. Faires. Numerical Analysis, 7th Edition. Brooks Cole, 2000.","title":"Numerical Analysis","context":[{"sec":"sec6d","text":" The dividend and divisor polynomials from 4.4 (\\$z_{1}\\$ and \\$z_{2}\\$) were expanded in intermediate steps using Horner's method [3] to reflect a potential hardware implementation.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"C. Fang, R. Rutenbar, and T. Chen. Fast, Accurate Static Analysis for Fixed-point Finite-precision Effects in DSP Designs. In Proc. International Conference on Computer Aided Design (ICCAD), pages 275-282, 2003.","title":"Fast, Accurate Static Analysis for Fixed-point Finite-precision Effects in DSP Designs","context":[{"sec":"sec2","text":" [4], [10]) and non-affine operations are replaced with an affine approximation often including introduction of a new variable (consult [7] for a summary of approximations used for common non-affine operations).","part":"1"},{"sec":"sec2","text":" As [4] points out, this scenario is rare in DSP, accounting in part for the success of AA in DSP however it occurs frequently in scientific calculations.","part":"1"},{"sec":"sec4","text":" [4], [6], [10]) have had more success in precision analysis over range analysis largely because precision analysis deals with small ranges, over which affine approximations are usually sufficiently reliable.","part":"1"},{"sec":"sec4c","text":"As discussed in Section 2, non-affine functions with high curvature cause problems for AA, and while these are rare in the context of DSP (as confirmed by [4]) they occur frequently in scientific computing.","part":"1"}],"links":{"pdfSize":"530KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"M. Franzle and C. Herde. HySAT: An Efficient Proof Engine for Bounded Model Checking of Hybrid Systems. Formal Methods in System Design, 30(3):178-198, June 2007.","title":"HySAT: An Efficient Proof Engine for Bounded Model Checking of Hybrid Systems","context":[{"sec":"sec6","text":" Experiments were carried out on 1.5 GHz Pentium 4 with 512 MB of RAM running Gentoo Linux, using the freely available HySAT implementation [5], [15] as the core SMT solver.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/s10703-006-0031-0"},"refType":"biblio","id":"ref5"},{"order":"6","text":"D.-U. Lee, A. Gaffar, R. Cheung, O. Mencer, W. Luk, and G. Constantinides. Accuracy-Guaranteed Bit-Width Optimization. IEEE Transactions on Computer-Aided Design, 25(10):1990-2000, October 2006.","title":"Accuracy-Guaranteed Bit-Width Optimization","context":[{"sec":"sec2","text":" A large volume of work exists targeted at determining range and precision in the context of both digital signal processing (DSP) and embedded systems, a good summary of which is provided by [6].","part":"1"},{"sec":"sec4","text":" Existing analytical techniques (e.g. [4], [6], [10]) have had more success in precision analysis over range analysis largely because precision analysis deals with small ranges, over which affine approximations are usually sufficiently reliable.","part":"1"}],"links":{"documentLink":"/document/1677685","pdfSize":"370KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"J. Lopez, C. Carreras, and O. Nieto-Taladriz. Improved Interval-Based Characterization of Fixed-Point LTI Systems With Feedback Loops. IEEE Transactions on Computer Aided Design, 26(11):1923-1933, November 2007.","title":"Improved Interval-Based Characterization of Fixed-Point LTI Systems With Feedback Loops","context":[{"sec":"sec2","text":"In order to combat this, affine arithmetic (AA) has arisen which keeps track (linearly) of interdependencies between variables (e.g. [4], [10]) and non-affine operations are replaced with an affine approximation often including introduction of a new variable (consult [7] for a summary of approximations used for common non-affine operations).","part":"1"}],"links":{"documentLink":"/document/4352008","pdfSize":"402KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"A. Mallik, D. Sinha, P. Banerjee, and H. Zhou. Low-Power Optimization by Smart Bit-Width Allocation in a SystemC-Based ASIC Design Environment. IEEE Transactions on Computer-Aided Design, pages 447-455, March 2007.","title":"Low-Power Optimization by Smart Bit-Width Allocation in a SystemC-Based ASIC Design Environment","context":[{"sec":"sec2","text":" Approaches including [1], [8] seek to determine the range of intermediate variables by direct simulation while [13] creates a new system related to the difference between the infinite and reduced precision systems, reducing the volume of simulation data which must be applied.","part":"1"}],"links":{"documentLink":"/document/4100754","pdfSize":"490KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"R. Moore. Interval Analysis. Prentice Hall, 1966.","title":"Interval Analysis","context":[{"sec":"sec2","text":" An obvious analytical approach to the problem is known as range or interval arithmetic (IA) [9], which establishes worst-case bounds on each intermediate step of the calculation by establishing worst-case bounds on individual operations.","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"W. Osborne, R. Cheung, J. Coutinho, W. Luk, and O. Mencer. Automatic Accuracy-Guaranteed Bit-Width Optimization for Fixed and Floating-Point Systems. In Proc. International Conference on Field Programmable Logic and Applications (FPL), pages 617-620, 2007.","title":"Automatic Accuracy-Guaranteed Bit-Width Optimization for Fixed and Floating-Point Systems","context":[{"sec":"sec2","text":"In order to combat this, affine arithmetic (AA) has arisen which keeps track (linearly) of interdependencies between variables (e.g. [4], [10]) and non-affine operations are replaced with an affine approximation often including introduction of a new variable (consult [7] for a summary of approximations used for common non-affine operations).","part":"1"},{"sec":"sec4","text":" Existing analytical techniques (e.g. [4], [6], [10]) have had more success in precision analysis over range analysis largely because precision analysis deals with small ranges, over which affine approximations are usually sufficiently reliable.","part":"1"}],"links":{"documentLink":"/document/4380730","pdfSize":"754KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"K. Sano, T. Iizuka, and S. Yamamoto. Systolic Architecture for Computational Fluid Dynamics on FPGAs. In Proc. International Symposium on Field-Programmable Custom Computing Machines, pages 107-116, 2007.","title":"Systolic Architecture for Computational Fluid Dynamics on FPGAs","context":[{"sec":"sec1","text":" Notable examples of applications presently undergoing active research include molecular dynamics simulations [12] and computational fluid dynamics [11].","part":"1"}],"links":{"documentLink":"/document/4297248","pdfSize":"523KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"R. Scrofano, M. Gokhale, F. Trouw, and V. Prasanna. Accelerating Molecular Dynamics Simulations with Reconfigurable Computers. IEEE Transactions on Parallel and Distributed Systems, 19(6):764-778, June 2008.","title":"Accelerating Molecular Dynamics Simulations with Reconfigurable Computers","context":[{"sec":"sec1","text":" Notable examples of applications presently undergoing active research include molecular dynamics simulations [12] and computational fluid dynamics [11].","part":"1"}],"links":{"documentLink":"/document/4359457","pdfSize":"1910KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"C. Shi and R. Brodersen. An Automated Floating-point to Fixed-point Conversion Methodology. In Proc. International Conference on Acoustics, Speech, and Signal Processing (ICASSP), pages 529-532, 2003.","title":"An Automated Floating-point to Fixed-point Conversion Methodology","context":[{"sec":"sec2","text":" Approaches including [1], [8] seek to determine the range of intermediate variables by direct simulation while [13] creates a new system related to the difference between the infinite and reduced precision systems, reducing the volume of simulation data which must be applied.","part":"1"}],"links":{"documentLink":"/document/1202420","pdfSize":"282KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"T. Todman, G. Constantinides, S. Wilton, O. Mencer, W. Luk, and P. Cheung. Reconfigurable Computing: Architectures and Design Methods. IEE Proceedings - Computers and Digital Techniques, pages 193-207, March 2005.","title":"Reconfigurable Computing: Architectures and Design Methods","context":[{"sec":"sec1","text":" This level of performance without the cost associated with producing an ASIC has stimulated interest in reconfigurable hardware acceleration platforms (see [14] for a comprehensive survey of architectures and design methods).","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ip-cdt:20045086","pdfSize":"859KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"University of Oldenburg. HySAT Download. http://hysat.informatik.uni- oldenburg.de/26273.html.","title":"HySAT Download","context":[{"sec":"sec6","text":" Experiments were carried out on 1.5 GHz Pentium 4 with 512 MB of RAM running Gentoo Linux, using the freely available HySAT implementation [5], [15] as the core SMT solver.","part":"1"}],"refType":"biblio","id":"ref15"}],"articleNumber":"5090829","formulaStrippedArticleTitle":"Finite Precision bit-width allocation using SAT-Modulo Theory","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5090829/","displayDocTitle":"Finite Precision bit-width allocation using SAT-Modulo Theory","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5090829/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5090829","openAccessFlag":"F","title":"Finite Precision bit-width allocation using SAT-Modulo Theory","contentTypeDisplay":"Conferences","mlTime":"PT0.281618S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090831,"references":[{"order":"1","text":"T. J\u00e4rvinen, P. Salmela, H. Sorokin, and J. Takala, \"Stride permutation networks for array processors,\" in Proc. IEEE Intl. Conf. on Application-Specific Systems, Architectures and Processors, 2004.","title":"Stride permutation networks for array processors","context":[{"sec":"sec1","text":" For example, [1] gives a method to design streaming implementations of one family of permutations called stride permutations. [2] expands on this significantly, but its technique is still not general; its method only applies to a specific family of permutations, and only when \\$n\\$ and \\$w\\$ are powers of two.","part":"1"},{"sec":"sec7","text":" Other approaches (e.g., [1]) consider streaming implementations of a specific family (stride permutations). [12] builds streaming permutation structures using a register allocation method, resulting in a large number of individual registers connected with switches or multiplexers.","part":"1"}],"links":{"documentLink":"/document/1342486","pdfSize":"400KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"M. P\u00fcschel, P. A. Milder, and J. C. Hoe, \"Permuting streaming data using RAMs,\" Journal of the ACM, in press.","title":"Permuting streaming data using RAMs","context":[{"sec":"sec1","text":" [2] expands on this significantly, but its technique is still not general; its method only applies to a specific family of permutations, and only when \\$n\\$ and \\$w\\$ are powers of two.","part":"1"},{"sec":"sec6a3","text":"In order to provide a reference point for comparison, we can compare our designs to [2], which describes a method for generating streaming permutation circuits for a subset of all permutations and streaming widths.33[2] is only able to perform permutations that arise from invertible mappings on the bit representations of the indices, such as the bit reversal or stride permutations.","part":"1"},{"sec":"sec6a3","text":" Of the \\$n!\\$ possible permutations on points, [2] is able to perform \\$(2^{m}-1)(2^{m}-2)-\\ldots(\\overline{2}^{m}-2^{m-1\\backslash }\\$, where \\$n=2^{m}\\$ and only when \\$n\\$ and \\$w\\$ are powers of two.","part":"1"},{"sec":"sec6a3","text":" The designs produced by [2] utilize one memory array with interconnection networks at its inputs and outputs; both networks are optimized for the specific permutation considered.","part":"1"},{"sec":"sec6a3","text":" For many problems, [2] is able to produce designs with the optimum address logic and switching network (given the assumed architecture).","part":"1"},{"sec":"fn3","text":"[2] is only able to perform permutations that arise from invertible mappings on the bit representations of the indices, such as the bit reversal or stride permutations.","type":"footnote"},{"sec":"fn3","text":" Of the \\$n!\\$ possible permutations on points, [2] is able to perform \\$(2^{m}-1)(2^{m}-2)-\\ldots(\\overline{2}^{m}-2^{m-1\\backslash }\\$, where \\$n=2^{m}\\$ and only when \\$n\\$ and \\$w\\$ are powers of two.","type":"footnote"},{"sec":"sec6a3","text":"However, the technique in [2] is only applicable to a small subset of streaming permutations.","part":"1"},{"sec":"sec6a3","text":" Our goal is not to improve on [2]'s cost/performance tradeoff; we use it as a way to measure the added costs incurred by moving to our general structure.","part":"1"},{"sec":"sec6a3","text":"The area required by the designs in [2] depends on the permutation being performed (as well as the permutation size and streaming width).","part":"1"},{"sec":"sec6a3","text":" So, we compare against designs for two permutations: the stride-by-two permutation, which is in the class of least expensive problems supported by [2], and the bit reversal permutation, which is in the class of most expensive problems.","part":"1"},{"sec":"sec6a3","text":" However, we see that as \\$w\\$ increases, the amount of slices and BRAM required for our general method increases more quickly than those from [2].","part":"1"},{"sec":"sec7","text":" As discussed in Section VI, [2] provides a generation technique for a subset of streaming permutations.","part":"1"}],"links":{},"refType":"biblio","id":"ref2"},{"order":"3","text":"P. A. Milder, F. Franchetti, J. C. Hoe, and M. P\u00fcschel, \"Formal datapath representation and manipulation for implementing DSP transforms,\" in Proc. Design Automation Conference, 2008.","title":"Formal datapath representation and manipulation for implementing DSP transforms","context":[{"sec":"sec1","text":" The streaming permutation structures we describe in this paper enable the design and generation of a wide variety of hardware implementations of these transforms (e.g., [3]).","part":"1"}],"links":{"documentLink":"/document/4555848","pdfSize":"336KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"K. Y. Lee, \"On the rearrangeability of 2(log n)-1 stage permutation networks,\" IEEE Transactions on Computers, vol. 34, no. 5, pp. 412-425, May 1985.","title":"On the rearrangeability of 2(log n)-1 stage permutation networks","context":[{"sec":"sec3","text":" When \\$w\\$ is a power of two, this network can be built as explained in [4], [5].","part":"1"},{"sec":"sec5","text":" Recall, we use \\$R\\$ and \\$W\\$ to denote the collection of addresses for \\$M_{0}\\$ and \\$M_{1}\\$, respectively. \\$L=(Q_{0}, \\ldots, Q_{n/w-1})\\$ represents the list of permutations that the connection network must perform, and \\$T\\$ represents the configuration bits associated with each permutation in \\$L\\$ (computed using the methods in [4], [5]).","part":"1"}],"links":{"documentLink":"/document/1676581","pdfSize":"3073KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"A. Waksman, \"A permutation network.\" Journal of the ACM, vol. 15, no. 1, pp. 159-163, 1968.","title":"A permutation network","context":[{"sec":"sec3","text":" When \\$w\\$ is a power of two, this network can be built as explained in [4], [5].","part":"1"},{"sec":"sec5","text":" Recall, we use \\$R\\$ and \\$W\\$ to denote the collection of addresses for \\$M_{0}\\$ and \\$M_{1}\\$, respectively. \\$L=(Q_{0}, \\ldots, Q_{n/w-1})\\$ represents the list of permutations that the connection network must perform, and \\$T\\$ represents the configuration bits associated with each permutation in \\$L\\$ (computed using the methods in [4], [5]).","part":"1"}],"links":{},"refType":"biblio","id":"ref5"},{"order":"6","text":"N. McKeown, A. Mekkittikul, V. Anantharam, and J. Walrand, \"Achieving 100% throughput in an input-queued switch,\" IEEE Transactions on Communications, vol. 47, no. 8, August 1999.","title":"Achieving 100% throughput in an input-queued switch","context":[{"sec":"sec3a7","text":"The datapath we describe can be viewed as an extension of a structure from a different domain: the input-buffered crossbar switch [6], [7], [8].","part":"1"},{"sec":"sec7","text":"As discussed previously, the structure we consider in this paper and our mathematical approach are related to the input-buffered crossbar switch [6], [7], [8], which is able to perform network switching with minimum throughput guarantees.","part":"1"},{"sec":"sec7","text":" Others approach the problem in different ways, e.g., as a bipartite matching problem [6].","part":"1"}],"links":{"documentLink":"/document/780463","pdfSize":"241KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"S. Li and N. Ansari, \"Input-queued switching with QoS guarantees,\" in Proc. INFOCOM (Joint Conference of the IEEE Computer and Communications Societies), 1999.","title":"Input-queued switching with QoS guarantees","context":[{"sec":"sec3a7","text":"The datapath we describe can be viewed as an extension of a structure from a different domain: the input-buffered crossbar switch [6], [7], [8].","part":"1"},{"sec":"sec7","text":"As discussed previously, the structure we consider in this paper and our mathematical approach are related to the input-buffered crossbar switch [6], [7], [8], which is able to perform network switching with minimum throughput guarantees.","part":"1"},{"sec":"sec7","text":" Some approaches use a technique similar to ours, where the mapping from input to output ports is represented as a matrix that is then decomposed [7], [8].","part":"1"}],"links":{"documentLink":"/document/751671","pdfSize":"773KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"C.-S. Chang, W.-J. Chen, and H.-Y. Huang, \"Birkhoff-von Neumann input-buffered crossbar switches for guaranteed-rate services,\" IEEE Transactions on Communications, vol. 49, no. 7, January 2001.","title":"Birkhoff-von Neumann input-buffered crossbar switches for guaranteed-rate services","context":[{"sec":"sec3a7","text":"The datapath we describe can be viewed as an extension of a structure from a different domain: the input-buffered crossbar switch [6], [7], [8].","part":"1"},{"sec":"sec4","text":"Because the structure proposed in this paper is an extension of the input buffered crossbar switch, our solution for mapping a permutation to the proposed datapath is similar to some approaches used in scheduling the crossbar switch (in particular, [8]).","part":"1"},{"sec":"sec7","text":"As discussed previously, the structure we consider in this paper and our mathematical approach are related to the input-buffered crossbar switch [6], [7], [8], which is able to perform network switching with minimum throughput guarantees.","part":"1"},{"sec":"sec7","text":" Some approaches use a technique similar to ours, where the mapping from input to output ports is represented as a matrix that is then decomposed [7], [8].","part":"1"}],"links":{"documentLink":"/document/935153","pdfSize":"68KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"D. Kocombining double acute accentnig, \"\u00dcber Graphen und ihre Anwendung auf Determinantentheorie und Mengenlehre,\" Mathematische Annalen, vol. 77, pp. 453-465, 1915-1916.","context":[{"sec":"sec4","text":"Proof This follows from [9], where it is proven that any semimagic square can be decomposed into a sum of permutation matrices.","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"D. B. Leep and G. Myerson, \"Marriage, magic, and solitaire,\" American Mathematical Monthly, vol. 106, no. 5, pp. 419-429, 1999.","title":"Marriage, magic, and solitaire","context":[{"sec":"sec4","text":"Proof [10] gives an upper bound of \\$w^{2}-2w+2\\$ permutations.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.2307/2589146"},"refType":"biblio","id":"ref10"},{"order":"11","text":"M. Hall, Jr., Combinatorial Theory. Wiley-Interscience, 1986.","title":"Combinatorial Theory","context":[{"sec":"sec5","text":" This can be accomplished in several ways: using a brute force algorithm, mapping the problem to a satisfiability problem, or using an algorithm based on systems of distinct representatives (e.g., [11, Ch. 5]).","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/9781118032862"},"refType":"biblio","id":"ref11"},{"order":"12","text":"K. K. Parhi, \"Systematic synthesis of DSP data format converters using life-time analysis and forward-backward register allocation,\" IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 39, no. 7, pp. 423-440, 1992.","title":"Systematic synthesis of DSP data format converters using life-time analysis and forward-backward register allocation","context":[{"sec":"sec7","text":" [12] builds streaming permutation structures using a register allocation method, resulting in a large number of individual registers connected with switches or multiplexers.","part":"1"}],"links":{"documentLink":"/document/160168","pdfSize":"1321KB"},"refType":"biblio","id":"ref12"}],"articleNumber":"5090831","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Automatic generation of streaming datapaths for arbitrary fixed permutations","publisher":"IEEE","htmlAbstractLink":"/document/5090831/","displayDocTitle":"Automatic generation of streaming datapaths for arbitrary fixed permutations","htmlLink":"/document/5090831/","isStaticHtml":true,"isConference":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090831","openAccessFlag":"F","title":"Automatic generation of streaming datapaths for arbitrary fixed permutations","contentTypeDisplay":"Conferences","mlTime":"PT0.218591S","lastupdate":"2021-11-07","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090832,"references":[{"order":"1","text":"P. Graham et al., \"Consequences and categories of SRAM FPGA configuration SEUs\", MAPLD'03","context":[{"sec":"sec1","text":"SRAM-based FPGA devices are becoming more sensitive to soft errors due to shrinking feature size, high density, and lower operating voltages [1] \u2013 [4].","part":"1"},{"sec":"sec1","text":" SRAM-based FPGAs are rather more vulnerable to SEUs than their ASIC counterparts [1] \u2013 [4].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"P. Bernardi et al., \"On the evaluation of SEU sensitiveness in SRAM-based FPGAs\", IOLTS'04","context":[{"sec":"sec1","text":"SRAM-based FPGA devices are becoming more sensitive to soft errors due to shrinking feature size, high density, and lower operating voltages [1] \u2013 [2][4].","part":"1"},{"sec":"sec1","text":" SRAM-based FPGAs are rather more vulnerable to SEUs than their ASIC counterparts [1] \u2013 [2][4].","part":"1"},{"sec":"sec1","text":"The capability of TMR for FPGA designs in tolerating SEUs has been studied in [2] \u2013 [4].","part":"1"},{"sec":"sec1","text":" In fact, 10% of SEUs that affect configuration bits of routing resources produce multiple errors that TMR is not able to filter out [2] \u2013 [4].","part":"1"},{"sec":"sec1","text":" It is difficult to contain errors within a single replica of TMR at physical design stage, especially when the replicas are placed too close to each other, where SEU-caused bridging faults between the TMR modules do not guarantee correctness of the TMR design under SEU [2] \u2013 [4].","part":"1"},{"sec":"sec1","text":"While several related works focus on analysis and removal of such TMR breaches in FPGAs in physical design stages [2], [3], [4], [15], [16], we extend the concept of containment of SEUs within a single TMR replica to high level synthesis stage.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"G. Swift et al., \"single-event upset susceptibility testing of the Xilinx Virtex II FPGA\", MAPLD'02","context":[{"sec":"sec1","text":"SRAM-based FPGA devices are becoming more sensitive to soft errors due to shrinking feature size, high density, and lower operating voltages [1] \u2013 [3][4].","part":"1"},{"sec":"sec1","text":" SRAM-based FPGAs are rather more vulnerable to SEUs than their ASIC counterparts [1] \u2013 [3][4].","part":"1"},{"sec":"sec1","text":"The capability of TMR for FPGA designs in tolerating SEUs has been studied in [2] \u2013 [3][4].","part":"1"},{"sec":"sec1","text":" In fact, 10% of SEUs that affect configuration bits of routing resources produce multiple errors that TMR is not able to filter out [2] \u2013 [3][4].","part":"1"},{"sec":"sec1","text":" It is difficult to contain errors within a single replica of TMR at physical design stage, especially when the replicas are placed too close to each other, where SEU-caused bridging faults between the TMR modules do not guarantee correctness of the TMR design under SEU [2] \u2013 [3][4].","part":"1"},{"sec":"sec1","text":"While several related works focus on analysis and removal of such TMR breaches in FPGAs in physical design stages [2], [3], [4], [15], [16], we extend the concept of containment of SEUs within a single TMR replica to high level synthesis stage.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"N. Rollins et al., \"evaluating TMR techniques in the presence of single event upsets\", MAPLD'03","context":[{"sec":"sec1","text":"SRAM-based FPGA devices are becoming more sensitive to soft errors due to shrinking feature size, high density, and lower operating voltages [1] \u2013 [4].","part":"1"},{"sec":"sec1","text":" SRAM-based FPGAs are rather more vulnerable to SEUs than their ASIC counterparts [1] \u2013 [4].","part":"1"},{"sec":"sec1","text":"The capability of TMR for FPGA designs in tolerating SEUs has been studied in [2] \u2013 [4].","part":"1"},{"sec":"sec1","text":" In fact, 10% of SEUs that affect configuration bits of routing resources produce multiple errors that TMR is not able to filter out [2] \u2013 [4].","part":"1"},{"sec":"sec1","text":" It is difficult to contain errors within a single replica of TMR at physical design stage, especially when the replicas are placed too close to each other, where SEU-caused bridging faults between the TMR modules do not guarantee correctness of the TMR design under SEU [2] \u2013 [4].","part":"1"},{"sec":"sec1","text":"While several related works focus on analysis and removal of such TMR breaches in FPGAs in physical design stages [2], [3], [4], [15], [16], we extend the concept of containment of SEUs within a single TMR replica to high level synthesis stage.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"M. C. Golumbic, \"Algorithmic graph theory and perfect graphs\" Algorithmic graph Theory and perfect graphs\" , 2nd ed., Elsevier, 2004","title":"Algorithmic graph theory and perfect graphs","context":[{"sec":"sec4d","text":" Since the conflict graph modeling the conflicts between operations is an Interval graph [5], and polynomial-time algorithms such as Left-edge algorithm [6], can be employed to solve resource binding problem optimally.","part":"1"},{"sec":"sec4d","text":" In Figure 3.b, the corresponding conflict graph contains a cordless cycle of length four that makes the graph non-interval [5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"G. De Micheli, \"Synthesis and optimization of digital circuits\", McGraw-Hill, 1994","title":"Synthesis and optimization of digital circuits","context":[{"sec":"sec4d","text":" Since the conflict graph modeling the conflicts between operations is an Interval graph [5], and polynomial-time algorithms such as Left-edge algorithm [6], can be employed to solve resource binding problem optimally.","part":"1"},{"sec":"sec6","text":" We have implemented list scheduling algorithm [6], which minimizes the number of resources in the design under minimum latency.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"H. Murata et al., \"VLSI module placement based on rectangle-packing by the sequence pair\", IEE Trans. on CAD, vol. 15(12), pp. 1518-1524, 1996","title":"VLSI module placement based on rectangle-packing by the sequence pair","context":[{"sec":"sec5","text":" Many floorplanners use simulated annealing framework It has been shown in [7], [8], sequence pair representation is an efficient and suitable representation that allows effective traversals of the solution space through simple moves/cost calculations using simulated annealing engines.","part":"1"},{"sec":"sec5","text":" In other words, every two blocks constrain each other in either horizontal or vertical direction [7].","part":"1"},{"sec":"sec5","text":"In order to realize the actual layout a sequence pair represents in the minimum area possible, a simple algorithm has been proposed in [7], which computes the X-locations and Y-locations of the blocks independently using the horizontal (H) and vertical (V) constraint graphs obtained from the sequence pair.","part":"1"}],"links":{"documentLink":"/document/552084","pdfSize":"204KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"S. N. Adya et al., \"Fixed-outline floorpalnning through better local search\", IEEE, Sept. 2001","context":[{"sec":"sec5","text":" Many floorplanners use simulated annealing framework It has been shown in [7], [8], sequence pair representation is an efficient and suitable representation that allows effective traversals of the solution space through simple moves/cost calculations using simulated annealing engines.","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"C.Carmichael et al., \"Correcting Single-Event-Upset through Virtex partial reconfiguration\", Xilinx application notes, XAPP216, 2000","title":"Correcting Single-Event-Upset through Virtex partial reconfiguration","context":[{"sec":"sec1","text":" Some techniques try to restore the correct value of such flips once an error has been detected [9].","part":"1"},{"sec":"sec2","text":"Several SEU mitigation techniques have focused on reconfiguring the faulty bits once a bit flip is observed [9], which try to restore the proper value of such bits as soon as possible.","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"Zarandi, et al. \"SEU-mitigation placement and routing algorithm and their impact in SRAM-based FPGAs\", ISQED'07","context":[{"sec":"sec2","text":" Other techniques try to lower the impact of such bit flips by lowering the susceptibility of figuration bits [10], [11], in which the physical design stage reduces the total number of susceptible configuration bits.","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"S. Golshan et al., \"Single-Event-Upset (SEU) awareness in FPGA routing\", DAC'07","context":[{"sec":"sec2","text":" Other techniques try to lower the impact of such bit flips by lowering the susceptibility of figuration bits [10], [11], in which the physical design stage reduces the total number of susceptible configuration bits.","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"R. Karri, et al., \"time-constrained scheduling during high-level synthesis of fault-secure VLSI digital signal processors\", IEE Trans. On Reliability, Sep. 1996","title":"time-constrained scheduling during high-level synthesis of fault-secure VLSI digital signal processors","context":[{"sec":"sec1","text":" Others try to filter out the propagation of faults to the outputs of the circuit using modular redundancy methods [12] \u2013 [16].","part":"1"},{"sec":"sec2","text":"The analysis and application of modular redundancy hardening at different phases have been studied extensively in the last decade [12] \u2013 [16].","part":"1"},{"sec":"sec2","text":" High-level synthesis has been the focus of [12], [13].","part":"1"},{"sec":"sec2","text":" In [12], the authors proposed a behavioral synthesis tool to schedule tasks and insert voters into different regions of a data flow graph (DFG) based on their degree of fault observability while lowering the area overhead.","part":"1"}],"links":{"documentLink":"/document/536993","pdfSize":"1076KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"S. Woo et al., \"Task-scheduling strategies for reliable TMR controllers using task grouping and assignment\", IEE Trans. On Reliability, Dec. 2000","title":"Task-scheduling strategies for reliable TMR controllers using task grouping and assignment","context":[{"sec":"sec1","text":" Others try to filter out the propagation of faults to the outputs of the circuit using modular redundancy methods [12] \u2013 [13][16].","part":"1"},{"sec":"sec2","text":"The analysis and application of modular redundancy hardening at different phases have been studied extensively in the last decade [12] \u2013 [13][16].","part":"1"},{"sec":"sec2","text":" High-level synthesis has been the focus of [12], [13].","part":"1"},{"sec":"sec2","text":" In [13], the authors introduced new TMR task scheduling/binding strategies which target correlated as well as independent faults using markov models.","part":"1"}],"links":{"documentLink":"/document/922488","pdfSize":"158KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"B. Pratt et al., \"improving FPGA design robustness with partial TMR\", Reliability Physics Symposium Proceedings, 2006","title":"improving FPGA design robustness with partial TMR","context":[{"sec":"sec1","text":" Others try to filter out the propagation of faults to the outputs of the circuit using modular redundancy methods [12] \u2013 [14][16].","part":"1"},{"sec":"sec2","text":"The analysis and application of modular redundancy hardening at different phases have been studied extensively in the last decade [12] \u2013 [14][16].","part":"1"},{"sec":"sec2","text":"Unlike high-level design synthesis, modular redundancy techniques in placement and routing phases of FPGA designs often focus on small granularities (i.e. control logic blocks) [14], [15], [16].","part":"1"},{"sec":"sec2","text":" Partial TMR in FPGAs has been investigated in [14], which applies TMR selectively depending on their sensitivities against soft errors and the persistence of such errors once emerged.","part":"1"}],"links":{"documentLink":"/document/4017162","pdfSize":"2292KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"F. Lima, et al., \"on the optimal design of triple modular redundancy logic for SRAM-based FPGAs\", DATE'05","context":[{"sec":"sec1","text":" Others try to filter out the propagation of faults to the outputs of the circuit using modular redundancy methods [12] \u2013 [15][16].","part":"1"},{"sec":"sec1","text":"While several related works focus on analysis and removal of such TMR breaches in FPGAs in physical design stages [2], [3], [4], [15], [16], we extend the concept of containment of SEUs within a single TMR replica to high level synthesis stage.","part":"1"},{"sec":"sec2","text":"The analysis and application of modular redundancy hardening at different phases have been studied extensively in the last decade [12] \u2013 [15][16].","part":"1"},{"sec":"sec2","text":"Unlike high-level design synthesis, modular redundancy techniques in placement and routing phases of FPGA designs often focus on small granularities (i.e. control logic blocks) [14], [15], [16].","part":"1"}],"refType":"biblio","id":"ref15"},{"order":"16","text":"L. Sterpone, et al., \"a new reliability-oriented place and route algorithm for SRAM-based FPGAs\", IEEE Trans. On Computers, vol. 55, NO. 6, June 2006","title":"a new reliability-oriented place and route algorithm for SRAM-based FPGAs","context":[{"sec":"sec1","text":" Others try to filter out the propagation of faults to the outputs of the circuit using modular redundancy methods [12] \u2013 [16].","part":"1"},{"sec":"sec1","text":"While several related works focus on analysis and removal of such TMR breaches in FPGAs in physical design stages [2], [3], [4], [15], [16], we extend the concept of containment of SEUs within a single TMR replica to high level synthesis stage.","part":"1"},{"sec":"sec2","text":"The analysis and application of modular redundancy hardening at different phases have been studied extensively in the last decade [12] \u2013 [16].","part":"1"},{"sec":"sec2","text":"Unlike high-level design synthesis, modular redundancy techniques in placement and routing phases of FPGA designs often focus on small granularities (i.e. control logic blocks) [14], [15], [16].","part":"1"},{"sec":"sec2","text":" The closest related work to this paper is [16], where a new reliability-oriented place-and-route algorithm for SRAM-based FPGAs has been introduced.","part":"1"},{"sec":"sec3b","text":" The router is unable to do so unless sufficient white space is provided for the router to maneuver the nets of the modules of the same redundancy set [16].","part":"1"},{"sec":"sec3b","text":" If white space is accommodated between resources holding two operations of the same MR set, redundancy-aware physical design tools can handle the restrictions using the extra space provided [16].","part":"1"}],"links":{"documentLink":"/document/1628960","pdfSize":"1875KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"Express group at UCSB: http://express.ece.ucsb.edu/benchmark/","title":"Express group","context":[{"sec":"sec6","text":" The benchmarks used in our experiments are DSP and multimedia applications, widely used in high-level synthesis community [17].","part":"1"}],"refType":"biblio","id":"ref17"},{"order":"18","text":"http://www.openedatools.org/projects/umpack/","context":[{"sec":"sec6","text":"We have implemented our vulnerability-gap-aware floorplanner on top of UMpack [18], which is the successor of the popular academic floorplanner tool, Parquet.","part":"1"}],"refType":"biblio","id":"ref18"}],"articleNumber":"5090832","formulaStrippedArticleTitle":"SEU-aware resource binding for modular redundancy based designs on FPGAs","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5090832/","displayDocTitle":"SEU-aware resource binding for modular redundancy based designs on FPGAs","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5090832/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5090832","openAccessFlag":"F","title":"SEU-aware resource binding for modular redundancy based designs on FPGAs","contentTypeDisplay":"Conferences","mlTime":"PT0.270211S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090845,"references":[{"order":"1","text":"Altera Corporation, Stratix II Device Handbook, 2006.","title":"Stratix II Device Handbook","context":[],"refType":"biblio","id":"ref1"},{"order":"2","text":"Altera Corporation, DSP Builder User Guide, 2008","title":"User Guide","context":[],"refType":"biblio","id":"ref2"},{"order":"3","text":"Xilinx Corporation, System Generator User Guide, 2008.","title":"System Generator User Guide","context":[],"refType":"biblio","id":"ref3"},{"order":"4","text":"The MathWorks Corporation. Simulink. 7 Reference Guide, October 2008.","context":[],"refType":"biblio","id":"ref4"},{"order":"5","text":"A. Ling, D. Singh, and S. Brown, \"FPGA technology mapping: a study of optimality,\" DAC, 2005.","title":"FPGA technology mapping: A study of optimality","context":[],"links":{"documentLink":"/document/1510367","pdfSize":"1026KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"K. N. Lalgudi, M. C. Papaefthymiou, \"Delay: an efficient tool for retiming with realistic delay modeling\", DAC, 1995.","title":"Delay: An efficient tool for retiming with realistic delay modeling","context":[],"links":{},"refType":"biblio","id":"ref6"},{"order":"7","text":"J. Cortadella, M. Kishinevsky, B. Grundmann, \"Synthesis of synchronous elastic architectures\", DAC, 2006","title":"Synthesis of synchronous elastic architectures","context":[],"links":{"pdfSize":"5558KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Free Software Foundation , GNU Linear Programming Kit, 2008.","title":"Programming Kit","context":[],"refType":"biblio","id":"ref8"}],"articleNumber":"5090845","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Model Based Design needs high level synthesis - A collection of high level synthesis techniques to improve productivity and quality of results for model based electronic design","publisher":"IEEE","htmlAbstractLink":"/document/5090845/","displayDocTitle":"Model Based Design needs high level synthesis - A collection of high level synthesis techniques to improve productivity and quality of results for model based electronic design","isConference":true,"htmlLink":"/document/5090845/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090845","openAccessFlag":"F","title":"Model Based Design needs high level synthesis - A collection of high level synthesis techniques to improve productivity and quality of results for model based electronic design","contentTypeDisplay":"Conferences","mlTime":"PT0.080663S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090850,"references":[{"order":"1","text":"Ibe, E.; Kameyama, H.; Yahagi, Y.; Yamaguchi, H.; \"Single event effects as a reliability issue of IT infrastructure\", Information Technology and Applications, Third International Conference on. Volume 1, 4-7 July 2005.","title":"Single event effects as a reliability issue of IT infrastructure","context":[{"sec":"sec1","text":"Single Event Effects (SEEs) are caused by a single, energetic particle striking the silicon and depositing enough charge to modify the voltage of one or more transistor nodes [1] [2].","part":"1"}],"links":{"documentLink":"/document/1488864","pdfSize":"444KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Messenger, G. C.; \"Collection of Charge on Junction Nodes from Ion Tracks\", IEEE Transactions on Nuclear Science, Volume 29, Dec. 1982 Page(s):2024-2031.","title":"Collection of Charge on Junction Nodes from Ion Tracks","context":[{"sec":"sec1","text":"Single Event Effects (SEEs) are caused by a single, energetic particle striking the silicon and depositing enough charge to modify the voltage of one or more transistor nodes [1] [2].","part":"1"}],"links":{"documentLink":"/document/4336490","pdfSize":"1007KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"L. Sterpone and M. Violante, \"A new reliability-oriented place and route algorithm for SRAM-based FPGAs\", IEEE Transactions on Computers, Vol. 55, Issue 6, June, 2006, pp. 732-744.","title":"A new reliability-oriented place and route algorithm for SRAM-based FPGAs","context":[{"sec":"sec1","text":" SRAM-based FPGAs have been intensely investigated under SEE in last few years [3] [4] [5] [6].","part":"1"}],"links":{"documentLink":"/document/1628960","pdfSize":"1875KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"F. Lima Kanstensmidt, L. Sterpone, L. Carro, M. S. Reorda, \"On the optimal design of triple modular redundancy logic for SRAM-based FPGAs\", Design, Automation and Test in Europe, 2005, pp. 1290-1295, Vol. 2, 2005","title":"On the optimal design of triple modular redundancy logic for SRAM-based FPGAs","context":[{"sec":"sec1","text":" SRAM-based FPGAs have been intensely investigated under SEE in last few years [3] [4] [5] [6].","part":"1"}],"links":{"documentLink":"/document/1395771","pdfSize":"150KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"C. Carmichael, \"Triple Module Redundancy Design Techniques for Virtex FPGAs\", Xilinx Application Notes, XAPP197, 2001.","title":"Triple Module Redundancy Design Techniques for Virtex FPGAs, Xilinx","context":[{"sec":"sec1","text":" SRAM-based FPGAs have been intensely investigated under SEE in last few years [3] [4] [5] [6].","part":"1"},{"sec":"sec1","text":" Mitigations techniques have been proposed based on Triple Modular Redundancy (XTMR) [5] and scrubbing.","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"M. Berg, \"Fault Tolerance Implementation within SRAM-based FPGA design based upon the increased level of single event upset susceptibility\" , IOLTS, pp. 89-91, 2006.","title":"Fault Tolerance Implementation within SRAM-based FPGA design based upon the increased level of single event upset susceptibility","context":[{"sec":"sec1","text":" SRAM-based FPGAs have been intensely investigated under SEE in last few years [3] [4] [5] [6].","part":"1"}],"links":{"documentLink":"/document/1655525","pdfSize":"127KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"J.J. Wang, Sana Rezgui, Yinming Sun, Frank Hawley, Farid Issaq, Salman Kabir, Brian Cronquist, John McCollum, Hui Pan, and Richard Chan, \"A Novel Radiation-Tolerant Floating-Gate Configuration Cell for Flash-Based FPGA\", NSREC presentation, 2008.","title":"A Novel Radiation-Tolerant Floating-Gate Configuration Cell for Flash-Based FPGA","context":[{"sec":"sec1","text":" Related works [7] focus on SET propagation through the logic and the effects of these SET pulses and bit-flips in the application.","part":"1"},{"sec":"sec2","text":" Some experiments leaded on flash-based FPGAs shows the impact of TID effect on the floating gate reliability due to radiation-induced charge leakage [7][10].","part":"1"},{"sec":"sec2","text":" This CFG switch was presented in [7].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"Hutson, J. M.; Ramachandran, V.; Bhuva, B. L.; Zhu, X.; Schrimpf, R. D.; Amusan, O. A.; Massengill, L; \"Single Event-Induced Error Propagation Through Nominally-off Transmission Gates\", IEEE Transactions on Nuclear Science, Volume 53, Part 1, Dec. 2006 Page(s):3558-3562.","title":"Single Event-Induced Error Propagation Through Nominally-off Transmission Gates","context":[{"sec":"sec2","text":" Another cause for turning-on and off the NMOS switch can be explained by the fact that a direct ionization in a pass transistor may turn-on or off the channel as discussed in [8].","part":"1"}],"links":{"documentLink":"/document/4033559","pdfSize":"221KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"ProAsic3 Flash Family FPGAs Datasheet.","context":[{"sec":"sec2","text":" The ProASIC3 [9] core consists of logic tiles called VersaTile and routing structures (as shown in Figure 1).","part":"1"},{"sec":"sec2","text":" Based on available literature datasheets from manufacturer [9], we set the hypothesis that 32 floating based switches control each tile.","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"Wang, J.J.; Samiee, S.; Chen, H.-S.; Huang, C.-K.; Cheung, M.; Borillo, J.; Sun, S.-N.; Cronquist, B.; McCollum, J.; \"Total ionizing dose effects on flash-based field programmable gate array\", IEEE Transactions on Nuclear Science, Volume 51, Part 2, Dec. 2004 Page(s):3759-3766.","title":"Total ionizing dose effects on flash-based field programmable gate array","context":[{"sec":"sec2","text":" Some experiments leaded on flash-based FPGAs shows the impact of TID effect on the floating gate reliability due to radiation-induced charge leakage [7][10].","part":"1"}],"links":{"documentLink":"/document/1369555","pdfSize":"356KB"},"refType":"biblio","id":"ref10"}],"articleNumber":"5090850","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A study of the Single Event Effects impact on functional mapping within Flash-based FPGAs","publisher":"IEEE","displayDocTitle":"A study of the Single Event Effects impact on functional mapping within Flash-based FPGAs","htmlAbstractLink":"/document/5090850/","isDynamicHtml":true,"isConference":true,"htmlLink":"/document/5090850/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","articleId":"5090850","openAccessFlag":"F","title":"A study of the Single Event Effects impact on functional mapping within Flash-based FPGAs","contentTypeDisplay":"Conferences","mlTime":"PT0.26103S","lastupdate":"2021-07-23","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090854,"references":[{"order":"1","text":"Progress on LDPC Codes at JPL. CCSDS Spring Meeting - NASA Data Standards Working Group, Mar. 10-14 2008.","title":"Progress on LDPC Codes at JPL","context":[{"sec":"sec1","text":" Concerning the error correcting codes that are key elements of the quality of communication systems, the CCSDS has introduced some new recommendations for the near-earth applications, also knew as CCSDS C2 standard [2], [1].","part":"1"},{"sec":"sec4a","text":" Compared to other known implementations of CCSDS C2 LDPC decoder (as in [2] [1]), this decoder is lowest-cost with better performances at the same data rate (Section 5).","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"Orange Book, Experimental specifications, Low Density Parity Check Codes For Use In Near-Earth And Deep Space Applications CCSDS 131.1-O-2. CCSDS, Sept. 2007.","title":"Orange Book, Experimental specifications, Low Density Parity Check Codes For Use In Near-Earth And Deep Space Applications CCSDS 131.1-O-2","context":[{"sec":"sec1","text":" Concerning the error correcting codes that are key elements of the quality of communication systems, the CCSDS has introduced some new recommendations for the near-earth applications, also knew as CCSDS C2 standard [2], [1].","part":"1"},{"sec":"sec4a","text":" Compared to other known implementations of CCSDS C2 LDPC decoder (as in [2] [1]), this decoder is lowest-cost with better performances at the same data rate (Section 5).","part":"1"},{"sec":"sec5","text":" Actually our decoder achieves BER and PER which are 0.05dB better than the CCSDS FPGA tests results in [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"F. Charot, C. Wolinski, N. Fau, and F. Hamon. A New Powerful Scalable Generic Multi-Standard LDPC Decoder Architecture. In Proceedings of the 16th Annual IEEE Symposium FCCM 2008, Stanford, Palo Alto, CA, April 2008.","title":"A New Powerful Scalable Generic Multi-Standard LDPC Decoder Architecture","context":[{"sec":"sec3","text":"We designed a generic parallel architecture (see [3]) optimized for FPGA components which is the basis of two kinds of LDPC decoders.","part":"1"}],"links":{"documentLink":"/document/4724931","pdfSize":"193KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"J. Chen and M. Fossorier. Density evolution for two improved bp-based decoding algorithms of ldpc codes. IEEE Comm. Letters, Vol.6 : 208-210, May 2002.","title":"Density evolution for two improved bp-based decoding algorithms of ldpc codes","context":[{"sec":"sec5","text":"These good results have been obtained thanks to the use of a fine scaled correction factor [4].","part":"1"}],"links":{"documentLink":"/document/1001666","pdfSize":"198KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"J. Chen and M. Fossorier. Near optimum universal belief propagation based decoding of low-density parity check codes. IEEE Trans. Commun., Vol.50 : 406-414, Mars 2002.","title":"Near optimum universal belief propagation based decoding of low-density parity check codes","context":[{"sec":"sec2a","text":"There exists many ways to decode LDPC codes [5], the difference between them is the choice of the trade-off between computation time and reliability.","part":"1"},{"sec":"sec2a","text":" The check node update for each iteration of the algorithm, using the simplification proposed in [5] is defined by:\n\nwhere de is the degree of the check node, it is to say the number of bit nodes connected to the considered check node and \\$\\alpha\\$ is a normalization factor greater than one.","part":"1"}],"links":{"documentLink":"/document/990903","pdfSize":"357KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"R. G.Gallager. Low density parity check codes. Cambridge, MA, M.I.T. Press, 1963.","context":[{"sec":"sec1","text":"Since their discovery by Gallagher in the 60's [6], and their rediscovery in the mid 90's [7], the Low Density Parity Check (LDPC) codes have been the focus of many researches that have resulted in the emergence of a new class of powerful error correcting codes.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"D. MacKay. Good error-correcting codes based on very sparse matrices. IEEE Trans. Inform. Theory, Vol.45 : 399-431, Mars 1999.","title":"Good error-correcting codes based on very sparse matrices","context":[{"sec":"sec1","text":"Since their discovery by Gallagher in the 60's [6], and their rediscovery in the mid 90's [7], the Low Density Parity Check (LDPC) codes have been the focus of many researches that have resulted in the emergence of a new class of powerful error correcting codes.","part":"1"}],"links":{"documentLink":"/document/748992","pdfSize":"1422KB"},"refType":"biblio","id":"ref7"}],"articleNumber":"5090854","formulaStrippedArticleTitle":"A generic architecture of CCSDS Low Density Parity Check decoder for near-earth applications","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5090854/","displayDocTitle":"A generic architecture of CCSDS Low Density Parity Check decoder for near-earth applications","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5090854/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5090854","openAccessFlag":"F","title":"A generic architecture of CCSDS Low Density Parity Check decoder for near-earth applications","contentTypeDisplay":"Conferences","mlTime":"PT0.092765S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090857,"references":[{"order":"1","text":"D. E. Culler et al. Parallel Computer Architecture. ISBN 1-55860-343-3. Morgan Kaufmann Publishers, Inc. 1999.","title":"Parallel Computer Architecture","context":[{"sec":"sec2","text":"Culler et al. classify multiprocessors according to their communication architecture, i.e. how they cooperate to solve a large problem [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"R.B. Lee et al. Refining Instruction Set Architecture for High-Performance Multimedia Processing in Constrained Environments. Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and Processors. 2002.","title":"Refining Instruction Set Architecture for High-Performance Multimedia Processing in Constrained Environments","context":[{"sec":"sec2","text":" [2] and [4].","part":"1"}],"links":{"documentLink":"/document/1030724","pdfSize":"273KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"C.-H. Lin et al. LOW POWER DESIGN FOR MPEG-2 VIDEO DECODER. IEEE Transactions on Consumer Electronics, Vol. 42, No. 3, August 1996","context":[{"sec":"sec2","text":" [3].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"I. Kuroda and T. Nishitani. Multimedia Processors. Proceedings of the IEEE, Vol. 86, No. 6, June 1998, pages 1203-1221.","title":"Multimedia Processors","context":[{"sec":"sec2","text":"For multimedia, general purpose processors have been extended with multimedia specific instructions, e.g. [2] and [4].","part":"1"}],"links":{"documentLink":"/document/687835","pdfSize":"733KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"P. G. Paulin et al. Distributed Object Models for Multi-Processor SoC's, with Application to Low-power Multimedia Wireless Systems. DATE proceedings 2006.","title":"Distributed Object Models for Multi-Processor SoC's, with Application to Low-power Multimedia Wireless Systems","context":[{"sec":"sec2","text":" Nomadik is a specific implementation of this architecture style that makes use of a distributed system object component (DSOC) programming model [5].","part":"1"}],"links":{"documentLink":"/document/1656929","pdfSize":"249KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"A. Tumeo et al. Ant Colony Optimization for Mapping and Scheduling in Heterogeneous Multiprocessor Systems. SAMOS proceedings 2008, pages 142-149.","title":"Ant Colony Optimization for Mapping and Scheduling in Heterogeneous Multiprocessor Systems","context":[{"sec":"sec2","text":" [6].","part":"1"}],"links":{"documentLink":"/document/4664857","pdfSize":"705KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"S. Dutta et al. Viper: A Multiprocessor SOC for Advanced Set-Top Box and Digital TV Systems. IEEE Design & Test of Computers September-October 2001, pages 21-31.","title":"Viper: A Multiprocessor SOC for Advanced Set-Top Box and Digital TV Systems","context":[{"sec":"sec1","text":" In contrast to this, the consumer devices industry has always looked at heterogeneous compute platforms that utilise a mix of industry-standard CPU, fixed-point DSP, VLIW, and function-specific HW cores, an example being the Nexperia platform [7], [14].","part":"1"},{"sec":"sec2","text":" [7].","part":"1"},{"sec":"sec6","text":"The Nexperia heterogeneous multi-core platform described in this paper has successfully been used for DTV SoCs for more than 10 years [7] [13] [15] [16] [17] [18] and recently been implemented as part of NXP's global DTV platform TV550 [14].","part":"1"}],"links":{"documentLink":"/document/953269","pdfSize":"217KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Watkinson, John, 1994: The Art of Digital Audio (Oxford: Focal Press)","title":"The Art of Digital Audio","context":[{"sec":"sec3","text":"Multimedia applications implemented on Consumer Electronics (CE) devices span a vast range of functionality, from audio decode such as MP3 [8] via video decode such as H.264 [9] up to advanced picture quality (PQ) processing such as frame rate up-conversion and Motion Accurate Picture Processing (MAPP) [10].","part":"1"}],"links":{"documentLink":"/document/114347","pdfSize":"295KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"ISO publication page: ISO/IEC 14496-10:2005 - Information technology - Coding of audio-visual objects - Part 10: Advanced Video Coding","context":[{"sec":"sec3","text":"Multimedia applications implemented on Consumer Electronics (CE) devices span a vast range of functionality, from audio decode such as MP3 [8] via video decode such as H.264 [9] up to advanced picture quality (PQ) processing such as frame rate up-conversion and Motion Accurate Picture Processing (MAPP) [10].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"H. van der Heijden and J. van Gurp: NXP's Motion Accurate Picture Processing (MAPP) gets the edge in fast-action HDTV, NXP Semiconductors, http://www.nxp.com/acrobat-download/other/news/publications/picture-processing- mapp.pdf","title":"NXP's Motion Accurate Picture Processing (MAPP) gets the edge in fast-action HDTV, NXP Semiconductors","context":[{"sec":"sec3","text":"Multimedia applications implemented on Consumer Electronics (CE) devices span a vast range of functionality, from audio decode such as MP3 [8] via video decode such as H.264 [9] up to advanced picture quality (PQ) processing such as frame rate up-conversion and Motion Accurate Picture Processing (MAPP) [10].","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"P. van der Wolf and T. Henriksson. Video Processing Requirements on SoC Infrastructures. DATE proceedings 2008.","title":"Video Processing Requirements on SoC Infrastructures","context":[{"sec":"sec5","text":"One of the main challenges in multi-core SoC design is the design of the memory subsystem [11].","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"T. Henriksson et al. Network Calculus Applied to Verification of Memory Access Performance in SoCs. Estimedia 2007, pages 21-26.","title":"Network Calculus Applied to Verification of Memory Access Performance in SoCs","context":[{"sec":"sec1","text":" Recent advances in CMOS technology allow integration of an ever growing number of processor cores on a single die [12].","part":"1"},{"sec":"sec5","text":" If the display controller prefetches data long in advance and the memory subsystem buffers the data, then it can be mathematically guaranteed that there will always be data on time for the display controller if the MMI guarantees to service transactions from the display controller with a limited latency [12].","part":"1"}],"links":{"documentLink":"/document/4375796","pdfSize":"134KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"NXP global DTV platform TV550, http://www.nxp.com/applications/tv/ digital-tv/tv550/","context":[{"sec":"sec6","text":"The Nexperia heterogeneous multi-core platform described in this paper has successfully been used for DTV SoCs for more than 10 years [7] [13] [15] [16] [17] [18] and recently been implemented as part of NXP's global DTV platform TV550 [14].","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"Claasen, T.A.C.M.: System on a chip: changing IC design today and in the future, Micro, IEEE, Volume 23, Issue 3, May-June 2003 Page(s): 20 - 26.","title":"System on a chip: Changing IC design today and in the future, Micro","context":[{"sec":"sec1","text":" In contrast to this, the consumer devices industry has always looked at heterogeneous compute platforms that utilise a mix of industry-standard CPU, fixed-point DSP, VLIW, and function-specific HW cores, an example being the Nexperia platform [7], [14].","part":"1"},{"sec":"sec6","text":"The Nexperia heterogeneous multi-core platform described in this paper has successfully been used for DTV SoCs for more than 10 years [7] [13] [15] [16] [17] [18] and recently been implemented as part of NXP's global DTV platform TV550 [14].","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"S. Mutz and P. Durieux. Heterogeneous Multiprocessing for Efficient Multi-Standard High Definition Video Decoding. Hotchips 2006.","title":"Heterogeneous Multiprocessing for Efficient Multi-Standard High Definition Video Decoding","context":[{"sec":"sec6","text":"The Nexperia heterogeneous multi-core platform described in this paper has successfully been used for DTV SoCs for more than 10 years [7] [13] [15] [16] [17] [18] and recently been implemented as part of NXP's global DTV platform TV550 [14].","part":"1"}],"refType":"biblio","id":"ref15"},{"order":"16","text":"J. Geerlings et al. A Single-Chip MPEG-2 CODEC for DVD+RW. ISSCC 2003, pages 40-41.","title":"A Single-Chip MPEG-2 CODEC for DVD+RW","context":[{"sec":"sec6","text":"The Nexperia heterogeneous multi-core platform described in this paper has successfully been used for DTV SoCs for more than 10 years [7] [13] [15] [16] [17] [18] and recently been implemented as part of NXP's global DTV platform TV550 [14].","part":"1"}],"refType":"biblio","id":"ref16"},{"order":"17","text":"S. Dutta. Architecture, design, verification, and validation of multi-processor SoCs for DTV, ASTB, and media processing applications. ISIE 2002, pages 17-21.","title":"Architecture, design, verification, and validation of multi-processor SoCs for DTV, ASTB, and media processing applications","context":[{"sec":"sec6","text":"The Nexperia heterogeneous multi-core platform described in this paper has successfully been used for DTV SoCs for more than 10 years [7] [13] [15] [16] [17] [18] and recently been implemented as part of NXP's global DTV platform TV550 [14].","part":"1"}],"refType":"biblio","id":"ref17"},{"order":"18","text":"S. Dutta. Architecture and implementation of multi-processor SoCs for advanced set-top box and digital TV systems. SBCCI 2003, pages 145-146.","context":[{"sec":"sec6","text":"The Nexperia heterogeneous multi-core platform described in this paper has successfully been used for DTV SoCs for more than 10 years [7] [13] [15] [16] [17] [18] and recently been implemented as part of NXP's global DTV platform TV550 [14].","part":"1"}],"refType":"biblio","id":"ref18"}],"articleNumber":"5090857","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Heterogeneous multi-core platform for consumer multimedia applications","publisher":"IEEE","displayDocTitle":"Heterogeneous multi-core platform for consumer multimedia applications","htmlAbstractLink":"/document/5090857/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5090857/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090857","openAccessFlag":"F","title":"Heterogeneous multi-core platform for consumer multimedia applications","contentTypeDisplay":"Conferences","mlTime":"PT0.169943S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090858,"references":[{"order":"1","text":"D. Weinsziehr et al., \"Kiss-16v2: A one-chip asic dsp solution for gsm,\" IEEE J. Solid-State Circuits, vol. 27, no. 7, pp. 1057-1066, 1992.","title":"Kiss-16v2: A one-chip asic dsp solution for gsm","context":[{"sec":"sec1","text":" [1], running at about 20MHz, to support most of the signal processing (speech codecs, channel codecs, viterbi equalization), and.","part":"1"}],"links":{"documentLink":"/document/142602","pdfSize":"1123KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"G. Weinberger, \"The new millennium: Wireless technologies for a truly mobile society,\" in ISSCC Dig. Tech. Papers, 2000, pp. 20-24.","title":"The new millennium: Wireless technologies for a truly mobile society","context":[{"sec":"sec1","text":"In the last decade we have witnessed a rapid proliferation of functions and features, including [2], [3]:\n\n\n\u2022\nmultiple cellular communication transceivers, often multi-band, supporting data rates up to several Mb/s, increasingly based on the Internet Protocol (IP);\n\n\n\u2022\nemail and internet browsing;\n\n\n\u2022\nother forms of connectivity, such as BlueTooth and WLAN, as well as broadcast reception, such as FM, DVB-H, and GPS;\n\n\n\u2022\ndigital music playback, and photography;\n\n\n\u2022\npixel based displays with resolution of QVGA and higher, enabling video and 3D graphics;\n\n\n\u2022\ndownloading of applications, such as games.","part":"1"}],"links":{"documentLink":"/document/839677","pdfSize":"531KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Y. Neuvo, \"Cellular phones as embedded systems,\" in ISSCC Dig. Tech. Papers, 2004, pp. 32-37.","title":"Cellular phones as embedded systems","context":[{"sec":"sec1","text":"In the last decade we have witnessed a rapid proliferation of functions and features, including [2], [3]:\n\n\n\u2022\nmultiple cellular communication transceivers, often multi-band, supporting data rates up to several Mb/s, increasingly based on the Internet Protocol (IP);\n\n\n\u2022\nemail and internet browsing;\n\n\n\u2022\nother forms of connectivity, such as BlueTooth and WLAN, as well as broadcast reception, such as FM, DVB-H, and GPS;\n\n\n\u2022\ndigital music playback, and photography;\n\n\n\u2022\npixel based displays with resolution of QVGA and higher, enabling video and 3D graphics;\n\n\n\u2022\ndownloading of applications, such as games.","part":"1"},{"sec":"sec1","text":"\nBattery capacity and power consumption at maximum output power level in cellular transmitters, adapted from [3]\n\n.","part":"1"}],"links":{"documentLink":"/document/1332581","pdfSize":"825KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"M. Hammes et al., \"Deep submicron cmos technology enables systemon-chip for wireless communications ics,\" Communications Magazine, IEEE, vol. 46, no. 9, pp. 154-161, 2008.","title":"Deep submicron cmos technology enables systemon-chip for wireless communications ics","context":[{"sec":"sec1","text":"For low feature, high volume markets, handsets tend towards \u201csingle-chip\u201d solutions [4], true system-on-chips (SoCs).","part":"1"}],"links":{"documentLink":"/document/4623721","pdfSize":"496KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Dielissen et al., \"Multistandard fec decoders for wireless devices,\" IEEE Trans. on Circuits and Systems, vol. 55, no. 3, pp. 284-288, 2008.","title":"Multistandard fec decoders for wireless devices","context":[{"sec":"sec2b","text":" [5]), descrambling: mostly simple operations on 1\u20138b samples. see Fig. 2-bottom; for HSDPA, Turbo is dominant with a load up to 20GOPS of 4b ops;.","part":"1"},{"sec":"sec3d","text":"Accelerators require similar or higher bandwidths to support their internal parallelism [5].","part":"1"}],"links":{"documentLink":"/document/4469981","pdfSize":"292KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"H. Arikida et al., \"A 160mw, 80na standby, mpeg-4 audiovisual lsi with 16mb embedded dram and a 5gops adaptive post filter,\" in ISSCC Dig. Tech. Papers, 2003, pp. 42-43.","title":"A 160mw, 80na standby, mpeg-4 audiovisual lsi with 16mb embedded dram and a 5gops adaptive post filter","context":[{"sec":"sec2c","text":" Signal processing is mostly 8\u201310b integer arithmetic, and includes [6], [7]:\n\n\n\u2022\ndisplay processing: scaling, color, contrast&brightness, and sharpness enhancements, etc: 1GOPS;\n\n\n\u2022\ncamera processing: de-mosaicing, color matrix, gamma introduction, etc: 0.2GOPS;\n\n\n\u2022\nvideo decoding (H264): entropy decoding, IDCT/iquant, vector decoding, motion compensation, image reconstruction, de-blocking: 2GOPS;\n\n\n\u2022\nvideo coding (H264): motion estimation, prediction, DCT/quant, entropy coding, embedded decoding: 17GOPS.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"H.-C. Chang et al., \"A 7mw-to-183mw dynamic quality-scalable h.264 video encoder chip,\" in ISSCC Dig. Tech. Papers, 2007, pp. 280-281.","title":"A 7mw-to-183mw dynamic quality-scalable h.264 video encoder chip","context":[{"sec":"sec2c","text":" Signal processing is mostly 8\u201310b integer arithmetic, and includes [6], [7]:\n\n\n\u2022\ndisplay processing: scaling, color, contrast&brightness, and sharpness enhancements, etc: 1GOPS;\n\n\n\u2022\ncamera processing: de-mosaicing, color matrix, gamma introduction, etc: 0.2GOPS;\n\n\n\u2022\nvideo decoding (H264): entropy decoding, IDCT/iquant, vector decoding, motion compensation, image reconstruction, de-blocking: 2GOPS;\n\n\n\u2022\nvideo coding (H264): motion estimation, prediction, DCT/quant, entropy coding, embedded decoding: 17GOPS.","part":"1"}],"links":{"documentLink":"/document/4242374","pdfSize":"886KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"J. Sohn, \"Low-power 3d graphics processors for mobile terminals,\" IEEE Communications Magazine, vol. 43, no. 12, pp. 90-99, 2005.","title":"Low-power 3d graphics processors for mobile terminals","context":[{"sec":"sec2c","text":"3D graphics for mobile phones is based on OpenGL ES, a subset of the OpenGL 3D graphics API designed for Embedded Systems [8].","part":"1"},{"sec":"sec3c","text":" For geometry processing and pixel shading, unified programmable shader DSPs are used [8].","part":"1"}],"links":{"documentLink":"/document/1561925","pdfSize":"331KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"S. Han et al., \"A mobile station modem vlsi for cdma2000-1x,\" in IEEE ASIC/SOC Conference, 2001, pp. 52-56.","title":"A mobile station modem vlsi for cdma2000-1x","context":[],"links":{"documentLink":"/document/954672","pdfSize":"489KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"G. Uvieghara et al., \"A highly-integrated 3g cdma2000 1x cellular baseband chip with gsm/amps/gps/bluetooth/multimedia capabilities and zif rf support,\" in ISSCC Dig. Tech. Papers, 2004, pp. 422-423.","title":"A highly-integrated 3g cdma2000 1x cellular baseband chip with gsm/amps/gps/bluetooth/multimedia capabilities and zif rf support","context":[],"links":{"documentLink":"/document/1332774","pdfSize":"733KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"T. T. Kamei et al., \"A resume-standby application processor for 3g cellular phones,\" in ISSCC Dig. Tech. Papers, 2004, pp. 336-337.","title":"A resume-standby application processor for 3g cellular phones","context":[],"links":{"documentLink":"/document/1332731","pdfSize":"1163KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"S. Torii et al., \"A 600mips 120mw 70\u03bc a leakage triple-cpu mobile appl. processor chip,\" in ISSCC Dig. Tech. Papers, 2005, pp. 136-137.","title":"A 600mips 120mw 70\u03bc a leakage triple-cpu mobile appl. processor chip","context":[{"sec":"sec3e","text":" For the state of the art of this crucial technology, as applied to mobile phones ICs, see [12], [16], [17], [20]\u2013[24].","part":"1"},{"sec":"sec3e","text":" Typically, a range of power states is defined for the entire ICs or for major parts, e.g. deep power down, power down, deep sleep, sleep, power save, normal, with a set of allowed state transitions [12].","part":"1"}],"links":{"documentLink":"/document/1493906","pdfSize":"698KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"A. Cofler et al., \"A reprogrammable edge baseband and multimedia handset soc w 6 mb emb. dram,\" jssc, vol. 41, no. 1, pp. 97-106, 2006.","title":"A reprogrammable edge baseband and multimedia handset soc w 6 mb emb. dram","context":[],"links":{"documentLink":"/document/1494062","pdfSize":"1151KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"T. Lueftner et al., \"A 90-nm cmos low-power gsm/edge multimedia-enh. baseband processor with 380-mhz arm926 and mixed-signal extensions,\" IEEE J. Solid-State Circuits, vol. 42, no. 1, pp. 134-144, 2007.","title":"A 90-nm cmos low-power gsm/edge multimedia-enh. baseband processor with 380-mhz arm926 and mixed-signal extensions","context":[],"links":{"documentLink":"/document/4039595","pdfSize":"2871KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"M. Naruse, \"A 65nm single-chip application and dual-mode baseband processor with partial clock activation and ip-mmu,\" in ISSCC Dig. Tech. Papers, 2008, pp. 260-261.","title":"A 65nm single-chip application and dual-mode baseband processor with partial clock activation and ip-mmu","context":[{"sec":"sec3d","text":" Some have an L2 cache (256kB) [15].","part":"1"},{"sec":"sec3d","text":" Some architectures employ MMUs [15] to optimize SDRAM use.","part":"1"}],"refType":"biblio","id":"ref15"},{"order":"16","text":"G. Gammie et al., \"A 45nm 3.5g baseband-and-multimedia application processor using adaptive body-bias and ultra-low-power techniques,\" in ISSCC Dig. Tech. Papers, 2008, pp. 258-259.","title":"A 45nm 3.5g baseband-and-multimedia application processor using adaptive body-bias and ultra-low-power techniques","context":[{"sec":"sec3d","text":"A cell phone chip may contain 16Mb of SRAM and ROM in 250 instances [16].","part":"1"},{"sec":"sec3e","text":" For the state of the art of this crucial technology, as applied to mobile phones ICs, see [12], [16], [17], [20]\u2013[24].","part":"1"}],"links":{"documentLink":"/document/4523155","pdfSize":"670KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"S. Kunie et al., \"Low power architecture and design techniques for mobile handset lsi medity\u2122,\" in Proc. ASP-DAC, 2008, pp. 748-753.","title":"Low power architecture and design techniques for mobile handset lsi medity\u2122","context":[{"sec":"sec3e","text":" For the state of the art of this crucial technology, as applied to mobile phones ICs, see [12], [16], [17], [20]\u2013[24].","part":"1"}],"links":{"documentLink":"/document/4484051","pdfSize":"259KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"M. Shirasaki et al., \"A 45nm single-chip application-and- baseband processor using an intermittent operation technique,\" in ISSCC Dig. Tech. Papers, 2009, p. 8.6.","context":[],"refType":"biblio","id":"ref18"},{"order":"19","text":"K. Iwata et al., \"A 342mw mobile application processor with full-hd multi-standard video codec,\" in ISSCC Dig. Tech. Papers, 2009, p. 8.7.","context":[{"sec":"sec4a","text":" Given these higher bit rates and more complex signal processing algorithms [26], the work load may increase another \\$5\\times\\$ \u201cIts successor standard LTE-a (LTE-advanced), to be defined by 2011, will likely add an additional factor \\$10\\times\\$\u201d Similarly, increased display resolution, up to HD [19], may lead to a corresponding increase in work load for media and graphics processing.","part":"1"}],"refType":"biblio","id":"ref19"},{"order":"20","text":"T. Hattori et al., \"Hierarchical power distribution+mngt scheme for single chip mobile processor,\" in ACM/IEEE DAC, 2006, pp. 292-295.","title":"Hierarchical power distribution+mngt scheme for single chip mobile processor","context":[{"sec":"sec3e","text":" For the state of the art of this crucial technology, as applied to mobile phones ICs, see [12], [16], [17], [20]\u2013[24].","part":"1"},{"sec":"sec3e","text":"In [20] 20 power domains are defined in a hierarchical fashion.","part":"1"},{"sec":"sec3e","text":" Design rules and interface circuits are required to maintain signal integrity of clocks and on inter-domain wires [20], [24].","part":"1"}],"links":{"documentLink":"/document/1688808","pdfSize":"2821KB"},"refType":"biblio","id":"ref20"},{"order":"21","text":"M. Ito et al., \"A 390mhz single chip application and dual-mode baseband processor in 90nm triple-vt cmos,\" in ISSCC Dig. Tech. Papers, 2007, pp. 274-275.","title":"A 390mhz single chip application and dual-mode baseband processor in 90nm triple-vt cmos","context":[{"sec":"sec3e","text":" For the state of the art of this crucial technology, as applied to mobile phones ICs, see [12], [16], [17], [20]\u2013[21][24].","part":"1"}],"links":{"documentLink":"/document/4242371","pdfSize":"3031KB"},"refType":"biblio","id":"ref21"},{"order":"22","text":"H. Mair et al., \"A 65nm multimedia application processor with an adaptive power management scheme to compensate for variations,\" 2007, pp. 224-225.","title":"A 65nm multimedia application processor with an adaptive power management scheme to compensate for variations","context":[{"sec":"sec3e","text":" For the state of the art of this crucial technology, as applied to mobile phones ICs, see [12], [16], [17], [20]\u2013[22][24].","part":"1"}],"refType":"biblio","id":"ref22"},{"order":"23","text":"M. Nakajima et al., \"Low power techniques for mobile application socs based on integrated platform \"uniphier\",\" Design Automation Conference, ASP-DAC '07., pp. 649-653, 2007.","title":"Low power techniques for mobile application socs based on integrated platform \"uniphier","context":[{"sec":"sec3e","text":" For the state of the art of this crucial technology, as applied to mobile phones ICs, see [12], [16], [17], [20]\u2013[23][24].","part":"1"}],"links":{"documentLink":"/document/4196106","pdfSize":"5100KB"},"refType":"biblio","id":"ref23"},{"order":"24","text":"N. Wingen, \"What if you could design tomorrow's system today,\" in DATE, 2007, pp. 1-6.","title":"What if you could design tomorrow's system today","context":[{"sec":"sec3e","text":" For the state of the art of this crucial technology, as applied to mobile phones ICs, see [12], [16], [17], [20]\u2013[24].","part":"1"},{"sec":"sec3e","text":" Design rules and interface circuits are required to maintain signal integrity of clocks and on inter-domain wires [20], [24].","part":"1"}],"links":{"documentLink":"/document/4211906","pdfSize":"271KB"},"refType":"biblio","id":"ref24"},{"order":"25","text":"E. Dahlman et al., 3G Evolution: HSPA and LTE for Mobile Broadband (2nd edition). Academic Press, 2008.","title":"3G Evolution: HSPA and LTE for Mobile Broadband","context":[{"sec":"sec4a","text":"3GPP is preparing LTE (Long-Term Evolution), a new cellular standard that aims at higher bit rates, lower cost per bit, and a higher quality of service [25].","part":"1"}],"refType":"biblio","id":"ref25"},{"order":"26","text":"Berkmann et al., \"On 3g lte terminal implementation - standard, algorithms, complexities and challenges,\" IWCMC '08, pp. 970-975, 2008.","title":"On 3g lte terminal implementation - standard, algorithms, complexities and challenges","context":[{"sec":"sec4a","text":" Given these higher bit rates and more complex signal processing algorithms [26], the work load may increase another \\$5\\times\\$ \u201cIts successor standard LTE-a (LTE-advanced), to be defined by 2011, will likely add an additional factor \\$10\\times\\$\u201d Similarly, increased display resolution, up to HD [19], may lead to a corresponding increase in work load for media and graphics processing.","part":"1"}],"links":{"documentLink":"/document/4600067","pdfSize":"492KB"},"refType":"biblio","id":"ref26"},{"order":"27","text":"K. van Berkel et al., \"Vector processing as an enabler for softwaredefined radio in handheld devices,\" EURASIP Journal on Advances in Signal Processing, vol. 2005, no. 16, pp. 2613-2625, 2005.","title":"Vector processing as an enabler for softwaredefined radio in handheld devices","context":[{"sec":"sec4b","text":"Software Defined Radio (SDR) is a hot research topic2Here we focus on the digital baseband processing; RF transceivers, front-end modules, and antennas for SDR are equally challenging., moving towards the market place [27] [28] [29] [30] [31].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1155/ASP.2005.2613"},"refType":"biblio","id":"ref27"},{"order":"28","text":"U. Ramacher, \"Software-defined radio prospects for multistandard mobile phones,\" IEEE Computer, vol. 40, no. 10, pp. 62-69, 2007.","title":"Software-defined radio prospects for multistandard mobile phones","context":[{"sec":"sec4b","text":"Software Defined Radio (SDR) is a hot research topic2Here we focus on the digital baseband processing; RF transceivers, front-end modules, and antennas for SDR are equally challenging., moving towards the market place [27] [28] [29] [30] [31].","part":"1"}],"links":{"documentLink":"/document/4343691","pdfSize":"845KB"},"refType":"biblio","id":"ref28"},{"order":"29","text":"B. Beheshti, \"Performance analysis of the wimax-d physical layer blocks on a next generation baseband processor platform,\" in WSEAS Int. Conf. on Communications, 2008, pp. 95-100.","title":"Performance analysis of the wimax-d physical layer blocks on a next generation baseband processor platform","context":[{"sec":"sec4b","text":"Software Defined Radio (SDR) is a hot research topic2Here we focus on the digital baseband processing; RF transceivers, front-end modules, and antennas for SDR are equally challenging., moving towards the market place [27] [28] [29] [30] [31].","part":"1"}],"links":{"documentLink":"/document/4638949","pdfSize":"41KB"},"refType":"biblio","id":"ref29"},{"order":"30","text":"T. Limberg, \"A fully programmable 40 gops sdr single chip baseband for lte/wimax terminals,\" in ESSCIRC, 2008, pp. 466-469.","title":"A fully programmable 40 gops sdr single chip baseband for lte/wimax terminals","context":[{"sec":"sec4b","text":"Software Defined Radio (SDR) is a hot research topic2Here we focus on the digital baseband processing; RF transceivers, front-end modules, and antennas for SDR are equally challenging., moving towards the market place [27] [28] [29] [30] [31].","part":"1"}],"links":{"documentLink":"/document/4681893","pdfSize":"1159KB"},"refType":"biblio","id":"ref30"},{"order":"31","text":"Y. Lin, \"Realizing software defined radio a study in designing mobile supercomputers,\" Ph.D. dissertation, The University of Michigan, 2008.","title":"Realizing software defined radio a study in designing mobile supercomputers,","context":[{"sec":"sec4b","text":"Software Defined Radio (SDR) is a hot research topic2Here we focus on the digital baseband processing; RF transceivers, front-end modules, and antennas for SDR are equally challenging., moving towards the market place [27] [28] [29] [30] [31].","part":"1"}],"refType":"biblio","id":"ref31"},{"order":"32","text":"A. Ahtiainen et al., \"Scheduling and resource sharing on a sw defined radio computing platform,\" in SDR'08 (SDR Forum), 2008, pp. 1.6-2.","context":[{"sec":"sec4b","text":" In its most ambitious form, SDR specifies a multi-core radio computer [32], allowing dynamic loading, starting, pausing, and stopping of radio-application images.","part":"1"},{"sec":"sec4b","text":" Real-time multi-core resource management is challenging, but doable [32].","part":"1"}],"refType":"biblio","id":"ref32"},{"order":"33","text":"Wikipedia, \"Unipro,\" http://en.wikipedia.org/wiki/ Unipro#References, 2008.","title":"Unipro","context":[{"sec":"sec4c","text":" To simplify system integration, by simply mixing and matching subsystems, it will be important to standardize the subsystem interfaces, essentially according to an OSI-layered protocol stack, with a PHY (both off-chip and on-chip), a link layer, a mac layer, a transport layer, and an application layer (possibly differentiated for radio, video, graphics, display, cameras) [33].","part":"1"}],"refType":"biblio","id":"ref33"},{"order":"34","text":"S. Borkar, \"Thousand core chips - a technology perspective,\" in ACM/IEEE DAC, 2007, pp. 746-749.","title":"Thousand core chips - a technology perspective","context":[{"sec":"sec5","text":" The solution has to be multicore, as multiple small cores at a lower clock frequency are more power efficient [34].","part":"1"},{"sec":"sec5","text":" Hence, a few relatively powerful cores complement the multi-core parallelism [35] [36], despite the lower area and power efficiency of these larger cores (Pollacks rule [34]).","part":"1"}],"refType":"biblio","id":"ref34"},{"order":"35","text":"M. Hill and M. Marty, \"Amdahl's law in the multicore era,\" Computer, IEEE, vol. 41, no. 7, pp. 33-38, 2008.","title":"Amdahl's law in the multicore era","context":[{"sec":"sec5","text":" Hence, a few relatively powerful cores complement the multi-core parallelism [35] [36], despite the lower area and power efficiency of these larger cores (Pollacks rule [34]).","part":"1"}],"links":{"documentLink":"/document/4563876","pdfSize":"1354KB"},"refType":"biblio","id":"ref35"},{"order":"36","text":"D. Woo et al., \"Extending amdahl's law for energy-efficient computing in the many-core era,\" Computer, IEEE, vol. 41, no. 12, pp. 24-31, 2008.","title":"Extending amdahl's law for energy-efficient computing in the many-core era","context":[{"sec":"sec5","text":" Hence, a few relatively powerful cores complement the multi-core parallelism [35] [36], despite the lower area and power efficiency of these larger cores (Pollacks rule [34]).","part":"1"}],"links":{"documentLink":"/document/4712496","pdfSize":"2554KB"},"refType":"biblio","id":"ref36"},{"order":"37","text":"L.-F. Ding et al., \"A 212mpixels/s 4096x2160p multiview video encoder chip for 3d/quad hdtv appls,\" in ISSCC Dig. Tech. Papers, 2009, p. 8.5.","context":[],"refType":"biblio","id":"ref37"},{"order":"38","text":"M. Hammes et al., \"Evolution on soc integration: Gsm baseband-radio in 0.13 \u03bc m cmos extended by fully integrated power management unit,\" jssc, vol. 43, no. 1, pp. 236-245, 2008.","title":"Evolution on soc integration: Gsm baseband-radio in 0.13 \u03bc m cmos extended by fully integrated power management unit","context":[],"links":{"documentLink":"/document/4443189","pdfSize":"2303KB"},"refType":"biblio","id":"ref38"},{"order":"39","text":"Y. Kanno et al., \"Hierarchical power distribution with power tree in dozens of power domains for 90-nm low-power multi-cpu socs,\" IEEE J. Solid-State Circuits, vol. 42, no. 1, pp. 74-83, 2007.","title":"Hierarchical power distribution with power tree in dozens of power domains for 90-nm low-power multi-cpu socs","context":[],"links":{"documentLink":"/document/4039588","pdfSize":"2819KB"},"refType":"biblio","id":"ref39"}],"articleNumber":"5090858","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Multi-core for mobile phones","publisher":"IEEE","displayDocTitle":"Multi-core for mobile phones","htmlAbstractLink":"/document/5090858/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5090858/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090858","openAccessFlag":"F","title":"Multi-core for mobile phones","contentTypeDisplay":"Conferences","mlTime":"PT1.030888S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090864,"references":[{"order":"1","text":"R. B. Fair et al., \"Chemical and biological applications of digital-microfluidic devices\", IEEE Design & Test of Computers, vol. 24, pp. 10-24, 2007.","title":"Chemical and biological applications of digital-microfluidic devices","context":[{"sec":"sec1","text":" It has therefore led to the automation of laboratory procedures in biochemistry [1].","part":"1"},{"sec":"sec1","text":" However, proteins cannot be transported easily on a microfluidic platform [1].","part":"1"},{"sec":"sec1","text":" Silicone oil with its low surface tension and spreading property has been advocated as a filler medium for protein assays to prevent contamination [1].","part":"1"},{"sec":"sec2","text":"A digital microfluidic biochip utilizes the phenomenon of electrowetting to manipulate and move nanoliter droplets containing biological samples on a two-dimensional electrode array [1].","part":"1"}],"links":{"documentLink":"/document/4212064","pdfSize":"1362KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"R. B. Fair et al., \"Electrowetting-based on-chip sample processing for integrated microfluidics\", Proc. IEDM, pp. 32.5.1C32.5.4, 2003.","context":[],"refType":"biblio","id":"ref2"},{"order":"3","text":"K. Chakrabarty and F. Su, Digital Microfluidic Biochips: Synthesis, Testing, and Reconfiguration Techniques, CRC Press, Boca Raton, FL, 2006.","title":"Digital Microfluidic Biochips: Synthesis, Testing, and Reconfiguration Techniques","context":[{"sec":"sec1","text":" Synthesis and droplet-routing methods have been developed recently for the design of microfluidic biochips [3], [5], [9], [10], [12] \u2013 [16].","part":"1"},{"sec":"sec5b","text":" The assay protocol for DNA sequencing can be modeled by a sequencing graph, and the schedule for assay operations, as well as resource binding and module placement can be obtained via architectural-level synthesis [3].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/1-4020-5123-9"},"refType":"biblio","id":"ref3"},{"order":"4","text":"H. Moon et al., \"An integrated digital microfluidic chip for multiplexed proteomic sample preparation and analysis by MALDI-MS\", Lab on a Chip, vol. 6, pp. 1213-1219, 2006.","title":"An integrated digital microfluidic chip for multiplexed proteomic sample preparation and analysis by MALDI-MS","context":[{"sec":"sec1","text":" However, it has also been reported that the use of silicone oil alone is not sufficient for many types of proteins [4].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1039/b601954d"},"refType":"biblio","id":"ref4"},{"order":"5","text":"K. F. Bohringer, \"Modeling and controlling parallel tasks in droplet-based microfluidic systems\", IEEE Trans. CAD, vol. 25, pp. 334-344, 2006.","title":"Modeling and controlling parallel tasks in droplet-based microfluidic systems","context":[{"sec":"sec1","text":" Synthesis and droplet-routing methods have been developed recently for the design of microfluidic biochips [3], [5], [9], [10], [12] \u2013 [16].","part":"1"},{"sec":"sec2","text":"A number of techniques have been proposed in the literature to solve the droplet-routing problem for digital microfluidics [5], [9], [14] \u2013 [16].","part":"1"}],"links":{"documentLink":"/document/1597365","pdfSize":"584KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"M. E. Kramer and J. van Leeuwen, \"The complexity of wire routing and finding the minimum area layouts for arbitrary VLSI circuits\", in Advances in Computing Research 2: VLSI Theory, JAI Press, London, 1984.","title":"The complexity of wire routing and finding the minimum area layouts for arbitrary VLSI circuits","context":[{"sec":"sec4a","text":"The problem of finding feasible disjoint routes for 2-pin or 3-pin nets in the 2-D microfluidic array can be directly mapped to the problem of finding disjoint paths (vertex-disjoint or edge-disjoint) for pairs of vertices in a graph [6], [7].","part":"1"},{"sec":"sec4a","text":" Furthermore, the problem of determining whether mutually edge-disjoint paths exist is also NP-complete, even if the graph \\$G\\$ is a 2-D mesh [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"J. F. Lynch, \"The equivalence of theorem proving and the interconnection problem\", ACM SIGDA Newsletter, vol. 5, pp. 31-36, 1975.","title":"The equivalence of theorem proving and the interconnection problem","context":[{"sec":"sec4a","text":"The problem of finding feasible disjoint routes for 2-pin or 3-pin nets in the 2-D microfluidic array can be directly mapped to the problem of finding disjoint paths (vertex-disjoint or edge-disjoint) for pairs of vertices in a graph [6], [7].","part":"1"},{"sec":"sec4a","text":" Given \\$G=(V, E)\\$ and the vertex pairs \\$(t_{1}, s_{1}), (t_{2}, s_{2}), \\ldots, (t_{n}, s_{n})\\$, the problem of determining whether mutually vertex-disjoint paths \\$P_{1}, P_{2}, \\ldots, P_{n}\\$ exist such that \\$P_{i}\\$ has endpoints \\$t_{i}\\$ and \\$s_{i}\\$, is NP-complete [7].","part":"1"}],"links":{},"refType":"biblio","id":"ref7"},{"order":"8","text":"S. Sait and H. Youssef, VLSI Physical Design Automation: Theory and Practice, IEEE Press, NY, 1995.","title":"VLSI Physical Design Automation: Theory and Practice","context":[{"sec":"sec4b","text":"Within a sub-problem, the Lee algorithm, a popular technique used in grid routing [8], can obtain a single droplet route for each net.","part":"1"},{"sec":"sec4b","text":"Therefore, we modify the net-routing ordering method proposed in [8] to obtain an optimized order for the routing of \\$n\\$ nets in a sub-problem.","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"M. Cho and D. Z. Pan, \"A high-performance droplet router for digital microfluidic biochips\", Proc. Int. Symp. Physical Design, 2008.","title":"A high-performance droplet router for digital microfluidic biochips","context":[{"sec":"sec1","text":" Synthesis and droplet-routing methods have been developed recently for the design of microfluidic biochips [3], [5], [9], [10], [12] \u2013 [16].","part":"1"},{"sec":"sec2","text":"A number of techniques have been proposed in the literature to solve the droplet-routing problem for digital microfluidics [5], [9], [14] \u2013 [16].","part":"1"}],"links":{},"refType":"biblio","id":"ref9"},{"order":"10","text":"A. J. Ricketts et al., \"Priority scheduling in digital microfluidics-based biochips\", Proc. DATE Conf., pp. 329-334, 2006.","title":"Priority scheduling in digital microfluidics-based biochips","context":[{"sec":"sec1","text":" Synthesis and droplet-routing methods have been developed recently for the design of microfluidic biochips [3], [5], [9], [10], [12] \u2013 [16].","part":"1"}],"links":{"documentLink":"/document/1656900","pdfSize":"450KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"M. Ronaghi et al., \"DNA Sequencing: a sequencing method based on realtime pyrophosphate\", Science, vol. 281, pp. 363-365, 1998.","title":"DNA Sequencing: A sequencing method based on realtime pyrophosphate","context":[{"sec":"sec5b","text":"In the DNA sequencing method introduced in [11], the DNA fragment of interest is incubated with enzymes.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1126/science.281.5375.363"},"refType":"biblio","id":"ref11"},{"order":"12","text":"F. Su and K. Chakrabarty, \"High-level synthesis of digital microfluidic biochips\", ACM J. Emerging Tech. Computing Sys., vol. 3, pp. 16.1-16.32, 2008.","title":"High-level synthesis of digital microfluidic biochips","context":[{"sec":"sec1","text":" Synthesis and droplet-routing methods have been developed recently for the design of microfluidic biochips [3], [5], [9], [10], [12] \u2013 [16].","part":"1"},{"sec":"sec3a","text":"Given a schedule of bioassay operations (derived from architectural-level synthesis [12]) and the locations of these modules on the biochip floorplan (derived from module placement [13]), routing determines the paths for droplet transportation using the available cells in the microfluidic array.","part":"1"},{"sec":"sec3b","text":" The delay for each droplet route should not exceed some maximum, e.g., 10% of a time-slot used in scheduling, in order that the droplet-routing time can be ignored for scheduling assay operations [12].","part":"1"}],"links":{},"refType":"biblio","id":"ref12"},{"order":"13","text":"F. Su and K. Chakrabarty, \"Unified high-level synthesis and module placement for defect-tolerant microfluidic biochips\", Proc. DAC, pp. 825-830, 2005.","title":"Unified high-level synthesis and module placement for defect-tolerant microfluidic biochips","context":[{"sec":"sec1","text":" Synthesis and droplet-routing methods have been developed recently for the design of microfluidic biochips [3], [5], [9], [10], [12] \u2013 [13][16].","part":"1"},{"sec":"sec3a","text":"Given a schedule of bioassay operations (derived from architectural-level synthesis [12]) and the locations of these modules on the biochip floorplan (derived from module placement [13]), routing determines the paths for droplet transportation using the available cells in the microfluidic array.","part":"1"},{"sec":"sec3c","text":"Since a digital microfluidic array can be reconfigured dynamically at run-time, a series of 2-D placement configurations of modules in different time spans are obtained in the module placement phase [13].","part":"1"}],"links":{},"refType":"biblio","id":"ref13"},{"order":"14","text":"F. Su, W. Hwang, and K. Chakrabarty, \"Droplet routing in the synthesis of digital microfluidic biochips\", Proc. DATE, pp. 323-328, 2006.","title":"Droplet routing in the synthesis of digital microfluidic biochips","context":[{"sec":"sec1","text":" Synthesis and droplet-routing methods have been developed recently for the design of microfluidic biochips [3], [5], [9], [10], [12] \u2013 [14][16].","part":"1"},{"sec":"sec2","text":"A number of techniques have been proposed in the literature to solve the droplet-routing problem for digital microfluidics [5], [9], [14] \u2013 [16].","part":"1"},{"sec":"sec3a","text":" It also frees up more spare cells for parallel fluidic operations and fault tolerance [14].","part":"1"},{"sec":"sec3b","text":" Moreover, fluidic constraint rules in [14] need to be satisfied in order to avoid undesirable mixing.","part":"1"},{"sec":"sec4b","text":" For 3-pin net, we use the modified Lee algorithm from [14] to obtain a feasible route connecting these 3 pins.","part":"1"},{"sec":"sec4b","text":" Note that the interconnection obtained by the modified Lee algorithm from [14] is not guaranteed to be of minimum length.","part":"1"},{"sec":"sec4b","text":" If a rule violation is found, we modify droplet motion using the modification rules in [14] to override the violation.","part":"1"},{"sec":"sec5a","text":"The sequencing graph and the schedule for the assay protocol are presented in [14].","part":"1"},{"sec":"sec5a","text":"The routing problem is decomposed into eleven subproblems [14].","part":"1"},{"sec":"sec5a","text":"We compare the routing results obtained using the proposed method for sub-problem 3 with a baseline method that utilizes the modified Lee algorithm in [14] to solve a sub-problem without considering cross-contamination between different routes.","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"P.-H. Yuh et al., \"BioRoute: A network flow based routing algorithm for digital microfluidic biochips\", Proc. ICCAD, pp. 752-757, 2007.","title":"BioRoute: A network flow based routing algorithm for digital microfluidic biochips","context":[{"sec":"sec1","text":" Synthesis and droplet-routing methods have been developed recently for the design of microfluidic biochips [3], [5], [9], [10], [12] \u2013 [15][16].","part":"1"},{"sec":"sec2","text":"A number of techniques have been proposed in the literature to solve the droplet-routing problem for digital microfluidics [5], [9], [14] \u2013 [15][16].","part":"1"}],"links":{"documentLink":"/document/4655550","pdfSize":"928KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"T. Xu and K. Chakrabarty, \"Integrated droplet routing in the synthesis of microfluidic biochips\", Proc. DAC, pp. 948-953, 2007.","title":"Integrated droplet routing in the synthesis of microfluidic biochips","context":[{"sec":"sec1","text":" Synthesis and droplet-routing methods have been developed recently for the design of microfluidic biochips [3], [5], [9], [10], [12] \u2013 [16].","part":"1"},{"sec":"sec2","text":"A number of techniques have been proposed in the literature to solve the droplet-routing problem for digital microfluidics [5], [9], [14] \u2013 [16].","part":"1"}],"links":{"documentLink":"/document/4261320","pdfSize":"461KB"},"refType":"biblio","id":"ref16"}],"articleNumber":"5090864","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Cross-contamination avoidance for droplet routing in digital microfluidic biochips","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090864/","isStaticHtml":true,"htmlLink":"/document/5090864/","isConference":true,"xploreDocumentType":"Conference Publication","displayDocTitle":"Cross-contamination avoidance for droplet routing in digital microfluidic biochips","articleId":"5090864","openAccessFlag":"F","title":"Cross-contamination avoidance for droplet routing in digital microfluidic biochips","contentTypeDisplay":"Conferences","mlTime":"PT0.227998S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090867,"references":[{"order":"1","text":"European Telecommunications Standards Institude (ETSI), \"Digital Video Broadcasting (DVB) Second generation framing structure for broadband satellite applications; EN 302 307 V1.1.1,\" www.dvb.org.","title":"Digital Video Broadcasting (DVB) Second generation framing structure for broadband satellite applications; EN 302 307 V1.1.1","context":[{"sec":"sec1","text":"The DVB-S2 specification [1], [2] is the world's first standard using LDPC codes for the FEC.","part":"1"},{"sec":"sec3","text":" The connection between information node groups and the check node groups are semi-random defined according to the DVB-S2 encoding rules [1], [2].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"A. Morello and V. Mignone, \"DVB-S2: The Second Generation Standard for Satellite Broad-Band Services,\" Proceedings of the IEEE, vol. 94, pp. 210-227, 2006.","title":"DVB-S2: The Second Generation Standard for Satellite Broad-Band Services","context":[{"sec":"sec1","text":"The DVB-S2 specification [1], [2] is the world's first standard using LDPC codes for the FEC.","part":"1"},{"sec":"sec3","text":" The connection between information node groups and the check node groups are semi-random defined according to the DVB-S2 encoding rules [1], [2].","part":"1"}],"links":{"documentLink":"/document/1566630","pdfSize":"1054KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"R. Gallager, \"Low-density parity-check codes,\" Information Theory, IRE Transactions on, vol. 8, pp. 21-28, 1962.","title":"Low-density parity-check codes","context":[{"sec":"sec1","text":" Decoding architectures based on the Gallager algorithm [3] execute these computations in two distinct steps or phases (so called Two Phase Message Passing algorithm).","part":"1"}],"links":{"documentLink":"/document/1057683","pdfSize":"1001KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"E. Yeo, P. Pakzad, B. Nikolic, and V. Anantharam, \"High Throughput Low-Density Parity-Check Decoder Architectures,\" in Global Telecommunications Conference, 2001. GLOBECOM '01. IEEE, vol. 5, 2001, pp. 3019-3024 vol.5.","title":"High Throughput Low-Density Parity-Check Decoder Architectures","context":[{"sec":"sec1","text":" By means of the Gauss-Seidel algorithm, which is also known as \u201cstaggered decoding\u201d, \u201cTurbo Decoding Message Passing\u201d (TDMP), \u201cshuffled decoding\u201d or \u201clayered decoding\u201d [4]\u2013[6], intermediate results are used within the same iteration for the same computation type.","part":"1"}],"links":{"documentLink":"/document/965981","pdfSize":"257KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"M. Mansour and N. Shanbhag, \"High-Throughput LDPC Decoders,\" Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 11, pp. 976-996, 2003.","title":"High-Throughput LDPC Decoders","context":[{"sec":"sec1","text":" By means of the Gauss-Seidel algorithm, which is also known as \u201cstaggered decoding\u201d, \u201cTurbo Decoding Message Passing\u201d (TDMP), \u201cshuffled decoding\u201d or \u201clayered decoding\u201d [4]\u2013[5][6], intermediate results are used within the same iteration for the same computation type.","part":"1"}],"links":{"documentLink":"/document/1255474","pdfSize":"2455KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"D. Hocevar, \"A Reduced Complexity Decoder Architecture via Layered Decoding of LDPC Codes,\" in Signal Processing Systems, 2004. SIPS 2004. IEEE Workshop on, 2004, pp. 107-112.","title":"A Reduced Complexity Decoder Architecture via Layered Decoding of LDPC Codes","context":[{"sec":"sec1","text":" By means of the Gauss-Seidel algorithm, which is also known as \u201cstaggered decoding\u201d, \u201cTurbo Decoding Message Passing\u201d (TDMP), \u201cshuffled decoding\u201d or \u201clayered decoding\u201d [4]\u2013[6], intermediate results are used within the same iteration for the same computation type.","part":"1"}],"links":{"documentLink":"/document/1363033","pdfSize":"335KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"F. Guilloud, E. Boutillon, and J. Danger, \"\u03bb-Min Decoding Algorithm of Regular and Irregular LDPC Codes,\" in Proc. 3nd International Symposium on Turbo Codes & Related Topics, Brest, France, Sep. 2003, pp. 451-454.","title":"\u03bb-Min Decoding Algorithm of Regular and Irregular LDPC Codes","context":[{"sec":"sec1","text":" For highly efficient decoder implementations it is furthermore necessary to use suboptimal check node approximations of low complexity, e.g., the \\$\\lambda{-}\\$ Min algorithm [7].","part":"1"},{"sec":"sec1","text":" Furthermore, we propose a modified version of the \\$\\lambda{-}\\$ Min algorithm [7] that further reduces the size of the extrinsic memory compared to the latest published DVB-S2 decoders, cf.","part":"1"},{"sec":"sec6","text":" A good approximation is the \\$\\lambda{-}\\$ Min approximation [7].","part":"1"},{"sec":"sec6","text":" As proposed in [7], it is hence possible to compress the extrinsic memory.","part":"1"},{"sec":"sec6","text":" Using the compressed storage method with the 3-Min algorithm as proposed in [7] would result in an increased memory consumption.","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"F. Kienle, T. Brack, and N. Wehn, \"A synthesizable IP Core for DVB-S2 LDPC Code Decoding,\" in Design, Automation and Test in Europe. Proceedings, 2005, pp. 100-105 Vol. 3.","title":"A synthesizable IP Core for DVB-S2 LDPC Code Decoding","context":[{"sec":"sec1","text":" DVB-S2 LDPC architecture publications applying the Gauss-Seidel algorithm [8]\u2013[13] do not address this problem.","part":"1"},{"sec":"sec4","text":"The architecture presented in [8] avoids the problem by applying the Gauss-Seidel technique only on the staircase part \\$T\\$ of the parity check matrix \\$H\\$.","part":"1"}],"links":{"documentLink":"/document/1395802","pdfSize":"139KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"A. Segard, F. Verdier, D. Declercq, and P. Urard, \"A DVB-S2 compliant LDPC decoder integrating the Horizontal Shuffle Scheduling,\" in Intelligent Signal Processing and Communications, 2006. ISPACS '06. International Symposium on, 2006, pp. 1013-1016.","title":"A DVB-S2 compliant LDPC decoder integrating the Horizontal Shuffle Scheduling","context":[{"sec":"sec1","text":" DVB-S2 LDPC architecture publications applying the Gauss-Seidel algorithm [8]\u2013[9][13] do not address this problem.","part":"1"}],"links":{"documentLink":"/document/4212426","pdfSize":"430KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"J. Dielissen, A. Hekstra, and V. Berg, \"Low cost LDPC decoder for DVB-S2,\" in Design, Automation and Test in Europe, 2006. DATE '06. Proceedings, vol. 2, 2006, pp. 1-6.","title":"Low cost LDPC decoder for DVB-S2","context":[{"sec":"sec1","text":" DVB-S2 LDPC architecture publications applying the Gauss-Seidel algorithm [8]\u2013[10][13] do not address this problem.","part":"1"},{"sec":"sec4","text":" The architecture in [10] applies Gauss-Seidel to all variable nodes, but does not show the treatment of superposed submatrices.","part":"1"}],"links":{"documentLink":"/document/1657127","pdfSize":"952KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"M. Gomes, G. Falcao, V. Silva, V. Ferreira, A. Sengo, and M. Falcao, \"Flexible Parallel Architecture for DVB-S2 LDPC Decoders,\" in Global Telecommunications Conference. GLOBECOM '07. IEEE, 2007, pp. 3265-3269.","title":"Flexible Parallel Architecture for DVB-S2 LDPC Decoders","context":[{"sec":"sec1","text":" DVB-S2 LDPC architecture publications applying the Gauss-Seidel algorithm [8]\u2013[11][13] do not address this problem.","part":"1"}],"links":{"documentLink":"/document/4411529","pdfSize":"255KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"P. Urard, E. Yeo, L. Paumier, P. Georgelin, T. Michel, V. Lebars, E. Lantreibecq, and B. Gupta, \"A 135Mb/s DVB-S2 Compliant Codec Based on 64800b LDPC and BCH Codes,\" in Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International, 2005, pp. 446-609 Vol. 1.","title":"A 135Mb/s DVB-S2 Compliant Codec Based on 64800b LDPC and BCH Codes","context":[{"sec":"sec1","text":" DVB-S2 LDPC architecture publications applying the Gauss-Seidel algorithm [8]\u2013[12][13] do not address this problem.","part":"1"},{"sec":"sec7b","text":" Implementation results of the proposed decoder in 90nm technology [12], and the latest published DVB-S2 decoder IP [13] (65nm technology) are summarized in Table I.","part":"1"},{"sec":"sec7b","text":" Compared to the 90nm decoder of [12] we require less power and area while offering a higher throughput.","part":"1"}],"links":{"documentLink":"/document/1494061","pdfSize":"1823KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"P. Urard, L. Paumier, V. Heinrich, N. Raina, and N. Chawla, \" A 360mW 105Mb/s DVB-S2 Compliant Codec based on 64800b LDPC and BCH Codes enabling Satellite- Transmission Portable Devices,\" in Solid-State Circuits Conference, 2008. Digest of Technical Papers. ISSCC. 2008 IEEE International, 2005, pp. 310-311.","title":"A 360mW 105Mb/s DVB-S2 Compliant Codec based on 64800b LDPC and BCH Codes enabling Satellite- Transmission Portable Devices","context":[{"sec":"sec1","text":" DVB-S2 LDPC architecture publications applying the Gauss-Seidel algorithm [8]\u2013[13] do not address this problem.","part":"1"},{"sec":"sec1","text":" Compared to the latest published DVB-S2 decoder [13] we could reduce the clock frequency by 40% while the memory consumption is reduced by 16%, see Section VII.","part":"1"},{"sec":"sec7b","text":" Implementation results of the proposed decoder in 90nm technology [12], and the latest published DVB-S2 decoder IP [13] (65nm technology) are summarized in Table I.","part":"1"},{"sec":"sec7b","text":" Compared to the decoder of [13] we could reduce the decoder parallelism, what allows for a simplified routing of the barrel shifters.","part":"1"},{"sec":"sec7b","text":"\\${\\dagger 2}\\$ for comparison: same parameters as [13].","part":"1"},{"sec":"sec7b","text":" Therefore, we adapted the presented IP to one channel with an LDPC decoder parallelism of 180, which is the configuration of [13].","part":"1"},{"sec":"sec7b","text":" Compared to [13] the clock frequency could be reduced by 40% from 174 MHz to 105 MHz to obtain the same throughput.","part":"1"}],"links":{"documentLink":"/document/4523181","pdfSize":"692KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"R. Tanner, \"A Recursive Approach to Low Complexity Codes,\" Information Theory, IEEE Transactions on, vol. 27, pp. 533-547, 1981.","title":"A Recursive Approach to Low Complexity Codes","context":[{"sec":"sec3","text":" It can be represented by a bipartite graph, the so called Tanner graph [14].","part":"1"}],"links":{"documentLink":"/document/1056404","pdfSize":"1849KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"H. Jin, A. Khandekar, and R. McEliece, \"Irregular Repeat-Accumulate Codes,\" Second International Conference on Turbo Codes, Brest, France, Sep. 2000.","title":"Irregular Repeat-Accumulate Codes","context":[{"sec":"sec3","text":" The connection of the parity node group and the check node group is a fixed zigzag pattern, which is the result of the accumulator encoding procedure [15].","part":"1"}],"refType":"biblio","id":"ref15"}],"articleNumber":"5090867","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A novel LDPC decoder for DVB-S2 IP","publisher":"IEEE","isDynamicHtml":true,"displayDocTitle":"A novel LDPC decoder for DVB-S2 IP","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090867/","htmlAbstractLink":"/document/5090867/","xploreDocumentType":"Conference Publication","articleId":"5090867","openAccessFlag":"F","title":"A novel LDPC decoder for DVB-S2 IP","contentTypeDisplay":"Conferences","mlTime":"PT0.094273S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090868,"references":[{"order":"1","text":"I. Daubechies, \"The wavelet transform, time-frequency localization and signal analysis,\" IEEE Trans. on Information Theory, vol. 36, pp. 961-1005, 1990.","title":"The wavelet transform, time-frequency localization and signal analysis","context":[{"sec":"sec1","text":"For the last two decades the wavelet theory has been studied extensively [1], [2] to answer the demand for better and more appropriate functions to represent signals than the ones offered by the Fourier analysis.","part":"1"}],"links":{"documentLink":"/document/57199","pdfSize":"3696KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"S. Mallat, Ed., A Wavelet Tour of Signal Processing. Academic Press, Incorporated, 1998.","title":"A Wavelet Tour of Signal Processing","context":[{"sec":"sec1","text":"For the last two decades the wavelet theory has been studied extensively [1], [2] to answer the demand for better and more appropriate functions to represent signals than the ones offered by the Fourier analysis.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"A. Bradley, \"A Wavelet Visible Difference Predictor,\" IEEE Trans. Image Processing, vol. 8, no. 5, pp. 717-730, 1999.","title":"A Wavelet Visible Difference Predictor","context":[{"sec":"sec1","text":" Due to numerous interchanging fields, wavelets have been used in many applications such as image compression, feature detection, seismic geology, human vision, etc [3], [4].","part":"1"}],"links":{"documentLink":"/document/760338","pdfSize":"3716KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"B. Carnero and A. Drygajlo, \"Perceptual speech coding and enhancement using frame-synchronized fast wavelet packet transform algorithms,\" IEEE Trans. Signal Processing, vol. 47, pp. 1622-1634, 1999.","title":"Perceptual speech coding and enhancement using frame-synchronized fast wavelet packet transform algorithms","context":[{"sec":"sec1","text":" Due to numerous interchanging fields, wavelets have been used in many applications such as image compression, feature detection, seismic geology, human vision, etc [3], [4].","part":"1"}],"links":{"documentLink":"/document/765133","pdfSize":"403KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"W. Sweldens, \"The Lifting Scheme: A New Philosophy in Biorthogonal Wavelet Constructions,\" Wavelet Applications in Signal and Image Processing, vol. 3, pp. 68-79, 1995.","title":"The Lifting Scheme: A New Philosophy in Biorthogonal Wavelet Constructions","context":[{"sec":"sec2a","text":"The second generation of wavelets, more popular under the name lifting scheme, was introduced by Sweldens [5].","part":"1"},{"sec":"sec2a","text":"Daubechies and Sweldens in [5], [6] have shown that the polyphase representation can always be factored into lifting steps by using the Euclidean algorithm to find the greatest common divisors.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1117/12.217619"},"refType":"biblio","id":"ref5"},{"order":"6","text":"I. Daubechies and W. Sweldens, \"Factoring Wavelet Transforms into Lifting Steps,\" J. Fourier Anal. Appl., vol. 4, no. 3, pp. 245-267, 1998.","title":"Factoring Wavelet Transforms into Lifting Steps","context":[{"sec":"sec2a","text":"Daubechies and Sweldens in [5], [6] have shown that the polyphase representation can always be factored into lifting steps by using the Euclidean algorithm to find the greatest common divisors.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/BF02476026"},"refType":"biblio","id":"ref6"},{"order":"7","text":"J. Bruguera and T. Lang, \"Leading-one prediction scheme for latency improvement in single datapath floating-point adders,\" in Proc. of the Intl. Conference on Computer Design: VLSI in Computers and Processors, 5-7 Oct. 1998.","title":"Leading-one prediction scheme for latency improvement in single datapath floating-point adders","context":[{"sec":"sec3d","text":"In order to decrease critical paths, Leading-One Prediction (LOP) was proposed in [7], [8] as a replacement of LOD, predicting the first occurrence of the logic one directly from the operands.","part":"1"}],"links":{"documentLink":"/document/727065","pdfSize":"246KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"H. Suzuki, H. Morinaka, H. Makino, Y. Nakase, K. Mashiko, and T. Sumi, \"Leading-zero anticipatory logic for high-speed floating point addition,\" IEEE J. Solid-State Circuits, vol. 31, no. 8, pp. 1157-1164, Aug. 1996.","title":"Leading-zero anticipatory logic for high-speed floating point addition","context":[{"sec":"sec3d","text":"In order to decrease critical paths, Leading-One Prediction (LOP) was proposed in [7], [8] as a replacement of LOD, predicting the first occurrence of the logic one directly from the operands.","part":"1"}],"links":{"documentLink":"/document/508263","pdfSize":"1070KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"K. Andra, C. Chakrabarti, and T. Acharya, \"A VLSI architecture for lifting-based forward and inverse wavelet transform,\" IEEE Trans. Signal Processing, vol. 50, no. 4, pp. 966-977, 2002.","title":"A VLSI architecture for lifting-based forward and inverse wavelet transform","context":[{"sec":"sec4","text":" As a comparison, Andra [9] with 16-bit integer arithmetic can only compute (5,3) and (9,7) filters and requires 2.8 mm2 area with 200 MHz operating frequency.","part":"1"}],"links":{"documentLink":"/document/992147","pdfSize":"401KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"G. Dillen, B. Georis, J. Legat, and O. Cantineau, \"Combined line-based architecture for the 5-3 and 9-7 wavelet transform of JPEG2000,\" IEEE Trans. Circuits Syst. Video Technol., vol. 13, no. 9, pp. 944-950, Sept. 2003.","title":"Combined line-based architecture for the 5-3 and 9-7 wavelet transform of JPEG2000","context":[],"links":{"documentLink":"/document/1233006","pdfSize":"516KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"Y.-H. Seo and D.-W. Kim, \"A New VLSI Architecture of Lifting-Based DWT,\" Lecture Notes in Computer Science, vol. 3985/2006, pp. 146-151, 2006.","title":"A New VLSI Architecture of Lifting-Based DWT","context":[],"links":{"crossRefLink":"https://doi.org/10.1007/11802839_20"},"refType":"biblio","id":"ref11"},{"order":"12","text":"C. Wang and W. Gan, \"Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Packet Transform,\" vol. 54, no. 5, pp. 422-426, 2007.","title":"Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Packet Transform","context":[],"refType":"biblio","id":"ref12"}],"articleNumber":"5090868","formulaStrippedArticleTitle":"A flexible floating-point wavelet transform and wavelet packet processor","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5090868/","displayDocTitle":"A flexible floating-point wavelet transform and wavelet packet processor","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5090868/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5090868","openAccessFlag":"F","title":"A flexible floating-point wavelet transform and wavelet packet processor","contentTypeDisplay":"Conferences","mlTime":"PT0.180384S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090871,"references":[{"order":"1","text":"J. Babb, R. Tessier, M. Dahl, S. Hanono, D. Hoki, and A. Agarwal. Logic emulation with virtual wires. IEEE Trans. on CAD, 1997.","title":"Logic emulation with virtual wires","context":[{"sec":"sec2","text":" In addition, much effort has been dedicated to parallelize simulation exploiting specialized architectures, also called emulation systems, whose computational units are optimized for the simulation of a single logic gate or a small block of gates [1], [12], [13].","part":"1"}],"links":{"documentLink":"/document/640619","pdfSize":"514KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"W. Baker, A. Mahmood, and B. Carlson. Parallel event-driven logic simulation algorithms: Tutorial and comparative evaluation. IEEE Journal on Circuits, Devices and Systems, 1996.","title":"Parallel event-driven logic simulation algorithms: Tutorial and comparative evaluation","context":[{"sec":"sec2","text":" The exploration of parallel algorithms for simulation started at approximately the same time [2], [17], [23], targeting both shared memory multiprocessors [11] and distributed memory systems [16], [15].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1049/ip-cds:19960477","pdfSize":"1186KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"Z. Barzilai, J. Carter, B. Rosen, and J. Rutledge. HSS-a high-speed simulator. IEEE Trans. on CAD, 1987.","title":"HSS-a high-speed simulator","context":[{"sec":"sec2","text":" Initial work from the 1980s addressed several key algorithmic aspects that are still utilized by modern solutions, including netlist compilation, management of event-driven simulators, propagation delays, etc. [5], [3], [14].","part":"1"}],"links":{"documentLink":"/document/1270308","pdfSize":"2987KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"J. Bergeron. Writing testbenches: functional verification of HDL models. Kluwer Academic Publishers, 2000.","title":"Writing testbenches: Functional verification of HDL models","context":[{"sec":"sec1","text":" The task of verifying the correctness of a design is the most resource-consuming one in the entire development effort [4], [7].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"R. Bryant, D. Beatty, K. Brace, K. Cho, and T. Sheffler. COSMOS: a compiled simulator for MOS circuits. In Proc. DAC, 1987.","title":"COSMOS: A compiled simulator for MOS circuits","context":[{"sec":"sec2","text":" [5], [3], [14].","part":"1"}],"links":{"documentLink":"/document/1586199","pdfSize":"848KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"M. Denneau. The Yorktown simulation engine. Proc. DAC, 1982.","title":"The Yorktown simulation engine","context":[{"sec":"sec2","text":" One of the very first emulation systems, the Yorktown Simulation Engine [6], was developed at IBM and consisted of an array of special purpose processors.","part":"1"}],"links":{"documentLink":"/document/1585480","pdfSize":"371KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"D. Edenfeld, A. B. Kahng, M. Rodgers, and Y. Zorian. 2003 technology roadmap for semiconductors. IEEE Computer, 2004.","title":"2003 technology roadmap for semiconductors","context":[{"sec":"sec1","text":" The task of verifying the correctness of a design is the most resource-consuming one in the entire development effort [4], [7].","part":"1"}],"links":{"documentLink":"/document/1319274","pdfSize":"310KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"E. Frank. Exploiting parallelism in a switch-level simulation machine. Proc. DAC, 1986.","title":"Exploiting parallelism in a switch-level simulation machine","context":[{"sec":"sec2","text":" Previous solutions include random [8], activity-based partitioning [16], balanced workload [10], and cone partitioning [22], where logic clusters are created by grouping the cones of influence of circuit outputs with the goal of minimizing the number of gates overlapping among multiple clusters.","part":"1"}],"links":{"documentLink":"/document/1586063","pdfSize":"782KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"K. Gulati and S. Khatri. Towards acceleration of fault simulation using graphics processing units. Proc. DAC, 2008.","title":"Towards acceleration of fault simulation using graphics processing units","context":[{"sec":"sec2","text":" Another recent work parallelized a fault simulation solution for the CUDA architecture [9].","part":"1"}],"links":{"documentLink":"/document/4555933","pdfSize":"335KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"S. Karthik and J. A. Abraham. Distributed VLSI simulation on a network of workstations. In Proc. ICCD, 1992.","title":"Distributed VLSI simulation on a network of workstations","context":[{"sec":"sec2","text":" Previous solutions include random [8], activity-based partitioning [16], balanced workload [10], and cone partitioning [22], where logic clusters are created by grouping the cones of influence of circuit outputs with the goal of minimizing the number of gates overlapping among multiple clusters.","part":"1"}],"links":{"documentLink":"/document/276328","pdfSize":"285KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"H. Kim and S. Chung. Parallel logic simulation using time warp on shared-memory multiprocessors. Proc. IPPS, 1994.","title":"Parallel logic simulation using time warp on shared-memory multiprocessors","context":[{"sec":"sec2","text":" The exploration of parallel algorithms for simulation started at approximately the same time [2], [17], [23], targeting both shared memory multiprocessors [11] and distributed memory systems [16], [15].","part":"1"}],"links":{"documentLink":"/document/288193","pdfSize":"668KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"Y.-I. Kim, W. Yang, Y.-S. Kwon, and C.-M. Kyung. Communication-efficient hardware acceleration for fast functional simulation. Proc. DAC, 2004.","title":"Communication-efficient hardware acceleration for fast functional simulation","context":[{"sec":"sec2","text":" In addition, much effort has been dedicated to parallelize simulation exploiting specialized architectures, also called emulation systems, whose computational units are optimized for the simulation of a single logic gate or a small block of gates [1], [12], [13].","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"H. Kohler, J. Kayser, H. Pape, and H. Ruffner. Code verification by hardware acceleration. ASIC/SOC Conference, 2001. Proceedings. 14th Annual IEEE International, pages 65-69, 2001.","title":"Code verification by hardware acceleration","context":[{"sec":"sec2","text":" In addition, much effort has been dedicated to parallelize simulation exploiting specialized architectures, also called emulation systems, whose computational units are optimized for the simulation of a single logic gate or a small block of gates [1], [12], [13].","part":"1"}],"links":{"documentLink":"/document/954674","pdfSize":"423KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"D. Lewis. A hierarchical compiled code event-driven logic simulator. IEEE Trans. on CAD, 1991.","title":"A hierarchical compiled code event-driven logic simulator","context":[{"sec":"sec2","text":" Initial work from the 1980s addressed several key algorithmic aspects that are still utilized by modern solutions, including netlist compilation, management of event-driven simulators, propagation delays, etc. [5], [3], [14].","part":"1"}],"links":{"documentLink":"/document/137501","pdfSize":"1257KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"N. Manjikian and W. Loucks. High performance parallel logic simulations on a network of workstations. Proc. of workshop on Parallel and distributed simulation, 1993.","title":"High performance parallel logic simulations on a network of workstations","context":[{"sec":"sec2","text":" The exploration of parallel algorithms for simulation started at approximately the same time [2], [17], [23], targeting both shared memory multiprocessors [11] and distributed memory systems [16], [15].","part":"1"}],"links":{},"refType":"biblio","id":"ref15"},{"order":"16","text":"Y. Matsumoto and K. Taki. Parallel logic simulation on a distributed memory machine. Proc. EDAC, 1992.","title":"Parallel logic simulation on a distributed memory machine","context":[{"sec":"sec2","text":" The exploration of parallel algorithms for simulation started at approximately the same time [2], [17], [23], targeting both shared memory multiprocessors [11] and distributed memory systems [16], [15].","part":"1"},{"sec":"sec2","text":" Previous solutions include random [8], activity-based partitioning [16], balanced workload [10], and cone partitioning [22], where logic clusters are created by grouping the cones of influence of circuit outputs with the goal of minimizing the number of gates overlapping among multiple clusters.","part":"1"}],"links":{"documentLink":"/document/205898","pdfSize":"358KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"G. Meister. A survey on parallel logic simulation. Technical report, University of Saarland, Dept. of Computer Science, Misra J, 1993.","title":"A survey on parallel logic simulation","context":[{"sec":"sec2","text":" The exploration of parallel algorithms for simulation started at approximately the same time [2], [17], [23], targeting both shared memory multiprocessors [11] and distributed memory systems [16], [15].","part":"1"}],"links":{"documentLink":"/document/495487","pdfSize":"1047KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"G. D. Micheli. Synthesis and Optimization of Digital Circuits. McGraw-Hill Higher Education, 1994.","title":"Synthesis and Optimization of Digital Circuits","context":[{"sec":"sec4d","text":" It is adapted from a variant of list scheduling algorithm [18] to CUDA data structure constraints, using the slack available at each gate in attempting to minimize the balanced clusters' height.","part":"1"}],"refType":"biblio","id":"ref18"},{"order":"19","text":"NVIDIA. CUDA Complete Unified Device Architecture, 2007.","title":"CUDA Complete Unified Device Architecture","context":[{"sec":"sec1","text":" NVIDIA, a market leader in graphic processors, has developed an architecture and programming interface (called CUDA) [19] enabling end users to control GPU activity directly and develop parallel applications.","part":"1"},{"sec":"sec3","text":"The CUDA architecture [19] (Figure 1) is built around multiprocessors, whose number typically doubles with each new device generation.","part":"1"}],"refType":"biblio","id":"ref19"},{"order":"20","text":"Opencores. http://www.opencores.org/.","title":"Opencores","context":[{"sec":"sec6","text":" Designs were obtained from OpenCores [20] and from the Sun OpenSPARC project [24]; the 5 stage processors and NoC designs were designed by student teams.","part":"1"}],"refType":"biblio","id":"ref20"},{"order":"21","text":"A. Perinkulam and S. Kundu. Logic simulation using graphics processors. In Proc. ITSW, 2007.","title":"Logic simulation using graphics processors","context":[{"sec":"sec2","text":" [21]; however, the communication overhead of this system had a high impact on the overall performance.","part":"1"}],"refType":"biblio","id":"ref21"},{"order":"22","text":"S. Smith, W. Underwood, and M. R. Mercer. An analysis of several approaches to circuit partitioning for parallel logic simulation. In Proc. ICCD, 1987.","title":"An analysis of several approaches to circuit partitioning for parallel logic simulation","context":[{"sec":"sec2","text":" Previous solutions include random [8], activity-based partitioning [16], balanced workload [10], and cone partitioning [22], where logic clusters are created by grouping the cones of influence of circuit outputs with the goal of minimizing the number of gates overlapping among multiple clusters.","part":"1"}],"refType":"biblio","id":"ref22"},{"order":"23","text":"L. Soul\u00e9 and T. Blank. Parallel logic simulation on general purpose machines. In Proc. DAC, 1988.","title":"Parallel logic simulation on general purpose machines","context":[{"sec":"sec2","text":" The exploration of parallel algorithms for simulation started at approximately the same time [2], [17], [23], targeting both shared memory multiprocessors [11] and distributed memory systems [16], [15].","part":"1"}],"links":{"documentLink":"/document/14753","pdfSize":"411KB"},"refType":"biblio","id":"ref23"},{"order":"24","text":"Sun microsystems OpenSPARC. http://opensparc.net/.","title":"Sun microsystems OpenSPARC","context":[{"sec":"sec6","text":" Designs were obtained from OpenCores [20] and from the Sun OpenSPARC project [24]; the 5 stage processors and NoC designs were designed by student teams.","part":"1"}],"refType":"biblio","id":"ref24"},{"order":"25","text":"B. Wile, J. Goss, and W. Roesner. Comprehensive Functional Verification. Morgan Kaufmann Publishers Inc., 2005.","title":"Comprehensive Functional Verification","context":[{"sec":"sec1","text":" [25].","part":"1"}],"refType":"biblio","id":"ref25"}],"articleNumber":"5090871","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"GCS: High-performance gate-level simulation with GPGPUs","publisher":"IEEE","displayDocTitle":"GCS: High-performance gate-level simulation with GPGPUs","htmlAbstractLink":"/document/5090871/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5090871/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090871","openAccessFlag":"F","title":"GCS: High-performance gate-level simulation with GPGPUs","contentTypeDisplay":"Conferences","mlTime":"PT0.628892S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090873,"references":[{"order":"1","text":"Semiconductor Industry Association (SIA), \"International Technology Roadmap for Semiconductors (ITRS)\", 2005 edition.","title":"International Technology Roadmap for Semiconductors (ITRS)","context":[{"sec":"sec1","text":" This is confirmed by the Semiconductor Industry Association roadmap, which forecasts that in 2013 more than 90% of the overall SoC area will be composed of memories [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"J.C.M. Li, T. Chao-Wen and E.J. McCluskey, \"Testing for Resistive Opens and Stuck Opens\", Proc. of IEEE International. Test Conference, pp. 1049-1058, 2001.","title":"Testing for Resistive Opens and Stuck Opens","context":[{"sec":"sec1","text":" These defects are mainly due to bad vias or contact inducing resistive paths [2].","part":"1"}],"links":{"documentLink":"/document/966731","pdfSize":"968KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"A. Meixner and J. Banik, \"Weak Write Test Mode: an SRAM Cell Stability Design for Test Technique\", Proc. of IEEE International Test Conference, pp. 1043-1052, 1997.","title":"Weak Write Test Mode: An SRAM Cell Stability Design for Test Technique","context":[{"sec":"sec1","text":" One of the well-known single threshold techniques, the Weak Write Test Mode (WWTM) [3], applies a weak overwrite stress to detect weak core-cells.","part":"1"},{"sec":"sec2b","text":"The most known DfT solution for stability fault detection is called Weak Write Test Mode (WWTM) [3], [8], [9].","part":"1"}],"links":{"documentLink":"/document/639732","pdfSize":"933KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"A. Pavlov, M. Sachdev and J.P. de Gyvez, \"An SRAM Weak Cell Fault Model and a DFT Technique with a Programmable Detection Threshold\", Proc. of IEEE International Test Conference, pp. 1106-1115, 2004.","title":"An SRAM Weak Cell Fault Model and a DFT Technique with a Programmable Detection Threshold","context":[{"sec":"sec1","text":" Programmable threshold methods have been described in [4],[5], [6].","part":"1"},{"sec":"sec2b","text":"Programmable stability fault detection has been described in [4], [5], [6].","part":"1"},{"sec":"sec2b","text":"DfT techniques proposed in [4], [6] consist in using some core-cells belonging to the same column than the targeted one to act the weak write.","part":"1"}],"links":{"documentLink":"/document/1387366","pdfSize":"692KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"A. Pavlov, M. Azimane, J. P. de Gyvez and M. Sachdev, \"Word line Pulsing technique for stability fault detection in SRAM cells\", Proc. of IEEE International Test Conference, paper 33.1, 2005.","title":"Word line Pulsing technique for stability fault detection in SRAM cells","context":[{"sec":"sec1","text":" Programmable threshold methods have been described in [4],[5], [6].","part":"1"},{"sec":"sec2a","text":"Moreover, it has been shown in [5] that resistive bridges and threshold voltage mismatches, which are more and more likely to occur in VDSM technologies using very aggressive design rules, may also be the root cause of stability faults.","part":"1"},{"sec":"sec2b","text":"Programmable stability fault detection has been described in [4], [5], [6].","part":"1"},{"sec":"sec2b","text":" In [5], the authors present the Word Line Pulsing Technique (WLPT).","part":"1"}],"links":{"documentLink":"/document/1584045","pdfSize":"791KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"A. Pavlov, M. Sachdev and J. P. de Gyvez, \"Weak cell detection in Deep-submicron SRAMs: A programmable detection technique\", IEEE Journal of Solid-State Circuits, Vol. 41, N\u00b0 10, October 2006, pp. 2334-2343.","title":"Weak cell detection in Deep-submicron SRAMs: A programmable detection technique","context":[{"sec":"sec1","text":" Programmable threshold methods have been described in [4],[5], [6].","part":"1"},{"sec":"sec2b","text":"Programmable stability fault detection has been described in [4], [5], [6].","part":"1"},{"sec":"sec2b","text":"DfT techniques proposed in [4], [6] consist in using some core-cells belonging to the same column than the targeted one to act the weak write.","part":"1"},{"sec":"sec4","text":"Finally, we compare the effectiveness of the proposed solution with the one presented in [6].","part":"1"},{"sec":"sec4","text":" Minimum defect sizes are not compared as both solutions do not used the same SRAM technology: 0.18 \u00b5m in [6] and 45 nm technology in our experiments.","part":"1"},{"sec":"sec4","text":"Here after, we have computed the resulting test application time (TTPAV) of the solution proposed in [6]: with n being the number of core-cells written to fix the data background and t the cycle time of the SRAM.","part":"1"},{"sec":"sec4","text":" For example, authors in [6] use nine core-cells as background.","part":"1"},{"sec":"sec4","text":" Then, TTWLET becomes: Consequently, our DfT solution is two times faster than the programmable stability fault DfT technique proposed in [6].","part":"1"}],"links":{"documentLink":"/document/1703688","pdfSize":"1056KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"S.V. Kumar, K.H. Kim and S.S. Sapatnekar, \"Impact of NBTI on SRAM Read Stability and Design for Reliability\", Proc. of IEEE International Symposium on Quality Electronic Design, pp. 210-218, 2006.","title":"Impact of NBTI on SRAM Read Stability and Design for Reliability","context":[{"sec":"sec2a","text":" Consequently, a stability fault may occurs as during the lifetime of a SoC, memories become weaker due to parasitic phenomenon such as DC noise, coupling effects or NBTI (Negative Bias Temperature Instability) [7].","part":"1"}],"links":{"documentLink":"/document/1613138","pdfSize":"612KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"W. Schwarz, \"Data Retention Weak Write Circuit and Method of using Same\", U.S. Patent 5835429, November 10, 1998.","title":"Data Retention Weak Write Circuit and Method of using Same","context":[{"sec":"sec2b","text":"The most known DfT solution for stability fault detection is called Weak Write Test Mode (WWTM) [3], [8], [9].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"D. R. Weiss, J. Wuu and R. J. Riedlinger, \"Integrated Weak Write Test Mode\", U.S. Patent 6192001, February 20, 2001.","title":"Integrated Weak Write Test Mode","context":[{"sec":"sec2b","text":"The most known DfT solution for stability fault detection is called Weak Write Test Mode (WWTM) [3], [8], [9].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"D.-M. Kwai, \"Detection of SRAM Cell Stability by Lowering Array Supply Voltage\", Proc. of IEEE Asian Test Symposium, pp. 268-273, 2000.","title":"Detection of SRAM Cell Stability by Lowering Array Supply Voltage","context":[{"sec":"sec2b","text":"Another single threshold technique is presented in [10], where authors propose to separate the power supply of the memory array from that of the periphery.","part":"1"}],"links":{"documentLink":"/document/893636","pdfSize":"455KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"R. Dekker, F. Beenker and L. Thijssen, \"A Realistic Fault Model and Test Algorithms for Static Random Access Memories\", IEEE Transaction on Computer, Vol. 9, No 6, June 1990, pp. 567-572.","title":"A Realistic Fault Model and Test Algorithms for Static Random Access Memories","context":[{"sec":"sec2b","text":"March test procedures have been developed in order to detect degradations of core-cell stability [11],[12],[13],[14].","part":"1"}],"links":{"documentLink":"/document/55188","pdfSize":"644KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"A.J. van De Goor, \"Testing Semiconductor Memories: Theory and Practice\", John Wiley & Sons, West Sussex England, 1991.","title":"Testing Semiconductor Memories: Theory and Practice","context":[{"sec":"sec2b","text":"March test procedures have been developed in order to detect degradations of core-cell stability [11],[12],[13],[14].","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"R. Rajsuman, \"An Algorithm and Design to test Random Access Memories\", Proc. of IEEE International Symposium on Circuits and Systems, pp. 439-442, 1992.","title":"An Algorithm and Design to test Random Access Memories","context":[{"sec":"sec2b","text":"March test procedures have been developed in order to detect degradations of core-cell stability [11],[12],[13],[14].","part":"1"}],"links":{"documentLink":"/document/229919","pdfSize":"360KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"L. Dilillo, P. Girard, S. Pravossoudovitch, A. Virazel, S. Borri and M. Hage-Hassan, \"Dynamic Read Destructive Faults in Embedded SRAMs: Analysis and March Test Solution\", Proc. of IEEE European Test Symposium, pp. 140-145, 2004.","title":"Dynamic Read Destructive Faults in Embedded SRAMs: Analysis and March Test Solution","context":[{"sec":"sec2b","text":"March test procedures have been developed in order to detect degradations of core-cell stability [11],[12],[13],[14].","part":"1"},{"sec":"sec3","text":" First, we expose the principle, based on the Read Equivalent Stress (RES) proposed in [14] and next, we detail its implementation.","part":"1"},{"sec":"sec3a","text":" In order to eliminate this problem, we propose to use the Read Equivalent Stress (RES) principle proposed in [14]: when a core-cell is selected for an operation (read or write), the precharge circuit of its bit line is normally turned off.","part":"1"}],"links":{"documentLink":"/document/1347645","pdfSize":"401KB"},"refType":"biblio","id":"ref14"}],"articleNumber":"5090873","formulaStrippedArticleTitle":"A new design-for-test technique for SRAM core-cell stability faults","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5090873/","displayDocTitle":"A new design-for-test technique for SRAM core-cell stability faults","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5090873/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5090873","openAccessFlag":"F","title":"A new design-for-test technique for SRAM core-cell stability faults","contentTypeDisplay":"Conferences","mlTime":"PT0.219388S","lastupdate":"2021-08-14","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090882,"references":[{"order":"1","text":"S. C. Li, V. C.-C. Lin, K. Nandhasri, and J. Ngarmnil, \"New high-efficiency 2.5V/0.45W RWDM class-D audio amplifier for portable consumer electronics,\" IEEE Trans. On Circ. and Syst. I, Vol. 52, No. 9, pp. 1767-1774, Sept. 2005.","title":"New high-efficiency 2.5V/0.45W RWDM class-D audio amplifier for portable consumer electronics","context":[{"sec":"sec1","text":" Especially for portable and low power devices, the system volume and power efficiency are the major concern [1].","part":"1"}],"links":{"documentLink":"/document/1506977","pdfSize":"829KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"B. Putzeys, \"Digital audio's final frontier,\" IEEE Spectrum, Vol. 40 pp. 34-41, Mar. 2003.","title":"Digital audio's final frontier","context":[{"sec":"sec1","text":" Therefore, the class-D amplifier is widely used in portable device because of it has very high power efficiency, simple heat sink, and can meet industrial standard of Hi-Fi [2]\u2013[5].","part":"1"}],"links":{"documentLink":"/document/1184434","pdfSize":"1056KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"M. A. R.-Gonzalez, and E. S.-Sinencio, \"Design of a class-D audio amplifier IC using sliding mode control and negative feedback,\" IEEE Trans. on Consumer Electr., Vol. 53, pp. 609-617, May 2007.","context":[{"sec":"sec1","text":" Therefore, the class-D amplifier is widely used in portable device because of it has very high power efficiency, simple heat sink, and can meet industrial standard of Hi-Fi [2]\u2013[3][5].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"S. Burrow and D. Grant, \"Efficiency of low power audio amplifiers and loudspeakers,\" IEEE Trans. On Consumer Electronics, Vol. 47, No. 3, pp. 622-630, Aug. 2001.","title":"Efficiency of low power audio amplifiers and loudspeakers","context":[{"sec":"sec1","text":" Therefore, the class-D amplifier is widely used in portable device because of it has very high power efficiency, simple heat sink, and can meet industrial standard of Hi-Fi [2]\u2013[4][5].","part":"1"}],"links":{"documentLink":"/document/964155","pdfSize":"784KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"A. Yasuda, T. Kimura, K. Ochiai, and T. Hamasaki, \"A class-D amplifier using a spectrum shaping technique,\" Proc. IEEE Custom Integrated Conf., pp. 173-176, Oct. 2004.","title":"A class-D amplifier using a spectrum shaping technique","context":[{"sec":"sec1","text":" Therefore, the class-D amplifier is widely used in portable device because of it has very high power efficiency, simple heat sink, and can meet industrial standard of Hi-Fi [2]\u2013[5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"P. Morrow, E. Gaalaas, and O. McCarthy, \"A 20-W stereo class-D audio output power stage in 0.6-\u00a3gm BCDMOS technology,\" IEEE JSSC, Vol. 39, pp. 1948-1958, Nov. 2004.","title":"A 20-W stereo class-D audio output power stage in 0.6-\u00a3gm BCDMOS technology","context":[{"sec":"sec1","text":" The class-D amplifier therefore achieve very high power efficiency since the power transistors are operated in linear and cut-off region and the power loss occurs only at the moment that power transistor changes its status [6].","part":"1"}],"links":{"documentLink":"/document/1347325","pdfSize":"1204KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"B. Forejt, V. Rentala, et al., \"A 700+-mW class-D design with direct battery hookup in a 90-nm process,\" IEEE JSSC, Vol. 40, pp. 1880-1887, Sept. 2005.","title":"A 700+-mW class-D design with direct battery hookup in a 90-nm process","context":[{"sec":"sec1","text":" Moreover, with fixed power delivery, the class-D amplifier requires smaller power transistors and heat sink so that significantly reduces the system volume [7]\u2013[8].","part":"1"}],"links":{"documentLink":"/document/1501987","pdfSize":"1007KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"M. Berkhout, \"An integrated 200-W Class-D audio amplifier,\" IEEE JSSC Vol. 38, pp. 1198-1206, July 2003.","title":"An integrated 200-W Class-D audio amplifier","context":[{"sec":"sec1","text":" Moreover, with fixed power delivery, the class-D amplifier requires smaller power transistors and heat sink so that significantly reduces the system volume [7]\u2013[8].","part":"1"}],"links":{"documentLink":"/document/1208469","pdfSize":"883KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"H.-S. Kim, S.-W. Jung, H.-M. Jung, J.-K. Shin, and P.-C. Choi, \"Low cost implementation of filterless class-D audio amplifier with,\" IEEE Trans. on Consumer Electronics, Vol. 52, No. 4, pp. 1442-1446, Nov. 2006.","title":"Low cost implementation of filterless class-D audio amplifier with","context":[{"sec":"sec1","text":" For this reason, developing a filterless design approach is valuable and directly reducing the cost [9]\u2013[10].","part":"1"}],"links":{"documentLink":"/document/4050079","pdfSize":"1259KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"A. R. Oliva, S. S. Ang, and T. V. Vo, \"A multi-loop voltage-feedback filterless Class-D switching audio amplifier using unipolar pulse-width-modulation,\" IEEE Trans. on Consumer Electr., Vol. 50, No. 1, pp. 312-319, Feb. 2004.","title":"A multi-loop voltage-feedback filterless Class-D switching audio amplifier using unipolar pulse-width-modulation","context":[{"sec":"sec1","text":" For this reason, developing a filterless design approach is valuable and directly reducing the cost [9]\u2013[10].","part":"1"}],"links":{"documentLink":"/document/1277879","pdfSize":"926KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"P. Muggler, W. Chen, C. Jones, P. Dagli, and N. Yazdi, \"A filter free class-D audio amplifier with 86% power efficiency,\" Proc. Int'l Symp. on Circ. and Syst., Vol.1, pp. I-1036-1039, May 2004.","title":"A filter free class-D audio amplifier with 86% power efficiency","context":[{"sec":"sec1","text":" The major inferiority of class-D amplifier is the need of LC filter used to remove the high order harmonic and recover audio signal [11].","part":"1"}],"links":{"documentLink":"/document/1328375","pdfSize":"598KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"E. Gaalaas, \"Class-D audio amplifiers: what, why, and how,\" Analog Dialogue, vol. 40, June 2003, Analog Devices.","title":"Class-D audio amplifiers: What, why, and how","context":[{"sec":"sec1","text":" Especially for portable applications, the LC filter is probably expensive than ICs [12]\u2013[13].","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"M. Score, \"Reducing the output filter of a Class-D amplifier,\" Analog Applications Journal, pp. 19-23, Aug. 1999, Texas Instruments.","title":"Reducing the output filter of a Class-D amplifier","context":[{"sec":"sec1","text":" Especially for portable applications, the LC filter is probably expensive than ICs [12]\u2013[13].","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"J.-S. Lai, and F. Z. Peng, \"Multilevel converters - A new breed of power converters,\" IEEE Trans. On Industry Applications, Vol. 32, No. 3, pp. 509-517, May-June 1996.","title":"Multilevel converters - A new breed of power converters","context":[{"sec":"sec1","text":" The multilevel converter combines several voltage levels and outputs signals as stairway so that improves total harmonic distortion [14]\u2013[18].","part":"1"}],"links":{"documentLink":"/document/502161","pdfSize":"920KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"B.P. McGrath, and D. G. Holmes, \"Multicarrier PWM strategies for multilevel inverters,\" IEEE Trans. on Ind'l Electronics, Vol. 49, No. 4, pp. 858-867, Aug. 2002.","title":"Multicarrier PWM strategies for multilevel inverters","context":[{"sec":"sec1","text":" The multilevel converter combines several voltage levels and outputs signals as stairway so that improves total harmonic distortion [14]\u2013[15][18].","part":"1"}],"links":{"documentLink":"/document/1021317","pdfSize":"525KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"F.-S. Shyu, and Y.-S. Lai, \"Virtual stage pulse-width modulation technique for multilevel inverter/converter,\" IEEE Trans. On Power Electr., Vol. 17, No. 3, pp. 332-341, May 2002.","title":"Virtual stage pulse-width modulation technique for multilevel inverter/converter","context":[{"sec":"sec1","text":" The multilevel converter combines several voltage levels and outputs signals as stairway so that improves total harmonic distortion [14]\u2013[16][18].","part":"1"}],"links":{"documentLink":"/document/1004241","pdfSize":"437KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"G. Carrara, S. Gardella, M. Marchesoni, R. Salutari, and G. Sciutto, \"A new multilevel PWM method: a theoretical analysis,\" IEEE Trans. On Power Electronics, Vol. 7, No. 3, pp. 497-505, July 1992.","title":"A new multilevel PWM method: A theoretical analysis","context":[{"sec":"sec1","text":" The multilevel converter combines several voltage levels and outputs signals as stairway so that improves total harmonic distortion [14]\u2013[17][18].","part":"1"}],"links":{"documentLink":"/document/145137","pdfSize":"789KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"C. Feng, and V. G. Agelidis, \"A DSP-Based controller design for multilevel flying capacitor converters,\" Proc. Int'l conf. on Power Syst. Tech., Vol. 2, pp. 1613-1618, Nov. 2004.","title":"A DSP-Based controller design for multilevel flying capacitor converters","context":[{"sec":"sec1","text":" The multilevel converter combines several voltage levels and outputs signals as stairway so that improves total harmonic distortion [14]\u2013[18].","part":"1"},{"sec":"sec1","text":" The common implement architectures of multilevel converter are diode-clamped converter, flying capacitor converter and cascade full-bridge converter [18].","part":"1"}],"links":{"documentLink":"/document/1296101","pdfSize":"1578KB"},"refType":"biblio","id":"ref18"},{"order":"19","text":"D. G. Holmes and T. A. Lipo, Pulsewidth Modulation for Power Converters. New York: Wiley 2003.","title":"Pulsewidth Modulation for Power Converters","context":[{"sec":"sec1","text":" It requires lower power in high frequency band and has higher resolution in comparison with two-level converter using the same switching frequency [19].","part":"1"}],"links":{},"refType":"biblio","id":"ref19"},{"order":"20","text":"V. M. E. Antunes, V. F. Pires, and J. F. A. Silva, \"Narrow pulse elimination PWM for multilevel digital audio power amplifiers using two cascaded H-Bridges as a nine-level converter,\" IEEE Trans. On Power Electronics, Vol. 22, No. 2, pp. 425-434, Mar. 2007.","title":"Narrow pulse elimination PWM for multilevel digital audio power amplifiers using two cascaded H-Bridges as a nine-level converter","context":[{"sec":"sec1","text":" In addition, the instantaneous variation of output voltage is small and achieves lower electromagnetic interference (EMI) purpose [20].","part":"1"},{"sec":"sec4","text":"As we knew, the cascaded full-bridge multilevel converter [20] is difficult to implement on chip.","part":"1"}],"links":{"documentLink":"/document/4118288","pdfSize":"2696KB"},"refType":"biblio","id":"ref20"},{"order":"21","text":"M. F. Toner, G. W. Roberts, \"Phase-Shifted Suboptimal Pulse-Width Modulation Strategy for Multilevel Inverter,\" Proc. IEEE Int'l Test Conf., pp. 805-814, 1993.","title":"Phase-Shifted Suboptimal Pulse-Width Modulation Strategy for Multilevel Inverter","context":[{"sec":"sec1","text":" There are two categories of modified modulation strategy, which are carrier-based PWM and space vector PWM [21]\u2013[22].","part":"1"},{"sec":"sec1","text":" The space vector PWM is suitable for those applications on digital control system, but the number of multilevel is quite limited that no more than five levels [21].","part":"1"}],"links":{"documentLink":"/document/470621","pdfSize":"797KB"},"refType":"biblio","id":"ref21"},{"order":"22","text":"R.S. Kanchan, M.R. Baiju, K.K. Mohapatra, P.P. Ouseph, and K. Gopakumar, \"Space vector PWM signal generation for multilevel inverters using only the sampled amplitudes of reference phase voltages,\" Proc. IEE Electr. Power Appl., Vol. 152, No. 2, pp. 297~309, Mar. 2005.","context":[{"sec":"sec1","text":" There are two categories of modified modulation strategy, which are carrier-based PWM and space vector PWM [21]\u2013[22].","part":"1"}],"refType":"biblio","id":"ref22"}],"articleNumber":"5090882","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Enhanced design of filterless class-D audio amplifier","publisher":"IEEE","displayDocTitle":"Enhanced design of filterless class-D audio amplifier","htmlAbstractLink":"/document/5090882/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090882/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090882","openAccessFlag":"F","title":"Enhanced design of filterless class-D audio amplifier","contentTypeDisplay":"Conferences","mlTime":"PT0.190737S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090885,"references":[{"order":"1","text":"A. H. Ajami, et al. Modeling and analysis of nonuniform substrate temperature effects on global ULSI interconnects. IEEE Transactions on CAD, 24(6):849-861, June 2005.","title":"Modeling and analysis of nonuniform substrate temperature effects on global ULSI interconnects","context":[{"sec":"sec5c","text":"To evaluate the spatial gradients on the 3D systems, our results show the percentage of time that gradients above 15\u00b0C occur, as gradients between 15\u201320\u00b0C start causing clock skew and impact on circuit delay [1].","part":"1"}],"links":{"documentLink":"/document/1432876","pdfSize":"733KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"D. Atienza, et al. Reliability-aware design for nanometer-scale devices. In ASPDAC, 2008.","title":"Reliability-aware design for nanometer-scale devices","context":[{"sec":"sec2","text":" A hardware-software emulation framework for reliability analysis is proposed in [2], and a reliability-aware register assignment policy is introduced as a case study.","part":"1"}],"links":{"documentLink":"/document/4484011","pdfSize":"307KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"D. Atienza, et al. A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip. In DAC, 2006.","context":[{"sec":"sec2","text":" In [3], a highly-accurate FPGA-based thermal emulation framework is proposed to reduce simulation time for large multicore systems.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"B. Black, et al. Die stacking (3d) microarchitecture. In MICRO, 2006.","title":"Die stacking (3d) microarchitecture","context":[{"sec":"sec1","text":" High power densities are already a major concern in 2D circuits, and in 3D systems the problem is even more severe [4], [20].","part":"1"},{"sec":"sec1","text":" This increase exacerbates temperature related reliability, performance and design challenges in 3D systems [4], [20]. 3D integration complicates the implementation of dynamic thermal management techniques because of the heat transfer between vertically adjacent units and the heterogeneous cooling efficiencies of different layers (e.g., the components closer to the heat sink cool down easier than those further away).","part":"1"}],"links":{"documentLink":"/document/4041869","pdfSize":"364KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"P. Bose. Power-efficient microarchitectural choices at the early design stage. In Keynote Address on PACS, 2003.","title":"Power-efficient microarchitectural choices at the early design stage","context":[{"sec":"sec2","text":" Optimizing multicore scheduling with energy and performance (or timing) constraints has been studied quite extensively in the literature [11], [14], [5], [21].","part":"1"},{"sec":"sec4b","text":" We assume a base leakage power density of \\$3.5 W/mm^{2}\\$ at 383K as in [5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"D. Brooks, et al. Dynamic thermal management for high-performance microprocessors. In HPCA, 2001.","title":"Dynamic thermal management for high-performance microprocessors","context":[{"sec":"sec2","text":"One of the first works on dynamic thermal management is [6], where the authors explore performance trade-offs between different dynamic management mechanisms to tune the thermal profile at runtime.","part":"1"}],"links":{"documentLink":"/document/903261","pdfSize":"1172KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"A. K. Coskun, et al. Temperature aware task scheduling in MPSoCs. In DATE, 2007.","title":"Temperature aware task scheduling in MPSoCs","context":[{"sec":"sec1","text":" [7], [8]) to reduce thermal hot spots and temperature variations dynamically at low cost.","part":"1"},{"sec":"sec2","text":" For multicore systems, the temperature-aware task scheduling method proposed in [7] achieves more desirable thermal profiles than conventional thermal management techniques without introducing a noticeable impact on performance.","part":"1"},{"sec":"sec3b2","text":"Which is a policy introduced in [7], updates probabilities of sending workload to cores at each interval based on an analysis of the temperature history on the chip.","part":"1"},{"sec":"sec4","text":" The average power consumption, including leakage, area distribution of the units on the chip and the floorplan of UltraSPARC T1 are available in [18] and in [7].","part":"1"}],"links":{"documentLink":"/document/4212050","pdfSize":"163KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"J. Donald, et al. Techniques for multicore thermal management: Classification and new exploration. In ISCA, 2006.","title":"Techniques for multicore thermal management: Classification and new exploration","context":[{"sec":"sec1","text":" Power-aware synthesis, dynamic power management (DPM), dynamic voltage-frequency scaling (DVFS) and dynamic thermal management are examples of such techniques [8].","part":"1"},{"sec":"sec1","text":" Finally, several temperature-aware job allocation and task migration techniques have been proposed (e.g. [7], [8]) to reduce thermal hot spots and temperature variations dynamically at low cost.","part":"1"},{"sec":"sec2","text":" The multicore thermal management method introduced in [8] combines distributed DVFS with process migration.","part":"1"},{"sec":"sec3a1","text":"is modeled as proposed in [8], where each core runs at the default (highest) frequency and voltage setting until a core reaches the thermal threshold.","part":"1"},{"sec":"sec3a2","text":" Also, in our setup, every core has three 3 V/f levels (i.e., default, 95% of the default and 85% of the default), similar to the assumption in [8].","part":"1"}],"links":{"documentLink":"/document/1635942","pdfSize":"404KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"M. Healy, et al. Multiobjective microarchitectural floorplanning for 2-d and 3-d ICs. IEEE Transactions on CAD, 26(1), Jan 2007.","title":"Multiobjective microarchitectural floorplanning for 2-d and 3-d ICs","context":[{"sec":"sec2","text":" [9]).","part":"1"}],"links":{"documentLink":"/document/4039506","pdfSize":"947KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"M. Gomaa, et al. Heat-and-Run: leveraging SMT and CMP to manage power density through the operating system. In ASPLOS, 2004.","title":"Heat-and-Run: Leveraging SMT and CMP to manage power density through the operating system","context":[{"sec":"sec2","text":" Heat-and-Run performs temperature-aware thread assignment and migration for multicore multithreaded systems [10].","part":"1"},{"sec":"sec3b1","text":" This technique can be considered as an extension of core-hopping or activity migration techniques [11], [10].","part":"1"}],"links":{},"refType":"biblio","id":"ref10"},{"order":"11","text":"S. Heo, et al. Reducing power density through activity migration. In ISLPED, 2003.","title":"Reducing power density through activity migration","context":[{"sec":"sec2","text":" Optimizing multicore scheduling with energy and performance (or timing) constraints has been studied quite extensively in the literature [11], [14], [5], [21].","part":"1"},{"sec":"sec2","text":" Heo et al. reduce peak junction temperature by activity migration between multiple replicated units [11].","part":"1"},{"sec":"sec3b1","text":" This technique can be considered as an extension of core-hopping or activity migration techniques [11], [10].","part":"1"}],"links":{"documentLink":"/document/1231865","pdfSize":"641KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"W.-L. Hung, et al. Thermal-aware task allocation and scheduling for embedded systems. In DATE, 2005.","title":"Thermal-aware task allocation and scheduling for embedded systems","context":[{"sec":"sec2","text":" A task allocation algorithm for platform-based system design, that includes temperature as a constraint in the co-synthesis framework, is introduced in [12].","part":"1"}],"links":{"documentLink":"/document/1395698","pdfSize":"92KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"Failure mechanisms and models for semiconductor devices, JEDEC publication JEP122C. http://www.jedec.org.","title":"Failure mechanisms and models for semiconductor devices, JEDEC publication JEP122C","context":[{"sec":"sec1","text":" Hot spots accelerate failure mechanisms such as electromigration, stress migration, and dielectric breakdown, which cause permanent device failures [13].","part":"1"},{"sec":"sec1","text":" The failure rate due to thermal cycling increases with the magnitude and frequency of temperature cycles [13].","part":"1"},{"sec":"sec5d","text":" For metallic structures, assuming the same frequency of thermal cycles, failures happen 16x more frequently when \\$\\Delta T\\$ increases from 10 to 20\u00b0C [13].","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"P. Kapur, et al. Power estimation in global interconnects and its reduction using a novel repeater optimization methodology. In DAC, pages 461-466, 2002.","title":"Power estimation in global interconnects and its reduction using a novel repeater optimization methodology","context":[{"sec":"sec1","text":" With the introduction of vias and repeaters to compensate for the performance loss of the long wires, the interconnect power consumption rises dramatically [14].","part":"1"},{"sec":"sec2","text":" Optimizing multicore scheduling with energy and performance (or timing) constraints has been studied quite extensively in the literature [11], [14], [5], [21].","part":"1"}],"links":{"documentLink":"/document/1012669","pdfSize":"691KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"H. Kufluoglu, et al. A computational model of NBTI and hot carrier injection time-exponents for MOSFET reliability. Journal of Computational Electronics, 3 (3):165-169, Oct. 2004.","title":"A computational model of NBTI and hot carrier injection time-exponents for MOSFET reliability","context":[{"sec":"sec1","text":" Negative bias temperature instability (NBTI) and hot-carrier injection (HCI) cause circuits to fail in meeting timing constraints [15].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/s10825-004-7038-9"},"refType":"biblio","id":"ref15"},{"order":"16","text":"A. Kumar, et al. HybDTM: a coordinated hardware-software approach for dynamic thermal management. In DAC, 2006.","context":[{"sec":"sec2","text":" Kumar et al. propose a hybrid method that coordinates clock gating and software thermal management techniques such as temperature-aware priority management [16].","part":"1"}],"refType":"biblio","id":"ref16"},{"order":"17","text":"C. J. Lasance. Thermally driven reliability issues in microelectronic systems: status-quo and challenges. Microelectronics Reliability, 43(12):1969-1974, Dec. 2003.","title":"Thermally driven reliability issues in microelectronic systems: Status-quo and challenges","context":[{"sec":"sec1","text":"Addressing thermal hot spots alone is not enough to achieve better reliability, as temperature gradients in time and space determine device reliability at moderate temperatures [17].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/S0026-2714(03)00183-5"},"refType":"biblio","id":"ref17"},{"order":"18","text":"A. Leon, et al. A power-efficient high-throughput 32-thread SPARC processor. ISSCC, 2006.","title":"A power-efficient high-throughput 32-thread SPARC processor","context":[{"sec":"sec1","text":"We evaluate the management policies on various 3D systems, whose design is based on the extension of UltraSPARC T1 [18].","part":"1"},{"sec":"sec3b3","text":" In our experiments, \\$T_{pref}\\$ has been set to 80\u00b0C, which is a safe temperature for the type of commercial multicore architectures studied in this work [18].","part":"1"},{"sec":"sec4","text":"The 3D multicore systems studied in our experiments are based on the architecture of the UltraSPARC T1 (i.e., Niagara-1) [18], which is manufactured at 90nm technology.","part":"1"},{"sec":"sec4","text":" The average power consumption, including leakage, area distribution of the units on the chip and the floorplan of UltraSPARC T1 are available in [18] and in [7].","part":"1"},{"sec":"sec4b","text":"The peak power consumption of SPARC is close to its average power [18].","part":"1"},{"sec":"sec4b","text":" The active state power is taken as 3 Watts, based on [18].","part":"1"},{"sec":"sec4b","text":" The cache power consumption is 1.28W per each L2, which is computed with CACTI [27], and verified by the percentage values in [18].","part":"1"}],"links":{"documentLink":"/document/1696060","pdfSize":"1602KB"},"refType":"biblio","id":"ref18"},{"order":"19","text":"R. McDougall, et al. Solaris Performance and Tools. Sun Microsystems Press, 2006.","title":"Solaris Performance and Tools","context":[{"sec":"sec4b","text":" Also, the length of user and kernel threads were recorded using DTrace [19] to determine the active/idle time slots of cores more accurately.","part":"1"}],"refType":"biblio","id":"ref19"},{"order":"20","text":"K. Puttaswamy, et al. Thermal herding: Microarchitecture techniques for controlling hotspots in high-performance 3d-integrated processors. In HPCA, 2007.","title":"Thermal herding: Microarchitecture techniques for controlling hotspots in high-performance 3d-integrated processors","context":[{"sec":"sec1","text":" High power densities are already a major concern in 2D circuits, and in 3D systems the problem is even more severe [4], [20].","part":"1"},{"sec":"sec1","text":" This increase exacerbates temperature related reliability, performance and design challenges in 3D systems [4], [20]. 3D integration complicates the implementation of dynamic thermal management techniques because of the heat transfer between vertically adjacent units and the heterogeneous cooling efficiencies of different layers (e.g., the components closer to the heat sink cool down easier than those further away).","part":"1"}],"links":{"documentLink":"/document/4147660","pdfSize":"677KB"},"refType":"biblio","id":"ref20"},{"order":"21","text":"T. S. Rosing, et al. Power and reliability management of SoCs. IEEE Transactions on VLSI, 15(4), April 2007.","title":"Power and reliability management of SoCs","context":[{"sec":"sec2","text":" Optimizing multicore scheduling with energy and performance (or timing) constraints has been studied quite extensively in the literature [11], [14], [5], [21].","part":"1"},{"sec":"sec2","text":" In [21], it is shown that aggressive power management can adversely affect reliability due to fast thermal cycles, and the authors propose an optimization method for multicore architectures that saves energy while meeting reliability constraints.","part":"1"}],"links":{"documentLink":"/document/4162514","pdfSize":"1008KB"},"refType":"biblio","id":"ref21"},{"order":"22","text":"K. Skadron, et al. Temperature-aware microarchitecture. In ISCA, 2003.","title":"Temperature-aware microarchitecture","context":[{"sec":"sec1","text":" A significant bottleneck of such methods is the performance impact associated with stalling or slowing down the processor [22].","part":"1"},{"sec":"sec2","text":" HotSpot [22] is a thermal modeling tool, which calculates transient temperature response given the physical characteristics and power consumption of the units in the die.","part":"1"},{"sec":"sec2","text":" Computation migration and fetch toggling are examples of dynamic management techniques [22].","part":"1"},{"sec":"sec4c","text":"HotSpot Version 4.2 [22] was employed as thermal modeling tool.","part":"1"}],"links":{"documentLink":"/document/1206984","pdfSize":"465KB"},"refType":"biblio","id":"ref22"},{"order":"23","text":"SLAMD Distributed Load Engine. www.slamd.com.","title":"SLAMD Distributed Load Engine","context":[{"sec":"sec4b","text":" A typical server workload was generated by running SLAMD [23] with 20 and 40 threads per client to achieve medium and high utilization, respectively.","part":"1"}],"refType":"biblio","id":"ref23"},{"order":"24","text":"J. Srinivasan, et al. The case for lifetime reliability-aware microprocessors. In ISCA, 2004.","title":"The case for lifetime reliability-aware microprocessors","context":[{"sec":"sec1","text":" When the workload that is going to run on the system is known (as in some embedded systems), voltage/frequency levels, architecture configuration or job allocation can be adjusted at the design stage to avoid dynamic thermal management as much as possible [24].","part":"1"},{"sec":"sec2","text":" RAMP [24] provides a reliability model at the architecture level for temperature related failures, and optimizes the architectural configuration and power/thermal management policies for reliable design.","part":"1"}],"links":{"documentLink":"/document/1310781","pdfSize":"562KB"},"refType":"biblio","id":"ref24"},{"order":"25","text":"H. Su, F. Liu, A. Devgan, E. Acar, and S. Nassif. Full-chip leakage estimation considering power supply and temperature variations. In ISLPED, 2003.","title":"Full-chip leakage estimation considering power supply and temperature variations","context":[{"sec":"sec4b","text":" To account for the temperature and voltage effects on leakage power, we used the second-order polynomial model proposed in [25].","part":"1"},{"sec":"sec4b","text":" We determined the coefficients in the model empirically to match the normalized leakage values in [25].","part":"1"}],"links":{"documentLink":"/document/1231839","pdfSize":"600KB"},"refType":"biblio","id":"ref25"},{"order":"26","text":"C. Sun, L. Shang, and R. P. Dick. 3d multiprocessor system-on-chip thermal optimization. In CODES+ISSS, 2007.","title":"3d multiprocessor system-on-chip thermal optimization","context":[{"sec":"sec2","text":" For dynamic thermal management in 3D systems, a task assignment algorithm that takes leakage power consumption into account is proposed in [26].","part":"1"}],"links":{},"refType":"biblio","id":"ref26"},{"order":"27","text":"D. Tarjan, S. Thoziyoor, and N. P. Jouppi. CACTI 4.0. Technical Report HPL-2006-86, HP Labs, Palo Alto, 2006.","context":[{"sec":"sec4b","text":" The cache power consumption is 1.28W per each L2, which is computed with CACTI [27], and verified by the percentage values in [18].","part":"1"}],"refType":"biblio","id":"ref27"},{"order":"28","text":"C. Zhu, Z. Gu, L. Shang, R. P. Dick, and R. Joseph. Three-dimensional chip-multiprocessor run-time thermal management. IEEE Transactions on CAD, 27(8):1479-1492, August 2008.","title":"Three-dimensional chip-multiprocessor run-time thermal management","context":[{"sec":"sec1","text":"Chip cross-sectional power density increases with the number of vertically stacked circuit layers [28].","part":"1"},{"sec":"sec2","text":" The most recent work on thermal management of 3D circuits is presented in [28], where the authors evaluate several policies for task migration and DVFS attending to the feedback information provided by thermal sensors and integrated performance counters.","part":"1"},{"sec":"sec2","text":" The closest work in literature to our work is [28].","part":"1"},{"sec":"sec4c","text":" A similar model has also been utilized in [28].","part":"1"},{"sec":"sec4c","text":" Each via has a diameter of \\$10\\mu m\\$, according to the current TSV technology [28], and the spacing required around the TSVs is assumed as \\$10\\mu m\\$.","part":"1"},{"sec":"sec5b","text":"Some of the policies presented in Figure 4 are similar to the approaches proposed in [28].","part":"1"},{"sec":"sec5b","text":" In [28] the authors present a similar technique to DVFS_TT called distributed DVFS with clock throttling.","part":"1"}],"links":{"documentLink":"/document/4527121","pdfSize":"702KB"},"refType":"biblio","id":"ref28"}],"articleNumber":"5090885","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Dynamic thermal management in 3D multicore architectures","publisher":"IEEE","htmlAbstractLink":"/document/5090885/","displayDocTitle":"Dynamic thermal management in 3D multicore architectures","isConference":true,"htmlLink":"/document/5090885/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090885","openAccessFlag":"F","title":"Dynamic thermal management in 3D multicore architectures","contentTypeDisplay":"Conferences","mlTime":"PT0.50358S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090889,"references":[{"order":"1","text":"ITU-T Rec. H.264 and ISO/IEC 14496-10:2005 (E) (MPEG-4 AVC), \"Advanced video coding for generic audiovisual services\", 2005.","context":[{"sec":"sec1","text":"The Joint Video Team (JVT) of ISO/IEC MPEG and ITU-T VCEG developed the advanced video coding standard H.264/AVC [1].","part":"1"},{"sec":"sec3a","text":" Therefore, the prediction modes are modified according to the rules defined in standard [1] to use only the available pixels.","part":"1"},{"sec":"sec3b","text":"\n\nFig. 4:\n4 Prediction Modes of Intra Luma \\$16\\times 16\\$ Block Type [1]\n\n\n.","part":"1"},{"sec":"sec4","text":"Fig. 5 presents our methodology to create an optimized hardware for Intra Prediction from the formulae specified in H.264 standard draft [1].","part":"1"},{"sec":"sec4","text":" It forwards the values of a set of prediction modes depending upon the neighbor availability conditions (as specified in [1]) and/or as selected by a fast mode-decision algorithm.","part":"1"},{"sec":"sec4a","text":"Fig. 7 presents the standard equations for Diagonal-Down Left (DDL) and Vertical Left (VL) modes (Group C in Fig. 3) of Intra Luma \\$4\\times 4\\$ (for other modes see section 8.3 of [1]) where [x, y] represents the pixel position in a \\$4\\times 4\\$ sub-block and Pred \\$4{\\rm x}4\\$ [x, y] is the prediction at [x, y].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"ISO/IEC 15444-3 Motion-JPEG2000 (JPEG 2000 Part 3), 2002.","title":"Motion-JPEG2000 (JPEG 2000 Part 3),","context":[{"sec":"sec1","text":"[2] that uses Discrete Wavelet Transforms (DWT) and Arithmetic Coding.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"JPEG 2000 Part I, Mar. 2000. ISO/IEC JTC1/SC29/WG1 Final Comittee Draft, Rev. 1.0.","context":[{"sec":"fn2","text":"MJPEG2000 is a video adaptation of JPEG2000 image-coding standard [3].","type":"footnote"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"H.264 Codec JM 13.2: http://iphome.hhi.de/suehring/tml/index.htm","title":"H.264 Codec JM 13.2","context":[{"sec":"sec1","text":" Fig. 1 shows our study for encoding three high motion video sequences (rafting, rugby, and football) with H.264 encoder software [4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"Xiph.org Test Media, Video Sequences: http://media.xiph.org","title":"Xiph.org Test Media, Video Sequences","context":[{"sec":"sec1","text":"We have conducted a detailed analysis of various test video sequences ([5], [6]) with diverse motion characteristics.","part":"1"},{"sec":"sec5","text":"To validate our approach we have deployed various Common Intermediate Format (CIF: 352\u00d7288) and Source Input Format (SIF: 352\u00d7240) resolution video sequences with diverse motion types [5], [6].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"Arizona State University, Video Traces Research Group: http://trace.eas.asu.edu/yuv/index.html","title":"Video Traces Research Group","context":[{"sec":"sec1","text":"We have conducted a detailed analysis of various test video sequences ([5], [6]) with diverse motion characteristics.","part":"1"},{"sec":"sec5","text":"To validate our approach we have deployed various Common Intermediate Format (CIF: 352\u00d7288) and Source Input Format (SIF: 352\u00d7240) resolution video sequences with diverse motion types [5], [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"Orinoco: http://www.chipvision.com/orinoco/index.php","title":"Orinoco","context":[{"sec":"fn5","text":"For performance, area, and energy results of our ASIC implementation, we _ have used Orinoco [7] with an available 90nm technology library.","type":"footnote"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"T. Wiegand, G. J. Sullivan, G. Bjntegaard, A. Luthra, \"Overview of the H.264/AVC video coding standard\", IEEE Transaction on Circuit and Systems for Video Technology (CSVT), vol. 13, pp. 560-576, 2003.","title":"Overview of the H.264/AVC video coding standard","context":[{"sec":"sec1","text":" It provides a bit rate reduction of 50% as compared to MPEG-2 with similar subjective visual quality [8].","part":"1"}],"links":{"documentLink":"/document/1218189","pdfSize":"774KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"J. Ostermann et al., \"Video coding with H.264/AVC: Tools, Performance, and Complexity\", IEEE Circuits and Systems Magzine, vol. 4, no. 1, pp. 7-28, 2004.","title":"Video coding with H.264/AVC: Tools, Performance, and Complexity","context":[{"sec":"sec1","text":" This improvement comes at the cost of additional computational complexity (~ 10x relative to MPEG-4 simple profile [9]), which is mainly due to the enhanced prediction part.","part":"1"}],"links":{"documentLink":"/document/1286980","pdfSize":"2338KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"D. Marpe, V. George, H. L. Cycon, K. U. Barthel, \"Performance evaluation of Motion-JPEG2000 in comparison with H.264/AVC operated in pure intra coding mode\", SPIE Conference on Wavelet Applications in Industrial Processing, pp. 129-137, 2003.","title":"Performance evaluation of Motion-JPEG2000 in comparison with H.264/AVC operated in pure intra coding mode","context":[{"sec":"sec1","text":" [10], [13]) show that H.264 Intra Prediction modes outperform MJPEG 2000 in terms of both subjective (visual appearance) and objective (Peak Signal to Noise Ratio, PSNR) video quality.","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"G. Bjontegaard, \"Calculation of Average PSNR Differences Between RDCurves\", ITU-T SG16 Doc. VCEG-M33, 2001.","title":"Calculation of Average PSNR Differences Between RDCurves","context":[{"sec":"fn3","text":"For low-to-high bit rates, a loss of 0.5dB in PSNR results in a small visual quality degradation (corresponding to 10% reduced bit-rate) [11].","type":"footnote"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"E. Sahin and I. Hamzaoglu, \"An Efficient Hardware Architecture for H.264 Intra Prediction Algorithm\", DATE, pp. 44-49, 2007.","title":"An Efficient Hardware Architecture for H.264 Intra Prediction Algorithm","context":[{"sec":"sec1a","text":"Although, the recent research on H.264 Intra Prediction has. focused on efficient hardware designs ([12], [13]), related work process each prediction mode individually.","part":"1"},{"sec":"sec1a","text":" The Reconfigurable Module Approach (as in [12] and [13]) provides a faster solution than RISC.","part":"1"},{"sec":"sec1a","text":" We have benchmarked our proposed scheme against Dedicated Module Approach(Fig. 2C) and several state-of-the-art Intra Prediction schemes ([12] \u2013 [15]).","part":"1"},{"sec":"sec2","text":"Previous approaches like [12], [13], and [16] have mainly concentrated on offering either fast hardware for processing one prediction mode at a time or pipelining the prediction process with reconstruction.","part":"1"},{"sec":"sec2","text":"A fast Intra Prediction hardware for Xilinx Virtex-II FPGA is presented in [12] that can process 27 VGA frames (\\$640\\times 480\\$) per second using two data paths.","part":"1"},{"sec":"sec2","text":"Our work is different from the previous approaches in several aspects: In contrast to [12]\u2013[15], our approach exploits the optimization space across all prediction modes (e.g. 9 modes in Luma \\$4\\times 4\\$).","part":"1"},{"sec":"sec2","text":" Unlike [12] our proposed scheme does not require intermediate storage registers.","part":"1"},{"sec":"sec4a","text":" If both the left and top neighboring blocks of a Luma \\$4\\times 4\\$ sub-block are available, [12] calculates 12 common parts while we compute 22 common parts i.e. 83.33% more.","part":"1"},{"sec":"sec5","text":" For area comparison with [12] we have synthesized and implemented the major modules of our hardware architecture (as shown in Section IV) for Xilinx Virtex II.","part":"1"},{"sec":"sec5","text":" [12] requires 1001 CLB slices and 518 DFFs when synthesized for Xilinx Virtex-II 2V8000ffl152 (speed grade 5).","part":"1"},{"sec":"sec5","text":" For Luma \\$4\\times 4\\$ our FPGA implementation is 8x faster than [12].","part":"1"}],"links":{"documentLink":"/document/4211793","pdfSize":"329KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"Y. W. Huang, B. Y. Hsieh, T. C. Chen, L. G. Chen, \"Analysis, fast algorithm, and VLSI architecture design for H.264/AVC intra frame coder\", IEEE Transaction on Circuit and Systems for Video Technology (CSVT), vol. 15, no. 3, pp. 378-401, 2005.","title":"Analysis, fast algorithm, and VLSI architecture design for H.264/AVC intra frame coder","context":[{"sec":"sec1","text":" Several studies (e.g. [10], [13]) show that H.264 Intra Prediction modes outperform MJPEG 2000 in terms of both subjective (visual appearance) and objective (Peak Signal to Noise Ratio, PSNR) video quality.","part":"1"},{"sec":"sec1","text":" [13] shows that H.264 Intra gives 0.1\u20131.8 dB33For low-to-high bit rates, a loss of 0.5dB in PSNR results in a small visual quality degradation (corresponding to 10% reduced bit-rate) [11]. better PSNR than JPEG2000.","part":"1"},{"sec":"sec1a","text":" Intra Prediction may consume up to 80% time of the Intra Compression process when executing the H.264 encoder on MIPS processor [13].","part":"1"},{"sec":"sec1a","text":"Although, the recent research on H.264 Intra Prediction has. focused on efficient hardware designs ([12], [13]), related work process each prediction mode individually.","part":"1"},{"sec":"sec1a","text":" The Reconfigurable Module Approach (as in [12] and [13]) provides a faster solution than RISC.","part":"1"},{"sec":"sec1a","text":" We have benchmarked our proposed scheme against Dedicated Module Approach(Fig. 2C) and several state-of-the-art Intra Prediction schemes ([12] \u2013 [13][15]).","part":"1"},{"sec":"sec1a","text":" For Luma \\$4 \\times 4\\$, our approach achieves a speedup of 3.6x, 5.24x, 5.52x compared with [13], QS0 [14], and [15], respectively.","part":"1"},{"sec":"sec2","text":"Previous approaches like [12], [13], and [16] have mainly concentrated on offering either fast hardware for processing one prediction mode at a time or pipelining the prediction process with reconstruction.","part":"1"},{"sec":"sec2","text":" [13] presents an Intra Encoder that incorporates four reconfigurable data paths operating in parallel to calculate 4 values of a certain prediction mode.","part":"1"},{"sec":"sec2","text":"Our work is different from the previous approaches in several aspects: In contrast to [12]\u2013[13][15], our approach exploits the optimization space across all prediction modes (e.g. 9 modes in Luma \\$4\\times 4\\$).","part":"1"},{"sec":"sec2","text":" In contrast to [13] and [14], we have a combined Sum of Absolute (Transformed) Differences module that can switch between SATD and SAD depending upon performance constraints.","part":"1"},{"sec":"sec2","text":" Due to all these distinctions, our approach achieves a performance gain of 3.6x, 5.24x, 5.52x compared to [13], QS0 [14], and [15], respectively.","part":"1"},{"sec":"sec5","text":" As discussed in [13], Dedicated Module Approach(Fig. 2C) is the most competitive one for ASICs.","part":"1"},{"sec":"sec5","text":" Table 4 shows that our Luma \\$4\\times 4\\$ approach is 3.6x, 5.24x, 5.52x faster than [13], QS0 [14], and [15], respectively.","part":"1"},{"sec":"sec6","text":" Our Luma \\$4\\times 4\\$ approach is 3.6x, 5.24x, 5.52x faster than [13], QS0 [14], and [15], respectively.","part":"1"}],"links":{"documentLink":"/document/1397780","pdfSize":"2823KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"C. H. Chang, J. W. Chen, H. C. Chang, Y. C. Yang, J. S. Wang, J. I. Guo, \"A Quality Scalable H.264/AVC Baseline Intra Encoder for High Definition Video Applications\", SiPS, pp. 521-526, 2007.","title":"A Quality Scalable H.264/AVC Baseline Intra Encoder for High Definition Video Applications","context":[{"sec":"sec1a","text":" We have benchmarked our proposed scheme against Dedicated Module Approach(Fig. 2C) and several state-of-the-art Intra Prediction schemes ([12] \u2013 [14][15]).","part":"1"},{"sec":"sec1a","text":" For Luma \\$4 \\times 4\\$, our approach achieves a speedup of 3.6x, 5.24x, 5.52x compared with [13], QS0 [14], and [15], respectively.","part":"1"},{"sec":"sec2","text":" [14] provides a quality scalable Baseline Intra Encoder where a set of chosen modes is processed for Intra Prediction.","part":"1"},{"sec":"sec2","text":"Our work is different from the previous approaches in several aspects: In contrast to [12]\u2013[14][15], our approach exploits the optimization space across all prediction modes (e.g. 9 modes in Luma \\$4\\times 4\\$).","part":"1"},{"sec":"sec2","text":" In contrast to [13] and [14], we have a combined Sum of Absolute (Transformed) Differences module that can switch between SATD and SAD depending upon performance constraints.","part":"1"},{"sec":"sec2","text":" Due to all these distinctions, our approach achieves a performance gain of 3.6x, 5.24x, 5.52x compared to [13], QS0 [14], and [15], respectively.","part":"1"},{"sec":"sec5","text":" Table 4 shows that our Luma \\$4\\times 4\\$ approach is 3.6x, 5.24x, 5.52x faster than [13], QS0 [14], and [15], respectively.","part":"1"},{"sec":"sec6","text":" Our Luma \\$4\\times 4\\$ approach is 3.6x, 5.24x, 5.52x faster than [13], QS0 [14], and [15], respectively.","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"C. C. Cheng, C. W. Ku, T. S. Chang, \"A 1280x720 Pixels 30 Frames/s H.264/MPEG-4 AVC Intra Encoder\", ISCAS, pp. 5335-5338, 2006.","title":"A 1280x720 Pixels 30 Frames/s H.264/MPEG-4 AVC Intra Encoder","context":[{"sec":"sec1a","text":" We have benchmarked our proposed scheme against Dedicated Module Approach(Fig. 2C) and several state-of-the-art Intra Prediction schemes ([12] \u2013 [15]).","part":"1"},{"sec":"sec1a","text":" For Luma \\$4 \\times 4\\$, our approach achieves a speedup of 3.6x, 5.24x, 5.52x compared with [13], QS0 [14], and [15], respectively.","part":"1"},{"sec":"sec2","text":" [15] reduces the complexity of computation by eliminating Plane Mode for Luma \\$16\\times 16\\$ and Chroma \\$8\\times 8\\$ and adopts DCT for mode decision.","part":"1"},{"sec":"sec2","text":"Our work is different from the previous approaches in several aspects: In contrast to [12]\u2013[15], our approach exploits the optimization space across all prediction modes (e.g. 9 modes in Luma \\$4\\times 4\\$).","part":"1"},{"sec":"sec2","text":" Due to all these distinctions, our approach achieves a performance gain of 3.6x, 5.24x, 5.52x compared to [13], QS0 [14], and [15], respectively.","part":"1"},{"sec":"sec5","text":" Table 4 shows that our Luma \\$4\\times 4\\$ approach is 3.6x, 5.24x, 5.52x faster than [13], QS0 [14], and [15], respectively.","part":"1"},{"sec":"sec6","text":" Our Luma \\$4\\times 4\\$ approach is 3.6x, 5.24x, 5.52x faster than [13], QS0 [14], and [15], respectively.","part":"1"}],"links":{"documentLink":"/document/1693838","pdfSize":"3500KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"G. Jin and H. J. Lee, \"A Parallel and Pipelined Execution of H.264/AVC Intra Prediction\", IEEE International Conference on Computer and Information Technology (CIT), pp. 246-251, 2006.","title":"A Parallel and Pipelined Execution of H.264/AVC Intra Prediction","context":[{"sec":"sec2","text":"Previous approaches like [12], [13], and [16] have mainly concentrated on offering either fast hardware for processing one prediction mode at a time or pipelining the prediction process with reconstruction.","part":"1"},{"sec":"sec2","text":" [16] proposes a pipelined approach for Intra Prediction with the reconstruction of the previous block by using a processing order that reduces the dependencies between consecutively executed blocks.","part":"1"}],"links":{"documentLink":"/document/4020008","pdfSize":"169KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"F. Pan, X. Lin, S. Rahardja, K. P. Lim, Z. G. Li, G. N.Feng, D. 1. Wu, and S. Wu, \"Fast Mode Decision for Intra Prediction\", JVT-G013, 7th JVT Meeting, Pattaya, Thailand, March 2003.","context":[{"sec":"sec1a","text":" [17], we propose a group-based controlled write-back scheme where different modes are grouped depending upon their prediction direction and processing behavior.","part":"1"},{"sec":"sec4a1","text":" [17], we may have to suffer from some extra processing but it highly depends upon which mode is selected.","part":"1"}],"refType":"biblio","id":"ref17"},{"order":"18","text":"M. Shafique, L. Bauer, J. Henkel, \"3-Tier Dynamically Adaptive Power-Aware Motion Estimator for H.264/AVC Video Encoding\", ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), pp. 147-152, 2008.","title":"3-Tier Dynamically Adaptive Power-Aware Motion Estimator for H.264/AVC Video Encoding","context":[{"sec":"sec1","text":" Due to the heavy computational load, Motion Estimation and Motion Compensation have always been the focus of research for area-/energy-efficient solutions [18], [19].","part":"1"}],"links":{"documentLink":"/document/5529066","pdfSize":"551KB"},"refType":"biblio","id":"ref18"},{"order":"19","text":"M. Shafique, L. Bauer, J. Henkel, \"Optimizing the H.264/AVC Video Encoder Application Structure for Reconfigurable and Application-Specific Platforms\", Journal of Signal Processing Systems (JSPS), 2008.","title":"Optimizing the H.264/AVC Video Encoder Application Structure for Reconfigurable and Application-Specific Platforms","context":[{"sec":"sec1","text":" Due to the heavy computational load, Motion Estimation and Motion Compensation have always been the focus of research for area-/energy-efficient solutions [18], [19].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/s11265-008-0304-5"},"refType":"biblio","id":"ref19"},{"order":"20","text":"S-B. Wang, X-L. Zhang, Y. Yao, Z. Wang, \"H.264 Intra Prediction Architecutre Optimization\", International Conference on Multimedia and Expo (ICME), pp.1571-1574, 2007.","title":"H.264 Intra Prediction Architecutre Optimization","context":[{"sec":"sec2","text":" [20] changes the computation sequence of \\$4\\times 4\\$ luminance prediction to remove the waiting time between \\$4\\times 4\\$ sub-blocks' predictions.","part":"1"}],"links":{"documentLink":"/document/4284964","pdfSize":"1503KB"},"refType":"biblio","id":"ref20"}],"articleNumber":"5090889","formulaStrippedArticleTitle":"A parallel approach for high performance hardware design of intra prediction in H.264/AVC Video Codec","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5090889/","displayDocTitle":"A parallel approach for high performance hardware design of intra prediction in H.264/AVC Video Codec","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5090889/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5090889","openAccessFlag":"F","title":"A parallel approach for high performance hardware design of intra prediction in H.264/AVC Video Codec","contentTypeDisplay":"Conferences","mlTime":"PT0.247554S","lastupdate":"2021-09-10","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090901,"references":[{"order":"1","text":"D. Andrews, D. Niehaus, R. Jidin, M. Finley, W. Peck, M. Frisbie, J. Ortiz, E. Komp, and P. Ashenden, \"Programming models for hybrid FPGA-CPU computational components: A missing link,\" IEEE Micro, vol. 24, no. 4, pp. 42-53, 2004.","title":"Programming models for hybrid FPGA-CPU computational components: A missing link","context":[{"sec":"sec1","text":"The current trend toward systems-on-chip (SoCs) consisting of several modules of processor, custom circuit and memory (e.g., the hybrid CPU/FPGA architecture [1]) makes the global analysis of heterogeneous software/hardware (SW/HW) systems essential.","part":"1"}],"links":{"documentLink":"/document/1331278","pdfSize":"242KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"E. A. Lee and D. G. Messerschmitt, \"Static scheduling of synchronous data flow programs for digital signal processing,\" IEEE Transactions on Computers, vol. C-36, no. 1, pp. 24-35, January 1987.","title":"Static scheduling of synchronous data flow programs for digital signal processing","context":[{"sec":"sec1","text":"Synchronous data flow (SDF) has been widely used to model and analyze streaming applications on single/multiprocessors [2], [3].","part":"1"},{"sec":"sec1","text":" The input/output token numbers are fixed at each execution [2] and denoted as symbols at each side of the communication channels (e.g., process \\$p_{j}\\$ with \\$m_{i, j}\\$ input tokens and \\$n_{j, k}\\$ output tokens).","part":"1"},{"sec":"sec1a","text":"Lee and Messerschmitt [2] present techniques to construct periodic admissible sequential schedules (PASS) on single-processors or periodic admissible parallel schedules (PAPS) on multi-processors.","part":"1"},{"sec":"sec2a","text":"In this paper, we only consider SDF models which can run infinitely with bounded buffer and are said to be consistent [2].","part":"1"},{"sec":"sec2b","text":" Figure 2a is the PAPS [2] with unroll factor1The iteration number of the minimal repetitive pattern (Section II-A). \\$J=1\\$.","part":"1"},{"sec":"sec2b","text":"However, a periodic parallel schedule (not the PAPS in in [2]) with minimized buffer \\$({\\rm i}.{\\rm e}.,\\, \\Gamma=[2,4])\\$, which guarantees the same throughput \\$\\rho_{k}= {3\\over 10}\\$, does exist in Figure 2b.","part":"1"},{"sec":"sec2b","text":"Although the application throughput can be improved by increasing J in PAPS, the implementation cost of the periodic phase and buffer requirement both increase accordingly (see the case study in Section V), and a systematic way is still lacking [2].","part":"1"},{"sec":"fn3","text":" This customization makes PAPS (proposed in [2]) fit our hybrid CPU/FPGA platform.","type":"footnote"},{"sec":"sec5","text":"However, the implementation cost of the periodic schedule increases with higher J and it is still in lack of a systematic way to find a finite \\$J\\$,[2] yielding an optimal schedule.","part":"1"}],"links":{"documentLink":"/document/5009446","pdfSize":"2873KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"-, \"Synchronous data flow,\" Proceedings of the IEEE, vol. 75, no. 9, pp. 1235-1245, September 1987.","title":"Synchronous data flow","context":[{"sec":"sec1","text":"Synchronous data flow (SDF) has been widely used to model and analyze streaming applications on single/multiprocessors [2], [3].","part":"1"},{"sec":"sec5","text":"To evaluate the potential of our methodology, we use it on an application of voice-band data modem [3], which has 9 processes and 11 FIFOs.","part":"1"}],"links":{"documentLink":"/document/1458143","pdfSize":"1103KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"P. K. M. Shuvra S. Bhattacharyya and E. A. Lee, Software Synthesis from Dataflow Graphs. Norwell, MA, USA: Kluwer Academic Press, 1996.","title":"Software Synthesis from Dataflow Graphs","context":[{"sec":"sec1a","text":" [4] have taken buffer minimization into consideration using heuristics in PASS (but not PAPS) construction.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"R. Govindarajan, G. R. Gao, and P. Desai, \"Minimizing buffer requirements under rate-optimal schedule in regular dataflow networks,\" Journal of VLSI Signal Processing, vol. 31, no. 3, pp. 207-229, July 2002.","title":"Minimizing buffer requirements under rate-optimal schedule in regular dataflow networks","context":[{"sec":"sec1a","text":" [5] address the parallel scheduling techniques for SDF applications to obtain maximal throughput with minimized buffer requirement without computation resource constraints, i.e., with unlimited number of processors.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1023/A:1015452903532"},"refType":"biblio","id":"ref5"},{"order":"6","text":"S. Stuijk, M. Geilen, and T. Basten, \"Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs,\" in DAC '06, CA, USA, July 2006, pp. 899-904.","title":"Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs","context":[{"sec":"sec1a","text":" Furthermore, Stuijk et al. investigate the buffer minimization of applications with different specified throughput requirements with the same assumption on computation resources [6].","part":"1"},{"sec":"sec2a","text":" While a process is computing, the data tokens remain on the input-side FIFOs until the computation is completed [6].","part":"1"}],"links":{"documentLink":"/document/1688925","pdfSize":"3180KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"J. Zhu, I. Sander, and A. Jantsch, \"Performance analysis of reconfiguration in adaptive real-time streaming applications,\" in Proceedings of IEEE workshop on ESTIMedia, Atlanta, USA, October 2008.","title":"Performance analysis of reconfiguration in adaptive real-time streaming applications","context":[{"sec":"sec1a","text":" In our previous work, buffer dimensioning has been addressed on reconfigurable FPGA HW [7].","part":"1"}],"links":{"documentLink":"/document/4696995","pdfSize":"305KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"J. Madsen, K. Virk, and M. J. Gonzalez, \"A SystemC-based abstract real-time operating system model for multiprocessor system-on-chip,\" in Multiprocessor System-on-Chip. Morgan Kaufmann, 2004.","title":"A SystemC-based abstract real-time operating system model for multiprocessor system-on-chip","context":[{"sec":"sec1a","text":"In [8], Madsen el at. validate the sanity of several existing scheduling policies (i.e., rate monotonic and earliest deadline first) of the multi-processor RTOS on a SystemC model.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/B978-012385251-9/50025-6"},"refType":"biblio","id":"ref8"},{"order":"9","text":"\"Generic Constraint Development Environment (Gecode),\" http://www.gecode.org/.","context":[{"sec":"sec1a","text":" Different from all the previous (operational) work mentioned, we focus on describing the constraint based scheduling problems (a declarative way), but apply the existing successful optimization techniques [9] for problem solving.","part":"1"},{"sec":"sec5","text":"We implement our constraint based minimal buffer scheduling (CMBS) methodology with the public domain constraint solving toolkit Gecode [9], which is a library written in C++.","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"R. L. Cruz, \"Quality of service guarantees in virtual circuit switched networks,\" IEEE Journal on Selected Areas in Communications, vol. 13, no. 6, pp. 1048-1056, 1995.","title":"Quality of service guarantees in virtual circuit switched networks","context":[{"sec":"sec4a","text":"We construct our event model as cumulative functions [10], [11] on streaming data flows.","part":"1"}],"links":{"documentLink":"/document/400660","pdfSize":"891KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"S. Chakraborty, S. Kunzli, and L. Thiele, \"A general framework for analysing system properties in platform-based embedded system designs,\" in DATE '03. Washington, DC, USA: IEEE Computer Society, 2003, pp. 190-195.","title":"A general framework for analysing system properties in platform-based embedded system designs","context":[{"sec":"sec4a","text":"We construct our event model as cumulative functions [10], [11] on streaming data flows.","part":"1"}],"links":{"documentLink":"/document/1253607","pdfSize":"3892KB"},"refType":"biblio","id":"ref11"}],"articleNumber":"5090901","formulaStrippedArticleTitle":"Buffer minimization of real-time streaming applications scheduling on hybrid CPU/FPGA architectures","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5090901/","displayDocTitle":"Buffer minimization of real-time streaming applications scheduling on hybrid CPU/FPGA architectures","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5090901/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5090901","openAccessFlag":"F","title":"Buffer minimization of real-time streaming applications scheduling on hybrid CPU/FPGA architectures","contentTypeDisplay":"Conferences","mlTime":"PT0.153274S","lastupdate":"2021-09-10","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090904,"references":[{"order":"1","text":"Deshanand Singh and Stephen D. Brown, \"Constrained Clock Shifting for Field Programmable Gate Arrays,\" International Symposium on FPGAs (FPGA.2002), Monterey, CA, Feb 2002, pp. 121-126.","title":"Constrained Clock Shifting for Field Programmable Gate Arrays","context":[{"sec":"sec1","text":" Among them, clock skew scheduling (CSS) is a technique that optimize clock period of circuits in a post place and route phase [1] [2] [3] [4].","part":"1"},{"sec":"sec1","text":" In [1], the authors use global clock lines to carry skewed clock signals to optimize clock period of sequential circuits.","part":"1"}],"links":{},"refType":"biblio","id":"ref1"},{"order":"2","text":"Yeh, C. and Marek-Sadowska, M. 2005. Skew-programmable clock design for FPGA and skew-aware placement. In Proceedings of the 2005 ACM/SIGDA 13th international Symposium on Field-Programmable Gate Arrays (Monterey, California, USA, February 20 - 22, 2005). FPGA '05. ACM, New York, NY, 33-40.","title":"Skew-programmable clock design for FPGA and skew-aware placement","context":[{"sec":"sec1","text":" Among them, clock skew scheduling (CSS) is a technique that optimize clock period of circuits in a post place and route phase [1] [2] [3] [4].","part":"1"},{"sec":"sec1","text":" In [2], the authors use a clock architecture composed of a global H-tree and a local row based routing technique.","part":"1"},{"sec":"sec1","text":" Authors in [2] also propose skew-flexibility aware placement algorithms which relax timing constraints during placement to increase solution spaces of placement, and use clock-skew scheduling to compensate for any possible increase in critical path delay.","part":"1"},{"sec":"sec3c1","text":" Also [2] reported that additional 21% performance improvement was observed by using their skew flexibility aware quadratic placement algorithm.","part":"1"},{"sec":"sec4a","text":"Our Clock Skew Control Block (CSCB) architecture, shown in Fig. 6a is similar to that of a PDE described in [2].","part":"1"},{"sec":"sec4a","text":" In [2] the authors suggest placing PDEs at every branch of a global clock tree to achieve hierarchical range of skew values.","part":"1"}],"links":{},"refType":"biblio","id":"ref2"},{"order":"3","text":"J. L. Neves et al., \"Automated synthesis of skew-based clock distribution networks,\" VLSI Design, vol. 7, No. 1, pp. 31-57, 1998.","title":"Automated synthesis of skew-based clock distribution networks","context":[{"sec":"sec1","text":" Among them, clock skew scheduling (CSS) is a technique that optimize clock period of circuits in a post place and route phase [1] [2] [3] [4].","part":"1"},{"sec":"sec2a1","text":" Since there are no sequential elements between this pair of FFs, they can be classified as sequentially-adjacent [3]. \\${\\rm S}_{\\rm j}\\$ and \\${\\rm S}_{{\\rm k}}\\$ indicate clock skew from the clock source at \\${\\rm FF}_{{\\rm j}}\\$ and \\${\\rm FF}_{{\\rm k}}\\$.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1155/1998/72951"},"refType":"biblio","id":"ref3"},{"order":"4","text":"John P. Fishburn, Clock Skew Optimization, IEEE Transactions on Computers, v.39 n.7, p.945-951, July 1990","title":"Clock Skew Optimization","context":[{"sec":"sec1","text":" Among them, clock skew scheduling (CSS) is a technique that optimize clock period of circuits in a post place and route phase [1] [2] [3] [4].","part":"1"},{"sec":"sec2a1","text":" The CSS [4] involves finding the minimum clock period at which all the sequentially adjacent FFs of the circuit satisfy the timing constraints show in equations 1 and 2.","part":"1"},{"sec":"sec3a","text":"Minimum clock period of a sequentially adjacent FF pair is dependent on the difference between the Dmax and Dmin of the pair [4].","part":"1"}],"links":{"documentLink":"/document/55696","pdfSize":"764KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Ivan S. Kourtev, Eby G. Friedman, \"Timing Optimization through Clock Skew Scheduling\" Kluwer Academic Publishers.","title":"Timing Optimization through Clock Skew Scheduling","context":[],"links":{"crossRefLink":"https://doi.org/10.1007/978-1-4615-4411-1"},"refType":"biblio","id":"ref5"},{"order":"6","text":"Betz, V. and Rose, J. 1997. VPR: A new packing, placement and routing tool for FPGA research. In Proceedings of the 7th international Workshop on Field-Programmable Logic and Applications (September 01 - 03, 1997).","context":[{"sec":"sec6","text":"Versatile place and route (VPR) [6] was used to perform placement and routing, and calculate path delays.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"Zhao, W. and Cao, Y. 2006. New Generation of Predictive Technology Model for Sub-45nm Design Exploration. In Proceedings of the 7th international Symposium on Quality Electronic Design (March 27 - 29).","title":"New Generation of Predictive Technology Model for Sub-45nm Design Exploration","context":[{"sec":"sec5","text":" To achieve such an increase in path delay in our CPO flow, we augment the routing algorithm in versatile place and route (VPR) [7].","part":"1"},{"sec":"sec6","text":" MicroMagic's MAX Layout editor was used to layout design components namely LUTs, CLBs, CSCB etc and HSPICE was used to calculate various architectural parameters (such as capacitance, resistance, delay and power consumptions etc) with 45nm PTM [7].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"T.H Cormen, C.E. Leiserson, and R.L Rivest, Introduction to Algorithms, McGraw-Hill, 1990.","title":"Introduction to Algorithms","context":[],"refType":"biblio","id":"ref8"},{"order":"9","text":"K.K.W. Poon, A. Yan, S.J.E. Wilton, \"A Flexible Power Model for FPGAs\", in 12th International Conference on Field-Programmable Logic and Applications, Sept 2002.","title":"A Flexible Power Model for FPGAs","context":[{"sec":"sec6","text":" And dynamic and leakage power consumption of CSCBs are estimated based on the Power-modeling FPGA [9], which considers a transition density and static probability of each node in a design, and is also modified to estimate leakage power based on input vector states on circuits.","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"Stratix IV Device HandBook Volume 1","context":[{"sec":"sec4b","text":" In addition, MUXs are added to control usage of the donor FFs. (See Fig. 7b)\n\nFig. 7.\n(a) Simplified Schematic of Original IO Element [10] (b) Clock Skew Enabled IO Element\n\n\n.","part":"1"},{"sec":"sec4c","text":" However, based on [10], the number of additional FFs and MUXs are counted as less than 10% of the original number of FFs and MUXs in the IOE.","part":"1"}],"refType":"biblio","id":"ref10"}],"articleNumber":"5090904","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Exploiting clock skew scheduling for FPGA","publisher":"IEEE","htmlAbstractLink":"/document/5090904/","displayDocTitle":"Exploiting clock skew scheduling for FPGA","isConference":true,"htmlLink":"/document/5090904/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090904","openAccessFlag":"F","title":"Exploiting clock skew scheduling for FPGA","contentTypeDisplay":"Conferences","mlTime":"PT0.113713S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090905,"references":[{"order":"1","text":"R. Gallager, \"Low-density parity-check codes,\" IEEE Trans. Inf. Theory, vol. 8, no. 1, pp. 21-28, 1962.","title":"Low-density parity-check codes","context":[{"sec":"sec1","text":"LDPC codes, discovered by Gallager in 1962 [1], were rediscovered and shown to approach Shannon capacity in the late 1990s.","part":"1"},{"sec":"sec3b","text":" However, \\$L[0], L\\$ [1] and \\$L[2], L\\$ [3] are aligned by \\$CNU\\$ Write Alignment unit and written into different memory words in the VNU memory.","part":"1"},{"sec":"sec3b","text":" For instance, the \\$0^{th}\\$ row of the VNU memory in Figure 3(b) will be accessed twice in the check node update step, since \\$L[29], L\\$[30] and \\$L[0], L\\$ [1] are packed into the same row.","part":"1"}],"links":{"documentLink":"/document/1057683","pdfSize":"1001KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"T. Zhang and K. Parhi, \"A 54 MBPS (3, 6)-regular FPGA LDPC decoder,\" IEEE Proc. of SIPS, pp. 127-132, 2002.","title":"A 54 MBPS (3, 6)-regular FPGA LDPC decoder","context":[{"sec":"sec1","text":" Zhang et. al [2], [3] and [4] proposed techniques to realize partially parallel architectures to implement LDPC decoders efficiently on an FPGA.","part":"1"},{"sec":"sec1","text":"Scalar decoders do not take the full advantage of the high bandwidth capability of Block RAMs in modern FPGA, especially given that typically messages do not require more than 5 or 6 bits of precision [2].","part":"1"}],"links":{"documentLink":"/document/1049697","pdfSize":"535KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"T. Zhang, \"Efficient VLSI Architectures for Error-Correcting Coding,\" Ph.D. dissertation, University of Minnesota.","title":"Efficient VLSI Architectures for Error-Correcting Coding,","context":[{"sec":"sec1","text":" Zhang et. al [2], [3] and [4] proposed techniques to realize partially parallel architectures to implement LDPC decoders efficiently on an FPGA.","part":"1"},{"sec":"sec3b","text":" As shown in Figure 3(b), messages \\$L[0], L[1], L[2], L\\$ [3] are read out and processed by four CNUs simultaneously.","part":"1"},{"sec":"sec3b","text":" However, \\$L[0], L\\$ [1] and \\$L[2], L\\$ [3] are aligned by \\$CNU\\$ Write Alignment unit and written into different memory words in the VNU memory.","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"Y. Chen, K. Parhi, D. Center, T. Inc, and T. Dallas, \"Overlapped message passing for quasi-cyclic low-density parity check codes,\" IEEE Trans. Circuits and Syst. I, vol. 51, no. 6, pp. 1106-1113, 2004.","context":[{"sec":"sec1","text":" Zhang et. al [2], [3] and [4] proposed techniques to realize partially parallel architectures to implement LDPC decoders efficiently on an FPGA.","part":"1"},{"sec":"sec1","text":" The two steps can be overlapped to increase decoding throughput, which is referred to as overlapped message passing (OMP) [4], [10].","part":"1"},{"sec":"sec3c","text":"Overlapped message passing (OMP) method was proposed by [4] and further optimized by [10] to reach the maximized concurrency and avoid memory access conflicts.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"Z. Zhang, L. Dolecek, B. Nikolic, V. Anantharam, and M. Wainwright, \"Investigation of error floors of structured low-density parity-check codes by hardware emulation,\" IEEE Proc. of Globecom, 2006.","title":"Investigation of error floors of structured low-density parity-check codes by hardware emulation","context":[{"sec":"sec1","text":" Recently, researchers at Berkeley [5], [6], [7] describe a Virtex-II Pro based hardware emulation platform LDPC decoders.","part":"1"}],"links":{"documentLink":"/document/4150790","pdfSize":"933KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"E. Yeo, B. Nikolic, and V. Anantharam, \"Architectures and Implementations of Low-Density Parity Check Decoding Algorithms,\" in Proceedings of the IEEE Midwest Symposium on Circuits and Systems, vol. 45, 2002.","title":"Architectures and Implementations of Low-Density Parity Check Decoding Algorithms","context":[{"sec":"sec1","text":" Recently, researchers at Berkeley [5], [6], [7] describe a Virtex-II Pro based hardware emulation platform LDPC decoders.","part":"1"}],"links":{"documentLink":"/document/1187067","pdfSize":"321KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"E. Yeo, P. Pakzad, B. Nikolic, and V. Anantharam, \"High throughput low-density parity-check decoder architectures,\" in Global Telecommunications Conference.s IEEE, vol. 5, 2001.","title":"High throughput low-density parity-check decoder architectures","context":[{"sec":"sec1","text":" Recently, researchers at Berkeley [5], [6], [7] describe a Virtex-II Pro based hardware emulation platform LDPC decoders.","part":"1"}],"links":{"documentLink":"/document/965981","pdfSize":"257KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"P. Saunders and A. Fagan, \"A High Speed, Low Memory FPGA Based LDPC Decoder Architecture for Quasi-Cyclic LDPC Codes,\" in IEEE Proc. of FPL, 2006, pp. 1-6.","title":"A High Speed, Low Memory FPGA Based LDPC Decoder Architecture for Quasi-Cyclic LDPC Codes","context":[{"sec":"sec1","text":" Saunders et. al [8] merge multiple messages into a single SISO message to save total memory bits of FPGA.","part":"1"}],"links":{"documentLink":"/document/4101090","pdfSize":"140KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"J. Chen and M. Fossorier, \"Near optimum universal belief propagation based decoding of low-density parity check codes,\" IEEE Trans. Commun., vol. 50, no. 3, pp. 406-414, 2002.","title":"Near optimum universal belief propagation based decoding of low-density parity check codes","context":[{"sec":"sec1","text":" As described in the next section, the message passing algorithm [9] is often used to decode the LDPC codes.","part":"1"}],"links":{"documentLink":"/document/990903","pdfSize":"357KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"Y. Dai, Z. Yan, and N. Chen, \"Optimal Overlapped Message Passing Decoding of Quasi-Cyclic LDPC Codes,\" IEEE Trans. on VLSI Syst., vol. 16, no. 5, pp. 565-578, 2008.","title":"Optimal Overlapped Message Passing Decoding of Quasi-Cyclic LDPC Codes","context":[{"sec":"sec1","text":" The two steps can be overlapped to increase decoding throughput, which is referred to as overlapped message passing (OMP) [4], [10].","part":"1"},{"sec":"sec3c","text":"Overlapped message passing (OMP) method was proposed by [4] and further optimized by [10] to reach the maximized concurrency and avoid memory access conflicts.","part":"1"},{"sec":"sec3c","text":" We apply the OMP method described in [10] to get \\${\\bf c},\\, {\\bf v}\\$, and \\$w\\$.\n(2)Message packing: We use the same memory model and notation system described in the previous subsection to explain the packing scheme.","part":"1"},{"sec":"sec3c","text":" We apply the OMP method described in [10] to get \\${\\bf c},\\, {\\bf v}\\$, and \\$w\\$.","part":"1"},{"sec":"sec3c","text":"Based on the formula in [10], we derive a general formula for computing the throughput of the vector decoder as follows  where \\$f\\$ is the clock frequency, \\$N_{iter}\\$ is the average iteration number, \\$W\\$ is the number of clock cycles for intra-iteration wait, and \\$M\\$ is the number of clock cycles for loading or updating messages.","part":"1"},{"sec":"sec4","text":"First, we implement a regular (3),(6) QC LDPC decoder for a code with \\$m=256\\$ using the same setting as [10]: Xilinx Virtex 2 XC2V6000\u20135 FPGA, 8-bit quantization scheme, and min-sum algorithm to benchmark our implementation against the best known technique from literature.","part":"1"},{"sec":"sec4","text":" Table I shows that although the decoder in [10] uses a deeper pipeline and thus has slightly higher clock rate, our vector architecture has throughput gain up to 5.5 when \\$K=4\\$.","part":"1"},{"sec":"sec4","text":" Furthermore, our implementation uses only 24 Block RAMs instead of 36 BRAMs used by the implementation in [10].","part":"1"}],"links":{"documentLink":"/document/4479869","pdfSize":"1709KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"L. Lan, L. Zeng, Y. Tai, S. Lin, and K. Abdel-Ghaffar, \"Constructions of quasi-cyclic LDPC codes for the AWGN and binary erasure channels based on finite fields and affine mappings,\" Proc. Int. Symp. Info. Theory, ISIT, pp. 2285-2289, 2005.","title":"Constructions of quasi-cyclic LDPC codes for the AWGN and binary erasure channels based on finite fields and affine mappings","context":[{"sec":"sec2a","text":"Binary QC LDPC codes are constructed based on algebraic and combinatorial tools, such as finite geometries, balanced incomplete block designs, Reed-Solomon codes with two information symbols, and finite fields [11].","part":"1"},{"sec":"sec2a","text":" The replacement of CPMs with zero matrices is referred to as masking [11].","part":"1"},{"sec":"sec4","text":"Next, we evaluate our technique on a regular and an irregular QC-LDPC code of moderate code length which is representative of codes being considered for storage and wireless communications. (8192,7171) code is a \\$(\\gamma=4, \\rho= 128, m=256)\\$ regular code, which is constructed on the prime field \\${\\rm GF}(257)\\$ [11] where as (3369,3213) is a \\$(\\gamma=12, \\rho= 63, m=63)\\$ irregular code, which is constructed by masking the \\${\\rm GF}(2^{6})\\$ base matrix.","part":"1"}],"links":{"documentLink":"/document/1523755","pdfSize":"215KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"M. Fossorier, M. Mihaljevic, and H. Imai, \"Reduced complexity iterative decoding of low-density parity checkcodes based on belief propagation,\" IEEE Trans. Commun., vol. 47, no. 5, pp. 673-680, 1999.","title":"Reduced complexity iterative decoding of low-density parity checkcodes based on belief propagation","context":[{"sec":"sec2b","text":" An approximated version of LLR-SPA, called the min-sum algorithm (MSA) [12] requires less decoding complexity at the expense of some performance degradation.","part":"1"},{"sec":"sec2b","text":" To address this problem, the normalized min-sum algorithm (NMSA) was introduced [12] and shown to be a better approximation of SPA.","part":"1"}],"links":{"documentLink":"/document/768759","pdfSize":"189KB"},"refType":"biblio","id":"ref12"}],"articleNumber":"5090905","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Accelerating FPGA-based emulation of quasi-cyclic LDPC codes with vector processing","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090905/","displayDocTitle":"Accelerating FPGA-based emulation of quasi-cyclic LDPC codes with vector processing","htmlLink":"/document/5090905/","isConference":true,"isStaticHtml":true,"xploreDocumentType":"Conference Publication","articleId":"5090905","openAccessFlag":"F","title":"Accelerating FPGA-based emulation of quasi-cyclic LDPC codes with vector processing","contentTypeDisplay":"Conferences","mlTime":"PT0.186232S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090921,"references":[{"order":"1","text":"B. Bougard, B. De Sutter, S. Rabou, D. Novo, O. Allam, S. Dupont, and L. Van der Perre. A coarse-grained array based baseband processor for 100mbps+ software defined radio. Design, Automation and Test in Europe, 2008. DATE '08, pages 716-721, 10-14 March 2008.","title":"A coarse-grained array based baseband processor for 100mbps+ software defined radio","context":[{"sec":"sec1","text":" Especially, massively parallel instruction set architectures, as those combining ILP (Instruction Level Parallel) and DLP (Data Level Parallel) features [1] [7] [9] [10] [11], are becoming prevailing.","part":"1"},{"sec":"sec1","text":" [1] demonstrated SDM (Space Division Multiplexing) based MIMO, but with the simplest MMSE (Minimum Mean Square Error) linear detector, which significantly falls behind the recent research progresses of wireless signal processing [5].","part":"1"},{"sec":"sec5","text":" A previously reported linear MIMO receiver based on ADRES delivers similar throughput [1].","part":"1"},{"sec":"sec5","text":" As that in [1], we focus on \\$2\\times 264{\\rm QAM}\\$ and I6QAM systems because their popularity.","part":"1"},{"sec":"sec5b1","text":" In Table 3, the listed cycle counts are calculated with ADRES clocked at 400Mhz, as demonstrated with synthesis results in [1] and recent measurements.","part":"1"}],"links":{"documentLink":"/document/4484763","pdfSize":"502KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"A. Burg, M. Borgmann, M. Wenk, M. Zellweger, W. Fichtner, and H. Bolcskei. Vlsi implementation of mimo detection using the sphere decoding algorithm. Solid-State Circuits, IEEE Journal of, 40(7):1566-1577, July 2005.","context":[{"sec":"sec2","text":"To reduce the complexity of Eqn.(3), the squared Euclidean-norm \\$\\Vert\\phi\\Vert^{2}\\$ in Eqn.(3) can be replaced by the Manhattan-norm \\$\\Vert\\phi\\Vert_{1}=\\vert \\mathfrak{R}(\\phi)\\vert +\\vert \\Im(\\phi)\\$, which is multiplication-free [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"S. Chen, T. Zhang, and Y. Xin. Relaxed k -best mimo signal detector design and vlsi implementation. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 15(3):328-337, March 2007.","title":"Relaxed k -best mimo signal detector design and vlsi implementation","context":[{"sec":"sec2","text":" The list sphere decoder and various soft-output K-Best variants [3] [4] fall in this category.","part":"1"}],"links":{"documentLink":"/document/4154776","pdfSize":"895KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Z. Guo and P. Nilsson. A vlsi architecture of the schnorreuchner decoder for mimo systems. Emerging Technologies: Frontiers of Mobile and Wireless Communication, 2004. Proceedings of the IEEE 6th Circuits and Systems Symposium on, 1:65-68 Vol.1, May-2 June 2004.","title":"A vlsi architecture of the schnorreuchner decoder for mimo systems","context":[{"sec":"sec1","text":" Compared to linear detectors, hard output ML MIMO detectors brings 4\u20138 dB SNR gains[4].","part":"1"},{"sec":"sec2","text":" The list sphere decoder and various soft-output K-Best variants [3] [4] fall in this category.","part":"1"}],"links":{"documentLink":"/document/1322918","pdfSize":"296KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"B. Hochwald and S. ten Brink. Achieving near-capacity on a multiple-antenna channel. Communications, IEEE Transactions on, 51(3):389-399, March 2003.","title":"Achieving near-capacity on a multiple-antenna channel","context":[{"sec":"sec1","text":" For instance, [7] [9] [11] do not support MIMO. [1] demonstrated SDM (Space Division Multiplexing) based MIMO, but with the simplest MMSE (Minimum Mean Square Error) linear detector, which significantly falls behind the recent research progresses of wireless signal processing [5].","part":"1"},{"sec":"sec1","text":" This has been reported to approach the limit of Shannon bounds [5].","part":"1"},{"sec":"sec2","text":"With the generated list \\${\\cal L}, LLR(j, b)\\$ can be calculated as [5]: where \\$\\chi_{j, b}^{0}\\$ and \\$\\chi_{j, b}^{1}\\$ are the disjoint sets of symbol vectors that have the bth bit in the \\$j\\$ the scalar symbol equal to 0 and 1, respectively; \\$\\sigma^{2}\\$ is the variance of noise.","part":"1"}],"links":{"documentLink":"/document/1194444","pdfSize":"597KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"M. Li, B. Bougard, W. Xu, D. Novo, L. Van Der Perre, and F. Catthoor. The optimization of near-ml mimo detector for sdr baseband on parallel programmable architectures. The IEEE/ACM Design Automation and Test in Europe (DATE) 2008, pages 1-6, Nov. 2006.","title":"The optimization of near-ml mimo detector for sdr baseband on parallel programmable architectures","context":[{"sec":"sec1","text":" Recently, a SSFE (Selective Spanning with Fast Enumeration) hard output ML detector has been proposed and implemented for SDR systems[6].","part":"1"},{"sec":"sec3a","text":"We use the SSFE algorithm [6] for list generation.","part":"1"},{"sec":"sec3a","text":" Details can be found in [6].","part":"1"}],"links":{"documentLink":"/document/4484721","pdfSize":"451KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"Y. Lin, H. Lee, M. Woh, Y. Harel, S. Mahlke, T. Mudge, C. Chakrabarti, and K. Flautner. Soda: A high-performance dsp architecture for software-defined radio. IEEE Micro, 27(1):114-123, 2007.","title":"Soda: A high-performance dsp architecture for software-defined radio","context":[{"sec":"sec1","text":" Especially, massively parallel instruction set architectures, as those combining ILP (Instruction Level Parallel) and DLP (Data Level Parallel) features [1] [7] [9] [10] [11], are becoming prevailing.","part":"1"},{"sec":"sec1","text":" The SODA processor supports even 32-way SIMD instructions[7].","part":"1"},{"sec":"sec1","text":" For instance, [7] [9] [11] do not support MIMO. [1] demonstrated SDM (Space Division Multiplexing) based MIMO, but with the simplest MMSE (Minimum Mean Square Error) linear detector, which significantly falls behind the recent research progresses of wireless signal processing [5].","part":"1"},{"sec":"sec5b2","text":" We use very wide SIMD slots like that in EVP (16-way) [11] SODA (32-way) [7].","part":"1"}],"links":{"documentLink":"/document/4205131","pdfSize":"813KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"B. Mei, A. Lambrechts, D. Verkest, J.-Y. Mignolet, and R. Lauwereins. Architecture exploration for a reconfigurable architecture template. IEEE Des. Test, 22(2):90-101, 2005.","context":[{"sec":"sec4b","text":"Our work is based on the ADRES ASIP template [8].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"A. Nilsson, E. Tell, and D. Liu. An 11mm2 70mw fully-programmable baseband processor for mobile wimax and dvb-t/h in 0.12m cmos. Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International, pages 266-612, Feb. 2008.","title":"An 11mm2 70mw fully-programmable baseband processor for mobile wimax and dvb-t/h in 0.12m cmos","context":[{"sec":"sec1","text":" Especially, massively parallel instruction set architectures, as those combining ILP (Instruction Level Parallel) and DLP (Data Level Parallel) features [1] [7] [9] [10] [11], are becoming prevailing.","part":"1"},{"sec":"sec1","text":" For instance, [7] [9] [11] do not support MIMO. [1] demonstrated SDM (Space Division Multiplexing) based MIMO, but with the simplest MMSE (Minimum Mean Square Error) linear detector, which significantly falls behind the recent research progresses of wireless signal processing [5].","part":"1"}],"links":{"documentLink":"/document/4523159","pdfSize":"1884KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"U. Ramacher. Software-defined radio prospects for multi-standard mobile phones. Computer, 40(10):62-69, 2007.","title":"Software-defined radio prospects for multi-standard mobile phones","context":[{"sec":"sec1","text":" Especially, massively parallel instruction set architectures, as those combining ILP (Instruction Level Parallel) and DLP (Data Level Parallel) features [1] [7] [9] [10] [11], are becoming prevailing.","part":"1"}],"links":{"documentLink":"/document/4343691","pdfSize":"845KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"K. van Berkel, F. Heinle, P. P. E. Meuwissen, K. Moerman, and M.Weiss. Vector processing as an enabler for software-defined radio in handheld devices. EURASIP J. Appl. Signal Process., 2005(1):2613-2625, 2005.","title":"Vector processing as an enabler for software-defined radio in handheld devices","context":[{"sec":"sec1","text":" Especially, massively parallel instruction set architectures, as those combining ILP (Instruction Level Parallel) and DLP (Data Level Parallel) features [1] [7] [9] [10] [11], are becoming prevailing.","part":"1"},{"sec":"sec1","text":" For instance, the NXP EVP processor has 10 FUs (Function Units) and 6 of them support 16-way SIMD (Single Instruction Multiple Data)[11].","part":"1"},{"sec":"sec1","text":" For instance, [7] [9] [11] do not support MIMO. [1] demonstrated SDM (Space Division Multiplexing) based MIMO, but with the simplest MMSE (Minimum Mean Square Error) linear detector, which significantly falls behind the recent research progresses of wireless signal processing [5].","part":"1"},{"sec":"sec5b2","text":" We use very wide SIMD slots like that in EVP (16-way) [11] SODA (32-way) [7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1155/ASP.2005.2613"},"refType":"biblio","id":"ref11"}],"articleNumber":"5090921","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Algorithm-architecture co-design of soft-output ML MIMO detector for parallel application specific instruction set processors","publisher":"IEEE","displayDocTitle":"Algorithm-architecture co-design of soft-output ML MIMO detector for parallel application specific instruction set processors","htmlAbstractLink":"/document/5090921/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5090921/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090921","openAccessFlag":"F","title":"Algorithm-architecture co-design of soft-output ML MIMO detector for parallel application specific instruction set processors","contentTypeDisplay":"Conferences","mlTime":"PT0.248504S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090922,"references":[{"order":"1","text":"B. Gyselinckx, R. Vullers, C. Hoof, J. Ryckaert, R. Yazicioglu, P. Fiorini, and V. Leonov. Human++: Emerging Technology for Body Area Networks. VLSI-SoC, 2006.","title":"Human++: Emerging Technology for Body Area Networks","context":[{"sec":"sec1","text":"Within IMEC's Human++ research program [1], ultra-low power radio transceivers are identified as the key components in future wireless sensor networks for mobile healthcare applications.","part":"1"}],"links":{"documentLink":"/document/4107625","pdfSize":"869KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"M. Badaroglu, C. Desset, J. Ryckaert, V. D. Heyn, G. V. der Plas, P. Wambacq, and B. V. Poucke. Analog-digital partitioning for low-power UWB impulse radios under CMOS scaling. EURASIP, 2006.","context":[{"sec":"sec1","text":"In first generation systems an ASIC implementation has been employed for digital baseband processing [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"J. Govers, J. Huisken, M. Berekovic, O. Rousseaux, F. Bouwens, M. D. Nil, and J. L. van Meerbergen. Implementation of an UWB Impulse-Radio Acquisition and Despreading Algorithm on a Low Power ASIP. HiPEAC, 2008.","title":"Implementation of an UWB Impulse-Radio Acquisition and Despreading Algorithm on a Low Power ASIP","context":[{"sec":"sec1","text":" This implementation has been extended to an application-specific instruction-set processor (ASIP), offering greater flexibility as well as better energy-efficiency [3].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-3-540-77560-7_7"},"refType":"biblio","id":"ref3"},{"order":"4","text":"IEEE. P802.15.4a Draft Amendment to IEEE Standard for Information technology - Telecommunications and information exchange between systems, 2006.","title":"P802.15.4a Draft Amendment to IEEE Standard for Information technology - Telecommunications and information exchange between systems","context":[{"sec":"sec1","text":" This paper presents the design and implementation of a new baseband ASIP supporting the low-power and low-rate modes of the novel IEEE 802.15.4a standard amendment [4].","part":"1"},{"sec":"fn1","text":"These numbers are derived from timing requirements set forth in the standard [4], an assumed ADC resolution of 5 bit as well as algorithm-dependent settings.","type":"footnote"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"FCC. Revision of Part 15 of the Commission's Rules Regarding Ultra-Wideband Transmission Systems, 2002.","title":"Revision of Part 15 of the Commission's Rules Regarding Ultra-Wideband Transmission Systems","context":[{"sec":"sec2","text":" Due to the stringent UWB emission limits (e.g., [5]), the energy contained in a single pulse is very low.","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"G. Goossens, D. Lanneer, W. Geurts, and J. Van Praet. Design of ASIPs in multi-processor SoCs using the Chess/Checkers retargetable tool suite. Intl. Symp. on System-on-Chip, 2006.","title":"Design of ASIPs in multi-processor SoCs using the Chess/Checkers retargetable tool suite","context":[{"sec":"sec3a","text":"In the design process the IP Designer [6] tool suite by Target Compiler Technologies as depicted in Fig. 3 was employed.","part":"1"},{"sec":"sec3a","text":"\nTarget tools environment [6] used for baseband ASIP design\n\n.","part":"1"}],"links":{"documentLink":"/document/4116456","pdfSize":"5127KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"C. Desset, M. Badaroglu, J. Ryckaert, and B. van Poucke. UWB Search Strategies for Minimal-Length Preamble and a Low-Complexity Analog Receiver. SPAWC, 2006.","title":"UWB Search Strategies for Minimal-Length Preamble and a Low-Complexity Analog Receiver","context":[{"sec":"sec2b1","text":"The synchronization phase is commonly composed of noise estimation, signal detection (coarse acquisition), fine acquisition, channel estimation and end-of-preamble search sub-states [7]:\n\n\u2022Initialization & Noise Estimation\nAll necessary data structures are initialized and a threshold value corresponding to current noise levels is computed.\n\u2022Signal Detection (SD)\nThe purpose of the signal detection state is to detect the presence of an ultra-wideband impulse radio signal within input data that is corrupted by noise.\n\u2022Fine Acquisition (FA) & Channel Estimation\nThe fine acquisition algorithm is used to optimize synchronization and to detect false positives during signal detection.","part":"1"}],"links":{"documentLink":"/document/4153900","pdfSize":"6425KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"M. Keating, D. Flynn, R. Aitken, A. Gibbons, and S. Kaijian. Low Power Methodology Manual. Springer, 2007.","title":"Low Power Methodology Manual","context":[{"sec":"sec4d","text":" By applying the clock gating technique [8] the distribution of the clock signal to inactive modules of the processor is avoided.","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"M. Munch, B. Wurth, R. Mehra, J. Sproch, and N. Wehn. Automating RT-level operand isolation to minimize power consumption in datapaths. DATE, 2000.","title":"Automating RT-level operand isolation to minimize power consumption in datapaths","context":[{"sec":"sec4d","text":"Operand isolation [9], often also referred to as guarded evaluation, is used to avoid the propagation of switching activity to inactive parts of the architecture's datapath.","part":"1"}],"links":{"documentLink":"/document/840850","pdfSize":"90KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"G. Goossens, J. Van Praet, D. Lanneer, and W. Geurts. Ultra-Low Power? Think Multi-ASIP SoC!. IP-07, 2007.","title":"Ultra-Low Power? Think Multi-ASIP SoC!","context":[{"sec":"sec4d","text":" Both types of logic optimization are performed automatically by the Target HDL generator [10].","part":"1"}],"links":{"documentLink":"/document/4427452","pdfSize":"56KB"},"refType":"biblio","id":"ref10"}],"articleNumber":"5090922","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A low-power ASIP for IEEE 802.15.4a ultra-wideband impulse radio baseband processing","publisher":"IEEE","displayDocTitle":"A low-power ASIP for IEEE 802.15.4a ultra-wideband impulse radio baseband processing","htmlAbstractLink":"/document/5090922/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090922/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090922","openAccessFlag":"F","title":"A low-power ASIP for IEEE 802.15.4a ultra-wideband impulse radio baseband processing","contentTypeDisplay":"Conferences","mlTime":"PT0.155743S","lastupdate":"2021-11-07","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090923,"references":[{"order":"1","text":"C. Douillard, M. J\u00e9z\u00e9quel, C. Berrou, A. Picart, P. Didier, and A. Glavieux. \"Iterative correction of inter symbol interference : Turbo equalization\". European Trans. on Telecom., vol. 6:pp. 507-511, Sept-Oct 1995.","title":"Iterative correction of inter symbol interference : Turbo equalization","context":[{"sec":"sec1","text":"Turbo equalization is a well established concept to jointly solve the equalization and decoding tasks [1] [6].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1002/ett.4460060506"},"refType":"biblio","id":"ref1"},{"order":"2","text":"F. Edman and V. Owall. \"A scalable pipelined complex valued matrix inversion architecture\". in Proc. IEEE International Symposium on Circuits and Systems., May 2005.","title":"A scalable pipelined complex valued matrix inversion architecture","context":[{"sec":"sec1","text":" In [2] the authors focus is on transforming systolic array architecture for matrix inversion into linear array architecture and hence saving computational elements at the cost of control logic.","part":"1"}],"links":{"documentLink":"/document/1465629","pdfSize":"205KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"J. Eilert, D. Wu, and D. Liu. \"Efficient complex matrix inversion for MIMO Software Defined Radio\". in Proc. IEEE International Symposium on Circuits and Systems., 2007.","title":"Efficient complex matrix inversion for MIMO Software Defined Radio","context":[{"sec":"sec1","text":" Matrix inversion through block-wise analytical method has been implemented in [3].","part":"1"}],"links":{"documentLink":"/document/4253212","pdfSize":"209KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"A. Hoffmann, O. Schliebusch, A. Nohl, G. Braun, and H. Meyr. \"A methodology for the design of Application Specific Instruction Set Processor ASIP using the Machine Description Language LISA\". \"In proceedings of the ICCAD, San Jose, USA\", Nov 2001.","title":"A methodology for the design of Application Specific Instruction Set Processor ASIP using the Machine Description Language LISA","context":[{"sec":"sec5","text":"In our work we have used the Processor Designer framework from CoWare Inc. which is based around LISA ADL[4] and allows the automatic generation of ASIP software development tools along with VHDL and Verilog codes for hardware synthesis and system integration.","part":"1"}],"links":{"documentLink":"/document/968726","pdfSize":"800KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"D. Karakolah, C. J\u00e9go, C. Langlais, and M. J\u00e9z\u00e9quel. \"Architecture dedicated to the MMSE equilizer of iterative reciver for linerly precoded MIMO systems\". International Conference on Information Communication Technologies: from Theory to Application, April 2008.","title":"Architecture dedicated to the MMSE equilizer of iterative reciver for linerly precoded MIMO systems","context":[{"sec":"sec1","text":" Using analytic method of matrix inversion, a fully dedicated architecture for MMSE-IC LE for \\$2\\times 2\\$ turbo MIMO system with precoding has been proposed in [5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"R. Koetter, A. C. Singer, and M. Tuchler. \"Turbo Equalization\". IEEE Signal Processing Magazine., January 2004.","title":"Turbo Equalization","context":[{"sec":"sec1","text":"Turbo equalization is a well established concept to jointly solve the equalization and decoding tasks [1] [6].","part":"1"}],"links":{"documentLink":"/document/1267050","pdfSize":"504KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"C. Laot, R. L. Bidan, and D. Leroux. \"Low complexity MMSE turbo equalization: A possible solution for EDGE\". IEEE Trans. on Wireless Communication., vol. 4(3):pp. 965-974, 2005.","title":"Low complexity MMSE turbo equalization: A possible solution for EDGE","context":[{"sec":"sec1","text":" However, with the use of higher data rates and bigger constellations of modulation, low-complexity suboptimal algorithms such as Zero Forcing (ZF) and Minimum-Mean-Square-Error Interference-Canceller (MMSE-IC) linear equalizers were developed [10] [7].","part":"1"},{"sec":"sec2","text":" The output \\$\\tilde{x}\\$ of the equalizer using time invariant approximation as proposed by [7] is given by: where \\$k=1,2, \\ldots N_{t},\\hat{{\\bf x}}\\$ is vector of decoded symbols of size \\$N_{t}\\$ and \\$\\hat{x}_{k}\\$ is \\$k^{th}\\$ element of this vector, \\${\\bf h}_{k}\\$ is \\$k^{th}\\$ column of \\${\\bf H}\\$ matrix and \\$(\\$. \\$)^{H}\\$ is Hermitian operator.","part":"1"}],"links":{"documentLink":"/document/1427686","pdfSize":"446KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"M. Myllyla, J. Hintikka, J. Cavallaro, and M. Juntti. \"Complexity analysis of MMSE detector architecture for MIMO OFDM systems\". \"in Proc. Asilomar Conf. on Signal, Systems and Computers.\", 2005.","title":"Complexity analysis of MMSE detector architecture for MIMO OFDM systems","context":[{"sec":"sec1","text":" Similar work has been carried out in [8] where authors have proposed a SGR and CORDIC based LMMSE detector.","part":"1"}],"links":{"documentLink":"/document/1599705","pdfSize":"586KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"A. Oraioglu and A. Veidenbaum. \"Application Specific Microprocessors\"( Guest editors introduction). IEEE Design and Test Magazine, Jan-Feb 2003.","title":"Application Specific Microprocessors( Guest editors introduction)","context":[{"sec":"sec3","text":"Tradeoffs between ASIC high performance and programmable processor flexibility are achieved by the Application Specific Instruction Set Processor (ASIP) [9].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"X. Wang and H. Poor. \"Iterative (turbo): Soft interference cancellation\". IEEE Trans. on Commun., vol. 47(7):pp. 1046-1061, July 1999.","title":"Iterative (turbo): Soft interference cancellation","context":[{"sec":"sec1","text":" However, with the use of higher data rates and bigger constellations of modulation, low-complexity suboptimal algorithms such as Zero Forcing (ZF) and Minimum-Mean-Square-Error Interference-Canceller (MMSE-IC) linear equalizers were developed [10] [7].","part":"1"}],"links":{"documentLink":"/document/774855","pdfSize":"494KB"},"refType":"biblio","id":"ref10"}],"articleNumber":"5090923","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"ASIP-based flexible MMSE-IC Linear Equalizer for MIMO turbo-equalization applications","publisher":"IEEE","htmlAbstractLink":"/document/5090923/","displayDocTitle":"ASIP-based flexible MMSE-IC Linear Equalizer for MIMO turbo-equalization applications","isConference":true,"htmlLink":"/document/5090923/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090923","openAccessFlag":"F","title":"ASIP-based flexible MMSE-IC Linear Equalizer for MIMO turbo-equalization applications","contentTypeDisplay":"Conferences","mlTime":"PT0.117128S","lastupdate":"2021-09-10","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090924,"references":[{"order":"1","text":"D. W\u00fcbben, R. B\u00f6hnke, V. K\u00fchn, and K.-D. Kammeyer, \"MMSEbased lattice-reduction for near-ML detection of MIMO systems,\" in Proceedings of ITG workshop on Smart Antennas, Munich, Germany, Mar. 2004, pp. 106-113.","title":"MMSEbased lattice-reduction for near-ML detection of MIMO systems","context":[{"sec":"sec1","text":"Recent research has shown that lattice-reduction-aided detection is able to offer near-optimal performance with a complexity close to that of linear techniques [1].","part":"1"},{"sec":"sec2","text":"Linear MMSE detection of the transmitted symbols is formulated using an extended system model, defining [1]\n where for simplicity we assumed the normalizations \\$E \\left\\{\\vert x_{m}\\vert ^{2} \\right\\}=E \\left\\{\\vert h_{n, m}\\vert\n^{2} \\right\\}=1\\$. \\${\\bf I}_{M}\\$ is the \\$M\\times M\\$ identity matrix and \\${\\bf 0}_{M}\\$ a \\$M \\times 1\\$ zero vector.","part":"1"}],"links":{"documentLink":"/document/1407656","pdfSize":"615KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"A. K. Lenstra, H. W. Lenstra, and L. Lovasz, \"Factoring polynomials with rational coefficients,\" Mathematische Annalen, vol. 261, pp. 515-534, 1982.","title":"Factoring polynomials with rational coefficients","context":[{"sec":"sec1","text":" Lattice reduction offers an alternative way of describing a MIMO channel which is less sensitive to noise enhancement and may be computed using e.g. the Lenstra-Lenstra-Lov\u00e1sz algorithm (LLL) [2].","part":"1"},{"sec":"sec3b","text":" Among several alternatives, LLL algorithm [2] is arguably the most popular.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/BF01457454"},"refType":"biblio","id":"ref2"},{"order":"3","text":"H. Vetter, V. Ponnampalam, M. Sandell, and P. A. Hoeher, \"Fixed complexity LLL algorithm,\" IEEE Transactions on Signal Processing, to appear in.","title":"Fixed complexity LLL algorithm","context":[{"sec":"sec1","text":" For this reason, a modified LLL algorithm [3] offering fixed complexity while maintaining high performance is considered for our design.","part":"1"},{"sec":"sec2","text":"The transformation \\${\\bf T}\\$ can be found by means of a lattice reduction algorithm such as LLL or, in our case, a fixed complexity modification of it [3].","part":"1"},{"sec":"sec3b","text":" A modified version is presented in [3] with a run-time known in advance.","part":"1"}],"links":{"documentLink":"/document/4732316","pdfSize":"598KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"B. Gestner, W. Zhang, X. Ma, and D. V. Anderson, \"VLSI implementation of a lattice reduction algorithm for low-complexity equalization,\" in Proc. IEEE International Conference on Circuits and Systems for Communications, May 2008, pp. 643-647.","title":"VLSI implementation of a lattice reduction algorithm for low-complexity equalization","context":[{"sec":"sec1","text":"Previous work on the implementation of lattice reduction techniques, such as [4], has focused on the original LLL algorithm in a standalone mode.","part":"1"}],"links":{"documentLink":"/document/4536834","pdfSize":"204KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Y. Hu, \"CORDIC-based VLSI architectures for digital signal processing,\" IEEE Signal Processing Magazine, vol. 9, no. 3, pp. 16-35, July 1992.","title":"CORDIC-based VLSI architectures for digital signal processing","context":[{"sec":"sec3a","text":"The QR decomposition engine is based on a systolic array architecture [5] where factorization of the matrix is performed using successive Givens rotations on the channel values.","part":"1"}],"links":{"documentLink":"/document/143467","pdfSize":"1979KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"IEEE 802.11n/D2.0, \"Draft Amendment to Standard for Information Technology - Telecommunications and information exchange between systems - Local and Metropolitan networks - Specific requirements - Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: Enhancements for Higher Throughput,\" IEEE Std 802.11, Feb. 2007.","context":[{"sec":"sec4","text":"Application of the described architecture to a Wireless LAN system as specified by the upcoming IEEE 802.11n standard [6] is studied in this section.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"V. Erceg, L. Schumacher, P. Kyritsi et al., \"TGn channel models,\" IEEE 802.11 document 11-03/0940r4, 2004.","title":"TGn channel models","context":[{"sec":"sec4","text":" Evaluation was performed using a link-level IEEE 802.11n simulator employing TGn channel model B [7].","part":"1"}],"refType":"biblio","id":"ref7"}],"articleNumber":"5090924","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Implementation of a reduced-lattice MIMO detector for OFDM Systems","publisher":"IEEE","htmlAbstractLink":"/document/5090924/","displayDocTitle":"Implementation of a reduced-lattice MIMO detector for OFDM Systems","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5090924/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090924","openAccessFlag":"F","title":"Implementation of a reduced-lattice MIMO detector for OFDM Systems","contentTypeDisplay":"Conferences","mlTime":"PT0.094359S","lastupdate":"2021-09-10","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090929,"references":[{"order":"1","text":"2007 Edition of the International Technology Roadmap for Semiconductors (ITRS).","context":[{"sec":"sec1","text":" However, there are discouraging predictions regarding the effects of process variations on the yield of CMOS ICs for geometries below 100 nm [1], [2].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"R. Goering and R. Wilson, Yield, packages hang up design below 100nm, EE Times, March 31, 2003.","title":"Yield, packages hang up design below 100nm, EE Times","context":[{"sec":"sec1","text":" However, there are discouraging predictions regarding the effects of process variations on the yield of CMOS ICs for geometries below 100 nm [1], [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"T. Das, A. Gopalan, C. Washburn, and P.R. Mukund, \"Self-calibration of input-match in RF front-end circuitry,\" IEEE Trans. Circuits and Systems, vol. 52, no. 12, Dec. 2005, Pages (s): 821-825,","context":[{"sec":"sec1","text":"In the past, calibration methods for improving the manufacturing yield of RF subsystems, namely embedded LNAs, have been proposed in [3], [4].","part":"1"},{"sec":"sec1","text":" Although the method of [3], [4] helps in improving the yield of RF sub-systems by tuning the embedded LNA, both of these methods assume the availability of an RF-signal source (Fig. 1).","part":"1"},{"sec":"sec1","text":"\nPrior self-calibration/healing methods [3], [4].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"D. Han, B. S. Kim, A. Chatterjee,\"DSP Driven Self-Tuning of RF Circuits for Process-Induced Performance Variability \", IEEE Trans. on Very Large Scale Integration (VLSI) Systems. pp (accepted).","context":[{"sec":"sec1","text":"In the past, calibration methods for improving the manufacturing yield of RF subsystems, namely embedded LNAs, have been proposed in [3], [4].","part":"1"},{"sec":"sec1","text":" Although the method of [3], [4] helps in improving the yield of RF sub-systems by tuning the embedded LNA, both of these methods assume the availability of an RF-signal source (Fig. 1).","part":"1"},{"sec":"sec1","text":"\nPrior self-calibration/healing methods [3], [4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"K. Arabi, B. Kaminska,\"Oscillation built-in self test (OBIST) scheme for functional and structural testing of analog and mixed-signal integrated circuits\", IEEE Proc. International Test Conference, 1997.Nov. 1997 Page(s):786 - 795.","context":[{"sec":"sec1","text":" In the past, oscillation based built-in self test (BIST) has been proposed for analog/mixed-signal active circuits in [5].","part":"1"},{"sec":"sec1","text":" The method of [5] discusses only the testing aspects of analog/mixed-signal active circuits and does not introduce the concept of self-correction/calibration.","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"R. G. Rogers, Low Phase Noise Microwave Oscillator Design, Artech House, Inc 1991.","title":"Low Phase Noise Microwave Oscillator Design","context":[{"sec":"sec2c","text":"In the proposed test method, feedback from a phase-shifter causes the embedded LNA to oscillate according to the well known Barkhausen criterion [6] provided the forward transmission gain (S21cascade) of the system (Fig. 5) is such that \\$\\vert S21cascade \\vert \\geq 1\\$ and the phase of \\$S21 cascade=0 \\ {\\rm degree}\\$\n\nFig. 5.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"J. H. Friedman, \"Multivariate adaptive regression splines,\" The Annals of. Statistics,vol. 19, no. 1, pp. 1-141. 1991.","title":"Multivariate adaptive regression splines","context":[{"sec":"sec2c","text":" Details regarding MARS can be found in [7].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1214/aos/1176347963"},"refType":"biblio","id":"ref7"},{"order":"8","text":"R. Voorakaranam, S. Cherubal, and A. Chatterjee, \"A signature test framework for rapid production testing of RF circuits,\" IEEE Proc. Design Automation and Test in Europe, March 2002,Page(s): 186 - 191.","title":"A signature test framework for rapid production testing of RF circuits","context":[{"sec":"sec2c","text":" Previously MARS has been demonstrated for mixed-signal/RF testing in [8].","part":"1"}],"links":{"documentLink":"/document/998268","pdfSize":"500KB"},"refType":"biblio","id":"ref8"}],"articleNumber":"5090929","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A novel self-healing methodology for RF Amplifier circuits based on oscillation principles","publisher":"IEEE","isDynamicHtml":true,"displayDocTitle":"A novel self-healing methodology for RF Amplifier circuits based on oscillation principles","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5090929/","xploreDocumentType":"Conference Publication","htmlAbstractLink":"/document/5090929/","articleId":"5090929","openAccessFlag":"F","title":"A novel self-healing methodology for RF Amplifier circuits based on oscillation principles","contentTypeDisplay":"Conferences","mlTime":"PT0.066194S","lastupdate":"2021-11-07","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090937,"references":[{"order":"1","text":"S. F. Oberman and M. J. Flynn, \"Design issues in division and other floating-point operations,\" IEEE Transactions on Computers, vol. 46, no. 2, pp. 154-161, 1997.","title":"Design issues in division and other floating-point operations","context":[{"sec":"sec1","text":" These variable-latency circuits are commonly used in long data-paths, such as arithmetic circuits [1], to improve the performance.","part":"1"}],"links":{"documentLink":"/document/565590","pdfSize":"144KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"L. Benini, E. Macii, M. Poncino, and G. De Micheli, \"Telescopic units: a new paradigm for performance optimization of vlsi designs,\" IEEE Transactions on Computer-Aided Design, vol. 17, no. 3, pp. 220-232, Mar 1998.","title":"Telescopic units: A new paradigm for performance optimization of vlsi designs","context":[{"sec":"sec1","text":"Telescopic units [2] \u2013 [4] is a paradigm to automatically build variable-latency circuits.","part":"1"}],"links":{"documentLink":"/document/700720","pdfSize":"374KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"L. Benini, G. D. Micheli, A. Lioy, E. Macii, G. Odasso, and M. Poncino, \"Automatic synthesis of large telescopic units based on near-minimum timed supersetting,\" IEEE Transactions on Computers, vol. 48, no. 8, pp. 769-779, 1999.","title":"Automatic synthesis of large telescopic units based on near-minimum timed supersetting","context":[{"sec":"sec1","text":"Telescopic units [2] \u2013 [3][4] is a paradigm to automatically build variable-latency circuits.","part":"1"},{"sec":"sec1","text":" An error detection function, referred as hold function in [3], is computed to inform the environment at which cycle the correct result is available at the outputs.","part":"1"},{"sec":"sec2","text":"\n\nFig. 1\nThe example of computing the error detection function for a ripple carry adder (a) by using [3] and (b), (c) by function approximation\n\n\n.","part":"1"},{"sec":"sec8","text":" When applied to small circuits of the MCNC benchmarks that have been used for the experiments with the telescopic units in [3], [4], we did not observe a lot of improvement as compared to the original small netlists.","part":"1"},{"sec":"sec8","text":" On the other hand, the telescopic units methods of [3], [4] cannot handle large circuits, since the approach explodes due to the large number of inputs patterns that should be considered for the error detection function.","part":"1"}],"links":{"documentLink":"/document/795120","pdfSize":"352KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"Y.-S. Su, D.-C. Wang, S.-C. Chang, and M. Marek-Sadowska, \"An efficient mechanism for performance optimization of variable-latency designs,\" Proc. ACM/IEEE Design Automation Conference, pp. 976-981, 2007.","title":"An efficient mechanism for performance optimization of variable-latency designs","context":[{"sec":"sec1","text":"Telescopic units [2] \u2013 [4] is a paradigm to automatically build variable-latency circuits.","part":"1"},{"sec":"sec5b","text":"For the telescopic units approach the complexity depends on the size of the error detection function and the Long/Short Path Activation Functions [4].","part":"1"},{"sec":"sec8","text":" When applied to small circuits of the MCNC benchmarks that have been used for the experiments with the telescopic units in [3], [4], we did not observe a lot of improvement as compared to the original small netlists.","part":"1"},{"sec":"sec8","text":" On the other hand, the telescopic units methods of [3], [4] cannot handle large circuits, since the approach explodes due to the large number of inputs patterns that should be considered for the error detection function.","part":"1"},{"sec":"sec8","text":"Method from [4] reports that the telescopic units for small circuits obtains a performance gain of 25 % at the cost of large area overhead (~ 20%).","part":"1"}],"links":{"documentLink":"/document/4261326","pdfSize":"398KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"Y. Chen, H. Li, J. Li, and C.-K. Koh, \"Variable-latency adder (vladder): new arithmetic circuit design practice to overcome NBTI,\" in International Symposium on Low Power Electronics and Design, 2007, pp. 195-200.","title":"Variable-latency adder (vladder): New arithmetic circuit design practice to overcome NBTI","context":[{"sec":"sec1","text":" This function externally controls the clock period by holding the values on the registers [5] or by adapting the clock frequency [6].","part":"1"}],"links":{"documentLink":"/document/5514317","pdfSize":"258KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"A. Uht, \"Uniprocessor performance enhancement through adaptive clock frequency control,\" IEEE Transactions on Computers, vol. 54, no. 2, pp. 132-140, 2005.","title":"Uniprocessor performance enhancement through adaptive clock frequency control","context":[{"sec":"sec1","text":" This function externally controls the clock period by holding the values on the registers [5] or by adapting the clock frequency [6].","part":"1"}],"links":{"documentLink":"/document/1377152","pdfSize":"1036KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"J. Cortadella, M. Kishinevsky, and B. Grundmann, \"Synthesis of synchronous elastic architectures,\" in Proc. ACM/IEEE Design Automation Conference, Jul. 2006, pp. 657-662.","title":"Synthesis of synchronous elastic architectures","context":[{"sec":"sec1","text":" The variable-latency circuit can be also used in an elastic design [7].","part":"1"}],"links":{"documentLink":"/document/1688878","pdfSize":"5558KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"P. C. McGeer and R. K. Brayton, Integration Functional and Temporal Domains in Logic Synthesis. Kluwer Academic Publishers, 1991.","title":"Integration Functional and Temporal Domains in Logic Synthesis","context":[{"sec":"sec1","text":" The complexity is equivalent to solving the false path problem, which is NP-complete [8].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-1-4615-3960-5"},"refType":"biblio","id":"ref8"},{"order":"9","text":"S. M. Nowick, K. Y. Yun, A. E. Dooply, and P. A. Beerel, \"Speculative completion for the design of high-performance asynchronous dynamic adders,\" in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, 1997, p. 210.","title":"Speculative completion for the design of high-performance asynchronous dynamic adders","context":[{"sec":"sec1","text":"A similar technique has been previously applied to some arithmetic circuits [9] \u2013 [11].","part":"1"}],"links":{"documentLink":"/document/587176","pdfSize":"1392KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"S.-L. Lu, \"Speeding up processing with approximation circuits,\" Computer, vol. 37, no. 3, pp. 67-73, Mar 2004.","title":"Speeding up processing with approximation circuits","context":[{"sec":"sec1","text":"A similar technique has been previously applied to some arithmetic circuits [9] \u2013 [10][11].","part":"1"},{"sec":"sec2","text":"The speculation techniques for arithmetic circuits [10], [11] are generalized and a method for automatic synthesis is proposed.","part":"1"},{"sec":"sec9","text":" We use a generalization of the techniques proposed in [10], [11] where approximation functions are used to emulates the behavior of the circuit.","part":"1"}],"links":{"documentLink":"/document/1274006","pdfSize":"324KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"A. K. Verma, P. Brisk, and P. Ienne, \"Variable latency speculative addition: A new paradigm for arithmetic circuit design,\" Proc. Design, Automation and Test in Europe (DATE), pp. 1250-1255, March 2008.","context":[{"sec":"sec1","text":"A similar technique has been previously applied to some arithmetic circuits [9] \u2013 [11].","part":"1"},{"sec":"sec2","text":" There are theoretical studies [11] that demonstrate delays larger than 4 units are rarely activated.","part":"1"},{"sec":"sec2","text":"The speculation techniques for arithmetic circuits [10], [11] are generalized and a method for automatic synthesis is proposed.","part":"1"},{"sec":"sec9","text":" We use a generalization of the techniques proposed in [10], [11] where approximation functions are used to emulates the behavior of the circuit.","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"K. Ravi, K. McMillan, T. Shiple, and F. Somenzi, \"Approximation and decomposition of binary decision diagrams,\" in Design Automation Conference, 1998, pp. 445-450.","title":"Approximation and decomposition of binary decision diagrams","context":[{"sec":"sec3","text":" Note that, new functions not included in the design [12] can be also used.","part":"1"}],"links":{"documentLink":"/document/724513","pdfSize":"759KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"E. Lehman, Y. Watanabe, J. Grodstein, and H. Harkness, \"Logic decomposition during technology mapping,\" IEEE Transactions on Computer-Aided Design, vol. 16, no. 8, pp. 813-834, Aug. 1997.","title":"Logic decomposition during technology mapping","context":[{"sec":"sec7","text":"The problem has been modeled with choices nodes similar to the technology mapping approach proposed in [13].","part":"1"}],"links":{"documentLink":"/document/644605","pdfSize":"578KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton, and A. Sangiovanni- Vincentelli, \"SIS: A system for sequential circuit synthesis,\" U.C. Berkeley, Tech. Rep., May 1992.","context":[{"sec":"sec8","text":"Our method of synthesis of variable-latency units has been implemented as an extension to SIS [14].","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"K. Singh, A.Wang, R. Brayton, and A. Sangiovanni-Vincentelli, \"Timing optimization of combinational logic,\" in Proc. Int. Conf. Computer-Aided Design (ICCAD), Nov. 1988, pp. 282-285.","title":"Timing optimization of combinational logic","context":[{"sec":"sec8","text":"The technology-independent synthesis for the original netlists was done by applying the algebraic script followed up by the speed_up [15] script for delay optimization.","part":"1"}],"links":{"documentLink":"/document/122511","pdfSize":"294KB"},"refType":"biblio","id":"ref15"}],"articleNumber":"5090937","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Variable-latency design by function speculation","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090937/","displayDocTitle":"Variable-latency design by function speculation","isConference":true,"htmlLink":"/document/5090937/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","articleId":"5090937","openAccessFlag":"F","title":"Variable-latency design by function speculation","contentTypeDisplay":"Conferences","mlTime":"PT0.343518S","lastupdate":"2021-09-18","contentType":"conferences","definitions":"false","publicationNumber":"4926138"},{"_id":5090958,"references":[{"order":"1","text":"R. Grabowski, L. Navarro-Serment, C. Paredis, P. Khosla, \"Heterogeneous Teams of Modular Robots for Mapping and Exploration\", Autonomous Robots, Vol. 8, No. 3, pp. 293-308, June 2000.","title":"Heterogeneous Teams of Modular Robots for Mapping and Exploration","context":[{"sec":"sec1","text":"Many potential applications exist for the deployment of an army of small robots [1]\u2013[3].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1023/A:1008933826411"},"refType":"biblio","id":"ref1"},{"order":"2","text":"R. Grabowski, L. Navarro-Serment, P. Khosla,, \"An Army of Small Robots\", Scientific American Reports, Vol. 18 No. 1, pp. 34-39, May 2008.","title":"An Army of Small Robots","context":[{"sec":"sec1","text":"Many potential applications exist for the deployment of an army of small robots [1]\u2013[2][3].","part":"1"},{"sec":"sec3","text":" Maximum velocities for some small robots noted in the literature are 20 cm/sec [2], 100 cm/sec [22], and 1 m/sec [4].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1038/scientificamerican0208-34sp"},"refType":"biblio","id":"ref2"},{"order":"3","text":"G. Bekey, \"Autonomous Robots\", MIT Press, pp. 391-439, 2005.","title":"Autonomous Robots","context":[{"sec":"sec1","text":"Many potential applications exist for the deployment of an army of small robots [1]\u2013[3].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"J. Pugh, A. Martinoli, \"Inspiring and Modeling Multi-Robot Search with Particle Swarm Optimization\",","title":"Inspiring and Modeling Multi-Robot Search with Particle Swarm Optimization","context":[{"sec":"sec1","text":" PSO has been used for hazardous target search applications, such as landmine detection, fire fighting, and military surveillance, and is an effective technique for collective robotic search problems [4]\u2013[5].","part":"1"},{"sec":"sec3","text":" Maximum velocities for some small robots noted in the literature are 20 cm/sec [2], 100 cm/sec [22], and 1 m/sec [4].","part":"1"}],"links":{"documentLink":"/document/4223193","pdfSize":"225KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"L. Smith, G. Venayagamoorthy, P. Holloway, \"Obstacle Avoidance in Collective Robotic Search Using Particle Swarm Optimization\",","title":"Obstacle Avoidance in Collective Robotic Search Using Particle Swarm Optimization","context":[{"sec":"sec1","text":" PSO has been used for hazardous target search applications, such as landmine detection, fire fighting, and military surveillance, and is an effective technique for collective robotic search problems [4]\u2013[5].","part":"1"},{"sec":"sec3","text":"The velocity of a particle is computed as follows [5]:\n\nwhere parameters used are:\n\n\\$w_{i}\\$ =inertia coefficient\n\\${v}_{n}\\$ =current particle velocity\n\\$r1\\$ =uniformly distributed random number [0: 1]\n\\$r2\\$ =uniformly distributed random number [0: 1]\n\\$c1,c2\\$ =acceleration constants\n.","part":"1"},{"sec":"sec4b","text":"Collision avoidance is essential in a multi-robot environment because each robot in the swarm becomes a moving obstacle to the other robots in the swarm [5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"J. Hereford, M. Siebold, \"Multi-Robot Search Using a Physically-Embedded Particle Swarm Optimization\",","title":"Multi-Robot Search Using a Physically-Embedded Particle Swarm Optimization","context":[{"sec":"sec1","text":"Two basic approaches to controlling multiple robots to achieve collective tasks are centralized control and distributed control [6].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.5019/j.ijcir.2008.138"},"refType":"biblio","id":"ref6"},{"order":"7","text":"R. Morlok, M. Gini, \"Dispersing Robots in an Unknown Environment\",","title":"Dispersing Robots in an Unknown Environment","context":[{"sec":"sec1","text":"Some issues in design and implementation of an unsupervised distributed PSO algorithm for target location include robot dispersion and deployment [7]\u2013[9], localization [10], obstacle avoidance, overshooting targets, effect of particle neighborhood sizes on performance, dynamic environments where emissions from targets vary in both time and space, and scalability.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-4-431-35873-2_25"},"refType":"biblio","id":"ref7"},{"order":"8","text":"T. Hsiang, E. Arkin, M. Bender, S. Fekete, J. Mitchell, \"Online Dispersion Algorithms for Swarms of Robots\", ACM SoCG'03, June 8-10, 2003, San Diego, California, USA","title":"Online Dispersion Algorithms for Swarms of Robots","context":[{"sec":"sec1","text":"Some issues in design and implementation of an unsupervised distributed PSO algorithm for target location include robot dispersion and deployment [7]\u2013[8][9], localization [10], obstacle avoidance, overshooting targets, effect of particle neighborhood sizes on performance, dynamic environments where emissions from targets vary in both time and space, and scalability.","part":"1"}],"links":{},"refType":"biblio","id":"ref8"},{"order":"9","text":"T. Hsiang, E. Arkin, M. Bender, S. Fekete, J. Mitchell, \"Algorithms for Rapidly Dispersing Robot Swarms in Unknown Environments\", 19th Annual ACM Symposium on Computational Geometry (SoCG), June 8-10, 2003, San Diego, USA.","title":"Algorithms for Rapidly Dispersing Robot Swarms in Unknown Environments","context":[{"sec":"sec1","text":"Some issues in design and implementation of an unsupervised distributed PSO algorithm for target location include robot dispersion and deployment [7]\u2013[9], localization [10], obstacle avoidance, overshooting targets, effect of particle neighborhood sizes on performance, dynamic environments where emissions from targets vary in both time and space, and scalability.","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"A. Birk, S. Carpin, \"Merging occupancy grid maps from multiple robots\", Proceedings of the IEEE, 94 (7), Special Issue on Multirobot Systems, pp.1384-1397, IEEE Press, 2006","context":[{"sec":"sec1","text":"Some issues in design and implementation of an unsupervised distributed PSO algorithm for target location include robot dispersion and deployment [7]\u2013[9], localization [10], obstacle avoidance, overshooting targets, effect of particle neighborhood sizes on performance, dynamic environments where emissions from targets vary in both time and space, and scalability.","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"J. Pugh, A. Martinoli, \"Distributed Adaptation in Multi-Robot Search using Particle Swarm Optimization\",","title":"Distributed Adaptation in Multi-Robot Search using Particle Swarm Optimization","context":[{"sec":"sec1","text":"The focus of this paper is to present a distributed PSO approach [11] with wireless augmentation for collective robotic search in a hazardous environment.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-3-540-69134-1_39"},"refType":"biblio","id":"ref11"},{"order":"12","text":"Y. Meng, K. Cao,\" Multi-Robot Searching for a Target using Game Theory\", Robotics and Applications, 8/14/2006 - 8/16/2006, Honolulu, Hawaii","context":[{"sec":"sec2","text":"Game theory has been applied to multi-robot searching for a target where partial information about the environment is known [12].","part":"1"}],"refType":"biblio","id":"ref12"},{"order":"13","text":"B. Yamauchi, \"Frontier-Based Exploration Using Multiple Robots\", Proceedings of the Second International Conference on Autonomous Agents (Agents '98), Minneapolis, MN, May 1998.","title":"Frontier-Based Exploration Using Multiple Robots","context":[{"sec":"sec2","text":"Frontier based exploration has been used to map unknown office environments using multiple robots [13].","part":"1"}],"links":{},"refType":"biblio","id":"ref13"},{"order":"14","text":"M. Rooker, A. Birk, \"Multi Robot Exploration Under the Constraints of Wireless Networking\", Control Engineering Practise, 15 (4), pp. 435-445, Elsevier Science, 2007","title":"Multi Robot Exploration Under the Constraints of Wireless Networking","context":[{"sec":"sec2","text":"Map merging techniques have been used to combine maps obtained by multiple robots from exploring different parts of an environment [14].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1016/j.conengprac.2006.08.007"},"refType":"biblio","id":"ref14"},{"order":"15","text":"M. Ta\u015fgetiren, Y. Liang, \"A Binary Particle Swarm Optimization Algorithm for Lot Sizing Problem\", Journal of Economic and Social Research 5 (2), 1-20","title":"A Binary Particle Swarm Optimization Algorithm for Lot Sizing Problem","context":[{"sec":"sec2","text":" PSO approaches have been explored in noisy environments [15], optimization of the search PSO parameters [16], and plume detection and traversal [17].","part":"1"},{"sec":"sec3","text":" The basic pseudo code for the classic PSO algorithm taken from [15]\u2013[16] is:\n\n\n\n.","part":"1"}],"refType":"biblio","id":"ref15"},{"order":"16","text":"W. Jatmiko, K. Sekiyama, T. Fukuda, \"A PSO Based Mobile Sensor Network for Odor Source Localization in Dynamic Environment: Theory, Simulation and Measurement\", 2006 Congress on Evolutionary Computation, Vancouver, BC, pp. 3781-3788, July 2006.","title":"A PSO Based Mobile Sensor Network for Odor Source Localization in Dynamic Environment: Theory, Simulation and Measurement","context":[{"sec":"sec2","text":" PSO approaches have been explored in noisy environments [15], optimization of the search PSO parameters [16], and plume detection and traversal [17].","part":"1"},{"sec":"sec3","text":" The basic pseudo code for the classic PSO algorithm taken from [15]\u2013[16] is:\n\n\n\n.","part":"1"}],"links":{"documentLink":"/document/1688423","pdfSize":"1575KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"S. Bergbreiter, K. Pister, \"CotsBots: An Off-the-Shelf Platform for Distributed Robotics\", Proceedings of the 2003 IEEE/RSJ Intl. Conference on Intelligent Robots and Systems Las Vegas, Nevada, October 2003.","title":"CotsBots: An Off-the-Shelf Platform for Distributed Robotics","context":[{"sec":"sec2","text":" PSO approaches have been explored in noisy environments [15], optimization of the search PSO parameters [16], and plume detection and traversal [17].","part":"1"}],"links":{"documentLink":"/document/1248878","pdfSize":"548KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"J. Kennedy,R. Eberhard, \"Particle Swarm Optimization,\" Proc. of IEEE Int'l Conf. on Neural Networks, Piscataway, NJ, USA, pp. 1942-1948, 1995.","title":"Particle Swarm Optimization","context":[{"sec":"sec2","text":" Kennedy [18] has a comprehensive survey of PSO algorithms and applications.","part":"1"}],"links":{"documentLink":"/document/488968","pdfSize":"627KB"},"refType":"biblio","id":"ref18"},{"order":"19","text":"J. Pugh, L. Segapelli, A.Martinoli, \"Applying Aspects of Multi-Robot Search to Particle Swarm Optimization\",","title":"Applying Aspects of Multi-Robot Search to Particle Swarm Optimization","context":[{"sec":"sec3","text":"Particle Swarm Optimization [19] is an evolutionary optimization technique that differs from other evolutionary approaches, such as genetic algorithms, in that there are no crossover and mutation operators and the entire population of particles is maintained throughout the search or exploration operation.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/11839088_54"},"refType":"biblio","id":"ref19"},{"order":"20","text":"S. Doctor, G. Venayagamoorthy, V. Gudise,\"Optimal PSO for Collective Robotic Search Applications\", IEEE Congress on Evolutionary Computation, Portland, OR, pp. 1390-1395, June 2004.","title":"Optimal PSO for Collective Robotic Search Applications","context":[{"sec":"sec3","text":" Typical values for parameters are \\$w_{i}=0.9\\$, and cl=c2=1 [20]\u2013[21].","part":"1"}],"links":{"documentLink":"/document/1331059","pdfSize":"336KB"},"refType":"biblio","id":"ref20"},{"order":"21","text":"S. Doctor, G. Venayagamoorthy, \"Unmanned Vehicle Navigation Using Swarm Intelligence\", Intelligent Sensing and Information Processing, ICISIP 2005.","title":"Unmanned Vehicle Navigation Using Swarm Intelligence","context":[{"sec":"sec3","text":" Typical values for parameters are \\$w_{i}=0.9\\$, and cl=c2=1 [20]\u2013[21].","part":"1"}],"links":{"documentLink":"/document/1287661","pdfSize":"459KB"},"refType":"biblio","id":"ref21"},{"order":"22","text":"Wireless Mesh Network for Building Automation, Industrial Wireless Book Issue 10:2, http://wireless.industrialnetworking.com/articles/articledisplay. asp?id=1264","title":"Wireless Mesh Network for Building Automation, Industrial Wireless Book Issue 10:2","context":[{"sec":"sec3","text":" Maximum velocities for some small robots noted in the literature are 20 cm/sec [2], 100 cm/sec [22], and 1 m/sec [4].","part":"1"},{"sec":"sec4","text":"Based on equations (6) and (7), for a typical office environment, path loss and RF power \\$({\\rm N}=3.3, {\\rm T}_{\\rm x}= 23{\\rm dBm})\\$, and cell phone frequency \\$f=0.824\\$, received signal strength \\${\\bf R}_{\\rm x}\\$ is [22]:\n.","part":"1"}],"refType":"biblio","id":"ref22"},{"order":"23","text":"\"Broadband DSL Reports\", http://www.dslreports.com/faq/2743","title":"Broadband DSL Reports","context":[{"sec":"sec4","text":" Watts are converted to dBm as follows [23]:\n\nwhere \\${\\rm P}=\\$ power in watts.","part":"1"}],"refType":"biblio","id":"ref23"},{"order":"24","text":"M. Gast, \"802.11 Wireless Networks\", O'Reilly Media Inc., 2005, pp. 225-240.","title":"802.11 Wireless Networks","context":[{"sec":"sec4","text":"The calculations for RSS based on a free space model of RF propagation are [24]\u2013[26]:\n\nwhere \\${\\bf R}_{\\rm x}\\$ is received signal strength value. \\${\\bf T}_{\\rm x}\\$ is the power of the cell phone in dB, and \\${\\bf L}_{\\rm p}\\$ is path loss, and\n\nwhere \\$f\\$ is a frequency in gigahertz, \\${\\bf N}\\$ is a path loss exponent, and \\${\\bf D}\\$ is a distance in meters.","part":"1"}],"refType":"biblio","id":"ref24"},{"order":"25","text":"\"Indoor Path Loss\", MaxStream, September 2003, http://digilander.libero.it/windflow/eng/Usage/RFIDSensor/Indoor%20Path%20Loss. pdf","title":"Indoor Path Loss","context":[{"sec":"sec4","text":"The calculations for RSS based on a free space model of RF propagation are [24]\u2013[25][26]:\n\nwhere \\${\\bf R}_{\\rm x}\\$ is received signal strength value. \\${\\bf T}_{\\rm x}\\$ is the power of the cell phone in dB, and \\${\\bf L}_{\\rm p}\\$ is path loss, and\n\nwhere \\$f\\$ is a frequency in gigahertz, \\${\\bf N}\\$ is a path loss exponent, and \\${\\bf D}\\$ is a distance in meters.","part":"1"}],"refType":"biblio","id":"ref25"},{"order":"26","text":"W. Debus, \"RF Path Loss and Transmission Distance Calculations\", Axonn, Technical Memorandum, September 2006, http://www.axonn.com/pdf/path-loss-calculations.pdf","context":[{"sec":"sec4","text":"The calculations for RSS based on a free space model of RF propagation are [24]\u2013[26]:\n\nwhere \\${\\bf R}_{\\rm x}\\$ is received signal strength value. \\${\\bf T}_{\\rm x}\\$ is the power of the cell phone in dB, and \\${\\bf L}_{\\rm p}\\$ is path loss, and\n\nwhere \\$f\\$ is a frequency in gigahertz, \\${\\bf N}\\$ is a path loss exponent, and \\${\\bf D}\\$ is a distance in meters.","part":"1"}],"refType":"biblio","id":"ref26"}],"articleNumber":"5090958","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Multi-robot, multi-target Particle Swarm Optimization search in noisy wireless environments","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5090958/","displayDocTitle":"Multi-robot, multi-target Particle Swarm Optimization search in noisy wireless environments","isConference":true,"htmlLink":"/document/5090958/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","articleId":"5090958","openAccessFlag":"F","title":"Multi-robot, multi-target Particle Swarm Optimization search in noisy wireless environments","contentTypeDisplay":"Conferences","mlTime":"PT0.288273S","lastupdate":"2021-12-06","contentType":"conferences","definitions":"false","publicationNumber":"5075460"},{"_id":5090963,"references":[{"order":"1","text":"B. M. Wilamowski, N. Cotton, J. Hewlett, O. Kaynak, \"Neural network trainer with second order learning algorithms\". Proc. International Conference on Intelligent Engineering Systems, June 29 2007-July 1 2007, pp. 127-132.","title":"Neural network trainer with second order learning algorithms","context":[{"sec":"sec1","text":" This deficiency was overcome by the NBN algorithm [1].","part":"1"},{"sec":"sec1","text":" It contains EBP algorithm, LM algorithm, neuron by neuron (NBN) algorithm [1] [2] and a new algorithm.","part":"1"},{"sec":"sec2c3","text":" NBN algorithm is developed based on LM algorithm, but it can handle arbitrarily connected neuron (ACN) networks, also, the convergence is improved [1] [2].","part":"1"}],"links":{"documentLink":"/document/4283685","pdfSize":"4403KB"},"refType":"biblio","id":"ref1"},{"order":"2","text":"Wilamowski, B.M. Cotton, N.J. Kaynak, O. Dundar, G., \"Computing Gradient Vector and Jacobian Matrix in Arbitrarily Connected Neural Networks\", IEEE Trans. on Industrial Electronics, vol. 55, no. 10, pp. 3784-3790, Oct. 2008.","title":"Computing Gradient Vector and Jacobian Matrix in Arbitrarily Connected Neural Networks","context":[{"sec":"sec1","text":" It contains EBP algorithm, LM algorithm, neuron by neuron (NBN) algorithm [1] [2] and a new algorithm.","part":"1"},{"sec":"sec2c3","text":" NBN algorithm is developed based on LM algorithm, but it can handle arbitrarily connected neuron (ACN) networks, also, the convergence is improved [1] [2].","part":"1"}],"links":{"documentLink":"/document/4602720","pdfSize":"726KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"J. A. Farrell, M. M. Polycarpou, \"Adaptive Approximation Based Control: Unifying Neural, Fuzzy and Traditional Adaptive Approximation Approaches, \" IEEE Trans. on Neural Networks, vol. 19, no. 4, pp. 731-732, April 2008.","title":"Adaptive Approximation Based Control: Unifying Neural, Fuzzy and Traditional Adaptive Approximation Approaches","context":[{"sec":"sec1","text":"ARTIFICIAL neural networks (ANN) are used in many industrial applications, such as nonlinear control [3] [4], system analysis and diagnosis [5] [6], VLSI design [7] [8] and data classification [9].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"G. Colin, Y. Chamaillard, G. Bloch, G. Corde, \"Neural Control of Fast Nonlinear Systems-Application to a Turbocharged SI Engine With VCT,\" IEEE Trans. on Neural Networks, vol. 18, no. 4, pp. 1101-1114, April 2007.","title":"Neural Control of Fast Nonlinear Systems-Application to a Turbocharged SI Engine With VCT","context":[{"sec":"sec1","text":"ARTIFICIAL neural networks (ANN) are used in many industrial applications, such as nonlinear control [3] [4], system analysis and diagnosis [5] [6], VLSI design [7] [8] and data classification [9].","part":"1"}],"links":{"documentLink":"/document/4267701","pdfSize":"2095KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"S. Khomfoi, L. M. Tolbert, \"Fault diagnostic system for a multilevel inverter using a neural network\". IEEE Trans. Power Electron., vol. 22, no. 3, pp. 1062-1069, May 2007.","title":"Fault diagnostic system for a multilevel inverter using a neural network","context":[{"sec":"sec1","text":"ARTIFICIAL neural networks (ANN) are used in many industrial applications, such as nonlinear control [3] [4], system analysis and diagnosis [5] [6], VLSI design [7] [8] and data classification [9].","part":"1"}],"links":{"documentLink":"/document/4182464","pdfSize":"1582KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"J. F. Martins, V. Ferno Pires, A. J. Pires, \"Unsupervised neural-network-based algorithm for an on-line diagnosis of three-phase induction motor stator fault\". IEEE Trans. Ind. Electron., vol. 54, no. 1, pp. 259-264, Feb. 2007.","title":"Unsupervised neural-network-based algorithm for an on-line diagnosis of three-phase induction motor stator fault","context":[{"sec":"sec1","text":"ARTIFICIAL neural networks (ANN) are used in many industrial applications, such as nonlinear control [3] [4], system analysis and diagnosis [5] [6], VLSI design [7] [8] and data classification [9].","part":"1"}],"links":{"documentLink":"/document/4084683","pdfSize":"853KB"},"refType":"biblio","id":"ref6"},{"order":"7","text":"K. Cameron, A. Murray, \"Minimizing the Effect of Process Mismatch in a Neuromorphic System Using Spike-Timing-Dependent Adaptation,\" IEEE Trans. on Neural Networks, vol. 19, no. 5, pp. 899-913, May 2008.","title":"Minimizing the Effect of Process Mismatch in a Neuromorphic System Using Spike-Timing-Dependent Adaptation","context":[{"sec":"sec1","text":"ARTIFICIAL neural networks (ANN) are used in many industrial applications, such as nonlinear control [3] [4], system analysis and diagnosis [5] [6], VLSI design [7] [8] and data classification [9].","part":"1"}],"links":{"documentLink":"/document/4480129","pdfSize":"1975KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"G. Indiveri, E. Chicca, R. Douglas, \"A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity,\" IEEE Trans. on Neural Networks, vol. 17, no. 1, pp. 211-221, Jan 2006.","title":"A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity","context":[{"sec":"sec1","text":"ARTIFICIAL neural networks (ANN) are used in many industrial applications, such as nonlinear control [3] [4], system analysis and diagnosis [5] [6], VLSI design [7] [8] and data classification [9].","part":"1"}],"links":{"documentLink":"/document/1593704","pdfSize":"545KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"M. Kyperountas, A. Tefas, I. Pitas, \"Weighted Piecewise LDA for Solving the Small Sample Size Problem in Face Verification,\" IEEE Trans. on Neural Networks, vol. 18, no. 2, pp. 506-519, Feb 2007.","title":"Weighted Piecewise LDA for Solving the Small Sample Size Problem in Face Verification","context":[{"sec":"sec1","text":"ARTIFICIAL neural networks (ANN) are used in many industrial applications, such as nonlinear control [3] [4], system analysis and diagnosis [5] [6], VLSI design [7] [8] and data classification [9].","part":"1"}],"links":{"documentLink":"/document/4118267","pdfSize":"673KB"},"refType":"biblio","id":"ref9"},{"order":"10","text":"Jafarzadegan, M. , Mirzaei, H. , \"A new ensemble based classifier using feature transformation for hand recoognition\", Human System Interactions, 2008 Conference on, pp. 749-754, May, 2008.","title":"A new ensemble based classifier using feature transformation for hand recoognition","context":[{"sec":"sec1","text":" It is easy to demonstrate that they can surpass human capabilities to recognize complex patterns [10] [11].","part":"1"}],"links":{"documentLink":"/document/4581535","pdfSize":"130KB"},"refType":"biblio","id":"ref10"},{"order":"11","text":"Mroczek, T. , Paja, W. , Piatek, L. , Wrzesie, M. ,\"Classification and synthesis of medical images in the domain of melanocytic skin lesions\", Human System Interactions, 2008 Conference on, pp. 705-709, May, 2008.","title":"Classification and synthesis of medical images in the domain of melanocytic skin lesions","context":[{"sec":"sec1","text":" It is easy to demonstrate that they can surpass human capabilities to recognize complex patterns [10] [11].","part":"1"}],"links":{"documentLink":"/document/4581527","pdfSize":"245KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"Werbos P. J., \"Back-propagation: Past and Future\". Proceeding of International Conference on Neural Networks, San Diego, CA, 1, 343-354, 1988.","title":"Back-propagation: Past and Future","context":[{"sec":"sec1","text":"Error backpropagation (EBP) algorithm [12] is the most popular training method, however, it is not an efficient one because of its slow convergence and low training stability.","part":"1"}],"links":{"documentLink":"/document/23866","pdfSize":"1002KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"Yinyin Liu, J.A. Starzyk, Zhen Zhu, \"Optimized Approximation Algorithm in Neural Networks Without Overfitting,\" IEEE Trans. on Neural Networks, vol. 19, no. 6, pp. 983-995, June 2008.","title":"Optimized Approximation Algorithm in Neural Networks Without Overfitting","context":[{"sec":"sec1","text":" Based on EBP algorithm, lots of improvements are developed for better training [13] [14], and some of them, such as momentum [15], Quickprop [16] and Resilient EBP [17] work well.","part":"1"}],"links":{"documentLink":"/document/4471901","pdfSize":"1778KB"},"refType":"biblio","id":"ref13"},{"order":"14","text":"S. Ferrari, M. Jensenius, \"A Constrained Optimization Approach to Preserving Prior Knowledge During Incremental Training,\" IEEE Trans. on Neural Networks, vol. 19, no. 6, pp. 996-1009, June 2008.","title":"A Constrained Optimization Approach to Preserving Prior Knowledge During Incremental Training","context":[{"sec":"sec1","text":" Based on EBP algorithm, lots of improvements are developed for better training [13] [14], and some of them, such as momentum [15], Quickprop [16] and Resilient EBP [17] work well.","part":"1"}],"links":{"documentLink":"/document/4479860","pdfSize":"1008KB"},"refType":"biblio","id":"ref14"},{"order":"15","text":"V.V. Phansalkar, P.S. Sastry, \"Analysis of the back-propagation algorithm with momentum,\" IEEE Trans. on Neural Networks, vol. 5, no. 3, pp. 505-506, March 1994.","title":"Analysis of the back-propagation algorithm with momentum","context":[{"sec":"sec1","text":" Based on EBP algorithm, lots of improvements are developed for better training [13] [14], and some of them, such as momentum [15], Quickprop [16] and Resilient EBP [17] work well.","part":"1"}],"links":{"documentLink":"/document/286925","pdfSize":"195KB"},"refType":"biblio","id":"ref15"},{"order":"16","text":"Fok Hing Chi Tivive, A. Bouzerdoum, \"Efficient training algorithms for a class of shunting inhibitory convolutional neural networks,\" IEEE Trans. on Neural Networks, vol. 16, no. 3, pp. 541-556, March 2005.","title":"Efficient training algorithms for a class of shunting inhibitory convolutional neural networks","context":[{"sec":"sec1","text":" Based on EBP algorithm, lots of improvements are developed for better training [13] [14], and some of them, such as momentum [15], Quickprop [16] and Resilient EBP [17] work well.","part":"1"}],"links":{"documentLink":"/document/1427760","pdfSize":"787KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"M. Riedmiller, H. Braun, \"A direct adaptive method for faster backpropagation learning: The RPROP algorithm\". Proc. International Conference on Neural Networks, San Francisco, CA, 1993, pp. 586-591.","title":"A direct adaptive method for faster backpropagation learning: The RPROP algorithm","context":[{"sec":"sec1","text":" Based on EBP algorithm, lots of improvements are developed for better training [13] [14], and some of them, such as momentum [15], Quickprop [16] and Resilient EBP [17] work well.","part":"1"}],"links":{"documentLink":"/document/298623","pdfSize":"523KB"},"refType":"biblio","id":"ref17"},{"order":"18","text":"K. Levenberg, \"A method for the solution of certain problems in least squares\". Quarterly of Applied Machematics, 5, pp. 164-168, 1944.","title":"A method for the solution of certain problems in least squares","context":[{"sec":"sec1","text":"Although complex computation for Jacobian/Hessian matrix is necessary during training process, Levenberg Marquardt (LM) algorithm [18] is considered as one of the most efficient algorithms for small and median sized patterns training.","part":"1"}],"refType":"biblio","id":"ref18"},{"order":"19","text":"A. Toledo, M. Pinzolas, J.J. Ibarrola, G. Lera, \"Improvement of the neighborhood based Levenberg-Marquardt algorithm by local adaptation of the learning coefficient,\" IEEE Trans. on Neural Networks, vol. 16, no. 4, pp. 988-992, April 2005.","title":"Improvement of the neighborhood based Levenberg-Marquardt algorithm by local adaptation of the learning coefficient","context":[{"sec":"sec1","text":" Also, there are many good improved algorithms [19] based on LM algorithm for better training.","part":"1"}],"links":{"documentLink":"/document/1461441","pdfSize":"264KB"},"refType":"biblio","id":"ref19"},{"order":"20","text":"Bogdan M. Wilamowski, Hao Yu, \"Neural Network Learning without Backpropagation\". (unpublished)","title":"Neural Network Learning without Backpropagation","context":[{"sec":"sec1","text":" Besides conventional forward-backward computation, a newly developed forward-only [20] (without error backpropagation process) computation is also implemented in the software.","part":"1"}],"refType":"biblio","id":"ref20"},{"order":"21","text":"J. R Alvarez-Sanchez, \"Injecting knowledge into the solution of the two-spiral problem\". Neural Compute and Applications, Vol. 8, pp. 265-272, 1999.","title":"Injecting knowledge into the solution of the two-spiral problem","context":[{"sec":"sec3a","text":"Two-spiral problem is considered as an efficient evaluation of both training algorithms and neural structures [21].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/s005210050029"},"refType":"biblio","id":"ref21"},{"order":"22","text":"Wilamowski, B.M. Hunter, D. Malinowski, A., \"Solving parity-N problems with feedforward neural networks\". Proc. 2003 IEEE IJCNN, 2546-2551, IEEE Press, 2003.","title":"Solving parity-N problems with feedforward neural networks","context":[{"sec":"sec3c","text":" It is also considered to be one of the most difficult problems in neural network training, although it has been solved analytically [22].","part":"1"}],"links":{"documentLink":"/document/1223966","pdfSize":"375KB"},"refType":"biblio","id":"ref22"}],"articleNumber":"5090963","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Efficient and reliable training of neural networks","publisher":"IEEE","displayDocTitle":"Efficient and reliable training of neural networks","htmlAbstractLink":"/document/5090963/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5090963/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5090963","openAccessFlag":"F","title":"Efficient and reliable training of neural networks","contentTypeDisplay":"Conferences","mlTime":"PT0.428643S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5075460"},{"_id":5091011,"references":[{"order":"1","text":"Jihan Zhu and Peter Sutton, \"FPGA Implementations of Neural Networks - a Survey of a Decade of Progress\", Proceedings of 13 International Conference on Field Programmable Logic and Applications (FPL 2003), Lisbon, Sept.2003.","title":"FPGA Implementations of Neural Networks - a Survey of a Decade of Progress","context":[{"sec":"sec1","text":" Indeed, the ANNs use the multiplication which consumes the resources of the digital circuits, in general, and the FPGA in particular [1].","part":"1"},{"sec":"sec1","text":" It was successfully validated by the implementation of the architecture [3]\u201d, [3], [1] (3 inputs, 3 hidden neurons, and 1 output) which can learn the XOR non linear function [4] [5].","part":"1"},{"sec":"sec1","text":" It had implemented the architecture [3], [3], [1] on four (4) Xilinix XC4013 FPGAs and one Xilinix XC4005 [6].","part":"1"},{"sec":"sec4","text":" Unfortunately, this circuit is limited in resources which will enable us to test the high level environment with just reduced neural networks architectures like the one that allow the position control of the DC motor [2], [4], [1]: one neuron in input layer, four neurons in one hidden layer and one neuron in output layer [9].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"Cox, C.E. and E. Blanz, GangLion, \"a fast field -programmable gate array implementation of a connectionist classifier\", IEEE Journal of Solid-State Circuits, 1992. 28(3): p. 288-299.","title":"GangLion, \"a fast field -programmable gate array implementation of a connectionist classifier","context":[{"sec":"sec1","text":"The first ANNs implementation on FPGA was carried out by Cox & al within the framework of the GANGLION project [2].","part":"1"},{"sec":"sec4","text":" Unfortunately, this circuit is limited in resources which will enable us to test the high level environment with just reduced neural networks architectures like the one that allow the position control of the DC motor [2], [4], [1]: one neuron in input layer, four neurons in one hidden layer and one neuron in output layer [9].","part":"1"}],"links":{"documentLink":"/document/121550","pdfSize":"1160KB"},"refType":"biblio","id":"ref2"},{"order":"3","text":"J. G. Eldredge and B. L. Hutchings, \"RRANN: A Hardware Implementation of the Backpropagation Algorithm Using Reconfigurable FPGAs \", In IEEE World Conference on Computational Intelligence, Orlando, FL, 1994.","title":"RRANN: A Hardware Implementation of the Backpropagation Algorithm Using Reconfigurable FPGAs","context":[{"sec":"sec1","text":" Eldredge had made a success, in 1994, of the first implementation of this algorithm on the RRANN platform (Runtime Reconfiguration Artificial Neural Network) built around the XC3090 FPGA [3].","part":"1"},{"sec":"sec1","text":" It was successfully validated by the implementation of the architecture [3]\u201d, [3], [1] (3 inputs, 3 hidden neurons, and 1 output) which can learn the XOR non linear function [4] [5].","part":"1"},{"sec":"sec1","text":" It had implemented the architecture [3], [3], [1] on four (4) Xilinix XC4013 FPGAs and one Xilinix XC4005 [6].","part":"1"}],"links":{"documentLink":"/document/374538","pdfSize":"494KB"},"refType":"biblio","id":"ref3"},{"order":"4","text":"A.T.Ferrucci, \"A Field-Programmable Gate Array Implementation of Self-Adapting and Scalable Connectionist Network\", Mars 1994.","title":"A Field-Programmable Gate Array Implementation of Self-Adapting and Scalable Connectionist Network","context":[{"sec":"sec1","text":" It was successfully validated by the implementation of the architecture [3]\u201d, [3], [1] (3 inputs, 3 hidden neurons, and 1 output) which can learn the XOR non linear function [4] [5].","part":"1"},{"sec":"sec4","text":" Unfortunately, this circuit is limited in resources which will enable us to test the high level environment with just reduced neural networks architectures like the one that allow the position control of the DC motor [2], [4], [1]: one neuron in input layer, four neurons in one hidden layer and one neuron in output layer [9].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"M. Martin, \"A reconfigurable hardware accelerator for back-propagation connectionist classifiers\", Masters thesis, University of California, Santa Cruz, 1994.","title":"A reconfigurable hardware accelerator for back-propagation connectionist classifiers","context":[{"sec":"sec1","text":" It was successfully validated by the implementation of the architecture [3]\u201d, [3], [1] (3 inputs, 3 hidden neurons, and 1 output) which can learn the XOR non linear function [4] [5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"H. Ossoinig, E. Reisinger, C. Steger, and R. Weiss, \" Design and FPGA implementation of a neural network \", In Proc. 7th Int. Conf. on Signal Processing Applications and Technology, pp. 939943, Orlando, Florida, 1996.","title":"Design and FPGA implementation of a neural network","context":[{"sec":"sec1","text":" It had implemented the architecture [3], [3], [1] on four (4) Xilinix XC4013 FPGAs and one Xilinix XC4005 [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"J. Beuchat, J. Haenni, and E.Sanchez, \"Hardware Reconfigurable Neural Networks, In Parallel and Distributed Processing\", IPPS/SPDP, pp. 91 98, Springer-Verlag, 1998.","context":[{"sec":"sec1","text":" It was successfully applied to the hand written characters recognition [7].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"V.Pandya, \"A Handel-C implementation of the backpropagation algorithm on field programmable gate arrays \", Master thesis. Faculty of Graduate Studies of the University of Guelph, Canada, December 2005.","title":"A Handel-C implementation of the backpropagation algorithm on field programmable gate arrays","context":[{"sec":"sec1","text":"Pandya, in 2005, had implemented on FPGA the backpropagation algorithm with Handel-C language, and had worked out a partially parallel architecture and another completely parallel, which proved respectively twice and four times faster than a sequential architecture [8].","part":"1"}],"links":{"documentLink":"/document/1592488","pdfSize":"195KB"},"refType":"biblio","id":"ref8"},{"order":"9","text":"C. Benbouchama and al, \"The FPGA Neural Networks Implementation for a Real Time Control\", Archives of Control Sciences (A.C.S.), Vol. 17(LIII), n. 1, pp. 527, 2007.","context":[{"sec":"sec1","text":"However, the necessary time for the ANNs implementation on FPGAs is of about months [9].","part":"1"},{"sec":"sec4","text":" This approach is called \u201cfeed-back error learning\u201d and is based on the use of an existing regulator to approximate as an unknown function [9].","part":"1"},{"sec":"sec4","text":" Unfortunately, this circuit is limited in resources which will enable us to test the high level environment with just reduced neural networks architectures like the one that allow the position control of the DC motor [2], [4], [1]: one neuron in input layer, four neurons in one hidden layer and one neuron in output layer [9].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"T. St\u00f6cklein and J. Bhig, \"Handel-C an effective method for designing FPGAs (and ASICs),\" Georg-Simon-Ohm Fachhochschule, N\u00dcRNBERG 2002.","title":"Handel-C an effective method for designing FPGAs (and ASICs)","context":[{"sec":"sec2a","text":"Handel-C is perhaps the most popular high level language currently available for hardware specification [10].","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"P. J. Ashenden, \"The Designer's Guide To VHDL\", second Edition, San Diego: Morgan Kanfmann, 2002.","title":"The Designer's Guide To VHDL","context":[{"sec":"sec2a","text":" The requirement of using low level languages such as VHDL [11] and a sound knowledge of the underlying architecture are no longer a necessity to create processing hardware that outperforms even the most optimised software solution.","part":"1"}],"refType":"biblio","id":"ref11"},{"order":"12","text":"J. Hopf, \"Comparing the Bitstreams of Applications Specified in Hardware Join Java and HandelC\", 2 IEEE International Conference on Field Programmable Technology, Tokyo, Japan, 2003.","title":"Comparing the Bitstreams of Applications Specified in Hardware Join Java and HandelC","context":[{"sec":"sec2a","text":" In comparison with traditional hardware description languages such as VHDL, Handel-C and its compiler produces hardware that consumes more FPGA area [12] and is often slower in performance.","part":"1"}],"links":{"documentLink":"/document/1275786","pdfSize":"172KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"www.Celoxica.com","context":[{"sec":"sec4","text":"For technical and availability reasons, the only board which could be used in the control loop was the Celoxica RC200 one with an XC2v1000 FPGA [13].","part":"1"}],"refType":"biblio","id":"ref13"}],"articleNumber":"5091011","formulaStrippedArticleTitle":"A parameterizable Handel-C neural network implementation for FPGA","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","htmlAbstractLink":"/document/5091011/","displayDocTitle":"A parameterizable Handel-C neural network implementation for FPGA","xploreDocumentType":"Conference Publication","isConference":true,"htmlLink":"/document/5091011/","isStaticHtml":true,"isDynamicHtml":true,"articleId":"5091011","openAccessFlag":"F","title":"A parameterizable Handel-C neural network implementation for FPGA","contentTypeDisplay":"Conferences","mlTime":"PT0.128007S","lastupdate":"2021-10-05","contentType":"conferences","definitions":"false","publicationNumber":"5075460"},{"_id":5091051,"references":[{"order":"1","text":"Critical Infrastructure Protection, Department of Homeland Security Faces Challenges in Fulfilling Cybersecurity Responsibilities, GAO-05-434, May 2005.","context":[{"sec":"sec1","text":"A preeminent objective for corporate and government organizations is state awareness, a comprehensive understanding of security and safety, for critical infrastructures [1].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"E. Hollnagel, D. D. Woods, and N. Leveson, Resilience Engineering: Concepts and Precepts, Ashgate Publishing, Aldershot Hampshire, UK, 2006.","title":"Resilience Engineering: Concepts and Precepts, Ashgate Publishing, Aldershot Hampshire","context":[{"sec":"sec2","text":" Organizational resilience considers the ability of an organization to survive in the face of threats, including the prevention or mitigation of unsafe, hazardous or detrimental conditions that threaten its very existence [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"F.-Y. Wang and D. Liu, Networked Control Systems: Theory and Applications, Springer-Verlag, London, UK, 2008.","title":"Networked Control Systems: Theory and Applications","context":[{"sec":"sec2","text":" However, control systems provide a whole layer of complexity not adequately encompassed within the objectives of information technology [3].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/978-1-84800-215-9"},"refType":"biblio","id":"ref3"},{"order":"4","text":"S. M. Mitchell and M. S, Mannan, \"Designing Resilient Engineered Systems,\" Chemical Engineering Progress, Vol. 102, No. 4, pp. 39-45, April 2006.","title":"Designing Resilient Engineered Systems","context":[{"sec":"sec2","text":"In considering a definition of resilience, it has been suggested that \u201cResilient control systems are those that tolerate fluctuations via their structure, design parameters, control structure and control parameters [4].\u201d While this definition is broad, it does not directly consider the presence and necessity of malicious actors.","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"Proceedings of the 1 International Symposium on Resilient Control Systems, Idaho Falls, ID, 2008.","context":[{"sec":"sec2","text":" Therefore, another definition might be \u201can effective reconstitution of control under attack from intelligent adversaries,\u201d which was recently proposed [5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"S.P. Meyn, Control Techniques for Complex Networks, Cambridge University Press, New York, NY, 2008.","title":"Control Techniques for Complex Networks","context":[{"sec":"sec3b","text":" Therefore, the design of complex networks needs to consider all factors that influence resilience, and optimize for multiple considerations [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"H. B. Mitchell, Multi-Sensor Data Fusion, Springer-Verlag, Berlin, 2007.","title":"Multi-Sensor Data Fusion","context":[{"sec":"sec3d","text":"While many of the techniques required to perform data fusion are well known, application to the diverse types of data represented within the measures of performance provide a distinct challenge [7].","part":"1"}],"refType":"biblio","id":"ref7"}],"articleNumber":"5091051","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Resilient control systems: Next generation design research","publisher":"IEEE","displayDocTitle":"Resilient control systems: Next generation design research","htmlAbstractLink":"/document/5091051/","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5091051/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5091051","openAccessFlag":"F","title":"Resilient control systems: Next generation design research","contentTypeDisplay":"Conferences","mlTime":"PT0.037006S","lastupdate":"2022-01-08","contentType":"conferences","definitions":"false","publicationNumber":"5075460"},{"_id":5091055,"references":[{"order":"1","text":"B. Gellman, \"Cyber-Attacks by Al Qaeda Feared.\" Washington Post. Online: ,http://www.washingtonpost.com/ac2/wpdyn/A50765-2002, Jun26","title":"Cyber-Attacks by Al Qaeda Feared","context":[{"sec":"sec1","text":"The increased threat of cyber attacks is well documented and has been acknowledged by many governmental, commercial and academic entities world wide [1], [2].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"J. Meserve, \"Sources: Staged cyber attack reveals vulnerability in power grid.\" CNN. Online http://www.cnn.com/2007/US/09/26/power.at.risk/.","title":"Sources: Staged cyber attack reveals vulnerability in power grid","context":[{"sec":"sec1","text":"The increased threat of cyber attacks is well documented and has been acknowledged by many governmental, commercial and academic entities world wide [1], [2].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"C. Taylor, P Oman, A. Krings, \"Assessing Power Substation Network Security and Survivability: A Work in Progress Report\", Proceedings of the International Conference on Security and Management (SAM '03), Las Vegas, pp 23-26, 2003","context":[{"sec":"sec1","text":" Computer based systems used within many critical infrastructures to monitor and control physical functions are not immune to this threat and may potentially be more vulnerable than common information technology systems [3].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"A. K. Gosh, A. Schwartzbard, M. Schatz, \"Learning Program Behavior Profiles for Intrusion Detection\", In Proceedings of the 1 USENIX Workshop on Intrusion Detection and Network Monitoring, Santa Clara, CA, April 1999, pp. 51-62.","title":"Learning Program Behavior Profiles for Intrusion Detection","context":[{"sec":"sec1","text":"An anomaly IDS is based on recognizing deviations from a learned model of normal behavior [4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"O. Linda, T. Vollmer, M. Manic, \"Neural Network Based Intrusion Detection For Critical Infrastructures\", IJCNN09, Int. Joint INNS-IEEE Conf. on Neural Networks, Atlanta, Georgia, June 14-19, 2009.","title":"Neural Network Based Intrusion Detection For Critical Infrastructures","context":[{"sec":"sec1","text":" The features of future intrusions are not assumed apriori and anomaly decisions are based on profiling current activity, in contrast to the stored normal behavior [5].","part":"1"}],"links":{"documentLink":"/document/5178592","pdfSize":"1308KB"},"refType":"biblio","id":"ref5"},{"order":"6","text":"M. Analoui, B. Bidgoli, M. Rezvani, \"Hierarchical Two-Tier Ensemble learning: A new Paradigm for Network Intrusion Detection.\"","title":"Hierarchical Two-Tier Ensemble learning: A new Paradigm for Network Intrusion Detection","context":[{"sec":"sec1","text":"According to [6], IDS implementations primarily make use of the previously mentioned static rule configuration.","part":"1"}],"links":{},"refType":"biblio","id":"ref6"},{"order":"7","text":"U. Aickelin, J. Twycross and T. Hesketh-Roberts 'Rule generalisation in intrusion detection systems using SNORT', Int. J. Electronic Security and Digital Forensics, Vol. 1, No. 1, pp.101-116, 2007","title":"Rule generalisation in intrusion detection systems using SNORT","context":[{"sec":"sec2","text":" In [7] the authors state that an IDS's responsibility is to detect suspicious or unacceptable system and network activity and to alert a systems administrator to this activity.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1504/IJESDF.2007.013596"},"refType":"biblio","id":"ref7"},{"order":"8","text":"J. long, D. Schwartz, S. Stoecklin, 'Distinguishing False from True Alerts in Snort by Data Mining Patterns of Alerts', SPIE Defense and Security Symposium 2006, Orlando, FL, USA, 17 April 2006","title":"Distinguishing False from True Alerts in Snort by Data Mining Patterns of Alerts","context":[{"sec":"sec2","text":" Long et al. made use of Snort alerts in XML format to form clusters [8].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1117/12.665211"},"refType":"biblio","id":"ref8"},{"order":"9","text":"S. T. Eckmann, \"Translating Snort rules to STATL scenarios\", 2001","title":"Translating Snort rules to STATL scenarios","context":[{"sec":"sec2","text":" In [9] the author proposed and implemented an automated rule conversion system.","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"S. Zanero, S. Savaresi, 'Unsupervised learning techniques for an intrusion detection system', SAC 04 March 14-17, Nicosia, Cyprus","context":[{"sec":"sec2","text":" The first is simply if an anomaly event was detected or not [10].","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"L. Khan, M. Awad, B Thuraisingham, 'A new intrusion detection system using support vector machines and hierarchical clustering', The VLDB Journal, Vol. 16 pp. 507-521, 2007.","title":"A new intrusion detection system using support vector machines and hierarchical clustering","context":[{"sec":"sec2","text":" Second, when labeled data is available, a supervised network can be trained to distinguish between different input vectors [11].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1007/s00778-006-0002-5"},"refType":"biblio","id":"ref11"},{"order":"12","text":"Y. Huang, L. Wenke, 'A Cooperative Intrusion Detection System for Ad Hoc Networks', in Proc. 1 ACM workshop on security of ad hoc and sensor networks, Fairfax, Virginia, 2003 pp.135-147","title":"A Cooperative Intrusion Detection System for Ad Hoc Networks","context":[{"sec":"sec2","text":" Third, a new set of rules for identifying attacks can be created [12].","part":"1"}],"links":{},"refType":"biblio","id":"ref12"},{"order":"13","text":"M. Roesch. Writing Snort Rules: How To write Snort rules and keep your sanity. http://www.snort.org.","title":"Writing Snort Rules: How To write Snort rules and keep your sanity","context":[{"sec":"sec3a","text":" Several rule sets are available for use including those officially approved by the Sourcefire Vulnerability Research Team (VRT) and those contributed by other communities [13], [14].","part":"1"},{"sec":"sec3b","text":" Sourcefire VRT certified rules and community rules are available online from the Snort repository [13].","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"http://www.emergingthreats.net","context":[{"sec":"sec3a","text":" Several rule sets are available for use including those officially approved by the Sourcefire Vulnerability Research Team (VRT) and those contributed by other communities [13], [14].","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"M. Roesch. Snort - lightweight intrusion detection for networks. In Proceedings of USENIX LISA '99, November 1999","title":"Snort - lightweight intrusion detection for networks","context":[{"sec":"sec3a","text":" The classtype names are descriptive but further details can be found in [15].","part":"1"},{"sec":"sec3b","text":" The third set was obtained from emerging threats and is available online at [15].","part":"1"}],"refType":"biblio","id":"ref15"},{"order":"16","text":"Sourcefire, Inc. Snort Users Manual 2.8.3, September 15, 2008, pp 102-103","title":"Snort Users Manual 2.8.3","context":[{"sec":"sec4a","text":" The Snort specific rule format is well defined in [16] and is the only rule format currently supported.","part":"1"}],"refType":"biblio","id":"ref16"},{"order":"17","text":"B. Caswell, Perl-Net-Snort-Parser online: http://projects.honeynet.org","title":"Perl-Net-Snort-Parser","context":[{"sec":"sec4a","text":" These rule parsing and record population routines were implemented using a Perl module called Net:: Snort:: Parse [17].","part":"1"}],"refType":"biblio","id":"ref17"},{"order":"18","text":"J. Nathan, Nemisis online: http://nemesis.sourceforge.net","title":"Nemisis","context":[{"sec":"sec5","text":"Nemesis is a network packet crafting and injection tool [18].","part":"1"}],"refType":"biblio","id":"ref18"}],"articleNumber":"5091055","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Human interface for cyber security anomaly detection systems","publisher":"IEEE","htmlAbstractLink":"/document/5091055/","displayDocTitle":"Human interface for cyber security anomaly detection systems","isConference":true,"htmlLink":"/document/5091055/","isStaticHtml":true,"xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5091055","openAccessFlag":"F","title":"Human interface for cyber security anomaly detection systems","contentTypeDisplay":"Conferences","mlTime":"PT0.109192S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5075460"},{"_id":5091080,"references":[{"order":"1","text":"T. I. Jeon and D. Grischkowsky, Phys. Rev. Lett. Vol. 78, pp. 1106-1109, 1997.","title":"Phys. Rev. Lett","context":[{"sec":"sec1","text":" In the THz regime, time-domain spectroscopy (TDS) has been used to estimate the conductivity of doped silicon for several doping densities [1].","part":"1"},{"sec":"sec4","text":"We compare the complex \\$\\breve{\\sigma}\\$ with experimental results obtained via reflecting THz-TDS [1].","part":"1"},{"sec":"sec4","text":"The analytical best fit of the Cole-Davidson model to the data is given in experimental report [1].","part":"1"},{"sec":"sec5","text":" [1] (presented here via a faithful Cole-Davidson analytical fit, solid curve).","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"A. Taflove and S. C. Hagness, Computational Electrodynamics: The Finite-Difference Time-Domain Method, Artech House, 3rd ed., 2005.","title":"Computational Electrodynamics: The Finite-Difference Time-Domain Method","context":[{"sec":"sec1","text":"The finite-difference time-domain (FDTD) method is a fully electrodynamic, highly accurate solver based on Maxwell's curl equations [2].","part":"1"},{"sec":"sec2","text":" The FDTD domain boundaries are treated with convolutional perfectly-matched layer absorbing boundary conditions [2], allowing finite-grid representation of an infinite space.","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"R. O. Grodin, S. M. El-Ghazaly, and S. Goodnick IEEE Trans. Microw. Theory Tech. Vol. 47, pp. 817-829, 1999.","title":"IEEE Trans. Microw. Theory Tech","context":[{"sec":"sec1","text":" Past research has explored the combined EMC-FDTD solver in the context of AC device characterization [3]\u2013[5].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"J. S. Ayubi-Moak, S. M. Goodnick, S. J. Aboud, M. Saraniti, and S. El-Ghazaly J. Comput. Electron. Vol. 2, pp. 183-190, 2003.","title":"J. Comput. Electron","context":[{"sec":"sec1","text":" Past research has explored the combined EMC-FDTD solver in the context of AC device characterization [3]\u2013[4][5].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"J. S. Ayubi-Moak, S. M. Goodnick, and M. Saraniti, J. Comput. Electron. Vol. 5, pp. 415-418, 2006.","title":"J. Comput. Electron","context":[{"sec":"sec1","text":" Past research has explored the combined EMC-FDTD solver in the context of AC device characterization [3]\u2013[5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"J. B. Schneider, IEEE Trans. Antennas Propag. Vol. 52, pp. 3280-3287, 2004.","title":"IEEE Trans. Antennas Propag","context":[{"sec":"sec2","text":" Plane waves are introduced with propagation direction normal to the interface via the analytic field propagation total-field scattered-field (AFP-TFSF) formulation [6].","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"S. Nashina, O. Morikawa, K. Takata, and M. Hangyo, J. Appl. Phys. Vol. 90, pp. 837-842, 2001.","title":"J. Appl. Phys","context":[{"sec":"sec4","text":" Small changes to sample position in the reflecting THz-TDS experimental setup cause spurious phase shifts in observed quantities [7].","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"R. Hull, Properties of Crystalline Silicon IET, 1999.","title":"Properties of Crystalline Silicon IET","context":[{"sec":"sec4","text":" The DC resistivity of the n-type doped silicon sample used is given as \\$8.15\\ \\Omega {\\rm cm}\\$, corresponding to \\$n_{0}\\approx 5.5 \\times 10^{14}\\ {\\rm cm}^{-3}\\$ [8].","part":"1"}],"refType":"biblio","id":"ref8"}],"articleNumber":"5091080","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"A Global EMC-FDTD Simulation Tool for High-Frequency Carrier Transport in Semiconductors","publisher":"IEEE","displayDocTitle":"A Global EMC-FDTD Simulation Tool for High-Frequency Carrier Transport in Semiconductors","htmlAbstractLink":"/document/5091080/","isStaticHtml":true,"isConference":true,"htmlLink":"/document/5091080/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5091080","openAccessFlag":"F","title":"A Global EMC-FDTD Simulation Tool for High-Frequency Carrier Transport in Semiconductors","contentTypeDisplay":"Conferences","mlTime":"PT0.047118S","lastupdate":"2021-10-02","contentType":"conferences","definitions":"false","publicationNumber":"5091069"},{"_id":5091093,"references":[{"order":"1","text":"A. Imre, G. Csaba, L. Ji, A. Orlov, G. H. Bernstein, and W. Porod : Majority Logic Gate for Magnetic Quantum-Dot Cellular Automata Science 311 (5758), 205 (2006)","title":"Majority Logic Gate for Magnetic Quantum-Dot Cellular Automata","context":[{"sec":"sec1","text":" This computing paradigm is often referred as \u2018magnetic field-coupling\u2019 or (for historical reasons) magnetic quantum-dot cellular automata [1].","part":"1"},{"sec":"sec1","text":"The principle of magnetic field-coupling was already demonstrated on domain-wall conductors [2] and permalloy dots [1].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1126/science.1120506"},"refType":"biblio","id":"ref1"},{"order":"2","text":"R. P. Cowburn, M. E. Welland: Room Temperature Magnetic Quantum Cellular Automata Science 287 (5457), 1466 (2000)","title":"Room Temperature Magnetic Quantum Cellular Automata","context":[{"sec":"sec1","text":"The principle of magnetic field-coupling was already demonstrated on domain-wall conductors [2] and permalloy dots [1].","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1126/science.287.5457.1466"},"refType":"biblio","id":"ref2"},{"order":"3","text":"G. Csaba, P. Lugli, A. Csurgay, W. Porod: Simulation of Power Gain and Dissipation in Field-Coupled Nanomagnets Journal of Computational Electronics, Volume 4, Numbers 1-2 / April, 2005, also invited talk at IWCE 2004","title":"Simulation of Power Gain and Dissipation in Field-Coupled Nanomagnets Journal of Computational Electronics","context":[{"sec":"sec1","text":" It was shown that an adiabatic, hard-axis pumping scheme can propagate and amplify magnetic signals with very little dissipation in the magnetic system [3].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"M. Becherer, G. Csaba, W. Porod, R. Emling, P. Lugli, D. Schmitt-Landsiedel,: Magnetic Ordering of Focused-Ion-Beam Structured Cobalt-Platinum Dots for Field-Coupled Computing Nanotechnology, IEEE Transactions on , vol.7, no.3, pp.316-320, May 2008","title":"Magnetic Ordering of Focused-Ion-Beam Structured Cobalt-Platinum Dots for Field-Coupled Computing Nanotechnology","context":[{"sec":"sec1","text":" Depending on the dose and the layer composition, dots with desired magnetic characteristics can be fabricated [4] [5].","part":"1"},{"sec":"sec2","text":"We used hysteresis curves from SQUID and Extraordinary Hall effect measurements [8] to fit the values of material parameters [4].","part":"1"},{"sec":"sec2","text":" For a \\${\\rm Pt}_{5{\\rm nm}}5 \\times [{\\rm CO}_{0.3{\\rm nm}} + {\\rm Pt}_{0.8{\\rm nm}}] {\\rm Pt}_{4.5{\\rm nm}}\\$ we found \\$M_{s}=7.0 \\cdot 10^{5}{\\rm A}/{\\rm m},A_{{\\rm exch}}=1.3\\cdot 10^{-10}{\\rm J}/{\\rm m},K_{z}=3.08\\cdot 10^{5}{\\rm J}/{\\rm m}^{3}\\$ gives the most reasonable fit and is also consistent with [4].","part":"1"}],"links":{"documentLink":"/document/4445643","pdfSize":"525KB"},"refType":"biblio","id":"ref4"},{"order":"5","text":"G. Csaba, P. Lugli, M. Becherer, D. Schmitt-Landsiedel, W. Porod: Field-coupled computing in magnetic multilayers Journal of Computational Electronics, Volume 7, Number 3 / September, 2008","title":"Field-coupled computing in magnetic multilayers Journal of Computational Electronics","context":[{"sec":"sec1","text":" Depending on the dose and the layer composition, dots with desired magnetic characteristics can be fabricated [4] [5].","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"M. Becherer, J. Kiermaier, G. Csaba, J. Rezgani, C. Yilmaz, P. Osswald, P. Lugli, D. Schmitt-Landsiedel: Characterizing magnetic field-coupled computing devices by the Extraordinary Hall-effect submitted to ESSDERC 09","context":[{"sec":"sec1","text":" Partial irradiation of the dots makes it possible to \u2018engineer\u2019 their reversal characteristics [6] and the ion dose can be used to set their switching field.","part":"1"},{"sec":"sec6","text":" Ion-beam irradiation can reduce the switching field of the dots to a few milliteslas, while still maintainin a square hsyterezis loop [6] reducing the switching field proportinally reduces the necessary clocking currents.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"http://math.nist.gov/oommf/","context":[{"sec":"sec2","text":"As our simulation engine, we used the well-established OOMMF code ([7]), which directly solves the time-dependent Landau-Lifshitz equations.","part":"1"}],"refType":"biblio","id":"ref7"},{"order":"8","text":"M. Becherer, G. Csaba, R. Emling, P. Osswald, W. Porod, P. Lugli, D. Schmitt-Landsiedel: Extraordinary Hall-effect sensor in split-current design for readout of magnetic field-coupled logic devices, Nanoelectronics Conference, 2008. INEC 2008. 2nd IEEE International , vol., no., pp.1043-1046, 24-27 March 2008","context":[{"sec":"sec2","text":"We used hysteresis curves from SQUID and Extraordinary Hall effect measurements [8] to fit the values of material parameters [4].","part":"1"},{"sec":"sec6","text":"Magnetic field-coupling devices combine logic functionality with non-volatile storage and they enable very dense device integration [8], [10].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"M.C.B. Parish, M. Forshaw: Physical constraints on magnetic quantum cellular automata, Appl. Phys. Lett. 83 (2003) 2046","title":"Physical constraints on magnetic quantum cellular automata","context":[{"sec":"sec5","text":" This result is more promising than the pessimistic estimate of [9], but still quite slow when compared to state of the art electronic circuits.","part":"1"}],"links":{"crossRefLink":"https://doi.org/10.1063/1.1608492"},"refType":"biblio","id":"ref9"},{"order":"10","text":"The International Technology Roadmap for Semiconductors: ERD, 2007","context":[{"sec":"sec6","text":"Magnetic field-coupling devices combine logic functionality with non-volatile storage and they enable very dense device integration [8], [10].","part":"1"}],"refType":"biblio","id":"ref10"}],"articleNumber":"5091093","issueLink":"/xpl/tocresult.jsp?isnumber=null","formulaStrippedArticleTitle":"Clocking Schemes for Field Coupled Devices from Magnetic Multilayers","publisher":"IEEE","htmlAbstractLink":"/document/5091093/","displayDocTitle":"Clocking Schemes for Field Coupled Devices from Magnetic Multilayers","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5091093/","xploreDocumentType":"Conference Publication","isDynamicHtml":true,"articleId":"5091093","openAccessFlag":"F","title":"Clocking Schemes for Field Coupled Devices from Magnetic Multilayers","contentTypeDisplay":"Conferences","mlTime":"PT0.144948S","lastupdate":"2021-09-10","contentType":"conferences","definitions":"false","publicationNumber":"5091069"},{"_id":5091124,"references":[{"order":"1","text":"Broers, A. N.; IEDM Tech. Dig., pp. 2 - 6, Dec. 1980.","title":"IEDM Tech. Dig","context":[{"sec":"sec1","text":" Interestingly enough, key technologists in each generation of this long history have also looked forward and predicted the \u201cend of scaling\u201d within one or two generations [1]\u2013[4].","part":"1"}],"refType":"biblio","id":"ref1"},{"order":"2","text":"Meindl, D.; IEDM Tech. Dig., pp. 8 - 13, Dec. 1983","title":"IEDM Tech. Dig","context":[{"sec":"sec1","text":" Interestingly enough, key technologists in each generation of this long history have also looked forward and predicted the \u201cend of scaling\u201d within one or two generations [1]\u2013[2][4].","part":"1"}],"refType":"biblio","id":"ref2"},{"order":"3","text":"Wright, P. J. et al. IEEE TED, Vol. 37, pp. 1884 - 1892, Aug 1990.","title":"IEEE TED","context":[{"sec":"sec1","text":" Interestingly enough, key technologists in each generation of this long history have also looked forward and predicted the \u201cend of scaling\u201d within one or two generations [1]\u2013[3][4].","part":"1"}],"refType":"biblio","id":"ref3"},{"order":"4","text":"Heilmeier, G. H.; IEDM Tech. Dig., pp. 2 -5, Dec. 1984","title":"IEDM Tech. Dig","context":[{"sec":"sec1","text":" Interestingly enough, key technologists in each generation of this long history have also looked forward and predicted the \u201cend of scaling\u201d within one or two generations [1]\u2013[4].","part":"1"}],"refType":"biblio","id":"ref4"},{"order":"5","text":"Dennard, R.H et al. IEEE JSSC, Vol .9, No. 5, pp. 256 - 268, Oct 1974","title":"IEEE JSSC","context":[{"sec":"sec1","text":"A decade ago, \u201ctransistor scaling\u201d meant \u201cclassic\u201d Dennard scaling [5], where oxide thickness \\$(T_{ox})\\$, transistor length \\$(L_{g})\\$ and transistor width \\$(W)\\$ were scaled by a constant factor \\$(1/k))\\$ in order to provide a delay improvement of \\$1/k\\$ at constant power density.","part":"1"}],"refType":"biblio","id":"ref5"},{"order":"6","text":"Thompson, S. et al. IEDM Tech. Dig., pp. 61-64, Dec.2002","title":"IEDM Tech. Dig","context":[{"sec":"sec1","text":" Instead, enhancers were added (strain in the 90nm and 65nm nodes [6], [7], and strain + HiK-MG in the 45nm and 32nm nodes [8], [9]) to continue to drive the transistor roadmap forward.","part":"1"},{"sec":"sec3e","text":"On the PMOS side, Thompson in 2002 [6] presented a highly-manufacturable uniaxial PMOS strain solution (again with stressors outside the channel) using embedded SiGe (e-SiGe) material in the source/drain regions.","part":"1"}],"refType":"biblio","id":"ref6"},{"order":"7","text":"Bai, P. et al. IEDM Tech. Dig., pp. 657-660, Dec.2004","title":"IEDM Tech. Dig","context":[{"sec":"sec1","text":" Instead, enhancers were added (strain in the 90nm and 65nm nodes [6], [7], and strain + HiK-MG in the 45nm and 32nm nodes [8], [9]) to continue to drive the transistor roadmap forward.","part":"1"}],"links":{"documentLink":"/document/1419253","pdfSize":"255KB"},"refType":"biblio","id":"ref7"},{"order":"8","text":"Mistry, K. et al. IEDM Tech. Dig., pp. 247-250, Dec. 2007","title":"IEDM Tech. Dig","context":[{"sec":"sec1","text":" Instead, enhancers were added (strain in the 90nm and 65nm nodes [6], [7], and strain + HiK-MG in the 45nm and 32nm nodes [8], [9]) to continue to drive the transistor roadmap forward.","part":"1"},{"sec":"sec3c","text":" Mistry in 2007 confirmed these benefits on a manufacturable 45nm process demonstrating an 0.7X Toxscale while simultaneously reducing gate leakage by 25X for NMOS and 1000X for PMOS with ring oscillator performance 23% better than 65 nm at the same leakage and 100mV lower Vcc [8].","part":"1"},{"sec":"sec3c","text":" There are two approaches to this challenge; the one dielectric and two metals approach [8] or the two dielectrics and one metal [24].","part":"1"}],"refType":"biblio","id":"ref8"},{"order":"9","text":"Natarajan S. et al. IEDM Tech. Dig., pp. 941-943, Dec. 2008","title":"IEDM Tech. Dig","context":[{"sec":"sec1","text":" Instead, enhancers were added (strain in the 90nm and 65nm nodes [6], [7], and strain + HiK-MG in the 45nm and 32nm nodes [8], [9]) to continue to drive the transistor roadmap forward.","part":"1"},{"sec":"sec3c","text":" Natarajan extended this work in 2008 showing 2nd generation HiK-MG results with 0.9A equivalent oxide thickness (EOT) and CV/I gate delay improved 22% compared to 45nm at the same leakage and Vcc [9].","part":"1"}],"refType":"biblio","id":"ref9"},{"order":"10","text":"A. Allan, ITRS roadmap, 2007 ITRS Conf., Dec. 2007","title":"ITRS Conf","context":[{"sec":"sec2b","text":"Multiple gate or multiple channel FETs (MUGFETS or MUCFETS) have been proposed to help resolve the SCE issues past 32nm (as an example, the ITRS 2007 roadmap predicts the use of multiple gate or multiple channel FETs starting in 22nm [10]).","part":"1"},{"sec":"sec3b","text":"Fig. 6 is a traditional scaling slide derived from the ITRS 2007 report which illustrates the increasing importance of \\$R_{acc}\\$ in technology scaling [10].","part":"1"},{"sec":"sec3b","text":"\nITRS scaling of \\$X_{J}, \\ L_{gat}\\$, and \\$R_{acc}\\$ [10]\n\n\n.","part":"1"}],"refType":"biblio","id":"ref10"},{"order":"11","text":"Liow, T.Y. et al. IEEE EDL, Vol. 29, Issue 1, Jan. 2008 pp.80 - 82","title":"IEEE EDL","context":[{"sec":"sec3a","text":"The key knob for parasitic capacitance improvement in the front end (for either planar or non-planar devices) is to reduce the \\$k\\$ of the spacer as explored recently in the literature, for example in 2008 by Liow [11] and Ko [12].","part":"1"}],"links":{"documentLink":"/document/4408743","pdfSize":"192KB"},"refType":"biblio","id":"ref11"},{"order":"12","text":"Ko, C.H. et al. 2008 Symp. on VLSI Tech, 17-19 June 2008 pp.108-109.","title":"Symp. on VLSI Tech","context":[{"sec":"sec3a","text":"The key knob for parasitic capacitance improvement in the front end (for either planar or non-planar devices) is to reduce the \\$k\\$ of the spacer as explored recently in the literature, for example in 2008 by Liow [11] and Ko [12].","part":"1"}],"links":{"documentLink":"/document/4588581","pdfSize":"431KB"},"refType":"biblio","id":"ref12"},{"order":"13","text":"Luo, Z. et al. IEDM Tech. Dig., pp. 489-492, Dec. 2005","title":"IEDM Tech. Dig","context":[{"sec":"sec3b","text":" Examples include laser spike anneal (LSA) as explored by Luo [13], Pouydebasque [14], and Yamamoto [15], non-melt LSA as reviewed by Ortolland [16] and advanced implantation techniques as discussed by Gelpey [17].","part":"1"}],"refType":"biblio","id":"ref13"},{"order":"14","text":"Pouydebasque, et al. IEDM Tech. Dig., pp. 663-666, Dec. 2005","title":"IEDM Tech. Dig","context":[{"sec":"sec3b","text":" Examples include laser spike anneal (LSA) as explored by Luo [13], Pouydebasque [14], and Yamamoto [15], non-melt LSA as reviewed by Ortolland [16] and advanced implantation techniques as discussed by Gelpey [17].","part":"1"}],"refType":"biblio","id":"ref14"},{"order":"15","text":"Yamamoto, T. et al. IEDM Tech. Dig., pp. 143-146, Dec. 2007","title":"IEDM Tech. Dig","context":[{"sec":"sec3b","text":" Examples include laser spike anneal (LSA) as explored by Luo [13], Pouydebasque [14], and Yamamoto [15], non-melt LSA as reviewed by Ortolland [16] and advanced implantation techniques as discussed by Gelpey [17].","part":"1"}],"refType":"biblio","id":"ref15"},{"order":"16","text":"Ortolland, et al. Symp. on VLSI Tech; pp.186 - 187,17-19 June 2008","title":"Symp. on VLSI Tech","context":[{"sec":"sec3b","text":" Examples include laser spike anneal (LSA) as explored by Luo [13], Pouydebasque [14], and Yamamoto [15], non-melt LSA as reviewed by Ortolland [16] and advanced implantation techniques as discussed by Gelpey [17].","part":"1"}],"links":{"documentLink":"/document/4588612","pdfSize":"547KB"},"refType":"biblio","id":"ref16"},{"order":"17","text":"Gelpey, J. et al. IWJT '08. pp.82 - 86, 15-16 May 2008","context":[{"sec":"sec3b","text":" Examples include laser spike anneal (LSA) as explored by Luo [13], Pouydebasque [14], and Yamamoto [15], non-melt LSA as reviewed by Ortolland [16] and advanced implantation techniques as discussed by Gelpey [17].","part":"1"}],"refType":"biblio","id":"ref17"},{"order":"18","text":"Lee, R.T.P. et al. IEDM Tech. Dig., pp. 851-854, Dec. 2006","title":"IEDM Tech. Dig","context":[{"sec":"sec3b","text":" One rich field of research is in alloy modifications to traditional silicides as discussed by Lee [18] and Ouchi [19].","part":"1"}],"refType":"biblio","id":"ref18"},{"order":"19","text":"Ohuchi, K. et al. IEDM Tech. Dig., pp. 1029-1031, Dec. 2007","title":"IEDM Tech. Dig","context":[{"sec":"sec3b","text":" One rich field of research is in alloy modifications to traditional silicides as discussed by Lee [18] and Ouchi [19].","part":"1"}],"refType":"biblio","id":"ref19"},{"order":"20","text":"Zhang, Zhen et al. IEEE EDL,; Vol. 28, Issue 7, July 2007 pp.565 - 568","title":"IEEE EDL","context":[{"sec":"sec3b","text":" Another area of critical study is implant modifications to traditional silicides, either on single metals or alloys as suggested by Zhang [20] and Larrieu [21].","part":"1"}],"links":{"documentLink":"/document/4252230","pdfSize":"127KB"},"refType":"biblio","id":"ref20"},{"order":"21","text":"Larrieu, G. et al. IEDM Tech. Dig., pp. 147-150, Dec. 2007","title":"IEDM Tech. Dig","context":[{"sec":"sec3b","text":" Another area of critical study is implant modifications to traditional silicides, either on single metals or alloys as suggested by Zhang [20] and Larrieu [21].","part":"1"}],"refType":"biblio","id":"ref21"},{"order":"22","text":"Chau, R. et al. IEEE EDL, Vol. 25, No. 6, pp. 408-410, June 2004","title":"IEEE EDL","context":[{"sec":"sec3c","text":" The use of a metal gate (rather than polysilicon) eliminates poly depletion, resolves the VTpinning issue seen with poly on HiK, and screens soft optical phonons for improved mobility [22].","part":"1"},{"sec":"sec3c","text":" A variety of scattering mechanisms (including soft optical phonon scattering [22]) result in reduced mobility.","part":"1"}],"refType":"biblio","id":"ref22"},{"order":"23","text":"Auth, C. et al. 2008 Symp. on VLSI Tech; pp.128-129, 17-19 June 2008","context":[{"sec":"sec3c","text":" Another key benefit is that the replacement gate flow enables an elegant PMOS strain enhancement mechanism (Fig. 8) through first straining the PMOS with e-SiGe and then removing the gate [23].","part":"1"},{"sec":"sec3c","text":"\nRemoval of poly gate increases channel stress by 50% [23]\n\n\n.","part":"1"},{"sec":"sec3e","text":" As an additional enhancement, Wang in 2007 [41] and Auth in 2008 [23] demonstrated that HiK-MG in a replacement gate flow enabled additional PMOS strain enhancement as a consequence of first straining the PMOS with e-SiGe and then removing the gate.","part":"1"},{"sec":"sec3e","text":" Auth in 2008 [23] reported enhancement for gate metal stress and also reported enhancement with tensile contact stress.","part":"1"}],"refType":"biblio","id":"ref23"},{"order":"24","text":"Cartier, E; Semicon West 2008, Session 8, June 25, 2008.","title":"Session 8","context":[{"sec":"sec3c","text":" There are two approaches to this challenge; the one dielectric and two metals approach [8] or the two dielectrics and one metal [24].","part":"1"}],"refType":"biblio","id":"ref24"},{"order":"25","text":"T. Sato, Y. et al. Phys. Rev. B, vol. B4, pp. 1950-1960, 1971.","context":[{"sec":"sec3d","text":" If both crystal orientations are possible simultaneously, the best unstrained NMOS is on the (100) surface <110> direction, and the best unstrained PMOS is on the (110 surface) <110> direction [25].","part":"1"}],"refType":"biblio","id":"ref25"},{"order":"26","text":"Chang, L. et al. IEEE TED, Vol. 51, No.10, pp.1621-1627, Oct. 2004","title":"IEEE TED","context":[{"sec":"sec3d","text":" While it is theoretically possible to create both orientations on one wafer (by using a FinFET or vertical FET device on (100)-type material, and orienting the NMOS at 45 degrees, [26]) the 45 degree orientation poses significant challenges for lithography.","part":"1"}],"links":{"documentLink":"/document/1337173","pdfSize":"422KB"},"refType":"biblio","id":"ref26"},{"order":"27","text":"Yang, M. et al. IEDM Tech. Dig., pp. 453-456, Dec. 2003","title":"IEDM Tech. Dig","context":[{"sec":"sec3d","text":" This process (termed HOT) was first reported by Yang in 2003 [27].","part":"1"}],"refType":"biblio","id":"ref27"},{"order":"28","text":"Sung, C.Y. et al. IEDM Tech. Dig., pp.225 - 228, Dec. 2005.","title":"IEDM Tech. Dig","context":[{"sec":"sec3d","text":" Sung in 2005 [28] introduced a direct silicon bond version of HOT that used bulk transistors for both N and P (rather than one SOI and one bulk).","part":"1"}],"refType":"biblio","id":"ref28"},{"order":"29","text":"Yang, M. et al. 2006 Symp. on VLSI Tech, pp.166-167, June 2006.","title":"Symp. on VLSI Tech","context":[{"sec":"sec3d","text":" Yang in 2006 [29]; reversed the concept with a SuperHot process that integrates a pure SOI (100)-type and a pseudo SOI (110)-type device on the same wafer.","part":"1"}],"refType":"biblio","id":"ref29"},{"order":"30","text":"Welser, J. et al. IEDM Tech. Dig., pp. 1000-1002, Dec. 1992","title":"IEDM Tech. Dig","context":[{"sec":"sec3e","text":" The seminal work in this area was done by Welser in 1992 [30] when he first quantified the strain enhancement in strained Si on relaxed SiGe.","part":"1"}],"refType":"biblio","id":"ref30"},{"order":"31","text":"Hoyt, J.L. et al. IEDM Tech. Dig., pp. 23-26, Dec. 2002","title":"IEDM Tech. Dig","context":[{"sec":"sec3e","text":" Hoyt in 2002 [31] expanded on Welser's work by exploring the strain enhancement with vertical effective field and doping.","part":"1"}],"refType":"biblio","id":"ref31"},{"order":"32","text":"Rim, K. et al. 2002 Symp. on VLSI Tech, pp. 98-99, June 2002","title":"Symp. on VLSI Tech","context":[{"sec":"sec3e","text":" Also in 2002, Rim [32] further expanded on the Welser and Hoyt work by quantifying and controlling the lower \\$V_{T}\\$ associated with short channel strained NMOS.","part":"1"}],"refType":"biblio","id":"ref32"},{"order":"33","text":"Ito, S. et al. IEDM Tech. Dig., pp. 247-250, Dec. 2000","title":"IEDM Tech. Dig","context":[{"sec":"sec3e","text":"In 2000, Ito explored a different approach to strain engineering in CMOS [33].","part":"1"}],"refType":"biblio","id":"ref33"},{"order":"34","text":"Pidin, S. et al. IEDM Tech. Dig., pp. 213-216, Dec. 2004","title":"IEDM Tech. Dig","context":[{"sec":"sec3e","text":" Pidin expanded on this concept in 2004 [34], by demonstrating simultaneous NMOS and PMOS CESL.","part":"1"}],"refType":"biblio","id":"ref34"},{"order":"35","text":"Mayuzumi, S. et al. IEDM Tech. Dig., pp. 293-296, Dec. 2007.","title":"IEDM Tech. Dig","context":[{"sec":"sec3e","text":" Mayuzumi extended this to HiK-MG processes in 2007 [35], by illustrating that strain improvement was possible even with dual-cut CESL stressors.","part":"1"}],"refType":"biblio","id":"ref35"},{"order":"36","text":"Ghani, T. et al. IEDM Tech. Dig., pp. 978-980, Dec. 2003","title":"IEDM Tech. Dig","context":[{"sec":"sec3e","text":" Ghani expanded on this work in 2003 [36], and Chidambaram in 2004 [37].","part":"1"}],"refType":"biblio","id":"ref36"},{"order":"37","text":"Chidambaram, et al. Symp. on VLSI Tech, pp. 48-49, June 2004","title":"Symp. on VLSI Tech","context":[{"sec":"sec3e","text":" Ghani expanded on this work in 2003 [36], and Chidambaram in 2004 [37].","part":"1"}],"refType":"biblio","id":"ref37"},{"order":"38","text":"Lee, W.-H. et al. IEDM Tech. Dig., pp. 61-64, Dec. 2005","title":"IEDM Tech. Dig","context":[{"sec":"sec3e","text":" This elegant technique caught on quickly and by 2005 many researchers were exploring this with representative examples including Lee with e-SiGE with SOI [38], Ohta illustrating the impact of e-SiGe profile engineering [39], and Zhang demonstrating e-SiGe on thin body SOI [40].","part":"1"}],"refType":"biblio","id":"ref38"},{"order":"39","text":"Ohta, H. et al. IEDM Tech. Dig., pp. 247-250, Dec. 2005","title":"IEDM Tech. Dig","context":[{"sec":"sec3e","text":" This elegant technique caught on quickly and by 2005 many researchers were exploring this with representative examples including Lee with e-SiGE with SOI [38], Ohta illustrating the impact of e-SiGe profile engineering [39], and Zhang demonstrating e-SiGe on thin body SOI [40].","part":"1"}],"refType":"biblio","id":"ref39"},{"order":"40","text":"Zhang, D. et al. Symp. on VLSI Tech, pp. 26-27, June 2005","title":"Symp. on VLSI Tech","context":[{"sec":"sec3e","text":" This elegant technique caught on quickly and by 2005 many researchers were exploring this with representative examples including Lee with e-SiGE with SOI [38], Ohta illustrating the impact of e-SiGe profile engineering [39], and Zhang demonstrating e-SiGe on thin body SOI [40].","part":"1"}],"refType":"biblio","id":"ref40"},{"order":"41","text":"Wang, J. et al. Symp. on VLSI Tech, pp. 46-47, June 2007","title":"Symp. on VLSI Tech","context":[{"sec":"sec3e","text":" As an additional enhancement, Wang in 2007 [41] and Auth in 2008 [23] demonstrated that HiK-MG in a replacement gate flow enabled additional PMOS strain enhancement as a consequence of first straining the PMOS with e-SiGe and then removing the gate.","part":"1"}],"links":{"documentLink":"/document/4339721","pdfSize":"6010KB"},"refType":"biblio","id":"ref41"},{"order":"42","text":"Ota, K. et al. IEDM Tech. Dig., pp. 27-30, Dec. 2002","title":"IEDM Tech. Dig","context":[{"sec":"sec3e","text":" Ota in 2002 [42] first demonstrated the stress memorization technique (SMT) with Chen in 2004 [43] reporting the first large enhancements.","part":"1"}],"refType":"biblio","id":"ref42"},{"order":"43","text":"Chen, C.H et al. Symp. on VLSI Tech, pp. 56-57, June 2004","title":"Symp. on VLSI Tech","context":[{"sec":"sec3e","text":" Ota in 2002 [42] first demonstrated the stress memorization technique (SMT) with Chen in 2004 [43] reporting the first large enhancements.","part":"1"}],"refType":"biblio","id":"ref43"},{"order":"44","text":"Wei, A. et al. IEEE Symp. on VLSI Tech; pp. 216-217, June 2007","title":"IEEE Symp. on VLSI Tech","context":[{"sec":"sec3e","text":" More recently, Wei in 2007 [44] demonstrated that the process can be repeated multiple times for additional enhancement and Kubicek in 2008 [45] demonstrated SMT on HiK-MG.","part":"1"}],"links":{"documentLink":"/document/4339698","pdfSize":"784KB"},"refType":"biblio","id":"ref44"},{"order":"45","text":"Kubicek, S. et al. IEEE Symp. on VLSI Tech; pp. 130-131, June 2007","title":"IEEE Symp. on VLSI Tech","context":[{"sec":"sec3e","text":" More recently, Wei in 2007 [44] demonstrated that the process can be repeated multiple times for additional enhancement and Kubicek in 2008 [45] demonstrated SMT on HiK-MG.","part":"1"}],"refType":"biblio","id":"ref45"},{"order":"46","text":"Ang, K.W. et al. IEDM Tech. Dig., pp. 1069-1071, Dec. 2004","title":"IEDM Tech. Dig","context":[{"sec":"sec3e","text":" Ang in 2004 [46] first reported SiC enhancement of NMOS.","part":"1"}],"refType":"biblio","id":"ref46"},{"order":"47","text":"Liu, Y. et al. Symp. on VLSI Tech, pp. 44-45, June 2007","title":"Symp. on VLSI Tech","context":[{"sec":"sec3e","text":" Liu in 2007 [47], demonstrated SiC enhancement with implant plus SPE technique.","part":"1"}],"links":{"documentLink":"/document/4339720","pdfSize":"453KB"},"refType":"biblio","id":"ref47"},{"order":"48","text":"Ren, Z. et al. Symp. on VLSI Tech; pp. 172-173, June 2008","title":"Symp. on VLSI Tech","context":[{"sec":"sec3e","text":" Ren in 2008 [48], demonstrated SiC enhancement from in-situ epi plus P-SiC.","part":"1"}],"refType":"biblio","id":"ref48"},{"order":"49","text":"Kang, C.Y. et al. Symp. on VLSI Tech, pp. 885-888, Dec. 2006","title":"Symp. on VLSI Tech","context":[{"sec":"sec3e","text":" Kang in 2006 [49] first reported enhancement from gate metal stress.","part":"1"}],"refType":"biblio","id":"ref49"}],"articleNumber":"5091124","formulaStrippedArticleTitle":"Moore's Law Past 32nm: Future Challenges in Device Scaling","issueLink":"/xpl/tocresult.jsp?isnumber=null","publisher":"IEEE","isDynamicHtml":true,"htmlAbstractLink":"/document/5091124/","xploreDocumentType":"Conference Publication","isConference":true,"isStaticHtml":true,"htmlLink":"/document/5091124/","displayDocTitle":"Moore's Law Past 32nm: Future Challenges in Device Scaling","articleId":"5091124","openAccessFlag":"F","title":"Moore's Law Past 32nm: Future Challenges in Device Scaling","contentTypeDisplay":"Conferences","mlTime":"PT0.598073S","lastupdate":"2021-11-07","contentType":"conferences","definitions":"false","publicationNumber":"5091069"}]