# compile vhdl design source files
vhdl xil_defaultlib  "../../../DECODER_BDF.srcs/sources_1/new/DECODER_BDF.vhd"
vhdl xil_defaultlib  "../../../DECODER_BDF.srcs/sim_1/new/DECODER_BDF_TBW.vhd"

# Do not sort compile order
nosort
