/*
** ###################################################################
**     Processors:          MIMX8MD6CVAHZ_ca53
**                          MIMX8MD6CVAHZ_cm4
**                          MIMX8MD6DVAJZ_ca53
**                          MIMX8MD6DVAJZ_cm4
**                          MIMX8MD7CVAHZ_ca53
**                          MIMX8MD7CVAHZ_cm4
**                          MIMX8MD7DVAJZ_ca53
**                          MIMX8MD7DVAJZ_cm4
**                          MIMX8MQ5CVAHZ_ca53
**                          MIMX8MQ5CVAHZ_cm4
**                          MIMX8MQ5DVAJZ_ca53
**                          MIMX8MQ5DVAJZ_cm4
**                          MIMX8MQ6CVAHZ_ca53
**                          MIMX8MQ6CVAHZ_cm4
**                          MIMX8MQ6DVAJZ_ca53
**                          MIMX8MQ6DVAJZ_cm4
**                          MIMX8MQ7CVAHZ_ca53
**                          MIMX8MQ7CVAHZ_cm4
**                          MIMX8MQ7DVAJZ_ca53
**                          MIMX8MQ7DVAJZ_cm4
**
**     Version:             rev. 5.0, 2024-10-29
**     Build:               b250521
**
**     Abstract:
**         CMSIS Peripheral Access Layer for DEC400D
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2017-01-10)
**         Initial version.
**     - rev. 2.0 (2017-04-27)
**         Rev.B Header EAR1
**     - rev. 3.0 (2017-07-19)
**         Rev.C Header EAR2
**     - rev. 4.0 (2018-01-26)
**         Rev.D Header RFP
**     - rev. 5.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_DEC400D.h
 * @version 5.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for DEC400D
 *
 * CMSIS Peripheral Access Layer for DEC400D
 */

#if !defined(PERI_DEC400D_H_)
#define PERI_DEC400D_H_                          /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX8MD6CVAHZ_ca53) || defined(CPU_MIMX8MD6DVAJZ_ca53))
#include "MIMX8MD6_ca53_COMMON.h"
#elif (defined(CPU_MIMX8MD6CVAHZ_cm4) || defined(CPU_MIMX8MD6DVAJZ_cm4))
#include "MIMX8MD6_cm4_COMMON.h"
#elif (defined(CPU_MIMX8MD7CVAHZ_ca53) || defined(CPU_MIMX8MD7DVAJZ_ca53))
#include "MIMX8MD7_ca53_COMMON.h"
#elif (defined(CPU_MIMX8MD7CVAHZ_cm4) || defined(CPU_MIMX8MD7DVAJZ_cm4))
#include "MIMX8MD7_cm4_COMMON.h"
#elif (defined(CPU_MIMX8MQ5CVAHZ_ca53) || defined(CPU_MIMX8MQ5DVAJZ_ca53))
#include "MIMX8MQ5_ca53_COMMON.h"
#elif (defined(CPU_MIMX8MQ5CVAHZ_cm4) || defined(CPU_MIMX8MQ5DVAJZ_cm4))
#include "MIMX8MQ5_cm4_COMMON.h"
#elif (defined(CPU_MIMX8MQ6CVAHZ_ca53) || defined(CPU_MIMX8MQ6DVAJZ_ca53))
#include "MIMX8MQ6_ca53_COMMON.h"
#elif (defined(CPU_MIMX8MQ6CVAHZ_cm4) || defined(CPU_MIMX8MQ6DVAJZ_cm4))
#include "MIMX8MQ6_cm4_COMMON.h"
#elif (defined(CPU_MIMX8MQ7CVAHZ_ca53) || defined(CPU_MIMX8MQ7DVAJZ_ca53))
#include "MIMX8MQ7_ca53_COMMON.h"
#elif (defined(CPU_MIMX8MQ7CVAHZ_cm4) || defined(CPU_MIMX8MQ7DVAJZ_cm4))
#include "MIMX8MQ7_cm4_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- DEC400D Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup DEC400D_Peripheral_Access_Layer DEC400D Peripheral Access Layer
 * @{
 */

/** DEC400D - Size of Registers Arrays */
#define DEC400D_GCREGAHBDECREADCONFIG_COUNT       32u
#define DEC400D_GCREGAHBDECREADBUFFERBASE_COUNT   32u
#define DEC400D_GCREGAHBDECREADCACHEBASE_COUNT    32u
#define DEC400D_GCREGAHBDECREADEXCONFIG_COUNT     32u
#define DEC400D_GCREGAHBDECREADSTRIDE_COUNT       32u
#define DEC400D_GCREGAHBDECREADBUFFEREND_COUNT    32u

/** DEC400D - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[36];
  __I  uint32_t GCCHIPREV;                         /**< Revision ID, offset: 0x24 */
  __I  uint32_t GCCHIPDATE;                        /**< Release Date, offset: 0x28 */
       uint8_t RESERVED_1[108];
  __I  uint32_t GCREGHICHIPPATCHREV;               /**< Patch Revision, offset: 0x98 */
       uint8_t RESERVED_2[12];
  __I  uint32_t GCPRODUCTID;                       /**< Product ID, offset: 0xA8 */
       uint8_t RESERVED_3[1876];
  __IO uint32_t GCREGAHBDECREADCONFIG[DEC400D_GCREGAHBDECREADCONFIG_COUNT]; /**< Decode Read Configuration, array offset: 0x800, array step: 0x4 */
       uint8_t RESERVED_4[128];
  __IO uint32_t GCREGAHBDECREADBUFFERBASE[DEC400D_GCREGAHBDECREADBUFFERBASE_COUNT]; /**< Decode Read Buffer Base, array offset: 0x900, array step: 0x4 */
  __IO uint32_t GCREGAHBDECREADCACHEBASE[DEC400D_GCREGAHBDECREADCACHEBASE_COUNT]; /**< Decode Read Cache Base, array offset: 0x980, array step: 0x4 */
       uint8_t RESERVED_5[256];
  __IO uint32_t GCREGAHBDECCONTROL;                /**< Dec400D Control, offset: 0xB00 */
  __I  uint32_t GCREGAHBDECINTRACKNOWLEDGE;        /**< Interrupt Acknowledge, offset: 0xB04 */
  __IO uint32_t GCREGAHBDECINTRENBL;               /**< Interrupt Enable, offset: 0xB08 */
  __I  uint32_t GCREGAHBDECTILESTATUSDEBUG;        /**< Tile Status Module Debug, offset: 0xB0C */
       uint8_t RESERVED_6[4];
  __I  uint32_t GCREGAHBDECDECODERDEBUG;           /**< Decompression Module Debug, offset: 0xB14 */
  __I  uint32_t GCREGAHBDECTOTALREADSIN;           /**< Total Reads In, offset: 0xB18 */
       uint8_t RESERVED_7[4];
  __I  uint32_t GCREGAHBDECTOTALREADBURSTSIN;      /**< Total Read Data Count, offset: 0xB20 */
       uint8_t RESERVED_8[4];
  __I  uint32_t GCREGAHBDECTOTALREADREQIN;         /**< Total Read Request In, offset: 0xB28 */
       uint8_t RESERVED_9[4];
  __I  uint32_t GCREGAHBDECTOTALREADLASTSIN;       /**< Total Input Read Last Number, offset: 0xB30 */
       uint8_t RESERVED_10[4];
  __I  uint32_t GCREGAHBDECTOTALREADSOUT;          /**< Total Reads Out, offset: 0xB38 */
       uint8_t RESERVED_11[4];
  __I  uint32_t GCREGAHBDECTOTALREADBURSTSOUT;     /**< Total Read Bursts Out, offset: 0xB40 */
       uint8_t RESERVED_12[4];
  __I  uint32_t GCREGAHBDECTOTALREADREQOUT;        /**< Total Read Request Out, offset: 0xB48 */
       uint8_t RESERVED_13[4];
  __I  uint32_t GCREGAHBDECTOTALREADLASTSOUT;      /**< Total Read Last Out, offset: 0xB50 */
       uint8_t RESERVED_14[4];
  __I  uint32_t GCREGAHBDECDEBUG0;                 /**< Debug Register 0, offset: 0xB58 */
  __I  uint32_t GCREGAHBDECDEBUG1;                 /**< Debug Register 1, offset: 0xB5C */
  __I  uint32_t GCREGAHBDECDEBUG2;                 /**< Debug register 2, offset: 0xB60 */
  __I  uint32_t GCREGAHBDECDEBUG3;                 /**< Debug Register 3, offset: 0xB64 */
  __IO uint32_t GCREGAHBDECCONTROLEX;              /**< GCREGAHBDECCONTROLEX, offset: 0xB68 */
  __IO uint32_t GCREGAHBDECSTATECOMMIT;            /**< GCREGAHBDECSTATECOMMIT, offset: 0xB6C */
  __I  uint32_t GCREGAHBDECSTATELOCK;              /**< GCREGAHBDECSTATELOCK, offset: 0xB70 */
       uint8_t RESERVED_15[140];
  __IO uint32_t GCREGAHBDECREADEXCONFIG[DEC400D_GCREGAHBDECREADEXCONFIG_COUNT]; /**< Decode Read Extra Configuration, array offset: 0xC00, array step: 0x4 */
  __IO uint32_t GCREGAHBDECREADSTRIDE[DEC400D_GCREGAHBDECREADSTRIDE_COUNT]; /**< Decoder Read Stride, array offset: 0xC80, array step: 0x4 */
       uint8_t RESERVED_16[256];
  __IO uint32_t GCREGAHBDECREADBUFFEREND[DEC400D_GCREGAHBDECREADBUFFEREND_COUNT]; /**< Decoder Read Buffer End, array offset: 0xE00, array step: 0x4 */
} DEC400D_Type;

/* ----------------------------------------------------------------------------
   -- DEC400D Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup DEC400D_Register_Masks DEC400D Register Masks
 * @{
 */

/*! @name GCCHIPREV - Revision ID */
/*! @{ */

#define DEC400D_GCCHIPREV_GCCHIPREV_MASK         (0xFFFFFFFFU)
#define DEC400D_GCCHIPREV_GCCHIPREV_SHIFT        (0U)
/*! GCCHIPREV - Revision ID */
#define DEC400D_GCCHIPREV_GCCHIPREV(x)           (((uint32_t)(((uint32_t)(x)) << DEC400D_GCCHIPREV_GCCHIPREV_SHIFT)) & DEC400D_GCCHIPREV_GCCHIPREV_MASK)
/*! @} */

/*! @name GCCHIPDATE - Release Date */
/*! @{ */

#define DEC400D_GCCHIPDATE_GCCHIPDATE_MASK       (0xFFFFFFFFU)
#define DEC400D_GCCHIPDATE_GCCHIPDATE_SHIFT      (0U)
/*! GCCHIPDATE - Date */
#define DEC400D_GCCHIPDATE_GCCHIPDATE(x)         (((uint32_t)(((uint32_t)(x)) << DEC400D_GCCHIPDATE_GCCHIPDATE_SHIFT)) & DEC400D_GCCHIPDATE_GCCHIPDATE_MASK)
/*! @} */

/*! @name GCREGHICHIPPATCHREV - Patch Revision */
/*! @{ */

#define DEC400D_GCREGHICHIPPATCHREV_GCREGHICHIPPATCHREV_MASK (0xFFFFFFFFU)
#define DEC400D_GCREGHICHIPPATCHREV_GCREGHICHIPPATCHREV_SHIFT (0U)
/*! GCREGHICHIPPATCHREV - Product ID */
#define DEC400D_GCREGHICHIPPATCHREV_GCREGHICHIPPATCHREV(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGHICHIPPATCHREV_GCREGHICHIPPATCHREV_SHIFT)) & DEC400D_GCREGHICHIPPATCHREV_GCREGHICHIPPATCHREV_MASK)
/*! @} */

/*! @name GCPRODUCTID - Product ID */
/*! @{ */

#define DEC400D_GCPRODUCTID_GCPRODUCTID_MASK     (0xFFFFFFFFU)
#define DEC400D_GCPRODUCTID_GCPRODUCTID_SHIFT    (0U)
/*! GCPRODUCTID - Product ID */
#define DEC400D_GCPRODUCTID_GCPRODUCTID(x)       (((uint32_t)(((uint32_t)(x)) << DEC400D_GCPRODUCTID_GCPRODUCTID_SHIFT)) & DEC400D_GCPRODUCTID_GCPRODUCTID_MASK)
/*! @} */

/*! @name GCREGAHBDECREADCONFIG - Decode Read Configuration */
/*! @{ */

#define DEC400D_GCREGAHBDECREADCONFIG_COMPRESSION_ENABLE_MASK (0x1U)
#define DEC400D_GCREGAHBDECREADCONFIG_COMPRESSION_ENABLE_SHIFT (0U)
/*! COMPRESSION_ENABLE - Compression Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define DEC400D_GCREGAHBDECREADCONFIG_COMPRESSION_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECREADCONFIG_COMPRESSION_ENABLE_SHIFT)) & DEC400D_GCREGAHBDECREADCONFIG_COMPRESSION_ENABLE_MASK)

#define DEC400D_GCREGAHBDECREADCONFIG_COMPRESSION_FORMAT_MASK (0xF8U)
#define DEC400D_GCREGAHBDECREADCONFIG_COMPRESSION_FORMAT_SHIFT (3U)
/*! COMPRESSION_FORMAT - Compression Format
 *  0b00000..ARGB8
 */
#define DEC400D_GCREGAHBDECREADCONFIG_COMPRESSION_FORMAT(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECREADCONFIG_COMPRESSION_FORMAT_SHIFT)) & DEC400D_GCREGAHBDECREADCONFIG_COMPRESSION_FORMAT_MASK)

#define DEC400D_GCREGAHBDECREADCONFIG_COMPRESSION_ALIGN_MODE_MASK (0x30000U)
#define DEC400D_GCREGAHBDECREADCONFIG_COMPRESSION_ALIGN_MODE_SHIFT (16U)
/*! COMPRESSION_ALIGN_MODE - Compression Align Mode
 *  0b00..ALIGN1_BYTE
 *  0b01..ALIGN16_BYTE
 *  0b10..ALIGN32_BYTE
 *  0b11..ALIGN64_BYTE
 */
#define DEC400D_GCREGAHBDECREADCONFIG_COMPRESSION_ALIGN_MODE(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECREADCONFIG_COMPRESSION_ALIGN_MODE_SHIFT)) & DEC400D_GCREGAHBDECREADCONFIG_COMPRESSION_ALIGN_MODE_MASK)

#define DEC400D_GCREGAHBDECREADCONFIG_TILE_ALIGN_MODE_MASK (0x1C00000U)
#define DEC400D_GCREGAHBDECREADCONFIG_TILE_ALIGN_MODE_SHIFT (22U)
/*! TILE_ALIGN_MODE - Tile Align Mode
 *  0b000..TILE1_ALIGN
 *  0b001..TILE2_ALIGN
 *  0b010..TILE4_ALIGN
 *  0b011..CBSR_ALIGN
 */
#define DEC400D_GCREGAHBDECREADCONFIG_TILE_ALIGN_MODE(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECREADCONFIG_TILE_ALIGN_MODE_SHIFT)) & DEC400D_GCREGAHBDECREADCONFIG_TILE_ALIGN_MODE_MASK)

#define DEC400D_GCREGAHBDECREADCONFIG_TILE_MODE_MASK (0x3E000000U)
#define DEC400D_GCREGAHBDECREADCONFIG_TILE_MODE_SHIFT (25U)
/*! TILE_MODE - Tile Mode
 *  0b00000..TILE8X8_XMAJOR
 *  0b00001..TILE8X8_YMAJOR
 *  0b00010..TILE16X4
 *  0b00011..TILE8X4
 *  0b00100..TILE4X8
 *  0b00101..TILE4X4
 *  0b00110..RASTER16X4
 *  0b00111..TILE64X4
 *  0b01000..TILE32X4
 *  0b01001..RASTER256X1
 *  0b01010..RASTER128X1
 *  0b01011..RASTER64X4
 *  0b01100..RASTER256X2
 *  0b01101..RASTER128X2
 *  0b01110..RASTER128X4
 *  0b01111..RASTER64X1
 */
#define DEC400D_GCREGAHBDECREADCONFIG_TILE_MODE(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECREADCONFIG_TILE_MODE_SHIFT)) & DEC400D_GCREGAHBDECREADCONFIG_TILE_MODE_MASK)
/*! @} */

/*! @name GCREGAHBDECREADBUFFERBASE - Decode Read Buffer Base */
/*! @{ */

#define DEC400D_GCREGAHBDECREADBUFFERBASE_BUFFER_ADDRESS_MASK (0xFFFFFFFFU)
#define DEC400D_GCREGAHBDECREADBUFFERBASE_BUFFER_ADDRESS_SHIFT (0U)
/*! BUFFER_ADDRESS - Base address for pixel buffer for read ID. */
#define DEC400D_GCREGAHBDECREADBUFFERBASE_BUFFER_ADDRESS(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECREADBUFFERBASE_BUFFER_ADDRESS_SHIFT)) & DEC400D_GCREGAHBDECREADBUFFERBASE_BUFFER_ADDRESS_MASK)
/*! @} */

/*! @name GCREGAHBDECREADCACHEBASE - Decode Read Cache Base */
/*! @{ */

#define DEC400D_GCREGAHBDECREADCACHEBASE_CACHE_ADDRESS_MASK (0xFFFFFFFFU)
#define DEC400D_GCREGAHBDECREADCACHEBASE_CACHE_ADDRESS_SHIFT (0U)
/*! CACHE_ADDRESS - Base address for tile status buffer for read ID. */
#define DEC400D_GCREGAHBDECREADCACHEBASE_CACHE_ADDRESS(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECREADCACHEBASE_CACHE_ADDRESS_SHIFT)) & DEC400D_GCREGAHBDECREADCACHEBASE_CACHE_ADDRESS_MASK)
/*! @} */

/*! @name GCREGAHBDECCONTROL - Dec400D Control */
/*! @{ */

#define DEC400D_GCREGAHBDECCONTROL_FLUSH_MASK    (0x1U)
#define DEC400D_GCREGAHBDECCONTROL_FLUSH_SHIFT   (0U)
/*! FLUSH - Flush tile status cache.
 *  0b0..Disable
 *  0b1..Enable
 */
#define DEC400D_GCREGAHBDECCONTROL_FLUSH(x)      (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECCONTROL_FLUSH_SHIFT)) & DEC400D_GCREGAHBDECCONTROL_FLUSH_MASK)

#define DEC400D_GCREGAHBDECCONTROL_DISABLE_COMPRESSION_MASK (0x2U)
#define DEC400D_GCREGAHBDECCONTROL_DISABLE_COMPRESSION_SHIFT (1U)
/*! DISABLE_COMPRESSION - Bypass compression for all streams.
 *  0b0..Disable
 *  0b1..Enable
 */
#define DEC400D_GCREGAHBDECCONTROL_DISABLE_COMPRESSION(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECCONTROL_DISABLE_COMPRESSION_SHIFT)) & DEC400D_GCREGAHBDECCONTROL_DISABLE_COMPRESSION_MASK)

#define DEC400D_GCREGAHBDECCONTROL_DISABLE_RAM_CLOCK_GATING_MASK (0x4U)
#define DEC400D_GCREGAHBDECCONTROL_DISABLE_RAM_CLOCK_GATING_SHIFT (2U)
/*! DISABLE_RAM_CLOCK_GATING - Disable clock gating for RAMs.
 *  0b0..Disable
 *  0b1..Enable
 */
#define DEC400D_GCREGAHBDECCONTROL_DISABLE_RAM_CLOCK_GATING(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECCONTROL_DISABLE_RAM_CLOCK_GATING_SHIFT)) & DEC400D_GCREGAHBDECCONTROL_DISABLE_RAM_CLOCK_GATING_MASK)

#define DEC400D_GCREGAHBDECCONTROL_DISABLE_DEBUG_REGISTERS_MASK (0x8U)
#define DEC400D_GCREGAHBDECCONTROL_DISABLE_DEBUG_REGISTERS_SHIFT (3U)
/*! DISABLE_DEBUG_REGISTERS - Disable debug registers.
 *  0b0..Disable
 *  0b1..Enable
 */
#define DEC400D_GCREGAHBDECCONTROL_DISABLE_DEBUG_REGISTERS(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECCONTROL_DISABLE_DEBUG_REGISTERS_SHIFT)) & DEC400D_GCREGAHBDECCONTROL_DISABLE_DEBUG_REGISTERS_MASK)

#define DEC400D_GCREGAHBDECCONTROL_SOFT_RESET_MASK (0x10U)
#define DEC400D_GCREGAHBDECCONTROL_SOFT_RESET_SHIFT (4U)
/*! SOFT_RESET - Soft reset the Dec400D.
 *  0b0..Disable
 *  0b1..Enable
 */
#define DEC400D_GCREGAHBDECCONTROL_SOFT_RESET(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECCONTROL_SOFT_RESET_SHIFT)) & DEC400D_GCREGAHBDECCONTROL_SOFT_RESET_MASK)

#define DEC400D_GCREGAHBDECCONTROL_TILE_STATUS_READ_ID_MASK (0x7C0U)
#define DEC400D_GCREGAHBDECCONTROL_TILE_STATUS_READ_ID_SHIFT (6U)
/*! TILE_STATUS_READ_ID - Tile status cache's AXI read ID. */
#define DEC400D_GCREGAHBDECCONTROL_TILE_STATUS_READ_ID(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECCONTROL_TILE_STATUS_READ_ID_SHIFT)) & DEC400D_GCREGAHBDECCONTROL_TILE_STATUS_READ_ID_MASK)

#define DEC400D_GCREGAHBDECCONTROL_DISABLE_HW_FLUSH_MASK (0x10000U)
#define DEC400D_GCREGAHBDECCONTROL_DISABLE_HW_FLUSH_SHIFT (16U)
/*! DISABLE_HW_FLUSH - Tile status cache flush through frame end pin is disabled.
 *  0b0..Disable
 *  0b1..Enable
 */
#define DEC400D_GCREGAHBDECCONTROL_DISABLE_HW_FLUSH(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECCONTROL_DISABLE_HW_FLUSH_SHIFT)) & DEC400D_GCREGAHBDECCONTROL_DISABLE_HW_FLUSH_MASK)

#define DEC400D_GCREGAHBDECCONTROL_CLK_DIS_MASK  (0x20000U)
#define DEC400D_GCREGAHBDECCONTROL_CLK_DIS_SHIFT (17U)
/*! CLK_DIS - Disable clock.
 *  0b0..Disable
 *  0b1..Enable
 */
#define DEC400D_GCREGAHBDECCONTROL_CLK_DIS(x)    (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECCONTROL_CLK_DIS_SHIFT)) & DEC400D_GCREGAHBDECCONTROL_CLK_DIS_MASK)

#define DEC400D_GCREGAHBDECCONTROL_SW_FLUSH_ID_MASK (0xFC0000U)
#define DEC400D_GCREGAHBDECCONTROL_SW_FLUSH_ID_SHIFT (18U)
/*! SW_FLUSH_ID - ID of tile status flush. */
#define DEC400D_GCREGAHBDECCONTROL_SW_FLUSH_ID(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECCONTROL_SW_FLUSH_ID_SHIFT)) & DEC400D_GCREGAHBDECCONTROL_SW_FLUSH_ID_MASK)

#define DEC400D_GCREGAHBDECCONTROL_DISABLE_MODULE_CLOCK_GATING_MASK (0x40000000U)
#define DEC400D_GCREGAHBDECCONTROL_DISABLE_MODULE_CLOCK_GATING_SHIFT (30U)
/*! DISABLE_MODULE_CLOCK_GATING - Disable clock gating for sub modules
 *  0b0..Disable
 *  0b1..Enable
 */
#define DEC400D_GCREGAHBDECCONTROL_DISABLE_MODULE_CLOCK_GATING(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECCONTROL_DISABLE_MODULE_CLOCK_GATING_SHIFT)) & DEC400D_GCREGAHBDECCONTROL_DISABLE_MODULE_CLOCK_GATING_MASK)
/*! @} */

/*! @name GCREGAHBDECINTRACKNOWLEDGE - Interrupt Acknowledge */
/*! @{ */

#define DEC400D_GCREGAHBDECINTRACKNOWLEDGE_INTR_VEC_MASK (0xFFFFFFFFU)
#define DEC400D_GCREGAHBDECINTRACKNOWLEDGE_INTR_VEC_SHIFT (0U)
/*! INTR_VEC - Interrupt vector */
#define DEC400D_GCREGAHBDECINTRACKNOWLEDGE_INTR_VEC(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECINTRACKNOWLEDGE_INTR_VEC_SHIFT)) & DEC400D_GCREGAHBDECINTRACKNOWLEDGE_INTR_VEC_MASK)
/*! @} */

/*! @name GCREGAHBDECINTRENBL - Interrupt Enable */
/*! @{ */

#define DEC400D_GCREGAHBDECINTRENBL_INTR_ENBL_VEC_MASK (0xFFFFFFFFU)
#define DEC400D_GCREGAHBDECINTRENBL_INTR_ENBL_VEC_SHIFT (0U)
/*! INTR_ENBL_VEC - Interrupt enable vector */
#define DEC400D_GCREGAHBDECINTRENBL_INTR_ENBL_VEC(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECINTRENBL_INTR_ENBL_VEC_SHIFT)) & DEC400D_GCREGAHBDECINTRENBL_INTR_ENBL_VEC_MASK)
/*! @} */

/*! @name GCREGAHBDECTILESTATUSDEBUG - Tile Status Module Debug */
/*! @{ */

#define DEC400D_GCREGAHBDECTILESTATUSDEBUG_TILE_DEBUG_MASK (0xFFFFFFFFU)
#define DEC400D_GCREGAHBDECTILESTATUSDEBUG_TILE_DEBUG_SHIFT (0U)
/*! TILE_DEBUG - Debug */
#define DEC400D_GCREGAHBDECTILESTATUSDEBUG_TILE_DEBUG(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECTILESTATUSDEBUG_TILE_DEBUG_SHIFT)) & DEC400D_GCREGAHBDECTILESTATUSDEBUG_TILE_DEBUG_MASK)
/*! @} */

/*! @name GCREGAHBDECDECODERDEBUG - Decompression Module Debug */
/*! @{ */

#define DEC400D_GCREGAHBDECDECODERDEBUG_DEC_DEBUG_MASK (0xFFFFFFFFU)
#define DEC400D_GCREGAHBDECDECODERDEBUG_DEC_DEBUG_SHIFT (0U)
/*! DEC_DEBUG - Debug */
#define DEC400D_GCREGAHBDECDECODERDEBUG_DEC_DEBUG(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECDECODERDEBUG_DEC_DEBUG_SHIFT)) & DEC400D_GCREGAHBDECDECODERDEBUG_DEC_DEBUG_MASK)
/*! @} */

/*! @name GCREGAHBDECTOTALREADSIN - Total Reads In */
/*! @{ */

#define DEC400D_GCREGAHBDECTOTALREADSIN_RDIN_COUNT_MASK (0xFFFFFFFFU)
#define DEC400D_GCREGAHBDECTOTALREADSIN_RDIN_COUNT_SHIFT (0U)
/*! RDIN_COUNT - Count */
#define DEC400D_GCREGAHBDECTOTALREADSIN_RDIN_COUNT(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECTOTALREADSIN_RDIN_COUNT_SHIFT)) & DEC400D_GCREGAHBDECTOTALREADSIN_RDIN_COUNT_MASK)
/*! @} */

/*! @name GCREGAHBDECTOTALREADBURSTSIN - Total Read Data Count */
/*! @{ */

#define DEC400D_GCREGAHBDECTOTALREADBURSTSIN_RDIN_BURST_COUNT_MASK (0xFFFFFFFFU)
#define DEC400D_GCREGAHBDECTOTALREADBURSTSIN_RDIN_BURST_COUNT_SHIFT (0U)
/*! RDIN_BURST_COUNT - Count */
#define DEC400D_GCREGAHBDECTOTALREADBURSTSIN_RDIN_BURST_COUNT(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECTOTALREADBURSTSIN_RDIN_BURST_COUNT_SHIFT)) & DEC400D_GCREGAHBDECTOTALREADBURSTSIN_RDIN_BURST_COUNT_MASK)
/*! @} */

/*! @name GCREGAHBDECTOTALREADREQIN - Total Read Request In */
/*! @{ */

#define DEC400D_GCREGAHBDECTOTALREADREQIN_RDIN_REQ_COUNT_MASK (0xFFFFFFFFU)
#define DEC400D_GCREGAHBDECTOTALREADREQIN_RDIN_REQ_COUNT_SHIFT (0U)
/*! RDIN_REQ_COUNT - Count */
#define DEC400D_GCREGAHBDECTOTALREADREQIN_RDIN_REQ_COUNT(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECTOTALREADREQIN_RDIN_REQ_COUNT_SHIFT)) & DEC400D_GCREGAHBDECTOTALREADREQIN_RDIN_REQ_COUNT_MASK)
/*! @} */

/*! @name GCREGAHBDECTOTALREADLASTSIN - Total Input Read Last Number */
/*! @{ */

#define DEC400D_GCREGAHBDECTOTALREADLASTSIN_RDIN_LAST_COUNT_MASK (0xFFFFFFFFU)
#define DEC400D_GCREGAHBDECTOTALREADLASTSIN_RDIN_LAST_COUNT_SHIFT (0U)
/*! RDIN_LAST_COUNT - Count */
#define DEC400D_GCREGAHBDECTOTALREADLASTSIN_RDIN_LAST_COUNT(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECTOTALREADLASTSIN_RDIN_LAST_COUNT_SHIFT)) & DEC400D_GCREGAHBDECTOTALREADLASTSIN_RDIN_LAST_COUNT_MASK)
/*! @} */

/*! @name GCREGAHBDECTOTALREADSOUT - Total Reads Out */
/*! @{ */

#define DEC400D_GCREGAHBDECTOTALREADSOUT_RDOUT_COUNT_MASK (0xFFFFFFFFU)
#define DEC400D_GCREGAHBDECTOTALREADSOUT_RDOUT_COUNT_SHIFT (0U)
/*! RDOUT_COUNT - Count */
#define DEC400D_GCREGAHBDECTOTALREADSOUT_RDOUT_COUNT(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECTOTALREADSOUT_RDOUT_COUNT_SHIFT)) & DEC400D_GCREGAHBDECTOTALREADSOUT_RDOUT_COUNT_MASK)
/*! @} */

/*! @name GCREGAHBDECTOTALREADBURSTSOUT - Total Read Bursts Out */
/*! @{ */

#define DEC400D_GCREGAHBDECTOTALREADBURSTSOUT_RDOUT_BURST_COUNT_MASK (0xFFFFFFFFU)
#define DEC400D_GCREGAHBDECTOTALREADBURSTSOUT_RDOUT_BURST_COUNT_SHIFT (0U)
/*! RDOUT_BURST_COUNT - Count */
#define DEC400D_GCREGAHBDECTOTALREADBURSTSOUT_RDOUT_BURST_COUNT(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECTOTALREADBURSTSOUT_RDOUT_BURST_COUNT_SHIFT)) & DEC400D_GCREGAHBDECTOTALREADBURSTSOUT_RDOUT_BURST_COUNT_MASK)
/*! @} */

/*! @name GCREGAHBDECTOTALREADREQOUT - Total Read Request Out */
/*! @{ */

#define DEC400D_GCREGAHBDECTOTALREADREQOUT_RDOUT_REQ_COUNT_MASK (0xFFFFFFFFU)
#define DEC400D_GCREGAHBDECTOTALREADREQOUT_RDOUT_REQ_COUNT_SHIFT (0U)
/*! RDOUT_REQ_COUNT - Count */
#define DEC400D_GCREGAHBDECTOTALREADREQOUT_RDOUT_REQ_COUNT(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECTOTALREADREQOUT_RDOUT_REQ_COUNT_SHIFT)) & DEC400D_GCREGAHBDECTOTALREADREQOUT_RDOUT_REQ_COUNT_MASK)
/*! @} */

/*! @name GCREGAHBDECTOTALREADLASTSOUT - Total Read Last Out */
/*! @{ */

#define DEC400D_GCREGAHBDECTOTALREADLASTSOUT_RDOUT_LAST_COUNT_MASK (0xFFFFFFFFU)
#define DEC400D_GCREGAHBDECTOTALREADLASTSOUT_RDOUT_LAST_COUNT_SHIFT (0U)
/*! RDOUT_LAST_COUNT - Count */
#define DEC400D_GCREGAHBDECTOTALREADLASTSOUT_RDOUT_LAST_COUNT(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECTOTALREADLASTSOUT_RDOUT_LAST_COUNT_SHIFT)) & DEC400D_GCREGAHBDECTOTALREADLASTSOUT_RDOUT_LAST_COUNT_MASK)
/*! @} */

/*! @name GCREGAHBDECDEBUG0 - Debug Register 0 */
/*! @{ */

#define DEC400D_GCREGAHBDECDEBUG0_DEBUG0_MASK    (0xFFFFFFFFU)
#define DEC400D_GCREGAHBDECDEBUG0_DEBUG0_SHIFT   (0U)
/*! DEBUG0 - Debug register 0 */
#define DEC400D_GCREGAHBDECDEBUG0_DEBUG0(x)      (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECDEBUG0_DEBUG0_SHIFT)) & DEC400D_GCREGAHBDECDEBUG0_DEBUG0_MASK)
/*! @} */

/*! @name GCREGAHBDECDEBUG1 - Debug Register 1 */
/*! @{ */

#define DEC400D_GCREGAHBDECDEBUG1_DEBUG1_MASK    (0xFFFFFFFFU)
#define DEC400D_GCREGAHBDECDEBUG1_DEBUG1_SHIFT   (0U)
/*! DEBUG1 - Debug 1 */
#define DEC400D_GCREGAHBDECDEBUG1_DEBUG1(x)      (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECDEBUG1_DEBUG1_SHIFT)) & DEC400D_GCREGAHBDECDEBUG1_DEBUG1_MASK)
/*! @} */

/*! @name GCREGAHBDECDEBUG2 - Debug register 2 */
/*! @{ */

#define DEC400D_GCREGAHBDECDEBUG2_DEBUG2_MASK    (0xFFFFFFFFU)
#define DEC400D_GCREGAHBDECDEBUG2_DEBUG2_SHIFT   (0U)
/*! DEBUG2 - Debug 2 */
#define DEC400D_GCREGAHBDECDEBUG2_DEBUG2(x)      (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECDEBUG2_DEBUG2_SHIFT)) & DEC400D_GCREGAHBDECDEBUG2_DEBUG2_MASK)
/*! @} */

/*! @name GCREGAHBDECDEBUG3 - Debug Register 3 */
/*! @{ */

#define DEC400D_GCREGAHBDECDEBUG3_DEBUG3_MASK    (0xFFFFFFFFU)
#define DEC400D_GCREGAHBDECDEBUG3_DEBUG3_SHIFT   (0U)
/*! DEBUG3 - Debug 3 */
#define DEC400D_GCREGAHBDECDEBUG3_DEBUG3(x)      (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECDEBUG3_DEBUG3_SHIFT)) & DEC400D_GCREGAHBDECDEBUG3_DEBUG3_MASK)
/*! @} */

/*! @name GCREGAHBDECCONTROLEX - GCREGAHBDECCONTROLEX */
/*! @{ */

#define DEC400D_GCREGAHBDECCONTROLEX_GCREGAHBDECCONTROLEX_MASK (0xFFFFFFFFU)
#define DEC400D_GCREGAHBDECCONTROLEX_GCREGAHBDECCONTROLEX_SHIFT (0U)
/*! GCREGAHBDECCONTROLEX - GCREGAHBDECCONTROLEX */
#define DEC400D_GCREGAHBDECCONTROLEX_GCREGAHBDECCONTROLEX(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECCONTROLEX_GCREGAHBDECCONTROLEX_SHIFT)) & DEC400D_GCREGAHBDECCONTROLEX_GCREGAHBDECCONTROLEX_MASK)
/*! @} */

/*! @name GCREGAHBDECSTATECOMMIT - GCREGAHBDECSTATECOMMIT */
/*! @{ */

#define DEC400D_GCREGAHBDECSTATECOMMIT_GCREGAHBDECSTATECOMMIT_MASK (0xFFFFFFFFU)
#define DEC400D_GCREGAHBDECSTATECOMMIT_GCREGAHBDECSTATECOMMIT_SHIFT (0U)
/*! GCREGAHBDECSTATECOMMIT - GCREGAHBDECSTATECOMMIT */
#define DEC400D_GCREGAHBDECSTATECOMMIT_GCREGAHBDECSTATECOMMIT(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECSTATECOMMIT_GCREGAHBDECSTATECOMMIT_SHIFT)) & DEC400D_GCREGAHBDECSTATECOMMIT_GCREGAHBDECSTATECOMMIT_MASK)
/*! @} */

/*! @name GCREGAHBDECSTATELOCK - GCREGAHBDECSTATELOCK */
/*! @{ */

#define DEC400D_GCREGAHBDECSTATELOCK_GCREGAHBDECSTATELOCK_MASK (0xFFFFFFFFU)
#define DEC400D_GCREGAHBDECSTATELOCK_GCREGAHBDECSTATELOCK_SHIFT (0U)
/*! GCREGAHBDECSTATELOCK - GCREGAHBDECSTATELOCK */
#define DEC400D_GCREGAHBDECSTATELOCK_GCREGAHBDECSTATELOCK(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECSTATELOCK_GCREGAHBDECSTATELOCK_SHIFT)) & DEC400D_GCREGAHBDECSTATELOCK_GCREGAHBDECSTATELOCK_MASK)
/*! @} */

/*! @name GCREGAHBDECREADEXCONFIG - Decode Read Extra Configuration */
/*! @{ */

#define DEC400D_GCREGAHBDECREADEXCONFIG_CBSR_WIDTH_MASK (0xFFF8U)
#define DEC400D_GCREGAHBDECREADEXCONFIG_CBSR_WIDTH_SHIFT (3U)
/*! CBSR_WIDTH - CBSR width */
#define DEC400D_GCREGAHBDECREADEXCONFIG_CBSR_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECREADEXCONFIG_CBSR_WIDTH_SHIFT)) & DEC400D_GCREGAHBDECREADEXCONFIG_CBSR_WIDTH_MASK)

#define DEC400D_GCREGAHBDECREADEXCONFIG_BIT_DEPTH_MASK (0x70000U)
#define DEC400D_GCREGAHBDECREADEXCONFIG_BIT_DEPTH_SHIFT (16U)
/*! BIT_DEPTH - Bit depth
 *  0b000..8 bit
 *  0b001..10 bit
 *  0b010..12 bit
 *  0b011..16 bit
 */
#define DEC400D_GCREGAHBDECREADEXCONFIG_BIT_DEPTH(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECREADEXCONFIG_BIT_DEPTH_SHIFT)) & DEC400D_GCREGAHBDECREADEXCONFIG_BIT_DEPTH_MASK)

#define DEC400D_GCREGAHBDECREADEXCONFIG_TILE_Y_MASK (0x80000U)
#define DEC400D_GCREGAHBDECREADEXCONFIG_TILE_Y_SHIFT (19U)
/*! TILE_Y - Tile Y
 *  0b0..Disable
 *  0b1..Enable
 */
#define DEC400D_GCREGAHBDECREADEXCONFIG_TILE_Y(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECREADEXCONFIG_TILE_Y_SHIFT)) & DEC400D_GCREGAHBDECREADEXCONFIG_TILE_Y_MASK)

#define DEC400D_GCREGAHBDECREADEXCONFIG_STREAM_MODE_MASK (0x1F00000U)
#define DEC400D_GCREGAHBDECREADEXCONFIG_STREAM_MODE_SHIFT (20U)
/*! STREAM_MODE - Stream mode
 *  0b00000..Default
 *  0b00001..ISA_STREAM0
 *  0b00010..ISA_STREAM1
 *  0b00011..ISA_STREAM2
 *  0b00100..ISA_STREAM3
 *  0b00101..TNR_STREAM_Y
 *  0b00110..TNR_STREAM_UV
 *  0b00111..GDC_STREAM_Y
 *  0b01000..GDC_STREAM_U
 *  0b01001..GDC_STREAM_V
 *  0b01010..VPU_SRC_Y
 *  0b01011..VPR_SRC_UV
 *  0b01100..VPU_REF_Y
 *  0b01101..VPU_REF_UV
 *  0b01110..XYZ_STREAM_AY
 *  0b01111..XYZ_STREAM_AU
 *  0b10000..XYZ_STREAM_AV
 *  0b10001..XYZ_STREAM_BY
 *  0b10010..XYZ_STREAM_BU
 *  0b10011..XYZ_STREAM_BV
 */
#define DEC400D_GCREGAHBDECREADEXCONFIG_STREAM_MODE(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECREADEXCONFIG_STREAM_MODE_SHIFT)) & DEC400D_GCREGAHBDECREADEXCONFIG_STREAM_MODE_MASK)

#define DEC400D_GCREGAHBDECREADEXCONFIG_TS_CACHE_READ_MODE_MASK (0x4000000U)
#define DEC400D_GCREGAHBDECREADEXCONFIG_TS_CACHE_READ_MODE_SHIFT (26U)
/*! TS_CACHE_READ_MODE - TS cache read mode
 *  0b0..Disable
 *  0b1..Enable
 */
#define DEC400D_GCREGAHBDECREADEXCONFIG_TS_CACHE_READ_MODE(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECREADEXCONFIG_TS_CACHE_READ_MODE_SHIFT)) & DEC400D_GCREGAHBDECREADEXCONFIG_TS_CACHE_READ_MODE_MASK)

#define DEC400D_GCREGAHBDECREADEXCONFIG_PIXEL_CACHE_REPLACEMENT_MASK (0x8000000U)
#define DEC400D_GCREGAHBDECREADEXCONFIG_PIXEL_CACHE_REPLACEMENT_SHIFT (27U)
/*! PIXEL_CACHE_REPLACEMENT - Pixel cache replacement
 *  0b0..LRU
 *  0b1..FIFO
 */
#define DEC400D_GCREGAHBDECREADEXCONFIG_PIXEL_CACHE_REPLACEMENT(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECREADEXCONFIG_PIXEL_CACHE_REPLACEMENT_SHIFT)) & DEC400D_GCREGAHBDECREADEXCONFIG_PIXEL_CACHE_REPLACEMENT_MASK)

#define DEC400D_GCREGAHBDECREADEXCONFIG_INTEL_P010_MASK (0x10000000U)
#define DEC400D_GCREGAHBDECREADEXCONFIG_INTEL_P010_SHIFT (28U)
/*! INTEL_P010 - Intel's P010 format
 *  0b0..Disable
 *  0b1..Enable
 */
#define DEC400D_GCREGAHBDECREADEXCONFIG_INTEL_P010(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECREADEXCONFIG_INTEL_P010_SHIFT)) & DEC400D_GCREGAHBDECREADEXCONFIG_INTEL_P010_MASK)

#define DEC400D_GCREGAHBDECREADEXCONFIG_TS_CACHE_REPLACEMENT_MASK (0x20000000U)
#define DEC400D_GCREGAHBDECREADEXCONFIG_TS_CACHE_REPLACEMENT_SHIFT (29U)
/*! TS_CACHE_REPLACEMENT - TS cache replacement
 *  0b0..LRU
 *  0b1..FIFO
 */
#define DEC400D_GCREGAHBDECREADEXCONFIG_TS_CACHE_REPLACEMENT(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECREADEXCONFIG_TS_CACHE_REPLACEMENT_SHIFT)) & DEC400D_GCREGAHBDECREADEXCONFIG_TS_CACHE_REPLACEMENT_MASK)
/*! @} */

/*! @name GCREGAHBDECREADSTRIDE - Decoder Read Stride */
/*! @{ */

#define DEC400D_GCREGAHBDECREADSTRIDE_STRIDE_MASK (0x3FFFFU)
#define DEC400D_GCREGAHBDECREADSTRIDE_STRIDE_SHIFT (0U)
/*! STRIDE - Surface stride */
#define DEC400D_GCREGAHBDECREADSTRIDE_STRIDE(x)  (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECREADSTRIDE_STRIDE_SHIFT)) & DEC400D_GCREGAHBDECREADSTRIDE_STRIDE_MASK)
/*! @} */

/*! @name GCREGAHBDECREADBUFFEREND - Decoder Read Buffer End */
/*! @{ */

#define DEC400D_GCREGAHBDECREADBUFFEREND_RD_BUFF_END_MASK (0xFFFFFFFFU)
#define DEC400D_GCREGAHBDECREADBUFFEREND_RD_BUFF_END_SHIFT (0U)
/*! RD_BUFF_END - Address */
#define DEC400D_GCREGAHBDECREADBUFFEREND_RD_BUFF_END(x) (((uint32_t)(((uint32_t)(x)) << DEC400D_GCREGAHBDECREADBUFFEREND_RD_BUFF_END_SHIFT)) & DEC400D_GCREGAHBDECREADBUFFEREND_RD_BUFF_END_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group DEC400D_Register_Masks */


/*!
 * @}
 */ /* end of group DEC400D_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_DEC400D_H_ */

