$date
	Sun Oct 23 06:28:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#188149
b10100 !
1"
#188150
b10100 &
b10100 %
1$
#188151
0"
#188154
b1010 &
b1010 %
#188158
b101 &
b101 %
#188162
b10000 &
b10000 %
#188166
b1000 &
b1000 %
#188170
b100 &
b100 %
#188174
b10 &
b10 %
#188178
b1 &
b1 %
1#
#188182
b0 &
0#
b0 %
0$
#1261229
b11100 !
1"
#1261230
b11100 &
b11100 %
1$
#1261231
0"
#1261234
b1110 &
b1110 %
#1261238
b111 &
b111 %
#1261242
b10110 &
b10110 %
#1261246
b1011 &
b1011 %
#1261250
b100010 &
b100010 %
#1261254
b10001 &
b10001 %
#1261258
b110100 &
b110100 %
#1261262
b11010 &
b11010 %
#1261266
b1101 &
b1101 %
#1261270
b101000 &
b101000 %
#1261274
b10100 &
b10100 %
#1261278
b1010 &
b1010 %
#1261282
b101 &
b101 %
#1261286
b10000 &
b10000 %
#1261290
b1000 &
b1000 %
#1261294
b100 &
b100 %
#1261298
b10 &
b10 %
#1261302
b1 &
1#
b1 %
#1261306
b0 &
b0 %
0#
0$
#2233421
b101 !
1"
#2233422
b101 &
b101 %
1$
#2233423
0"
#2233426
b10000 &
b10000 %
#2233430
b1000 &
b1000 %
#2233434
b100 &
b100 %
#2233438
b10 &
b10 %
#2233442
b1 &
b1 %
1#
#2233446
b0 &
0#
b0 %
0$
#4500012
