###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-04.ucsd.edu)
#  Generated on:      Sat Mar 15 20:43:37 2025
#  Design:            core
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   out[118]                       (v) checked with  leading edge of 
'clk'
Beginpoint: psum_mem_instance/Q_reg_118_/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.474
= Slack Time                   -0.674
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.275
     = Beginpoint Arrival Time       1.275
     +----------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                              |             |        |       |  Time   |   Time   | 
     |------------------------------+-------------+--------+-------+---------+----------| 
     | psum_mem_instance/Q_reg_118_ | CP ^        |        |       |   1.275 |    0.601 | 
     | psum_mem_instance/Q_reg_118_ | CP ^ -> Q v | EDFQD2 | 0.198 |   1.472 |    0.798 | 
     |                              | out[118] v  |        | 0.002 |   1.474 |    0.800 | 
     +----------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   out[90]                       (v) checked with  leading edge of 
'clk'
Beginpoint: psum_mem_instance/Q_reg_90_/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.446
= Slack Time                   -0.646
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.275
     = Beginpoint Arrival Time       1.275
     +---------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                             |             |        |       |  Time   |   Time   | 
     |-----------------------------+-------------+--------+-------+---------+----------| 
     | psum_mem_instance/Q_reg_90_ | CP ^        |        |       |   1.275 |    0.629 | 
     | psum_mem_instance/Q_reg_90_ | CP ^ -> Q v | EDFQD4 | 0.168 |   1.443 |    0.797 | 
     |                             | out[90] v   |        | 0.003 |   1.446 |    0.800 | 
     +---------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   out[116]                       (v) checked with  leading edge of 
'clk'
Beginpoint: psum_mem_instance/Q_reg_116_/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.441
= Slack Time                   -0.641
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.275
     = Beginpoint Arrival Time       1.275
     +----------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                              |             |        |       |  Time   |   Time   | 
     |------------------------------+-------------+--------+-------+---------+----------| 
     | psum_mem_instance/Q_reg_116_ | CP ^        |        |       |   1.275 |    0.634 | 
     | psum_mem_instance/Q_reg_116_ | CP ^ -> Q v | EDFQD4 | 0.164 |   1.439 |    0.798 | 
     |                              | out[116] v  |        | 0.002 |   1.441 |    0.800 | 
     +----------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   out[16]                       (v) checked with  leading edge of 
'clk'
Beginpoint: psum_mem_instance/Q_reg_16_/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.344
= Slack Time                   -0.544
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.153
     = Beginpoint Arrival Time       1.153
     +---------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                             |             |        |       |  Time   |   Time   | 
     |-----------------------------+-------------+--------+-------+---------+----------| 
     | psum_mem_instance/Q_reg_16_ | CP ^        |        |       |   1.153 |    0.610 | 
     | psum_mem_instance/Q_reg_16_ | CP ^ -> Q v | EDFQD1 | 0.190 |   1.343 |    0.799 | 
     |                             | out[16] v   |        | 0.001 |   1.344 |    0.800 | 
     +---------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   out[155]                       (v) checked with  leading edge of 
'clk'
Beginpoint: psum_mem_instance/Q_reg_155_/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.340
= Slack Time                   -0.540
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.173
     = Beginpoint Arrival Time       1.173
     +----------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                              |             |        |       |  Time   |   Time   | 
     |------------------------------+-------------+--------+-------+---------+----------| 
     | psum_mem_instance/Q_reg_155_ | CP ^        |        |       |   1.173 |    0.633 | 
     | psum_mem_instance/Q_reg_155_ | CP ^ -> Q v | EDFQD1 | 0.167 |   1.340 |    0.800 | 
     |                              | out[155] v  |        | 0.000 |   1.340 |    0.800 | 
     +----------------------------------------------------------------------------------+ 

