{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718725999198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718725999205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 16:53:19 2024 " "Processing started: Tue Jun 18 16:53:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718725999205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718725999205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world " "Command: quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718725999205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718726000459 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718726000460 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nio2_sys.qsys " "Elaborating Platform Designer system entity \"nio2_sys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726010609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.16:53:34 Progress: Loading dma_test/nio2_sys.qsys " "2024.06.18.16:53:34 Progress: Loading dma_test/nio2_sys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726014509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.16:53:35 Progress: Reading input file " "2024.06.18.16:53:35 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726015230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.16:53:35 Progress: Adding clk_0 \[clock_source 18.1\] " "2024.06.18.16:53:35 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726015323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.16:53:36 Progress: Parameterizing module clk_0 " "2024.06.18.16:53:36 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726016113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.16:53:36 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2024.06.18.16:53:36 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726016115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.16:53:36 Progress: Parameterizing module cpu " "2024.06.18.16:53:36 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726016310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.16:53:36 Progress: Adding dma \[altera_avalon_dma 18.1\] " "2024.06.18.16:53:36 Progress: Adding dma \[altera_avalon_dma 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726016315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.16:53:36 Progress: Parameterizing module dma " "2024.06.18.16:53:36 Progress: Parameterizing module dma" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726016373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.16:53:36 Progress: Adding dma_access_0 \[dma_access 1.0\] " "2024.06.18.16:53:36 Progress: Adding dma_access_0 \[dma_access 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726016374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.16:53:36 Progress: Parameterizing module dma_access_0 " "2024.06.18.16:53:36 Progress: Parameterizing module dma_access_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726016774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.16:53:36 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2024.06.18.16:53:36 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726016774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.16:53:36 Progress: Parameterizing module jtag_uart " "2024.06.18.16:53:36 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726016804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.16:53:36 Progress: Adding led_pio \[altera_avalon_pio 18.1\] " "2024.06.18.16:53:36 Progress: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726016804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.16:53:36 Progress: Parameterizing module led_pio " "2024.06.18.16:53:36 Progress: Parameterizing module led_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726016823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.16:53:36 Progress: Adding nios_custom_instr_floating_point_0 \[altera_nios_custom_instr_floating_point 18.1\] " "2024.06.18.16:53:36 Progress: Adding nios_custom_instr_floating_point_0 \[altera_nios_custom_instr_floating_point 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726016824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.16:53:36 Progress: Parameterizing module nios_custom_instr_floating_point_0 " "2024.06.18.16:53:36 Progress: Parameterizing module nios_custom_instr_floating_point_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726016925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.16:53:36 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.1\] " "2024.06.18.16:53:36 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726016926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.16:53:36 Progress: Parameterizing module onchip_mem " "2024.06.18.16:53:36 Progress: Parameterizing module onchip_mem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726016944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.16:53:36 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2024.06.18.16:53:36 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726016945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.16:53:36 Progress: Parameterizing module sdram " "2024.06.18.16:53:36 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726016966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.16:53:36 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.1\] " "2024.06.18.16:53:36 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726016969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.16:53:37 Progress: Parameterizing module sys_clk_timer " "2024.06.18.16:53:37 Progress: Parameterizing module sys_clk_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726017013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.16:53:37 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\] " "2024.06.18.16:53:37 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726017014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.16:53:37 Progress: Parameterizing module sysid " "2024.06.18.16:53:37 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726017031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.16:53:37 Progress: Building connections " "2024.06.18.16:53:37 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726017031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.16:53:37 Progress: Parameterizing connections " "2024.06.18.16:53:37 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726017095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.16:53:37 Progress: Validating " "2024.06.18.16:53:37 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726017096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.06.18.16:53:38 Progress: Done reading input file " "2024.06.18.16:53:38 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726018039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nio2_sys.dma: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Nio2_sys.dma: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726019232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nio2_sys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nio2_sys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726019232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nio2_sys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Nio2_sys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726019233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nio2_sys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Nio2_sys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726019233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nio2_sys.sysid: Time stamp will be automatically updated when this component is generated. " "Nio2_sys.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726019233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nio2_sys: Generating nio2_sys \"nio2_sys\" for QUARTUS_SYNTH " "Nio2_sys: Generating nio2_sys \"nio2_sys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726020004 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nio2_sys: \"No matching role found for cpu_custom_instruction_master_translator:ci_slave:ci_slave_result (result)\" " "Nio2_sys: \"No matching role found for cpu_custom_instruction_master_translator:ci_slave:ci_slave_result (result)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726029301 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nio2_sys: \"No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\" " "Nio2_sys: \"No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726029302 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nio2_sys: \"No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\" " "Nio2_sys: \"No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726029302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nio2_sys\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"nio2_sys\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726031301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma: softresetEnable = 1 " "Dma: softresetEnable = 1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726031318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma: Starting RTL generation for module 'nio2_sys_dma' " "Dma: Starting RTL generation for module 'nio2_sys_dma'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726031324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=nio2_sys_dma --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0002_dma_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0002_dma_gen//nio2_sys_dma_component_configuration.pl  --do_build_sim=0  \] " "Dma:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=nio2_sys_dma --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0002_dma_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0002_dma_gen//nio2_sys_dma_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726031324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma: # 2024.06.18 16:53:51 (*)   nio2_sys_dma: allowing these transactions: word, hw, byte_access " "Dma: # 2024.06.18 16:53:51 (*)   nio2_sys_dma: allowing these transactions: word, hw, byte_access" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726031719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma: Done RTL generation for module 'nio2_sys_dma' " "Dma: Done RTL generation for module 'nio2_sys_dma'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726031719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma: \"nio2_sys\" instantiated altera_avalon_dma \"dma\" " "Dma: \"nio2_sys\" instantiated altera_avalon_dma \"dma\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726031750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dma_access_0: \"nio2_sys\" instantiated dma_access \"dma_access_0\" " "Dma_access_0: \"nio2_sys\" instantiated dma_access \"dma_access_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726031754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'nio2_sys_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'nio2_sys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726031765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nio2_sys_jtag_uart --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0004_jtag_uart_gen//nio2_sys_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nio2_sys_jtag_uart --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0004_jtag_uart_gen//nio2_sys_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726031765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'nio2_sys_jtag_uart' " "Jtag_uart: Done RTL generation for module 'nio2_sys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726032044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"nio2_sys\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"nio2_sys\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726032061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Starting RTL generation for module 'nio2_sys_led_pio' " "Led_pio: Starting RTL generation for module 'nio2_sys_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726032067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nio2_sys_led_pio --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0005_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0005_led_pio_gen//nio2_sys_led_pio_component_configuration.pl  --do_build_sim=0  \] " "Led_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nio2_sys_led_pio --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0005_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0005_led_pio_gen//nio2_sys_led_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726032067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Done RTL generation for module 'nio2_sys_led_pio' " "Led_pio: Done RTL generation for module 'nio2_sys_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726032278 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: \"nio2_sys\" instantiated altera_avalon_pio \"led_pio\" " "Led_pio: \"nio2_sys\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726032283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_custom_instr_floating_point_0: \"nio2_sys\" instantiated altera_nios_custom_instr_floating_point \"nios_custom_instr_floating_point_0\" " "Nios_custom_instr_floating_point_0: \"nio2_sys\" instantiated altera_nios_custom_instr_floating_point \"nios_custom_instr_floating_point_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726032294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'nio2_sys_sdram' " "Sdram: Starting RTL generation for module 'nio2_sys_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726032305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nio2_sys_sdram --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0006_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0006_sdram_gen//nio2_sys_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nio2_sys_sdram --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0006_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0006_sdram_gen//nio2_sys_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726032305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'nio2_sys_sdram' " "Sdram: Done RTL generation for module 'nio2_sys_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726032676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"nio2_sys\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"nio2_sys\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726032700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Starting RTL generation for module 'nio2_sys_sys_clk_timer' " "Sys_clk_timer: Starting RTL generation for module 'nio2_sys_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726032711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nio2_sys_sys_clk_timer --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0007_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0007_sys_clk_timer_gen//nio2_sys_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \] " "Sys_clk_timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nio2_sys_sys_clk_timer --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0007_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0007_sys_clk_timer_gen//nio2_sys_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726032712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Done RTL generation for module 'nio2_sys_sys_clk_timer' " "Sys_clk_timer: Done RTL generation for module 'nio2_sys_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726032957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: \"nio2_sys\" instantiated altera_avalon_timer \"sys_clk_timer\" " "Sys_clk_timer: \"nio2_sys\" instantiated altera_avalon_timer \"sys_clk_timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726032963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"nio2_sys\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"nio2_sys\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726032976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_custom_instruction_master_translator: \"nio2_sys\" instantiated altera_customins_master_translator \"cpu_custom_instruction_master_translator\" " "Cpu_custom_instruction_master_translator: \"nio2_sys\" instantiated altera_customins_master_translator \"cpu_custom_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726032982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_custom_instruction_master_multi_xconnect: \"nio2_sys\" instantiated altera_customins_xconnect \"cpu_custom_instruction_master_multi_xconnect\" " "Cpu_custom_instruction_master_multi_xconnect: \"nio2_sys\" instantiated altera_customins_xconnect \"cpu_custom_instruction_master_multi_xconnect\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726033004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_custom_instruction_master_multi_slave_translator0: \"nio2_sys\" instantiated altera_customins_slave_translator \"cpu_custom_instruction_master_multi_slave_translator0\" " "Cpu_custom_instruction_master_multi_slave_translator0: \"nio2_sys\" instantiated altera_customins_slave_translator \"cpu_custom_instruction_master_multi_slave_translator0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726033010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726046047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726046765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726047541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726048201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726048883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726049550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726050270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726050960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nio2_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nio2_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726057145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nio2_sys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nio2_sys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726057153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nio2_sys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nio2_sys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726057161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nio2_sys_cpu_cpu' " "Cpu: Starting RTL generation for module 'nio2_sys_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726057203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nio2_sys_cpu_cpu --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0014_cpu_gen//nio2_sys_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nio2_sys_cpu_cpu --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_8735611316715007482.dir/0014_cpu_gen//nio2_sys_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726057203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 16:54:17 (*) Starting Nios II generation " "Cpu: # 2024.06.18 16:54:17 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 16:54:17 (*)   Checking for plaintext license. " "Cpu: # 2024.06.18 16:54:17 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 16:54:18 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2024.06.18 16:54:18 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 16:54:18 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.06.18 16:54:18 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 16:54:18 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.06.18 16:54:18 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 16:54:18 (*)   Plaintext license not found. " "Cpu: # 2024.06.18 16:54:18 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 16:54:18 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2024.06.18 16:54:18 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 16:54:18 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2024.06.18 16:54:18 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 16:54:18 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.06.18 16:54:18 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 16:54:18 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.06.18 16:54:18 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 16:54:18 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2024.06.18 16:54:18 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 16:54:18 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.06.18 16:54:18 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 16:54:18 (*)   Creating all objects for CPU " "Cpu: # 2024.06.18 16:54:18 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 16:54:18 (*)     Testbench " "Cpu: # 2024.06.18 16:54:18 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 16:54:19 (*)     Instruction decoding " "Cpu: # 2024.06.18 16:54:19 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 16:54:19 (*)       Instruction fields " "Cpu: # 2024.06.18 16:54:19 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 16:54:19 (*)       Instruction decodes " "Cpu: # 2024.06.18 16:54:19 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 16:54:19 (*)       Signals for RTL simulation waveforms " "Cpu: # 2024.06.18 16:54:19 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 16:54:19 (*)       Instruction controls " "Cpu: # 2024.06.18 16:54:19 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 16:54:19 (*)     Pipeline frontend " "Cpu: # 2024.06.18 16:54:19 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 16:54:19 (*)     Pipeline backend " "Cpu: # 2024.06.18 16:54:19 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 16:54:21 (*)   Generating RTL from CPU objects " "Cpu: # 2024.06.18 16:54:21 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 16:54:22 (*)   Creating encrypted RTL " "Cpu: # 2024.06.18 16:54:22 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.06.18 16:54:23 (*) Done Nios II generation " "Cpu: # 2024.06.18 16:54:23 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nio2_sys_cpu_cpu' " "Cpu: Done RTL generation for module 'nio2_sys_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_011: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_011\" " "Router_011: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_011\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\" " "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\" " "Cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_007: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_007\" " "Cmd_mux_007: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_007: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_007\" " "Rsp_demux_007: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726063473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726064995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_007\" " "Avalon_st_adapter_007: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726066323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726066332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_007\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_007\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726066341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nio2_sys: Done \"nio2_sys\" with 48 modules, 77 files " "Nio2_sys: Done \"nio2_sys\" with 48 modules, 77 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726066342 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nio2_sys.qsys " "Finished elaborating Platform Designer system entity \"nio2_sys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726067667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hello_world.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hello_world.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hello_world " "Found entity 1: hello_world" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/hello_world.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726068614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726068614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726068625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726068625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726068647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726068647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_mult " "Found entity 1: fp_mult" {  } { { "fp_mult.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_mult.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726068660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726068660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mult/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fp_mult/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fp_mult) " "Found design unit 1: dspba_library_package (fp_mult)" {  } { { "fp_mult/dspba_library_package.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_mult/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726069306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mult/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fp_mult/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "fp_mult/dspba_library.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_mult/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069326 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "fp_mult/dspba_library.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_mult/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069326 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "fp_mult/dspba_library.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_mult/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069326 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "fp_mult/dspba_library.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_mult/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069326 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "fp_mult/dspba_library.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_mult/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069326 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "fp_mult/dspba_library.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_mult/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726069326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mult/fp_mult_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_mult/fp_mult_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_mult_0002-normal " "Found design unit 1: fp_mult_0002-normal" {  } { { "fp_mult/fp_mult_0002.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_mult/fp_mult_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069347 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_mult_0002 " "Found entity 1: fp_mult_0002" {  } { { "fp_mult/fp_mult_0002.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_mult/fp_mult_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726069347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_add.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add " "Found entity 1: fp_add" {  } { { "fp_add.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_add.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726069359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_add/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fp_add/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fp_add) " "Found design unit 1: dspba_library_package (fp_add)" {  } { { "fp_add/dspba_library_package.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_add/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726069372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_add/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fp_add/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "fp_add/dspba_library.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_add/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069399 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "fp_add/dspba_library.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_add/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069399 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "fp_add/dspba_library.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_add/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069399 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "fp_add/dspba_library.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_add/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069399 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "fp_add/dspba_library.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_add/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069399 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "fp_add/dspba_library.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_add/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726069399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_add/fp_add_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_add/fp_add_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_add_0002-normal " "Found design unit 1: fp_add_0002-normal" {  } { { "fp_add/fp_add_0002.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_add/fp_add_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069430 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_add_0002 " "Found entity 1: fp_add_0002" {  } { { "fp_add/fp_add_0002.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/fp_add/fp_add_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726069430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/nio2_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/nio2_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys " "Found entity 1: nio2_sys" {  } { { "db/ip/nio2_sys/nio2_sys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726069474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nio2_sys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726069492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/nio2_sys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726069506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/nio2_sys/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726069534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "db/ip/nio2_sys/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726069543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "db/ip/nio2_sys/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726069566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/nio2_sys/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726069580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/nio2_sys/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726069613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726069627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069643 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726069643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726069661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069706 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069706 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069706 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069706 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726069706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718726069734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726069744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726069756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726069770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726069802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726069824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069862 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726069862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726069890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726069923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726069946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726069974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nio2_sys/submodules/altera_reset_controller.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726069992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726069992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nio2_sys/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726070001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718726070017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/nio2_sys/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726070022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/dma_access.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/dma_access.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_access " "Found entity 1: dma_access" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726070040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v 36 36 " "Found 36 design units, including 36 entities, in source file db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_hw_qsys_mult_single " "Found entity 1: fpoint_hw_qsys_mult_single" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg " "Found entity 2: fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_hw_qsys_addsub_single_altbarrel_shift_44e " "Found entity 3: fpoint_hw_qsys_addsub_single_altbarrel_shift_44e" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b " "Found entity 4: fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 878 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b " "Found entity 5: fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b " "Found entity 6: fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_hw_qsys_addsub_single_altpriority_encoder_iha " "Found entity 7: fpoint_hw_qsys_addsub_single_altpriority_encoder_iha" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 975 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_hw_qsys_addsub_single_altpriority_encoder_lha " "Found entity 8: fpoint_hw_qsys_addsub_single_altpriority_encoder_lha" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_hw_qsys_addsub_single_altpriority_encoder_qha " "Found entity 9: fpoint_hw_qsys_addsub_single_altpriority_encoder_qha" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 1019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_hw_qsys_addsub_single_altpriority_encoder_aja " "Found entity 10: fpoint_hw_qsys_addsub_single_altpriority_encoder_aja" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b " "Found entity 11: fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 1079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8 " "Found entity 12: fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 1112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_hw_qsys_addsub_single_altpriority_encoder_64b " "Found entity 13: fpoint_hw_qsys_addsub_single_altpriority_encoder_64b" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 1160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_hw_qsys_addsub_single_altpriority_encoder_94b " "Found entity 14: fpoint_hw_qsys_addsub_single_altpriority_encoder_94b" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b " "Found entity 15: fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 1212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b " "Found entity 16: fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 1245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_hw_qsys_addsub_single_altpriority_encoder_6la " "Found entity 17: fpoint_hw_qsys_addsub_single_altpriority_encoder_6la" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_hw_qsys_addsub_single_altpriority_encoder_9la " "Found entity 18: fpoint_hw_qsys_addsub_single_altpriority_encoder_9la" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 1310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_hw_qsys_addsub_single_altpriority_encoder_ela " "Found entity 19: fpoint_hw_qsys_addsub_single_altpriority_encoder_ela" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_hw_qsys_addsub_single_altpriority_encoder_uma " "Found entity 20: fpoint_hw_qsys_addsub_single_altpriority_encoder_uma" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 1366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_hw_qsys_addsub_single_altpriority_encoder_tma " "Found entity 21: fpoint_hw_qsys_addsub_single_altpriority_encoder_tma" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 1394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_hw_qsys_addsub_single " "Found entity 22: fpoint_hw_qsys_addsub_single" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_hw_qsys_div_single_altfp_div_csa_vhf " "Found entity 23: fpoint_hw_qsys_div_single_altfp_div_csa_vhf" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 3488 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "24 fpoint_hw_qsys_div_single_altfp_div_csa_mke " "Found entity 24: fpoint_hw_qsys_div_single_altfp_div_csa_mke" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 3588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "25 fpoint_hw_qsys_div_single_altfp_div_csa_2jh " "Found entity 25: fpoint_hw_qsys_div_single_altfp_div_csa_2jh" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 3699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "26 fpoint_hw_qsys_div_single_altfp_div_csa_rle " "Found entity 26: fpoint_hw_qsys_div_single_altfp_div_csa_rle" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 3822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "27 fpoint_hw_qsys_div_single_altfp_div_csa_pke " "Found entity 27: fpoint_hw_qsys_div_single_altfp_div_csa_pke" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 3937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "28 fpoint_hw_qsys_div_single_altfp_div_csa_qle " "Found entity 28: fpoint_hw_qsys_div_single_altfp_div_csa_qle" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 4048 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "29 fpoint_hw_qsys_div_single_qds_block_mab " "Found entity 29: fpoint_hw_qsys_div_single_qds_block_mab" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 4159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "30 fpoint_hw_qsys_div_single_srt_block_int_02n " "Found entity 30: fpoint_hw_qsys_div_single_srt_block_int_02n" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 4348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "31 fpoint_hw_qsys_div_single_qds_block_ls9 " "Found entity 31: fpoint_hw_qsys_div_single_qds_block_ls9" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 4565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "32 fpoint_hw_qsys_div_single_srt_block_int_84n " "Found entity 32: fpoint_hw_qsys_div_single_srt_block_int_84n" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 4754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "33 fpoint_hw_qsys_div_single_srt_block_int_fum " "Found entity 33: fpoint_hw_qsys_div_single_srt_block_int_fum" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 4967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "34 fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh " "Found entity 34: fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 5152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "35 fpoint_hw_qsys_div_single " "Found entity 35: fpoint_hw_qsys_div_single" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 5718 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""} { "Info" "ISGN_ENTITY_NAME" "36 fpoint_hw_qsys " "Found entity 36: fpoint_hw_qsys" {  } { { "db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_hw_qsys.v" 7345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726070180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/fpoint_qsys.v 23 23 " "Found 23 design units, including 23 entities, in source file db/ip/nio2_sys/submodules/fpoint_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_qsys_mult_single " "Found entity 1: fpoint_qsys_mult_single" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070294 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_qsys_addsub_single_altbarrel_shift_fjg " "Found entity 2: fpoint_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070294 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_qsys_addsub_single_altbarrel_shift_44e " "Found entity 3: fpoint_qsys_addsub_single_altbarrel_shift_44e" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070294 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_qsys_addsub_single_altpriority_encoder_i0b " "Found entity 4: fpoint_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 878 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070294 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_qsys_addsub_single_altpriority_encoder_l0b " "Found entity 5: fpoint_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070294 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_qsys_addsub_single_altpriority_encoder_q0b " "Found entity 6: fpoint_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070294 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_qsys_addsub_single_altpriority_encoder_iha " "Found entity 7: fpoint_qsys_addsub_single_altpriority_encoder_iha" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 975 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070294 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_qsys_addsub_single_altpriority_encoder_lha " "Found entity 8: fpoint_qsys_addsub_single_altpriority_encoder_lha" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070294 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_qsys_addsub_single_altpriority_encoder_qha " "Found entity 9: fpoint_qsys_addsub_single_altpriority_encoder_qha" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070294 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_qsys_addsub_single_altpriority_encoder_aja " "Found entity 10: fpoint_qsys_addsub_single_altpriority_encoder_aja" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070294 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_qsys_addsub_single_altpriority_encoder_a2b " "Found entity 11: fpoint_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070294 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_qsys_addsub_single_altpriority_encoder_9u8 " "Found entity 12: fpoint_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070294 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_qsys_addsub_single_altpriority_encoder_64b " "Found entity 13: fpoint_qsys_addsub_single_altpriority_encoder_64b" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070294 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_qsys_addsub_single_altpriority_encoder_94b " "Found entity 14: fpoint_qsys_addsub_single_altpriority_encoder_94b" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070294 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_qsys_addsub_single_altpriority_encoder_e4b " "Found entity 15: fpoint_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070294 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_qsys_addsub_single_altpriority_encoder_u5b " "Found entity 16: fpoint_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070294 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_qsys_addsub_single_altpriority_encoder_6la " "Found entity 17: fpoint_qsys_addsub_single_altpriority_encoder_6la" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070294 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_qsys_addsub_single_altpriority_encoder_9la " "Found entity 18: fpoint_qsys_addsub_single_altpriority_encoder_9la" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070294 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_qsys_addsub_single_altpriority_encoder_ela " "Found entity 19: fpoint_qsys_addsub_single_altpriority_encoder_ela" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070294 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_qsys_addsub_single_altpriority_encoder_uma " "Found entity 20: fpoint_qsys_addsub_single_altpriority_encoder_uma" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070294 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_qsys_addsub_single_altpriority_encoder_tma " "Found entity 21: fpoint_qsys_addsub_single_altpriority_encoder_tma" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070294 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_qsys_addsub_single " "Found entity 22: fpoint_qsys_addsub_single" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070294 ""} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_qsys " "Found entity 23: fpoint_qsys" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 3477 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726070294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/fpoint_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/fpoint_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_wrapper " "Found entity 1: fpoint_wrapper" {  } { { "db/ip/nio2_sys/submodules/fpoint_wrapper.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726070312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_cpu " "Found entity 1: nio2_sys_cpu" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726070329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726070329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_cpu_cpu_ic_data_module " "Found entity 1: nio2_sys_cpu_cpu_ic_data_module" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071253 ""} { "Info" "ISGN_ENTITY_NAME" "2 nio2_sys_cpu_cpu_ic_tag_module " "Found entity 2: nio2_sys_cpu_cpu_ic_tag_module" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071253 ""} { "Info" "ISGN_ENTITY_NAME" "3 nio2_sys_cpu_cpu_bht_module " "Found entity 3: nio2_sys_cpu_cpu_bht_module" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071253 ""} { "Info" "ISGN_ENTITY_NAME" "4 nio2_sys_cpu_cpu_register_bank_a_module " "Found entity 4: nio2_sys_cpu_cpu_register_bank_a_module" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071253 ""} { "Info" "ISGN_ENTITY_NAME" "5 nio2_sys_cpu_cpu_register_bank_b_module " "Found entity 5: nio2_sys_cpu_cpu_register_bank_b_module" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071253 ""} { "Info" "ISGN_ENTITY_NAME" "6 nio2_sys_cpu_cpu_dc_tag_module " "Found entity 6: nio2_sys_cpu_cpu_dc_tag_module" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071253 ""} { "Info" "ISGN_ENTITY_NAME" "7 nio2_sys_cpu_cpu_dc_data_module " "Found entity 7: nio2_sys_cpu_cpu_dc_data_module" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071253 ""} { "Info" "ISGN_ENTITY_NAME" "8 nio2_sys_cpu_cpu_dc_victim_module " "Found entity 8: nio2_sys_cpu_cpu_dc_victim_module" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071253 ""} { "Info" "ISGN_ENTITY_NAME" "9 nio2_sys_cpu_cpu_nios2_oci_debug " "Found entity 9: nio2_sys_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071253 ""} { "Info" "ISGN_ENTITY_NAME" "10 nio2_sys_cpu_cpu_nios2_oci_break " "Found entity 10: nio2_sys_cpu_cpu_nios2_oci_break" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071253 ""} { "Info" "ISGN_ENTITY_NAME" "11 nio2_sys_cpu_cpu_nios2_oci_xbrk " "Found entity 11: nio2_sys_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071253 ""} { "Info" "ISGN_ENTITY_NAME" "12 nio2_sys_cpu_cpu_nios2_oci_dbrk " "Found entity 12: nio2_sys_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071253 ""} { "Info" "ISGN_ENTITY_NAME" "13 nio2_sys_cpu_cpu_nios2_oci_itrace " "Found entity 13: nio2_sys_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071253 ""} { "Info" "ISGN_ENTITY_NAME" "14 nio2_sys_cpu_cpu_nios2_oci_td_mode " "Found entity 14: nio2_sys_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071253 ""} { "Info" "ISGN_ENTITY_NAME" "15 nio2_sys_cpu_cpu_nios2_oci_dtrace " "Found entity 15: nio2_sys_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071253 ""} { "Info" "ISGN_ENTITY_NAME" "16 nio2_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: nio2_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071253 ""} { "Info" "ISGN_ENTITY_NAME" "17 nio2_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: nio2_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071253 ""} { "Info" "ISGN_ENTITY_NAME" "18 nio2_sys_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: nio2_sys_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071253 ""} { "Info" "ISGN_ENTITY_NAME" "19 nio2_sys_cpu_cpu_nios2_oci_fifo " "Found entity 19: nio2_sys_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071253 ""} { "Info" "ISGN_ENTITY_NAME" "20 nio2_sys_cpu_cpu_nios2_oci_pib " "Found entity 20: nio2_sys_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071253 ""} { "Info" "ISGN_ENTITY_NAME" "21 nio2_sys_cpu_cpu_nios2_oci_im " "Found entity 21: nio2_sys_cpu_cpu_nios2_oci_im" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071253 ""} { "Info" "ISGN_ENTITY_NAME" "22 nio2_sys_cpu_cpu_nios2_performance_monitors " "Found entity 22: nio2_sys_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071253 ""} { "Info" "ISGN_ENTITY_NAME" "23 nio2_sys_cpu_cpu_nios2_avalon_reg " "Found entity 23: nio2_sys_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071253 ""} { "Info" "ISGN_ENTITY_NAME" "24 nio2_sys_cpu_cpu_ociram_sp_ram_module " "Found entity 24: nio2_sys_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071253 ""} { "Info" "ISGN_ENTITY_NAME" "25 nio2_sys_cpu_cpu_nios2_ocimem " "Found entity 25: nio2_sys_cpu_cpu_nios2_ocimem" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071253 ""} { "Info" "ISGN_ENTITY_NAME" "26 nio2_sys_cpu_cpu_nios2_oci " "Found entity 26: nio2_sys_cpu_cpu_nios2_oci" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071253 ""} { "Info" "ISGN_ENTITY_NAME" "27 nio2_sys_cpu_cpu " "Found entity 27: nio2_sys_cpu_cpu" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726071253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_cpu_cpu_debug_slave_sysclk " "Found entity 1: nio2_sys_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726071282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_cpu_cpu_debug_slave_tck " "Found entity 1: nio2_sys_cpu_cpu_debug_slave_tck" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726071314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_cpu_cpu_debug_slave_wrapper " "Found entity 1: nio2_sys_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726071350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_cpu_cpu_test_bench " "Found entity 1: nio2_sys_cpu_cpu_test_bench" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_test_bench.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726071378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_cpu_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_cpu_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_cpu_custom_instruction_master_multi_xconnect " "Found entity 1: nio2_sys_cpu_custom_instruction_master_multi_xconnect" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726071407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_dma.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_dma_read_data_mux " "Found entity 1: nio2_sys_dma_read_data_mux" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071483 ""} { "Info" "ISGN_ENTITY_NAME" "2 nio2_sys_dma_byteenables " "Found entity 2: nio2_sys_dma_byteenables" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071483 ""} { "Info" "ISGN_ENTITY_NAME" "3 nio2_sys_dma_fifo_module_fifo_ram_module " "Found entity 3: nio2_sys_dma_fifo_module_fifo_ram_module" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071483 ""} { "Info" "ISGN_ENTITY_NAME" "4 nio2_sys_dma_fifo_module " "Found entity 4: nio2_sys_dma_fifo_module" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071483 ""} { "Info" "ISGN_ENTITY_NAME" "5 nio2_sys_dma_mem_read " "Found entity 5: nio2_sys_dma_mem_read" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071483 ""} { "Info" "ISGN_ENTITY_NAME" "6 nio2_sys_dma_mem_write " "Found entity 6: nio2_sys_dma_mem_write" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071483 ""} { "Info" "ISGN_ENTITY_NAME" "7 nio2_sys_dma " "Found entity 7: nio2_sys_dma" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 555 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726071483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_irq_mapper " "Found entity 1: nio2_sys_irq_mapper" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_irq_mapper.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726071517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_jtag_uart_sim_scfifo_w " "Found entity 1: nio2_sys_jtag_uart_sim_scfifo_w" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071587 ""} { "Info" "ISGN_ENTITY_NAME" "2 nio2_sys_jtag_uart_scfifo_w " "Found entity 2: nio2_sys_jtag_uart_scfifo_w" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071587 ""} { "Info" "ISGN_ENTITY_NAME" "3 nio2_sys_jtag_uart_sim_scfifo_r " "Found entity 3: nio2_sys_jtag_uart_sim_scfifo_r" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071587 ""} { "Info" "ISGN_ENTITY_NAME" "4 nio2_sys_jtag_uart_scfifo_r " "Found entity 4: nio2_sys_jtag_uart_scfifo_r" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071587 ""} { "Info" "ISGN_ENTITY_NAME" "5 nio2_sys_jtag_uart " "Found entity 5: nio2_sys_jtag_uart" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726071587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_led_pio " "Found entity 1: nio2_sys_led_pio" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_led_pio.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726071605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0 " "Found entity 1: nio2_sys_mm_interconnect_0" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726071664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nio2_sys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726071705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_avalon_st_adapter_007 " "Found entity 1: nio2_sys_mm_interconnect_0_avalon_st_adapter_007" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726071739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 " "Found entity 1: nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726071769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726071798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_cmd_demux " "Found entity 1: nio2_sys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726071830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nio2_sys_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726071859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_cmd_demux_003 " "Found entity 1: nio2_sys_mm_interconnect_0_cmd_demux_003" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux_003.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726071896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_cmd_mux " "Found entity 1: nio2_sys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726071933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nio2_sys_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726071962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_cmd_mux_004 " "Found entity 1: nio2_sys_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726071992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726071992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_cmd_mux_007 " "Found entity 1: nio2_sys_mm_interconnect_0_cmd_mux_007" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_007.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_007.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726072028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726072028 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nio2_sys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nio2_sys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718726072051 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nio2_sys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nio2_sys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718726072052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_router_default_decode " "Found entity 1: nio2_sys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726072072 ""} { "Info" "ISGN_ENTITY_NAME" "2 nio2_sys_mm_interconnect_0_router " "Found entity 2: nio2_sys_mm_interconnect_0_router" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726072072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726072072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nio2_sys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nio2_sys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718726072081 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nio2_sys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nio2_sys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718726072082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_router_001_default_decode " "Found entity 1: nio2_sys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726072105 ""} { "Info" "ISGN_ENTITY_NAME" "2 nio2_sys_mm_interconnect_0_router_001 " "Found entity 2: nio2_sys_mm_interconnect_0_router_001" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726072105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726072105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nio2_sys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nio2_sys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718726072111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nio2_sys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nio2_sys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718726072112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_router_002_default_decode " "Found entity 1: nio2_sys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726072125 ""} { "Info" "ISGN_ENTITY_NAME" "2 nio2_sys_mm_interconnect_0_router_002 " "Found entity 2: nio2_sys_mm_interconnect_0_router_002" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726072125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726072125 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nio2_sys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nio2_sys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718726072134 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nio2_sys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nio2_sys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718726072135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_router_004_default_decode " "Found entity 1: nio2_sys_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726072156 ""} { "Info" "ISGN_ENTITY_NAME" "2 nio2_sys_mm_interconnect_0_router_004 " "Found entity 2: nio2_sys_mm_interconnect_0_router_004" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726072156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726072156 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nio2_sys_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nio2_sys_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718726072163 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nio2_sys_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nio2_sys_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718726072165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_router_005_default_decode " "Found entity 1: nio2_sys_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726072183 ""} { "Info" "ISGN_ENTITY_NAME" "2 nio2_sys_mm_interconnect_0_router_005 " "Found entity 2: nio2_sys_mm_interconnect_0_router_005" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726072183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726072183 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nio2_sys_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at nio2_sys_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718726072189 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nio2_sys_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at nio2_sys_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718726072190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_router_008_default_decode " "Found entity 1: nio2_sys_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726072201 ""} { "Info" "ISGN_ENTITY_NAME" "2 nio2_sys_mm_interconnect_0_router_008 " "Found entity 2: nio2_sys_mm_interconnect_0_router_008" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726072201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726072201 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nio2_sys_mm_interconnect_0_router_011.sv(48) " "Verilog HDL Declaration information at nio2_sys_mm_interconnect_0_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718726072207 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nio2_sys_mm_interconnect_0_router_011.sv(49) " "Verilog HDL Declaration information at nio2_sys_mm_interconnect_0_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718726072208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_router_011_default_decode " "Found entity 1: nio2_sys_mm_interconnect_0_router_011_default_decode" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726072225 ""} { "Info" "ISGN_ENTITY_NAME" "2 nio2_sys_mm_interconnect_0_router_011 " "Found entity 2: nio2_sys_mm_interconnect_0_router_011" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726072225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726072225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_rsp_demux " "Found entity 1: nio2_sys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726072251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726072251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_rsp_demux_001 " "Found entity 1: nio2_sys_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726072276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726072276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_rsp_demux_007 " "Found entity 1: nio2_sys_mm_interconnect_0_rsp_demux_007" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux_007.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726072309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726072309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_rsp_mux " "Found entity 1: nio2_sys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726072345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726072345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nio2_sys_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726072381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726072381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_sdram_input_efifo_module " "Found entity 1: nio2_sys_sdram_input_efifo_module" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_sdram.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726072414 ""} { "Info" "ISGN_ENTITY_NAME" "2 nio2_sys_sdram " "Found entity 2: nio2_sys_sdram" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_sdram.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726072414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726072414 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nio2_sys_sdram_test_component.v(236) " "Verilog HDL warning at nio2_sys_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_sdram_test_component.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1718726072441 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nio2_sys_sdram_test_component.v(237) " "Verilog HDL warning at nio2_sys_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_sdram_test_component.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1718726072443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_sdram_test_component_ram_module " "Found entity 1: nio2_sys_sdram_test_component_ram_module" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_sdram_test_component.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726072464 ""} { "Info" "ISGN_ENTITY_NAME" "2 nio2_sys_sdram_test_component " "Found entity 2: nio2_sys_sdram_test_component" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_sdram_test_component.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726072464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726072464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_sys_clk_timer " "Found entity 1: nio2_sys_sys_clk_timer" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_sys_clk_timer.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726072478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726072478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nio2_sys/submodules/nio2_sys_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nio2_sys/submodules/nio2_sys_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 nio2_sys_sysid " "Found entity 1: nio2_sys_sysid" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_sysid.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726072504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726072504 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nio2_sys_sdram.v(318) " "Verilog HDL or VHDL warning at nio2_sys_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_sdram.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1718726072587 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nio2_sys_sdram.v(328) " "Verilog HDL or VHDL warning at nio2_sys_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_sdram.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1718726072587 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nio2_sys_sdram.v(338) " "Verilog HDL or VHDL warning at nio2_sys_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_sdram.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1718726072587 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nio2_sys_sdram.v(682) " "Verilog HDL or VHDL warning at nio2_sys_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_sdram.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1718726072588 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hello_world " "Elaborating entity \"hello_world\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718726073627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys nio2_sys:inst " "Elaborating entity \"nio2_sys\" for hierarchy \"nio2_sys:inst\"" {  } { { "hello_world.bdf" "inst" { Schematic "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/hello_world.bdf" { { 128 608 1120 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726073652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu nio2_sys:inst\|nio2_sys_cpu:cpu " "Elaborating entity \"nio2_sys_cpu\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\"" {  } { { "db/ip/nio2_sys/nio2_sys.v" "cpu" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726073758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu " "Elaborating entity \"nio2_sys_cpu_cpu\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu.v" "cpu" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726073826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_test_bench nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_test_bench:the_nio2_sys_cpu_cpu_test_bench " "Elaborating entity \"nio2_sys_cpu_cpu_test_bench\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_test_bench:the_nio2_sys_cpu_cpu_test_bench\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_test_bench" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 6029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726074422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_ic_data_module nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_ic_data_module:nio2_sys_cpu_cpu_ic_data " "Elaborating entity \"nio2_sys_cpu_cpu_ic_data_module\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_ic_data_module:nio2_sys_cpu_cpu_ic_data\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "nio2_sys_cpu_cpu_ic_data" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 7037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726074515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_ic_data_module:nio2_sys_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_ic_data_module:nio2_sys_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726074901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726075085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726075085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_ic_data_module:nio2_sys_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_ic_data_module:nio2_sys_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726075097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_ic_tag_module nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_ic_tag_module:nio2_sys_cpu_cpu_ic_tag " "Elaborating entity \"nio2_sys_cpu_cpu_ic_tag_module\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_ic_tag_module:nio2_sys_cpu_cpu_ic_tag\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "nio2_sys_cpu_cpu_ic_tag" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 7103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726075269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_ic_tag_module:nio2_sys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_ic_tag_module:nio2_sys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726075325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lgj1 " "Found entity 1: altsyncram_lgj1" {  } { { "db/altsyncram_lgj1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_lgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726075474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726075474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lgj1 nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_ic_tag_module:nio2_sys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_lgj1:auto_generated " "Elaborating entity \"altsyncram_lgj1\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_ic_tag_module:nio2_sys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_lgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726075483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_bht_module nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_bht_module:nio2_sys_cpu_cpu_bht " "Elaborating entity \"nio2_sys_cpu_cpu_bht_module\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_bht_module:nio2_sys_cpu_cpu_bht\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "nio2_sys_cpu_cpu_bht" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 7301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726075601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_bht_module:nio2_sys_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_bht_module:nio2_sys_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726075646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726075787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726075787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_bht_module:nio2_sys_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_bht_module:nio2_sys_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726075799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_register_bank_a_module nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_register_bank_a_module:nio2_sys_cpu_cpu_register_bank_a " "Elaborating entity \"nio2_sys_cpu_cpu_register_bank_a_module\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_register_bank_a_module:nio2_sys_cpu_cpu_register_bank_a\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "nio2_sys_cpu_cpu_register_bank_a" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 8259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726075922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_register_bank_a_module:nio2_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_register_bank_a_module:nio2_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726075974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726076126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726076126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_register_bank_a_module:nio2_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_register_bank_a_module:nio2_sys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726076137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_register_bank_b_module nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_register_bank_b_module:nio2_sys_cpu_cpu_register_bank_b " "Elaborating entity \"nio2_sys_cpu_cpu_register_bank_b_module\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_register_bank_b_module:nio2_sys_cpu_cpu_register_bank_b\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "nio2_sys_cpu_cpu_register_bank_b" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 8277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726076228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_dc_tag_module nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_tag_module:nio2_sys_cpu_cpu_dc_tag " "Elaborating entity \"nio2_sys_cpu_cpu_dc_tag_module\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_tag_module:nio2_sys_cpu_cpu_dc_tag\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "nio2_sys_cpu_cpu_dc_tag" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 9242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726076429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_tag_module:nio2_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_tag_module:nio2_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726076498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fpi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fpi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fpi1 " "Found entity 1: altsyncram_fpi1" {  } { { "db/altsyncram_fpi1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_fpi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726076630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726076630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fpi1 nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_tag_module:nio2_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_fpi1:auto_generated " "Elaborating entity \"altsyncram_fpi1\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_tag_module:nio2_sys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_fpi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726076639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_dc_data_module nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_data_module:nio2_sys_cpu_cpu_dc_data " "Elaborating entity \"nio2_sys_cpu_cpu_dc_data_module\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_data_module:nio2_sys_cpu_cpu_dc_data\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "nio2_sys_cpu_cpu_dc_data" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 9308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726076786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_data_module:nio2_sys_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_data_module:nio2_sys_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726076845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726077009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726077009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_data_module:nio2_sys_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_data_module:nio2_sys_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726077018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_dc_victim_module nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_victim_module:nio2_sys_cpu_cpu_dc_victim " "Elaborating entity \"nio2_sys_cpu_cpu_dc_victim_module\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_victim_module:nio2_sys_cpu_cpu_dc_victim\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "nio2_sys_cpu_cpu_dc_victim" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 9420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726077132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_victim_module:nio2_sys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_victim_module:nio2_sys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726077178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726077315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726077315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_victim_module:nio2_sys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_dc_victim_module:nio2_sys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726077331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_oci nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_oci\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_oci" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 10280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726077478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_oci_debug nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_debug:the_nio2_sys_cpu_cpu_nios2_oci_debug " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_oci_debug\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_debug:the_nio2_sys_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_oci_debug" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726077563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_debug:the_nio2_sys_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_debug:the_nio2_sys_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726077705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_oci_break nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_break:the_nio2_sys_cpu_cpu_nios2_oci_break " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_oci_break\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_break:the_nio2_sys_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_oci_break" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726077782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_oci_xbrk nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_xbrk:the_nio2_sys_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_xbrk:the_nio2_sys_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726077892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_oci_dbrk nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_dbrk:the_nio2_sys_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_dbrk:the_nio2_sys_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726077960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_oci_itrace nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_itrace:the_nio2_sys_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_oci_itrace\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_itrace:the_nio2_sys_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726078036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_oci_dtrace nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_dtrace:the_nio2_sys_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_dtrace:the_nio2_sys_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726078093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_oci_td_mode nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_dtrace:the_nio2_sys_cpu_cpu_nios2_oci_dtrace\|nio2_sys_cpu_cpu_nios2_oci_td_mode:nio2_sys_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_dtrace:the_nio2_sys_cpu_cpu_nios2_oci_dtrace\|nio2_sys_cpu_cpu_nios2_oci_td_mode:nio2_sys_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "nio2_sys_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726078239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_oci_fifo nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_fifo:the_nio2_sys_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_oci_fifo\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_fifo:the_nio2_sys_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726078347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_fifo:the_nio2_sys_cpu_cpu_nios2_oci_fifo\|nio2_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nio2_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_fifo:the_nio2_sys_cpu_cpu_nios2_oci_fifo\|nio2_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nio2_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726078451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_fifo:the_nio2_sys_cpu_cpu_nios2_oci_fifo\|nio2_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nio2_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_fifo:the_nio2_sys_cpu_cpu_nios2_oci_fifo\|nio2_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nio2_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726078502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_oci_fifo_cnt_inc nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_fifo:the_nio2_sys_cpu_cpu_nios2_oci_fifo\|nio2_sys_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nio2_sys_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_fifo:the_nio2_sys_cpu_cpu_nios2_oci_fifo\|nio2_sys_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nio2_sys_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726078552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_oci_pib nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_pib:the_nio2_sys_cpu_cpu_nios2_oci_pib " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_oci_pib\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_pib:the_nio2_sys_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_oci_pib" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726078607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_oci_im nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_im:the_nio2_sys_cpu_cpu_nios2_oci_im " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_oci_im\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_oci_im:the_nio2_sys_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_oci_im" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726078680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_avalon_reg nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_avalon_reg\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_avalon_reg:the_nio2_sys_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726078743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_nios2_ocimem nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem " "Elaborating entity \"nio2_sys_cpu_cpu_nios2_ocimem\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_ocimem" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726078800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_ociram_sp_ram_module nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram " "Elaborating entity \"nio2_sys_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "nio2_sys_cpu_cpu_ociram_sp_ram" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726078877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726078933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726079094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726079094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_nios2_ocimem:the_nio2_sys_cpu_cpu_nios2_ocimem\|nio2_sys_cpu_cpu_ociram_sp_ram_module:nio2_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726079105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_debug_slave_wrapper nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"nio2_sys_cpu_cpu_debug_slave_wrapper\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726079183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_debug_slave_tck nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck " "Elaborating entity \"nio2_sys_cpu_cpu_debug_slave_tck\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_tck:the_nio2_sys_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_wrapper.v" "the_nio2_sys_cpu_cpu_debug_slave_tck" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726079205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_cpu_debug_slave_sysclk nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_sysclk:the_nio2_sys_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"nio2_sys_cpu_cpu_debug_slave_sysclk\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|nio2_sys_cpu_cpu_debug_slave_sysclk:the_nio2_sys_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_wrapper.v" "the_nio2_sys_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726079310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nio2_sys_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nio2_sys_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_wrapper.v" "nio2_sys_cpu_cpu_debug_slave_phy" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726079569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nio2_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nio2_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726079620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nio2_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nio2_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726079826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nio2_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu:cpu\|nio2_sys_cpu_cpu:cpu\|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci\|nio2_sys_cpu_cpu_debug_slave_wrapper:the_nio2_sys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nio2_sys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726080160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_dma nio2_sys:inst\|nio2_sys_dma:dma " "Elaborating entity \"nio2_sys_dma\" for hierarchy \"nio2_sys:inst\|nio2_sys_dma:dma\"" {  } { { "db/ip/nio2_sys/nio2_sys.v" "dma" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726080307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_dma_read_data_mux nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_read_data_mux:the_nio2_sys_dma_read_data_mux " "Elaborating entity \"nio2_sys_dma_read_data_mux\" for hierarchy \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_read_data_mux:the_nio2_sys_dma_read_data_mux\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "the_nio2_sys_dma_read_data_mux" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726080356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_dma_byteenables nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_byteenables:the_nio2_sys_dma_byteenables " "Elaborating entity \"nio2_sys_dma_byteenables\" for hierarchy \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_byteenables:the_nio2_sys_dma_byteenables\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "the_nio2_sys_dma_byteenables" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726080377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_dma_fifo_module nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module " "Elaborating entity \"nio2_sys_dma_fifo_module\" for hierarchy \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "the_nio2_sys_dma_fifo_module" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726080395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_dma_fifo_module_fifo_ram_module nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram " "Elaborating entity \"nio2_sys_dma_fifo_module_fifo_ram_module\" for hierarchy \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "nio2_sys_dma_fifo_module_fifo_ram" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726080417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dp nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborating entity \"lpm_ram_dp\" for hierarchy \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "lpm_ram_dp_component" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726080578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 228 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726080596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Instantiated megafunction \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file UNUSED " "Parameter \"lpm_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726080598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_EAB=ON " "Parameter \"lpm_hint\" = \"USE_EAB=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726080598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726080598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726080598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_rdaddress_control REGISTERED " "Parameter \"lpm_rdaddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726080598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726080598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 5 " "Parameter \"lpm_widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726080598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_wraddress_control REGISTERED " "Parameter \"lpm_wraddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726080598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "suppress_memory_conversion_warnings ON " "Parameter \"suppress_memory_conversion_warnings\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726080598 ""}  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 228 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718726080598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram " "Elaborating entity \"altdpram\" for hierarchy \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\"" {  } { { "lpm_ram_dp.tdf" "sram" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726080946 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\", which is child of megafunction instantiation \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } } { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 228 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726080973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf" 206 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726081063 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "altdpram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf" 206 4 0 } } { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 228 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726081091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1j02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1j02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1j02 " "Found entity 1: altsyncram_1j02" {  } { { "db/altsyncram_1j02.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_1j02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726081226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726081226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1j02 nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated " "Elaborating entity \"altsyncram_1j02\" for hierarchy \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_fifo_module:the_nio2_sys_dma_fifo_module\|nio2_sys_dma_fifo_module_fifo_ram_module:nio2_sys_dma_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726081259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_dma_mem_read nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_mem_read:the_nio2_sys_dma_mem_read " "Elaborating entity \"nio2_sys_dma_mem_read\" for hierarchy \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_mem_read:the_nio2_sys_dma_mem_read\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "the_nio2_sys_dma_mem_read" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726081401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_dma_mem_write nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_mem_write:the_nio2_sys_dma_mem_write " "Elaborating entity \"nio2_sys_dma_mem_write\" for hierarchy \"nio2_sys:inst\|nio2_sys_dma:dma\|nio2_sys_dma_mem_write:the_nio2_sys_dma_mem_write\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_dma.v" "the_nio2_sys_dma_mem_write" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_dma.v" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726081426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_access nio2_sys:inst\|dma_access:dma_access_0 " "Elaborating entity \"dma_access\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\"" {  } { { "db/ip/nio2_sys/nio2_sys.v" "dma_access_0" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726081450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_wrapper nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd " "Elaborating entity \"fpoint_wrapper\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\"" {  } { { "db/ip/nio2_sys/submodules/dma_access.v" "fpadd" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726081491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance " "Elaborating entity \"fpoint_qsys\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_wrapper.v" "fpoint_instance" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_wrapper.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726081514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_mult_single nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult " "Elaborating entity \"fpoint_qsys_mult_single\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "the_fp_mult" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 3542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726081541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "exp_add_adder" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726081782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 604 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726081794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726081794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726081794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726081794 ""}  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 604 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718726081794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgd " "Found entity 1: add_sub_jgd" {  } { { "db/add_sub_jgd.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_jgd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726081972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726081972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jgd nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\|add_sub_jgd:auto_generated " "Elaborating entity \"add_sub_jgd\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\|add_sub_jgd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726081989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "exp_adj_adder" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726082114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 628 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726082127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726082127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726082127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726082127 ""}  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 628 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718726082127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_v0c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_v0c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_v0c " "Found entity 1: add_sub_v0c" {  } { { "db/add_sub_v0c.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_v0c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726082264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726082264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_v0c nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\|add_sub_v0c:auto_generated " "Elaborating entity \"add_sub_v0c\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\|add_sub_v0c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726082285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "exp_bias_subtr" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726082403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 652 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726082417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726082418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726082418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726082418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726082418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726082418 ""}  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 652 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718726082418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_idg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_idg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_idg " "Found entity 1: add_sub_idg" {  } { { "db/add_sub_idg.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_idg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726082552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726082552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_idg nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated " "Elaborating entity \"add_sub_idg\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726082571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "man_round_adder" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726082679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 678 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726082693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726082694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726082694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726082694 ""}  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 678 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718726082694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bmb " "Found entity 1: add_sub_bmb" {  } { { "db/add_sub_bmb.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_bmb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726082845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726082845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bmb nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated " "Elaborating entity \"add_sub_bmb\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726082857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "man_product2_mult" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726083188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 699 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726083201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Instantiated megafunction \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 5 " "Parameter \"lpm_pipeline\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726083201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726083201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726083201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726083201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726083201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726083201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726083201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726083201 ""}  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 699 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718726083201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9ct.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9ct.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9ct " "Found entity 1: mult_9ct" {  } { { "db/mult_9ct.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/mult_9ct.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726083321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726083321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_9ct nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_9ct:auto_generated " "Elaborating entity \"mult_9ct\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_9ct:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726083354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub " "Elaborating entity \"fpoint_qsys_addsub_single\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "the_fp_addsub" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 3554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726083431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altbarrel_shift_fjg nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift " "Elaborating entity \"fpoint_qsys_addsub_single_altbarrel_shift_fjg\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "lbarrel_shift" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726083544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altbarrel_shift_44e nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift " "Elaborating entity \"fpoint_qsys_addsub_single_altbarrel_shift_44e\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "rbarrel_shift" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726083588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_9u8 nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_9u8\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "leading_zeroes_cnt" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726083628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_aja nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_aja\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder7" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726083644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_q0b nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_q0b\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder10" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726083665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_l0b nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_l0b\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder11" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726083682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_i0b nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_i0b\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder13" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726083697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_qha nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_qha\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder9" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726083775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_lha nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_lha\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder15" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726083795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_iha nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\|fpoint_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_iha\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\|fpoint_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder17" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726083817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_a2b nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_a2b\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder8" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726083876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_tma nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_tma\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "trailing_zeros_cnt" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726084041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_u5b nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_u5b\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder21" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726084063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_e4b nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_e4b\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder23" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726084082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_94b nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_94b\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder25" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726084099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_64b nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_64b\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder27" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726084116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_uma nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_uma\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder22" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726084291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_ela nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_ela\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder30" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726084442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_9la nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_9la\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder32" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726084515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_qsys_addsub_single_altpriority_encoder_6la nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\|fpoint_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34 " "Elaborating entity \"fpoint_qsys_addsub_single_altpriority_encoder_6la\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\|fpoint_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "altpriority_encoder34" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726084555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "add_sub1" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726084634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2630 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726084659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726084659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726084659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726084659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726084659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726084659 ""}  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2630 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718726084659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3mh " "Found entity 1: add_sub_3mh" {  } { { "db/add_sub_3mh.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_3mh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726084787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726084787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3mh nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\|add_sub_3mh:auto_generated " "Elaborating entity \"add_sub_3mh\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\|add_sub_3mh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726084804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "add_sub3" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726084991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2682 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726085010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726085010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726085010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726085010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726085010 ""}  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2682 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718726085010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_poe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_poe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_poe " "Found entity 1: add_sub_poe" {  } { { "db/add_sub_poe.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_poe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726085150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726085150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_poe nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated " "Elaborating entity \"add_sub_poe\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726085162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "add_sub4" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726085258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2707 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726085271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726085271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726085271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726085271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726085271 ""}  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2707 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718726085271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rne " "Found entity 1: add_sub_rne" {  } { { "db/add_sub_rne.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_rne.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726085387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726085387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rne nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\|add_sub_rne:auto_generated " "Elaborating entity \"add_sub_rne\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\|add_sub_rne:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726085409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "add_sub5" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726085529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2732 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726085540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726085540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726085540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726085540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726085540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726085540 ""}  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2732 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718726085540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2lh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2lh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2lh " "Found entity 1: add_sub_2lh" {  } { { "db/add_sub_2lh.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_2lh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726085662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726085662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2lh nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\|add_sub_2lh:auto_generated " "Elaborating entity \"add_sub_2lh\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\|add_sub_2lh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726085679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "man_2comp_res_lower" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726085886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2775 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726085899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726085900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726085900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726085900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726085900 ""}  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2775 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718726085900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2eh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2eh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2eh " "Found entity 1: add_sub_2eh" {  } { { "db/add_sub_2eh.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_2eh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726086061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726086061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2eh nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\|add_sub_2eh:auto_generated " "Elaborating entity \"add_sub_2eh\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\|add_sub_2eh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726086075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "man_2comp_res_upper0" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726086196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2792 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726086208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726086208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726086208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726086208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726086208 ""}  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2792 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718726086208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7vg " "Found entity 1: add_sub_7vg" {  } { { "db/add_sub_7vg.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_7vg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726086379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726086379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7vg nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\|add_sub_7vg:auto_generated " "Elaborating entity \"add_sub_7vg\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\|add_sub_7vg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726086400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "man_2comp_res_upper1" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726086489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2809 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726086501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726086501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726086501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726086501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726086501 ""}  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2809 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718726086501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "man_res_rounding_add_sub_lower" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726086937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2885 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726086949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726086949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726086949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726086949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726086949 ""}  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2885 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718726086949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_18f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_18f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_18f " "Found entity 1: add_sub_18f" {  } { { "db/add_sub_18f.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_18f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726087080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726087080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_18f nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_18f:auto_generated " "Elaborating entity \"add_sub_18f\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_18f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726087092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "man_res_rounding_add_sub_upper1" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726087193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2910 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726087209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726087209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726087209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726087209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726087209 ""}  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2910 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718726087209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_agf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_agf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_agf " "Found entity 1: add_sub_agf" {  } { { "db/add_sub_agf.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/add_sub_agf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726087361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726087361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_agf nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_agf:auto_generated " "Elaborating entity \"add_sub_agf\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_agf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726087380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "trailing_zeros_limit_comparator" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726087559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2936 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726087581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726087581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726087581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726087581 ""}  } { { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 2936 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718726087581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e7g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e7g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e7g " "Found entity 1: cmpr_e7g" {  } { { "db/cmpr_e7g.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/cmpr_e7g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726087706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726087706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e7g nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated " "Elaborating entity \"cmpr_e7g\" for hierarchy \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726087717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_jtag_uart nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart " "Elaborating entity \"nio2_sys_jtag_uart\" for hierarchy \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\"" {  } { { "db/ip/nio2_sys/nio2_sys.v" "jtag_uart" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726087796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_jtag_uart_scfifo_w nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w " "Elaborating entity \"nio2_sys_jtag_uart_scfifo_w\" for hierarchy \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" "the_nio2_sys_jtag_uart_scfifo_w" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726087837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" "wfifo" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726088299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726088314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726088314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726088314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726088314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726088314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726088314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726088314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726088314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726088314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726088314 ""}  } { { "db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718726088314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726088457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726088457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726088471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726088559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726088559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726088577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726088656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726088656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726088683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726088794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726088794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726088823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726088945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726088945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726088969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726089113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726089113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_w:the_nio2_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726089173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_jtag_uart_scfifo_r nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_r:the_nio2_sys_jtag_uart_scfifo_r " "Elaborating entity \"nio2_sys_jtag_uart_scfifo_r\" for hierarchy \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|nio2_sys_jtag_uart_scfifo_r:the_nio2_sys_jtag_uart_scfifo_r\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" "the_nio2_sys_jtag_uart_scfifo_r" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726089304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" "nio2_sys_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726090021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726090046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726090046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726090046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726090046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726090046 ""}  } { { "db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718726090046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726090101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nio2_sys:inst\|nio2_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nio2_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726090141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_led_pio nio2_sys:inst\|nio2_sys_led_pio:led_pio " "Elaborating entity \"nio2_sys_led_pio\" for hierarchy \"nio2_sys:inst\|nio2_sys_led_pio:led_pio\"" {  } { { "db/ip/nio2_sys/nio2_sys.v" "led_pio" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726090214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_sdram nio2_sys:inst\|nio2_sys_sdram:sdram " "Elaborating entity \"nio2_sys_sdram\" for hierarchy \"nio2_sys:inst\|nio2_sys_sdram:sdram\"" {  } { { "db/ip/nio2_sys/nio2_sys.v" "sdram" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726092458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_sdram_input_efifo_module nio2_sys:inst\|nio2_sys_sdram:sdram\|nio2_sys_sdram_input_efifo_module:the_nio2_sys_sdram_input_efifo_module " "Elaborating entity \"nio2_sys_sdram_input_efifo_module\" for hierarchy \"nio2_sys:inst\|nio2_sys_sdram:sdram\|nio2_sys_sdram_input_efifo_module:the_nio2_sys_sdram_input_efifo_module\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_sdram.v" "the_nio2_sys_sdram_input_efifo_module" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726092558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_sys_clk_timer nio2_sys:inst\|nio2_sys_sys_clk_timer:sys_clk_timer " "Elaborating entity \"nio2_sys_sys_clk_timer\" for hierarchy \"nio2_sys:inst\|nio2_sys_sys_clk_timer:sys_clk_timer\"" {  } { { "db/ip/nio2_sys/nio2_sys.v" "sys_clk_timer" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726092593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_sysid nio2_sys:inst\|nio2_sys_sysid:sysid " "Elaborating entity \"nio2_sys_sysid\" for hierarchy \"nio2_sys:inst\|nio2_sys_sysid:sysid\"" {  } { { "db/ip/nio2_sys/nio2_sys.v" "sysid" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726092651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator nio2_sys:inst\|altera_customins_master_translator:cpu_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"nio2_sys:inst\|altera_customins_master_translator:cpu_custom_instruction_master_translator\"" {  } { { "db/ip/nio2_sys/nio2_sys.v" "cpu_custom_instruction_master_translator" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726092674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_cpu_custom_instruction_master_multi_xconnect nio2_sys:inst\|nio2_sys_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect " "Elaborating entity \"nio2_sys_cpu_custom_instruction_master_multi_xconnect\" for hierarchy \"nio2_sys:inst\|nio2_sys_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect\"" {  } { { "db/ip/nio2_sys/nio2_sys.v" "cpu_custom_instruction_master_multi_xconnect" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726092712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator nio2_sys:inst\|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"nio2_sys:inst\|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0\"" {  } { { "db/ip/nio2_sys/nio2_sys.v" "cpu_custom_instruction_master_multi_slave_translator0" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726092738 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/nio2_sys/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718726092740 "|hello_world|nio2_sys:inst|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/nio2_sys/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718726092740 "|hello_world|nio2_sys:inst|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/nio2_sys/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718726092740 "|hello_world|nio2_sys:inst|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nio2_sys_mm_interconnect_0\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/nio2_sys/nio2_sys.v" "mm_interconnect_0" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726092772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726093183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726093226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_read_master_translator\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "dma_read_master_translator" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726093260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_write_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_write_master_translator\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "dma_write_master_translator" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 1024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726093297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726093327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dma_access_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dma_access_0_avalon_slave_0_translator\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "dma_access_0_avalon_slave_0_translator" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 1152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726093367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dma_control_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dma_control_port_slave_translator\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "dma_control_port_slave_translator" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 1216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726093413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 1280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726093451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 1344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726093497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 1408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726093544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "led_pio_s1_translator" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 1472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726093582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 1536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726093610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 1617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726093638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726093665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_read_master_agent\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "dma_read_master_agent" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 1779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726093693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_write_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_write_master_agent\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "dma_write_master_agent" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 1860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726093723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 1944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726093763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726093816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726093880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 2819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726094135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726094159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726094182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 2901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726094253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_router nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router:router " "Elaborating entity \"nio2_sys_mm_interconnect_0_router\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router:router\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "router" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 2917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726094290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_router_default_decode nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router:router\|nio2_sys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nio2_sys_mm_interconnect_0_router_default_decode\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router:router\|nio2_sys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726094349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_router_001 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nio2_sys_mm_interconnect_0_router_001\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "router_001" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 2933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726094393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_router_001_default_decode nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_001:router_001\|nio2_sys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nio2_sys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_001:router_001\|nio2_sys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726094444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_router_002 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nio2_sys_mm_interconnect_0_router_002\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "router_002" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 2949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726094489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_router_002_default_decode nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_002:router_002\|nio2_sys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nio2_sys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_002:router_002\|nio2_sys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726094550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_router_004 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nio2_sys_mm_interconnect_0_router_004\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "router_004" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726094606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_router_004_default_decode nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_004:router_004\|nio2_sys_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nio2_sys_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_004:router_004\|nio2_sys_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726094638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_router_005 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"nio2_sys_mm_interconnect_0_router_005\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "router_005" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 2997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726094676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_router_005_default_decode nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_005:router_005\|nio2_sys_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"nio2_sys_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_005:router_005\|nio2_sys_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_005.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726094720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_router_008 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"nio2_sys_mm_interconnect_0_router_008\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "router_008" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726094864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_router_008_default_decode nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_008:router_008\|nio2_sys_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"nio2_sys_mm_interconnect_0_router_008_default_decode\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_008:router_008\|nio2_sys_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726094895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_router_011 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_011:router_011 " "Elaborating entity \"nio2_sys_mm_interconnect_0_router_011\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_011:router_011\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "router_011" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726094968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_router_011_default_decode nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_011:router_011\|nio2_sys_mm_interconnect_0_router_011_default_decode:the_default_decode " "Elaborating entity \"nio2_sys_mm_interconnect_0_router_011_default_decode\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_router_011:router_011\|nio2_sys_mm_interconnect_0_router_011_default_decode:the_default_decode\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_011.sv" "the_default_decode" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_router_011.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726095001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726095023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726095067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726095094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_cmd_demux nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nio2_sys_mm_interconnect_0_cmd_demux\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726095118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_cmd_demux_001 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nio2_sys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726095154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_cmd_demux_003 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"nio2_sys_mm_interconnect_0_cmd_demux_003\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "cmd_demux_003" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726095203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_cmd_mux nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nio2_sys_mm_interconnect_0_cmd_mux\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726095233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_cmd_mux_001 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nio2_sys_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726095260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_001.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726095294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726095311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_cmd_mux_004 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"nio2_sys_mm_interconnect_0_cmd_mux_004\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726095367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_004.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726095400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726095426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_cmd_mux_007 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007 " "Elaborating entity \"nio2_sys_mm_interconnect_0_cmd_mux_007\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "cmd_mux_007" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726095499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_007.sv" "arb" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_cmd_mux_007.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726095565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726095585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_rsp_demux nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nio2_sys_mm_interconnect_0_rsp_demux\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726095628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_rsp_demux_001 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"nio2_sys_mm_interconnect_0_rsp_demux_001\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726095689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_rsp_demux_007 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_demux_007:rsp_demux_007 " "Elaborating entity \"nio2_sys_mm_interconnect_0_rsp_demux_007\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_demux_007:rsp_demux_007\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "rsp_demux_007" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726095847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_rsp_mux nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nio2_sys_mm_interconnect_0_rsp_mux\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726095890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726095973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726095994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_rsp_mux_001 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nio2_sys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726096023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726096048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 3959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726096177 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718726096187 "|hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718726096188 "|hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/nio2_sys/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718726096188 "|hello_world|nio2_sys:inst|nio2_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 4025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726096258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_avalon_st_adapter nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nio2_sys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 4054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726096330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nio2_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726096354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_avalon_st_adapter_007 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007 " "Elaborating entity \"nio2_sys_mm_interconnect_0_avalon_st_adapter_007\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" "avalon_st_adapter_007" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0.v" 4257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726096532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\|nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0 " "Elaborating entity \"nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0\" for hierarchy \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|nio2_sys_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\|nio2_sys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007.v" "error_adapter_0" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_mm_interconnect_0_avalon_st_adapter_007.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726096553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nio2_sys_irq_mapper nio2_sys:inst\|nio2_sys_irq_mapper:irq_mapper " "Elaborating entity \"nio2_sys_irq_mapper\" for hierarchy \"nio2_sys:inst\|nio2_sys_irq_mapper:irq_mapper\"" {  } { { "db/ip/nio2_sys/nio2_sys.v" "irq_mapper" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726096584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nio2_sys:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nio2_sys:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/nio2_sys/nio2_sys.v" "rst_controller" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726096605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nio2_sys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nio2_sys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/nio2_sys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726096633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nio2_sys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nio2_sys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/nio2_sys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726096657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst2 " "Elaborating entity \"pll\" for hierarchy \"pll:inst2\"" {  } { { "hello_world.bdf" "inst2" { Schematic "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/hello_world.bdf" { { 0 320 480 184 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726096700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:inst2\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:inst2\|pll_0002:pll_inst\"" {  } { { "pll.v" "pll_inst" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/pll.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726096715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/pll/pll_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726096995 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1718726097019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/pll/pll_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726097041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -2500 ps " "Parameter \"phase_shift1\" = \"-2500 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726097042 ""}  } { { "pll/pll_0002.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/pll/pll_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718726097042 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nio2_sys_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nio2_sys_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" "the_nio2_sys_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/nio2_sys_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718726098978 "|hello_world|nio2_sys:inst|nio2_sys_cpu:cpu|nio2_sys_cpu_cpu:cpu|nio2_sys_cpu_cpu_nios2_oci:the_nio2_sys_cpu_cpu_nios2_oci|nio2_sys_cpu_cpu_nios2_oci_itrace:the_nio2_sys_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1718726100434 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.06.18.16:55:04 Progress: Loading slded954572/alt_sld_fab_wrapper_hw.tcl " "2024.06.18.16:55:04 Progress: Loading slded954572/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726104759 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726107660 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726107825 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726113346 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726113497 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726113633 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726113825 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726113835 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726113837 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1718726114564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded954572/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slded954572/alt_sld_fab.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/slded954572/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726115081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726115081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726115252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726115252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726115314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726115314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726115432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726115432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726115612 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726115612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726115612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726115755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726115755 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726121844 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718726126691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718726126691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718726126691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718726126691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718726126691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718726126691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718726126691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718726126691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718726126691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718726126691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718726126691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718726126691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718726126691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718726126691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718726126691 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1718726126691 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|data_exp_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|data_exp_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718726126691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718726126691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 78 " "Parameter WIDTH set to 78" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718726126691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718726126691 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718726126691 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|data_exp_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|data_exp_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718726126691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718726126691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718726126691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1718726126691 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718726126691 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1718726126691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0 " "Elaborated megafunction instantiation \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726127024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0 " "Instantiated megafunction \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726127024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726127024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726127024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726127024 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718726127024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_gfv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_gfv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_gfv " "Found entity 1: shift_taps_gfv" {  } { { "db/shift_taps_gfv.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/shift_taps_gfv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726127158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726127158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9fc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9fc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9fc1 " "Found entity 1: altsyncram_9fc1" {  } { { "db/altsyncram_9fc1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_9fc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726127328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726127328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ohf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ohf " "Found entity 1: cntr_ohf" {  } { { "db/cntr_ohf.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/cntr_ohf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726127483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726127483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/cmpr_a9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726127646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726127646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b1h " "Found entity 1: cntr_b1h" {  } { { "db/cntr_b1h.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/cntr_b1h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726127791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726127791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726127887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"nio2_sys:inst\|nio2_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726127887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726127887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726127887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726127887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726127887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726127887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726127887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726127887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726127887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726127887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726127887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726127887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726127887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726127887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726127887 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718726127887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726128050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726128050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0 " "Elaborated megafunction instantiation \"nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726128249 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0 " "Instantiated megafunction \"nio2_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726128249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726128249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 78 " "Parameter \"WIDTH\" = \"78\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726128249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718726128249 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718726128249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_kuv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_kuv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_kuv " "Found entity 1: shift_taps_kuv" {  } { { "db/shift_taps_kuv.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/shift_taps_kuv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726128436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726128436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1gc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1gc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1gc1 " "Found entity 1: altsyncram_1gc1" {  } { { "db/altsyncram_1gc1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_1gc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718726128590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726128590 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_gfv:auto_generated\|altsyncram_9fc1:altsyncram4\|ram_block7a0 " "Synthesized away node \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_gfv:auto_generated\|altsyncram_9fc1:altsyncram4\|ram_block7a0\"" {  } { { "db/altsyncram_9fc1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_9fc1.tdf" 41 2 0 } } { "db/shift_taps_gfv.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/shift_taps_gfv.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 3554 0 0 } } { "db/ip/nio2_sys/submodules/fpoint_wrapper.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_wrapper.v" 73 0 0 } } { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 122 0 0 } } { "db/ip/nio2_sys/nio2_sys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 240 0 0 } } { "hello_world.bdf" "" { Schematic "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/hello_world.bdf" { { 128 608 1120 480 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718726128880 "|hello_world|nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|altsyncram_9fc1:altsyncram4|ram_block7a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_gfv:auto_generated\|altsyncram_9fc1:altsyncram4\|ram_block7a1 " "Synthesized away node \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_gfv:auto_generated\|altsyncram_9fc1:altsyncram4\|ram_block7a1\"" {  } { { "db/altsyncram_9fc1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_9fc1.tdf" 71 2 0 } } { "db/shift_taps_gfv.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/shift_taps_gfv.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 3554 0 0 } } { "db/ip/nio2_sys/submodules/fpoint_wrapper.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_wrapper.v" 73 0 0 } } { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 122 0 0 } } { "db/ip/nio2_sys/nio2_sys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 240 0 0 } } { "hello_world.bdf" "" { Schematic "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/hello_world.bdf" { { 128 608 1120 480 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718726128880 "|hello_world|nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|altsyncram_9fc1:altsyncram4|ram_block7a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_gfv:auto_generated\|altsyncram_9fc1:altsyncram4\|ram_block7a2 " "Synthesized away node \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_gfv:auto_generated\|altsyncram_9fc1:altsyncram4\|ram_block7a2\"" {  } { { "db/altsyncram_9fc1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_9fc1.tdf" 101 2 0 } } { "db/shift_taps_gfv.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/shift_taps_gfv.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 3554 0 0 } } { "db/ip/nio2_sys/submodules/fpoint_wrapper.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_wrapper.v" 73 0 0 } } { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 122 0 0 } } { "db/ip/nio2_sys/nio2_sys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 240 0 0 } } { "hello_world.bdf" "" { Schematic "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/hello_world.bdf" { { 128 608 1120 480 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718726128880 "|hello_world|nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|altsyncram_9fc1:altsyncram4|ram_block7a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_gfv:auto_generated\|altsyncram_9fc1:altsyncram4\|ram_block7a3 " "Synthesized away node \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_gfv:auto_generated\|altsyncram_9fc1:altsyncram4\|ram_block7a3\"" {  } { { "db/altsyncram_9fc1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_9fc1.tdf" 131 2 0 } } { "db/shift_taps_gfv.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/shift_taps_gfv.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 3554 0 0 } } { "db/ip/nio2_sys/submodules/fpoint_wrapper.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_wrapper.v" 73 0 0 } } { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 122 0 0 } } { "db/ip/nio2_sys/nio2_sys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 240 0 0 } } { "hello_world.bdf" "" { Schematic "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/hello_world.bdf" { { 128 608 1120 480 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718726128880 "|hello_world|nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|altsyncram_9fc1:altsyncram4|ram_block7a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_gfv:auto_generated\|altsyncram_9fc1:altsyncram4\|ram_block7a4 " "Synthesized away node \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_gfv:auto_generated\|altsyncram_9fc1:altsyncram4\|ram_block7a4\"" {  } { { "db/altsyncram_9fc1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_9fc1.tdf" 161 2 0 } } { "db/shift_taps_gfv.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/shift_taps_gfv.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 3554 0 0 } } { "db/ip/nio2_sys/submodules/fpoint_wrapper.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_wrapper.v" 73 0 0 } } { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 122 0 0 } } { "db/ip/nio2_sys/nio2_sys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 240 0 0 } } { "hello_world.bdf" "" { Schematic "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/hello_world.bdf" { { 128 608 1120 480 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718726128880 "|hello_world|nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|altsyncram_9fc1:altsyncram4|ram_block7a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_gfv:auto_generated\|altsyncram_9fc1:altsyncram4\|ram_block7a5 " "Synthesized away node \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_gfv:auto_generated\|altsyncram_9fc1:altsyncram4\|ram_block7a5\"" {  } { { "db/altsyncram_9fc1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_9fc1.tdf" 191 2 0 } } { "db/shift_taps_gfv.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/shift_taps_gfv.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 3554 0 0 } } { "db/ip/nio2_sys/submodules/fpoint_wrapper.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_wrapper.v" 73 0 0 } } { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 122 0 0 } } { "db/ip/nio2_sys/nio2_sys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 240 0 0 } } { "hello_world.bdf" "" { Schematic "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/hello_world.bdf" { { 128 608 1120 480 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718726128880 "|hello_world|nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|altsyncram_9fc1:altsyncram4|ram_block7a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_gfv:auto_generated\|altsyncram_9fc1:altsyncram4\|ram_block7a6 " "Synthesized away node \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_gfv:auto_generated\|altsyncram_9fc1:altsyncram4\|ram_block7a6\"" {  } { { "db/altsyncram_9fc1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_9fc1.tdf" 221 2 0 } } { "db/shift_taps_gfv.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/shift_taps_gfv.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 3554 0 0 } } { "db/ip/nio2_sys/submodules/fpoint_wrapper.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_wrapper.v" 73 0 0 } } { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 122 0 0 } } { "db/ip/nio2_sys/nio2_sys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 240 0 0 } } { "hello_world.bdf" "" { Schematic "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/hello_world.bdf" { { 128 608 1120 480 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718726128880 "|hello_world|nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|altsyncram_9fc1:altsyncram4|ram_block7a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_gfv:auto_generated\|altsyncram_9fc1:altsyncram4\|ram_block7a7 " "Synthesized away node \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_gfv:auto_generated\|altsyncram_9fc1:altsyncram4\|ram_block7a7\"" {  } { { "db/altsyncram_9fc1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_9fc1.tdf" 251 2 0 } } { "db/shift_taps_gfv.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/shift_taps_gfv.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 3554 0 0 } } { "db/ip/nio2_sys/submodules/fpoint_wrapper.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_wrapper.v" 73 0 0 } } { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 122 0 0 } } { "db/ip/nio2_sys/nio2_sys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 240 0 0 } } { "hello_world.bdf" "" { Schematic "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/hello_world.bdf" { { 128 608 1120 480 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718726128880 "|hello_world|nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|altsyncram_9fc1:altsyncram4|ram_block7a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_gfv:auto_generated\|altsyncram_9fc1:altsyncram4\|ram_block7a8 " "Synthesized away node \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_gfv:auto_generated\|altsyncram_9fc1:altsyncram4\|ram_block7a8\"" {  } { { "db/altsyncram_9fc1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_9fc1.tdf" 281 2 0 } } { "db/shift_taps_gfv.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/shift_taps_gfv.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 3554 0 0 } } { "db/ip/nio2_sys/submodules/fpoint_wrapper.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_wrapper.v" 73 0 0 } } { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 122 0 0 } } { "db/ip/nio2_sys/nio2_sys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 240 0 0 } } { "hello_world.bdf" "" { Schematic "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/hello_world.bdf" { { 128 608 1120 480 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718726128880 "|hello_world|nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|altsyncram_9fc1:altsyncram4|ram_block7a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_gfv:auto_generated\|altsyncram_9fc1:altsyncram4\|ram_block7a9 " "Synthesized away node \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_gfv:auto_generated\|altsyncram_9fc1:altsyncram4\|ram_block7a9\"" {  } { { "db/altsyncram_9fc1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_9fc1.tdf" 311 2 0 } } { "db/shift_taps_gfv.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/shift_taps_gfv.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 3554 0 0 } } { "db/ip/nio2_sys/submodules/fpoint_wrapper.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_wrapper.v" 73 0 0 } } { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 122 0 0 } } { "db/ip/nio2_sys/nio2_sys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 240 0 0 } } { "hello_world.bdf" "" { Schematic "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/hello_world.bdf" { { 128 608 1120 480 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718726128880 "|hello_world|nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|altsyncram_9fc1:altsyncram4|ram_block7a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_gfv:auto_generated\|altsyncram_9fc1:altsyncram4\|ram_block7a10 " "Synthesized away node \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_gfv:auto_generated\|altsyncram_9fc1:altsyncram4\|ram_block7a10\"" {  } { { "db/altsyncram_9fc1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_9fc1.tdf" 341 2 0 } } { "db/shift_taps_gfv.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/shift_taps_gfv.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 3554 0 0 } } { "db/ip/nio2_sys/submodules/fpoint_wrapper.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_wrapper.v" 73 0 0 } } { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 122 0 0 } } { "db/ip/nio2_sys/nio2_sys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 240 0 0 } } { "hello_world.bdf" "" { Schematic "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/hello_world.bdf" { { 128 608 1120 480 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718726128880 "|hello_world|nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|altsyncram_9fc1:altsyncram4|ram_block7a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_gfv:auto_generated\|altsyncram_9fc1:altsyncram4\|ram_block7a11 " "Synthesized away node \"nio2_sys:inst\|dma_access:dma_access_0\|fpoint_wrapper:fpadd\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_gfv:auto_generated\|altsyncram_9fc1:altsyncram4\|ram_block7a11\"" {  } { { "db/altsyncram_9fc1.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/altsyncram_9fc1.tdf" 371 2 0 } } { "db/shift_taps_gfv.tdf" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/shift_taps_gfv.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/nio2_sys/submodules/fpoint_qsys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_qsys.v" 3554 0 0 } } { "db/ip/nio2_sys/submodules/fpoint_wrapper.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/fpoint_wrapper.v" 73 0 0 } } { "db/ip/nio2_sys/submodules/dma_access.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/submodules/dma_access.v" 122 0 0 } } { "db/ip/nio2_sys/nio2_sys.v" "" { Text "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/db/ip/nio2_sys/nio2_sys.v" 240 0 0 } } { "hello_world.bdf" "" { Schematic "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/hello_world.bdf" { { 128 608 1120 480 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1718726128880 "|hello_world|nio2_sys:inst|dma_access:dma_access_0|fpoint_wrapper:fpadd|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_gfv:auto_generated|altsyncram_9fc1:altsyncram4|ram_block7a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1718726128880 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1718726128880 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1718726131049 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1718726131049 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1718726131132 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1718726131132 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1718726131132 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1718726131132 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1718726131134 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1718726131152 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_CKE VCC " "Pin \"oDRAM_CKE\" is stuck at VCC" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/hello_world.bdf" { { 360 360 536 376 "oDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718726136519 "|hello_world|oDRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1718726136519 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1333 " "1333 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1718726140051 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726140625 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726141151 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fp_add 16 " "Ignored 16 assignments for entity \"fp_add\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fp_add -sip fp_add.sip -library lib_fp_add " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fp_add -sip fp_add.sip -library lib_fp_add was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1718726141481 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fp_add -sip fp_add.sip -library lib_fp_add " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fp_add -sip fp_add.sip -library lib_fp_add was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1718726141481 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fp_add -sip fp_add.sip -library lib_fp_add " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fp_add -sip fp_add.sip -library lib_fp_add was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1718726141481 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1718726141481 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fp_add_0002 65 " "Ignored 65 assignments for entity \"fp_add_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1718726141481 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fp_mult 16 " "Ignored 16 assignments for entity \"fp_mult\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fp_mult -sip fp_mult.sip -library lib_fp_mult " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fp_mult -sip fp_mult.sip -library lib_fp_mult was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1718726141482 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fp_mult -sip fp_mult.sip -library lib_fp_mult " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fp_mult -sip fp_mult.sip -library lib_fp_mult was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1718726141482 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fp_mult -sip fp_mult.sip -library lib_fp_mult " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fp_mult -sip fp_mult.sip -library lib_fp_mult was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1718726141482 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1718726141482 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fp_mult_0002 65 " "Ignored 65 assignments for entity \"fp_mult_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1718726141482 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/hello_world.map.smsg " "Generated suppressed messages file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/hello_world.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726144177 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "15 0 2 0 0 " "Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718726151281 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718726151281 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1718726151849 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1718726151849 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll:inst2\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1718726151878 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1718726151878 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6528 " "Implemented 6528 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718726152681 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718726152681 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1718726152681 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6100 " "Implemented 6100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718726152681 ""} { "Info" "ICUT_CUT_TM_RAMS" "373 " "Implemented 373 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1718726152681 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1718726152681 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1718726152681 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718726152681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5147 " "Peak virtual memory: 5147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718726152850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 16:55:52 2024 " "Processing ended: Tue Jun 18 16:55:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718726152850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:33 " "Elapsed time: 00:02:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718726152850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718726152850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718726152850 ""}
