Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "prueba_2_asc.v" in library work
Compiling verilog file "prueba_1_asc.v" in library work
Module <prueba_2_asc> compiled
Compiling verilog file "controlador_display.v" in library work
Module <prueba_1_asc> compiled
Compiling verilog file "main.v" in library work
Module <controlador_display> compiled
Module <main> compiled
No errors in compilation
Analysis of file <"main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main> in library <work>.

Analyzing hierarchy for module <controlador_display> in library <work>.

Analyzing hierarchy for module <prueba_1_asc> in library <work> with parameters.
	IDLE = "00000000000000000000000000000000"
	andando = "00000000000000000000000000000001"
	divider = "00000010111110101111000010000000"
	en_piso = "00000101111101011110000100000000"
	minus_one = "00"
	one = "01"
	three = "11"
	two = "10"

Analyzing hierarchy for module <prueba_2_asc> in library <work> with parameters.
	IDLE = "00000000000000000000000000000000"
	andando = "00000000000000000000000000000001"
	divider = "00000010111110101111000010000000"
	en_piso = "00000101111101011110000100000000"
	minus_one = "00"
	one = "01"
	three = "11"
	two = "10"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main>.
Module <main> is correct for synthesis.
 
Analyzing module <controlador_display> in library <work>.
Module <controlador_display> is correct for synthesis.
 
Analyzing module <prueba_1_asc> in library <work>.
	IDLE = 32'sb00000000000000000000000000000000
	andando = 32'sb00000000000000000000000000000001
	divider = 32'sb00000010111110101111000010000000
	en_piso = 32'sb00000101111101011110000100000000
	minus_one = 2'b00
	one = 2'b01
	three = 2'b11
	two = 2'b10
Module <prueba_1_asc> is correct for synthesis.
 
Analyzing module <prueba_2_asc> in library <work>.
	IDLE = 32'sb00000000000000000000000000000000
	andando = 32'sb00000000000000000000000000000001
	divider = 32'sb00000010111110101111000010000000
	en_piso = 32'sb00000101111101011110000100000000
	minus_one = 2'b00
	one = 2'b01
	three = 2'b11
	two = 2'b10
Module <prueba_2_asc> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <controlador_display>.
    Related source file is "controlador_display.v".
    Found 8-bit register for signal <seg>.
    Found 4-bit register for signal <an_temp>.
    Found 16-bit comparator greatequal for signal <an_temp$cmp_ge0000> created at line 51.
    Found 16-bit comparator lessequal for signal <an_temp$cmp_le0000> created at line 63.
    Found 16-bit comparator lessequal for signal <an_temp$cmp_le0001> created at line 59.
    Found 16-bit comparator lessequal for signal <an_temp$cmp_le0002> created at line 55.
    Found 16-bit up counter for signal <disp_ctr>.
    Found 7-bit register for signal <sseg>.
    Found 2-bit comparator greater for signal <sseg$cmp_gt0000> created at line 53.
    Found 2-bit comparator greater for signal <sseg$cmp_gt0001> created at line 61.
    Summary:
	inferred   1 Counter(s).
	inferred  19 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <controlador_display> synthesized.


Synthesizing Unit <prueba_1_asc>.
    Related source file is "prueba_1_asc.v".
WARNING:Xst:1780 - Signal <last_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_nuevo                 (rising_edge)        |
    | Clock enable       | state$not0000             (positive)           |
    | Power Up State     | 01                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit register for signal <direccion>.
    Found 1-bit register for signal <puertas_abiertas>.
    Found 1-bit register for signal <clk_nuevo>.
    Found 34-bit up counter for signal <ctr_en_piso>.
    Found 34-bit up counter for signal <disp_ctr>.
    Found 2-bit comparator greater for signal <state$cmp_gt0000> created at line 73.
    Found 2-bit comparator less for signal <state$cmp_lt0000> created at line 80.
    Found 1-bit register for signal <state_andando>.
    Found 2-bit comparator equal for signal <state_andando$cmp_eq0000> created at line 127.
    Found 2-bit comparator not equal for signal <state_andando$cmp_ne0000> created at line 141.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <prueba_1_asc> synthesized.


Synthesizing Unit <prueba_2_asc>.
    Related source file is "prueba_2_asc.v".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_nuevo                 (rising_edge)        |
    | Power Up State     | 11                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <last_state>.
    Found 2-bit register for signal <direccion>.
    Found 1-bit register for signal <puertas_abiertas>.
    Found 1-bit register for signal <clk_nuevo>.
    Found 34-bit up counter for signal <ctr_en_piso>.
    Found 34-bit up counter for signal <disp_ctr>.
    Found 4-bit register for signal <last_state>.
    Found 1-bit register for signal <state_andando>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   9 D-type flip-flop(s).
Unit <prueba_2_asc> synthesized.


Synthesizing Unit <main>.
    Related source file is "main.v".
WARNING:Xst:647 - Input <sw<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 5
 16-bit up counter                                     : 1
 34-bit up counter                                     : 4
# Registers                                            : 12
 1-bit register                                        : 6
 2-bit register                                        : 2
 4-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 10
 16-bit comparator greatequal                          : 1
 16-bit comparator lessequal                           : 3
 2-bit comparator equal                                : 1
 2-bit comparator greater                              : 3
 2-bit comparator less                                 : 1
 2-bit comparator not equal                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <prueba_2_asc/state/FSM> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 11    | 11
 01    | 01
 00    | 00
 10    | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <prueba_1_asc/state/FSM> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 01    | 00
 00    | 01
 10    | 10
 11    | 11
-------------------
INFO:Xst:2261 - The FF/Latch <sseg_3> in Unit <controlador_display> is equivalent to the following 3 FFs/Latches, which will be removed : <sseg_4> <sseg_5> <sseg_6> 
WARNING:Xst:1710 - FF/Latch <sseg_3> (without init value) has a constant value of 0 in block <controlador_display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <sseg<6:3>> (without init value) have a constant value of 0 in block <controlador_display>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Counters                                             : 5
 16-bit up counter                                     : 1
 34-bit up counter                                     : 4
# Registers                                            : 29
 Flip-Flops                                            : 29
# Comparators                                          : 10
 16-bit comparator greatequal                          : 1
 16-bit comparator lessequal                           : 3
 2-bit comparator equal                                : 1
 2-bit comparator greater                              : 3
 2-bit comparator less                                 : 1
 2-bit comparator not equal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <seg_5> in Unit <controlador_display> is equivalent to the following FF/Latch, which will be removed : <seg_7> 
INFO:Xst:2261 - The FF/Latch <seg_0> in Unit <controlador_display> is equivalent to the following FF/Latch, which will be removed : <seg_3> 

Optimizing unit <main> ...

Optimizing unit <controlador_display> ...
WARNING:Xst:1710 - FF/Latch <seg_5> (without init value) has a constant value of 1 in block <controlador_display>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <prueba_1_asc> ...

Optimizing unit <prueba_2_asc> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 15.
FlipFlop prueba_2_asc/state_andando has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 183
 Flip-Flops                                            : 183

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 29

Cell Usage :
# BELS                             : 640
#      GND                         : 1
#      INV                         : 19
#      LUT1                        : 153
#      LUT2                        : 32
#      LUT2_L                      : 2
#      LUT3                        : 12
#      LUT3_L                      : 1
#      LUT4                        : 50
#      LUT4_L                      : 1
#      MUXCY                       : 212
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 152
# FlipFlops/Latches                : 183
#      FD                          : 29
#      FDE                         : 7
#      FDR                         : 3
#      FDRE                        : 137
#      FDS                         : 4
#      FDSE                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 2
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      140  out of    960    14%  
 Number of Slice Flip Flops:            183  out of   1920     9%  
 Number of 4 input LUTs:                270  out of   1920    14%  
 Number of IOs:                          29
 Number of bonded IOBs:                  23  out of     83    27%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)            | Load  |
-----------------------------------+----------------------------------+-------+
clk                                | BUFGP                            | 171   |
prueba_1_asc/clk_nuevo             | NONE(prueba_1_asc/state_FSM_FFd2)| 4     |
prueba_2_asc/clk_nuevo             | NONE(prueba_2_asc/state_FSM_FFd2)| 8     |
-----------------------------------+----------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.894ns (Maximum Frequency: 145.054MHz)
   Minimum input arrival time before clock: 5.037ns
   Maximum output required time after clock: 5.693ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.894ns (frequency: 145.054MHz)
  Total number of paths / destination ports: 8464 / 459
-------------------------------------------------------------------------
Delay:               6.894ns (Levels of Logic = 4)
  Source:            prueba_2_asc/state_andando_1 (FF)
  Destination:       prueba_2_asc/ctr_en_piso_33 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: prueba_2_asc/state_andando_1 to prueba_2_asc/ctr_en_piso_33
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              35   0.591   1.267  prueba_2_asc/state_andando_1 (prueba_2_asc/state_andando_1)
     LUT4:I3->O            1   0.704   0.000  prueba_2_asc/puertas_abiertas_mux00001_wg_lut<7> (prueba_2_asc/puertas_abiertas_mux00001_wg_lut<7>)
     MUXCY:S->O            1   0.464   0.000  prueba_2_asc/puertas_abiertas_mux00001_wg_cy<7> (prueba_2_asc/puertas_abiertas_mux00001_wg_cy<7>)
     MUXCY:CI->O           3   0.459   0.531  prueba_2_asc/puertas_abiertas_mux00001_wg_cy<8> (prueba_2_asc/puertas_abiertas_mux00001_wg_cy<8>)
     INV:I->O             34   0.704   1.263  prueba_2_asc/ctr_en_piso_and00001_INV_0 (prueba_2_asc/ctr_en_piso_and0000)
     FDRE:R                    0.911          prueba_2_asc/ctr_en_piso_0
    ----------------------------------------
    Total                      6.894ns (3.833ns logic, 3.061ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'prueba_1_asc/clk_nuevo'
  Clock period: 3.214ns (frequency: 311.139MHz)
  Total number of paths / destination ports: 11 / 6
-------------------------------------------------------------------------
Delay:               3.214ns (Levels of Logic = 1)
  Source:            prueba_1_asc/state_FSM_FFd1 (FF)
  Destination:       prueba_1_asc/state_FSM_FFd2 (FF)
  Source Clock:      prueba_1_asc/clk_nuevo rising
  Destination Clock: prueba_1_asc/clk_nuevo rising

  Data Path: prueba_1_asc/state_FSM_FFd1 to prueba_1_asc/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.591   0.917  prueba_1_asc/state_FSM_FFd1 (prueba_1_asc/state_FSM_FFd1)
     LUT4:I2->O            2   0.704   0.447  prueba_1_asc/state_not00011 (prueba_1_asc/state_not0001)
     FDE:CE                    0.555          prueba_1_asc/state_FSM_FFd1
    ----------------------------------------
    Total                      3.214ns (1.850ns logic, 1.364ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'prueba_2_asc/clk_nuevo'
  Clock period: 3.493ns (frequency: 286.287MHz)
  Total number of paths / destination ports: 34 / 11
-------------------------------------------------------------------------
Delay:               3.493ns (Levels of Logic = 2)
  Source:            prueba_2_asc/last_state_1 (FF)
  Destination:       prueba_2_asc/state_FSM_FFd1 (FF)
  Source Clock:      prueba_2_asc/clk_nuevo rising
  Destination Clock: prueba_2_asc/clk_nuevo rising

  Data Path: prueba_2_asc/last_state_1 to prueba_2_asc/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.591   0.762  prueba_2_asc/last_state_1 (prueba_2_asc/last_state_1)
     LUT2:I0->O            1   0.704   0.424  prueba_2_asc/state_FSM_FFd1-In_SW0 (N0)
     LUT4:I3->O            1   0.704   0.000  prueba_2_asc/state_FSM_FFd1-In (prueba_2_asc/state_FSM_FFd1-In)
     FD:D                      0.308          prueba_2_asc/state_FSM_FFd1
    ----------------------------------------
    Total                      3.493ns (2.307ns logic, 1.186ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'prueba_1_asc/clk_nuevo'
  Total number of paths / destination ports: 11 / 6
-------------------------------------------------------------------------
Offset:              3.636ns (Levels of Logic = 2)
  Source:            sw<0> (PAD)
  Destination:       prueba_1_asc/state_FSM_FFd2 (FF)
  Destination Clock: prueba_1_asc/clk_nuevo rising

  Data Path: sw<0> to prueba_1_asc/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.712  sw_0_IBUF (sw_0_IBUF)
     LUT4:I1->O            2   0.704   0.447  prueba_1_asc/state_not00011 (prueba_1_asc/state_not0001)
     FDE:CE                    0.555          prueba_1_asc/state_FSM_FFd1
    ----------------------------------------
    Total                      3.636ns (2.477ns logic, 1.159ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              5.037ns (Levels of Logic = 4)
  Source:            sw<1> (PAD)
  Destination:       prueba_1_asc/puertas_abiertas (FF)
  Destination Clock: clk rising

  Data Path: sw<1> to prueba_1_asc/puertas_abiertas
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.673  sw_1_IBUF (sw_1_IBUF)
     LUT4:I3->O            2   0.704   0.622  prueba_1_asc/state_andando_cmp_eq000021 (prueba_1_asc/state_andando_cmp_eq0000)
     LUT3_L:I0->LO         1   0.704   0.104  prueba_1_asc/puertas_abiertas_mux0000_SW0 (N22)
     LUT4:I3->O            1   0.704   0.000  prueba_1_asc/puertas_abiertas_mux0000 (prueba_1_asc/puertas_abiertas_mux0000)
     FD:D                      0.308          prueba_1_asc/puertas_abiertas
    ----------------------------------------
    Total                      5.037ns (3.638ns logic, 1.399ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              5.653ns (Levels of Logic = 2)
  Source:            prueba_2_asc/puertas_abiertas (FF)
  Destination:       leds<4> (PAD)
  Source Clock:      clk rising

  Data Path: prueba_2_asc/puertas_abiertas to leds<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.591   0.666  prueba_2_asc/puertas_abiertas (prueba_2_asc/puertas_abiertas)
     LUT2:I1->O            1   0.704   0.420  leds_4_mux00001 (leds_4_OBUF)
     OBUF:I->O                 3.272          leds_4_OBUF (leds<4>)
    ----------------------------------------
    Total                      5.653ns (4.567ns logic, 1.086ns route)
                                       (80.8% logic, 19.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'prueba_2_asc/clk_nuevo'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.693ns (Levels of Logic = 2)
  Source:            prueba_2_asc/direccion_1 (FF)
  Destination:       leds<4> (PAD)
  Source Clock:      prueba_2_asc/clk_nuevo rising

  Data Path: prueba_2_asc/direccion_1 to leds<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.591   0.706  prueba_2_asc/direccion_1 (prueba_2_asc/direccion_1)
     LUT2:I0->O            1   0.704   0.420  leds_4_mux00001 (leds_4_OBUF)
     OBUF:I->O                 3.272          leds_4_OBUF (leds<4>)
    ----------------------------------------
    Total                      5.693ns (4.567ns logic, 1.126ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'prueba_1_asc/clk_nuevo'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.582ns (Levels of Logic = 2)
  Source:            prueba_1_asc/direccion_1 (FF)
  Destination:       leds<1> (PAD)
  Source Clock:      prueba_1_asc/clk_nuevo rising

  Data Path: prueba_1_asc/direccion_1 to leds<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.595  prueba_1_asc/direccion_1 (prueba_1_asc/direccion_1)
     LUT2:I0->O            1   0.704   0.420  leds_1_mux00001 (leds_1_OBUF)
     OBUF:I->O                 3.272          leds_1_OBUF (leds<1>)
    ----------------------------------------
    Total                      5.582ns (4.567ns logic, 1.015ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.33 secs
 
--> 

Total memory usage is 264108 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    4 (   0 filtered)

