

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Tue Oct 21 14:52:39 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.838 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|      21|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      21|      65|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_done         |   9|          2|    1|          2|
    |ap_return_0     |   9|          2|    9|         18|
    |ap_return_1     |   9|          2|    9|         18|
    |ap_return_2     |   9|          2|    1|          2|
    |h0_c1_blk_n     |   9|          2|    1|          2|
    |phase_c1_blk_n  |   9|          2|    1|          2|
    |w0_c1_blk_n     |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  63|         14|   23|         46|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+---+----+-----+-----------+
    |       Name       | FF| LUT| Bits| Const Bits|
    +------------------+---+----+-----+-----------+
    |ap_CS_fsm         |  1|   0|    1|          0|
    |ap_done_reg       |  1|   0|    1|          0|
    |ap_return_0_preg  |  9|   0|    9|          0|
    |ap_return_1_preg  |  9|   0|    9|          0|
    |ap_return_2_preg  |  1|   0|    1|          0|
    +------------------+---+----+-----+-----------+
    |Total             | 21|   0|   21|          0|
    +------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_return_0              |  out|    9|  ap_ctrl_hs|    entry_proc|  return value|
|ap_return_1              |  out|    9|  ap_ctrl_hs|    entry_proc|  return value|
|ap_return_2              |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|p_read                   |   in|    9|     ap_none|        p_read|        scalar|
|h0_c1_din                |  out|    9|     ap_fifo|         h0_c1|       pointer|
|h0_c1_num_data_valid     |   in|    2|     ap_fifo|         h0_c1|       pointer|
|h0_c1_fifo_cap           |   in|    2|     ap_fifo|         h0_c1|       pointer|
|h0_c1_full_n             |   in|    1|     ap_fifo|         h0_c1|       pointer|
|h0_c1_write              |  out|    1|     ap_fifo|         h0_c1|       pointer|
|p_read1                  |   in|    9|     ap_none|       p_read1|        scalar|
|w0_c1_din                |  out|    9|     ap_fifo|         w0_c1|       pointer|
|w0_c1_num_data_valid     |   in|    2|     ap_fifo|         w0_c1|       pointer|
|w0_c1_fifo_cap           |   in|    2|     ap_fifo|         w0_c1|       pointer|
|w0_c1_full_n             |   in|    1|     ap_fifo|         w0_c1|       pointer|
|w0_c1_write              |  out|    1|     ap_fifo|         w0_c1|       pointer|
|p_read2                  |   in|    1|     ap_none|       p_read2|        scalar|
|phase_c1_din             |  out|    1|     ap_fifo|      phase_c1|       pointer|
|phase_c1_num_data_valid  |   in|    2|     ap_fifo|      phase_c1|       pointer|
|phase_c1_fifo_cap        |   in|    2|     ap_fifo|      phase_c1|       pointer|
|phase_c1_full_n          |   in|    1|     ap_fifo|      phase_c1|       pointer|
|phase_c1_write           |  out|    1|     ap_fifo|      phase_c1|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

