{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644862230272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644862230272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 14 23:40:30 2022 " "Processing started: Mon Feb 14 23:40:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644862230272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644862230272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SM_2300_Task5 -c SM_2300_Task5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SM_2300_Task5 -c SM_2300_Task5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644862230272 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644862232141 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644862232141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_2300_task5_final.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_2300_task5_final.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM_2300_Task5_final " "Found entity 1: SM_2300_Task5_final" {  } { { "SM_2300_Task5_final.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_final.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644862238812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644862238812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cs2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cs2 " "Found entity 1: cs2" {  } { { "cs2.bdf" "" { Schematic "F:/eyrc_2k21/SM_2300_Task5/cs2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644862238812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644862238812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_2300_task5_color_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_2300_task5_color_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM_2300_Task5_color_detection " "Found entity 1: SM_2300_Task5_color_detection" {  } { { "SM_2300_Task5_color_detection.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_color_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644862238812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644862238812 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SM_2300_Task5_adc_control.v(1324) " "Verilog HDL information at SM_2300_Task5_adc_control.v(1324): always construct contains both blocking and non-blocking assignments" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 1324 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1644862238812 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s S SM_2300_Task5_adc_control.v(1098) " "Verilog HDL Declaration information at SM_2300_Task5_adc_control.v(1098): object \"s\" differs only in case from object \"S\" in the same scope" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 1098 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644862238812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_2300_task5_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_2300_task5_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM_2300_Task5_adc_control " "Found entity 1: SM_2300_Task5_adc_control" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644862238812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644862238812 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SM_2300_Task5_uart.v(264) " "Verilog HDL information at SM_2300_Task5_uart.v(264): always construct contains both blocking and non-blocking assignments" {  } { { "SM_2300_Task5_uart.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_uart.v" 264 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1644862238812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_2300_task5_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_2300_task5_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM_2300_Task5_uart " "Found entity 1: SM_2300_Task5_uart" {  } { { "SM_2300_Task5_uart.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_uart.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644862238812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644862238812 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SM_2300_Task5_final " "Elaborating entity \"SM_2300_Task5_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644862238894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM_2300_Task5_adc_control SM_2300_Task5_adc_control:b2v_inst " "Elaborating entity \"SM_2300_Task5_adc_control\" for hierarchy \"SM_2300_Task5_adc_control:b2v_inst\"" {  } { { "SM_2300_Task5_final.v" "b2v_inst" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_final.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644862239019 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pwm_temp SM_2300_Task5_adc_control.v(57) " "Verilog HDL or VHDL warning at SM_2300_Task5_adc_control.v(57): object \"pwm_temp\" assigned a value but never read" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev_node SM_2300_Task5_adc_control.v(1363) " "Verilog HDL or VHDL warning at SM_2300_Task5_adc_control.v(1363): object \"prev_node\" assigned a value but never read" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 1363 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "target_node SM_2300_Task5_adc_control.v(1365) " "Verilog HDL or VHDL warning at SM_2300_Task5_adc_control.v(1365): object \"target_node\" assigned a value but never read" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 1365 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task5_adc_control.v(69) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(69): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_2300_Task5_adc_control.v(76) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(76): truncated value with size 32 to match size of target (1)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SM_2300_Task5_adc_control.v(91) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(91): truncated value with size 32 to match size of target (2)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task5_adc_control.v(98) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(98): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SM_2300_Task5_adc_control.v(236) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(236): truncated value with size 32 to match size of target (16)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_2300_Task5_adc_control.v(252) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(252): truncated value with size 32 to match size of target (1)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_2300_Task5_adc_control.v(253) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(253): truncated value with size 32 to match size of target (1)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM_2300_Task5_adc_control.v(254) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(254): truncated value with size 32 to match size of target (1)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 SM_2300_Task5_adc_control.v(266) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(266): truncated value with size 32 to match size of target (24)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task5_adc_control.v(1073) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(1073): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 1073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task5_adc_control.v(1075) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(1075): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 1075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task5_adc_control.v(501) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(501): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task5_adc_control.v(508) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(508): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task5_adc_control.v(507) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(507): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 SM_2300_Task5_adc_control.v(647) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(647): truncated value with size 7 to match size of target (6)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 SM_2300_Task5_adc_control.v(446) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(446): truncated value with size 7 to match size of target (6)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task5_adc_control.v(441) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(441): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task5_adc_control.v(459) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(459): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task5_adc_control.v(687) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(687): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SM_2300_Task5_adc_control.v(1231) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(1231): truncated value with size 32 to match size of target (21)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 1231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task5_adc_control.v(913) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(913): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task5_adc_control.v(942) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(942): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SM_2300_Task5_adc_control.v(1084) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(1084): truncated value with size 32 to match size of target (5)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 1084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 SM_2300_Task5_adc_control.v(1133) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(1133): truncated value with size 8 to match size of target (7)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 1133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 SM_2300_Task5_adc_control.v(1136) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(1136): truncated value with size 8 to match size of target (7)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 1136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task5_adc_control.v(1128) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(1128): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 1128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task5_adc_control.v(807) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(807): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 SM_2300_Task5_adc_control.v(816) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(816): truncated value with size 7 to match size of target (6)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 SM_2300_Task5_adc_control.v(752) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(752): truncated value with size 7 to match size of target (6)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task5_adc_control.v(747) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(747): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task5_adc_control.v(765) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(765): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM_2300_Task5_adc_control.v(856) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(856): truncated value with size 32 to match size of target (7)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SM_2300_Task5_adc_control.v(1264) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(1264): truncated value with size 32 to match size of target (21)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 1264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SM_2300_Task5_adc_control.v(1280) " "Verilog HDL assignment warning at SM_2300_Task5_adc_control.v(1280): truncated value with size 32 to match size of target (21)" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 1280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_adc_control"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cost " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cost\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "s " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"s\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dir " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dir\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM_2300_Task5_color_detection SM_2300_Task5_color_detection:b2v_inst2 " "Elaborating entity \"SM_2300_Task5_color_detection\" for hierarchy \"SM_2300_Task5_color_detection:b2v_inst2\"" {  } { { "SM_2300_Task5_final.v" "b2v_inst2" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_final.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SM_2300_Task5_color_detection.v(54) " "Verilog HDL assignment warning at SM_2300_Task5_color_detection.v(54): truncated value with size 32 to match size of target (5)" {  } { { "SM_2300_Task5_color_detection.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_color_detection.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_color_detection"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SM_2300_Task5_color_detection.v(74) " "Verilog HDL assignment warning at SM_2300_Task5_color_detection.v(74): truncated value with size 32 to match size of target (21)" {  } { { "SM_2300_Task5_color_detection.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_color_detection.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_color_detection"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SM_2300_Task5_color_detection.v(83) " "Verilog HDL assignment warning at SM_2300_Task5_color_detection.v(83): truncated value with size 32 to match size of target (2)" {  } { { "SM_2300_Task5_color_detection.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_color_detection.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_color_detection"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SM_2300_Task5_color_detection.v(89) " "Verilog HDL assignment warning at SM_2300_Task5_color_detection.v(89): truncated value with size 32 to match size of target (21)" {  } { { "SM_2300_Task5_color_detection.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_color_detection.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_color_detection"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SM_2300_Task5_color_detection.v(103) " "Verilog HDL assignment warning at SM_2300_Task5_color_detection.v(103): truncated value with size 32 to match size of target (21)" {  } { { "SM_2300_Task5_color_detection.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_color_detection.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_color_detection"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SM_2300_Task5_color_detection.v(116) " "Verilog HDL assignment warning at SM_2300_Task5_color_detection.v(116): truncated value with size 32 to match size of target (21)" {  } { { "SM_2300_Task5_color_detection.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_color_detection.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_color_detection"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SM_2300_Task5_color_detection.v(129) " "Verilog HDL assignment warning at SM_2300_Task5_color_detection.v(129): truncated value with size 32 to match size of target (21)" {  } { { "SM_2300_Task5_color_detection.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_color_detection.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_color_detection"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM_2300_Task5_uart SM_2300_Task5_uart:b2v_inst3 " "Elaborating entity \"SM_2300_Task5_uart\" for hierarchy \"SM_2300_Task5_uart:b2v_inst3\"" {  } { { "SM_2300_Task5_final.v" "b2v_inst3" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_final.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state SM_2300_Task5_uart.v(92) " "Verilog HDL or VHDL warning at SM_2300_Task5_uart.v(92): object \"state\" assigned a value but never read" {  } { { "SM_2300_Task5_uart.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_uart.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "red_flag SM_2300_Task5_uart.v(222) " "Verilog HDL or VHDL warning at SM_2300_Task5_uart.v(222): object \"red_flag\" assigned a value but never read" {  } { { "SM_2300_Task5_uart.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_uart.v" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green_flag SM_2300_Task5_uart.v(223) " "Verilog HDL or VHDL warning at SM_2300_Task5_uart.v(223): object \"green_flag\" assigned a value but never read" {  } { { "SM_2300_Task5_uart.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_uart.v" 223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue_flag SM_2300_Task5_uart.v(224) " "Verilog HDL or VHDL warning at SM_2300_Task5_uart.v(224): object \"blue_flag\" assigned a value but never read" {  } { { "SM_2300_Task5_uart.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_uart.v" 224 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM_2300_Task5_uart.v(116) " "Verilog HDL assignment warning at SM_2300_Task5_uart.v(116): truncated value with size 32 to match size of target (9)" {  } { { "SM_2300_Task5_uart.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_uart.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SM_2300_Task5_uart.v(134) " "Verilog HDL assignment warning at SM_2300_Task5_uart.v(134): truncated value with size 32 to match size of target (5)" {  } { { "SM_2300_Task5_uart.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_uart.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM_2300_Task5_uart.v(138) " "Verilog HDL assignment warning at SM_2300_Task5_uart.v(138): truncated value with size 32 to match size of target (4)" {  } { { "SM_2300_Task5_uart.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_uart.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SM_2300_Task5_uart.v(245) " "Verilog HDL assignment warning at SM_2300_Task5_uart.v(245): truncated value with size 32 to match size of target (21)" {  } { { "SM_2300_Task5_uart.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_uart.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 SM_2300_Task5_uart.v(1427) " "Verilog HDL assignment warning at SM_2300_Task5_uart.v(1427): truncated value with size 32 to match size of target (24)" {  } { { "SM_2300_Task5_uart.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_uart.v" 1427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_uart"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "red_on1 SM_2300_Task5_uart.v(9) " "Output port \"red_on1\" at SM_2300_Task5_uart.v(9) has no driver" {  } { { "SM_2300_Task5_uart.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_uart.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_uart"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "red_on2 SM_2300_Task5_uart.v(10) " "Output port \"red_on2\" at SM_2300_Task5_uart.v(10) has no driver" {  } { { "SM_2300_Task5_uart.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_uart.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_uart"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "green_on2 SM_2300_Task5_uart.v(10) " "Output port \"green_on2\" at SM_2300_Task5_uart.v(10) has no driver" {  } { { "SM_2300_Task5_uart.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_uart.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_uart"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "red_on3 SM_2300_Task5_uart.v(11) " "Output port \"red_on3\" at SM_2300_Task5_uart.v(11) has no driver" {  } { { "SM_2300_Task5_uart.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_uart.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_uart"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "green_on3 SM_2300_Task5_uart.v(11) " "Output port \"green_on3\" at SM_2300_Task5_uart.v(11) has no driver" {  } { { "SM_2300_Task5_uart.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_uart.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644862239306 "|SM_2300_Task5_uart"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "SM_2300_Task5_adc_control:b2v_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SM_2300_Task5_adc_control:b2v_inst\|Mult0\"" {  } { { "SM_2300_Task5_adc_control.v" "Mult0" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 244 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1644862274708 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SM_2300_Task5_adc_control:b2v_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SM_2300_Task5_adc_control:b2v_inst\|Div0\"" {  } { { "SM_2300_Task5_adc_control.v" "Div0" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 244 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1644862274708 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1644862274708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SM_2300_Task5_adc_control:b2v_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SM_2300_Task5_adc_control:b2v_inst\|lpm_mult:Mult0\"" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 244 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644862274916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SM_2300_Task5_adc_control:b2v_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"SM_2300_Task5_adc_control:b2v_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644862274916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644862274916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644862274916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644862274916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644862274916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644862274916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644862274916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644862274916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644862274916 ""}  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 244 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644862274916 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SM_2300_Task5_adc_control:b2v_inst\|lpm_mult:Mult0\|multcore:mult_core SM_2300_Task5_adc_control:b2v_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SM_2300_Task5_adc_control:b2v_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"SM_2300_Task5_adc_control:b2v_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644862274994 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SM_2300_Task5_adc_control:b2v_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder SM_2300_Task5_adc_control:b2v_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SM_2300_Task5_adc_control:b2v_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"SM_2300_Task5_adc_control:b2v_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644862275041 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SM_2300_Task5_adc_control:b2v_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] SM_2300_Task5_adc_control:b2v_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SM_2300_Task5_adc_control:b2v_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"SM_2300_Task5_adc_control:b2v_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644862275080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "F:/eyrc_2k21/SM_2300_Task5/db/add_sub_kgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644862275127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644862275127 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SM_2300_Task5_adc_control:b2v_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add SM_2300_Task5_adc_control:b2v_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SM_2300_Task5_adc_control:b2v_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"SM_2300_Task5_adc_control:b2v_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644862275191 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SM_2300_Task5_adc_control:b2v_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] SM_2300_Task5_adc_control:b2v_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SM_2300_Task5_adc_control:b2v_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"SM_2300_Task5_adc_control:b2v_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644862275207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "F:/eyrc_2k21/SM_2300_Task5/db/add_sub_ogh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644862275238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644862275238 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SM_2300_Task5_adc_control:b2v_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs SM_2300_Task5_adc_control:b2v_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SM_2300_Task5_adc_control:b2v_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"SM_2300_Task5_adc_control:b2v_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644862275285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SM_2300_Task5_adc_control:b2v_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"SM_2300_Task5_adc_control:b2v_inst\|lpm_divide:Div0\"" {  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 244 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644862275347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SM_2300_Task5_adc_control:b2v_inst\|lpm_divide:Div0 " "Instantiated megafunction \"SM_2300_Task5_adc_control:b2v_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 23 " "Parameter \"LPM_WIDTHN\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644862275347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644862275347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644862275347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644862275347 ""}  } { { "SM_2300_Task5_adc_control.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_adc_control.v" 244 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644862275347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "F:/eyrc_2k21/SM_2300_Task5/db/lpm_divide_ikm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644862275379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644862275379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "F:/eyrc_2k21/SM_2300_Task5/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644862275410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644862275410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "F:/eyrc_2k21/SM_2300_Task5/db/alt_u_div_8af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644862275457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644862275457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "F:/eyrc_2k21/SM_2300_Task5/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644862275550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644862275550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "F:/eyrc_2k21/SM_2300_Task5/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644862275582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644862275582 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1644862277185 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "EA2 GND " "Pin \"EA2\" is stuck at GND" {  } { { "SM_2300_Task5_final.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_final.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644862288151 "|SM_2300_Task5_final|EA2"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp_S1 GND " "Pin \"temp_S1\" is stuck at GND" {  } { { "SM_2300_Task5_final.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_final.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644862288151 "|SM_2300_Task5_final|temp_S1"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_on1 GND " "Pin \"red_on1\" is stuck at GND" {  } { { "SM_2300_Task5_final.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_final.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644862288151 "|SM_2300_Task5_final|red_on1"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_on2 GND " "Pin \"red_on2\" is stuck at GND" {  } { { "SM_2300_Task5_final.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_final.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644862288151 "|SM_2300_Task5_final|red_on2"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_on3 GND " "Pin \"red_on3\" is stuck at GND" {  } { { "SM_2300_Task5_final.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_final.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644862288151 "|SM_2300_Task5_final|red_on3"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_on2 GND " "Pin \"green_on2\" is stuck at GND" {  } { { "SM_2300_Task5_final.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_final.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644862288151 "|SM_2300_Task5_final|green_on2"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_on3 GND " "Pin \"green_on3\" is stuck at GND" {  } { { "SM_2300_Task5_final.v" "" { Text "F:/eyrc_2k21/SM_2300_Task5/SM_2300_Task5_final.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644862288151 "|SM_2300_Task5_final|green_on3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1644862288151 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1644862288607 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644862302053 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/eyrc_2k21/SM_2300_Task5/output_files/SM_2300_Task5.map.smsg " "Generated suppressed messages file F:/eyrc_2k21/SM_2300_Task5/output_files/SM_2300_Task5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644862302412 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1644862302927 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644862302927 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16926 " "Implemented 16926 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1644862303678 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1644862303678 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16900 " "Implemented 16900 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1644862303678 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1644862303678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644862303730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 14 23:41:43 2022 " "Processing ended: Mon Feb 14 23:41:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644862303730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644862303730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:22 " "Total CPU time (on all processors): 00:01:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644862303730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644862303730 ""}
