Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Sep 26 17:31:54 2017
| Host         : DESKTOP-MH2MRKQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file io_demo_timing_summary_routed.rpt -rpx io_demo_timing_summary_routed.rpx
| Design       : io_demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.708        0.000                      0                  629        0.106        0.000                      0                  629        4.020        0.000                       0                   295  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.708        0.000                      0                  629        0.106        0.000                      0                  629        4.020        0.000                       0                   295  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.901ns  (logic 3.485ns (44.108%)  route 4.416ns (55.892%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.700     5.302    keyb/clock_IBUF_BUFG
    SLICE_X84Y121        FDRE                                         r  keyb/keyb_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        FDRE (Prop_fdre_C_Q)         0.518     5.820 f  keyb/keyb_char_reg[1]/Q
                         net (fo=11, routed)          0.900     6.720    keyb/keyb_char[1]
    SLICE_X83Y119        LUT4 (Prop_lut4_I2_O)        0.153     6.873 f  keyb/count1_carry__3_i_7/O
                         net (fo=1, routed)           0.429     7.302    keyb/count1_carry__3_i_7_n_0
    SLICE_X86Y119        LUT6 (Prop_lut6_I5_O)        0.327     7.629 r  keyb/count1_carry__3_i_1/O
                         net (fo=28, routed)          0.503     8.132    keyb/count_reg[0]_0
    SLICE_X82Y119        LUT6 (Prop_lut6_I0_O)        0.124     8.256 r  keyb/count1_carry_i_11/O
                         net (fo=3, routed)           0.456     8.712    keyb/count1_carry_i_11_n_0
    SLICE_X86Y119        LUT3 (Prop_lut3_I2_O)        0.124     8.836 r  keyb/count1_carry_i_1/O
                         net (fo=1, routed)           0.495     9.331    sound/keyb_char_reg[15]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.926 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.926    sound/count1_carry_n_0
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.043 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.043    sound/count1_carry__0_n_0
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.160 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.160    sound/count1_carry__1_n_0
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.277 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.277    sound/count1_carry__2_n_0
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.600 r  sound/count1_carry__3/O[1]
                         net (fo=2, routed)           0.582    11.182    sound/count1[18]
    SLICE_X86Y122        LUT4 (Prop_lut4_I2_O)        0.306    11.488 r  sound/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.488    sound/count0_carry__1_i_7_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.038 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.038    sound/count0_carry__1_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.152 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.051    13.203    sound/clear
    SLICE_X85Y118        FDRE                                         r  sound/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.584    15.006    sound/clk
    SLICE_X85Y118        FDRE                                         r  sound/count_reg[0]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X85Y118        FDRE (Setup_fdre_C_R)       -0.335    14.911    sound/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -13.203    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.901ns  (logic 3.485ns (44.108%)  route 4.416ns (55.892%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.700     5.302    keyb/clock_IBUF_BUFG
    SLICE_X84Y121        FDRE                                         r  keyb/keyb_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        FDRE (Prop_fdre_C_Q)         0.518     5.820 f  keyb/keyb_char_reg[1]/Q
                         net (fo=11, routed)          0.900     6.720    keyb/keyb_char[1]
    SLICE_X83Y119        LUT4 (Prop_lut4_I2_O)        0.153     6.873 f  keyb/count1_carry__3_i_7/O
                         net (fo=1, routed)           0.429     7.302    keyb/count1_carry__3_i_7_n_0
    SLICE_X86Y119        LUT6 (Prop_lut6_I5_O)        0.327     7.629 r  keyb/count1_carry__3_i_1/O
                         net (fo=28, routed)          0.503     8.132    keyb/count_reg[0]_0
    SLICE_X82Y119        LUT6 (Prop_lut6_I0_O)        0.124     8.256 r  keyb/count1_carry_i_11/O
                         net (fo=3, routed)           0.456     8.712    keyb/count1_carry_i_11_n_0
    SLICE_X86Y119        LUT3 (Prop_lut3_I2_O)        0.124     8.836 r  keyb/count1_carry_i_1/O
                         net (fo=1, routed)           0.495     9.331    sound/keyb_char_reg[15]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.926 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.926    sound/count1_carry_n_0
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.043 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.043    sound/count1_carry__0_n_0
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.160 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.160    sound/count1_carry__1_n_0
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.277 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.277    sound/count1_carry__2_n_0
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.600 r  sound/count1_carry__3/O[1]
                         net (fo=2, routed)           0.582    11.182    sound/count1[18]
    SLICE_X86Y122        LUT4 (Prop_lut4_I2_O)        0.306    11.488 r  sound/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.488    sound/count0_carry__1_i_7_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.038 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.038    sound/count0_carry__1_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.152 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.051    13.203    sound/clear
    SLICE_X85Y118        FDRE                                         r  sound/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.584    15.006    sound/clk
    SLICE_X85Y118        FDRE                                         r  sound/count_reg[1]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X85Y118        FDRE (Setup_fdre_C_R)       -0.335    14.911    sound/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -13.203    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.901ns  (logic 3.485ns (44.108%)  route 4.416ns (55.892%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.700     5.302    keyb/clock_IBUF_BUFG
    SLICE_X84Y121        FDRE                                         r  keyb/keyb_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        FDRE (Prop_fdre_C_Q)         0.518     5.820 f  keyb/keyb_char_reg[1]/Q
                         net (fo=11, routed)          0.900     6.720    keyb/keyb_char[1]
    SLICE_X83Y119        LUT4 (Prop_lut4_I2_O)        0.153     6.873 f  keyb/count1_carry__3_i_7/O
                         net (fo=1, routed)           0.429     7.302    keyb/count1_carry__3_i_7_n_0
    SLICE_X86Y119        LUT6 (Prop_lut6_I5_O)        0.327     7.629 r  keyb/count1_carry__3_i_1/O
                         net (fo=28, routed)          0.503     8.132    keyb/count_reg[0]_0
    SLICE_X82Y119        LUT6 (Prop_lut6_I0_O)        0.124     8.256 r  keyb/count1_carry_i_11/O
                         net (fo=3, routed)           0.456     8.712    keyb/count1_carry_i_11_n_0
    SLICE_X86Y119        LUT3 (Prop_lut3_I2_O)        0.124     8.836 r  keyb/count1_carry_i_1/O
                         net (fo=1, routed)           0.495     9.331    sound/keyb_char_reg[15]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.926 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.926    sound/count1_carry_n_0
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.043 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.043    sound/count1_carry__0_n_0
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.160 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.160    sound/count1_carry__1_n_0
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.277 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.277    sound/count1_carry__2_n_0
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.600 r  sound/count1_carry__3/O[1]
                         net (fo=2, routed)           0.582    11.182    sound/count1[18]
    SLICE_X86Y122        LUT4 (Prop_lut4_I2_O)        0.306    11.488 r  sound/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.488    sound/count0_carry__1_i_7_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.038 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.038    sound/count0_carry__1_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.152 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.051    13.203    sound/clear
    SLICE_X85Y118        FDRE                                         r  sound/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.584    15.006    sound/clk
    SLICE_X85Y118        FDRE                                         r  sound/count_reg[2]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X85Y118        FDRE (Setup_fdre_C_R)       -0.335    14.911    sound/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -13.203    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.901ns  (logic 3.485ns (44.108%)  route 4.416ns (55.892%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.700     5.302    keyb/clock_IBUF_BUFG
    SLICE_X84Y121        FDRE                                         r  keyb/keyb_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        FDRE (Prop_fdre_C_Q)         0.518     5.820 f  keyb/keyb_char_reg[1]/Q
                         net (fo=11, routed)          0.900     6.720    keyb/keyb_char[1]
    SLICE_X83Y119        LUT4 (Prop_lut4_I2_O)        0.153     6.873 f  keyb/count1_carry__3_i_7/O
                         net (fo=1, routed)           0.429     7.302    keyb/count1_carry__3_i_7_n_0
    SLICE_X86Y119        LUT6 (Prop_lut6_I5_O)        0.327     7.629 r  keyb/count1_carry__3_i_1/O
                         net (fo=28, routed)          0.503     8.132    keyb/count_reg[0]_0
    SLICE_X82Y119        LUT6 (Prop_lut6_I0_O)        0.124     8.256 r  keyb/count1_carry_i_11/O
                         net (fo=3, routed)           0.456     8.712    keyb/count1_carry_i_11_n_0
    SLICE_X86Y119        LUT3 (Prop_lut3_I2_O)        0.124     8.836 r  keyb/count1_carry_i_1/O
                         net (fo=1, routed)           0.495     9.331    sound/keyb_char_reg[15]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.926 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.926    sound/count1_carry_n_0
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.043 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.043    sound/count1_carry__0_n_0
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.160 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.160    sound/count1_carry__1_n_0
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.277 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.277    sound/count1_carry__2_n_0
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.600 r  sound/count1_carry__3/O[1]
                         net (fo=2, routed)           0.582    11.182    sound/count1[18]
    SLICE_X86Y122        LUT4 (Prop_lut4_I2_O)        0.306    11.488 r  sound/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.488    sound/count0_carry__1_i_7_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.038 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.038    sound/count0_carry__1_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.152 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.051    13.203    sound/clear
    SLICE_X85Y118        FDRE                                         r  sound/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.584    15.006    sound/clk
    SLICE_X85Y118        FDRE                                         r  sound/count_reg[3]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X85Y118        FDRE (Setup_fdre_C_R)       -0.335    14.911    sound/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -13.203    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.724ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.884ns  (logic 3.485ns (44.203%)  route 4.399ns (55.797%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.700     5.302    keyb/clock_IBUF_BUFG
    SLICE_X84Y121        FDRE                                         r  keyb/keyb_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        FDRE (Prop_fdre_C_Q)         0.518     5.820 f  keyb/keyb_char_reg[1]/Q
                         net (fo=11, routed)          0.900     6.720    keyb/keyb_char[1]
    SLICE_X83Y119        LUT4 (Prop_lut4_I2_O)        0.153     6.873 f  keyb/count1_carry__3_i_7/O
                         net (fo=1, routed)           0.429     7.302    keyb/count1_carry__3_i_7_n_0
    SLICE_X86Y119        LUT6 (Prop_lut6_I5_O)        0.327     7.629 r  keyb/count1_carry__3_i_1/O
                         net (fo=28, routed)          0.503     8.132    keyb/count_reg[0]_0
    SLICE_X82Y119        LUT6 (Prop_lut6_I0_O)        0.124     8.256 r  keyb/count1_carry_i_11/O
                         net (fo=3, routed)           0.456     8.712    keyb/count1_carry_i_11_n_0
    SLICE_X86Y119        LUT3 (Prop_lut3_I2_O)        0.124     8.836 r  keyb/count1_carry_i_1/O
                         net (fo=1, routed)           0.495     9.331    sound/keyb_char_reg[15]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.926 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.926    sound/count1_carry_n_0
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.043 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.043    sound/count1_carry__0_n_0
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.160 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.160    sound/count1_carry__1_n_0
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.277 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.277    sound/count1_carry__2_n_0
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.600 r  sound/count1_carry__3/O[1]
                         net (fo=2, routed)           0.582    11.182    sound/count1[18]
    SLICE_X86Y122        LUT4 (Prop_lut4_I2_O)        0.306    11.488 r  sound/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.488    sound/count0_carry__1_i_7_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.038 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.038    sound/count0_carry__1_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.152 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.035    13.186    sound/clear
    SLICE_X85Y120        FDRE                                         r  sound/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.583    15.005    sound/clk
    SLICE_X85Y120        FDRE                                         r  sound/count_reg[10]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X85Y120        FDRE (Setup_fdre_C_R)       -0.335    14.910    sound/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -13.186    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.724ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.884ns  (logic 3.485ns (44.203%)  route 4.399ns (55.797%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.700     5.302    keyb/clock_IBUF_BUFG
    SLICE_X84Y121        FDRE                                         r  keyb/keyb_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        FDRE (Prop_fdre_C_Q)         0.518     5.820 f  keyb/keyb_char_reg[1]/Q
                         net (fo=11, routed)          0.900     6.720    keyb/keyb_char[1]
    SLICE_X83Y119        LUT4 (Prop_lut4_I2_O)        0.153     6.873 f  keyb/count1_carry__3_i_7/O
                         net (fo=1, routed)           0.429     7.302    keyb/count1_carry__3_i_7_n_0
    SLICE_X86Y119        LUT6 (Prop_lut6_I5_O)        0.327     7.629 r  keyb/count1_carry__3_i_1/O
                         net (fo=28, routed)          0.503     8.132    keyb/count_reg[0]_0
    SLICE_X82Y119        LUT6 (Prop_lut6_I0_O)        0.124     8.256 r  keyb/count1_carry_i_11/O
                         net (fo=3, routed)           0.456     8.712    keyb/count1_carry_i_11_n_0
    SLICE_X86Y119        LUT3 (Prop_lut3_I2_O)        0.124     8.836 r  keyb/count1_carry_i_1/O
                         net (fo=1, routed)           0.495     9.331    sound/keyb_char_reg[15]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.926 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.926    sound/count1_carry_n_0
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.043 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.043    sound/count1_carry__0_n_0
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.160 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.160    sound/count1_carry__1_n_0
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.277 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.277    sound/count1_carry__2_n_0
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.600 r  sound/count1_carry__3/O[1]
                         net (fo=2, routed)           0.582    11.182    sound/count1[18]
    SLICE_X86Y122        LUT4 (Prop_lut4_I2_O)        0.306    11.488 r  sound/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.488    sound/count0_carry__1_i_7_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.038 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.038    sound/count0_carry__1_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.152 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.035    13.186    sound/clear
    SLICE_X85Y120        FDRE                                         r  sound/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.583    15.005    sound/clk
    SLICE_X85Y120        FDRE                                         r  sound/count_reg[11]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X85Y120        FDRE (Setup_fdre_C_R)       -0.335    14.910    sound/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -13.186    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.724ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.884ns  (logic 3.485ns (44.203%)  route 4.399ns (55.797%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.700     5.302    keyb/clock_IBUF_BUFG
    SLICE_X84Y121        FDRE                                         r  keyb/keyb_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        FDRE (Prop_fdre_C_Q)         0.518     5.820 f  keyb/keyb_char_reg[1]/Q
                         net (fo=11, routed)          0.900     6.720    keyb/keyb_char[1]
    SLICE_X83Y119        LUT4 (Prop_lut4_I2_O)        0.153     6.873 f  keyb/count1_carry__3_i_7/O
                         net (fo=1, routed)           0.429     7.302    keyb/count1_carry__3_i_7_n_0
    SLICE_X86Y119        LUT6 (Prop_lut6_I5_O)        0.327     7.629 r  keyb/count1_carry__3_i_1/O
                         net (fo=28, routed)          0.503     8.132    keyb/count_reg[0]_0
    SLICE_X82Y119        LUT6 (Prop_lut6_I0_O)        0.124     8.256 r  keyb/count1_carry_i_11/O
                         net (fo=3, routed)           0.456     8.712    keyb/count1_carry_i_11_n_0
    SLICE_X86Y119        LUT3 (Prop_lut3_I2_O)        0.124     8.836 r  keyb/count1_carry_i_1/O
                         net (fo=1, routed)           0.495     9.331    sound/keyb_char_reg[15]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.926 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.926    sound/count1_carry_n_0
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.043 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.043    sound/count1_carry__0_n_0
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.160 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.160    sound/count1_carry__1_n_0
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.277 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.277    sound/count1_carry__2_n_0
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.600 r  sound/count1_carry__3/O[1]
                         net (fo=2, routed)           0.582    11.182    sound/count1[18]
    SLICE_X86Y122        LUT4 (Prop_lut4_I2_O)        0.306    11.488 r  sound/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.488    sound/count0_carry__1_i_7_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.038 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.038    sound/count0_carry__1_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.152 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.035    13.186    sound/clear
    SLICE_X85Y120        FDRE                                         r  sound/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.583    15.005    sound/clk
    SLICE_X85Y120        FDRE                                         r  sound/count_reg[8]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X85Y120        FDRE (Setup_fdre_C_R)       -0.335    14.910    sound/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -13.186    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.724ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.884ns  (logic 3.485ns (44.203%)  route 4.399ns (55.797%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.700     5.302    keyb/clock_IBUF_BUFG
    SLICE_X84Y121        FDRE                                         r  keyb/keyb_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        FDRE (Prop_fdre_C_Q)         0.518     5.820 f  keyb/keyb_char_reg[1]/Q
                         net (fo=11, routed)          0.900     6.720    keyb/keyb_char[1]
    SLICE_X83Y119        LUT4 (Prop_lut4_I2_O)        0.153     6.873 f  keyb/count1_carry__3_i_7/O
                         net (fo=1, routed)           0.429     7.302    keyb/count1_carry__3_i_7_n_0
    SLICE_X86Y119        LUT6 (Prop_lut6_I5_O)        0.327     7.629 r  keyb/count1_carry__3_i_1/O
                         net (fo=28, routed)          0.503     8.132    keyb/count_reg[0]_0
    SLICE_X82Y119        LUT6 (Prop_lut6_I0_O)        0.124     8.256 r  keyb/count1_carry_i_11/O
                         net (fo=3, routed)           0.456     8.712    keyb/count1_carry_i_11_n_0
    SLICE_X86Y119        LUT3 (Prop_lut3_I2_O)        0.124     8.836 r  keyb/count1_carry_i_1/O
                         net (fo=1, routed)           0.495     9.331    sound/keyb_char_reg[15]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.926 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.926    sound/count1_carry_n_0
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.043 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.043    sound/count1_carry__0_n_0
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.160 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.160    sound/count1_carry__1_n_0
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.277 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.277    sound/count1_carry__2_n_0
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.600 r  sound/count1_carry__3/O[1]
                         net (fo=2, routed)           0.582    11.182    sound/count1[18]
    SLICE_X86Y122        LUT4 (Prop_lut4_I2_O)        0.306    11.488 r  sound/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.488    sound/count0_carry__1_i_7_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.038 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.038    sound/count0_carry__1_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.152 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.035    13.186    sound/clear
    SLICE_X85Y120        FDRE                                         r  sound/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.583    15.005    sound/clk
    SLICE_X85Y120        FDRE                                         r  sound/count_reg[9]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X85Y120        FDRE (Setup_fdre_C_R)       -0.335    14.910    sound/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -13.186    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.744ns  (logic 3.485ns (45.001%)  route 4.259ns (54.999%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.700     5.302    keyb/clock_IBUF_BUFG
    SLICE_X84Y121        FDRE                                         r  keyb/keyb_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        FDRE (Prop_fdre_C_Q)         0.518     5.820 f  keyb/keyb_char_reg[1]/Q
                         net (fo=11, routed)          0.900     6.720    keyb/keyb_char[1]
    SLICE_X83Y119        LUT4 (Prop_lut4_I2_O)        0.153     6.873 f  keyb/count1_carry__3_i_7/O
                         net (fo=1, routed)           0.429     7.302    keyb/count1_carry__3_i_7_n_0
    SLICE_X86Y119        LUT6 (Prop_lut6_I5_O)        0.327     7.629 r  keyb/count1_carry__3_i_1/O
                         net (fo=28, routed)          0.503     8.132    keyb/count_reg[0]_0
    SLICE_X82Y119        LUT6 (Prop_lut6_I0_O)        0.124     8.256 r  keyb/count1_carry_i_11/O
                         net (fo=3, routed)           0.456     8.712    keyb/count1_carry_i_11_n_0
    SLICE_X86Y119        LUT3 (Prop_lut3_I2_O)        0.124     8.836 r  keyb/count1_carry_i_1/O
                         net (fo=1, routed)           0.495     9.331    sound/keyb_char_reg[15]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.926 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.926    sound/count1_carry_n_0
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.043 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.043    sound/count1_carry__0_n_0
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.160 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.160    sound/count1_carry__1_n_0
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.277 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.277    sound/count1_carry__2_n_0
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.600 r  sound/count1_carry__3/O[1]
                         net (fo=2, routed)           0.582    11.182    sound/count1[18]
    SLICE_X86Y122        LUT4 (Prop_lut4_I2_O)        0.306    11.488 r  sound/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.488    sound/count0_carry__1_i_7_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.038 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.038    sound/count0_carry__1_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.152 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.895    13.047    sound/clear
    SLICE_X85Y125        FDRE                                         r  sound/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.577    14.999    sound/clk
    SLICE_X85Y125        FDRE                                         r  sound/count_reg[28]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X85Y125        FDRE (Setup_fdre_C_R)       -0.335    14.888    sound/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -13.047    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.744ns  (logic 3.485ns (45.001%)  route 4.259ns (54.999%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.700     5.302    keyb/clock_IBUF_BUFG
    SLICE_X84Y121        FDRE                                         r  keyb/keyb_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        FDRE (Prop_fdre_C_Q)         0.518     5.820 f  keyb/keyb_char_reg[1]/Q
                         net (fo=11, routed)          0.900     6.720    keyb/keyb_char[1]
    SLICE_X83Y119        LUT4 (Prop_lut4_I2_O)        0.153     6.873 f  keyb/count1_carry__3_i_7/O
                         net (fo=1, routed)           0.429     7.302    keyb/count1_carry__3_i_7_n_0
    SLICE_X86Y119        LUT6 (Prop_lut6_I5_O)        0.327     7.629 r  keyb/count1_carry__3_i_1/O
                         net (fo=28, routed)          0.503     8.132    keyb/count_reg[0]_0
    SLICE_X82Y119        LUT6 (Prop_lut6_I0_O)        0.124     8.256 r  keyb/count1_carry_i_11/O
                         net (fo=3, routed)           0.456     8.712    keyb/count1_carry_i_11_n_0
    SLICE_X86Y119        LUT3 (Prop_lut3_I2_O)        0.124     8.836 r  keyb/count1_carry_i_1/O
                         net (fo=1, routed)           0.495     9.331    sound/keyb_char_reg[15]
    SLICE_X84Y118        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.926 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.926    sound/count1_carry_n_0
    SLICE_X84Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.043 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.043    sound/count1_carry__0_n_0
    SLICE_X84Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.160 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.160    sound/count1_carry__1_n_0
    SLICE_X84Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.277 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.277    sound/count1_carry__2_n_0
    SLICE_X84Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.600 r  sound/count1_carry__3/O[1]
                         net (fo=2, routed)           0.582    11.182    sound/count1[18]
    SLICE_X86Y122        LUT4 (Prop_lut4_I2_O)        0.306    11.488 r  sound/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.488    sound/count0_carry__1_i_7_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.038 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.038    sound/count0_carry__1_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.152 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          0.895    13.047    sound/clear
    SLICE_X85Y125        FDRE                                         r  sound/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         1.577    14.999    sound/clk
    SLICE_X85Y125        FDRE                                         r  sound/count_reg[29]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X85Y125        FDRE (Setup_fdre_C_R)       -0.335    14.888    sound/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -13.047    
  -------------------------------------------------------------------
                         slack                                  1.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Cmd_Reg_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Cmd_Reg_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.589     1.508    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X81Y75         FDRE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y75         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  accel/accel/ADXL_Control/Cmd_Reg_reg[0][4]/Q
                         net (fo=1, routed)           0.054     1.703    accel/accel/ADXL_Control/Cmd_Reg_reg[0]_1[4]
    SLICE_X80Y75         LUT5 (Prop_lut5_I4_O)        0.045     1.748 r  accel/accel/ADXL_Control/Cmd_Reg[1][4]_i_1/O
                         net (fo=1, routed)           0.000     1.748    accel/accel/ADXL_Control/Cmd_Reg[1][4]_i_1_n_0
    SLICE_X80Y75         FDRE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.858     2.023    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X80Y75         FDRE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[1][4]/C
                         clock pessimism             -0.501     1.521    
    SLICE_X80Y75         FDRE (Hold_fdre_C_D)         0.121     1.642    accel/accel/ADXL_Control/Cmd_Reg_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.379%)  route 0.118ns (45.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.595     1.514    accel/accel/ADXL_Control/SPI_Interface/clock_IBUF_BUFG
    SLICE_X86Y73         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y73         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[2]/Q
                         net (fo=1, routed)           0.118     1.774    accel/accel/ADXL_Control/Dout[2]
    SLICE_X84Y73         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.863     2.028    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X84Y73         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
                         clock pessimism             -0.479     1.548    
    SLICE_X84Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.657    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.595     1.514    accel/accel/ADXL_Control/SPI_Interface/clock_IBUF_BUFG
    SLICE_X86Y73         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y73         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[1]/Q
                         net (fo=1, routed)           0.117     1.773    accel/accel/ADXL_Control/Dout[1]
    SLICE_X84Y73         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.863     2.028    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X84Y73         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
                         clock pessimism             -0.479     1.548    
    SLICE_X84Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.650    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Cmd_Reg_reg[1][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Cmd_Reg_reg[2][1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.589     1.508    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X81Y74         FDSE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y74         FDSE (Prop_fdse_C_Q)         0.141     1.649 r  accel/accel/ADXL_Control/Cmd_Reg_reg[1][1]/Q
                         net (fo=1, routed)           0.087     1.736    accel/accel/ADXL_Control/Cmd_Reg_reg[1]_2[1]
    SLICE_X80Y74         FDSE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.858     2.023    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X80Y74         FDSE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][1]/C
                         clock pessimism             -0.501     1.521    
    SLICE_X80Y74         FDSE (Hold_fdse_C_D)         0.085     1.606    accel/accel/ADXL_Control/Cmd_Reg_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 accel/accel/cnt_acc_reset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/cnt_acc_reset_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.596     1.515    accel/accel/clock_IBUF_BUFG
    SLICE_X79Y84         FDRE                                         r  accel/accel/cnt_acc_reset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y84         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  accel/accel/cnt_acc_reset_reg[2]/Q
                         net (fo=8, routed)           0.078     1.734    accel/accel/cnt_acc_reset[2]
    SLICE_X78Y84         LUT6 (Prop_lut6_I1_O)        0.045     1.779 r  accel/accel/cnt_acc_reset[5]_i_1/O
                         net (fo=1, routed)           0.000     1.779    accel/accel/cnt_acc_reset_7[5]
    SLICE_X78Y84         FDRE                                         r  accel/accel/cnt_acc_reset_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.866     2.031    accel/accel/clock_IBUF_BUFG
    SLICE_X78Y84         FDRE                                         r  accel/accel/cnt_acc_reset_reg[5]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X78Y84         FDRE (Hold_fdre_C_D)         0.120     1.648    accel/accel/cnt_acc_reset_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.384%)  route 0.118ns (45.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.595     1.514    accel/accel/ADXL_Control/SPI_Interface/clock_IBUF_BUFG
    SLICE_X86Y73         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y73         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[3]/Q
                         net (fo=1, routed)           0.118     1.774    accel/accel/ADXL_Control/Dout[3]
    SLICE_X84Y73         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.863     2.028    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X84Y73         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
                         clock pessimism             -0.479     1.548    
    SLICE_X84Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.642    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/SPI_Interface/Dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.416%)  route 0.118ns (45.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.596     1.515    accel/accel/ADXL_Control/SPI_Interface/clock_IBUF_BUFG
    SLICE_X85Y72         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[7]/Q
                         net (fo=1, routed)           0.118     1.774    accel/accel/ADXL_Control/SPI_Interface/MISO_REG[7]
    SLICE_X86Y73         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.864     2.029    accel/accel/ADXL_Control/SPI_Interface/clock_IBUF_BUFG
    SLICE_X86Y73         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[7]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X86Y73         FDRE (Hold_fdre_C_D)         0.078     1.627    accel/accel/ADXL_Control/SPI_Interface/Dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.922%)  route 0.123ns (49.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.595     1.514    accel/accel/ADXL_Control/SPI_Interface/clock_IBUF_BUFG
    SLICE_X86Y73         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y73         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[5]/Q
                         net (fo=1, routed)           0.123     1.766    accel/accel/ADXL_Control/Dout[5]
    SLICE_X84Y73         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.863     2.028    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X84Y73         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4/CLK
                         clock pessimism             -0.479     1.548    
    SLICE_X84Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.612    accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.310%)  route 0.150ns (47.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.593     1.512    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X84Y75         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  accel/accel/ADXL_Control/Data_Reg_reg[0][0]/Q
                         net (fo=2, routed)           0.150     1.826    accel/accel/ADXL_Control/Adxl_Data_Ready
    SLICE_X84Y74         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.862     2.027    accel/accel/ADXL_Control/clock_IBUF_BUFG
    SLICE_X84Y74         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
                         clock pessimism             -0.479     1.547    
    SLICE_X84Y74         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.664    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/SPI_Interface/Dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.735%)  route 0.126ns (47.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.596     1.515    accel/accel/ADXL_Control/SPI_Interface/clock_IBUF_BUFG
    SLICE_X85Y72         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  accel/accel/ADXL_Control/SPI_Interface/MISO_REG_reg[5]/Q
                         net (fo=2, routed)           0.126     1.783    accel/accel/ADXL_Control/SPI_Interface/MISO_REG[5]
    SLICE_X86Y73         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=294, routed)         0.864     2.029    accel/accel/ADXL_Control/SPI_Interface/clock_IBUF_BUFG
    SLICE_X86Y73         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[5]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X86Y73         FDRE (Hold_fdre_C_D)         0.071     1.620    accel/accel/ADXL_Control/SPI_Interface/Dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X85Y74    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X85Y74    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X85Y74    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X85Y75    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[8]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X85Y75    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[9]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X86Y74    accel/accel/ADXL_Control/ACCEL_Y_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X87Y76    accel/accel/ADXL_Control/ACCEL_Y_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X87Y76    accel/accel/ADXL_Control/ACCEL_Y_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X86Y74    accel/accel/ADXL_Control/ACCEL_Y_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y74    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y74    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y74    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y74    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y73    accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK



