# W5200Test_CustomPlatform
# 2014-08-15 13:54:38Z

# IO_0@[IOP=(1)][IoId=(0)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 0
# IO_1@[IOP=(1)][IoId=(1)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 1
# IO_3@[IOP=(1)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 3
set_io "CSN_1(0)" iocell 1 5
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "MISO_1(0)" iocell 1 7
set_io "MOSI_1(0)" iocell 5 3
set_location "Net_17" 1 0 0 1
set_location "Net_23" 1 1 1 2
set_location "Net_25" 0 0 1 1
set_io "REFI(0)" iocell 3 7
set_io "REFO(0)" iocell 15 0
set_io "REFO(1)" iocell 15 1
set_io "SCLK_1(0)" iocell 12 6
set_location "\SPI:BSPIM:BitCounter\" 0 1 7
set_location "\SPI:BSPIM:RxStsReg\" 1 0 4
set_location "\SPI:BSPIM:TxStsReg\" 1 1 4
set_location "\SPI:BSPIM:cnt_enable\" 1 1 0 0
set_location "\SPI:BSPIM:ld_ident\" 0 1 1 2
set_location "\SPI:BSPIM:load_cond\" 1 0 0 0
set_location "\SPI:BSPIM:load_rx_data\" 0 1 1 3
set_location "\SPI:BSPIM:mosi_from_dp_reg\" 1 1 1 1
set_location "\SPI:BSPIM:mosi_hs_reg\" 1 1 1 0
set_location "\SPI:BSPIM:mosi_pre_reg\" 0 1 1 1
set_location "\SPI:BSPIM:mosi_pre_reg_split\" 0 1 0 0
set_location "\SPI:BSPIM:mosi_pre_reg_split_1\" 0 0 1 0
set_location "\SPI:BSPIM:rx_status_6\" 0 0 0 3
set_location "\SPI:BSPIM:sR8:Dp:u0\" 1 0 2
set_location "\SPI:BSPIM:state_0\" 0 0 0 1
set_location "\SPI:BSPIM:state_1\" 0 0 0 0
set_location "\SPI:BSPIM:state_2\" 0 1 1 0
set_location "\SPI:BSPIM:tx_status_0\" 1 0 0 3
set_location "\SPI:BSPIM:tx_status_4\" 1 1 0 1
set_location "\SSCR:Sync:ctrl_reg\" 0 0 6
