<BaliSimProject version="1.3" path="." stage="0" language="-1" name="test" simType="Active-HDL">
    <Source worklib="work" path="spi_slave.v" type="VERILOG" include="none"/>
    <Source worklib="work" path="tb_spi_slave.v" type="VERILOG" include="none"/>
    <SimLib value="pmi_work ovi_machxo"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="tbslave"/>
</BaliSimProject>
