

================================================================
== Vivado HLS Report for 'Mul'
================================================================
* Date:           Thu Jul 29 09:33:25 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        opencv_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.789|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2084401|    1|  2084401|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  2084400| 3 ~ 1930 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width  |    0|     1927|         9|          1|          1| 0 ~ 1920 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    124|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     11|     317|    578|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     90|
|Register         |        0|      -|     366|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     11|     683|    824|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      5|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |array_mul_dmul_64bkb_U18  |array_mul_dmul_64bkb  |        0|     11|  317|  578|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     11|  317|  578|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_120_p2                      |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_131_p2                      |     +    |      0|  0|  39|          32|           1|
    |ap_block_state11_pp0_stage0_iter8  |    and   |      0|  0|   2|           1|           1|
    |exitcond1_i_fu_115_p2              |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_i_fu_126_p2               |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 124|         134|          72|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8   |   9|          2|    1|          2|
    |dst_data_stream_V_blk_n   |   9|          2|    1|          2|
    |src1_data_stream_V_blk_n  |   9|          2|    1|          2|
    |src2_data_stream_V_blk_n  |   9|          2|    1|          2|
    |t_V_2_reg_100             |   9|          2|   32|         64|
    |t_V_reg_89                |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  90|         19|   70|        143|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8  |   1|   0|    1|          0|
    |exitcond_i_reg_156       |   1|   0|    1|          0|
    |i_V_reg_151              |  32|   0|   32|          0|
    |t1_reg_175               |  64|   0|   64|          0|
    |t_V_2_reg_100            |  32|   0|   32|          0|
    |t_V_reg_89               |  32|   0|   32|          0|
    |tmp_6_reg_170            |  64|   0|   64|          0|
    |tmp_reg_165              |  64|   0|   64|          0|
    |exitcond_i_reg_156       |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 366|  32|  303|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |         Mul        | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |         Mul        | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |         Mul        | return value |
|ap_done                     | out |    1| ap_ctrl_hs |         Mul        | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |         Mul        | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |         Mul        | return value |
|src1_rows_V_read            |  in |   32|   ap_none  |  src1_rows_V_read  |    scalar    |
|src1_cols_V_read            |  in |   32|   ap_none  |  src1_cols_V_read  |    scalar    |
|src1_data_stream_V_dout     |  in |   64|   ap_fifo  | src1_data_stream_V |    pointer   |
|src1_data_stream_V_empty_n  |  in |    1|   ap_fifo  | src1_data_stream_V |    pointer   |
|src1_data_stream_V_read     | out |    1|   ap_fifo  | src1_data_stream_V |    pointer   |
|src2_data_stream_V_dout     |  in |   64|   ap_fifo  | src2_data_stream_V |    pointer   |
|src2_data_stream_V_empty_n  |  in |    1|   ap_fifo  | src2_data_stream_V |    pointer   |
|src2_data_stream_V_read     | out |    1|   ap_fifo  | src2_data_stream_V |    pointer   |
|dst_data_stream_V_din       | out |   64|   ap_fifo  |  dst_data_stream_V |    pointer   |
|dst_data_stream_V_full_n    |  in |    1|   ap_fifo  |  dst_data_stream_V |    pointer   |
|dst_data_stream_V_write     | out |    1|   ap_fifo  |  dst_data_stream_V |    pointer   |
+----------------------------+-----+-----+------------+--------------------+--------------+

