IP Upgrade report for PCIe_Fundamental
Thu Aug 15 16:37:42 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Passed - Thu Aug 15 16:37:42 2019           ;
; Quartus Prime Version        ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                ; PCIe_Fundamental                            ;
; Top-level Entity Name        ; PCIe_Fundamental                            ;
; Family                       ; Cyclone V                                   ;
+------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                             ;
+-------------+----------------+---------+---------------------------+----------------------+---------------------------+---------+
; Entity Name ; Component Name ; Version ; Original Source File      ; Generation File Path ; New Source File           ; Message ;
+-------------+----------------+---------+---------------------------+----------------------+---------------------------+---------+
; q_sys       ; Qsys           ; 17.1    ; q_sys/synthesis/q_sys.qip ; q_sys.qsys           ; q_sys/synthesis/q_sys.qip ;         ;
+-------------+----------------+---------+---------------------------+----------------------+---------------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "q_sys.qsys" to "q_sys.BAK.qsys"
Info (11902): Backing up file "q_sys/synthesis/q_sys.v" to "q_sys.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "q_sys.qsys"
Info: 2019.08.15.16:35:35 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2019.08.15.16:35:35 Info: Finished upgrading the ip cores
Info: 2019.08.15.16:35:55 Info: Saving generation log to /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys
Info: 2019.08.15.16:35:55 Info: Starting: Create simulation model
Info: 2019.08.15.16:35:55 Info: Loading PCIe_Fundamental
Info: 2019.08.15.16:35:55 Info: Reading input file
Info: 2019.08.15.16:35:55 Info: Adding alt_xcvr_reconfig_0 [alt_xcvr_reconfig 18.1]
Info: 2019.08.15.16:35:55 Info: Parameterizing module alt_xcvr_reconfig_0
Info: 2019.08.15.16:35:55 Info: Adding clk_0 [clock_source 18.1]
Info: 2019.08.15.16:35:55 Info: Parameterizing module clk_0
Info: 2019.08.15.16:35:55 Info: Adding ctl_0 [msgdma_ctl 1.0]
Info: 2019.08.15.16:35:55 Info: Parameterizing module ctl_0
Info: 2019.08.15.16:35:55 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Info: 2019.08.15.16:35:55 Info: Parameterizing module onchip_memory2_0
Info: 2019.08.15.16:35:55 Info: Adding pcie_cv_hip_avmm_0 [altera_pcie_cv_hip_avmm 18.1]
Info: 2019.08.15.16:35:55 Info: Parameterizing module pcie_cv_hip_avmm_0
Info: 2019.08.15.16:35:55 Info: Adding pio_key [altera_avalon_pio 18.1]
Info: 2019.08.15.16:35:55 Info: Parameterizing module pio_key
Info: 2019.08.15.16:35:55 Info: Adding pio_led [altera_avalon_pio 18.1]
Info: 2019.08.15.16:35:55 Info: Parameterizing module pio_led
Info: 2019.08.15.16:35:55 Info: Building connections
Info: 2019.08.15.16:35:55 Info: Parameterizing connections
Info: 2019.08.15.16:35:55 Info: Validating
Info: 2019.08.15.16:35:55 Info: Done reading input file
Info: 2019.08.15.16:35:56 Info: q_sys.alt_xcvr_reconfig_0: reconfig_from_xcvr port width is 5*46 bits
Info: 2019.08.15.16:35:56 Info: q_sys.alt_xcvr_reconfig_0: reconfig_to_xcvr port width is 5*70 bits
Warning: 2019.08.15.16:35:56 Warning: q_sys.ctl_0.dma_read_master_0: If you connect the read master to a burst wrapping slave like SDRAM your system may experience data corruption without the Forced Burst Alignment setting enabled.
Warning: 2019.08.15.16:35:56 Warning: q_sys.ctl_0.dma_write_master_0: If you connect the read master to a burst wrapping slave like SDRAM your system may experience data corruption without the Forced Burst Alignment setting enabled.
Info: 2019.08.15.16:35:56 Info: q_sys.pcie_cv_hip_avmm_0: The application clock frequency (pld_clk) is 125 Mhz
Info: 2019.08.15.16:35:56 Info: q_sys.pcie_cv_hip_avmm_0: 5 reconfiguration interfaces are required for connection to the external reconfiguration controller
Info: 2019.08.15.16:35:56 Info: q_sys.pcie_cv_hip_avmm_0: Family: Cyclone V
Info: 2019.08.15.16:35:56 Info: q_sys.pcie_cv_hip_avmm_0: Credit allocation in the 6K bytes receive buffer:
Info: 2019.08.15.16:35:56 Info: q_sys.pcie_cv_hip_avmm_0: Posted    : header=1  data=16
Info: 2019.08.15.16:35:56 Info: q_sys.pcie_cv_hip_avmm_0: Non posted: header=1  data=0
Info: 2019.08.15.16:35:56 Info: q_sys.pcie_cv_hip_avmm_0: Completion: header=73 data=293
Info: 2019.08.15.16:35:56 Info: q_sys.pcie_cv_hip_avmm_0: TXS ADDRESS WIDTH is 32
Info: 2019.08.15.16:35:56 Info: q_sys.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: 2019.08.15.16:35:56 Warning: q_sys.ctl_0: Interrupt sender ctl_0.modular_sgdma_dispatcher_0_csr_irq is not connected to an interrupt receiver
Warning: 2019.08.15.16:35:56 Warning: q_sys.pcie_cv_hip_avmm_0: Interrupt sender pcie_cv_hip_avmm_0.CraIrq is not connected to an interrupt receiver
Info: 2019.08.15.16:35:56 Info: q_sys: Generating q_sys "q_sys" for SIM_VERILOG
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/altera_xcvr_functions.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xcvr_h.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/av
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/ctrl
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH ./
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_h.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH ./
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH ./
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_cif.sv SYSTEM_VERILOG PATH ./
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_cif.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_uif.sv SYSTEM_VERILOG PATH ./
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_uif.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH ./
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_basic_acq.sv SYSTEM_VERILOG_ENCRYPT PATH ./mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_analog/mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_analog_av.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_analog/mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_datactrl_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_analog_datactrl_av.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_analog/mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_rmw_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_analog_rmw_av.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_analog/mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_analog/mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_offset_cancellation/mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_offset_cancellation_av.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_offset_cancellation/mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_eyemon/mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dfe/mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_adce/mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_cal_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_control_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_av.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_cal_av.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_dcd_control_av.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_dcd/mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_mif/mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xcvr_reconfig_mif.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_mif/mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_mif/mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_mif/mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_pll/mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xcvr_reconfig_pll.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_pll/mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_pll/mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.hex OTHER PATH ../alt_xcvr_reconfig_soc/software/alt_xcvr_reconfig_av/mem_init
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_direct
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_arbiter_acq.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_arbiter_acq.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_lif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xrbasic_l2p_addr.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xrbasic_l2p_ch.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xrbasic_l2p_rom.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xrbasic_lif_csr.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xrbasic_lif.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_xcvr_reconfig_basic.sv SYSTEM_VERILOG_ENCRYPT PATH ../alt_xcvr_reconfig_basic/mentor
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_arbiter.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/ctrl
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_m2s.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/ctrl
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/altera_wait_generate.v VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/ctrl
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/alt_xcvr_csr_selector.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/ctrl
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/sv
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/av
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./mentor/av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG_ENCRYPT PATH ../../altera_xcvr_generic/mentor/av
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_nios2_waves.do OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.hex OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.dat OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.hex OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.dat OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_synchronizer.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.sdc OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_translator.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_agent.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_avalon_sc_fifo.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0004_alt_xcvr_reconfig_0_gen/SIM_VERILOG/submodules
Info: 2019.08.15.16:36:27 Info: alt_xcvr_reconfig_0: "q_sys" instantiated alt_xcvr_reconfig "alt_xcvr_reconfig_0"
Info: 2019.08.15.16:36:28 Info: ctl_0: "q_sys" instantiated msgdma_ctl "ctl_0"
Info: 2019.08.15.16:36:28 Info: onchip_memory2_0: Starting RTL generation for module 'q_sys_onchip_memory2_0'
Info: 2019.08.15.16:36:28 Info: onchip_memory2_0:   Generation command is [exec /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=q_sys_onchip_memory2_0 --dir=/tmp/alt8123_5214709751103173295.dir/0005_onchip_memory2_0_gen/ --quartus_dir=/home/daniel/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8123_5214709751103173295.dir/0005_onchip_memory2_0_gen//q_sys_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8123_5214709751103173295.dir/0005_onchip_memory2_0_gen
Info: 2019.08.15.16:36:30 Info: onchip_memory2_0: Done RTL generation for module 'q_sys_onchip_memory2_0'
Info: 2019.08.15.16:36:30 Info: onchip_memory2_0: "q_sys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_reset_ctrl_lego.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_reset_ctrl_tgx_cdrauto.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_common_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_common.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_pcs8g_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_pcs8g.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_mgmt2dec.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_emsip_adapter.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_pipe_native_hip.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av
Info: 2019.08.15.16:36:30 Info: pcie_cv_hip_avmm_0: "q_sys" instantiated altera_pcie_cv_hip_avmm "pcie_cv_hip_avmm_0"
Info: 2019.08.15.16:36:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules
Info: 2019.08.15.16:36:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules
Info: 2019.08.15.16:36:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules
Info: 2019.08.15.16:36:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules
Info: 2019.08.15.16:36:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules
Info: 2019.08.15.16:36:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules
Info: 2019.08.15.16:36:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules
Warning: 2019.08.15.16:36:30 Warning: Overwriting different file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules
Info: 2019.08.15.16:36:30 Info: pio_key: Starting RTL generation for module 'q_sys_pio_key'
Info: 2019.08.15.16:36:30 Info: pio_key:   Generation command is [exec /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_pio_key --dir=/tmp/alt8123_5214709751103173295.dir/0007_pio_key_gen/ --quartus_dir=/home/daniel/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8123_5214709751103173295.dir/0007_pio_key_gen//q_sys_pio_key_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8123_5214709751103173295.dir/0007_pio_key_gen
Info: 2019.08.15.16:36:30 Info: pio_key: Done RTL generation for module 'q_sys_pio_key'
Info: 2019.08.15.16:36:30 Info: pio_key: "q_sys" instantiated altera_avalon_pio "pio_key"
Info: 2019.08.15.16:36:30 Info: pio_led: Starting RTL generation for module 'q_sys_pio_led'
Info: 2019.08.15.16:36:30 Info: pio_led:   Generation command is [exec /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_pio_led --dir=/tmp/alt8123_5214709751103173295.dir/0008_pio_led_gen/ --quartus_dir=/home/daniel/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8123_5214709751103173295.dir/0008_pio_led_gen//q_sys_pio_led_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8123_5214709751103173295.dir/0008_pio_led_gen
Info: 2019.08.15.16:36:30 Info: pio_led: Done RTL generation for module 'q_sys_pio_led'
Info: 2019.08.15.16:36:30 Info: pio_led: "q_sys" instantiated altera_avalon_pio "pio_led"
Info: 2019.08.15.16:36:31 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2019.08.15.16:36:31 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2019.08.15.16:36:32 Info: mm_interconnect_0: "q_sys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2019.08.15.16:36:32 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2019.08.15.16:36:32 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2019.08.15.16:36:32 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2019.08.15.16:36:33 Info: mm_interconnect_1: "q_sys" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2019.08.15.16:36:33 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2019.08.15.16:36:33 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2019.08.15.16:36:34 Info: mm_interconnect_2: "q_sys" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: 2019.08.15.16:36:34 Info: irq_mapper: "q_sys" instantiated altera_irq_mapper "irq_mapper"
Info: 2019.08.15.16:36:34 Info: rst_controller: "q_sys" instantiated altera_reset_controller "rst_controller"
Info: 2019.08.15.16:36:34 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules
Info: 2019.08.15.16:36:34 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules
Info: 2019.08.15.16:36:34 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules
Info: 2019.08.15.16:36:36 Info: modular_sgdma_dispatcher_0: "ctl_0" instantiated modular_sgdma_dispatcher "modular_sgdma_dispatcher_0"
Info: 2019.08.15.16:36:41 Info: dma_read_master_0: "ctl_0" instantiated dma_read_master "dma_read_master_0"
Info: 2019.08.15.16:36:45 Info: dma_write_master_0: "ctl_0" instantiated dma_write_master "dma_write_master_0"
Info: 2019.08.15.16:36:45 Info: pcie_cv_hip_avmm_0_Rxm_BAR0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "pcie_cv_hip_avmm_0_Rxm_BAR0_translator"
Info: 2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules
Info: 2019.08.15.16:36:45 Info: onchip_memory2_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: 2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules
Info: 2019.08.15.16:36:45 Info: pcie_cv_hip_avmm_0_Rxm_BAR0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "pcie_cv_hip_avmm_0_Rxm_BAR0_agent"
Info: 2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules
Info: 2019.08.15.16:36:45 Info: onchip_memory2_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_agent"
Info: 2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules
Info: 2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules
Info: 2019.08.15.16:36:45 Info: onchip_memory2_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "onchip_memory2_0_s1_agent_rsp_fifo"
Info: 2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules
Info: 2019.08.15.16:36:45 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2019.08.15.16:36:45 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2019.08.15.16:36:45 Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: 2019.08.15.16:36:45 Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: 2019.08.15.16:36:45 Info: ctl_0_dma_read_master_0_data_read_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "ctl_0_dma_read_master_0_data_read_master_limiter"
Info: 2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules
Info: 2019.08.15.16:36:45 Info: onchip_memory2_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "onchip_memory2_0_s1_burst_adapter"
Info: 2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules
Info: 2019.08.15.16:36:45 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2019.08.15.16:36:45 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2019.08.15.16:36:45 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules
Info: 2019.08.15.16:36:45 Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: 2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules
Info: 2019.08.15.16:36:45 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2019.08.15.16:36:45 Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: 2019.08.15.16:36:45 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules
Info: 2019.08.15.16:36:45 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules
Info: 2019.08.15.16:36:45 Info: pcie_cv_hip_avmm_0_Rxm_BAR0_to_onchip_memory2_0_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "pcie_cv_hip_avmm_0_Rxm_BAR0_to_onchip_memory2_0_s1_cmd_width_adapter"
Info: 2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules
Info: 2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules
Info: 2019.08.15.16:36:45 Info: limiter_pipeline: "mm_interconnect_0" instantiated altera_avalon_st_pipeline_stage "limiter_pipeline"
Info: 2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules
Info: 2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules
Info: 2019.08.15.16:36:45 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2019.08.15.16:36:45 Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: 2019.08.15.16:36:45 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: 2019.08.15.16:36:45 Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: 2019.08.15.16:36:45 Info: router_003: "mm_interconnect_1" instantiated altera_merlin_router "router_003"
Info: 2019.08.15.16:36:45 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2019.08.15.16:36:45 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules
Info: 2019.08.15.16:36:45 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2019.08.15.16:36:45 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules
Info: 2019.08.15.16:36:45 Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2019.08.15.16:36:45 Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: 2019.08.15.16:36:45 Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: 2019.08.15.16:36:45 Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2019.08.15.16:36:45 Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules
Info: 2019.08.15.16:36:45 Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2019.08.15.16:36:45 Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2019.08.15.16:36:45 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation/submodules
Info: 2019.08.15.16:36:45 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2019.08.15.16:36:45 Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: 2019.08.15.16:36:45 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
2019.08.15.16:36:45 Info: q_sys: Done "q_sys" with 55 modules, 284 files
Info: 2019.08.15.16:36:45 Info: qsys-generate succeeded.
Info: 2019.08.15.16:36:45 Info: Finished: Create simulation model
Info: 2019.08.15.16:36:45 Info: Starting: Create Modelsim Project.
Info: 2019.08.15.16:36:45 Info: Doing: ip-make-simscript --spd=/home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/q_sys.spd --output-directory=/home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation
Info: 2019.08.15.16:36:47 Info: Generating the following file(s) for MODELSIM simulator in /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation
Info: 2019.08.15.16:36:47 Info:     mentor
Info: 2019.08.15.16:36:47 Info: Generating the following file(s) for VCS simulator in /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation
Info: 2019.08.15.16:36:47 Info:     synopsys/vcs
Info: 2019.08.15.16:36:47 Info: Generating the following file(s) for VCSMX simulator in /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation
Info: 2019.08.15.16:36:47 Info:     synopsys/vcsmx
Info: 2019.08.15.16:36:47 Info:     synopsys/vcsmx
Info: 2019.08.15.16:36:47 Info: Generating the following file(s) for NCSIM simulator in /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation
Info: 2019.08.15.16:36:47 Info:     cadence
Info: 2019.08.15.16:36:47 Info:     cadence
Info: 2019.08.15.16:36:47 Info:     cadence
Info: 2019.08.15.16:36:47 Info:     38 .cds.lib files in cadence/cds_libs
Info: 2019.08.15.16:36:47 Info: Generating the following file(s) for RIVIERA simulator in /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation
Info: 2019.08.15.16:36:47 Info:     aldec
Info: 2019.08.15.16:36:47 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/simulation
Info: 2019.08.15.16:36:47 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2019.08.15.16:36:47 Info: Finished: Create Modelsim Project.
Info: 2019.08.15.16:36:47 Info: Starting: Create block symbol file (.bsf)
Info: 2019.08.15.16:36:47 Info: Loading PCIe_Fundamental
Info: 2019.08.15.16:36:47 Info: Reading input file
Info: 2019.08.15.16:36:47 Info: Adding alt_xcvr_reconfig_0 [alt_xcvr_reconfig 18.1]
Info: 2019.08.15.16:36:47 Info: Parameterizing module alt_xcvr_reconfig_0
Info: 2019.08.15.16:36:47 Info: Adding clk_0 [clock_source 18.1]
Info: 2019.08.15.16:36:47 Info: Parameterizing module clk_0
Info: 2019.08.15.16:36:47 Info: Adding ctl_0 [msgdma_ctl 1.0]
Info: 2019.08.15.16:36:47 Info: Parameterizing module ctl_0
Info: 2019.08.15.16:36:47 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Info: 2019.08.15.16:36:47 Info: Parameterizing module onchip_memory2_0
Info: 2019.08.15.16:36:47 Info: Adding pcie_cv_hip_avmm_0 [altera_pcie_cv_hip_avmm 18.1]
Info: 2019.08.15.16:36:47 Info: Parameterizing module pcie_cv_hip_avmm_0
Info: 2019.08.15.16:36:47 Info: Adding pio_key [altera_avalon_pio 18.1]
Info: 2019.08.15.16:36:47 Info: Parameterizing module pio_key
Info: 2019.08.15.16:36:47 Info: Adding pio_led [altera_avalon_pio 18.1]
Info: 2019.08.15.16:36:47 Info: Parameterizing module pio_led
Info: 2019.08.15.16:36:47 Info: Building connections
Info: 2019.08.15.16:36:47 Info: Parameterizing connections
Info: 2019.08.15.16:36:47 Info: Validating
Info: 2019.08.15.16:36:47 Info: Done reading input file
Info: 2019.08.15.16:36:47 Info: q_sys.alt_xcvr_reconfig_0: reconfig_from_xcvr port width is 5*46 bits
Info: 2019.08.15.16:36:47 Info: q_sys.alt_xcvr_reconfig_0: reconfig_to_xcvr port width is 5*70 bits
Warning: 2019.08.15.16:36:47 Warning: q_sys.ctl_0.dma_read_master_0: If you connect the read master to a burst wrapping slave like SDRAM your system may experience data corruption without the Forced Burst Alignment setting enabled.
Warning: 2019.08.15.16:36:47 Warning: q_sys.ctl_0.dma_write_master_0: If you connect the read master to a burst wrapping slave like SDRAM your system may experience data corruption without the Forced Burst Alignment setting enabled.
Info: 2019.08.15.16:36:47 Info: q_sys.pcie_cv_hip_avmm_0: The application clock frequency (pld_clk) is 125 Mhz
Info: 2019.08.15.16:36:47 Info: q_sys.pcie_cv_hip_avmm_0: 5 reconfiguration interfaces are required for connection to the external reconfiguration controller
Info: 2019.08.15.16:36:47 Info: q_sys.pcie_cv_hip_avmm_0: Family: Cyclone V
Info: 2019.08.15.16:36:47 Info: q_sys.pcie_cv_hip_avmm_0: Credit allocation in the 6K bytes receive buffer:
Info: 2019.08.15.16:36:47 Info: q_sys.pcie_cv_hip_avmm_0: Posted    : header=1  data=16
Info: 2019.08.15.16:36:47 Info: q_sys.pcie_cv_hip_avmm_0: Non posted: header=1  data=0
Info: 2019.08.15.16:36:47 Info: q_sys.pcie_cv_hip_avmm_0: Completion: header=73 data=293
Info: 2019.08.15.16:36:47 Info: q_sys.pcie_cv_hip_avmm_0: TXS ADDRESS WIDTH is 32
Info: 2019.08.15.16:36:47 Info: q_sys.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: 2019.08.15.16:36:47 Warning: q_sys.ctl_0: Interrupt sender ctl_0.modular_sgdma_dispatcher_0_csr_irq is not connected to an interrupt receiver
Warning: 2019.08.15.16:36:47 Warning: q_sys.pcie_cv_hip_avmm_0: Interrupt sender pcie_cv_hip_avmm_0.CraIrq is not connected to an interrupt receiver
Info: 2019.08.15.16:36:48 Info: qsys-generate succeeded.
Info: 2019.08.15.16:36:48 Info: Finished: Create block symbol file (.bsf)
Info: 2019.08.15.16:36:48 Info:
Info: 2019.08.15.16:36:48 Info: Starting: Create HDL design files for synthesis
Info: 2019.08.15.16:36:48 Info: Loading PCIe_Fundamental
Info: 2019.08.15.16:36:48 Info: Reading input file
Info: 2019.08.15.16:36:48 Info: Adding alt_xcvr_reconfig_0 [alt_xcvr_reconfig 18.1]
Info: 2019.08.15.16:36:48 Info: Parameterizing module alt_xcvr_reconfig_0
Info: 2019.08.15.16:36:48 Info: Adding clk_0 [clock_source 18.1]
Info: 2019.08.15.16:36:48 Info: Parameterizing module clk_0
Info: 2019.08.15.16:36:48 Info: Adding ctl_0 [msgdma_ctl 1.0]
Info: 2019.08.15.16:36:48 Info: Parameterizing module ctl_0
Info: 2019.08.15.16:36:48 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Info: 2019.08.15.16:36:48 Info: Parameterizing module onchip_memory2_0
Info: 2019.08.15.16:36:48 Info: Adding pcie_cv_hip_avmm_0 [altera_pcie_cv_hip_avmm 18.1]
Info: 2019.08.15.16:36:48 Info: Parameterizing module pcie_cv_hip_avmm_0
Info: 2019.08.15.16:36:48 Info: Adding pio_key [altera_avalon_pio 18.1]
Info: 2019.08.15.16:36:48 Info: Parameterizing module pio_key
Info: 2019.08.15.16:36:48 Info: Adding pio_led [altera_avalon_pio 18.1]
Info: 2019.08.15.16:36:48 Info: Parameterizing module pio_led
Info: 2019.08.15.16:36:48 Info: Building connections
Info: 2019.08.15.16:36:48 Info: Parameterizing connections
Info: 2019.08.15.16:36:48 Info: Validating
Info: 2019.08.15.16:36:48 Info: Done reading input file
Info: 2019.08.15.16:36:49 Info: q_sys.alt_xcvr_reconfig_0: reconfig_from_xcvr port width is 5*46 bits
Info: 2019.08.15.16:36:49 Info: q_sys.alt_xcvr_reconfig_0: reconfig_to_xcvr port width is 5*70 bits
Warning: 2019.08.15.16:36:49 Warning: q_sys.ctl_0.dma_read_master_0: If you connect the read master to a burst wrapping slave like SDRAM your system may experience data corruption without the Forced Burst Alignment setting enabled.
Warning: 2019.08.15.16:36:49 Warning: q_sys.ctl_0.dma_write_master_0: If you connect the read master to a burst wrapping slave like SDRAM your system may experience data corruption without the Forced Burst Alignment setting enabled.
Info: 2019.08.15.16:36:49 Info: q_sys.pcie_cv_hip_avmm_0: The application clock frequency (pld_clk) is 125 Mhz
Info: 2019.08.15.16:36:49 Info: q_sys.pcie_cv_hip_avmm_0: 5 reconfiguration interfaces are required for connection to the external reconfiguration controller
Info: 2019.08.15.16:36:49 Info: q_sys.pcie_cv_hip_avmm_0: Family: Cyclone V
Info: 2019.08.15.16:36:49 Info: q_sys.pcie_cv_hip_avmm_0: Credit allocation in the 6K bytes receive buffer:
Info: 2019.08.15.16:36:49 Info: q_sys.pcie_cv_hip_avmm_0: Posted    : header=1  data=16
Info: 2019.08.15.16:36:49 Info: q_sys.pcie_cv_hip_avmm_0: Non posted: header=1  data=0
Info: 2019.08.15.16:36:49 Info: q_sys.pcie_cv_hip_avmm_0: Completion: header=73 data=293
Info: 2019.08.15.16:36:49 Info: q_sys.pcie_cv_hip_avmm_0: TXS ADDRESS WIDTH is 32
Info: 2019.08.15.16:36:49 Info: q_sys.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: 2019.08.15.16:36:49 Warning: q_sys.ctl_0: Interrupt sender ctl_0.modular_sgdma_dispatcher_0_csr_irq is not connected to an interrupt receiver
Warning: 2019.08.15.16:36:49 Warning: q_sys.pcie_cv_hip_avmm_0: Interrupt sender pcie_cv_hip_avmm_0.CraIrq is not connected to an interrupt receiver
Info: 2019.08.15.16:36:50 Info: q_sys: Generating q_sys "q_sys" for QUARTUS_SYNTH
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH ./
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH ./
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH ./
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_cif.sv SYSTEM_VERILOG PATH ./
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_uif.sv SYSTEM_VERILOG PATH ./
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH ./
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_datactrl_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_rmw_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_cal_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_control_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.hex OTHER PATH ../alt_xcvr_reconfig_soc/software/alt_xcvr_reconfig_av/mem_init
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_direct
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_arbiter_acq.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_lif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig.sdc OTHER PATH ./
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_synchronizer.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.sdc OTHER PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_translator.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_agent.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_avalon_sc_fifo.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules
Info: 2019.08.15.16:37:23 Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt8123_5214709751103173295.dir/0054_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules
Info: 2019.08.15.16:37:24 Info: alt_xcvr_reconfig_0: "q_sys" instantiated alt_xcvr_reconfig "alt_xcvr_reconfig_0"
Info: 2019.08.15.16:37:24 Info: ctl_0: "q_sys" instantiated msgdma_ctl "ctl_0"
Info: 2019.08.15.16:37:24 Info: onchip_memory2_0: Starting RTL generation for module 'q_sys_onchip_memory2_0'
Info: 2019.08.15.16:37:24 Info: onchip_memory2_0:   Generation command is [exec /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=q_sys_onchip_memory2_0 --dir=/tmp/alt8123_5214709751103173295.dir/0055_onchip_memory2_0_gen/ --quartus_dir=/home/daniel/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8123_5214709751103173295.dir/0055_onchip_memory2_0_gen/
Info: 2019.08.15.16:37:26 Info: onchip_memory2_0: Done RTL generation for module 'q_sys_onchip_memory2_0'
Info: 2019.08.15.16:37:26 Info: onchip_memory2_0: "q_sys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_reset_ctrl_lego.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_reset_ctrl_tgx_cdrauto.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_common_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_common.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_pcs8g_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_pcs8g.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_mgmt2dec.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_emsip_adapter.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_pipe_native_hip.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av
Info: 2019.08.15.16:37:26 Info: pcie_cv_hip_avmm_0: "q_sys" instantiated altera_pcie_cv_hip_avmm "pcie_cv_hip_avmm_0"
Info: 2019.08.15.16:37:26 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules
Info: 2019.08.15.16:37:26 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules
Info: 2019.08.15.16:37:26 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules
Info: 2019.08.15.16:37:26 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules
Info: 2019.08.15.16:37:26 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules
Info: 2019.08.15.16:37:26 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules
Info: 2019.08.15.16:37:26 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules
Warning: 2019.08.15.16:37:26 Warning: Overwriting different file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules
Info: 2019.08.15.16:37:26 Info: pio_key: Starting RTL generation for module 'q_sys_pio_key'
Info: 2019.08.15.16:37:26 Info: pio_key:   Generation command is [exec /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_pio_key --dir=/tmp/alt8123_5214709751103173295.dir/0057_pio_key_gen/ --quartus_dir=/home/daniel/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8123_5214709751103173295.dir/0057_pio_key_gen/
Info: 2019.08.15.16:37:26 Info: pio_key: Done RTL generation for module 'q_sys_pio_key'
Info: 2019.08.15.16:37:26 Info: pio_key: "q_sys" instantiated altera_avalon_pio "pio_key"
Info: 2019.08.15.16:37:26 Info: pio_led: Starting RTL generation for module 'q_sys_pio_led'
Info: 2019.08.15.16:37:26 Info: pio_led:   Generation command is [exec /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/daniel/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/daniel/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/daniel/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_pio_led --dir=/tmp/alt8123_5214709751103173295.dir/0058_pio_led_gen/ --quartus_dir=/home/daniel/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8123_5214709751103173295.dir/0058_pio_led_gen/
Info: 2019.08.15.16:37:26 Info: pio_led: Done RTL generation for module 'q_sys_pio_led'
Info: 2019.08.15.16:37:26 Info: pio_led: "q_sys" instantiated altera_avalon_pio "pio_led"
Info: 2019.08.15.16:37:27 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2019.08.15.16:37:27 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2019.08.15.16:37:28 Info: mm_interconnect_0: "q_sys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2019.08.15.16:37:28 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2019.08.15.16:37:28 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2019.08.15.16:37:28 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2019.08.15.16:37:29 Info: mm_interconnect_1: "q_sys" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2019.08.15.16:37:29 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2019.08.15.16:37:29 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2019.08.15.16:37:29 Info: mm_interconnect_2: "q_sys" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: 2019.08.15.16:37:30 Info: irq_mapper: "q_sys" instantiated altera_irq_mapper "irq_mapper"
Info: 2019.08.15.16:37:30 Info: rst_controller: "q_sys" instantiated altera_reset_controller "rst_controller"
Info: 2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules
Info: 2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules
Info: 2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules
Info: 2019.08.15.16:37:30 Info: modular_sgdma_dispatcher_0: "ctl_0" instantiated modular_sgdma_dispatcher "modular_sgdma_dispatcher_0"
Info: 2019.08.15.16:37:30 Info: dma_read_master_0: "ctl_0" instantiated dma_read_master "dma_read_master_0"
Info: 2019.08.15.16:37:30 Info: dma_write_master_0: "ctl_0" instantiated dma_write_master "dma_write_master_0"
Info: 2019.08.15.16:37:30 Info: pcie_cv_hip_avmm_0_Rxm_BAR0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "pcie_cv_hip_avmm_0_Rxm_BAR0_translator"
Info: 2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules
Info: 2019.08.15.16:37:30 Info: onchip_memory2_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: 2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules
Info: 2019.08.15.16:37:30 Info: pcie_cv_hip_avmm_0_Rxm_BAR0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "pcie_cv_hip_avmm_0_Rxm_BAR0_agent"
Info: 2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules
Info: 2019.08.15.16:37:30 Info: onchip_memory2_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_agent"
Info: 2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules
Info: 2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules
Info: 2019.08.15.16:37:30 Info: onchip_memory2_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "onchip_memory2_0_s1_agent_rsp_fifo"
Info: 2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules
Info: 2019.08.15.16:37:30 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2019.08.15.16:37:30 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2019.08.15.16:37:30 Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: 2019.08.15.16:37:30 Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: 2019.08.15.16:37:30 Info: ctl_0_dma_read_master_0_data_read_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "ctl_0_dma_read_master_0_data_read_master_limiter"
Info: 2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules
Info: 2019.08.15.16:37:30 Info: onchip_memory2_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "onchip_memory2_0_s1_burst_adapter"
Info: 2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules
Info: 2019.08.15.16:37:30 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2019.08.15.16:37:30 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2019.08.15.16:37:30 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules
Info: 2019.08.15.16:37:30 Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: 2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules
Info: 2019.08.15.16:37:30 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2019.08.15.16:37:30 Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: 2019.08.15.16:37:30 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules
Info: 2019.08.15.16:37:30 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules
Info: 2019.08.15.16:37:30 Info: pcie_cv_hip_avmm_0_Rxm_BAR0_to_onchip_memory2_0_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "pcie_cv_hip_avmm_0_Rxm_BAR0_to_onchip_memory2_0_s1_cmd_width_adapter"
Info: 2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules
Info: 2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules
Info: 2019.08.15.16:37:30 Info: limiter_pipeline: "mm_interconnect_0" instantiated altera_avalon_st_pipeline_stage "limiter_pipeline"
Info: 2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules
Info: 2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules
Info: 2019.08.15.16:37:30 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2019.08.15.16:37:30 Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: 2019.08.15.16:37:30 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: 2019.08.15.16:37:30 Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: 2019.08.15.16:37:30 Info: router_003: "mm_interconnect_1" instantiated altera_merlin_router "router_003"
Info: 2019.08.15.16:37:30 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2019.08.15.16:37:30 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules
Info: 2019.08.15.16:37:30 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2019.08.15.16:37:30 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules
Info: 2019.08.15.16:37:30 Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2019.08.15.16:37:30 Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: 2019.08.15.16:37:30 Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: 2019.08.15.16:37:30 Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2019.08.15.16:37:30 Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules
Info: 2019.08.15.16:37:30 Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2019.08.15.16:37:30 Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2019.08.15.16:37:30 Info: Reusing file /home/daniel/Downloads/OpenVINO Starter Kit/Demonstration/PCIe_Fundamental/q_sys/synthesis/submodules
Info: 2019.08.15.16:37:30 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2019.08.15.16:37:30 Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: 2019.08.15.16:37:30 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2019.08.15.16:37:30 Info: q_sys: Done "q_sys" with 55 modules, 233 files
Info: 2019.08.15.16:37:31 Info: qsys-generate succeeded.
Info: 2019.08.15.16:37:31 Info: Finished: Create HDL design files for synthesis
Info (11131): Completed upgrading IP component Qsys with file "q_sys.qsys"
Info (23030): Evaluation of Tcl script /home/daniel/intelFPGA_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 1077 megabytes
    Info: Processing ended: Thu Aug 15 16:37:43 2019
    Info: Elapsed time: 00:02:41
    Info: Total CPU time (on all processors): 00:05:47


