Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Nov 18 18:40:49 2025
| Host         : LAPTOP-6I7OJEUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CSSTE_timing_summary_routed.rpt -pb CSSTE_timing_summary_routed.pb -rpx CSSTE_timing_summary_routed.rpx -warn_on_violation
| Design       : CSSTE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4363)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7551)
5. checking no_input_delay (17)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4363)
---------------------------
 There are 756 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[1]/Q (HIGH)

 There are 696 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 696 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 696 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[10]/Q (HIGH)

 There are 696 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[2]/Q (HIGH)

 There are 696 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7551)
---------------------------------------------------
 There are 7551 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 7597          inf        0.000                      0                 7597           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7597 Endpoints
Min Delay          7597 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.382ns  (logic 9.128ns (22.059%)  route 32.253ns (77.941%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[5]/C
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[5]/Q
                         net (fo=9, routed)           1.059     1.515    U11/vga_controller/v_count_reg_n_0_[5]
    SLICE_X4Y73          LUT4 (Prop_lut4_I0_O)        0.124     1.639 f  U11/vga_controller/Blue_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.807     2.446    U11/vga_controller/Blue_OBUF[3]_inst_i_20_n_0
    SLICE_X5Y73          LUT6 (Prop_lut6_I4_O)        0.124     2.570 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.465     3.035    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.124     3.159 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=34, routed)          1.248     4.407    U11/vga_controller/h_count_reg[8]_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.124     4.531 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=10, routed)          1.091     5.622    U11/vga_display/C__0[1]
    SLICE_X5Y69          LUT4 (Prop_lut4_I0_O)        0.124     5.746 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.746    U11/vga_controller/S[0]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.326 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         6.244    12.570    U11/vga_display/display_data_reg_576_639_0_2/ADDRA5
    SLICE_X14Y51         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.872 r  U11/vga_display/display_data_reg_576_639_0_2/RAMA/O
                         net (fo=1, routed)           1.015    13.887    U11/vga_display/display_data_reg_576_639_0_2_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.011 r  U11/vga_display/text_ascii_carry_i_130/O
                         net (fo=1, routed)           0.000    14.011    U11/vga_display/text_ascii_carry_i_130_n_0
    SLICE_X13Y52         MUXF7 (Prop_muxf7_I0_O)      0.212    14.223 r  U11/vga_display/text_ascii_carry_i_65/O
                         net (fo=1, routed)           0.000    14.223    U11/vga_display/text_ascii_carry_i_65_n_0
    SLICE_X13Y52         MUXF8 (Prop_muxf8_I1_O)      0.094    14.317 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.138    15.455    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I5_O)        0.316    15.771 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           1.007    16.777    U11/vga_display/text_ascii0[0]
    SLICE_X7Y67          LUT2 (Prop_lut2_I0_O)        0.124    16.901 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.901    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.148 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           1.031    18.179    U11/vga_display/font_addr0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.299    18.478 r  U11/vga_display/Blue_OBUF[3]_inst_i_71/O
                         net (fo=1, routed)           0.000    18.478    U11/vga_display/Blue_OBUF[3]_inst_i_71_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.118 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[3]
                         net (fo=392, routed)         6.565    25.683    U11/sel[6]
    SLICE_X12Y88         LUT6 (Prop_lut6_I0_O)        0.306    25.989 r  U11/Blue_OBUF[3]_inst_i_615/O
                         net (fo=1, routed)           0.000    25.989    U11/Blue_OBUF[3]_inst_i_615_n_0
    SLICE_X12Y88         MUXF7 (Prop_muxf7_I1_O)      0.214    26.203 r  U11/Blue_OBUF[3]_inst_i_319/O
                         net (fo=1, routed)           0.805    27.008    U11/Blue_OBUF[3]_inst_i_319_n_0
    SLICE_X13Y90         LUT6 (Prop_lut6_I5_O)        0.297    27.305 r  U11/Blue_OBUF[3]_inst_i_123/O
                         net (fo=1, routed)           1.011    28.316    U11/Blue_OBUF[3]_inst_i_123_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I1_O)        0.124    28.440 r  U11/Blue_OBUF[3]_inst_i_50/O
                         net (fo=1, routed)           0.000    28.440    U11/Blue_OBUF[3]_inst_i_50_n_0
    SLICE_X8Y89          MUXF7 (Prop_muxf7_I1_O)      0.214    28.654 r  U11/Blue_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           1.234    29.888    U11/vga_display/font_data[3]
    SLICE_X5Y83          LUT6 (Prop_lut6_I5_O)        0.297    30.185 f  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.528    30.713    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_0
    SLICE_X8Y83          LUT5 (Prop_lut5_I4_O)        0.124    30.837 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          7.007    37.844    Red_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    41.382 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.382    Green[0]
    C6                                                                r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.238ns  (logic 9.125ns (22.128%)  route 32.112ns (77.872%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[5]/C
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[5]/Q
                         net (fo=9, routed)           1.059     1.515    U11/vga_controller/v_count_reg_n_0_[5]
    SLICE_X4Y73          LUT4 (Prop_lut4_I0_O)        0.124     1.639 f  U11/vga_controller/Blue_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.807     2.446    U11/vga_controller/Blue_OBUF[3]_inst_i_20_n_0
    SLICE_X5Y73          LUT6 (Prop_lut6_I4_O)        0.124     2.570 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.465     3.035    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.124     3.159 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=34, routed)          1.248     4.407    U11/vga_controller/h_count_reg[8]_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.124     4.531 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=10, routed)          1.091     5.622    U11/vga_display/C__0[1]
    SLICE_X5Y69          LUT4 (Prop_lut4_I0_O)        0.124     5.746 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.746    U11/vga_controller/S[0]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.326 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         6.244    12.570    U11/vga_display/display_data_reg_576_639_0_2/ADDRA5
    SLICE_X14Y51         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.872 r  U11/vga_display/display_data_reg_576_639_0_2/RAMA/O
                         net (fo=1, routed)           1.015    13.887    U11/vga_display/display_data_reg_576_639_0_2_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.011 r  U11/vga_display/text_ascii_carry_i_130/O
                         net (fo=1, routed)           0.000    14.011    U11/vga_display/text_ascii_carry_i_130_n_0
    SLICE_X13Y52         MUXF7 (Prop_muxf7_I0_O)      0.212    14.223 r  U11/vga_display/text_ascii_carry_i_65/O
                         net (fo=1, routed)           0.000    14.223    U11/vga_display/text_ascii_carry_i_65_n_0
    SLICE_X13Y52         MUXF8 (Prop_muxf8_I1_O)      0.094    14.317 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.138    15.455    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I5_O)        0.316    15.771 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           1.007    16.777    U11/vga_display/text_ascii0[0]
    SLICE_X7Y67          LUT2 (Prop_lut2_I0_O)        0.124    16.901 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.901    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.148 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           1.031    18.179    U11/vga_display/font_addr0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.299    18.478 r  U11/vga_display/Blue_OBUF[3]_inst_i_71/O
                         net (fo=1, routed)           0.000    18.478    U11/vga_display/Blue_OBUF[3]_inst_i_71_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.118 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[3]
                         net (fo=392, routed)         6.565    25.683    U11/sel[6]
    SLICE_X12Y88         LUT6 (Prop_lut6_I0_O)        0.306    25.989 r  U11/Blue_OBUF[3]_inst_i_615/O
                         net (fo=1, routed)           0.000    25.989    U11/Blue_OBUF[3]_inst_i_615_n_0
    SLICE_X12Y88         MUXF7 (Prop_muxf7_I1_O)      0.214    26.203 r  U11/Blue_OBUF[3]_inst_i_319/O
                         net (fo=1, routed)           0.805    27.008    U11/Blue_OBUF[3]_inst_i_319_n_0
    SLICE_X13Y90         LUT6 (Prop_lut6_I5_O)        0.297    27.305 r  U11/Blue_OBUF[3]_inst_i_123/O
                         net (fo=1, routed)           1.011    28.316    U11/Blue_OBUF[3]_inst_i_123_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I1_O)        0.124    28.440 r  U11/Blue_OBUF[3]_inst_i_50/O
                         net (fo=1, routed)           0.000    28.440    U11/Blue_OBUF[3]_inst_i_50_n_0
    SLICE_X8Y89          MUXF7 (Prop_muxf7_I1_O)      0.214    28.654 r  U11/Blue_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           1.234    29.888    U11/vga_display/font_data[3]
    SLICE_X5Y83          LUT6 (Prop_lut6_I5_O)        0.297    30.185 f  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.528    30.713    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_0
    SLICE_X8Y83          LUT5 (Prop_lut5_I4_O)        0.124    30.837 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.866    37.702    Red_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    41.238 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    41.238    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.099ns  (logic 9.137ns (22.232%)  route 31.962ns (77.768%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[5]/C
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[5]/Q
                         net (fo=9, routed)           1.059     1.515    U11/vga_controller/v_count_reg_n_0_[5]
    SLICE_X4Y73          LUT4 (Prop_lut4_I0_O)        0.124     1.639 f  U11/vga_controller/Blue_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.807     2.446    U11/vga_controller/Blue_OBUF[3]_inst_i_20_n_0
    SLICE_X5Y73          LUT6 (Prop_lut6_I4_O)        0.124     2.570 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.465     3.035    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.124     3.159 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=34, routed)          1.248     4.407    U11/vga_controller/h_count_reg[8]_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.124     4.531 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=10, routed)          1.091     5.622    U11/vga_display/C__0[1]
    SLICE_X5Y69          LUT4 (Prop_lut4_I0_O)        0.124     5.746 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.746    U11/vga_controller/S[0]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.326 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         6.244    12.570    U11/vga_display/display_data_reg_576_639_0_2/ADDRA5
    SLICE_X14Y51         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.872 r  U11/vga_display/display_data_reg_576_639_0_2/RAMA/O
                         net (fo=1, routed)           1.015    13.887    U11/vga_display/display_data_reg_576_639_0_2_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.011 r  U11/vga_display/text_ascii_carry_i_130/O
                         net (fo=1, routed)           0.000    14.011    U11/vga_display/text_ascii_carry_i_130_n_0
    SLICE_X13Y52         MUXF7 (Prop_muxf7_I0_O)      0.212    14.223 r  U11/vga_display/text_ascii_carry_i_65/O
                         net (fo=1, routed)           0.000    14.223    U11/vga_display/text_ascii_carry_i_65_n_0
    SLICE_X13Y52         MUXF8 (Prop_muxf8_I1_O)      0.094    14.317 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.138    15.455    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I5_O)        0.316    15.771 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           1.007    16.777    U11/vga_display/text_ascii0[0]
    SLICE_X7Y67          LUT2 (Prop_lut2_I0_O)        0.124    16.901 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.901    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.148 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           1.031    18.179    U11/vga_display/font_addr0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.299    18.478 r  U11/vga_display/Blue_OBUF[3]_inst_i_71/O
                         net (fo=1, routed)           0.000    18.478    U11/vga_display/Blue_OBUF[3]_inst_i_71_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.118 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[3]
                         net (fo=392, routed)         6.565    25.683    U11/sel[6]
    SLICE_X12Y88         LUT6 (Prop_lut6_I0_O)        0.306    25.989 r  U11/Blue_OBUF[3]_inst_i_615/O
                         net (fo=1, routed)           0.000    25.989    U11/Blue_OBUF[3]_inst_i_615_n_0
    SLICE_X12Y88         MUXF7 (Prop_muxf7_I1_O)      0.214    26.203 r  U11/Blue_OBUF[3]_inst_i_319/O
                         net (fo=1, routed)           0.805    27.008    U11/Blue_OBUF[3]_inst_i_319_n_0
    SLICE_X13Y90         LUT6 (Prop_lut6_I5_O)        0.297    27.305 r  U11/Blue_OBUF[3]_inst_i_123/O
                         net (fo=1, routed)           1.011    28.316    U11/Blue_OBUF[3]_inst_i_123_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I1_O)        0.124    28.440 r  U11/Blue_OBUF[3]_inst_i_50/O
                         net (fo=1, routed)           0.000    28.440    U11/Blue_OBUF[3]_inst_i_50_n_0
    SLICE_X8Y89          MUXF7 (Prop_muxf7_I1_O)      0.214    28.654 r  U11/Blue_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           1.234    29.888    U11/vga_display/font_data[3]
    SLICE_X5Y83          LUT6 (Prop_lut6_I5_O)        0.297    30.185 f  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.528    30.713    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_0
    SLICE_X8Y83          LUT5 (Prop_lut5_I4_O)        0.124    30.837 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.715    37.552    Red_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    41.099 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.099    Blue[0]
    B7                                                                r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.947ns  (logic 9.136ns (22.313%)  route 31.811ns (77.687%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[5]/C
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[5]/Q
                         net (fo=9, routed)           1.059     1.515    U11/vga_controller/v_count_reg_n_0_[5]
    SLICE_X4Y73          LUT4 (Prop_lut4_I0_O)        0.124     1.639 f  U11/vga_controller/Blue_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.807     2.446    U11/vga_controller/Blue_OBUF[3]_inst_i_20_n_0
    SLICE_X5Y73          LUT6 (Prop_lut6_I4_O)        0.124     2.570 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.465     3.035    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.124     3.159 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=34, routed)          1.248     4.407    U11/vga_controller/h_count_reg[8]_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.124     4.531 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=10, routed)          1.091     5.622    U11/vga_display/C__0[1]
    SLICE_X5Y69          LUT4 (Prop_lut4_I0_O)        0.124     5.746 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.746    U11/vga_controller/S[0]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.326 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         6.244    12.570    U11/vga_display/display_data_reg_576_639_0_2/ADDRA5
    SLICE_X14Y51         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.872 r  U11/vga_display/display_data_reg_576_639_0_2/RAMA/O
                         net (fo=1, routed)           1.015    13.887    U11/vga_display/display_data_reg_576_639_0_2_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.011 r  U11/vga_display/text_ascii_carry_i_130/O
                         net (fo=1, routed)           0.000    14.011    U11/vga_display/text_ascii_carry_i_130_n_0
    SLICE_X13Y52         MUXF7 (Prop_muxf7_I0_O)      0.212    14.223 r  U11/vga_display/text_ascii_carry_i_65/O
                         net (fo=1, routed)           0.000    14.223    U11/vga_display/text_ascii_carry_i_65_n_0
    SLICE_X13Y52         MUXF8 (Prop_muxf8_I1_O)      0.094    14.317 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.138    15.455    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I5_O)        0.316    15.771 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           1.007    16.777    U11/vga_display/text_ascii0[0]
    SLICE_X7Y67          LUT2 (Prop_lut2_I0_O)        0.124    16.901 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.901    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.148 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           1.031    18.179    U11/vga_display/font_addr0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.299    18.478 r  U11/vga_display/Blue_OBUF[3]_inst_i_71/O
                         net (fo=1, routed)           0.000    18.478    U11/vga_display/Blue_OBUF[3]_inst_i_71_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.118 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[3]
                         net (fo=392, routed)         6.565    25.683    U11/sel[6]
    SLICE_X12Y88         LUT6 (Prop_lut6_I0_O)        0.306    25.989 r  U11/Blue_OBUF[3]_inst_i_615/O
                         net (fo=1, routed)           0.000    25.989    U11/Blue_OBUF[3]_inst_i_615_n_0
    SLICE_X12Y88         MUXF7 (Prop_muxf7_I1_O)      0.214    26.203 r  U11/Blue_OBUF[3]_inst_i_319/O
                         net (fo=1, routed)           0.805    27.008    U11/Blue_OBUF[3]_inst_i_319_n_0
    SLICE_X13Y90         LUT6 (Prop_lut6_I5_O)        0.297    27.305 r  U11/Blue_OBUF[3]_inst_i_123/O
                         net (fo=1, routed)           1.011    28.316    U11/Blue_OBUF[3]_inst_i_123_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I1_O)        0.124    28.440 r  U11/Blue_OBUF[3]_inst_i_50/O
                         net (fo=1, routed)           0.000    28.440    U11/Blue_OBUF[3]_inst_i_50_n_0
    SLICE_X8Y89          MUXF7 (Prop_muxf7_I1_O)      0.214    28.654 r  U11/Blue_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           1.234    29.888    U11/vga_display/font_data[3]
    SLICE_X5Y83          LUT6 (Prop_lut6_I5_O)        0.297    30.185 f  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.528    30.713    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_0
    SLICE_X8Y83          LUT5 (Prop_lut5_I4_O)        0.124    30.837 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.564    37.401    Red_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    40.947 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    40.947    Green[2]
    B6                                                                r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.796ns  (logic 9.136ns (22.395%)  route 31.660ns (77.605%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[5]/C
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[5]/Q
                         net (fo=9, routed)           1.059     1.515    U11/vga_controller/v_count_reg_n_0_[5]
    SLICE_X4Y73          LUT4 (Prop_lut4_I0_O)        0.124     1.639 f  U11/vga_controller/Blue_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.807     2.446    U11/vga_controller/Blue_OBUF[3]_inst_i_20_n_0
    SLICE_X5Y73          LUT6 (Prop_lut6_I4_O)        0.124     2.570 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.465     3.035    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.124     3.159 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=34, routed)          1.248     4.407    U11/vga_controller/h_count_reg[8]_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.124     4.531 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=10, routed)          1.091     5.622    U11/vga_display/C__0[1]
    SLICE_X5Y69          LUT4 (Prop_lut4_I0_O)        0.124     5.746 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.746    U11/vga_controller/S[0]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.326 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         6.244    12.570    U11/vga_display/display_data_reg_576_639_0_2/ADDRA5
    SLICE_X14Y51         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.872 r  U11/vga_display/display_data_reg_576_639_0_2/RAMA/O
                         net (fo=1, routed)           1.015    13.887    U11/vga_display/display_data_reg_576_639_0_2_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.011 r  U11/vga_display/text_ascii_carry_i_130/O
                         net (fo=1, routed)           0.000    14.011    U11/vga_display/text_ascii_carry_i_130_n_0
    SLICE_X13Y52         MUXF7 (Prop_muxf7_I0_O)      0.212    14.223 r  U11/vga_display/text_ascii_carry_i_65/O
                         net (fo=1, routed)           0.000    14.223    U11/vga_display/text_ascii_carry_i_65_n_0
    SLICE_X13Y52         MUXF8 (Prop_muxf8_I1_O)      0.094    14.317 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.138    15.455    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I5_O)        0.316    15.771 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           1.007    16.777    U11/vga_display/text_ascii0[0]
    SLICE_X7Y67          LUT2 (Prop_lut2_I0_O)        0.124    16.901 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.901    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.148 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           1.031    18.179    U11/vga_display/font_addr0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.299    18.478 r  U11/vga_display/Blue_OBUF[3]_inst_i_71/O
                         net (fo=1, routed)           0.000    18.478    U11/vga_display/Blue_OBUF[3]_inst_i_71_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.118 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[3]
                         net (fo=392, routed)         6.565    25.683    U11/sel[6]
    SLICE_X12Y88         LUT6 (Prop_lut6_I0_O)        0.306    25.989 r  U11/Blue_OBUF[3]_inst_i_615/O
                         net (fo=1, routed)           0.000    25.989    U11/Blue_OBUF[3]_inst_i_615_n_0
    SLICE_X12Y88         MUXF7 (Prop_muxf7_I1_O)      0.214    26.203 r  U11/Blue_OBUF[3]_inst_i_319/O
                         net (fo=1, routed)           0.805    27.008    U11/Blue_OBUF[3]_inst_i_319_n_0
    SLICE_X13Y90         LUT6 (Prop_lut6_I5_O)        0.297    27.305 r  U11/Blue_OBUF[3]_inst_i_123/O
                         net (fo=1, routed)           1.011    28.316    U11/Blue_OBUF[3]_inst_i_123_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I1_O)        0.124    28.440 r  U11/Blue_OBUF[3]_inst_i_50/O
                         net (fo=1, routed)           0.000    28.440    U11/Blue_OBUF[3]_inst_i_50_n_0
    SLICE_X8Y89          MUXF7 (Prop_muxf7_I1_O)      0.214    28.654 r  U11/Blue_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           1.234    29.888    U11/vga_display/font_data[3]
    SLICE_X5Y83          LUT6 (Prop_lut6_I5_O)        0.297    30.185 f  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.528    30.713    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_0
    SLICE_X8Y83          LUT5 (Prop_lut5_I4_O)        0.124    30.837 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.413    37.250    Red_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    40.796 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.796    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.643ns  (logic 9.135ns (22.475%)  route 31.509ns (77.525%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[5]/C
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[5]/Q
                         net (fo=9, routed)           1.059     1.515    U11/vga_controller/v_count_reg_n_0_[5]
    SLICE_X4Y73          LUT4 (Prop_lut4_I0_O)        0.124     1.639 f  U11/vga_controller/Blue_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.807     2.446    U11/vga_controller/Blue_OBUF[3]_inst_i_20_n_0
    SLICE_X5Y73          LUT6 (Prop_lut6_I4_O)        0.124     2.570 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.465     3.035    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.124     3.159 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=34, routed)          1.248     4.407    U11/vga_controller/h_count_reg[8]_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.124     4.531 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=10, routed)          1.091     5.622    U11/vga_display/C__0[1]
    SLICE_X5Y69          LUT4 (Prop_lut4_I0_O)        0.124     5.746 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.746    U11/vga_controller/S[0]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.326 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         6.244    12.570    U11/vga_display/display_data_reg_576_639_0_2/ADDRA5
    SLICE_X14Y51         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.872 r  U11/vga_display/display_data_reg_576_639_0_2/RAMA/O
                         net (fo=1, routed)           1.015    13.887    U11/vga_display/display_data_reg_576_639_0_2_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.011 r  U11/vga_display/text_ascii_carry_i_130/O
                         net (fo=1, routed)           0.000    14.011    U11/vga_display/text_ascii_carry_i_130_n_0
    SLICE_X13Y52         MUXF7 (Prop_muxf7_I0_O)      0.212    14.223 r  U11/vga_display/text_ascii_carry_i_65/O
                         net (fo=1, routed)           0.000    14.223    U11/vga_display/text_ascii_carry_i_65_n_0
    SLICE_X13Y52         MUXF8 (Prop_muxf8_I1_O)      0.094    14.317 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.138    15.455    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I5_O)        0.316    15.771 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           1.007    16.777    U11/vga_display/text_ascii0[0]
    SLICE_X7Y67          LUT2 (Prop_lut2_I0_O)        0.124    16.901 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.901    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.148 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           1.031    18.179    U11/vga_display/font_addr0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.299    18.478 r  U11/vga_display/Blue_OBUF[3]_inst_i_71/O
                         net (fo=1, routed)           0.000    18.478    U11/vga_display/Blue_OBUF[3]_inst_i_71_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.118 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[3]
                         net (fo=392, routed)         6.565    25.683    U11/sel[6]
    SLICE_X12Y88         LUT6 (Prop_lut6_I0_O)        0.306    25.989 r  U11/Blue_OBUF[3]_inst_i_615/O
                         net (fo=1, routed)           0.000    25.989    U11/Blue_OBUF[3]_inst_i_615_n_0
    SLICE_X12Y88         MUXF7 (Prop_muxf7_I1_O)      0.214    26.203 r  U11/Blue_OBUF[3]_inst_i_319/O
                         net (fo=1, routed)           0.805    27.008    U11/Blue_OBUF[3]_inst_i_319_n_0
    SLICE_X13Y90         LUT6 (Prop_lut6_I5_O)        0.297    27.305 r  U11/Blue_OBUF[3]_inst_i_123/O
                         net (fo=1, routed)           1.011    28.316    U11/Blue_OBUF[3]_inst_i_123_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I1_O)        0.124    28.440 r  U11/Blue_OBUF[3]_inst_i_50/O
                         net (fo=1, routed)           0.000    28.440    U11/Blue_OBUF[3]_inst_i_50_n_0
    SLICE_X8Y89          MUXF7 (Prop_muxf7_I1_O)      0.214    28.654 r  U11/Blue_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           1.234    29.888    U11/vga_display/font_data[3]
    SLICE_X5Y83          LUT6 (Prop_lut6_I5_O)        0.297    30.185 f  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.528    30.713    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_0
    SLICE_X8Y83          LUT5 (Prop_lut5_I4_O)        0.124    30.837 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.262    37.099    Red_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    40.643 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.643    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.499ns  (logic 9.142ns (22.572%)  route 31.358ns (77.428%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[5]/C
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[5]/Q
                         net (fo=9, routed)           1.059     1.515    U11/vga_controller/v_count_reg_n_0_[5]
    SLICE_X4Y73          LUT4 (Prop_lut4_I0_O)        0.124     1.639 f  U11/vga_controller/Blue_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.807     2.446    U11/vga_controller/Blue_OBUF[3]_inst_i_20_n_0
    SLICE_X5Y73          LUT6 (Prop_lut6_I4_O)        0.124     2.570 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.465     3.035    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.124     3.159 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=34, routed)          1.248     4.407    U11/vga_controller/h_count_reg[8]_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.124     4.531 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=10, routed)          1.091     5.622    U11/vga_display/C__0[1]
    SLICE_X5Y69          LUT4 (Prop_lut4_I0_O)        0.124     5.746 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.746    U11/vga_controller/S[0]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.326 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         6.244    12.570    U11/vga_display/display_data_reg_576_639_0_2/ADDRA5
    SLICE_X14Y51         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.872 r  U11/vga_display/display_data_reg_576_639_0_2/RAMA/O
                         net (fo=1, routed)           1.015    13.887    U11/vga_display/display_data_reg_576_639_0_2_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.011 r  U11/vga_display/text_ascii_carry_i_130/O
                         net (fo=1, routed)           0.000    14.011    U11/vga_display/text_ascii_carry_i_130_n_0
    SLICE_X13Y52         MUXF7 (Prop_muxf7_I0_O)      0.212    14.223 r  U11/vga_display/text_ascii_carry_i_65/O
                         net (fo=1, routed)           0.000    14.223    U11/vga_display/text_ascii_carry_i_65_n_0
    SLICE_X13Y52         MUXF8 (Prop_muxf8_I1_O)      0.094    14.317 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.138    15.455    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I5_O)        0.316    15.771 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           1.007    16.777    U11/vga_display/text_ascii0[0]
    SLICE_X7Y67          LUT2 (Prop_lut2_I0_O)        0.124    16.901 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.901    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.148 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           1.031    18.179    U11/vga_display/font_addr0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.299    18.478 r  U11/vga_display/Blue_OBUF[3]_inst_i_71/O
                         net (fo=1, routed)           0.000    18.478    U11/vga_display/Blue_OBUF[3]_inst_i_71_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.118 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[3]
                         net (fo=392, routed)         6.565    25.683    U11/sel[6]
    SLICE_X12Y88         LUT6 (Prop_lut6_I0_O)        0.306    25.989 r  U11/Blue_OBUF[3]_inst_i_615/O
                         net (fo=1, routed)           0.000    25.989    U11/Blue_OBUF[3]_inst_i_615_n_0
    SLICE_X12Y88         MUXF7 (Prop_muxf7_I1_O)      0.214    26.203 r  U11/Blue_OBUF[3]_inst_i_319/O
                         net (fo=1, routed)           0.805    27.008    U11/Blue_OBUF[3]_inst_i_319_n_0
    SLICE_X13Y90         LUT6 (Prop_lut6_I5_O)        0.297    27.305 r  U11/Blue_OBUF[3]_inst_i_123/O
                         net (fo=1, routed)           1.011    28.316    U11/Blue_OBUF[3]_inst_i_123_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I1_O)        0.124    28.440 r  U11/Blue_OBUF[3]_inst_i_50/O
                         net (fo=1, routed)           0.000    28.440    U11/Blue_OBUF[3]_inst_i_50_n_0
    SLICE_X8Y89          MUXF7 (Prop_muxf7_I1_O)      0.214    28.654 r  U11/Blue_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           1.234    29.888    U11/vga_display/font_data[3]
    SLICE_X5Y83          LUT6 (Prop_lut6_I5_O)        0.297    30.185 f  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.528    30.713    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_0
    SLICE_X8Y83          LUT5 (Prop_lut5_I4_O)        0.124    30.837 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.111    36.948    Red_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    40.499 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.499    Blue[3]
    D8                                                                r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.348ns  (logic 9.141ns (22.656%)  route 31.207ns (77.344%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[5]/C
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[5]/Q
                         net (fo=9, routed)           1.059     1.515    U11/vga_controller/v_count_reg_n_0_[5]
    SLICE_X4Y73          LUT4 (Prop_lut4_I0_O)        0.124     1.639 f  U11/vga_controller/Blue_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.807     2.446    U11/vga_controller/Blue_OBUF[3]_inst_i_20_n_0
    SLICE_X5Y73          LUT6 (Prop_lut6_I4_O)        0.124     2.570 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.465     3.035    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.124     3.159 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=34, routed)          1.248     4.407    U11/vga_controller/h_count_reg[8]_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.124     4.531 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=10, routed)          1.091     5.622    U11/vga_display/C__0[1]
    SLICE_X5Y69          LUT4 (Prop_lut4_I0_O)        0.124     5.746 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.746    U11/vga_controller/S[0]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.326 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         6.244    12.570    U11/vga_display/display_data_reg_576_639_0_2/ADDRA5
    SLICE_X14Y51         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.872 r  U11/vga_display/display_data_reg_576_639_0_2/RAMA/O
                         net (fo=1, routed)           1.015    13.887    U11/vga_display/display_data_reg_576_639_0_2_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.011 r  U11/vga_display/text_ascii_carry_i_130/O
                         net (fo=1, routed)           0.000    14.011    U11/vga_display/text_ascii_carry_i_130_n_0
    SLICE_X13Y52         MUXF7 (Prop_muxf7_I0_O)      0.212    14.223 r  U11/vga_display/text_ascii_carry_i_65/O
                         net (fo=1, routed)           0.000    14.223    U11/vga_display/text_ascii_carry_i_65_n_0
    SLICE_X13Y52         MUXF8 (Prop_muxf8_I1_O)      0.094    14.317 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.138    15.455    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I5_O)        0.316    15.771 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           1.007    16.777    U11/vga_display/text_ascii0[0]
    SLICE_X7Y67          LUT2 (Prop_lut2_I0_O)        0.124    16.901 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.901    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.148 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           1.031    18.179    U11/vga_display/font_addr0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.299    18.478 r  U11/vga_display/Blue_OBUF[3]_inst_i_71/O
                         net (fo=1, routed)           0.000    18.478    U11/vga_display/Blue_OBUF[3]_inst_i_71_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.118 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[3]
                         net (fo=392, routed)         6.565    25.683    U11/sel[6]
    SLICE_X12Y88         LUT6 (Prop_lut6_I0_O)        0.306    25.989 r  U11/Blue_OBUF[3]_inst_i_615/O
                         net (fo=1, routed)           0.000    25.989    U11/Blue_OBUF[3]_inst_i_615_n_0
    SLICE_X12Y88         MUXF7 (Prop_muxf7_I1_O)      0.214    26.203 r  U11/Blue_OBUF[3]_inst_i_319/O
                         net (fo=1, routed)           0.805    27.008    U11/Blue_OBUF[3]_inst_i_319_n_0
    SLICE_X13Y90         LUT6 (Prop_lut6_I5_O)        0.297    27.305 r  U11/Blue_OBUF[3]_inst_i_123/O
                         net (fo=1, routed)           1.011    28.316    U11/Blue_OBUF[3]_inst_i_123_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I1_O)        0.124    28.440 r  U11/Blue_OBUF[3]_inst_i_50/O
                         net (fo=1, routed)           0.000    28.440    U11/Blue_OBUF[3]_inst_i_50_n_0
    SLICE_X8Y89          MUXF7 (Prop_muxf7_I1_O)      0.214    28.654 r  U11/Blue_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           1.234    29.888    U11/vga_display/font_data[3]
    SLICE_X5Y83          LUT6 (Prop_lut6_I5_O)        0.297    30.185 f  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.528    30.713    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_0
    SLICE_X8Y83          LUT5 (Prop_lut5_I4_O)        0.124    30.837 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.960    36.797    Red_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    40.348 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.348    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.027ns  (logic 9.113ns (22.768%)  route 30.914ns (77.232%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[5]/C
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[5]/Q
                         net (fo=9, routed)           1.059     1.515    U11/vga_controller/v_count_reg_n_0_[5]
    SLICE_X4Y73          LUT4 (Prop_lut4_I0_O)        0.124     1.639 f  U11/vga_controller/Blue_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.807     2.446    U11/vga_controller/Blue_OBUF[3]_inst_i_20_n_0
    SLICE_X5Y73          LUT6 (Prop_lut6_I4_O)        0.124     2.570 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.465     3.035    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.124     3.159 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=34, routed)          1.248     4.407    U11/vga_controller/h_count_reg[8]_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.124     4.531 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=10, routed)          1.091     5.622    U11/vga_display/C__0[1]
    SLICE_X5Y69          LUT4 (Prop_lut4_I0_O)        0.124     5.746 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.746    U11/vga_controller/S[0]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.326 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         6.244    12.570    U11/vga_display/display_data_reg_576_639_0_2/ADDRA5
    SLICE_X14Y51         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.872 r  U11/vga_display/display_data_reg_576_639_0_2/RAMA/O
                         net (fo=1, routed)           1.015    13.887    U11/vga_display/display_data_reg_576_639_0_2_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.011 r  U11/vga_display/text_ascii_carry_i_130/O
                         net (fo=1, routed)           0.000    14.011    U11/vga_display/text_ascii_carry_i_130_n_0
    SLICE_X13Y52         MUXF7 (Prop_muxf7_I0_O)      0.212    14.223 r  U11/vga_display/text_ascii_carry_i_65/O
                         net (fo=1, routed)           0.000    14.223    U11/vga_display/text_ascii_carry_i_65_n_0
    SLICE_X13Y52         MUXF8 (Prop_muxf8_I1_O)      0.094    14.317 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.138    15.455    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I5_O)        0.316    15.771 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           1.007    16.777    U11/vga_display/text_ascii0[0]
    SLICE_X7Y67          LUT2 (Prop_lut2_I0_O)        0.124    16.901 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.901    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.148 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           1.031    18.179    U11/vga_display/font_addr0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.299    18.478 r  U11/vga_display/Blue_OBUF[3]_inst_i_71/O
                         net (fo=1, routed)           0.000    18.478    U11/vga_display/Blue_OBUF[3]_inst_i_71_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.118 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[3]
                         net (fo=392, routed)         6.565    25.683    U11/sel[6]
    SLICE_X12Y88         LUT6 (Prop_lut6_I0_O)        0.306    25.989 r  U11/Blue_OBUF[3]_inst_i_615/O
                         net (fo=1, routed)           0.000    25.989    U11/Blue_OBUF[3]_inst_i_615_n_0
    SLICE_X12Y88         MUXF7 (Prop_muxf7_I1_O)      0.214    26.203 r  U11/Blue_OBUF[3]_inst_i_319/O
                         net (fo=1, routed)           0.805    27.008    U11/Blue_OBUF[3]_inst_i_319_n_0
    SLICE_X13Y90         LUT6 (Prop_lut6_I5_O)        0.297    27.305 r  U11/Blue_OBUF[3]_inst_i_123/O
                         net (fo=1, routed)           1.011    28.316    U11/Blue_OBUF[3]_inst_i_123_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I1_O)        0.124    28.440 r  U11/Blue_OBUF[3]_inst_i_50/O
                         net (fo=1, routed)           0.000    28.440    U11/Blue_OBUF[3]_inst_i_50_n_0
    SLICE_X8Y89          MUXF7 (Prop_muxf7_I1_O)      0.214    28.654 r  U11/Blue_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           1.234    29.888    U11/vga_display/font_data[3]
    SLICE_X5Y83          LUT6 (Prop_lut6_I5_O)        0.297    30.185 f  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.528    30.713    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_0
    SLICE_X8Y83          LUT5 (Prop_lut5_I4_O)        0.124    30.837 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.667    36.504    Red_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    40.027 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    40.027    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.901ns  (logic 9.138ns (22.903%)  route 30.762ns (77.097%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[5]/C
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_controller/v_count_reg[5]/Q
                         net (fo=9, routed)           1.059     1.515    U11/vga_controller/v_count_reg_n_0_[5]
    SLICE_X4Y73          LUT4 (Prop_lut4_I0_O)        0.124     1.639 f  U11/vga_controller/Blue_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.807     2.446    U11/vga_controller/Blue_OBUF[3]_inst_i_20_n_0
    SLICE_X5Y73          LUT6 (Prop_lut6_I4_O)        0.124     2.570 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.465     3.035    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.124     3.159 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=34, routed)          1.248     4.407    U11/vga_controller/h_count_reg[8]_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.124     4.531 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=10, routed)          1.091     5.622    U11/vga_display/C__0[1]
    SLICE_X5Y69          LUT4 (Prop_lut4_I0_O)        0.124     5.746 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.746    U11/vga_controller/S[0]
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.326 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         6.244    12.570    U11/vga_display/display_data_reg_576_639_0_2/ADDRA5
    SLICE_X14Y51         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.872 r  U11/vga_display/display_data_reg_576_639_0_2/RAMA/O
                         net (fo=1, routed)           1.015    13.887    U11/vga_display/display_data_reg_576_639_0_2_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.011 r  U11/vga_display/text_ascii_carry_i_130/O
                         net (fo=1, routed)           0.000    14.011    U11/vga_display/text_ascii_carry_i_130_n_0
    SLICE_X13Y52         MUXF7 (Prop_muxf7_I0_O)      0.212    14.223 r  U11/vga_display/text_ascii_carry_i_65/O
                         net (fo=1, routed)           0.000    14.223    U11/vga_display/text_ascii_carry_i_65_n_0
    SLICE_X13Y52         MUXF8 (Prop_muxf8_I1_O)      0.094    14.317 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.138    15.455    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I5_O)        0.316    15.771 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           1.007    16.777    U11/vga_display/text_ascii0[0]
    SLICE_X7Y67          LUT2 (Prop_lut2_I0_O)        0.124    16.901 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.901    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.148 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           1.031    18.179    U11/vga_display/font_addr0[0]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.299    18.478 r  U11/vga_display/Blue_OBUF[3]_inst_i_71/O
                         net (fo=1, routed)           0.000    18.478    U11/vga_display/Blue_OBUF[3]_inst_i_71_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.118 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[3]
                         net (fo=392, routed)         6.565    25.683    U11/sel[6]
    SLICE_X12Y88         LUT6 (Prop_lut6_I0_O)        0.306    25.989 r  U11/Blue_OBUF[3]_inst_i_615/O
                         net (fo=1, routed)           0.000    25.989    U11/Blue_OBUF[3]_inst_i_615_n_0
    SLICE_X12Y88         MUXF7 (Prop_muxf7_I1_O)      0.214    26.203 r  U11/Blue_OBUF[3]_inst_i_319/O
                         net (fo=1, routed)           0.805    27.008    U11/Blue_OBUF[3]_inst_i_319_n_0
    SLICE_X13Y90         LUT6 (Prop_lut6_I5_O)        0.297    27.305 r  U11/Blue_OBUF[3]_inst_i_123/O
                         net (fo=1, routed)           1.011    28.316    U11/Blue_OBUF[3]_inst_i_123_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I1_O)        0.124    28.440 r  U11/Blue_OBUF[3]_inst_i_50/O
                         net (fo=1, routed)           0.000    28.440    U11/Blue_OBUF[3]_inst_i_50_n_0
    SLICE_X8Y89          MUXF7 (Prop_muxf7_I1_O)      0.214    28.654 r  U11/Blue_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           1.234    29.888    U11/vga_display/font_data[3]
    SLICE_X5Y83          LUT6 (Prop_lut6_I5_O)        0.297    30.185 f  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.528    30.713    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_0
    SLICE_X8Y83          LUT5 (Prop_lut5_I4_O)        0.124    30.837 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.516    36.352    Red_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    39.901 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.901    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U10/counter1_Lock_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.191ns (74.885%)  route 0.064ns (25.115%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[19]/C
    SLICE_X4Y40          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter1_Lock_reg[19]/Q
                         net (fo=2, routed)           0.064     0.210    U10/counter1_Lock_reg_n_0_[19]
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.045     0.255 r  U10/counter1[18]_i_1/O
                         net (fo=1, routed)           0.000     0.255    U10/p_1_in[18]
    SLICE_X5Y40          FDCE                                         r  U10/counter1_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.191ns (74.549%)  route 0.065ns (25.451%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[18]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter0_Lock_reg[18]/Q
                         net (fo=2, routed)           0.065     0.211    U10/counter0_Lock_reg_n_0_[18]
    SLICE_X8Y40          LUT6 (Prop_lut6_I0_O)        0.045     0.256 r  U10/counter0[18]_i_1/O
                         net (fo=1, routed)           0.000     0.256    U10/counter0[18]_i_1_n_0
    SLICE_X8Y40          FDCE                                         r  U10/counter0_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.191ns (74.549%)  route 0.065ns (25.451%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[5]/C
    SLICE_X11Y37         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter0_Lock_reg[5]/Q
                         net (fo=2, routed)           0.065     0.211    U10/counter0_Lock_reg_n_0_[5]
    SLICE_X10Y37         LUT6 (Prop_lut6_I0_O)        0.045     0.256 r  U10/counter0[5]_i_1/O
                         net (fo=1, routed)           0.000     0.256    U10/counter0[5]_i_1_n_0
    SLICE_X10Y37         FDCE                                         r  U10/counter0_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.191ns (73.971%)  route 0.067ns (26.029%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[18]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter0_Lock_reg[18]/Q
                         net (fo=2, routed)           0.067     0.213    U10/counter0_Lock_reg_n_0_[18]
    SLICE_X8Y40          LUT6 (Prop_lut6_I3_O)        0.045     0.258 r  U10/counter0[17]_i_1/O
                         net (fo=1, routed)           0.000     0.258    U10/counter0[17]_i_1_n_0
    SLICE_X8Y40          FDCE                                         r  U10/counter0_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.191ns (73.659%)  route 0.068ns (26.341%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[1]/C
    SLICE_X3Y39          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter2_Lock_reg[1]/Q
                         net (fo=2, routed)           0.068     0.214    U10/counter2_Lock_reg_n_0_[1]
    SLICE_X2Y39          LUT6 (Prop_lut6_I4_O)        0.045     0.259 r  U10/counter2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.259    U10/counter2[0]_i_1_n_0
    SLICE_X2Y39          FDCE                                         r  U10/counter2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.191ns (73.578%)  route 0.069ns (26.422%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[15]/C
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter2_Lock_reg[15]/Q
                         net (fo=2, routed)           0.069     0.215    U10/counter2_Lock_reg_n_0_[15]
    SLICE_X0Y41          LUT6 (Prop_lut6_I4_O)        0.045     0.260 r  U10/counter2[14]_i_1/O
                         net (fo=1, routed)           0.000     0.260    U10/counter2[14]_i_1_n_0
    SLICE_X0Y41          FDCE                                         r  U10/counter2_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.191ns (73.578%)  route 0.069ns (26.422%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[3]/C
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter2_Lock_reg[3]/Q
                         net (fo=2, routed)           0.069     0.215    U10/counter2_Lock_reg_n_0_[3]
    SLICE_X0Y38          LUT6 (Prop_lut6_I4_O)        0.045     0.260 r  U10/counter2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.260    U10/counter2[2]_i_1_n_0
    SLICE_X0Y38          FDCE                                         r  U10/counter2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.191ns (73.578%)  route 0.069ns (26.422%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[7]/C
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter2_Lock_reg[7]/Q
                         net (fo=2, routed)           0.069     0.215    U10/counter2_Lock_reg_n_0_[7]
    SLICE_X0Y39          LUT6 (Prop_lut6_I4_O)        0.045     0.260 r  U10/counter2[6]_i_1/O
                         net (fo=1, routed)           0.000     0.260    U10/counter2[6]_i_1_n_0
    SLICE_X0Y39          FDCE                                         r  U10/counter2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.191ns (73.339%)  route 0.069ns (26.661%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[12]/C
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter2_Lock_reg[12]/Q
                         net (fo=2, routed)           0.069     0.215    U10/counter2_Lock_reg_n_0_[12]
    SLICE_X0Y40          LUT6 (Prop_lut6_I3_O)        0.045     0.260 r  U10/counter2[12]_i_1/O
                         net (fo=1, routed)           0.000     0.260    U10/counter2[12]_i_1_n_0
    SLICE_X0Y40          FDCE                                         r  U10/counter2_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.191ns (72.729%)  route 0.072ns (27.271%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[29]/C
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter2_Lock_reg[29]/Q
                         net (fo=2, routed)           0.072     0.218    U10/counter2_Lock_reg_n_0_[29]
    SLICE_X0Y44          LUT6 (Prop_lut6_I4_O)        0.045     0.263 r  U10/counter2[28]_i_1/O
                         net (fo=1, routed)           0.000     0.263    U10/counter2[28]_i_1_n_0
    SLICE_X0Y44          FDCE                                         r  U10/counter2_reg[28]/D
  -------------------------------------------------------------------    -------------------





