---
layout: default
title: Bing Li Homepage
---
<h1>{{ page.title }}</h1>
<div class="container">
	<div class="cv">
		<a href="/files/1_Bing Li-CV-Eng.pdf" class="btn btn-default pull-right" title="Download CV as PDF">Download CV</a>		
					<h1>Bing Li</h1>
					<address>
					<strong>Duke University</strong><br/>
					<a href="mailto:bing.li.ece@duke.edu">bing.li.ece@duke.edu</a>
					</address>
					<h2>Experience</h2>
					<ul>
					<li>
						<b>Aug. 2017 - Sep. 2019, Postdoctral Scholar, </b><br/>
	                	<!--<a href="http://cei.pratt.duke.edu/">Duke Center of Computational Evolutionary Intelligence (CEI) Lab,</a><br/>-->
	                	<b>Department of Electrical and Computer Engineering, Duke University</b>
					</li>
					<li>
					<p><b>Sep. 2010 - Jun. 2016, Ph.D.</b>  in  Computer Systems and Architecture,</p></br>
					  <p><b><a href="http://english.ict.cas.cn/">
					           	Institute of Computing Technology,University of Chinese Academy of Science</b> </a></p>				           
					           
					 </li>
					 <li><b>Sep. 2006-Jun. 2010, B.S.</b>in Computer Technology and Science <b>(Rank: 1/100)</b></br>
					  <a href="#">Minzu University of China</a>
					</li>
					 </ul>
				<h2>Selected Publications</h2>
				<ul>
					<li>
						<b>Bing Li</b>, Mengjie Mao, Xiaoxiao Liu, Tao Liu, Zihao Liu, Wujie Wen, Yiran Chen and Hai Li. Thread Batching for High-performance Energy-efficient GPU Memory Design, to be appear in ACM Journal on Emerging Technologies in Computing Systems. (Accepeted)
					</li>
					<li>
						<b>Bing Li</b>, Bonan Yan, Chenchen Liu, Hai Helen Li. Build Reliable and Efficient Neuromorphic Design with Memristor Technology, in 24th Asia and South Pacific Design Automation Conference (ASP-DAC), 2019.
					</li>
					<li>
						Zichen Fan, Ziru Li, <b>Bing Li</b>, Hai Li. RED: A ReRAM-based Deconvolution Accelerator, in Design, Automation & Test in Europe Conference & Exhibition (DATE), 2019 (Corresponding Author)		
					</li>
					<li>
						<b>Bing Li</b>, Fan Chen, Wang Kang, Weisheng Zhao, Yiran Chen and Hai Helen Li. Design and Data Management for Magnetic Racetrack Memory, in 2018 IEEE International Symposium on Circuits and Systems (ISCAS), 2018, pp 1-4.		
					</li>
					<li>
						<b>Bing Li</b>, Linghao Song, Fan Chen, Xuehai Qian, Yiran Chen, Hai Helen Li. ReRAM-based accelerator for deep learning, " in Design, Automation & Test in Europe Conference & Exhibition (DATE), 2018, pp 815-820.
					</li>
					<li>
						<b>Bing Li</b>, Wei Wen, Jiachen Mao, Sicheng Li, Yiran Chen, Hai Helen Li. Running sparse and low-precision neural network: When algorithm meets hardware, in Asia and South Pacific Design Automation Conference (ASP-DAC), 2018, pp 534-539.
					</li>
					<li>
						<b>Bing Li</b>, Yunyong Zhang, Xu Lei. "An MEC and NFV integrated network architecture." ZTE Communications 15, no. 2 (2017): 1.
					</li>
					<li>
						<b>Bing Li</b>, Yu Hu, Ying Wang, Jing Ye, and Xiaowei Li. Power-Utility-Driven Write Management for MLC PCM. ACM Journal on Emerging Technologies in Computing Systems (JETC) 13.3 (2017): 50.
					</li>
					<li>
						<b>Bing Li</b>, ShuChang Shan, Yu Hu, Xiaowei Li, A Dynamic Adjustment Design for Hybrid Fault Tolerant Code in Memory System (in Chinese), in Journal of Computer-Aided Design & Computer Graphics (JCAD), Volume 26 Issue 9, September 2014.
					</li>
					<li>
						<b>Bing Li</b>, Yu Hu, Xiaowei Li. Short-SET: An energy-efficient write scheme for MLC PCM, in IEEE Non-Volatile Memory Systems and Applications Symposium (NVMSA), 2014, pp. 1-6.
					</li>
					<li>
						<b>Bing Li</b>, ShuChang Shan, Yu Hu, Xiaowei Li. Partial-SET: Write speedup of PCM main memory," in Design, Automation & Test in Europe Conference & Exhibition (DATE), 2014, pp. 1-4.
					</li>
					<li>
						<b>Bing Li</b>, ShuChang Shan, Yu Hu, Xiaowei Li. Tolerating Noise in MLC PCM with Multi-Bit Error Correction Code, in IEEE 19th Pacific Rim International Symposium on Dependable Computing (PRDC), 2013.
					</li>
				</ul>
				<h2>Talks and Presentations</h2>
					<dl class="dl-horizontal">
						<dt>Jul., 2018</dt>
						<dd>Talk at Beihang University, Beijing, China, Hosted by Prof. Yuanqing Chen</dd>
					</dl>
					<dl class="dl-horizontal">
						<dt>May, 2018</dt>
						<dd>Poster Presentation in WISE workshop, IEEE International Symposium on Hardware Oriented Security and Trust (HOST), 2018, Washington DC, US</dd>
					</dl>
					<dl class="dl-horizontal">
						<dt>Jan., 2016</dt>
						<dd>Poster Presentation in ASPDAC-18, Macao SAR, China</dd>
					</dl>
					<dl class="dl-horizontal">
						<dt>Aug, 2014</dt>
						<dd>Talk in NVMSA, Chongqing, China</dd>
					</dl>
					<dl class="dl-horizontal">
						<dt>Dec., 2013</dt>
						<dd>Talk in PRDC, Vancouver, Canada</dd>
					</dl>
				<h2>Patents</h2>
				<ul>
					<li>Writing acceleration method and system for phase change memory. (CN201410064466)</li>
					<li>Method, device and system for evaluating telecommunication operation process. (CN201710153426)</li>
					<li>Data storage method and device. (CN 104182292)</li>
					<li>A messaging type memory module memory access method and apparatus. (CN 104347122)</li>
					<li>Memory access method and apparatus for message-type memory module. (US Patent 9,811,416)</li>
					<li>Memory access method, device, and system (US Patent 9,772,891)</li>
				</ul>
	</div>
</div>
