#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar 18 01:25:20 2024
# Process ID: 22140
# Current directory: C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/i2cTest/i2c_Test/i2c_Test.runs/synth_1
# Command line: vivado.exe -log i2cTest.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source i2cTest.tcl
# Log file: C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/i2cTest/i2c_Test/i2c_Test.runs/synth_1/i2cTest.vds
# Journal file: C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/i2cTest/i2c_Test/i2c_Test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source i2cTest.tcl -notrace
Command: synth_design -top i2cTest -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19392 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 852.910 ; gain = 234.902
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'i2cTest' [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/i2cTest/src/i2cTest.vhd:33]
	Parameter FREQ bound to: 100000000 - type: integer 
	Parameter I2C_FREQ bound to: 100000 - type: integer 
	Parameter DEVICE_ID bound to: 4'b1010 
	Parameter CHIP_SELECT_BITS bound to: 3'b111 
	Parameter WR bound to: 1'b0 
	Parameter RD bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'I2C_controllerNew' [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/i2cTest/src/I2C_controllerNew.vhd:44]
	Parameter FREQ bound to: 100000000 - type: integer 
	Parameter I2C_FREQ bound to: 100000 - type: integer 
WARNING: [Synth 8-614] signal 'start_stopCond' is read in the process but is not in the sensitivity list [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/i2cTest/src/I2C_controllerNew.vhd:82]
WARNING: [Synth 8-614] signal 'startI2Cclock' is read in the process but is not in the sensitivity list [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/i2cTest/src/I2C_controllerNew.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'I2C_controllerNew' (1#1) [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/i2cTest/src/I2C_controllerNew.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'i2cTest' (2#1) [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/i2cTest/src/i2cTest.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 926.051 ; gain = 308.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 926.051 ; gain = 308.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 926.051 ; gain = 308.043
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 926.051 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/i2cTest/i2c_Test/i2c_Test.srcs/constrs_1/new/I2C.xdc]
Finished Parsing XDC File [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/i2cTest/i2c_Test/i2c_Test.srcs/constrs_1/new/I2C.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/i2cTest/i2c_Test/i2c_Test.srcs/constrs_1/new/I2C.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/i2cTest_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/i2cTest_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1015.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1015.594 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1015.594 ; gain = 397.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1015.594 ; gain = 397.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1015.594 ; gain = 397.586
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fetchStateVariable_reg' in module 'i2cTest'
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ACKtype" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "I2C_Input_Data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "resetCounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'I2CcmdProcessing_reg' [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/i2cTest/src/I2C_controllerNew.vhd:116]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE13 | 00000000000000000000000000000000000000001 | 00000000000000000000000000000000
                iSTATE11 | 00000000000000000000000000000000000000010 | 00000000000000000000000000000010
                iSTATE10 | 00000000000000000000000000000000000000100 | 00000000000000000000000000000011
                  iSTATE | 00000000000000000000000000000000000001000 | 00000000000000000000000000000100
                iSTATE39 | 00000000000000000000000000000000000010000 | 00000000000000000000000000000101
                iSTATE37 | 00000000000000000000000000000000000100000 | 00000000000000000000000000000110
                iSTATE34 | 00000000000000000000000000000000001000000 | 00000000000000000000000000000111
                iSTATE40 | 00000000000000000000000000000000010000000 | 00000000000000000000000000001000
                iSTATE38 | 00000000000000000000000000000000100000000 | 00000000000000000000000000001001
                iSTATE35 | 00000000000000000000000000000001000000000 | 00000000000000000000000000001010
                iSTATE32 | 00000000000000000000000000000010000000000 | 00000000000000000000000000001011
                iSTATE29 | 00000000000000000000000000000100000000000 | 00000000000000000000000000001100
                iSTATE28 | 00000000000000000000000000001000000000000 | 00000000000000000000000000001101
                iSTATE26 | 00000000000000000000000000010000000000000 | 00000000000000000000000000001110
                iSTATE22 | 00000000000000000000000000100000000000000 | 00000000000000000000000000001111
                iSTATE36 | 00000000000000000000000001000000000000000 | 00000000000000000000000000010000
                iSTATE33 | 00000000000000000000000010000000000000000 | 00000000000000000000000000010001
                iSTATE31 | 00000000000000000000000100000000000000000 | 00000000000000000000000000010010
                iSTATE30 | 00000000000000000000001000000000000000000 | 00000000000000000000000000010011
                iSTATE27 | 00000000000000000000010000000000000000000 | 00000000000000000000000000010100
                iSTATE23 | 00000000000000000000100000000000000000000 | 00000000000000000000000000010101
                iSTATE19 | 00000000000000000001000000000000000000000 | 00000000000000000000000000010110
                iSTATE16 | 00000000000000000010000000000000000000000 | 00000000000000000000000000010111
                iSTATE24 | 00000000000000000100000000000000000000000 | 00000000000000000000000000011000
                iSTATE20 | 00000000000000001000000000000000000000000 | 00000000000000000000000000011001
                iSTATE17 | 00000000000000010000000000000000000000000 | 00000000000000000000000000011010
                iSTATE14 | 00000000000000100000000000000000000000000 | 00000000000000000000000000011011
                 iSTATE8 | 00000000000001000000000000000000000000000 | 00000000000000000000000000011100
                 iSTATE5 | 00000000000010000000000000000000000000000 | 00000000000000000000000000011101
                 iSTATE2 | 00000000000100000000000000000000000000000 | 00000000000000000000000000011110
                 iSTATE0 | 00000000001000000000000000000000000000000 | 00000000000000000000000000011111
                iSTATE25 | 00000000010000000000000000000000000000000 | 00000000000000000000000000100000
                iSTATE21 | 00000000100000000000000000000000000000000 | 00000000000000000000000000100001
                iSTATE18 | 00000001000000000000000000000000000000000 | 00000000000000000000000000100010
                iSTATE15 | 00000010000000000000000000000000000000000 | 00000000000000000000000000100011
                 iSTATE9 | 00000100000000000000000000000000000000000 | 00000000000000000000000000100100
                 iSTATE7 | 00001000000000000000000000000000000000000 | 00000000000000000000000000100101
                 iSTATE3 | 00010000000000000000000000000000000000000 | 00000000000000000000000000100110
                 iSTATE1 | 00100000000000000000000000000000000000000 | 00000000000000000000000000100111
                 iSTATE6 | 01000000000000000000000000000000000000000 | 00000000000000000000000000101000
                 iSTATE4 | 10000000000000000000000000000000000000000 | 00000000000000000000000000101001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fetchStateVariable_reg' using encoding 'one-hot' in module 'i2cTest'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1015.594 ; gain = 397.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	  41 Input     41 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  41 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 70    
	   4 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
	  41 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2cTest 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  41 Input     41 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 3     
	  41 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  41 Input      1 Bit        Muxes := 16    
Module I2C_controllerNew 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 70    
	   4 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'I2C_Input_Data_reg[5]' (FDE) to 'I2C_Input_Data_reg[1]'
INFO: [Synth 8-3886] merging instance 'I2C_Input_Data_reg[4]' (FDE) to 'I2C_Input_Data_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I2C_Input_Data_reg[6] )
INFO: [Synth 8-3886] merging instance 'I2C_Input_Data_reg[1]' (FDE) to 'I2C_Input_Data_reg[2]'
INFO: [Synth 8-3886] merging instance 'I2C_Input_Data_reg[2]' (FDE) to 'I2C_Input_Data_reg[3]'
INFO: [Synth 8-3886] merging instance 'I2C_Input_Data_reg[3]' (FDE) to 'I2C_Input_Data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I2C_CONTROLLER/data_bits_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\disp_selector_reg[4] )
WARNING: [Synth 8-3332] Sequential element (I2C_CONTROLLER/I2CcmdProcessing_reg) is unused and will be removed from module i2cTest.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1015.594 ; gain = 397.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1015.594 ; gain = 397.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1015.594 ; gain = 397.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1034.012 ; gain = 416.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6030] Inout pin 'SCL' is read and/or written without using tristate logic. Proper direction of connection may be wrongly inferred. Please use specific direction to avoid any incorrect logic issue [C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/i2cTest/src/i2cTest.vhd:8]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1039.781 ; gain = 421.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1039.781 ; gain = 421.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1039.781 ; gain = 421.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1039.781 ; gain = 421.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1039.781 ; gain = 421.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1039.781 ; gain = 421.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    11|
|3     |LUT1   |     4|
|4     |LUT2   |    43|
|5     |LUT3   |    67|
|6     |LUT4   |    48|
|7     |LUT5   |    62|
|8     |LUT6   |    68|
|9     |MUXF7  |     7|
|10    |FDCE   |   118|
|11    |FDPE   |     3|
|12    |FDRE   |    49|
|13    |LDC    |     1|
|14    |IBUF   |     2|
|15    |IOBUF  |     1|
|16    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+------------------+------+
|      |Instance         |Module            |Cells |
+------+-----------------+------------------+------+
|1     |top              |                  |   503|
|2     |  I2C_CONTROLLER |I2C_controllerNew |   192|
+------+-----------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1039.781 ; gain = 421.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1039.781 ; gain = 332.230
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1039.781 ; gain = 421.773
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1039.781 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1048.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  LDC => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 1048.199 ; gain = 742.703
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1048.199 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/i2cTest/i2c_Test/i2c_Test.runs/synth_1/i2cTest.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file i2cTest_utilization_synth.rpt -pb i2cTest_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 18 01:26:07 2024...
