###Code###
module saturating_add_ds (
    input clk,
    input signed [7:0] a, b,
    output reg signed [7:0] z
);

    wire signed [8:0] sum = a + b;
    wire overflow = ~a[7] & ~b[7] & sum[8];
    wire underflow = a[7] & b[7] & ~sum[8];
    
    always @(posedge clk) begin
        z <= overflow  ? 8'sd127 :
             underflow ? -8'sd128 :
             sum[7:0];
    end
endmodule
###End code###
