

================================================================
== Vitis HLS Report for 'rx_fifo_Pipeline_rx_macfifo_data'
================================================================
* Date:           Tue Nov 15 12:03:41 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        maclogger
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- rx_macfifo_data  |        ?|        ?|        25|         16|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     298|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     234|    -|
|Register         |        -|     -|     160|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     160|     532|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln100_fu_292_p2                |         +|   0|  0|  35|          28|           1|
    |arrayidx94_sum1_10_fu_410_p2       |         +|   0|  0|  16|           9|           4|
    |arrayidx94_sum1_11_fu_420_p2       |         +|   0|  0|  16|           9|           4|
    |arrayidx94_sum1_12_fu_430_p2       |         +|   0|  0|  16|           9|           4|
    |arrayidx94_sum1_13_fu_440_p2       |         +|   0|  0|  16|           9|           4|
    |arrayidx94_sum1_14_fu_450_p2       |         +|   0|  0|  16|           9|           4|
    |arrayidx94_sum1_15_fu_460_p2       |         +|   0|  0|  16|           9|           4|
    |arrayidx94_sum1_1_fu_320_p2        |         +|   0|  0|  16|           9|           1|
    |arrayidx94_sum1_2_fu_330_p2        |         +|   0|  0|  16|           9|           2|
    |arrayidx94_sum1_3_fu_340_p2        |         +|   0|  0|  16|           9|           2|
    |arrayidx94_sum1_4_fu_350_p2        |         +|   0|  0|  16|           9|           3|
    |arrayidx94_sum1_5_fu_360_p2        |         +|   0|  0|  16|           9|           3|
    |arrayidx94_sum1_6_fu_370_p2        |         +|   0|  0|  16|           9|           3|
    |arrayidx94_sum1_7_fu_380_p2        |         +|   0|  0|  16|           9|           3|
    |arrayidx94_sum1_9_fu_400_p2        |         +|   0|  0|  16|           9|           4|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |       and|   0|  0|   2|           1|           1|
    |icmp_ln100_fu_286_p2               |      icmp|   0|  0|  18|          28|          28|
    |ap_block_pp0_stage1_11001          |        or|   0|  0|   2|           1|           1|
    |arrayidx94_sum1_85_fu_390_p2       |        or|   0|  0|   9|           9|           4|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 298|         197|          85|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  81|         17|    1|         17|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_6         |   9|          2|   28|         56|
    |data_buf_address0            |  81|         17|    9|        153|
    |fifo_axi_full_blk_n_AR       |   9|          2|    1|          2|
    |fifo_axi_full_blk_n_R        |   9|          2|    1|          2|
    |i_fu_88                      |   9|          2|   28|         56|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 234|         50|   72|        294|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  16|   0|   16|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |fifo_axi_full_addr_reg_482   |  64|   0|   64|          0|
    |i_fu_88                      |  28|   0|   28|          0|
    |icmp_ln100_reg_488           |   1|   0|    1|          0|
    |or_ln4_reg_497               |   8|   0|    9|          1|
    |reg_255                      |  32|   0|   32|          0|
    |sext_ln100_cast_reg_477      |   3|   0|    3|          0|
    |trunc_ln101_reg_492          |   5|   0|    5|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 160|   0|  161|          1|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  rx_fifo_Pipeline_rx_macfifo_data|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  rx_fifo_Pipeline_rx_macfifo_data|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  rx_fifo_Pipeline_rx_macfifo_data|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  rx_fifo_Pipeline_rx_macfifo_data|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  rx_fifo_Pipeline_rx_macfifo_data|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  rx_fifo_Pipeline_rx_macfifo_data|  return value|
|m_axi_fifo_axi_full_AWVALID   |  out|    1|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWREADY   |   in|    1|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWADDR    |  out|   64|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWID      |  out|    1|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWLEN     |  out|   32|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWSIZE    |  out|    3|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWBURST   |  out|    2|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWLOCK    |  out|    2|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWCACHE   |  out|    4|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWPROT    |  out|    3|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWQOS     |  out|    4|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWREGION  |  out|    4|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWUSER    |  out|    1|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_WVALID    |  out|    1|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_WREADY    |   in|    1|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_WDATA     |  out|   32|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_WSTRB     |  out|    4|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_WLAST     |  out|    1|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_WID       |  out|    1|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_WUSER     |  out|    1|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARVALID   |  out|    1|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARREADY   |   in|    1|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARADDR    |  out|   64|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARID      |  out|    1|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARLEN     |  out|   32|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARSIZE    |  out|    3|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARBURST   |  out|    2|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARLOCK    |  out|    2|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARCACHE   |  out|    4|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARPROT    |  out|    3|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARQOS     |  out|    4|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARREGION  |  out|    4|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARUSER    |  out|    1|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_RVALID    |   in|    1|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_RREADY    |  out|    1|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_RDATA     |   in|   32|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_RLAST     |   in|    1|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_RID       |   in|    1|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_RFIFONUM  |   in|    9|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_RUSER     |   in|    1|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_RRESP     |   in|    2|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_BVALID    |   in|    1|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_BREADY    |  out|    1|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_BRESP     |   in|    2|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_BID       |   in|    1|       m_axi|                     fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_BUSER     |   in|    1|       m_axi|                     fifo_axi_full|       pointer|
|sext_ln73                     |   in|   62|     ap_none|                         sext_ln73|        scalar|
|sext_ln97                     |   in|    6|     ap_none|                         sext_ln97|        scalar|
|sext_ln100                    |   in|    2|     ap_none|                        sext_ln100|        scalar|
|data_buf_address0             |  out|    9|   ap_memory|                          data_buf|         array|
|data_buf_ce0                  |  out|    1|   ap_memory|                          data_buf|         array|
|data_buf_we0                  |  out|    1|   ap_memory|                          data_buf|         array|
|data_buf_d0                   |  out|   32|   ap_memory|                          data_buf|         array|
+------------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 16, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.44>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 28 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln100_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sext_ln100"   --->   Operation 29 'read' 'sext_ln100_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln97_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sext_ln97"   --->   Operation 30 'read' 'sext_ln97_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln73_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln73"   --->   Operation 31 'read' 'sext_ln73_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln100_cast = sext i2 %sext_ln100_read"   --->   Operation 32 'sext' 'sext_ln100_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln97_cast = sext i6 %sext_ln97_read"   --->   Operation 33 'sext' 'sext_ln97_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln73_cast = sext i62 %sext_ln73_read"   --->   Operation 34 'sext' 'sext_ln73_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_axi_full, void @empty_49, i32 0, i32 0, void @empty_50, i32 0, i32 1028, void @empty_55, void @empty_57, void @empty_50, i32 16, i32 16, i32 16, i32 16, void @empty_50, void @empty_50, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i28 0, i28 %i"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body90"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%i_6 = load i28 %i" [mac_logger.cpp:101]   --->   Operation 38 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%fifo_axi_full_addr = getelementptr i32 %fifo_axi_full, i64 %sext_ln73_cast" [mac_logger.cpp:73]   --->   Operation 39 'getelementptr' 'fifo_axi_full_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str4"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.01ns)   --->   "%icmp_ln100 = icmp_eq  i28 %i_6, i28 %sext_ln97_cast" [mac_logger.cpp:100]   --->   Operation 41 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.97ns)   --->   "%add_ln100 = add i28 %i_6, i28 1" [mac_logger.cpp:100]   --->   Operation 42 'add' 'add_ln100' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %for.body90.split, void %for.end98.loopexit.exitStub" [mac_logger.cpp:100]   --->   Operation 43 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i28 %i_6" [mac_logger.cpp:101]   --->   Operation 44 'trunc' 'trunc_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln100 = store i28 %add_ln100, i28 %i" [mac_logger.cpp:100]   --->   Operation 45 'store' 'store_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 46 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %fifo_axi_full_addr, i32 16" [mac_logger.cpp:101]   --->   Operation 46 'readreq' 'empty' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 47 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %fifo_axi_full_addr, i32 16" [mac_logger.cpp:101]   --->   Operation 47 'readreq' 'empty' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 48 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %fifo_axi_full_addr, i32 16" [mac_logger.cpp:101]   --->   Operation 48 'readreq' 'empty' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 49 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %fifo_axi_full_addr, i32 16" [mac_logger.cpp:101]   --->   Operation 49 'readreq' 'empty' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 50 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %fifo_axi_full_addr, i32 16" [mac_logger.cpp:101]   --->   Operation 50 'readreq' 'empty' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 51 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %fifo_axi_full_addr, i32 16" [mac_logger.cpp:101]   --->   Operation 51 'readreq' 'empty' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 52 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %fifo_axi_full_addr, i32 16" [mac_logger.cpp:101]   --->   Operation 52 'readreq' 'empty' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 53 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 53 'read' 'fifo_axi_full_addr_read' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 135 'ret' 'ret_ln0' <Predicate = (icmp_ln100)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i1.i3, i5 %trunc_ln101, i1 0, i3 %sext_ln100_cast" [mac_logger.cpp:101]   --->   Operation 54 'bitconcatenate' 'or_ln4' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i9 %or_ln4" [mac_logger.cpp:101]   --->   Operation 55 'zext' 'tmp_1_cast' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%data_buf_addr = getelementptr i32 %data_buf, i64 0, i64 %tmp_1_cast" [mac_logger.cpp:101]   --->   Operation 56 'getelementptr' 'data_buf_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read, i9 %data_buf_addr" [mac_logger.cpp:73]   --->   Operation 57 'store' 'store_ln73' <Predicate = (!icmp_ln100)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 58 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 58 'read' 'fifo_axi_full_addr_read_1' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 59 [1/1] (0.77ns)   --->   "%arrayidx94_sum1_1 = add i9 %or_ln4, i9 1" [mac_logger.cpp:101]   --->   Operation 59 'add' 'arrayidx94_sum1_1' <Predicate = (!icmp_ln100)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_1_cast = zext i9 %arrayidx94_sum1_1" [mac_logger.cpp:101]   --->   Operation 60 'zext' 'arrayidx94_sum1_1_cast' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%data_buf_addr_37 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_1_cast" [mac_logger.cpp:101]   --->   Operation 61 'getelementptr' 'data_buf_addr_37' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read_1, i9 %data_buf_addr_37" [mac_logger.cpp:73]   --->   Operation 62 'store' 'store_ln73' <Predicate = (!icmp_ln100)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 63 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 63 'read' 'fifo_axi_full_addr_read_2' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 64 [1/1] (0.77ns)   --->   "%arrayidx94_sum1_2 = add i9 %or_ln4, i9 2" [mac_logger.cpp:101]   --->   Operation 64 'add' 'arrayidx94_sum1_2' <Predicate = (!icmp_ln100)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_2_cast = zext i9 %arrayidx94_sum1_2" [mac_logger.cpp:101]   --->   Operation 65 'zext' 'arrayidx94_sum1_2_cast' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%data_buf_addr_38 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_2_cast" [mac_logger.cpp:101]   --->   Operation 66 'getelementptr' 'data_buf_addr_38' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read_2, i9 %data_buf_addr_38" [mac_logger.cpp:73]   --->   Operation 67 'store' 'store_ln73' <Predicate = (!icmp_ln100)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_12 : Operation 68 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 68 'read' 'fifo_axi_full_addr_read_3' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 69 [1/1] (0.77ns)   --->   "%arrayidx94_sum1_3 = add i9 %or_ln4, i9 3" [mac_logger.cpp:101]   --->   Operation 69 'add' 'arrayidx94_sum1_3' <Predicate = (!icmp_ln100)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_3_cast = zext i9 %arrayidx94_sum1_3" [mac_logger.cpp:101]   --->   Operation 70 'zext' 'arrayidx94_sum1_3_cast' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%data_buf_addr_39 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_3_cast" [mac_logger.cpp:101]   --->   Operation 71 'getelementptr' 'data_buf_addr_39' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read_3, i9 %data_buf_addr_39" [mac_logger.cpp:73]   --->   Operation 72 'store' 'store_ln73' <Predicate = (!icmp_ln100)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_13 : Operation 73 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 73 'read' 'fifo_axi_full_addr_read_4' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 74 [1/1] (0.77ns)   --->   "%arrayidx94_sum1_4 = add i9 %or_ln4, i9 4" [mac_logger.cpp:101]   --->   Operation 74 'add' 'arrayidx94_sum1_4' <Predicate = (!icmp_ln100)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_4_cast = zext i9 %arrayidx94_sum1_4" [mac_logger.cpp:101]   --->   Operation 75 'zext' 'arrayidx94_sum1_4_cast' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%data_buf_addr_40 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_4_cast" [mac_logger.cpp:101]   --->   Operation 76 'getelementptr' 'data_buf_addr_40' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_14 : Operation 77 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read_4, i9 %data_buf_addr_40" [mac_logger.cpp:73]   --->   Operation 77 'store' 'store_ln73' <Predicate = (!icmp_ln100)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_14 : Operation 78 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 78 'read' 'fifo_axi_full_addr_read_5' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 79 [1/1] (0.77ns)   --->   "%arrayidx94_sum1_5 = add i9 %or_ln4, i9 5" [mac_logger.cpp:101]   --->   Operation 79 'add' 'arrayidx94_sum1_5' <Predicate = (!icmp_ln100)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 80 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_5_cast = zext i9 %arrayidx94_sum1_5" [mac_logger.cpp:101]   --->   Operation 80 'zext' 'arrayidx94_sum1_5_cast' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_15 : Operation 81 [1/1] (0.00ns)   --->   "%data_buf_addr_41 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_5_cast" [mac_logger.cpp:101]   --->   Operation 81 'getelementptr' 'data_buf_addr_41' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_15 : Operation 82 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read_5, i9 %data_buf_addr_41" [mac_logger.cpp:73]   --->   Operation 82 'store' 'store_ln73' <Predicate = (!icmp_ln100)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_15 : Operation 83 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 83 'read' 'fifo_axi_full_addr_read_6' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 84 [1/1] (0.77ns)   --->   "%arrayidx94_sum1_6 = add i9 %or_ln4, i9 6" [mac_logger.cpp:101]   --->   Operation 84 'add' 'arrayidx94_sum1_6' <Predicate = (!icmp_ln100)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 85 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_6_cast = zext i9 %arrayidx94_sum1_6" [mac_logger.cpp:101]   --->   Operation 85 'zext' 'arrayidx94_sum1_6_cast' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "%data_buf_addr_42 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_6_cast" [mac_logger.cpp:101]   --->   Operation 86 'getelementptr' 'data_buf_addr_42' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_16 : Operation 87 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read_6, i9 %data_buf_addr_42" [mac_logger.cpp:73]   --->   Operation 87 'store' 'store_ln73' <Predicate = (!icmp_ln100)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_16 : Operation 88 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 88 'read' 'fifo_axi_full_addr_read_7' <Predicate = (!icmp_ln100)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 89 [1/1] (0.77ns)   --->   "%arrayidx94_sum1_7 = add i9 %or_ln4, i9 7" [mac_logger.cpp:101]   --->   Operation 89 'add' 'arrayidx94_sum1_7' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 90 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_7_cast = zext i9 %arrayidx94_sum1_7" [mac_logger.cpp:101]   --->   Operation 90 'zext' 'arrayidx94_sum1_7_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 91 [1/1] (0.00ns)   --->   "%data_buf_addr_43 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_7_cast" [mac_logger.cpp:101]   --->   Operation 91 'getelementptr' 'data_buf_addr_43' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 92 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read_7, i9 %data_buf_addr_43" [mac_logger.cpp:73]   --->   Operation 92 'store' 'store_ln73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_17 : Operation 93 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 93 'read' 'fifo_axi_full_addr_read_8' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 94 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_85 = or i9 %or_ln4, i9 8" [mac_logger.cpp:101]   --->   Operation 94 'or' 'arrayidx94_sum1_85' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 95 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_85_cast = zext i9 %arrayidx94_sum1_85" [mac_logger.cpp:101]   --->   Operation 95 'zext' 'arrayidx94_sum1_85_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 96 [1/1] (0.00ns)   --->   "%data_buf_addr_44 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_85_cast" [mac_logger.cpp:101]   --->   Operation 96 'getelementptr' 'data_buf_addr_44' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 97 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read_8, i9 %data_buf_addr_44" [mac_logger.cpp:73]   --->   Operation 97 'store' 'store_ln73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_18 : Operation 98 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 98 'read' 'fifo_axi_full_addr_read_9' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 99 [1/1] (0.77ns)   --->   "%arrayidx94_sum1_9 = add i9 %or_ln4, i9 9" [mac_logger.cpp:101]   --->   Operation 99 'add' 'arrayidx94_sum1_9' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 100 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_9_cast = zext i9 %arrayidx94_sum1_9" [mac_logger.cpp:101]   --->   Operation 100 'zext' 'arrayidx94_sum1_9_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 101 [1/1] (0.00ns)   --->   "%data_buf_addr_45 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_9_cast" [mac_logger.cpp:101]   --->   Operation 101 'getelementptr' 'data_buf_addr_45' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 102 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read_9, i9 %data_buf_addr_45" [mac_logger.cpp:73]   --->   Operation 102 'store' 'store_ln73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_19 : Operation 103 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 103 'read' 'fifo_axi_full_addr_read_10' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 104 [1/1] (0.77ns)   --->   "%arrayidx94_sum1_10 = add i9 %or_ln4, i9 10" [mac_logger.cpp:101]   --->   Operation 104 'add' 'arrayidx94_sum1_10' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 105 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_10_cast = zext i9 %arrayidx94_sum1_10" [mac_logger.cpp:101]   --->   Operation 105 'zext' 'arrayidx94_sum1_10_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 106 [1/1] (0.00ns)   --->   "%data_buf_addr_46 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_10_cast" [mac_logger.cpp:101]   --->   Operation 106 'getelementptr' 'data_buf_addr_46' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 107 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read_10, i9 %data_buf_addr_46" [mac_logger.cpp:73]   --->   Operation 107 'store' 'store_ln73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_20 : Operation 108 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 108 'read' 'fifo_axi_full_addr_read_11' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 109 [1/1] (0.77ns)   --->   "%arrayidx94_sum1_11 = add i9 %or_ln4, i9 11" [mac_logger.cpp:101]   --->   Operation 109 'add' 'arrayidx94_sum1_11' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 110 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_11_cast = zext i9 %arrayidx94_sum1_11" [mac_logger.cpp:101]   --->   Operation 110 'zext' 'arrayidx94_sum1_11_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 111 [1/1] (0.00ns)   --->   "%data_buf_addr_47 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_11_cast" [mac_logger.cpp:101]   --->   Operation 111 'getelementptr' 'data_buf_addr_47' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 112 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read_11, i9 %data_buf_addr_47" [mac_logger.cpp:73]   --->   Operation 112 'store' 'store_ln73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_21 : Operation 113 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 113 'read' 'fifo_axi_full_addr_read_12' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 114 [1/1] (0.77ns)   --->   "%arrayidx94_sum1_12 = add i9 %or_ln4, i9 12" [mac_logger.cpp:101]   --->   Operation 114 'add' 'arrayidx94_sum1_12' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 115 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_12_cast = zext i9 %arrayidx94_sum1_12" [mac_logger.cpp:101]   --->   Operation 115 'zext' 'arrayidx94_sum1_12_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 116 [1/1] (0.00ns)   --->   "%data_buf_addr_48 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_12_cast" [mac_logger.cpp:101]   --->   Operation 116 'getelementptr' 'data_buf_addr_48' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 117 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read_12, i9 %data_buf_addr_48" [mac_logger.cpp:73]   --->   Operation 117 'store' 'store_ln73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_22 : Operation 118 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 118 'read' 'fifo_axi_full_addr_read_13' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 119 [1/1] (0.77ns)   --->   "%arrayidx94_sum1_13 = add i9 %or_ln4, i9 13" [mac_logger.cpp:101]   --->   Operation 119 'add' 'arrayidx94_sum1_13' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 120 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_13_cast = zext i9 %arrayidx94_sum1_13" [mac_logger.cpp:101]   --->   Operation 120 'zext' 'arrayidx94_sum1_13_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 121 [1/1] (0.00ns)   --->   "%data_buf_addr_49 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_13_cast" [mac_logger.cpp:101]   --->   Operation 121 'getelementptr' 'data_buf_addr_49' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 122 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read_13, i9 %data_buf_addr_49" [mac_logger.cpp:73]   --->   Operation 122 'store' 'store_ln73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_23 : Operation 123 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 123 'read' 'fifo_axi_full_addr_read_14' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 124 [1/1] (0.77ns)   --->   "%arrayidx94_sum1_14 = add i9 %or_ln4, i9 14" [mac_logger.cpp:101]   --->   Operation 124 'add' 'arrayidx94_sum1_14' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 125 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_14_cast = zext i9 %arrayidx94_sum1_14" [mac_logger.cpp:101]   --->   Operation 125 'zext' 'arrayidx94_sum1_14_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 126 [1/1] (0.00ns)   --->   "%data_buf_addr_50 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_14_cast" [mac_logger.cpp:101]   --->   Operation 126 'getelementptr' 'data_buf_addr_50' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 127 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read_14, i9 %data_buf_addr_50" [mac_logger.cpp:73]   --->   Operation 127 'store' 'store_ln73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_24 : Operation 128 [1/1] (7.30ns)   --->   "%fifo_axi_full_addr_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %fifo_axi_full_addr" [mac_logger.cpp:73]   --->   Operation 128 'read' 'fifo_axi_full_addr_read_15' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.01>
ST_25 : Operation 129 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [mac_logger.cpp:100]   --->   Operation 129 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 130 [1/1] (0.77ns)   --->   "%arrayidx94_sum1_15 = add i9 %or_ln4, i9 15" [mac_logger.cpp:101]   --->   Operation 130 'add' 'arrayidx94_sum1_15' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 131 [1/1] (0.00ns)   --->   "%arrayidx94_sum1_15_cast = zext i9 %arrayidx94_sum1_15" [mac_logger.cpp:101]   --->   Operation 131 'zext' 'arrayidx94_sum1_15_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 132 [1/1] (0.00ns)   --->   "%data_buf_addr_51 = getelementptr i32 %data_buf, i64 0, i64 %arrayidx94_sum1_15_cast" [mac_logger.cpp:101]   --->   Operation 132 'getelementptr' 'data_buf_addr_51' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 133 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %fifo_axi_full_addr_read_15, i9 %data_buf_addr_51" [mac_logger.cpp:73]   --->   Operation 133 'store' 'store_ln73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_25 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln100 = br void %for.body90" [mac_logger.cpp:100]   --->   Operation 134 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_axi_full]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln73]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln97]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln100]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                          (alloca        ) [ 01000000000000000000000000]
sext_ln100_read            (read          ) [ 00000000000000000000000000]
sext_ln97_read             (read          ) [ 00000000000000000000000000]
sext_ln73_read             (read          ) [ 00000000000000000000000000]
sext_ln100_cast            (sext          ) [ 00111111111000000000000000]
sext_ln97_cast             (sext          ) [ 00000000000000000000000000]
sext_ln73_cast             (sext          ) [ 00000000000000000000000000]
specinterface_ln0          (specinterface ) [ 00000000000000000000000000]
store_ln0                  (store         ) [ 00000000000000000000000000]
br_ln0                     (br            ) [ 00000000000000000000000000]
i_6                        (load          ) [ 00000000000000000000000000]
fifo_axi_full_addr         (getelementptr ) [ 01111111111111111111111110]
specpipeline_ln0           (specpipeline  ) [ 00000000000000000000000000]
icmp_ln100                 (icmp          ) [ 01111111111111111000000000]
add_ln100                  (add           ) [ 00000000000000000000000000]
br_ln100                   (br            ) [ 00000000000000000000000000]
trunc_ln101                (trunc         ) [ 00111111111000000000000000]
store_ln100                (store         ) [ 00000000000000000000000000]
empty                      (readreq       ) [ 00000000000000000000000000]
fifo_axi_full_addr_read    (read          ) [ 00000000001000000000000000]
or_ln4                     (bitconcatenate) [ 01111111110111111111111111]
tmp_1_cast                 (zext          ) [ 00000000000000000000000000]
data_buf_addr              (getelementptr ) [ 00000000000000000000000000]
store_ln73                 (store         ) [ 00000000000000000000000000]
fifo_axi_full_addr_read_1  (read          ) [ 00000000000100000000000000]
arrayidx94_sum1_1          (add           ) [ 00000000000000000000000000]
arrayidx94_sum1_1_cast     (zext          ) [ 00000000000000000000000000]
data_buf_addr_37           (getelementptr ) [ 00000000000000000000000000]
store_ln73                 (store         ) [ 00000000000000000000000000]
fifo_axi_full_addr_read_2  (read          ) [ 00000000000010000000000000]
arrayidx94_sum1_2          (add           ) [ 00000000000000000000000000]
arrayidx94_sum1_2_cast     (zext          ) [ 00000000000000000000000000]
data_buf_addr_38           (getelementptr ) [ 00000000000000000000000000]
store_ln73                 (store         ) [ 00000000000000000000000000]
fifo_axi_full_addr_read_3  (read          ) [ 00000000000001000000000000]
arrayidx94_sum1_3          (add           ) [ 00000000000000000000000000]
arrayidx94_sum1_3_cast     (zext          ) [ 00000000000000000000000000]
data_buf_addr_39           (getelementptr ) [ 00000000000000000000000000]
store_ln73                 (store         ) [ 00000000000000000000000000]
fifo_axi_full_addr_read_4  (read          ) [ 00000000000000100000000000]
arrayidx94_sum1_4          (add           ) [ 00000000000000000000000000]
arrayidx94_sum1_4_cast     (zext          ) [ 00000000000000000000000000]
data_buf_addr_40           (getelementptr ) [ 00000000000000000000000000]
store_ln73                 (store         ) [ 00000000000000000000000000]
fifo_axi_full_addr_read_5  (read          ) [ 00000000000000010000000000]
arrayidx94_sum1_5          (add           ) [ 00000000000000000000000000]
arrayidx94_sum1_5_cast     (zext          ) [ 00000000000000000000000000]
data_buf_addr_41           (getelementptr ) [ 00000000000000000000000000]
store_ln73                 (store         ) [ 00000000000000000000000000]
fifo_axi_full_addr_read_6  (read          ) [ 00000000000000001000000000]
arrayidx94_sum1_6          (add           ) [ 00000000000000000000000000]
arrayidx94_sum1_6_cast     (zext          ) [ 00000000000000000000000000]
data_buf_addr_42           (getelementptr ) [ 00000000000000000000000000]
store_ln73                 (store         ) [ 00000000000000000000000000]
fifo_axi_full_addr_read_7  (read          ) [ 01000000000000000100000000]
arrayidx94_sum1_7          (add           ) [ 00000000000000000000000000]
arrayidx94_sum1_7_cast     (zext          ) [ 00000000000000000000000000]
data_buf_addr_43           (getelementptr ) [ 00000000000000000000000000]
store_ln73                 (store         ) [ 00000000000000000000000000]
fifo_axi_full_addr_read_8  (read          ) [ 00100000000000000010000000]
arrayidx94_sum1_85         (or            ) [ 00000000000000000000000000]
arrayidx94_sum1_85_cast    (zext          ) [ 00000000000000000000000000]
data_buf_addr_44           (getelementptr ) [ 00000000000000000000000000]
store_ln73                 (store         ) [ 00000000000000000000000000]
fifo_axi_full_addr_read_9  (read          ) [ 00010000000000000001000000]
arrayidx94_sum1_9          (add           ) [ 00000000000000000000000000]
arrayidx94_sum1_9_cast     (zext          ) [ 00000000000000000000000000]
data_buf_addr_45           (getelementptr ) [ 00000000000000000000000000]
store_ln73                 (store         ) [ 00000000000000000000000000]
fifo_axi_full_addr_read_10 (read          ) [ 00001000000000000000100000]
arrayidx94_sum1_10         (add           ) [ 00000000000000000000000000]
arrayidx94_sum1_10_cast    (zext          ) [ 00000000000000000000000000]
data_buf_addr_46           (getelementptr ) [ 00000000000000000000000000]
store_ln73                 (store         ) [ 00000000000000000000000000]
fifo_axi_full_addr_read_11 (read          ) [ 00000100000000000000010000]
arrayidx94_sum1_11         (add           ) [ 00000000000000000000000000]
arrayidx94_sum1_11_cast    (zext          ) [ 00000000000000000000000000]
data_buf_addr_47           (getelementptr ) [ 00000000000000000000000000]
store_ln73                 (store         ) [ 00000000000000000000000000]
fifo_axi_full_addr_read_12 (read          ) [ 00000010000000000000001000]
arrayidx94_sum1_12         (add           ) [ 00000000000000000000000000]
arrayidx94_sum1_12_cast    (zext          ) [ 00000000000000000000000000]
data_buf_addr_48           (getelementptr ) [ 00000000000000000000000000]
store_ln73                 (store         ) [ 00000000000000000000000000]
fifo_axi_full_addr_read_13 (read          ) [ 00000001000000000000000100]
arrayidx94_sum1_13         (add           ) [ 00000000000000000000000000]
arrayidx94_sum1_13_cast    (zext          ) [ 00000000000000000000000000]
data_buf_addr_49           (getelementptr ) [ 00000000000000000000000000]
store_ln73                 (store         ) [ 00000000000000000000000000]
fifo_axi_full_addr_read_14 (read          ) [ 00000000100000000000000010]
arrayidx94_sum1_14         (add           ) [ 00000000000000000000000000]
arrayidx94_sum1_14_cast    (zext          ) [ 00000000000000000000000000]
data_buf_addr_50           (getelementptr ) [ 00000000000000000000000000]
store_ln73                 (store         ) [ 00000000000000000000000000]
fifo_axi_full_addr_read_15 (read          ) [ 00000000010000000000000001]
specloopname_ln100         (specloopname  ) [ 00000000000000000000000000]
arrayidx94_sum1_15         (add           ) [ 00000000000000000000000000]
arrayidx94_sum1_15_cast    (zext          ) [ 00000000000000000000000000]
data_buf_addr_51           (getelementptr ) [ 00000000000000000000000000]
store_ln73                 (store         ) [ 00000000000000000000000000]
br_ln100                   (br            ) [ 00000000000000000000000000]
ret_ln0                    (ret           ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_axi_full">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_axi_full"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln73">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln97">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln97"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln100">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln100"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_buf">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_55"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_57"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="sext_ln100_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="2" slack="0"/>
<pin id="94" dir="0" index="1" bw="2" slack="0"/>
<pin id="95" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln100_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sext_ln97_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="0" index="1" bw="6" slack="0"/>
<pin id="101" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln97_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sext_ln73_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="62" slack="0"/>
<pin id="106" dir="0" index="1" bw="62" slack="0"/>
<pin id="107" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln73_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_readreq_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="1"/>
<pin id="113" dir="0" index="2" bw="6" slack="0"/>
<pin id="114" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_read_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="8"/>
<pin id="120" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_axi_full_addr_read/9 fifo_axi_full_addr_read_1/10 fifo_axi_full_addr_read_2/11 fifo_axi_full_addr_read_3/12 fifo_axi_full_addr_read_4/13 fifo_axi_full_addr_read_5/14 fifo_axi_full_addr_read_6/15 fifo_axi_full_addr_read_7/16 fifo_axi_full_addr_read_8/17 fifo_axi_full_addr_read_9/18 fifo_axi_full_addr_read_10/19 fifo_axi_full_addr_read_11/20 fifo_axi_full_addr_read_12/21 fifo_axi_full_addr_read_13/22 fifo_axi_full_addr_read_14/23 fifo_axi_full_addr_read_15/24 "/>
</bind>
</comp>

<comp id="122" class="1004" name="data_buf_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="9" slack="0"/>
<pin id="126" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_addr/10 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="9" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="1"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/10 store_ln73/11 store_ln73/12 store_ln73/13 store_ln73/14 store_ln73/15 store_ln73/16 store_ln73/17 store_ln73/18 store_ln73/19 store_ln73/20 store_ln73/21 store_ln73/22 store_ln73/23 store_ln73/24 store_ln73/25 "/>
</bind>
</comp>

<comp id="135" class="1004" name="data_buf_addr_37_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="9" slack="0"/>
<pin id="139" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_addr_37/11 "/>
</bind>
</comp>

<comp id="143" class="1004" name="data_buf_addr_38_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="9" slack="0"/>
<pin id="147" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_addr_38/12 "/>
</bind>
</comp>

<comp id="151" class="1004" name="data_buf_addr_39_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="9" slack="0"/>
<pin id="155" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_addr_39/13 "/>
</bind>
</comp>

<comp id="159" class="1004" name="data_buf_addr_40_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="9" slack="0"/>
<pin id="163" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_addr_40/14 "/>
</bind>
</comp>

<comp id="167" class="1004" name="data_buf_addr_41_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="9" slack="0"/>
<pin id="171" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_addr_41/15 "/>
</bind>
</comp>

<comp id="175" class="1004" name="data_buf_addr_42_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="9" slack="0"/>
<pin id="179" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_addr_42/16 "/>
</bind>
</comp>

<comp id="183" class="1004" name="data_buf_addr_43_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="9" slack="0"/>
<pin id="187" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_addr_43/17 "/>
</bind>
</comp>

<comp id="191" class="1004" name="data_buf_addr_44_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="9" slack="0"/>
<pin id="195" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_addr_44/18 "/>
</bind>
</comp>

<comp id="199" class="1004" name="data_buf_addr_45_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="9" slack="0"/>
<pin id="203" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_addr_45/19 "/>
</bind>
</comp>

<comp id="207" class="1004" name="data_buf_addr_46_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="9" slack="0"/>
<pin id="211" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_addr_46/20 "/>
</bind>
</comp>

<comp id="215" class="1004" name="data_buf_addr_47_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="9" slack="0"/>
<pin id="219" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_addr_47/21 "/>
</bind>
</comp>

<comp id="223" class="1004" name="data_buf_addr_48_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="9" slack="0"/>
<pin id="227" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_addr_48/22 "/>
</bind>
</comp>

<comp id="231" class="1004" name="data_buf_addr_49_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="9" slack="0"/>
<pin id="235" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_addr_49/23 "/>
</bind>
</comp>

<comp id="239" class="1004" name="data_buf_addr_50_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="9" slack="0"/>
<pin id="243" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_addr_50/24 "/>
</bind>
</comp>

<comp id="247" class="1004" name="data_buf_addr_51_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="9" slack="0"/>
<pin id="251" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_addr_51/25 "/>
</bind>
</comp>

<comp id="255" class="1005" name="reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fifo_axi_full_addr_read fifo_axi_full_addr_read_1 fifo_axi_full_addr_read_2 fifo_axi_full_addr_read_3 fifo_axi_full_addr_read_4 fifo_axi_full_addr_read_5 fifo_axi_full_addr_read_6 fifo_axi_full_addr_read_7 fifo_axi_full_addr_read_8 fifo_axi_full_addr_read_9 fifo_axi_full_addr_read_10 fifo_axi_full_addr_read_11 fifo_axi_full_addr_read_12 fifo_axi_full_addr_read_13 fifo_axi_full_addr_read_14 fifo_axi_full_addr_read_15 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sext_ln100_cast_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="0"/>
<pin id="262" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100_cast/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sext_ln97_cast_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="0"/>
<pin id="266" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln97_cast/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="sext_ln73_cast_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="62" slack="0"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73_cast/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln0_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="28" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="i_6_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="28" slack="0"/>
<pin id="279" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_6/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="fifo_axi_full_addr_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="0"/>
<pin id="282" dir="0" index="1" bw="64" slack="0"/>
<pin id="283" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fifo_axi_full_addr/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln100_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="28" slack="0"/>
<pin id="288" dir="0" index="1" bw="28" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln100_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="28" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="trunc_ln101_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="28" slack="0"/>
<pin id="300" dir="1" index="1" bw="5" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln101/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln100_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="28" slack="0"/>
<pin id="304" dir="0" index="1" bw="28" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="or_ln4_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="9" slack="0"/>
<pin id="309" dir="0" index="1" bw="5" slack="9"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="0" index="3" bw="2" slack="9"/>
<pin id="312" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln4/10 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_1_cast_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="9" slack="0"/>
<pin id="317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/10 "/>
</bind>
</comp>

<comp id="320" class="1004" name="arrayidx94_sum1_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="9" slack="1"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx94_sum1_1/11 "/>
</bind>
</comp>

<comp id="325" class="1004" name="arrayidx94_sum1_1_cast_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="9" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx94_sum1_1_cast/11 "/>
</bind>
</comp>

<comp id="330" class="1004" name="arrayidx94_sum1_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="9" slack="2"/>
<pin id="332" dir="0" index="1" bw="3" slack="0"/>
<pin id="333" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx94_sum1_2/12 "/>
</bind>
</comp>

<comp id="335" class="1004" name="arrayidx94_sum1_2_cast_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="9" slack="0"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx94_sum1_2_cast/12 "/>
</bind>
</comp>

<comp id="340" class="1004" name="arrayidx94_sum1_3_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="9" slack="3"/>
<pin id="342" dir="0" index="1" bw="3" slack="0"/>
<pin id="343" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx94_sum1_3/13 "/>
</bind>
</comp>

<comp id="345" class="1004" name="arrayidx94_sum1_3_cast_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="9" slack="0"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx94_sum1_3_cast/13 "/>
</bind>
</comp>

<comp id="350" class="1004" name="arrayidx94_sum1_4_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="9" slack="4"/>
<pin id="352" dir="0" index="1" bw="4" slack="0"/>
<pin id="353" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx94_sum1_4/14 "/>
</bind>
</comp>

<comp id="355" class="1004" name="arrayidx94_sum1_4_cast_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="9" slack="0"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx94_sum1_4_cast/14 "/>
</bind>
</comp>

<comp id="360" class="1004" name="arrayidx94_sum1_5_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="9" slack="5"/>
<pin id="362" dir="0" index="1" bw="4" slack="0"/>
<pin id="363" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx94_sum1_5/15 "/>
</bind>
</comp>

<comp id="365" class="1004" name="arrayidx94_sum1_5_cast_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="9" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx94_sum1_5_cast/15 "/>
</bind>
</comp>

<comp id="370" class="1004" name="arrayidx94_sum1_6_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="9" slack="6"/>
<pin id="372" dir="0" index="1" bw="4" slack="0"/>
<pin id="373" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx94_sum1_6/16 "/>
</bind>
</comp>

<comp id="375" class="1004" name="arrayidx94_sum1_6_cast_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="9" slack="0"/>
<pin id="377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx94_sum1_6_cast/16 "/>
</bind>
</comp>

<comp id="380" class="1004" name="arrayidx94_sum1_7_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="9" slack="7"/>
<pin id="382" dir="0" index="1" bw="4" slack="0"/>
<pin id="383" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx94_sum1_7/17 "/>
</bind>
</comp>

<comp id="385" class="1004" name="arrayidx94_sum1_7_cast_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="9" slack="0"/>
<pin id="387" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx94_sum1_7_cast/17 "/>
</bind>
</comp>

<comp id="390" class="1004" name="arrayidx94_sum1_85_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="9" slack="8"/>
<pin id="392" dir="0" index="1" bw="9" slack="0"/>
<pin id="393" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="arrayidx94_sum1_85/18 "/>
</bind>
</comp>

<comp id="395" class="1004" name="arrayidx94_sum1_85_cast_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="9" slack="0"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx94_sum1_85_cast/18 "/>
</bind>
</comp>

<comp id="400" class="1004" name="arrayidx94_sum1_9_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="9" slack="9"/>
<pin id="402" dir="0" index="1" bw="5" slack="0"/>
<pin id="403" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx94_sum1_9/19 "/>
</bind>
</comp>

<comp id="405" class="1004" name="arrayidx94_sum1_9_cast_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="9" slack="0"/>
<pin id="407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx94_sum1_9_cast/19 "/>
</bind>
</comp>

<comp id="410" class="1004" name="arrayidx94_sum1_10_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="9" slack="10"/>
<pin id="412" dir="0" index="1" bw="5" slack="0"/>
<pin id="413" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx94_sum1_10/20 "/>
</bind>
</comp>

<comp id="415" class="1004" name="arrayidx94_sum1_10_cast_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="9" slack="0"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx94_sum1_10_cast/20 "/>
</bind>
</comp>

<comp id="420" class="1004" name="arrayidx94_sum1_11_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="9" slack="11"/>
<pin id="422" dir="0" index="1" bw="5" slack="0"/>
<pin id="423" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx94_sum1_11/21 "/>
</bind>
</comp>

<comp id="425" class="1004" name="arrayidx94_sum1_11_cast_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="9" slack="0"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx94_sum1_11_cast/21 "/>
</bind>
</comp>

<comp id="430" class="1004" name="arrayidx94_sum1_12_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="9" slack="12"/>
<pin id="432" dir="0" index="1" bw="5" slack="0"/>
<pin id="433" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx94_sum1_12/22 "/>
</bind>
</comp>

<comp id="435" class="1004" name="arrayidx94_sum1_12_cast_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="9" slack="0"/>
<pin id="437" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx94_sum1_12_cast/22 "/>
</bind>
</comp>

<comp id="440" class="1004" name="arrayidx94_sum1_13_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="9" slack="13"/>
<pin id="442" dir="0" index="1" bw="5" slack="0"/>
<pin id="443" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx94_sum1_13/23 "/>
</bind>
</comp>

<comp id="445" class="1004" name="arrayidx94_sum1_13_cast_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="9" slack="0"/>
<pin id="447" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx94_sum1_13_cast/23 "/>
</bind>
</comp>

<comp id="450" class="1004" name="arrayidx94_sum1_14_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="9" slack="14"/>
<pin id="452" dir="0" index="1" bw="5" slack="0"/>
<pin id="453" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx94_sum1_14/24 "/>
</bind>
</comp>

<comp id="455" class="1004" name="arrayidx94_sum1_14_cast_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="9" slack="0"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx94_sum1_14_cast/24 "/>
</bind>
</comp>

<comp id="460" class="1004" name="arrayidx94_sum1_15_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="9" slack="15"/>
<pin id="462" dir="0" index="1" bw="5" slack="0"/>
<pin id="463" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx94_sum1_15/25 "/>
</bind>
</comp>

<comp id="465" class="1004" name="arrayidx94_sum1_15_cast_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="9" slack="0"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx94_sum1_15_cast/25 "/>
</bind>
</comp>

<comp id="470" class="1005" name="i_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="28" slack="0"/>
<pin id="472" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="477" class="1005" name="sext_ln100_cast_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="3" slack="9"/>
<pin id="479" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="sext_ln100_cast "/>
</bind>
</comp>

<comp id="482" class="1005" name="fifo_axi_full_addr_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="1"/>
<pin id="484" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fifo_axi_full_addr "/>
</bind>
</comp>

<comp id="488" class="1005" name="icmp_ln100_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="1"/>
<pin id="490" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln100 "/>
</bind>
</comp>

<comp id="492" class="1005" name="trunc_ln101_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="5" slack="9"/>
<pin id="494" dir="1" index="1" bw="5" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln101 "/>
</bind>
</comp>

<comp id="497" class="1005" name="or_ln4_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="9" slack="1"/>
<pin id="499" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="or_ln4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="44" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="121"><net_src comp="46" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="52" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="8" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="52" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="135" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="52" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="143" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="156"><net_src comp="8" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="52" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="151" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="52" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="159" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="52" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="167" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="180"><net_src comp="8" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="52" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="175" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="188"><net_src comp="8" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="52" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="183" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="196"><net_src comp="8" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="52" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="191" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="204"><net_src comp="8" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="52" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="199" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="212"><net_src comp="8" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="52" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="207" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="220"><net_src comp="8" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="52" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="215" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="228"><net_src comp="8" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="52" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="223" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="236"><net_src comp="8" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="52" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="231" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="244"><net_src comp="8" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="52" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="239" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="252"><net_src comp="8" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="52" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="247" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="258"><net_src comp="117" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="263"><net_src comp="92" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="98" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="104" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="36" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="284"><net_src comp="0" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="268" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="277" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="264" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="277" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="277" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="292" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="48" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="50" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="318"><net_src comp="307" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="324"><net_src comp="54" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="320" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="334"><net_src comp="56" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="330" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="344"><net_src comp="58" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="340" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="354"><net_src comp="60" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="350" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="364"><net_src comp="62" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="360" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="374"><net_src comp="64" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="370" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="384"><net_src comp="66" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="380" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="394"><net_src comp="68" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="390" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="404"><net_src comp="70" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="408"><net_src comp="400" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="414"><net_src comp="72" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="410" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="424"><net_src comp="74" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="420" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="434"><net_src comp="76" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="430" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="444"><net_src comp="78" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="448"><net_src comp="440" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="454"><net_src comp="80" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="450" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="464"><net_src comp="86" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="468"><net_src comp="460" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="473"><net_src comp="88" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="476"><net_src comp="470" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="480"><net_src comp="260" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="307" pin=3"/></net>

<net id="485"><net_src comp="280" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="491"><net_src comp="286" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="298" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="500"><net_src comp="307" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="503"><net_src comp="497" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="504"><net_src comp="497" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="505"><net_src comp="497" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="506"><net_src comp="497" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="507"><net_src comp="497" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="508"><net_src comp="497" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="509"><net_src comp="497" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="510"><net_src comp="497" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="511"><net_src comp="497" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="512"><net_src comp="497" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="513"><net_src comp="497" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="514"><net_src comp="497" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="515"><net_src comp="497" pin="1"/><net_sink comp="460" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_axi_full | {}
	Port: data_buf | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
 - Input state : 
	Port: rx_fifo_Pipeline_rx_macfifo_data : fifo_axi_full | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
	Port: rx_fifo_Pipeline_rx_macfifo_data : sext_ln73 | {1 }
	Port: rx_fifo_Pipeline_rx_macfifo_data : sext_ln97 | {1 }
	Port: rx_fifo_Pipeline_rx_macfifo_data : sext_ln100 | {1 }
	Port: rx_fifo_Pipeline_rx_macfifo_data : data_buf | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_6 : 1
		fifo_axi_full_addr : 1
		icmp_ln100 : 1
		add_ln100 : 2
		br_ln100 : 2
		trunc_ln101 : 2
		store_ln100 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		tmp_1_cast : 1
		data_buf_addr : 2
		store_ln73 : 3
	State 11
		arrayidx94_sum1_1_cast : 1
		data_buf_addr_37 : 2
		store_ln73 : 3
	State 12
		arrayidx94_sum1_2_cast : 1
		data_buf_addr_38 : 2
		store_ln73 : 3
	State 13
		arrayidx94_sum1_3_cast : 1
		data_buf_addr_39 : 2
		store_ln73 : 3
	State 14
		arrayidx94_sum1_4_cast : 1
		data_buf_addr_40 : 2
		store_ln73 : 3
	State 15
		arrayidx94_sum1_5_cast : 1
		data_buf_addr_41 : 2
		store_ln73 : 3
	State 16
		arrayidx94_sum1_6_cast : 1
		data_buf_addr_42 : 2
		store_ln73 : 3
	State 17
		arrayidx94_sum1_7_cast : 1
		data_buf_addr_43 : 2
		store_ln73 : 3
	State 18
		data_buf_addr_44 : 1
		store_ln73 : 2
	State 19
		arrayidx94_sum1_9_cast : 1
		data_buf_addr_45 : 2
		store_ln73 : 3
	State 20
		arrayidx94_sum1_10_cast : 1
		data_buf_addr_46 : 2
		store_ln73 : 3
	State 21
		arrayidx94_sum1_11_cast : 1
		data_buf_addr_47 : 2
		store_ln73 : 3
	State 22
		arrayidx94_sum1_12_cast : 1
		data_buf_addr_48 : 2
		store_ln73 : 3
	State 23
		arrayidx94_sum1_13_cast : 1
		data_buf_addr_49 : 2
		store_ln73 : 3
	State 24
		arrayidx94_sum1_14_cast : 1
		data_buf_addr_50 : 2
		store_ln73 : 3
	State 25
		arrayidx94_sum1_15_cast : 1
		data_buf_addr_51 : 2
		store_ln73 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |        add_ln100_fu_292        |    0    |    35   |
|          |    arrayidx94_sum1_1_fu_320    |    0    |    16   |
|          |    arrayidx94_sum1_2_fu_330    |    0    |    16   |
|          |    arrayidx94_sum1_3_fu_340    |    0    |    16   |
|          |    arrayidx94_sum1_4_fu_350    |    0    |    16   |
|          |    arrayidx94_sum1_5_fu_360    |    0    |    16   |
|          |    arrayidx94_sum1_6_fu_370    |    0    |    16   |
|    add   |    arrayidx94_sum1_7_fu_380    |    0    |    16   |
|          |    arrayidx94_sum1_9_fu_400    |    0    |    16   |
|          |    arrayidx94_sum1_10_fu_410   |    0    |    16   |
|          |    arrayidx94_sum1_11_fu_420   |    0    |    16   |
|          |    arrayidx94_sum1_12_fu_430   |    0    |    16   |
|          |    arrayidx94_sum1_13_fu_440   |    0    |    16   |
|          |    arrayidx94_sum1_14_fu_450   |    0    |    16   |
|          |    arrayidx94_sum1_15_fu_460   |    0    |    16   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln100_fu_286       |    0    |    18   |
|----------|--------------------------------|---------|---------|
|          |   sext_ln100_read_read_fu_92   |    0    |    0    |
|   read   |    sext_ln97_read_read_fu_98   |    0    |    0    |
|          |   sext_ln73_read_read_fu_104   |    0    |    0    |
|          |         grp_read_fu_117        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_110       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |     sext_ln100_cast_fu_260     |    0    |    0    |
|   sext   |      sext_ln97_cast_fu_264     |    0    |    0    |
|          |      sext_ln73_cast_fu_268     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |       trunc_ln101_fu_298       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|          or_ln4_fu_307         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        tmp_1_cast_fu_315       |    0    |    0    |
|          |  arrayidx94_sum1_1_cast_fu_325 |    0    |    0    |
|          |  arrayidx94_sum1_2_cast_fu_335 |    0    |    0    |
|          |  arrayidx94_sum1_3_cast_fu_345 |    0    |    0    |
|          |  arrayidx94_sum1_4_cast_fu_355 |    0    |    0    |
|          |  arrayidx94_sum1_5_cast_fu_365 |    0    |    0    |
|          |  arrayidx94_sum1_6_cast_fu_375 |    0    |    0    |
|   zext   |  arrayidx94_sum1_7_cast_fu_385 |    0    |    0    |
|          | arrayidx94_sum1_85_cast_fu_395 |    0    |    0    |
|          |  arrayidx94_sum1_9_cast_fu_405 |    0    |    0    |
|          | arrayidx94_sum1_10_cast_fu_415 |    0    |    0    |
|          | arrayidx94_sum1_11_cast_fu_425 |    0    |    0    |
|          | arrayidx94_sum1_12_cast_fu_435 |    0    |    0    |
|          | arrayidx94_sum1_13_cast_fu_445 |    0    |    0    |
|          | arrayidx94_sum1_14_cast_fu_455 |    0    |    0    |
|          | arrayidx94_sum1_15_cast_fu_465 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|    or    |    arrayidx94_sum1_85_fu_390   |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   277   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|fifo_axi_full_addr_reg_482|   32   |
|         i_reg_470        |   28   |
|    icmp_ln100_reg_488    |    1   |
|      or_ln4_reg_497      |    9   |
|          reg_255         |   32   |
|  sext_ln100_cast_reg_477 |    3   |
|    trunc_ln101_reg_492   |    5   |
+--------------------------+--------+
|           Total          |   110  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_129 |  p0  |  16  |   9  |   144  ||    65   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   144  ||  0.489  ||    65   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   277  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   65   |
|  Register |    -   |   110  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   110  |   342  |
+-----------+--------+--------+--------+
