# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 734 \
    name qk_0_val9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_0_val9 \
    op interface \
    ports { qk_0_val9 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 735 \
    name qk_1_val17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_1_val17 \
    op interface \
    ports { qk_1_val17 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 736 \
    name qk_2_val25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_2_val25 \
    op interface \
    ports { qk_2_val25 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 737 \
    name qk_3_val33 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_3_val33 \
    op interface \
    ports { qk_3_val33 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 738 \
    name qk_4_val42 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_4_val42 \
    op interface \
    ports { qk_4_val42 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 739 \
    name qk_5_val50 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_5_val50 \
    op interface \
    ports { qk_5_val50 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 740 \
    name qk_6_val58 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_6_val58 \
    op interface \
    ports { qk_6_val58 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 741 \
    name qk_7_val66 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_7_val66 \
    op interface \
    ports { qk_7_val66 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 742 \
    name qk_8_val74 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_8_val74 \
    op interface \
    ports { qk_8_val74 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 743 \
    name qk_9_val82 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_9_val82 \
    op interface \
    ports { qk_9_val82 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 744 \
    name qk_10_val90 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_10_val90 \
    op interface \
    ports { qk_10_val90 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 745 \
    name qk_11_val98 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_11_val98 \
    op interface \
    ports { qk_11_val98 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 746 \
    name qk_12_val106 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_12_val106 \
    op interface \
    ports { qk_12_val106 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 747 \
    name qk_13_val114 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_13_val114 \
    op interface \
    ports { qk_13_val114 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 748 \
    name qk_14_val122 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_14_val122 \
    op interface \
    ports { qk_14_val122 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 749 \
    name qk_15_val130 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_15_val130 \
    op interface \
    ports { qk_15_val130 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 750 \
    name value_0_val132 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_0_val132 \
    op interface \
    ports { value_0_val132 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 751 \
    name value_1_val134 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_1_val134 \
    op interface \
    ports { value_1_val134 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 752 \
    name value_2_val136 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_2_val136 \
    op interface \
    ports { value_2_val136 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 753 \
    name value_3_val138 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_3_val138 \
    op interface \
    ports { value_3_val138 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 754 \
    name value_4_val140 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_4_val140 \
    op interface \
    ports { value_4_val140 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 755 \
    name value_5_val142 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_5_val142 \
    op interface \
    ports { value_5_val142 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 756 \
    name value_6_val144 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_6_val144 \
    op interface \
    ports { value_6_val144 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 757 \
    name value_7_val146 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_7_val146 \
    op interface \
    ports { value_7_val146 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 758 \
    name value_8_val148 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_8_val148 \
    op interface \
    ports { value_8_val148 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 759 \
    name value_9_val150 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_9_val150 \
    op interface \
    ports { value_9_val150 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 760 \
    name value_10_val152 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_10_val152 \
    op interface \
    ports { value_10_val152 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 761 \
    name value_11_val154 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_11_val154 \
    op interface \
    ports { value_11_val154 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 762 \
    name value_12_val156 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_12_val156 \
    op interface \
    ports { value_12_val156 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 763 \
    name value_13_val158 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_13_val158 \
    op interface \
    ports { value_13_val158 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 764 \
    name value_14_val160 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_14_val160 \
    op interface \
    ports { value_14_val160 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 765 \
    name value_15_val162 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_15_val162 \
    op interface \
    ports { value_15_val162 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 766 \
    name value_16_val164 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_16_val164 \
    op interface \
    ports { value_16_val164 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 767 \
    name value_17_val166 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_17_val166 \
    op interface \
    ports { value_17_val166 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 768 \
    name value_18_val168 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_18_val168 \
    op interface \
    ports { value_18_val168 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 769 \
    name value_19_val170 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_19_val170 \
    op interface \
    ports { value_19_val170 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 770 \
    name value_20_val172 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_20_val172 \
    op interface \
    ports { value_20_val172 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 771 \
    name value_21_val174 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_21_val174 \
    op interface \
    ports { value_21_val174 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 772 \
    name value_22_val176 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_22_val176 \
    op interface \
    ports { value_22_val176 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 773 \
    name value_23_val178 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_23_val178 \
    op interface \
    ports { value_23_val178 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 774 \
    name value_24_val180 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_24_val180 \
    op interface \
    ports { value_24_val180 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 775 \
    name value_25_val182 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_25_val182 \
    op interface \
    ports { value_25_val182 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 776 \
    name value_26_val184 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_26_val184 \
    op interface \
    ports { value_26_val184 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 777 \
    name value_27_val186 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_27_val186 \
    op interface \
    ports { value_27_val186 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 778 \
    name value_28_val188 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_28_val188 \
    op interface \
    ports { value_28_val188 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 779 \
    name value_29_val190 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_29_val190 \
    op interface \
    ports { value_29_val190 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 780 \
    name value_30_val192 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_30_val192 \
    op interface \
    ports { value_30_val192 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 781 \
    name value_31_val194 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_31_val194 \
    op interface \
    ports { value_31_val194 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 782 \
    name value_32_val196 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_32_val196 \
    op interface \
    ports { value_32_val196 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 783 \
    name value_33_val198 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_33_val198 \
    op interface \
    ports { value_33_val198 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 784 \
    name value_34_val200 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_34_val200 \
    op interface \
    ports { value_34_val200 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 785 \
    name value_35_val202 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_35_val202 \
    op interface \
    ports { value_35_val202 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 786 \
    name value_36_val204 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_36_val204 \
    op interface \
    ports { value_36_val204 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 787 \
    name value_37_val206 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_37_val206 \
    op interface \
    ports { value_37_val206 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 788 \
    name value_38_val208 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_38_val208 \
    op interface \
    ports { value_38_val208 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 789 \
    name value_39_val210 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_39_val210 \
    op interface \
    ports { value_39_val210 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 790 \
    name value_40_val212 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_40_val212 \
    op interface \
    ports { value_40_val212 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 791 \
    name value_41_val214 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_41_val214 \
    op interface \
    ports { value_41_val214 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 792 \
    name value_42_val216 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_42_val216 \
    op interface \
    ports { value_42_val216 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 793 \
    name value_43_val218 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_43_val218 \
    op interface \
    ports { value_43_val218 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 794 \
    name value_44_val220 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_44_val220 \
    op interface \
    ports { value_44_val220 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 795 \
    name value_45_val222 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_45_val222 \
    op interface \
    ports { value_45_val222 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 796 \
    name value_46_val224 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_46_val224 \
    op interface \
    ports { value_46_val224 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 797 \
    name value_47_val226 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_47_val226 \
    op interface \
    ports { value_47_val226 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


