
*** Running vivado
    with args -log design_1_andGate_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_andGate_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_andGate_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2032.320 ; gain = 115.992 ; free physical = 1504 ; free virtual = 24557
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_andGate_0_0
Command: synth_design -top design_1_andGate_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 72066
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2753.207 ; gain = 377.801 ; free physical = 208 ; free virtual = 19216
Synthesis current peak Physical Memory [PSS] (MB): peak = 1528.432; parent = 1396.777; children = 131.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3760.875; parent = 2756.180; children = 1004.695
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_andGate_0_0' [/home/subi/codes/vscode/vivado/PL-and-PS/dummy/dummy.gen/sources_1/bd/design_1/ip/design_1_andGate_0_0/synth/design_1_andGate_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'andGate' [/home/subi/codes/vscode/vivado/PL-and-PS/dummy/dummy.srcs/sources_1/new/andGate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'andGate' (0#1) [/home/subi/codes/vscode/vivado/PL-and-PS/dummy/dummy.srcs/sources_1/new/andGate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_andGate_0_0' (0#1) [/home/subi/codes/vscode/vivado/PL-and-PS/dummy/dummy.gen/sources_1/bd/design_1/ip/design_1_andGate_0_0/synth/design_1_andGate_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2824.145 ; gain = 448.738 ; free physical = 561 ; free virtual = 19163
Synthesis current peak Physical Memory [PSS] (MB): peak = 1540.617; parent = 1408.966; children = 131.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3828.844; parent = 2824.148; children = 1004.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2838.988 ; gain = 463.582 ; free physical = 752 ; free virtual = 19356
Synthesis current peak Physical Memory [PSS] (MB): peak = 1540.617; parent = 1408.966; children = 131.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3843.688; parent = 2838.992; children = 1004.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2838.988 ; gain = 463.582 ; free physical = 837 ; free virtual = 19440
Synthesis current peak Physical Memory [PSS] (MB): peak = 1540.617; parent = 1408.966; children = 131.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3843.688; parent = 2838.992; children = 1004.695
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.988 ; gain = 0.000 ; free physical = 831 ; free virtual = 19436
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2914.895 ; gain = 0.000 ; free physical = 542 ; free virtual = 19161
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2914.895 ; gain = 0.000 ; free physical = 534 ; free virtual = 19154
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2914.895 ; gain = 539.488 ; free physical = 806 ; free virtual = 19429
Synthesis current peak Physical Memory [PSS] (MB): peak = 1540.617; parent = 1408.966; children = 131.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3887.578; parent = 2882.883; children = 1004.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2914.895 ; gain = 539.488 ; free physical = 840 ; free virtual = 19463
Synthesis current peak Physical Memory [PSS] (MB): peak = 1540.617; parent = 1408.966; children = 131.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3887.578; parent = 2882.883; children = 1004.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2914.895 ; gain = 539.488 ; free physical = 879 ; free virtual = 19504
Synthesis current peak Physical Memory [PSS] (MB): peak = 1540.617; parent = 1408.966; children = 131.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3887.578; parent = 2882.883; children = 1004.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2914.895 ; gain = 539.488 ; free physical = 864 ; free virtual = 19491
Synthesis current peak Physical Memory [PSS] (MB): peak = 1540.617; parent = 1408.966; children = 131.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3887.578; parent = 2882.883; children = 1004.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2914.895 ; gain = 539.488 ; free physical = 788 ; free virtual = 19433
Synthesis current peak Physical Memory [PSS] (MB): peak = 1540.617; parent = 1408.966; children = 131.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3887.578; parent = 2882.883; children = 1004.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2914.895 ; gain = 539.488 ; free physical = 449 ; free virtual = 19115
Synthesis current peak Physical Memory [PSS] (MB): peak = 1560.436; parent = 1428.872; children = 131.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3887.578; parent = 2882.883; children = 1004.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2914.895 ; gain = 539.488 ; free physical = 438 ; free virtual = 19105
Synthesis current peak Physical Memory [PSS] (MB): peak = 1560.549; parent = 1428.985; children = 131.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3887.578; parent = 2882.883; children = 1004.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2914.895 ; gain = 539.488 ; free physical = 432 ; free virtual = 19098
Synthesis current peak Physical Memory [PSS] (MB): peak = 1560.863; parent = 1429.300; children = 131.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3887.578; parent = 2882.883; children = 1004.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2914.895 ; gain = 539.488 ; free physical = 215 ; free virtual = 18596
Synthesis current peak Physical Memory [PSS] (MB): peak = 1560.863; parent = 1429.300; children = 131.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3887.578; parent = 2882.883; children = 1004.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2914.895 ; gain = 539.488 ; free physical = 211 ; free virtual = 18593
Synthesis current peak Physical Memory [PSS] (MB): peak = 1560.863; parent = 1429.300; children = 131.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3887.578; parent = 2882.883; children = 1004.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2914.895 ; gain = 539.488 ; free physical = 210 ; free virtual = 18591
Synthesis current peak Physical Memory [PSS] (MB): peak = 1560.863; parent = 1429.300; children = 131.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3887.578; parent = 2882.883; children = 1004.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2914.895 ; gain = 539.488 ; free physical = 209 ; free virtual = 18590
Synthesis current peak Physical Memory [PSS] (MB): peak = 1560.863; parent = 1429.300; children = 131.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3887.578; parent = 2882.883; children = 1004.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2914.895 ; gain = 539.488 ; free physical = 208 ; free virtual = 18589
Synthesis current peak Physical Memory [PSS] (MB): peak = 1560.863; parent = 1429.300; children = 131.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3887.578; parent = 2882.883; children = 1004.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2914.895 ; gain = 539.488 ; free physical = 206 ; free virtual = 18588
Synthesis current peak Physical Memory [PSS] (MB): peak = 1560.863; parent = 1429.300; children = 131.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3887.578; parent = 2882.883; children = 1004.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2914.895 ; gain = 539.488 ; free physical = 205 ; free virtual = 18587
Synthesis current peak Physical Memory [PSS] (MB): peak = 1560.863; parent = 1429.300; children = 131.654
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3887.578; parent = 2882.883; children = 1004.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2914.895 ; gain = 463.582 ; free physical = 236 ; free virtual = 18629
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2914.895 ; gain = 539.488 ; free physical = 234 ; free virtual = 18628
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2914.895 ; gain = 0.000 ; free physical = 220 ; free virtual = 18618
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2914.895 ; gain = 0.000 ; free physical = 263 ; free virtual = 18675
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 62be63b
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 2914.895 ; gain = 845.887 ; free physical = 474 ; free virtual = 18899
INFO: [Common 17-1381] The checkpoint '/home/subi/codes/vscode/vivado/PL-and-PS/dummy/dummy.runs/design_1_andGate_0_0_synth_1/design_1_andGate_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_andGate_0_0, cache-ID = b4c24a89951f61b2
INFO: [Common 17-1381] The checkpoint '/home/subi/codes/vscode/vivado/PL-and-PS/dummy/dummy.runs/design_1_andGate_0_0_synth_1/design_1_andGate_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_andGate_0_0_utilization_synth.rpt -pb design_1_andGate_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 17 00:38:15 2024...
