Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Mar 31 15:12:21 2023
| Host         : LAPTOP-Q1M8P6CH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: audioInput/sclk_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: audio_output/clk_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk50M_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut1/my_clk_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: dut2/my_clk_reg/Q (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: dut4/my_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 553 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.188      -94.346                     30                  984        0.004        0.000                      0                  984        4.500        0.000                       0                   621  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.188      -94.346                     30                  984        0.004        0.000                      0                  984        4.500        0.000                       0                   621  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           30  Failing Endpoints,  Worst Slack       -6.188ns,  Total Violation      -94.346ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.188ns  (required time - arrival time)
  Source:                 u1/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.139ns  (logic 3.184ns (19.728%)  route 12.955ns (80.272%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=17)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.563     5.084    u1/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  u1/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  u1/right_reg/Q
                         net (fo=9, routed)           0.610     6.150    u1/right
    SLICE_X37Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.274 r  u1/col[1]_i_3/O
                         net (fo=2, routed)           0.594     6.868    u1/col[1]_i_3_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I4_O)        0.124     6.992 f  u1/col[1]_i_1/O
                         net (fo=54, routed)          0.607     7.599    u1/p_20_in
    SLICE_X39Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.723 r  u1/page_1[4]_i_2/O
                         net (fo=17, routed)          0.671     8.395    u1/page_1[4]_i_2_n_0
    SLICE_X40Y37         LUT5 (Prop_lut5_I3_O)        0.124     8.519 f  u1/page_2[6]_i_1/O
                         net (fo=16, routed)          0.532     9.051    func/p_21_in[1]
    SLICE_X41Y37         LUT6 (Prop_lut6_I1_O)        0.124     9.175 f  func/oled_data[15]_i_341/O
                         net (fo=2, routed)           0.487     9.662    func/oled_data[15]_i_341_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.786 f  func/oled_data[15]_i_217/O
                         net (fo=1, routed)           0.338    10.124    func/oled_data[15]_i_217_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.124    10.248 f  func/oled_data[15]_i_89/O
                         net (fo=2, routed)           0.486    10.734    u1/FSM_onehot_state_reg[13]_41
    SLICE_X43Y37         LUT3 (Prop_lut3_I2_O)        0.124    10.858 r  u1/oled_data[7]_i_236/O
                         net (fo=1, routed)           0.797    11.655    u1/oled_data[7]_i_236_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.779 r  u1/oled_data[7]_i_225/O
                         net (fo=1, routed)           0.933    12.712    u1/oled_data[7]_i_225_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.836 r  u1/oled_data[7]_i_217/O
                         net (fo=5, routed)           0.429    13.265    u1/oled_data[7]_i_217_n_0
    SLICE_X43Y35         LUT5 (Prop_lut5_I0_O)        0.124    13.389 f  u1/oled_data[7]_i_208/O
                         net (fo=1, routed)           0.807    14.196    u1/oled_data[7]_i_208_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I1_O)        0.124    14.320 f  u1/oled_data[7]_i_193/O
                         net (fo=6, routed)           0.607    14.927    u1/oled_data_reg[7]_12
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124    15.051 r  u1/oled_data[7]_i_168/O
                         net (fo=1, routed)           0.595    15.646    u1/oled_data[7]_i_168_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I3_O)        0.124    15.770 f  u1/oled_data[7]_i_148/O
                         net (fo=4, routed)           0.506    16.276    u1/oled_data[7]_i_148_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I2_O)        0.124    16.400 r  u1/oled_data[7]_i_150/O
                         net (fo=2, routed)           0.639    17.039    u1/oled_data[7]_i_150_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.163 f  u1/oled_data[7]_i_142/O
                         net (fo=5, routed)           0.519    17.683    u1/oled_data[7]_i_142_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.124    17.807 r  u1/oled_data[7]_i_109/O
                         net (fo=1, routed)           0.452    18.258    u1/oled_data[7]_i_109_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.124    18.382 f  u1/oled_data[7]_i_85/O
                         net (fo=4, routed)           0.686    19.069    u1/oled_data[7]_i_85_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.124    19.193 f  u1/oled_data[7]_i_45/O
                         net (fo=1, routed)           0.777    19.970    u1/oled_data[7]_i_45_n_0
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124    20.094 f  u1/oled_data[7]_i_17/O
                         net (fo=1, routed)           0.598    20.692    u1/oled_data[7]_i_17_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I1_O)        0.124    20.816 f  u1/oled_data[7]_i_7/O
                         net (fo=1, routed)           0.284    21.100    u1/oled_data[7]_i_7_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I5_O)        0.124    21.224 r  u1/oled_data[7]_i_1/O
                         net (fo=1, routed)           0.000    21.224    u1_n_9
    SLICE_X43Y32         FDRE                                         r  oled_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  oled_data_reg[7]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X43Y32         FDRE (Setup_fdre_C_D)        0.031    15.036    oled_data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -21.224    
  -------------------------------------------------------------------
                         slack                                 -6.188    

Slack (VIOLATED) :        -5.999ns  (required time - arrival time)
  Source:                 u1/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.948ns  (logic 3.184ns (19.965%)  route 12.764ns (80.035%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=16)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.563     5.084    u1/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  u1/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  u1/right_reg/Q
                         net (fo=9, routed)           0.610     6.150    u1/right
    SLICE_X37Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.274 r  u1/col[1]_i_3/O
                         net (fo=2, routed)           0.594     6.868    u1/col[1]_i_3_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I4_O)        0.124     6.992 f  u1/col[1]_i_1/O
                         net (fo=54, routed)          0.607     7.599    u1/p_20_in
    SLICE_X39Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.723 r  u1/page_1[4]_i_2/O
                         net (fo=17, routed)          0.671     8.395    u1/page_1[4]_i_2_n_0
    SLICE_X40Y37         LUT5 (Prop_lut5_I3_O)        0.124     8.519 f  u1/page_2[6]_i_1/O
                         net (fo=16, routed)          0.532     9.051    func/p_21_in[1]
    SLICE_X41Y37         LUT6 (Prop_lut6_I1_O)        0.124     9.175 f  func/oled_data[15]_i_341/O
                         net (fo=2, routed)           0.487     9.662    func/oled_data[15]_i_341_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.786 f  func/oled_data[15]_i_217/O
                         net (fo=1, routed)           0.338    10.124    func/oled_data[15]_i_217_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.124    10.248 f  func/oled_data[15]_i_89/O
                         net (fo=2, routed)           0.410    10.659    func/oled_data_reg[0]_20
    SLICE_X45Y37         LUT4 (Prop_lut4_I3_O)        0.124    10.783 r  func/oled_data[15]_i_24/O
                         net (fo=3, routed)           1.019    11.802    u1/page_2_reg[5]_1
    SLICE_X48Y36         LUT6 (Prop_lut6_I5_O)        0.124    11.926 f  u1/oled_data[4]_i_135/O
                         net (fo=4, routed)           0.426    12.352    u1/oled_data[4]_i_135_n_0
    SLICE_X49Y34         LUT6 (Prop_lut6_I4_O)        0.124    12.476 f  u1/oled_data[4]_i_148/O
                         net (fo=1, routed)           0.411    12.887    u1/oled_data[4]_i_148_n_0
    SLICE_X51Y34         LUT3 (Prop_lut3_I0_O)        0.124    13.011 r  u1/oled_data[4]_i_133/O
                         net (fo=1, routed)           0.298    13.309    u1/oled_data[4]_i_133_n_0
    SLICE_X52Y34         LUT6 (Prop_lut6_I1_O)        0.124    13.433 r  u1/oled_data[4]_i_124/O
                         net (fo=12, routed)          0.438    13.872    u1/oled_data_reg[4]_5
    SLICE_X53Y34         LUT6 (Prop_lut6_I1_O)        0.124    13.996 r  u1/oled_data[4]_i_137/O
                         net (fo=2, routed)           0.805    14.801    u1/oled_data[4]_i_137_n_0
    SLICE_X52Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.925 f  u1/oled_data[4]_i_127/O
                         net (fo=5, routed)           0.623    15.548    u1/oled_data[4]_i_127_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.672 r  u1/oled_data[4]_i_121/O
                         net (fo=1, routed)           0.820    16.492    u1/oled_data[4]_i_121_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I1_O)        0.124    16.616 r  u1/oled_data[4]_i_110/O
                         net (fo=4, routed)           0.679    17.294    u1/oled_data[4]_i_110_n_0
    SLICE_X53Y30         LUT6 (Prop_lut6_I3_O)        0.124    17.418 f  u1/oled_data[4]_i_89/O
                         net (fo=1, routed)           0.638    18.057    u1/oled_data[4]_i_89_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I0_O)        0.124    18.181 r  u1/oled_data[4]_i_59/O
                         net (fo=2, routed)           0.591    18.772    u1/oled_data[4]_i_59_n_0
    SLICE_X50Y28         LUT6 (Prop_lut6_I3_O)        0.124    18.896 r  u1/oled_data[4]_i_32/O
                         net (fo=1, routed)           0.581    19.477    u1/oled_data[4]_i_32_n_0
    SLICE_X49Y28         LUT6 (Prop_lut6_I1_O)        0.124    19.601 f  u1/oled_data[4]_i_13/O
                         net (fo=2, routed)           0.539    20.140    u1/oled_data[4]_i_13_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124    20.264 r  u1/oled_data[4]_i_3/O
                         net (fo=1, routed)           0.644    20.908    u1/oled_data[4]_i_3_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124    21.032 r  u1/oled_data[4]_i_1/O
                         net (fo=1, routed)           0.000    21.032    u1_n_12
    SLICE_X43Y28         FDRE                                         r  oled_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X43Y28         FDRE                                         r  oled_data_reg[4]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X43Y28         FDRE (Setup_fdre_C_D)        0.032    15.033    oled_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -21.032    
  -------------------------------------------------------------------
                         slack                                 -5.999    

Slack (VIOLATED) :        -5.949ns  (required time - arrival time)
  Source:                 u1/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.874ns  (logic 3.824ns (24.090%)  route 12.050ns (75.910%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT5=3 LUT6=16 MUXF7=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.563     5.084    u1/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  u1/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  u1/right_reg/Q
                         net (fo=9, routed)           0.851     6.391    u1/right
    SLICE_X37Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.515 f  u1/page_1[2]_i_2/O
                         net (fo=75, routed)          0.585     7.101    u1/page_2_reg[3]
    SLICE_X36Y38         LUT3 (Prop_lut3_I0_O)        0.124     7.225 f  u1/page_1[0]_i_2/O
                         net (fo=9, routed)           0.861     8.086    u1/page_1[0]_i_2_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.210 r  u1/oled_data[15]_i_558/O
                         net (fo=3, routed)           0.578     8.788    u1/oled_data[15]_i_558_n_0
    SLICE_X35Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.912 f  u1/oled_data[15]_i_543/O
                         net (fo=5, routed)           0.567     9.478    u1/oled_data_reg[15]_34
    SLICE_X35Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.602 f  u1/oled_data[1]_i_244/O
                         net (fo=1, routed)           0.799    10.401    u1/oled_data[1]_i_244_n_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I0_O)        0.124    10.525 f  u1/oled_data[1]_i_222/O
                         net (fo=11, routed)          0.546    11.071    u1/oled_data[1]_i_222_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I2_O)        0.124    11.195 r  u1/oled_data[1]_i_240/O
                         net (fo=1, routed)           0.000    11.195    u1/oled_data[1]_i_240_n_0
    SLICE_X34Y37         MUXF7 (Prop_muxf7_I0_O)      0.209    11.404 r  u1/oled_data_reg[1]_i_219/O
                         net (fo=2, routed)           0.710    12.114    u1/oled_data_reg[1]_i_219_n_0
    SLICE_X34Y34         LUT6 (Prop_lut6_I0_O)        0.297    12.411 r  u1/oled_data[1]_i_207/O
                         net (fo=5, routed)           0.486    12.897    u1/oled_data[1]_i_207_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.021 f  u1/oled_data[1]_i_184/O
                         net (fo=1, routed)           0.806    13.827    u1/oled_data[1]_i_184_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I1_O)        0.124    13.951 r  u1/oled_data[1]_i_149/O
                         net (fo=7, routed)           0.482    14.434    u1/oled_data[1]_i_149_n_0
    SLICE_X34Y34         LUT6 (Prop_lut6_I4_O)        0.124    14.558 f  u1/oled_data[1]_i_181/O
                         net (fo=1, routed)           0.000    14.558    u1/oled_data[1]_i_181_n_0
    SLICE_X34Y34         MUXF7 (Prop_muxf7_I0_O)      0.209    14.767 f  u1/oled_data_reg[1]_i_147/O
                         net (fo=5, routed)           0.488    15.255    u1/oled_data_reg[1]_i_147_n_0
    SLICE_X35Y33         LUT6 (Prop_lut6_I3_O)        0.297    15.552 r  u1/oled_data[1]_i_124/O
                         net (fo=1, routed)           0.663    16.215    u1/oled_data[1]_i_124_n_0
    SLICE_X34Y33         LUT6 (Prop_lut6_I1_O)        0.124    16.339 r  u1/oled_data[1]_i_104/O
                         net (fo=5, routed)           0.341    16.679    u1/oled_data[1]_i_104_n_0
    SLICE_X31Y33         LUT2 (Prop_lut2_I1_O)        0.124    16.803 r  u1/oled_data[1]_i_58/O
                         net (fo=1, routed)           0.803    17.606    u1/oled_data[1]_i_58_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.730 r  u1/oled_data[1]_i_26/O
                         net (fo=9, routed)           0.343    18.073    func/page_4_reg[20]
    SLICE_X33Y33         LUT6 (Prop_lut6_I2_O)        0.124    18.197 f  func/oled_data[1]_i_63/O
                         net (fo=1, routed)           0.417    18.614    u1/frame_counter_reg[11]_13
    SLICE_X32Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.738 f  u1/oled_data[1]_i_27/O
                         net (fo=2, routed)           0.358    19.096    u1/oled_data[1]_i_27_n_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I2_O)        0.124    19.220 f  u1/oled_data[1]_i_29/O
                         net (fo=1, routed)           0.158    19.379    u1/oled_data[1]_i_29_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I3_O)        0.124    19.503 f  u1/oled_data[1]_i_11/O
                         net (fo=1, routed)           0.781    20.283    u1/oled_data[1]_i_11_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.124    20.407 f  u1/oled_data[1]_i_3/O
                         net (fo=1, routed)           0.426    20.834    u1/oled_data[1]_i_3_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I1_O)        0.124    20.958 r  u1/oled_data[1]_i_1/O
                         net (fo=1, routed)           0.000    20.958    u1_n_14
    SLICE_X34Y31         FDRE                                         r  oled_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  oled_data_reg[1]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X34Y31         FDRE (Setup_fdre_C_D)        0.081    15.009    oled_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -20.958    
  -------------------------------------------------------------------
                         slack                                 -5.949    

Slack (VIOLATED) :        -5.608ns  (required time - arrival time)
  Source:                 u1/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.553ns  (logic 3.184ns (20.472%)  route 12.369ns (79.528%))
  Logic Levels:           22  (LUT2=4 LUT3=1 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.563     5.084    u1/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  u1/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  u1/right_reg/Q
                         net (fo=9, routed)           0.610     6.150    u1/right
    SLICE_X37Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.274 r  u1/col[1]_i_3/O
                         net (fo=2, routed)           0.594     6.868    u1/col[1]_i_3_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I4_O)        0.124     6.992 f  u1/col[1]_i_1/O
                         net (fo=54, routed)          0.607     7.599    u1/p_20_in
    SLICE_X39Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.723 r  u1/page_1[4]_i_2/O
                         net (fo=17, routed)          0.671     8.395    u1/page_1[4]_i_2_n_0
    SLICE_X40Y37         LUT5 (Prop_lut5_I3_O)        0.124     8.519 f  u1/page_2[6]_i_1/O
                         net (fo=16, routed)          0.777     9.296    u1/p_21_in[1]
    SLICE_X40Y37         LUT2 (Prop_lut2_I1_O)        0.124     9.420 r  u1/oled_data[15]_i_212/O
                         net (fo=4, routed)           0.444     9.864    func/page_2_reg[7]_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I3_O)        0.124     9.988 r  func/oled_data[15]_i_87/O
                         net (fo=3, routed)           0.447    10.435    func/oled_data_reg[0]_18
    SLICE_X46Y37         LUT3 (Prop_lut3_I1_O)        0.124    10.559 r  func/oled_data[3]_i_33/O
                         net (fo=2, routed)           0.314    10.873    u1/page_2_reg[5]_0
    SLICE_X46Y38         LUT2 (Prop_lut2_I1_O)        0.124    10.997 f  u1/oled_data[3]_i_23/O
                         net (fo=2, routed)           0.313    11.310    func/page_2_reg[4]_0
    SLICE_X47Y37         LUT2 (Prop_lut2_I1_O)        0.124    11.434 r  func/oled_data[3]_i_12/O
                         net (fo=7, routed)           0.178    11.611    u1/FSM_onehot_state_reg[13]_36
    SLICE_X47Y37         LUT5 (Prop_lut5_I0_O)        0.124    11.735 r  u1/oled_data[9]_i_18/O
                         net (fo=3, routed)           0.426    12.161    u1/oled_data[9]_i_18_n_0
    SLICE_X47Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.285 r  u1/oled_data[14]_i_162/O
                         net (fo=1, routed)           0.448    12.733    u1/oled_data[14]_i_162_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.857 r  u1/oled_data[14]_i_131/O
                         net (fo=11, routed)          0.700    13.556    func/FSM_sequential_playingNote_reg[0]_5
    SLICE_X48Y33         LUT6 (Prop_lut6_I4_O)        0.124    13.680 r  func/oled_data[14]_i_161/O
                         net (fo=2, routed)           1.227    14.907    u1/frame_counter_reg[10]_4
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.124    15.031 f  u1/oled_data[14]_i_136/O
                         net (fo=1, routed)           0.444    15.475    u1/oled_data[14]_i_136_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I2_O)        0.124    15.599 f  u1/oled_data[14]_i_101/O
                         net (fo=1, routed)           0.511    16.111    u1/oled_data[14]_i_101_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I4_O)        0.124    16.235 r  u1/oled_data[14]_i_67/O
                         net (fo=7, routed)           0.505    16.740    u1/oled_data[14]_i_67_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I3_O)        0.124    16.864 r  u1/oled_data[14]_i_104/O
                         net (fo=2, routed)           1.010    17.874    u1/oled_data[14]_i_104_n_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I2_O)        0.124    17.998 r  u1/oled_data[14]_i_69/O
                         net (fo=5, routed)           0.662    18.660    func/page_2_reg[20]_1
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.124    18.784 f  func/oled_data[14]_i_39/O
                         net (fo=1, routed)           0.815    19.599    u1/FSM_sequential_playingNote_reg[1]_2
    SLICE_X41Y27         LUT6 (Prop_lut6_I2_O)        0.124    19.723 r  u1/oled_data[14]_i_19/O
                         net (fo=1, routed)           0.401    20.125    u1/oled_data[14]_i_19_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I1_O)        0.124    20.249 r  u1/oled_data[14]_i_7/O
                         net (fo=1, routed)           0.264    20.513    u1/oled_data[14]_i_7_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124    20.637 r  u1/oled_data[14]_i_1/O
                         net (fo=1, routed)           0.000    20.637    u1_n_3
    SLICE_X41Y26         FDRE                                         r  oled_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.432    14.773    clk_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  oled_data_reg[14]/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X41Y26         FDRE (Setup_fdre_C_D)        0.031    15.029    oled_data_reg[14]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -20.637    
  -------------------------------------------------------------------
                         slack                                 -5.608    

Slack (VIOLATED) :        -5.585ns  (required time - arrival time)
  Source:                 u1/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.461ns  (logic 3.871ns (25.037%)  route 11.590ns (74.963%))
  Logic Levels:           23  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.563     5.084    u1/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  u1/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  u1/right_reg/Q
                         net (fo=9, routed)           0.610     6.150    u1/right
    SLICE_X37Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.274 r  u1/col[1]_i_3/O
                         net (fo=2, routed)           0.594     6.868    u1/col[1]_i_3_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I4_O)        0.124     6.992 f  u1/col[1]_i_1/O
                         net (fo=54, routed)          0.607     7.599    u1/p_20_in
    SLICE_X39Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.723 r  u1/page_1[4]_i_2/O
                         net (fo=17, routed)          0.671     8.395    u1/page_1[4]_i_2_n_0
    SLICE_X40Y37         LUT5 (Prop_lut5_I3_O)        0.124     8.519 f  u1/page_2[6]_i_1/O
                         net (fo=16, routed)          0.532     9.051    func/p_21_in[1]
    SLICE_X41Y37         LUT6 (Prop_lut6_I1_O)        0.124     9.175 f  func/oled_data[15]_i_341/O
                         net (fo=2, routed)           0.445     9.621    func/oled_data[15]_i_341_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.745 f  func/oled_data[3]_i_39/O
                         net (fo=2, routed)           0.478    10.223    func/oled_data[3]_i_39_n_0
    SLICE_X42Y37         LUT2 (Prop_lut2_I1_O)        0.124    10.347 r  func/oled_data[5]_i_90/O
                         net (fo=2, routed)           0.677    11.024    func/oled_data_reg[5]_7
    SLICE_X42Y35         LUT3 (Prop_lut3_I0_O)        0.124    11.148 r  func/oled_data[6]_i_198/O
                         net (fo=2, routed)           0.578    11.726    u1/FSM_sequential_playingNote_reg[2]_10
    SLICE_X45Y35         LUT4 (Prop_lut4_I1_O)        0.124    11.850 r  u1/oled_data[6]_i_182/O
                         net (fo=1, routed)           0.407    12.257    u1/oled_data[6]_i_182_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124    12.381 r  u1/oled_data[6]_i_160/O
                         net (fo=5, routed)           0.615    12.996    u1/oled_data_reg[6]_6
    SLICE_X44Y34         LUT6 (Prop_lut6_I3_O)        0.124    13.120 r  u1/oled_data[6]_i_144/O
                         net (fo=1, routed)           0.444    13.564    u1/oled_data[6]_i_144_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I4_O)        0.124    13.688 f  u1/oled_data[6]_i_123/O
                         net (fo=4, routed)           0.605    14.293    u1/oled_data[6]_i_123_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I1_O)        0.124    14.417 r  u1/oled_data[6]_i_125/O
                         net (fo=1, routed)           0.620    15.036    u1/oled_data[6]_i_125_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I3_O)        0.124    15.160 r  u1/oled_data[6]_i_103/O
                         net (fo=5, routed)           0.623    15.784    u1/oled_data[6]_i_103_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I4_O)        0.124    15.908 f  u1/oled_data[6]_i_81/O
                         net (fo=1, routed)           0.656    16.563    u1/oled_data[6]_i_81_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.687 r  u1/oled_data[6]_i_54/O
                         net (fo=6, routed)           0.444    17.132    func/page_2_reg[20]
    SLICE_X45Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.256 r  func/oled_data[6]_i_87/O
                         net (fo=2, routed)           0.000    17.256    u1/frame_counter_reg[11]_9
    SLICE_X45Y31         MUXF7 (Prop_muxf7_I1_O)      0.217    17.473 r  u1/oled_data_reg[6]_i_88/O
                         net (fo=1, routed)           0.306    17.779    u1/oled_data_reg[6]_i_88_n_0
    SLICE_X43Y31         LUT5 (Prop_lut5_I0_O)        0.299    18.078 r  u1/oled_data[6]_i_58/O
                         net (fo=4, routed)           0.446    18.524    u1/oled_data[6]_i_58_n_0
    SLICE_X41Y31         LUT6 (Prop_lut6_I4_O)        0.124    18.648 f  u1/oled_data[6]_i_33/O
                         net (fo=1, routed)           0.000    18.648    u1/oled_data[6]_i_33_n_0
    SLICE_X41Y31         MUXF7 (Prop_muxf7_I1_O)      0.245    18.893 f  u1/oled_data_reg[6]_i_17/O
                         net (fo=1, routed)           0.585    19.478    u1/oled_data_reg[6]_i_17_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I4_O)        0.298    19.776 f  u1/oled_data[6]_i_6/O
                         net (fo=1, routed)           0.646    20.421    u1/oled_data[6]_i_6_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I5_O)        0.124    20.545 r  u1/oled_data[6]_i_1/O
                         net (fo=1, routed)           0.000    20.545    u1_n_10
    SLICE_X32Y31         FDRE                                         r  oled_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  oled_data_reg[6]/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X32Y31         FDRE (Setup_fdre_C_D)        0.031    14.960    oled_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                         -20.545    
  -------------------------------------------------------------------
                         slack                                 -5.585    

Slack (VIOLATED) :        -5.175ns  (required time - arrival time)
  Source:                 col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.046ns  (logic 3.630ns (24.126%)  route 11.416ns (75.874%))
  Logic Levels:           20  (LUT2=3 LUT3=2 LUT4=1 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.562     5.083    clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  col_reg[1]/Q
                         net (fo=4, routed)           0.878     6.418    u1/col_reg[0]_1[6]
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.124     6.542 r  u1/col[2]_i_2/O
                         net (fo=1, routed)           0.161     6.702    u1/col[2]_i_2_n_0
    SLICE_X38Y38         LUT5 (Prop_lut5_I4_O)        0.124     6.826 r  u1/col[2]_i_1/O
                         net (fo=53, routed)          0.878     7.705    u1/p_23_in
    SLICE_X38Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.829 r  u1/page_1[8]_i_2/O
                         net (fo=17, routed)          0.676     8.504    u1/page_1[8]_i_2_n_0
    SLICE_X38Y36         LUT4 (Prop_lut4_I1_O)        0.124     8.628 r  u1/page_4[11]_i_1/O
                         net (fo=46, routed)          0.857     9.485    func/page_4_reg[11]
    SLICE_X37Y36         LUT2 (Prop_lut2_I1_O)        0.152     9.637 f  func/oled_data[15]_i_416/O
                         net (fo=1, routed)           0.803    10.440    u1/page_4_reg[11]_2
    SLICE_X36Y35         LUT6 (Prop_lut6_I3_O)        0.326    10.766 r  u1/oled_data[15]_i_315/O
                         net (fo=1, routed)           0.500    11.266    u1/oled_data[15]_i_315_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I1_O)        0.124    11.390 r  u1/oled_data[15]_i_158/O
                         net (fo=5, routed)           0.652    12.042    u1/oled_data[15]_i_158_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I4_O)        0.124    12.166 r  u1/oled_data[10]_i_122/O
                         net (fo=1, routed)           0.444    12.610    u1/oled_data[10]_i_122_n_0
    SLICE_X32Y38         LUT3 (Prop_lut3_I2_O)        0.124    12.734 r  u1/oled_data[10]_i_116/O
                         net (fo=2, routed)           0.581    13.315    u1/oled_data[10]_i_116_n_0
    SLICE_X34Y35         LUT2 (Prop_lut2_I1_O)        0.124    13.439 f  u1/oled_data[5]_i_75/O
                         net (fo=2, routed)           0.463    13.902    u1/oled_data[5]_i_75_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I1_O)        0.124    14.026 f  u1/oled_data[5]_i_77/O
                         net (fo=1, routed)           0.497    14.523    u1/oled_data[5]_i_77_n_0
    SLICE_X37Y29         LUT3 (Prop_lut3_I2_O)        0.124    14.647 r  u1/oled_data[5]_i_50/O
                         net (fo=4, routed)           0.681    15.328    u1/oled_data[5]_i_50_n_0
    SLICE_X36Y29         LUT5 (Prop_lut5_I1_O)        0.152    15.480 r  u1/oled_data[5]_i_51/O
                         net (fo=1, routed)           0.503    15.983    u1/oled_data[5]_i_51_n_0
    SLICE_X37Y29         LUT5 (Prop_lut5_I2_O)        0.332    16.315 r  u1/oled_data[5]_i_26/O
                         net (fo=5, routed)           0.445    16.761    u1/oled_data[5]_i_26_n_0
    SLICE_X37Y27         LUT5 (Prop_lut5_I2_O)        0.124    16.885 f  u1/oled_data[5]_i_56/O
                         net (fo=1, routed)           0.556    17.441    u1/oled_data[5]_i_56_n_0
    SLICE_X35Y28         LUT6 (Prop_lut6_I5_O)        0.124    17.565 f  u1/oled_data[5]_i_29/O
                         net (fo=1, routed)           0.154    17.719    u1/oled_data[5]_i_29_n_0
    SLICE_X35Y28         LUT6 (Prop_lut6_I5_O)        0.124    17.843 r  u1/oled_data[5]_i_8/O
                         net (fo=6, routed)           0.674    18.517    u1/oled_data_reg[5]_1
    SLICE_X35Y27         LUT2 (Prop_lut2_I1_O)        0.150    18.667 f  u1/oled_data[5]_i_15/O
                         net (fo=1, routed)           0.440    19.107    u1/oled_data[5]_i_15_n_0
    SLICE_X34Y27         LUT6 (Prop_lut6_I4_O)        0.326    19.433 r  u1/oled_data[5]_i_4/O
                         net (fo=1, routed)           0.572    20.005    u1/oled_data[5]_i_4_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I2_O)        0.124    20.129 r  u1/oled_data[5]_i_1/O
                         net (fo=1, routed)           0.000    20.129    u1_n_11
    SLICE_X35Y26         FDRE                                         r  oled_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.429    14.770    clk_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  oled_data_reg[5]/C
                         clock pessimism              0.188    14.958    
                         clock uncertainty           -0.035    14.923    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)        0.031    14.954    oled_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -20.129    
  -------------------------------------------------------------------
                         slack                                 -5.175    

Slack (VIOLATED) :        -4.999ns  (required time - arrival time)
  Source:                 u1/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.989ns  (logic 3.328ns (22.204%)  route 11.661ns (77.796%))
  Logic Levels:           21  (LUT3=1 LUT4=1 LUT5=3 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.563     5.084    u1/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  u1/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  u1/right_reg/Q
                         net (fo=9, routed)           0.851     6.391    u1/right
    SLICE_X37Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.515 r  u1/page_1[2]_i_2/O
                         net (fo=75, routed)          0.585     7.101    u1/page_2_reg[3]
    SLICE_X36Y38         LUT3 (Prop_lut3_I0_O)        0.124     7.225 r  u1/page_1[0]_i_2/O
                         net (fo=9, routed)           0.506     7.731    u1/page_1[0]_i_2_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I4_O)        0.124     7.855 r  u1/page_1[1]_i_1/O
                         net (fo=17, routed)          1.172     9.027    u1/p_0_in__0__0[2]
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.151 r  u1/oled_data[13]_i_130/O
                         net (fo=2, routed)           0.467     9.618    u1/oled_data[13]_i_130_n_0
    SLICE_X43Y42         LUT5 (Prop_lut5_I0_O)        0.124     9.742 r  u1/oled_data[13]_i_115/O
                         net (fo=2, routed)           0.437    10.180    u1/oled_data[13]_i_115_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I1_O)        0.124    10.304 r  u1/oled_data[13]_i_92/O
                         net (fo=2, routed)           0.433    10.737    u1/oled_data[13]_i_92_n_0
    SLICE_X46Y41         LUT4 (Prop_lut4_I2_O)        0.124    10.861 f  u1/oled_data[4]_i_79/O
                         net (fo=2, routed)           0.619    11.479    u1/oled_data[4]_i_79_n_0
    SLICE_X46Y41         LUT5 (Prop_lut5_I0_O)        0.124    11.603 f  u1/oled_data[11]_i_106/O
                         net (fo=4, routed)           0.530    12.133    u1/oled_data[11]_i_106_n_0
    SLICE_X48Y41         LUT5 (Prop_lut5_I1_O)        0.124    12.257 f  u1/oled_data[11]_i_120/O
                         net (fo=1, routed)           0.343    12.600    u1/oled_data[11]_i_120_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I4_O)        0.124    12.724 f  u1/oled_data[11]_i_107/O
                         net (fo=1, routed)           0.298    13.022    u1/oled_data[11]_i_107_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I5_O)        0.124    13.146 r  u1/oled_data[11]_i_80/O
                         net (fo=5, routed)           0.621    13.767    u1/oled_data[11]_i_80_n_0
    SLICE_X55Y39         LUT6 (Prop_lut6_I5_O)        0.124    13.891 f  u1/oled_data[11]_i_102/O
                         net (fo=1, routed)           0.000    13.891    u1/oled_data[11]_i_102_n_0
    SLICE_X55Y39         MUXF7 (Prop_muxf7_I1_O)      0.217    14.108 f  u1/oled_data_reg[11]_i_79/O
                         net (fo=1, routed)           0.433    14.542    u1/oled_data_reg[11]_i_79_n_0
    SLICE_X55Y39         LUT6 (Prop_lut6_I1_O)        0.299    14.841 f  u1/oled_data[11]_i_50/O
                         net (fo=1, routed)           0.704    15.544    u1/oled_data[11]_i_50_n_0
    SLICE_X51Y29         LUT6 (Prop_lut6_I3_O)        0.124    15.668 f  u1/oled_data[11]_i_26/O
                         net (fo=6, routed)           0.753    16.421    u1/oled_data[11]_i_26_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I5_O)        0.124    16.545 r  u1/oled_data[11]_i_57/O
                         net (fo=1, routed)           0.263    16.808    u1/oled_data[11]_i_57_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I5_O)        0.124    16.932 r  u1/oled_data[11]_i_28/O
                         net (fo=1, routed)           0.545    17.477    u1/oled_data[11]_i_28_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124    17.601 r  u1/oled_data[11]_i_9/O
                         net (fo=5, routed)           0.671    18.272    u1/oled_data[11]_i_9_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I1_O)        0.124    18.396 r  u1/oled_data[11]_i_12/O
                         net (fo=1, routed)           0.633    19.029    u1/oled_data[11]_i_12_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I0_O)        0.124    19.153 r  u1/oled_data[11]_i_3/O
                         net (fo=1, routed)           0.795    19.949    u1/oled_data[11]_i_3_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I1_O)        0.124    20.073 r  u1/oled_data[11]_i_1/O
                         net (fo=1, routed)           0.000    20.073    u1_n_5
    SLICE_X46Y24         FDRE                                         r  oled_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X46Y24         FDRE                                         r  oled_data_reg[11]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X46Y24         FDRE (Setup_fdre_C_D)        0.077    15.074    oled_data_reg[11]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -20.073    
  -------------------------------------------------------------------
                         slack                                 -4.999    

Slack (VIOLATED) :        -4.736ns  (required time - arrival time)
  Source:                 btnL_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.605ns  (logic 2.688ns (18.404%)  route 11.917ns (81.596%))
  Logic Levels:           18  (LUT2=1 LUT6=17)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  btnL_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  btnL_delay_reg/Q
                         net (fo=4, routed)           0.195     5.736    btnL_delay
    SLICE_X38Y40         LUT2 (Prop_lut2_I1_O)        0.124     5.860 r  pages[0]_i_2/O
                         net (fo=5, routed)           0.845     6.704    btnL_delay0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124     6.828 f  pages[1]_i_1/O
                         net (fo=28, routed)          0.909     7.737    u1/pages_reg[2]
    SLICE_X37Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.861 r  u1/page_4[0]_i_2/O
                         net (fo=10, routed)          0.940     8.801    u1/page_4[0]_i_2_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.925 r  u1/oled_data[15]_i_545/O
                         net (fo=6, routed)           0.965     9.890    u1/oled_data_reg[15]_26
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.014 r  u1/oled_data[15]_i_505/O
                         net (fo=1, routed)           0.407    10.421    u1/oled_data[15]_i_505_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I2_O)        0.124    10.545 f  u1/oled_data[15]_i_475/O
                         net (fo=14, routed)          0.686    11.231    u1/oled_data[15]_i_475_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I5_O)        0.124    11.355 r  u1/oled_data[15]_i_507/O
                         net (fo=1, routed)           0.670    12.025    u1/oled_data[15]_i_507_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I0_O)        0.124    12.149 f  u1/oled_data[15]_i_476/O
                         net (fo=9, routed)           0.525    12.675    u1/oled_data[15]_i_476_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I3_O)        0.124    12.799 r  u1/oled_data[15]_i_483/O
                         net (fo=1, routed)           0.714    13.513    u1/oled_data[15]_i_483_n_0
    SLICE_X28Y37         LUT6 (Prop_lut6_I5_O)        0.124    13.637 f  u1/oled_data[15]_i_451/O
                         net (fo=3, routed)           0.793    14.430    u1/oled_data[15]_i_451_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I3_O)        0.124    14.554 f  u1/oled_data[15]_i_383/O
                         net (fo=5, routed)           0.507    15.061    u1/oled_data[15]_i_383_n_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I1_O)        0.124    15.185 r  u1/oled_data[15]_i_443/O
                         net (fo=1, routed)           0.680    15.865    u1/oled_data[15]_i_443_n_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I3_O)        0.124    15.989 f  u1/oled_data[15]_i_375/O
                         net (fo=2, routed)           0.648    16.636    u1/oled_data[15]_i_375_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I1_O)        0.124    16.760 f  u1/oled_data[15]_i_252/O
                         net (fo=1, routed)           0.846    17.606    u1/oled_data[15]_i_252_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I5_O)        0.124    17.730 r  u1/oled_data[15]_i_114/O
                         net (fo=3, routed)           0.505    18.235    u1/oled_data_reg[15]_16
    SLICE_X33Y26         LUT6 (Prop_lut6_I4_O)        0.124    18.359 r  u1/oled_data[15]_i_35/O
                         net (fo=1, routed)           0.502    18.861    u1/oled_data[15]_i_35_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I3_O)        0.124    18.985 r  u1/oled_data[15]_i_8/O
                         net (fo=1, routed)           0.581    19.565    u1/oled_data[15]_i_8_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I1_O)        0.124    19.689 r  u1/oled_data[15]_i_2/O
                         net (fo=1, routed)           0.000    19.689    u1_n_2
    SLICE_X31Y25         FDRE                                         r  oled_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.428    14.769    clk_IBUF_BUFG
    SLICE_X31Y25         FDRE                                         r  oled_data_reg[15]/C
                         clock pessimism              0.188    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X31Y25         FDRE (Setup_fdre_C_D)        0.032    14.954    oled_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -19.690    
  -------------------------------------------------------------------
                         slack                                 -4.736    

Slack (VIOLATED) :        -3.846ns  (required time - arrival time)
  Source:                 u1/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.789ns  (logic 2.688ns (19.494%)  route 11.101ns (80.506%))
  Logic Levels:           18  (LUT2=1 LUT4=2 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.563     5.084    u1/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  u1/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  u1/right_reg/Q
                         net (fo=9, routed)           0.610     6.150    u1/right
    SLICE_X37Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.274 r  u1/col[1]_i_3/O
                         net (fo=2, routed)           0.594     6.868    u1/col[1]_i_3_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I4_O)        0.124     6.992 f  u1/col[1]_i_1/O
                         net (fo=54, routed)          0.607     7.599    u1/p_20_in
    SLICE_X39Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.723 r  u1/page_1[4]_i_2/O
                         net (fo=17, routed)          0.671     8.395    u1/page_1[4]_i_2_n_0
    SLICE_X40Y37         LUT5 (Prop_lut5_I3_O)        0.124     8.519 f  u1/page_2[6]_i_1/O
                         net (fo=16, routed)          0.532     9.051    func/p_21_in[1]
    SLICE_X41Y37         LUT6 (Prop_lut6_I1_O)        0.124     9.175 f  func/oled_data[15]_i_341/O
                         net (fo=2, routed)           0.487     9.662    func/oled_data[15]_i_341_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.786 f  func/oled_data[15]_i_217/O
                         net (fo=1, routed)           0.338    10.124    func/oled_data[15]_i_217_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.124    10.248 f  func/oled_data[15]_i_89/O
                         net (fo=2, routed)           0.410    10.659    func/oled_data_reg[0]_20
    SLICE_X45Y37         LUT4 (Prop_lut4_I3_O)        0.124    10.783 r  func/oled_data[15]_i_24/O
                         net (fo=3, routed)           0.785    11.568    u1/page_2_reg[5]_1
    SLICE_X46Y37         LUT6 (Prop_lut6_I1_O)        0.124    11.692 r  u1/oled_data[13]_i_109/O
                         net (fo=5, routed)           0.981    12.672    u1/oled_data[13]_i_109_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I3_O)        0.124    12.796 r  u1/oled_data[13]_i_127/O
                         net (fo=1, routed)           0.877    13.674    u1/oled_data[13]_i_127_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I2_O)        0.124    13.798 r  u1/oled_data[13]_i_108/O
                         net (fo=1, routed)           0.313    14.111    u1/oled_data[13]_i_108_n_0
    SLICE_X54Y33         LUT5 (Prop_lut5_I2_O)        0.124    14.235 f  u1/oled_data[13]_i_76/O
                         net (fo=5, routed)           0.580    14.815    u1/oled_data[13]_i_76_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I3_O)        0.124    14.939 f  u1/oled_data[13]_i_42/O
                         net (fo=1, routed)           0.806    15.745    u1/oled_data[13]_i_42_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I2_O)        0.124    15.869 r  u1/oled_data[13]_i_12/O
                         net (fo=5, routed)           0.626    16.495    u1/oled_data[13]_i_12_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I2_O)        0.124    16.619 f  u1/oled_data[13]_i_35/O
                         net (fo=1, routed)           0.665    17.284    u1/oled_data[13]_i_35_n_0
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.124    17.408 r  u1/oled_data[13]_i_10/O
                         net (fo=1, routed)           0.507    17.916    u1/oled_data[13]_i_10_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I0_O)        0.124    18.040 r  u1/oled_data[13]_i_3/O
                         net (fo=1, routed)           0.709    18.749    u1/oled_data[13]_i_3_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I1_O)        0.124    18.873 r  u1/oled_data[13]_i_1/O
                         net (fo=1, routed)           0.000    18.873    u1_n_4
    SLICE_X43Y24         FDRE                                         r  oled_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.430    14.771    clk_IBUF_BUFG
    SLICE_X43Y24         FDRE                                         r  oled_data_reg[13]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X43Y24         FDRE (Setup_fdre_C_D)        0.031    15.027    oled_data_reg[13]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -18.873    
  -------------------------------------------------------------------
                         slack                                 -3.846    

Slack (VIOLATED) :        -3.588ns  (required time - arrival time)
  Source:                 u1/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.566ns  (logic 2.900ns (21.376%)  route 10.666ns (78.624%))
  Logic Levels:           19  (LUT2=4 LUT3=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.563     5.084    u1/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  u1/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  u1/right_reg/Q
                         net (fo=9, routed)           0.610     6.150    u1/right
    SLICE_X37Y37         LUT2 (Prop_lut2_I0_O)        0.124     6.274 r  u1/col[1]_i_3/O
                         net (fo=2, routed)           0.594     6.868    u1/col[1]_i_3_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I4_O)        0.124     6.992 f  u1/col[1]_i_1/O
                         net (fo=54, routed)          0.607     7.599    u1/p_20_in
    SLICE_X39Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.723 r  u1/page_1[4]_i_2/O
                         net (fo=17, routed)          0.671     8.395    u1/page_1[4]_i_2_n_0
    SLICE_X40Y37         LUT5 (Prop_lut5_I3_O)        0.124     8.519 r  u1/page_2[6]_i_1/O
                         net (fo=16, routed)          0.777     9.296    u1/p_21_in[1]
    SLICE_X40Y37         LUT2 (Prop_lut2_I1_O)        0.124     9.420 f  u1/oled_data[15]_i_212/O
                         net (fo=4, routed)           0.444     9.864    func/page_2_reg[7]_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I3_O)        0.124     9.988 f  func/oled_data[15]_i_87/O
                         net (fo=3, routed)           0.447    10.435    func/oled_data_reg[0]_18
    SLICE_X46Y37         LUT3 (Prop_lut3_I1_O)        0.124    10.559 f  func/oled_data[3]_i_33/O
                         net (fo=2, routed)           0.314    10.873    u1/page_2_reg[5]_0
    SLICE_X46Y38         LUT2 (Prop_lut2_I1_O)        0.124    10.997 r  u1/oled_data[3]_i_23/O
                         net (fo=2, routed)           0.313    11.310    func/page_2_reg[4]_0
    SLICE_X47Y37         LUT2 (Prop_lut2_I1_O)        0.124    11.434 f  func/oled_data[3]_i_12/O
                         net (fo=7, routed)           0.887    12.320    func/oled_data_reg[3]_5
    SLICE_X48Y37         LUT5 (Prop_lut5_I0_O)        0.124    12.444 f  func/oled_data[12]_i_51/O
                         net (fo=1, routed)           0.695    13.139    u1/FSM_sequential_playingNote_reg[3]_7
    SLICE_X49Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.263 f  u1/oled_data[12]_i_26/O
                         net (fo=5, routed)           0.846    14.109    func/FSM_sequential_playingNote_reg[3]_3
    SLICE_X57Y31         LUT5 (Prop_lut5_I2_O)        0.124    14.233 r  func/oled_data[12]_i_52/O
                         net (fo=1, routed)           0.433    14.666    u1/FSM_sequential_playingNote_reg[3]_4
    SLICE_X57Y31         LUT6 (Prop_lut6_I0_O)        0.124    14.790 f  u1/oled_data[12]_i_27/O
                         net (fo=1, routed)           0.401    15.191    u1/oled_data[12]_i_27_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I2_O)        0.124    15.315 f  u1/oled_data[12]_i_11/O
                         net (fo=5, routed)           0.731    16.046    u1/oled_data[12]_i_11_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I5_O)        0.124    16.170 r  u1/oled_data[12]_i_31/O
                         net (fo=1, routed)           0.666    16.837    u1/oled_data[12]_i_31_n_0
    SLICE_X52Y26         LUT5 (Prop_lut5_I2_O)        0.124    16.961 r  u1/oled_data[12]_i_12/O
                         net (fo=1, routed)           0.502    17.463    u1/oled_data[12]_i_12_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I3_O)        0.124    17.587 r  u1/oled_data[12]_i_4/O
                         net (fo=1, routed)           0.728    18.315    func/FSM_sequential_playingNote_reg[1]
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124    18.439 r  func/oled_data[12]_i_2/O
                         net (fo=1, routed)           0.000    18.439    func/oled_data[12]_i_2_n_0
    SLICE_X44Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    18.651 r  func/oled_data_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    18.651    func_n_7
    SLICE_X44Y26         FDRE                                         r  oled_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X44Y26         FDRE                                         r  oled_data_reg[12]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X44Y26         FDRE (Setup_fdre_C_D)        0.064    15.063    oled_data_reg[12]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -18.651    
  -------------------------------------------------------------------
                         slack                                 -3.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u1/Inst_Ps2Interface/FSM_onehot_state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/Inst_Ps2Interface/err_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.697%)  route 0.181ns (49.303%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.561     1.444    u1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  u1/Inst_Ps2Interface/FSM_onehot_state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  u1/Inst_Ps2Interface/FSM_onehot_state_reg[15]/Q
                         net (fo=5, routed)           0.181     1.766    u1/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[15]
    SLICE_X35Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.811 r  u1/Inst_Ps2Interface/err_i_1/O
                         net (fo=1, routed)           0.000     1.811    u1/Inst_Ps2Interface/err_i_1_n_0
    SLICE_X35Y49         FDRE                                         r  u1/Inst_Ps2Interface/err_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.832     1.959    u1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  u1/Inst_Ps2Interface/err_reg/C
                         clock pessimism             -0.244     1.715    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.092     1.807    u1/Inst_Ps2Interface/err_reg
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u1/Inst_Ps2Interface/FSM_onehot_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/Inst_Ps2Interface/FSM_onehot_state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.574%)  route 0.189ns (47.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.563     1.446    u1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  u1/Inst_Ps2Interface/FSM_onehot_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  u1/Inst_Ps2Interface/FSM_onehot_state_reg[13]/Q
                         net (fo=4, routed)           0.189     1.799    u1/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[13]
    SLICE_X35Y50         LUT4 (Prop_lut4_I3_O)        0.045     1.844 r  u1/Inst_Ps2Interface/FSM_onehot_state[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.844    u1/Inst_Ps2Interface/FSM_onehot_state[15]_i_1__0_n_0
    SLICE_X35Y50         FDRE                                         r  u1/Inst_Ps2Interface/FSM_onehot_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.829     1.957    u1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  u1/Inst_Ps2Interface/FSM_onehot_state_reg[15]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.092     1.805    u1/Inst_Ps2Interface/FSM_onehot_state_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u1/Inst_Ps2Interface/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/Inst_Ps2Interface/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.500%)  route 0.232ns (55.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.564     1.447    u1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  u1/Inst_Ps2Interface/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  u1/Inst_Ps2Interface/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.232     1.820    u1/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[4]
    SLICE_X35Y49         LUT5 (Prop_lut5_I3_O)        0.045     1.865 r  u1/Inst_Ps2Interface/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    u1/Inst_Ps2Interface/FSM_onehot_state[0]_i_1_n_0
    SLICE_X35Y49         FDRE                                         r  u1/Inst_Ps2Interface/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.832     1.959    u1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  u1/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.091     1.801    u1/Inst_Ps2Interface/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u1/Inst_Ps2Interface/err_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.771%)  route 0.270ns (59.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.563     1.446    u1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  u1/Inst_Ps2Interface/err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  u1/Inst_Ps2Interface/err_reg/Q
                         net (fo=22, routed)          0.270     1.857    u1/Inst_Ps2Interface/err
    SLICE_X38Y47         LUT4 (Prop_lut4_I1_O)        0.045     1.902 r  u1/Inst_Ps2Interface/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.902    u1/Inst_Ps2Interface_n_25
    SLICE_X38Y47         FDRE                                         r  u1/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.833     1.960    u1/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  u1/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.121     1.832    u1/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u1/Inst_Ps2Interface/err_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.187ns (41.543%)  route 0.263ns (58.457%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.563     1.446    u1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  u1/Inst_Ps2Interface/err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  u1/Inst_Ps2Interface/err_reg/Q
                         net (fo=22, routed)          0.263     1.850    u1/Inst_Ps2Interface/err
    SLICE_X37Y48         LUT4 (Prop_lut4_I1_O)        0.046     1.896 r  u1/Inst_Ps2Interface/FSM_onehot_state[9]_i_1__1/O
                         net (fo=1, routed)           0.000     1.896    u1/Inst_Ps2Interface_n_28
    SLICE_X37Y48         FDRE                                         r  u1/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.833     1.960    u1/clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  u1/FSM_onehot_state_reg[9]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.107     1.818    u1/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u1/Inst_Ps2Interface/delay_100us_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/Inst_Ps2Interface/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.896%)  route 0.280ns (60.104%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.564     1.447    u1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  u1/Inst_Ps2Interface/delay_100us_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  u1/Inst_Ps2Interface/delay_100us_done_reg/Q
                         net (fo=2, routed)           0.280     1.868    u1/Inst_Ps2Interface/delay_100us_done
    SLICE_X34Y52         LUT4 (Prop_lut4_I2_O)        0.045     1.913 r  u1/Inst_Ps2Interface/FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.000     1.913    u1/Inst_Ps2Interface/FSM_onehot_state[7]_i_1_n_0
    SLICE_X34Y52         FDRE                                         r  u1/Inst_Ps2Interface/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.829     1.957    u1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X34Y52         FDRE                                         r  u1/Inst_Ps2Interface/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.120     1.833    u1/Inst_Ps2Interface/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u1/Inst_Ps2Interface/frame_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/Inst_Ps2Interface/frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.183ns (40.360%)  route 0.270ns (59.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.563     1.446    u1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  u1/Inst_Ps2Interface/frame_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  u1/Inst_Ps2Interface/frame_reg[10]/Q
                         net (fo=2, routed)           0.270     1.858    u1/Inst_Ps2Interface/frame_reg_n_0_[10]
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.042     1.900 r  u1/Inst_Ps2Interface/frame[9]_i_2/O
                         net (fo=1, routed)           0.000     1.900    u1/Inst_Ps2Interface/p_1_in[9]
    SLICE_X36Y47         FDRE                                         r  u1/Inst_Ps2Interface/frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.833     1.960    u1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  u1/Inst_Ps2Interface/frame_reg[9]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.107     1.818    u1/Inst_Ps2Interface/frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u1/Inst_Ps2Interface/err_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_onehot_state_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.406%)  route 0.263ns (58.594%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.563     1.446    u1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  u1/Inst_Ps2Interface/err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  u1/Inst_Ps2Interface/err_reg/Q
                         net (fo=22, routed)          0.263     1.850    u1/Inst_Ps2Interface/err
    SLICE_X39Y48         LUT4 (Prop_lut4_I1_O)        0.045     1.895 r  u1/Inst_Ps2Interface/FSM_onehot_state[24]_i_1/O
                         net (fo=1, routed)           0.000     1.895    u1/Inst_Ps2Interface_n_35
    SLICE_X39Y48         FDRE                                         r  u1/FSM_onehot_state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.833     1.960    u1/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  u1/FSM_onehot_state_reg[24]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.091     1.802    u1/FSM_onehot_state_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 clk20kcount_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20kcount_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  clk20kcount_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  clk20kcount_reg[22]/Q
                         net (fo=2, routed)           0.127     1.741    clk20kcount_reg[22]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.897 r  clk20kcount_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.897    clk20kcount_reg[20]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.950 r  clk20kcount_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.950    clk20kcount_reg[24]_i_1_n_7
    SLICE_X50Y50         FDRE                                         r  clk20kcount_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.835     1.963    clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  clk20kcount_reg[24]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    clk20kcount_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 clk50Mcount_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50Mcount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  clk50Mcount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk50Mcount_reg[15]/Q
                         net (fo=2, routed)           0.117     1.705    clk50Mcount_reg[15]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  clk50Mcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    clk50Mcount_reg[12]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.920 r  clk50Mcount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.920    clk50Mcount_reg[16]_i_1_n_7
    SLICE_X29Y50         FDRE                                         r  clk50Mcount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  clk50Mcount_reg[16]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk50Mcount_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y40   BPMCount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y42   BPMCount_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y42   BPMCount_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y43   BPMCount_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y43   BPMCount_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y43   BPMCount_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y43   BPMCount_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y44   BPMCount_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y44   BPMCount_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y41   page_1_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y41   page_1_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y41   page_1_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y41   page_1_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   page_3_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   page_3_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y40   BPMCount_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y40   BPMCount_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y40   BPMCount_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y40   BPMCount_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y32   led_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y24   oled_data_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y26   oled_data_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y26   oled_data_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y26   oled_data_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y32   oled_data_reg[7]/C



