---
title: Course Units
parent: Hardware Design
nav_order: 1
has_children: true
---

# Course Units

A tentative set of units is as follows.  I've only added a few units so far, but I am hoping to get done by the end of the semester,

* Course Introduction
    Lecture:  [[PDF]](https://github.com/sdrangan/hwdesign/tree/main/units/unit00_course_intro/course_intro.pdf) [[pptx]](https://github.com/sdrangan/hwdesign/tree/main/units/unit00_course_intro/course_intro.pptx) 
    * [Software and hardware set-up](./setup/)
* [Unit 1:  Basic digital Logic](./basic_logic)
    * [SystemVerilog Examples:  Simple scalar functions](https://github.com/sdrangan/hwdesign/tree/main/demos/basic_logic)
    * Lecture:  [[PDF]](https://github.com/sdrangan/hwdesign/tree/main/units/unit01_basic_logic/basic_logic.pdf) [[pptx]](https://github.com/sdrangan/hwdesign/tree/main/units/unit01_basic_logic/basic_logic.pptx) 
    * Problems:  [[PDF]](https://github.com/sdrangan/hwdesign/tree/main/units/unit01_basic_logic/prob/basic_logic_prob.pdf) [[tex]](https://github.com/sdrangan/hwdesign/tree/main/units/unit01_basic_logic/prob/basic_logic_prob.tex) 
* [Unit 2:  Bus basics and memory-mapped interfaces](./procif)
    * [Vitis HLS Example:  Simple AXI4-Lite interface](https://github.com/sdrangan/hwdesign/tree/main/demos/scalar_fun)
    * Lecture [to be added]
    * Problems [to be added]
* [Unit 3:  Command-response FIFO interfaces](./fifoif/)
    * [Vitis HLS Example: AXI4-Streaming FIFO interface](https://github.com/sdrangan/hwdesign/tree/main/demos/fifoif)
* [Unit 4:  Burst transfers and loop optimization](./loopopt)
    * [Vitis HLS Example: A pipelined vector multiplier](https://github.com/sdrangan/hwdesign/tree/main/demos/loopopt)
* Unit 5:  Load-Compute-Store Pattern
* Unit 6:  Data types and precision
* Unit 7:  Shared memory and the AXI4-Memory Map protocol
* Unit 8:  Building multi-threaded control
* Unit 9:  FIR Filters
* Unit 10:  Systolic Arrays
* Unit 11:  Convolutional networks
* Unit 12:  Dataflow and message-passing architectures
* Unit 13:  Interfacing with high-speed sample data  


