<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-2056</identifier><datestamp>2011-12-15T09:11:25Z</datestamp><dc:title>Output feedback compensator design for higher order discrete system via reduced model</dc:title><dc:creator>PATRE, BM</dc:creator><dc:creator>BANDYOPADHYAY, B</dc:creator><dc:subject>reduction</dc:subject><dc:description>In this paper a method is presented to design an output feedback compensator for a higher order discrete time system via its reduced order model. The advantages of the method are two fold: first is, the states are not required for feedback and secondly when the compensator is placed in the closed loop with the higher order system it guarantees the closed loop stability. The method is simple and carl be easily implemented. The method is illustrated via a numerical example.</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2011-10-27T01:59:48Z</dc:date><dc:date>2011-12-15T09:11:25Z</dc:date><dc:date>2011-10-27T01:59:48Z</dc:date><dc:date>2011-12-15T09:11:25Z</dc:date><dc:date>2000</dc:date><dc:type>Proceedings Paper</dc:type><dc:identifier>PROCEEDINGS OF IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY 2000, VOLS 1 AND 2,101-106</dc:identifier><dc:identifier>0-7803-5812-0</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/16203</dc:identifier><dc:identifier>http://hdl.handle.net/100/2056</dc:identifier><dc:source>International Conference on Industrial Technology (IEEE ICIT 2000),GOA, INDIA,JAN 19-22, 2000</dc:source><dc:language>English</dc:language></oai_dc:dc>