vcs -sverilog -timescale=1ns/10ps -full64 -f inst_queue_tb
echo  
echo "Simulation starts."
./simv

