module mux2_1(in, sel, out);
	output      out;
	input [1:0] in;
	input       sel;

	wire selBar, temp1, temp2;
	
	not a1(selBar, sel)
	and a2(temp1, in[1], sel);
	and a3(temp2, in[0], selBar);
	or  a4(out, temp1, temp2);

//	assign temp1 = i[1] & sel;
//	assign temp2 = i[0] & (~sel);
//	assign out = temp1 | temp2;

endmodule



module mux4_1(in, sel, out);
	output       out;
	input  [3:0] in;
	input  [1:0] sel;
	
	wire temp1, temp2;
	
	mux2_1 a1(in[3:2], sel[0], temp1);
	mux2_1 a2(in[1:0], sel[0], temp2);
	mux2_1 a3({temp1, temp2}, sel[1], out);
endmodule

module mux16_1(in, sel, out);
	output       out;
	input [15:0] in;
	input [3:0]  sel;
	
	wire temp1, temp2, temp3, temp4, sel3, sel4;
	
	mux4_1 a1(in[15:12], sel[3:2], temp1);
	mux4_1 a2(in[11:8],  sel[3:2], temp2);
	mux4_1 a3(in[7:4], sel[3:2], temp3);
	mux4_1 a4(in[3:0], sel[3:2], temp4);
	mux4_1 a5({temp1, temp2, temp3, temp4}, sel[1:0], out);
endmodule

module mux32_1(in, sel, out);
	output        out;
	input  [31:0] in;
	input  [4:0]  sel;
	
	wire temp1, temp2;
	
	mux16_1 a1(in[31:16], sel[4:1], temp1);
	mux16_1 a2(in[15:0], sel[4:1], temp2);
	mux2_1  a3({temp1, temp2}, sel[0], out);
endmodule

module mux32_64_64(regbits, sel, out);
	output [63:0] out;
	input  [63:0] regbits[31:0] //// array of 32 register input each of 64 bits
	input  [4:0] sel;
	
	wire [63:0] temp [63:0];
	
	mux32_1 a1 (regbits[, sel, out);
	/*
module mux2_1_testbench();
	reg [1:0]i;
	reg sel;
	wire out;

	mux2_1 dut (.out, .i, .sel);

 
	integer j;
	initial begin
		$dumpfile("mux2_1.vcd");
		$dumpvars(1);
	    i = {1'b1, 1'b0};
		sel = 0;
		#10;
		sel = 1;
		#10;
	end
 
endmodule 
*/