Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec 20 13:30:16 2024
| Host         : dani running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    12          
TIMING-18  Warning   Missing input or output delay   17          
TIMING-20  Warning   Non-clocked latch               8           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (28)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (5)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (28)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: RST (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: botones_IN[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: botones_IN[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: botones_IN[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: botones_IN[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_FSM/FSM_sequential_estoy_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_FSM/FSM_sequential_estoy_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_FSM/FSM_sequential_estoy_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_FSM/TEMPORIZADOR_INST/TIME_OUT_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_FSM/piso_actual_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_FSM/piso_actual_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_FSM/piso_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_FSM/piso_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_SelectorPiso/piso_seleccionado_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_SelectorPiso/piso_seleccionado_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.887        0.000                      0                   97        0.228        0.000                      0                   97        4.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.887        0.000                      0                   97        0.228        0.000                      0                   97        4.500        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 1.544ns (39.751%)  route 2.340ns (60.249%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y60          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDCE (Prop_fdce_C_Q)         0.518     5.844 f  inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/Q
                         net (fo=2, routed)           0.819     6.663    inst_FSM/TEMPORIZADOR_INST/counter_reg[11]
    SLICE_X3Y61          LUT2 (Prop_lut2_I1_O)        0.124     6.787 r  inst_FSM/TEMPORIZADOR_INST/active1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.787    inst_FSM/TEMPORIZADOR_INST/active1_carry_i_6_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.337 r  inst_FSM/TEMPORIZADOR_INST/active1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.337    inst_FSM/TEMPORIZADOR_INST/active1_carry_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    inst_FSM/TEMPORIZADOR_INST/active1_carry__0_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__1/CO[3]
                         net (fo=2, routed)           0.602     8.167    inst_FSM/TEMPORIZADOR_INST/active1_carry__1_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I0_O)        0.124     8.291 r  inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1/O
                         net (fo=33, routed)          0.919     9.210    inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1_n_0
    SLICE_X2Y58          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.604    15.027    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[0]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y58          FDCE (Setup_fdce_C_CE)      -0.169    15.097    inst_FSM/TEMPORIZADOR_INST/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 1.544ns (39.751%)  route 2.340ns (60.249%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y60          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDCE (Prop_fdce_C_Q)         0.518     5.844 f  inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/Q
                         net (fo=2, routed)           0.819     6.663    inst_FSM/TEMPORIZADOR_INST/counter_reg[11]
    SLICE_X3Y61          LUT2 (Prop_lut2_I1_O)        0.124     6.787 r  inst_FSM/TEMPORIZADOR_INST/active1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.787    inst_FSM/TEMPORIZADOR_INST/active1_carry_i_6_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.337 r  inst_FSM/TEMPORIZADOR_INST/active1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.337    inst_FSM/TEMPORIZADOR_INST/active1_carry_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    inst_FSM/TEMPORIZADOR_INST/active1_carry__0_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__1/CO[3]
                         net (fo=2, routed)           0.602     8.167    inst_FSM/TEMPORIZADOR_INST/active1_carry__1_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I0_O)        0.124     8.291 r  inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1/O
                         net (fo=33, routed)          0.919     9.210    inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1_n_0
    SLICE_X2Y58          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.604    15.027    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[1]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y58          FDCE (Setup_fdce_C_CE)      -0.169    15.097    inst_FSM/TEMPORIZADOR_INST/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 1.544ns (39.751%)  route 2.340ns (60.249%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y60          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDCE (Prop_fdce_C_Q)         0.518     5.844 f  inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/Q
                         net (fo=2, routed)           0.819     6.663    inst_FSM/TEMPORIZADOR_INST/counter_reg[11]
    SLICE_X3Y61          LUT2 (Prop_lut2_I1_O)        0.124     6.787 r  inst_FSM/TEMPORIZADOR_INST/active1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.787    inst_FSM/TEMPORIZADOR_INST/active1_carry_i_6_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.337 r  inst_FSM/TEMPORIZADOR_INST/active1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.337    inst_FSM/TEMPORIZADOR_INST/active1_carry_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    inst_FSM/TEMPORIZADOR_INST/active1_carry__0_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__1/CO[3]
                         net (fo=2, routed)           0.602     8.167    inst_FSM/TEMPORIZADOR_INST/active1_carry__1_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I0_O)        0.124     8.291 r  inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1/O
                         net (fo=33, routed)          0.919     9.210    inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1_n_0
    SLICE_X2Y58          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.604    15.027    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[2]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y58          FDCE (Setup_fdce_C_CE)      -0.169    15.097    inst_FSM/TEMPORIZADOR_INST/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 1.544ns (39.751%)  route 2.340ns (60.249%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y60          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDCE (Prop_fdce_C_Q)         0.518     5.844 f  inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/Q
                         net (fo=2, routed)           0.819     6.663    inst_FSM/TEMPORIZADOR_INST/counter_reg[11]
    SLICE_X3Y61          LUT2 (Prop_lut2_I1_O)        0.124     6.787 r  inst_FSM/TEMPORIZADOR_INST/active1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.787    inst_FSM/TEMPORIZADOR_INST/active1_carry_i_6_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.337 r  inst_FSM/TEMPORIZADOR_INST/active1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.337    inst_FSM/TEMPORIZADOR_INST/active1_carry_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    inst_FSM/TEMPORIZADOR_INST/active1_carry__0_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__1/CO[3]
                         net (fo=2, routed)           0.602     8.167    inst_FSM/TEMPORIZADOR_INST/active1_carry__1_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I0_O)        0.124     8.291 r  inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1/O
                         net (fo=33, routed)          0.919     9.210    inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1_n_0
    SLICE_X2Y58          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.604    15.027    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[3]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y58          FDCE (Setup_fdce_C_CE)      -0.169    15.097    inst_FSM/TEMPORIZADOR_INST/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 1.544ns (40.439%)  route 2.274ns (59.561%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y60          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDCE (Prop_fdce_C_Q)         0.518     5.844 f  inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/Q
                         net (fo=2, routed)           0.819     6.663    inst_FSM/TEMPORIZADOR_INST/counter_reg[11]
    SLICE_X3Y61          LUT2 (Prop_lut2_I1_O)        0.124     6.787 r  inst_FSM/TEMPORIZADOR_INST/active1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.787    inst_FSM/TEMPORIZADOR_INST/active1_carry_i_6_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.337 r  inst_FSM/TEMPORIZADOR_INST/active1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.337    inst_FSM/TEMPORIZADOR_INST/active1_carry_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    inst_FSM/TEMPORIZADOR_INST/active1_carry__0_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__1/CO[3]
                         net (fo=2, routed)           0.602     8.167    inst_FSM/TEMPORIZADOR_INST/active1_carry__1_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I0_O)        0.124     8.291 r  inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1/O
                         net (fo=33, routed)          0.853     9.144    inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1_n_0
    SLICE_X2Y65          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.599    15.022    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y65          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[28]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y65          FDCE (Setup_fdce_C_CE)      -0.169    15.092    inst_FSM/TEMPORIZADOR_INST/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 1.544ns (40.439%)  route 2.274ns (59.561%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y60          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDCE (Prop_fdce_C_Q)         0.518     5.844 f  inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/Q
                         net (fo=2, routed)           0.819     6.663    inst_FSM/TEMPORIZADOR_INST/counter_reg[11]
    SLICE_X3Y61          LUT2 (Prop_lut2_I1_O)        0.124     6.787 r  inst_FSM/TEMPORIZADOR_INST/active1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.787    inst_FSM/TEMPORIZADOR_INST/active1_carry_i_6_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.337 r  inst_FSM/TEMPORIZADOR_INST/active1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.337    inst_FSM/TEMPORIZADOR_INST/active1_carry_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    inst_FSM/TEMPORIZADOR_INST/active1_carry__0_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__1/CO[3]
                         net (fo=2, routed)           0.602     8.167    inst_FSM/TEMPORIZADOR_INST/active1_carry__1_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I0_O)        0.124     8.291 r  inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1/O
                         net (fo=33, routed)          0.853     9.144    inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1_n_0
    SLICE_X2Y65          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.599    15.022    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y65          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[29]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y65          FDCE (Setup_fdce_C_CE)      -0.169    15.092    inst_FSM/TEMPORIZADOR_INST/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 1.544ns (40.439%)  route 2.274ns (59.561%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y60          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDCE (Prop_fdce_C_Q)         0.518     5.844 f  inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/Q
                         net (fo=2, routed)           0.819     6.663    inst_FSM/TEMPORIZADOR_INST/counter_reg[11]
    SLICE_X3Y61          LUT2 (Prop_lut2_I1_O)        0.124     6.787 r  inst_FSM/TEMPORIZADOR_INST/active1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.787    inst_FSM/TEMPORIZADOR_INST/active1_carry_i_6_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.337 r  inst_FSM/TEMPORIZADOR_INST/active1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.337    inst_FSM/TEMPORIZADOR_INST/active1_carry_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    inst_FSM/TEMPORIZADOR_INST/active1_carry__0_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__1/CO[3]
                         net (fo=2, routed)           0.602     8.167    inst_FSM/TEMPORIZADOR_INST/active1_carry__1_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I0_O)        0.124     8.291 r  inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1/O
                         net (fo=33, routed)          0.853     9.144    inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1_n_0
    SLICE_X2Y65          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.599    15.022    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y65          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[30]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y65          FDCE (Setup_fdce_C_CE)      -0.169    15.092    inst_FSM/TEMPORIZADOR_INST/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 1.544ns (40.439%)  route 2.274ns (59.561%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y60          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDCE (Prop_fdce_C_Q)         0.518     5.844 f  inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/Q
                         net (fo=2, routed)           0.819     6.663    inst_FSM/TEMPORIZADOR_INST/counter_reg[11]
    SLICE_X3Y61          LUT2 (Prop_lut2_I1_O)        0.124     6.787 r  inst_FSM/TEMPORIZADOR_INST/active1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.787    inst_FSM/TEMPORIZADOR_INST/active1_carry_i_6_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.337 r  inst_FSM/TEMPORIZADOR_INST/active1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.337    inst_FSM/TEMPORIZADOR_INST/active1_carry_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    inst_FSM/TEMPORIZADOR_INST/active1_carry__0_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__1/CO[3]
                         net (fo=2, routed)           0.602     8.167    inst_FSM/TEMPORIZADOR_INST/active1_carry__1_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I0_O)        0.124     8.291 r  inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1/O
                         net (fo=33, routed)          0.853     9.144    inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1_n_0
    SLICE_X2Y65          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.599    15.022    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y65          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[31]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y65          FDCE (Setup_fdce_C_CE)      -0.169    15.092    inst_FSM/TEMPORIZADOR_INST/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             6.004ns  (required time - arrival time)
  Source:                 inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 1.544ns (40.720%)  route 2.248ns (59.280%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y60          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDCE (Prop_fdce_C_Q)         0.518     5.844 f  inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/Q
                         net (fo=2, routed)           0.819     6.663    inst_FSM/TEMPORIZADOR_INST/counter_reg[11]
    SLICE_X3Y61          LUT2 (Prop_lut2_I1_O)        0.124     6.787 r  inst_FSM/TEMPORIZADOR_INST/active1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.787    inst_FSM/TEMPORIZADOR_INST/active1_carry_i_6_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.337 r  inst_FSM/TEMPORIZADOR_INST/active1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.337    inst_FSM/TEMPORIZADOR_INST/active1_carry_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    inst_FSM/TEMPORIZADOR_INST/active1_carry__0_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__1/CO[3]
                         net (fo=2, routed)           0.602     8.167    inst_FSM/TEMPORIZADOR_INST/active1_carry__1_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I0_O)        0.124     8.291 r  inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1/O
                         net (fo=33, routed)          0.827     9.117    inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1_n_0
    SLICE_X2Y60          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.603    15.026    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y60          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[10]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X2Y60          FDCE (Setup_fdce_C_CE)      -0.169    15.121    inst_FSM/TEMPORIZADOR_INST/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  6.004    

Slack (MET) :             6.004ns  (required time - arrival time)
  Source:                 inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 1.544ns (40.720%)  route 2.248ns (59.280%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y60          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDCE (Prop_fdce_C_Q)         0.518     5.844 f  inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/Q
                         net (fo=2, routed)           0.819     6.663    inst_FSM/TEMPORIZADOR_INST/counter_reg[11]
    SLICE_X3Y61          LUT2 (Prop_lut2_I1_O)        0.124     6.787 r  inst_FSM/TEMPORIZADOR_INST/active1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.787    inst_FSM/TEMPORIZADOR_INST/active1_carry_i_6_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.337 r  inst_FSM/TEMPORIZADOR_INST/active1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.337    inst_FSM/TEMPORIZADOR_INST/active1_carry_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.451 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    inst_FSM/TEMPORIZADOR_INST/active1_carry__0_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.565 r  inst_FSM/TEMPORIZADOR_INST/active1_carry__1/CO[3]
                         net (fo=2, routed)           0.602     8.167    inst_FSM/TEMPORIZADOR_INST/active1_carry__1_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I0_O)        0.124     8.291 r  inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1/O
                         net (fo=33, routed)          0.827     9.117    inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1_n_0
    SLICE_X2Y60          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.603    15.026    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y60          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[11]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X2Y60          FDCE (Setup_fdce_C_CE)      -0.169    15.121    inst_FSM/TEMPORIZADOR_INST/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  6.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 inst_SelectorPiso/piso_seleccionado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_SelectorPiso/piso_seleccionado_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    inst_SelectorPiso/CLK_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  inst_SelectorPiso/piso_seleccionado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  inst_SelectorPiso/piso_seleccionado_reg[1]/Q
                         net (fo=4, routed)           0.134     1.792    inst_SelectorPiso/piso_seleccionado_signal[1]
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.045     1.837 r  inst_SelectorPiso/piso_seleccionado[1]_i_1/O
                         net (fo=1, routed)           0.000     1.837    inst_SelectorPiso/piso_seleccionado[1]_i_1_n_0
    SLICE_X1Y67          FDCE                                         r  inst_SelectorPiso/piso_seleccionado_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.869     2.034    inst_SelectorPiso/CLK_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  inst_SelectorPiso/piso_seleccionado_reg[1]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y67          FDCE (Hold_fdce_C_D)         0.092     1.609    inst_SelectorPiso/piso_seleccionado_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 inst_SelectorPiso/BotoneraAnti/Antirrebote3/contador_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_SelectorPiso/BotoneraAnti/Antirrebote3/contador_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.599     1.518    inst_SelectorPiso/BotoneraAnti/Antirrebote3/CLK_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote3/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  inst_SelectorPiso/BotoneraAnti/Antirrebote3/contador_reg[0]/Q
                         net (fo=2, routed)           0.156     1.815    inst_SelectorPiso/BotoneraAnti/Antirrebote3/contador_reg_n_0_[0]
    SLICE_X3Y66          LUT5 (Prop_lut5_I1_O)        0.042     1.857 r  inst_SelectorPiso/BotoneraAnti/Antirrebote3/contador[1]_i_1/O
                         net (fo=1, routed)           0.000     1.857    inst_SelectorPiso/BotoneraAnti/Antirrebote3/contador[1]_i_1_n_0
    SLICE_X3Y66          FDRE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote3/contador_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.870     2.035    inst_SelectorPiso/BotoneraAnti/Antirrebote3/CLK_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote3/contador_reg[1]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X3Y66          FDRE (Hold_fdre_C_D)         0.107     1.625    inst_SelectorPiso/BotoneraAnti/Antirrebote3/contador_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 inst_SelectorPiso/BotoneraAnti/Antirrebote1/contador_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_SelectorPiso/BotoneraAnti/Antirrebote1/contador_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    inst_SelectorPiso/BotoneraAnti/Antirrebote1/CLK_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote1/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  inst_SelectorPiso/BotoneraAnti/Antirrebote1/contador_reg[0]/Q
                         net (fo=2, routed)           0.163     1.844    inst_SelectorPiso/BotoneraAnti/Antirrebote1/contador_reg_n_0_[0]
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.043     1.887 r  inst_SelectorPiso/BotoneraAnti/Antirrebote1/contador[1]_i_1/O
                         net (fo=1, routed)           0.000     1.887    inst_SelectorPiso/BotoneraAnti/Antirrebote1/contador[1]_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote1/contador_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.869     2.034    inst_SelectorPiso/BotoneraAnti/Antirrebote1/CLK_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote1/contador_reg[1]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.131     1.648    inst_SelectorPiso/BotoneraAnti/Antirrebote1/contador_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 inst_FSM/FSM_sequential_estoy_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FSM/FSM_sequential_estoy_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.246ns (68.030%)  route 0.116ns (31.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.599     1.518    inst_FSM/CLK_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  inst_FSM/FSM_sequential_estoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDCE (Prop_fdce_C_Q)         0.148     1.666 r  inst_FSM/FSM_sequential_estoy_reg[1]/Q
                         net (fo=10, routed)          0.116     1.782    inst_FSM/TEMPORIZADOR_INST/estoy[1]
    SLICE_X2Y66          LUT6 (Prop_lut6_I4_O)        0.098     1.880 r  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[2]_i_1/O
                         net (fo=1, routed)           0.000     1.880    inst_FSM/TEMPORIZADOR_INST_n_2
    SLICE_X2Y66          FDCE                                         r  inst_FSM/FSM_sequential_estoy_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.870     2.035    inst_FSM/CLK_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  inst_FSM/FSM_sequential_estoy_reg[2]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y66          FDCE (Hold_fdce_C_D)         0.121     1.639    inst_FSM/FSM_sequential_estoy_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 inst_FSM/FSM_sequential_estoy_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FSM/FSM_sequential_estoy_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.246ns (67.656%)  route 0.118ns (32.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.599     1.518    inst_FSM/CLK_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  inst_FSM/FSM_sequential_estoy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDCE (Prop_fdce_C_Q)         0.148     1.666 r  inst_FSM/FSM_sequential_estoy_reg[1]/Q
                         net (fo=10, routed)          0.118     1.784    inst_FSM/TEMPORIZADOR_INST/estoy[1]
    SLICE_X2Y66          LUT6 (Prop_lut6_I3_O)        0.098     1.882 r  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[0]_i_1/O
                         net (fo=1, routed)           0.000     1.882    inst_FSM/TEMPORIZADOR_INST_n_3
    SLICE_X2Y66          FDCE                                         r  inst_FSM/FSM_sequential_estoy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.870     2.035    inst_FSM/CLK_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  inst_FSM/FSM_sequential_estoy_reg[0]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y66          FDCE (Hold_fdce_C_D)         0.120     1.638    inst_FSM/FSM_sequential_estoy_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 inst_SelectorPiso/BotoneraAnti/Antirrebote3/contador_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_SelectorPiso/BotoneraAnti/Antirrebote3/contador_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.599     1.518    inst_SelectorPiso/BotoneraAnti/Antirrebote3/CLK_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote3/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  inst_SelectorPiso/BotoneraAnti/Antirrebote3/contador_reg[0]/Q
                         net (fo=2, routed)           0.156     1.815    inst_SelectorPiso/BotoneraAnti/Antirrebote3/contador_reg_n_0_[0]
    SLICE_X3Y66          LUT5 (Prop_lut5_I0_O)        0.045     1.860 r  inst_SelectorPiso/BotoneraAnti/Antirrebote3/contador[0]_i_1/O
                         net (fo=1, routed)           0.000     1.860    inst_SelectorPiso/BotoneraAnti/Antirrebote3/contador[0]_i_1_n_0
    SLICE_X3Y66          FDRE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote3/contador_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.870     2.035    inst_SelectorPiso/BotoneraAnti/Antirrebote3/CLK_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote3/contador_reg[0]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X3Y66          FDRE (Hold_fdre_C_D)         0.091     1.609    inst_SelectorPiso/BotoneraAnti/Antirrebote3/contador_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 inst_SelectorPiso/BotoneraAnti/Antirrebote1/contador_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_SelectorPiso/BotoneraAnti/Antirrebote1/contador_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    inst_SelectorPiso/BotoneraAnti/Antirrebote1/CLK_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote1/contador_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  inst_SelectorPiso/BotoneraAnti/Antirrebote1/contador_reg[0]/Q
                         net (fo=2, routed)           0.163     1.844    inst_SelectorPiso/BotoneraAnti/Antirrebote1/contador_reg_n_0_[0]
    SLICE_X2Y67          LUT5 (Prop_lut5_I0_O)        0.045     1.889 r  inst_SelectorPiso/BotoneraAnti/Antirrebote1/contador[0]_i_1/O
                         net (fo=1, routed)           0.000     1.889    inst_SelectorPiso/BotoneraAnti/Antirrebote1/contador[0]_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote1/contador_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.869     2.034    inst_SelectorPiso/BotoneraAnti/Antirrebote1/CLK_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote1/contador_reg[0]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.120     1.637    inst_SelectorPiso/BotoneraAnti/Antirrebote1/contador_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 inst_FSM/TEMPORIZADOR_INST/active_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.256ns (63.891%)  route 0.145ns (36.109%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.602     1.521    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X3Y61          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  inst_FSM/TEMPORIZADOR_INST/active_reg/Q
                         net (fo=35, routed)          0.145     1.807    inst_FSM/TEMPORIZADOR_INST/active
    SLICE_X2Y61          LUT2 (Prop_lut2_I1_O)        0.045     1.852 r  inst_FSM/TEMPORIZADOR_INST/counter[12]_i_5/O
                         net (fo=1, routed)           0.000     1.852    inst_FSM/TEMPORIZADOR_INST/counter[12]_i_5_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.922 r  inst_FSM/TEMPORIZADOR_INST/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.922    inst_FSM/TEMPORIZADOR_INST/counter_reg[12]_i_1_n_7
    SLICE_X2Y61          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.875     2.040    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y61          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[12]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X2Y61          FDCE (Hold_fdce_C_D)         0.134     1.668    inst_FSM/TEMPORIZADOR_INST/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 inst_FSM/TEMPORIZADOR_INST/active_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.252ns (62.892%)  route 0.149ns (37.108%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.602     1.521    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X3Y61          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  inst_FSM/TEMPORIZADOR_INST/active_reg/Q
                         net (fo=35, routed)          0.149     1.811    inst_FSM/TEMPORIZADOR_INST/active
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.045     1.856 r  inst_FSM/TEMPORIZADOR_INST/counter[12]_i_4/O
                         net (fo=1, routed)           0.000     1.856    inst_FSM/TEMPORIZADOR_INST/counter[12]_i_4_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.922 r  inst_FSM/TEMPORIZADOR_INST/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.922    inst_FSM/TEMPORIZADOR_INST/counter_reg[12]_i_1_n_6
    SLICE_X2Y61          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.875     2.040    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y61          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[13]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X2Y61          FDCE (Hold_fdce_C_D)         0.134     1.668    inst_FSM/TEMPORIZADOR_INST/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_SelectorPiso/piso_seleccionado_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_SelectorPiso/piso_seleccionado_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    inst_SelectorPiso/CLK_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  inst_SelectorPiso/piso_seleccionado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  inst_SelectorPiso/piso_seleccionado_reg[0]/Q
                         net (fo=4, routed)           0.168     1.827    inst_SelectorPiso/piso_seleccionado_signal[0]
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.045     1.872 r  inst_SelectorPiso/piso_seleccionado[0]_i_1/O
                         net (fo=1, routed)           0.000     1.872    inst_SelectorPiso/piso_seleccionado[0]_i_1_n_0
    SLICE_X1Y67          FDCE                                         r  inst_SelectorPiso/piso_seleccionado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.869     2.034    inst_SelectorPiso/CLK_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  inst_SelectorPiso/piso_seleccionado_reg[0]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y67          FDCE (Hold_fdce_C_D)         0.091     1.608    inst_SelectorPiso/piso_seleccionado_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y66     inst_FSM/FSM_sequential_estoy_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y66     inst_FSM/FSM_sequential_estoy_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y66     inst_FSM/FSM_sequential_estoy_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y66     inst_FSM/piso_actual_reg[0]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y65     inst_FSM/piso_actual_reg[0]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y68     inst_FSM/piso_actual_reg[1]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67     inst_FSM/piso_actual_reg[1]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y63     inst_FSM/TEMPORIZADOR_INST/TIME_OUT_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y61     inst_FSM/TEMPORIZADOR_INST/active_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     inst_FSM/FSM_sequential_estoy_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     inst_FSM/FSM_sequential_estoy_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     inst_FSM/FSM_sequential_estoy_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     inst_FSM/FSM_sequential_estoy_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     inst_FSM/FSM_sequential_estoy_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     inst_FSM/FSM_sequential_estoy_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     inst_FSM/piso_actual_reg[0]_C/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     inst_FSM/piso_actual_reg[0]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     inst_FSM/piso_actual_reg[0]_P/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     inst_FSM/piso_actual_reg[0]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     inst_FSM/FSM_sequential_estoy_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     inst_FSM/FSM_sequential_estoy_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     inst_FSM/FSM_sequential_estoy_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     inst_FSM/FSM_sequential_estoy_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     inst_FSM/FSM_sequential_estoy_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     inst_FSM/FSM_sequential_estoy_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     inst_FSM/piso_actual_reg[0]_C/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     inst_FSM/piso_actual_reg[0]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     inst_FSM/piso_actual_reg[0]_P/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     inst_FSM/piso_actual_reg[0]_P/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            led_motor[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.365ns  (logic 4.555ns (48.645%)  route 4.809ns (51.355%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          LDCE                         0.000     0.000 r  inst_FSM/piso_actual_reg[0]_LDC/G
    SLICE_X0Y65          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  inst_FSM/piso_actual_reg[0]_LDC/Q
                         net (fo=10, routed)          0.781     1.340    inst_FSM/piso_actual_reg[0]_LDC_n_0
    SLICE_X1Y66          LUT3 (Prop_lut3_I1_O)        0.150     1.490 f  inst_FSM/ACTUAL_FSM_OBUF[0]_inst_i_1/O
                         net (fo=5, routed)           0.730     2.220    inst_FSM/ACTUAL_FSM_OBUF[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I4_O)        0.326     2.546 r  inst_FSM/led_motor_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.299     5.844    led_motor_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     9.365 r  led_motor_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.365    led_motor[0]
    H17                                                               r  led_motor[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            led_motor[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.978ns  (logic 4.570ns (50.904%)  route 4.408ns (49.096%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          LDCE                         0.000     0.000 r  inst_FSM/piso_actual_reg[0]_LDC/G
    SLICE_X0Y65          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  inst_FSM/piso_actual_reg[0]_LDC/Q
                         net (fo=10, routed)          0.781     1.340    inst_FSM/piso_actual_reg[0]_LDC_n_0
    SLICE_X1Y66          LUT3 (Prop_lut3_I1_O)        0.150     1.490 r  inst_FSM/ACTUAL_FSM_OBUF[0]_inst_i_1/O
                         net (fo=5, routed)           0.724     2.214    inst_FSM/ACTUAL_FSM_OBUF[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I5_O)        0.326     2.540 r  inst_FSM/led_motor_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.903     5.443    led_motor_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     8.978 r  led_motor_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.978    led_motor[1]
    K15                                                               r  led_motor[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.389ns  (logic 4.233ns (50.461%)  route 4.156ns (49.539%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          LDCE                         0.000     0.000 r  inst_FSM/piso_actual_reg[1]_LDC/G
    SLICE_X0Y68          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  inst_FSM/piso_actual_reg[1]_LDC/Q
                         net (fo=7, routed)           0.829     1.388    inst_FSM/piso_actual_reg[1]_LDC_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I4_O)        0.124     1.512 r  inst_FSM/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           3.327     4.839    segmentos_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     8.389 r  segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.389    segmentos[3]
    K13                                                               r  segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.925ns  (logic 4.176ns (52.693%)  route 3.749ns (47.307%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          LDCE                         0.000     0.000 r  inst_FSM/piso_actual_reg[0]_LDC/G
    SLICE_X0Y65          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  inst_FSM/piso_actual_reg[0]_LDC/Q
                         net (fo=10, routed)          1.164     1.723    inst_FSM/piso_actual_reg[0]_LDC_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.847 r  inst_FSM/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.585     4.432    segmentos_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.925 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.925    segmentos[2]
    K16                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.573ns  (logic 4.220ns (55.726%)  route 3.353ns (44.274%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          LDCE                         0.000     0.000 r  inst_FSM/piso_actual_reg[1]_LDC/G
    SLICE_X0Y68          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  inst_FSM/piso_actual_reg[1]_LDC/Q
                         net (fo=7, routed)           0.829     1.388    inst_FSM/piso_actual_reg[1]_LDC_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I4_O)        0.124     1.512 r  inst_FSM/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           2.524     4.036    segmentos_OBUF[3]
    L18                  OBUF (Prop_obuf_I_O)         3.537     7.573 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.573    segmentos[6]
    L18                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.304ns  (logic 4.238ns (58.032%)  route 3.065ns (41.968%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          LDCE                         0.000     0.000 r  inst_FSM/piso_actual_reg[1]_LDC/G
    SLICE_X0Y68          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  inst_FSM/piso_actual_reg[1]_LDC/Q
                         net (fo=7, routed)           0.609     1.168    inst_FSM/piso_actual_reg[1]_LDC_n_0
    SLICE_X0Y67          LUT3 (Prop_lut3_I1_O)        0.124     1.292 r  inst_FSM/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           2.456     3.748    ACTUAL_FSM_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.304 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.304    segmentos[1]
    R10                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            ACTUAL_FSM[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.163ns  (logic 4.463ns (62.307%)  route 2.700ns (37.693%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          LDCE                         0.000     0.000 r  inst_FSM/piso_actual_reg[0]_LDC/G
    SLICE_X0Y65          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  inst_FSM/piso_actual_reg[0]_LDC/Q
                         net (fo=10, routed)          0.781     1.340    inst_FSM/piso_actual_reg[0]_LDC_n_0
    SLICE_X1Y66          LUT3 (Prop_lut3_I1_O)        0.150     1.490 r  inst_FSM/ACTUAL_FSM_OBUF[0]_inst_i_1/O
                         net (fo=5, routed)           1.919     3.409    ACTUAL_FSM_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         3.754     7.163 r  ACTUAL_FSM_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.163    ACTUAL_FSM[0]
    V17                                                               r  ACTUAL_FSM[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.108ns  (logic 4.217ns (59.319%)  route 2.892ns (40.681%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          LDCE                         0.000     0.000 r  inst_FSM/piso_actual_reg[0]_LDC/G
    SLICE_X0Y65          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  inst_FSM/piso_actual_reg[0]_LDC/Q
                         net (fo=10, routed)          1.167     1.726    inst_FSM/piso_actual_reg[0]_LDC_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.850 r  inst_FSM/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.725     3.575    segmentos_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.108 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.108    segmentos[4]
    P15                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.978ns  (logic 4.244ns (60.815%)  route 2.734ns (39.185%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          LDCE                         0.000     0.000 r  inst_FSM/piso_actual_reg[1]_LDC/G
    SLICE_X0Y68          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  inst_FSM/piso_actual_reg[1]_LDC/Q
                         net (fo=7, routed)           0.829     1.388    inst_FSM/piso_actual_reg[1]_LDC_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I4_O)        0.124     1.512 r  inst_FSM/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           1.905     3.417    segmentos_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         3.561     6.978 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.978    segmentos[5]
    T11                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.725ns  (logic 4.260ns (63.349%)  route 2.465ns (36.651%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          LDCE                         0.000     0.000 r  inst_FSM/piso_actual_reg[1]_LDC/G
    SLICE_X0Y68          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  inst_FSM/piso_actual_reg[1]_LDC/Q
                         net (fo=7, routed)           0.337     0.896    inst_FSM/piso_actual_reg[1]_LDC_n_0
    SLICE_X0Y67          LUT3 (Prop_lut3_I1_O)        0.124     1.020 r  inst_FSM/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.127     3.148    segmentos_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     6.725 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.725    segmentos[0]
    T10                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_FSM/piso_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_FSM/piso_actual_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.207ns (38.120%)  route 0.336ns (61.880%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          LDCE                         0.000     0.000 r  inst_FSM/piso_reg[0]/G
    SLICE_X1Y66          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_FSM/piso_reg[0]/Q
                         net (fo=7, routed)           0.136     0.294    inst_FSM/piso_reg_n_0_[0]
    SLICE_X0Y66          LUT2 (Prop_lut2_I1_O)        0.049     0.343 f  inst_FSM/piso_actual_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.200     0.543    inst_FSM/piso_actual_reg[0]_LDC_i_2_n_0
    SLICE_X0Y65          LDCE                                         f  inst_FSM/piso_actual_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            inst_FSM/piso_actual_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.681ns  (logic 0.203ns (29.814%)  route 0.478ns (70.186%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          LDCE                         0.000     0.000 r  inst_FSM/piso_reg[1]/G
    SLICE_X1Y66          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_FSM/piso_reg[1]/Q
                         net (fo=7, routed)           0.345     0.503    inst_FSM/piso_reg_n_0_[1]
    SLICE_X1Y68          LUT2 (Prop_lut2_I1_O)        0.045     0.548 f  inst_FSM/piso_actual_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.133     0.681    inst_FSM/piso_actual_reg[1]_LDC_i_2_n_0
    SLICE_X0Y68          LDCE                                         f  inst_FSM/piso_actual_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 botones_IN[3]
                            (input port)
  Destination:            inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.131ns  (logic 0.280ns (24.790%)  route 0.851ns (75.210%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  botones_IN[3] (IN)
                         net (fo=0)                   0.000     0.000    botones_IN[3]
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  botones_IN_IBUF[3]_inst/O
                         net (fo=7, routed)           0.733     0.969    inst_SelectorPiso/BotoneraAnti/Antirrebote3/botones_IN_IBUF[0]
    SLICE_X4Y66          LUT2 (Prop_lut2_I0_O)        0.045     1.014 f  inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_LDC_i_2__2/O
                         net (fo=2, routed)           0.117     1.131    inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_LDC_i_2__2_n_0
    SLICE_X7Y66          LDCE                                         f  inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 botones_IN[0]
                            (input port)
  Destination:            inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.342ns  (logic 0.288ns (21.489%)  route 1.054ns (78.511%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  botones_IN[0] (IN)
                         net (fo=0)                   0.000     0.000    botones_IN[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  botones_IN_IBUF[0]_inst/O
                         net (fo=7, routed)           0.867     1.111    inst_SelectorPiso/BotoneraAnti/Antirrebote0/botones_IN_IBUF[0]
    SLICE_X4Y66          LUT2 (Prop_lut2_I0_O)        0.044     1.155 f  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC_i_2/O
                         net (fo=2, routed)           0.187     1.342    inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC_i_2_n_0
    SLICE_X5Y65          LDCE                                         f  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 botones_IN[1]
                            (input port)
  Destination:            inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_OUT_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.395ns  (logic 0.299ns (21.399%)  route 1.097ns (78.601%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  botones_IN[1] (IN)
                         net (fo=0)                   0.000     0.000    botones_IN[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  botones_IN_IBUF[1]_inst/O
                         net (fo=7, routed)           0.914     1.168    inst_SelectorPiso/BotoneraAnti/Antirrebote1/botones_IN_IBUF[0]
    SLICE_X3Y67          LUT2 (Prop_lut2_I0_O)        0.045     1.213 f  inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_OUT_reg_LDC_i_2__0/O
                         net (fo=2, routed)           0.182     1.395    inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_OUT_reg_LDC_i_2__0_n_0
    SLICE_X3Y67          LDCE                                         f  inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_OUT_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 botones_IN[2]
                            (input port)
  Destination:            inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_OUT_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.537ns  (logic 0.301ns (19.558%)  route 1.237ns (80.442%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  botones_IN[2] (IN)
                         net (fo=0)                   0.000     0.000    botones_IN[2]
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  botones_IN_IBUF[2]_inst/O
                         net (fo=7, routed)           0.840     1.095    inst_SelectorPiso/BotoneraAnti/Antirrebote2/botones_IN_IBUF[0]
    SLICE_X0Y65          LUT2 (Prop_lut2_I0_O)        0.045     1.140 f  inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_OUT_reg_LDC_i_2__1/O
                         net (fo=2, routed)           0.397     1.537    inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_OUT_reg_LDC_i_2__1_n_0
    SLICE_X0Y64          LDCE                                         f  inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_OUT_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.090ns  (logic 1.437ns (68.776%)  route 0.653ns (31.224%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          LDCE                         0.000     0.000 r  inst_FSM/piso_actual_reg[1]_LDC/G
    SLICE_X0Y68          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_FSM/piso_actual_reg[1]_LDC/Q
                         net (fo=7, routed)           0.288     0.446    inst_FSM/piso_actual_reg[1]_LDC_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I4_O)        0.045     0.491 r  inst_FSM/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.365     0.856    segmentos_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.090 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.090    segmentos[4]
    P15                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            ACTUAL_FSM[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.099ns  (logic 1.459ns (69.484%)  route 0.641ns (30.516%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          LDCE                         0.000     0.000 r  inst_FSM/piso_actual_reg[1]_LDC/G
    SLICE_X0Y68          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_FSM/piso_actual_reg[1]_LDC/Q
                         net (fo=7, routed)           0.227     0.385    inst_FSM/piso_actual_reg[1]_LDC_n_0
    SLICE_X0Y67          LUT3 (Prop_lut3_I1_O)        0.045     0.430 r  inst_FSM/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           0.414     0.844    ACTUAL_FSM_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.099 r  ACTUAL_FSM_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.099    ACTUAL_FSM[1]
    U17                                                               r  ACTUAL_FSM[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 1.480ns (68.410%)  route 0.684ns (31.590%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          LDCE                         0.000     0.000 r  inst_FSM/piso_actual_reg[1]_LDC/G
    SLICE_X0Y68          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_FSM/piso_actual_reg[1]_LDC/Q
                         net (fo=7, routed)           0.149     0.307    inst_FSM/piso_actual_reg[1]_LDC_n_0
    SLICE_X0Y67          LUT3 (Prop_lut3_I1_O)        0.045     0.352 r  inst_FSM/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.534     0.887    segmentos_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     2.164 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.164    segmentos[0]
    T10                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 1.464ns (66.316%)  route 0.744ns (33.684%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          LDCE                         0.000     0.000 r  inst_FSM/piso_actual_reg[0]_LDC/G
    SLICE_X0Y65          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_FSM/piso_actual_reg[0]_LDC/Q
                         net (fo=10, routed)          0.293     0.451    inst_FSM/piso_actual_reg[0]_LDC_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.045     0.496 r  inst_FSM/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           0.451     0.947    segmentos_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         1.261     2.208 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.208    segmentos[5]
    T11                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_motor[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.481ns  (logic 4.454ns (46.982%)  route 5.027ns (53.018%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.718     5.321    inst_FSM/CLK_IBUF_BUFG
    SLICE_X1Y65          FDPE                                         r  inst_FSM/piso_actual_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDPE (Prop_fdpe_C_Q)         0.456     5.777 f  inst_FSM/piso_actual_reg[0]_P/Q
                         net (fo=10, routed)          0.998     6.775    inst_FSM/piso_actual_reg[0]_P_n_0
    SLICE_X1Y66          LUT3 (Prop_lut3_I0_O)        0.152     6.927 f  inst_FSM/ACTUAL_FSM_OBUF[0]_inst_i_1/O
                         net (fo=5, routed)           0.730     7.657    inst_FSM/ACTUAL_FSM_OBUF[0]
    SLICE_X0Y66          LUT6 (Prop_lut6_I4_O)        0.326     7.983 r  inst_FSM/led_motor_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.299    11.281    led_motor_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    14.802 r  led_motor_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.802    led_motor[0]
    H17                                                               r  led_motor[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/FSM_sequential_estoy_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_motor[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.222ns  (logic 4.564ns (49.492%)  route 4.658ns (50.508%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.717     5.320    inst_FSM/CLK_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  inst_FSM/FSM_sequential_estoy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDCE (Prop_fdce_C_Q)         0.518     5.838 r  inst_FSM/FSM_sequential_estoy_reg[2]/Q
                         net (fo=10, routed)          0.925     6.763    inst_FSM/estoy[2]
    SLICE_X2Y66          LUT2 (Prop_lut2_I0_O)        0.156     6.919 r  inst_FSM/led_motor_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.830     7.749    inst_FSM/led_motor_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I1_O)        0.355     8.104 r  inst_FSM/led_motor_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.903    11.007    led_motor_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    14.542 r  led_motor_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.542    led_motor[1]
    K15                                                               r  led_motor[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.463ns  (logic 4.130ns (48.805%)  route 4.332ns (51.195%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.718     5.321    inst_FSM/CLK_IBUF_BUFG
    SLICE_X1Y65          FDPE                                         r  inst_FSM/piso_actual_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDPE (Prop_fdpe_C_Q)         0.456     5.777 r  inst_FSM/piso_actual_reg[0]_P/Q
                         net (fo=10, routed)          1.006     6.782    inst_FSM/piso_actual_reg[0]_P_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.124     6.906 r  inst_FSM/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           3.327    10.233    segmentos_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.783 r  segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.783    segmentos[3]
    K13                                                               r  segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.836ns  (logic 4.073ns (51.976%)  route 3.763ns (48.024%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.718     5.321    inst_FSM/CLK_IBUF_BUFG
    SLICE_X1Y65          FDPE                                         r  inst_FSM/piso_actual_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDPE (Prop_fdpe_C_Q)         0.456     5.777 r  inst_FSM/piso_actual_reg[0]_P/Q
                         net (fo=10, routed)          1.178     6.955    inst_FSM/piso_actual_reg[0]_P_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.124     7.079 r  inst_FSM/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.585     9.664    segmentos_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.157 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.157    segmentos[2]
    K16                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.647ns  (logic 4.117ns (53.843%)  route 3.530ns (46.157%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.718     5.321    inst_FSM/CLK_IBUF_BUFG
    SLICE_X1Y65          FDPE                                         r  inst_FSM/piso_actual_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDPE (Prop_fdpe_C_Q)         0.456     5.777 r  inst_FSM/piso_actual_reg[0]_P/Q
                         net (fo=10, routed)          1.006     6.782    inst_FSM/piso_actual_reg[0]_P_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.124     6.906 r  inst_FSM/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           2.524     9.430    segmentos_OBUF[3]
    L18                  OBUF (Prop_obuf_I_O)         3.537    12.968 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.968    segmentos[6]
    L18                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/FSM_sequential_estoy_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_puerta
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.618ns  (logic 4.429ns (58.130%)  route 3.190ns (41.870%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.717     5.320    inst_FSM/CLK_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  inst_FSM/FSM_sequential_estoy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDCE (Prop_fdce_C_Q)         0.518     5.838 f  inst_FSM/FSM_sequential_estoy_reg[2]/Q
                         net (fo=10, routed)          0.906     6.744    inst_FSM/estoy[2]
    SLICE_X2Y66          LUT3 (Prop_lut3_I0_O)        0.153     6.897 r  inst_FSM/led_puerta_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.284     9.180    led_puerta_OBUF
    N14                  OBUF (Prop_obuf_I_O)         3.758    12.938 r  led_puerta_OBUF_inst/O
                         net (fo=0)                   0.000    12.938    led_puerta
    N14                                                               r  led_puerta (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACTUAL_FSM[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.279ns  (logic 4.362ns (59.922%)  route 2.917ns (40.078%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.718     5.321    inst_FSM/CLK_IBUF_BUFG
    SLICE_X1Y65          FDPE                                         r  inst_FSM/piso_actual_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDPE (Prop_fdpe_C_Q)         0.456     5.777 r  inst_FSM/piso_actual_reg[0]_P/Q
                         net (fo=10, routed)          0.998     6.775    inst_FSM/piso_actual_reg[0]_P_n_0
    SLICE_X1Y66          LUT3 (Prop_lut3_I0_O)        0.152     6.927 r  inst_FSM/ACTUAL_FSM_OBUF[0]_inst_i_1/O
                         net (fo=5, routed)           1.919     8.846    ACTUAL_FSM_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         3.754    12.600 r  ACTUAL_FSM_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.600    ACTUAL_FSM[0]
    V17                                                               r  ACTUAL_FSM[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.159ns  (logic 4.157ns (58.067%)  route 3.002ns (41.933%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.714     5.317    inst_FSM/CLK_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  inst_FSM/piso_actual_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.456     5.773 f  inst_FSM/piso_actual_reg[1]_C/Q
                         net (fo=8, routed)           0.875     6.647    inst_FSM/piso_actual_reg[1]_C_n_0
    SLICE_X0Y67          LUT3 (Prop_lut3_I0_O)        0.124     6.771 r  inst_FSM/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.127     8.899    segmentos_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.476 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.476    segmentos[0]
    T10                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.106ns  (logic 4.135ns (58.199%)  route 2.970ns (41.801%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.716     5.319    inst_FSM/CLK_IBUF_BUFG
    SLICE_X0Y67          FDPE                                         r  inst_FSM/piso_actual_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDPE (Prop_fdpe_C_Q)         0.456     5.775 r  inst_FSM/piso_actual_reg[1]_P/Q
                         net (fo=7, routed)           0.514     6.289    inst_FSM/piso_actual_reg[1]_P_n_0
    SLICE_X0Y67          LUT3 (Prop_lut3_I0_O)        0.124     6.413 r  inst_FSM/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           2.456     8.869    ACTUAL_FSM_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.424 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.424    segmentos[1]
    R10                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.052ns  (logic 4.141ns (58.720%)  route 2.911ns (41.280%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.718     5.321    inst_FSM/CLK_IBUF_BUFG
    SLICE_X1Y65          FDPE                                         r  inst_FSM/piso_actual_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDPE (Prop_fdpe_C_Q)         0.456     5.777 r  inst_FSM/piso_actual_reg[0]_P/Q
                         net (fo=10, routed)          1.006     6.782    inst_FSM/piso_actual_reg[0]_P_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.124     6.906 r  inst_FSM/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           1.905     8.812    segmentos_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         3.561    12.372 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.372    segmentos[5]
    T11                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_SelectorPiso/piso_seleccionado_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FSM/piso_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.001%)  route 0.130ns (47.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    inst_SelectorPiso/CLK_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  inst_SelectorPiso/piso_seleccionado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  inst_SelectorPiso/piso_seleccionado_reg[0]/Q
                         net (fo=4, routed)           0.130     1.788    inst_FSM/piso_seleccionado_signal[0]
    SLICE_X1Y66          LDCE                                         r  inst_FSM/piso_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_SelectorPiso/piso_seleccionado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_FSM/piso_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.141ns (42.189%)  route 0.193ns (57.811%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    inst_SelectorPiso/CLK_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  inst_SelectorPiso/piso_seleccionado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  inst_SelectorPiso/piso_seleccionado_reg[1]/Q
                         net (fo=4, routed)           0.193     1.852    inst_FSM/piso_seleccionado_signal[1]
    SLICE_X1Y66          LDCE                                         r  inst_FSM/piso_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.420ns (73.644%)  route 0.508ns (26.356%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.597     1.516    inst_FSM/CLK_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  inst_FSM/piso_actual_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  inst_FSM/piso_actual_reg[1]_C/Q
                         net (fo=8, routed)           0.143     1.801    inst_FSM/piso_actual_reg[1]_C_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I3_O)        0.045     1.846 r  inst_FSM/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.365     2.211    segmentos_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.445 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.445    segmentos[4]
    P15                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACTUAL_FSM[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 1.442ns (71.042%)  route 0.588ns (28.958%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    inst_FSM/CLK_IBUF_BUFG
    SLICE_X0Y67          FDPE                                         r  inst_FSM/piso_actual_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDPE (Prop_fdpe_C_Q)         0.141     1.658 r  inst_FSM/piso_actual_reg[1]_P/Q
                         net (fo=7, routed)           0.174     1.832    inst_FSM/piso_actual_reg[1]_P_n_0
    SLICE_X0Y67          LUT3 (Prop_lut3_I0_O)        0.045     1.877 r  inst_FSM/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           0.414     2.291    ACTUAL_FSM_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.547 r  ACTUAL_FSM_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.547    ACTUAL_FSM[1]
    U17                                                               r  ACTUAL_FSM[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACTUAL_FSM[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.097ns  (logic 1.503ns (71.707%)  route 0.593ns (28.293%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.599     1.518    inst_FSM/CLK_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  inst_FSM/piso_actual_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  inst_FSM/piso_actual_reg[0]_C/Q
                         net (fo=11, routed)          0.120     1.779    inst_FSM/piso_actual_reg[0]_C_n_0
    SLICE_X1Y66          LUT3 (Prop_lut3_I2_O)        0.048     1.827 r  inst_FSM/ACTUAL_FSM_OBUF[0]_inst_i_1/O
                         net (fo=5, routed)           0.473     2.301    ACTUAL_FSM_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         1.314     3.615 r  ACTUAL_FSM_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.615    ACTUAL_FSM[0]
    V17                                                               r  ACTUAL_FSM[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 1.447ns (68.410%)  route 0.668ns (31.590%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    inst_FSM/CLK_IBUF_BUFG
    SLICE_X0Y67          FDPE                                         r  inst_FSM/piso_actual_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDPE (Prop_fdpe_C_Q)         0.141     1.658 f  inst_FSM/piso_actual_reg[1]_P/Q
                         net (fo=7, routed)           0.217     1.875    inst_FSM/piso_actual_reg[1]_P_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.045     1.920 r  inst_FSM/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           0.451     2.372    segmentos_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.633 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.633    segmentos[5]
    T11                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.380ns (61.544%)  route 0.863ns (38.456%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.597     1.516    inst_FSM/CLK_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  inst_FSM/piso_actual_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  inst_FSM/piso_actual_reg[1]_C/Q
                         net (fo=8, routed)           0.142     1.800    inst_FSM/piso_actual_reg[1]_C_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I3_O)        0.045     1.845 r  inst_FSM/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.720     2.565    segmentos_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.759 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.759    segmentos[2]
    K16                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.463ns (63.476%)  route 0.842ns (36.524%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    inst_FSM/CLK_IBUF_BUFG
    SLICE_X0Y67          FDPE                                         r  inst_FSM/piso_actual_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDPE (Prop_fdpe_C_Q)         0.141     1.658 f  inst_FSM/piso_actual_reg[1]_P/Q
                         net (fo=7, routed)           0.308     1.966    inst_FSM/piso_actual_reg[1]_P_n_0
    SLICE_X0Y67          LUT3 (Prop_lut3_I2_O)        0.045     2.011 r  inst_FSM/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.534     2.545    segmentos_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.823 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.823    segmentos[0]
    T10                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.320ns  (logic 1.442ns (62.150%)  route 0.878ns (37.850%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    inst_FSM/CLK_IBUF_BUFG
    SLICE_X0Y67          FDPE                                         r  inst_FSM/piso_actual_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDPE (Prop_fdpe_C_Q)         0.141     1.658 r  inst_FSM/piso_actual_reg[1]_P/Q
                         net (fo=7, routed)           0.174     1.832    inst_FSM/piso_actual_reg[1]_P_n_0
    SLICE_X0Y67          LUT3 (Prop_lut3_I0_O)        0.045     1.877 r  inst_FSM/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           0.704     2.582    ACTUAL_FSM_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.838 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.838    segmentos[1]
    R10                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.368ns  (logic 1.424ns (60.139%)  route 0.944ns (39.861%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.517    inst_FSM/CLK_IBUF_BUFG
    SLICE_X0Y67          FDPE                                         r  inst_FSM/piso_actual_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDPE (Prop_fdpe_C_Q)         0.141     1.658 f  inst_FSM/piso_actual_reg[1]_P/Q
                         net (fo=7, routed)           0.217     1.875    inst_FSM/piso_actual_reg[1]_P_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.045     1.920 r  inst_FSM/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           0.727     2.647    segmentos_OBUF[3]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.885 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.885    segmentos[6]
    L18                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_prev_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.247ns  (logic 1.631ns (26.107%)  route 4.616ns (73.893%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=25, routed)          4.144     5.651    inst_SelectorPiso/BotoneraAnti/Antirrebote1/RST_IBUF
    SLICE_X2Y68          LUT3 (Prop_lut3_I2_O)        0.124     5.775 r  inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_prev_i_1__0/O
                         net (fo=1, routed)           0.472     6.247    inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_prev0
    SLICE_X2Y69          FDRE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_prev_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.594     5.017    inst_SelectorPiso/BotoneraAnti/Antirrebote1/CLK_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_prev_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.052ns  (logic 1.626ns (26.869%)  route 4.426ns (73.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=25, routed)          3.283     4.790    inst_FSM/TEMPORIZADOR_INST/RST_IBUF
    SLICE_X1Y65          LUT1 (Prop_lut1_I0_O)        0.119     4.909 f  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[2]_i_2/O
                         net (fo=39, routed)          1.143     6.052    inst_FSM/TEMPORIZADOR_INST/RST
    SLICE_X2Y58          FDCE                                         f  inst_FSM/TEMPORIZADOR_INST/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.604     5.027    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.052ns  (logic 1.626ns (26.869%)  route 4.426ns (73.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=25, routed)          3.283     4.790    inst_FSM/TEMPORIZADOR_INST/RST_IBUF
    SLICE_X1Y65          LUT1 (Prop_lut1_I0_O)        0.119     4.909 f  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[2]_i_2/O
                         net (fo=39, routed)          1.143     6.052    inst_FSM/TEMPORIZADOR_INST/RST
    SLICE_X2Y58          FDCE                                         f  inst_FSM/TEMPORIZADOR_INST/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.604     5.027    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.052ns  (logic 1.626ns (26.869%)  route 4.426ns (73.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=25, routed)          3.283     4.790    inst_FSM/TEMPORIZADOR_INST/RST_IBUF
    SLICE_X1Y65          LUT1 (Prop_lut1_I0_O)        0.119     4.909 f  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[2]_i_2/O
                         net (fo=39, routed)          1.143     6.052    inst_FSM/TEMPORIZADOR_INST/RST
    SLICE_X2Y58          FDCE                                         f  inst_FSM/TEMPORIZADOR_INST/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.604     5.027    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.052ns  (logic 1.626ns (26.869%)  route 4.426ns (73.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=25, routed)          3.283     4.790    inst_FSM/TEMPORIZADOR_INST/RST_IBUF
    SLICE_X1Y65          LUT1 (Prop_lut1_I0_O)        0.119     4.909 f  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[2]_i_2/O
                         net (fo=39, routed)          1.143     6.052    inst_FSM/TEMPORIZADOR_INST/RST
    SLICE_X2Y58          FDCE                                         f  inst_FSM/TEMPORIZADOR_INST/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.604     5.027    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_prev_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.994ns  (logic 1.657ns (27.643%)  route 4.337ns (72.357%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=25, routed)          4.144     5.651    inst_SelectorPiso/BotoneraAnti/Antirrebote2/RST_IBUF
    SLICE_X2Y68          LUT3 (Prop_lut3_I2_O)        0.150     5.801 r  inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_prev_i_1__1/O
                         net (fo=1, routed)           0.193     5.994    inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_prev0
    SLICE_X2Y68          FDRE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_prev_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.595     5.018    inst_SelectorPiso/BotoneraAnti/Antirrebote2/CLK_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_prev_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.960ns  (logic 1.626ns (27.284%)  route 4.334ns (72.716%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=25, routed)          3.283     4.790    inst_FSM/TEMPORIZADOR_INST/RST_IBUF
    SLICE_X1Y65          LUT1 (Prop_lut1_I0_O)        0.119     4.909 f  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[2]_i_2/O
                         net (fo=39, routed)          1.051     5.960    inst_FSM/TEMPORIZADOR_INST/RST
    SLICE_X2Y59          FDCE                                         f  inst_FSM/TEMPORIZADOR_INST/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.603     5.026    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y59          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.960ns  (logic 1.626ns (27.284%)  route 4.334ns (72.716%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=25, routed)          3.283     4.790    inst_FSM/TEMPORIZADOR_INST/RST_IBUF
    SLICE_X1Y65          LUT1 (Prop_lut1_I0_O)        0.119     4.909 f  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[2]_i_2/O
                         net (fo=39, routed)          1.051     5.960    inst_FSM/TEMPORIZADOR_INST/RST
    SLICE_X2Y59          FDCE                                         f  inst_FSM/TEMPORIZADOR_INST/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.603     5.026    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y59          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.960ns  (logic 1.626ns (27.284%)  route 4.334ns (72.716%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=25, routed)          3.283     4.790    inst_FSM/TEMPORIZADOR_INST/RST_IBUF
    SLICE_X1Y65          LUT1 (Prop_lut1_I0_O)        0.119     4.909 f  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[2]_i_2/O
                         net (fo=39, routed)          1.051     5.960    inst_FSM/TEMPORIZADOR_INST/RST
    SLICE_X2Y59          FDCE                                         f  inst_FSM/TEMPORIZADOR_INST/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.603     5.026    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y59          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            inst_FSM/TEMPORIZADOR_INST/counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.960ns  (logic 1.626ns (27.284%)  route 4.334ns (72.716%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=25, routed)          3.283     4.790    inst_FSM/TEMPORIZADOR_INST/RST_IBUF
    SLICE_X1Y65          LUT1 (Prop_lut1_I0_O)        0.119     4.909 f  inst_FSM/TEMPORIZADOR_INST/FSM_sequential_estoy[2]_i_2/O
                         net (fo=39, routed)          1.051     5.960    inst_FSM/TEMPORIZADOR_INST/RST
    SLICE_X2Y59          FDCE                                         f  inst_FSM/TEMPORIZADOR_INST/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.603     5.026    inst_FSM/TEMPORIZADOR_INST/CLK_IBUF_BUFG
    SLICE_X2Y59          FDCE                                         r  inst_FSM/TEMPORIZADOR_INST/counter_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inst_FSM/piso_actual_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.203ns (65.068%)  route 0.109ns (34.932%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          LDCE                         0.000     0.000 r  inst_FSM/piso_actual_reg[0]_LDC/G
    SLICE_X0Y65          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_FSM/piso_actual_reg[0]_LDC/Q
                         net (fo=10, routed)          0.109     0.267    inst_FSM/piso_actual_reg[0]_LDC_n_0
    SLICE_X1Y65          LUT3 (Prop_lut3_I1_O)        0.045     0.312 r  inst_FSM/piso_actual[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.312    inst_FSM/piso_actual[0]_P_i_1_n_0
    SLICE_X1Y65          FDPE                                         r  inst_FSM/piso_actual_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.871     2.036    inst_FSM/CLK_IBUF_BUFG
    SLICE_X1Y65          FDPE                                         r  inst_FSM/piso_actual_reg[0]_P/C

Slack:                    inf
  Source:                 inst_FSM/piso_actual_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inst_FSM/piso_actual_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.203ns (47.830%)  route 0.221ns (52.170%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          LDCE                         0.000     0.000 r  inst_FSM/piso_actual_reg[0]_LDC/G
    SLICE_X0Y65          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_FSM/piso_actual_reg[0]_LDC/Q
                         net (fo=10, routed)          0.221     0.379    inst_FSM/piso_actual_reg[0]_LDC_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I4_O)        0.045     0.424 r  inst_FSM/piso_actual[1]_P_i_2/O
                         net (fo=1, routed)           0.000     0.424    inst_FSM/piso_actual[1]_P_i_2_n_0
    SLICE_X0Y67          FDPE                                         r  inst_FSM/piso_actual_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.869     2.034    inst_FSM/CLK_IBUF_BUFG
    SLICE_X0Y67          FDPE                                         r  inst_FSM/piso_actual_reg[1]_P/C

Slack:                    inf
  Source:                 inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_OUT_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            inst_SelectorPiso/piso_seleccionado_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.265ns (61.363%)  route 0.167ns (38.637%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          LDCE                         0.000     0.000 r  inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_OUT_reg_LDC/G
    SLICE_X3Y67          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_OUT_reg_LDC/Q
                         net (fo=3, routed)           0.167     0.387    inst_SelectorPiso/BotoneraAnti_n_1
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.045     0.432 r  inst_SelectorPiso/piso_seleccionado[0]_i_1/O
                         net (fo=1, routed)           0.000     0.432    inst_SelectorPiso/piso_seleccionado[0]_i_1_n_0
    SLICE_X1Y67          FDCE                                         r  inst_SelectorPiso/piso_seleccionado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.869     2.034    inst_SelectorPiso/CLK_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  inst_SelectorPiso/piso_seleccionado_reg[0]/C

Slack:                    inf
  Source:                 inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.270ns (50.770%)  route 0.262ns (49.230%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          LDCE                         0.000     0.000 r  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC/G
    SLICE_X5Y65          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC/Q
                         net (fo=2, routed)           0.110     0.335    inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC_i_2_0
    SLICE_X4Y65          LUT6 (Prop_lut6_I4_O)        0.045     0.380 r  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_C_i_1/O
                         net (fo=2, routed)           0.152     0.532    inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_C_i_1_n_0
    SLICE_X5Y64          FDPE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.869     2.034    inst_SelectorPiso/BotoneraAnti/Antirrebote0/CLK_IBUF_BUFG
    SLICE_X5Y64          FDPE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_P/C

Slack:                    inf
  Source:                 inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.270ns (50.217%)  route 0.268ns (49.783%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          LDCE                         0.000     0.000 r  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC/G
    SLICE_X5Y65          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC/Q
                         net (fo=2, routed)           0.110     0.335    inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC_i_2_0
    SLICE_X4Y65          LUT6 (Prop_lut6_I4_O)        0.045     0.380 r  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_C_i_1/O
                         net (fo=2, routed)           0.158     0.538    inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_C_i_1_n_0
    SLICE_X4Y64          FDCE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.869     2.034    inst_SelectorPiso/BotoneraAnti/Antirrebote0/CLK_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_C/C

Slack:                    inf
  Source:                 inst_FSM/piso_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            inst_FSM/piso_actual_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.203ns (37.046%)  route 0.345ns (62.954%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          LDCE                         0.000     0.000 r  inst_FSM/piso_reg[1]/G
    SLICE_X1Y66          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_FSM/piso_reg[1]/Q
                         net (fo=7, routed)           0.345     0.503    inst_FSM/piso_reg_n_0_[1]
    SLICE_X1Y68          LUT6 (Prop_lut6_I1_O)        0.045     0.548 r  inst_FSM/piso_actual[1]_C_i_1/O
                         net (fo=1, routed)           0.000     0.548    inst_FSM/piso_actual[1]_C_i_1_n_0
    SLICE_X1Y68          FDCE                                         r  inst_FSM/piso_actual_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.868     2.033    inst_FSM/CLK_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  inst_FSM/piso_actual_reg[1]_C/C

Slack:                    inf
  Source:                 inst_FSM/piso_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_FSM/piso_actual_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.207ns (37.608%)  route 0.343ns (62.392%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          LDCE                         0.000     0.000 r  inst_FSM/piso_reg[0]/G
    SLICE_X1Y66          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_FSM/piso_reg[0]/Q
                         net (fo=7, routed)           0.136     0.294    inst_FSM/piso_reg_n_0_[0]
    SLICE_X0Y66          LUT2 (Prop_lut2_I1_O)        0.049     0.343 f  inst_FSM/piso_actual_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.208     0.550    inst_FSM/piso_actual_reg[0]_LDC_i_2_n_0
    SLICE_X0Y66          FDCE                                         f  inst_FSM/piso_actual_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.870     2.035    inst_FSM/CLK_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  inst_FSM/piso_actual_reg[0]_C/C

Slack:                    inf
  Source:                 inst_FSM/piso_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            inst_FSM/piso_actual_reg[1]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.203ns (36.296%)  route 0.356ns (63.704%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          LDCE                         0.000     0.000 r  inst_FSM/piso_reg[1]/G
    SLICE_X1Y66          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  inst_FSM/piso_reg[1]/Q
                         net (fo=7, routed)           0.194     0.352    inst_FSM/piso_reg_n_0_[1]
    SLICE_X0Y66          LUT2 (Prop_lut2_I0_O)        0.045     0.397 f  inst_FSM/piso_actual_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.162     0.559    inst_FSM/piso_actual_reg[1]_LDC_i_1_n_0
    SLICE_X0Y67          FDPE                                         f  inst_FSM/piso_actual_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.869     2.034    inst_FSM/CLK_IBUF_BUFG
    SLICE_X0Y67          FDPE                                         r  inst_FSM/piso_actual_reg[1]_P/C

Slack:                    inf
  Source:                 inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_OUT_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            inst_SelectorPiso/piso_seleccionado_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.265ns (46.367%)  route 0.307ns (53.633%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          LDCE                         0.000     0.000 r  inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_OUT_reg_LDC/G
    SLICE_X0Y64          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_OUT_reg_LDC/Q
                         net (fo=3, routed)           0.307     0.527    inst_SelectorPiso/BotoneraAnti_n_2
    SLICE_X1Y67          LUT6 (Prop_lut6_I2_O)        0.045     0.572 r  inst_SelectorPiso/piso_seleccionado[1]_i_1/O
                         net (fo=1, routed)           0.000     0.572    inst_SelectorPiso/piso_seleccionado[1]_i_1_n_0
    SLICE_X1Y67          FDCE                                         r  inst_SelectorPiso/piso_seleccionado_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.869     2.034    inst_SelectorPiso/CLK_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  inst_SelectorPiso/piso_seleccionado_reg[1]/C

Slack:                    inf
  Source:                 inst_FSM/piso_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_FSM/piso_actual_reg[0]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.203ns (34.859%)  route 0.379ns (65.141%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          LDCE                         0.000     0.000 r  inst_FSM/piso_reg[0]/G
    SLICE_X1Y66          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  inst_FSM/piso_reg[0]/Q
                         net (fo=7, routed)           0.249     0.407    inst_FSM/piso_reg_n_0_[0]
    SLICE_X1Y65          LUT2 (Prop_lut2_I0_O)        0.045     0.452 f  inst_FSM/piso_actual_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.130     0.582    inst_FSM/piso_actual_reg[0]_LDC_i_1_n_0
    SLICE_X1Y65          FDPE                                         f  inst_FSM/piso_actual_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.871     2.036    inst_FSM/CLK_IBUF_BUFG
    SLICE_X1Y65          FDPE                                         r  inst_FSM/piso_actual_reg[0]_P/C





