Checking out license 'RTL_Compiler_Physical'... (13 seconds elapsed)
License RTL_Compiler_Physical checkout failed
Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)
Reading GUI preferences file '/home/anhho7/.cadence/rc.gui'.

                       Cadence Encounter(R) RTL Compiler
               Version v10.10-s209_1 (64-bit), built Feb  3 2011


Copyright notice: Copyright 1997-2010 Cadence Design Systems, Inc. All rights 
reserved worldwide. 

Patent notices: Protected by U.S. Patents: 5892687; 6470486; 6772398; 6772399; 
6807651; 6832357; 7007247 


================================================================================
                  Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

       object  attribute
       ------  ---------
       design  dp_perform_rewriting_operations
       design  lp_optimize_dynamic_power_first
       design  multipass_mux_optimization
       design  name_mapping_record_name_changes
       design  name_mapping_version
       design  output_name_mapping_file
       design  timing_driven_muxopto
     instance  black_box
     instance  dft_inherited_dont_scan
      libcell  black_box
          net  logic0_driven
          net  logic1_driven
         root  degenerate_complex_seqs
         root  delayed_pragma_commands_interpreter
         root  dp_area_mode
         root  dp_perform_csa_operations
         root  dp_perform_rewriting_operations
         root  dp_perform_sharing_operations
         root  dp_perform_speculation_operations
         root  exact_match_seqs_async_controls
         root  hdl_array_generator
         root  hdl_flatten_array
         root  hdl_old_reg_naming
         root  hdl_record_generator
         root  hdl_reg_naming_style_scalar
         root  hdl_reg_naming_style_vector
         root  hdl_trim_target_index
         root  hdl_vector_naming_style
         root  lbr_async_clr_pre_seqs_interchangable
         root  ple_parameter_source_priority
         root  pqos_virtual_buffer
         root  retime_preserve_state_points
         root  wlec_env_var
         root  wlec_flat_r2n
         root  wlec_no_exit
         root  wlec_old_lp_ec_flow
         root  wlec_save_ssion
         root  wlec_sim_lib
         root  wlec_sim_plus_lib
         root  wlec_skip_iso_check_hier_compare
         root  wlec_skip_lvl_check_hier_compare
         root  wlec_verbose
    subdesign  allow_csa_subdesign
    subdesign  allow_sharing_subdesign
    subdesign  allow_speculation_subdesign
    subdesign  dp_perform_rewriting_operations
    subdesign  multipass_mux_optimization
    subdesign  timing_driven_muxopto

Send us feedback at rc_feedback@cadence.com.
================================================================================

rc:/>   Setting attribute of root '/': 'lib_search_path' = ../libdir
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'.
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'.
  Setting attribute of root '/': 'library' = tcbn65gpluswc.lib
Sourcing './scripts/read_rtl.tcl' (Fri Oct 17 16:23:59 -0500 2014)...
	else if (iRST_N ==1)
	                |
Warning : Ignoring redundant edge check. [VLOGPT-417]
        : Edge signal 'iRST_N' in file '../rtl/ALT_MULTADD.v' on line 24, column 18.
  Library has 432 usable logic and 280 usable sequential lib-cells.
  Elaborating top-level block 'ALT_MULTADD_pipe' from file '../rtl/ALT_MULTADD.v'.
  Done elaborating 'ALT_MULTADD_pipe'.
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
Statistics for commands executed by read_sdc:
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "get_ports"               - successful      5 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful      4 , failed      0 (runtime  0.00)
Total runtime 0
  Library has 428 usable logic and 280 usable sequential lib-cells.
Info    : Deleting instances not driving any primary outputs. [GLO-32]
        : Deleting 5 hierarchical instances.
        : Optimizations like for example constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted instances, set the 'information_level' attribute to 2 or above.
        Trying carrysave optimization (configuration 1 of 1) on module 'ALT_MULTADD_pipe_csa_cluster'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There are 3 CSA groups in module 'ALT_MULTADD_pipe_csa_cluster'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'ALT_MULTADD_pipe_csa_cluster'...
        Trying carrysave optimization (configuration 1 of 1) on module 'ALT_MULTADD_pipe_csa_cluster'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There are 3 CSA groups in module 'ALT_MULTADD_pipe_csa_cluster'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'ALT_MULTADD_pipe_csa_cluster'...
Mapping ALT_MULTADD_pipe to gates.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        36		 42%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             49		 58%
  Excluded from clock-gating            0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        85		100%
Total CG Modules                        1
 
Global mapping target info
==========================
Cost Group 'iCLK' target slack:  -602 ps
Target path end-point (Pin: AB01M_reg[16]/d)

Warning : Internal Tcl control variable has been changed. [TUI-668]
        : Variable 'tmd_adder_pnode_level', value: '16' (default: '40')
        : Some Tcl variables are used internally to enable features that are not officially supported.
 
Global mapping status
=====================
                         Group  
                         Total  
                 Total   Worst  
Operation         Area   Slacks Worst Path
-------------------------------------------------------------------------------
 global_map       7641    -817  A0_reg[3]/CP --> AB01M_reg[16]/D
 
Global incremental target info
==============================
Cost Group 'iCLK' target slack:  -816 ps
Target path end-point (Pin: AB01M_reg[16]/D (DFQD1/D))

 
Global incremental optimization status
======================================
                         Group  
                         Total  
                 Total   Worst  
Operation         Area   Slacks Worst Path
-------------------------------------------------------------------------------
 global_inc       5781    -815  B1_reg[3]/CP --> AB01M_reg[16]/D
Info    : 'Conformal LEC9.1-s400' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC9.1-s400' or later builds is recommended to get better verification results.
Generating a dofile for design 'ALT_MULTADD_pipe' in file 'fv/ALT_MULTADD_pipe/rtl_to_g1.do' ...
  Inserting clock-gating logic in netlist from '/designs/ALT_MULTADD_pipe'
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        36		 42%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             49		 58%
  Excluded from clock-gating            0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        85		100%
Total CG Modules                        1
  Decloning clock-gating logic from /
Clock-gating declone status
===========================
Total number of clock-gating instances before: 1
Total number of clock-gating instances after : 1
 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt        5781    -815         0        0
            Path: B1_reg[3]/CP --> AB01M_reg[16]/D
 
Incremental optimization status (pre-loop)
==========================================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 simp_cc_in       5728    -812         0        0
            Path: B0_reg[4]/CP --> AB01M_reg[16]/D
 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay       5728    -812         0        0
            Path: B0_reg[4]/CP --> AB01M_reg[16]/D
 incr_delay       6293    -746         0        0
            Path: B1_reg[4]/CP --> AB01M_reg[15]/D
 incr_delay       6328    -735         0        0
            Path: A1_reg[2]/CP --> AB01M_reg[16]/D
 incr_delay       6412    -726         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 incr_delay       6466    -722         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 incr_delay       6507    -719         0        0
            Path: B1_reg[7]/CP --> AB01M_reg[16]/D
 incr_delay       6525    -717         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 incr_delay       6549    -715         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 incr_delay       6562    -714         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 incr_delay       6613    -713         0        0
            Path: A1_reg[4]/CP --> AB01M_reg[16]/D
 incr_delay       6682    -708         0        0
            Path: A0_reg[3]/CP --> AB01M_reg[15]/D
 incr_delay       6706    -706         0        0
            Path: B1_reg[3]/CP --> AB01M_reg[15]/D
 incr_delay       6706    -706         0        0
            Path: A1_reg[2]/CP --> AB01M_reg[16]/D
 incr_delay       6712    -706         0        0
            Path: A0_reg[2]/CP --> AB01M_reg[16]/D
 incr_delay       6718    -704         0        0
            Path: A1_reg[3]/CP --> AB01M_reg[15]/D
 incr_delay       6805    -697         0        0
            Path: A1_reg[3]/CP --> AB01M_reg[15]/D
 incr_delay       6816    -696         0        0
            Path: B0_reg[2]/CP --> AB01M_reg[16]/D
 incr_delay       6855    -681         0        0
            Path: A1_reg[6]/CP --> AB01M_reg[15]/D
 incr_delay       6861    -680         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[15]/D
 incr_delay       6879    -676         0        0
            Path: A1_reg[2]/CP --> AB01M_reg[16]/D
 incr_delay       6942    -666         0        0
            Path: A1_reg[7]/CP --> AB01M_reg[16]/D
 incr_delay       6948    -665         0        0
            Path: A1_reg[7]/CP --> AB01M_reg[16]/D
 incr_delay       6974    -662         0        0
            Path: A1_reg[7]/CP --> AB01M_reg[16]/D
 incr_delay       7004    -659         0        0
            Path: A1_reg[0]/CP --> AB01M_reg[16]/D
 incr_delay       7004    -659         0        0
            Path: A1_reg[3]/CP --> AB01M_reg[16]/D
 incr_delay       7014    -658         0        0
            Path: B1_reg[1]/CP --> AB01M_reg[16]/D
 incr_delay       7013    -658         0        0
            Path: B1_reg[1]/CP --> AB01M_reg[16]/D
 incr_delay       7014    -658         0        0
            Path: A1_reg[6]/CP --> AB01M_reg[16]/D
 incr_delay       7015    -658         0        0
            Path: A1_reg[3]/CP --> AB01M_reg[16]/D
 incr_delay       7012    -658         0        0
            Path: A1_reg[3]/CP --> AB01M_reg[16]/D
 incr_delay       7025    -657         0        0
            Path: B0_reg[2]/CP --> AB01M_reg[16]/D
 incr_delay       7043    -655         0        0
            Path: B1_reg[1]/CP --> AB01M_reg[16]/D
 incr_delay       7049    -655         0        0
            Path: B1_reg[1]/CP --> AB01M_reg[16]/D
 incr_delay       7050    -655         0        0
            Path: B1_reg[1]/CP --> AB01M_reg[16]/D
 incr_delay       7050    -654         0        0
            Path: B1_reg[1]/CP --> AB01M_reg[16]/D
 incr_delay       7057    -654         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 incr_delay       7059    -654         0        0
            Path: A0_reg[6]/CP --> AB01M_reg[16]/D
 incr_delay       7060    -654         0        0
            Path: B1_reg[1]/CP --> AB01M_reg[16]/D
 incr_delay       7063    -653         0        0
            Path: B1_reg[1]/CP --> AB01M_reg[16]/D
 incr_delay       7094    -651         0        0
            Path: B0_reg[4]/CP --> AB01M_reg[16]/D
 incr_delay       7104    -650         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 incr_delay       7115    -649         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 incr_delay       7106    -648         0        0
            Path: B1_reg[4]/CP --> AB01M_reg[16]/D
 incr_delay       7106    -648         0        0
            Path: B1_reg[4]/CP --> AB01M_reg[16]/D
 incr_delay       7118    -646         0        0
            Path: A1_reg[3]/CP --> AB01M_reg[16]/D
 incr_delay       7132    -645         0        0
            Path: A1_reg[3]/CP --> AB01M_reg[16]/D
 incr_delay       7139    -645         0        0
            Path: B1_reg[1]/CP --> AB01M_reg[16]/D
 incr_delay       7146    -645         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 incr_delay       7151    -644         0        0
            Path: A1_reg[3]/CP --> AB01M_reg[16]/D
 incr_delay       7151    -644         0        0
            Path: A1_reg[3]/CP --> AB01M_reg[16]/D
 incr_delay       7156    -644         0        0
            Path: B1_reg[1]/CP --> AB01M_reg[16]/D
 incr_delay       7157    -644         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 incr_delay       7161    -644         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 init_drc         7161    -644         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 init_area        7161    -644         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 undup            7158    -644         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 rem_buf          7104    -644         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 rem_inv          7001    -644         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 merge_bi         6927    -644         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 rem_inv_qb       6917    -644         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 seq_res_ar       6916    -644         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 seq_res_ar       6916    -643         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 io_phase         6855    -643         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 gate_comp        6765    -643         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 gcomp_mog        6765    -643         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 glob_area        6699    -643         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 area_down        6664    -643         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 rem_buf          6663    -643         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 rem_inv          6657    -643         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 merge_bi         6651    -643         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 rem_inv_qb       6648    -643         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay       6648    -643         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 incr_delay       6647    -643         0        0
            Path: A0_reg[3]/CP --> AB01M_reg[16]/D
 incr_delay       6659    -643         0        0
            Path: B1_reg[3]/CP --> AB01M_reg[16]/D
 incr_delay       6659    -643         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 incr_delay       6658    -643         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 incr_delay       6696    -641         0        0
            Path: A1_reg[2]/CP --> AB01M_reg[16]/D
 incr_delay       6696    -641         0        0
            Path: A1_reg[2]/CP --> AB01M_reg[16]/D
 incr_delay       6703    -640         0        0
            Path: A1_reg[3]/CP --> AB01M_reg[16]/D
 incr_delay       6708    -640         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 incr_delay       6708    -639         0        0
            Path: B0_reg[2]/CP --> AB01M_reg[16]/D
 incr_delay       6710    -639         0        0
            Path: A1_reg[5]/CP --> AB01M_reg[16]/D
 incr_delay       6711    -639         0        0
            Path: B0_reg[2]/CP --> AB01M_reg[16]/D
 incr_delay       6723    -638         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 incr_delay       6736    -637         0        0
            Path: B0_reg[4]/CP --> AB01M_reg[16]/D
 incr_delay       6740    -637         0        0
            Path: B0_reg[3]/CP --> AB01M_reg[16]/D
 incr_delay       6741    -637         0        0
            Path: B1_reg[2]/CP --> AB01M_reg[16]/D
 incr_delay       6744    -637         0        0
            Path: B1_reg[1]/CP --> AB01M_reg[16]/D
 incr_delay       6745    -637         0        0
            Path: B1_reg[1]/CP --> AB01M_reg[16]/D
 init_drc         6745    -637         0        0
            Path: B1_reg[1]/CP --> AB01M_reg[16]/D
 init_area        6745    -637         0        0
            Path: B1_reg[1]/CP --> AB01M_reg[16]/D
 undup            6742    -637         0        0
            Path: B1_reg[1]/CP --> AB01M_reg[16]/D
 rem_buf          6726    -637         0        0
            Path: A0_reg[6]/CP --> AB01M_reg[16]/D
 rem_inv          6716    -637         0        0
            Path: A0_reg[6]/CP --> AB01M_reg[16]/D
 merge_bi         6703    -637         0        0
            Path: A0_reg[6]/CP --> AB01M_reg[16]/D
 rem_inv_qb       6702    -637         0        0
            Path: B0_reg[2]/CP --> AB01M_reg[16]/D
 io_phase         6695    -637         0        0
            Path: B0_reg[2]/CP --> AB01M_reg[16]/D
 gate_comp        6667    -637         0        0
            Path: B0_reg[2]/CP --> AB01M_reg[16]/D
 glob_area        6641    -637         0        0
            Path: B1_reg[6]/CP --> AB01M_reg[16]/D
 area_down        6619    -637         0        0
            Path: B0_reg[2]/CP --> AB01M_reg[16]/D
 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay       6619    -637         0        0
            Path: B0_reg[2]/CP --> AB01M_reg[16]/D
 incr_delay       6626    -636         0        0
            Path: B1_reg[1]/CP --> AB01M_reg[16]/D
 incr_delay       6630    -636         0        0
            Path: B1_reg[1]/CP --> AB01M_reg[16]/D
 incr_delay       6631    -636         0        0
            Path: B1_reg[1]/CP --> AB01M_reg[16]/D
 init_drc         6631    -636         0        0
            Path: B1_reg[1]/CP --> AB01M_reg[16]/D

  Done mapping ALT_MULTADD_pipe
Warning : Instance count threshold exceeded.  Switching to manual update mode. [GUI-12]
        : Current instance count: '2893', threshold: '2000'
        : To change the threshold set the 'gui_sv_threshold' root attribute.
  Setting attribute of root '/': 'gui_sv_update' = manual
  Synthesis succeeded.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD_pipe'.
        : Use 'report timing -lint' for more information.
  Setting attribute of root '/': 'lib_search_path' = ../libdir
Freeing libraries in memory (tcbn65gpluswc.lib)

Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'.
  Setting attribute of root '/': 'library' = tcbn65gpluswc.lib
Sourcing './scripts/read_rtl.tcl' (Fri Oct 17 16:33:02 -0500 2014)...
	else if (iRST_N ==1)
	                |
Warning : Ignoring redundant edge check. [VLOGPT-417]
        : Edge signal 'iRST_N' in file '../rtl/ALT_MULTADD.v' on line 24, column 18.
  Library has 432 usable logic and 280 usable sequential lib-cells.
  Elaborating top-level block 'ALT_MULTADD_pipe' from file '../rtl/ALT_MULTADD.v'.
  Done elaborating 'ALT_MULTADD_pipe'.
Warning : Failed to generate G0 netlist because there are multiple top designs. [OVF-301]
        : Can not create one G0 netlist with multiple top designs.
        : G0 netlist can only be generated if there is exactly one top design.
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [::dc::get_ports]
        : There is no unique design here.
        : Specify a design by using the cd command to change to that design's directory or specify the design as an argument for the command.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin' named 'Failed' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.

Usage: create_clock  [-add] [-name <string>] [-domain <string>] -period <float>
           [-waveform <float>+] [-apply_inverted <port|pin>+] [<port|pin>+]

    [-add]:
        should the sources add or overwrite 
    [-name <string>]:
        name of the clock 
    [-domain <string>]:
        name of the clock domain for the clock 
    -period <float>:
        clock period 
    [-waveform <float>+]:
        waveform string 
    [-apply_inverted <port|pin>+]:
        sources of the clock that are inverted 
    [<port|pin>+]:
        sources that are not inverted 
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '3' of the SDC file './scripts/design.sdc': create_clock -period 0.8 -waveform {0 0.4 } [get_ports {iCLK}].
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [::dc::get_ports]
        : There is no unique design here.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin|port_bus' named 'Failed' could not be found.

Usage: set_input_delay  [-clock <clock>] [-clock_rise] [-clock_fall]
           [-level_sensitive] [-network_latency_included]
           [-source_latency_included] [-max] [-min] [-rise] [-fall] [-add_delay]
           [-name <string>] <float> <port|pin|port_bus>+

    [-clock <clock>]:
        the clock waveform 
    [-clock_rise]:
        rise clock edge 
    [-clock_fall]:
        fall clock edge 
    [-level_sensitive]:
        clocked obj is a latch 
    [-network_latency_included]:
        value includes clock latency 
    [-source_latency_included]:
        value includes clock latency 
    [-max]:
        maximum delays 
    [-min]:
        minimum delays 
    [-rise]:
        rise delays 
    [-fall]:
        fall delays 
    [-add_delay]:
        don't remove existing delays 
    [-name <string>]:
        a name for the external delay object 
    <float>:
        delay value 
    <port|pin|port_bus>+:
        ports to receive the external delay 
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '4' of the SDC file './scripts/design.sdc': set_input_delay 0.001 -max -clock 'iCLK' [get_ports {iA0}].
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [::dc::get_ports]
        : There is no unique design here.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin|port_bus' named 'Failed' could not be found.

Usage: set_input_delay  [-clock <clock>] [-clock_rise] [-clock_fall]
           [-level_sensitive] [-network_latency_included]
           [-source_latency_included] [-max] [-min] [-rise] [-fall] [-add_delay]
           [-name <string>] <float> <port|pin|port_bus>+

    [-clock <clock>]:
        the clock waveform 
    [-clock_rise]:
        rise clock edge 
    [-clock_fall]:
        fall clock edge 
    [-level_sensitive]:
        clocked obj is a latch 
    [-network_latency_included]:
        value includes clock latency 
    [-source_latency_included]:
        value includes clock latency 
    [-max]:
        maximum delays 
    [-min]:
        minimum delays 
    [-rise]:
        rise delays 
    [-fall]:
        fall delays 
    [-add_delay]:
        don't remove existing delays 
    [-name <string>]:
        a name for the external delay object 
    <float>:
        delay value 
    <port|pin|port_bus>+:
        ports to receive the external delay 
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '5' of the SDC file './scripts/design.sdc': set_input_delay 0.001 -max -clock 'iCLK' [get_ports {iB0}].
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [::dc::get_ports]
        : There is no unique design here.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin|port_bus' named 'Failed' could not be found.

Usage: set_input_delay  [-clock <clock>] [-clock_rise] [-clock_fall]
           [-level_sensitive] [-network_latency_included]
           [-source_latency_included] [-max] [-min] [-rise] [-fall] [-add_delay]
           [-name <string>] <float> <port|pin|port_bus>+

    [-clock <clock>]:
        the clock waveform 
    [-clock_rise]:
        rise clock edge 
    [-clock_fall]:
        fall clock edge 
    [-level_sensitive]:
        clocked obj is a latch 
    [-network_latency_included]:
        value includes clock latency 
    [-source_latency_included]:
        value includes clock latency 
    [-max]:
        maximum delays 
    [-min]:
        minimum delays 
    [-rise]:
        rise delays 
    [-fall]:
        fall delays 
    [-add_delay]:
        don't remove existing delays 
    [-name <string>]:
        a name for the external delay object 
    <float>:
        delay value 
    <port|pin|port_bus>+:
        ports to receive the external delay 
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '6' of the SDC file './scripts/design.sdc': set_input_delay 0.001 -max -clock 'iCLK' [get_ports {iA1}].
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [::dc::get_ports]
        : There is no unique design here.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin|port_bus' named 'Failed' could not be found.

Usage: set_input_delay  [-clock <clock>] [-clock_rise] [-clock_fall]
           [-level_sensitive] [-network_latency_included]
           [-source_latency_included] [-max] [-min] [-rise] [-fall] [-add_delay]
           [-name <string>] <float> <port|pin|port_bus>+

    [-clock <clock>]:
        the clock waveform 
    [-clock_rise]:
        rise clock edge 
    [-clock_fall]:
        fall clock edge 
    [-level_sensitive]:
        clocked obj is a latch 
    [-network_latency_included]:
        value includes clock latency 
    [-source_latency_included]:
        value includes clock latency 
    [-max]:
        maximum delays 
    [-min]:
        minimum delays 
    [-rise]:
        rise delays 
    [-fall]:
        fall delays 
    [-add_delay]:
        don't remove existing delays 
    [-name <string>]:
        a name for the external delay object 
    <float>:
        delay value 
    <port|pin|port_bus>+:
        ports to receive the external delay 
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '7' of the SDC file './scripts/design.sdc': set_input_delay 0.001 -max -clock 'iCLK' [get_ports {iB1}].
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
Statistics for commands executed by read_sdc:
 "create_clock"            - successful      0 , failed      1 (runtime  0.00)
 "get_ports"               - successful      0 , failed      5 (runtime  0.00)
 "set_input_delay"         - successful      0 , failed      4 (runtime  0.00)
Warning : Total failed commands during read_sdc are 10
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
Total runtime 0
  Library has 428 usable logic and 280 usable sequential lib-cells.
Info    : Deleting instances not driving any primary outputs. [GLO-32]
        : Deleting 5 hierarchical instances.
        Trying carrysave optimization (configuration 1 of 1) on module 'ALT_MULTADD_pipe_7_csa_cluster'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There are 3 CSA groups in module 'ALT_MULTADD_pipe_7_csa_cluster'... Rejected.
        Trying carrysave optimization (configuration 1 of 1) on module 'ALT_MULTADD_pipe_7_csa_cluster'...
        Trying carrysave optimization (configuration 1 of 1) on module 'ALT_MULTADD_pipe_7_csa_cluster'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There are 3 CSA groups in module 'ALT_MULTADD_pipe_7_csa_cluster'... Rejected.
        Trying carrysave optimization (configuration 1 of 1) on module 'ALT_MULTADD_pipe_7_csa_cluster'...
Mapping ALT_MULTADD_pipe_7 to gates.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        36		 42%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             49		 58%
  Excluded from clock-gating            0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        85		100%
Total CG Modules                        1
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

 
Global mapping status
=====================
                         Group  
                         Total  
                 Total   Worst  
Operation         Area   Slacks Worst Path
-------------------------------------------------------------------------------
 global_map       3344       0  N/A
 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

 
Global incremental optimization status
======================================
                         Group  
                         Total  
                 Total   Worst  
Operation         Area   Slacks Worst Path
-------------------------------------------------------------------------------
 global_inc       3341       0  N/A
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [clock_gating]
        : There is no unique design here.
  Decloning clock-gating logic from /
 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt        3341       0         0        0
 
Incremental optimization status (pre-loop)
==========================================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 simp_cc_in       3340       0         0        0
 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay       3340       0         0        0
 init_drc         3340       0         0        0
 init_area        3340       0         0        0
 gate_comp        3327       0         0        0
 gcomp_mog        3327       0         0        0
 glob_area        3327       0         0        0
 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay       3327       0         0        0
 init_drc         3327       0         0        0
 init_area        3327       0         0        0
 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay       3327       0         0        0
 init_drc         3327       0         0        0

  Done mapping ALT_MULTADD_pipe_7
Mapping ALT_MULTADD_pipe to gates.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        36		 42%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             32		 38%
  Excluded from clock-gating            17		 20%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        85		100%
Total CG Modules                        1
 
Global mapping target info
==========================
Cost Group 'iCLK' target slack:  -630 ps
Target path end-point (Pin: AB01M_reg[16]/d)

 
Global mapping status
=====================
                         Group  
                         Total  
                 Total   Worst  
Operation         Area   Slacks Worst Path
-------------------------------------------------------------------------------
 global_map       7465    -785  A1_reg[3]/CP --> AB01M_reg[16]/D
 
Global incremental target info
==============================
Cost Group 'iCLK' target slack:  -785 ps
Target path end-point (Pin: AB01M_reg[16]/D (DFD1/D))

 
Global incremental optimization status
======================================
                         Group  
                         Total  
                 Total   Worst  
Operation         Area   Slacks Worst Path
-------------------------------------------------------------------------------
 global_inc       5725    -785  A1_reg[2]/CP --> AB01M_reg[16]/D
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [write_hdl]
        : There is no unique design here.
Warning : Failed to dump traces because there are multiple top designs. [OVF-103]
        : Can not dump ovf traces with multiple top designs.
        : Traces can only be generated if there is exactly one top design.
Error   : There are multiple top designs.  Specify one. [WDO-103] [write_do_lec]
        : Error: Cannot identify a unique top design.
        : Rerun command with a specific design.
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [clock_gating]
        : There is no unique design here.
  Decloning clock-gating logic from /
 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt        5725    -785         0        0
            Path: A1_reg[2]/CP --> AB01M_reg[16]/D
 
Incremental optimization status (pre-loop)
==========================================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 simp_cc_in       5702    -785         0        0
            Path: B1_reg[5]/CP --> AB01M_reg[16]/D
 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay       5702    -785         0        0
            Path: B1_reg[5]/CP --> AB01M_reg[16]/D
 incr_delay       6124    -735         0        0
            Path: A1_reg[3]/CP --> AB01M_reg[16]/D
 incr_delay       6245    -719         0        0
            Path: A1_reg[3]/CP --> AB01M_reg[16]/D
 incr_delay       6257    -717         0        0
            Path: A0_reg[6]/CP --> AB01M_reg[16]/D
 incr_delay       6281    -714         0        0
            Path: A1_reg[4]/CP --> AB01M_reg[16]/D
 incr_delay       6331    -712         0        0
            Path: B1_reg[4]/CP --> AB01M_reg[16]/D
 incr_delay       6336    -712         0        0
            Path: B1_reg[3]/CP --> AB01M_reg[16]/D
 incr_delay       6360    -710         0        0
            Path: A1_reg[4]/CP --> AB01M_reg[14]/D
 incr_delay       6371    -709         0        0
            Path: A1_reg[4]/CP --> AB01M_reg[16]/D
 incr_delay       6391    -707         0        0
            Path: A0_reg[2]/CP --> AB01M_reg[14]/D
 incr_delay       6400    -706         0        0
            Path: A0_reg[6]/CP --> AB01M_reg[16]/D
 incr_delay       6476    -704         0        0
            Path: A1_reg[4]/CP --> AB01M_reg[14]/D
 incr_delay       6538    -703         0        0
            Path: A1_reg[4]/CP --> AB01M_reg[14]/D
 incr_delay       6551    -702         0        0
            Path: B1_reg[0]/CP --> AB01M_reg[16]/D
 incr_delay       6553    -700         0        0
            Path: A1_reg[4]/CP --> AB01M_reg[14]/D
 incr_delay       6623    -692         0        0
            Path: A1_reg[2]/CP --> AB01M_reg[16]/D
 incr_delay       6675    -686         0        0
            Path: A0_reg[5]/CP --> AB01M_reg[16]/D
 incr_delay       6713    -685         0        0
            Path: B1_reg[0]/CP --> AB01M_reg[16]/D
 incr_delay       6715    -672         0        0
            Path: B1_reg[5]/CP --> AB01M_reg[16]/D

*** INTERRUPTED *** [signal 1]