// Seed: 2334972772
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output reg id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  initial id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire [1 : ""] id_4;
  bit [-1 : 1 'b0] id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_5
  );
  assign modCall_1.id_4 = 0;
  always @(1) if (1) id_5 <= 1;
endmodule
