<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
<div class="contents">
<h1>USART<br>
<small>
[<a class="el" href="group__xg_nut_arch_arm_at91.html">AT91 Support</a>]</small>
</h1>Universal synchronous / asynchronous receiver / transmitter registers.  
<a href="#_details">More...</a>
<p>

<p>
<div class="dynheader">
Collaboration diagram for USART:</div>
<div class="dynsection">
<center><table><tr><td><img src="group__xg_nut_arch_arm_at91_us.png" border="0" alt="" usemap="#group____xg__nut__arch__arm__at91__us_map">
<map name="group____xg__nut__arch__arm__at91__us_map">
<area shape="rect" href="group__xg_nut_arch_arm_at91.html" title="AT91 peripheral registers." alt="AT91 Support" coords="17,5,111,26"></map></td></tr></table></center>
</div>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gfc0f42590f4bdc554d6bc17c54aedc2b">ASCII_XON</a>&nbsp;&nbsp;&nbsp;0x11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gfcf583b92f0898d99d86611e5b56d718">ASCII_XOFF</a>&nbsp;&nbsp;&nbsp;0x13</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g7334b4771609998017ff5ed73044c18e">XON_PENDING</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gcfea46fe08c62bba73b923ec9fd834cd">XOFF_PENDING</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gb6bb4a6147945c681f11f6917a9093de">XOFF_SENT</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gbf67c6040eed0c40ed6faa88b3e4c753">XOFF_RCVD</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td colspan="2"><br><h2>AT91 USART0 Device</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">NUTDEVICE&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g6b36b7403bb8c78546abdbb965cb6970">devUsartAt910</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART0 device information structure.  <a href="#g6b36b7403bb8c78546abdbb965cb6970"></a><br></td></tr>
<tr><td colspan="2"><br><h2>AT91 USART1 Device</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">NUTDEVICE&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g631f0a633a0ac144c2c10def7067443f">devUsartAt911</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART1 device information structure.  <a href="#g631f0a633a0ac144c2c10def7067443f"></a><br></td></tr>
<tr><td colspan="2"><br><h2>USART Control Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g60930f2c96b720a2a18e5861f1eeffb8">US_CR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART control register offset.  <a href="#g60930f2c96b720a2a18e5861f1eeffb8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#ge785559bd06964c5a551380628d67d9c">US0_CR</a>&nbsp;&nbsp;&nbsp;(USART0_BASE + US_CR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 control register address.  <a href="#ge785559bd06964c5a551380628d67d9c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#ga2997be819b8cc0f9b3f3c4d26495104">US1_CR</a>&nbsp;&nbsp;&nbsp;(USART1_BASE + US_CR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 control register address.  <a href="#ga2997be819b8cc0f9b3f3c4d26495104"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gf0ff9872fd63211f2b2fb4834308c502">US_RSTRX</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset receiver.  <a href="#gf0ff9872fd63211f2b2fb4834308c502"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g8963929b925cf2c1285ca6cd51771c35">US_RSTTX</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset transmitter.  <a href="#g8963929b925cf2c1285ca6cd51771c35"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g22a008aea1877125eb8e4666af07065f">US_RXEN</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receiver enable.  <a href="#g22a008aea1877125eb8e4666af07065f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gb4ea2c47eebd9ea95f844a971a084792">US_RXDIS</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receiver disable.  <a href="#gb4ea2c47eebd9ea95f844a971a084792"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g8969e9878742caecf162b9ca8445976a">US_TXEN</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitter enable.  <a href="#g8969e9878742caecf162b9ca8445976a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g7842521eaf169eeb2c4362ec0ff38be2">US_TXDIS</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitter disable.  <a href="#g7842521eaf169eeb2c4362ec0ff38be2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g52a4cb09c5105f1ca76130659682e2cf">US_RSTSTA</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset status bits.  <a href="#g52a4cb09c5105f1ca76130659682e2cf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gc731cf20474166bc198a3af1abdcaa25">US_STTBRK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Start break.  <a href="#gc731cf20474166bc198a3af1abdcaa25"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gc295b1b2671525c8e00d0e2547480b71">US_STPBRK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stop break.  <a href="#gc295b1b2671525c8e00d0e2547480b71"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g1c9911e459fa285086c076e96655a78c">US_STTTO</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Start timeout.  <a href="#g1c9911e459fa285086c076e96655a78c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g0ef180d48004c3350352b6f2910282d8">US_SENDA</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Send next byte with address bit set.  <a href="#g0ef180d48004c3350352b6f2910282d8"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Mode Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g4ab7678f6e3011b1141f6e037a753340">US_MR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART mode register offset.  <a href="#g4ab7678f6e3011b1141f6e037a753340"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g43f5099431bdd33129a512f9457da25b">US0_MR</a>&nbsp;&nbsp;&nbsp;(USART0_BASE + US_MR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 mode register address.  <a href="#g43f5099431bdd33129a512f9457da25b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g2ea03bf9e6f9035dd73061f6ab3ebf45">US1_MR</a>&nbsp;&nbsp;&nbsp;(USART1_BASE + US_MR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 mode register address.  <a href="#g2ea03bf9e6f9035dd73061f6ab3ebf45"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g3797a8324adb354db5e5078045d68344">US_CLKS</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock selection mask.  <a href="#g3797a8324adb354db5e5078045d68344"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g2de3b75d8d7e10ee7b84893ed20fc291">US_CLKS_MCK</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Master clock.  <a href="#g2de3b75d8d7e10ee7b84893ed20fc291"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g3e44696de5841771d29105d5d6928ef1">US_CLKS_MCK8</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Master clock divided by 8.  <a href="#g3e44696de5841771d29105d5d6928ef1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g99327c4646110266cdc3c84b49784406">US_CLKS_SCK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External clock.  <a href="#g99327c4646110266cdc3c84b49784406"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g891ebf22c198b4d55257f6b434a6b2bf">US_CLKS_SLCK</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Slow clock.  <a href="#g891ebf22c198b4d55257f6b434a6b2bf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g68d5c83301682820d4921dc0ef6218a1">US_CHRL</a>&nbsp;&nbsp;&nbsp;0x000000C0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Masks data length.  <a href="#g68d5c83301682820d4921dc0ef6218a1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g38c48b716bbbf8425ef3c70625e4833f">US_CHRL_5</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">5 data bits.  <a href="#g38c48b716bbbf8425ef3c70625e4833f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g13c684ec0e876a0548e80967e5aa5418">US_CHRL_6</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">6 data bits.  <a href="#g13c684ec0e876a0548e80967e5aa5418"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g97297ce28e589b332d96ceffcec56bab">US_CHRL_7</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">7 data bits.  <a href="#g97297ce28e589b332d96ceffcec56bab"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g89644c105688fc7f26e419b02d200228">US_CHRL_8</a>&nbsp;&nbsp;&nbsp;0x000000C0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">8 data bits.  <a href="#g89644c105688fc7f26e419b02d200228"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g67b07875a84861479688311d74ad17b9">US_SYNC</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Synchronous mode enable.  <a href="#g67b07875a84861479688311d74ad17b9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g88a0b5df566f0fbc9f66d03b6ab13b21">US_PAR</a>&nbsp;&nbsp;&nbsp;0x00000E00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Parity mode mask.  <a href="#g88a0b5df566f0fbc9f66d03b6ab13b21"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gdeae94183e55de7b21f8b405b513ce5e">US_PAR_EVEN</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Even parity.  <a href="#gdeae94183e55de7b21f8b405b513ce5e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gca11ab6bfc470cb562ebf1fa622583e9">US_PAR_ODD</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Odd parity.  <a href="#gca11ab6bfc470cb562ebf1fa622583e9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g89c7cc887f68461e1b5fc7417ee04050">US_PAR_SPACE</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Space parity.  <a href="#g89c7cc887f68461e1b5fc7417ee04050"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gd9e3c530bfaffa925c2e85ed013e7836">US_PAR_MARK</a>&nbsp;&nbsp;&nbsp;0x00000600</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Marked parity.  <a href="#gd9e3c530bfaffa925c2e85ed013e7836"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gdc4fd39c11d5ecafa373934e0a2c9e9e">US_PAR_NO</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No parity.  <a href="#gdc4fd39c11d5ecafa373934e0a2c9e9e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g789ef9ac434b8e80c33940e884303afa">US_PAR_MULTIDROP</a>&nbsp;&nbsp;&nbsp;0x00000C00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Multi-drop mode.  <a href="#g789ef9ac434b8e80c33940e884303afa"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#ge3a8700102726b5d281a7a4661792d7f">US_NBSTOP</a>&nbsp;&nbsp;&nbsp;0x00003000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Masks stop bit length.  <a href="#ge3a8700102726b5d281a7a4661792d7f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g4eee742663859e062bdaa9a3ec0d9365">US_NBSTOP_1</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">1 stop bit.  <a href="#g4eee742663859e062bdaa9a3ec0d9365"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g01c18b38b596398c248dad05428dde49">US_NBSTOP_1_5</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">1.5 stop bits.  <a href="#g01c18b38b596398c248dad05428dde49"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g01d9cb2949ebd0d0c8ab54579fd4793a">US_NBSTOP_2</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">2 stop bits.  <a href="#g01d9cb2949ebd0d0c8ab54579fd4793a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g7029292405ffa419ebe4f4b399bd018c">US_CHMODE</a>&nbsp;&nbsp;&nbsp;0x0000C000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel mode mask.  <a href="#g7029292405ffa419ebe4f4b399bd018c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g4a4e9c876c59a12205dc261d35ee794f">US_CHMODE_NORMAL</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Normal mode.  <a href="#g4a4e9c876c59a12205dc261d35ee794f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gc57fd096fe6621581a476f32cbb388c2">US_CHMODE_AUTOMATIC_ECHO</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Automatic echo.  <a href="#gc57fd096fe6621581a476f32cbb388c2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gb165608f2f52ed63926816386363ecd4">US_CHMODE_LOCAL_LOOPBACK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Local loopback.  <a href="#gb165608f2f52ed63926816386363ecd4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gb6264ddf5282f18384c572ea1efb3fc6">US_CHMODE_REMOTE_LOOPBACK</a>&nbsp;&nbsp;&nbsp;0x0000C000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Remote loopback.  <a href="#gb6264ddf5282f18384c572ea1efb3fc6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g24b6c5fa7d999cefe69ad713249b629a">US_MODE9</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">9 bit mode.  <a href="#g24b6c5fa7d999cefe69ad713249b629a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gde31cc3969f97c9658d6e20021f0ca9b">US_CLKO</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Baud rate output enable.  <a href="#gde31cc3969f97c9658d6e20021f0ca9b"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Status and Interrupt Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g5d01ca4e26abd4c52e8bbe87dce935f1">US_CSR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000014</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART status register offset.  <a href="#g5d01ca4e26abd4c52e8bbe87dce935f1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g5e733ee0207de58298daf8dbf5493052">US0_CSR</a>&nbsp;&nbsp;&nbsp;(USART0_BASE + US_CSR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 status register address.  <a href="#g5e733ee0207de58298daf8dbf5493052"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g84bd6633e60d1ec24212de24bfea3eb2">US1_CSR</a>&nbsp;&nbsp;&nbsp;(USART1_BASE + US_CSR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 status register address.  <a href="#g84bd6633e60d1ec24212de24bfea3eb2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g03ba900b74ccbdf2141ced62fd83fde6">US_IER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART interrupt enable register offset.  <a href="#g03ba900b74ccbdf2141ced62fd83fde6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g8ee910392a50f464572c3b06ebd82d63">US0_IER</a>&nbsp;&nbsp;&nbsp;(USART0_BASE + US_IER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 interrupt enable register address.  <a href="#g8ee910392a50f464572c3b06ebd82d63"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g71268108e5f85a40c82bdbbc02e56815">US1_IER</a>&nbsp;&nbsp;&nbsp;(USART1_BASE + US_IER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 interrupt enable register address.  <a href="#g71268108e5f85a40c82bdbbc02e56815"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#ge01ff57596a0d51e4d413c10571584ab">US_IDR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART interrupt disable register offset.  <a href="#ge01ff57596a0d51e4d413c10571584ab"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g02f8fc67ea0f619752baa7bcc642823e">US0_IDR</a>&nbsp;&nbsp;&nbsp;(USART0_BASE + US_IDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 interrupt disable register address.  <a href="#g02f8fc67ea0f619752baa7bcc642823e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g69c9de36f8b1d369061bce8462c0339d">US1_IDR</a>&nbsp;&nbsp;&nbsp;(USART1_BASE + US_IDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 interrupt disable register address.  <a href="#g69c9de36f8b1d369061bce8462c0339d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g69484dcd9ca8dd272d1ddb7b624ca982">US_IMR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART interrupt mask register offset.  <a href="#g69484dcd9ca8dd272d1ddb7b624ca982"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g9a7683d92cf50e0f0de63e77e4914992">US0_IMR</a>&nbsp;&nbsp;&nbsp;(USART0_BASE + US_IMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 interrupt mask register address.  <a href="#g9a7683d92cf50e0f0de63e77e4914992"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g02eb096ed2ab544d0ba12c0a9d4214d7">US1_IMR</a>&nbsp;&nbsp;&nbsp;(USART1_BASE + US_IMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 interrupt mask register address.  <a href="#g02eb096ed2ab544d0ba12c0a9d4214d7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#ga57cfd24c7628af15a3ac43ce2949286">US_RXRDY</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receiver ready.  <a href="#ga57cfd24c7628af15a3ac43ce2949286"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g21d3915acad80a5189c7caef0823204d">US_TXRDY</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitter ready.  <a href="#g21d3915acad80a5189c7caef0823204d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#ged69f499bf5b0b469da69df6850678c1">US_RXBRK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receiver break.  <a href="#ged69f499bf5b0b469da69df6850678c1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gc0f2da5b995fa5be706ca3056502627b">US_ENDRX</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of receiver PDC transfer.  <a href="#gc0f2da5b995fa5be706ca3056502627b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g480e1f9ccdadf48e11f8eea0c6ee99e7">US_ENDTX</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of transmitter PDC transfer.  <a href="#g480e1f9ccdadf48e11f8eea0c6ee99e7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gf80d87c3d80bdd7b5eb1b78df8ddd7be">US_OVRE</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Overrun error.  <a href="#gf80d87c3d80bdd7b5eb1b78df8ddd7be"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g3ae62d7a4564567f2d0e5721c38b1fff">US_FRAME</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Framing error.  <a href="#g3ae62d7a4564567f2d0e5721c38b1fff"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g8189541309f865b060447b612f1eaaca">US_PARE</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Parity error.  <a href="#g8189541309f865b060447b612f1eaaca"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gd0a9ab825adb613f46757998afbe2b34">US_TIMEOUT</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receiver timeout.  <a href="#gd0a9ab825adb613f46757998afbe2b34"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g5bd76b5c0355eb852e918e37509ac44e">US_TXEMPTY</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitter empty.  <a href="#g5bd76b5c0355eb852e918e37509ac44e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g29d5b9b3503fd49fc1f8831f421f7354">US_RXBUFF</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive buffer full.  <a href="#g29d5b9b3503fd49fc1f8831f421f7354"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#ga8a067817eb18435f5a03a556a85a34f">AT91_US_BAUD</a>(baud)&nbsp;&nbsp;&nbsp;((NUT_CPU_FREQ / (8 * (baud)) + 1) / 2)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Baud rate calculation helper macro.  <a href="#ga8a067817eb18435f5a03a556a85a34f"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Receiver Holding Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g636b08489d2e71cb979227c05d3a24a6">US_RHR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART receiver holding register offset.  <a href="#g636b08489d2e71cb979227c05d3a24a6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g7cd76c5da9f653135f8d85149067eaf4">US0_RHR</a>&nbsp;&nbsp;&nbsp;(USART0_BASE + US_RHR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 receiver holding register address.  <a href="#g7cd76c5da9f653135f8d85149067eaf4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g4174372181748c709f1ac741fc58db11">US1_RHR</a>&nbsp;&nbsp;&nbsp;(USART1_BASE + US_RHR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 receiver holding register address.  <a href="#g4174372181748c709f1ac741fc58db11"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Transmitter Holding Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g659a23d84dc6d23b48f25bb2f5d4e4d5">US_THR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000001C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART transmitter holding register offset.  <a href="#g659a23d84dc6d23b48f25bb2f5d4e4d5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gc66bc664672a16eb3d1c0b906c77340d">US0_THR</a>&nbsp;&nbsp;&nbsp;(USART0_BASE + US_THR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 transmitter holding register address.  <a href="#gc66bc664672a16eb3d1c0b906c77340d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gd581d52196902184c5ea93de8b3d263d">US1_THR</a>&nbsp;&nbsp;&nbsp;(USART1_BASE + US_THR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 transmitter holding register address.  <a href="#gd581d52196902184c5ea93de8b3d263d"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Baud Rate Generator Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gc6d93a485021e8a786ff3ffbf2d87505">US_BRGR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART baud rate register offset.  <a href="#gc6d93a485021e8a786ff3ffbf2d87505"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g59db4fb2ec966b9b3e408e999aceccce">US0_BRGR</a>&nbsp;&nbsp;&nbsp;(USART0_BASE + US_BRGR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 baud rate register address.  <a href="#g59db4fb2ec966b9b3e408e999aceccce"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g05808d77d9de4f90e45b1d41220f200f">US1_BRGR</a>&nbsp;&nbsp;&nbsp;(USART1_BASE + US_BRGR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 baud rate register address.  <a href="#g05808d77d9de4f90e45b1d41220f200f"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Receiver Timeout Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g91bcfb08b48098545f68709f507ce31f">US_RTOR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000024</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART receiver timeout register offset.  <a href="#g91bcfb08b48098545f68709f507ce31f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g234bc925bfa9805d255b10206bb8370e">US0_RTOR</a>&nbsp;&nbsp;&nbsp;(USART0_BASE + US_RTOR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 receiver timeout register address.  <a href="#g234bc925bfa9805d255b10206bb8370e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gb5fc39e17baef56e7fe50b1943d3ae06">US1_RTOR</a>&nbsp;&nbsp;&nbsp;(USART1_BASE + US_RTOR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 receiver timeout register address.  <a href="#gb5fc39e17baef56e7fe50b1943d3ae06"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Transmitter Time Guard Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gd94da332678f21174b5fb347877d8cbb">US_TTGR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000028</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART transmitter time guard register offset.  <a href="#gd94da332678f21174b5fb347877d8cbb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#ga2549e712cbfb3991ee75095ac6b7a40">US0_TTGR</a>&nbsp;&nbsp;&nbsp;(USART0_BASE + US_TTGR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 transmitter time guard register address.  <a href="#ga2549e712cbfb3991ee75095ac6b7a40"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g03c1d6b2b46d9e59b0f762f34577fce0">US1_TTGR</a>&nbsp;&nbsp;&nbsp;(USART1_BASE + US_TTGR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 transmitter time guard register address.  <a href="#g03c1d6b2b46d9e59b0f762f34577fce0"></a><br></td></tr>
<tr><td colspan="2"><br><h2>FI DI Ratio Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gf87fe6d9ef7c04394f296e7097bec6c2">US_FIDI_OFF</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART FI DI ratio register offset.  <a href="#gf87fe6d9ef7c04394f296e7097bec6c2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#ga86ae3b3b7a637f1f778c56485dadaca">US0_FIDI</a>&nbsp;&nbsp;&nbsp;(USART0_BASE + US_FIDI_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 FI DI ratio register address.  <a href="#ga86ae3b3b7a637f1f778c56485dadaca"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gb02f9034fb374577cb4f814ff1b93ba5">US1_FIDI</a>&nbsp;&nbsp;&nbsp;(USART1_BASE + US_FIDI_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 FI DI ratio register address.  <a href="#gb02f9034fb374577cb4f814ff1b93ba5"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Error Counter Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gd50a82d89d3850ad599eda323891f656">US_NER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000044</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART error counter register offset.  <a href="#gd50a82d89d3850ad599eda323891f656"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gd0fc537dc4661bafaf0a3b4e46f49707">US0_NER</a>&nbsp;&nbsp;&nbsp;(USART0_BASE + US_NER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 error counter register address.  <a href="#gd0fc537dc4661bafaf0a3b4e46f49707"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gb6cd832b9d312636d3aa1c95825d8cbe">US1_NER</a>&nbsp;&nbsp;&nbsp;(USART1_BASE + US_NER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 error counter register address.  <a href="#gb6cd832b9d312636d3aa1c95825d8cbe"></a><br></td></tr>
<tr><td colspan="2"><br><h2>IrDA Filter Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#ge9b897e72c6e165c102a2c24ad475521">US_IF_OFF</a>&nbsp;&nbsp;&nbsp;0x0000004C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART IrDA filter register offset.  <a href="#ge9b897e72c6e165c102a2c24ad475521"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#ge49431d7c886b2960ec55c45b3c884fb">US0_IF</a>&nbsp;&nbsp;&nbsp;(USART0_BASE + US_IF_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 IrDA filter register address.  <a href="#ge49431d7c886b2960ec55c45b3c884fb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g5cc4ef7b00d40e2d72bd7edceb89fe73">US1_IF</a>&nbsp;&nbsp;&nbsp;(USART1_BASE + US_IF_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 IrDA filter register address.  <a href="#g5cc4ef7b00d40e2d72bd7edceb89fe73"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Universal synchronous / asynchronous receiver / transmitter registers. <hr><h2>Define Documentation</h2>
<a class="anchor" name="g60930f2c96b720a2a18e5861f1eeffb8"></a><!-- doxytag: member="at91_us.h::US_CR_OFF" ref="g60930f2c96b720a2a18e5861f1eeffb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_CR_OFF&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USART control register offset. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00069">69</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge785559bd06964c5a551380628d67d9c"></a><!-- doxytag: member="at91_us.h::US0_CR" ref="ge785559bd06964c5a551380628d67d9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US0_CR&nbsp;&nbsp;&nbsp;(USART0_BASE + US_CR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 control register address. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00070">70</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga2997be819b8cc0f9b3f3c4d26495104"></a><!-- doxytag: member="at91_us.h::US1_CR" ref="ga2997be819b8cc0f9b3f3c4d26495104" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US1_CR&nbsp;&nbsp;&nbsp;(USART1_BASE + US_CR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 control register address. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00071">71</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l00879">AhdlcAt91Init()</a>, and <a class="el" href="at91__ahdlc_8c-source.html#l01120">AhdlcAt91Open()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf0ff9872fd63211f2b2fb4834308c502"></a><!-- doxytag: member="at91_us.h::US_RSTRX" ref="gf0ff9872fd63211f2b2fb4834308c502" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_RSTRX&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reset receiver. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00072">72</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l00879">AhdlcAt91Init()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8963929b925cf2c1285ca6cd51771c35"></a><!-- doxytag: member="at91_us.h::US_RSTTX" ref="g8963929b925cf2c1285ca6cd51771c35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_RSTTX&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reset transmitter. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00073">73</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l00879">AhdlcAt91Init()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g22a008aea1877125eb8e4666af07065f"></a><!-- doxytag: member="at91_us.h::US_RXEN" ref="g22a008aea1877125eb8e4666af07065f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_RXEN&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receiver enable. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00074">74</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l01120">AhdlcAt91Open()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb4ea2c47eebd9ea95f844a971a084792"></a><!-- doxytag: member="at91_us.h::US_RXDIS" ref="gb4ea2c47eebd9ea95f844a971a084792" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_RXDIS&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receiver disable. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00075">75</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l00879">AhdlcAt91Init()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8969e9878742caecf162b9ca8445976a"></a><!-- doxytag: member="at91_us.h::US_TXEN" ref="g8969e9878742caecf162b9ca8445976a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_TXEN&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmitter enable. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00076">76</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l01120">AhdlcAt91Open()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7842521eaf169eeb2c4362ec0ff38be2"></a><!-- doxytag: member="at91_us.h::US_TXDIS" ref="g7842521eaf169eeb2c4362ec0ff38be2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_TXDIS&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmitter disable. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00077">77</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l00879">AhdlcAt91Init()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g52a4cb09c5105f1ca76130659682e2cf"></a><!-- doxytag: member="at91_us.h::US_RSTSTA" ref="g52a4cb09c5105f1ca76130659682e2cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_RSTSTA&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reset status bits. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00078">78</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc731cf20474166bc198a3af1abdcaa25"></a><!-- doxytag: member="at91_us.h::US_STTBRK" ref="gc731cf20474166bc198a3af1abdcaa25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_STTBRK&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Start break. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00079">79</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc295b1b2671525c8e00d0e2547480b71"></a><!-- doxytag: member="at91_us.h::US_STPBRK" ref="gc295b1b2671525c8e00d0e2547480b71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_STPBRK&nbsp;&nbsp;&nbsp;0x00000400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Stop break. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00080">80</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g1c9911e459fa285086c076e96655a78c"></a><!-- doxytag: member="at91_us.h::US_STTTO" ref="g1c9911e459fa285086c076e96655a78c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_STTTO&nbsp;&nbsp;&nbsp;0x00000800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Start timeout. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00081">81</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l01120">AhdlcAt91Open()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0ef180d48004c3350352b6f2910282d8"></a><!-- doxytag: member="at91_us.h::US_SENDA" ref="g0ef180d48004c3350352b6f2910282d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_SENDA&nbsp;&nbsp;&nbsp;0x00001000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Send next byte with address bit set. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00082">82</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4ab7678f6e3011b1141f6e037a753340"></a><!-- doxytag: member="at91_us.h::US_MR_OFF" ref="g4ab7678f6e3011b1141f6e037a753340" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_MR_OFF&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USART mode register offset. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00097">97</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l00729">AhdlcAt91IOCtl()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g43f5099431bdd33129a512f9457da25b"></a><!-- doxytag: member="at91_us.h::US0_MR" ref="g43f5099431bdd33129a512f9457da25b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US0_MR&nbsp;&nbsp;&nbsp;(USART0_BASE + US_MR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 mode register address. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00098">98</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2ea03bf9e6f9035dd73061f6ab3ebf45"></a><!-- doxytag: member="at91_us.h::US1_MR" ref="g2ea03bf9e6f9035dd73061f6ab3ebf45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US1_MR&nbsp;&nbsp;&nbsp;(USART1_BASE + US_MR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 mode register address. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00099">99</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l00879">AhdlcAt91Init()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3797a8324adb354db5e5078045d68344"></a><!-- doxytag: member="at91_us.h::US_CLKS" ref="g3797a8324adb354db5e5078045d68344" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_CLKS&nbsp;&nbsp;&nbsp;0x00000030          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock selection mask. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00111">111</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l00729">AhdlcAt91IOCtl()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2de3b75d8d7e10ee7b84893ed20fc291"></a><!-- doxytag: member="at91_us.h::US_CLKS_MCK" ref="g2de3b75d8d7e10ee7b84893ed20fc291" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_CLKS_MCK&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Master clock. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00112">112</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l00729">AhdlcAt91IOCtl()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3e44696de5841771d29105d5d6928ef1"></a><!-- doxytag: member="at91_us.h::US_CLKS_MCK8" ref="g3e44696de5841771d29105d5d6928ef1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_CLKS_MCK8&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Master clock divided by 8. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00113">113</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l00729">AhdlcAt91IOCtl()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g99327c4646110266cdc3c84b49784406"></a><!-- doxytag: member="at91_us.h::US_CLKS_SCK" ref="g99327c4646110266cdc3c84b49784406" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_CLKS_SCK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
External clock. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00114">114</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g891ebf22c198b4d55257f6b434a6b2bf"></a><!-- doxytag: member="at91_us.h::US_CLKS_SLCK" ref="g891ebf22c198b4d55257f6b434a6b2bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_CLKS_SLCK&nbsp;&nbsp;&nbsp;0x00000030          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Slow clock. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00115">115</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g68d5c83301682820d4921dc0ef6218a1"></a><!-- doxytag: member="at91_us.h::US_CHRL" ref="g68d5c83301682820d4921dc0ef6218a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_CHRL&nbsp;&nbsp;&nbsp;0x000000C0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Masks data length. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00117">117</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g38c48b716bbbf8425ef3c70625e4833f"></a><!-- doxytag: member="at91_us.h::US_CHRL_5" ref="g38c48b716bbbf8425ef3c70625e4833f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_CHRL_5&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
5 data bits. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00118">118</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g13c684ec0e876a0548e80967e5aa5418"></a><!-- doxytag: member="at91_us.h::US_CHRL_6" ref="g13c684ec0e876a0548e80967e5aa5418" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_CHRL_6&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
6 data bits. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00119">119</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g97297ce28e589b332d96ceffcec56bab"></a><!-- doxytag: member="at91_us.h::US_CHRL_7" ref="g97297ce28e589b332d96ceffcec56bab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_CHRL_7&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
7 data bits. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00120">120</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g89644c105688fc7f26e419b02d200228"></a><!-- doxytag: member="at91_us.h::US_CHRL_8" ref="g89644c105688fc7f26e419b02d200228" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_CHRL_8&nbsp;&nbsp;&nbsp;0x000000C0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
8 data bits. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00121">121</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l00879">AhdlcAt91Init()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g67b07875a84861479688311d74ad17b9"></a><!-- doxytag: member="at91_us.h::US_SYNC" ref="g67b07875a84861479688311d74ad17b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_SYNC&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Synchronous mode enable. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00123">123</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g88a0b5df566f0fbc9f66d03b6ab13b21"></a><!-- doxytag: member="at91_us.h::US_PAR" ref="g88a0b5df566f0fbc9f66d03b6ab13b21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_PAR&nbsp;&nbsp;&nbsp;0x00000E00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Parity mode mask. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00125">125</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gdeae94183e55de7b21f8b405b513ce5e"></a><!-- doxytag: member="at91_us.h::US_PAR_EVEN" ref="gdeae94183e55de7b21f8b405b513ce5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_PAR_EVEN&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Even parity. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00126">126</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gca11ab6bfc470cb562ebf1fa622583e9"></a><!-- doxytag: member="at91_us.h::US_PAR_ODD" ref="gca11ab6bfc470cb562ebf1fa622583e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_PAR_ODD&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Odd parity. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00127">127</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g89c7cc887f68461e1b5fc7417ee04050"></a><!-- doxytag: member="at91_us.h::US_PAR_SPACE" ref="g89c7cc887f68461e1b5fc7417ee04050" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_PAR_SPACE&nbsp;&nbsp;&nbsp;0x00000400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Space parity. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00128">128</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd9e3c530bfaffa925c2e85ed013e7836"></a><!-- doxytag: member="at91_us.h::US_PAR_MARK" ref="gd9e3c530bfaffa925c2e85ed013e7836" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_PAR_MARK&nbsp;&nbsp;&nbsp;0x00000600          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Marked parity. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00129">129</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gdc4fd39c11d5ecafa373934e0a2c9e9e"></a><!-- doxytag: member="at91_us.h::US_PAR_NO" ref="gdc4fd39c11d5ecafa373934e0a2c9e9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_PAR_NO&nbsp;&nbsp;&nbsp;0x00000800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
No parity. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00130">130</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l00879">AhdlcAt91Init()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g789ef9ac434b8e80c33940e884303afa"></a><!-- doxytag: member="at91_us.h::US_PAR_MULTIDROP" ref="g789ef9ac434b8e80c33940e884303afa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_PAR_MULTIDROP&nbsp;&nbsp;&nbsp;0x00000C00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Multi-drop mode. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00131">131</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge3a8700102726b5d281a7a4661792d7f"></a><!-- doxytag: member="at91_us.h::US_NBSTOP" ref="ge3a8700102726b5d281a7a4661792d7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_NBSTOP&nbsp;&nbsp;&nbsp;0x00003000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Masks stop bit length. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00133">133</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4eee742663859e062bdaa9a3ec0d9365"></a><!-- doxytag: member="at91_us.h::US_NBSTOP_1" ref="g4eee742663859e062bdaa9a3ec0d9365" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_NBSTOP_1&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
1 stop bit. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00134">134</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l00879">AhdlcAt91Init()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g01c18b38b596398c248dad05428dde49"></a><!-- doxytag: member="at91_us.h::US_NBSTOP_1_5" ref="g01c18b38b596398c248dad05428dde49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_NBSTOP_1_5&nbsp;&nbsp;&nbsp;0x00001000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
1.5 stop bits. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00135">135</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g01d9cb2949ebd0d0c8ab54579fd4793a"></a><!-- doxytag: member="at91_us.h::US_NBSTOP_2" ref="g01d9cb2949ebd0d0c8ab54579fd4793a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_NBSTOP_2&nbsp;&nbsp;&nbsp;0x00002000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
2 stop bits. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00136">136</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7029292405ffa419ebe4f4b399bd018c"></a><!-- doxytag: member="at91_us.h::US_CHMODE" ref="g7029292405ffa419ebe4f4b399bd018c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_CHMODE&nbsp;&nbsp;&nbsp;0x0000C000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel mode mask. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00138">138</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4a4e9c876c59a12205dc261d35ee794f"></a><!-- doxytag: member="at91_us.h::US_CHMODE_NORMAL" ref="g4a4e9c876c59a12205dc261d35ee794f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_CHMODE_NORMAL&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Normal mode. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00139">139</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l00879">AhdlcAt91Init()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc57fd096fe6621581a476f32cbb388c2"></a><!-- doxytag: member="at91_us.h::US_CHMODE_AUTOMATIC_ECHO" ref="gc57fd096fe6621581a476f32cbb388c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_CHMODE_AUTOMATIC_ECHO&nbsp;&nbsp;&nbsp;0x00004000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Automatic echo. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00140">140</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb165608f2f52ed63926816386363ecd4"></a><!-- doxytag: member="at91_us.h::US_CHMODE_LOCAL_LOOPBACK" ref="gb165608f2f52ed63926816386363ecd4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_CHMODE_LOCAL_LOOPBACK&nbsp;&nbsp;&nbsp;0x00008000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Local loopback. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00141">141</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb6264ddf5282f18384c572ea1efb3fc6"></a><!-- doxytag: member="at91_us.h::US_CHMODE_REMOTE_LOOPBACK" ref="gb6264ddf5282f18384c572ea1efb3fc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_CHMODE_REMOTE_LOOPBACK&nbsp;&nbsp;&nbsp;0x0000C000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Remote loopback. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00142">142</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g24b6c5fa7d999cefe69ad713249b629a"></a><!-- doxytag: member="at91_us.h::US_MODE9" ref="g24b6c5fa7d999cefe69ad713249b629a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_MODE9&nbsp;&nbsp;&nbsp;0x00020000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
9 bit mode. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00144">144</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gde31cc3969f97c9658d6e20021f0ca9b"></a><!-- doxytag: member="at91_us.h::US_CLKO" ref="gde31cc3969f97c9658d6e20021f0ca9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_CLKO&nbsp;&nbsp;&nbsp;0x00040000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Baud rate output enable. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00146">146</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5d01ca4e26abd4c52e8bbe87dce935f1"></a><!-- doxytag: member="at91_us.h::US_CSR_OFF" ref="g5d01ca4e26abd4c52e8bbe87dce935f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_CSR_OFF&nbsp;&nbsp;&nbsp;0x00000014          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USART status register offset. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00151">151</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5e733ee0207de58298daf8dbf5493052"></a><!-- doxytag: member="at91_us.h::US0_CSR" ref="g5e733ee0207de58298daf8dbf5493052" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US0_CSR&nbsp;&nbsp;&nbsp;(USART0_BASE + US_CSR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 status register address. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00152">152</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g84bd6633e60d1ec24212de24bfea3eb2"></a><!-- doxytag: member="at91_us.h::US1_CSR" ref="g84bd6633e60d1ec24212de24bfea3eb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US1_CSR&nbsp;&nbsp;&nbsp;(USART1_BASE + US_CSR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 status register address. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00153">153</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g03ba900b74ccbdf2141ced62fd83fde6"></a><!-- doxytag: member="at91_us.h::US_IER_OFF" ref="g03ba900b74ccbdf2141ced62fd83fde6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_IER_OFF&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USART interrupt enable register offset. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00155">155</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8ee910392a50f464572c3b06ebd82d63"></a><!-- doxytag: member="at91_us.h::US0_IER" ref="g8ee910392a50f464572c3b06ebd82d63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US0_IER&nbsp;&nbsp;&nbsp;(USART0_BASE + US_IER_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 interrupt enable register address. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00156">156</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g71268108e5f85a40c82bdbbc02e56815"></a><!-- doxytag: member="at91_us.h::US1_IER" ref="g71268108e5f85a40c82bdbbc02e56815" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US1_IER&nbsp;&nbsp;&nbsp;(USART1_BASE + US_IER_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 interrupt enable register address. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00157">157</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l01120">AhdlcAt91Open()</a>, and <a class="el" href="at91__ahdlc_8c-source.html#l01022">AhdlcAt91Put()</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge01ff57596a0d51e4d413c10571584ab"></a><!-- doxytag: member="at91_us.h::US_IDR_OFF" ref="ge01ff57596a0d51e4d413c10571584ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_IDR_OFF&nbsp;&nbsp;&nbsp;0x0000000C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USART interrupt disable register offset. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00159">159</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g02f8fc67ea0f619752baa7bcc642823e"></a><!-- doxytag: member="at91_us.h::US0_IDR" ref="g02f8fc67ea0f619752baa7bcc642823e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US0_IDR&nbsp;&nbsp;&nbsp;(USART0_BASE + US_IDR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 interrupt disable register address. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00160">160</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g69c9de36f8b1d369061bce8462c0339d"></a><!-- doxytag: member="at91_us.h::US1_IDR" ref="g69c9de36f8b1d369061bce8462c0339d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US1_IDR&nbsp;&nbsp;&nbsp;(USART1_BASE + US_IDR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 interrupt disable register address. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00161">161</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l00879">AhdlcAt91Init()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g69484dcd9ca8dd272d1ddb7b624ca982"></a><!-- doxytag: member="at91_us.h::US_IMR_OFF" ref="g69484dcd9ca8dd272d1ddb7b624ca982" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_IMR_OFF&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USART interrupt mask register offset. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00163">163</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9a7683d92cf50e0f0de63e77e4914992"></a><!-- doxytag: member="at91_us.h::US0_IMR" ref="g9a7683d92cf50e0f0de63e77e4914992" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US0_IMR&nbsp;&nbsp;&nbsp;(USART0_BASE + US_IMR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 interrupt mask register address. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00164">164</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g02eb096ed2ab544d0ba12c0a9d4214d7"></a><!-- doxytag: member="at91_us.h::US1_IMR" ref="g02eb096ed2ab544d0ba12c0a9d4214d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US1_IMR&nbsp;&nbsp;&nbsp;(USART1_BASE + US_IMR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 interrupt mask register address. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00165">165</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga57cfd24c7628af15a3ac43ce2949286"></a><!-- doxytag: member="at91_us.h::US_RXRDY" ref="ga57cfd24c7628af15a3ac43ce2949286" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_RXRDY&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receiver ready. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00167">167</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g21d3915acad80a5189c7caef0823204d"></a><!-- doxytag: member="at91_us.h::US_TXRDY" ref="g21d3915acad80a5189c7caef0823204d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_TXRDY&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmitter ready. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00168">168</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l01022">AhdlcAt91Put()</a>.</p>

</div>
</div><p>
<a class="anchor" name="ged69f499bf5b0b469da69df6850678c1"></a><!-- doxytag: member="at91_us.h::US_RXBRK" ref="ged69f499bf5b0b469da69df6850678c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_RXBRK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receiver break. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00169">169</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc0f2da5b995fa5be706ca3056502627b"></a><!-- doxytag: member="at91_us.h::US_ENDRX" ref="gc0f2da5b995fa5be706ca3056502627b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_ENDRX&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
End of receiver PDC transfer. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00170">170</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l01120">AhdlcAt91Open()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g480e1f9ccdadf48e11f8eea0c6ee99e7"></a><!-- doxytag: member="at91_us.h::US_ENDTX" ref="g480e1f9ccdadf48e11f8eea0c6ee99e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_ENDTX&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
End of transmitter PDC transfer. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00171">171</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf80d87c3d80bdd7b5eb1b78df8ddd7be"></a><!-- doxytag: member="at91_us.h::US_OVRE" ref="gf80d87c3d80bdd7b5eb1b78df8ddd7be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_OVRE&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Overrun error. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00172">172</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g3ae62d7a4564567f2d0e5721c38b1fff"></a><!-- doxytag: member="at91_us.h::US_FRAME" ref="g3ae62d7a4564567f2d0e5721c38b1fff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_FRAME&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Framing error. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00173">173</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8189541309f865b060447b612f1eaaca"></a><!-- doxytag: member="at91_us.h::US_PARE" ref="g8189541309f865b060447b612f1eaaca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_PARE&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Parity error. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00174">174</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd0a9ab825adb613f46757998afbe2b34"></a><!-- doxytag: member="at91_us.h::US_TIMEOUT" ref="gd0a9ab825adb613f46757998afbe2b34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_TIMEOUT&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receiver timeout. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00175">175</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l01120">AhdlcAt91Open()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5bd76b5c0355eb852e918e37509ac44e"></a><!-- doxytag: member="at91_us.h::US_TXEMPTY" ref="g5bd76b5c0355eb852e918e37509ac44e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_TXEMPTY&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmitter empty. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00176">176</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g29d5b9b3503fd49fc1f8831f421f7354"></a><!-- doxytag: member="at91_us.h::US_RXBUFF" ref="g29d5b9b3503fd49fc1f8831f421f7354" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_RXBUFF&nbsp;&nbsp;&nbsp;0x00001000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive buffer full. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00177">177</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l01120">AhdlcAt91Open()</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga8a067817eb18435f5a03a556a85a34f"></a><!-- doxytag: member="at91_us.h::AT91_US_BAUD" ref="ga8a067817eb18435f5a03a556a85a34f" args="(baud)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91_US_BAUD          </td>
          <td>(</td>
          <td class="paramtype">baud&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((NUT_CPU_FREQ / (8 * (baud)) + 1) / 2)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Baud rate calculation helper macro. 
<p>
<dl compact><dt><b><a class="el" href="deprecated.html#_deprecated000001">Deprecated:</a></b></dt><dd>Use <a class="el" href="group__xg_timer.html#g784a7f52b5167c777149fd1d874c99f0" title="Return the CPU clock frequency.">NutGetCpuClock()</a> and calculate the divider value locally. </dd></dl>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00196">196</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g636b08489d2e71cb979227c05d3a24a6"></a><!-- doxytag: member="at91_us.h::US_RHR_OFF" ref="g636b08489d2e71cb979227c05d3a24a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_RHR_OFF&nbsp;&nbsp;&nbsp;0x00000018          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USART receiver holding register offset. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00201">201</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7cd76c5da9f653135f8d85149067eaf4"></a><!-- doxytag: member="at91_us.h::US0_RHR" ref="g7cd76c5da9f653135f8d85149067eaf4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US0_RHR&nbsp;&nbsp;&nbsp;(USART0_BASE + US_RHR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 receiver holding register address. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00202">202</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4174372181748c709f1ac741fc58db11"></a><!-- doxytag: member="at91_us.h::US1_RHR" ref="g4174372181748c709f1ac741fc58db11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US1_RHR&nbsp;&nbsp;&nbsp;(USART1_BASE + US_RHR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 receiver holding register address. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00203">203</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g659a23d84dc6d23b48f25bb2f5d4e4d5"></a><!-- doxytag: member="at91_us.h::US_THR_OFF" ref="g659a23d84dc6d23b48f25bb2f5d4e4d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_THR_OFF&nbsp;&nbsp;&nbsp;0x0000001C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USART transmitter holding register offset. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00208">208</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc66bc664672a16eb3d1c0b906c77340d"></a><!-- doxytag: member="at91_us.h::US0_THR" ref="gc66bc664672a16eb3d1c0b906c77340d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US0_THR&nbsp;&nbsp;&nbsp;(USART0_BASE + US_THR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 transmitter holding register address. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00209">209</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd581d52196902184c5ea93de8b3d263d"></a><!-- doxytag: member="at91_us.h::US1_THR" ref="gd581d52196902184c5ea93de8b3d263d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US1_THR&nbsp;&nbsp;&nbsp;(USART1_BASE + US_THR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 transmitter holding register address. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00210">210</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc6d93a485021e8a786ff3ffbf2d87505"></a><!-- doxytag: member="at91_us.h::US_BRGR_OFF" ref="gc6d93a485021e8a786ff3ffbf2d87505" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_BRGR_OFF&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USART baud rate register offset. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00215">215</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l00729">AhdlcAt91IOCtl()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g59db4fb2ec966b9b3e408e999aceccce"></a><!-- doxytag: member="at91_us.h::US0_BRGR" ref="g59db4fb2ec966b9b3e408e999aceccce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US0_BRGR&nbsp;&nbsp;&nbsp;(USART0_BASE + US_BRGR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 baud rate register address. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00216">216</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g05808d77d9de4f90e45b1d41220f200f"></a><!-- doxytag: member="at91_us.h::US1_BRGR" ref="g05808d77d9de4f90e45b1d41220f200f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US1_BRGR&nbsp;&nbsp;&nbsp;(USART1_BASE + US_BRGR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 baud rate register address. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00217">217</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l00879">AhdlcAt91Init()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g91bcfb08b48098545f68709f507ce31f"></a><!-- doxytag: member="at91_us.h::US_RTOR_OFF" ref="g91bcfb08b48098545f68709f507ce31f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_RTOR_OFF&nbsp;&nbsp;&nbsp;0x00000024          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USART receiver timeout register offset. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00222">222</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g234bc925bfa9805d255b10206bb8370e"></a><!-- doxytag: member="at91_us.h::US0_RTOR" ref="g234bc925bfa9805d255b10206bb8370e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US0_RTOR&nbsp;&nbsp;&nbsp;(USART0_BASE + US_RTOR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 receiver timeout register address. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00223">223</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb5fc39e17baef56e7fe50b1943d3ae06"></a><!-- doxytag: member="at91_us.h::US1_RTOR" ref="gb5fc39e17baef56e7fe50b1943d3ae06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US1_RTOR&nbsp;&nbsp;&nbsp;(USART1_BASE + US_RTOR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 receiver timeout register address. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00224">224</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l01120">AhdlcAt91Open()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd94da332678f21174b5fb347877d8cbb"></a><!-- doxytag: member="at91_us.h::US_TTGR_OFF" ref="gd94da332678f21174b5fb347877d8cbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_TTGR_OFF&nbsp;&nbsp;&nbsp;0x00000028          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USART transmitter time guard register offset. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00229">229</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga2549e712cbfb3991ee75095ac6b7a40"></a><!-- doxytag: member="at91_us.h::US0_TTGR" ref="ga2549e712cbfb3991ee75095ac6b7a40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US0_TTGR&nbsp;&nbsp;&nbsp;(USART0_BASE + US_TTGR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 transmitter time guard register address. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00230">230</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g03c1d6b2b46d9e59b0f762f34577fce0"></a><!-- doxytag: member="at91_us.h::US1_TTGR" ref="g03c1d6b2b46d9e59b0f762f34577fce0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US1_TTGR&nbsp;&nbsp;&nbsp;(USART1_BASE + US_TTGR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 transmitter time guard register address. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00231">231</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf87fe6d9ef7c04394f296e7097bec6c2"></a><!-- doxytag: member="at91_us.h::US_FIDI_OFF" ref="gf87fe6d9ef7c04394f296e7097bec6c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_FIDI_OFF&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USART FI DI ratio register offset. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00236">236</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga86ae3b3b7a637f1f778c56485dadaca"></a><!-- doxytag: member="at91_us.h::US0_FIDI" ref="ga86ae3b3b7a637f1f778c56485dadaca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US0_FIDI&nbsp;&nbsp;&nbsp;(USART0_BASE + US_FIDI_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 FI DI ratio register address. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00237">237</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb02f9034fb374577cb4f814ff1b93ba5"></a><!-- doxytag: member="at91_us.h::US1_FIDI" ref="gb02f9034fb374577cb4f814ff1b93ba5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US1_FIDI&nbsp;&nbsp;&nbsp;(USART1_BASE + US_FIDI_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 FI DI ratio register address. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00238">238</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd50a82d89d3850ad599eda323891f656"></a><!-- doxytag: member="at91_us.h::US_NER_OFF" ref="gd50a82d89d3850ad599eda323891f656" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_NER_OFF&nbsp;&nbsp;&nbsp;0x00000044          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USART error counter register offset. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00243">243</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd0fc537dc4661bafaf0a3b4e46f49707"></a><!-- doxytag: member="at91_us.h::US0_NER" ref="gd0fc537dc4661bafaf0a3b4e46f49707" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US0_NER&nbsp;&nbsp;&nbsp;(USART0_BASE + US_NER_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 error counter register address. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00244">244</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb6cd832b9d312636d3aa1c95825d8cbe"></a><!-- doxytag: member="at91_us.h::US1_NER" ref="gb6cd832b9d312636d3aa1c95825d8cbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US1_NER&nbsp;&nbsp;&nbsp;(USART1_BASE + US_NER_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 error counter register address. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00245">245</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge9b897e72c6e165c102a2c24ad475521"></a><!-- doxytag: member="at91_us.h::US_IF_OFF" ref="ge9b897e72c6e165c102a2c24ad475521" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_IF_OFF&nbsp;&nbsp;&nbsp;0x0000004C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USART IrDA filter register offset. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00250">250</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge49431d7c886b2960ec55c45b3c884fb"></a><!-- doxytag: member="at91_us.h::US0_IF" ref="ge49431d7c886b2960ec55c45b3c884fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US0_IF&nbsp;&nbsp;&nbsp;(USART0_BASE + US_IF_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 IrDA filter register address. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00251">251</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5cc4ef7b00d40e2d72bd7edceb89fe73"></a><!-- doxytag: member="at91_us.h::US1_IF" ref="g5cc4ef7b00d40e2d72bd7edceb89fe73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US1_IF&nbsp;&nbsp;&nbsp;(USART1_BASE + US_IF_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 IrDA filter register address. 
<p>

<p>Definition at line <a class="el" href="at91__us_8h-source.html#l00252">252</a> of file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfc0f42590f4bdc554d6bc17c54aedc2b"></a><!-- doxytag: member="usartat91.c::ASCII_XON" ref="gfc0f42590f4bdc554d6bc17c54aedc2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ASCII_XON&nbsp;&nbsp;&nbsp;0x11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="usartat91_8c-source.html#l00099">99</a> of file <a class="el" href="usartat91_8c-source.html">usartat91.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfcf583b92f0898d99d86611e5b56d718"></a><!-- doxytag: member="usartat91.c::ASCII_XOFF" ref="gfcf583b92f0898d99d86611e5b56d718" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ASCII_XOFF&nbsp;&nbsp;&nbsp;0x13          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="usartat91_8c-source.html#l00101">101</a> of file <a class="el" href="usartat91_8c-source.html">usartat91.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7334b4771609998017ff5ed73044c18e"></a><!-- doxytag: member="usartat91.c::XON_PENDING" ref="g7334b4771609998017ff5ed73044c18e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XON_PENDING&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="usartat91_8c-source.html#l00104">104</a> of file <a class="el" href="usartat91_8c-source.html">usartat91.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gcfea46fe08c62bba73b923ec9fd834cd"></a><!-- doxytag: member="usartat91.c::XOFF_PENDING" ref="gcfea46fe08c62bba73b923ec9fd834cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XOFF_PENDING&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="usartat91_8c-source.html#l00106">106</a> of file <a class="el" href="usartat91_8c-source.html">usartat91.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb6bb4a6147945c681f11f6917a9093de"></a><!-- doxytag: member="usartat91.c::XOFF_SENT" ref="gb6bb4a6147945c681f11f6917a9093de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XOFF_SENT&nbsp;&nbsp;&nbsp;0x40          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="usartat91_8c-source.html#l00108">108</a> of file <a class="el" href="usartat91_8c-source.html">usartat91.c</a>.</p>

</div>
</div><p>
<a class="anchor" name="gbf67c6040eed0c40ed6faa88b3e4c753"></a><!-- doxytag: member="usartat91.c::XOFF_RCVD" ref="gbf67c6040eed0c40ed6faa88b3e4c753" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XOFF_RCVD&nbsp;&nbsp;&nbsp;0x80          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="usartat91_8c-source.html#l00110">110</a> of file <a class="el" href="usartat91_8c-source.html">usartat91.c</a>.</p>

</div>
</div><p>
<hr><h2>Variable Documentation</h2>
<a class="anchor" name="g6b36b7403bb8c78546abdbb965cb6970"></a><!-- doxytag: member="usart0at91.c::devUsartAt910" ref="g6b36b7403bb8c78546abdbb965cb6970" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NUTDEVICE <a class="el" href="group__xg_nut_arch_arm_at91_us.html#g6b36b7403bb8c78546abdbb965cb6970">devUsartAt910</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Initial value:</b><div class="fragment"><pre class="fragment"> {
    0,                          
    {<span class="charliteral">'u'</span>, <span class="charliteral">'a'</span>, <span class="charliteral">'r'</span>, <span class="charliteral">'t'</span>, <span class="charliteral">'0'</span>, 0, 0, 0, 0},    
    <a class="code" href="group__xg_device.html#g161b2f2b0cbc3449e4cd03702e704481" title="Character stream device.">IFTYP_CHAR</a>,                 
    0,                          
    0,                          
    0,                          
    &amp;dcb_usart0,                
    <a class="code" href="group__xg_usart.html#gfa5e18c57ac506d162b57d3c68373da4" title="Initialize the USART device.">UsartInit</a>,                  
    <a class="code" href="group__xg_usart.html#gf0819016c1aefd6cbb66e894ff1c4cd8" title="Perform USART control functions.">UsartIOCtl</a>,                 
    <a class="code" href="group__xg_usart.html#g2427bfd0d05b045434937ffb1244f9af" title="Read from device.">UsartRead</a>,                  
    <a class="code" href="group__xg_usart.html#g4c931f902d92a1ba5789681a9829d2af" title="Write a device or file.">UsartWrite</a>,                 
    <a class="code" href="group__xg_usart.html#geb1a110892efd2c8c1c40d9a1602958a" title="Open an USART device.">UsartOpen</a>,                  
    <a class="code" href="group__xg_usart.html#g2e354f8b2c656751d69b253000cd8208" title="Close an USART device.">UsartClose</a>,                 
    <a class="code" href="group__xg_usart.html#g06d0ebd0cf76d7d935db8c234aca0d69" title="Retrieves the number of characters in input buffer.">UsartSize</a>                   
}
</pre></div>USART0 device information structure. 
<p>
An application must pass a pointer to this structure to <a class="el" href="group__xg_device.html#g0d73e3153bf9f210194bd862d9b91c61" title="Register and initialize a device.">NutRegisterDevice()</a> before using the serial communication driver of the AT91's on-chip USART0.<p>
The device is named <b>uart0</b>. 
<p>Definition at line <a class="el" href="usart0at91_8c-source.html#l00166">166</a> of file <a class="el" href="usart0at91_8c-source.html">usart0at91.c</a>.</p>

<p>Referenced by <a class="el" href="at91__ahdlc_8c-source.html#l00729">AhdlcAt91IOCtl()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g631f0a633a0ac144c2c10def7067443f"></a><!-- doxytag: member="usart1at91.c::devUsartAt911" ref="g631f0a633a0ac144c2c10def7067443f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NUTDEVICE <a class="el" href="group__xg_nut_arch_arm_at91_us.html#g631f0a633a0ac144c2c10def7067443f">devUsartAt911</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Initial value:</b><div class="fragment"><pre class="fragment"> {
    0,                          
    {<span class="charliteral">'u'</span>, <span class="charliteral">'a'</span>, <span class="charliteral">'r'</span>, <span class="charliteral">'t'</span>, <span class="charliteral">'1'</span>, 0, 0, 0, 0},    
    <a class="code" href="group__xg_device.html#g161b2f2b0cbc3449e4cd03702e704481" title="Character stream device.">IFTYP_CHAR</a>,                 
    1,                          
    0,                          
    0,                          
    &amp;dcb_usart1,                
    <a class="code" href="group__xg_usart.html#gfa5e18c57ac506d162b57d3c68373da4" title="Initialize the USART device.">UsartInit</a>,                  
    <a class="code" href="group__xg_usart.html#gf0819016c1aefd6cbb66e894ff1c4cd8" title="Perform USART control functions.">UsartIOCtl</a>,                 
    <a class="code" href="group__xg_usart.html#g2427bfd0d05b045434937ffb1244f9af" title="Read from device.">UsartRead</a>,                  
    <a class="code" href="group__xg_usart.html#g4c931f902d92a1ba5789681a9829d2af" title="Write a device or file.">UsartWrite</a>,                 
    <a class="code" href="group__xg_usart.html#geb1a110892efd2c8c1c40d9a1602958a" title="Open an USART device.">UsartOpen</a>,                  
    <a class="code" href="group__xg_usart.html#g2e354f8b2c656751d69b253000cd8208" title="Close an USART device.">UsartClose</a>,                 
    <a class="code" href="group__xg_usart.html#g06d0ebd0cf76d7d935db8c234aca0d69" title="Retrieves the number of characters in input buffer.">UsartSize</a>                   
}
</pre></div>USART1 device information structure. 
<p>
An application must pass a pointer to this structure to <a class="el" href="group__xg_device.html#g0d73e3153bf9f210194bd862d9b91c61" title="Register and initialize a device.">NutRegisterDevice()</a> before using the serial communication driver of the AT91's on-chip USART1.<p>
The device is named <b>uart1</b>. 
<p>Definition at line <a class="el" href="usart1at91_8c-source.html#l00166">166</a> of file <a class="el" href="usart1at91_8c-source.html">usart1at91.c</a>.</p>

</div>
</div><p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
