LIBRARY ieee;
USE ieee.std_logic_1164.all;

entity operação_and is
port ( aa : in bit_vector(3 downto 0);
       ba : in  bit_vector(3 downto 0);
       ca : out bit_vector(3 downto 0));
       
end operação_and; 

architecture Behavioral of operação_and is 

begin 

ca(0) <= aa(0) and ba(0)
ca(1) <= aa(1) and ba(1)
ca(2) <= aa(2) and ba(2)
ca(3) <= aa(3) and ba(3)



end Behavioral; 
