#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Wed Apr 13 12:52:46 2016
# Process ID: 7355
# Log file: /home/anshul/fpga/bitfilegeneration/tcl_test/vivado.log
# Journal file: /home/anshul/fpga/bitfilegeneration/tcl_test/vivado.jou
#-----------------------------------------------------------
source pcie.tcl
# set AHIR_RELEASE $::env(AHIR_RELEASE)
# read_verilog [glob ../hdl/riffa_hdl/*.v] 
# read_verilog [glob ../hdl/*.v]
# read_verilog ../hdl/riffa_cpu_bridge.v
WARNING: [filemgmt 56-12] File '/home/anshul/fpga/bitfilegeneration/hdl/riffa_cpu_bridge.v' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl ../hdl/DualClockedQueue.vhdl
# read_xdc ../constraint/KC705_TOP.xdc
# set_property part xc7k325tffg900-2 [current_project]
# set_property board_part xilinx.com:kc705:part0:1.1 [current_project]
# read_ip ../ip/pcie_core/PCIeGen1x8If64.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/CAD/Xilinx/Vivado/2014.3.1/data/ip'.
# synth_ip -force [get_files ../ip/pcie_core/PCIeGen1x8If64.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'PCIeGen1x8If64'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'PCIeGen1x8If64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'PCIeGen1x8If64'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'PCIeGen1x8If64'...
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 918.805 ; gain = 56.660 ; free physical = 2410 ; free virtual = 14661
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/CAD/Xilinx/Vivado/2014.3.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'PCIeGen1x8If64' generated file not found '/home/anshul/fpga/bitfilegeneration/ip/pcie_core/PCIeGen1x8If64.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'PCIeGen1x8If64' generated file not found '/home/anshul/fpga/bitfilegeneration/ip/pcie_core/PCIeGen1x8If64_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'PCIeGen1x8If64' generated file not found '/home/anshul/fpga/bitfilegeneration/ip/pcie_core/PCIeGen1x8If64_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'PCIeGen1x8If64' generated file not found '/home/anshul/fpga/bitfilegeneration/ip/pcie_core/PCIeGen1x8If64_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'PCIeGen1x8If64' generated file not found '/home/anshul/fpga/bitfilegeneration/ip/pcie_core/PCIeGen1x8If64_funcsim.vhdl'. Please regenerate to continue.
Command: synth_design -top PCIeGen1x8If64 -part xc7k325tffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Synthesis license expires in 26 day(s)
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 974.801 ; gain = 219.965 ; free physical = 2353 ; free virtual = 14604
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/synth/PCIeGen1x8If64.v:57]
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_pcie2_top' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pcie2_top.v:59]
	Parameter c_component_name bound to: PCIeGen1x8If64 - type: string 
	Parameter dev_port_type bound to: 0000 - type: string 
	Parameter c_dev_port_type bound to: 0 - type: string 
	Parameter c_header_type bound to: 00 - type: string 
	Parameter c_upstream_facing bound to: TRUE - type: string 
	Parameter max_lnk_wdt bound to: 001000 - type: string 
	Parameter max_lnk_spd bound to: 1 - type: string 
	Parameter c_gen1 bound to: 1'b0 
	Parameter c_int_width bound to: 64 - type: integer 
	Parameter pci_exp_int_freq bound to: 3 - type: integer 
	Parameter c_pcie_fast_config bound to: 0 - type: integer 
	Parameter bar_0 bound to: FFFFFC00 - type: string 
	Parameter bar_1 bound to: 00000000 - type: string 
	Parameter bar_2 bound to: 00000000 - type: string 
	Parameter bar_3 bound to: 00000000 - type: string 
	Parameter bar_4 bound to: 00000000 - type: string 
	Parameter bar_5 bound to: 00000000 - type: string 
	Parameter xrom_bar bound to: 00000000 - type: string 
	Parameter cost_table bound to: 1 - type: integer 
	Parameter ven_id bound to: 10EE - type: string 
	Parameter dev_id bound to: 7018 - type: string 
	Parameter rev_id bound to: 00 - type: string 
	Parameter subsys_ven_id bound to: 10EE - type: string 
	Parameter subsys_id bound to: 0007 - type: string 
	Parameter class_code bound to: 058000 - type: string 
	Parameter cardbus_cis_ptr bound to: 00000000 - type: string 
	Parameter cap_ver bound to: 2 - type: string 
	Parameter c_pcie_cap_slot_implemented bound to: FALSE - type: string 
	Parameter mps bound to: 001 - type: string 
	Parameter cmps bound to: 1 - type: string 
	Parameter ext_tag_fld_sup bound to: FALSE - type: string 
	Parameter c_dev_control_ext_tag_default bound to: FALSE - type: string 
	Parameter phantm_func_sup bound to: 00 - type: string 
	Parameter c_phantom_functions bound to: 0 - type: string 
	Parameter ep_l0s_accpt_lat bound to: 000 - type: string 
	Parameter c_ep_l0s_accpt_lat bound to: 0 - type: string 
	Parameter ep_l1_accpt_lat bound to: 111 - type: string 
	Parameter c_ep_l1_accpt_lat bound to: 7 - type: string 
	Parameter c_cpl_timeout_disable_sup bound to: FALSE - type: string 
	Parameter c_cpl_timeout_range bound to: 0010 - type: string 
	Parameter c_cpl_timeout_ranges_sup bound to: 2 - type: string 
	Parameter c_buf_opt_bma bound to: FALSE - type: string 
	Parameter c_perf_level_high bound to: TRUE - type: string 
	Parameter c_tx_last_tlp bound to: 28 - type: string 
	Parameter c_rx_ram_limit bound to: 3FF - type: string 
	Parameter c_fc_ph bound to: 4 - type: string 
	Parameter c_fc_pd bound to: 32 - type: string 
	Parameter c_fc_nph bound to: 4 - type: string 
	Parameter c_fc_npd bound to: 8 - type: string 
	Parameter c_fc_cplh bound to: 72 - type: string 
	Parameter c_fc_cpld bound to: 370 - type: string 
	Parameter c_cpl_inf bound to: TRUE - type: string 
	Parameter c_cpl_infinite bound to: TRUE - type: string 
	Parameter c_surprise_dn_err_cap bound to: FALSE - type: string 
	Parameter c_dll_lnk_actv_cap bound to: FALSE - type: string 
	Parameter c_lnk_bndwdt_notif bound to: FALSE - type: string 
	Parameter c_external_clocking bound to: TRUE - type: string 
	Parameter c_trgt_lnk_spd bound to: 0 - type: string 
	Parameter c_hw_auton_spd_disable bound to: FALSE - type: string 
	Parameter c_de_emph bound to: FALSE - type: string 
	Parameter slot_clk bound to: TRUE - type: string 
	Parameter c_rcb bound to: 0 - type: string 
	Parameter c_root_cap_crs bound to: FALSE - type: string 
	Parameter c_slot_cap_attn_butn bound to: FALSE - type: string 
	Parameter c_slot_cap_attn_ind bound to: FALSE - type: string 
	Parameter c_slot_cap_pwr_ctrl bound to: FALSE - type: string 
	Parameter c_slot_cap_pwr_ind bound to: FALSE - type: string 
	Parameter c_slot_cap_hotplug_surprise bound to: FALSE - type: string 
	Parameter c_slot_cap_hotplug_cap bound to: FALSE - type: string 
	Parameter c_slot_cap_mrl bound to: FALSE - type: string 
	Parameter c_slot_cap_elec_interlock bound to: FALSE - type: string 
	Parameter c_slot_cap_no_cmd_comp_sup bound to: FALSE - type: string 
	Parameter c_slot_cap_pwr_limit_value bound to: 0 - type: string 
	Parameter c_slot_cap_pwr_limit_scale bound to: 0 - type: string 
	Parameter c_slot_cap_physical_slot_num bound to: 0 - type: string 
	Parameter intx bound to: FALSE - type: string 
	Parameter int_pin bound to: 0 - type: string 
	Parameter c_msi_cap_on bound to: TRUE - type: string 
	Parameter c_pm_cap_next_ptr bound to: 48 - type: string 
	Parameter c_msi_64b_addr bound to: TRUE - type: string 
	Parameter c_msi bound to: 0 - type: string 
	Parameter c_msi_mult_msg_extn bound to: 0 - type: string 
	Parameter c_msi_per_vctr_mask_cap bound to: FALSE - type: string 
	Parameter c_msix_cap_on bound to: FALSE - type: string 
	Parameter c_msix_next_ptr bound to: 00 - type: string 
	Parameter c_pcie_cap_next_ptr bound to: 00 - type: string 
	Parameter c_msix_table_size bound to: 000 - type: string 
	Parameter c_msix_table_offset bound to: 0 - type: string 
	Parameter c_msix_table_bir bound to: 0 - type: string 
	Parameter c_msix_pba_offset bound to: 0 - type: string 
	Parameter c_msix_pba_bir bound to: 0 - type: string 
	Parameter dsi bound to: 0 - type: string 
	Parameter c_dsi_bool bound to: FALSE - type: string 
	Parameter d1_sup bound to: 0 - type: string 
	Parameter c_d1_support bound to: FALSE - type: string 
	Parameter d2_sup bound to: 0 - type: string 
	Parameter c_d2_support bound to: FALSE - type: string 
	Parameter pme_sup bound to: 0F - type: string 
	Parameter c_pme_support bound to: 0F - type: string 
	Parameter no_soft_rst bound to: TRUE - type: string 
	Parameter pwr_con_d0_state bound to: 00 - type: string 
	Parameter con_scl_fctr_d0_state bound to: 0 - type: string 
	Parameter pwr_con_d1_state bound to: 00 - type: string 
	Parameter con_scl_fctr_d1_state bound to: 0 - type: string 
	Parameter pwr_con_d2_state bound to: 00 - type: string 
	Parameter con_scl_fctr_d2_state bound to: 0 - type: string 
	Parameter pwr_con_d3_state bound to: 00 - type: string 
	Parameter con_scl_fctr_d3_state bound to: 0 - type: string 
	Parameter pwr_dis_d0_state bound to: 00 - type: string 
	Parameter dis_scl_fctr_d0_state bound to: 0 - type: string 
	Parameter pwr_dis_d1_state bound to: 00 - type: string 
	Parameter dis_scl_fctr_d1_state bound to: 0 - type: string 
	Parameter pwr_dis_d2_state bound to: 00 - type: string 
	Parameter dis_scl_fctr_d2_state bound to: 0 - type: string 
	Parameter pwr_dis_d3_state bound to: 00 - type: string 
	Parameter dis_scl_fctr_d3_state bound to: 0 - type: string 
	Parameter c_dsn_cap_enabled bound to: TRUE - type: string 
	Parameter c_dsn_base_ptr bound to: 100 - type: string 
	Parameter c_vc_cap_enabled bound to: FALSE - type: string 
	Parameter c_vc_base_ptr bound to: 000 - type: string 
	Parameter c_vc_cap_reject_snoop bound to: FALSE - type: string 
	Parameter c_vsec_cap_enabled bound to: FALSE - type: string 
	Parameter c_vsec_base_ptr bound to: 000 - type: string 
	Parameter c_vsec_next_ptr bound to: 000 - type: string 
	Parameter c_dsn_next_ptr bound to: 000 - type: string 
	Parameter c_vc_next_ptr bound to: 000 - type: string 
	Parameter c_pci_cfg_space_addr bound to: 3F - type: string 
	Parameter c_ext_pci_cfg_space_addr bound to: 3FF - type: string 
	Parameter c_last_cfg_dw bound to: 10C - type: string 
	Parameter c_enable_msg_route bound to: 00000000000 - type: string 
	Parameter bram_lat bound to: 0 - type: string 
	Parameter c_rx_raddr_lat bound to: 0 - type: string 
	Parameter c_rx_rdata_lat bound to: 2 - type: string 
	Parameter c_rx_write_lat bound to: 0 - type: string 
	Parameter c_tx_raddr_lat bound to: 0 - type: string 
	Parameter c_tx_rdata_lat bound to: 2 - type: string 
	Parameter c_tx_write_lat bound to: 0 - type: string 
	Parameter c_ll_ack_timeout_enable bound to: FALSE - type: string 
	Parameter c_ll_ack_timeout_function bound to: 0 - type: string 
	Parameter c_ll_ack_timeout bound to: 0000 - type: string 
	Parameter c_ll_replay_timeout_enable bound to: FALSE - type: string 
	Parameter c_ll_replay_timeout_func bound to: 1 - type: string 
	Parameter c_ll_replay_timeout bound to: 0000 - type: string 
	Parameter c_dis_lane_reverse bound to: TRUE - type: string 
	Parameter c_upconfig_capable bound to: TRUE - type: string 
	Parameter c_disable_scrambling bound to: FALSE - type: string 
	Parameter c_disable_tx_aspm_l0s bound to: FALSE - type: string 
	Parameter c_rev_gt_order bound to: FALSE - type: string 
	Parameter c_pcie_dbg_ports bound to: FALSE - type: string 
	Parameter pci_exp_ref_freq bound to: 0 - type: string 
	Parameter c_xlnx_ref_board bound to: KC705_REVC - type: string 
	Parameter c_pcie_blk_locn bound to: 0 - type: string 
	Parameter c_ur_atomic bound to: FALSE - type: string 
	Parameter c_dev_cap2_atomicop32_completer_supported bound to: FALSE - type: string 
	Parameter c_dev_cap2_atomicop64_completer_supported bound to: FALSE - type: string 
	Parameter c_dev_cap2_cas128_completer_supported bound to: FALSE - type: string 
	Parameter c_dev_cap2_tph_completer_supported bound to: 00 - type: string 
	Parameter c_dev_cap2_ari_forwarding_supported bound to: FALSE - type: string 
	Parameter c_dev_cap2_atomicop_routing_supported bound to: FALSE - type: string 
	Parameter c_link_cap_aspm_optionality bound to: FALSE - type: string 
	Parameter c_aer_cap_on bound to: FALSE - type: string 
	Parameter c_aer_base_ptr bound to: 000 - type: string 
	Parameter c_aer_cap_nextptr bound to: 000 - type: string 
	Parameter c_aer_cap_ecrc_check_capable bound to: FALSE - type: string 
	Parameter c_aer_cap_multiheader bound to: FALSE - type: string 
	Parameter c_aer_cap_permit_rooterr_update bound to: FALSE - type: string 
	Parameter c_rbar_cap_on bound to: FALSE - type: string 
	Parameter c_rbar_base_ptr bound to: 000 - type: string 
	Parameter c_rbar_cap_nextptr bound to: 000 - type: string 
	Parameter c_rbar_num bound to: 0 - type: string 
	Parameter c_rbar_cap_sup0 bound to: 00001 - type: string 
	Parameter c_rbar_cap_index0 bound to: 0 - type: string 
	Parameter c_rbar_cap_control_encodedbar0 bound to: 00 - type: string 
	Parameter c_rbar_cap_sup1 bound to: 00001 - type: string 
	Parameter c_rbar_cap_index1 bound to: 0 - type: string 
	Parameter c_rbar_cap_control_encodedbar1 bound to: 00 - type: string 
	Parameter c_rbar_cap_sup2 bound to: 00001 - type: string 
	Parameter c_rbar_cap_index2 bound to: 0 - type: string 
	Parameter c_rbar_cap_control_encodedbar2 bound to: 00 - type: string 
	Parameter c_rbar_cap_sup3 bound to: 00001 - type: string 
	Parameter c_rbar_cap_index3 bound to: 0 - type: string 
	Parameter c_rbar_cap_control_encodedbar3 bound to: 00 - type: string 
	Parameter c_rbar_cap_sup4 bound to: 00001 - type: string 
	Parameter c_rbar_cap_index4 bound to: 0 - type: string 
	Parameter c_rbar_cap_control_encodedbar4 bound to: 00 - type: string 
	Parameter c_rbar_cap_sup5 bound to: 00001 - type: string 
	Parameter c_rbar_cap_index5 bound to: 0 - type: string 
	Parameter c_rbar_cap_control_encodedbar5 bound to: 00 - type: string 
	Parameter c_recrc_check bound to: 0 - type: string 
	Parameter c_recrc_check_trim bound to: FALSE - type: string 
	Parameter c_disable_rx_poisoned_resp bound to: FALSE - type: string 
	Parameter c_trn_np_fc bound to: TRUE - type: string 
	Parameter c_ur_inv_req bound to: TRUE - type: string 
	Parameter c_ur_prs_response bound to: TRUE - type: string 
	Parameter c_silicon_rev bound to: 2 - type: string 
	Parameter c_aer_cap_optional_err_support bound to: 000000 - type: string 
	Parameter PIPE_SIM bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: FALSE - type: string 
	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter TRANSCEIVER_CTRL_STATUS_PORTS bound to: FALSE - type: string 
	Parameter SHARED_LOGIC_IN_CORE bound to: FALSE - type: string 
	Parameter PL_INTERFACE bound to: FALSE - type: string 
	Parameter CFG_MGMT_IF bound to: FALSE - type: string 
	Parameter CFG_CTL_IF bound to: TRUE - type: string 
	Parameter CFG_STATUS_IF bound to: TRUE - type: string 
	Parameter RCV_MSG_IF bound to: FALSE - type: string 
	Parameter CFG_FC_IF bound to: TRUE - type: string 
	Parameter ERR_REPORTING_IF bound to: FALSE - type: string 
	Parameter c_aer_cap_ecrc_gen_capable bound to: FALSE - type: string 
	Parameter EXT_PIPE_INTERFACE bound to: FALSE - type: string 
	Parameter EXT_STARTUP_PRIMITIVE bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_core_top' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_core_top.v:64]
	Parameter CFG_VEND_ID bound to: 16'b0001000011101110 
	Parameter CFG_DEV_ID bound to: 16'b0111000000011000 
	Parameter CFG_REV_ID bound to: 8'b00000000 
	Parameter CFG_SUBSYS_VEND_ID bound to: 16'b0001000011101110 
	Parameter CFG_SUBSYS_ID bound to: 16'b0000000000000111 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter BAR0 bound to: -1024 - type: integer 
	Parameter BAR1 bound to: 0 - type: integer 
	Parameter BAR2 bound to: 0 - type: integer 
	Parameter BAR3 bound to: 0 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 1 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INTERRUPT_PIN bound to: 8'b00000000 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_ON bound to: TRUE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSIX_CAP_ON bound to: FALSE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01001000 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TRN_NP_FC bound to: TRUE - type: string 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0001111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 370 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 32 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 28 - type: integer 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: FALSE - type: string 
	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter TRANSCEIVER_CTRL_STATUS_PORTS bound to: FALSE - type: string 
	Parameter SHARED_LOGIC_IN_CORE bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 0 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PL_INTERFACE bound to: FALSE - type: string 
	Parameter CFG_MGMT_IF bound to: FALSE - type: string 
	Parameter CFG_CTL_IF bound to: TRUE - type: string 
	Parameter CFG_STATUS_IF bound to: TRUE - type: string 
	Parameter RCV_MSG_IF bound to: FALSE - type: string 
	Parameter CFG_FC_IF bound to: TRUE - type: string 
	Parameter EXT_PIPE_INTERFACE bound to: FALSE - type: string 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ENABLE_FAST_SIM_TRAINING bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_pcie_top' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pcie_top.v:62]
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter BAR0 bound to: -1024 - type: integer 
	Parameter BAR1 bound to: 0 - type: integer 
	Parameter BAR2 bound to: 0 - type: integer 
	Parameter BAR3 bound to: 0 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 1 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter INTERRUPT_PIN bound to: 8'b00000000 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: FALSE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter MSIX_CAP_ON bound to: FALSE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSI_CAP_ON bound to: TRUE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01001000 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 0 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter TRN_NP_FC bound to: TRUE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0001111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 370 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 32 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 28 - type: integer 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_axi_basic_top' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_axi_basic_top.v:68]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_axi_basic_rx' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_axi_basic_rx.v:70]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_axi_basic_rx_pipeline' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_axi_basic_rx_pipeline.v:70]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_axi_basic_rx_pipeline' (1#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_axi_basic_rx_pipeline.v:70]
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_axi_basic_rx_null_gen' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_axi_basic_rx_null_gen.v:71]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter INTERFACE_WIDTH_DWORDS bound to: 11'b00000000010 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter IN_PACKET bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_axi_basic_rx_null_gen.v:246]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_axi_basic_rx_null_gen' (2#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_axi_basic_rx_null_gen.v:71]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_axi_basic_rx' (3#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_axi_basic_rx.v:70]
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_axi_basic_tx' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_axi_basic_tx.v:70]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_axi_basic_tx_pipeline' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_axi_basic_tx_pipeline.v:71]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_axi_basic_tx_pipeline' (4#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_axi_basic_tx_pipeline.v:71]
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_axi_basic_tx_thrtl_ctl' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_axi_basic_tx_thrtl_ctl.v:71]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter TBUF_AV_MIN bound to: 1 - type: integer 
	Parameter TBUF_AV_GAP bound to: 2 - type: integer 
	Parameter TBUF_GAP_TIME bound to: 1 - type: integer 
	Parameter TCFG_LATENCY_TIME bound to: 2'b10 
	Parameter TCFG_GNT_PIPE_STAGES bound to: 3 - type: integer 
	Parameter LINKSTATE_L0 bound to: 3'b000 
	Parameter LINKSTATE_PPM_L1 bound to: 3'b001 
	Parameter LINKSTATE_PPM_L1_TRANS bound to: 3'b101 
	Parameter LINKSTATE_PPM_L23R_TRANS bound to: 3'b110 
	Parameter PM_ENTER_L1 bound to: 8'b00100000 
	Parameter POWERSTATE_D0 bound to: 2'b00 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter THROTTLE bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_axi_basic_tx_thrtl_ctl.v:571]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_axi_basic_tx_thrtl_ctl' (5#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_axi_basic_tx_thrtl_ctl.v:71]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_axi_basic_tx' (6#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_axi_basic_tx.v:70]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_axi_basic_top' (7#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_axi_basic_top.v:68]
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_pcie_7x' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pcie_7x.v:63]
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter BAR0 bound to: -1024 - type: integer 
	Parameter BAR1 bound to: 0 - type: integer 
	Parameter BAR2 bound to: 0 - type: integer 
	Parameter BAR3 bound to: 0 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 1 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter INTERRUPT_PIN bound to: 8'b00000000 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: FALSE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter MSIX_CAP_ON bound to: FALSE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSI_CAP_ON bound to: TRUE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01001000 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 0 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter TRN_NP_FC bound to: TRUE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0001111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 370 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 32 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 28 - type: integer 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_pcie_bram_top_7x' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pcie_bram_top_7x.v:72]
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 1 - type: integer 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 28 - type: integer 
	Parameter TLM_TX_OVERHEAD bound to: 24 - type: integer 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0001111111111 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter MPS_BYTES bound to: 256 - type: integer 
	Parameter BYTES_TX bound to: 8120 - type: integer 
	Parameter ROWS_TX bound to: 1 - type: integer 
	Parameter COLS_TX bound to: 2 - type: integer 
	Parameter ROWS_RX bound to: 1 - type: integer 
	Parameter COLS_RX bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_pcie_brams_7x' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pcie_brams_7x.v:65]
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter NUM_BRAMS bound to: 2 - type: integer 
	Parameter RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 7'b0100100 
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_pcie_bram_7x' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pcie_bram_7x.v:63]
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 7'b0100100 
	Parameter ADDR_MSB bound to: 9 - type: integer 
	Parameter ADDR_LO_BITS bound to: 5 - type: integer 
	Parameter D_MSB bound to: 31 - type: integer 
	Parameter DP_LSB bound to: 32 - type: integer 
	Parameter DP_MSB bound to: 35 - type: integer 
	Parameter DPW bound to: 4 - type: integer 
	Parameter WRITE_MODE bound to: NO_CHANGE - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter BRAM_SIZE bound to: 36Kb - type: string 
	Parameter WE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BRAM_TDP_MACRO' [/CAD/Xilinx/Vivado/2014.3.1/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:28]
	Parameter BRAM_SIZE bound to: 36Kb - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter READ_WIDTH_A bound to: 7'b0100100 
	Parameter READ_WIDTH_B bound to: 7'b0100100 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 7'b0100100 
	Parameter WRITE_WIDTH_B bound to: 7'b0100100 
	Parameter WRITEA_P bound to: TRUE - type: string 
	Parameter WRITEB_P bound to: TRUE - type: string 
	Parameter READA_P bound to: TRUE - type: string 
	Parameter READB_P bound to: TRUE - type: string 
	Parameter valid_width_a bound to: TRUE - type: string 
	Parameter valid_width_b bound to: TRUE - type: string 
	Parameter rd_width_a bound to: 36 - type: integer 
	Parameter rd_width_b bound to: 36 - type: integer 
	Parameter wr_width_a bound to: 36 - type: integer 
	Parameter wr_width_b bound to: 36 - type: integer 
	Parameter DIA_WIDTH bound to: 32 - type: integer 
	Parameter DIB_WIDTH bound to: 32 - type: integer 
	Parameter DOA_WIDTH bound to: 32 - type: integer 
	Parameter DOB_WIDTH bound to: 32 - type: integer 
	Parameter DIPA_WIDTH bound to: 4 - type: integer 
	Parameter DIPB_WIDTH bound to: 4 - type: integer 
	Parameter DOPA_WIDTH bound to: 4 - type: integer 
	Parameter DOPB_WIDTH bound to: 4 - type: integer 
	Parameter WEA_WIDTH bound to: 4 - type: integer 
	Parameter WEB_WIDTH bound to: 4 - type: integer 
	Parameter least_width_A bound to: 32 - type: integer 
	Parameter least_width_B bound to: 32 - type: integer 
	Parameter ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter MAX_ADDRA_SIZE bound to: 16 - type: integer 
	Parameter MAX_ADDRB_SIZE bound to: 16 - type: integer 
	Parameter MAX_DIA_SIZE bound to: 32 - type: integer 
	Parameter MAX_DIB_SIZE bound to: 32 - type: integer 
	Parameter MAX_DIPA_SIZE bound to: 4 - type: integer 
	Parameter MAX_DIPB_SIZE bound to: 4 - type: integer 
	Parameter MAX_DOA_SIZE bound to: 32 - type: integer 
	Parameter MAX_DOB_SIZE bound to: 32 - type: integer 
	Parameter MAX_DOPA_SIZE bound to: 4 - type: integer 
	Parameter MAX_DOPB_SIZE bound to: 4 - type: integer 
	Parameter MAX_WEA_SIZE bound to: 4 - type: integer 
	Parameter MAX_WEB_SIZE bound to: 4 - type: integer 
	Parameter fin_rd_widtha bound to: 36 - type: integer 
	Parameter fin_rd_widthb bound to: 36 - type: integer 
	Parameter fin_wr_widtha bound to: 36 - type: integer 
	Parameter fin_wr_widthb bound to: 36 - type: integer 
	Parameter sim_device_pm bound to: 7SERIES - type: string 
INFO: [Synth 8-638] synthesizing module 'RAMB36E1' [/CAD/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:33350]
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter RSTREG_PRIORITY_A bound to: RSTREG - type: string 
	Parameter RSTREG_PRIORITY_B bound to: RSTREG - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter READ_WIDTH_A bound to: 36 - type: integer 
	Parameter READ_WIDTH_B bound to: 36 - type: integer 
	Parameter WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAMB36E1' (8#1) [/CAD/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:33350]
INFO: [Synth 8-256] done synthesizing module 'BRAM_TDP_MACRO' (9#1) [/CAD/Xilinx/Vivado/2014.3.1/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:28]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_pcie_bram_7x' (10#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pcie_bram_7x.v:63]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_pcie_brams_7x' (11#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pcie_brams_7x.v:65]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_pcie_bram_top_7x' (12#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pcie_bram_top_7x.v:72]
INFO: [Synth 8-638] synthesizing module 'PCIE_2_1' [/CAD/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:21379]
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: FALSE - type: string 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter MSIX_CAP_ON bound to: FALSE - type: string 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_ON bound to: TRUE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter TRN_NP_FC bound to: TRUE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0001111111111 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter BAR0 bound to: -1024 - type: integer 
	Parameter BAR1 bound to: 0 - type: integer 
	Parameter BAR2 bound to: 0 - type: integer 
	Parameter BAR3 bound to: 0 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INTERRUPT_PIN bound to: 8'b00000000 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01001000 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 1 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SPARE_BIT0 bound to: 0 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 370 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 32 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PCIE_2_1' (13#1) [/CAD/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:21379]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_pcie_7x' (14#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pcie_7x.v:63]
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_pcie_pipe_pipeline' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pcie_pipe_pipeline.v:63]
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_pcie_pipe_misc' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pcie_pipe_misc.v:63]
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_pcie_pipe_misc' (15#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pcie_pipe_misc.v:63]
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_pcie_pipe_lane' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pcie_pipe_lane.v:63]
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_pcie_pipe_lane' (16#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pcie_pipe_lane.v:63]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_pcie_pipe_pipeline' (17#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pcie_pipe_pipeline.v:63]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_pcie_top' (18#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pcie_top.v:62]
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_gt_top' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_gt_top.v:62]
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: FALSE - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter USERCLK2_FREQ bound to: 3 - type: integer 
	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_OOBCLK_MODE_ENABLE bound to: 1 - type: integer 
	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 3'b010 
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_gt_rx_valid_filter_7x' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_gt_rx_valid_filter_7x.v:62]
	Parameter CLK_COR_MIN_LAT bound to: 28 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter EIOS_DET_IDL bound to: 5'b00001 
	Parameter EIOS_DET_NO_STR0 bound to: 5'b00010 
	Parameter EIOS_DET_STR0 bound to: 5'b00100 
	Parameter EIOS_DET_STR1 bound to: 5'b01000 
	Parameter EIOS_DET_DONE bound to: 5'b10000 
	Parameter EIOS_COM bound to: 8'b10111100 
	Parameter EIOS_IDL bound to: 8'b01111100 
	Parameter FTSOS_COM bound to: 8'b10111100 
	Parameter FTSOS_FTS bound to: 8'b00111100 
	Parameter USER_RXVLD_IDL bound to: 4'b0001 
	Parameter USER_RXVLD_EI bound to: 4'b0010 
	Parameter USER_RXVLD_EI_DB0 bound to: 4'b0100 
	Parameter USER_RXVLD_EI_DB1 bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_gt_rx_valid_filter_7x.v:190]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_gt_rx_valid_filter_7x' (19#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_gt_rx_valid_filter_7x.v:62]
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_pipe_wrapper' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_wrapper.v:156]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_AUX_CDR_GEN3_EN bound to: TRUE - type: string 
	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
	Parameter PCIE_LPM_DFE_GEN3 bound to: DFE - type: string 
	Parameter PCIE_EXT_CLK bound to: FALSE - type: string 
	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND_EN bound to: TRUE - type: string 
	Parameter PCIE_LANE bound to: 8 - type: integer 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 3'b010 
	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter PCIE_JTAG_MODE bound to: 0 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
	Parameter TXEQ_FS bound to: 6'b101000 
	Parameter TXEQ_LF bound to: 6'b001111 
	Parameter GC_XSDB_SLAVE_TYPE bound to: 16'b0000000001000110 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_wrapper.v:405]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_wrapper.v:406]
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_pipe_clock' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_clock.v:67]
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_CLK_SHARING_EN bound to: FALSE - type: string 
	Parameter PCIE_LANE bound to: 8 - type: integer 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 10 - type: integer 
	Parameter CLKIN1_PERIOD bound to: 10 - type: integer 
	Parameter CLKOUT0_DIVIDE_F bound to: 8 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
	Parameter PCIE_GEN1_MODE bound to: 1'b1 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_clock.v:137]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_clock.v:138]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_clock.v:139]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_clock.v:141]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_clock.v:142]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_clock.v:143]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/CAD/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (20#1) [/CAD/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/CAD/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:15990]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (21#1) [/CAD/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:15990]
INFO: [Synth 8-638] synthesizing module 'BUFGCTRL' [/CAD/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:660]
	Parameter PRESELECT_I0 bound to: FALSE - type: string 
	Parameter PRESELECT_I1 bound to: FALSE - type: string 
	Parameter IS_CE0_INVERTED bound to: 1'b0 
	Parameter IS_CE1_INVERTED bound to: 1'b0 
	Parameter IS_I0_INVERTED bound to: 1'b0 
	Parameter IS_I1_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
	Parameter IS_S0_INVERTED bound to: 1'b0 
	Parameter IS_S1_INVERTED bound to: 1'b0 
	Parameter INIT_OUT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BUFGCTRL' (22#1) [/CAD/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:660]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_pipe_clock' (23#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_clock.v:67]
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_pipe_reset' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_reset.v:67]
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_LANE bound to: 8 - type: integer 
	Parameter CFG_WAIT_MAX bound to: 6'b111111 
	Parameter BYPASS_RXCDRLOCK bound to: 1 - type: integer 
	Parameter FSM_IDLE bound to: 5'b00000 
	Parameter FSM_CFG_WAIT bound to: 5'b00001 
	Parameter FSM_CPLLRESET bound to: 5'b00010 
	Parameter FSM_DRP_X16_START bound to: 5'b00011 
	Parameter FSM_DRP_X16_DONE bound to: 5'b00100 
	Parameter FSM_CPLLLOCK bound to: 5'b00101 
	Parameter FSM_DRP bound to: 5'b00110 
	Parameter FSM_GTRESET bound to: 5'b00111 
	Parameter FSM_RXPMARESETDONE_1 bound to: 5'b01000 
	Parameter FSM_RXPMARESETDONE_2 bound to: 5'b01001 
	Parameter FSM_DRP_X20_START bound to: 5'b01010 
	Parameter FSM_DRP_X20_DONE bound to: 5'b01011 
	Parameter FSM_MMCM_LOCK bound to: 5'b01100 
	Parameter FSM_RESETDONE bound to: 5'b01101 
	Parameter FSM_CPLL_PD bound to: 5'b01110 
	Parameter FSM_TXSYNC_START bound to: 5'b01111 
	Parameter FSM_TXSYNC_DONE bound to: 5'b10000 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_reset.v:118]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_reset.v:119]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_reset.v:120]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_reset.v:121]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_reset.v:122]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_reset.v:123]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_reset.v:124]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_reset.v:125]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_reset.v:126]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_reset.v:127]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_reset.v:129]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_reset.v:130]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_reset.v:131]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_reset.v:132]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_reset.v:133]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_reset.v:134]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_reset.v:135]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_reset.v:136]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_reset.v:137]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_reset.v:138]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_reset.v:146]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_reset.v:147]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_reset.v:148]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_reset.v:149]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_pipe_reset' (24#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_reset.v:67]
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_qpll_reset' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_qpll_reset.v:66]
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_LANE bound to: 8 - type: integer 
	Parameter BYPASS_COARSE_OVRD bound to: 1 - type: integer 
	Parameter FSM_IDLE bound to: 1 - type: integer 
	Parameter FSM_WAIT_LOCK bound to: 2 - type: integer 
	Parameter FSM_MMCM_LOCK bound to: 3 - type: integer 
	Parameter FSM_DRP_START_NOM bound to: 4 - type: integer 
	Parameter FSM_DRP_DONE_NOM bound to: 5 - type: integer 
	Parameter FSM_QPLLLOCK bound to: 6 - type: integer 
	Parameter FSM_DRP_START_OPT bound to: 7 - type: integer 
	Parameter FSM_DRP_DONE_OPT bound to: 8 - type: integer 
	Parameter FSM_QPLL_RESET bound to: 9 - type: integer 
	Parameter FSM_QPLLLOCK2 bound to: 10 - type: integer 
	Parameter FSM_QPLL_PDRESET bound to: 11 - type: integer 
	Parameter FSM_QPLL_PD bound to: 12 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_qpll_reset.v:101]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_qpll_reset.v:102]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_qpll_reset.v:103]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_qpll_reset.v:104]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_qpll_reset.v:105]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_qpll_reset.v:106]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_qpll_reset.v:107]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_qpll_reset.v:109]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_qpll_reset.v:110]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_qpll_reset.v:111]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_qpll_reset.v:112]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_qpll_reset.v:113]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_qpll_reset.v:114]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_qpll_reset.v:115]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_qpll_reset' (25#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_qpll_reset.v:66]
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_pipe_user' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:67]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter RXCDRLOCK_MAX bound to: 4'b1111 
	Parameter RXVALID_MAX bound to: 4'b1111 
	Parameter CONVERGE_MAX bound to: 22'b1011111010111100001000 
	Parameter FSM_IDLE bound to: 2'b00 
	Parameter FSM_RESETOVRD bound to: 2'b01 
	Parameter FSM_RESET_INIT bound to: 2'b10 
	Parameter FSM_RESET bound to: 2'b11 
	Parameter converge_max_cnt bound to: 22'b1011111010111100001000 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:129]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:130]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:131]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:132]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:133]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:134]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:135]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:136]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:137]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:138]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:139]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:140]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:141]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:142]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:143]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:145]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:146]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:147]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:148]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:149]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:150]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:151]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:152]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:153]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:154]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:155]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:156]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:157]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:158]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:159]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_pipe_user' (26#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_user.v:67]
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_pipe_rate' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_rate.v:67]
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter TXDATA_WAIT_MAX bound to: 4'b1111 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_PLL_PU bound to: 1 - type: integer 
	Parameter FSM_PLL_PURESET bound to: 2 - type: integer 
	Parameter FSM_PLL_LOCK bound to: 3 - type: integer 
	Parameter FSM_DRP_X16_GEN3_START bound to: 4 - type: integer 
	Parameter FSM_DRP_X16_GEN3_DONE bound to: 5 - type: integer 
	Parameter FSM_PMARESET_HOLD bound to: 6 - type: integer 
	Parameter FSM_PLL_SEL bound to: 7 - type: integer 
	Parameter FSM_MMCM_LOCK bound to: 8 - type: integer 
	Parameter FSM_DRP_START bound to: 9 - type: integer 
	Parameter FSM_DRP_DONE bound to: 10 - type: integer 
	Parameter FSM_PMARESET_RELEASE bound to: 11 - type: integer 
	Parameter FSM_PMARESET_DONE bound to: 12 - type: integer 
	Parameter FSM_TXDATA_WAIT bound to: 13 - type: integer 
	Parameter FSM_PCLK_SEL bound to: 14 - type: integer 
	Parameter FSM_DRP_X16_START bound to: 15 - type: integer 
	Parameter FSM_DRP_X16_DONE bound to: 16 - type: integer 
	Parameter FSM_RATE_SEL bound to: 17 - type: integer 
	Parameter FSM_RXPMARESETDONE bound to: 18 - type: integer 
	Parameter FSM_DRP_X20_START bound to: 19 - type: integer 
	Parameter FSM_DRP_X20_DONE bound to: 20 - type: integer 
	Parameter FSM_RATE_DONE bound to: 21 - type: integer 
	Parameter FSM_RESETOVRD_START bound to: 22 - type: integer 
	Parameter FSM_RESETOVRD_DONE bound to: 23 - type: integer 
	Parameter FSM_PLL_PDRESET bound to: 24 - type: integer 
	Parameter FSM_PLL_PD bound to: 25 - type: integer 
	Parameter FSM_TXSYNC_START bound to: 26 - type: integer 
	Parameter FSM_TXSYNC_DONE bound to: 27 - type: integer 
	Parameter FSM_DONE bound to: 28 - type: integer 
	Parameter FSM_RXSYNC_START bound to: 29 - type: integer 
	Parameter FSM_RXSYNC_DONE bound to: 30 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_rate.v:129]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_rate.v:130]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_rate.v:131]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_rate.v:132]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_rate.v:133]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_rate.v:134]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_rate.v:135]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_rate.v:136]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_rate.v:137]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_rate.v:138]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_rate.v:139]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_rate.v:140]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_rate.v:141]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_rate.v:142]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_rate.v:143]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_rate.v:145]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_rate.v:146]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_rate.v:147]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_rate.v:148]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_rate.v:149]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_rate.v:150]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_rate.v:151]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_rate.v:152]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_rate.v:153]
INFO: [Common 17-14] Message 'Synth 8-4472' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4512] found unpartitioned construct node [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_rate.v:437]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_pipe_rate' (27#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_rate.v:67]
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_pipe_sync' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_sync.v:71]
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_LANE bound to: 8 - type: integer 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter BYPASS_TXDELAY_ALIGN bound to: 0 - type: integer 
	Parameter BYPASS_RXDELAY_ALIGN bound to: 0 - type: integer 
	Parameter FSM_TXSYNC_IDLE bound to: 6'b000001 
	Parameter FSM_MMCM_LOCK bound to: 6'b000010 
	Parameter FSM_TXSYNC_START bound to: 6'b000100 
	Parameter FSM_TXPHINITDONE bound to: 6'b001000 
	Parameter FSM_TXSYNC_DONE1 bound to: 6'b010000 
	Parameter FSM_TXSYNC_DONE2 bound to: 6'b100000 
	Parameter FSM_RXSYNC_IDLE bound to: 7'b0000001 
	Parameter FSM_RXCDRLOCK bound to: 7'b0000010 
	Parameter FSM_RXSYNC_START bound to: 7'b0000100 
	Parameter FSM_RXSYNC_DONE1 bound to: 7'b0001000 
	Parameter FSM_RXSYNC_DONE2 bound to: 7'b0010000 
	Parameter FSM_RXSYNC_DONES bound to: 7'b0100000 
	Parameter FSM_RXSYNC_DONEM bound to: 7'b1000000 
INFO: [Synth 8-4471] merging register 'rxsync_fsm_disable.rxsync_done_reg' into 'rxsync_fsm_disable.rxdlyen_reg' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_sync.v:612]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_pipe_sync' (28#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_pipe_drp' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_drp.v:66]
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_AUX_CDR_GEN3_EN bound to: TRUE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter LOAD_CNT_MAX bound to: 2'b01 
	Parameter INDEX_MAX bound to: 5'b10101 
	Parameter ADDR_PCS_RSVD_ATTR bound to: 9'b001101111 
	Parameter ADDR_TXOUT_DIV bound to: 9'b010001000 
	Parameter ADDR_RXOUT_DIV bound to: 9'b010001000 
	Parameter ADDR_TX_DATA_WIDTH bound to: 9'b001101011 
	Parameter ADDR_TX_INT_DATAWIDTH bound to: 9'b001101011 
	Parameter ADDR_RX_DATA_WIDTH bound to: 9'b000010001 
	Parameter ADDR_RX_INT_DATAWIDTH bound to: 9'b000010001 
	Parameter ADDR_TXBUF_EN bound to: 9'b000011100 
	Parameter ADDR_RXBUF_EN bound to: 9'b010011101 
	Parameter ADDR_TX_XCLK_SEL bound to: 9'b001011001 
	Parameter ADDR_RX_XCLK_SEL bound to: 9'b001011001 
	Parameter ADDR_CLK_CORRECT_USE bound to: 9'b001000100 
	Parameter ADDR_TX_DRIVE_MODE bound to: 9'b000011001 
	Parameter ADDR_RXCDR_EIDLE bound to: 9'b010100111 
	Parameter ADDR_RX_DFE_LPM_EIDLE bound to: 9'b000011110 
	Parameter ADDR_PMA_RSV_A bound to: 9'b010011001 
	Parameter ADDR_PMA_RSV_B bound to: 9'b010011010 
	Parameter ADDR_RXCDR_CFG_A bound to: 9'b010101000 
	Parameter ADDR_RXCDR_CFG_B bound to: 9'b010101001 
	Parameter ADDR_RXCDR_CFG_C bound to: 9'b010101010 
	Parameter ADDR_RXCDR_CFG_D bound to: 9'b010101011 
	Parameter ADDR_RXCDR_CFG_E bound to: 9'b010101100 
	Parameter ADDR_RXCDR_CFG_F bound to: 9'b010101101 
	Parameter MASK_PCS_RSVD_ATTR bound to: 16'b1111111111111001 
	Parameter MASK_TXOUT_DIV bound to: 16'b1111111110001111 
	Parameter MASK_RXOUT_DIV bound to: 16'b1111111111111000 
	Parameter MASK_TX_DATA_WIDTH bound to: 16'b1111111111111000 
	Parameter MASK_TX_INT_DATAWIDTH bound to: 16'b1111111111101111 
	Parameter MASK_RX_DATA_WIDTH bound to: 16'b1100011111111111 
	Parameter MASK_X16X20_RX_DATA_WIDTH bound to: 16'b1111011111111111 
	Parameter MASK_RX_INT_DATAWIDTH bound to: 16'b1011111111111111 
	Parameter MASK_TXBUF_EN bound to: 16'b1011111111111111 
	Parameter MASK_RXBUF_EN bound to: 16'b1111111111111101 
	Parameter MASK_TX_XCLK_SEL bound to: 16'b1111111101111111 
	Parameter MASK_RX_XCLK_SEL bound to: 16'b1111111110111111 
	Parameter MASK_CLK_CORRECT_USE bound to: 16'b1011111111111111 
	Parameter MASK_TX_DRIVE_MODE bound to: 16'b1111111111100000 
	Parameter MASK_RXCDR_EIDLE bound to: 16'b1111011111111111 
	Parameter MASK_RX_DFE_LPM_EIDLE bound to: 16'b1011111111111111 
	Parameter MASK_PMA_RSV_A bound to: 16'b0000000000000000 
	Parameter MASK_PMA_RSV_B bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_A bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_B bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_C bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_D bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_E_GTX bound to: 16'b1111111100000000 
	Parameter MASK_RXCDR_CFG_E_GTH bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_F_GTX bound to: 16'b1111111111111111 
	Parameter MASK_RXCDR_CFG_F_GTH bound to: 16'b1111111111111000 
	Parameter GEN12_TXOUT_DIV bound to: 16'b0000000000010000 
	Parameter GEN12_RXOUT_DIV bound to: 16'b0000000000000001 
	Parameter GEN12_TX_DATA_WIDTH bound to: 16'b0000000000000011 
	Parameter GEN12_TX_INT_DATAWIDTH bound to: 16'b0000000000000000 
	Parameter GEN12_RX_DATA_WIDTH bound to: 16'b0001100000000000 
	Parameter GEN12_RX_INT_DATAWIDTH bound to: 16'b0000000000000000 
	Parameter GEN12_TXBUF_EN bound to: 16'b0100000000000000 
	Parameter GEN12_RXBUF_EN bound to: 16'b0000000000000010 
	Parameter GEN12_TX_XCLK_SEL bound to: 16'b0000000000000000 
	Parameter GEN12_RX_XCLK_SEL bound to: 16'b0000000000000000 
	Parameter GEN12_CLK_CORRECT_USE bound to: 16'b0100000000000000 
	Parameter GEN12_TX_DRIVE_MODE bound to: 16'b0000000000000001 
	Parameter GEN12_RXCDR_EIDLE bound to: 16'b0000100000000000 
	Parameter GEN12_RX_DFE_LPM_EIDLE bound to: 16'b0100000000000000 
	Parameter GEN12_PMA_RSV_A_GTX bound to: 16'b1000010010000000 
	Parameter GEN12_PMA_RSV_B_GTX bound to: 16'b0000000000000001 
	Parameter GEN12_PMA_RSV_A_GTH bound to: 16'b0000000000001000 
	Parameter GEN12_PMA_RSV_B_GTH bound to: 16'b0000000000000000 
	Parameter GEN12_RXCDR_CFG_A_GTX bound to: 16'b0000000000100000 
	Parameter GEN12_RXCDR_CFG_B_GTX bound to: 16'b0001000000100000 
	Parameter GEN12_RXCDR_CFG_C_GTX bound to: 16'b0010001111111111 
	Parameter GEN12_RXCDR_CFG_D_GTX_S bound to: 16'b0000000000000000 
	Parameter GEN12_RXCDR_CFG_D_GTX_A bound to: 16'b1000000000000000 
	Parameter GEN12_RXCDR_CFG_E_GTX bound to: 16'b0000000000000011 
	Parameter GEN12_RXCDR_CFG_F_GTX bound to: 16'b0000000000000000 
	Parameter GEN12_RXCDR_CFG_A_GTH_S bound to: 16'b0000000000011000 
	Parameter GEN12_RXCDR_CFG_A_GTH_A bound to: 16'b1000000000011000 
	Parameter GEN12_RXCDR_CFG_B_GTH bound to: 16'b1100001000001000 
	Parameter GEN12_RXCDR_CFG_C_GTH bound to: 16'b0010000000000000 
	Parameter GEN12_RXCDR_CFG_D_GTH bound to: 16'b0000011111111110 
	Parameter GEN12_RXCDR_CFG_E_GTH bound to: 16'b0000000000100000 
	Parameter GEN12_RXCDR_CFG_F_GTH bound to: 16'b0000000000000000 
	Parameter GEN3_TXOUT_DIV bound to: 16'b0000000000000000 
	Parameter GEN3_RXOUT_DIV bound to: 16'b0000000000000000 
	Parameter GEN3_TX_DATA_WIDTH bound to: 16'b0000000000000100 
	Parameter GEN3_TX_INT_DATAWIDTH bound to: 16'b0000000000010000 
	Parameter GEN3_RX_DATA_WIDTH bound to: 16'b0010000000000000 
	Parameter GEN3_RX_INT_DATAWIDTH bound to: 16'b0100000000000000 
	Parameter GEN3_TXBUF_EN bound to: 16'b0000000000000000 
	Parameter GEN3_RXBUF_EN bound to: 16'b0000000000000000 
	Parameter GEN3_TX_XCLK_SEL bound to: 16'b0000000010000000 
	Parameter GEN3_RX_XCLK_SEL bound to: 16'b0000000001000000 
	Parameter GEN3_CLK_CORRECT_USE bound to: 16'b0000000000000000 
	Parameter GEN3_TX_DRIVE_MODE bound to: 16'b0000000000000010 
	Parameter GEN3_RXCDR_EIDLE bound to: 16'b0000000000000000 
	Parameter GEN3_RX_DFE_LPM_EIDLE bound to: 16'b0000000000000000 
	Parameter GEN3_PMA_RSV_A_GTX bound to: 16'b0111000010000000 
	Parameter GEN3_PMA_RSV_B_GTX bound to: 16'b0000000000011110 
	Parameter GEN3_PMA_RSV_A_GTH bound to: 16'b0000000000001000 
	Parameter GEN3_PMA_RSV_B_GTH bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_A_GTX bound to: 16'b0000000010000000 
	Parameter GEN3_RXCDR_CFG_B_GTX bound to: 16'b0001000000010000 
	Parameter GEN3_RXCDR_CFG_C_GTX bound to: 16'b0000101111111111 
	Parameter GEN3_RXCDR_CFG_D_GTX_S bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_D_GTX_A bound to: 16'b1000000000000000 
	Parameter GEN3_RXCDR_CFG_E_GTX bound to: 16'b0000000000001011 
	Parameter GEN3_RXCDR_CFG_F_GTX bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_A_GTH_S bound to: 16'b0000000000011000 
	Parameter GEN3_RXCDR_CFG_A_GTH_A bound to: 16'b1000000000011000 
	Parameter GEN3_RXCDR_CFG_B_GTH bound to: 16'b1100100001001000 
	Parameter GEN3_RXCDR_CFG_C_GTH bound to: 16'b0001000000000000 
	Parameter GEN3_RXCDR_CFG_D_GTH bound to: 16'b0000011111111110 
	Parameter GEN3_RXCDR_CFG_D_GTH_AUX bound to: 16'b0000111111111110 
	Parameter GEN3_RXCDR_CFG_E_GTH bound to: 16'b0000000000010000 
	Parameter GEN3_RXCDR_CFG_F_GTH bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_F_GTH_AUX bound to: 16'b0000000000000010 
	Parameter GEN123_PCS_RSVD_ATTR_A bound to: 16'b0000000000000000 
	Parameter GEN123_PCS_RSVD_ATTR_M_TX bound to: 16'b0000000000000010 
	Parameter GEN123_PCS_RSVD_ATTR_M_RX bound to: 16'b0000000000000100 
	Parameter X16_RX_DATAWIDTH bound to: 16'b0000000000000000 
	Parameter X20_RX_DATAWIDTH bound to: 16'b0000100000000000 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_LOAD bound to: 1 - type: integer 
	Parameter FSM_READ bound to: 2 - type: integer 
	Parameter FSM_RRDY bound to: 3 - type: integer 
	Parameter FSM_WRITE bound to: 4 - type: integer 
	Parameter FSM_WRDY bound to: 5 - type: integer 
	Parameter FSM_DONE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_pipe_drp' (29#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_drp.v:66]
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_pipe_eq' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_eq.v:67]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
	Parameter FSM_TXEQ_IDLE bound to: 6'b000001 
	Parameter FSM_TXEQ_PRESET bound to: 6'b000010 
	Parameter FSM_TXEQ_TXCOEFF bound to: 6'b000100 
	Parameter FSM_TXEQ_REMAP bound to: 6'b001000 
	Parameter FSM_TXEQ_QUERY bound to: 6'b010000 
	Parameter FSM_TXEQ_DONE bound to: 6'b100000 
	Parameter FSM_RXEQ_IDLE bound to: 6'b000001 
	Parameter FSM_RXEQ_PRESET bound to: 6'b000010 
	Parameter FSM_RXEQ_TXCOEFF bound to: 6'b000100 
	Parameter FSM_RXEQ_LF bound to: 6'b001000 
	Parameter FSM_RXEQ_NEW_TXCOEFF_REQ bound to: 6'b010000 
	Parameter FSM_RXEQ_DONE bound to: 6'b100000 
	Parameter TXPRECURSOR_00 bound to: 6'b000000 
	Parameter TXMAINCURSOR_00 bound to: 7'b0111100 
	Parameter TXPOSTCURSOR_00 bound to: 6'b010100 
	Parameter TXPRECURSOR_01 bound to: 6'b000000 
	Parameter TXMAINCURSOR_01 bound to: 7'b1000100 
	Parameter TXPOSTCURSOR_01 bound to: 6'b001101 
	Parameter TXPRECURSOR_02 bound to: 6'b000000 
	Parameter TXMAINCURSOR_02 bound to: 7'b1000000 
	Parameter TXPOSTCURSOR_02 bound to: 6'b010000 
	Parameter TXPRECURSOR_03 bound to: 6'b000000 
	Parameter TXMAINCURSOR_03 bound to: 7'b1000110 
	Parameter TXPOSTCURSOR_03 bound to: 6'b001010 
	Parameter TXPRECURSOR_04 bound to: 6'b000000 
	Parameter TXMAINCURSOR_04 bound to: 7'b1010000 
	Parameter TXPOSTCURSOR_04 bound to: 6'b000000 
	Parameter TXPRECURSOR_05 bound to: 6'b001000 
	Parameter TXMAINCURSOR_05 bound to: 7'b1001000 
	Parameter TXPOSTCURSOR_05 bound to: 6'b000000 
	Parameter TXPRECURSOR_06 bound to: 6'b001010 
	Parameter TXMAINCURSOR_06 bound to: 7'b1000110 
	Parameter TXPOSTCURSOR_06 bound to: 6'b000000 
	Parameter TXPRECURSOR_07 bound to: 6'b001000 
	Parameter TXMAINCURSOR_07 bound to: 7'b0111000 
	Parameter TXPOSTCURSOR_07 bound to: 6'b010000 
	Parameter TXPRECURSOR_08 bound to: 6'b001010 
	Parameter TXMAINCURSOR_08 bound to: 7'b0111100 
	Parameter TXPOSTCURSOR_08 bound to: 6'b001010 
	Parameter TXPRECURSOR_09 bound to: 6'b001101 
	Parameter TXMAINCURSOR_09 bound to: 7'b1000100 
	Parameter TXPOSTCURSOR_09 bound to: 6'b000000 
	Parameter TXPRECURSOR_10 bound to: 6'b000000 
	Parameter TXMAINCURSOR_10 bound to: 7'b0111000 
	Parameter TXPOSTCURSOR_10 bound to: 6'b011001 
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_rxeq_scan' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_rxeq_scan.v:66]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
	Parameter CONVERGE_MAX bound to: 22'b1011111010111100001000 
	Parameter CONVERGE_MAX_BYPASS bound to: 22'b0111111100101000000101 
	Parameter FSM_IDLE bound to: 4'b0001 
	Parameter FSM_PRESET bound to: 4'b0010 
	Parameter FSM_CONVERGE bound to: 4'b0100 
	Parameter FSM_NEW_TXCOEFF_REQ bound to: 4'b1000 
	Parameter converge_max_cnt bound to: 22'b1011111010111100001000 
	Parameter converge_max_bypass_cnt bound to: 22'b0111111100101000000101 
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_rxeq_scan' (30#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_rxeq_scan.v:66]
INFO: [Synth 8-226] default block is never used [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_eq.v:401]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_pipe_eq' (31#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_eq.v:67]
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_gt_common' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_gt_common.v:56]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_qpll_drp' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_qpll_drp.v:67]
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter LOAD_CNT_MAX bound to: 2'b11 
	Parameter INDEX_MAX bound to: 3'b110 
	Parameter ADDR_QPLL_FBDIV bound to: 8'b00110110 
	Parameter ADDR_QPLL_CFG bound to: 8'b00110010 
	Parameter ADDR_QPLL_LPF bound to: 8'b00110001 
	Parameter ADDR_CRSCODE bound to: 8'b10001000 
	Parameter ADDR_QPLL_COARSE_FREQ_OVRD bound to: 8'b00110101 
	Parameter ADDR_QPLL_COARSE_FREQ_OVRD_EN bound to: 8'b00110110 
	Parameter ADDR_QPLL_LOCK_CFG bound to: 8'b00110100 
	Parameter MASK_QPLL_FBDIV bound to: 16'b1111110000000000 
	Parameter MASK_QPLL_CFG bound to: 16'b1111111110111111 
	Parameter MASK_QPLL_LPF bound to: 16'b1000011111111111 
	Parameter MASK_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000001111111111 
	Parameter MASK_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b1111011111111111 
	Parameter MASK_QPLL_LOCK_CFG bound to: 16'b1110011111111111 
	Parameter NORM_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000000000000000 
	Parameter NORM_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b0000000000000000 
	Parameter NORM_QPLL_LOCK_CFG bound to: 16'b0000000000000000 
	Parameter OVRD_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000000000000000 
	Parameter OVRD_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b0000100000000000 
	Parameter OVRD_QPLL_LOCK_CFG bound to: 16'b0000000000000000 
	Parameter QPLL_FBDIV bound to: 16'b0000000100100000 
	Parameter GEN12_QPLL_FBDIV bound to: 16'b0000000101110000 
	Parameter GEN3_QPLL_FBDIV bound to: 16'b0000000100100000 
	Parameter GEN12_QPLL_CFG bound to: 16'b0000000001000000 
	Parameter GEN3_QPLL_CFG bound to: 16'b0000000001000000 
	Parameter GEN12_QPLL_LPF bound to: 16'b0110100000000000 
	Parameter GEN3_QPLL_LPF bound to: 16'b0110100000000000 
	Parameter FSM_IDLE bound to: 9'b000000001 
	Parameter FSM_LOAD bound to: 9'b000000010 
	Parameter FSM_READ bound to: 9'b000000100 
	Parameter FSM_RRDY bound to: 9'b000001000 
	Parameter FSM_WRITE bound to: 9'b000010000 
	Parameter FSM_WRDY bound to: 9'b000100000 
	Parameter FSM_DONE bound to: 9'b001000000 
	Parameter FSM_QPLLRESET bound to: 9'b010000000 
	Parameter FSM_QPLLLOCK bound to: 9'b100000000 
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_qpll_drp' (32#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_qpll_drp.v:67]
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_qpll_wrapper' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_qpll_wrapper.v:67]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter QPLL_FBDIV bound to: 10'b0100100000 
	Parameter GTP_QPLL_FBDIV bound to: 3'b101 
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
INFO: [Synth 8-638] synthesizing module 'GTXE2_COMMON' [/CAD/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:8769]
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 3.0 - type: string 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_CFG bound to: 27'b000011010000000000111000001 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_LPF bound to: 4'b1101 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_FBDIV bound to: 10'b0100100000 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GTXE2_COMMON' (33#1) [/CAD/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:8769]
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_gtp_cpllpd_ovrd' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_gtp_cpllpd_ovrd.v:54]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_gtp_cpllpd_ovrd' (34#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_gtp_cpllpd_ovrd.v:54]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_qpll_wrapper' (35#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_qpll_wrapper.v:67]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_gt_common' (36#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_gt_common.v:56]
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_gt_wrapper' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_gt_wrapper.v:67]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
	Parameter PCIE_LPM_DFE_GEN3 bound to: DFE - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND_EN bound to: TRUE - type: string 
	Parameter PCIE_LANE bound to: 8 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 3'b010 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_FBDIV bound to: 5 - type: integer 
	Parameter OUT_DIV bound to: 2 - type: integer 
	Parameter CLK25_DIV bound to: 4 - type: integer 
	Parameter CLKMUX_PD bound to: 1'b1 
	Parameter CPLL_CFG bound to: 24'b101001000000011111001100 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000001100100 
	Parameter TX_RXDETECT_REF bound to: 3'b011 
	Parameter OOBCLK_SEL bound to: 1'b1 
	Parameter RXOOB_CLK_CFG bound to: FABRIC - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000111001111 
	Parameter RXCDR_CFG_GTX bound to: 72'b000000110000000000000000001000111111111100010000001000000000000000100000 
	Parameter RXCDR_CFG_GTH bound to: 83'b00000000000001000000000011111111110001000000000000011000010000010000000000000011000 
	Parameter RXCDR_CFG_GTP bound to: 83'b00000000000000000010000011111111110010000000110000000000001000001000001000000010000 
	Parameter TXSYNC_OVRD bound to: 1'b1 
	Parameter RXSYNC_OVRD bound to: 1'b1 
	Parameter TXSYNC_MULTILANE bound to: 1'b1 
	Parameter RXSYNC_MULTILANE bound to: 1'b1 
	Parameter CLK_COR_MIN_LAT bound to: 18 - type: integer 
	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64_gtx_cpllpd_ovrd' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_gtx_cpllpd_ovrd.v:54]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_gtx_cpllpd_ovrd' (37#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_gtx_cpllpd_ovrd.v:54]
INFO: [Synth 8-638] synthesizing module 'GTXE2_CHANNEL' [/CAD/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:8096]
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: TRUE - type: string 
	Parameter CHAN_BOND_SEQ_2_USE bound to: TRUE - type: string 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: TRUE - type: string 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter FTS_LANE_DESKEW_EN bound to: TRUE - type: string 
	Parameter PCS_PCIE_EN bound to: TRUE - type: string 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXSLIDE_MODE bound to: PMA - type: string 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
	Parameter SIM_VERSION bound to: 3.0 - type: string 
	Parameter TXBUF_EN bound to: FALSE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TX_DRIVE_MODE bound to: PIPE - type: string 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b1 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b1 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter UCODEER_CLR bound to: 1'b0 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000001100100 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100101010100 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000100000111111101010 
	Parameter CPLL_CFG bound to: 24'b101001000000011111001100 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101100000001 
	Parameter RXPHDLY_CFG bound to: 24'b000000000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b010 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_RXDETECT_REF bound to: 3'b011 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV4 bound to: 0 - type: integer 
	Parameter RX_DFE_KL_CFG2 bound to: 848353388 - type: integer 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b0000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b0100 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000111001111 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00011 
	Parameter TX_DEEMPH0 bound to: 5'b10100 
	Parameter TX_DEEMPH1 bound to: 5'b01011 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100010000001000000000000000100000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00001001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0001001010 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0001001010 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0001001010 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0110111100 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0001000101 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0001000101 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0001000101 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0110111100 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100011100 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter CHAN_BOND_MAX_SKEW bound to: 7 - type: integer 
	Parameter CHAN_BOND_SEQ_LEN bound to: 4 - type: integer 
	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 18 - type: integer 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_FBDIV bound to: 5 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXOUT_DIV bound to: 2 - type: integer 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RX_CLK25_DIV bound to: 4 - type: integer 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_SIG_VALID_DLY bound to: 4 - type: integer 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter TXOUT_DIV bound to: 2 - type: integer 
	Parameter TX_CLK25_DIV bound to: 4 - type: integer 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GTXE2_CHANNEL' (38#1) [/CAD/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:8096]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_gt_wrapper' (39#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_gt_wrapper.v:67]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_pipe_wrapper' (40#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_wrapper.v:156]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_gt_top' (41#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_gt_top.v:62]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_core_top' (42#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_core_top.v:64]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64_pcie2_top' (43#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pcie2_top.v:59]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64' (44#1) [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/synth/PCIeGen1x8If64.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1043.043 ; gain = 288.207 ; free physical = 2280 ; free virtual = 14532
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1043.043 ; gain = 288.207 ; free physical = 2279 ; free virtual = 14532
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /CAD/Xilinx/Vivado/2014.3.1/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from /CAD/Xilinx/Vivado/2014.3.1/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from /CAD/Xilinx/Vivado/2014.3.1/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from /CAD/Xilinx/Vivado/2014.3.1/data/parts/xilinx/kintex7/PinFunctions.xml...
Loading package from /CAD/Xilinx/Vivado/2014.3.1/data/parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from /CAD/Xilinx/Vivado/2014.3.1/data/./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from /CAD/Xilinx/Vivado/2014.3.1/data/parts/xilinx/kintex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/synth/PCIeGen1x8If64_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/synth/PCIeGen1x8If64_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64-PCIE_X0Y0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64-PCIE_X0Y0.xdc] for cell 'inst'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64-PCIE_X0Y0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PCIeGen1x8If64_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PCIeGen1x8If64_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1427.398 ; gain = 0.000 ; free physical = 1933 ; free virtual = 14186
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1427.398 ; gain = 672.562 ; free physical = 1931 ; free virtual = 14184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1427.398 ; gain = 672.562 ; free physical = 1931 ; free virtual = 14184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1427.398 ; gain = 672.562 ; free physical = 1931 ; free virtual = 14184
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'PCIeGen1x8If64_pipe_reset'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'PCIeGen1x8If64_qpll_reset'
INFO: [Synth 8-4471] merging register 'rxpmareset_reg' into 'txpmareset_reg' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_pipe_rate.v:416]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'PCIeGen1x8If64_pipe_rate'
ROM "cpllpd" won't be mapped to RAM because it is too sparse.
ROM "cpllreset" won't be mapped to RAM because it is too sparse.
ROM "txpmareset" won't be mapped to RAM because it is too sparse.
ROM "sysclksel" won't be mapped to RAM because it is too sparse.
ROM "pclk_sel" won't be mapped to RAM because it is too sparse.
ROM "gen3" won't be mapped to RAM because it is too sparse.
ROM "drp_start" won't be mapped to RAM because it is too sparse.
ROM "drp_x16x20_mode" won't be mapped to RAM because it is too sparse.
ROM "drp_x16" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3898] No Re-encoding of one hot register 'txsync_fsm.fsm_tx_reg' in module 'PCIeGen1x8If64_pipe_sync'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'PCIeGen1x8If64_rxeq_scan'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_tx_reg' in module 'PCIeGen1x8If64_pipe_eq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_rx_reg' in module 'PCIeGen1x8If64_pipe_eq'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'fsm_reg' in module 'PCIeGen1x8If64_qpll_drp'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'reg_state_eios_det_reg' in module 'PCIeGen1x8If64_gt_rx_valid_filter_7x'
INFO: [Synth 8-4471] merging register 'bridge_reset_int_reg' into 'user_reset_int_reg' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_core_top.v:1072]
INFO: [Synth 8-4471] merging register 'bridge_reset_d_reg' into 'user_reset_out_reg' [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64_core_top.v:1082]
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'PCIeGen1x8If64_pipe_reset'
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'PCIeGen1x8If64_qpll_reset'
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'PCIeGen1x8If64_rxeq_scan'
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_tx_reg' using encoding 'one-hot' in module 'PCIeGen1x8If64_pipe_eq'
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_rx_reg' using encoding 'sequential' in module 'PCIeGen1x8If64_pipe_eq'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1427.398 ; gain = 672.562 ; free physical = 1929 ; free virtual = 14182
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 8     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 24    
	   2 Input      3 Bit       Adders := 11    
	   2 Input      2 Bit       Adders := 27    
	   2 Input      1 Bit       Adders := 9     
+---Registers : 
	              128 Bit    Registers := 10    
	               96 Bit    Registers := 10    
	               64 Bit    Registers := 3     
	               22 Bit    Registers := 9     
	               19 Bit    Registers := 8     
	               18 Bit    Registers := 64    
	               16 Bit    Registers := 54    
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 47    
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 93    
	                5 Bit    Registers := 17    
	                4 Bit    Registers := 81    
	                3 Bit    Registers := 86    
	                2 Bit    Registers := 145   
	                1 Bit    Registers := 1388  
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 11    
	   5 Input     22 Bit        Muxes := 8     
	   2 Input     19 Bit        Muxes := 8     
	   7 Input     19 Bit        Muxes := 8     
	   2 Input     18 Bit        Muxes := 32    
	  12 Input     18 Bit        Muxes := 16    
	   7 Input     18 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 40    
	   2 Input     15 Bit        Muxes := 16    
	   2 Input     14 Bit        Muxes := 16    
	   2 Input     13 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 18    
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 43    
	  13 Input      8 Bit        Muxes := 8     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 10    
	   2 Input      6 Bit        Muxes := 25    
	  13 Input      6 Bit        Muxes := 8     
	   7 Input      6 Bit        Muxes := 24    
	   8 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 83    
	   3 Input      5 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	  19 Input      5 Bit        Muxes := 1     
	  56 Input      5 Bit        Muxes := 8     
	   8 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 73    
	   8 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 71    
	  32 Input      3 Bit        Muxes := 8     
	   7 Input      3 Bit        Muxes := 16    
	  15 Input      3 Bit        Muxes := 8     
	  10 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 29    
	  32 Input      2 Bit        Muxes := 8     
	   7 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 265   
	  18 Input      1 Bit        Muxes := 7     
	  13 Input      1 Bit        Muxes := 6     
	  32 Input      1 Bit        Muxes := 152   
	   7 Input      1 Bit        Muxes := 136   
	   8 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 64    
	   4 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PCIeGen1x8If64 
Detailed RTL Component Info : 
Module PCIeGen1x8If64_axi_basic_rx_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 13    
Module PCIeGen1x8If64_axi_basic_rx_null_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PCIeGen1x8If64_axi_basic_rx 
Detailed RTL Component Info : 
Module PCIeGen1x8If64_axi_basic_tx_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module PCIeGen1x8If64_axi_basic_tx_thrtl_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module PCIeGen1x8If64_axi_basic_tx 
Detailed RTL Component Info : 
Module PCIeGen1x8If64_axi_basic_top 
Detailed RTL Component Info : 
Module BRAM_TDP_MACRO 
Detailed RTL Component Info : 
Module PCIeGen1x8If64_pcie_bram_7x 
Detailed RTL Component Info : 
Module PCIeGen1x8If64_pcie_brams_7x 
Detailed RTL Component Info : 
Module PCIeGen1x8If64_pcie_bram_top_7x 
Detailed RTL Component Info : 
Module PCIeGen1x8If64_pcie_7x 
Detailed RTL Component Info : 
Module PCIeGen1x8If64_pcie_pipe_misc 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module PCIeGen1x8If64_pcie_pipe_lane 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
Module PCIeGen1x8If64_pcie_pipe_pipeline 
Detailed RTL Component Info : 
Module PCIeGen1x8If64_pcie_top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
Module PCIeGen1x8If64_pipe_clock 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PCIeGen1x8If64_pipe_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 16    
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	  19 Input      5 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module PCIeGen1x8If64_qpll_reset 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 5     
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 6     
Module PCIeGen1x8If64_pipe_user 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module PCIeGen1x8If64_pipe_rate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 43    
+---Muxes : 
	  56 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 1     
	  32 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	  32 Input      1 Bit        Muxes := 19    
Module PCIeGen1x8If64_pipe_sync 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module PCIeGen1x8If64_pipe_drp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module PCIeGen1x8If64_rxeq_scan 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   5 Input     22 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	  13 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
Module PCIeGen1x8If64_pipe_eq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	                6 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   7 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	  12 Input     18 Bit        Muxes := 2     
	   7 Input     18 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	  15 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 14    
Module PCIeGen1x8If64_qpll_drp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
Module PCIeGen1x8If64_gtp_cpllpd_ovrd 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
Module PCIeGen1x8If64_qpll_wrapper 
Detailed RTL Component Info : 
Module PCIeGen1x8If64_gt_common 
Detailed RTL Component Info : 
Module PCIeGen1x8If64_gtx_cpllpd_ovrd 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
Module PCIeGen1x8If64_gt_wrapper 
Detailed RTL Component Info : 
Module PCIeGen1x8If64_pipe_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 16    
Module PCIeGen1x8If64_gt_rx_valid_filter_7x 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module PCIeGen1x8If64_gt_top 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PCIeGen1x8If64_core_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module PCIeGen1x8If64_pcie2_top 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1427.398 ; gain = 672.562 ; free physical = 1929 ; free virtual = 14182
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1427.398 ; gain = 672.562 ; free physical = 1929 ; free virtual = 14182
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1427.398 ; gain = 672.562 ; free physical = 1929 ; free virtual = 14182

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1427.402 ; gain = 672.566 ; free physical = 1943 ; free virtual = 14195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1427.402 ; gain = 672.566 ; free physical = 1943 ; free virtual = 14195
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1427.402 ; gain = 672.566 ; free physical = 1943 ; free virtual = 14195

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1427.402 ; gain = 672.566 ; free physical = 1943 ; free virtual = 14195
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1518.395 ; gain = 763.559 ; free physical = 1837 ; free virtual = 14090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1540.402 ; gain = 785.566 ; free physical = 1816 ; free virtual = 14068
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel_reg ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[17] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[16] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[15] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[14] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[13] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[12] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[11] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[10] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[9] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[8] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[7] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[6] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[5] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[4] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[3] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[2] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[1] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[0] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[17] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[16] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[15] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[14] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[13] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[12] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[11] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[10] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[9] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[8] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[7] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[6] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[5] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[4] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[3] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[2] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[1] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[0] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_lffs_sel_reg ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel_reg ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[17] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[16] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[15] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[14] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[13] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[12] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[11] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[10] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[9] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[8] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[7] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[6] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[5] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[4] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[3] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[2] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[1] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[0] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[17] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[16] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[15] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[14] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[13] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[12] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[11] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[10] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[9] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[8] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[7] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[6] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[5] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[4] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[3] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[2] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[1] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[0] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_lffs_sel_reg ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel_reg ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[17] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[16] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[15] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[14] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[13] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[12] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[11] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[10] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[9] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[8] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[7] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[6] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[5] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[4] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[3] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[2] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[1] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[0] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[17] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[16] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[15] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[14] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[13] ) is unused and will be removed from module PCIeGen1x8If64_pcie2_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1612.691 ; gain = 857.855 ; free physical = 1741 ; free virtual = 13994
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1612.691 ; gain = 857.855 ; free physical = 1741 ; free virtual = 13994
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1612.691 ; gain = 857.855 ; free physical = 1741 ; free virtual = 13994
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1612.691 ; gain = 857.855 ; free physical = 1741 ; free virtual = 13993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+-------------------------+-------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name              | RTL Name                                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------+-------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|PCIeGen1x8If64_pcie2_top | inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]     | 96     | 8     | NO           | NO                 | YES               | 0      | 24      | 
|PCIeGen1x8If64_pcie2_top | inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127] | 128    | 8     | NO           | NO                 | YES               | 0      | 32      | 
+-------------------------+-------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |    13|
|2     |BUFGCTRL      |     1|
|3     |CARRY4        |    54|
|4     |GTXE2_CHANNEL |     8|
|5     |GTXE2_COMMON  |     2|
|6     |LUT1          |   253|
|7     |LUT2          |   607|
|8     |LUT3          |   636|
|9     |LUT4          |   399|
|10    |LUT5          |  1183|
|11    |LUT6          |  1476|
|12    |MMCME2_ADV    |     1|
|13    |MUXCY_L       |   168|
|14    |MUXF7         |    65|
|15    |MUXF8         |    16|
|16    |PCIE_2_1      |     1|
|17    |RAMB36E1      |     4|
|18    |SRLC32E       |    56|
|19    |XORCY         |   176|
|20    |FDCE          |     9|
|21    |FDPE          |     2|
|22    |FDRE          |  5842|
|23    |FDSE          |   140|
+------+--------------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------+----------------------------------------+------+
|      |Instance                                                                       |Module                                  |Cells |
+------+-------------------------------------------------------------------------------+----------------------------------------+------+
|1     |top                                                                            |                                        | 11112|
|2     |  inst                                                                         |PCIeGen1x8If64_pcie2_top                | 11112|
|3     |    inst                                                                       |PCIeGen1x8If64_core_top                 | 11112|
|4     |      gt_top_i                                                                 |PCIeGen1x8If64_gt_top                   | 10132|
|5     |        \gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst                      |PCIeGen1x8If64_gt_rx_valid_filter_7x    |    61|
|6     |        \gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst                      |PCIeGen1x8If64_gt_rx_valid_filter_7x_14 |    60|
|7     |        \gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst                      |PCIeGen1x8If64_gt_rx_valid_filter_7x_15 |    60|
|8     |        \gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst                      |PCIeGen1x8If64_gt_rx_valid_filter_7x_16 |    60|
|9     |        \gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst                      |PCIeGen1x8If64_gt_rx_valid_filter_7x_17 |    60|
|10    |        \gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst                      |PCIeGen1x8If64_gt_rx_valid_filter_7x_18 |    60|
|11    |        \gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst                      |PCIeGen1x8If64_gt_rx_valid_filter_7x_19 |    60|
|12    |        \gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst                      |PCIeGen1x8If64_gt_rx_valid_filter_7x_20 |    61|
|13    |        pipe_wrapper_i                                                         |PCIeGen1x8If64_pipe_wrapper             |  9632|
|14    |          \pipe_clock_int.pipe_clock_i                                         |PCIeGen1x8If64_pipe_clock               |    45|
|15    |          \pipe_lane[0].gt_wrapper_i                                           |PCIeGen1x8If64_gt_wrapper               |    16|
|16    |            cpllPDInst                                                         |PCIeGen1x8If64_gtx_cpllpd_ovrd_79       |    11|
|17    |          \pipe_lane[0].pipe_drp.pipe_drp_i                                    |PCIeGen1x8If64_pipe_drp                 |   195|
|18    |          \pipe_lane[0].pipe_eq.pipe_eq_i                                      |PCIeGen1x8If64_pipe_eq                  |   533|
|19    |            rxeq_scan_i                                                        |PCIeGen1x8If64_rxeq_scan_78             |   192|
|20    |          \pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i  |PCIeGen1x8If64_gt_common                |   164|
|21    |            qpll_drp_i                                                         |PCIeGen1x8If64_qpll_drp_76              |   162|
|22    |            qpll_wrapper_i                                                     |PCIeGen1x8If64_qpll_wrapper_77          |     2|
|23    |          \pipe_lane[0].pipe_rate.pipe_rate_i                                  |PCIeGen1x8If64_pipe_rate                |   148|
|24    |          \pipe_lane[0].pipe_sync_i                                            |PCIeGen1x8If64_pipe_sync                |    76|
|25    |          \pipe_lane[0].pipe_user_i                                            |PCIeGen1x8If64_pipe_user                |   149|
|26    |          \pipe_lane[1].gt_wrapper_i                                           |PCIeGen1x8If64_gt_wrapper_21            |    16|
|27    |            cpllPDInst                                                         |PCIeGen1x8If64_gtx_cpllpd_ovrd_75       |    11|
|28    |          \pipe_lane[1].pipe_drp.pipe_drp_i                                    |PCIeGen1x8If64_pipe_drp_22              |   195|
|29    |          \pipe_lane[1].pipe_eq.pipe_eq_i                                      |PCIeGen1x8If64_pipe_eq_23               |   533|
|30    |            rxeq_scan_i                                                        |PCIeGen1x8If64_rxeq_scan_74             |   192|
|31    |          \pipe_lane[1].pipe_rate.pipe_rate_i                                  |PCIeGen1x8If64_pipe_rate_24             |   148|
|32    |          \pipe_lane[1].pipe_sync_i                                            |PCIeGen1x8If64_pipe_sync_25             |    74|
|33    |          \pipe_lane[1].pipe_user_i                                            |PCIeGen1x8If64_pipe_user_26             |   147|
|34    |          \pipe_lane[2].gt_wrapper_i                                           |PCIeGen1x8If64_gt_wrapper_27            |    16|
|35    |            cpllPDInst                                                         |PCIeGen1x8If64_gtx_cpllpd_ovrd_73       |    11|
|36    |          \pipe_lane[2].pipe_drp.pipe_drp_i                                    |PCIeGen1x8If64_pipe_drp_28              |   195|
|37    |          \pipe_lane[2].pipe_eq.pipe_eq_i                                      |PCIeGen1x8If64_pipe_eq_29               |   533|
|38    |            rxeq_scan_i                                                        |PCIeGen1x8If64_rxeq_scan_72             |   192|
|39    |          \pipe_lane[2].pipe_rate.pipe_rate_i                                  |PCIeGen1x8If64_pipe_rate_30             |   148|
|40    |          \pipe_lane[2].pipe_sync_i                                            |PCIeGen1x8If64_pipe_sync_31             |    74|
|41    |          \pipe_lane[2].pipe_user_i                                            |PCIeGen1x8If64_pipe_user_32             |   149|
|42    |          \pipe_lane[3].gt_wrapper_i                                           |PCIeGen1x8If64_gt_wrapper_33            |    18|
|43    |            cpllPDInst                                                         |PCIeGen1x8If64_gtx_cpllpd_ovrd_71       |    11|
|44    |          \pipe_lane[3].pipe_drp.pipe_drp_i                                    |PCIeGen1x8If64_pipe_drp_34              |   195|
|45    |          \pipe_lane[3].pipe_eq.pipe_eq_i                                      |PCIeGen1x8If64_pipe_eq_35               |   533|
|46    |            rxeq_scan_i                                                        |PCIeGen1x8If64_rxeq_scan_70             |   192|
|47    |          \pipe_lane[3].pipe_rate.pipe_rate_i                                  |PCIeGen1x8If64_pipe_rate_36             |   148|
|48    |          \pipe_lane[3].pipe_sync_i                                            |PCIeGen1x8If64_pipe_sync_37             |    74|
|49    |          \pipe_lane[3].pipe_user_i                                            |PCIeGen1x8If64_pipe_user_38             |   147|
|50    |          \pipe_lane[4].gt_wrapper_i                                           |PCIeGen1x8If64_gt_wrapper_39            |    16|
|51    |            cpllPDInst                                                         |PCIeGen1x8If64_gtx_cpllpd_ovrd_69       |    11|
|52    |          \pipe_lane[4].pipe_drp.pipe_drp_i                                    |PCIeGen1x8If64_pipe_drp_40              |   195|
|53    |          \pipe_lane[4].pipe_eq.pipe_eq_i                                      |PCIeGen1x8If64_pipe_eq_41               |   533|
|54    |            rxeq_scan_i                                                        |PCIeGen1x8If64_rxeq_scan_68             |   192|
|55    |          \pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i  |PCIeGen1x8If64_gt_common_42             |   164|
|56    |            qpll_drp_i                                                         |PCIeGen1x8If64_qpll_drp                 |   162|
|57    |            qpll_wrapper_i                                                     |PCIeGen1x8If64_qpll_wrapper             |     2|
|58    |          \pipe_lane[4].pipe_rate.pipe_rate_i                                  |PCIeGen1x8If64_pipe_rate_43             |   148|
|59    |          \pipe_lane[4].pipe_sync_i                                            |PCIeGen1x8If64_pipe_sync_44             |    74|
|60    |          \pipe_lane[4].pipe_user_i                                            |PCIeGen1x8If64_pipe_user_45             |   147|
|61    |          \pipe_lane[5].gt_wrapper_i                                           |PCIeGen1x8If64_gt_wrapper_46            |    16|
|62    |            cpllPDInst                                                         |PCIeGen1x8If64_gtx_cpllpd_ovrd_67       |    11|
|63    |          \pipe_lane[5].pipe_drp.pipe_drp_i                                    |PCIeGen1x8If64_pipe_drp_47              |   195|
|64    |          \pipe_lane[5].pipe_eq.pipe_eq_i                                      |PCIeGen1x8If64_pipe_eq_48               |   533|
|65    |            rxeq_scan_i                                                        |PCIeGen1x8If64_rxeq_scan_66             |   192|
|66    |          \pipe_lane[5].pipe_rate.pipe_rate_i                                  |PCIeGen1x8If64_pipe_rate_49             |   148|
|67    |          \pipe_lane[5].pipe_sync_i                                            |PCIeGen1x8If64_pipe_sync_50             |    74|
|68    |          \pipe_lane[5].pipe_user_i                                            |PCIeGen1x8If64_pipe_user_51             |   149|
|69    |          \pipe_lane[6].gt_wrapper_i                                           |PCIeGen1x8If64_gt_wrapper_52            |    20|
|70    |            cpllPDInst                                                         |PCIeGen1x8If64_gtx_cpllpd_ovrd_65       |    11|
|71    |          \pipe_lane[6].pipe_drp.pipe_drp_i                                    |PCIeGen1x8If64_pipe_drp_53              |   195|
|72    |          \pipe_lane[6].pipe_eq.pipe_eq_i                                      |PCIeGen1x8If64_pipe_eq_54               |   533|
|73    |            rxeq_scan_i                                                        |PCIeGen1x8If64_rxeq_scan_64             |   192|
|74    |          \pipe_lane[6].pipe_rate.pipe_rate_i                                  |PCIeGen1x8If64_pipe_rate_55             |   152|
|75    |          \pipe_lane[6].pipe_sync_i                                            |PCIeGen1x8If64_pipe_sync_56             |    74|
|76    |          \pipe_lane[6].pipe_user_i                                            |PCIeGen1x8If64_pipe_user_57             |   152|
|77    |          \pipe_lane[7].gt_wrapper_i                                           |PCIeGen1x8If64_gt_wrapper_58            |    16|
|78    |            cpllPDInst                                                         |PCIeGen1x8If64_gtx_cpllpd_ovrd          |    11|
|79    |          \pipe_lane[7].pipe_drp.pipe_drp_i                                    |PCIeGen1x8If64_pipe_drp_59              |   195|
|80    |          \pipe_lane[7].pipe_eq.pipe_eq_i                                      |PCIeGen1x8If64_pipe_eq_60               |   533|
|81    |            rxeq_scan_i                                                        |PCIeGen1x8If64_rxeq_scan                |   192|
|82    |          \pipe_lane[7].pipe_rate.pipe_rate_i                                  |PCIeGen1x8If64_pipe_rate_61             |   148|
|83    |          \pipe_lane[7].pipe_sync_i                                            |PCIeGen1x8If64_pipe_sync_62             |    74|
|84    |          \pipe_lane[7].pipe_user_i                                            |PCIeGen1x8If64_pipe_user_63             |   152|
|85    |          \pipe_reset.pipe_reset_i                                             |PCIeGen1x8If64_pipe_reset               |   227|
|86    |          \qpll_reset.qpll_reset_i                                             |PCIeGen1x8If64_qpll_reset               |    97|
|87    |      pcie_top_i                                                               |PCIeGen1x8If64_pcie_top                 |   970|
|88    |        axi_basic_top                                                          |PCIeGen1x8If64_axi_basic_top            |   493|
|89    |          rx_inst                                                              |PCIeGen1x8If64_axi_basic_rx             |   349|
|90    |            rx_null_gen_inst                                                   |PCIeGen1x8If64_axi_basic_rx_null_gen    |    69|
|91    |            rx_pipeline_inst                                                   |PCIeGen1x8If64_axi_basic_rx_pipeline    |   280|
|92    |          tx_inst                                                              |PCIeGen1x8If64_axi_basic_tx             |   144|
|93    |            \thrtl_ctl_enabled.tx_thrl_ctl_inst                                |PCIeGen1x8If64_axi_basic_tx_thrtl_ctl   |    65|
|94    |            tx_pipeline_inst                                                   |PCIeGen1x8If64_axi_basic_tx_pipeline    |    79|
|95    |        pcie_7x_i                                                              |PCIeGen1x8If64_pcie_7x                  |    55|
|96    |          pcie_bram_top                                                        |PCIeGen1x8If64_pcie_bram_top_7x         |     4|
|97    |            pcie_brams_rx                                                      |PCIeGen1x8If64_pcie_brams_7x            |     2|
|98    |              \brams[0].ram                                                    |PCIeGen1x8If64_pcie_bram_7x_10          |     1|
|99    |                \use_tdp.ramb36                                                |BRAM_TDP_MACRO_13                       |     1|
|100   |              \brams[1].ram                                                    |PCIeGen1x8If64_pcie_bram_7x_11          |     1|
|101   |                \use_tdp.ramb36                                                |BRAM_TDP_MACRO_12                       |     1|
|102   |            pcie_brams_tx                                                      |PCIeGen1x8If64_pcie_brams_7x_7          |     2|
|103   |              \brams[0].ram                                                    |PCIeGen1x8If64_pcie_bram_7x             |     1|
|104   |                \use_tdp.ramb36                                                |BRAM_TDP_MACRO_9                        |     1|
|105   |              \brams[1].ram                                                    |PCIeGen1x8If64_pcie_bram_7x_8           |     1|
|106   |                \use_tdp.ramb36                                                |BRAM_TDP_MACRO                          |     1|
|107   |        pcie_pipe_pipeline_i                                                   |PCIeGen1x8If64_pcie_pipe_pipeline       |   405|
|108   |          \pipe_2_lane.pipe_lane_1_i                                           |PCIeGen1x8If64_pcie_pipe_lane           |    48|
|109   |          \pipe_4_lane.pipe_lane_2_i                                           |PCIeGen1x8If64_pcie_pipe_lane_0         |    48|
|110   |          \pipe_4_lane.pipe_lane_3_i                                           |PCIeGen1x8If64_pcie_pipe_lane_1         |    48|
|111   |          \pipe_8_lane.pipe_lane_4_i                                           |PCIeGen1x8If64_pcie_pipe_lane_2         |    48|
|112   |          \pipe_8_lane.pipe_lane_5_i                                           |PCIeGen1x8If64_pcie_pipe_lane_3         |    48|
|113   |          \pipe_8_lane.pipe_lane_6_i                                           |PCIeGen1x8If64_pcie_pipe_lane_4         |    48|
|114   |          \pipe_8_lane.pipe_lane_7_i                                           |PCIeGen1x8If64_pcie_pipe_lane_5         |    48|
|115   |          pipe_lane_0_i                                                        |PCIeGen1x8If64_pcie_pipe_lane_6         |    48|
|116   |          pipe_misc_i                                                          |PCIeGen1x8If64_pcie_pipe_misc           |    21|
+------+-------------------------------------------------------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1612.691 ; gain = 857.855 ; free physical = 1741 ; free virtual = 13993
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1612.691 ; gain = 301.523 ; free physical = 1741 ; free virtual = 13993
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1612.691 ; gain = 857.855 ; free physical = 1741 ; free virtual = 13993
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 403 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg and inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg1_reg and inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/synth/PCIeGen1x8If64_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/synth/PCIeGen1x8If64_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64-PCIE_X0Y0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64-PCIE_X0Y0.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 48 instances

INFO: [Common 17-83] Releasing license: Synthesis
329 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 1612.695 ; gain = 685.891 ; free physical = 1740 ; free virtual = 13993
INFO: [Coretcl 2-1174] Renamed 115 cell refs.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1905.055 ; gain = 1.000 ; free physical = 1560 ; free virtual = 13814
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1906.059 ; gain = 293.363 ; free physical = 1559 ; free virtual = 13812
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1907.055 ; gain = 0.000 ; free physical = 1549 ; free virtual = 13811
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 1907.059 ; gain = 1045.914 ; free physical = 1549 ; free virtual = 13810
# read_ip ../ip/dual_clock_fifo/fifo_generator_0.xci
# synth_ip -force [get_files ../ip/dual_clock_fifo/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'fifo_generator_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/CAD/Xilinx/Vivado/2014.3.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'fifo_generator_0' generated file not found '/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fifo_generator_0' generated file not found '/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fifo_generator_0' generated file not found '/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fifo_generator_0' generated file not found '/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'fifo_generator_0' generated file not found '/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0_funcsim.vhdl'. Please regenerate to continue.
Command: synth_design -top fifo_generator_0 -part xc7k325tffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Synthesis license expires in 26 day(s)
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 1907.059 ; gain = 1152.223 ; free physical = 1550 ; free virtual = 13811
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/synth/fifo_generator_0.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 64 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 64 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v12_0' declared at '/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:127' bound to instance 'U0' of component 'fifo_generator_v12_0' [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/synth/fifo_generator_0.vhd:530]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 64 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 64 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 64 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 64 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 64 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 64 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 64 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 64 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 2 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:228]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:229]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:231]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:232]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:234]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:235]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:598]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:599]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:600]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (1#1) [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 64 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 64 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk' (2#1) [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory' [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 64 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 64 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: ECCHSIAO32-7 - type: string 
	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 64 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 64 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0000000000000000 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 64 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 64 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:794]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized0' [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: ECCHSIAO32-7 - type: string 
	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 64 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 64 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0000000000000000 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 64 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 64 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: (null) - type: string 
	Parameter C_COUNT_18K_BRAM bound to: (null) - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_synth.vhd:316]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: ECCHSIAO32-7 - type: string 
	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 64 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 64 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0000000000000000 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 64 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 64 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_gen_top.vhd:444]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_ALGORITHM_i bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
	Parameter C_PRIM_TYPE_i bound to: 3 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_ALGO bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 64 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 64 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0000000000000000 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_ALGO bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 64 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 64 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_input_block.vhd:392]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WEA_I_WIDTH bound to: 8 - type: integer 
	Parameter C_WRITE_WIDTH_A bound to: 64 - type: integer 
	Parameter C_WRITE_WIDTH_A_CORE bound to: 64 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 4 - type: integer 
	Parameter C_ADDRA_WIDTH_CORE bound to: 4 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RSTB_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WEB_I_WIDTH bound to: 8 - type: integer 
	Parameter C_WRITE_WIDTH_B bound to: 64 - type: integer 
	Parameter C_WRITE_WIDTH_B_CORE bound to: 64 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 4 - type: integer 
	Parameter C_ADDRB_WIDTH_CORE bound to: 4 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (3#1) [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_gen_generic_cstr.vhd:451]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_PRIM_TYPE_i bound to: 3 - type: integer 
	Parameter C_USER_WIDTH bound to: 64 - type: integer 
	Parameter C_USER_DEPTH bound to: 16 - type: integer 
	Parameter C_TOTAL_PRIMS bound to: 1 - type: integer 
	Parameter C_DEPTH_RESOLUTION bound to: 512 - type: integer 
	Parameter C_START_WIDTH bound to: 320000'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_START_DEPTH bound to: 320000'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_PRIM_WIDTH bound to: 320000'b0000000000000000000000000100100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_PRIM_DEPTH bound to: 320000'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_USED_WIDTH bound to: 320000'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
	Parameter C_WE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 64 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 64 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RSTB_WIDTH bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0000000000000000 - type: string 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
	Parameter C_WE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 64 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 64 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_USER_WIDTH bound to: 64 - type: integer 
	Parameter C_USER_DEPTH bound to: 16 - type: integer 
	Parameter C_START_WIDTH bound to: 0 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 
	Parameter C_USED_WIDTH bound to: 64 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_USER_WIDTH bound to: 64 - type: integer 
	Parameter C_USER_DEPTH bound to: 16 - type: integer 
	Parameter C_START_WIDTH bound to: 0 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 
	Parameter C_USED_WIDTH bound to: 64 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_USE_BYTE_WE bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_SSRA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_SINITA_VAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 72 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 72 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter C_HAS_SSRB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_SINITB_VAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 72 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 72 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:10373]
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: SDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 72 - type: integer 
	Parameter READ_WIDTH_B bound to: 0 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 72 - type: integer 
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:10434]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (4#1) [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (5#1) [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (6#1) [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_gen_generic_cstr.vhd:451]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_output_block.vhd:214]
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_WRITE_WIDTH_A bound to: 64 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 64 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 64 - type: integer 
	Parameter C_READ_WIDTH_A_CORE bound to: 64 - type: integer 
	Parameter C_READ_WIDTH_B_CORE bound to: 64 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (7#1) [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (8#1) [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (9#1) [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized0' (10#1) [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory' (11#1) [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs' [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/clk_x_pntrs.vhd:213]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff' [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/common/synchronizer_ff.vhd:138]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/common/synchronizer_ff.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff' (12#1) [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/common/synchronizer_ff.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs' (13#1) [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/clk_x_pntrs.vhd:213]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/rd_bin_cntr.vhd:151]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (14#1) [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as' [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_as.vhd:171]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'compare' [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:138]
	Parameter C_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compare' (15#1) [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as' (16#1) [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_as.vhd:171]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/rd_handshaking_flags.vhd:156]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (17#1) [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/rd_handshaking_flags.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (18#1) [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:231]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_WR_RD_RATIO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (19#1) [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as' [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_as.vhd:172]
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as' (20#1) [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_as.vhd:172]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/wr_handshaking_flags.vhd:153]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (21#1) [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/wr_handshaking_flags.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (22#1) [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:231]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_DIN_WIDTH bound to: 64 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 64 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk' (23#1) [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (24#1) [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (25#1) [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (26#1) [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (27#1) [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (28#1) [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/synth/fifo_generator_0.vhd:75]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:07 ; elapsed = 00:02:09 . Memory (MB): peak = 1907.059 ; gain = 1152.223 ; free physical = 1549 ; free virtual = 13809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[44] to constant 0 [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[44] to constant 0 [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:07 ; elapsed = 00:02:09 . Memory (MB): peak = 1907.059 ; gain = 1152.223 ; free physical = 1549 ; free virtual = 13809
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0'
Parsing XDC File [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0/fifo_generator_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fifo_generator_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fifo_generator_0_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1907.059 ; gain = 0.000 ; free physical = 1549 ; free virtual = 13809
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:11 ; elapsed = 00:02:12 . Memory (MB): peak = 1907.059 ; gain = 1152.223 ; free physical = 1548 ; free virtual = 13809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:11 ; elapsed = 00:02:12 . Memory (MB): peak = 1907.059 ; gain = 1152.223 ; free physical = 1548 ; free virtual = 13809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:11 ; elapsed = 00:02:12 . Memory (MB): peak = 1907.059 ; gain = 1152.223 ; free physical = 1548 ; free virtual = 13809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:11 ; elapsed = 00:02:13 . Memory (MB): peak = 1907.059 ; gain = 1152.223 ; free physical = 1544 ; free virtual = 13805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 22    
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fifo_generator_0 
Detailed RTL Component Info : 
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
Module input_blk 
Detailed RTL Component Info : 
Module output_blk 
Detailed RTL Component Info : 
Module blk_mem_input_block 
Detailed RTL Component Info : 
Module blk_mem_output_block 
Detailed RTL Component Info : 
Module blk_mem_gen_prim_wrapper 
Detailed RTL Component Info : 
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
Module blk_mem_gen_generic_cstr 
Detailed RTL Component Info : 
Module blk_mem_gen_top 
Detailed RTL Component Info : 
Module blk_mem_gen_v8_2_synth 
Detailed RTL Component Info : 
Module blk_mem_gen_v8_2__parameterized0 
Detailed RTL Component Info : 
Module memory 
Detailed RTL Component Info : 
Module synchronizer_ff 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_logic 
Detailed RTL Component Info : 
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module wr_logic 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo 
Detailed RTL Component Info : 
Module fifo_generator_top 
Detailed RTL Component Info : 
Module fifo_generator_v12_0_synth 
Detailed RTL Component Info : 
Module fifo_generator_v12_0__parameterized0 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:02:11 ; elapsed = 00:02:13 . Memory (MB): peak = 1907.059 ; gain = 1152.223 ; free physical = 1544 ; free virtual = 13805
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:02:13 . Memory (MB): peak = 1907.059 ; gain = 1152.223 ; free physical = 1544 ; free virtual = 13805
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:02:11 ; elapsed = 00:02:13 . Memory (MB): peak = 1907.059 ; gain = 1152.223 ; free physical = 1544 ; free virtual = 13805

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:02:13 . Memory (MB): peak = 1907.059 ; gain = 1152.223 ; free physical = 1537 ; free virtual = 13797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:02:13 . Memory (MB): peak = 1907.059 ; gain = 1152.223 ; free physical = 1537 ; free virtual = 13797
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:02:11 ; elapsed = 00:02:13 . Memory (MB): peak = 1907.059 ; gain = 1152.223 ; free physical = 1537 ; free virtual = 13797

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:02:11 ; elapsed = 00:02:13 . Memory (MB): peak = 1907.059 ; gain = 1152.223 ; free physical = 1537 ; free virtual = 13797
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:17 ; elapsed = 00:02:19 . Memory (MB): peak = 1907.059 ; gain = 1152.223 ; free physical = 1537 ; free virtual = 13798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:17 ; elapsed = 00:02:19 . Memory (MB): peak = 1907.059 ; gain = 1152.223 ; free physical = 1537 ; free virtual = 13798
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:17 ; elapsed = 00:02:19 . Memory (MB): peak = 1907.059 ; gain = 1152.223 ; free physical = 1537 ; free virtual = 13798
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:17 ; elapsed = 00:02:19 . Memory (MB): peak = 1907.059 ; gain = 1152.223 ; free physical = 1537 ; free virtual = 13798
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:17 ; elapsed = 00:02:19 . Memory (MB): peak = 1907.059 ; gain = 1152.223 ; free physical = 1537 ; free virtual = 13798
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:17 ; elapsed = 00:02:19 . Memory (MB): peak = 1907.059 ; gain = 1152.223 ; free physical = 1537 ; free virtual = 13798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     2|
|2     |LUT2     |    16|
|3     |LUT3     |     6|
|4     |LUT4     |     9|
|5     |LUT5     |     1|
|6     |LUT6     |     3|
|7     |RAMB36E1 |     1|
|8     |FDCE     |    52|
|9     |FDPE     |    17|
|10    |FDRE     |     4|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------------+-------------------------------------+------+
|      |Instance                                        |Module                               |Cells |
+------+------------------------------------------------+-------------------------------------+------+
|1     |top                                             |                                     |   111|
|2     |  U0                                            |fifo_generator_v12_0__parameterized0 |   111|
|3     |    inst_fifo_gen                               |fifo_generator_v12_0_synth           |   111|
|4     |      \gconvfifo.rf                             |fifo_generator_top                   |   111|
|5     |        \grf.rf                                 |fifo_generator_ramfifo               |   111|
|6     |          \gntv_or_sync_fifo.gcx.clkx           |clk_x_pntrs                          |    47|
|7     |            \gsync_stage[1].rd_stg_inst         |synchronizer_ff                      |     4|
|8     |            \gsync_stage[1].wr_stg_inst         |synchronizer_ff_0                    |     4|
|9     |            \gsync_stage[2].rd_stg_inst         |synchronizer_ff_1                    |     5|
|10    |            \gsync_stage[2].wr_stg_inst         |synchronizer_ff_2                    |     5|
|11    |          \gntv_or_sync_fifo.gl0.rd             |rd_logic                             |    20|
|12    |            \gras.rsts                          |rd_status_flags_as                   |     4|
|13    |            \grhf.rhf                           |rd_handshaking_flags                 |     1|
|14    |            rpntr                               |rd_bin_cntr                          |    15|
|15    |          \gntv_or_sync_fifo.gl0.wr             |wr_logic                             |    25|
|16    |            \gwas.wsts                          |wr_status_flags_as                   |     4|
|17    |            \gwhf.whf                           |wr_handshaking_flags                 |     1|
|18    |            wpntr                               |wr_bin_cntr                          |    20|
|19    |          \gntv_or_sync_fifo.mem                |memory                               |     1|
|20    |            \gbm.gbmg.gbmga.ngecc.bmg           |blk_mem_gen_v8_2__parameterized0     |     1|
|21    |              inst_blk_mem_gen                  |blk_mem_gen_v8_2_synth               |     1|
|22    |                \gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                      |     1|
|23    |                  \valid.cstr                   |blk_mem_gen_generic_cstr             |     1|
|24    |                    \ramloop[0].ram.r           |blk_mem_gen_prim_width               |     1|
|25    |                      \prim_noinit.ram          |blk_mem_gen_prim_wrapper             |     1|
|26    |          rstblk                                |reset_blk_ramfifo                    |    18|
+------+------------------------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:17 ; elapsed = 00:02:19 . Memory (MB): peak = 1907.059 ; gain = 1152.223 ; free physical = 1537 ; free virtual = 13798
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 1907.059 ; gain = 0.000 ; free physical = 1537 ; free virtual = 13798
Synthesis Optimization Complete : Time (s): cpu = 00:02:17 ; elapsed = 00:02:19 . Memory (MB): peak = 1907.059 ; gain = 1152.223 ; free physical = 1537 ; free virtual = 13798
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0'
Parsing XDC File [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0/fifo_generator_0_clocks.xdc:53]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2062.402 ; gain = 155.344 ; free physical = 1300 ; free virtual = 13560
Finished Parsing XDC File [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 2062.402 ; gain = 155.344 ; free physical = 1300 ; free virtual = 13560
INFO: [Coretcl 2-1174] Renamed 25 cell refs.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:01:10 ; elapsed = 00:01:10 . Memory (MB): peak = 2078.414 ; gain = 171.355 ; free physical = 1299 ; free virtual = 13560
# read_vhdl -library aHiR_ieee_proposed $AHIR_RELEASE/vhdl/aHiR_ieee_proposed.vhdl 
# read_vhdl -library ahir $AHIR_RELEASE/vhdl/ahir.vhdl 
# read_vhdl ../ahir_files/fpga_test/ahir_system_global_package.vhdl
# read_vhdl ../ahir_files/fpga_test/ahir_system.vhdl
# synth_design -top KC705_Gen1x8If64 -part xc7k325tffg900-2 -include_dirs ../hdl/riffa_hdl/
Command: synth_design -top KC705_Gen1x8If64 -part xc7k325tffg900-2 -include_dirs ../hdl/riffa_hdl/
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Synthesis license expires in 26 day(s)
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/functions.vh:58]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/functions.vh:74]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/ultrascale.vh:361]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/ultrascale.vh:376]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tlp.vh:228]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tlp.vh:248]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:29 ; elapsed = 00:02:31 . Memory (MB): peak = 2078.414 ; gain = 1323.578 ; free physical = 1299 ; free virtual = 13560
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'KC705_Gen1x8If64' [/home/anshul/fpga/bitfilegeneration/hdl/KC705_Gen1x8If64.v:48]
	Parameter C_NUM_CHNL bound to: 1 - type: integer 
	Parameter C_NUM_LANES bound to: 8 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAX_PAYLOAD_BYTES bound to: 256 - type: integer 
	Parameter C_LOG_NUM_TAGS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IBUF' [/CAD/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:10250]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [/CAD/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:10250]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [/CAD/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:10380]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (2#1) [/CAD/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:10380]
INFO: [Synth 8-638] synthesizing module 'PCIeGen1x8If64' [/home/anshul/fpga/bitfilegeneration/tcl_test/.Xil/Vivado-7355-AJIT6/realtime/PCIeGen1x8If64_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'PCIeGen1x8If64' (3#1) [/home/anshul/fpga/bitfilegeneration/tcl_test/.Xil/Vivado-7355-AJIT6/realtime/PCIeGen1x8If64_stub.v:7]
WARNING: [Synth 8-689] width (5) of port connection 's_axis_tx_tuser' does not match port width (4) of module 'PCIeGen1x8If64' [/home/anshul/fpga/bitfilegeneration/hdl/KC705_Gen1x8If64.v:222]
WARNING: [Synth 8-350] instance 'PCIeGen1x8If64_i' of module 'PCIeGen1x8If64' requires 87 connections, but only 71 given [/home/anshul/fpga/bitfilegeneration/hdl/KC705_Gen1x8If64.v:197]
INFO: [Synth 8-638] synthesizing module 'riffa_wrapper_kc705' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_wrapper_kc705.v:48]
	Parameter C_NUM_CHNL bound to: 1 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAX_PAYLOAD_BYTES bound to: 256 - type: integer 
	Parameter C_LOG_NUM_TAGS bound to: 5 - type: integer 
	Parameter C_FPGA_ID bound to: K705 - type: string 
	Parameter C_FPGA_NAME bound to: REGT - type: string 
	Parameter C_MAX_READ_REQ_BYTES bound to: 512 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'translation_xilinx' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/translation_xilinx.v:51]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
WARNING: [Synth 8-3848] Net S_AXIS_TX_TUSER in module/entity translation_xilinx does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/translation_xilinx.v:75]
WARNING: [Synth 8-3848] Net RX_TLP_BAR_DECODE in module/entity translation_xilinx does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/translation_xilinx.v:104]
INFO: [Synth 8-256] done synthesizing module 'translation_xilinx' (4#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/translation_xilinx.v:51]
INFO: [Synth 8-638] synthesizing module 'engine_layer' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/engine_layer.v:45]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_LOG_NUM_TAGS bound to: 5 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
INFO: [Synth 8-638] synthesizing module 'rx_engine_classic' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/rx_engine_classic.v:48]
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_LOG_NUM_TAGS bound to: 5 - type: integer 
	Parameter C_RX_PIPELINE_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shiftreg' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_WIDTH bound to: 64 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftreg' (5#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized0' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_WIDTH bound to: 1'b1 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized0' (5#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized1' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_WIDTH bound to: 4 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized1' (5#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-638] synthesizing module 'rxr_engine_classic' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/rxr_engine_classic.v:47]
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RX_PIPELINE_DEPTH bound to: 4 - type: integer 
	Parameter C_RX_BE_W bound to: 8 - type: integer 
	Parameter C_RX_INPUT_STAGES bound to: 1 - type: integer 
	Parameter C_RX_OUTPUT_STAGES bound to: 1 - type: integer 
	Parameter C_RX_COMPUTATION_STAGES bound to: 1 - type: integer 
	Parameter C_TOTAL_STAGES bound to: 3 - type: integer 
	Parameter C_RX_COMPUTATION_CYCLE bound to: 3 - type: integer 
	Parameter C_RX_DATA_CYCLE bound to: 3 - type: integer 
	Parameter C_RX_ADDRDW0_CYCLE bound to: 2 - type: integer 
	Parameter C_RX_ADDRDW1_CYCLE bound to: 2 - type: integer 
	Parameter C_RX_METADW0_CYCLE bound to: 1 - type: integer 
	Parameter C_RX_METADW1_CYCLE bound to: 1 - type: integer 
	Parameter C_RX_ADDRDW0_INDEX bound to: 64 - type: integer 
	Parameter C_RX_ADDRDW1_INDEX bound to: 96 - type: integer 
	Parameter C_RX_ADDRDW1_RESET_INDEX bound to: 157 - type: integer 
	Parameter C_RX_METADW0_INDEX bound to: 64 - type: integer 
	Parameter C_RX_METADW1_INDEX bound to: 96 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_ABLANK_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_START_OFFSET bound to: 5 - type: integer 
	Parameter C_STD_START_DELAY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'offset_to_mask' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/offset_to_mask.v:36]
	Parameter C_MASK_SWAP bound to: 0 - type: integer 
	Parameter C_MASK_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'offset_to_mask' (6#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/offset_to_mask.v:36]
INFO: [Synth 8-638] synthesizing module 'register' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register' (7#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'pipeline' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline' (8#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline' (9#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'register__parameterized0' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized0' (9#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'register__parameterized1' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 5 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized1' (9#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'register__parameterized2' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 10 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized2' (9#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'register__parameterized3' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized3' (9#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized0' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 132 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized0' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized0' (9#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized0' (9#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-256] done synthesizing module 'rxr_engine_classic' (10#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/rxr_engine_classic.v:47]
INFO: [Synth 8-638] synthesizing module 'rxc_engine_classic' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/rxc_engine_classic.v:47]
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RX_PIPELINE_DEPTH bound to: 4 - type: integer 
	Parameter C_RX_BE_W bound to: 8 - type: integer 
	Parameter C_RX_INPUT_STAGES bound to: 1 - type: integer 
	Parameter C_RX_OUTPUT_STAGES bound to: 1 - type: integer 
	Parameter C_RX_COMPUTATION_STAGES bound to: 1 - type: integer 
	Parameter C_RX_DATA_STAGES bound to: 1 - type: integer 
	Parameter C_RX_META_STAGES bound to: 0 - type: integer 
	Parameter C_TOTAL_STAGES bound to: 3 - type: integer 
	Parameter C_RX_COMPUTATION_CYCLE bound to: 2 - type: integer 
	Parameter C_RX_DATA_CYCLE bound to: 2 - type: integer 
	Parameter C_RX_METADW0_CYCLE bound to: 1 - type: integer 
	Parameter C_RX_METADW1_CYCLE bound to: 1 - type: integer 
	Parameter C_RX_METADW2_CYCLE bound to: 2 - type: integer 
	Parameter C_RX_METADW0_INDEX bound to: 64 - type: integer 
	Parameter C_RX_METADW1_INDEX bound to: 96 - type: integer 
	Parameter C_RX_METADW2_INDEX bound to: 64 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_ABLANK_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_START_OFFSET bound to: 5 - type: integer 
	Parameter C_STD_START_DELAY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register__parameterized4' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized4' (10#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'register__parameterized5' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 5 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized5' (10#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'register__parameterized6' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 10 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized6' (10#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'register__parameterized7' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 7 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized7' (10#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'register__parameterized8' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_VALUE bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized8' (10#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/register.v:43]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized1' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 100 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized1' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized1' (10#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized1' (10#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-256] done synthesizing module 'rxc_engine_classic' (11#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/rxc_engine_classic.v:47]
INFO: [Synth 8-256] done synthesizing module 'rx_engine_classic' (12#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/rx_engine_classic.v:48]
INFO: [Synth 8-638] synthesizing module 'tx_engine_classic' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_engine_classic.v:54]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_MUX_TYPE bound to: SHIFT - type: string 
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
	Parameter C_RST_COUNT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'txc_engine_classic' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/txc_engine_classic.v:52]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_ALIGN_WIDTH bound to: 0 - type: integer 
	Parameter C_PIPELINE_FORMATTER_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_FORMATTER_OUTPUT bound to: 0 - type: integer 
	Parameter C_FORMATTER_DELAY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'txc_formatter_classic' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/txc_engine_classic.v:209]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_ALIGN_WIDTH bound to: 0 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized2' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 128 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized2' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized2' (12#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized2' (12#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized3' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized3' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized3' (12#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized3' (12#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-256] done synthesizing module 'txc_formatter_classic' (13#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/txc_engine_classic.v:209]
INFO: [Synth 8-638] synthesizing module 'tx_engine' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_engine.v:49]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_FORMATTER_DELAY bound to: 1 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_PIPELINE_HDR_FIFO_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_HDR_FIFO_OUTPUT bound to: 0 - type: integer 
	Parameter C_PIPELINE_HDR_INPUT bound to: 1 - type: integer 
	Parameter C_ACTUAL_HDR_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_COMPUTE_REG bound to: 1 - type: integer 
	Parameter C_USE_READY_REG bound to: 1 - type: integer 
	Parameter C_USE_FWFT_HDR_FIFO bound to: 1 - type: integer 
	Parameter C_DATA_FIFO_DEPTH bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tx_data_pipeline' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_data_pipeline.v:55]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 22 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
INFO: [Synth 8-638] synthesizing module 'tx_data_shift' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_data_shift.v:73]
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_ROTATE_BITS bound to: 1 - type: integer 
	Parameter C_NUM_MUXES bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 2 - type: integer 
	Parameter C_MASK_WIDTH bound to: 2 - type: integer 
	Parameter C_AGGREGATE_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized4' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 68 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized4' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized4' (13#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized4' (13#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized5' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 69 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized5' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 69 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized5' (13#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized5' (13#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'rotate' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/rotate.v:44]
	Parameter C_DIRECTION bound to: RIGHT - type: string 
	Parameter C_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rotate' (14#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/rotate.v:44]
INFO: [Synth 8-638] synthesizing module 'offset_flag_to_one_hot' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/offset_flag_to_one_hot.v:45]
	Parameter C_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'offset_flag_to_one_hot' (15#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/offset_flag_to_one_hot.v:45]
INFO: [Synth 8-638] synthesizing module 'rotate__parameterized0' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/rotate.v:44]
	Parameter C_DIRECTION bound to: LEFT - type: string 
	Parameter C_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rotate__parameterized0' (15#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/rotate.v:44]
INFO: [Synth 8-638] synthesizing module 'one_hot_mux' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/one_hot_mux.v:44]
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 2 - type: integer 
	Parameter C_AGGREGATE_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'one_hot_mux' (16#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/one_hot_mux.v:44]
INFO: [Synth 8-256] done synthesizing module 'tx_data_shift' (17#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_data_shift.v:73]
INFO: [Synth 8-638] synthesizing module 'tx_data_fifo' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_data_fifo.v:63]
	Parameter C_DEPTH_PACKETS bound to: 22 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_FIFO_OUTPUT_DEPTH bound to: 1 - type: integer 
	Parameter C_INPUT_DEPTH bound to: 1 - type: integer 
	Parameter C_PAYLOAD_DEPTH bound to: 32 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 704 - type: integer 
	Parameter C_FIFO_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 34 - type: integer 
	Parameter C_INOUT_REG_WIDTH bound to: 34 - type: integer 
	Parameter C_NUM_FIFOS bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter_v2' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_data_fifo.v:288]
	Parameter C_MAX_VALUE bound to: 22 - type: integer 
	Parameter C_SAT_VALUE bound to: 23 - type: integer 
	Parameter C_FLR_VALUE bound to: 0 - type: integer 
	Parameter C_RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_v2' (18#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_data_fifo.v:288]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized6' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized6' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized6' (18#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized6' (18#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/fifo.v:45]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_DEPTH bound to: 704 - type: integer 
	Parameter C_DELAY bound to: 0 - type: integer 
	Parameter C_POW2_DEPTH bound to: 1024 - type: integer 
	Parameter C_DEPTH_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'scsdpram' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/scsdpram.v:50]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'scsdpram' (19#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/scsdpram.v:50]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized2' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1'b1 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized2' (19#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-256] done synthesizing module 'fifo' (20#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/fifo.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized7' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized7' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized7' (20#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized7' (20#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-256] done synthesizing module 'tx_data_fifo' (21#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_data_fifo.v:63]
INFO: [Synth 8-256] done synthesizing module 'tx_data_pipeline' (22#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_data_pipeline.v:55]
INFO: [Synth 8-638] synthesizing module 'tx_hdr_fifo' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_hdr_fifo.v:56]
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_WIDTH bound to: 158 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized8' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized8' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized8' (22#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized8' (22#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized0' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/fifo.v:45]
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_DEPTH bound to: 10 - type: integer 
	Parameter C_DELAY bound to: 0 - type: integer 
	Parameter C_POW2_DEPTH bound to: 16 - type: integer 
	Parameter C_DEPTH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'scsdpram__parameterized0' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/scsdpram.v:50]
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'scsdpram__parameterized0' (22#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/scsdpram.v:50]
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized0' (22#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/fifo.v:45]
INFO: [Synth 8-256] done synthesizing module 'tx_hdr_fifo' (23#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_hdr_fifo.v:56]
INFO: [Synth 8-638] synthesizing module 'tx_alignment_pipeline' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:87]
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_DATA_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_HDR_INPUT bound to: 1 - type: integer 
	Parameter C_USE_COMPUTE_REG bound to: 1 - type: integer 
	Parameter C_USE_READY_REG bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_AGGREGATE_WIDTH bound to: 192 - type: integer 
	Parameter C_MASK_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_MUXES bound to: 2 - type: integer 
	Parameter C_MUX_INPUTS bound to: 4 - type: integer 
	Parameter C_CLOG_MUX_INPUTS bound to: 2 - type: integer 
	Parameter C_MAX_SCHEDULE bound to: 4 - type: integer 
	Parameter C_CLOG_MAX_SCHEDULE bound to: 2 - type: integer 
WARNING: [Synth 8-689] width (4) of port connection 'MASK' does not match port width (2) of module 'offset_to_mask' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:274]
WARNING: [Synth 8-689] width (4) of port connection 'MASK' does not match port width (2) of module 'offset_to_mask' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:287]
WARNING: [Synth 8-689] width (32) of port connection 'OFFSET' does not match port width (1) of module 'offset_to_mask' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:290]
WARNING: [Synth 8-689] width (4) of port connection 'WR_DATA' does not match port width (2) of module 'rotate' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:302]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized9' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 166 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized9' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 166 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized9' (23#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized9' (23#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized10' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 11 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized10' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized10' (23#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized10' (23#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'counter' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/counter.v:47]
	Parameter C_MAX_VALUE bound to: 3 - type: integer 
	Parameter C_SAT_VALUE bound to: 3 - type: integer 
	Parameter C_RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (24#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/counter.v:47]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized0' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/counter.v:47]
	Parameter C_MAX_VALUE bound to: 32768 - type: integer 
	Parameter C_SAT_VALUE bound to: 65536 - type: integer 
	Parameter C_RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized0' (24#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/counter.v:47]
WARNING: [Synth 8-689] width (15) of port connection 'VALUE' does not match port width (16) of module 'counter__parameterized0' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:417]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized11' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized11' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized11' (24#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized11' (24#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/mux.v:45]
	Parameter C_NUM_INPUTS bound to: 4 - type: integer 
	Parameter C_CLOG_NUM_INPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_TYPE bound to: SELECT - type: string 
INFO: [Synth 8-638] synthesizing module 'mux_select' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/mux.v:90]
	Parameter C_NUM_INPUTS bound to: 4 - type: integer 
	Parameter C_CLOG_NUM_INPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_select' (25#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/mux.v:90]
INFO: [Synth 8-256] done synthesizing module 'mux' (26#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/mux.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized12' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 67 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized12' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 67 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized12' (26#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized12' (26#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
WARNING: [Synth 8-3848] Net wSchedule[0][31] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][30] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][29] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][28] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][27] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][26] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][25] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][24] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][11] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][10] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][9] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][8] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][7] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][6] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][5] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][4] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][3] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][2] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][1] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][0] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][31] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][30] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][29] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][28] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][27] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][26] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][25] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][24] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][11] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][10] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][9] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][8] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][7] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][6] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][5] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][4] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][3] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][2] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][1] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][0] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
INFO: [Synth 8-256] done synthesizing module 'tx_alignment_pipeline' (27#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:87]
INFO: [Synth 8-256] done synthesizing module 'tx_engine' (28#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_engine.v:49]
INFO: [Synth 8-256] done synthesizing module 'txc_engine_classic' (29#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/txc_engine_classic.v:52]
INFO: [Synth 8-638] synthesizing module 'txr_engine_classic' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/txr_engine_classic.v:51]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_ALIGN_WIDTH bound to: 0 - type: integer 
	Parameter C_PIPELINE_FORMATTER_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_FORMATTER_OUTPUT bound to: 0 - type: integer 
	Parameter C_FORMATTER_DELAY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'txr_formatter_classic' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/txr_engine_classic.v:207]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_ALIGN_WIDTH bound to: 0 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
INFO: [Synth 8-256] done synthesizing module 'txr_formatter_classic' (30#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/txr_engine_classic.v:207]
INFO: [Synth 8-256] done synthesizing module 'txr_engine_classic' (31#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/txr_engine_classic.v:51]
INFO: [Synth 8-638] synthesizing module 'tx_mux' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_engine_classic.v:436]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 0 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_MUX_TYPE bound to: SHIFT - type: string 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_WIDTH bound to: 68 - type: integer 
	Parameter C_TXC_PRIORITY bound to: 1 - type: integer 
	Parameter C_TXR_PRIORITY bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized13' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 68 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized13' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized13' (31#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized13' (31#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'tx_arbiter' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_engine_classic.v:656]
	Parameter C_TXC_PRIORITY bound to: 1 - type: integer 
	Parameter C_TXR_PRIORITY bound to: 2 - type: integer 
	Parameter S_TXARB_IDLE bound to: 0 - type: integer 
	Parameter S_TXARB_TRANSMIT_TXR bound to: 1 - type: integer 
	Parameter S_TXARB_TRANSMIT_TXC bound to: 2 - type: integer 
	Parameter S_TXARB_PRIORITY bound to: 2 - type: integer 
	Parameter C_NUM_STATES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tx_arbiter' (32#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_engine_classic.v:656]
INFO: [Synth 8-638] synthesizing module 'tx_phi' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_engine_classic.v:836]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MUX_TYPE bound to: SHIFT - type: string 
	Parameter C_WIDTH bound to: 68 - type: integer 
	Parameter C_MUX_WIDTH bound to: 69 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/mux.v:45]
	Parameter C_NUM_INPUTS bound to: 2 - type: integer 
	Parameter C_CLOG_NUM_INPUTS bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 69 - type: integer 
	Parameter C_MUX_TYPE bound to: SELECT - type: string 
INFO: [Synth 8-638] synthesizing module 'mux_select__parameterized0' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/mux.v:90]
	Parameter C_NUM_INPUTS bound to: 2 - type: integer 
	Parameter C_CLOG_NUM_INPUTS bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 69 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_select__parameterized0' (32#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/mux.v:90]
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (32#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/mux.v:45]
INFO: [Synth 8-256] done synthesizing module 'tx_phi' (33#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_engine_classic.v:836]
INFO: [Synth 8-256] done synthesizing module 'tx_mux' (34#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_engine_classic.v:436]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized3' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 10 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized3' (34#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-638] synthesizing module 'reset_controller' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/reset_controller.v:50]
	Parameter C_RST_COUNT bound to: 10 - type: integer 
	Parameter C_CLOG2_RST_COUNT bound to: 4 - type: integer 
	Parameter C_CEIL2_RST_COUNT bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter__parameterized1' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/counter.v:47]
	Parameter C_MAX_VALUE bound to: 16 - type: integer 
	Parameter C_SAT_VALUE bound to: 16 - type: integer 
	Parameter C_RST_VALUE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized1' (34#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/counter.v:47]
INFO: [Synth 8-256] done synthesizing module 'reset_controller' (35#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/reset_controller.v:50]
INFO: [Synth 8-256] done synthesizing module 'tx_engine_classic' (36#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_engine_classic.v:54]
INFO: [Synth 8-256] done synthesizing module 'engine_layer' (37#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/engine_layer.v:45]
INFO: [Synth 8-638] synthesizing module 'riffa' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/riffa.v:38]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_CHNL bound to: 1 - type: integer 
	Parameter C_MAX_READ_REQ_BYTES bound to: 512 - type: integer 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_FPGA_NAME bound to: REGT - type: string 
	Parameter C_FPGA_ID bound to: K705 - type: string 
	Parameter C_DEPTH_PACKETS bound to: 4 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_NUM_CHNL_WIDTH bound to: 1 - type: integer 
	Parameter C_PCI_DATA_WORD_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_VECTORS bound to: 2 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized14' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 71 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized14' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 71 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized14' (37#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized14' (37#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'reset_extender' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/reset_extender.v:35]
	Parameter C_RST_COUNT bound to: 8 - type: integer 
	Parameter C_CLOG2_RST_COUNT bound to: 3 - type: integer 
	Parameter C_CEIL2_RST_COUNT bound to: 8 - type: integer 
	Parameter C_RST_SHIFTREG_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter__parameterized2' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/counter.v:47]
	Parameter C_MAX_VALUE bound to: 8 - type: integer 
	Parameter C_SAT_VALUE bound to: 8 - type: integer 
	Parameter C_RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized2' (37#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/counter.v:47]
INFO: [Synth 8-638] synthesizing module 'shiftreg__parameterized4' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shiftreg__parameterized4' (37#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-256] done synthesizing module 'reset_extender' (38#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/reset_extender.v:35]
INFO: [Synth 8-638] synthesizing module 'reorder_queue' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/reorder_queue.v:62]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_CHNL bound to: 1 - type: integer 
	Parameter C_MAX_READ_REQ_BYTES bound to: 512 - type: integer 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_PCI_DATA_WORD bound to: 2 - type: integer 
	Parameter C_PCI_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_TAGS bound to: 32 - type: integer 
	Parameter C_DW_PER_TAG bound to: 128 - type: integer 
	Parameter C_TAG_DW_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_DATA_ADDR_STRIDE_WIDTH bound to: 6 - type: integer 
	Parameter C_DATA_ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 32 - type: integer 
	Parameter C_RAM_DEPTH bound to: 2048 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r' (39#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r__parameterized0' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 12 - type: integer 
	Parameter C_RAM_DEPTH bound to: 32 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r__parameterized0' (39#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r__parameterized1' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 6 - type: integer 
	Parameter C_RAM_DEPTH bound to: 32 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r__parameterized1' (39#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-638] synthesizing module 'reorder_queue_input' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/reorder_queue_input.v:44]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_TAG_DW_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_DATA_ADDR_STRIDE_WIDTH bound to: 6 - type: integer 
	Parameter C_DATA_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_PCI_DATA_WORD bound to: 2 - type: integer 
	Parameter C_PCI_DATA_WORD_WIDTH bound to: 1 - type: integer 
	Parameter C_PCI_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_TAGS bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r__parameterized2' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 8 - type: integer 
	Parameter C_RAM_DEPTH bound to: 32 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r__parameterized2' (39#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-256] done synthesizing module 'reorder_queue_input' (40#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/reorder_queue_input.v:44]
INFO: [Synth 8-638] synthesizing module 'reorder_queue_output' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/reorder_queue_output.v:58]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_CHNL bound to: 1 - type: integer 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_TAG_DW_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_DATA_ADDR_STRIDE_WIDTH bound to: 6 - type: integer 
	Parameter C_DATA_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_PCI_DATA_WORD bound to: 2 - type: integer 
	Parameter C_PCI_DATA_WORD_WIDTH bound to: 1 - type: integer 
	Parameter C_PCI_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_TAGS bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reorder_queue_output' (41#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/reorder_queue_output.v:58]
INFO: [Synth 8-256] done synthesizing module 'reorder_queue' (42#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/reorder_queue.v:62]
INFO: [Synth 8-638] synthesizing module 'registers' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/registers.v:37]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_CHNL bound to: 1 - type: integer 
	Parameter C_MAX_READ_REQ_BYTES bound to: 512 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_NUM_VECTORS bound to: 2 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_FPGA_NAME bound to: REGT - type: string 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_ADDR_RANGE bound to: 256 - type: integer 
	Parameter C_ARRAY_LENGTH bound to: 128 - type: integer 
	Parameter C_NAME_WIDTH bound to: 32 - type: integer 
	Parameter C_FIELDS_WIDTH bound to: 4 - type: integer 
	Parameter C_OUTPUT_STAGES bound to: 1 - type: integer 
	Parameter C_INPUT_STAGES bound to: 1 - type: integer 
	Parameter C_TXC_REGISTER_WIDTH bound to: 139 - type: integer 
	Parameter C_RXR_REGISTER_WIDTH bound to: 183 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized15' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 183 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized15' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 183 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized15' (42#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized15' (42#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'demux' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/demux.v:44]
	Parameter C_OUTPUTS bound to: 16 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'demux' (43#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'demux__parameterized0' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/demux.v:44]
	Parameter C_OUTPUTS bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'demux__parameterized0' (43#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/demux.v:44]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized16' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 48 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized16' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized16' (43#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized16' (43#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline__parameterized17' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 139 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_pipeline__parameterized17' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 139 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_pipeline__parameterized17' (43#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-256] done synthesizing module 'pipeline__parameterized17' (43#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:45]
WARNING: [Synth 8-3848] Net __wRdMemory[31] in module/entity registers does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[30] in module/entity registers does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[29] in module/entity registers does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[28] in module/entity registers does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[27] in module/entity registers does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[26] in module/entity registers does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[25] in module/entity registers does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[24] in module/entity registers does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[23] in module/entity registers does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[22] in module/entity registers does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[21] in module/entity registers does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[20] in module/entity registers does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[19] in module/entity registers does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[18] in module/entity registers does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[17] in module/entity registers does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[16] in module/entity registers does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[7] in module/entity registers does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[6] in module/entity registers does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[5] in module/entity registers does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[4] in module/entity registers does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[3] in module/entity registers does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[2] in module/entity registers does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[1] in module/entity registers does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[0] in module/entity registers does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/registers.v:160]
INFO: [Synth 8-256] done synthesizing module 'registers' (44#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/registers.v:37]
INFO: [Synth 8-638] synthesizing module 'recv_credit_flow_ctrl' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/recv_credit_flow_ctrl.v:48]
INFO: [Synth 8-256] done synthesizing module 'recv_credit_flow_ctrl' (45#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/recv_credit_flow_ctrl.v:48]
INFO: [Synth 8-638] synthesizing module 'interrupt' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/interrupt.v:49]
	Parameter C_NUM_CHNL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'interrupt_controller' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/interrupt_controller.v:62]
INFO: [Synth 8-256] done synthesizing module 'interrupt_controller' (46#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/interrupt_controller.v:62]
INFO: [Synth 8-256] done synthesizing module 'interrupt' (47#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/interrupt.v:49]
INFO: [Synth 8-638] synthesizing module 'tx_multiplexer' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_multiplexer.v:44]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_CHNL bound to: 1 - type: integer 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_DEPTH_PACKETS bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized1' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/fifo.v:45]
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_DELAY bound to: 0 - type: integer 
	Parameter C_POW2_DEPTH bound to: 32 - type: integer 
	Parameter C_DEPTH_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'scsdpram__parameterized1' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/scsdpram.v:50]
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'scsdpram__parameterized1' (47#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/scsdpram.v:50]
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized1' (47#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/fifo.v:45]
INFO: [Synth 8-638] synthesizing module 'tx_multiplexer_64' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_multiplexer_64.v:59]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_CHNL bound to: 1 - type: integer 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_DATA_DELAY bound to: 6'b000110 
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = user [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_multiplexer_64.v:115]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = user [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_multiplexer_64.v:162]
INFO: [Synth 8-638] synthesizing module 'tx_engine_selector' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_engine_selector.v:47]
	Parameter C_NUM_CHNL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tx_engine_selector' (48#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_engine_selector.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'rChnl_reg' and it is trimmed from '24' to '20' bits. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_multiplexer_64.v:380]
WARNING: [Synth 8-3936] Found unconnected internal register '_rChnl_reg' and it is trimmed from '24' to '20' bits. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_multiplexer_64.v:397]
WARNING: [Synth 8-3936] Found unconnected internal register 'rLen_reg' and it is trimmed from '70' to '54' bits. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_multiplexer_64.v:386]
WARNING: [Synth 8-3936] Found unconnected internal register '_rLen_reg' and it is trimmed from '70' to '54' bits. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_multiplexer_64.v:396]
INFO: [Synth 8-256] done synthesizing module 'tx_multiplexer_64' (49#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_multiplexer_64.v:59]
INFO: [Synth 8-256] done synthesizing module 'tx_multiplexer' (50#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_multiplexer.v:44]
INFO: [Synth 8-638] synthesizing module 'channel' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/channel.v:36]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_DATA_WORD_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'channel_64' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/channel_64.v:45]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_RX_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_TX_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_SG_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_DATA_WORD_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rx_port_64' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/rx_port_64.v:45]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAIN_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_SG_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_DATA_WORD_WIDTH bound to: 2 - type: integer 
	Parameter C_MAIN_FIFO_DEPTH_WIDTH bound to: 11 - type: integer 
	Parameter C_SG_FIFO_DEPTH_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_packer_64' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/fifo_packer_64.v:47]
INFO: [Synth 8-256] done synthesizing module 'fifo_packer_64' (51#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/fifo_packer_64.v:47]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fwft' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/async_fifo_fwft.v:48]
	Parameter C_WIDTH bound to: 64 - type: integer 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_REAL_DEPTH bound to: 1024 - type: integer 
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'async_fifo' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/async_fifo.v:51]
	Parameter C_WIDTH bound to: 64 - type: integer 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_REAL_DEPTH bound to: 1024 - type: integer 
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_2clk_1w_1r' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/ram_2clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 64 - type: integer 
	Parameter C_RAM_DEPTH bound to: 1024 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_2clk_1w_1r' (52#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/ram_2clk_1w_1r.v:48]
INFO: [Synth 8-638] synthesizing module 'async_cmp' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/async_fifo.v:138]
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'async_cmp' (53#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/async_fifo.v:138]
INFO: [Synth 8-638] synthesizing module 'rd_ptr_empty' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/async_fifo.v:191]
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_ptr_empty' (54#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/async_fifo.v:191]
INFO: [Synth 8-638] synthesizing module 'wr_ptr_full' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/async_fifo.v:251]
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_ptr_full' (55#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/async_fifo.v:251]
INFO: [Synth 8-256] done synthesizing module 'async_fifo' (56#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/async_fifo.v:51]
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fwft' (57#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/async_fifo_fwft.v:48]
INFO: [Synth 8-638] synthesizing module 'sync_fifo' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/sync_fifo.v:48]
	Parameter C_WIDTH bound to: 64 - type: integer 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_PROVIDE_COUNT bound to: 1 - type: integer 
	Parameter C_REAL_DEPTH bound to: 1024 - type: integer 
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r__parameterized3' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 64 - type: integer 
	Parameter C_RAM_DEPTH bound to: 1024 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r__parameterized3' (57#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo' (58#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/sync_fifo.v:48]
INFO: [Synth 8-638] synthesizing module 'sg_list_requester' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/sg_list_requester.v:57]
	Parameter C_FIFO_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_WIDTH bound to: 11 - type: integer 
	Parameter C_WORDS_PER_ELEM bound to: 4 - type: integer 
	Parameter C_MAX_ELEMS bound to: 200 - type: integer 
	Parameter C_MAX_ENTRIES bound to: 800 - type: integer 
	Parameter C_FIFO_COUNT_THRESH bound to: 224 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = user [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/sg_list_requester.v:102]
INFO: [Synth 8-256] done synthesizing module 'sg_list_requester' (59#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/sg_list_requester.v:57]
INFO: [Synth 8-638] synthesizing module 'rx_port_requester_mux' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/rx_port_requester_mux.v:52]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = user [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/rx_port_requester_mux.v:84]
INFO: [Synth 8-256] done synthesizing module 'rx_port_requester_mux' (60#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/rx_port_requester_mux.v:52]
INFO: [Synth 8-638] synthesizing module 'sg_list_reader_64' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/sg_list_reader_64.v:52]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = user [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/sg_list_reader_64.v:72]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = user [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/sg_list_reader_64.v:76]
INFO: [Synth 8-256] done synthesizing module 'sg_list_reader_64' (61#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/sg_list_reader_64.v:52]
INFO: [Synth 8-638] synthesizing module 'rx_port_reader' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/rx_port_reader.v:62]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_DATA_WORD_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_WORDS bound to: 2048 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = user [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/rx_port_reader.v:122]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = user [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/rx_port_reader.v:133]
INFO: [Synth 8-256] done synthesizing module 'rx_port_reader' (62#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/rx_port_reader.v:62]
INFO: [Synth 8-638] synthesizing module 'rx_port_channel_gate' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/rx_port_channel_gate.v:46]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cross_domain_signal' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/cross_domain_signal.v:47]
INFO: [Synth 8-638] synthesizing module 'syncff' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/syncff.v:45]
INFO: [Synth 8-638] synthesizing module 'ff' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/ff.v:44]
INFO: [Synth 8-256] done synthesizing module 'ff' (63#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/ff.v:44]
INFO: [Synth 8-256] done synthesizing module 'syncff' (64#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/syncff.v:45]
INFO: [Synth 8-256] done synthesizing module 'cross_domain_signal' (65#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/cross_domain_signal.v:47]
INFO: [Synth 8-256] done synthesizing module 'rx_port_channel_gate' (66#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/rx_port_channel_gate.v:46]
INFO: [Synth 8-256] done synthesizing module 'rx_port_64' (67#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/rx_port_64.v:45]
INFO: [Synth 8-638] synthesizing module 'tx_port_64' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_port_64.v:46]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_FIFO_DEPTH_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tx_port_channel_gate_64' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_port_channel_gate_64.v:53]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 8 - type: integer 
	Parameter C_FIFO_DATA_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = user [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_port_channel_gate_64.v:80]
INFO: [Synth 8-638] synthesizing module 'async_fifo__parameterized0' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/async_fifo.v:51]
	Parameter C_WIDTH bound to: 65 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_REAL_DEPTH bound to: 8 - type: integer 
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_2clk_1w_1r__parameterized0' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/ram_2clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 65 - type: integer 
	Parameter C_RAM_DEPTH bound to: 8 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_2clk_1w_1r__parameterized0' (67#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/ram_2clk_1w_1r.v:48]
INFO: [Synth 8-638] synthesizing module 'async_cmp__parameterized0' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/async_fifo.v:138]
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'async_cmp__parameterized0' (67#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/async_fifo.v:138]
INFO: [Synth 8-638] synthesizing module 'rd_ptr_empty__parameterized0' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/async_fifo.v:191]
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_ptr_empty__parameterized0' (67#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/async_fifo.v:191]
INFO: [Synth 8-638] synthesizing module 'wr_ptr_full__parameterized0' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/async_fifo.v:251]
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_ptr_full__parameterized0' (67#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/async_fifo.v:251]
INFO: [Synth 8-256] done synthesizing module 'async_fifo__parameterized0' (67#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/async_fifo.v:51]
INFO: [Synth 8-256] done synthesizing module 'tx_port_channel_gate_64' (68#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_port_channel_gate_64.v:53]
INFO: [Synth 8-638] synthesizing module 'tx_port_monitor_64' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_port_monitor_64.v:53]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_FIFO_DEPTH_THRESH bound to: 508 - type: integer 
	Parameter C_FIFO_DEPTH_WIDTH bound to: 10 - type: integer 
	Parameter C_VALID_HIST bound to: 1 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = user [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_port_monitor_64.v:88]
INFO: [Synth 8-256] done synthesizing module 'tx_port_monitor_64' (69#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_port_monitor_64.v:53]
INFO: [Synth 8-638] synthesizing module 'tx_port_buffer_64' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_port_buffer_64.v:48]
	Parameter C_FIFO_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_FIFO_DEPTH_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_EN_HIST bound to: 2 - type: integer 
	Parameter C_FIFO_RD_EN_HIST bound to: 2 - type: integer 
	Parameter C_CONSUME_HIST bound to: 3 - type: integer 
	Parameter C_COUNT_HIST bound to: 3 - type: integer 
	Parameter C_LEN_LAST_HIST bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_fifo__parameterized0' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/sync_fifo.v:48]
	Parameter C_WIDTH bound to: 64 - type: integer 
	Parameter C_DEPTH bound to: 512 - type: integer 
	Parameter C_PROVIDE_COUNT bound to: 1 - type: integer 
	Parameter C_REAL_DEPTH bound to: 512 - type: integer 
	Parameter C_DEPTH_BITS bound to: 9 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_1clk_1w_1r__parameterized4' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 64 - type: integer 
	Parameter C_RAM_DEPTH bound to: 512 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_1clk_1w_1r__parameterized4' (69#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo__parameterized0' (69#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/sync_fifo.v:48]
INFO: [Synth 8-256] done synthesizing module 'tx_port_buffer_64' (70#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_port_buffer_64.v:48]
INFO: [Synth 8-638] synthesizing module 'tx_port_writer' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_port_writer.v:64]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = user [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_port_writer.v:106]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = user [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_port_writer.v:117]
INFO: [Synth 8-256] done synthesizing module 'tx_port_writer' (71#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_port_writer.v:64]
INFO: [Synth 8-256] done synthesizing module 'tx_port_64' (72#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_port_64.v:46]
INFO: [Synth 8-256] done synthesizing module 'channel_64' (73#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/channel_64.v:45]
INFO: [Synth 8-256] done synthesizing module 'channel' (74#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/channel.v:36]
INFO: [Synth 8-256] done synthesizing module 'riffa' (75#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/riffa.v:38]
INFO: [Synth 8-256] done synthesizing module 'riffa_wrapper_kc705' (76#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_wrapper_kc705.v:48]
INFO: [Synth 8-638] synthesizing module 'chnl_tester' [/home/anshul/fpga/bitfilegeneration/hdl/chnl_tester.v:2]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter CHNL0_OUT_DATA_LEN bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'riffa_cpu_bridge' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_cpu_bridge.v:1]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TX_DATA_LEN bound to: 4 - type: integer 
	Parameter numWords bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DualClockedQueue' [/home/anshul/fpga/bitfilegeneration/hdl/DualClockedQueue.vhdl:34]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at '/home/anshul/fpga/bitfilegeneration/tcl_test/.Xil/Vivado-7355-AJIT6/realtime/fifo_generator_0_stub.v:7' bound to instance 'dual_clock_fifo' of component 'fifo_generator_0' [/home/anshul/fpga/bitfilegeneration/hdl/DualClockedQueue.vhdl:142]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [/home/anshul/fpga/bitfilegeneration/tcl_test/.Xil/Vivado-7355-AJIT6/realtime/fifo_generator_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (77#1) [/home/anshul/fpga/bitfilegeneration/tcl_test/.Xil/Vivado-7355-AJIT6/realtime/fifo_generator_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'DualClockedQueue' (78#1) [/home/anshul/fpga/bitfilegeneration/hdl/DualClockedQueue.vhdl:34]
INFO: [Synth 8-256] done synthesizing module 'riffa_cpu_bridge' (79#1) [/home/anshul/fpga/bitfilegeneration/hdl/riffa_cpu_bridge.v:1]
INFO: [Synth 8-638] synthesizing module 'ahir_system' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:909]
	Parameter tag_length bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MAIN_daemon' declared at '/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:22' bound to instance 'MAIN_daemon_instance' of component 'MAIN_daemon' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:949]
INFO: [Synth 8-638] synthesizing module 'MAIN_daemon__parameterized0' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:42]
	Parameter tag_length bound to: 2 - type: integer 
	Parameter name bound to: MAIN_daemon_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'UnloadBuffer' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:15107' bound to instance 'in_buffer' of component 'UnloadBuffer' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:90]
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized0' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:15122]
	Parameter name bound to: MAIN_daemon_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: MAIN_daemon_input_buffer fifo  - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'PipeBase' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12572' bound to instance 'bufPipe' of component 'PipeBase' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:15145]
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized0' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12593]
	Parameter name bound to: MAIN_daemon_input_buffer fifo  - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: MAIN_daemon_input_buffer fifo :Queue: - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'QueueBase' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12844' bound to instance 'queue' of component 'QueueBase' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12673]
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized0' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12856]
	Parameter name bound to: MAIN_daemon_input_buffer fifo :Queue: - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: dynamic assertion statement [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12890]
WARNING: [Synth 8-4767] Trying to implement RAM 'qDGt0.NTB.queue_array_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
RAM "qDGt0.NTB.queue_array_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized0' (80#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized0' (81#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12593]
WARNING: [Synth 8-614] signal 'fsm_state' is read in the process but is not in the sensitivity list [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:15190]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized0' (82#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:15122]
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9854' bound to instance 'gj' of component 'generic_join' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:113]
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized0' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9862]
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'dly' of component 'control_delay_element' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9879]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized0' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9798]
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized0' (83#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9798]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join:(bypass):1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10743' bound to instance 'pI' of component 'place_with_bypass' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9881]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized0' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join:(bypass):1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized0' (84#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'dly' of component 'control_delay_element' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9879]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized2' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9798]
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized2' (84#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9798]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join:(bypass):2 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10743' bound to instance 'pI' of component 'place_with_bypass' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9881]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized2' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join:(bypass):2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized2' (84#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized0' (85#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9862]
	Parameter name bound to: MAIN_daemon_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'ReceiveBuffer' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:20943' bound to instance 'out_buffer' of component 'ReceiveBuffer' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:119]
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized0' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:20955]
	Parameter name bound to: MAIN_daemon_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: MAIN_daemon_out_buffer fifo  - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'PipeBase' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12572' bound to instance 'bufPipe' of component 'PipeBase' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:20970]
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized2' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12593]
	Parameter name bound to: MAIN_daemon_out_buffer fifo  - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: MAIN_daemon_out_buffer fifo :Queue: - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'QueueBase' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12844' bound to instance 'queue' of component 'QueueBase' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12673]
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized2' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12856]
	Parameter name bound to: MAIN_daemon_out_buffer fifo :Queue: - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: dynamic assertion statement [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12890]
WARNING: [Synth 8-4767] Trying to implement RAM 'qDGt0.NTB.queue_array_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
RAM "qDGt0.NTB.queue_array_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized2' (85#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized2' (85#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12593]
WARNING: [Synth 8-614] signal 'fsm_state' is read in the process but is not in the sensitivity list [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:20992]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized0' (86#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:20955]
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9854' bound to instance 'gj' of component 'generic_join' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:140]
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized2' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9862]
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'dly' of component 'control_delay_element' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9879]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join:(bypass):1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10743' bound to instance 'pI' of component 'place_with_bypass' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9881]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized4' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join:(bypass):1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized4' (86#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'dly' of component 'control_delay_element' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9879]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join:(bypass):2 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10743' bound to instance 'pI' of component 'place_with_bypass' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9881]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized6' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join:(bypass):2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized6' (86#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'dly' of component 'control_delay_element' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9879]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join:(bypass):3 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10743' bound to instance 'pI' of component 'place_with_bypass' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9881]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized8' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join:(bypass):3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized8' (86#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized2' (86#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9862]
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'InterlockBuffer' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:19859' bound to instance 'tagIlock' of component 'InterlockBuffer' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:150]
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized0' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:19876]
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: tag-interlock-buffer synch-buffer  - type: string 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'PipelineSynchBuffer' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:20560' bound to instance 'sbuf' of component 'PipelineSynchBuffer' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:19916]
INFO: [Synth 8-638] synthesizing module 'PipelineSynchBuffer__parameterized0' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:20573]
	Parameter name bound to: tag-interlock-buffer synch-buffer  - type: string 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter bypass bound to: 1 - type: bool 
	Parameter name bound to: tag-interlock-buffer synch-buffer  synch-buf-req-join - type: string 
INFO: [Synth 8-3491] module 'join2' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9901' bound to instance 'reqJoin' of component 'join2' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:20584]
INFO: [Synth 8-638] synthesizing module 'join2__parameterized0' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9909]
	Parameter bypass bound to: 1 - type: bool 
	Parameter name bound to: tag-interlock-buffer synch-buffer  synch-buf-req-join - type: string 
	Parameter place_capacity bound to: 1 - type: integer 
	Parameter bypass bound to: 1 - type: bool 
	Parameter name bound to: tag-interlock-buffer synch-buffer  synch-buf-req-join:base - type: string 
INFO: [Synth 8-3491] module 'join' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9958' bound to instance 'baseJoin' of component 'join' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9914]
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9966]
	Parameter place_capacity bound to: 1 - type: integer 
	Parameter bypass bound to: 1 - type: bool 
	Parameter name bound to: tag-interlock-buffer synch-buffer  synch-buf-req-join:base - type: string 
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: tag-interlock-buffer synch-buffer  synch-buf-req-join:base:1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10743' bound to instance 'pI' of component 'place_with_bypass' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9981]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized10' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: tag-interlock-buffer synch-buffer  synch-buf-req-join:base:1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized10' (86#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: tag-interlock-buffer synch-buffer  synch-buf-req-join:base:0 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10743' bound to instance 'pI' of component 'place_with_bypass' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9981]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized12' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: tag-interlock-buffer synch-buffer  synch-buf-req-join:base:0 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized12' (86#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (87#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9966]
INFO: [Synth 8-256] done synthesizing module 'join2__parameterized0' (88#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9909]
INFO: [Synth 8-4471] merging register 'NotFullRate.write_ack_reg' into 'read_ack_reg' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:20601]
INFO: [Synth 8-256] done synthesizing module 'PipelineSynchBuffer__parameterized0' (89#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:20573]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized0' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:19876]
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9854' bound to instance 'gj' of component 'generic_join' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:171]
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized4' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9862]
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'dly' of component 'control_delay_element' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9879]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join:(bypass):1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10743' bound to instance 'pI' of component 'place_with_bypass' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9881]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized14' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join:(bypass):1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized14' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'dly' of component 'control_delay_element' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9879]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join:(bypass):2 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10743' bound to instance 'pI' of component 'place_with_bypass' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9881]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized16' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join:(bypass):2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized16' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized4' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9862]
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9854' bound to instance 'gj' of component 'generic_join' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:182]
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized6' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9862]
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'dly' of component 'control_delay_element' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9879]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join:(bypass):1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10743' bound to instance 'pI' of component 'place_with_bypass' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9881]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized18' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join:(bypass):1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized18' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'dly' of component 'control_delay_element' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9879]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join:(bypass):2 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10743' bound to instance 'pI' of component 'place_with_bypass' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9881]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized20' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join:(bypass):2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized20' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'dly' of component 'control_delay_element' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9879]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join:(bypass):3 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10743' bound to instance 'pI' of component 'place_with_bypass' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9881]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized22' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join:(bypass):3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized22' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized6' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9862]
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'condition_evaluated_24_symbol_link_to_dp' of component 'control_delay_element' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:300]
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'rr_33_symbol_link_to_dp' of component 'control_delay_element' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:316]
	Parameter name bound to: MAIN_daemon_cp_element_group_12 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000001000000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9854' bound to instance 'gj' of component 'generic_join' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:327]
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized8' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9862]
	Parameter name bound to: MAIN_daemon_cp_element_group_12 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000001000000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'dly' of component 'control_delay_element' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9879]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_12:(bypass):1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10743' bound to instance 'pI' of component 'place_with_bypass' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9881]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized24' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_12:(bypass):1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized24' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'dly' of component 'control_delay_element' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9879]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_12:(bypass):2 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10743' bound to instance 'pI' of component 'place_with_bypass' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9881]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized26' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_12:(bypass):2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized26' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized8' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9862]
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'cr_38_symbol_link_to_dp' of component 'control_delay_element' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:343]
	Parameter name bound to: MAIN_daemon_cp_element_group_13 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9854' bound to instance 'gj' of component 'generic_join' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:354]
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized10' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9862]
	Parameter name bound to: MAIN_daemon_cp_element_group_13 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'dly' of component 'control_delay_element' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9879]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_13:(bypass):1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10743' bound to instance 'pI' of component 'place_with_bypass' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9881]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized28' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_13:(bypass):1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized28' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'dly' of component 'control_delay_element' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9879]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_13:(bypass):2 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10743' bound to instance 'pI' of component 'place_with_bypass' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9881]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized30' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_13:(bypass):2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized30' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'dly' of component 'control_delay_element' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9879]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_13:(bypass):3 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10743' bound to instance 'pI' of component 'place_with_bypass' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9881]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized32' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_13:(bypass):3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized32' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized10' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9862]
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'ra_34_symbol_link_from_dp' of component 'control_delay_element' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:369]
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'ca_39_symbol_link_from_dp' of component 'control_delay_element' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:387]
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'rr_47_symbol_link_to_dp' of component 'control_delay_element' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:402]
	Parameter name bound to: MAIN_daemon_cp_element_group_16 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000001000000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9854' bound to instance 'gj' of component 'generic_join' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:413]
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized12' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9862]
	Parameter name bound to: MAIN_daemon_cp_element_group_16 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000001000000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'dly' of component 'control_delay_element' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9879]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_16:(bypass):1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10743' bound to instance 'pI' of component 'place_with_bypass' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9881]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized34' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_16:(bypass):1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized34' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'dly' of component 'control_delay_element' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9879]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_16:(bypass):2 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10743' bound to instance 'pI' of component 'place_with_bypass' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9881]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized36' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_16:(bypass):2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized36' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized12' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9862]
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'cr_52_symbol_link_to_dp' of component 'control_delay_element' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:428]
	Parameter name bound to: MAIN_daemon_cp_element_group_17 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000001000000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9854' bound to instance 'gj' of component 'generic_join' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:439]
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized14' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9862]
	Parameter name bound to: MAIN_daemon_cp_element_group_17 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000001000000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'dly' of component 'control_delay_element' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9879]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_17:(bypass):1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10743' bound to instance 'pI' of component 'place_with_bypass' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9881]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized38' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_17:(bypass):1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized38' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'dly' of component 'control_delay_element' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9879]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_17:(bypass):2 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10743' bound to instance 'pI' of component 'place_with_bypass' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9881]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized40' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_17:(bypass):2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized40' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized14' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9862]
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'ra_48_symbol_link_from_dp' of component 'control_delay_element' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:454]
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'ca_53_symbol_link_from_dp' of component 'control_delay_element' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:473]
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'req_65_symbol_link_to_dp' of component 'control_delay_element' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:488]
	Parameter name bound to: MAIN_daemon_cp_element_group_20 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000001000000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9854' bound to instance 'gj' of component 'generic_join' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:499]
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized16' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9862]
	Parameter name bound to: MAIN_daemon_cp_element_group_20 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000001000000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'dly' of component 'control_delay_element' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9879]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_20:(bypass):1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10743' bound to instance 'pI' of component 'place_with_bypass' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9881]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized42' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_20:(bypass):1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized42' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'dly' of component 'control_delay_element' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9879]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_20:(bypass):2 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10743' bound to instance 'pI' of component 'place_with_bypass' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9881]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized44' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_20:(bypass):2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized44' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized16' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9862]
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'req_70_symbol_link_to_dp' of component 'control_delay_element' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:514]
	Parameter name bound to: MAIN_daemon_cp_element_group_21 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000001000000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9854' bound to instance 'gj' of component 'generic_join' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:525]
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized18' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9862]
	Parameter name bound to: MAIN_daemon_cp_element_group_21 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000001000000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'dly' of component 'control_delay_element' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9879]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_21:(bypass):1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10743' bound to instance 'pI' of component 'place_with_bypass' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9881]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized46' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_21:(bypass):1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized46' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'dly' of component 'control_delay_element' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9879]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_21:(bypass):2 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10743' bound to instance 'pI' of component 'place_with_bypass' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9881]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized48' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_21:(bypass):2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized48' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized18' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9862]
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'ack_66_symbol_link_from_dp' of component 'control_delay_element' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:541]
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'ack_71_symbol_link_from_dp' of component 'control_delay_element' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:556]
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'req_83_symbol_link_to_dp' of component 'control_delay_element' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:572]
	Parameter name bound to: MAIN_daemon_cp_element_group_24 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9854' bound to instance 'gj' of component 'generic_join' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:583]
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized20' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9862]
	Parameter name bound to: MAIN_daemon_cp_element_group_24 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'dly' of component 'control_delay_element' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9879]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_24:(bypass):1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10743' bound to instance 'pI' of component 'place_with_bypass' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9881]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized50' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_24:(bypass):1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized50' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'dly' of component 'control_delay_element' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9879]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_24:(bypass):2 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10743' bound to instance 'pI' of component 'place_with_bypass' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9881]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized52' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_24:(bypass):2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized52' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'dly' of component 'control_delay_element' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9879]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_24:(bypass):3 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10743' bound to instance 'pI' of component 'place_with_bypass' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9881]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized54' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_24:(bypass):3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized54' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized20' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9862]
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'req_88_symbol_link_to_dp' of component 'control_delay_element' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:598]
	Parameter name bound to: MAIN_daemon_cp_element_group_25 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000001000000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9854' bound to instance 'gj' of component 'generic_join' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:609]
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized22' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9862]
	Parameter name bound to: MAIN_daemon_cp_element_group_25 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000001000000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'dly' of component 'control_delay_element' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9879]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_25:(bypass):1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10743' bound to instance 'pI' of component 'place_with_bypass' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9881]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized56' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_25:(bypass):1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized56' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'dly' of component 'control_delay_element' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9879]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_25:(bypass):2 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10743' bound to instance 'pI' of component 'place_with_bypass' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9881]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized58' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_25:(bypass):2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized58' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized22' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9862]
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'ack_84_symbol_link_from_dp' of component 'control_delay_element' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:626]
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'ack_89_symbol_link_from_dp' of component 'control_delay_element' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:641]
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9788' bound to instance 'cp_element_28_delay' of component 'control_delay_element' [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:653]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter name bound to: MAIN_daemon_cp_element_group_29 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized24' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9862]
	Parameter name bound to: MAIN_daemon_cp_element_group_29 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_29:(bypass):1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized60' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_29:(bypass):1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized60' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter delay_value bound to: 0 - type: integer 
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_29:(bypass):2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized62' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: MAIN_daemon_cp_element_group_29:(bypass):2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized62' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized24' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9862]
	Parameter delay_value bound to: 0 - type: integer 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter max_iterations_in_flight bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'loop_terminator__parameterized0' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10190]
	Parameter max_iterations_in_flight bound to: 2 - type: integer 
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: loop_terminator:lc_place - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized64' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: loop_terminator:lc_place - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized64' (90#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10759]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: loop_terminator:lt_place - type: string 
INFO: [Synth 8-638] synthesizing module 'place__parameterized0' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10682]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: loop_terminator:lt_place - type: string 
INFO: [Synth 8-256] done synthesizing module 'place__parameterized0' (91#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10682]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: loop_terminator:lbe_place - type: string 
INFO: [Synth 8-638] synthesizing module 'place__parameterized2' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10682]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: loop_terminator:lbe_place - type: string 
INFO: [Synth 8-256] done synthesizing module 'place__parameterized2' (91#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10682]
INFO: [Synth 8-256] done synthesizing module 'loop_terminator__parameterized0' (92#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10190]
INFO: [Synth 8-638] synthesizing module 'transition_merge__parameterized0' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10840]
INFO: [Synth 8-256] done synthesizing module 'transition_merge__parameterized0' (93#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10840]
	Parameter condition_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BranchBase__parameterized0' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10924]
	Parameter condition_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BranchBase__parameterized0' (94#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:10924]
	Parameter nreqs bound to: 2 - type: integer 
	Parameter buffering bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter use_guards bound to: 2'b00 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized0' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:21545]
	Parameter nreqs bound to: 2 - type: integer 
	Parameter buffering bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter use_guards bound to: 2'b00 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized0' (95#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:21545]
	Parameter name bound to: in_data_read_0 - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter output_buffering bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter no_arbitration bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InputPortRevised__parameterized0' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:19741]
	Parameter name bound to: in_data_read_0 - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter output_buffering bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InputPortLevel__parameterized0' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:11586]
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'InputPortLevel__parameterized0' (96#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:11586]
INFO: [Synth 8-256] done synthesizing module 'InputPortRevised__parameterized0' (97#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:19741]
	Parameter nreqs bound to: 2 - type: integer 
	Parameter buffering bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter use_guards bound to: 2'b00 
	Parameter sample_only bound to: 1 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized2' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:21545]
	Parameter nreqs bound to: 2 - type: integer 
	Parameter buffering bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter use_guards bound to: 2'b00 
	Parameter sample_only bound to: 1 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized2' (97#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:21545]
	Parameter name bound to: out_data - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter input_buffering bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'OutputPortRevised__parameterized0' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:20310]
	Parameter name bound to: out_data - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter input_buffering bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: out_data rxBuf 0 - type: string 
	Parameter buffer_size bound to: 0 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized2' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:20955]
	Parameter name bound to: out_data rxBuf 0 - type: string 
	Parameter buffer_size bound to: 0 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: out_data rxBuf 0 fifo  - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 0 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized4' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12593]
	Parameter name bound to: out_data rxBuf 0 fifo  - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 0 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: out_data rxBuf 0 fifo :Queue: - type: string 
	Parameter queue_depth bound to: 0 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized4' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12856]
	Parameter name bound to: out_data rxBuf 0 fifo :Queue: - type: string 
	Parameter queue_depth bound to: 0 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized4' (97#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized4' (97#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12593]
WARNING: [Synth 8-614] signal 'fsm_state' is read in the process but is not in the sensitivity list [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:20992]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized2' (97#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:20955]
	Parameter name bound to: out_data rxBuf 1 - type: string 
	Parameter buffer_size bound to: 0 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized4' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:20955]
	Parameter name bound to: out_data rxBuf 1 - type: string 
	Parameter buffer_size bound to: 0 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: out_data rxBuf 1 fifo  - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 0 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized6' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12593]
	Parameter name bound to: out_data rxBuf 1 fifo  - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 0 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: out_data rxBuf 1 fifo :Queue: - type: string 
	Parameter queue_depth bound to: 0 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized6' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12856]
	Parameter name bound to: out_data rxBuf 1 fifo :Queue: - type: string 
	Parameter queue_depth bound to: 0 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized6' (97#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized6' (97#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12593]
WARNING: [Synth 8-614] signal 'fsm_state' is read in the process but is not in the sensitivity list [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:20992]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized4' (97#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:20955]
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'OutputPortLevel__parameterized0' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12423]
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter num_reqs bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'NobodyLeftBehind__parameterized0' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:11834]
	Parameter num_reqs bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 'reqIn_register' is read in the process but is not in the sensitivity list [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:11851]
WARNING: [Synth 8-614] signal 'reqIn_reg_is_non_zero' is read in the process but is not in the sensitivity list [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:11851]
WARNING: [Synth 8-614] signal 'reqIn' is read in the process but is not in the sensitivity list [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:11851]
WARNING: [Synth 8-614] signal 'ackIn' is read in the process but is not in the sensitivity list [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:11851]
INFO: [Synth 8-256] done synthesizing module 'NobodyLeftBehind__parameterized0' (98#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:11834]
INFO: [Synth 8-256] done synthesizing module 'OutputPortLevel__parameterized0' (99#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12423]
INFO: [Synth 8-256] done synthesizing module 'OutputPortRevised__parameterized0' (100#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:20310]
INFO: [Synth 8-256] done synthesizing module 'MAIN_daemon__parameterized0' (101#1) [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:42]
	Parameter use_delay bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'auto_run__parameterized0' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9712]
	Parameter use_delay bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'auto_run__parameterized0' (102#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9712]
	Parameter name bound to: pipe in_data - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized8' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12593]
	Parameter name bound to: pipe in_data - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: pipe in_data:Queue: - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized8' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12856]
	Parameter name bound to: pipe in_data:Queue: - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: dynamic assertion statement [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12890]
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized8' (102#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized8' (102#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12593]
	Parameter name bound to: pipe out_data - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized10' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12593]
	Parameter name bound to: pipe out_data - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: pipe out_data:Queue: - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized10' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12856]
	Parameter name bound to: pipe out_data:Queue: - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: dynamic assertion statement [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12890]
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized10' (102#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized10' (102#1) [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:12593]
INFO: [Synth 8-256] done synthesizing module 'ahir_system' (103#1) [/home/anshul/fpga/bitfilegeneration/ahir_files/fpga_test/ahir_system.vhdl:909]
INFO: [Synth 8-256] done synthesizing module 'chnl_tester' (104#1) [/home/anshul/fpga/bitfilegeneration/hdl/chnl_tester.v:2]
WARNING: [Synth 8-3848] Net LED in module/entity KC705_Gen1x8If64 does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/KC705_Gen1x8If64.v:63]
INFO: [Synth 8-256] done synthesizing module 'KC705_Gen1x8If64' (105#1) [/home/anshul/fpga/bitfilegeneration/hdl/KC705_Gen1x8If64.v:48]
WARNING: [Synth 8-3331] design KC705_Gen1x8If64 has unconnected port LED[3]
WARNING: [Synth 8-3331] design KC705_Gen1x8If64 has unconnected port LED[2]
WARNING: [Synth 8-3331] design KC705_Gen1x8If64 has unconnected port LED[1]
WARNING: [Synth 8-3331] design KC705_Gen1x8If64 has unconnected port LED[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:32 ; elapsed = 00:02:34 . Memory (MB): peak = 2078.414 ; gain = 1323.578 ; free physical = 1297 ; free virtual = 13559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin packet_valid_reg:WR_DATA[0] to constant 0 [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_data_fifo.v:268]
WARNING: [Synth 8-3295] tying undriven pin \gen_data_input_regs[0].packet_valid_register :WR_DATA[0] to constant 0 [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:477]
WARNING: [Synth 8-3295] tying undriven pin \gen_data_input_regs[1].packet_valid_register :WR_DATA[0] to constant 0 [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:477]
WARNING: [Synth 8-3295] tying undriven pin engine_layer_inst:RX_TLP_START_OFFSET[3] to constant 0 [/home/anshul/fpga/bitfilegeneration/hdl/riffa_wrapper_kc705.v:369]
WARNING: [Synth 8-3295] tying undriven pin engine_layer_inst:RX_TLP_START_OFFSET[2] to constant 0 [/home/anshul/fpga/bitfilegeneration/hdl/riffa_wrapper_kc705.v:369]
WARNING: [Synth 8-3295] tying undriven pin engine_layer_inst:RX_TLP_START_OFFSET[1] to constant 0 [/home/anshul/fpga/bitfilegeneration/hdl/riffa_wrapper_kc705.v:369]
WARNING: [Synth 8-3295] tying undriven pin engine_layer_inst:RX_TLP_END_OFFSET[3] to constant 0 [/home/anshul/fpga/bitfilegeneration/hdl/riffa_wrapper_kc705.v:369]
WARNING: [Synth 8-3295] tying undriven pin engine_layer_inst:RX_TLP_END_OFFSET[2] to constant 0 [/home/anshul/fpga/bitfilegeneration/hdl/riffa_wrapper_kc705.v:369]
WARNING: [Synth 8-3295] tying undriven pin engine_layer_inst:RX_TLP_END_OFFSET[1] to constant 0 [/home/anshul/fpga/bitfilegeneration/hdl/riffa_wrapper_kc705.v:369]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:33 ; elapsed = 00:02:35 . Memory (MB): peak = 2078.414 ; gain = 1323.578 ; free physical = 1297 ; free virtual = 13559
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/anshul/fpga/bitfilegeneration/tcl_test/.Xil/Vivado-7355-AJIT6/dcp/PCIeGen1x8If64_in_context.xdc] for cell 'PCIeGen1x8If64_i'
Finished Parsing XDC File [/home/anshul/fpga/bitfilegeneration/tcl_test/.Xil/Vivado-7355-AJIT6/dcp/PCIeGen1x8If64_in_context.xdc] for cell 'PCIeGen1x8If64_i'
Parsing XDC File [/home/anshul/fpga/bitfilegeneration/constraint/KC705_TOP.xdc]
Finished Parsing XDC File [/home/anshul/fpga/bitfilegeneration/constraint/KC705_TOP.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/anshul/fpga/bitfilegeneration/constraint/KC705_TOP.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/KC705_Gen1x8If64_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/KC705_Gen1x8If64_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2078.414 ; gain = 0.000 ; free physical = 1298 ; free virtual = 13560
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:38 ; elapsed = 00:02:40 . Memory (MB): peak = 2078.414 ; gain = 1323.578 ; free physical = 1298 ; free virtual = 13560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:38 ; elapsed = 00:02:40 . Memory (MB): peak = 2078.414 ; gain = 1323.578 ; free physical = 1298 ; free virtual = 13560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for PCIeGen1x8If64_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \test_channels[0].module1 /interface0/cpu_to_riffa_q/dual_clock_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \test_channels[0].module1 /interface0/riffa_to_cpu_q/dual_clock_fifo. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:38 ; elapsed = 00:02:40 . Memory (MB): peak = 2078.414 ; gain = 1323.578 ; free physical = 1298 ; free virtual = 13560
---------------------------------------------------------------------------------
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/reorder_queue_input.v:203]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/recv_credit_flow_ctrl.v:98]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/recv_credit_flow_ctrl.v:98]
WARNING: [Synth 8-3936] Found unconnected internal register 'rCapChnl_reg' and it is trimmed from '6' to '4' bits. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_multiplexer_64.v:233]
WARNING: [Synth 8-3848] Net S_AXIS_TX_TUSER in module/entity translation_xilinx does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/translation_xilinx.v:75]
WARNING: [Synth 8-3848] Net RX_TLP_BAR_DECODE in module/entity translation_xilinx does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/translation_xilinx.v:104]
INFO: [Synth 8-3969] The signal rMemory_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
WARNING: [Synth 8-3848] Net wSchedule[0][31] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][30] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][29] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][28] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][27] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][26] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][25] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][24] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][11] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][10] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][9] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][8] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][7] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][6] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][5] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][4] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][3] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][2] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][1] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][0] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][31] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][30] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][29] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][28] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][27] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][26] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][25] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][24] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][11] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][10] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][9] in module/entity tx_alignment_pipeline does not have driver. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_alignment_pipeline.v:163]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:41 ; elapsed = 00:02:43 . Memory (MB): peak = 2078.414 ; gain = 1323.578 ; free physical = 1296 ; free virtual = 13559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 6     
	   2 Input     32 Bit       Adders := 8     
	   2 Input     17 Bit       Adders := 14    
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   4 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 21    
	   3 Input     11 Bit       Adders := 2     
	   4 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 11    
	   3 Input     10 Bit       Adders := 2     
	   5 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 9     
	   2 Input      5 Bit       Adders := 14    
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 21    
	   4 Input      2 Bit       Adders := 4     
	   5 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 38    
+---XORs : 
	   2 Input     10 Bit         XORs := 4     
	   2 Input      3 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	              320 Bit    Registers := 1     
	              183 Bit    Registers := 1     
	              166 Bit    Registers := 2     
	              158 Bit    Registers := 8     
	              139 Bit    Registers := 1     
	              132 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	              100 Bit    Registers := 1     
	               96 Bit    Registers := 5     
	               71 Bit    Registers := 1     
	               68 Bit    Registers := 5     
	               67 Bit    Registers := 2     
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 34    
	               62 Bit    Registers := 3     
	               54 Bit    Registers := 1     
	               48 Bit    Registers := 3     
	               34 Bit    Registers := 12    
	               32 Bit    Registers := 57    
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 41    
	               10 Bit    Registers := 32    
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 20    
	                5 Bit    Registers := 25    
	                4 Bit    Registers := 31    
	                3 Bit    Registers := 22    
	                2 Bit    Registers := 57    
	                1 Bit    Registers := 383   
+---RAMs : 
	              64K Bit         RAMs := 5     
	              34K Bit         RAMs := 4     
	              32K Bit         RAMs := 1     
	               2K Bit         RAMs := 2     
	              520 Bit         RAMs := 1     
	              384 Bit         RAMs := 2     
	              256 Bit         RAMs := 1     
	              192 Bit         RAMs := 1     
	              128 Bit         RAMs := 2     
	               32 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 4     
	   2 Input     69 Bit        Muxes := 1     
	   4 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 7     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 18    
	   3 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     17 Bit        Muxes := 24    
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 4     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 11    
	   5 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   8 Input      8 Bit        Muxes := 8     
	   7 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 10    
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 36    
	   4 Input      2 Bit        Muxes := 11    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 149   
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 35    
	   7 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 17    
	   9 Input      1 Bit        Muxes := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module KC705_Gen1x8If64 
Detailed RTL Component Info : 
Module translation_xilinx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module shiftreg 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
Module shiftreg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module shiftreg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
Module offset_to_mask 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module register 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reg_pipeline 
Detailed RTL Component Info : 
Module pipeline 
Detailed RTL Component Info : 
Module register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module register__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module register__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module register__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              132 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pipeline__parameterized0 
Detailed RTL Component Info : 
Module rxr_engine_classic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module register__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module register__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module register__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module register__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module register__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pipeline__parameterized1 
Detailed RTL Component Info : 
Module rxc_engine_classic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module rx_engine_classic 
Detailed RTL Component Info : 
Module reg_pipeline__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pipeline__parameterized2 
Detailed RTL Component Info : 
Module reg_pipeline__parameterized3 
Detailed RTL Component Info : 
Module pipeline__parameterized3 
Detailed RTL Component Info : 
Module txc_formatter_classic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
Module reg_pipeline__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pipeline__parameterized4 
Detailed RTL Component Info : 
Module reg_pipeline__parameterized5 
Detailed RTL Component Info : 
Module pipeline__parameterized5 
Detailed RTL Component Info : 
Module rotate 
Detailed RTL Component Info : 
Module offset_flag_to_one_hot 
Detailed RTL Component Info : 
Module rotate__parameterized0 
Detailed RTL Component Info : 
Module one_hot_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module tx_data_shift 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module counter_v2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_pipeline__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pipeline__parameterized7 
Detailed RTL Component Info : 
Module reg_pipeline__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pipeline__parameterized6 
Detailed RTL Component Info : 
Module scsdpram 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              34K Bit         RAMs := 1     
Module shiftreg__parameterized2 
Detailed RTL Component Info : 
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module tx_data_fifo 
Detailed RTL Component Info : 
Module tx_data_pipeline 
Detailed RTL Component Info : 
Module reg_pipeline__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pipeline__parameterized8 
Detailed RTL Component Info : 
Module scsdpram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module tx_hdr_fifo 
Detailed RTL Component Info : 
Module reg_pipeline__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	              166 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pipeline__parameterized9 
Detailed RTL Component Info : 
Module reg_pipeline__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pipeline__parameterized10 
Detailed RTL Component Info : 
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module counter__parameterized0 
Detailed RTL Component Info : 
Module reg_pipeline__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pipeline__parameterized12 
Detailed RTL Component Info : 
Module reg_pipeline__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pipeline__parameterized11 
Detailed RTL Component Info : 
Module mux_select 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
Module tx_alignment_pipeline 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
Module tx_engine 
Detailed RTL Component Info : 
Module txc_engine_classic 
Detailed RTL Component Info : 
Module txr_formatter_classic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
Module txr_engine_classic 
Detailed RTL Component Info : 
Module reg_pipeline__parameterized13 
Detailed RTL Component Info : 
Module pipeline__parameterized13 
Detailed RTL Component Info : 
Module tx_arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module mux_select__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     69 Bit        Muxes := 1     
Module mux__parameterized0 
Detailed RTL Component Info : 
Module tx_phi 
Detailed RTL Component Info : 
Module tx_mux 
Detailed RTL Component Info : 
Module shiftreg__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_controller 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module tx_engine_classic 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module engine_layer 
Detailed RTL Component Info : 
Module reg_pipeline__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pipeline__parameterized14 
Detailed RTL Component Info : 
Module counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module shiftreg__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module reset_extender 
Detailed RTL Component Info : 
Module ram_1clk_1w_1r__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module ram_1clk_1w_1r__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---RAMs : 
	              192 Bit         RAMs := 1     
Module ram_1clk_1w_1r__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module reorder_queue_input 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              320 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module reorder_queue_output 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 7     
Module ram_1clk_1w_1r 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module reorder_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module reg_pipeline__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	              183 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pipeline__parameterized15 
Detailed RTL Component Info : 
Module demux 
Detailed RTL Component Info : 
Module demux__parameterized0 
Detailed RTL Component Info : 
Module reg_pipeline__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pipeline__parameterized16 
Detailed RTL Component Info : 
Module reg_pipeline__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	              139 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pipeline__parameterized17 
Detailed RTL Component Info : 
Module registers 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module recv_credit_flow_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module interrupt_controller 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
Module interrupt 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module scsdpram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module tx_engine_selector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module tx_multiplexer_64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               62 Bit    Registers := 3     
	               54 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 17    
Module tx_multiplexer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module fifo_packer_64 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ram_2clk_1w_1r 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module async_cmp 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 4     
Module rd_ptr_empty 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module wr_ptr_full 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module async_fifo 
Detailed RTL Component Info : 
Module async_fifo_fwft 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ram_1clk_1w_1r__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module sync_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module sg_list_requester 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module rx_port_requester_mux 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 12    
Module sg_list_reader_64 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module rx_port_reader 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 3     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 5     
Module ff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module syncff 
Detailed RTL Component Info : 
Module cross_domain_signal 
Detailed RTL Component Info : 
Module rx_port_channel_gate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module rx_port_64 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ram_2clk_1w_1r__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---RAMs : 
	              520 Bit         RAMs := 1     
Module async_cmp__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 4     
Module rd_ptr_empty__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module wr_ptr_full__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module async_fifo__parameterized0 
Detailed RTL Component Info : 
Module tx_port_channel_gate_64 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     65 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
Module tx_port_monitor_64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ram_1clk_1w_1r__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module sync_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module tx_port_buffer_64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   5 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module tx_port_writer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   5 Input     10 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 7     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 4     
Module tx_port_64 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module channel_64 
Detailed RTL Component Info : 
Module channel 
Detailed RTL Component Info : 
Module riffa 
Detailed RTL Component Info : 
Module riffa_wrapper_kc705 
Detailed RTL Component Info : 
Module DualClockedQueue__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module DualClockedQueue 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module riffa_cpu_bridge 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module QueueBase__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PipeBase__parameterized0 
Detailed RTL Component Info : 
Module UnloadBuffer__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PipeBase__parameterized2 
Detailed RTL Component Info : 
Module ReceiveBuffer__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module place_with_bypass__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module join__parameterized0 
Detailed RTL Component Info : 
Module join2__parameterized0 
Detailed RTL Component Info : 
Module PipelineSynchBuffer__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module InterlockBuffer__parameterized0 
Detailed RTL Component Info : 
Module control_delay_element__parameterized0 
Detailed RTL Component Info : 
Module place_with_bypass__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module generic_join__parameterized0 
Detailed RTL Component Info : 
Module place_with_bypass__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module generic_join__parameterized2 
Detailed RTL Component Info : 
Module place_with_bypass__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module generic_join__parameterized4 
Detailed RTL Component Info : 
Module place_with_bypass__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module generic_join__parameterized6 
Detailed RTL Component Info : 
Module place_with_bypass__parameterized64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module loop_terminator__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module place_with_bypass__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module generic_join__parameterized8 
Detailed RTL Component Info : 
Module place_with_bypass__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module generic_join__parameterized10 
Detailed RTL Component Info : 
Module place_with_bypass__parameterized34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module generic_join__parameterized12 
Detailed RTL Component Info : 
Module place_with_bypass__parameterized38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module generic_join__parameterized14 
Detailed RTL Component Info : 
Module place_with_bypass__parameterized42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module generic_join__parameterized16 
Detailed RTL Component Info : 
Module place_with_bypass__parameterized46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module generic_join__parameterized18 
Detailed RTL Component Info : 
Module place_with_bypass__parameterized50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module generic_join__parameterized20 
Detailed RTL Component Info : 
Module place_with_bypass__parameterized56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module generic_join__parameterized22 
Detailed RTL Component Info : 
Module place_with_bypass__parameterized60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module generic_join__parameterized24 
Detailed RTL Component Info : 
Module transition_merge__parameterized0 
Detailed RTL Component Info : 
Module BranchBase__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SplitGuardInterface__parameterized0 
Detailed RTL Component Info : 
Module InputPortLevel__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module InputPortRevised__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module SplitGuardInterface__parameterized2 
Detailed RTL Component Info : 
Module NobodyLeftBehind__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module OutputPortLevel__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module QueueBase__parameterized4 
Detailed RTL Component Info : 
Module PipeBase__parameterized4 
Detailed RTL Component Info : 
Module ReceiveBuffer__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase__parameterized6 
Detailed RTL Component Info : 
Module PipeBase__parameterized6 
Detailed RTL Component Info : 
Module ReceiveBuffer__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module OutputPortRevised__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MAIN_daemon__parameterized0 
Detailed RTL Component Info : 
Module auto_run__parameterized0 
Detailed RTL Component Info : 
Module QueueBase__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module PipeBase__parameterized8 
Detailed RTL Component Info : 
Module QueueBase__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module PipeBase__parameterized10 
Detailed RTL Component Info : 
Module ahir_system 
Detailed RTL Component Info : 
Module chnl_tester 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:02:41 ; elapsed = 00:02:43 . Memory (MB): peak = 2078.414 ; gain = 1323.578 ; free physical = 1296 ; free virtual = 13558
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1]' and it is trimmed from '11' to '9' bits. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:263]
WARNING: [Synth 8-3936] Found unconnected internal register 'txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1]' and it is trimmed from '11' to '9' bits. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:263]
INFO: [Synth 8-4471] merging register 'rTxEngRdReqAck_reg' into 'rExtTagReq_reg' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_multiplexer_64.v:191]
WARNING: [Synth 8-3936] Found unconnected internal register 'rLen_reg' and it is trimmed from '54' to '51' bits. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_multiplexer_64.v:386]
WARNING: [Synth 8-3936] Found unconnected internal register 'rCountHist_reg' and it is trimmed from '6' to '5' bits. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/tx_port_buffer_64.v:136]
INFO: [Synth 8-4471] merging register 'engine_layer_inst/rx_engine_classic_inst/valid_shiftreg_inst/rDataShift_reg[0][0:0]' into 'trans/rRxTlpValid_reg' [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/shiftreg.v:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/output_pipeline/pipeline_inst/gen_stages[1].rData_reg[1]' and it is trimmed from '100' to '81' bits. [/home/anshul/fpga/bitfilegeneration/hdl/riffa_hdl/pipeline.v:263]
INFO: [Synth 8-4471] merging register 'logic_block/MAIN_daemon_instance/out_buffer_write_req_symbol_join.gj/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'logic_block/MAIN_daemon_instance/in_buffer_unload_req_symbol_join.gj/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9812]
INFO: [Synth 8-4471] merging register 'logic_block/MAIN_daemon_instance/MAIN_daemon_CP_0.MAIN_daemon_cp_element_group_24.gj/placegen[3].placeBlock.dly/UnitDelay.ack_reg' into 'logic_block/MAIN_daemon_instance/MAIN_daemon_CP_0.MAIN_daemon_cp_element_group_20.gj/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/anshul/AHIR/ahir/release/vhdl/ahir.vhdl:9812]
WARNING: [Synth 8-3331] design KC705_Gen1x8If64 has unconnected port LED[3]
WARNING: [Synth 8-3331] design KC705_Gen1x8If64 has unconnected port LED[2]
WARNING: [Synth 8-3331] design KC705_Gen1x8If64 has unconnected port LED[1]
WARNING: [Synth 8-3331] design KC705_Gen1x8If64 has unconnected port LED[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:02:43 ; elapsed = 00:02:45 . Memory (MB): peak = 2078.414 ; gain = 1323.578 ; free physical = 1296 ; free virtual = 13558
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:02:43 ; elapsed = 00:02:45 . Memory (MB): peak = 2078.414 ; gain = 1323.578 ; free physical = 1296 ; free virtual = 13558

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg to conserve power
INFO: [Synth 8-3969] The signal txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/rMemory_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg to conserve power
INFO: [Synth 8-3969] The signal txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/rMemory_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM rams[0].ram/rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM rams[1].ram/rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM fifo/mem/rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM mem/rRAM_reg to conserve power
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+------------------+--------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------------------------------------------------------------------+
|Module Name       | RTL Object                                                                                                   | PORT A (depth X width) | W | R | PORT B (depth X width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name                                                             | 
+------------------+--------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------------------------------------------------------------------+
|tx_engine_classic | txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg | 1 K X 34(READ_FIRST)   | W |   | 1 K X 34(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | KC705_Gen1x8If64/riffa_wrapper_kc705/tx_engine_classic/extram__20             | 
|tx_engine_classic | txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg | 1 K X 34(READ_FIRST)   | W |   | 1 K X 34(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | KC705_Gen1x8If64/riffa_wrapper_kc705/tx_engine_classic/extram__22             | 
|tx_engine_classic | txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/rMemory_reg                                          | 16 X 158(READ_FIRST)   | W |   | 16 X 158(WRITE_FIRST)  |   | R | Port A and B | 1      | 2      | KC705_Gen1x8If64/riffa_wrapper_kc705/tx_engine_classic/extram__24             | 
|tx_engine_classic | txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg | 1 K X 34(READ_FIRST)   | W |   | 1 K X 34(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | KC705_Gen1x8If64/riffa_wrapper_kc705/tx_engine_classic/extram__26             | 
|tx_engine_classic | txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg | 1 K X 34(READ_FIRST)   | W |   | 1 K X 34(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | KC705_Gen1x8If64/riffa_wrapper_kc705/tx_engine_classic/extram__28             | 
|tx_engine_classic | txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/rMemory_reg                                          | 16 X 158(READ_FIRST)   | W |   | 16 X 158(WRITE_FIRST)  |   | R | Port A and B | 1      | 2      | KC705_Gen1x8If64/riffa_wrapper_kc705/tx_engine_classic/extram__30             | 
|reorder_queue     | rams[0].ram/rRAM_reg                                                                                         | 2 K X 32(READ_FIRST)   | W |   | 2 K X 32(WRITE_FIRST)  |   | R | Port A and B | 0      | 2      | KC705_Gen1x8If64/riffa_wrapper_kc705/reorder_queue/extram__40                 | 
|reorder_queue     | rams[1].ram/rRAM_reg                                                                                         | 2 K X 32(READ_FIRST)   | W |   | 2 K X 32(WRITE_FIRST)  |   | R | Port A and B | 0      | 2      | KC705_Gen1x8If64/riffa_wrapper_kc705/reorder_queue/extram__42                 | 
|async_fifo_fwft   | fifo/mem/rRAM_reg                                                                                            | 1 K X 64(READ_FIRST)   | W |   | 1 K X 64(WRITE_FIRST)  |   | R | Port A and B | 0      | 2      | KC705_Gen1x8If64/riffa_wrapper_kc705/rx_port_64/async_fifo_fwft/extram__46    | 
|sync_fifo         | mem/rRAM_reg                                                                                                 | 1 K X 64(READ_FIRST)   | W |   | 1 K X 64(WRITE_FIRST)  |   | R | Port A and B | 0      | 2      | KC705_Gen1x8If64/riffa_wrapper_kc705/rx_port_64/Multiple/sync_fifo/extram__48 | 
|tx_port_64        | buffer/fifo/mem/rRAM_reg                                                                                     | 512 X 64(READ_FIRST)   | W |   | 512 X 64(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | KC705_Gen1x8If64/riffa_wrapper_kc705/tx_port_64/extram__52                    | 
+------------------+--------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------------------------------------------------------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
Distributed RAM: 
+--------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------+----------------+------------------------------------------------------------+
|Module Name         | RTL Object                                                                                                                 | Inference Criteria | Size (depth X width) | Primitives     | Hierarchical Name                                          | 
+--------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------+----------------+------------------------------------------------------------+
|reorder_queue       | pktRam/rRAM_reg                                                                                                            | Implied            | 32 X 12              | RAM32M x 2     | KC705_Gen1x8If64/riffa_wrapper_kc705/reorder_queue/ram__8  | 
|reorder_queue       | mapRam/rRAM_reg                                                                                                            | Implied            | 32 X 6               | RAM32M x 1     | KC705_Gen1x8If64/riffa_wrapper_kc705/reorder_queue/ram__9  | 
|reorder_queue       | data_input/countRam/rRAM_reg                                                                                               | Implied            | 32 X 8               | RAM32M x 2     | KC705_Gen1x8If64/riffa_wrapper_kc705/reorder_queue/ram__10 | 
|reorder_queue       | data_input/posRam/rRAM_reg                                                                                                 | Implied            | 32 X 12              | RAM32M x 2     | KC705_Gen1x8If64/riffa_wrapper_kc705/reorder_queue/ram__11 | 
|riffa_wrapper_kc705 | riffa_inst/tx_mux_inst/req_ack_fifo/mem/rMemory_reg                                                                        | Implied            | 32 X 1               | RAM32X1D x 1   | KC705_Gen1x8If64/riffa_wrapper_kc705/ram__12               | 
|tx_port_64          | gate/fifo/mem/rRAM_reg                                                                                                     | Implied            | 8 X 65               | RAM32M x 11    | KC705_Gen1x8If64/riffa_wrapper_kc705/tx_port_64/ram__13    | 
|KC705_Gen1x8If64    | test_channels[0].module1/logic_block/in_data_Pipe/Shallow.notSingleBufferedOrFullRateCase.queue/qDGt0.NTB.queue_array_reg  | Implied            | 2 X 64               | RAM32M x 11    | KC705_Gen1x8If64/ram__14                                   | 
|KC705_Gen1x8If64    | test_channels[0].module1/logic_block/out_data_Pipe/Shallow.notSingleBufferedOrFullRateCase.queue/qDGt0.NTB.queue_array_reg | Implied            | 2 X 64               | RAM32M x 11    | KC705_Gen1x8If64/ram__15                                   | 
+--------------------+----------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------+----------------+------------------------------------------------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffa/\engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/output_pipeline/pipeline_inst/gen_stages[1].rData_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_channels[0].module1/logic_block/MAIN_daemon_instance/data_path.do_while_stmt_5_branch.branch_instance/ack0_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/rc_fc/rMaxRecv_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/rc_fc/rMaxRecv_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/rc_fc/rMaxRecv_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/rc_fc/rCplHAmt_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/rc_fc/rCplDAmt_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/rc_fc/rCplDAmt_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/rc_fc/rCplDAmt_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /\data_input/rShiftUp_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /\data_input/rShiftUp_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /\data_input/rShiftUp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /\data_input/rShiftUp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /\data_input/rShiftUp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /\data_input/rShiftDown_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /\data_input/rShiftDown_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /\data_input/rShiftDown_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /\data_input/rShiftDown_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /\data_input/rShiftDown_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /\data_input/rBaseAddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /\data_input/rBaseAddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /\data_input/rBaseAddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /\data_input/rBaseAddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /\data_input/rBaseAddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reorderQueue /\data_input/rBaseAddr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_channels[0].module1/interface0/tLen_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/rxPort /reader/\rMaxPayload_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlOff_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txr_engine_inst/txr_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txr_engine_inst/txr_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/tx_shift_inst/gen_mux_select[0].rMuxSelect_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/tx_shift_inst/gen_mux_select[0].rMuxSelect_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/tx_shift_inst/rStartOffset_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\writer/rMaxPayload_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][73] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffa/\riffa_inst/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\writer/rMaxPayload_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\writer/rMaxPayload_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\writer/rMaxPayload_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\writer/rMaxPayload_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txr_engine_inst/txr_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/gen_stages[1].rData_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffa/\engine_layer_inst/tx_engine_classic_inst /\txc_engine_inst/txc_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/gen_stages[1].rData_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sg_list_requester:/\rMaxPayload_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/rc_fc/rCplDAmt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/rc_fc/rCplDAmt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/rc_fc/rCplDAmt_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffa/\riffa_inst/txc_meta_hold/pipeline_inst/gen_stages[1].rData_reg[1][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/txc_meta_hold/pipeline_inst/gen_stages[1].rData_reg[1][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/rxPort /\gate/rConsumedStable_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/tx_mux_inst/tx_mux /\rRdChnl_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlLen_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlLen_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlLen_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlLen_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlLen_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlLen_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlLen_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlLen_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlLen_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlLen_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlLen_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlLen_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa/\riffa_inst/channels[0].channel/channel/txPort /\gate/rChnlLen_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][127] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][126] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][125] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][124] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][123] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][122] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][121] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][120] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][119] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][118] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][117] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][116] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][115] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][114] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][113] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][112] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][111] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][110] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][109] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][108] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][107] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][106] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][105] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][104] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][103] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][102] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][101] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][100] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][99] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][98] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][97] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][96] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][71] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][47] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][46] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][45] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][44] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][43] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][42] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][41] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][40] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][39] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][38] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][37] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][36] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][35] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][34] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][33] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][32] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][31] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][30] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][29] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][28] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][27] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][26] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][25] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][24] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][23] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][19] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][17] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][16] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][15] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][14] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][11] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][10] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][9] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][8] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][7] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][6] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][5] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][4] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][3] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][2] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][1] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][0] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][67] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][66] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][65] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][64] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][63] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][62] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][61] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][60] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][59] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][58] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][57] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][56] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][55] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][54] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][53] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][52] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][51] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][50] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][49] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][48] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][47] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][46] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][45] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][44] ) is unused and will be removed from module tx_engine_classic.
WARNING: [Synth 8-3332] Sequential element (\txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][43] ) is unused and will be removed from module tx_engine_classic.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:58 ; elapsed = 00:03:00 . Memory (MB): peak = 2078.414 ; gain = 1323.578 ; free physical = 1297 ; free virtual = 13559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:58 ; elapsed = 00:03:00 . Memory (MB): peak = 2078.414 ; gain = 1323.578 ; free physical = 1297 ; free virtual = 13559
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:02:58 ; elapsed = 00:03:00 . Memory (MB): peak = 2078.414 ; gain = 1323.578 ; free physical = 1297 ; free virtual = 13559

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:02:58 ; elapsed = 00:03:00 . Memory (MB): peak = 2078.414 ; gain = 1323.578 ; free physical = 1297 ; free virtual = 13559
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'pcie_refclk'
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:04 ; elapsed = 00:03:06 . Memory (MB): peak = 2078.414 ; gain = 1323.578 ; free physical = 1296 ; free virtual = 13559
---------------------------------------------------------------------------------
INFO: [Synth 8-3969] The signal txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/rMemory_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (4 address bits)* is shallow.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:06 ; elapsed = 00:03:08 . Memory (MB): peak = 2078.414 ; gain = 1323.578 ; free physical = 1296 ; free virtual = 13559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:14 ; elapsed = 00:03:16 . Memory (MB): peak = 2078.414 ; gain = 1323.578 ; free physical = 1296 ; free virtual = 13559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:15 ; elapsed = 00:03:17 . Memory (MB): peak = 2078.414 ; gain = 1323.578 ; free physical = 1296 ; free virtual = 13559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:15 ; elapsed = 00:03:17 . Memory (MB): peak = 2078.414 ; gain = 1323.578 ; free physical = 1296 ; free virtual = 13559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:16 ; elapsed = 00:03:18 . Memory (MB): peak = 2078.414 ; gain = 1323.578 ; free physical = 1296 ; free virtual = 13559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+-----------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|KC705_Gen1x8If64 | riffa/riffa_inst/reorderQueue/data_input/rErr_reg[4]                                                        | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|KC705_Gen1x8If64 | riffa/riffa_inst/reorderQueue/data_input/rDone_reg[4]                                                       | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|KC705_Gen1x8If64 | riffa/riffa_inst/reorderQueue/data_input/rDE_reg[4]                                                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|KC705_Gen1x8If64 | riffa/riffa_inst/reorderQueue/data_input/rData_reg[319]                                                     | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|KC705_Gen1x8If64 | riffa/riffa_inst/reorderQueue/data_input/rData_reg[287]                                                     | 5      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|KC705_Gen1x8If64 | riffa/riffa_inst/tx_mux_inst/tx_mux/rValid_reg[5]                                                           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|KC705_Gen1x8If64 | riffa/riffa_inst/tx_mux_inst/tx_mux/rStart_reg[5]                                                           | 6      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|KC705_Gen1x8If64 | riffa/riffa_inst/tx_mux_inst/tx_mux/rDone_reg[5]                                                            | 6      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|KC705_Gen1x8If64 | riffa/riffa_inst/tx_mux_inst/tx_mux/rLen_reg[50]                                                            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|KC705_Gen1x8If64 | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/rValsProp_reg[3]                                | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|KC705_Gen1x8If64 | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rValsProp_reg[2]                                 | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|KC705_Gen1x8If64 | riffa/engine_layer_inst/rx_engine_classic_inst/data_shiftreg_inst/gen_sr_registers[2].rDataShift_reg[2][31] | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|KC705_Gen1x8If64 | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_sr_registers[6].rDataShift_reg[6][0]        | 6      | 1     | YES          | NO                 | NO                | 1      | 0       | 
+-----------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |PCIeGen1x8If64   |         1|
|2     |fifo_generator_0 |         2|
+------+-----------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |PCIeGen1x8If64      |     1|
|2     |fifo_generator_0    |     1|
|3     |fifo_generator_0__2 |     1|
|4     |CARRY4              |   377|
|5     |IBUFDS_GTE2         |     1|
|6     |LUT1                |   553|
|7     |LUT2                |   721|
|8     |LUT3                |  1463|
|9     |LUT4                |   723|
|10    |LUT5                |   437|
|11    |LUT6                |  1313|
|12    |MUXF7               |    24|
|13    |RAM32M              |    40|
|14    |RAM32X1D            |     1|
|15    |RAMB18E1_2          |     2|
|16    |RAMB36E1            |     3|
|17    |RAMB36E1_3          |     2|
|18    |RAMB36E1_5          |     5|
|19    |RAMB36E1_6          |     5|
|20    |RAMB36E1_7          |     4|
|21    |SRL16E              |    85|
|22    |FDCE                |   190|
|23    |FDPE                |     6|
|24    |FDRE                |  6847|
|25    |FDSE                |    75|
|26    |IBUF                |    19|
|27    |OBUF                |    16|
|28    |OBUFT               |     4|
+------+--------------------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------+----------------------------------------+------+
|      |Instance                                                      |Module                                  |Cells |
+------+--------------------------------------------------------------+----------------------------------------+------+
|1     |top                                                           |                                        | 13544|
|2     |  riffa                                                       |riffa_wrapper_kc705                     | 12248|
|3     |    engine_layer_inst                                         |engine_layer                            |  3210|
|4     |      rx_engine_classic_inst                                  |rx_engine_classic                       |   427|
|5     |        data_shiftreg_inst                                    |shiftreg                                |   218|
|6     |        eop_shiftreg_inst                                     |shiftreg__parameterized0                |     3|
|7     |        rxc_engine_inst                                       |rxc_engine_classic                      |    85|
|8     |          dw_enable                                           |register_103                            |     7|
|9     |          meta_DW1_register                                   |register__parameterized4                |    10|
|10    |          meta_DW2_register                                   |register__parameterized4_104            |     5|
|11    |          metadata_DW0_register                               |register__parameterized4_105            |    13|
|12    |          output_pipeline                                     |pipeline__parameterized1                |    43|
|13    |            pipeline_inst                                     |reg_pipeline__parameterized1            |    43|
|14    |          sop_shiftreg_inst                                   |shiftreg__parameterized0_106            |     5|
|15    |          start_flag_register                                 |register__parameterized8                |     1|
|16    |        rxr_engine_inst                                       |rxr_engine_classic                      |   120|
|17    |          addr_DW0_register                                   |register__parameterized0                |     7|
|18    |          addr_DW1_register                                   |register__parameterized0_99             |     7|
|19    |          meta_DW1_register                                   |register__parameterized0_100            |    24|
|20    |          metadata_4DWH_register                              |register                                |     1|
|21    |          metadata_DW0_register                               |register__parameterized0_101            |    15|
|22    |          output_pipeline                                     |pipeline__parameterized0                |    51|
|23    |            pipeline_inst                                     |reg_pipeline__parameterized0            |    51|
|24    |          sop_shiftreg_inst                                   |shiftreg__parameterized0_102            |     5|
|25    |        valid_shiftreg_inst                                   |shiftreg__parameterized0_98             |     1|
|26    |      tx_engine_classic_inst                                  |tx_engine_classic                       |  2769|
|27    |        output_reg_inst                                       |pipeline__parameterized4_26             |    73|
|28    |          pipeline_inst                                       |reg_pipeline__parameterized4_97         |    73|
|29    |        rc_inst                                               |reset_controller                        |    19|
|30    |          rst_counter                                         |counter__parameterized1                 |    13|
|31    |        rst_shiftreg                                          |shiftreg__parameterized3                |    12|
|32    |        tx_mux_inst                                           |tx_mux                                  |    87|
|33    |          tx_arbiter_inst                                     |tx_arbiter                              |    19|
|34    |          tx_output_inst                                      |pipeline__parameterized4_95             |    68|
|35    |            pipeline_inst                                     |reg_pipeline__parameterized4_96         |    68|
|36    |        txc_engine_inst                                       |txc_engine_classic                      |  1071|
|37    |          txc_engine_inst                                     |tx_engine_48                            |   953|
|38    |            tx_alignment_inst                                 |tx_alignment_pipeline_51                |   569|
|39    |              compute_reg                                     |pipeline__parameterized9_75             |   173|
|40    |                pipeline_inst                                 |reg_pipeline__parameterized9_94         |   173|
|41    |              \gen_data_input_regs[0].data_register_          |pipeline__parameterized11_76            |    35|
|42    |                pipeline_inst                                 |reg_pipeline__parameterized11_93        |    35|
|43    |              \gen_data_input_regs[0].packet_valid_register   |pipeline__parameterized7_77             |     6|
|44    |                pipeline_inst                                 |reg_pipeline__parameterized7_92         |     6|
|45    |              \gen_data_input_regs[1].data_register_          |pipeline__parameterized11_78            |    35|
|46    |                pipeline_inst                                 |reg_pipeline__parameterized11_91        |    35|
|47    |              \gen_data_input_regs[1].packet_valid_register   |pipeline__parameterized7_79             |     3|
|48    |                pipeline_inst                                 |reg_pipeline__parameterized7_90         |     3|
|49    |              hdr_input_reg                                   |pipeline__parameterized8_80             |     2|
|50    |                pipeline_inst                                 |reg_pipeline__parameterized8_89         |     2|
|51    |              output_register_inst                            |pipeline__parameterized12_81            |    70|
|52    |                pipeline_inst                                 |reg_pipeline__parameterized12_88        |    70|
|53    |              pktctr_inst                                     |counter__parameterized0_82              |    75|
|54    |              ready_reg                                       |pipeline__parameterized8_83             |   132|
|55    |                pipeline_inst                                 |reg_pipeline__parameterized8_87         |   132|
|56    |              satctr_inst                                     |counter_84                              |     4|
|57    |              select_reg                                      |pipeline__parameterized10_85            |    29|
|58    |                pipeline_inst                                 |reg_pipeline__parameterized10_86        |    29|
|59    |            tx_data_pipeline_inst                             |tx_data_pipeline_52                     |   274|
|60    |              tx_shift_inst                                   |tx_data_shift_58                        |    33|
|61    |                input_register                                |pipeline__parameterized4_73             |    33|
|62    |                  pipeline_inst                               |reg_pipeline__parameterized4_74         |    33|
|63    |              txdf_inst                                       |tx_data_fifo_59                         |   241|
|64    |                \gen_regs_fifos[0].fifo_inst_                 |fifo_60                                 |   102|
|65    |                  mem                                         |scsdpram_72                             |     7|
|66    |                \gen_regs_fifos[0].fifo_pipeline_inst_        |pipeline__parameterized6_61             |    35|
|67    |                  pipeline_inst                               |reg_pipeline__parameterized6_71         |    35|
|68    |                \gen_regs_fifos[0].input_pipeline_inst_       |pipeline__parameterized6_62             |    37|
|69    |                  pipeline_inst                               |reg_pipeline__parameterized6_70         |    37|
|70    |                \gen_regs_fifos[0].perfifo_ctr_inst           |counter_v2_63                           |    14|
|71    |                \gen_regs_fifos[1].fifo_inst_                 |fifo_64                                 |    50|
|72    |                  mem                                         |scsdpram_69                             |     7|
|73    |                \gen_regs_fifos[1].fifo_pipeline_inst_        |pipeline__parameterized6_65             |     1|
|74    |                  pipeline_inst                               |reg_pipeline__parameterized6_68         |     1|
|75    |                packet_valid_reg                              |pipeline__parameterized7_66             |     2|
|76    |                  pipeline_inst                               |reg_pipeline__parameterized7_67         |     2|
|77    |            txhf_inst                                         |tx_hdr_fifo_53                          |   110|
|78    |              fifo_inst                                       |fifo__parameterized0_54                 |    53|
|79    |                mem                                           |scsdpram__parameterized0_57             |     9|
|80    |              input_pipeline_inst                             |pipeline__parameterized8_55             |    57|
|81    |                pipeline_inst                                 |reg_pipeline__parameterized8_56         |    57|
|82    |          txc_formatter_inst                                  |txc_formatter_classic                   |    54|
|83    |            input_inst                                        |pipeline__parameterized2_49             |    54|
|84    |              pipeline_inst                                   |reg_pipeline__parameterized2_50         |    54|
|85    |        txr_engine_inst                                       |txr_engine_classic                      |  1497|
|86    |          txr_engine_inst                                     |tx_engine                               |  1266|
|87    |            tx_alignment_inst                                 |tx_alignment_pipeline                   |   638|
|88    |              compute_reg                                     |pipeline__parameterized9                |   172|
|89    |                pipeline_inst                                 |reg_pipeline__parameterized9            |   172|
|90    |              \gen_data_input_regs[0].data_register_          |pipeline__parameterized11               |    35|
|91    |                pipeline_inst                                 |reg_pipeline__parameterized11_47        |    35|
|92    |              \gen_data_input_regs[0].packet_valid_register   |pipeline__parameterized7_38             |     2|
|93    |                pipeline_inst                                 |reg_pipeline__parameterized7_46         |     2|
|94    |              \gen_data_input_regs[1].data_register_          |pipeline__parameterized11_39            |    35|
|95    |                pipeline_inst                                 |reg_pipeline__parameterized11           |    35|
|96    |              \gen_data_input_regs[1].packet_valid_register   |pipeline__parameterized7_40             |     3|
|97    |                pipeline_inst                                 |reg_pipeline__parameterized7_45         |     3|
|98    |              hdr_input_reg                                   |pipeline__parameterized8_41             |     2|
|99    |                pipeline_inst                                 |reg_pipeline__parameterized8_44         |     2|
|100   |              output_register_inst                            |pipeline__parameterized12               |   144|
|101   |                pipeline_inst                                 |reg_pipeline__parameterized12           |   144|
|102   |              pktctr_inst                                     |counter__parameterized0                 |    75|
|103   |              ready_reg                                       |pipeline__parameterized8_42             |   131|
|104   |                pipeline_inst                                 |reg_pipeline__parameterized8_43         |   131|
|105   |              satctr_inst                                     |counter                                 |     4|
|106   |              select_reg                                      |pipeline__parameterized10               |    30|
|107   |                pipeline_inst                                 |reg_pipeline__parameterized10           |    30|
|108   |            tx_data_pipeline_inst                             |tx_data_pipeline                        |   449|
|109   |              tx_shift_inst                                   |tx_data_shift                           |    71|
|110   |                input_register                                |pipeline__parameterized4_36             |    71|
|111   |                  pipeline_inst                               |reg_pipeline__parameterized4_37         |    71|
|112   |              txdf_inst                                       |tx_data_fifo                            |   378|
|113   |                \gen_regs_fifos[0].fifo_inst_                 |fifo                                    |   101|
|114   |                  mem                                         |scsdpram_35                             |     7|
|115   |                \gen_regs_fifos[0].fifo_pipeline_inst_        |pipeline__parameterized6                |    35|
|116   |                  pipeline_inst                               |reg_pipeline__parameterized6_34         |    35|
|117   |                \gen_regs_fifos[0].input_pipeline_inst_       |pipeline__parameterized6_27             |    39|
|118   |                  pipeline_inst                               |reg_pipeline__parameterized6_33         |    39|
|119   |                \gen_regs_fifos[0].perfifo_ctr_inst           |counter_v2                              |    15|
|120   |                \gen_regs_fifos[1].fifo_inst_                 |fifo_28                                 |   102|
|121   |                  mem                                         |scsdpram                                |     7|
|122   |                \gen_regs_fifos[1].fifo_pipeline_inst_        |pipeline__parameterized6_29             |    35|
|123   |                  pipeline_inst                               |reg_pipeline__parameterized6_32         |    35|
|124   |                \gen_regs_fifos[1].input_pipeline_inst_       |pipeline__parameterized6_30             |    35|
|125   |                  pipeline_inst                               |reg_pipeline__parameterized6            |    35|
|126   |                \gen_regs_fifos[1].perfifo_ctr_inst           |counter_v2_31                           |    14|
|127   |                packet_valid_reg                              |pipeline__parameterized7                |     2|
|128   |                  pipeline_inst                               |reg_pipeline__parameterized7            |     2|
|129   |            txhf_inst                                         |tx_hdr_fifo                             |   179|
|130   |              fifo_inst                                       |fifo__parameterized0                    |    54|
|131   |                mem                                           |scsdpram__parameterized0                |     9|
|132   |              input_pipeline_inst                             |pipeline__parameterized8                |   125|
|133   |                pipeline_inst                                 |reg_pipeline__parameterized8            |   125|
|134   |          txr_formatter_inst                                  |txr_formatter_classic                   |   167|
|135   |            input_inst                                        |pipeline__parameterized2                |   167|
|136   |              pipeline_inst                                   |reg_pipeline__parameterized2            |   167|
|137   |    riffa_inst                                                |riffa                                   |  9033|
|138   |      \channels[0].channel                                    |channel                                 |  6514|
|139   |        channel                                               |channel_64                              |  6514|
|140   |          rxPort                                              |rx_port_64                              |  4264|
|141   |            gate                                              |rx_port_channel_gate                    |   150|
|142   |              countSync                                       |cross_domain_signal                     |     6|
|143   |                sigAtoB                                       |syncff_20                               |     2|
|144   |                  metaFF                                      |ff_24                                   |     1|
|145   |                  syncFF                                      |ff_25                                   |     1|
|146   |                sigBtoA                                       |syncff_21                               |     4|
|147   |                  metaFF                                      |ff_22                                   |     3|
|148   |                  syncFF                                      |ff_23                                   |     1|
|149   |              rxAckSig                                        |syncff                                  |     2|
|150   |                metaFF                                        |ff_18                                   |     1|
|151   |                syncFF                                        |ff_19                                   |     1|
|152   |              rxSig                                           |cross_domain_signal_12                  |     7|
|153   |                sigAtoB                                       |syncff_13                               |     5|
|154   |                  metaFF                                      |ff_16                                   |     4|
|155   |                  syncFF                                      |ff_17                                   |     1|
|156   |                sigBtoA                                       |syncff_14                               |     2|
|157   |                  metaFF                                      |ff                                      |     1|
|158   |                  syncFF                                      |ff_15                                   |     1|
|159   |            mainFifo                                          |async_fifo_fwft                         |   396|
|160   |              fifo                                            |async_fifo                              |   259|
|161   |                asyncCompare                                  |async_cmp                               |     4|
|162   |                mem                                           |ram_2clk_1w_1r                          |    66|
|163   |                rdPtrEmpty                                    |rd_ptr_empty                            |    90|
|164   |                wrPtrFull                                     |wr_ptr_full                             |    99|
|165   |            mainFifoPacker                                    |fifo_packer_64                          |   274|
|166   |            reader                                            |rx_port_reader                          |  1315|
|167   |            requesterMux                                      |rx_port_requester_mux                   |   109|
|168   |            sgListReader                                      |sg_list_reader_64_6                     |   206|
|169   |            sgRxFifo                                          |sync_fifo                               |   116|
|170   |              mem                                             |ram_1clk_1w_1r__parameterized3_11       |     2|
|171   |            sgRxFifoPacker                                    |fifo_packer_64_7                        |   272|
|172   |            sgRxReq                                           |sg_list_requester                       |   459|
|173   |            sgTxFifo                                          |sync_fifo_8                             |   116|
|174   |              mem                                             |ram_1clk_1w_1r__parameterized3          |     2|
|175   |            sgTxFifoPacker                                    |fifo_packer_64_9                        |   337|
|176   |            sgTxReq                                           |sg_list_requester_10                    |   514|
|177   |          txPort                                              |tx_port_64                              |  2250|
|178   |            buffer                                            |tx_port_buffer_64                       |   414|
|179   |              fifo                                            |sync_fifo__parameterized0               |   269|
|180   |                mem                                           |ram_1clk_1w_1r__parameterized4          |   161|
|181   |            gate                                              |tx_port_channel_gate_64                 |   222|
|182   |              fifo                                            |async_fifo__parameterized0              |   146|
|183   |                asyncCompare                                  |async_cmp__parameterized0               |     5|
|184   |                mem                                           |ram_2clk_1w_1r__parameterized0          |    77|
|185   |                rdPtrEmpty                                    |rd_ptr_empty__parameterized0            |    28|
|186   |                wrPtrFull                                     |wr_ptr_full__parameterized0             |    36|
|187   |            monitor                                           |tx_port_monitor_64                      |   347|
|188   |            sgListReader                                      |sg_list_reader_64                       |   190|
|189   |            writer                                            |tx_port_writer                          |  1069|
|190   |      intr                                                    |interrupt                               |    19|
|191   |        intrCtlr                                              |interrupt_controller                    |    11|
|192   |      rc_fc                                                   |recv_credit_flow_ctrl                   |   101|
|193   |      reg_inst                                                |registers                               |   343|
|194   |        chnl_output_register                                  |pipeline__parameterized16               |    51|
|195   |          pipeline_inst                                       |reg_pipeline__parameterized16           |    51|
|196   |        rxr_input_register                                    |pipeline__parameterized15               |   189|
|197   |          pipeline_inst                                       |reg_pipeline__parameterized15           |   189|
|198   |        txc_output_register                                   |pipeline__parameterized17               |    71|
|199   |          pipeline_inst                                       |reg_pipeline__parameterized17           |    71|
|200   |      reorderQueue                                            |reorder_queue                           |  1439|
|201   |        data_input                                            |reorder_queue_input                     |   915|
|202   |          countRam                                            |ram_1clk_1w_1r__parameterized2          |    28|
|203   |          posRam                                              |ram_1clk_1w_1r__parameterized0_5        |    68|
|204   |        data_output                                           |reorder_queue_output                    |   322|
|205   |        mapRam                                                |ram_1clk_1w_1r__parameterized1          |     8|
|206   |        pktRam                                                |ram_1clk_1w_1r__parameterized0          |    21|
|207   |        \rams[0].ram                                          |ram_1clk_1w_1r                          |     2|
|208   |        \rams[1].ram                                          |ram_1clk_1w_1r_4                        |     2|
|209   |      reset_extender_inst                                     |reset_extender                          |    19|
|210   |        rst_counter                                           |counter__parameterized2                 |     9|
|211   |        rst_shiftreg                                          |shiftreg__parameterized4                |    10|
|212   |      tx_mux_inst                                             |tx_multiplexer                          |   527|
|213   |        req_ack_fifo                                          |fifo__parameterized1                    |    57|
|214   |          mem                                                 |scsdpram__parameterized1                |     9|
|215   |        tx_mux                                                |tx_multiplexer_64                       |   466|
|216   |          selRd                                               |tx_engine_selector                      |     6|
|217   |          selWr                                               |tx_engine_selector_3                    |     4|
|218   |      txc_data_hold                                           |pipeline__parameterized4                |    33|
|219   |        pipeline_inst                                         |reg_pipeline__parameterized4            |    33|
|220   |      txc_meta_hold                                           |pipeline__parameterized14               |    38|
|221   |        pipeline_inst                                         |reg_pipeline__parameterized14           |    38|
|222   |    trans                                                     |translation_xilinx                      |     5|
|223   |  \test_channels[0].module1                                   |chnl_tester                             |   900|
|224   |    interface0                                                |riffa_cpu_bridge                        |   535|
|225   |      cpu_to_riffa_q                                          |DualClockedQueue__xdcDup__1             |   142|
|226   |      riffa_to_cpu_q                                          |DualClockedQueue                        |   144|
|227   |    logic_block                                               |ahir_system                             |   365|
|228   |      MAIN_daemon_instance                                    |MAIN_daemon__parameterized0             |   325|
|229   |        \MAIN_daemon_CP_0.MAIN_daemon_cp_element_group_12.gj  |generic_join__parameterized8            |    12|
|230   |          \placegen[1].placeBlock.pI                          |place_with_bypass__parameterized24      |     9|
|231   |          \placegen[2].placeBlock.dly                         |control_delay_element__parameterized2_2 |     2|
|232   |          \placegen[2].placeBlock.pI                          |place_with_bypass__parameterized26      |     1|
|233   |        \MAIN_daemon_CP_0.MAIN_daemon_cp_element_group_13.gj  |generic_join__parameterized10           |    14|
|234   |          \placegen[1].placeBlock.pI                          |place_with_bypass__parameterized28      |     7|
|235   |          \placegen[2].placeBlock.pI                          |place_with_bypass__parameterized30      |     6|
|236   |          \placegen[3].placeBlock.pI                          |place_with_bypass__parameterized32      |     1|
|237   |        \MAIN_daemon_CP_0.MAIN_daemon_cp_element_group_16.gj  |generic_join__parameterized12           |     8|
|238   |          \placegen[1].placeBlock.pI                          |place_with_bypass__parameterized34      |     6|
|239   |          \placegen[2].placeBlock.dly                         |control_delay_element__parameterized2_1 |     1|
|240   |          \placegen[2].placeBlock.pI                          |place_with_bypass__parameterized36      |     1|
|241   |        \MAIN_daemon_CP_0.MAIN_daemon_cp_element_group_17.gj  |generic_join__parameterized14           |     8|
|242   |          \placegen[1].placeBlock.pI                          |place_with_bypass__parameterized38      |     7|
|243   |          \placegen[2].placeBlock.pI                          |place_with_bypass__parameterized40      |     1|
|244   |        \MAIN_daemon_CP_0.MAIN_daemon_cp_element_group_20.gj  |generic_join__parameterized16           |     8|
|245   |          \placegen[1].placeBlock.pI                          |place_with_bypass__parameterized42      |     6|
|246   |          \placegen[2].placeBlock.dly                         |control_delay_element__parameterized2_0 |     1|
|247   |          \placegen[2].placeBlock.pI                          |place_with_bypass__parameterized44      |     1|
|248   |        \MAIN_daemon_CP_0.MAIN_daemon_cp_element_group_21.gj  |generic_join__parameterized18           |     7|
|249   |          \placegen[1].placeBlock.pI                          |place_with_bypass__parameterized46      |     6|
|250   |          \placegen[2].placeBlock.pI                          |place_with_bypass__parameterized48      |     1|
|251   |        \MAIN_daemon_CP_0.MAIN_daemon_cp_element_group_24.gj  |generic_join__parameterized20           |    13|
|252   |          \placegen[1].placeBlock.pI                          |place_with_bypass__parameterized50      |     7|
|253   |          \placegen[2].placeBlock.pI                          |place_with_bypass__parameterized52      |     5|
|254   |          \placegen[3].placeBlock.pI                          |place_with_bypass__parameterized54      |     1|
|255   |        \MAIN_daemon_CP_0.MAIN_daemon_cp_element_group_25.gj  |generic_join__parameterized22           |     8|
|256   |          \placegen[1].placeBlock.pI                          |place_with_bypass__parameterized56      |     6|
|257   |          \placegen[2].placeBlock.pI                          |place_with_bypass__parameterized58      |     2|
|258   |        \MAIN_daemon_CP_0.MAIN_daemon_cp_element_group_29.gj  |generic_join__parameterized24           |     9|
|259   |          \placegen[1].placeBlock.pI                          |place_with_bypass__parameterized60      |     4|
|260   |          \placegen[2].placeBlock.pI                          |place_with_bypass__parameterized62      |     5|
|261   |        \MAIN_daemon_CP_0.cp_element_28_delay                 |control_delay_element__parameterized2   |     1|
|262   |        \MAIN_daemon_CP_0.do_while_stmt_5_terminator_99       |loop_terminator__parameterized0         |     8|
|263   |          lbe_place                                           |place__parameterized2                   |     1|
|264   |          lc_place                                            |place_with_bypass__parameterized64      |     3|
|265   |        \data_path.InportGroup0.in_data_read_0                |InputPortRevised__parameterized0        |   198|
|266   |        \data_path.OutportGroup0.out_data_write_0             |OutputPortRevised__parameterized0       |    20|
|267   |          \BufGen[0].rxB                                      |ReceiveBuffer__parameterized2           |     2|
|268   |          \BufGen[1].rxB                                      |ReceiveBuffer__parameterized4           |     2|
|269   |          mux                                                 |OutputPortLevel__parameterized0         |    14|
|270   |            fairify                                           |NobodyLeftBehind__parameterized0        |    14|
|271   |        \data_path.do_while_stmt_5_branch.branch_instance     |BranchBase__parameterized0              |     1|
|272   |        in_buffer                                             |UnloadBuffer__parameterized0            |     6|
|273   |          \blocking_read.bufPipe                              |PipeBase__parameterized0                |     4|
|274   |            \Shallow.notSingleBufferedOrFullRateCase.queue    |QueueBase__parameterized0               |     4|
|275   |        \in_buffer_unload_req_symbol_join.gj                  |generic_join__parameterized0            |     4|
|276   |          \placegen[1].placeBlock.pI                          |place_with_bypass__parameterized0       |     2|
|277   |          \placegen[2].placeBlock.pI                          |place_with_bypass__parameterized2       |     2|
|278   |      in_data_Pipe                                            |PipeBase__parameterized8                |    21|
|279   |        \Shallow.notSingleBufferedOrFullRateCase.queue        |QueueBase__parameterized8               |    21|
|280   |      out_data_Pipe                                           |PipeBase__parameterized10               |    19|
|281   |        \Shallow.notSingleBufferedOrFullRateCase.queue        |QueueBase__parameterized10              |    19|
+------+--------------------------------------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:16 ; elapsed = 00:03:18 . Memory (MB): peak = 2078.414 ; gain = 1323.578 ; free physical = 1296 ; free virtual = 13559
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1933 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2078.414 ; gain = 0.000 ; free physical = 1296 ; free virtual = 13559
Synthesis Optimization Complete : Time (s): cpu = 00:03:16 ; elapsed = 00:03:18 . Memory (MB): peak = 2078.414 ; gain = 1323.578 ; free physical = 1296 ; free virtual = 13559
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/anshul/fpga/bitfilegeneration/ip/pcie_core/PCIeGen1x8If64.dcp' for cell 'PCIeGen1x8If64_i'
INFO: [Project 1-454] Reading design checkpoint '/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0.dcp' for cell 'test_channels[0].module1/interface0/cpu_to_riffa_q/dual_clock_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0.dcp' for cell 'test_channels[0].module1/interface0/riffa_to_cpu_q/dual_clock_fifo'
INFO: [Netlist 29-17] Analyzing 567 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg and PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg1_reg and PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register test_channels[0].module1/interface0/cpu_to_riffa_q/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and test_channels[0].module1/interface0/cpu_to_riffa_q/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register test_channels[0].module1/interface0/cpu_to_riffa_q/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and test_channels[0].module1/interface0/cpu_to_riffa_q/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register test_channels[0].module1/interface0/riffa_to_cpu_q/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and test_channels[0].module1/interface0/riffa_to_cpu_q/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register test_channels[0].module1/interface0/riffa_to_cpu_q/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and test_channels[0].module1/interface0/riffa_to_cpu_q/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64-PCIE_X0Y0.xdc] for cell 'PCIeGen1x8If64_i/inst'
Finished Parsing XDC File [/home/anshul/fpga/bitfilegeneration/ip/pcie_core/source/PCIeGen1x8If64-PCIE_X0Y0.xdc] for cell 'PCIeGen1x8If64_i/inst'
Parsing XDC File [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0/fifo_generator_0.xdc] for cell 'test_channels[0].module1/interface0/riffa_to_cpu_q/dual_clock_fifo/U0'
Finished Parsing XDC File [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0/fifo_generator_0.xdc] for cell 'test_channels[0].module1/interface0/riffa_to_cpu_q/dual_clock_fifo/U0'
Parsing XDC File [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0/fifo_generator_0.xdc] for cell 'test_channels[0].module1/interface0/cpu_to_riffa_q/dual_clock_fifo/U0'
Finished Parsing XDC File [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0/fifo_generator_0.xdc] for cell 'test_channels[0].module1/interface0/cpu_to_riffa_q/dual_clock_fifo/U0'
Parsing XDC File [/home/anshul/fpga/bitfilegeneration/constraint/KC705_TOP.xdc]
Finished Parsing XDC File [/home/anshul/fpga/bitfilegeneration/constraint/KC705_TOP.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/anshul/fpga/bitfilegeneration/ip/pcie_core/PCIeGen1x8If64.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0.dcp'
Parsing XDC File [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'test_channels[0].module1/interface0/riffa_to_cpu_q/dual_clock_fifo/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0/fifo_generator_0_clocks.xdc:53]
INFO: [Timing 38-2] Deriving generated clocks [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0/fifo_generator_0_clocks.xdc:53]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2520.047 ; gain = 441.633 ; free physical = 917 ; free virtual = 13182
Finished Parsing XDC File [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'test_channels[0].module1/interface0/riffa_to_cpu_q/dual_clock_fifo/U0'
Parsing XDC File [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'test_channels[0].module1/interface0/cpu_to_riffa_q/dual_clock_fifo/U0'
Finished Parsing XDC File [/home/anshul/fpga/bitfilegeneration/ip/dual_clock_fifo/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'test_channels[0].module1/interface0/cpu_to_riffa_q/dual_clock_fifo/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 41 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 40 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
738 Infos, 261 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 2520.047 ; gain = 441.633 ; free physical = 919 ; free virtual = 13182
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 26 day(s)
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2523.059 ; gain = 0.000 ; free physical = 919 ; free virtual = 13181

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
WARNING: [Opt 31-143] Automatic BUFG insertion was skipped because there are already at least 12 clock buffers (BUFG and BUFHCE) using global resources.
Resolution: Manually insert a BUFG to drive the high fanout net. However, make sure to first analyze clock buffer utilization to determine if the insertion is safe to perform.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15f17ff26

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2523.059 ; gain = 0.000 ; free physical = 920 ; free virtual = 13182

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 32 inverter(s) to 40 load pin(s).
WARNING: [Constraints 18-1079] Register PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg and PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-10] Eliminated 2698 cells.
Phase 2 Constant Propagation | Checksum: 1fb4398ea

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2523.059 ; gain = 0.000 ; free physical = 919 ; free virtual = 13181

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 4631 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg and PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-11] Eliminated 1663 unconnected cells.
Phase 3 Sweep | Checksum: 19b474721

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2523.059 ; gain = 0.000 ; free physical = 919 ; free virtual = 13181
Ending Logic Optimization Task | Checksum: 19b474721

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2523.059 ; gain = 0.000 ; free physical = 919 ; free virtual = 13181
Implement Debug Cores | Checksum: 1aabbfd4c
Logic Optimization | Checksum: 1aabbfd4c

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 27 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 19 Total Ports: 54
Ending PowerOpt Patch Enables Task | Checksum: 1a98b3a90

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2587.066 ; gain = 0.000 ; free physical = 834 ; free virtual = 13096
Ending Power Optimization Task | Checksum: 1a98b3a90

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2587.066 ; gain = 64.008 ; free physical = 834 ; free virtual = 13096
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2587.066 ; gain = 67.020 ; free physical = 834 ; free virtual = 13096
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 26 day(s)
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
WARNING: [Drc 23-20] Rule violation (CKLD-2) Clock Net has direct IO Driver - Clock net pcie_refclk is directly driven by an IO rather than a Clock Buffer. Driver(s): refclk_ibuf/O2000
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: f80ddaee

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2587.070 ; gain = 0.000 ; free physical = 831 ; free virtual = 13094

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2587.070 ; gain = 0.000 ; free physical = 831 ; free virtual = 13094
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2587.070 ; gain = 0.000 ; free physical = 831 ; free virtual = 13094

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 665d76df

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2587.070 ; gain = 0.000 ; free physical = 831 ; free virtual = 13094
WARNING: [Constraints 18-1079] Register PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg and PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg1_reg and PCIeGen1x8If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register test_channels[0].module1/interface0/cpu_to_riffa_q/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and test_channels[0].module1/interface0/cpu_to_riffa_q/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register test_channels[0].module1/interface0/cpu_to_riffa_q/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and test_channels[0].module1/interface0/cpu_to_riffa_q/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register test_channels[0].module1/interface0/riffa_to_cpu_q/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and test_channels[0].module1/interface0/riffa_to_cpu_q/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register test_channels[0].module1/interface0/riffa_to_cpu_q/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and test_channels[0].module1/interface0/riffa_to_cpu_q/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Place 30-568] A LUT 'riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/asyncCompare/rDir_reg {FDCE}
WARNING: [Place 30-568] A LUT 'riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rDir_i_1__0' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/asyncCompare/rDir_reg {FDCE}
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 665d76df

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2627.078 ; gain = 40.008 ; free physical = 830 ; free virtual = 13093

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 665d76df

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2627.078 ; gain = 40.008 ; free physical = 830 ; free virtual = 13093

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 8313c486

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2627.078 ; gain = 40.008 ; free physical = 830 ; free virtual = 13093
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15726770d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2627.078 ; gain = 40.008 ; free physical = 830 ; free virtual = 13093

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 204cbc07b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2627.078 ; gain = 40.008 ; free physical = 827 ; free virtual = 13090
Phase 2.1.2.1 Place Init Design | Checksum: 1f2918483

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2627.078 ; gain = 40.008 ; free physical = 826 ; free virtual = 13088
Phase 2.1.2 Build Placer Netlist Model | Checksum: 1f2918483

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2627.078 ; gain = 40.008 ; free physical = 826 ; free virtual = 13088

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 25e3500d8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2627.078 ; gain = 40.008 ; free physical = 826 ; free virtual = 13088
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 25e3500d8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2627.078 ; gain = 40.008 ; free physical = 826 ; free virtual = 13088
Phase 2.1 Placer Initialization Core | Checksum: 25e3500d8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2627.078 ; gain = 40.008 ; free physical = 826 ; free virtual = 13088
Phase 2 Placer Initialization | Checksum: 25e3500d8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2627.078 ; gain = 40.008 ; free physical = 826 ; free virtual = 13088

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1e0542050

Time (s): cpu = 00:00:48 ; elapsed = 00:00:25 . Memory (MB): peak = 2659.094 ; gain = 72.023 ; free physical = 808 ; free virtual = 13070

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1e0542050

Time (s): cpu = 00:00:48 ; elapsed = 00:00:25 . Memory (MB): peak = 2659.094 ; gain = 72.023 ; free physical = 808 ; free virtual = 13070

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 18aa44b98

Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 2659.094 ; gain = 72.023 ; free physical = 800 ; free virtual = 13062

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 19833ad11

Time (s): cpu = 00:00:52 ; elapsed = 00:00:27 . Memory (MB): peak = 2659.094 ; gain = 72.023 ; free physical = 800 ; free virtual = 13062

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 25779cd68

Time (s): cpu = 00:00:53 ; elapsed = 00:00:28 . Memory (MB): peak = 2659.094 ; gain = 72.023 ; free physical = 800 ; free virtual = 13062

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 16ac208cc

Time (s): cpu = 00:00:53 ; elapsed = 00:00:28 . Memory (MB): peak = 2659.094 ; gain = 72.023 ; free physical = 800 ; free virtual = 13062

Phase 4.5.2 Commit Slice Clusters
Phase 4.5.2 Commit Slice Clusters | Checksum: 20eb6fa66

Time (s): cpu = 00:00:56 ; elapsed = 00:00:31 . Memory (MB): peak = 2659.094 ; gain = 72.023 ; free physical = 800 ; free virtual = 13062
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 20eb6fa66

Time (s): cpu = 00:00:56 ; elapsed = 00:00:31 . Memory (MB): peak = 2659.094 ; gain = 72.023 ; free physical = 800 ; free virtual = 13062

Phase 4.6 Clock Restriction Legalization for Leaf Columns
Phase 4.6 Clock Restriction Legalization for Leaf Columns | Checksum: 20eb6fa66

Time (s): cpu = 00:00:57 ; elapsed = 00:00:31 . Memory (MB): peak = 2659.094 ; gain = 72.023 ; free physical = 800 ; free virtual = 13062

Phase 4.7 Clock Restriction Legalization for Non-Clock Pins
Phase 4.7 Clock Restriction Legalization for Non-Clock Pins | Checksum: 20eb6fa66

Time (s): cpu = 00:00:57 ; elapsed = 00:00:31 . Memory (MB): peak = 2659.094 ; gain = 72.023 ; free physical = 800 ; free virtual = 13062

Phase 4.8 Re-assign LUT pins
Phase 4.8 Re-assign LUT pins | Checksum: 20eb6fa66

Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 2659.094 ; gain = 72.023 ; free physical = 800 ; free virtual = 13062
Phase 4 Detail Placement | Checksum: 20eb6fa66

Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 2659.094 ; gain = 72.023 ; free physical = 800 ; free virtual = 13062

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 198e749dd

Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 2659.094 ; gain = 72.023 ; free physical = 800 ; free virtual = 13062

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 10f3d9b87

Time (s): cpu = 00:01:35 ; elapsed = 00:01:08 . Memory (MB): peak = 2659.094 ; gain = 72.023 ; free physical = 800 ; free virtual = 13062
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.904. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 10f3d9b87

Time (s): cpu = 00:01:35 ; elapsed = 00:01:08 . Memory (MB): peak = 2659.094 ; gain = 72.023 ; free physical = 800 ; free virtual = 13062
Phase 5.2 Post Placement Optimization | Checksum: 10f3d9b87

Time (s): cpu = 00:01:35 ; elapsed = 00:01:08 . Memory (MB): peak = 2659.094 ; gain = 72.023 ; free physical = 800 ; free virtual = 13062

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 10f3d9b87

Time (s): cpu = 00:01:35 ; elapsed = 00:01:08 . Memory (MB): peak = 2659.094 ; gain = 72.023 ; free physical = 800 ; free virtual = 13062

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 10f3d9b87

Time (s): cpu = 00:01:35 ; elapsed = 00:01:08 . Memory (MB): peak = 2659.094 ; gain = 72.023 ; free physical = 800 ; free virtual = 13062
Phase 5.4 Placer Reporting | Checksum: 10f3d9b87

Time (s): cpu = 00:01:35 ; elapsed = 00:01:08 . Memory (MB): peak = 2659.094 ; gain = 72.023 ; free physical = 800 ; free virtual = 13062

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 13e4d20a7

Time (s): cpu = 00:01:35 ; elapsed = 00:01:08 . Memory (MB): peak = 2659.094 ; gain = 72.023 ; free physical = 800 ; free virtual = 13062
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 13e4d20a7

Time (s): cpu = 00:01:35 ; elapsed = 00:01:08 . Memory (MB): peak = 2659.094 ; gain = 72.023 ; free physical = 800 ; free virtual = 13062
Ending Placer Task | Checksum: 113601f35

Time (s): cpu = 00:01:35 ; elapsed = 00:01:09 . Memory (MB): peak = 2659.094 ; gain = 72.023 ; free physical = 800 ; free virtual = 13062
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:37 ; elapsed = 00:01:10 . Memory (MB): peak = 2659.094 ; gain = 72.027 ; free physical = 800 ; free virtual = 13062
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 26 day(s)
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 17d69624a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 2761.156 ; gain = 102.062 ; free physical = 663 ; free virtual = 12925

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17d69624a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 2761.160 ; gain = 102.066 ; free physical = 663 ; free virtual = 12925

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 17d69624a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 2780.156 ; gain = 121.062 ; free physical = 644 ; free virtual = 12906
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: fd1c7370

Time (s): cpu = 00:00:56 ; elapsed = 00:00:42 . Memory (MB): peak = 2803.039 ; gain = 143.945 ; free physical = 621 ; free virtual = 12883
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.7   | TNS=-1.24e+03| WHS=-0.497 | THS=-675   |

Phase 2 Router Initialization | Checksum: 187f057a4

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 2803.039 ; gain = 143.945 ; free physical = 621 ; free virtual = 12883

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 108235073

Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 2803.039 ; gain = 143.945 ; free physical = 621 ; free virtual = 12883

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1149
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: d403ac57

Time (s): cpu = 00:01:21 ; elapsed = 00:00:51 . Memory (MB): peak = 2803.039 ; gain = 143.945 ; free physical = 621 ; free virtual = 12883
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.73  | TNS=-1.27e+03| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: e8a335dc

Time (s): cpu = 00:01:21 ; elapsed = 00:00:51 . Memory (MB): peak = 2803.039 ; gain = 143.945 ; free physical = 621 ; free virtual = 12883

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1792c8f8b

Time (s): cpu = 00:01:21 ; elapsed = 00:00:51 . Memory (MB): peak = 2803.039 ; gain = 143.945 ; free physical = 621 ; free virtual = 12883
Phase 4.1.2 GlobIterForTiming | Checksum: 18f126499

Time (s): cpu = 00:01:22 ; elapsed = 00:00:52 . Memory (MB): peak = 2803.039 ; gain = 143.945 ; free physical = 621 ; free virtual = 12883
Phase 4.1 Global Iteration 0 | Checksum: 18f126499

Time (s): cpu = 00:01:22 ; elapsed = 00:00:52 . Memory (MB): peak = 2803.039 ; gain = 143.945 ; free physical = 621 ; free virtual = 12883

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 15cf06431

Time (s): cpu = 00:01:24 ; elapsed = 00:00:53 . Memory (MB): peak = 2803.039 ; gain = 143.945 ; free physical = 621 ; free virtual = 12883
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.73  | TNS=-1.27e+03| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19229cbe3

Time (s): cpu = 00:01:24 ; elapsed = 00:00:53 . Memory (MB): peak = 2803.039 ; gain = 143.945 ; free physical = 621 ; free virtual = 12883
Phase 4 Rip-up And Reroute | Checksum: 19229cbe3

Time (s): cpu = 00:01:24 ; elapsed = 00:00:53 . Memory (MB): peak = 2803.039 ; gain = 143.945 ; free physical = 621 ; free virtual = 12883

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 2143b5dcf

Time (s): cpu = 00:01:25 ; elapsed = 00:00:53 . Memory (MB): peak = 2803.039 ; gain = 143.945 ; free physical = 621 ; free virtual = 12883
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.73  | TNS=-1.27e+03| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 170c3dd9e

Time (s): cpu = 00:01:25 ; elapsed = 00:00:53 . Memory (MB): peak = 2803.039 ; gain = 143.945 ; free physical = 621 ; free virtual = 12883

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 170c3dd9e

Time (s): cpu = 00:01:25 ; elapsed = 00:00:53 . Memory (MB): peak = 2803.039 ; gain = 143.945 ; free physical = 621 ; free virtual = 12883

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1b40ba3fe

Time (s): cpu = 00:01:26 ; elapsed = 00:00:54 . Memory (MB): peak = 2803.039 ; gain = 143.945 ; free physical = 621 ; free virtual = 12883
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.73  | TNS=-1.27e+03| WHS=0.002  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 1911dbf51

Time (s): cpu = 00:01:26 ; elapsed = 00:00:54 . Memory (MB): peak = 2803.039 ; gain = 143.945 ; free physical = 621 ; free virtual = 12883

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.958771 %
  Global Horizontal Routing Utilization  = 1.1497 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 58.5586%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.
Phase 8 Route finalize | Checksum: 17822a271

Time (s): cpu = 00:01:27 ; elapsed = 00:00:54 . Memory (MB): peak = 2803.039 ; gain = 143.945 ; free physical = 621 ; free virtual = 12883

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 17822a271

Time (s): cpu = 00:01:27 ; elapsed = 00:00:54 . Memory (MB): peak = 2803.039 ; gain = 143.945 ; free physical = 621 ; free virtual = 12883

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1666336d4

Time (s): cpu = 00:01:28 ; elapsed = 00:00:55 . Memory (MB): peak = 2803.039 ; gain = 143.945 ; free physical = 621 ; free virtual = 12883

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.73  | TNS=-1.27e+03| WHS=0.002  | THS=0      |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 1666336d4

Time (s): cpu = 00:01:28 ; elapsed = 00:00:55 . Memory (MB): peak = 2803.039 ; gain = 143.945 ; free physical = 621 ; free virtual = 12883
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:01:28 ; elapsed = 00:00:55 . Memory (MB): peak = 2803.039 ; gain = 143.945 ; free physical = 621 ; free virtual = 12883
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:30 ; elapsed = 00:00:56 . Memory (MB): peak = 2803.039 ; gain = 143.945 ; free physical = 621 ; free virtual = 12883
# write_bitstream -force riffa_test.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Implementation license expires in 26 day(s)
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 4 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [Drc 23-20] Rule violation (PDRC-153) Gated clock check - Net riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/wDirSet is a gated clock net sourced by a combinational pin riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_i_1/O, cell riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [Drc 23-20] Rule violation (PDRC-153) Gated clock check - Net riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/wDirSet is a gated clock net sourced by a combinational pin riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rDir_i_1__0/O, cell riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rDir_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [Drc 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/asyncCompare/rDir_reg {FDCE}

WARNING: [Drc 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rDir_i_1__0 is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/asyncCompare/rDir_reg {FDCE}

INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./riffa_test.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/anshul/fpga/bitfilegeneration/tcl_test/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Apr 13 12:59:28 2016. For additional details about this file, please refer to the WebTalk help file at /CAD/Xilinx/Vivado/2014.3.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 3074.121 ; gain = 271.082 ; free physical = 345 ; free virtual = 12603
INFO: [Common 17-206] Exiting Vivado at Wed Apr 13 12:59:28 2016...
