v++ -c -k  xilSnappyDecompressMM -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilSnappyDecompressMM.cpp -o xilSnappyDecompressMM.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/report/xilSnappyDecompressMM
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/log/xilSnappyDecompressMM
Running Dispatch Server on port:41467
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/xilSnappyDecompressMM.xo.compile_summary, at Mon Jan  9 05:29:15 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan  9 05:29:15 2023
Running Rule Check Server on port:44317
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/report/xilSnappyDecompressMM/v++_compile_xilSnappyDecompressMM_guidance.html', at Mon Jan  9 05:29:18 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'xilSnappyDecompressMM'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: xilSnappyDecompressMM Log file: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/xilSnappyDecompressMM/xilSnappyDecompressMM/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'mm2s_simple_VITIS_LOOP_611_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mm2s_simple_VITIS_LOOP_611_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_209_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_209_2'
INFO: [v++ 204-61] Pipelining loop 'snappyMultiByteDecompress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'snappyMultiByteDecompress'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_218_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_218_1'
INFO: [v++ 204-61] Pipelining loop 'lz4_decoder'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'lz4_decoder'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_615_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_615_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 144.19 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/report/xilSnappyDecompressMM/system_estimate_xilSnappyDecompressMM.xtxt
INFO: [v++ 60-586] Created xilSnappyDecompressMM.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/xilSnappyDecompressMM.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 53s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l xilSnappyDecompressMM.xo -o snappy_decompress.xclbin -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/logs/link
Running Dispatch Server on port:46549
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/snappy_decompress.xclbin.link_summary, at Mon Jan  9 05:33:14 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan  9 05:33:14 2023
Running Rule Check Server on port:37645
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/reports/link/v++_link_snappy_decompress_guidance.html', at Mon Jan  9 05:33:17 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [05:33:20] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/xilSnappyDecompressMM.xo --config /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Jan  9 05:33:25 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/xilSnappyDecompressMM.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [05:33:26] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/sys_link/iprepo/xilinx_com_hls_xilSnappyDecompressMM_1_0,xilSnappyDecompressMM -o /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [05:33:37] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 96355 ; free virtual = 205928
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [05:33:37] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk xilSnappyDecompressMM:8:xilSnappyDecompressMM_1.xilSnappyDecompressMM_2.xilSnappyDecompressMM_3.xilSnappyDecompressMM_4.xilSnappyDecompressMM_5.xilSnappyDecompressMM_6.xilSnappyDecompressMM_7.xilSnappyDecompressMM_8 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: xilSnappyDecompressMM, num: 8  {xilSnappyDecompressMM_1 xilSnappyDecompressMM_2 xilSnappyDecompressMM_3 xilSnappyDecompressMM_4 xilSnappyDecompressMM_5 xilSnappyDecompressMM_6 xilSnappyDecompressMM_7 xilSnappyDecompressMM_8}
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_1.in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_1.out to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_1.in_block_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_1.in_compress_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_2.in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_2.out to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_2.in_block_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_2.in_compress_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_3.in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_3.out to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_3.in_block_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_3.in_compress_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_4.in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_4.out to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_4.in_block_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_4.in_compress_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_5.in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_5.out to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_5.in_block_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_5.in_compress_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_6.in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_6.out to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_6.in_block_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_6.in_compress_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_7.in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_7.out to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_7.in_block_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_7.in_compress_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_8.in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_8.out to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_8.in_block_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_8.in_compress_size to HBM[0]
INFO: [SYSTEM_LINK 82-37] [05:33:48] cfgen finished successfully
Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 95743 ; free virtual = 205370
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [05:33:48] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [05:33:56] cf2bd finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 95511 ; free virtual = 205266
INFO: [v++ 60-1441] [05:33:56] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 95547 ; free virtual = 205298
INFO: [v++ 60-1443] [05:33:56] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/run_link
INFO: [v++ 60-1441] [05:34:08] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 95079 ; free virtual = 204880
INFO: [v++ 60-1443] [05:34:08] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/run_link
INFO: [v++ 60-1441] [05:34:10] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 94396 ; free virtual = 204206
INFO: [v++ 60-1443] [05:34:10] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int/xo/ip_repo/xilinx_com_hls_xilSnappyDecompressMM_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[05:34:49] Run vpl: Step create_project: Started
Creating Vivado project.
[05:34:57] Run vpl: Step create_project: Completed
[05:34:57] Run vpl: Step create_bd: Started
[05:36:13] Run vpl: Step create_bd: RUNNING...
[05:37:18] Run vpl: Step create_bd: Completed
[05:37:18] Run vpl: Step update_bd: Started
[05:37:21] Run vpl: Step update_bd: Completed
[05:37:21] Run vpl: Step generate_target: Started
[05:38:36] Run vpl: Step generate_target: RUNNING...
[05:39:52] Run vpl: Step generate_target: RUNNING...
[05:41:07] Run vpl: Step generate_target: RUNNING...
[05:41:43] Run vpl: Step generate_target: Completed
[05:41:43] Run vpl: Step config_hw_runs: Started
[05:41:57] Run vpl: Step config_hw_runs: Completed
[05:41:57] Run vpl: Step synth: Started
[05:42:28] Block-level synthesis in progress, 0 of 35 jobs complete, 1 job running.
[05:42:58] Block-level synthesis in progress, 0 of 35 jobs complete, 8 jobs running.
[05:43:29] Block-level synthesis in progress, 0 of 35 jobs complete, 8 jobs running.
[05:43:59] Block-level synthesis in progress, 0 of 35 jobs complete, 8 jobs running.
[05:44:31] Block-level synthesis in progress, 0 of 35 jobs complete, 8 jobs running.
[05:45:01] Block-level synthesis in progress, 0 of 35 jobs complete, 8 jobs running.
[05:45:32] Block-level synthesis in progress, 0 of 35 jobs complete, 8 jobs running.
[05:46:02] Block-level synthesis in progress, 2 of 35 jobs complete, 6 jobs running.
[05:46:32] Block-level synthesis in progress, 3 of 35 jobs complete, 7 jobs running.
[05:47:03] Block-level synthesis in progress, 4 of 35 jobs complete, 6 jobs running.
[05:47:33] Block-level synthesis in progress, 7 of 35 jobs complete, 6 jobs running.
[05:48:04] Block-level synthesis in progress, 7 of 35 jobs complete, 8 jobs running.
[05:48:34] Block-level synthesis in progress, 7 of 35 jobs complete, 8 jobs running.
[05:49:05] Block-level synthesis in progress, 7 of 35 jobs complete, 8 jobs running.
[05:49:35] Block-level synthesis in progress, 7 of 35 jobs complete, 8 jobs running.
[05:50:06] Block-level synthesis in progress, 7 of 35 jobs complete, 8 jobs running.
[05:50:36] Block-level synthesis in progress, 7 of 35 jobs complete, 8 jobs running.
[05:51:07] Block-level synthesis in progress, 7 of 35 jobs complete, 8 jobs running.
[05:51:38] Block-level synthesis in progress, 8 of 35 jobs complete, 7 jobs running.
[05:52:08] Block-level synthesis in progress, 10 of 35 jobs complete, 6 jobs running.
[05:52:39] Block-level synthesis in progress, 12 of 35 jobs complete, 7 jobs running.
[05:53:09] Block-level synthesis in progress, 13 of 35 jobs complete, 7 jobs running.
[05:53:40] Block-level synthesis in progress, 13 of 35 jobs complete, 8 jobs running.
[05:54:10] Block-level synthesis in progress, 14 of 35 jobs complete, 7 jobs running.
[05:54:41] Block-level synthesis in progress, 15 of 35 jobs complete, 7 jobs running.
[05:55:12] Block-level synthesis in progress, 15 of 35 jobs complete, 8 jobs running.
[05:55:43] Block-level synthesis in progress, 15 of 35 jobs complete, 8 jobs running.
[05:56:13] Block-level synthesis in progress, 15 of 35 jobs complete, 8 jobs running.
[05:56:44] Block-level synthesis in progress, 15 of 35 jobs complete, 8 jobs running.
[05:57:15] Block-level synthesis in progress, 15 of 35 jobs complete, 8 jobs running.
[05:57:45] Block-level synthesis in progress, 16 of 35 jobs complete, 7 jobs running.
[05:58:16] Block-level synthesis in progress, 17 of 35 jobs complete, 7 jobs running.
[05:58:47] Block-level synthesis in progress, 20 of 35 jobs complete, 5 jobs running.
[05:59:18] Block-level synthesis in progress, 23 of 35 jobs complete, 3 jobs running.
[05:59:48] Block-level synthesis in progress, 24 of 35 jobs complete, 3 jobs running.
[06:00:19] Block-level synthesis in progress, 24 of 35 jobs complete, 3 jobs running.
[06:00:50] Block-level synthesis in progress, 25 of 35 jobs complete, 3 jobs running.
[06:01:21] Block-level synthesis in progress, 26 of 35 jobs complete, 2 jobs running.
[06:01:52] Block-level synthesis in progress, 26 of 35 jobs complete, 2 jobs running.
[06:02:23] Block-level synthesis in progress, 26 of 35 jobs complete, 2 jobs running.
[06:02:53] Block-level synthesis in progress, 26 of 35 jobs complete, 2 jobs running.
[06:03:24] Block-level synthesis in progress, 27 of 35 jobs complete, 1 job running.
[06:03:54] Block-level synthesis in progress, 27 of 35 jobs complete, 1 job running.
[06:04:25] Block-level synthesis in progress, 27 of 35 jobs complete, 1 job running.
[06:04:56] Block-level synthesis in progress, 27 of 35 jobs complete, 1 job running.
[06:05:26] Block-level synthesis in progress, 27 of 35 jobs complete, 1 job running.
[06:05:57] Block-level synthesis in progress, 27 of 35 jobs complete, 1 job running.
[06:06:27] Block-level synthesis in progress, 27 of 35 jobs complete, 1 job running.
[06:06:58] Block-level synthesis in progress, 27 of 35 jobs complete, 1 job running.
[06:07:29] Block-level synthesis in progress, 27 of 35 jobs complete, 1 job running.
[06:07:59] Block-level synthesis in progress, 27 of 35 jobs complete, 1 job running.
[06:08:30] Block-level synthesis in progress, 27 of 35 jobs complete, 1 job running.
[06:09:00] Block-level synthesis in progress, 27 of 35 jobs complete, 1 job running.
[06:09:31] Block-level synthesis in progress, 28 of 35 jobs complete, 2 jobs running.
[06:10:01] Block-level synthesis in progress, 35 of 35 jobs complete, 0 jobs running.
[06:10:32] Top-level synthesis in progress.
[06:11:02] Top-level synthesis in progress.
[06:11:33] Top-level synthesis in progress.
[06:12:03] Top-level synthesis in progress.
[06:12:34] Top-level synthesis in progress.
[06:13:04] Top-level synthesis in progress.
[06:13:35] Top-level synthesis in progress.
[06:14:05] Top-level synthesis in progress.
[06:14:20] Run vpl: Step synth: Completed
[06:14:20] Run vpl: Step impl: Started
[06:30:09] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 55m 55s 

[06:30:09] Starting logic optimization..
[06:31:41] Phase 1 Retarget
[06:32:42] Phase 2 Constant propagation
[06:32:42] Phase 3 Sweep
[06:35:46] Phase 4 BUFG optimization
[06:36:16] Phase 5 Shift Register Optimization
[06:36:47] Phase 6 Post Processing Netlist
[06:41:23] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 11m 14s 

[06:41:23] Starting logic placement..
[06:43:25] Phase 1 Placer Initialization
[06:43:25] Phase 1.1 Placer Initialization Netlist Sorting
[06:48:32] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[06:50:35] Phase 1.3 Build Placer Netlist Model
[06:54:11] Phase 1.4 Constrain Clocks/Macros
[06:55:12] Phase 2 Global Placement
[06:55:42] Phase 2.1 Floorplanning
[06:57:14] Phase 2.1.1 Partition Driven Placement
[06:57:14] Phase 2.1.1.1 PBP: Partition Driven Placement
[06:58:47] Phase 2.1.1.2 PBP: Clock Region Placement
[07:03:25] Phase 2.1.1.3 PBP: Compute Congestion
[07:03:55] Phase 2.1.1.4 PBP: UpdateTiming
[07:03:55] Phase 2.1.1.5 PBP: Add part constraints
[07:04:26] Phase 2.2 Update Timing before SLR Path Opt
[07:04:26] Phase 2.3 Global Placement Core
[07:17:49] Phase 2.3.1 Physical Synthesis In Placer
[07:26:06] Phase 3 Detail Placement
[07:26:06] Phase 3.1 Commit Multi Column Macros
[07:26:06] Phase 3.2 Commit Most Macros & LUTRAMs
[07:30:44] Phase 3.3 Small Shape DP
[07:30:44] Phase 3.3.1 Small Shape Clustering
[07:31:14] Phase 3.3.2 Flow Legalize Slice Clusters
[07:31:14] Phase 3.3.3 Slice Area Swap
[07:34:18] Phase 3.4 Place Remaining
[07:34:18] Phase 3.5 Re-assign LUT pins
[07:35:51] Phase 3.6 Pipeline Register Optimization
[07:35:51] Phase 3.7 Fast Optimization
[07:38:57] Phase 4 Post Placement Optimization and Clean-Up
[07:38:57] Phase 4.1 Post Commit Optimization
[07:41:30] Phase 4.1.1 Post Placement Optimization
[07:41:30] Phase 4.1.1.1 BUFG Insertion
[07:41:30] Phase 1 Physical Synthesis Initialization
[07:42:32] Phase 4.1.1.2 BUFG Replication
[07:50:48] Phase 4.1.1.3 Replication
[07:52:51] Phase 4.2 Post Placement Cleanup
[07:53:22] Phase 4.3 Placer Reporting
[07:53:22] Phase 4.3.1 Print Estimated Congestion
[07:53:53] Phase 4.4 Final Placement Cleanup
[08:12:54] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 01h 31m 30s 

[08:12:54] Starting logic routing..
[08:14:26] Phase 1 Build RT Design
[08:18:33] Phase 2 Router Initialization
[08:18:33] Phase 2.1 Fix Topology Constraints
[08:23:10] Phase 2.2 Pre Route Cleanup
[08:23:10] Phase 2.3 Global Clock Net Routing
[08:24:13] Phase 2.4 Update Timing
[08:28:20] Phase 2.5 Update Timing for Bus Skew
[08:28:20] Phase 2.5.1 Update Timing
[08:30:54] Phase 3 Initial Routing
[08:30:54] Phase 3.1 Global Routing
[08:33:29] Phase 4 Rip-up And Reroute
[08:33:29] Phase 4.1 Global Iteration 0
[08:48:25] Phase 4.2 Global Iteration 1
[08:52:01] Phase 4.3 Global Iteration 2
[08:55:08] Phase 4.4 Global Iteration 3
[08:58:14] Phase 4.5 Global Iteration 4
[09:00:18] Phase 5 Delay and Skew Optimization
[09:00:18] Phase 5.1 Delay CleanUp
[09:00:18] Phase 5.1.1 Update Timing
[09:02:21] Phase 5.1.2 Update Timing
[09:03:54] Phase 5.2 Clock Skew Optimization
[09:04:56] Phase 6 Post Hold Fix
[09:04:56] Phase 6.1 Hold Fix Iter
[09:04:56] Phase 6.1.1 Update Timing
[09:06:28] Phase 7 Leaf Clock Prog Delay Opt
[09:11:07] Phase 7.1 Delay CleanUp
[09:11:07] Phase 7.1.1 Update Timing
[09:12:09] Phase 7.1.2 Update Timing
[09:13:42] Phase 7.2 Hold Fix Iter
[09:13:42] Phase 7.2.1 Update Timing
[09:19:22] Phase 8 Route finalize
[09:19:52] Phase 9 Verifying routed nets
[09:20:23] Phase 10 Depositing Routes
[09:21:25] Phase 11 Post Router Timing
[09:22:58] Phase 12 Physical Synthesis in Router
[09:22:58] Phase 12.1 Physical Synthesis Initialization
[09:25:33] Phase 12.2 Critical Path Optimization
[09:26:35] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 01h 13m 40s 

[09:26:35] Starting bitstream generation..
[09:54:26] Creating bitmap...
[10:06:48] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[10:06:48] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 40m 13s 
[10:09:09] Run vpl: Step impl: Completed
[10:09:10] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [10:09:11] Run run_link: Step vpl: Completed
Time (s): cpu = 00:06:18 ; elapsed = 04:35:01 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 58307 ; free virtual = 172214
INFO: [v++ 60-1443] [10:09:11] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 229
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int/snappy_decompress.rtd -o /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int/snappy_decompress.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int/snappy_decompress.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [10:09:22] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 60802 ; free virtual = 174708
INFO: [v++ 60-1443] [10:09:22] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int/snappy_decompress.rtd --append-section :JSON:/home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int/snappy_decompress_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int/snappy_decompress_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int/snappy_decompress.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/snappy_decompress.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 37903460 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int/snappy_decompress_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3090 bytes
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int/snappy_decompress_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 16756 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int/snappy_decompress.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 28836 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (37987928 bytes) to the output file: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/snappy_decompress.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [10:09:22] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 60755 ; free virtual = 174698
INFO: [v++ 60-1443] [10:09:22] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/snappy_decompress.xclbin.info --input /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/snappy_decompress.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/run_link
INFO: [v++ 60-1441] [10:09:24] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 60731 ; free virtual = 174674
INFO: [v++ 60-1443] [10:09:24] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/link/run_link
INFO: [v++ 60-1441] [10:09:24] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.793 ; gain = 0.000 ; free physical = 60731 ; free virtual = 174674
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/reports/link/system_estimate_snappy_decompress.xtxt
INFO: [v++ 60-586] Created /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/snappy_decompress.ltx
INFO: [v++ 60-586] Created snappy_decompress.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/reports/link/v++_link_snappy_decompress_guidance.html
	Timing Report: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_decompress/snappy_decompress.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 4h 36m 21s
INFO: [v++ 60-1653] Closing dispatch client.
