Loading plugins phase: Elapsed time ==> 0s.135ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Michael\Dropbox (MIT)\College\MEng Year\6.330 - Power Electronics Laboratory\6.330 - Final Project\Software\PSoC Creator\trash_can\trash_can.cydsn\trash_can.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Michael\Dropbox (MIT)\College\MEng Year\6.330 - Power Electronics Laboratory\6.330 - Final Project\Software\PSoC Creator\trash_can\trash_can.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.410ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.062ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  trash_can.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Michael\Dropbox (MIT)\College\MEng Year\6.330 - Power Electronics Laboratory\6.330 - Final Project\Software\PSoC Creator\trash_can\trash_can.cydsn\trash_can.cyprj -dcpsoc3 trash_can.v -verilog
======================================================================

======================================================================
Compiling:  trash_can.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Michael\Dropbox (MIT)\College\MEng Year\6.330 - Power Electronics Laboratory\6.330 - Final Project\Software\PSoC Creator\trash_can\trash_can.cydsn\trash_can.cyprj -dcpsoc3 trash_can.v -verilog
======================================================================

======================================================================
Compiling:  trash_can.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Michael\Dropbox (MIT)\College\MEng Year\6.330 - Power Electronics Laboratory\6.330 - Final Project\Software\PSoC Creator\trash_can\trash_can.cydsn\trash_can.cyprj -dcpsoc3 -verilog trash_can.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Dec 16 02:14:14 2023


======================================================================
Compiling:  trash_can.v
Program  :   vpp
Options  :    -yv2 -q10 trash_can.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Dec 16 02:14:14 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'trash_can.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  trash_can.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Michael\Dropbox (MIT)\College\MEng Year\6.330 - Power Electronics Laboratory\6.330 - Final Project\Software\PSoC Creator\trash_can\trash_can.cydsn\trash_can.cyprj -dcpsoc3 -verilog trash_can.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Dec 16 02:14:15 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Michael\Dropbox (MIT)\College\MEng Year\6.330 - Power Electronics Laboratory\6.330 - Final Project\Software\PSoC Creator\trash_can\trash_can.cydsn\codegentemp\trash_can.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Michael\Dropbox (MIT)\College\MEng Year\6.330 - Power Electronics Laboratory\6.330 - Final Project\Software\PSoC Creator\trash_can\trash_can.cydsn\codegentemp\trash_can.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  trash_can.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Michael\Dropbox (MIT)\College\MEng Year\6.330 - Power Electronics Laboratory\6.330 - Final Project\Software\PSoC Creator\trash_can\trash_can.cydsn\trash_can.cyprj -dcpsoc3 -verilog trash_can.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Dec 16 02:14:16 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Michael\Dropbox (MIT)\College\MEng Year\6.330 - Power Electronics Laboratory\6.330 - Final Project\Software\PSoC Creator\trash_can\trash_can.cydsn\codegentemp\trash_can.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Michael\Dropbox (MIT)\College\MEng Year\6.330 - Power Electronics Laboratory\6.330 - Final Project\Software\PSoC Creator\trash_can\trash_can.cydsn\codegentemp\trash_can.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\RC_Ch2_Timer:Net_260\
	Net_5
	\RC_Ch2_Timer:Net_53\
	Net_4
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:albi_1\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:agbi_1\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lt_0\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gt_0\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lt_1\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gt_1\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lti_0\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gti_0\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:albi_0\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:agbi_0\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xneq\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xlt\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xlte\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xgt\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xgte\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:lt\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:gt\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:gte\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:lte\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:neq\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:b_1\
	\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:b_0\
	\RC_Ch2_Timer:TimerUDB:zeros_3\
	\RC_Ch2_Timer:Net_102\
	\RC_Ch2_Timer:Net_266\
	\RC_Ch1_Timer:Net_260\
	Net_9
	\RC_Ch1_Timer:Net_53\
	Net_8
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:albi_1\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:agbi_1\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:lt_0\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:gt_0\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:lt_1\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:gt_1\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:lti_0\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:gti_0\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:albi_0\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:agbi_0\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xneq\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xlt\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xlte\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xgt\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xgte\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:lt\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:gt\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:gte\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:lte\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:neq\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:b_1\
	\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:b_0\
	\RC_Ch1_Timer:TimerUDB:zeros_3\
	\RC_Ch1_Timer:Net_102\
	\RC_Ch1_Timer:Net_266\
	\RC_Ch4_Timer:Net_260\
	Net_15
	\RC_Ch4_Timer:Net_53\
	Net_14
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:albi_1\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:agbi_1\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:lt_0\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:gt_0\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:lt_1\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:gt_1\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:lti_0\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:gti_0\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:albi_0\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:agbi_0\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:xneq\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:xlt\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:xlte\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:xgt\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:xgte\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:lt\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:gt\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:gte\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:lte\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:neq\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g2:a0:b_1\
	\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g2:a0:b_0\
	\RC_Ch4_Timer:TimerUDB:zeros_3\
	\RC_Ch4_Timer:Net_102\
	\RC_Ch4_Timer:Net_266\
	\RC_Ch3_Timer:Net_260\
	Net_19
	\RC_Ch3_Timer:Net_53\
	Net_18
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:albi_1\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:agbi_1\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lt_0\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gt_0\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lt_1\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gt_1\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lti_0\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gti_0\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:albi_0\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:agbi_0\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xneq\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xlt\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xlte\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xgt\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xgte\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:lt\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:gt\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:gte\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:lte\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:neq\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:b_1\
	\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:b_0\
	\RC_Ch3_Timer:TimerUDB:zeros_3\
	\RC_Ch3_Timer:Net_102\
	\RC_Ch3_Timer:Net_266\
	\Left_Drive_DC_Motor_PWM:PWMUDB:km_run\
	\Left_Drive_DC_Motor_PWM:PWMUDB:ctrl_cmpmode2_2\
	\Left_Drive_DC_Motor_PWM:PWMUDB:ctrl_cmpmode2_1\
	\Left_Drive_DC_Motor_PWM:PWMUDB:ctrl_cmpmode2_0\
	\Left_Drive_DC_Motor_PWM:PWMUDB:ctrl_cmpmode1_2\
	\Left_Drive_DC_Motor_PWM:PWMUDB:ctrl_cmpmode1_1\
	\Left_Drive_DC_Motor_PWM:PWMUDB:ctrl_cmpmode1_0\
	\Left_Drive_DC_Motor_PWM:PWMUDB:capt_rising\
	\Left_Drive_DC_Motor_PWM:PWMUDB:capt_falling\
	\Left_Drive_DC_Motor_PWM:PWMUDB:trig_rise\
	\Left_Drive_DC_Motor_PWM:PWMUDB:trig_fall\
	\Left_Drive_DC_Motor_PWM:PWMUDB:sc_kill\
	\Left_Drive_DC_Motor_PWM:PWMUDB:min_kill\
	\Left_Drive_DC_Motor_PWM:PWMUDB:km_tc\
	\Left_Drive_DC_Motor_PWM:PWMUDB:db_tc\
	\Left_Drive_DC_Motor_PWM:PWMUDB:dith_sel\
	\Left_Drive_DC_Motor_PWM:PWMUDB:compare2\
	\Left_Drive_DC_Motor_PWM:Net_101\
	Net_2897
	Net_2898
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_31\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_30\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_29\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_28\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_27\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_26\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_25\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_24\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_23\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_22\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_21\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_20\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_19\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_18\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_17\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_16\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_15\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_14\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_13\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_12\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_11\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_10\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_9\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_8\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_7\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_6\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_5\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_4\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_3\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_2\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_1\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:b_0\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_31\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_30\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_29\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_28\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_27\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_26\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_25\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_24\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_31\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_30\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_29\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_28\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_27\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_26\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_25\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_24\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_23\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_22\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_21\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_20\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_19\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_18\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_17\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_16\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_15\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_14\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_13\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_12\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_11\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_10\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_9\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_8\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_7\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_6\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_5\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_4\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_3\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_2\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_1\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:b_0\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_31\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_30\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_29\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_28\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_27\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_26\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_25\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_24\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_23\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_22\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_21\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_20\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_19\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_18\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_17\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_16\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_15\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_14\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_13\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_12\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_11\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_10\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_9\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_8\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_7\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_6\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_5\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_4\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_3\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_2\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2899
	Net_2896
	\Left_Drive_DC_Motor_PWM:Net_113\
	\Left_Drive_DC_Motor_PWM:Net_107\
	\Left_Drive_DC_Motor_PWM:Net_114\
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	\Right_Drive_DC_Motor_PWM:PWMUDB:km_run\
	\Right_Drive_DC_Motor_PWM:PWMUDB:ctrl_cmpmode2_2\
	\Right_Drive_DC_Motor_PWM:PWMUDB:ctrl_cmpmode2_1\
	\Right_Drive_DC_Motor_PWM:PWMUDB:ctrl_cmpmode2_0\
	\Right_Drive_DC_Motor_PWM:PWMUDB:ctrl_cmpmode1_2\
	\Right_Drive_DC_Motor_PWM:PWMUDB:ctrl_cmpmode1_1\
	\Right_Drive_DC_Motor_PWM:PWMUDB:ctrl_cmpmode1_0\
	\Right_Drive_DC_Motor_PWM:PWMUDB:capt_rising\
	\Right_Drive_DC_Motor_PWM:PWMUDB:capt_falling\
	\Right_Drive_DC_Motor_PWM:PWMUDB:trig_rise\
	\Right_Drive_DC_Motor_PWM:PWMUDB:trig_fall\
	\Right_Drive_DC_Motor_PWM:PWMUDB:sc_kill\
	\Right_Drive_DC_Motor_PWM:PWMUDB:min_kill\
	\Right_Drive_DC_Motor_PWM:PWMUDB:km_tc\
	\Right_Drive_DC_Motor_PWM:PWMUDB:db_tc\
	\Right_Drive_DC_Motor_PWM:PWMUDB:dith_sel\
	\Right_Drive_DC_Motor_PWM:PWMUDB:compare2\
	\Right_Drive_DC_Motor_PWM:Net_101\
	Net_2908
	Net_2909
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_31\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_30\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_29\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_28\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_27\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_26\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_25\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_24\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_23\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_22\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_21\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_20\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_19\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_18\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_17\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_16\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_15\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_14\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_13\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_12\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_11\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_10\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_9\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_8\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_7\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_6\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_5\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_4\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_3\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_2\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_1\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:b_0\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_31\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_30\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_29\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_28\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_27\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_26\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_25\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_24\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_31\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_30\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_29\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_28\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_27\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_26\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_25\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_24\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_23\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_22\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_21\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_20\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_19\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_18\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_17\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_16\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_15\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_14\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_13\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_12\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_11\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_10\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_9\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_8\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_7\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_6\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_5\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_4\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_3\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_2\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_1\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:b_0\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_31\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_30\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_29\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_28\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_27\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_26\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_25\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_24\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_23\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_22\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_21\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_20\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_19\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_18\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_17\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_16\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_15\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_14\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_13\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_12\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_11\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_10\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_9\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_8\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_7\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_6\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_5\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_4\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_3\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_2\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2910
	Net_2907
	\Right_Drive_DC_Motor_PWM:Net_113\
	\Right_Drive_DC_Motor_PWM:Net_107\
	\Right_Drive_DC_Motor_PWM:Net_114\
	\RC_Ch5_Timer:Net_260\
	Net_2345
	\RC_Ch5_Timer:Net_53\
	Net_2344
	\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:albi_1\
	\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:agbi_1\
	\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:lt_0\
	\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:gt_0\
	\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:lt_1\
	\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:gt_1\
	\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:lti_0\
	\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:gti_0\
	\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:albi_0\
	\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:agbi_0\
	\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xneq\
	\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xlt\
	\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xlte\
	\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xgt\
	\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xgte\
	\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:lt\
	\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:gt\
	\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:gte\
	\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:lte\
	\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:neq\
	\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:b_1\
	\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:b_0\
	\RC_Ch5_Timer:TimerUDB:zeros_3\
	\RC_Ch5_Timer:Net_102\
	\RC_Ch5_Timer:Net_266\
	\Head_Servo_PWM:PWMUDB:km_run\
	\Head_Servo_PWM:PWMUDB:ctrl_cmpmode2_2\
	\Head_Servo_PWM:PWMUDB:ctrl_cmpmode2_1\
	\Head_Servo_PWM:PWMUDB:ctrl_cmpmode2_0\
	\Head_Servo_PWM:PWMUDB:ctrl_cmpmode1_2\
	\Head_Servo_PWM:PWMUDB:ctrl_cmpmode1_1\
	\Head_Servo_PWM:PWMUDB:ctrl_cmpmode1_0\
	\Head_Servo_PWM:PWMUDB:capt_rising\
	\Head_Servo_PWM:PWMUDB:capt_falling\
	\Head_Servo_PWM:PWMUDB:trig_rise\
	\Head_Servo_PWM:PWMUDB:trig_fall\
	\Head_Servo_PWM:PWMUDB:sc_kill\
	\Head_Servo_PWM:PWMUDB:min_kill\
	\Head_Servo_PWM:PWMUDB:km_tc\
	\Head_Servo_PWM:PWMUDB:db_tc\
	\Head_Servo_PWM:PWMUDB:dith_sel\
	\Head_Servo_PWM:PWMUDB:compare2\
	\Head_Servo_PWM:Net_101\
	Net_2944
	Net_2945
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_31\
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_30\
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_29\
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_28\
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_27\
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_26\
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_25\
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_24\
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_23\
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_22\
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_21\
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_20\
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_19\
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_18\
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_17\
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_16\
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_15\
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_14\
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_13\
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_12\
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_11\
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_10\
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_9\
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_8\
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_7\
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_6\
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_5\
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_4\
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_3\
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_2\
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_1\
	\Head_Servo_PWM:PWMUDB:MODULE_13:b_0\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_31\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_30\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_29\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_28\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_27\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_26\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_25\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_24\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_31\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_30\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_29\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_28\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_27\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_26\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_25\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_24\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_23\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_22\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_21\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_20\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_19\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_18\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_17\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_16\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_15\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_14\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_13\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_12\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_11\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_10\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_9\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_8\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_7\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_6\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_5\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_4\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_3\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_2\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_1\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:b_0\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_31\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_30\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_29\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_28\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_27\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_26\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_25\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_24\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_23\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_22\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_21\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_20\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_19\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_18\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_17\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_16\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_15\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_14\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_13\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_12\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_11\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_10\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_9\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_8\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_7\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_6\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_5\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_4\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_3\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_2\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2946
	Net_2943
	\Head_Servo_PWM:Net_113\
	\Head_Servo_PWM:Net_107\
	\Head_Servo_PWM:Net_114\

    Synthesized names
	\Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_31\
	\Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_30\
	\Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_29\
	\Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_28\
	\Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_27\
	\Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_26\
	\Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_25\
	\Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_24\
	\Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_23\
	\Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_22\
	\Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_21\
	\Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_20\
	\Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_19\
	\Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_18\
	\Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_17\
	\Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_16\
	\Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_15\
	\Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_14\
	\Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_13\
	\Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_12\
	\Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_11\
	\Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_10\
	\Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_9\
	\Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_8\
	\Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_7\
	\Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_6\
	\Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_5\
	\Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_4\
	\Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_3\
	\Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_2\
	\Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_31\
	\Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_30\
	\Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_29\
	\Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_28\
	\Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_27\
	\Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_26\
	\Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_25\
	\Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_24\
	\Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_23\
	\Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_22\
	\Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_21\
	\Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_20\
	\Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_19\
	\Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_18\
	\Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_17\
	\Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_16\
	\Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_15\
	\Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_14\
	\Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_13\
	\Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_12\
	\Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_11\
	\Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_10\
	\Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_9\
	\Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_8\
	\Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_7\
	\Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_6\
	\Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_5\
	\Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_4\
	\Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_3\
	\Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_2\
	\Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_31\
	\Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_30\
	\Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_29\
	\Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_28\
	\Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_27\
	\Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_26\
	\Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_25\
	\Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_24\
	\Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_23\
	\Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_22\
	\Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_21\
	\Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_20\
	\Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_19\
	\Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_18\
	\Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_17\
	\Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_16\
	\Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_15\
	\Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_14\
	\Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_13\
	\Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_12\
	\Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_11\
	\Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_10\
	\Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_9\
	\Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_8\
	\Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_7\
	\Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_6\
	\Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_5\
	\Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_4\
	\Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_3\
	\Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_2\

Deleted 563 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to Net_12
Aliasing \RC_Ch2_Timer:TimerUDB:ctrl_cmode_1\ to one
Aliasing \RC_Ch2_Timer:TimerUDB:ctrl_cmode_0\ to Net_12
Aliasing \RC_Ch2_Timer:TimerUDB:ctrl_tmode_1\ to Net_12
Aliasing \RC_Ch2_Timer:TimerUDB:ctrl_tmode_0\ to one
Aliasing \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_0\ to one
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \RC_Ch2_Timer:TimerUDB:status_6\ to Net_12
Aliasing \RC_Ch2_Timer:TimerUDB:status_5\ to Net_12
Aliasing \RC_Ch2_Timer:TimerUDB:status_4\ to Net_12
Aliasing \RC_Ch2_Timer:TimerUDB:status_0\ to \RC_Ch2_Timer:TimerUDB:tc_i\
Aliasing tmpOE__RC_Ch2_net_0 to one
Aliasing Net_1161 to Net_12
Aliasing \RC_Ch1_Timer:TimerUDB:ctrl_cmode_1\ to one
Aliasing \RC_Ch1_Timer:TimerUDB:ctrl_cmode_0\ to Net_12
Aliasing \RC_Ch1_Timer:TimerUDB:ctrl_tmode_1\ to Net_12
Aliasing \RC_Ch1_Timer:TimerUDB:ctrl_tmode_0\ to one
Aliasing \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:aeqb_0\ to one
Aliasing MODIN6_1 to MODIN4_1
Aliasing MODIN6_0 to MODIN4_0
Aliasing \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \RC_Ch1_Timer:TimerUDB:status_6\ to Net_12
Aliasing \RC_Ch1_Timer:TimerUDB:status_5\ to Net_12
Aliasing \RC_Ch1_Timer:TimerUDB:status_4\ to Net_12
Aliasing \RC_Ch1_Timer:TimerUDB:status_0\ to \RC_Ch1_Timer:TimerUDB:tc_i\
Aliasing tmpOE__RC_Ch1_net_0 to one
Aliasing Net_1185 to Net_12
Aliasing \RC_Ch4_Timer:TimerUDB:ctrl_cmode_1\ to one
Aliasing \RC_Ch4_Timer:TimerUDB:ctrl_cmode_0\ to Net_12
Aliasing \RC_Ch4_Timer:TimerUDB:ctrl_tmode_1\ to Net_12
Aliasing \RC_Ch4_Timer:TimerUDB:ctrl_tmode_0\ to one
Aliasing \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing MODIN9_1 to MODIN7_1
Aliasing MODIN9_0 to MODIN7_0
Aliasing \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \RC_Ch4_Timer:TimerUDB:status_6\ to Net_12
Aliasing \RC_Ch4_Timer:TimerUDB:status_5\ to Net_12
Aliasing \RC_Ch4_Timer:TimerUDB:status_4\ to Net_12
Aliasing \RC_Ch4_Timer:TimerUDB:status_0\ to \RC_Ch4_Timer:TimerUDB:tc_i\
Aliasing tmpOE__RC_Ch4_net_0 to one
Aliasing Net_1192 to Net_12
Aliasing \RC_Ch3_Timer:TimerUDB:ctrl_cmode_1\ to one
Aliasing \RC_Ch3_Timer:TimerUDB:ctrl_cmode_0\ to Net_12
Aliasing \RC_Ch3_Timer:TimerUDB:ctrl_tmode_1\ to Net_12
Aliasing \RC_Ch3_Timer:TimerUDB:ctrl_tmode_0\ to one
Aliasing \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:aeqb_0\ to one
Aliasing MODIN12_1 to MODIN10_1
Aliasing MODIN12_0 to MODIN10_0
Aliasing \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \RC_Ch3_Timer:TimerUDB:status_6\ to Net_12
Aliasing \RC_Ch3_Timer:TimerUDB:status_5\ to Net_12
Aliasing \RC_Ch3_Timer:TimerUDB:status_4\ to Net_12
Aliasing \RC_Ch3_Timer:TimerUDB:status_0\ to \RC_Ch3_Timer:TimerUDB:tc_i\
Aliasing tmpOE__RC_Ch3_net_0 to one
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:hwCapture\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:trig_out\ to one
Aliasing Net_21 to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\\S\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:ltch_kill_reg\\R\ to \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:ltch_kill_reg\\S\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:min_kill_reg\\R\ to \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:min_kill_reg\\S\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:final_kill\ to one
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:dith_count_1\\R\ to \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:dith_count_1\\S\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:dith_count_0\\R\ to \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:dith_count_0\\S\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:status_6\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:status_4\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:cmp2\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:cmp1_status_reg\\R\ to \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:cmp1_status_reg\\S\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:cmp2_status_reg\\R\ to \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:cmp2_status_reg\\S\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:final_kill_reg\\R\ to \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:final_kill_reg\\S\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:cs_addr_0\ to \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:pwm1_i\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:pwm2_i\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_23\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_22\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_21\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_20\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_19\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_18\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_17\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_16\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_15\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_14\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_13\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_12\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_11\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_10\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_9\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_8\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_7\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_6\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_5\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_4\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_3\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_2\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Left_Drive_DC_Motor_Speed_net_0 to one
Aliasing tmpOE__Left_Drive_DC_Motor_Direction_net_0 to one
Aliasing tmpOE__Status_LED_net_0 to one
Aliasing \USBUART:tmpOE__Dm_net_0\ to one
Aliasing \USBUART:tmpOE__Dp_net_0\ to one
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:hwCapture\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:trig_out\ to one
Aliasing Net_929 to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\\S\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:ltch_kill_reg\\R\ to \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:ltch_kill_reg\\S\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:min_kill_reg\\R\ to \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:min_kill_reg\\S\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:final_kill\ to one
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:dith_count_1\\R\ to \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:dith_count_1\\S\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:dith_count_0\\R\ to \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:dith_count_0\\S\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:status_6\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:status_4\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:cmp2\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:cmp1_status_reg\\R\ to \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:cmp1_status_reg\\S\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:cmp2_status_reg\\R\ to \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:cmp2_status_reg\\S\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:final_kill_reg\\R\ to \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:final_kill_reg\\S\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:cs_addr_0\ to \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:pwm1_i\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:pwm2_i\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_23\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_22\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_21\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_20\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_19\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_18\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_17\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_16\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_15\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_14\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_13\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_12\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_11\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_10\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_9\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_8\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_7\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_6\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_5\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_4\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_3\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_2\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Right_Drive_DC_Motor_Speed_net_0 to one
Aliasing tmpOE__Right_Drive_DC_Motor_Direction_net_0 to one
Aliasing tmpOE__Center_Lift_DC_Motor_Direction_1_net_0 to one
Aliasing tmpOE__Center_Lift_DC_Motor_Direction_2_net_0 to one
Aliasing tmpOE__Shoulder_Cam_DC_Motor_Direction_2_net_0 to one
Aliasing tmpOE__Shoulder_Cam_DC_Motor_Direction_1_net_0 to one
Aliasing Net_1981 to Net_12
Aliasing \RC_Ch5_Timer:TimerUDB:ctrl_cmode_1\ to one
Aliasing \RC_Ch5_Timer:TimerUDB:ctrl_cmode_0\ to Net_12
Aliasing \RC_Ch5_Timer:TimerUDB:ctrl_tmode_1\ to Net_12
Aliasing \RC_Ch5_Timer:TimerUDB:ctrl_tmode_0\ to one
Aliasing \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODIN17_1\ to \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODIN15_1\
Aliasing \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODIN17_0\ to \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODIN15_0\
Aliasing \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \RC_Ch5_Timer:TimerUDB:status_6\ to Net_12
Aliasing \RC_Ch5_Timer:TimerUDB:status_5\ to Net_12
Aliasing \RC_Ch5_Timer:TimerUDB:status_4\ to Net_12
Aliasing \RC_Ch5_Timer:TimerUDB:status_0\ to \RC_Ch5_Timer:TimerUDB:tc_i\
Aliasing tmpOE__RC_Ch5_net_0 to one
Aliasing Net_2918 to Net_12
Aliasing tmpOE__Head_Servo_net_0 to one
Aliasing \Head_Servo_PWM:PWMUDB:hwCapture\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:trig_out\ to one
Aliasing \Head_Servo_PWM:PWMUDB:runmode_enable\\S\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:ltch_kill_reg\\R\ to \Head_Servo_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Head_Servo_PWM:PWMUDB:ltch_kill_reg\\S\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:min_kill_reg\\R\ to \Head_Servo_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Head_Servo_PWM:PWMUDB:min_kill_reg\\S\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:final_kill\ to one
Aliasing \Head_Servo_PWM:PWMUDB:dith_count_1\\R\ to \Head_Servo_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Head_Servo_PWM:PWMUDB:dith_count_1\\S\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:dith_count_0\\R\ to \Head_Servo_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Head_Servo_PWM:PWMUDB:dith_count_0\\S\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:status_6\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:status_4\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:cmp2\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:cmp1_status_reg\\R\ to \Head_Servo_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Head_Servo_PWM:PWMUDB:cmp1_status_reg\\S\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:cmp2_status_reg\\R\ to \Head_Servo_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Head_Servo_PWM:PWMUDB:cmp2_status_reg\\S\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:final_kill_reg\\R\ to \Head_Servo_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Head_Servo_PWM:PWMUDB:final_kill_reg\\S\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:cs_addr_0\ to \Head_Servo_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Head_Servo_PWM:PWMUDB:pwm1_i\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:pwm2_i\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_23\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_22\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_21\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_20\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_19\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_18\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_17\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_16\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_15\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_14\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_13\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_12\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_11\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_10\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_9\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_8\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_7\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_6\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_5\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_4\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_3\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_2\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \RC_Ch2_Timer:TimerUDB:hwEnable_reg\\D\ to \RC_Ch2_Timer:TimerUDB:run_mode\
Aliasing \RC_Ch2_Timer:TimerUDB:trig_last\\D\ to \RC_Ch2_Timer:TimerUDB:capture_last\\D\
Aliasing \RC_Ch1_Timer:TimerUDB:hwEnable_reg\\D\ to \RC_Ch1_Timer:TimerUDB:run_mode\
Aliasing \RC_Ch1_Timer:TimerUDB:trig_last\\D\ to \RC_Ch1_Timer:TimerUDB:capture_last\\D\
Aliasing \RC_Ch4_Timer:TimerUDB:hwEnable_reg\\D\ to \RC_Ch4_Timer:TimerUDB:run_mode\
Aliasing \RC_Ch4_Timer:TimerUDB:trig_last\\D\ to \RC_Ch4_Timer:TimerUDB:capture_last\\D\
Aliasing \RC_Ch3_Timer:TimerUDB:hwEnable_reg\\D\ to \RC_Ch3_Timer:TimerUDB:run_mode\
Aliasing \RC_Ch3_Timer:TimerUDB:trig_last\\D\ to \RC_Ch3_Timer:TimerUDB:capture_last\\D\
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:prevCapture\\D\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:trig_last\\D\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\\D\ to \Left_Drive_DC_Motor_PWM:PWMUDB:pwm_temp\
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:tc_i_reg\\D\ to \Left_Drive_DC_Motor_PWM:PWMUDB:status_2\
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:prevCapture\\D\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:trig_last\\D\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\\D\ to \Right_Drive_DC_Motor_PWM:PWMUDB:pwm_temp\
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:tc_i_reg\\D\ to \Right_Drive_DC_Motor_PWM:PWMUDB:status_2\
Aliasing \RC_Ch5_Timer:TimerUDB:hwEnable_reg\\D\ to \RC_Ch5_Timer:TimerUDB:run_mode\
Aliasing \RC_Ch5_Timer:TimerUDB:trig_last\\D\ to \RC_Ch5_Timer:TimerUDB:capture_last\\D\
Aliasing \Head_Servo_PWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Head_Servo_PWM:PWMUDB:prevCapture\\D\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:trig_last\\D\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Head_Servo_PWM:PWMUDB:prevCompare1\\D\ to \Head_Servo_PWM:PWMUDB:pwm_temp\
Aliasing \Head_Servo_PWM:PWMUDB:tc_i_reg\\D\ to \Head_Servo_PWM:PWMUDB:status_2\
Removing Rhs of wire Net_2[4] = \RC_Ch2_Timer:Net_55\[5]
Removing Lhs of wire zero[14] = Net_12[2]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:ctrl_enable\[23] = \RC_Ch2_Timer:TimerUDB:control_7\[15]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:ctrl_ten\[24] = \RC_Ch2_Timer:TimerUDB:control_4\[18]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:ctrl_cmode_1\[25] = one[9]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:ctrl_cmode_0\[26] = Net_12[2]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:ctrl_tmode_1\[27] = Net_12[2]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:ctrl_tmode_0\[28] = one[9]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:ctrl_ic_1\[29] = \RC_Ch2_Timer:TimerUDB:control_1\[21]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:ctrl_ic_0\[30] = \RC_Ch2_Timer:TimerUDB:control_0\[22]
Removing Rhs of wire \RC_Ch2_Timer:TimerUDB:timer_enable\[35] = \RC_Ch2_Timer:TimerUDB:runmode_enable\[108]
Removing Rhs of wire \RC_Ch2_Timer:TimerUDB:run_mode\[36] = \RC_Ch2_Timer:TimerUDB:hwEnable\[37]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:run_mode\[36] = \RC_Ch2_Timer:TimerUDB:control_7\[15]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:tc_i\[41] = \RC_Ch2_Timer:TimerUDB:status_tc\[38]
Removing Lhs of wire cmp_vv_vv_MODGEN_1[47] = \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\[86]
Removing Rhs of wire add_vv_vv_MODGEN_2_1[48] = \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_1\[103]
Removing Rhs of wire add_vv_vv_MODGEN_2_0[50] = \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_0\[104]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:capt_fifo_load_int\[52] = \RC_Ch2_Timer:TimerUDB:capt_int_temp\[51]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newa_1\[53] = MODIN1_1[54]
Removing Rhs of wire MODIN1_1[54] = \RC_Ch2_Timer:TimerUDB:int_capt_count_1\[46]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newa_0\[55] = MODIN1_0[56]
Removing Rhs of wire MODIN1_0[56] = \RC_Ch2_Timer:TimerUDB:int_capt_count_0\[49]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newb_1\[57] = MODIN2_1[58]
Removing Rhs of wire MODIN2_1[58] = \RC_Ch2_Timer:TimerUDB:control_1\[21]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newb_0\[59] = MODIN2_0[60]
Removing Rhs of wire MODIN2_0[60] = \RC_Ch2_Timer:TimerUDB:control_0\[22]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:dataa_1\[61] = MODIN1_1[54]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:dataa_0\[62] = MODIN1_0[56]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:datab_1\[63] = MODIN2_1[58]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:datab_0\[64] = MODIN2_0[60]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:a_1\[65] = MODIN1_1[54]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:a_0\[66] = MODIN1_0[56]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:b_1\[67] = MODIN2_1[58]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:b_0\[68] = MODIN2_0[60]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_0\[71] = one[9]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_0\[72] = \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\[70]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eqi_0\[74] = \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\[73]
Removing Rhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\[86] = \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_1\[75]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:a_1\[97] = MODIN1_1[54]
Removing Lhs of wire MODIN3_1[98] = MODIN1_1[54]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:a_0\[99] = MODIN1_0[56]
Removing Lhs of wire MODIN3_0[100] = MODIN1_0[56]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[106] = one[9]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[107] = one[9]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:status_6\[114] = Net_12[2]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:status_5\[115] = Net_12[2]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:status_4\[116] = Net_12[2]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:status_0\[117] = \RC_Ch2_Timer:TimerUDB:status_tc\[38]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:status_1\[118] = \RC_Ch2_Timer:TimerUDB:capt_int_temp\[51]
Removing Rhs of wire \RC_Ch2_Timer:TimerUDB:status_2\[119] = \RC_Ch2_Timer:TimerUDB:fifo_full\[120]
Removing Rhs of wire \RC_Ch2_Timer:TimerUDB:status_3\[121] = \RC_Ch2_Timer:TimerUDB:fifo_nempty\[122]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:cs_addr_2\[124] = Net_12[2]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:cs_addr_1\[125] = \RC_Ch2_Timer:TimerUDB:trig_reg\[113]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:cs_addr_0\[126] = \RC_Ch2_Timer:TimerUDB:per_zero\[40]
Removing Lhs of wire tmpOE__RC_Ch2_net_0[257] = one[9]
Removing Lhs of wire Net_1161[262] = Net_12[2]
Removing Rhs of wire Net_6[264] = \RC_Ch1_Timer:Net_55\[265]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:ctrl_enable\[281] = \RC_Ch1_Timer:TimerUDB:control_7\[273]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:ctrl_ten\[282] = \RC_Ch1_Timer:TimerUDB:control_4\[276]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:ctrl_cmode_1\[283] = one[9]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:ctrl_cmode_0\[284] = Net_12[2]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:ctrl_tmode_1\[285] = Net_12[2]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:ctrl_tmode_0\[286] = one[9]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:ctrl_ic_1\[287] = \RC_Ch1_Timer:TimerUDB:control_1\[279]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:ctrl_ic_0\[288] = \RC_Ch1_Timer:TimerUDB:control_0\[280]
Removing Rhs of wire \RC_Ch1_Timer:TimerUDB:timer_enable\[293] = \RC_Ch1_Timer:TimerUDB:runmode_enable\[366]
Removing Rhs of wire \RC_Ch1_Timer:TimerUDB:run_mode\[294] = \RC_Ch1_Timer:TimerUDB:hwEnable\[295]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:run_mode\[294] = \RC_Ch1_Timer:TimerUDB:control_7\[273]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:tc_i\[299] = \RC_Ch1_Timer:TimerUDB:status_tc\[296]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[305] = \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xeq\[344]
Removing Rhs of wire add_vv_vv_MODGEN_4_1[306] = \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:s_1\[361]
Removing Rhs of wire add_vv_vv_MODGEN_4_0[308] = \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:s_0\[362]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:capt_fifo_load_int\[310] = \RC_Ch1_Timer:TimerUDB:capt_int_temp\[309]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:newa_1\[311] = MODIN4_1[312]
Removing Rhs of wire MODIN4_1[312] = \RC_Ch1_Timer:TimerUDB:int_capt_count_1\[304]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:newa_0\[313] = MODIN4_0[314]
Removing Rhs of wire MODIN4_0[314] = \RC_Ch1_Timer:TimerUDB:int_capt_count_0\[307]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:newb_1\[315] = MODIN5_1[316]
Removing Rhs of wire MODIN5_1[316] = \RC_Ch1_Timer:TimerUDB:control_1\[279]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:newb_0\[317] = MODIN5_0[318]
Removing Rhs of wire MODIN5_0[318] = \RC_Ch1_Timer:TimerUDB:control_0\[280]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:dataa_1\[319] = MODIN4_1[312]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:dataa_0\[320] = MODIN4_0[314]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:datab_1\[321] = MODIN5_1[316]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:datab_0\[322] = MODIN5_0[318]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:a_1\[323] = MODIN4_1[312]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:a_0\[324] = MODIN4_0[314]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:b_1\[325] = MODIN5_1[316]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:b_0\[326] = MODIN5_0[318]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:aeqb_0\[329] = one[9]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:eq_0\[330] = \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:xnor_array_0\[328]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:eqi_0\[332] = \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:eq_1\[331]
Removing Rhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xeq\[344] = \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:aeqb_1\[333]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:a_1\[355] = MODIN4_1[312]
Removing Lhs of wire MODIN6_1[356] = MODIN4_1[312]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:a_0\[357] = MODIN4_0[314]
Removing Lhs of wire MODIN6_0[358] = MODIN4_0[314]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[364] = one[9]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[365] = one[9]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:status_6\[372] = Net_12[2]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:status_5\[373] = Net_12[2]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:status_4\[374] = Net_12[2]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:status_0\[375] = \RC_Ch1_Timer:TimerUDB:status_tc\[296]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:status_1\[376] = \RC_Ch1_Timer:TimerUDB:capt_int_temp\[309]
Removing Rhs of wire \RC_Ch1_Timer:TimerUDB:status_2\[377] = \RC_Ch1_Timer:TimerUDB:fifo_full\[378]
Removing Rhs of wire \RC_Ch1_Timer:TimerUDB:status_3\[379] = \RC_Ch1_Timer:TimerUDB:fifo_nempty\[380]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:cs_addr_2\[382] = Net_12[2]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:cs_addr_1\[383] = \RC_Ch1_Timer:TimerUDB:trig_reg\[371]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:cs_addr_0\[384] = \RC_Ch1_Timer:TimerUDB:per_zero\[298]
Removing Lhs of wire tmpOE__RC_Ch1_net_0[515] = one[9]
Removing Lhs of wire Net_1185[520] = Net_12[2]
Removing Rhs of wire Net_11[522] = \RC_Ch4_Timer:Net_55\[523]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:ctrl_enable\[539] = \RC_Ch4_Timer:TimerUDB:control_7\[531]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:ctrl_ten\[540] = \RC_Ch4_Timer:TimerUDB:control_4\[534]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:ctrl_cmode_1\[541] = one[9]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:ctrl_cmode_0\[542] = Net_12[2]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:ctrl_tmode_1\[543] = Net_12[2]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:ctrl_tmode_0\[544] = one[9]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:ctrl_ic_1\[545] = \RC_Ch4_Timer:TimerUDB:control_1\[537]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:ctrl_ic_0\[546] = \RC_Ch4_Timer:TimerUDB:control_0\[538]
Removing Rhs of wire \RC_Ch4_Timer:TimerUDB:timer_enable\[551] = \RC_Ch4_Timer:TimerUDB:runmode_enable\[624]
Removing Rhs of wire \RC_Ch4_Timer:TimerUDB:run_mode\[552] = \RC_Ch4_Timer:TimerUDB:hwEnable\[553]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:run_mode\[552] = \RC_Ch4_Timer:TimerUDB:control_7\[531]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:tc_i\[557] = \RC_Ch4_Timer:TimerUDB:status_tc\[554]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[563] = \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:xeq\[602]
Removing Rhs of wire add_vv_vv_MODGEN_6_1[564] = \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g2:a0:s_1\[619]
Removing Rhs of wire add_vv_vv_MODGEN_6_0[566] = \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g2:a0:s_0\[620]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:capt_fifo_load_int\[568] = \RC_Ch4_Timer:TimerUDB:capt_int_temp\[567]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:newa_1\[569] = MODIN7_1[570]
Removing Rhs of wire MODIN7_1[570] = \RC_Ch4_Timer:TimerUDB:int_capt_count_1\[562]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:newa_0\[571] = MODIN7_0[572]
Removing Rhs of wire MODIN7_0[572] = \RC_Ch4_Timer:TimerUDB:int_capt_count_0\[565]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:newb_1\[573] = MODIN8_1[574]
Removing Rhs of wire MODIN8_1[574] = \RC_Ch4_Timer:TimerUDB:control_1\[537]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:newb_0\[575] = MODIN8_0[576]
Removing Rhs of wire MODIN8_0[576] = \RC_Ch4_Timer:TimerUDB:control_0\[538]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:dataa_1\[577] = MODIN7_1[570]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:dataa_0\[578] = MODIN7_0[572]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:datab_1\[579] = MODIN8_1[574]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:datab_0\[580] = MODIN8_0[576]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:a_1\[581] = MODIN7_1[570]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:a_0\[582] = MODIN7_0[572]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:b_1\[583] = MODIN8_1[574]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:b_0\[584] = MODIN8_0[576]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:aeqb_0\[587] = one[9]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:eq_0\[588] = \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:xnor_array_0\[586]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:eqi_0\[590] = \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:eq_1\[589]
Removing Rhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:xeq\[602] = \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:aeqb_1\[591]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g2:a0:a_1\[613] = MODIN7_1[570]
Removing Lhs of wire MODIN9_1[614] = MODIN7_1[570]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g2:a0:a_0\[615] = MODIN7_0[572]
Removing Lhs of wire MODIN9_0[616] = MODIN7_0[572]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[622] = one[9]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[623] = one[9]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:status_6\[630] = Net_12[2]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:status_5\[631] = Net_12[2]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:status_4\[632] = Net_12[2]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:status_0\[633] = \RC_Ch4_Timer:TimerUDB:status_tc\[554]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:status_1\[634] = \RC_Ch4_Timer:TimerUDB:capt_int_temp\[567]
Removing Rhs of wire \RC_Ch4_Timer:TimerUDB:status_2\[635] = \RC_Ch4_Timer:TimerUDB:fifo_full\[636]
Removing Rhs of wire \RC_Ch4_Timer:TimerUDB:status_3\[637] = \RC_Ch4_Timer:TimerUDB:fifo_nempty\[638]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:cs_addr_2\[640] = Net_12[2]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:cs_addr_1\[641] = \RC_Ch4_Timer:TimerUDB:trig_reg\[629]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:cs_addr_0\[642] = \RC_Ch4_Timer:TimerUDB:per_zero\[556]
Removing Lhs of wire tmpOE__RC_Ch4_net_0[773] = one[9]
Removing Lhs of wire Net_1192[778] = Net_12[2]
Removing Rhs of wire Net_16[780] = \RC_Ch3_Timer:Net_55\[781]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:ctrl_enable\[797] = \RC_Ch3_Timer:TimerUDB:control_7\[789]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:ctrl_ten\[798] = \RC_Ch3_Timer:TimerUDB:control_4\[792]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:ctrl_cmode_1\[799] = one[9]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:ctrl_cmode_0\[800] = Net_12[2]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:ctrl_tmode_1\[801] = Net_12[2]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:ctrl_tmode_0\[802] = one[9]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:ctrl_ic_1\[803] = \RC_Ch3_Timer:TimerUDB:control_1\[795]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:ctrl_ic_0\[804] = \RC_Ch3_Timer:TimerUDB:control_0\[796]
Removing Rhs of wire \RC_Ch3_Timer:TimerUDB:timer_enable\[809] = \RC_Ch3_Timer:TimerUDB:runmode_enable\[882]
Removing Rhs of wire \RC_Ch3_Timer:TimerUDB:run_mode\[810] = \RC_Ch3_Timer:TimerUDB:hwEnable\[811]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:run_mode\[810] = \RC_Ch3_Timer:TimerUDB:control_7\[789]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:tc_i\[815] = \RC_Ch3_Timer:TimerUDB:status_tc\[812]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[821] = \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\[860]
Removing Rhs of wire add_vv_vv_MODGEN_8_1[822] = \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_1\[877]
Removing Rhs of wire add_vv_vv_MODGEN_8_0[824] = \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_0\[878]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:capt_fifo_load_int\[826] = \RC_Ch3_Timer:TimerUDB:capt_int_temp\[825]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newa_1\[827] = MODIN10_1[828]
Removing Rhs of wire MODIN10_1[828] = \RC_Ch3_Timer:TimerUDB:int_capt_count_1\[820]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newa_0\[829] = MODIN10_0[830]
Removing Rhs of wire MODIN10_0[830] = \RC_Ch3_Timer:TimerUDB:int_capt_count_0\[823]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newb_1\[831] = MODIN11_1[832]
Removing Rhs of wire MODIN11_1[832] = \RC_Ch3_Timer:TimerUDB:control_1\[795]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newb_0\[833] = MODIN11_0[834]
Removing Rhs of wire MODIN11_0[834] = \RC_Ch3_Timer:TimerUDB:control_0\[796]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:dataa_1\[835] = MODIN10_1[828]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:dataa_0\[836] = MODIN10_0[830]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:datab_1\[837] = MODIN11_1[832]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:datab_0\[838] = MODIN11_0[834]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:a_1\[839] = MODIN10_1[828]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:a_0\[840] = MODIN10_0[830]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:b_1\[841] = MODIN11_1[832]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:b_0\[842] = MODIN11_0[834]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:aeqb_0\[845] = one[9]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_0\[846] = \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_0\[844]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eqi_0\[848] = \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_1\[847]
Removing Rhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\[860] = \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:aeqb_1\[849]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:a_1\[871] = MODIN10_1[828]
Removing Lhs of wire MODIN12_1[872] = MODIN10_1[828]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:a_0\[873] = MODIN10_0[830]
Removing Lhs of wire MODIN12_0[874] = MODIN10_0[830]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[880] = one[9]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[881] = one[9]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:status_6\[888] = Net_12[2]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:status_5\[889] = Net_12[2]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:status_4\[890] = Net_12[2]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:status_0\[891] = \RC_Ch3_Timer:TimerUDB:status_tc\[812]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:status_1\[892] = \RC_Ch3_Timer:TimerUDB:capt_int_temp\[825]
Removing Rhs of wire \RC_Ch3_Timer:TimerUDB:status_2\[893] = \RC_Ch3_Timer:TimerUDB:fifo_full\[894]
Removing Rhs of wire \RC_Ch3_Timer:TimerUDB:status_3\[895] = \RC_Ch3_Timer:TimerUDB:fifo_nempty\[896]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:cs_addr_2\[898] = Net_12[2]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:cs_addr_1\[899] = \RC_Ch3_Timer:TimerUDB:trig_reg\[887]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:cs_addr_0\[900] = \RC_Ch3_Timer:TimerUDB:per_zero\[814]
Removing Lhs of wire tmpOE__RC_Ch3_net_0[1031] = one[9]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:ctrl_enable\[1050] = \Left_Drive_DC_Motor_PWM:PWMUDB:control_7\[1042]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:hwCapture\[1060] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:hwEnable\[1061] = \Left_Drive_DC_Motor_PWM:PWMUDB:control_7\[1042]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:trig_out\[1065] = one[9]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\\R\[1067] = Net_12[2]
Removing Lhs of wire Net_21[1068] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\\S\[1069] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:final_enable\[1070] = \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\[1066]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:ltch_kill_reg\\R\[1074] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:ltch_kill_reg\\S\[1075] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:min_kill_reg\\R\[1076] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:min_kill_reg\\S\[1077] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:final_kill\[1080] = one[9]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_1\[1084] = \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_1\[1323]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_9_0\[1086] = \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_0\[1324]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:dith_count_1\\R\[1087] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:dith_count_1\\S\[1088] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:dith_count_0\\R\[1089] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:dith_count_0\\S\[1090] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:status_6\[1093] = Net_12[2]
Removing Rhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:status_5\[1094] = \Left_Drive_DC_Motor_PWM:PWMUDB:final_kill_reg\[1108]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:status_4\[1095] = Net_12[2]
Removing Rhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:status_3\[1096] = \Left_Drive_DC_Motor_PWM:PWMUDB:fifo_full\[1115]
Removing Rhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:status_1\[1098] = \Left_Drive_DC_Motor_PWM:PWMUDB:cmp2_status_reg\[1107]
Removing Rhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:status_0\[1099] = \Left_Drive_DC_Motor_PWM:PWMUDB:cmp1_status_reg\[1106]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:cmp2_status\[1104] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:cmp2\[1105] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:cmp1_status_reg\\R\[1109] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:cmp1_status_reg\\S\[1110] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:cmp2_status_reg\\R\[1111] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:cmp2_status_reg\\S\[1112] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:final_kill_reg\\R\[1113] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:final_kill_reg\\S\[1114] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:cs_addr_2\[1116] = \Left_Drive_DC_Motor_PWM:PWMUDB:tc_i\[1072]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:cs_addr_1\[1117] = \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\[1066]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:cs_addr_0\[1118] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:compare1\[1151] = \Left_Drive_DC_Motor_PWM:PWMUDB:cmp1_less\[1122]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:pwm1_i\[1156] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:pwm2_i\[1158] = Net_12[2]
Removing Rhs of wire \Left_Drive_DC_Motor_PWM:Net_96\[1161] = \Left_Drive_DC_Motor_PWM:PWMUDB:pwm_i_reg\[1153]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:pwm_temp\[1164] = \Left_Drive_DC_Motor_PWM:PWMUDB:cmp1\[1102]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_23\[1205] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_22\[1206] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_21\[1207] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_20\[1208] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_19\[1209] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_18\[1210] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_17\[1211] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_16\[1212] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_15\[1213] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_14\[1214] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_13\[1215] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_12\[1216] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_11\[1217] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_10\[1218] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_9\[1219] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_8\[1220] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_7\[1221] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_6\[1222] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_5\[1223] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_4\[1224] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_3\[1225] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_2\[1226] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_1\[1227] = \Left_Drive_DC_Motor_PWM:PWMUDB:MODIN13_1\[1228]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:MODIN13_1\[1228] = \Left_Drive_DC_Motor_PWM:PWMUDB:dith_count_1\[1083]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:a_0\[1229] = \Left_Drive_DC_Motor_PWM:PWMUDB:MODIN13_0\[1230]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:MODIN13_0\[1230] = \Left_Drive_DC_Motor_PWM:PWMUDB:dith_count_0\[1085]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1362] = one[9]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1363] = one[9]
Removing Rhs of wire Net_140[1364] = \Left_Drive_DC_Motor_PWM:Net_96\[1161]
Removing Lhs of wire tmpOE__Left_Drive_DC_Motor_Speed_net_0[1372] = one[9]
Removing Lhs of wire tmpOE__Left_Drive_DC_Motor_Direction_net_0[1378] = one[9]
Removing Lhs of wire tmpOE__Status_LED_net_0[1384] = one[9]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[1395] = one[9]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[1402] = one[9]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:ctrl_enable\[1466] = \Right_Drive_DC_Motor_PWM:PWMUDB:control_7\[1458]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:hwCapture\[1476] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:hwEnable\[1477] = \Right_Drive_DC_Motor_PWM:PWMUDB:control_7\[1458]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:trig_out\[1481] = one[9]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\\R\[1483] = Net_12[2]
Removing Lhs of wire Net_929[1484] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\\S\[1485] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:final_enable\[1486] = \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\[1482]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:ltch_kill_reg\\R\[1490] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:ltch_kill_reg\\S\[1491] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:min_kill_reg\\R\[1492] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:min_kill_reg\\S\[1493] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:final_kill\[1496] = one[9]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_1\[1500] = \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_1\[1739]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:add_vi_vv_MODGEN_10_0\[1502] = \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_0\[1740]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:dith_count_1\\R\[1503] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:dith_count_1\\S\[1504] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:dith_count_0\\R\[1505] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:dith_count_0\\S\[1506] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:status_6\[1509] = Net_12[2]
Removing Rhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:status_5\[1510] = \Right_Drive_DC_Motor_PWM:PWMUDB:final_kill_reg\[1524]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:status_4\[1511] = Net_12[2]
Removing Rhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:status_3\[1512] = \Right_Drive_DC_Motor_PWM:PWMUDB:fifo_full\[1531]
Removing Rhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:status_1\[1514] = \Right_Drive_DC_Motor_PWM:PWMUDB:cmp2_status_reg\[1523]
Removing Rhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:status_0\[1515] = \Right_Drive_DC_Motor_PWM:PWMUDB:cmp1_status_reg\[1522]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:cmp2_status\[1520] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:cmp2\[1521] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:cmp1_status_reg\\R\[1525] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:cmp1_status_reg\\S\[1526] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:cmp2_status_reg\\R\[1527] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:cmp2_status_reg\\S\[1528] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:final_kill_reg\\R\[1529] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:final_kill_reg\\S\[1530] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:cs_addr_2\[1532] = \Right_Drive_DC_Motor_PWM:PWMUDB:tc_i\[1488]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:cs_addr_1\[1533] = \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\[1482]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:cs_addr_0\[1534] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:compare1\[1567] = \Right_Drive_DC_Motor_PWM:PWMUDB:cmp1_less\[1538]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:pwm1_i\[1572] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:pwm2_i\[1574] = Net_12[2]
Removing Rhs of wire \Right_Drive_DC_Motor_PWM:Net_96\[1577] = \Right_Drive_DC_Motor_PWM:PWMUDB:pwm_i_reg\[1569]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:pwm_temp\[1580] = \Right_Drive_DC_Motor_PWM:PWMUDB:cmp1\[1518]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_23\[1621] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_22\[1622] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_21\[1623] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_20\[1624] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_19\[1625] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_18\[1626] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_17\[1627] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_16\[1628] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_15\[1629] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_14\[1630] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_13\[1631] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_12\[1632] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_11\[1633] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_10\[1634] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_9\[1635] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_8\[1636] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_7\[1637] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_6\[1638] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_5\[1639] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_4\[1640] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_3\[1641] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_2\[1642] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_1\[1643] = \Right_Drive_DC_Motor_PWM:PWMUDB:MODIN14_1\[1644]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:MODIN14_1\[1644] = \Right_Drive_DC_Motor_PWM:PWMUDB:dith_count_1\[1499]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:a_0\[1645] = \Right_Drive_DC_Motor_PWM:PWMUDB:MODIN14_0\[1646]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:MODIN14_0\[1646] = \Right_Drive_DC_Motor_PWM:PWMUDB:dith_count_0\[1501]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\[1778] = one[9]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\[1779] = one[9]
Removing Rhs of wire Net_978[1780] = \Right_Drive_DC_Motor_PWM:Net_96\[1577]
Removing Lhs of wire tmpOE__Right_Drive_DC_Motor_Speed_net_0[1787] = one[9]
Removing Lhs of wire tmpOE__Right_Drive_DC_Motor_Direction_net_0[1793] = one[9]
Removing Lhs of wire tmpOE__Center_Lift_DC_Motor_Direction_1_net_0[1799] = one[9]
Removing Lhs of wire tmpOE__Center_Lift_DC_Motor_Direction_2_net_0[1805] = one[9]
Removing Lhs of wire tmpOE__Shoulder_Cam_DC_Motor_Direction_2_net_0[1811] = one[9]
Removing Lhs of wire tmpOE__Shoulder_Cam_DC_Motor_Direction_1_net_0[1817] = one[9]
Removing Lhs of wire Net_1981[1822] = Net_12[2]
Removing Rhs of wire Net_1982[1824] = \RC_Ch5_Timer:Net_55\[1825]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:ctrl_enable\[1841] = \RC_Ch5_Timer:TimerUDB:control_7\[1833]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:ctrl_ten\[1842] = \RC_Ch5_Timer:TimerUDB:control_4\[1836]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:ctrl_cmode_1\[1843] = one[9]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:ctrl_cmode_0\[1844] = Net_12[2]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:ctrl_tmode_1\[1845] = Net_12[2]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:ctrl_tmode_0\[1846] = one[9]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:ctrl_ic_1\[1847] = \RC_Ch5_Timer:TimerUDB:control_1\[1839]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:ctrl_ic_0\[1848] = \RC_Ch5_Timer:TimerUDB:control_0\[1840]
Removing Rhs of wire \RC_Ch5_Timer:TimerUDB:timer_enable\[1853] = \RC_Ch5_Timer:TimerUDB:runmode_enable\[1926]
Removing Rhs of wire \RC_Ch5_Timer:TimerUDB:run_mode\[1854] = \RC_Ch5_Timer:TimerUDB:hwEnable\[1855]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:run_mode\[1854] = \RC_Ch5_Timer:TimerUDB:control_7\[1833]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:tc_i\[1859] = \RC_Ch5_Timer:TimerUDB:status_tc\[1856]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_11\[1865] = \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xeq\[1904]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_12_1\[1866] = \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_1\[1921]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_12_0\[1868] = \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_0\[1922]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:capt_fifo_load_int\[1870] = \RC_Ch5_Timer:TimerUDB:capt_int_temp\[1869]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newa_1\[1871] = \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODIN15_1\[1872]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODIN15_1\[1872] = \RC_Ch5_Timer:TimerUDB:int_capt_count_1\[1864]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newa_0\[1873] = \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODIN15_0\[1874]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODIN15_0\[1874] = \RC_Ch5_Timer:TimerUDB:int_capt_count_0\[1867]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newb_1\[1875] = \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODIN16_1\[1876]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODIN16_1\[1876] = \RC_Ch5_Timer:TimerUDB:control_1\[1839]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newb_0\[1877] = \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODIN16_0\[1878]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODIN16_0\[1878] = \RC_Ch5_Timer:TimerUDB:control_0\[1840]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:dataa_1\[1879] = \RC_Ch5_Timer:TimerUDB:int_capt_count_1\[1864]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:dataa_0\[1880] = \RC_Ch5_Timer:TimerUDB:int_capt_count_0\[1867]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:datab_1\[1881] = \RC_Ch5_Timer:TimerUDB:control_1\[1839]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:datab_0\[1882] = \RC_Ch5_Timer:TimerUDB:control_0\[1840]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:a_1\[1883] = \RC_Ch5_Timer:TimerUDB:int_capt_count_1\[1864]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:a_0\[1884] = \RC_Ch5_Timer:TimerUDB:int_capt_count_0\[1867]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:b_1\[1885] = \RC_Ch5_Timer:TimerUDB:control_1\[1839]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:b_0\[1886] = \RC_Ch5_Timer:TimerUDB:control_0\[1840]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:aeqb_0\[1889] = one[9]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_0\[1890] = \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_0\[1888]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eqi_0\[1892] = \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_1\[1891]
Removing Rhs of wire \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xeq\[1904] = \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:aeqb_1\[1893]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:a_1\[1915] = \RC_Ch5_Timer:TimerUDB:int_capt_count_1\[1864]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODIN17_1\[1916] = \RC_Ch5_Timer:TimerUDB:int_capt_count_1\[1864]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:a_0\[1917] = \RC_Ch5_Timer:TimerUDB:int_capt_count_0\[1867]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODIN17_0\[1918] = \RC_Ch5_Timer:TimerUDB:int_capt_count_0\[1867]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_0\[1924] = one[9]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\[1925] = one[9]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:status_6\[1932] = Net_12[2]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:status_5\[1933] = Net_12[2]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:status_4\[1934] = Net_12[2]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:status_0\[1935] = \RC_Ch5_Timer:TimerUDB:status_tc\[1856]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:status_1\[1936] = \RC_Ch5_Timer:TimerUDB:capt_int_temp\[1869]
Removing Rhs of wire \RC_Ch5_Timer:TimerUDB:status_2\[1937] = \RC_Ch5_Timer:TimerUDB:fifo_full\[1938]
Removing Rhs of wire \RC_Ch5_Timer:TimerUDB:status_3\[1939] = \RC_Ch5_Timer:TimerUDB:fifo_nempty\[1940]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:cs_addr_2\[1942] = Net_12[2]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:cs_addr_1\[1943] = \RC_Ch5_Timer:TimerUDB:trig_reg\[1931]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:cs_addr_0\[1944] = \RC_Ch5_Timer:TimerUDB:per_zero\[1858]
Removing Lhs of wire tmpOE__RC_Ch5_net_0[2075] = one[9]
Removing Lhs of wire Net_2918[2080] = Net_12[2]
Removing Lhs of wire tmpOE__Head_Servo_net_0[2084] = one[9]
Removing Rhs of wire Net_3319[2085] = \Head_Servo_PWM:Net_96\[2261]
Removing Rhs of wire Net_3319[2085] = \Head_Servo_PWM:PWMUDB:pwm_i_reg\[2253]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:ctrl_enable\[2103] = \Head_Servo_PWM:PWMUDB:control_7\[2095]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:hwCapture\[2113] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:hwEnable\[2114] = \Head_Servo_PWM:PWMUDB:control_7\[2095]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:trig_out\[2118] = one[9]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:runmode_enable\\R\[2120] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:runmode_enable\\S\[2121] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:final_enable\[2122] = \Head_Servo_PWM:PWMUDB:runmode_enable\[2119]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:ltch_kill_reg\\R\[2126] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:ltch_kill_reg\\S\[2127] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:min_kill_reg\\R\[2128] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:min_kill_reg\\S\[2129] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:final_kill\[2132] = one[9]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_1\[2136] = \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_1\[2423]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:add_vi_vv_MODGEN_13_0\[2138] = \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_0\[2424]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:dith_count_1\\R\[2139] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:dith_count_1\\S\[2140] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:dith_count_0\\R\[2141] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:dith_count_0\\S\[2142] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:status_6\[2145] = Net_12[2]
Removing Rhs of wire \Head_Servo_PWM:PWMUDB:status_5\[2146] = \Head_Servo_PWM:PWMUDB:final_kill_reg\[2160]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:status_4\[2147] = Net_12[2]
Removing Rhs of wire \Head_Servo_PWM:PWMUDB:status_3\[2148] = \Head_Servo_PWM:PWMUDB:fifo_full\[2167]
Removing Rhs of wire \Head_Servo_PWM:PWMUDB:status_1\[2150] = \Head_Servo_PWM:PWMUDB:cmp2_status_reg\[2159]
Removing Rhs of wire \Head_Servo_PWM:PWMUDB:status_0\[2151] = \Head_Servo_PWM:PWMUDB:cmp1_status_reg\[2158]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:cmp2_status\[2156] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:cmp2\[2157] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:cmp1_status_reg\\R\[2161] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:cmp1_status_reg\\S\[2162] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:cmp2_status_reg\\R\[2163] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:cmp2_status_reg\\S\[2164] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:final_kill_reg\\R\[2165] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:final_kill_reg\\S\[2166] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:cs_addr_2\[2168] = \Head_Servo_PWM:PWMUDB:tc_i\[2124]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:cs_addr_1\[2169] = \Head_Servo_PWM:PWMUDB:runmode_enable\[2119]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:cs_addr_0\[2170] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:compare1\[2251] = \Head_Servo_PWM:PWMUDB:cmp1_less\[2222]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:pwm1_i\[2256] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:pwm2_i\[2258] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:pwm_temp\[2264] = \Head_Servo_PWM:PWMUDB:cmp1\[2154]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_23\[2305] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_22\[2306] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_21\[2307] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_20\[2308] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_19\[2309] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_18\[2310] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_17\[2311] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_16\[2312] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_15\[2313] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_14\[2314] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_13\[2315] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_12\[2316] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_11\[2317] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_10\[2318] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_9\[2319] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_8\[2320] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_7\[2321] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_6\[2322] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_5\[2323] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_4\[2324] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_3\[2325] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_2\[2326] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_1\[2327] = \Head_Servo_PWM:PWMUDB:MODIN18_1\[2328]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:MODIN18_1\[2328] = \Head_Servo_PWM:PWMUDB:dith_count_1\[2135]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:a_0\[2329] = \Head_Servo_PWM:PWMUDB:MODIN18_0\[2330]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:MODIN18_0\[2330] = \Head_Servo_PWM:PWMUDB:dith_count_0\[2137]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_0\[2462] = one[9]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\[2463] = one[9]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:capture_last\\D\[2469] = Net_1049[32]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:tc_reg_i\\D\[2470] = \RC_Ch2_Timer:TimerUDB:status_tc\[38]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:hwEnable_reg\\D\[2471] = \RC_Ch2_Timer:TimerUDB:control_7\[15]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:capture_out_reg_i\\D\[2472] = \RC_Ch2_Timer:TimerUDB:capt_fifo_load\[34]
Removing Lhs of wire \RC_Ch2_Timer:TimerUDB:trig_last\\D\[2476] = Net_1049[32]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:capture_last\\D\[2479] = Net_1164[290]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:tc_reg_i\\D\[2480] = \RC_Ch1_Timer:TimerUDB:status_tc\[296]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:hwEnable_reg\\D\[2481] = \RC_Ch1_Timer:TimerUDB:control_7\[273]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:capture_out_reg_i\\D\[2482] = \RC_Ch1_Timer:TimerUDB:capt_fifo_load\[292]
Removing Lhs of wire \RC_Ch1_Timer:TimerUDB:trig_last\\D\[2486] = Net_1164[290]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:capture_last\\D\[2489] = Net_1188[548]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:tc_reg_i\\D\[2490] = \RC_Ch4_Timer:TimerUDB:status_tc\[554]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:hwEnable_reg\\D\[2491] = \RC_Ch4_Timer:TimerUDB:control_7\[531]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:capture_out_reg_i\\D\[2492] = \RC_Ch4_Timer:TimerUDB:capt_fifo_load\[550]
Removing Lhs of wire \RC_Ch4_Timer:TimerUDB:trig_last\\D\[2496] = Net_1188[548]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:capture_last\\D\[2499] = Net_1195[806]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:tc_reg_i\\D\[2500] = \RC_Ch3_Timer:TimerUDB:status_tc\[812]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:hwEnable_reg\\D\[2501] = \RC_Ch3_Timer:TimerUDB:control_7\[789]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:capture_out_reg_i\\D\[2502] = \RC_Ch3_Timer:TimerUDB:capt_fifo_load\[808]
Removing Lhs of wire \RC_Ch3_Timer:TimerUDB:trig_last\\D\[2506] = Net_1195[806]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:min_kill_reg\\D\[2509] = one[9]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:prevCapture\\D\[2510] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:trig_last\\D\[2511] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:ltch_kill_reg\\D\[2514] = one[9]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\\D\[2517] = \Left_Drive_DC_Motor_PWM:PWMUDB:cmp1\[1102]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:cmp1_status_reg\\D\[2518] = \Left_Drive_DC_Motor_PWM:PWMUDB:cmp1_status\[1103]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:cmp2_status_reg\\D\[2519] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:pwm_i_reg\\D\[2521] = \Left_Drive_DC_Motor_PWM:PWMUDB:pwm_i\[1154]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:pwm1_i_reg\\D\[2522] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:pwm2_i_reg\\D\[2523] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:tc_i_reg\\D\[2524] = \Left_Drive_DC_Motor_PWM:PWMUDB:status_2\[1097]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:min_kill_reg\\D\[2525] = one[9]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:prevCapture\\D\[2526] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:trig_last\\D\[2527] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:ltch_kill_reg\\D\[2530] = one[9]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\\D\[2533] = \Right_Drive_DC_Motor_PWM:PWMUDB:cmp1\[1518]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:cmp1_status_reg\\D\[2534] = \Right_Drive_DC_Motor_PWM:PWMUDB:cmp1_status\[1519]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:cmp2_status_reg\\D\[2535] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:pwm_i_reg\\D\[2537] = \Right_Drive_DC_Motor_PWM:PWMUDB:pwm_i\[1570]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:pwm1_i_reg\\D\[2538] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:pwm2_i_reg\\D\[2539] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:tc_i_reg\\D\[2540] = \Right_Drive_DC_Motor_PWM:PWMUDB:status_2\[1513]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:capture_last\\D\[2541] = Net_1984[1850]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:tc_reg_i\\D\[2542] = \RC_Ch5_Timer:TimerUDB:status_tc\[1856]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:hwEnable_reg\\D\[2543] = \RC_Ch5_Timer:TimerUDB:control_7\[1833]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:capture_out_reg_i\\D\[2544] = \RC_Ch5_Timer:TimerUDB:capt_fifo_load\[1852]
Removing Lhs of wire \RC_Ch5_Timer:TimerUDB:trig_last\\D\[2548] = Net_1984[1850]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:min_kill_reg\\D\[2551] = one[9]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:prevCapture\\D\[2552] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:trig_last\\D\[2553] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:ltch_kill_reg\\D\[2556] = one[9]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:prevCompare1\\D\[2559] = \Head_Servo_PWM:PWMUDB:cmp1\[2154]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:cmp1_status_reg\\D\[2560] = \Head_Servo_PWM:PWMUDB:cmp1_status\[2155]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:cmp2_status_reg\\D\[2561] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:pwm_i_reg\\D\[2563] = \Head_Servo_PWM:PWMUDB:pwm_i\[2254]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:pwm1_i_reg\\D\[2564] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:pwm2_i_reg\\D\[2565] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:tc_i_reg\\D\[2566] = \Head_Servo_PWM:PWMUDB:status_2\[2149]

------------------------------------------------------
Aliased 0 equations, 555 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_12' (cost = 0):
Net_12 <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\RC_Ch2_Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\RC_Ch2_Timer:TimerUDB:fifo_load_polarized\ <= ((not Net_1049 and \RC_Ch2_Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\RC_Ch2_Timer:TimerUDB:trigger_polarized\' (cost = 0):
\RC_Ch2_Timer:TimerUDB:trigger_polarized\ <= (\RC_Ch2_Timer:TimerUDB:trig_rise_detected\);

Note:  Expanding virtual equation for '\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_2_0' (cost = 0):
add_vv_vv_MODGEN_2_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN1_1 and not MODIN2_1)
	OR (MODIN1_1 and MODIN2_1));

Note:  Expanding virtual equation for '\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN1_0 and not MODIN2_0)
	OR (MODIN1_0 and MODIN2_0));

Note:  Expanding virtual equation for '\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 4):
\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\ <= ((not MODIN1_1 and not MODIN1_0 and not MODIN2_1 and not MODIN2_0)
	OR (not MODIN1_1 and not MODIN2_1 and MODIN1_0 and MODIN2_0)
	OR (not MODIN1_0 and not MODIN2_0 and MODIN1_1 and MODIN2_1)
	OR (MODIN1_1 and MODIN1_0 and MODIN2_1 and MODIN2_0));

Note:  Expanding virtual equation for '\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\' (cost = 60):
\RC_Ch2_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\ <= ((not MODIN1_1 and not MODIN1_0 and not MODIN2_1 and not MODIN2_0)
	OR (not MODIN1_1 and not MODIN2_1 and MODIN1_0 and MODIN2_0)
	OR (not MODIN1_0 and not MODIN2_0 and MODIN1_1 and MODIN2_1)
	OR (MODIN1_1 and MODIN1_0 and MODIN2_1 and MODIN2_0));

Note:  Expanding virtual equation for '\RC_Ch1_Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\RC_Ch1_Timer:TimerUDB:fifo_load_polarized\ <= ((not Net_1164 and \RC_Ch1_Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\RC_Ch1_Timer:TimerUDB:trigger_polarized\' (cost = 0):
\RC_Ch1_Timer:TimerUDB:trigger_polarized\ <= (\RC_Ch1_Timer:TimerUDB:trig_rise_detected\);

Note:  Expanding virtual equation for '\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN4_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_4_0' (cost = 0):
add_vv_vv_MODGEN_4_0 <= (not MODIN4_0);

Note:  Expanding virtual equation for '\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN4_1 and not MODIN5_1)
	OR (MODIN4_1 and MODIN5_1));

Note:  Expanding virtual equation for '\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN4_0 and not MODIN5_0)
	OR (MODIN4_0 and MODIN5_0));

Note:  Expanding virtual equation for '\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:eq_1\' (cost = 4):
\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:eq_1\ <= ((not MODIN4_1 and not MODIN4_0 and not MODIN5_1 and not MODIN5_0)
	OR (not MODIN4_1 and not MODIN5_1 and MODIN4_0 and MODIN5_0)
	OR (not MODIN4_0 and not MODIN5_0 and MODIN4_1 and MODIN5_1)
	OR (MODIN4_1 and MODIN4_0 and MODIN5_1 and MODIN5_0));

Note:  Expanding virtual equation for '\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xeq\' (cost = 60):
\RC_Ch1_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xeq\ <= ((not MODIN4_1 and not MODIN4_0 and not MODIN5_1 and not MODIN5_0)
	OR (not MODIN4_1 and not MODIN5_1 and MODIN4_0 and MODIN5_0)
	OR (not MODIN4_0 and not MODIN5_0 and MODIN4_1 and MODIN5_1)
	OR (MODIN4_1 and MODIN4_0 and MODIN5_1 and MODIN5_0));

Note:  Expanding virtual equation for '\RC_Ch4_Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\RC_Ch4_Timer:TimerUDB:fifo_load_polarized\ <= ((not Net_1188 and \RC_Ch4_Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\RC_Ch4_Timer:TimerUDB:trigger_polarized\' (cost = 0):
\RC_Ch4_Timer:TimerUDB:trigger_polarized\ <= (\RC_Ch4_Timer:TimerUDB:trig_rise_detected\);

Note:  Expanding virtual equation for '\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN7_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_0' (cost = 0):
add_vv_vv_MODGEN_6_0 <= (not MODIN7_0);

Note:  Expanding virtual equation for '\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN7_1 and not MODIN8_1)
	OR (MODIN7_1 and MODIN8_1));

Note:  Expanding virtual equation for '\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN7_0 and not MODIN8_0)
	OR (MODIN7_0 and MODIN8_0));

Note:  Expanding virtual equation for '\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:eq_1\' (cost = 4):
\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:eq_1\ <= ((not MODIN7_1 and not MODIN7_0 and not MODIN8_1 and not MODIN8_0)
	OR (not MODIN7_1 and not MODIN8_1 and MODIN7_0 and MODIN8_0)
	OR (not MODIN7_0 and not MODIN8_0 and MODIN7_1 and MODIN8_1)
	OR (MODIN7_1 and MODIN7_0 and MODIN8_1 and MODIN8_0));

Note:  Expanding virtual equation for '\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:xeq\' (cost = 60):
\RC_Ch4_Timer:TimerUDB:sIntCapCount:MODULE_5:g1:a0:xeq\ <= ((not MODIN7_1 and not MODIN7_0 and not MODIN8_1 and not MODIN8_0)
	OR (not MODIN7_1 and not MODIN8_1 and MODIN7_0 and MODIN8_0)
	OR (not MODIN7_0 and not MODIN8_0 and MODIN7_1 and MODIN8_1)
	OR (MODIN7_1 and MODIN7_0 and MODIN8_1 and MODIN8_0));

Note:  Expanding virtual equation for '\RC_Ch3_Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\RC_Ch3_Timer:TimerUDB:fifo_load_polarized\ <= ((not Net_1195 and \RC_Ch3_Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\RC_Ch3_Timer:TimerUDB:trigger_polarized\' (cost = 0):
\RC_Ch3_Timer:TimerUDB:trigger_polarized\ <= (\RC_Ch3_Timer:TimerUDB:trig_rise_detected\);

Note:  Expanding virtual equation for '\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN10_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_8_0' (cost = 0):
add_vv_vv_MODGEN_8_0 <= (not MODIN10_0);

Note:  Expanding virtual equation for '\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN10_1 and not MODIN11_1)
	OR (MODIN10_1 and MODIN11_1));

Note:  Expanding virtual equation for '\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN10_0 and not MODIN11_0)
	OR (MODIN10_0 and MODIN11_0));

Note:  Expanding virtual equation for '\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_1\' (cost = 4):
\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_1\ <= ((not MODIN10_1 and not MODIN10_0 and not MODIN11_1 and not MODIN11_0)
	OR (not MODIN10_1 and not MODIN11_1 and MODIN10_0 and MODIN11_0)
	OR (not MODIN10_0 and not MODIN11_0 and MODIN10_1 and MODIN11_1)
	OR (MODIN10_1 and MODIN10_0 and MODIN11_1 and MODIN11_0));

Note:  Expanding virtual equation for '\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\' (cost = 60):
\RC_Ch3_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\ <= ((not MODIN10_1 and not MODIN10_0 and not MODIN11_1 and not MODIN11_0)
	OR (not MODIN10_1 and not MODIN11_1 and MODIN10_0 and MODIN11_0)
	OR (not MODIN10_0 and not MODIN11_0 and MODIN10_1 and MODIN11_1)
	OR (MODIN10_1 and MODIN10_0 and MODIN11_1 and MODIN11_0));

Note:  Expanding virtual equation for '\Left_Drive_DC_Motor_PWM:PWMUDB:cmp1\' (cost = 0):
\Left_Drive_DC_Motor_PWM:PWMUDB:cmp1\ <= (\Left_Drive_DC_Motor_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Left_Drive_DC_Motor_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \Left_Drive_DC_Motor_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Left_Drive_DC_Motor_PWM:PWMUDB:dith_count_1\ and \Left_Drive_DC_Motor_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Right_Drive_DC_Motor_PWM:PWMUDB:cmp1\' (cost = 0):
\Right_Drive_DC_Motor_PWM:PWMUDB:cmp1\ <= (\Right_Drive_DC_Motor_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Right_Drive_DC_Motor_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_0\' (cost = 0):
\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_0\ <= (not \Right_Drive_DC_Motor_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Right_Drive_DC_Motor_PWM:PWMUDB:dith_count_1\ and \Right_Drive_DC_Motor_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RC_Ch5_Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\RC_Ch5_Timer:TimerUDB:fifo_load_polarized\ <= ((not Net_1984 and \RC_Ch5_Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\RC_Ch5_Timer:TimerUDB:trigger_polarized\' (cost = 0):
\RC_Ch5_Timer:TimerUDB:trigger_polarized\ <= (\RC_Ch5_Timer:TimerUDB:trig_rise_detected\);

Note:  Expanding virtual equation for '\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_1\ <= ((not \RC_Ch5_Timer:TimerUDB:control_1\ and not \RC_Ch5_Timer:TimerUDB:int_capt_count_1\)
	OR (\RC_Ch5_Timer:TimerUDB:control_1\ and \RC_Ch5_Timer:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_0\ <= ((not \RC_Ch5_Timer:TimerUDB:control_0\ and not \RC_Ch5_Timer:TimerUDB:int_capt_count_0\)
	OR (\RC_Ch5_Timer:TimerUDB:control_0\ and \RC_Ch5_Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_1\' (cost = 4):
\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_1\ <= ((not \RC_Ch5_Timer:TimerUDB:control_1\ and not \RC_Ch5_Timer:TimerUDB:control_0\ and not \RC_Ch5_Timer:TimerUDB:int_capt_count_1\ and not \RC_Ch5_Timer:TimerUDB:int_capt_count_0\)
	OR (not \RC_Ch5_Timer:TimerUDB:control_1\ and not \RC_Ch5_Timer:TimerUDB:int_capt_count_1\ and \RC_Ch5_Timer:TimerUDB:control_0\ and \RC_Ch5_Timer:TimerUDB:int_capt_count_0\)
	OR (not \RC_Ch5_Timer:TimerUDB:control_0\ and not \RC_Ch5_Timer:TimerUDB:int_capt_count_0\ and \RC_Ch5_Timer:TimerUDB:control_1\ and \RC_Ch5_Timer:TimerUDB:int_capt_count_1\)
	OR (\RC_Ch5_Timer:TimerUDB:control_1\ and \RC_Ch5_Timer:TimerUDB:control_0\ and \RC_Ch5_Timer:TimerUDB:int_capt_count_1\ and \RC_Ch5_Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xeq\' (cost = 60):
\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xeq\ <= ((not \RC_Ch5_Timer:TimerUDB:control_1\ and not \RC_Ch5_Timer:TimerUDB:control_0\ and not \RC_Ch5_Timer:TimerUDB:int_capt_count_1\ and not \RC_Ch5_Timer:TimerUDB:int_capt_count_0\)
	OR (not \RC_Ch5_Timer:TimerUDB:control_1\ and not \RC_Ch5_Timer:TimerUDB:int_capt_count_1\ and \RC_Ch5_Timer:TimerUDB:control_0\ and \RC_Ch5_Timer:TimerUDB:int_capt_count_0\)
	OR (not \RC_Ch5_Timer:TimerUDB:control_0\ and not \RC_Ch5_Timer:TimerUDB:int_capt_count_0\ and \RC_Ch5_Timer:TimerUDB:control_1\ and \RC_Ch5_Timer:TimerUDB:int_capt_count_1\)
	OR (\RC_Ch5_Timer:TimerUDB:control_1\ and \RC_Ch5_Timer:TimerUDB:control_0\ and \RC_Ch5_Timer:TimerUDB:int_capt_count_1\ and \RC_Ch5_Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RC_Ch5_Timer:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_0\' (cost = 0):
\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_0\ <= (not \RC_Ch5_Timer:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Head_Servo_PWM:PWMUDB:cmp1\' (cost = 0):
\Head_Servo_PWM:PWMUDB:cmp1\ <= (\Head_Servo_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Head_Servo_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_0\' (cost = 0):
\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_0\ <= (not \Head_Servo_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Head_Servo_PWM:PWMUDB:dith_count_1\ and \Head_Servo_PWM:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\RC_Ch2_Timer:TimerUDB:trigger_enable\' (cost = 3):
\RC_Ch2_Timer:TimerUDB:trigger_enable\ <= ((\RC_Ch2_Timer:TimerUDB:control_4\ and \RC_Ch2_Timer:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_2_1' (cost = 8):
add_vv_vv_MODGEN_2_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\RC_Ch1_Timer:TimerUDB:trigger_enable\' (cost = 3):
\RC_Ch1_Timer:TimerUDB:trigger_enable\ <= ((\RC_Ch1_Timer:TimerUDB:control_4\ and \RC_Ch1_Timer:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_4_1' (cost = 8):
add_vv_vv_MODGEN_4_1 <= ((not MODIN4_0 and MODIN4_1)
	OR (not MODIN4_1 and MODIN4_0));

Note:  Expanding virtual equation for '\RC_Ch4_Timer:TimerUDB:trigger_enable\' (cost = 3):
\RC_Ch4_Timer:TimerUDB:trigger_enable\ <= ((\RC_Ch4_Timer:TimerUDB:control_4\ and \RC_Ch4_Timer:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_1' (cost = 8):
add_vv_vv_MODGEN_6_1 <= ((not MODIN7_0 and MODIN7_1)
	OR (not MODIN7_1 and MODIN7_0));

Note:  Expanding virtual equation for '\RC_Ch3_Timer:TimerUDB:trigger_enable\' (cost = 3):
\RC_Ch3_Timer:TimerUDB:trigger_enable\ <= ((\RC_Ch3_Timer:TimerUDB:control_4\ and \RC_Ch3_Timer:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_8_1' (cost = 8):
add_vv_vv_MODGEN_8_1 <= ((not MODIN10_0 and MODIN10_1)
	OR (not MODIN10_1 and MODIN10_0));

Note:  Expanding virtual equation for '\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \Left_Drive_DC_Motor_PWM:PWMUDB:dith_count_0\ and \Left_Drive_DC_Motor_PWM:PWMUDB:dith_count_1\)
	OR (not \Left_Drive_DC_Motor_PWM:PWMUDB:dith_count_1\ and \Left_Drive_DC_Motor_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_1\' (cost = 2):
\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:s_1\ <= ((not \Right_Drive_DC_Motor_PWM:PWMUDB:dith_count_0\ and \Right_Drive_DC_Motor_PWM:PWMUDB:dith_count_1\)
	OR (not \Right_Drive_DC_Motor_PWM:PWMUDB:dith_count_1\ and \Right_Drive_DC_Motor_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RC_Ch5_Timer:TimerUDB:trigger_enable\' (cost = 3):
\RC_Ch5_Timer:TimerUDB:trigger_enable\ <= ((\RC_Ch5_Timer:TimerUDB:control_4\ and \RC_Ch5_Timer:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for '\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_1\' (cost = 8):
\RC_Ch5_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_1\ <= ((not \RC_Ch5_Timer:TimerUDB:int_capt_count_0\ and \RC_Ch5_Timer:TimerUDB:int_capt_count_1\)
	OR (not \RC_Ch5_Timer:TimerUDB:int_capt_count_1\ and \RC_Ch5_Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_1\' (cost = 2):
\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:s_1\ <= ((not \Head_Servo_PWM:PWMUDB:dith_count_0\ and \Head_Servo_PWM:PWMUDB:dith_count_1\)
	OR (not \Head_Servo_PWM:PWMUDB:dith_count_1\ and \Head_Servo_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\RC_Ch2_Timer:TimerUDB:timer_enable\' (cost = 2):
\RC_Ch2_Timer:TimerUDB:timer_enable\ <= ((\RC_Ch2_Timer:TimerUDB:control_7\ and \RC_Ch2_Timer:TimerUDB:control_4\ and \RC_Ch2_Timer:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for '\RC_Ch1_Timer:TimerUDB:timer_enable\' (cost = 2):
\RC_Ch1_Timer:TimerUDB:timer_enable\ <= ((\RC_Ch1_Timer:TimerUDB:control_7\ and \RC_Ch1_Timer:TimerUDB:control_4\ and \RC_Ch1_Timer:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for '\RC_Ch4_Timer:TimerUDB:timer_enable\' (cost = 2):
\RC_Ch4_Timer:TimerUDB:timer_enable\ <= ((\RC_Ch4_Timer:TimerUDB:control_7\ and \RC_Ch4_Timer:TimerUDB:control_4\ and \RC_Ch4_Timer:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for '\RC_Ch3_Timer:TimerUDB:timer_enable\' (cost = 2):
\RC_Ch3_Timer:TimerUDB:timer_enable\ <= ((\RC_Ch3_Timer:TimerUDB:control_7\ and \RC_Ch3_Timer:TimerUDB:control_4\ and \RC_Ch3_Timer:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for '\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RC_Ch5_Timer:TimerUDB:timer_enable\' (cost = 2):
\RC_Ch5_Timer:TimerUDB:timer_enable\ <= ((\RC_Ch5_Timer:TimerUDB:control_7\ and \RC_Ch5_Timer:TimerUDB:control_4\ and \RC_Ch5_Timer:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for '\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Virtual signal \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ with ( cost: 133 or cost_inv: 5)  > 90 or with size: 1 > 102 has been made a (soft) node.
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\ <= ((not Net_1049 and \RC_Ch2_Timer:TimerUDB:control_7\ and \RC_Ch2_Timer:TimerUDB:control_4\ and \RC_Ch2_Timer:TimerUDB:capture_last\ and \RC_Ch2_Timer:TimerUDB:trig_rise_detected\));

Note:  Virtual signal \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ with ( cost: 133 or cost_inv: 5)  > 90 or with size: 1 > 102 has been made a (soft) node.
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\ <= ((not Net_1164 and \RC_Ch1_Timer:TimerUDB:control_7\ and \RC_Ch1_Timer:TimerUDB:control_4\ and \RC_Ch1_Timer:TimerUDB:capture_last\ and \RC_Ch1_Timer:TimerUDB:trig_rise_detected\));

Note:  Virtual signal \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ with ( cost: 133 or cost_inv: 5)  > 90 or with size: 1 > 102 has been made a (soft) node.
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\ <= ((not Net_1188 and \RC_Ch4_Timer:TimerUDB:control_7\ and \RC_Ch4_Timer:TimerUDB:control_4\ and \RC_Ch4_Timer:TimerUDB:capture_last\ and \RC_Ch4_Timer:TimerUDB:trig_rise_detected\));

Note:  Virtual signal \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ with ( cost: 133 or cost_inv: 5)  > 90 or with size: 1 > 102 has been made a (soft) node.
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\ <= ((not Net_1195 and \RC_Ch3_Timer:TimerUDB:control_7\ and \RC_Ch3_Timer:TimerUDB:control_4\ and \RC_Ch3_Timer:TimerUDB:capture_last\ and \RC_Ch3_Timer:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for '\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Virtual signal \RC_Ch5_Timer:TimerUDB:capt_fifo_load\ with ( cost: 133 or cost_inv: 5)  > 90 or with size: 1 > 102 has been made a (soft) node.
\RC_Ch5_Timer:TimerUDB:capt_fifo_load\ <= ((not Net_1984 and \RC_Ch5_Timer:TimerUDB:control_7\ and \RC_Ch5_Timer:TimerUDB:control_4\ and \RC_Ch5_Timer:TimerUDB:capture_last\ and \RC_Ch5_Timer:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for '\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 129 signals.
	Turned 5 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:final_capture\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:final_capture\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:final_capture\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_12
Aliasing \Left_Drive_DC_Motor_PWM:PWMUDB:final_kill_reg\\D\ to Net_12
Aliasing \Right_Drive_DC_Motor_PWM:PWMUDB:final_kill_reg\\D\ to Net_12
Aliasing \Head_Servo_PWM:PWMUDB:final_kill_reg\\D\ to Net_12
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:final_capture\[1120] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1333] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1343] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1353] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:final_capture\[1536] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\[1749] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\[1759] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\[1769] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:final_capture\[2172] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_24\[2433] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_16\[2443] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\[2453] = Net_12[2]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\\D\[2512] = \Left_Drive_DC_Motor_PWM:PWMUDB:control_7\[1042]
Removing Lhs of wire \Left_Drive_DC_Motor_PWM:PWMUDB:final_kill_reg\\D\[2520] = Net_12[2]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\\D\[2528] = \Right_Drive_DC_Motor_PWM:PWMUDB:control_7\[1458]
Removing Lhs of wire \Right_Drive_DC_Motor_PWM:PWMUDB:final_kill_reg\\D\[2536] = Net_12[2]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:runmode_enable\\D\[2554] = \Head_Servo_PWM:PWMUDB:control_7\[2095]
Removing Lhs of wire \Head_Servo_PWM:PWMUDB:final_kill_reg\\D\[2562] = Net_12[2]

------------------------------------------------------
Aliased 0 equations, 18 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Michael\Dropbox (MIT)\College\MEng Year\6.330 - Power Electronics Laboratory\6.330 - Final Project\Software\PSoC Creator\trash_can\trash_can.cydsn\trash_can.cyprj" -dcpsoc3 trash_can.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.012ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Saturday, 16 December 2023 02:14:17
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Michael\Dropbox (MIT)\College\MEng Year\6.330 - Power Electronics Laboratory\6.330 - Final Project\Software\PSoC Creator\trash_can\trash_can.cydsn\trash_can.cyprj -d CY8C5888LTI-LP097 trash_can.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.025ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_12
    Removed wire end \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_12
    Removed wire end \Left_Drive_DC_Motor_PWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_12
    Removed wire end \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_12
    Removed wire end \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_12
    Removed wire end \Right_Drive_DC_Motor_PWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_12
    Removed wire end \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_12
    Removed wire end \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_12
    Removed wire end \Head_Servo_PWM:PWMUDB:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_12
    Converted constant MacroCell: \Left_Drive_DC_Motor_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Left_Drive_DC_Motor_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Left_Drive_DC_Motor_PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Left_Drive_DC_Motor_PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Left_Drive_DC_Motor_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Left_Drive_DC_Motor_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Right_Drive_DC_Motor_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Right_Drive_DC_Motor_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Right_Drive_DC_Motor_PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Right_Drive_DC_Motor_PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Right_Drive_DC_Motor_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Right_Drive_DC_Motor_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Head_Servo_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Head_Servo_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Head_Servo_PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Head_Servo_PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Head_Servo_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Head_Servo_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock Bus_Clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock'. Fanout=2, Signal=Net_1219
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_3157
    Digital Clock 2: Automatic-assigning  clock 'Clock_Millis'. Fanout=1, Signal=Net_1143
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \RC_Ch2_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \RC_Ch1_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \RC_Ch4_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \RC_Ch3_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Left_Drive_DC_Motor_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock, EnableOut: Constant 1
    UDB Clk/Enable \Right_Drive_DC_Motor_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock, EnableOut: Constant 1
    UDB Clk/Enable \RC_Ch5_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Head_Servo_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \USBUART:Dm(0)\, \USBUART:Dp(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \RC_Ch5_Timer:TimerUDB:trig_last\, Duplicate of \RC_Ch5_Timer:TimerUDB:capture_last\ 
    MacroCell: Name=\RC_Ch5_Timer:TimerUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1984
        );
        Output = \RC_Ch5_Timer:TimerUDB:trig_last\ (fanout=2)

    Removing \RC_Ch3_Timer:TimerUDB:trig_last\, Duplicate of \RC_Ch3_Timer:TimerUDB:capture_last\ 
    MacroCell: Name=\RC_Ch3_Timer:TimerUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1195
        );
        Output = \RC_Ch3_Timer:TimerUDB:trig_last\ (fanout=2)

    Removing \RC_Ch4_Timer:TimerUDB:trig_last\, Duplicate of \RC_Ch4_Timer:TimerUDB:capture_last\ 
    MacroCell: Name=\RC_Ch4_Timer:TimerUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1188
        );
        Output = \RC_Ch4_Timer:TimerUDB:trig_last\ (fanout=2)

    Removing \RC_Ch1_Timer:TimerUDB:trig_last\, Duplicate of \RC_Ch1_Timer:TimerUDB:capture_last\ 
    MacroCell: Name=\RC_Ch1_Timer:TimerUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1164
        );
        Output = \RC_Ch1_Timer:TimerUDB:trig_last\ (fanout=2)

    Removing \RC_Ch2_Timer:TimerUDB:trig_last\, Duplicate of \RC_Ch2_Timer:TimerUDB:capture_last\ 
    MacroCell: Name=\RC_Ch2_Timer:TimerUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1049
        );
        Output = \RC_Ch2_Timer:TimerUDB:trig_last\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = RC_Ch2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RC_Ch2(0)__PA ,
            fb => Net_1049 ,
            pad => RC_Ch2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RC_Ch1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RC_Ch1(0)__PA ,
            fb => Net_1164 ,
            pad => RC_Ch1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RC_Ch4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RC_Ch4(0)__PA ,
            fb => Net_1188 ,
            pad => RC_Ch4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RC_Ch3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RC_Ch3(0)__PA ,
            fb => Net_1195 ,
            pad => RC_Ch3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Left_Drive_DC_Motor_Speed(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_Drive_DC_Motor_Speed(0)__PA ,
            input => Net_140 ,
            pad => Left_Drive_DC_Motor_Speed(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Left_Drive_DC_Motor_Direction(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_Drive_DC_Motor_Direction(0)__PA ,
            pad => Left_Drive_DC_Motor_Direction(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Status_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Status_LED(0)__PA ,
            pad => Status_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );

    Pin : Name = Right_Drive_DC_Motor_Speed(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_Drive_DC_Motor_Speed(0)__PA ,
            input => Net_978 ,
            pad => Right_Drive_DC_Motor_Speed(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Right_Drive_DC_Motor_Direction(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_Drive_DC_Motor_Direction(0)__PA ,
            pad => Right_Drive_DC_Motor_Direction(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Center_Lift_DC_Motor_Direction_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Center_Lift_DC_Motor_Direction_1(0)__PA ,
            pad => Center_Lift_DC_Motor_Direction_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Center_Lift_DC_Motor_Direction_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Center_Lift_DC_Motor_Direction_2(0)__PA ,
            pad => Center_Lift_DC_Motor_Direction_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Shoulder_Cam_DC_Motor_Direction_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Shoulder_Cam_DC_Motor_Direction_2(0)__PA ,
            pad => Shoulder_Cam_DC_Motor_Direction_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Shoulder_Cam_DC_Motor_Direction_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Shoulder_Cam_DC_Motor_Direction_1(0)__PA ,
            pad => Shoulder_Cam_DC_Motor_Direction_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RC_Ch5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RC_Ch5(0)__PA ,
            fb => Net_1984 ,
            pad => RC_Ch5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Head_Servo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Head_Servo(0)__PA ,
            input => Net_3319 ,
            pad => Head_Servo(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\RC_Ch2_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch2_Timer:TimerUDB:control_7\ * 
              \RC_Ch2_Timer:TimerUDB:control_4\ * !Net_1049 * 
              \RC_Ch2_Timer:TimerUDB:capture_last\ * 
              \RC_Ch2_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\RC_Ch2_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch2_Timer:TimerUDB:control_7\ * 
              \RC_Ch2_Timer:TimerUDB:control_4\ * 
              \RC_Ch2_Timer:TimerUDB:per_zero\ * 
              \RC_Ch2_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch2_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\RC_Ch2_Timer:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch2_Timer:TimerUDB:control_7\ * 
              \RC_Ch2_Timer:TimerUDB:control_4\ * 
              \RC_Ch2_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch2_Timer:TimerUDB:trig_reg\ (fanout=3)

    MacroCell: Name=\RC_Ch1_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch1_Timer:TimerUDB:control_7\ * 
              \RC_Ch1_Timer:TimerUDB:control_4\ * !Net_1164 * 
              \RC_Ch1_Timer:TimerUDB:capture_last\ * 
              \RC_Ch1_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\RC_Ch1_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch1_Timer:TimerUDB:control_7\ * 
              \RC_Ch1_Timer:TimerUDB:control_4\ * 
              \RC_Ch1_Timer:TimerUDB:per_zero\ * 
              \RC_Ch1_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch1_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\RC_Ch1_Timer:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch1_Timer:TimerUDB:control_7\ * 
              \RC_Ch1_Timer:TimerUDB:control_4\ * 
              \RC_Ch1_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch1_Timer:TimerUDB:trig_reg\ (fanout=3)

    MacroCell: Name=\RC_Ch4_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch4_Timer:TimerUDB:control_7\ * 
              \RC_Ch4_Timer:TimerUDB:control_4\ * !Net_1188 * 
              \RC_Ch4_Timer:TimerUDB:capture_last\ * 
              \RC_Ch4_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\RC_Ch4_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch4_Timer:TimerUDB:control_7\ * 
              \RC_Ch4_Timer:TimerUDB:control_4\ * 
              \RC_Ch4_Timer:TimerUDB:per_zero\ * 
              \RC_Ch4_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch4_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\RC_Ch4_Timer:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch4_Timer:TimerUDB:control_7\ * 
              \RC_Ch4_Timer:TimerUDB:control_4\ * 
              \RC_Ch4_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch4_Timer:TimerUDB:trig_reg\ (fanout=3)

    MacroCell: Name=\RC_Ch3_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch3_Timer:TimerUDB:control_7\ * 
              \RC_Ch3_Timer:TimerUDB:control_4\ * !Net_1195 * 
              \RC_Ch3_Timer:TimerUDB:capture_last\ * 
              \RC_Ch3_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\RC_Ch3_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch3_Timer:TimerUDB:control_7\ * 
              \RC_Ch3_Timer:TimerUDB:control_4\ * 
              \RC_Ch3_Timer:TimerUDB:per_zero\ * 
              \RC_Ch3_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch3_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\RC_Ch3_Timer:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch3_Timer:TimerUDB:control_7\ * 
              \RC_Ch3_Timer:TimerUDB:control_4\ * 
              \RC_Ch3_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch3_Timer:TimerUDB:trig_reg\ (fanout=3)

    MacroCell: Name=\Left_Drive_DC_Motor_PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\ * 
              \Left_Drive_DC_Motor_PWM:PWMUDB:tc_i\
        );
        Output = \Left_Drive_DC_Motor_PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Right_Drive_DC_Motor_PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\ * 
              \Right_Drive_DC_Motor_PWM:PWMUDB:tc_i\
        );
        Output = \Right_Drive_DC_Motor_PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\RC_Ch5_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch5_Timer:TimerUDB:control_7\ * 
              \RC_Ch5_Timer:TimerUDB:control_4\ * !Net_1984 * 
              \RC_Ch5_Timer:TimerUDB:capture_last\ * 
              \RC_Ch5_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch5_Timer:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\RC_Ch5_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch5_Timer:TimerUDB:control_7\ * 
              \RC_Ch5_Timer:TimerUDB:control_4\ * 
              \RC_Ch5_Timer:TimerUDB:per_zero\ * 
              \RC_Ch5_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch5_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\RC_Ch5_Timer:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch5_Timer:TimerUDB:control_7\ * 
              \RC_Ch5_Timer:TimerUDB:control_4\ * 
              \RC_Ch5_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch5_Timer:TimerUDB:trig_reg\ (fanout=3)

    MacroCell: Name=\Head_Servo_PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Head_Servo_PWM:PWMUDB:runmode_enable\ * 
              \Head_Servo_PWM:PWMUDB:tc_i\
        );
        Output = \Head_Servo_PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\RC_Ch2_Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1049
        );
        Output = \RC_Ch2_Timer:TimerUDB:capture_last\ (fanout=3)

    MacroCell: Name=MODIN1_1, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * MODIN1_1 * MODIN1_0
            + \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * MODIN1_1 * MODIN2_1 * 
              !MODIN2_0
            + \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * MODIN1_0 * MODIN2_1
            + \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * MODIN1_0 * !MODIN2_0
        );
        Output = MODIN1_1 (fanout=3)

    MacroCell: Name=MODIN1_0, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\RC_Ch2_Timer:TimerUDB:capt_fifo_load\
            + !MODIN1_1 * !MODIN1_0 * !MODIN2_1 * !MODIN2_0
            + MODIN1_1 * !MODIN1_0 * MODIN2_1 * !MODIN2_0
        );
        Output = MODIN1_0 (fanout=3)

    MacroCell: Name=\RC_Ch2_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * !MODIN1_1 * !MODIN1_0 * 
              !MODIN2_1 * !MODIN2_0
            + \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * !MODIN1_1 * MODIN1_0 * 
              !MODIN2_1 * MODIN2_0
            + \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * MODIN1_1 * !MODIN1_0 * 
              MODIN2_1 * !MODIN2_0
            + \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * MODIN1_1 * MODIN1_0 * 
              MODIN2_1 * MODIN2_0
        );
        Output = \RC_Ch2_Timer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\RC_Ch2_Timer:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RC_Ch2_Timer:TimerUDB:control_7\ * 
              \RC_Ch2_Timer:TimerUDB:control_4\ * Net_1049 * 
              !\RC_Ch2_Timer:TimerUDB:capture_last\
            + \RC_Ch2_Timer:TimerUDB:control_7\ * 
              \RC_Ch2_Timer:TimerUDB:control_4\ * 
              \RC_Ch2_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch2_Timer:TimerUDB:trig_rise_detected\ (fanout=4)

    MacroCell: Name=\RC_Ch2_Timer:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RC_Ch2_Timer:TimerUDB:control_7\ * 
              \RC_Ch2_Timer:TimerUDB:control_4\ * !Net_1049 * 
              \RC_Ch2_Timer:TimerUDB:capture_last\
            + \RC_Ch2_Timer:TimerUDB:control_7\ * 
              \RC_Ch2_Timer:TimerUDB:control_4\ * 
              \RC_Ch2_Timer:TimerUDB:trig_fall_detected\
        );
        Output = \RC_Ch2_Timer:TimerUDB:trig_fall_detected\ (fanout=1)

    MacroCell: Name=\RC_Ch1_Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1164
        );
        Output = \RC_Ch1_Timer:TimerUDB:capture_last\ (fanout=3)

    MacroCell: Name=MODIN4_1, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * MODIN4_1 * MODIN4_0
            + \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * MODIN4_1 * MODIN5_1 * 
              !MODIN5_0
            + \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * MODIN4_0 * MODIN5_1
            + \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * MODIN4_0 * !MODIN5_0
        );
        Output = MODIN4_1 (fanout=3)

    MacroCell: Name=MODIN4_0, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\RC_Ch1_Timer:TimerUDB:capt_fifo_load\
            + !MODIN4_1 * !MODIN4_0 * !MODIN5_1 * !MODIN5_0
            + MODIN4_1 * !MODIN4_0 * MODIN5_1 * !MODIN5_0
        );
        Output = MODIN4_0 (fanout=3)

    MacroCell: Name=\RC_Ch1_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * !MODIN4_1 * !MODIN4_0 * 
              !MODIN5_1 * !MODIN5_0
            + \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * !MODIN4_1 * MODIN4_0 * 
              !MODIN5_1 * MODIN5_0
            + \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * MODIN4_1 * !MODIN4_0 * 
              MODIN5_1 * !MODIN5_0
            + \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * MODIN4_1 * MODIN4_0 * 
              MODIN5_1 * MODIN5_0
        );
        Output = \RC_Ch1_Timer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\RC_Ch1_Timer:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RC_Ch1_Timer:TimerUDB:control_7\ * 
              \RC_Ch1_Timer:TimerUDB:control_4\ * Net_1164 * 
              !\RC_Ch1_Timer:TimerUDB:capture_last\
            + \RC_Ch1_Timer:TimerUDB:control_7\ * 
              \RC_Ch1_Timer:TimerUDB:control_4\ * 
              \RC_Ch1_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch1_Timer:TimerUDB:trig_rise_detected\ (fanout=4)

    MacroCell: Name=\RC_Ch1_Timer:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RC_Ch1_Timer:TimerUDB:control_7\ * 
              \RC_Ch1_Timer:TimerUDB:control_4\ * !Net_1164 * 
              \RC_Ch1_Timer:TimerUDB:capture_last\
            + \RC_Ch1_Timer:TimerUDB:control_7\ * 
              \RC_Ch1_Timer:TimerUDB:control_4\ * 
              \RC_Ch1_Timer:TimerUDB:trig_fall_detected\
        );
        Output = \RC_Ch1_Timer:TimerUDB:trig_fall_detected\ (fanout=1)

    MacroCell: Name=\RC_Ch4_Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1188
        );
        Output = \RC_Ch4_Timer:TimerUDB:capture_last\ (fanout=3)

    MacroCell: Name=MODIN7_1, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * MODIN7_1 * MODIN7_0
            + \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * MODIN7_1 * MODIN8_1 * 
              !MODIN8_0
            + \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * MODIN7_0 * MODIN8_1
            + \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * MODIN7_0 * !MODIN8_0
        );
        Output = MODIN7_1 (fanout=3)

    MacroCell: Name=MODIN7_0, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\RC_Ch4_Timer:TimerUDB:capt_fifo_load\
            + !MODIN7_1 * !MODIN7_0 * !MODIN8_1 * !MODIN8_0
            + MODIN7_1 * !MODIN7_0 * MODIN8_1 * !MODIN8_0
        );
        Output = MODIN7_0 (fanout=3)

    MacroCell: Name=\RC_Ch4_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * !MODIN7_1 * !MODIN7_0 * 
              !MODIN8_1 * !MODIN8_0
            + \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * !MODIN7_1 * MODIN7_0 * 
              !MODIN8_1 * MODIN8_0
            + \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * MODIN7_1 * !MODIN7_0 * 
              MODIN8_1 * !MODIN8_0
            + \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * MODIN7_1 * MODIN7_0 * 
              MODIN8_1 * MODIN8_0
        );
        Output = \RC_Ch4_Timer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\RC_Ch4_Timer:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RC_Ch4_Timer:TimerUDB:control_7\ * 
              \RC_Ch4_Timer:TimerUDB:control_4\ * Net_1188 * 
              !\RC_Ch4_Timer:TimerUDB:capture_last\
            + \RC_Ch4_Timer:TimerUDB:control_7\ * 
              \RC_Ch4_Timer:TimerUDB:control_4\ * 
              \RC_Ch4_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch4_Timer:TimerUDB:trig_rise_detected\ (fanout=4)

    MacroCell: Name=\RC_Ch4_Timer:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RC_Ch4_Timer:TimerUDB:control_7\ * 
              \RC_Ch4_Timer:TimerUDB:control_4\ * !Net_1188 * 
              \RC_Ch4_Timer:TimerUDB:capture_last\
            + \RC_Ch4_Timer:TimerUDB:control_7\ * 
              \RC_Ch4_Timer:TimerUDB:control_4\ * 
              \RC_Ch4_Timer:TimerUDB:trig_fall_detected\
        );
        Output = \RC_Ch4_Timer:TimerUDB:trig_fall_detected\ (fanout=1)

    MacroCell: Name=\RC_Ch3_Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1195
        );
        Output = \RC_Ch3_Timer:TimerUDB:capture_last\ (fanout=3)

    MacroCell: Name=MODIN10_1, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * MODIN10_1 * MODIN10_0
            + \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * MODIN10_1 * MODIN11_1 * 
              !MODIN11_0
            + \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * MODIN10_0 * MODIN11_1
            + \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * MODIN10_0 * !MODIN11_0
        );
        Output = MODIN10_1 (fanout=3)

    MacroCell: Name=MODIN10_0, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\RC_Ch3_Timer:TimerUDB:capt_fifo_load\
            + !MODIN10_1 * !MODIN10_0 * !MODIN11_1 * !MODIN11_0
            + MODIN10_1 * !MODIN10_0 * MODIN11_1 * !MODIN11_0
        );
        Output = MODIN10_0 (fanout=3)

    MacroCell: Name=\RC_Ch3_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * !MODIN10_1 * 
              !MODIN10_0 * !MODIN11_1 * !MODIN11_0
            + \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * !MODIN10_1 * MODIN10_0 * 
              !MODIN11_1 * MODIN11_0
            + \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * MODIN10_1 * !MODIN10_0 * 
              MODIN11_1 * !MODIN11_0
            + \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * MODIN10_1 * MODIN10_0 * 
              MODIN11_1 * MODIN11_0
        );
        Output = \RC_Ch3_Timer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\RC_Ch3_Timer:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RC_Ch3_Timer:TimerUDB:control_7\ * 
              \RC_Ch3_Timer:TimerUDB:control_4\ * Net_1195 * 
              !\RC_Ch3_Timer:TimerUDB:capture_last\
            + \RC_Ch3_Timer:TimerUDB:control_7\ * 
              \RC_Ch3_Timer:TimerUDB:control_4\ * 
              \RC_Ch3_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch3_Timer:TimerUDB:trig_rise_detected\ (fanout=4)

    MacroCell: Name=\RC_Ch3_Timer:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RC_Ch3_Timer:TimerUDB:control_7\ * 
              \RC_Ch3_Timer:TimerUDB:control_4\ * !Net_1195 * 
              \RC_Ch3_Timer:TimerUDB:capture_last\
            + \RC_Ch3_Timer:TimerUDB:control_7\ * 
              \RC_Ch3_Timer:TimerUDB:control_4\ * 
              \RC_Ch3_Timer:TimerUDB:trig_fall_detected\
        );
        Output = \RC_Ch3_Timer:TimerUDB:trig_fall_detected\ (fanout=1)

    MacroCell: Name=\Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1219) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Drive_DC_Motor_PWM:PWMUDB:control_7\
        );
        Output = \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\Left_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1219) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Drive_DC_Motor_PWM:PWMUDB:cmp1_less\
        );
        Output = \Left_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Left_Drive_DC_Motor_PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1219) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Left_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\ * 
              \Left_Drive_DC_Motor_PWM:PWMUDB:cmp1_less\
        );
        Output = \Left_Drive_DC_Motor_PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_140, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1219) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\ * 
              \Left_Drive_DC_Motor_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_140 (fanout=1)

    MacroCell: Name=\Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1219) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Drive_DC_Motor_PWM:PWMUDB:control_7\
        );
        Output = \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\Right_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1219) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Drive_DC_Motor_PWM:PWMUDB:cmp1_less\
        );
        Output = \Right_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Right_Drive_DC_Motor_PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1219) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Right_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\ * 
              \Right_Drive_DC_Motor_PWM:PWMUDB:cmp1_less\
        );
        Output = \Right_Drive_DC_Motor_PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_978, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1219) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\ * 
              \Right_Drive_DC_Motor_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_978 (fanout=1)

    MacroCell: Name=\RC_Ch5_Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1984
        );
        Output = \RC_Ch5_Timer:TimerUDB:capture_last\ (fanout=3)

    MacroCell: Name=\RC_Ch5_Timer:TimerUDB:int_capt_count_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch5_Timer:TimerUDB:control_1\ * 
              !\RC_Ch5_Timer:TimerUDB:control_0\ * 
              \RC_Ch5_Timer:TimerUDB:capt_fifo_load\ * 
              \RC_Ch5_Timer:TimerUDB:int_capt_count_1\
            + \RC_Ch5_Timer:TimerUDB:control_1\ * 
              \RC_Ch5_Timer:TimerUDB:capt_fifo_load\ * 
              \RC_Ch5_Timer:TimerUDB:int_capt_count_0\
            + !\RC_Ch5_Timer:TimerUDB:control_0\ * 
              \RC_Ch5_Timer:TimerUDB:capt_fifo_load\ * 
              \RC_Ch5_Timer:TimerUDB:int_capt_count_0\
            + \RC_Ch5_Timer:TimerUDB:capt_fifo_load\ * 
              \RC_Ch5_Timer:TimerUDB:int_capt_count_1\ * 
              \RC_Ch5_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \RC_Ch5_Timer:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\RC_Ch5_Timer:TimerUDB:int_capt_count_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\RC_Ch5_Timer:TimerUDB:control_1\ * 
              !\RC_Ch5_Timer:TimerUDB:control_0\ * 
              !\RC_Ch5_Timer:TimerUDB:int_capt_count_1\ * 
              !\RC_Ch5_Timer:TimerUDB:int_capt_count_0\
            + \RC_Ch5_Timer:TimerUDB:control_1\ * 
              !\RC_Ch5_Timer:TimerUDB:control_0\ * 
              \RC_Ch5_Timer:TimerUDB:int_capt_count_1\ * 
              !\RC_Ch5_Timer:TimerUDB:int_capt_count_0\
            + !\RC_Ch5_Timer:TimerUDB:capt_fifo_load\
        );
        Output = \RC_Ch5_Timer:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\RC_Ch5_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RC_Ch5_Timer:TimerUDB:control_1\ * 
              !\RC_Ch5_Timer:TimerUDB:control_0\ * 
              \RC_Ch5_Timer:TimerUDB:capt_fifo_load\ * 
              !\RC_Ch5_Timer:TimerUDB:int_capt_count_1\ * 
              !\RC_Ch5_Timer:TimerUDB:int_capt_count_0\
            + !\RC_Ch5_Timer:TimerUDB:control_1\ * 
              \RC_Ch5_Timer:TimerUDB:control_0\ * 
              \RC_Ch5_Timer:TimerUDB:capt_fifo_load\ * 
              !\RC_Ch5_Timer:TimerUDB:int_capt_count_1\ * 
              \RC_Ch5_Timer:TimerUDB:int_capt_count_0\
            + \RC_Ch5_Timer:TimerUDB:control_1\ * 
              !\RC_Ch5_Timer:TimerUDB:control_0\ * 
              \RC_Ch5_Timer:TimerUDB:capt_fifo_load\ * 
              \RC_Ch5_Timer:TimerUDB:int_capt_count_1\ * 
              !\RC_Ch5_Timer:TimerUDB:int_capt_count_0\
            + \RC_Ch5_Timer:TimerUDB:control_1\ * 
              \RC_Ch5_Timer:TimerUDB:control_0\ * 
              \RC_Ch5_Timer:TimerUDB:capt_fifo_load\ * 
              \RC_Ch5_Timer:TimerUDB:int_capt_count_1\ * 
              \RC_Ch5_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \RC_Ch5_Timer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\RC_Ch5_Timer:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RC_Ch5_Timer:TimerUDB:control_7\ * 
              \RC_Ch5_Timer:TimerUDB:control_4\ * Net_1984 * 
              !\RC_Ch5_Timer:TimerUDB:capture_last\
            + \RC_Ch5_Timer:TimerUDB:control_7\ * 
              \RC_Ch5_Timer:TimerUDB:control_4\ * 
              \RC_Ch5_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch5_Timer:TimerUDB:trig_rise_detected\ (fanout=4)

    MacroCell: Name=\RC_Ch5_Timer:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RC_Ch5_Timer:TimerUDB:control_7\ * 
              \RC_Ch5_Timer:TimerUDB:control_4\ * !Net_1984 * 
              \RC_Ch5_Timer:TimerUDB:capture_last\
            + \RC_Ch5_Timer:TimerUDB:control_7\ * 
              \RC_Ch5_Timer:TimerUDB:control_4\ * 
              \RC_Ch5_Timer:TimerUDB:trig_fall_detected\
        );
        Output = \RC_Ch5_Timer:TimerUDB:trig_fall_detected\ (fanout=1)

    MacroCell: Name=\Head_Servo_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3157) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Head_Servo_PWM:PWMUDB:control_7\
        );
        Output = \Head_Servo_PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\Head_Servo_PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3157) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Head_Servo_PWM:PWMUDB:cmp1_less\
        );
        Output = \Head_Servo_PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Head_Servo_PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3157) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Head_Servo_PWM:PWMUDB:prevCompare1\ * 
              \Head_Servo_PWM:PWMUDB:cmp1_less\
        );
        Output = \Head_Servo_PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_3319, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3157) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Head_Servo_PWM:PWMUDB:runmode_enable\ * 
              \Head_Servo_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_3319 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \RC_Ch2_Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \RC_Ch2_Timer:TimerUDB:per_zero\ ,
            f0_load => \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \RC_Ch2_Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \RC_Ch2_Timer:TimerUDB:per_zero\ ,
            f0_load => \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ ,
            chain_in => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\
        Next in chain : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \RC_Ch2_Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \RC_Ch2_Timer:TimerUDB:per_zero\ ,
            f0_load => \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \RC_Ch2_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \RC_Ch2_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \RC_Ch2_Timer:TimerUDB:status_2\ ,
            chain_in => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \RC_Ch1_Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \RC_Ch1_Timer:TimerUDB:per_zero\ ,
            f0_load => \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \RC_Ch1_Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \RC_Ch1_Timer:TimerUDB:per_zero\ ,
            f0_load => \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ ,
            chain_in => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\
        Next in chain : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \RC_Ch1_Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \RC_Ch1_Timer:TimerUDB:per_zero\ ,
            f0_load => \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \RC_Ch1_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \RC_Ch1_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \RC_Ch1_Timer:TimerUDB:status_2\ ,
            chain_in => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \RC_Ch4_Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \RC_Ch4_Timer:TimerUDB:per_zero\ ,
            f0_load => \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \RC_Ch4_Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \RC_Ch4_Timer:TimerUDB:per_zero\ ,
            f0_load => \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ ,
            chain_in => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\
        Next in chain : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \RC_Ch4_Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \RC_Ch4_Timer:TimerUDB:per_zero\ ,
            f0_load => \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \RC_Ch4_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \RC_Ch4_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \RC_Ch4_Timer:TimerUDB:status_2\ ,
            chain_in => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \RC_Ch3_Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \RC_Ch3_Timer:TimerUDB:per_zero\ ,
            f0_load => \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \RC_Ch3_Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \RC_Ch3_Timer:TimerUDB:per_zero\ ,
            f0_load => \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ ,
            chain_in => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\
        Next in chain : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \RC_Ch3_Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \RC_Ch3_Timer:TimerUDB:per_zero\ ,
            f0_load => \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \RC_Ch3_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \RC_Ch3_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \RC_Ch3_Timer:TimerUDB:status_2\ ,
            chain_in => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Left_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_1219 ,
            cs_addr_2 => \Left_Drive_DC_Motor_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \Left_Drive_DC_Motor_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \Left_Drive_DC_Motor_PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Left_Drive_DC_Motor_PWM:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_1219 ,
            cs_addr_2 => \Right_Drive_DC_Motor_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \Right_Drive_DC_Motor_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \Right_Drive_DC_Motor_PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Right_Drive_DC_Motor_PWM:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \RC_Ch5_Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \RC_Ch5_Timer:TimerUDB:per_zero\ ,
            f0_load => \RC_Ch5_Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \RC_Ch5_Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \RC_Ch5_Timer:TimerUDB:per_zero\ ,
            f0_load => \RC_Ch5_Timer:TimerUDB:capt_fifo_load\ ,
            chain_in => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\
        Next in chain : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \RC_Ch5_Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \RC_Ch5_Timer:TimerUDB:per_zero\ ,
            f0_load => \RC_Ch5_Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \RC_Ch5_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \RC_Ch5_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \RC_Ch5_Timer:TimerUDB:status_2\ ,
            chain_in => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_3157 ,
            cs_addr_2 => \Head_Servo_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Head_Servo_PWM:PWMUDB:runmode_enable\ ,
            chain_out => \Head_Servo_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_3157 ,
            cs_addr_2 => \Head_Servo_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Head_Servo_PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \Head_Servo_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \Head_Servo_PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Head_Servo_PWM:PWMUDB:status_3\ ,
            chain_in => \Head_Servo_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\RC_Ch2_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \RC_Ch2_Timer:TimerUDB:status_3\ ,
            status_2 => \RC_Ch2_Timer:TimerUDB:status_2\ ,
            status_1 => \RC_Ch2_Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \RC_Ch2_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_2 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RC_Ch1_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \RC_Ch1_Timer:TimerUDB:status_3\ ,
            status_2 => \RC_Ch1_Timer:TimerUDB:status_2\ ,
            status_1 => \RC_Ch1_Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \RC_Ch1_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_6 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RC_Ch4_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \RC_Ch4_Timer:TimerUDB:status_3\ ,
            status_2 => \RC_Ch4_Timer:TimerUDB:status_2\ ,
            status_1 => \RC_Ch4_Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \RC_Ch4_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_11 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RC_Ch3_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \RC_Ch3_Timer:TimerUDB:status_3\ ,
            status_2 => \RC_Ch3_Timer:TimerUDB:status_2\ ,
            status_1 => \RC_Ch3_Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \RC_Ch3_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_16 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Left_Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1219 ,
            status_3 => \Left_Drive_DC_Motor_PWM:PWMUDB:status_3\ ,
            status_2 => \Left_Drive_DC_Motor_PWM:PWMUDB:status_2\ ,
            status_0 => \Left_Drive_DC_Motor_PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Right_Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1219 ,
            status_3 => \Right_Drive_DC_Motor_PWM:PWMUDB:status_3\ ,
            status_2 => \Right_Drive_DC_Motor_PWM:PWMUDB:status_2\ ,
            status_0 => \Right_Drive_DC_Motor_PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RC_Ch5_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \RC_Ch5_Timer:TimerUDB:status_3\ ,
            status_2 => \RC_Ch5_Timer:TimerUDB:status_2\ ,
            status_1 => \RC_Ch5_Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \RC_Ch5_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_1982 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Head_Servo_PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_3157 ,
            status_3 => \Head_Servo_PWM:PWMUDB:status_3\ ,
            status_2 => \Head_Servo_PWM:PWMUDB:status_2\ ,
            status_0 => \Head_Servo_PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \RC_Ch2_Timer:TimerUDB:control_7\ ,
            control_6 => \RC_Ch2_Timer:TimerUDB:control_6\ ,
            control_5 => \RC_Ch2_Timer:TimerUDB:control_5\ ,
            control_4 => \RC_Ch2_Timer:TimerUDB:control_4\ ,
            control_3 => \RC_Ch2_Timer:TimerUDB:control_3\ ,
            control_2 => \RC_Ch2_Timer:TimerUDB:control_2\ ,
            control_1 => MODIN2_1 ,
            control_0 => MODIN2_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \RC_Ch1_Timer:TimerUDB:control_7\ ,
            control_6 => \RC_Ch1_Timer:TimerUDB:control_6\ ,
            control_5 => \RC_Ch1_Timer:TimerUDB:control_5\ ,
            control_4 => \RC_Ch1_Timer:TimerUDB:control_4\ ,
            control_3 => \RC_Ch1_Timer:TimerUDB:control_3\ ,
            control_2 => \RC_Ch1_Timer:TimerUDB:control_2\ ,
            control_1 => MODIN5_1 ,
            control_0 => MODIN5_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \RC_Ch4_Timer:TimerUDB:control_7\ ,
            control_6 => \RC_Ch4_Timer:TimerUDB:control_6\ ,
            control_5 => \RC_Ch4_Timer:TimerUDB:control_5\ ,
            control_4 => \RC_Ch4_Timer:TimerUDB:control_4\ ,
            control_3 => \RC_Ch4_Timer:TimerUDB:control_3\ ,
            control_2 => \RC_Ch4_Timer:TimerUDB:control_2\ ,
            control_1 => MODIN8_1 ,
            control_0 => MODIN8_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \RC_Ch3_Timer:TimerUDB:control_7\ ,
            control_6 => \RC_Ch3_Timer:TimerUDB:control_6\ ,
            control_5 => \RC_Ch3_Timer:TimerUDB:control_5\ ,
            control_4 => \RC_Ch3_Timer:TimerUDB:control_4\ ,
            control_3 => \RC_Ch3_Timer:TimerUDB:control_3\ ,
            control_2 => \RC_Ch3_Timer:TimerUDB:control_2\ ,
            control_1 => MODIN11_1 ,
            control_0 => MODIN11_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Left_Drive_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1219 ,
            control_7 => \Left_Drive_DC_Motor_PWM:PWMUDB:control_7\ ,
            control_6 => \Left_Drive_DC_Motor_PWM:PWMUDB:control_6\ ,
            control_5 => \Left_Drive_DC_Motor_PWM:PWMUDB:control_5\ ,
            control_4 => \Left_Drive_DC_Motor_PWM:PWMUDB:control_4\ ,
            control_3 => \Left_Drive_DC_Motor_PWM:PWMUDB:control_3\ ,
            control_2 => \Left_Drive_DC_Motor_PWM:PWMUDB:control_2\ ,
            control_1 => \Left_Drive_DC_Motor_PWM:PWMUDB:control_1\ ,
            control_0 => \Left_Drive_DC_Motor_PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Right_Drive_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1219 ,
            control_7 => \Right_Drive_DC_Motor_PWM:PWMUDB:control_7\ ,
            control_6 => \Right_Drive_DC_Motor_PWM:PWMUDB:control_6\ ,
            control_5 => \Right_Drive_DC_Motor_PWM:PWMUDB:control_5\ ,
            control_4 => \Right_Drive_DC_Motor_PWM:PWMUDB:control_4\ ,
            control_3 => \Right_Drive_DC_Motor_PWM:PWMUDB:control_3\ ,
            control_2 => \Right_Drive_DC_Motor_PWM:PWMUDB:control_2\ ,
            control_1 => \Right_Drive_DC_Motor_PWM:PWMUDB:control_1\ ,
            control_0 => \Right_Drive_DC_Motor_PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \RC_Ch5_Timer:TimerUDB:control_7\ ,
            control_6 => \RC_Ch5_Timer:TimerUDB:control_6\ ,
            control_5 => \RC_Ch5_Timer:TimerUDB:control_5\ ,
            control_4 => \RC_Ch5_Timer:TimerUDB:control_4\ ,
            control_3 => \RC_Ch5_Timer:TimerUDB:control_3\ ,
            control_2 => \RC_Ch5_Timer:TimerUDB:control_2\ ,
            control_1 => \RC_Ch5_Timer:TimerUDB:control_1\ ,
            control_0 => \RC_Ch5_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Head_Servo_PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_3157 ,
            control_7 => \Head_Servo_PWM:PWMUDB:control_7\ ,
            control_6 => \Head_Servo_PWM:PWMUDB:control_6\ ,
            control_5 => \Head_Servo_PWM:PWMUDB:control_5\ ,
            control_4 => \Head_Servo_PWM:PWMUDB:control_4\ ,
            control_3 => \Head_Servo_PWM:PWMUDB:control_3\ ,
            control_2 => \Head_Servo_PWM:PWMUDB:control_2\ ,
            control_1 => \Head_Servo_PWM:PWMUDB:control_1\ ,
            control_0 => \Head_Servo_PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =RC_Ch2_Timer_Interrupt
        PORT MAP (
            interrupt => Net_2 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =RC_Ch1_Timer_Interrupt
        PORT MAP (
            interrupt => Net_6 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =RC_Ch4_Timer_Interrupt
        PORT MAP (
            interrupt => Net_11 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =RC_Ch3_Timer_Interrupt
        PORT MAP (
            interrupt => Net_16 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Clock_Millis_Interrupt
        PORT MAP (
            interrupt => Net_1143_local );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_887 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =RC_Ch5_Timer_Interrupt
        PORT MAP (
            interrupt => Net_1982 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   14 :   18 :   32 : 43.75 %
IO                            :   20 :   28 :   48 : 41.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   60 :  132 :  192 : 31.25 %
  Unique P-terms              :  105 :  279 :  384 : 27.34 %
  Total P-terms               :  110 :      :      :        
  Datapath Cells              :   19 :    5 :   24 : 79.17 %
  Status Cells                :    8 :   16 :   24 : 33.33 %
    StatusI Registers         :    8 :      :      :        
  Control Cells               :    8 :   16 :   24 : 33.33 %
    Control Registers         :    8 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.073ms
Tech mapping phase: Elapsed time ==> 0s.121ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : Center_Lift_DC_Motor_Direction_1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Center_Lift_DC_Motor_Direction_2(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Head_Servo(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Left_Drive_DC_Motor_Direction(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Left_Drive_DC_Motor_Speed(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : RC_Ch1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : RC_Ch2(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : RC_Ch3(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : RC_Ch4(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : RC_Ch5(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Right_Drive_DC_Motor_Direction(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Right_Drive_DC_Motor_Speed(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Shoulder_Cam_DC_Motor_Direction_1(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Shoulder_Cam_DC_Motor_Direction_2(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Status_LED(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Analog Placement phase: Elapsed time ==> 0s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.212ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   28 :   20 :   48 :  58.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.71
                   Pterms :            3.75
               Macrocells :            2.14
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 574, final cost is 574 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         20 :       4.20 :       3.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
datapathcell: Name =\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \RC_Ch2_Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \RC_Ch2_Timer:TimerUDB:per_zero\ ,
        f0_load => \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \RC_Ch2_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \RC_Ch2_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \RC_Ch2_Timer:TimerUDB:status_2\ ,
        chain_in => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\RC_Ch2_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \RC_Ch2_Timer:TimerUDB:status_3\ ,
        status_2 => \RC_Ch2_Timer:TimerUDB:status_2\ ,
        status_1 => \RC_Ch2_Timer:TimerUDB:capt_int_temp\ ,
        status_0 => \RC_Ch2_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_2 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_978, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1219) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\ * 
              \Right_Drive_DC_Motor_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_978 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \RC_Ch2_Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \RC_Ch2_Timer:TimerUDB:per_zero\ ,
        f0_load => \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ ,
        chain_in => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\
    Next in chain : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1219) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Drive_DC_Motor_PWM:PWMUDB:control_7\
        );
        Output = \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Right_Drive_DC_Motor_PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\ * 
              \Right_Drive_DC_Motor_PWM:PWMUDB:tc_i\
        );
        Output = \Right_Drive_DC_Motor_PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Right_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1219) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Drive_DC_Motor_PWM:PWMUDB:cmp1_less\
        );
        Output = \Right_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Right_Drive_DC_Motor_PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1219) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Right_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\ * 
              \Right_Drive_DC_Motor_PWM:PWMUDB:cmp1_less\
        );
        Output = \Right_Drive_DC_Motor_PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Right_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_1219 ,
        cs_addr_2 => \Right_Drive_DC_Motor_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Right_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \Right_Drive_DC_Motor_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \Right_Drive_DC_Motor_PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Right_Drive_DC_Motor_PWM:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Right_Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1219 ,
        status_3 => \Right_Drive_DC_Motor_PWM:PWMUDB:status_3\ ,
        status_2 => \Right_Drive_DC_Motor_PWM:PWMUDB:status_2\ ,
        status_0 => \Right_Drive_DC_Motor_PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Right_Drive_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1219 ,
        control_7 => \Right_Drive_DC_Motor_PWM:PWMUDB:control_7\ ,
        control_6 => \Right_Drive_DC_Motor_PWM:PWMUDB:control_6\ ,
        control_5 => \Right_Drive_DC_Motor_PWM:PWMUDB:control_5\ ,
        control_4 => \Right_Drive_DC_Motor_PWM:PWMUDB:control_4\ ,
        control_3 => \Right_Drive_DC_Motor_PWM:PWMUDB:control_3\ ,
        control_2 => \Right_Drive_DC_Motor_PWM:PWMUDB:control_2\ ,
        control_1 => \Right_Drive_DC_Motor_PWM:PWMUDB:control_1\ ,
        control_0 => \Right_Drive_DC_Motor_PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
datapathcell: Name =\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \RC_Ch3_Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \RC_Ch3_Timer:TimerUDB:per_zero\ ,
        f0_load => \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_3319, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3157) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Head_Servo_PWM:PWMUDB:runmode_enable\ * 
              \Head_Servo_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_3319 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_3157 ,
        cs_addr_2 => \Head_Servo_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Head_Servo_PWM:PWMUDB:runmode_enable\ ,
        chain_out => \Head_Servo_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_140, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1219) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\ * 
              \Left_Drive_DC_Motor_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_140 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1219) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Drive_DC_Motor_PWM:PWMUDB:control_7\
        );
        Output = \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Left_Drive_DC_Motor_PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\ * 
              \Left_Drive_DC_Motor_PWM:PWMUDB:tc_i\
        );
        Output = \Left_Drive_DC_Motor_PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Left_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1219) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Drive_DC_Motor_PWM:PWMUDB:cmp1_less\
        );
        Output = \Left_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Left_Drive_DC_Motor_PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1219) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Left_Drive_DC_Motor_PWM:PWMUDB:prevCompare1\ * 
              \Left_Drive_DC_Motor_PWM:PWMUDB:cmp1_less\
        );
        Output = \Left_Drive_DC_Motor_PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Left_Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_1219 ,
        cs_addr_2 => \Left_Drive_DC_Motor_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Left_Drive_DC_Motor_PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \Left_Drive_DC_Motor_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \Left_Drive_DC_Motor_PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Left_Drive_DC_Motor_PWM:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Left_Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1219 ,
        status_3 => \Left_Drive_DC_Motor_PWM:PWMUDB:status_3\ ,
        status_2 => \Left_Drive_DC_Motor_PWM:PWMUDB:status_2\ ,
        status_0 => \Left_Drive_DC_Motor_PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Left_Drive_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1219 ,
        control_7 => \Left_Drive_DC_Motor_PWM:PWMUDB:control_7\ ,
        control_6 => \Left_Drive_DC_Motor_PWM:PWMUDB:control_6\ ,
        control_5 => \Left_Drive_DC_Motor_PWM:PWMUDB:control_5\ ,
        control_4 => \Left_Drive_DC_Motor_PWM:PWMUDB:control_4\ ,
        control_3 => \Left_Drive_DC_Motor_PWM:PWMUDB:control_3\ ,
        control_2 => \Left_Drive_DC_Motor_PWM:PWMUDB:control_2\ ,
        control_1 => \Left_Drive_DC_Motor_PWM:PWMUDB:control_1\ ,
        control_0 => \Left_Drive_DC_Motor_PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\RC_Ch2_Timer:TimerUDB:trig_reg\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch2_Timer:TimerUDB:control_7\ * 
              \RC_Ch2_Timer:TimerUDB:control_4\ * 
              \RC_Ch2_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch2_Timer:TimerUDB:trig_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RC_Ch2_Timer:TimerUDB:trig_rise_detected\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RC_Ch2_Timer:TimerUDB:control_7\ * 
              \RC_Ch2_Timer:TimerUDB:control_4\ * Net_1049 * 
              !\RC_Ch2_Timer:TimerUDB:capture_last\
            + \RC_Ch2_Timer:TimerUDB:control_7\ * 
              \RC_Ch2_Timer:TimerUDB:control_4\ * 
              \RC_Ch2_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch2_Timer:TimerUDB:trig_rise_detected\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RC_Ch2_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch2_Timer:TimerUDB:control_7\ * 
              \RC_Ch2_Timer:TimerUDB:control_4\ * !Net_1049 * 
              \RC_Ch2_Timer:TimerUDB:capture_last\ * 
              \RC_Ch2_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=\RC_Ch2_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch2_Timer:TimerUDB:control_7\ * 
              \RC_Ch2_Timer:TimerUDB:control_4\ * 
              \RC_Ch2_Timer:TimerUDB:per_zero\ * 
              \RC_Ch2_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch2_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\RC_Ch2_Timer:TimerUDB:trig_fall_detected\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RC_Ch2_Timer:TimerUDB:control_7\ * 
              \RC_Ch2_Timer:TimerUDB:control_4\ * !Net_1049 * 
              \RC_Ch2_Timer:TimerUDB:capture_last\
            + \RC_Ch2_Timer:TimerUDB:control_7\ * 
              \RC_Ch2_Timer:TimerUDB:control_4\ * 
              \RC_Ch2_Timer:TimerUDB:trig_fall_detected\
        );
        Output = \RC_Ch2_Timer:TimerUDB:trig_fall_detected\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RC_Ch2_Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1049
        );
        Output = \RC_Ch2_Timer:TimerUDB:capture_last\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \RC_Ch2_Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \RC_Ch2_Timer:TimerUDB:per_zero\ ,
        f0_load => \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \RC_Ch2_Timer:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \RC_Ch2_Timer:TimerUDB:control_7\ ,
        control_6 => \RC_Ch2_Timer:TimerUDB:control_6\ ,
        control_5 => \RC_Ch2_Timer:TimerUDB:control_5\ ,
        control_4 => \RC_Ch2_Timer:TimerUDB:control_4\ ,
        control_3 => \RC_Ch2_Timer:TimerUDB:control_3\ ,
        control_2 => \RC_Ch2_Timer:TimerUDB:control_2\ ,
        control_1 => MODIN2_1 ,
        control_0 => MODIN2_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=5, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * MODIN1_1 * MODIN1_0
            + \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * MODIN1_1 * MODIN2_1 * 
              !MODIN2_0
            + \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * MODIN1_0 * MODIN2_1
            + \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * MODIN1_0 * !MODIN2_0
        );
        Output = MODIN1_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN1_0, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\RC_Ch2_Timer:TimerUDB:capt_fifo_load\
            + !MODIN1_1 * !MODIN1_0 * !MODIN2_1 * !MODIN2_0
            + MODIN1_1 * !MODIN1_0 * MODIN2_1 * !MODIN2_0
        );
        Output = MODIN1_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\RC_Ch2_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * !MODIN1_1 * !MODIN1_0 * 
              !MODIN2_1 * !MODIN2_0
            + \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * !MODIN1_1 * MODIN1_0 * 
              !MODIN2_1 * MODIN2_0
            + \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * MODIN1_1 * !MODIN1_0 * 
              MODIN2_1 * !MODIN2_0
            + \RC_Ch2_Timer:TimerUDB:capt_fifo_load\ * MODIN1_1 * MODIN1_0 * 
              MODIN2_1 * MODIN2_0
        );
        Output = \RC_Ch2_Timer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\RC_Ch3_Timer:TimerUDB:trig_reg\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch3_Timer:TimerUDB:control_7\ * 
              \RC_Ch3_Timer:TimerUDB:control_4\ * 
              \RC_Ch3_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch3_Timer:TimerUDB:trig_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RC_Ch3_Timer:TimerUDB:trig_rise_detected\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RC_Ch3_Timer:TimerUDB:control_7\ * 
              \RC_Ch3_Timer:TimerUDB:control_4\ * Net_1195 * 
              !\RC_Ch3_Timer:TimerUDB:capture_last\
            + \RC_Ch3_Timer:TimerUDB:control_7\ * 
              \RC_Ch3_Timer:TimerUDB:control_4\ * 
              \RC_Ch3_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch3_Timer:TimerUDB:trig_rise_detected\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RC_Ch3_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch3_Timer:TimerUDB:control_7\ * 
              \RC_Ch3_Timer:TimerUDB:control_4\ * !Net_1195 * 
              \RC_Ch3_Timer:TimerUDB:capture_last\ * 
              \RC_Ch3_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=\RC_Ch3_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch3_Timer:TimerUDB:control_7\ * 
              \RC_Ch3_Timer:TimerUDB:control_4\ * 
              \RC_Ch3_Timer:TimerUDB:per_zero\ * 
              \RC_Ch3_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch3_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\RC_Ch3_Timer:TimerUDB:trig_fall_detected\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RC_Ch3_Timer:TimerUDB:control_7\ * 
              \RC_Ch3_Timer:TimerUDB:control_4\ * !Net_1195 * 
              \RC_Ch3_Timer:TimerUDB:capture_last\
            + \RC_Ch3_Timer:TimerUDB:control_7\ * 
              \RC_Ch3_Timer:TimerUDB:control_4\ * 
              \RC_Ch3_Timer:TimerUDB:trig_fall_detected\
        );
        Output = \RC_Ch3_Timer:TimerUDB:trig_fall_detected\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RC_Ch3_Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1195
        );
        Output = \RC_Ch3_Timer:TimerUDB:capture_last\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN10_0, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\RC_Ch3_Timer:TimerUDB:capt_fifo_load\
            + !MODIN10_1 * !MODIN10_0 * !MODIN11_1 * !MODIN11_0
            + MODIN10_1 * !MODIN10_0 * MODIN11_1 * !MODIN11_0
        );
        Output = MODIN10_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \RC_Ch3_Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \RC_Ch3_Timer:TimerUDB:per_zero\ ,
        f0_load => \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ ,
        chain_in => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\
    Next in chain : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\

controlcell: Name =\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \RC_Ch3_Timer:TimerUDB:control_7\ ,
        control_6 => \RC_Ch3_Timer:TimerUDB:control_6\ ,
        control_5 => \RC_Ch3_Timer:TimerUDB:control_5\ ,
        control_4 => \RC_Ch3_Timer:TimerUDB:control_4\ ,
        control_3 => \RC_Ch3_Timer:TimerUDB:control_3\ ,
        control_2 => \RC_Ch3_Timer:TimerUDB:control_2\ ,
        control_1 => MODIN11_1 ,
        control_0 => MODIN11_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=MODIN10_1, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * MODIN10_1 * MODIN10_0
            + \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * MODIN10_1 * MODIN11_1 * 
              !MODIN11_0
            + \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * MODIN10_0 * MODIN11_1
            + \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * MODIN10_0 * !MODIN11_0
        );
        Output = MODIN10_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\RC_Ch3_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * !MODIN10_1 * 
              !MODIN10_0 * !MODIN11_1 * !MODIN11_0
            + \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * !MODIN10_1 * MODIN10_0 * 
              !MODIN11_1 * MODIN11_0
            + \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * MODIN10_1 * !MODIN10_0 * 
              MODIN11_1 * !MODIN11_0
            + \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ * MODIN10_1 * MODIN10_0 * 
              MODIN11_1 * MODIN11_0
        );
        Output = \RC_Ch3_Timer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \RC_Ch3_Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \RC_Ch3_Timer:TimerUDB:per_zero\ ,
        f0_load => \RC_Ch3_Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \RC_Ch3_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \RC_Ch3_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \RC_Ch3_Timer:TimerUDB:status_2\ ,
        chain_in => \RC_Ch3_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\RC_Ch3_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \RC_Ch3_Timer:TimerUDB:status_3\ ,
        status_2 => \RC_Ch3_Timer:TimerUDB:status_2\ ,
        status_1 => \RC_Ch3_Timer:TimerUDB:capt_int_temp\ ,
        status_0 => \RC_Ch3_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_16 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Head_Servo_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3157) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Head_Servo_PWM:PWMUDB:control_7\
        );
        Output = \Head_Servo_PWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Head_Servo_PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Head_Servo_PWM:PWMUDB:runmode_enable\ * 
              \Head_Servo_PWM:PWMUDB:tc_i\
        );
        Output = \Head_Servo_PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Head_Servo_PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3157) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Head_Servo_PWM:PWMUDB:cmp1_less\
        );
        Output = \Head_Servo_PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Head_Servo_PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3157) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Head_Servo_PWM:PWMUDB:prevCompare1\ * 
              \Head_Servo_PWM:PWMUDB:cmp1_less\
        );
        Output = \Head_Servo_PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_3157 ,
        cs_addr_2 => \Head_Servo_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Head_Servo_PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \Head_Servo_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \Head_Servo_PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Head_Servo_PWM:PWMUDB:status_3\ ,
        chain_in => \Head_Servo_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Head_Servo_PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_3157 ,
        status_3 => \Head_Servo_PWM:PWMUDB:status_3\ ,
        status_2 => \Head_Servo_PWM:PWMUDB:status_2\ ,
        status_0 => \Head_Servo_PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Head_Servo_PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_3157 ,
        control_7 => \Head_Servo_PWM:PWMUDB:control_7\ ,
        control_6 => \Head_Servo_PWM:PWMUDB:control_6\ ,
        control_5 => \Head_Servo_PWM:PWMUDB:control_5\ ,
        control_4 => \Head_Servo_PWM:PWMUDB:control_4\ ,
        control_3 => \Head_Servo_PWM:PWMUDB:control_3\ ,
        control_2 => \Head_Servo_PWM:PWMUDB:control_2\ ,
        control_1 => \Head_Servo_PWM:PWMUDB:control_1\ ,
        control_0 => \Head_Servo_PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
datapathcell: Name =\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \RC_Ch1_Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \RC_Ch1_Timer:TimerUDB:per_zero\ ,
        f0_load => \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
datapathcell: Name =\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \RC_Ch4_Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \RC_Ch4_Timer:TimerUDB:per_zero\ ,
        f0_load => \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] contents:
datapathcell: Name =\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \RC_Ch5_Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \RC_Ch5_Timer:TimerUDB:per_zero\ ,
        f0_load => \RC_Ch5_Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\RC_Ch1_Timer:TimerUDB:trig_reg\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch1_Timer:TimerUDB:control_7\ * 
              \RC_Ch1_Timer:TimerUDB:control_4\ * 
              \RC_Ch1_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch1_Timer:TimerUDB:trig_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RC_Ch1_Timer:TimerUDB:trig_rise_detected\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RC_Ch1_Timer:TimerUDB:control_7\ * 
              \RC_Ch1_Timer:TimerUDB:control_4\ * Net_1164 * 
              !\RC_Ch1_Timer:TimerUDB:capture_last\
            + \RC_Ch1_Timer:TimerUDB:control_7\ * 
              \RC_Ch1_Timer:TimerUDB:control_4\ * 
              \RC_Ch1_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch1_Timer:TimerUDB:trig_rise_detected\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RC_Ch1_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch1_Timer:TimerUDB:control_7\ * 
              \RC_Ch1_Timer:TimerUDB:control_4\ * !Net_1164 * 
              \RC_Ch1_Timer:TimerUDB:capture_last\ * 
              \RC_Ch1_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=\RC_Ch1_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch1_Timer:TimerUDB:control_7\ * 
              \RC_Ch1_Timer:TimerUDB:control_4\ * 
              \RC_Ch1_Timer:TimerUDB:per_zero\ * 
              \RC_Ch1_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch1_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\RC_Ch1_Timer:TimerUDB:trig_fall_detected\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RC_Ch1_Timer:TimerUDB:control_7\ * 
              \RC_Ch1_Timer:TimerUDB:control_4\ * !Net_1164 * 
              \RC_Ch1_Timer:TimerUDB:capture_last\
            + \RC_Ch1_Timer:TimerUDB:control_7\ * 
              \RC_Ch1_Timer:TimerUDB:control_4\ * 
              \RC_Ch1_Timer:TimerUDB:trig_fall_detected\
        );
        Output = \RC_Ch1_Timer:TimerUDB:trig_fall_detected\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RC_Ch1_Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1164
        );
        Output = \RC_Ch1_Timer:TimerUDB:capture_last\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \RC_Ch1_Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \RC_Ch1_Timer:TimerUDB:per_zero\ ,
        f0_load => \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ ,
        chain_in => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\
    Next in chain : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\

controlcell: Name =\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \RC_Ch1_Timer:TimerUDB:control_7\ ,
        control_6 => \RC_Ch1_Timer:TimerUDB:control_6\ ,
        control_5 => \RC_Ch1_Timer:TimerUDB:control_5\ ,
        control_4 => \RC_Ch1_Timer:TimerUDB:control_4\ ,
        control_3 => \RC_Ch1_Timer:TimerUDB:control_3\ ,
        control_2 => \RC_Ch1_Timer:TimerUDB:control_2\ ,
        control_1 => MODIN5_1 ,
        control_0 => MODIN5_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=5, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=MODIN4_0, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\RC_Ch1_Timer:TimerUDB:capt_fifo_load\
            + !MODIN4_1 * !MODIN4_0 * !MODIN5_1 * !MODIN5_0
            + MODIN4_1 * !MODIN4_0 * MODIN5_1 * !MODIN5_0
        );
        Output = MODIN4_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RC_Ch1_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * !MODIN4_1 * !MODIN4_0 * 
              !MODIN5_1 * !MODIN5_0
            + \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * !MODIN4_1 * MODIN4_0 * 
              !MODIN5_1 * MODIN5_0
            + \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * MODIN4_1 * !MODIN4_0 * 
              MODIN5_1 * !MODIN5_0
            + \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * MODIN4_1 * MODIN4_0 * 
              MODIN5_1 * MODIN5_0
        );
        Output = \RC_Ch1_Timer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=MODIN4_1, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * MODIN4_1 * MODIN4_0
            + \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * MODIN4_1 * MODIN5_1 * 
              !MODIN5_0
            + \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * MODIN4_0 * MODIN5_1
            + \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ * MODIN4_0 * !MODIN5_0
        );
        Output = MODIN4_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \RC_Ch1_Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \RC_Ch1_Timer:TimerUDB:per_zero\ ,
        f0_load => \RC_Ch1_Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \RC_Ch1_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \RC_Ch1_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \RC_Ch1_Timer:TimerUDB:status_2\ ,
        chain_in => \RC_Ch1_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\RC_Ch1_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \RC_Ch1_Timer:TimerUDB:status_3\ ,
        status_2 => \RC_Ch1_Timer:TimerUDB:status_2\ ,
        status_1 => \RC_Ch1_Timer:TimerUDB:capt_int_temp\ ,
        status_0 => \RC_Ch1_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_6 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN7_1, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * MODIN7_1 * MODIN7_0
            + \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * MODIN7_1 * MODIN8_1 * 
              !MODIN8_0
            + \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * MODIN7_0 * MODIN8_1
            + \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * MODIN7_0 * !MODIN8_0
        );
        Output = MODIN7_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RC_Ch4_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * !MODIN7_1 * !MODIN7_0 * 
              !MODIN8_1 * !MODIN8_0
            + \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * !MODIN7_1 * MODIN7_0 * 
              !MODIN8_1 * MODIN8_0
            + \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * MODIN7_1 * !MODIN7_0 * 
              MODIN8_1 * !MODIN8_0
            + \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ * MODIN7_1 * MODIN7_0 * 
              MODIN8_1 * MODIN8_0
        );
        Output = \RC_Ch4_Timer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=MODIN7_0, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\RC_Ch4_Timer:TimerUDB:capt_fifo_load\
            + !MODIN7_1 * !MODIN7_0 * !MODIN8_1 * !MODIN8_0
            + MODIN7_1 * !MODIN7_0 * MODIN8_1 * !MODIN8_0
        );
        Output = MODIN7_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \RC_Ch4_Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \RC_Ch4_Timer:TimerUDB:per_zero\ ,
        f0_load => \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \RC_Ch4_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \RC_Ch4_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \RC_Ch4_Timer:TimerUDB:status_2\ ,
        chain_in => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\RC_Ch4_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \RC_Ch4_Timer:TimerUDB:status_3\ ,
        status_2 => \RC_Ch4_Timer:TimerUDB:status_2\ ,
        status_1 => \RC_Ch4_Timer:TimerUDB:capt_int_temp\ ,
        status_0 => \RC_Ch4_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_11 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\RC_Ch4_Timer:TimerUDB:trig_reg\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch4_Timer:TimerUDB:control_7\ * 
              \RC_Ch4_Timer:TimerUDB:control_4\ * 
              \RC_Ch4_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch4_Timer:TimerUDB:trig_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RC_Ch4_Timer:TimerUDB:trig_rise_detected\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RC_Ch4_Timer:TimerUDB:control_7\ * 
              \RC_Ch4_Timer:TimerUDB:control_4\ * Net_1188 * 
              !\RC_Ch4_Timer:TimerUDB:capture_last\
            + \RC_Ch4_Timer:TimerUDB:control_7\ * 
              \RC_Ch4_Timer:TimerUDB:control_4\ * 
              \RC_Ch4_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch4_Timer:TimerUDB:trig_rise_detected\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RC_Ch4_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch4_Timer:TimerUDB:control_7\ * 
              \RC_Ch4_Timer:TimerUDB:control_4\ * !Net_1188 * 
              \RC_Ch4_Timer:TimerUDB:capture_last\ * 
              \RC_Ch4_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=\RC_Ch4_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch4_Timer:TimerUDB:control_7\ * 
              \RC_Ch4_Timer:TimerUDB:control_4\ * 
              \RC_Ch4_Timer:TimerUDB:per_zero\ * 
              \RC_Ch4_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch4_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\RC_Ch4_Timer:TimerUDB:trig_fall_detected\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RC_Ch4_Timer:TimerUDB:control_7\ * 
              \RC_Ch4_Timer:TimerUDB:control_4\ * !Net_1188 * 
              \RC_Ch4_Timer:TimerUDB:capture_last\
            + \RC_Ch4_Timer:TimerUDB:control_7\ * 
              \RC_Ch4_Timer:TimerUDB:control_4\ * 
              \RC_Ch4_Timer:TimerUDB:trig_fall_detected\
        );
        Output = \RC_Ch4_Timer:TimerUDB:trig_fall_detected\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RC_Ch4_Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1188
        );
        Output = \RC_Ch4_Timer:TimerUDB:capture_last\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \RC_Ch4_Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \RC_Ch4_Timer:TimerUDB:per_zero\ ,
        f0_load => \RC_Ch4_Timer:TimerUDB:capt_fifo_load\ ,
        chain_in => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \RC_Ch4_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\
    Next in chain : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\

controlcell: Name =\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \RC_Ch4_Timer:TimerUDB:control_7\ ,
        control_6 => \RC_Ch4_Timer:TimerUDB:control_6\ ,
        control_5 => \RC_Ch4_Timer:TimerUDB:control_5\ ,
        control_4 => \RC_Ch4_Timer:TimerUDB:control_4\ ,
        control_3 => \RC_Ch4_Timer:TimerUDB:control_3\ ,
        control_2 => \RC_Ch4_Timer:TimerUDB:control_2\ ,
        control_1 => MODIN8_1 ,
        control_0 => MODIN8_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\RC_Ch5_Timer:TimerUDB:int_capt_count_1\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \RC_Ch5_Timer:TimerUDB:control_1\ * 
              !\RC_Ch5_Timer:TimerUDB:control_0\ * 
              \RC_Ch5_Timer:TimerUDB:capt_fifo_load\ * 
              \RC_Ch5_Timer:TimerUDB:int_capt_count_1\
            + \RC_Ch5_Timer:TimerUDB:control_1\ * 
              \RC_Ch5_Timer:TimerUDB:capt_fifo_load\ * 
              \RC_Ch5_Timer:TimerUDB:int_capt_count_0\
            + !\RC_Ch5_Timer:TimerUDB:control_0\ * 
              \RC_Ch5_Timer:TimerUDB:capt_fifo_load\ * 
              \RC_Ch5_Timer:TimerUDB:int_capt_count_0\
            + \RC_Ch5_Timer:TimerUDB:capt_fifo_load\ * 
              \RC_Ch5_Timer:TimerUDB:int_capt_count_1\ * 
              \RC_Ch5_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \RC_Ch5_Timer:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RC_Ch5_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RC_Ch5_Timer:TimerUDB:control_1\ * 
              !\RC_Ch5_Timer:TimerUDB:control_0\ * 
              \RC_Ch5_Timer:TimerUDB:capt_fifo_load\ * 
              !\RC_Ch5_Timer:TimerUDB:int_capt_count_1\ * 
              !\RC_Ch5_Timer:TimerUDB:int_capt_count_0\
            + !\RC_Ch5_Timer:TimerUDB:control_1\ * 
              \RC_Ch5_Timer:TimerUDB:control_0\ * 
              \RC_Ch5_Timer:TimerUDB:capt_fifo_load\ * 
              !\RC_Ch5_Timer:TimerUDB:int_capt_count_1\ * 
              \RC_Ch5_Timer:TimerUDB:int_capt_count_0\
            + \RC_Ch5_Timer:TimerUDB:control_1\ * 
              !\RC_Ch5_Timer:TimerUDB:control_0\ * 
              \RC_Ch5_Timer:TimerUDB:capt_fifo_load\ * 
              \RC_Ch5_Timer:TimerUDB:int_capt_count_1\ * 
              !\RC_Ch5_Timer:TimerUDB:int_capt_count_0\
            + \RC_Ch5_Timer:TimerUDB:control_1\ * 
              \RC_Ch5_Timer:TimerUDB:control_0\ * 
              \RC_Ch5_Timer:TimerUDB:capt_fifo_load\ * 
              \RC_Ch5_Timer:TimerUDB:int_capt_count_1\ * 
              \RC_Ch5_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \RC_Ch5_Timer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RC_Ch5_Timer:TimerUDB:int_capt_count_0\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\RC_Ch5_Timer:TimerUDB:control_1\ * 
              !\RC_Ch5_Timer:TimerUDB:control_0\ * 
              !\RC_Ch5_Timer:TimerUDB:int_capt_count_1\ * 
              !\RC_Ch5_Timer:TimerUDB:int_capt_count_0\
            + \RC_Ch5_Timer:TimerUDB:control_1\ * 
              !\RC_Ch5_Timer:TimerUDB:control_0\ * 
              \RC_Ch5_Timer:TimerUDB:int_capt_count_1\ * 
              !\RC_Ch5_Timer:TimerUDB:int_capt_count_0\
            + !\RC_Ch5_Timer:TimerUDB:capt_fifo_load\
        );
        Output = \RC_Ch5_Timer:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \RC_Ch5_Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \RC_Ch5_Timer:TimerUDB:per_zero\ ,
        f0_load => \RC_Ch5_Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \RC_Ch5_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \RC_Ch5_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \RC_Ch5_Timer:TimerUDB:status_2\ ,
        chain_in => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\RC_Ch5_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \RC_Ch5_Timer:TimerUDB:status_3\ ,
        status_2 => \RC_Ch5_Timer:TimerUDB:status_2\ ,
        status_1 => \RC_Ch5_Timer:TimerUDB:capt_int_temp\ ,
        status_0 => \RC_Ch5_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_1982 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\RC_Ch5_Timer:TimerUDB:trig_reg\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch5_Timer:TimerUDB:control_7\ * 
              \RC_Ch5_Timer:TimerUDB:control_4\ * 
              \RC_Ch5_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch5_Timer:TimerUDB:trig_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RC_Ch5_Timer:TimerUDB:trig_rise_detected\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RC_Ch5_Timer:TimerUDB:control_7\ * 
              \RC_Ch5_Timer:TimerUDB:control_4\ * Net_1984 * 
              !\RC_Ch5_Timer:TimerUDB:capture_last\
            + \RC_Ch5_Timer:TimerUDB:control_7\ * 
              \RC_Ch5_Timer:TimerUDB:control_4\ * 
              \RC_Ch5_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch5_Timer:TimerUDB:trig_rise_detected\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RC_Ch5_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch5_Timer:TimerUDB:control_7\ * 
              \RC_Ch5_Timer:TimerUDB:control_4\ * !Net_1984 * 
              \RC_Ch5_Timer:TimerUDB:capture_last\ * 
              \RC_Ch5_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch5_Timer:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=\RC_Ch5_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RC_Ch5_Timer:TimerUDB:control_7\ * 
              \RC_Ch5_Timer:TimerUDB:control_4\ * 
              \RC_Ch5_Timer:TimerUDB:per_zero\ * 
              \RC_Ch5_Timer:TimerUDB:trig_rise_detected\
        );
        Output = \RC_Ch5_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\RC_Ch5_Timer:TimerUDB:trig_fall_detected\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RC_Ch5_Timer:TimerUDB:control_7\ * 
              \RC_Ch5_Timer:TimerUDB:control_4\ * !Net_1984 * 
              \RC_Ch5_Timer:TimerUDB:capture_last\
            + \RC_Ch5_Timer:TimerUDB:control_7\ * 
              \RC_Ch5_Timer:TimerUDB:control_4\ * 
              \RC_Ch5_Timer:TimerUDB:trig_fall_detected\
        );
        Output = \RC_Ch5_Timer:TimerUDB:trig_fall_detected\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RC_Ch5_Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1984
        );
        Output = \RC_Ch5_Timer:TimerUDB:capture_last\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RC_Ch5_Timer:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \RC_Ch5_Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \RC_Ch5_Timer:TimerUDB:per_zero\ ,
        f0_load => \RC_Ch5_Timer:TimerUDB:capt_fifo_load\ ,
        chain_in => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \RC_Ch5_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u0\
    Next in chain : \RC_Ch5_Timer:TimerUDB:sT24:timerdp:u2\

controlcell: Name =\RC_Ch5_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \RC_Ch5_Timer:TimerUDB:control_7\ ,
        control_6 => \RC_Ch5_Timer:TimerUDB:control_6\ ,
        control_5 => \RC_Ch5_Timer:TimerUDB:control_5\ ,
        control_4 => \RC_Ch5_Timer:TimerUDB:control_4\ ,
        control_3 => \RC_Ch5_Timer:TimerUDB:control_3\ ,
        control_2 => \RC_Ch5_Timer:TimerUDB:control_2\ ,
        control_1 => \RC_Ch5_Timer:TimerUDB:control_1\ ,
        control_0 => \RC_Ch5_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Clock_Millis_Interrupt
        PORT MAP (
            interrupt => Net_1143_local );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =RC_Ch1_Timer_Interrupt
        PORT MAP (
            interrupt => Net_6 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =RC_Ch2_Timer_Interrupt
        PORT MAP (
            interrupt => Net_2 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =RC_Ch3_Timer_Interrupt
        PORT MAP (
            interrupt => Net_16 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =RC_Ch4_Timer_Interrupt
        PORT MAP (
            interrupt => Net_11 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =RC_Ch5_Timer_Interrupt
        PORT MAP (
            interrupt => Net_1982 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_887 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = RC_Ch1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RC_Ch1(0)__PA ,
        fb => Net_1164 ,
        pad => RC_Ch1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = RC_Ch2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RC_Ch2(0)__PA ,
        fb => Net_1049 ,
        pad => RC_Ch2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = RC_Ch3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RC_Ch3(0)__PA ,
        fb => Net_1195 ,
        pad => RC_Ch3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RC_Ch4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RC_Ch4(0)__PA ,
        fb => Net_1188 ,
        pad => RC_Ch4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RC_Ch5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RC_Ch5(0)__PA ,
        fb => Net_1984 ,
        pad => RC_Ch5(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = Right_Drive_DC_Motor_Direction(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Right_Drive_DC_Motor_Direction(0)__PA ,
        pad => Right_Drive_DC_Motor_Direction(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Right_Drive_DC_Motor_Speed(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Right_Drive_DC_Motor_Speed(0)__PA ,
        input => Net_978 ,
        pad => Right_Drive_DC_Motor_Speed(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Left_Drive_DC_Motor_Direction(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Left_Drive_DC_Motor_Direction(0)__PA ,
        pad => Left_Drive_DC_Motor_Direction(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Left_Drive_DC_Motor_Speed(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Left_Drive_DC_Motor_Speed(0)__PA ,
        input => Net_140 ,
        pad => Left_Drive_DC_Motor_Speed(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = Status_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Status_LED(0)__PA ,
        pad => Status_LED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Head_Servo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Head_Servo(0)__PA ,
        input => Net_3319 ,
        pad => Head_Servo(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Center_Lift_DC_Motor_Direction_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Center_Lift_DC_Motor_Direction_1(0)__PA ,
        pad => Center_Lift_DC_Motor_Direction_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Center_Lift_DC_Motor_Direction_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Center_Lift_DC_Motor_Direction_2(0)__PA ,
        pad => Center_Lift_DC_Motor_Direction_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Shoulder_Cam_DC_Motor_Direction_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Shoulder_Cam_DC_Motor_Direction_1(0)__PA ,
        pad => Shoulder_Cam_DC_Motor_Direction_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Shoulder_Cam_DC_Motor_Direction_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Shoulder_Cam_DC_Motor_Direction_2(0)__PA ,
        pad => Shoulder_Cam_DC_Motor_Direction_2(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => Net_12 ,
            out_clock_en => one ,
            out_reset => Net_12 ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1219 ,
            dclk_0 => Net_1219_local ,
            dclk_glb_1 => Net_3157 ,
            dclk_1 => Net_3157_local ,
            dclk_glb_2 => Net_1143 ,
            dclk_2 => Net_1143_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_887 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                                      | 
Port | Pin | Fixed |      Type |       Drive Mode |                                 Name | Connections
-----+-----+-------+-----------+------------------+--------------------------------------+---------------------------
   0 |   0 |     * |      NONE |    RES_PULL_DOWN |                            RC_Ch1(0) | FB(Net_1164)
     |   1 |     * |      NONE |    RES_PULL_DOWN |                            RC_Ch2(0) | FB(Net_1049)
     |   2 |     * |      NONE |    RES_PULL_DOWN |                            RC_Ch3(0) | FB(Net_1195)
     |   3 |     * |      NONE |    RES_PULL_DOWN |                            RC_Ch4(0) | FB(Net_1188)
     |   4 |     * |      NONE |    RES_PULL_DOWN |                            RC_Ch5(0) | FB(Net_1984)
-----+-----+-------+-----------+------------------+--------------------------------------+---------------------------
   1 |   4 |     * |      NONE |         CMOS_OUT |    Right_Drive_DC_Motor_Direction(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |        Right_Drive_DC_Motor_Speed(0) | In(Net_978)
     |   6 |     * |      NONE |         CMOS_OUT |     Left_Drive_DC_Motor_Direction(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |         Left_Drive_DC_Motor_Speed(0) | In(Net_140)
-----+-----+-------+-----------+------------------+--------------------------------------+---------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |                        Status_LED(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |                        Head_Servo(0) | In(Net_3319)
-----+-----+-------+-----------+------------------+--------------------------------------+---------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |  Center_Lift_DC_Motor_Direction_1(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |  Center_Lift_DC_Motor_Direction_2(0) | 
     |   2 |     * |      NONE |    RES_PULL_DOWN | Shoulder_Cam_DC_Motor_Direction_1(0) | 
     |   3 |     * |      NONE |    RES_PULL_DOWN | Shoulder_Cam_DC_Motor_Direction_2(0) | 
-----+-----+-------+-----------+------------------+--------------------------------------+---------------------------
  15 |   6 |       |   FALLING |      HI_Z_ANALOG |                      \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG |                      \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
---------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 1s.678ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.229ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.125ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in trash_can_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.383ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.152ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.970ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.000ms
API generation phase: Elapsed time ==> 3s.018ms
Dependency generation phase: Elapsed time ==> 0s.008ms
Cleanup phase: Elapsed time ==> 0s.001ms
