# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus II License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 15.0.0 Build 145 04/22/2015 SJ Full Version
# Date created = 11:17:10  October 14, 2023
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		ds1302_test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE40F23C8
set_global_assignment -name TOP_LEVEL_ENTITY top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 15.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:17:10  OCTOBER 14, 2023"
set_global_assignment -name LAST_QUARTUS_VERSION 15.0.0
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_T2 -to clk
set_location_assignment PIN_B12 -to rst_n
set_location_assignment PIN_D2 -to rtc_ce
set_location_assignment PIN_E1 -to rtc_data
set_location_assignment PIN_F2 -to rtc_sclk
set_location_assignment PIN_T13 -to seg_data[7]
set_location_assignment PIN_R14 -to seg_data[6]
set_location_assignment PIN_R15 -to seg_data[5]
set_location_assignment PIN_P16 -to seg_data[4]
set_location_assignment PIN_N16 -to seg_data[3]
set_location_assignment PIN_H16 -to seg_data[2]
set_location_assignment PIN_H14 -to seg_data[1]
set_location_assignment PIN_H15 -to seg_data[0]
set_location_assignment PIN_R16 -to seg_sel[2]
set_location_assignment PIN_P17 -to seg_sel[1]
set_location_assignment PIN_N17 -to seg_sel[0]
set_location_assignment PIN_U11 -to KEY_COL[3]
set_location_assignment PIN_U10 -to KEY_COL[2]
set_location_assignment PIN_V14 -to KEY_COL[1]
set_location_assignment PIN_W15 -to KEY_COL[0]
set_location_assignment PIN_V16 -to KEY_ROW[3]
set_location_assignment PIN_Y17 -to KEY_ROW[2]
set_location_assignment PIN_V15 -to KEY_ROW[1]
set_location_assignment PIN_U16 -to KEY_ROW[0]
set_location_assignment PIN_D7 -to beep
set_location_assignment PIN_T1 -to key1
set_location_assignment PIN_AA12 -to key2
set_location_assignment PIN_T3 -to key3
set_location_assignment PIN_V5 -to key4
set_location_assignment PIN_AA11 -to en
set_location_assignment PIN_P4 -to shift
set_location_assignment PIN_E10 -to beep1
set_location_assignment PIN_U13 -to Dot_R[12]
set_location_assignment PIN_U14 -to Dot_R[11]
set_location_assignment PIN_U15 -to Dot_R[10]
set_location_assignment PIN_T10 -to Dot_R[9]
set_location_assignment PIN_T11 -to Dot_R[8]
set_location_assignment PIN_T12 -to Dot_R[7]
set_location_assignment PIN_T14 -to Dot_R[6]
set_location_assignment PIN_G11 -to Dot_R[5]
set_location_assignment PIN_M7 -to Dot_R[4]
set_location_assignment PIN_T15 -to Dot_R[3]
set_location_assignment PIN_T17 -to Dot_R[2]
set_location_assignment PIN_R17 -to Dot_R[1]
set_location_assignment PIN_T16 -to Dot_R[0]
set_location_assignment PIN_T9 -to Dot_C[3]
set_location_assignment PIN_U8 -to Dot_C[2]
set_location_assignment PIN_U9 -to Dot_C[1]
set_location_assignment PIN_V8 -to Dot_C[0]
set_location_assignment PIN_V12 -to Dot_R[15]
set_location_assignment PIN_V13 -to Dot_R[14]
set_location_assignment PIN_U12 -to Dot_R[13]
set_global_assignment -name VERILOG_FILE ../src/uart_tx.v
set_global_assignment -name VERILOG_FILE ../src/uart_top.v
set_global_assignment -name VERILOG_FILE ../src/uart_rx.v
set_global_assignment -name VERILOG_FILE ../src/DotPoint.v
set_global_assignment -name VERILOG_FILE ../src/beep.v
set_global_assignment -name VERILOG_FILE ../src/keyValue.v
set_global_assignment -name VERILOG_FILE ../src/keyPress.v
set_global_assignment -name VERILOG_FILE ../src/top.v
set_global_assignment -name VERILOG_FILE ../src/seg_top.v
set_global_assignment -name VERILOG_FILE ../src/seg_scan.v
set_global_assignment -name VERILOG_FILE ../src/seg_decoder.v
set_global_assignment -name VERILOG_FILE ../src/spi_master.v
set_global_assignment -name VERILOG_FILE ../src/ds1302_test.v
set_global_assignment -name VERILOG_FILE ../src/ds1302_io.v
set_global_assignment -name VERILOG_FILE ../src/ds1302.v
set_location_assignment PIN_AA9 -to uart_rx
set_location_assignment PIN_V9 -to uart_tx
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform.vwf