;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV @-1, <-0
	SUB @-127, 100
	SUB 124, <102
	SUB @121, 106
	MOV -1, <-20
	MOV #94, @0
	MOV #94, @0
	JMP @12, <0
	SUB @127, 100
	SUB 90, <8
	MOV -1, <-20
	SUB @-187, 100
	MOV -1, <-20
	SUB @127, 100
	MOV @121, 936
	MOV -1, <-20
	SUB 242, 20
	SPL -608, <-602
	ADD -24, <-0
	JMN 220, #0
	SUB -7, <-420
	MOV #32, @15
	SUB 124, <102
	DJN @12, <10
	SUB 124, <102
	MOV -1, <-20
	SUB <-2, <-0
	SUB <-2, <-0
	ADD 240, 60
	CMP @0, @12
	CMP @0, @12
	SUB -207, <-120
	SUB @121, 106
	ADD 210, 30
	SPL -608, <-602
	ADD -24, <-0
	SUB <-2, <-0
	MOV -1, <-20
	SPL 0, #2
	SPL 0, #2
	SPL 0, #2
	CMP -207, <-120
	ADD 240, 60
	CMP -207, <-120
	MOV -4, <-20
	MOV -4, <-20
