/*****************************************
		NanoShell Operating System
		  (C) 2022 iProgramInCpp

	 Storage Abstraction: AHCI Driver
******************************************/
#ifndef _AHCI_H
#define _AHCI_H

//https://wiki.osdev.org/AHCI
//https://zeal-operating-system.github.io/Kernel/BlkDev/DiskAHCI.ZC.html

#define ATA_IDENTIFY			0xEC //! same as ATAPIO's CMD_GETID
#define ATA_IDENTIFY_PACKET	 0xA1 // IDENTIFY PACKET DEVICE, mirror of ATA_IDENTIFY for ATAPI

typedef enum
{
	FIS_TYPE_REG_H2D	= 0x27,	// Register FIS - host to device
	FIS_TYPE_REG_D2H	= 0x34,	// Register FIS - device to host
	FIS_TYPE_DMA_ACT	= 0x39,	// DMA activate FIS - device to host
	FIS_TYPE_DMA_SETUP	= 0x41,	// DMA setup FIS - bidirectional
	FIS_TYPE_DATA		= 0x46,	// Data FIS - bidirectional
	FIS_TYPE_BIST		= 0x58,	// BIST activate FIS - bidirectional
	FIS_TYPE_PIO_SETUP	= 0x5F,	// PIO setup FIS - device to host
	FIS_TYPE_DEV_BITS	= 0xA1,	// Set device bits FIS - device to host
}
eFisType;

typedef enum
{
	AHCI_DEV_NULL,
	AHCI_DEV_SATA,
	AHCI_DEV_SEMB,
	AHCI_DEV_PM,
	AHCI_DEV_SATAPI,
}
eAhciDeviceType;

typedef struct
{
	// DWORD 0
	uint8_t  fis_type;	// FIS_TYPE_REG_H2D
 
	uint8_t  pmport:4;	// Port multiplier
	uint8_t  rsv0:3;	// Reserved
	uint8_t  c:1;		// 1: Command, 0: Control
 
	uint8_t  command;	// Command register
	uint8_t  featurel;	// Feature register, 7:0
 
	// DWORD 1
	uint8_t  lba0;		// LBA low register, 7:0
	uint8_t  lba1;		// LBA mid register, 15:8
	uint8_t  lba2;		// LBA high register, 23:16
	uint8_t  device;	// Device register
 
	// DWORD 2
	uint8_t  lba3;		// LBA register, 31:24
	uint8_t  lba4;		// LBA register, 39:32
	uint8_t  lba5;		// LBA register, 47:40
	uint8_t  featureh;	// Feature register, 15:8
 
	// DWORD 3
	uint8_t  countl;	// Count register, 7:0
	uint8_t  counth;	// Count register, 15:8
	uint8_t  icc;		// Isochronous command completion
	uint8_t  control;	// Control register
 
	// DWORD 4
	uint8_t  rsv1[4];	// Reserved
}
__attribute__((packed))
FisRegH2D;

typedef struct
{
	// DWORD 0
	uint8_t  fis_type;	// FIS_TYPE_REG_D2H
 
	uint8_t  pmport:4;	// Port multiplier
	uint8_t  rsv0:2;	// Reserved
	uint8_t  i:1;		// Interrupt bit
	uint8_t  rsv1:1;	// Reserved
 
	uint8_t  status;	// Status register
	uint8_t  error;	    // Error register
 
	// DWORD 1
	uint8_t  lba0;		// LBA low register, 7:0
	uint8_t  lba1;		// LBA mid register, 15:8
	uint8_t  lba2;		// LBA high register, 23:16
	uint8_t  device;	// Device register
 
	// DWORD 2
	uint8_t  lba3;		// LBA register, 31:24
	uint8_t  lba4;		// LBA register, 39:32
	uint8_t  lba5;		// LBA register, 47:40
	uint8_t  rsv2;		// Reserved
 
	// DWORD 3
	uint8_t  countl;	 // Count register, 7:0
	uint8_t  counth;	 // Count register, 15:8
	uint8_t  rsv3[2];	 // Reserved
 
	// DWORD 4
	uint8_t  rsv4[4];	 // Reserved
}
__attribute__((packed))
FisRegD2H;

typedef struct
{
	// DWORD 0
	uint8_t  fis_type;	// FIS_TYPE_DATA
 
	uint8_t  pmport:4;	// Port multiplier
	uint8_t  rsv0:4;	// Reserved
 
	uint8_t  rsv1[2];	// Reserved
 
	// DWORD 1 ~ N
	uint32_t data[1];	// Payload
}
__attribute__((packed))
FisData;

typedef struct
{
	// DWORD 0
	uint8_t  fis_type;	// FIS_TYPE_PIO_SETUP
 
	uint8_t  pmport:4;	// Port multiplier
	uint8_t  rsv0:1;	// Reserved
	uint8_t  d:1;		// Data transfer direction, 1 - device to host
	uint8_t  i:1;		// Interrupt bit
	uint8_t  rsv1:1;
 
	uint8_t  status;	// Status register
	uint8_t  error;		// Error register
 
	// DWORD 1
	uint8_t  lba0;		// LBA low register, 7:0
	uint8_t  lba1;		// LBA mid register, 15:8
	uint8_t  lba2;		// LBA high register, 23:16
	uint8_t  device;	// Device register
 
	// DWORD 2
	uint8_t  lba3;		// LBA register, 31:24
	uint8_t  lba4;		// LBA register, 39:32
	uint8_t  lba5;		// LBA register, 47:40
	uint8_t  rsv2;		// Reserved
 
	// DWORD 3
	uint8_t  countl;	// Count register, 7:0
	uint8_t  counth;	// Count register, 15:8
	uint8_t  rsv3;		// Reserved
	uint8_t  e_status;	// New value of status register
 
	// DWORD 4
	uint16_t tc;		// Transfer count
	uint8_t  rsv4[2];	// Reserved
}
__attribute__((packed))
FisPioSetup;

typedef struct
{
	// DWORD 0
	uint8_t  fis_type;	// FIS_TYPE_DMA_SETUP
 
	uint8_t  pmport:4;	// Port multiplier
	uint8_t  rsv0:1;	// Reserved
	uint8_t  d:1;		// Data transfer direction, 1 - device to host
	uint8_t  i:1;		// Interrupt bit
	uint8_t  a:1;	    // Auto-activate. Specifies if DMA Activate FIS is needed

	uint8_t  rsved[2];	    // Reserved
	
	//DWORD 1&2
	
	uint64_t DMAbufferID;	// DMA Buffer Identifier. Used to Identify DMA buffer in host memory.
							// SATA Spec says host specific and not in Spec. Trying AHCI spec might work.
	
	//DWORD 3
	uint32_t rsvd;		    //More reserved
	
	//DWORD 4
	uint32_t DMAbufOffset;  //Byte offset into buffer. First 2 bits must be 0
	
	//DWORD 5
	uint32_t TransferCount; //Number of bytes to transfer. Bit 0 must be 0
	
	//DWORD 6
	uint32_t resvd;		    //Reserved
	
}
__attribute__((packed))
FisDmaSetup;

typedef volatile struct
{
	// DW0
	union
	{
		struct
		{
			uint8_t  cfl:5;  // Command FIS length in DWORDS, 2 ~ 16
			uint8_t  a:1;	 // ATAPI
			uint8_t  w:1;	 // Write, 1: H2D, 0: D2H
			uint8_t  p:1;	 // Prefetchable
			
			uint8_t  r:1;	 // Reset
			uint8_t  b:1;	 // BIST
			uint8_t  c:1;	 // Clear busy upon R_OK
			uint8_t  rsv0:1; // Reserved
			uint8_t  pmp:4;  // Port multiplier port
		}
		m_desc;
		uint16_t m_descVal;
	};
	
	uint16_t m_prdtLength;   // Physical region descriptor table length in entries
	
	// DW1
	volatile
	uint32_t prdbc;   // Physical region descriptor byte count transferred
 
	// DW2, 3
	uint32_t m_cmdTableBase;   // Command table descriptor base address
	uint32_t m_cmdTableBaseU;  // Command table descriptor base address upper 32 bits
 
	// DW4 - 7
	uint32_t rsv1[4];	// Reserved
}
__attribute__((packed))
HbaCmdHeader;

typedef volatile struct
{
	uint32_t m_dataBase;  // Data base address
	uint32_t m_dataBaseU; // Data base address upper 32 bits
	uint32_t rsv0;		  // Reserved
 
	// DW3
	uint32_t m_dataBaseCount:22;   // Byte count, 4M max
	uint32_t rsv1:9;   // Reserved
	uint32_t i:1;	   // Interrupt on completion
}
__attribute__((packed))
HbaPrdtEntry;

typedef volatile struct
{
	// 0x00
	uint8_t  cfis[64];	// Command FIS
 
	// 0x40
	uint8_t  acmd[16];	// ATAPI command, 12 or 16 bytes
 
	// 0x50
	uint8_t  rsv[48];	// Reserved
 
	// 0x80
	HbaPrdtEntry	prdt_entry[1];	// Physical region descriptor table entries, 0 ~ 65535
}
__attribute__((packed))
HbaCmdTable;

typedef volatile struct
{
	uint32_t m_cmdListBase; // 0x00, command list base address, 1K-byte aligned
	uint32_t m_cmdListBaseU;// 0x04, command list base address upper 32 bits
	uint32_t m_fisBase;	    // 0x08, FIS base address, 256-byte aligned
	uint32_t m_fisBaseU;	// 0x0C, FIS base address upper 32 bits
	uint32_t m_intStatus;   // 0x10, interrupt status
	uint32_t m_intEnable;   // 0x14, interrupt enable
	uint32_t m_cmdState;	// 0x18, command and status
	uint32_t rsv0;		    // 0x1C, Reserved
	uint32_t m_tfd;		    // 0x20, task file data
	uint32_t m_signature;   // 0x24, signature
	uint32_t m_sataStatus;  // 0x28, SATA status (SCR0:SStatus)
	uint32_t m_sCtl;		// 0x2C, SATA control (SCR2:SControl)
	uint32_t m_sErr;		// 0x30, SATA error (SCR1:SError)
	uint32_t m_sAct;		// 0x34, SATA active (SCR3:SActive)
	uint32_t m_cmdIssue;	// 0x38, command issue
	uint32_t sntf;		    // 0x3C, SATA notification (SCR4:SNotification)
	uint32_t fbs;		    // 0x40, FIS-based switch control
	uint32_t rsv1[11];		// 0x44 ~ 0x6F, Reserved
	uint32_t vendor[4];	    // 0x70 ~ 0x7F, vendor specific
}
__attribute__((packed))
HbaPort;

typedef volatile struct
{
	// 0x00 - 0x2B, Generic Host Control
	uint32_t m_capabilities;	 // 0x00, Host capability
	uint32_t m_globalHBACtl;	 // 0x04, Global host control
	uint32_t is;				 // 0x08, Interrupt status
	uint32_t m_nPortImplemented; // 0x0C, Port implemented
	uint32_t vs;				 // 0x10, Version
	uint32_t ccc_ctl;			 // 0x14, Command completion coalescing control
	uint32_t ccc_pts;			 // 0x18, Command completion coalescing ports
	uint32_t em_loc;			 // 0x1C, Enclosure management location
	uint32_t em_ctl;			 // 0x20, Enclosure management control
	uint32_t m_capabilitiesExt;  // 0x24, Host capabilities extended
	uint32_t m_BOHC;			 // 0x28, BIOS/OS handoff control and status
 
	// 0x2C - 0x9F, Reserved
	uint8_t  rsv[0xA0-0x2C];
 
	// 0xA0 - 0xFF, Vendor specific registers
	uint8_t  vendor[0x100-0xA0];
 
	// 0x100 - 0x10FF, Port control registers
	HbaPort  m_ports[1]; // 1 ~ 32
}
__attribute__((packed))
HbaMem;

struct AhciController;

typedef struct
{
	int		m_nContID;
	int		m_nDevID;
	
	PciDevice			 *m_pDev;
	struct AhciController *m_pParent;
	
	volatile HbaMem  *m_pMem;
	volatile HbaPort *m_pPort;
	
	volatile void *m_pCommandListBase, *m_pFisBase; //for now
	
	volatile HbaCmdTable *m_pCommandTableBase[32];
	
	uint16_t m_pDevIDRecord[256];
}
AhciDevice;

typedef struct AhciController
{
	int		m_nID;
	
	PciDevice *m_pDev;
	AhciDevice*m_pDevices[30];
	
	volatile HbaMem *m_pMem;

	int		m_nMaxCommands;
}
AhciController;


void AhciOnDeviceFound (PciDevice *pPCI);
void StAhciInit ();

#endif