// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module decode_upsamp6 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        conv6_out14_dout,
        conv6_out14_num_data_valid,
        conv6_out14_fifo_cap,
        conv6_out14_empty_n,
        conv6_out14_read,
        upsamp6_out15_din,
        upsamp6_out15_num_data_valid,
        upsamp6_out15_fifo_cap,
        upsamp6_out15_full_n,
        upsamp6_out15_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 16'd1;
parameter    ap_ST_fsm_pp0_stage1 = 16'd2;
parameter    ap_ST_fsm_pp0_stage2 = 16'd4;
parameter    ap_ST_fsm_pp0_stage3 = 16'd8;
parameter    ap_ST_fsm_pp0_stage4 = 16'd16;
parameter    ap_ST_fsm_pp0_stage5 = 16'd32;
parameter    ap_ST_fsm_pp0_stage6 = 16'd64;
parameter    ap_ST_fsm_pp0_stage7 = 16'd128;
parameter    ap_ST_fsm_pp0_stage8 = 16'd256;
parameter    ap_ST_fsm_pp0_stage9 = 16'd512;
parameter    ap_ST_fsm_pp0_stage10 = 16'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 16'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 16'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 16'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 16'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] conv6_out14_dout;
input  [1:0] conv6_out14_num_data_valid;
input  [1:0] conv6_out14_fifo_cap;
input   conv6_out14_empty_n;
output   conv6_out14_read;
output  [31:0] upsamp6_out15_din;
input  [1:0] upsamp6_out15_num_data_valid;
input  [1:0] upsamp6_out15_fifo_cap;
input   upsamp6_out15_full_n;
output   upsamp6_out15_write;
output   start_out;
output   start_write;

reg ap_idle;
reg conv6_out14_read;
reg[31:0] upsamp6_out15_din;
reg upsamp6_out15_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    internal_ap_ready;
wire    ap_CS_fsm_pp0_stage2;
reg   [0:0] icmp_ln108_reg_802;
reg   [0:0] empty_44_reg_818;
reg    ap_predicate_op60_read_state3;
reg    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_state19_pp0_stage2_iter1;
reg    ap_block_pp0_stage2_subdone;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage15;
reg    ap_predicate_op231_write_state16;
reg    ap_predicate_op232_read_state16;
reg    ap_predicate_op238_write_state16;
reg    ap_block_state16_pp0_stage15_iter0;
reg    ap_block_pp0_stage15_subdone;
reg    conv6_out14_blk_n;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
wire    ap_block_pp0_stage15;
wire    ap_block_pp0_stage0;
reg    upsamp6_out15_blk_n;
reg   [0:0] empty_44_reg_818_pp0_iter1_reg;
reg   [31:0] reg_419;
reg    ap_predicate_op51_read_state2;
reg    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_state18_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
reg    ap_predicate_op75_write_state4;
reg    ap_predicate_op76_read_state4;
reg    ap_predicate_op81_write_state4;
reg    ap_block_state4_pp0_stage3_iter0;
reg    ap_done_reg;
reg    ap_block_pp0_stage3_11001;
reg    ap_predicate_op109_write_state6;
reg    ap_predicate_op110_read_state6;
reg    ap_predicate_op115_write_state6;
reg    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_11001;
reg    ap_predicate_op150_write_state8;
reg    ap_predicate_op151_read_state8;
reg    ap_predicate_op156_write_state8;
reg    ap_block_state8_pp0_stage7_iter0;
reg    ap_block_pp0_stage7_11001;
reg    ap_predicate_op186_write_state10;
reg    ap_predicate_op187_read_state10;
reg    ap_predicate_op193_write_state10;
reg    ap_block_state10_pp0_stage9_iter0;
reg    ap_block_pp0_stage9_11001;
reg    ap_predicate_op203_write_state12;
reg    ap_predicate_op204_read_state12;
reg    ap_predicate_op209_write_state12;
reg    ap_block_state12_pp0_stage11_iter0;
reg    ap_block_pp0_stage11_11001;
reg    ap_predicate_op217_write_state14;
reg    ap_predicate_op218_read_state14;
reg    ap_predicate_op223_write_state14;
reg    ap_block_state14_pp0_stage13_iter0;
reg    ap_block_pp0_stage13_11001;
reg    ap_block_pp0_stage15_11001;
reg   [31:0] reg_424;
reg    ap_block_pp0_stage2_11001;
reg    ap_predicate_op92_write_state5;
reg    ap_predicate_op93_read_state5;
reg    ap_predicate_op98_write_state5;
reg    ap_block_state5_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_11001;
reg    ap_predicate_op133_write_state7;
reg    ap_predicate_op134_read_state7;
reg    ap_predicate_op139_write_state7;
reg    ap_block_state7_pp0_stage6_iter0;
reg    ap_block_pp0_stage6_11001;
reg    ap_predicate_op167_write_state9;
reg    ap_predicate_op168_read_state9;
reg    ap_predicate_op174_write_state9;
reg    ap_block_state9_pp0_stage8_iter0;
reg    ap_block_pp0_stage8_11001;
reg    ap_predicate_op196_write_state11;
reg    ap_predicate_op197_read_state11;
reg    ap_predicate_op202_write_state11;
reg    ap_block_state11_pp0_stage10_iter0;
reg    ap_block_pp0_stage10_11001;
reg    ap_predicate_op210_write_state13;
reg    ap_predicate_op211_read_state13;
reg    ap_predicate_op216_write_state13;
reg    ap_block_state13_pp0_stage12_iter0;
reg    ap_block_pp0_stage12_11001;
reg    ap_predicate_op224_write_state15;
reg    ap_predicate_op225_read_state15;
reg    ap_predicate_op230_write_state15;
reg    ap_block_state15_pp0_stage14_iter0;
reg    ap_block_pp0_stage14_11001;
wire   [31:0] upsam_buf6_V_q0;
reg   [31:0] reg_429;
wire   [31:0] upsam_buf6_V_q1;
reg   [31:0] reg_434;
reg   [31:0] reg_440;
reg   [31:0] reg_445;
wire   [0:0] icmp_ln108_fu_469_p2;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state17_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [3:0] div15_i_udiv_reg_806;
wire   [0:0] empty_44_fu_533_p2;
wire   [5:0] div15_i_udiv_cast7_fu_572_p1;
reg   [5:0] div15_i_udiv_cast7_reg_827;
wire   [6:0] div15_i_udiv_cast8_fu_591_p1;
reg   [6:0] div15_i_udiv_cast8_reg_844;
wire   [7:0] div15_i_udiv_cast2_fu_655_p1;
reg   [7:0] div15_i_udiv_cast2_reg_883;
reg   [31:0] upsam_buf_V_load_8_reg_892;
reg   [31:0] upsam_buf_V_load_10_reg_907;
reg   [31:0] upsam_buf_V_load_12_reg_922;
reg   [31:0] upsam_buf_V_load_14_reg_937;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [7:0] upsam_buf6_V_address0;
reg    upsam_buf6_V_ce0;
reg    upsam_buf6_V_we0;
reg   [7:0] upsam_buf6_V_address1;
reg    upsam_buf6_V_ce1;
reg    upsam_buf6_V_we1;
wire   [63:0] zext_ln114_fu_560_p1;
wire   [63:0] zext_ln116_fu_564_p1;
wire   [63:0] zext_ln114_1_fu_576_p1;
wire   [63:0] zext_ln116_1_fu_581_p1;
wire   [63:0] zext_ln116_2_fu_586_p1;
wire   [63:0] zext_ln114_2_fu_595_p1;
wire   [63:0] zext_ln116_3_fu_600_p1;
wire   [63:0] zext_ln116_4_fu_605_p1;
wire   [63:0] zext_ln114_3_fu_610_p1;
wire   [63:0] zext_ln116_5_fu_615_p1;
wire   [63:0] zext_ln116_6_fu_620_p1;
wire   [63:0] zext_ln114_4_fu_625_p1;
wire   [63:0] zext_ln116_7_fu_634_p1;
wire   [63:0] zext_ln116_8_fu_650_p1;
wire   [63:0] zext_ln114_5_fu_660_p1;
wire   [63:0] zext_ln116_9_fu_665_p1;
wire   [63:0] zext_ln116_10_fu_670_p1;
wire   [63:0] zext_ln114_6_fu_675_p1;
wire   [63:0] zext_ln116_11_fu_680_p1;
wire   [63:0] zext_ln116_12_fu_685_p1;
wire   [63:0] zext_ln114_7_fu_694_p1;
wire   [63:0] zext_ln116_13_fu_699_p1;
wire   [63:0] zext_ln116_14_fu_708_p1;
wire   [63:0] zext_ln114_8_fu_724_p1;
wire   [63:0] zext_ln114_9_fu_729_p1;
wire   [63:0] zext_ln114_10_fu_734_p1;
wire   [63:0] zext_ln114_11_fu_739_p1;
wire   [63:0] zext_ln114_12_fu_744_p1;
wire   [63:0] zext_ln114_13_fu_749_p1;
wire   [63:0] zext_ln114_14_fu_758_p1;
wire   [63:0] zext_ln114_15_fu_767_p1;
wire   [63:0] zext_ln116_15_fu_776_p1;
reg   [4:0] cona_col_fu_84;
wire   [4:0] cona_col_1_fu_539_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_cona_col_load;
reg   [4:0] cona_row_fu_88;
wire   [4:0] select_ln108_1_fu_507_p3;
reg   [4:0] ap_sig_allocacmp_cona_row_load;
reg   [9:0] indvar_flatten_fu_92;
wire   [9:0] add_ln108_fu_475_p2;
reg   [9:0] ap_sig_allocacmp_indvar_flatten_load;
reg    ap_block_pp0_stage3_01001;
reg    ap_block_pp0_stage4_01001;
reg    ap_block_pp0_stage5_01001;
reg    ap_block_pp0_stage6_01001;
reg    ap_block_pp0_stage7_01001;
reg    ap_block_pp0_stage8_01001;
reg    ap_block_pp0_stage9_01001;
reg    ap_block_pp0_stage10_01001;
reg    ap_block_pp0_stage11_01001;
reg    ap_block_pp0_stage12_01001;
reg    ap_block_pp0_stage13_01001;
reg    ap_block_pp0_stage14_01001;
reg    ap_block_pp0_stage15_01001;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp0_stage1_01001;
reg    ap_block_pp0_stage2_01001;
wire   [4:0] div15_i_udiv_cast_fu_568_p1;
reg   [5:0] grp_fu_354_p0;
reg   [6:0] grp_fu_364_p0;
reg   [7:0] grp_fu_384_p0;
reg   [7:0] grp_fu_389_p0;
wire   [0:0] icmp_ln109_fu_487_p2;
wire   [4:0] add_ln108_1_fu_501_p2;
wire   [4:0] select_ln108_fu_493_p3;
wire   [0:0] trunc_ln109_fu_519_p1;
wire   [0:0] trunc_ln108_fu_515_p1;
wire   [4:0] grp_fu_349_p2;
wire   [5:0] grp_fu_354_p2;
wire   [5:0] grp_fu_359_p2;
wire   [6:0] grp_fu_364_p2;
wire   [6:0] grp_fu_369_p2;
wire   [6:0] grp_fu_374_p2;
wire   [5:0] grp_fu_379_p2;
wire  signed [6:0] sext_ln116_fu_630_p1;
wire   [4:0] or_ln_fu_639_p3;
wire  signed [6:0] sext_ln116_1_fu_646_p1;
wire   [7:0] grp_fu_384_p2;
wire   [7:0] grp_fu_389_p2;
wire   [7:0] grp_fu_394_p2;
wire   [7:0] grp_fu_399_p2;
wire  signed [6:0] sext_ln114_fu_690_p1;
wire   [7:0] grp_fu_404_p2;
wire   [6:0] grp_fu_409_p2;
wire  signed [7:0] sext_ln116_2_fu_704_p1;
wire   [4:0] or_ln1_fu_713_p3;
wire  signed [6:0] sext_ln114_1_fu_720_p1;
wire  signed [7:0] sext_ln114_2_fu_754_p1;
wire   [6:0] grp_fu_414_p2;
wire  signed [7:0] sext_ln114_3_fu_763_p1;
wire  signed [7:0] sext_ln116_3_fu_772_p1;
wire    ap_continue_int;
reg    ap_done_int;
reg   [15:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_801;
reg    ap_condition_1516;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 16'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

decode_upsamp6_upsam_buf6_V_RdEe #(
    .DataWidth( 32 ),
    .AddressRange( 224 ),
    .AddressWidth( 8 ))
upsam_buf6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(upsam_buf6_V_address0),
    .ce0(upsam_buf6_V_ce0),
    .we0(upsam_buf6_V_we0),
    .d0(conv6_out14_dout),
    .q0(upsam_buf6_V_q0),
    .address1(upsam_buf6_V_address1),
    .ce1(upsam_buf6_V_ce1),
    .we1(upsam_buf6_V_we1),
    .d1(conv6_out14_dout),
    .q1(upsam_buf6_V_q1)
);

decode_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_801)) begin
        if ((icmp_ln108_fu_469_p2 == 1'd0)) begin
            cona_col_fu_84 <= cona_col_1_fu_539_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            cona_col_fu_84 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_801)) begin
        if ((icmp_ln108_fu_469_p2 == 1'd0)) begin
            cona_row_fu_88 <= select_ln108_1_fu_507_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            cona_row_fu_88 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_801)) begin
        if ((icmp_ln108_fu_469_p2 == 1'd0)) begin
            indvar_flatten_fu_92 <= add_ln108_fu_475_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_92 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        reg_434 <= upsam_buf6_V_q0;
    end else if ((((1'b0 == ap_block_pp0_stage5_11001) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_434 <= upsam_buf6_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1516)) begin
        if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            reg_445 <= upsam_buf6_V_q1;
        end else if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            reg_445 <= upsam_buf6_V_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln108_reg_802 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        div15_i_udiv_cast2_reg_883[3 : 0] <= div15_i_udiv_cast2_fu_655_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln108_reg_802 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        div15_i_udiv_cast7_reg_827[3 : 0] <= div15_i_udiv_cast7_fu_572_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln108_reg_802 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        div15_i_udiv_cast8_reg_844[3 : 0] <= div15_i_udiv_cast8_fu_591_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln108_fu_469_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        div15_i_udiv_reg_806 <= {{select_ln108_fu_493_p3[4:1]}};
        empty_44_reg_818 <= empty_44_fu_533_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_44_reg_818_pp0_iter1_reg <= empty_44_reg_818;
        icmp_ln108_reg_802 <= icmp_ln108_fu_469_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_predicate_op232_read_state16 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_predicate_op218_read_state14 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_predicate_op204_read_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_predicate_op187_read_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op151_read_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op110_read_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op76_read_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op51_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_419 <= conv6_out14_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_predicate_op225_read_state15 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_predicate_op211_read_state13 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_predicate_op197_read_state11 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_predicate_op168_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_predicate_op134_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op93_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op60_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_424 <= conv6_out14_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_429 <= upsam_buf6_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_440 <= upsam_buf6_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        upsam_buf_V_load_10_reg_907 <= upsam_buf6_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        upsam_buf_V_load_12_reg_922 <= upsam_buf6_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        upsam_buf_V_load_14_reg_937 <= upsam_buf6_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        upsam_buf_V_load_8_reg_892 <= upsam_buf6_V_q1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (icmp_ln108_reg_802 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cona_col_load = 5'd0;
    end else begin
        ap_sig_allocacmp_cona_col_load = cona_col_fu_84;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cona_row_load = 5'd0;
    end else begin
        ap_sig_allocacmp_cona_row_load = cona_row_fu_88;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_92;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (empty_44_reg_818 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_predicate_op232_read_state16 == 1'b1)) | ((1'b0 == ap_block_pp0_stage14) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op60_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv6_out14_blk_n = conv6_out14_empty_n;
    end else begin
        conv6_out14_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (empty_44_reg_818 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_predicate_op225_read_state15 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_predicate_op211_read_state13 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_predicate_op197_read_state11 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_predicate_op168_read_state9 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_predicate_op134_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op93_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op60_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_predicate_op232_read_state16 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_predicate_op218_read_state14 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_predicate_op204_read_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_predicate_op187_read_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op151_read_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op110_read_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op76_read_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op51_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        conv6_out14_read = 1'b1;
    end else begin
        conv6_out14_read = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_354_p0 = div15_i_udiv_cast7_reg_827;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_354_p0 = div15_i_udiv_cast7_fu_572_p1;
        end else begin
            grp_fu_354_p0 = 'bx;
        end
    end else begin
        grp_fu_354_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_364_p0 = div15_i_udiv_cast8_reg_844;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_364_p0 = div15_i_udiv_cast8_fu_591_p1;
        end else begin
            grp_fu_364_p0 = 'bx;
        end
    end else begin
        grp_fu_364_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_384_p0 = div15_i_udiv_cast2_reg_883;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_384_p0 = div15_i_udiv_cast2_fu_655_p1;
        end else begin
            grp_fu_384_p0 = 'bx;
        end
    end else begin
        grp_fu_384_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_389_p0 = div15_i_udiv_cast2_reg_883;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_389_p0 = div15_i_udiv_cast2_fu_655_p1;
        end else begin
            grp_fu_389_p0 = 'bx;
        end
    end else begin
        grp_fu_389_p0 = 'bx;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        upsam_buf6_V_address0 = zext_ln114_15_fu_767_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        upsam_buf6_V_address0 = zext_ln114_13_fu_749_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        upsam_buf6_V_address0 = zext_ln114_11_fu_739_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        upsam_buf6_V_address0 = zext_ln114_9_fu_729_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        upsam_buf6_V_address0 = zext_ln116_14_fu_708_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        upsam_buf6_V_address0 = zext_ln114_7_fu_694_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        upsam_buf6_V_address0 = zext_ln116_11_fu_680_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        upsam_buf6_V_address0 = zext_ln116_10_fu_670_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        upsam_buf6_V_address0 = zext_ln114_5_fu_660_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        upsam_buf6_V_address0 = zext_ln116_7_fu_634_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        upsam_buf6_V_address0 = zext_ln116_6_fu_620_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        upsam_buf6_V_address0 = zext_ln114_3_fu_610_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        upsam_buf6_V_address0 = zext_ln116_3_fu_600_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        upsam_buf6_V_address0 = zext_ln116_1_fu_581_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        upsam_buf6_V_address0 = zext_ln116_fu_564_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        upsam_buf6_V_address0 = zext_ln114_fu_560_p1;
    end else begin
        upsam_buf6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        upsam_buf6_V_address1 = zext_ln116_15_fu_776_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        upsam_buf6_V_address1 = zext_ln114_14_fu_758_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        upsam_buf6_V_address1 = zext_ln114_12_fu_744_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        upsam_buf6_V_address1 = zext_ln114_10_fu_734_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        upsam_buf6_V_address1 = zext_ln114_8_fu_724_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        upsam_buf6_V_address1 = zext_ln116_13_fu_699_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        upsam_buf6_V_address1 = zext_ln116_12_fu_685_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        upsam_buf6_V_address1 = zext_ln114_6_fu_675_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        upsam_buf6_V_address1 = zext_ln116_9_fu_665_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        upsam_buf6_V_address1 = zext_ln116_8_fu_650_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        upsam_buf6_V_address1 = zext_ln114_4_fu_625_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        upsam_buf6_V_address1 = zext_ln116_5_fu_615_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        upsam_buf6_V_address1 = zext_ln116_4_fu_605_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        upsam_buf6_V_address1 = zext_ln114_2_fu_595_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        upsam_buf6_V_address1 = zext_ln116_2_fu_586_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        upsam_buf6_V_address1 = zext_ln114_1_fu_576_p1;
    end else begin
        upsam_buf6_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage8_11001) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6_11001) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4_11001) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        upsam_buf6_V_ce0 = 1'b1;
    end else begin
        upsam_buf6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage7_11001) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage5_11001) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        upsam_buf6_V_ce1 = 1'b1;
    end else begin
        upsam_buf6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (empty_44_reg_818 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage14_11001) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        upsam_buf6_V_we0 = 1'b1;
    end else begin
        upsam_buf6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage15_11001) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        upsam_buf6_V_we1 = 1'b1;
    end else begin
        upsam_buf6_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (empty_44_reg_818 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (empty_44_reg_818 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_predicate_op238_write_state16 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_predicate_op231_write_state16 == 1'b1)) | ((1'b0 == ap_block_pp0_stage14) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage14) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage13) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage12) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage11) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage10) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage9) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage8) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage7) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage5) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3) & (empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (empty_44_reg_818_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (empty_44_reg_818_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        upsamp6_out15_blk_n = upsamp6_out15_full_n;
    end else begin
        upsamp6_out15_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        upsamp6_out15_din = upsam_buf6_V_q1;
    end else if (((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (empty_44_reg_818_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        upsamp6_out15_din = upsam_buf_V_load_14_reg_937;
    end else if (((1'b0 == ap_block_pp0_stage15_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_predicate_op238_write_state16 == 1'b1))) begin
        upsamp6_out15_din = upsam_buf_V_load_12_reg_922;
    end else if (((1'b0 == ap_block_pp0_stage13_01001) & (ap_predicate_op223_write_state14 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        upsamp6_out15_din = upsam_buf_V_load_10_reg_907;
    end else if (((1'b0 == ap_block_pp0_stage11_01001) & (ap_predicate_op209_write_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        upsamp6_out15_din = upsam_buf_V_load_8_reg_892;
    end else if ((((1'b0 == ap_block_pp0_stage0_01001) & (empty_44_reg_818 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9_01001) & (ap_predicate_op193_write_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        upsamp6_out15_din = reg_445;
    end else if ((((1'b0 == ap_block_pp0_stage12_01001) & (ap_predicate_op216_write_state13 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op156_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        upsamp6_out15_din = reg_440;
    end else if ((((1'b0 == ap_block_pp0_stage14_01001) & (ap_predicate_op230_write_state15 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage8_01001) & (ap_predicate_op174_write_state9 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op115_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        upsamp6_out15_din = reg_434;
    end else if ((((1'b0 == ap_block_pp0_stage0_01001) & (empty_44_reg_818 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage14_01001) & (ap_predicate_op224_write_state15 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_01001) & (ap_predicate_op210_write_state13 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_01001) & (ap_predicate_op196_write_state11 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_01001) & (ap_predicate_op167_write_state9 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_01001) & (ap_predicate_op133_write_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_01001) & (ap_predicate_op92_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        upsamp6_out15_din = reg_424;
    end else if ((((1'b0 == ap_block_pp0_stage10_01001) & (ap_predicate_op202_write_state11 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_01001) & (ap_predicate_op139_write_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_01001) & (ap_predicate_op98_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op81_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        upsamp6_out15_din = reg_429;
    end else if ((((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (empty_44_reg_818_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage15_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_predicate_op231_write_state16 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_01001) & (ap_predicate_op217_write_state14 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_01001) & (ap_predicate_op203_write_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_01001) & (ap_predicate_op186_write_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op150_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op109_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op75_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        upsamp6_out15_din = reg_419;
    end else begin
        upsamp6_out15_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (empty_44_reg_818 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (empty_44_reg_818 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_predicate_op230_write_state15 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_predicate_op224_write_state15 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_predicate_op216_write_state13 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_predicate_op210_write_state13 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_predicate_op202_write_state11 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_predicate_op196_write_state11 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_predicate_op174_write_state9 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_predicate_op167_write_state9 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_predicate_op139_write_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_predicate_op133_write_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op98_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op92_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_predicate_op238_write_state16 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_predicate_op231_write_state16 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_predicate_op223_write_state14 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_predicate_op217_write_state14 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_predicate_op209_write_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_predicate_op203_write_state12 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_predicate_op193_write_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_predicate_op186_write_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op156_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op150_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op115_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op109_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op81_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op75_write_state4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (empty_44_reg_818_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (empty_44_reg_818_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        upsamp6_out15_write = 1'b1;
    end else begin
        upsamp6_out15_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln108_1_fu_501_p2 = (ap_sig_allocacmp_cona_row_load + 5'd1);

assign add_ln108_fu_475_p2 = (ap_sig_allocacmp_indvar_flatten_load + 10'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (empty_44_reg_818 == 1'd0)) | ((upsamp6_out15_full_n == 1'b0) & (empty_44_reg_818 == 1'd1)) | ((empty_44_reg_818 == 1'd0) & (conv6_out14_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_done_reg == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (empty_44_reg_818 == 1'd0)) | ((upsamp6_out15_full_n == 1'b0) & (empty_44_reg_818 == 1'd1)) | ((empty_44_reg_818 == 1'd0) & (conv6_out14_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_done_reg == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (empty_44_reg_818 == 1'd0)) | ((upsamp6_out15_full_n == 1'b0) & (empty_44_reg_818 == 1'd1)) | ((empty_44_reg_818 == 1'd0) & (conv6_out14_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_done_reg == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op202_write_state11 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op196_write_state11 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op197_read_state11 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage10_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op202_write_state11 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op196_write_state11 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op197_read_state11 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op202_write_state11 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op196_write_state11 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op197_read_state11 == 1'b1))));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op209_write_state12 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op203_write_state12 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op204_read_state12 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage11_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op209_write_state12 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op203_write_state12 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op204_read_state12 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op209_write_state12 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op203_write_state12 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op204_read_state12 == 1'b1))));
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op216_write_state13 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op210_write_state13 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op211_read_state13 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage12_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op216_write_state13 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op210_write_state13 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op211_read_state13 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op216_write_state13 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op210_write_state13 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op211_read_state13 == 1'b1))));
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op223_write_state14 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op217_write_state14 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op218_read_state14 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage13_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op223_write_state14 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op217_write_state14 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op218_read_state14 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op223_write_state14 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op217_write_state14 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op218_read_state14 == 1'b1))));
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op230_write_state15 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op224_write_state15 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op225_read_state15 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage14_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op230_write_state15 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op224_write_state15 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op225_read_state15 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op230_write_state15 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op224_write_state15 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op225_read_state15 == 1'b1))));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op238_write_state16 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op231_write_state16 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op232_read_state16 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage15_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op238_write_state16 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op231_write_state16 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op232_read_state16 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op238_write_state16 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op231_write_state16 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op232_read_state16 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (empty_44_reg_818_pp0_iter1_reg == 1'd0)) | ((upsamp6_out15_full_n == 1'b0) & (empty_44_reg_818_pp0_iter1_reg == 1'd1)))) | ((conv6_out14_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op51_read_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (empty_44_reg_818_pp0_iter1_reg == 1'd0)) | ((upsamp6_out15_full_n == 1'b0) & (empty_44_reg_818_pp0_iter1_reg == 1'd1)))) | ((conv6_out14_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op51_read_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (empty_44_reg_818_pp0_iter1_reg == 1'd0)) | ((upsamp6_out15_full_n == 1'b0) & (empty_44_reg_818_pp0_iter1_reg == 1'd1)))) | ((conv6_out14_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op51_read_state2 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = (((upsamp6_out15_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_predicate_op60_read_state3 == 1'b1) & (conv6_out14_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((upsamp6_out15_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_predicate_op60_read_state3 == 1'b1) & (conv6_out14_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((upsamp6_out15_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_predicate_op60_read_state3 == 1'b1) & (conv6_out14_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op81_write_state4 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op75_write_state4 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op76_read_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op81_write_state4 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op75_write_state4 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op76_read_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op81_write_state4 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op75_write_state4 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op76_read_state4 == 1'b1)))));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op98_write_state5 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op92_write_state5 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op93_read_state5 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op98_write_state5 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op92_write_state5 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op93_read_state5 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op98_write_state5 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op92_write_state5 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op93_read_state5 == 1'b1))));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op115_write_state6 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op109_write_state6 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op110_read_state6 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op115_write_state6 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op109_write_state6 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op110_read_state6 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op115_write_state6 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op109_write_state6 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op110_read_state6 == 1'b1))));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op139_write_state7 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op133_write_state7 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op134_read_state7 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op139_write_state7 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op133_write_state7 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op134_read_state7 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op139_write_state7 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op133_write_state7 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op134_read_state7 == 1'b1))));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op156_write_state8 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op150_write_state8 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op151_read_state8 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op156_write_state8 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op150_write_state8 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op151_read_state8 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op156_write_state8 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op150_write_state8 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op151_read_state8 == 1'b1))));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op174_write_state9 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op167_write_state9 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op168_read_state9 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage8_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op174_write_state9 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op167_write_state9 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op168_read_state9 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op174_write_state9 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op167_write_state9 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op168_read_state9 == 1'b1))));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op193_write_state10 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op186_write_state10 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op187_read_state10 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage9_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op193_write_state10 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op186_write_state10 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op187_read_state10 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op193_write_state10 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op186_write_state10 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op187_read_state10 == 1'b1))));
end

always @ (*) begin
    ap_block_state10_pp0_stage9_iter0 = (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op193_write_state10 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op186_write_state10 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op187_read_state10 == 1'b1)));
end

always @ (*) begin
    ap_block_state11_pp0_stage10_iter0 = (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op202_write_state11 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op196_write_state11 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op197_read_state11 == 1'b1)));
end

always @ (*) begin
    ap_block_state12_pp0_stage11_iter0 = (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op209_write_state12 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op203_write_state12 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op204_read_state12 == 1'b1)));
end

always @ (*) begin
    ap_block_state13_pp0_stage12_iter0 = (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op216_write_state13 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op210_write_state13 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op211_read_state13 == 1'b1)));
end

always @ (*) begin
    ap_block_state14_pp0_stage13_iter0 = (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op223_write_state14 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op217_write_state14 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op218_read_state14 == 1'b1)));
end

always @ (*) begin
    ap_block_state15_pp0_stage14_iter0 = (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op230_write_state15 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op224_write_state15 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op225_read_state15 == 1'b1)));
end

always @ (*) begin
    ap_block_state16_pp0_stage15_iter0 = (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op238_write_state16 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op231_write_state16 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op232_read_state16 == 1'b1)));
end

always @ (*) begin
    ap_block_state17_pp0_stage0_iter1 = (((upsamp6_out15_full_n == 1'b0) & (empty_44_reg_818 == 1'd0)) | ((upsamp6_out15_full_n == 1'b0) & (empty_44_reg_818 == 1'd1)) | ((empty_44_reg_818 == 1'd0) & (conv6_out14_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state18_pp0_stage1_iter1 = (((upsamp6_out15_full_n == 1'b0) & (empty_44_reg_818_pp0_iter1_reg == 1'd0)) | ((upsamp6_out15_full_n == 1'b0) & (empty_44_reg_818_pp0_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_block_state19_pp0_stage2_iter1 = (upsamp6_out15_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op51_read_state2 == 1'b1));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = ((ap_predicate_op60_read_state3 == 1'b1) & (conv6_out14_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0 = (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op81_write_state4 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op75_write_state4 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op76_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_state5_pp0_stage4_iter0 = (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op98_write_state5 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op92_write_state5 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op93_read_state5 == 1'b1)));
end

always @ (*) begin
    ap_block_state6_pp0_stage5_iter0 = (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op115_write_state6 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op109_write_state6 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op110_read_state6 == 1'b1)));
end

always @ (*) begin
    ap_block_state7_pp0_stage6_iter0 = (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op139_write_state7 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op133_write_state7 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op134_read_state7 == 1'b1)));
end

always @ (*) begin
    ap_block_state8_pp0_stage7_iter0 = (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op156_write_state8 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op150_write_state8 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op151_read_state8 == 1'b1)));
end

always @ (*) begin
    ap_block_state9_pp0_stage8_iter0 = (((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op174_write_state9 == 1'b1)) | ((upsamp6_out15_full_n == 1'b0) & (ap_predicate_op167_write_state9 == 1'b1)) | ((conv6_out14_empty_n == 1'b0) & (ap_predicate_op168_read_state9 == 1'b1)));
end

always @ (*) begin
    ap_condition_1516 = ((empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_801 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

always @ (*) begin
    ap_predicate_op109_write_state6 = ((empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op110_read_state6 = ((empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op115_write_state6 = ((empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op133_write_state7 = ((empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op134_read_state7 = ((empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op139_write_state7 = ((empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op150_write_state8 = ((empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op151_read_state8 = ((empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op156_write_state8 = ((empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op167_write_state9 = ((empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op168_read_state9 = ((empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op174_write_state9 = ((empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op186_write_state10 = ((empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op187_read_state10 = ((empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op193_write_state10 = ((empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op196_write_state11 = ((empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op197_read_state11 = ((empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op202_write_state11 = ((empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op203_write_state12 = ((empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op204_read_state12 = ((empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op209_write_state12 = ((empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op210_write_state13 = ((empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op211_read_state13 = ((empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op216_write_state13 = ((empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op217_write_state14 = ((empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op218_read_state14 = ((empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op223_write_state14 = ((empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op224_write_state15 = ((empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op225_read_state15 = ((empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op230_write_state15 = ((empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op231_write_state16 = ((empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op232_read_state16 = ((empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op238_write_state16 = ((empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op51_read_state2 = ((empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op60_read_state3 = ((empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op75_write_state4 = ((empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op76_read_state4 = ((empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op81_write_state4 = ((empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op92_write_state5 = ((empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op93_read_state5 = ((empty_44_reg_818 == 1'd0) & (icmp_ln108_reg_802 == 1'd0));
end

always @ (*) begin
    ap_predicate_op98_write_state5 = ((empty_44_reg_818 == 1'd1) & (icmp_ln108_reg_802 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign cona_col_1_fu_539_p2 = (select_ln108_fu_493_p3 + 5'd1);

assign div15_i_udiv_cast2_fu_655_p1 = div15_i_udiv_reg_806;

assign div15_i_udiv_cast7_fu_572_p1 = div15_i_udiv_reg_806;

assign div15_i_udiv_cast8_fu_591_p1 = div15_i_udiv_reg_806;

assign div15_i_udiv_cast_fu_568_p1 = div15_i_udiv_reg_806;

assign empty_44_fu_533_p2 = (trunc_ln109_fu_519_p1 | trunc_ln108_fu_515_p1);

assign grp_fu_349_p2 = (div15_i_udiv_cast_fu_568_p1 + 5'd14);

assign grp_fu_354_p2 = (grp_fu_354_p0 + 6'd28);

assign grp_fu_359_p2 = ($signed(div15_i_udiv_cast7_reg_827) + $signed(6'd42));

assign grp_fu_364_p2 = (grp_fu_364_p0 + 7'd56);

assign grp_fu_369_p2 = ($signed(div15_i_udiv_cast8_reg_844) + $signed(7'd70));

assign grp_fu_374_p2 = ($signed(div15_i_udiv_cast8_reg_844) + $signed(7'd84));

assign grp_fu_379_p2 = ($signed(div15_i_udiv_cast7_reg_827) + $signed(6'd34));

assign grp_fu_384_p2 = (grp_fu_384_p0 + 8'd126);

assign grp_fu_389_p2 = ($signed(grp_fu_389_p0) + $signed(8'd140));

assign grp_fu_394_p2 = ($signed(div15_i_udiv_cast2_reg_883) + $signed(8'd154));

assign grp_fu_399_p2 = ($signed(div15_i_udiv_cast2_reg_883) + $signed(8'd168));

assign grp_fu_404_p2 = ($signed(div15_i_udiv_cast2_reg_883) + $signed(8'd182));

assign grp_fu_409_p2 = ($signed(div15_i_udiv_cast8_reg_844) + $signed(7'd68));

assign grp_fu_414_p2 = ($signed(div15_i_udiv_cast8_reg_844) + $signed(7'd82));

assign icmp_ln108_fu_469_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 10'd784) ? 1'b1 : 1'b0);

assign icmp_ln109_fu_487_p2 = ((ap_sig_allocacmp_cona_col_load == 5'd28) ? 1'b1 : 1'b0);

assign or_ln1_fu_713_p3 = {{1'd1}, {div15_i_udiv_reg_806}};

assign or_ln_fu_639_p3 = {{1'd1}, {div15_i_udiv_reg_806}};

assign select_ln108_1_fu_507_p3 = ((icmp_ln109_fu_487_p2[0:0] == 1'b1) ? add_ln108_1_fu_501_p2 : ap_sig_allocacmp_cona_row_load);

assign select_ln108_fu_493_p3 = ((icmp_ln109_fu_487_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_cona_col_load);

assign sext_ln114_1_fu_720_p1 = $signed(or_ln1_fu_713_p3);

assign sext_ln114_2_fu_754_p1 = $signed(grp_fu_409_p2);

assign sext_ln114_3_fu_763_p1 = $signed(grp_fu_414_p2);

assign sext_ln114_fu_690_p1 = $signed(grp_fu_379_p2);

assign sext_ln116_1_fu_646_p1 = $signed(or_ln_fu_639_p3);

assign sext_ln116_2_fu_704_p1 = $signed(grp_fu_409_p2);

assign sext_ln116_3_fu_772_p1 = $signed(grp_fu_414_p2);

assign sext_ln116_fu_630_p1 = $signed(grp_fu_379_p2);

assign start_out = real_start;

assign trunc_ln108_fu_515_p1 = select_ln108_1_fu_507_p3[0:0];

assign trunc_ln109_fu_519_p1 = select_ln108_fu_493_p3[0:0];

assign zext_ln114_10_fu_734_p1 = grp_fu_389_p2;

assign zext_ln114_11_fu_739_p1 = grp_fu_394_p2;

assign zext_ln114_12_fu_744_p1 = grp_fu_399_p2;

assign zext_ln114_13_fu_749_p1 = grp_fu_404_p2;

assign zext_ln114_14_fu_758_p1 = $unsigned(sext_ln114_2_fu_754_p1);

assign zext_ln114_15_fu_767_p1 = $unsigned(sext_ln114_3_fu_763_p1);

assign zext_ln114_1_fu_576_p1 = grp_fu_349_p2;

assign zext_ln114_2_fu_595_p1 = grp_fu_354_p2;

assign zext_ln114_3_fu_610_p1 = grp_fu_359_p2;

assign zext_ln114_4_fu_625_p1 = grp_fu_364_p2;

assign zext_ln114_5_fu_660_p1 = grp_fu_369_p2;

assign zext_ln114_6_fu_675_p1 = grp_fu_374_p2;

assign zext_ln114_7_fu_694_p1 = $unsigned(sext_ln114_fu_690_p1);

assign zext_ln114_8_fu_724_p1 = $unsigned(sext_ln114_1_fu_720_p1);

assign zext_ln114_9_fu_729_p1 = grp_fu_384_p2;

assign zext_ln114_fu_560_p1 = div15_i_udiv_reg_806;

assign zext_ln116_10_fu_670_p1 = grp_fu_389_p2;

assign zext_ln116_11_fu_680_p1 = grp_fu_394_p2;

assign zext_ln116_12_fu_685_p1 = grp_fu_399_p2;

assign zext_ln116_13_fu_699_p1 = grp_fu_404_p2;

assign zext_ln116_14_fu_708_p1 = $unsigned(sext_ln116_2_fu_704_p1);

assign zext_ln116_15_fu_776_p1 = $unsigned(sext_ln116_3_fu_772_p1);

assign zext_ln116_1_fu_581_p1 = grp_fu_349_p2;

assign zext_ln116_2_fu_586_p1 = grp_fu_354_p2;

assign zext_ln116_3_fu_600_p1 = grp_fu_359_p2;

assign zext_ln116_4_fu_605_p1 = grp_fu_364_p2;

assign zext_ln116_5_fu_615_p1 = grp_fu_369_p2;

assign zext_ln116_6_fu_620_p1 = grp_fu_374_p2;

assign zext_ln116_7_fu_634_p1 = $unsigned(sext_ln116_fu_630_p1);

assign zext_ln116_8_fu_650_p1 = $unsigned(sext_ln116_1_fu_646_p1);

assign zext_ln116_9_fu_665_p1 = grp_fu_384_p2;

assign zext_ln116_fu_564_p1 = div15_i_udiv_reg_806;

always @ (posedge ap_clk) begin
    div15_i_udiv_cast7_reg_827[5:4] <= 2'b00;
    div15_i_udiv_cast8_reg_844[6:4] <= 3'b000;
    div15_i_udiv_cast2_reg_883[7:4] <= 4'b0000;
end

endmodule //decode_upsamp6
