// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
// Date        : Wed Jul  9 03:58:43 2025
// Host        : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0_hls_inst_0_sim_netlist.v
// Design      : bd_0_hls_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcu50-fsvh2104-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* ap_ST_fsm_pp0_stage0 = "7'b0010000" *) (* ap_ST_fsm_state1 = "7'b0000001" *) (* ap_ST_fsm_state2 = "7'b0000010" *) 
(* ap_ST_fsm_state3 = "7'b0000100" *) (* ap_ST_fsm_state4 = "7'b0001000" *) (* ap_ST_fsm_state7 = "7'b0100000" *) 
(* ap_ST_fsm_state8 = "7'b1000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis
   (ap_clk,
    ap_rst,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    indata_address0,
    indata_ce0,
    indata_we0,
    indata_d0,
    indata_q0,
    indata_address1,
    indata_ce1,
    indata_we1,
    indata_d1,
    indata_q1,
    LARc_address0,
    LARc_ce0,
    LARc_we0,
    LARc_d0,
    LARc_q0,
    LARc_address1,
    LARc_ce1,
    LARc_we1,
    LARc_d1,
    LARc_q1);
  input ap_clk;
  input ap_rst;
  input ap_start;
  output ap_done;
  output ap_idle;
  output ap_ready;
  output [7:0]indata_address0;
  output indata_ce0;
  output indata_we0;
  output [15:0]indata_d0;
  input [15:0]indata_q0;
  output [7:0]indata_address1;
  output indata_ce1;
  output indata_we1;
  output [15:0]indata_d1;
  input [15:0]indata_q1;
  output [2:0]LARc_address0;
  output LARc_ce0;
  output LARc_we0;
  output [15:0]LARc_d0;
  input [15:0]LARc_q0;
  output [2:0]LARc_address1;
  output LARc_ce1;
  output LARc_we1;
  output [15:0]LARc_d1;
  input [15:0]LARc_q1;

  wire \<const0> ;
  wire [2:0]LARc_addr_reg_294;
  wire [2:0]LARc_address0;
  wire [2:0]LARc_address1;
  wire LARc_ce0;
  wire LARc_ce1;
  wire [15:0]LARc_d0;
  wire [6:0]\^LARc_d1 ;
  wire [15:0]LARc_q0;
  wire [15:0]LARc_q1;
  wire LARc_we0;
  wire LARc_we1;
  wire L_ACF_U_n_12;
  wire L_ACF_U_n_13;
  wire L_ACF_U_n_14;
  wire L_ACF_U_n_15;
  wire L_ACF_U_n_16;
  wire L_ACF_U_n_17;
  wire L_ACF_U_n_18;
  wire L_ACF_U_n_19;
  wire L_ACF_U_n_20;
  wire L_ACF_U_n_21;
  wire L_ACF_U_n_22;
  wire L_ACF_U_n_23;
  wire L_ACF_U_n_24;
  wire L_ACF_U_n_25;
  wire L_ACF_U_n_26;
  wire L_ACF_U_n_27;
  wire L_ACF_U_n_28;
  wire L_ACF_U_n_29;
  wire L_ACF_U_n_30;
  wire L_ACF_U_n_31;
  wire L_ACF_U_n_32;
  wire L_ACF_U_n_33;
  wire L_ACF_U_n_34;
  wire L_ACF_U_n_35;
  wire L_ACF_U_n_36;
  wire L_ACF_U_n_37;
  wire L_ACF_U_n_38;
  wire L_ACF_U_n_39;
  wire L_ACF_U_n_40;
  wire L_ACF_U_n_41;
  wire L_ACF_U_n_42;
  wire L_ACF_U_n_43;
  wire L_ACF_U_n_44;
  wire L_ACF_U_n_45;
  wire L_ACF_U_n_46;
  wire L_ACF_U_n_47;
  wire L_ACF_U_n_48;
  wire L_ACF_U_n_49;
  wire L_ACF_U_n_50;
  wire L_ACF_U_n_51;
  wire L_ACF_U_n_52;
  wire L_ACF_U_n_53;
  wire L_ACF_U_n_54;
  wire L_ACF_U_n_55;
  wire L_ACF_U_n_56;
  wire L_ACF_U_n_57;
  wire L_ACF_U_n_58;
  wire L_ACF_U_n_59;
  wire L_ACF_U_n_60;
  wire L_ACF_U_n_61;
  wire L_ACF_U_n_62;
  wire L_ACF_U_n_63;
  wire L_ACF_U_n_64;
  wire L_ACF_U_n_65;
  wire L_ACF_U_n_66;
  wire L_ACF_U_n_67;
  wire L_ACF_U_n_68;
  wire L_ACF_U_n_69;
  wire L_ACF_U_n_70;
  wire L_ACF_U_n_71;
  wire L_ACF_U_n_72;
  wire L_ACF_U_n_73;
  wire L_ACF_U_n_74;
  wire L_ACF_U_n_75;
  wire [3:0]L_ACF_address0;
  wire L_ACF_ce0;
  wire L_ACF_ce1;
  wire [63:0]L_ACF_q0;
  wire [63:0]L_ACF_q1;
  wire L_ACF_we0;
  wire L_ACF_we1;
  wire [2:0]add_ln248_fu_154_p2;
  wire [15:0]add_ln39_fu_48_p2;
  wire [15:0]add_ln39_fu_48_p2_10;
  wire and_ln107_4_fu_341_p2;
  wire and_ln107_fu_305_p2;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_12_[0] ;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state3_2;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state4_0;
  wire ap_CS_fsm_state4_3;
  wire ap_CS_fsm_state4_5;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state7_1;
  wire ap_CS_fsm_state8;
  wire [6:0]ap_NS_fsm;
  wire ap_NS_fsm12_out;
  wire [0:0]ap_NS_fsm_4;
  wire [0:0]ap_NS_fsm_7;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_12;
  wire ap_idle;
  wire [6:0]ap_phi_mux_scalauto_2_phi_fu_469_p4;
  wire ap_rst;
  wire ap_start;
  wire [15:0]d0;
  wire [3:0]grp_Autocorrelation_fu_101_L_ACF_address1;
  wire [63:0]grp_Autocorrelation_fu_101_L_ACF_d0;
  wire [63:0]grp_Autocorrelation_fu_101_L_ACF_d1;
  wire grp_Autocorrelation_fu_101_ap_start_reg;
  wire [15:0]grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din1;
  wire [14:0]grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2;
  wire grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_start;
  wire [30:16]grp_Autocorrelation_fu_101_grp_gsm_norm_fu_305_p_din1;
  wire grp_Autocorrelation_fu_101_grp_gsm_norm_fu_305_p_start;
  wire grp_Autocorrelation_fu_101_n_137;
  wire grp_Autocorrelation_fu_101_n_138;
  wire grp_Autocorrelation_fu_101_n_166;
  wire grp_Autocorrelation_fu_101_n_168;
  wire grp_Autocorrelation_fu_101_n_169;
  wire grp_Autocorrelation_fu_101_n_170;
  wire grp_Autocorrelation_fu_101_n_171;
  wire grp_Autocorrelation_fu_101_n_172;
  wire grp_Autocorrelation_fu_101_n_173;
  wire grp_Autocorrelation_fu_101_n_174;
  wire grp_Autocorrelation_fu_101_n_175;
  wire grp_Autocorrelation_fu_101_n_176;
  wire grp_Autocorrelation_fu_101_n_192;
  wire grp_Autocorrelation_fu_101_n_193;
  wire grp_Autocorrelation_fu_101_n_194;
  wire grp_Autocorrelation_fu_101_n_195;
  wire grp_Autocorrelation_fu_101_n_196;
  wire grp_Autocorrelation_fu_101_n_197;
  wire grp_Autocorrelation_fu_101_n_198;
  wire grp_Autocorrelation_fu_101_n_214;
  wire grp_Autocorrelation_fu_101_n_36;
  wire grp_Autocorrelation_fu_101_n_37;
  wire grp_Autocorrelation_fu_101_n_38;
  wire grp_Autocorrelation_fu_101_n_39;
  wire grp_Autocorrelation_fu_101_n_40;
  wire grp_Autocorrelation_fu_101_n_41;
  wire grp_Autocorrelation_fu_101_n_42;
  wire grp_Autocorrelation_fu_101_n_43;
  wire grp_Autocorrelation_fu_101_n_44;
  wire grp_Autocorrelation_fu_101_n_45;
  wire grp_Autocorrelation_fu_101_n_46;
  wire grp_Autocorrelation_fu_101_n_47;
  wire grp_Autocorrelation_fu_101_n_48;
  wire grp_Autocorrelation_fu_101_n_49;
  wire grp_Quantization_and_coding_fu_126_ap_start_reg;
  wire [15:0]grp_Quantization_and_coding_fu_126_grp_gsm_add_fu_310_p_din1;
  wire [11:11]grp_Quantization_and_coding_fu_126_grp_gsm_add_fu_310_p_din2;
  wire grp_Quantization_and_coding_fu_126_n_35;
  wire grp_Quantization_and_coding_fu_126_n_36;
  wire grp_Quantization_and_coding_fu_126_n_37;
  wire grp_Quantization_and_coding_fu_126_n_42;
  wire grp_Quantization_and_coding_fu_126_n_47;
  wire grp_Quantization_and_coding_fu_126_n_48;
  wire grp_Quantization_and_coding_fu_126_n_60;
  wire grp_Quantization_and_coding_fu_126_n_62;
  wire grp_Quantization_and_coding_fu_126_n_63;
  wire grp_Quantization_and_coding_fu_126_n_64;
  wire grp_Reflection_coefficients_fu_111_ap_start_reg;
  wire [14:0]grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_din2;
  wire grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_start;
  wire [29:16]grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1;
  wire grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_start;
  wire grp_Reflection_coefficients_fu_111_n_107;
  wire grp_Reflection_coefficients_fu_111_n_108;
  wire grp_Reflection_coefficients_fu_111_n_109;
  wire grp_Reflection_coefficients_fu_111_n_110;
  wire grp_Reflection_coefficients_fu_111_n_112;
  wire grp_Reflection_coefficients_fu_111_n_145;
  wire grp_Reflection_coefficients_fu_111_n_146;
  wire grp_Reflection_coefficients_fu_111_n_147;
  wire grp_Reflection_coefficients_fu_111_n_148;
  wire grp_Reflection_coefficients_fu_111_n_149;
  wire grp_Reflection_coefficients_fu_111_n_150;
  wire grp_Reflection_coefficients_fu_111_n_151;
  wire grp_Reflection_coefficients_fu_111_n_152;
  wire grp_Reflection_coefficients_fu_111_n_153;
  wire grp_Reflection_coefficients_fu_111_n_17;
  wire grp_Reflection_coefficients_fu_111_n_171;
  wire grp_Reflection_coefficients_fu_111_n_172;
  wire grp_Reflection_coefficients_fu_111_n_173;
  wire grp_Reflection_coefficients_fu_111_n_174;
  wire grp_Reflection_coefficients_fu_111_n_175;
  wire grp_Reflection_coefficients_fu_111_n_176;
  wire grp_Reflection_coefficients_fu_111_n_177;
  wire grp_Reflection_coefficients_fu_111_n_178;
  wire grp_Reflection_coefficients_fu_111_n_179;
  wire grp_Reflection_coefficients_fu_111_n_18;
  wire grp_Reflection_coefficients_fu_111_n_180;
  wire grp_Reflection_coefficients_fu_111_n_181;
  wire grp_Reflection_coefficients_fu_111_n_182;
  wire grp_Reflection_coefficients_fu_111_n_183;
  wire grp_Reflection_coefficients_fu_111_n_184;
  wire grp_Reflection_coefficients_fu_111_n_185;
  wire grp_Reflection_coefficients_fu_111_n_186;
  wire grp_Reflection_coefficients_fu_111_n_187;
  wire grp_Reflection_coefficients_fu_111_n_188;
  wire grp_Reflection_coefficients_fu_111_n_189;
  wire grp_Reflection_coefficients_fu_111_n_19;
  wire grp_Reflection_coefficients_fu_111_n_190;
  wire grp_Reflection_coefficients_fu_111_n_191;
  wire grp_Reflection_coefficients_fu_111_n_192;
  wire grp_Reflection_coefficients_fu_111_n_193;
  wire grp_Reflection_coefficients_fu_111_n_194;
  wire grp_Reflection_coefficients_fu_111_n_195;
  wire grp_Reflection_coefficients_fu_111_n_196;
  wire grp_Reflection_coefficients_fu_111_n_197;
  wire grp_Reflection_coefficients_fu_111_n_198;
  wire grp_Reflection_coefficients_fu_111_n_199;
  wire grp_Reflection_coefficients_fu_111_n_20;
  wire grp_Reflection_coefficients_fu_111_n_200;
  wire grp_Reflection_coefficients_fu_111_n_201;
  wire grp_Reflection_coefficients_fu_111_n_202;
  wire grp_Reflection_coefficients_fu_111_n_203;
  wire grp_Reflection_coefficients_fu_111_n_205;
  wire grp_Reflection_coefficients_fu_111_n_206;
  wire grp_Reflection_coefficients_fu_111_n_21;
  wire grp_Reflection_coefficients_fu_111_n_22;
  wire grp_Reflection_coefficients_fu_111_n_222;
  wire grp_Reflection_coefficients_fu_111_n_223;
  wire grp_Reflection_coefficients_fu_111_n_224;
  wire grp_Reflection_coefficients_fu_111_n_225;
  wire grp_Reflection_coefficients_fu_111_n_226;
  wire grp_Reflection_coefficients_fu_111_n_227;
  wire grp_Reflection_coefficients_fu_111_n_228;
  wire grp_Reflection_coefficients_fu_111_n_229;
  wire grp_Reflection_coefficients_fu_111_n_23;
  wire grp_Reflection_coefficients_fu_111_n_230;
  wire grp_Reflection_coefficients_fu_111_n_231;
  wire grp_Reflection_coefficients_fu_111_n_232;
  wire grp_Reflection_coefficients_fu_111_n_233;
  wire grp_Reflection_coefficients_fu_111_n_234;
  wire grp_Reflection_coefficients_fu_111_n_235;
  wire grp_Reflection_coefficients_fu_111_n_236;
  wire grp_Reflection_coefficients_fu_111_n_237;
  wire grp_Reflection_coefficients_fu_111_n_238;
  wire grp_Reflection_coefficients_fu_111_n_239;
  wire grp_Reflection_coefficients_fu_111_n_240;
  wire grp_Reflection_coefficients_fu_111_n_241;
  wire grp_Reflection_coefficients_fu_111_n_242;
  wire grp_Reflection_coefficients_fu_111_n_243;
  wire grp_Reflection_coefficients_fu_111_n_244;
  wire grp_Reflection_coefficients_fu_111_n_245;
  wire grp_Reflection_coefficients_fu_111_n_246;
  wire grp_Reflection_coefficients_fu_111_n_247;
  wire grp_Reflection_coefficients_fu_111_n_248;
  wire grp_Reflection_coefficients_fu_111_n_249;
  wire grp_Reflection_coefficients_fu_111_n_250;
  wire grp_Reflection_coefficients_fu_111_n_251;
  wire grp_Reflection_coefficients_fu_111_n_252;
  wire grp_Reflection_coefficients_fu_111_n_253;
  wire grp_Reflection_coefficients_fu_111_n_254;
  wire grp_Reflection_coefficients_fu_111_n_255;
  wire grp_Reflection_coefficients_fu_111_n_256;
  wire grp_Reflection_coefficients_fu_111_n_257;
  wire grp_Reflection_coefficients_fu_111_n_258;
  wire grp_Reflection_coefficients_fu_111_n_259;
  wire grp_Reflection_coefficients_fu_111_n_260;
  wire grp_Reflection_coefficients_fu_111_n_261;
  wire grp_Reflection_coefficients_fu_111_n_262;
  wire grp_Reflection_coefficients_fu_111_n_263;
  wire grp_Reflection_coefficients_fu_111_n_264;
  wire grp_Reflection_coefficients_fu_111_n_265;
  wire grp_Reflection_coefficients_fu_111_n_266;
  wire grp_Reflection_coefficients_fu_111_n_267;
  wire grp_Reflection_coefficients_fu_111_n_268;
  wire grp_Reflection_coefficients_fu_111_n_269;
  wire grp_Reflection_coefficients_fu_111_n_270;
  wire grp_Reflection_coefficients_fu_111_n_271;
  wire grp_Reflection_coefficients_fu_111_n_272;
  wire grp_Reflection_coefficients_fu_111_n_273;
  wire grp_Reflection_coefficients_fu_111_n_274;
  wire grp_Reflection_coefficients_fu_111_n_275;
  wire grp_Reflection_coefficients_fu_111_n_276;
  wire grp_Reflection_coefficients_fu_111_n_277;
  wire grp_Reflection_coefficients_fu_111_n_278;
  wire grp_Reflection_coefficients_fu_111_n_279;
  wire grp_Reflection_coefficients_fu_111_n_280;
  wire grp_Reflection_coefficients_fu_111_n_281;
  wire grp_Reflection_coefficients_fu_111_n_282;
  wire grp_Reflection_coefficients_fu_111_n_283;
  wire grp_Reflection_coefficients_fu_111_n_284;
  wire grp_Reflection_coefficients_fu_111_n_285;
  wire grp_Reflection_coefficients_fu_111_n_286;
  wire grp_Reflection_coefficients_fu_111_n_287;
  wire grp_Reflection_coefficients_fu_111_n_288;
  wire grp_Reflection_coefficients_fu_111_n_289;
  wire grp_Reflection_coefficients_fu_111_n_290;
  wire grp_Reflection_coefficients_fu_111_n_291;
  wire grp_Reflection_coefficients_fu_111_n_292;
  wire grp_Reflection_coefficients_fu_111_n_293;
  wire grp_Reflection_coefficients_fu_111_n_294;
  wire grp_Reflection_coefficients_fu_111_n_295;
  wire grp_Reflection_coefficients_fu_111_n_296;
  wire grp_Reflection_coefficients_fu_111_n_297;
  wire grp_Reflection_coefficients_fu_111_n_298;
  wire grp_Reflection_coefficients_fu_111_n_299;
  wire grp_Reflection_coefficients_fu_111_n_300;
  wire grp_Reflection_coefficients_fu_111_n_301;
  wire grp_Reflection_coefficients_fu_111_n_302;
  wire grp_Reflection_coefficients_fu_111_n_303;
  wire grp_Reflection_coefficients_fu_111_n_304;
  wire grp_Reflection_coefficients_fu_111_n_305;
  wire grp_Reflection_coefficients_fu_111_n_306;
  wire grp_Reflection_coefficients_fu_111_n_307;
  wire grp_Reflection_coefficients_fu_111_n_308;
  wire grp_Reflection_coefficients_fu_111_n_309;
  wire grp_Reflection_coefficients_fu_111_n_310;
  wire grp_Reflection_coefficients_fu_111_n_311;
  wire grp_Reflection_coefficients_fu_111_n_312;
  wire grp_Reflection_coefficients_fu_111_n_313;
  wire grp_Reflection_coefficients_fu_111_n_314;
  wire grp_Reflection_coefficients_fu_111_n_315;
  wire grp_Reflection_coefficients_fu_111_n_316;
  wire grp_Reflection_coefficients_fu_111_n_317;
  wire grp_Reflection_coefficients_fu_111_n_318;
  wire grp_Reflection_coefficients_fu_111_n_319;
  wire grp_Reflection_coefficients_fu_111_n_320;
  wire grp_Reflection_coefficients_fu_111_n_39;
  wire grp_Reflection_coefficients_fu_111_n_40;
  wire grp_Reflection_coefficients_fu_111_n_41;
  wire grp_Reflection_coefficients_fu_111_n_42;
  wire grp_Reflection_coefficients_fu_111_n_43;
  wire grp_Reflection_coefficients_fu_111_n_44;
  wire grp_Reflection_coefficients_fu_111_n_45;
  wire grp_Reflection_coefficients_fu_111_n_46;
  wire grp_Reflection_coefficients_fu_111_n_47;
  wire grp_Reflection_coefficients_fu_111_n_48;
  wire grp_Reflection_coefficients_fu_111_n_49;
  wire grp_Reflection_coefficients_fu_111_n_50;
  wire grp_Reflection_coefficients_fu_111_n_51;
  wire grp_Reflection_coefficients_fu_111_n_52;
  wire grp_Reflection_coefficients_fu_111_n_53;
  wire grp_Reflection_coefficients_fu_111_n_54;
  wire grp_Reflection_coefficients_fu_111_n_55;
  wire grp_Reflection_coefficients_fu_111_n_56;
  wire grp_Reflection_coefficients_fu_111_n_57;
  wire grp_Reflection_coefficients_fu_111_n_58;
  wire grp_Reflection_coefficients_fu_111_n_78;
  wire grp_Reflection_coefficients_fu_111_n_81;
  wire grp_Reflection_coefficients_fu_111_n_82;
  wire grp_Reflection_coefficients_fu_111_n_90;
  wire grp_Reflection_coefficients_fu_111_n_91;
  wire grp_Reflection_coefficients_fu_111_n_93;
  wire grp_Reflection_coefficients_fu_111_n_94;
  wire [14:0]grp_gsm_add_fu_310_b;
  wire grp_gsm_add_fu_310_n_28;
  wire [15:0]grp_gsm_mult_r_fu_300_a;
  wire grp_gsm_mult_r_fu_300_ap_ready;
  wire [15:0]grp_gsm_mult_r_fu_300_b;
  wire grp_gsm_mult_r_fu_300_n_12;
  wire grp_gsm_mult_r_fu_300_n_13;
  wire grp_gsm_mult_r_fu_300_n_17;
  wire grp_gsm_mult_r_fu_300_n_46;
  wire grp_gsm_mult_r_fu_300_n_48;
  wire grp_gsm_mult_r_fu_300_n_49;
  wire grp_gsm_mult_r_fu_300_n_50;
  wire grp_gsm_mult_r_fu_300_n_51;
  wire grp_gsm_mult_r_fu_300_n_52;
  wire grp_gsm_mult_r_fu_300_n_53;
  wire grp_gsm_mult_r_fu_300_n_54;
  wire grp_gsm_mult_r_fu_300_n_55;
  wire grp_gsm_mult_r_fu_300_n_56;
  wire grp_gsm_mult_r_fu_300_n_57;
  wire grp_gsm_mult_r_fu_300_n_58;
  wire grp_gsm_mult_r_fu_300_n_59;
  wire grp_gsm_mult_r_fu_300_n_60;
  wire grp_gsm_mult_r_fu_300_n_61;
  wire grp_gsm_mult_r_fu_300_n_62;
  wire grp_gsm_mult_r_fu_300_n_63;
  wire grp_gsm_mult_r_fu_300_n_64;
  wire grp_gsm_mult_r_fu_300_n_65;
  wire grp_gsm_mult_r_fu_300_n_66;
  wire grp_gsm_mult_r_fu_300_n_67;
  wire grp_gsm_norm_fu_305_ap_done;
  wire grp_gsm_norm_fu_305_ap_ready;
  wire [5:0]grp_gsm_norm_fu_305_ap_return;
  wire grp_gsm_norm_fu_305_n_13;
  wire grp_gsm_norm_fu_305_n_16;
  wire grp_gsm_norm_fu_305_n_17;
  wire grp_gsm_norm_fu_305_n_18;
  wire grp_gsm_norm_fu_305_n_20;
  wire grp_gsm_norm_fu_305_n_22;
  wire grp_gsm_norm_fu_305_n_31;
  wire grp_gsm_norm_fu_305_n_33;
  wire grp_gsm_norm_fu_305_n_34;
  wire grp_gsm_norm_fu_305_n_35;
  wire grp_gsm_norm_fu_305_n_36;
  wire grp_gsm_norm_fu_305_n_37;
  wire grp_gsm_norm_fu_305_n_38;
  wire grp_gsm_norm_fu_305_n_39;
  wire grp_gsm_norm_fu_305_n_40;
  wire grp_gsm_norm_fu_305_n_41;
  wire grp_gsm_norm_fu_305_n_42;
  wire [3:0]i_9_fu_165_p2;
  wire i_fu_760;
  wire [3:0]i_fu_76_reg;
  wire [3:0]i_fu_90_reg;
  wire icmp_ln107_fu_129_p2;
  wire icmp_ln172_fu_340_p2;
  wire icmp_ln40_fu_60_p2;
  wire icmp_ln40_fu_60_p2_8;
  wire icmp_ln57_reg_1697;
  wire [2:0]idx_fu_72_reg;
  wire [7:0]indata_address0;
  wire [7:0]indata_address1;
  wire indata_ce0;
  wire indata_ce1;
  wire [15:0]indata_d0;
  wire [15:0]indata_d1;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire indata_we0;
  wire indata_we1;
  wire or_ln107_fu_347_p2;
  wire [6:0]scalauto_2_reg_465;
  wire [6:2]scalauto_fu_635_p2;
  wire [3:0]select_ln219_fu_522_p3;
  wire [5:5]select_ln289_1_reg_733;
  wire [5:5]select_ln291_1_reg_753;
  wire [4:4]select_ln294_1_reg_773;
  wire [3:3]select_ln296_1_reg_783;
  wire [5:0]sh_prom_cast_cast_cast_cast_reg_671;
  wire [16:15]sum_fu_54_p2;
  wire [16:15]sum_fu_54_p2_6;
  wire [14:14]sum_fu_54_p2__0;
  wire [14:14]sum_fu_54_p2__0_9;
  wire [14:0]temp_37_gsm_abs_fu_120_ap_return;
  wire [14:0]tmp_6_gsm_add_fu_315_b;
  wire tmp_6_gsm_add_fu_315_n_28;

  assign LARc_d1[15] = \<const0> ;
  assign LARc_d1[14] = \<const0> ;
  assign LARc_d1[13] = \<const0> ;
  assign LARc_d1[12] = \<const0> ;
  assign LARc_d1[11] = \<const0> ;
  assign LARc_d1[10] = \<const0> ;
  assign LARc_d1[9] = \<const0> ;
  assign LARc_d1[8] = \<const0> ;
  assign LARc_d1[7] = \<const0> ;
  assign LARc_d1[6:0] = \^LARc_d1 [6:0];
  assign ap_ready = ap_done;
  GND GND
       (.G(\<const0> ));
  FDRE \LARc_addr_reg_294_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(idx_fu_72_reg[0]),
        .Q(LARc_addr_reg_294[0]),
        .R(1'b0));
  FDRE \LARc_addr_reg_294_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(idx_fu_72_reg[1]),
        .Q(LARc_addr_reg_294[1]),
        .R(1'b0));
  FDRE \LARc_addr_reg_294_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(idx_fu_72_reg[2]),
        .Q(LARc_addr_reg_294[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \LARc_address1[0]_INST_0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(idx_fu_72_reg[0]),
        .O(LARc_address1[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W L_ACF_U
       (.D({L_ACF_U_n_12,L_ACF_U_n_13,L_ACF_U_n_14,L_ACF_U_n_15,L_ACF_U_n_16,L_ACF_U_n_17,L_ACF_U_n_18,L_ACF_U_n_19,L_ACF_U_n_20,L_ACF_U_n_21,L_ACF_U_n_22,L_ACF_U_n_23,L_ACF_U_n_24,L_ACF_U_n_25,L_ACF_U_n_26,L_ACF_U_n_27,L_ACF_U_n_28,L_ACF_U_n_29,L_ACF_U_n_30,L_ACF_U_n_31,L_ACF_U_n_32,L_ACF_U_n_33,L_ACF_U_n_34,L_ACF_U_n_35,L_ACF_U_n_36,L_ACF_U_n_37,L_ACF_U_n_38,L_ACF_U_n_39,L_ACF_U_n_40,L_ACF_U_n_41,L_ACF_U_n_42,L_ACF_U_n_43,L_ACF_U_n_44,L_ACF_U_n_45,L_ACF_U_n_46,L_ACF_U_n_47,L_ACF_U_n_48,L_ACF_U_n_49,L_ACF_U_n_50,L_ACF_U_n_51,L_ACF_U_n_52,L_ACF_U_n_53,L_ACF_U_n_54,L_ACF_U_n_55,L_ACF_U_n_56,L_ACF_U_n_57,L_ACF_U_n_58,L_ACF_U_n_59,L_ACF_U_n_60,L_ACF_U_n_61,L_ACF_U_n_62,L_ACF_U_n_63,L_ACF_U_n_64,L_ACF_U_n_65,L_ACF_U_n_66,L_ACF_U_n_67,L_ACF_U_n_68,L_ACF_U_n_69,L_ACF_U_n_70,L_ACF_U_n_71,L_ACF_U_n_72,L_ACF_U_n_73,L_ACF_U_n_74,L_ACF_U_n_75}),
        .Q(ap_CS_fsm_state15),
        .WEA(L_ACF_we1),
        .WEBWE(L_ACF_we0),
        .address0(L_ACF_address0),
        .address1(grp_Autocorrelation_fu_101_L_ACF_address1),
        .ap_clk(ap_clk),
        .ce0(L_ACF_ce0),
        .ce1(L_ACF_ce1),
        .d0(d0),
        .d1(grp_Autocorrelation_fu_101_L_ACF_d1),
        .icmp_ln172_fu_340_p2(icmp_ln172_fu_340_p2),
        .q0(L_ACF_q0),
        .\q0_reg[15] (sh_prom_cast_cast_cast_cast_reg_671),
        .q1(L_ACF_q1),
        .ram_reg_bram_1_0(grp_Autocorrelation_fu_101_L_ACF_d0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'hC808)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(grp_Reflection_coefficients_fu_111_n_82),
        .O(ap_NS_fsm[5]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_12_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Reflection_coefficients_fu_111_n_81),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(i_fu_76_reg[2]),
        .I2(i_fu_76_reg[3]),
        .I3(i_fu_76_reg[0]),
        .I4(i_fu_76_reg[1]),
        .O(ap_enable_reg_pp0_iter1_i_1_n_12));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_12),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'h2)) 
    ap_idle_INST_0
       (.I0(\ap_CS_fsm_reg_n_12_[0] ),
        .I1(ap_start),
        .O(ap_idle));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Autocorrelation grp_Autocorrelation_fu_101
       (.D(L_ACF_q1),
        .DI(grp_Reflection_coefficients_fu_111_n_39),
        .LARc_q1({LARc_q1[15:14],LARc_q1[11:10],LARc_q1[7:6],LARc_q1[1:0]}),
        .\LARc_q1[10] (grp_Autocorrelation_fu_101_n_169),
        .\LARc_q1[11] (grp_Autocorrelation_fu_101_n_168),
        .\LARc_q1[15] (grp_Autocorrelation_fu_101_n_170),
        .\L_ACF_load_3_reg_1967_reg[63]_0 (L_ACF_q0),
        .Q({indata_we1,ap_CS_fsm_state15,ap_CS_fsm_state7_1,ap_CS_fsm_state4_0}),
        .S({grp_Reflection_coefficients_fu_111_n_17,grp_Reflection_coefficients_fu_111_n_18,grp_Reflection_coefficients_fu_111_n_19,grp_Reflection_coefficients_fu_111_n_20,grp_Reflection_coefficients_fu_111_n_21,grp_Reflection_coefficients_fu_111_n_22,grp_Reflection_coefficients_fu_111_n_23}),
        .WEA(L_ACF_we1),
        .WEBWE(L_ACF_we0),
        .address0(L_ACF_address0),
        .address1(grp_Autocorrelation_fu_101_L_ACF_address1),
        .\ap_CS_fsm_reg[0]_0 (grp_Autocorrelation_fu_101_n_176),
        .\ap_CS_fsm_reg[1]_0 (ap_NS_fsm[2:1]),
        .\ap_CS_fsm_reg[1]_1 (grp_Autocorrelation_fu_101_n_166),
        .\ap_CS_fsm_reg[24]_0 (grp_Autocorrelation_fu_101_L_ACF_d0),
        .ap_NS_fsm(ap_NS_fsm_7),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .ap_start_0(grp_Autocorrelation_fu_101_n_214),
        .ce1(L_ACF_ce1),
        .d1(grp_Autocorrelation_fu_101_L_ACF_d1),
        .\empty_reg_1721_reg[0]_0 (grp_gsm_norm_fu_305_n_39),
        .\empty_reg_1721_reg[11]_0 (grp_gsm_norm_fu_305_n_36),
        .\empty_reg_1721_reg[12]_0 (grp_gsm_norm_fu_305_n_40),
        .\empty_reg_1721_reg[13]_0 (grp_gsm_norm_fu_305_n_38),
        .\empty_reg_1721_reg[14]_0 (grp_gsm_norm_fu_305_n_42),
        .\empty_reg_1721_reg[1]_0 (grp_gsm_norm_fu_305_n_37),
        .\empty_reg_1721_reg[2]_0 (grp_gsm_norm_fu_305_n_41),
        .\empty_reg_1721_reg[7]_0 (grp_gsm_norm_fu_305_n_33),
        .grp_Autocorrelation_fu_101_ap_start_reg(grp_Autocorrelation_fu_101_ap_start_reg),
        .grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2),
        .grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_start(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_start),
        .grp_Autocorrelation_fu_101_grp_gsm_norm_fu_305_p_start(grp_Autocorrelation_fu_101_grp_gsm_norm_fu_305_p_start),
        .grp_gsm_mult_r_fu_490_ap_start_reg_reg_0({grp_gsm_mult_r_fu_300_ap_ready,grp_gsm_mult_r_fu_300_n_17}),
        .grp_gsm_norm_fu_305_ap_done(grp_gsm_norm_fu_305_ap_done),
        .grp_gsm_norm_fu_305_ap_return(grp_gsm_norm_fu_305_ap_return[5:3]),
        .grp_gsm_norm_fu_477_ap_start_reg_reg_0(grp_gsm_norm_fu_305_ap_ready),
        .icmp_ln107_fu_129_p2_carry__0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1),
        .\icmp_ln55_reg_88[0]_i_4__0_0 ({grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_din2[14:6],grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_din2[2:0]}),
        .\icmp_ln55_reg_88_reg[0] (grp_gsm_mult_r_fu_300_n_13),
        .\icmp_ln55_reg_88_reg[0]_0 (grp_Reflection_coefficients_fu_111_n_145),
        .icmp_ln57_reg_1697(icmp_ln57_reg_1697),
        .\icmp_ln62_1_reg_1710_reg[0]_0 ({ap_phi_mux_scalauto_2_phi_fu_469_p4[6:5],ap_phi_mux_scalauto_2_phi_fu_469_p4[0]}),
        .\icmp_ln62_1_reg_1710_reg[0]_1 (grp_gsm_norm_fu_305_n_31),
        .\icmp_ln62_1_reg_1710_reg[0]_2 (grp_gsm_norm_fu_305_n_35),
        .\icmp_ln62_reg_1706[0]_i_2_0 (grp_gsm_norm_fu_305_n_22),
        .\icmp_ln62_reg_1706_reg[0]_0 (grp_gsm_norm_fu_305_n_34),
        .indata_address0(indata_address0),
        .indata_address1(indata_address1),
        .indata_ce0(indata_ce0),
        .indata_ce1(indata_ce1),
        .indata_d1(indata_d1),
        .indata_q0(indata_q0),
        .indata_q0_0_sp_1(grp_Autocorrelation_fu_101_n_175),
        .indata_q0_14_sp_1(grp_Autocorrelation_fu_101_n_171),
        .indata_q0_1_sp_1(grp_Autocorrelation_fu_101_n_174),
        .indata_q0_6_sp_1(grp_Autocorrelation_fu_101_n_172),
        .indata_q0_7_sp_1(grp_Autocorrelation_fu_101_n_173),
        .indata_q1(indata_q1),
        .ram_reg_bram_1({ap_CS_fsm_state4,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_12_[0] }),
        .ram_reg_bram_1_0(ap_CS_fsm_state4_5),
        .ram_reg_bram_1_1(i_fu_90_reg),
        .\reg_537_reg[15]_0 (grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din1),
        .\reg_553_reg[63]_0 ({L_ACF_U_n_12,L_ACF_U_n_13,L_ACF_U_n_14,L_ACF_U_n_15,L_ACF_U_n_16,L_ACF_U_n_17,L_ACF_U_n_18,L_ACF_U_n_19,L_ACF_U_n_20,L_ACF_U_n_21,L_ACF_U_n_22,L_ACF_U_n_23,L_ACF_U_n_24,L_ACF_U_n_25,L_ACF_U_n_26,L_ACF_U_n_27,L_ACF_U_n_28,L_ACF_U_n_29,L_ACF_U_n_30,L_ACF_U_n_31,L_ACF_U_n_32,L_ACF_U_n_33,L_ACF_U_n_34,L_ACF_U_n_35,L_ACF_U_n_36,L_ACF_U_n_37,L_ACF_U_n_38,L_ACF_U_n_39,L_ACF_U_n_40,L_ACF_U_n_41,L_ACF_U_n_42,L_ACF_U_n_43,L_ACF_U_n_44,L_ACF_U_n_45,L_ACF_U_n_46,L_ACF_U_n_47,L_ACF_U_n_48,L_ACF_U_n_49,L_ACF_U_n_50,L_ACF_U_n_51,L_ACF_U_n_52,L_ACF_U_n_53,L_ACF_U_n_54,L_ACF_U_n_55,L_ACF_U_n_56,L_ACF_U_n_57,L_ACF_U_n_58,L_ACF_U_n_59,L_ACF_U_n_60,L_ACF_U_n_61,L_ACF_U_n_62,L_ACF_U_n_63,L_ACF_U_n_64,L_ACF_U_n_65,L_ACF_U_n_66,L_ACF_U_n_67,L_ACF_U_n_68,L_ACF_U_n_69,L_ACF_U_n_70,L_ACF_U_n_71,L_ACF_U_n_72,L_ACF_U_n_73,L_ACF_U_n_74,L_ACF_U_n_75}),
        .\scalauto_2_reg_465_reg[1]_0 (grp_Autocorrelation_fu_101_n_137),
        .\scalauto_2_reg_465_reg[1]_1 (grp_Autocorrelation_fu_101_n_138),
        .\scalauto_2_reg_465_reg[4]_0 ({ap_phi_mux_scalauto_2_phi_fu_469_p4[4:3],ap_phi_mux_scalauto_2_phi_fu_469_p4[1]}),
        .\scalauto_2_reg_465_reg[6]_0 ({scalauto_2_reg_465[6:5],scalauto_2_reg_465[0]}),
        .\scalauto_2_reg_465_reg[6]_1 ({scalauto_fu_635_p2[6],grp_gsm_norm_fu_305_n_16,grp_gsm_norm_fu_305_n_17,grp_gsm_norm_fu_305_n_18,scalauto_fu_635_p2[2],grp_gsm_norm_fu_305_n_20,grp_gsm_norm_fu_305_ap_return[0]}),
        .\sext_ln60_reg_1701_reg[28]_0 ({grp_Autocorrelation_fu_101_n_192,grp_Autocorrelation_fu_101_n_193,grp_Autocorrelation_fu_101_n_194,grp_Autocorrelation_fu_101_n_195,grp_Autocorrelation_fu_101_n_196,grp_Autocorrelation_fu_101_n_197,grp_Autocorrelation_fu_101_n_198}),
        .\sext_ln60_reg_1701_reg[30]_0 (grp_Autocorrelation_fu_101_grp_gsm_norm_fu_305_p_din1),
        .\smax_fu_114_reg[13]_0 ({grp_Autocorrelation_fu_101_n_36,grp_Autocorrelation_fu_101_n_37,grp_Autocorrelation_fu_101_n_38,grp_Autocorrelation_fu_101_n_39,grp_Autocorrelation_fu_101_n_40,grp_Autocorrelation_fu_101_n_41,grp_Autocorrelation_fu_101_n_42,grp_Autocorrelation_fu_101_n_43,grp_Autocorrelation_fu_101_n_44,grp_Autocorrelation_fu_101_n_45,grp_Autocorrelation_fu_101_n_46,grp_Autocorrelation_fu_101_n_47,grp_Autocorrelation_fu_101_n_48,grp_Autocorrelation_fu_101_n_49}),
        .\smax_fu_114_reg[14]_i_4_0 (grp_Reflection_coefficients_fu_111_n_40),
        .\smax_fu_114_reg[14]_i_4_1 (grp_Reflection_coefficients_fu_111_n_41),
        .\smax_fu_114_reg[14]_i_4_10 (grp_Reflection_coefficients_fu_111_n_50),
        .\smax_fu_114_reg[14]_i_4_11 (grp_Reflection_coefficients_fu_111_n_107),
        .\smax_fu_114_reg[14]_i_4_2 (grp_Reflection_coefficients_fu_111_n_42),
        .\smax_fu_114_reg[14]_i_4_3 (grp_Reflection_coefficients_fu_111_n_43),
        .\smax_fu_114_reg[14]_i_4_4 (grp_Reflection_coefficients_fu_111_n_44),
        .\smax_fu_114_reg[14]_i_4_5 (grp_Reflection_coefficients_fu_111_n_45),
        .\smax_fu_114_reg[14]_i_4_6 (grp_Reflection_coefficients_fu_111_n_46),
        .\smax_fu_114_reg[14]_i_4_7 (grp_Reflection_coefficients_fu_111_n_47),
        .\smax_fu_114_reg[14]_i_4_8 (grp_Reflection_coefficients_fu_111_n_48),
        .\smax_fu_114_reg[14]_i_4_9 (grp_Reflection_coefficients_fu_111_n_49),
        .temp_37_gsm_abs_fu_120_ap_return(temp_37_gsm_abs_fu_120_ap_return));
  FDRE #(
    .INIT(1'b0)) 
    grp_Autocorrelation_fu_101_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Autocorrelation_fu_101_n_214),
        .Q(grp_Autocorrelation_fu_101_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Quantization_and_coding grp_Quantization_and_coding_fu_126
       (.D({select_ln219_fu_522_p3[3:2],select_ln219_fu_522_p3[0]}),
        .DI({grp_gsm_add_fu_310_b[6],grp_gsm_add_fu_310_b[4],grp_gsm_add_fu_310_b[2]}),
        .LARc_address0(LARc_address0[2:1]),
        .\LARc_address0[1] ({ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_pp0_stage0,\ap_CS_fsm_reg_n_12_[0] }),
        .\LARc_address0[1]_0 (grp_Reflection_coefficients_fu_111_n_93),
        .\LARc_address0[2] (LARc_addr_reg_294[2:1]),
        .\LARc_address0[2]_0 (grp_Reflection_coefficients_fu_111_n_94),
        .LARc_address1(LARc_address1[2:1]),
        .\LARc_address1[2] (idx_fu_72_reg[2:1]),
        .LARc_ce1(LARc_ce1),
        .\LARc_d0[0] (grp_Reflection_coefficients_fu_111_n_91),
        .\LARc_d0[2] (grp_Reflection_coefficients_fu_111_n_78),
        .LARc_d1(\^LARc_d1 ),
        .LARc_q0(LARc_q0),
        .LARc_q1(LARc_q1),
        .LARc_we1(LARc_we1),
        .P(grp_Quantization_and_coding_fu_126_grp_gsm_add_fu_310_p_din1),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4_3,ap_CS_fsm_state3_2}),
        .\ap_CS_fsm_reg[5]_0 (grp_Quantization_and_coding_fu_126_n_42),
        .\ap_CS_fsm_reg[5]_1 ({ap_NS_fsm[6],ap_NS_fsm[0]}),
        .\ap_CS_fsm_reg[6]_0 (grp_Quantization_and_coding_fu_126_n_35),
        .\ap_CS_fsm_reg[6]_1 (grp_Quantization_and_coding_fu_126_n_36),
        .\ap_CS_fsm_reg[6]_2 (grp_Quantization_and_coding_fu_126_n_47),
        .\ap_CS_fsm_reg[6]_3 (grp_Quantization_and_coding_fu_126_n_64),
        .\ap_CS_fsm_reg[7]_0 (grp_Quantization_and_coding_fu_126_n_48),
        .\ap_CS_fsm_reg[7]_1 (grp_Quantization_and_coding_fu_126_n_60),
        .\ap_CS_fsm_reg[7]_2 (grp_Quantization_and_coding_fu_126_n_62),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .grp_Quantization_and_coding_fu_126_ap_start_reg(grp_Quantization_and_coding_fu_126_ap_start_reg),
        .grp_Quantization_and_coding_fu_126_grp_gsm_add_fu_310_p_din2(grp_Quantization_and_coding_fu_126_grp_gsm_add_fu_310_p_din2),
        .indata_d0({indata_d0[6],indata_d0[4],indata_d0[2]}),
        .select_ln289_1_reg_733(select_ln289_1_reg_733),
        .\select_ln289_1_reg_733_reg[0]_0 (grp_Reflection_coefficients_fu_111_n_319),
        .\select_ln289_1_reg_733_reg[1]_0 (grp_Reflection_coefficients_fu_111_n_318),
        .\select_ln289_1_reg_733_reg[2]_0 (grp_Reflection_coefficients_fu_111_n_317),
        .\select_ln289_1_reg_733_reg[3]_0 (grp_Reflection_coefficients_fu_111_n_316),
        .\select_ln289_1_reg_733_reg[4]_0 (grp_Reflection_coefficients_fu_111_n_315),
        .\select_ln289_1_reg_733_reg[5]_0 (grp_Reflection_coefficients_fu_111_n_314),
        .\select_ln290_1_reg_738_reg[4]_0 (grp_Quantization_and_coding_fu_126_n_63),
        .\select_ln291_1_reg_753_reg[0]_0 (grp_Reflection_coefficients_fu_111_n_110),
        .\select_ln291_1_reg_753_reg[0]_1 (grp_Reflection_coefficients_fu_111_n_307),
        .\select_ln291_1_reg_753_reg[1]_0 (grp_Reflection_coefficients_fu_111_n_310),
        .\select_ln291_1_reg_753_reg[2]_0 (grp_Reflection_coefficients_fu_111_n_312),
        .\select_ln291_1_reg_753_reg[3]_0 (grp_Reflection_coefficients_fu_111_n_313),
        .\select_ln291_1_reg_753_reg[4]_0 (grp_Reflection_coefficients_fu_111_n_52),
        .\select_ln291_1_reg_753_reg[5]_0 (select_ln291_1_reg_753),
        .\select_ln291_1_reg_753_reg[5]_1 (grp_Reflection_coefficients_fu_111_n_51),
        .\select_ln294_1_reg_773_reg[0]_0 (grp_Reflection_coefficients_fu_111_n_109),
        .\select_ln294_1_reg_773_reg[0]_1 (grp_Reflection_coefficients_fu_111_n_306),
        .\select_ln294_1_reg_773_reg[0]_2 (grp_Reflection_coefficients_fu_111_n_54),
        .\select_ln294_1_reg_773_reg[1]_0 (grp_Reflection_coefficients_fu_111_n_309),
        .\select_ln294_1_reg_773_reg[2]_0 (grp_Reflection_coefficients_fu_111_n_311),
        .\select_ln294_1_reg_773_reg[3]_0 (grp_Reflection_coefficients_fu_111_n_53),
        .\select_ln294_1_reg_773_reg[4]_0 (select_ln294_1_reg_773),
        .\select_ln294_1_reg_773_reg[4]_1 (grp_Reflection_coefficients_fu_111_n_55),
        .\select_ln296_1_reg_783_reg[0]_0 (grp_Reflection_coefficients_fu_111_n_108),
        .\select_ln296_1_reg_783_reg[0]_1 (grp_Reflection_coefficients_fu_111_n_305),
        .\select_ln296_1_reg_783_reg[0]_2 (grp_Reflection_coefficients_fu_111_n_57),
        .\select_ln296_1_reg_783_reg[1]_0 (grp_Reflection_coefficients_fu_111_n_308),
        .\select_ln296_1_reg_783_reg[2]_0 (grp_Reflection_coefficients_fu_111_n_56),
        .\select_ln296_1_reg_783_reg[3]_0 (select_ln296_1_reg_783),
        .\select_ln296_1_reg_783_reg[3]_1 (grp_Reflection_coefficients_fu_111_n_58),
        .\select_ln297_1_reg_788_reg[0]_0 (grp_Quantization_and_coding_fu_126_n_37));
  FDRE #(
    .INIT(1'b0)) 
    grp_Quantization_and_coding_fu_126_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Quantization_and_coding_fu_126_n_60),
        .Q(grp_Quantization_and_coding_fu_126_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Reflection_coefficients grp_Reflection_coefficients_fu_111
       (.A(grp_gsm_mult_r_fu_300_b),
        .B(grp_gsm_mult_r_fu_300_a),
        .CO(icmp_ln40_fu_60_p2_8),
        .D({select_ln219_fu_522_p3[3:2],select_ln219_fu_522_p3[0]}),
        .DI(grp_Reflection_coefficients_fu_111_n_39),
        .DINADIN({grp_gsm_mult_r_fu_300_n_52,grp_gsm_mult_r_fu_300_n_53,grp_gsm_mult_r_fu_300_n_54,grp_gsm_mult_r_fu_300_n_55,grp_gsm_mult_r_fu_300_n_56,grp_gsm_mult_r_fu_300_n_57,grp_gsm_mult_r_fu_300_n_58,grp_gsm_mult_r_fu_300_n_59,grp_gsm_mult_r_fu_300_n_60,grp_gsm_mult_r_fu_300_n_61,grp_gsm_mult_r_fu_300_n_62,grp_gsm_mult_r_fu_300_n_63,grp_gsm_mult_r_fu_300_n_64,grp_gsm_mult_r_fu_300_n_65,grp_gsm_mult_r_fu_300_n_66,grp_gsm_mult_r_fu_300_n_67}),
        .DSP_A_B_DATA_INST(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din1),
        .\K_load_reg_856_reg[15]_0 ({grp_Reflection_coefficients_fu_111_n_249,grp_Reflection_coefficients_fu_111_n_250,grp_Reflection_coefficients_fu_111_n_251,grp_Reflection_coefficients_fu_111_n_252,grp_Reflection_coefficients_fu_111_n_253,grp_Reflection_coefficients_fu_111_n_254,grp_Reflection_coefficients_fu_111_n_255,grp_Reflection_coefficients_fu_111_n_256}),
        .\K_load_reg_856_reg[15]_1 ({grp_Reflection_coefficients_fu_111_n_281,grp_Reflection_coefficients_fu_111_n_282,grp_Reflection_coefficients_fu_111_n_283,grp_Reflection_coefficients_fu_111_n_284,grp_Reflection_coefficients_fu_111_n_285,grp_Reflection_coefficients_fu_111_n_286,grp_Reflection_coefficients_fu_111_n_287,grp_Reflection_coefficients_fu_111_n_288}),
        .\K_load_reg_856_reg[7]_0 ({grp_Reflection_coefficients_fu_111_n_257,grp_Reflection_coefficients_fu_111_n_258,grp_Reflection_coefficients_fu_111_n_259,grp_Reflection_coefficients_fu_111_n_260,grp_Reflection_coefficients_fu_111_n_261,grp_Reflection_coefficients_fu_111_n_262,grp_Reflection_coefficients_fu_111_n_263,grp_Reflection_coefficients_fu_111_n_264}),
        .\K_load_reg_856_reg[7]_1 ({grp_Reflection_coefficients_fu_111_n_273,grp_Reflection_coefficients_fu_111_n_274,grp_Reflection_coefficients_fu_111_n_275,grp_Reflection_coefficients_fu_111_n_276,grp_Reflection_coefficients_fu_111_n_277,grp_Reflection_coefficients_fu_111_n_278,grp_Reflection_coefficients_fu_111_n_279,grp_Reflection_coefficients_fu_111_n_280}),
        .LARc_address0(LARc_address0[0]),
        .\LARc_address0[0] (LARc_addr_reg_294[0]),
        .LARc_ce0(LARc_ce0),
        .LARc_ce0_0({ap_CS_fsm_state8,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .LARc_ce0_1(grp_Quantization_and_coding_fu_126_n_47),
        .LARc_d0(LARc_d0),
        .\LARc_d0[11]_INST_0_i_5 (grp_Autocorrelation_fu_101_n_169),
        .\LARc_d0[11]_INST_0_i_5_0 (grp_Autocorrelation_fu_101_n_168),
        .\LARc_d0[6]_INST_0_i_8 (grp_Autocorrelation_fu_101_n_175),
        .\LARc_d0[6]_INST_0_i_8_0 (grp_Autocorrelation_fu_101_n_174),
        .\LARc_d0[9]_INST_0_i_6 (grp_Autocorrelation_fu_101_n_171),
        .\LARc_d0[9]_INST_0_i_6_0 (grp_Autocorrelation_fu_101_n_170),
        .LARc_d0_0_sp_1(grp_Quantization_and_coding_fu_126_n_37),
        .LARc_d0_1_sp_1(grp_Quantization_and_coding_fu_126_n_48),
        .LARc_d0_2_sp_1(grp_Quantization_and_coding_fu_126_n_35),
        .LARc_d0_3_sp_1(grp_Quantization_and_coding_fu_126_n_36),
        .LARc_d0_4_sp_1(grp_Quantization_and_coding_fu_126_n_63),
        .LARc_d0_5_sp_1(grp_Quantization_and_coding_fu_126_n_62),
        .LARc_d0_6_sp_1(grp_Quantization_and_coding_fu_126_n_64),
        .LARc_q1(LARc_q1),
        .LARc_we0(LARc_we0),
        .LARc_we1(LARc_we1),
        .\L_ACF_load_reg_662_reg[14]_0 ({grp_Reflection_coefficients_fu_111_n_146,grp_Reflection_coefficients_fu_111_n_147,grp_Reflection_coefficients_fu_111_n_148,grp_Reflection_coefficients_fu_111_n_149,grp_Reflection_coefficients_fu_111_n_150,grp_Reflection_coefficients_fu_111_n_151,grp_Reflection_coefficients_fu_111_n_152,grp_Reflection_coefficients_fu_111_n_153}),
        .\L_ACF_load_reg_662_reg[1]_0 (grp_Reflection_coefficients_fu_111_n_187),
        .\L_ACF_load_reg_662_reg[29]_0 (grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1),
        .\L_ACF_load_reg_662_reg[29]_1 ({grp_Reflection_coefficients_fu_111_n_289,grp_Reflection_coefficients_fu_111_n_290,grp_Reflection_coefficients_fu_111_n_291,grp_Reflection_coefficients_fu_111_n_292}),
        .\L_ACF_load_reg_662_reg[30]_0 (grp_Reflection_coefficients_fu_111_n_224),
        .\L_ACF_load_reg_662_reg[46]_0 ({grp_Reflection_coefficients_fu_111_n_188,grp_Reflection_coefficients_fu_111_n_189,grp_Reflection_coefficients_fu_111_n_190,grp_Reflection_coefficients_fu_111_n_191,grp_Reflection_coefficients_fu_111_n_192,grp_Reflection_coefficients_fu_111_n_193,grp_Reflection_coefficients_fu_111_n_194,grp_Reflection_coefficients_fu_111_n_195}),
        .\L_ACF_load_reg_662_reg[62]_0 ({grp_Reflection_coefficients_fu_111_n_171,grp_Reflection_coefficients_fu_111_n_172,grp_Reflection_coefficients_fu_111_n_173,grp_Reflection_coefficients_fu_111_n_174,grp_Reflection_coefficients_fu_111_n_175,grp_Reflection_coefficients_fu_111_n_176,grp_Reflection_coefficients_fu_111_n_177,grp_Reflection_coefficients_fu_111_n_178}),
        .\L_ACF_load_reg_662_reg[63]_0 ({grp_Reflection_coefficients_fu_111_n_179,grp_Reflection_coefficients_fu_111_n_180,grp_Reflection_coefficients_fu_111_n_181,grp_Reflection_coefficients_fu_111_n_182,grp_Reflection_coefficients_fu_111_n_183,grp_Reflection_coefficients_fu_111_n_184,grp_Reflection_coefficients_fu_111_n_185,grp_Reflection_coefficients_fu_111_n_186}),
        .\L_ACF_load_reg_662_reg[63]_1 ({grp_Reflection_coefficients_fu_111_n_293,grp_Reflection_coefficients_fu_111_n_294,grp_Reflection_coefficients_fu_111_n_295,grp_Reflection_coefficients_fu_111_n_296}),
        .\L_ACF_load_reg_662_reg[63]_2 ({grp_Reflection_coefficients_fu_111_n_297,grp_Reflection_coefficients_fu_111_n_298,grp_Reflection_coefficients_fu_111_n_299,grp_Reflection_coefficients_fu_111_n_300}),
        .\L_ACF_load_reg_662_reg[63]_3 (L_ACF_q0),
        .\L_ACF_load_reg_662_reg[6]_0 ({grp_Reflection_coefficients_fu_111_n_301,grp_Reflection_coefficients_fu_111_n_302,grp_Reflection_coefficients_fu_111_n_303,grp_Reflection_coefficients_fu_111_n_304}),
        .O({sum_fu_54_p2[15],sum_fu_54_p2__0_9}),
        .P(grp_Quantization_and_coding_fu_126_grp_gsm_add_fu_310_p_din1),
        .\P_load_1_reg_862_reg[15]_0 ({grp_Reflection_coefficients_fu_111_n_225,grp_Reflection_coefficients_fu_111_n_226,grp_Reflection_coefficients_fu_111_n_227,grp_Reflection_coefficients_fu_111_n_228,grp_Reflection_coefficients_fu_111_n_229,grp_Reflection_coefficients_fu_111_n_230,grp_Reflection_coefficients_fu_111_n_231,grp_Reflection_coefficients_fu_111_n_232}),
        .\P_load_1_reg_862_reg[15]_1 ({grp_Reflection_coefficients_fu_111_n_233,grp_Reflection_coefficients_fu_111_n_234,grp_Reflection_coefficients_fu_111_n_235,grp_Reflection_coefficients_fu_111_n_236,grp_Reflection_coefficients_fu_111_n_237,grp_Reflection_coefficients_fu_111_n_238,grp_Reflection_coefficients_fu_111_n_239,grp_Reflection_coefficients_fu_111_n_240}),
        .\P_load_reg_799_reg[7]_0 ({grp_Reflection_coefficients_fu_111_n_241,grp_Reflection_coefficients_fu_111_n_242,grp_Reflection_coefficients_fu_111_n_243,grp_Reflection_coefficients_fu_111_n_244,grp_Reflection_coefficients_fu_111_n_245,grp_Reflection_coefficients_fu_111_n_246,grp_Reflection_coefficients_fu_111_n_247,grp_Reflection_coefficients_fu_111_n_248}),
        .\P_load_reg_799_reg[7]_1 ({grp_Reflection_coefficients_fu_111_n_265,grp_Reflection_coefficients_fu_111_n_266,grp_Reflection_coefficients_fu_111_n_267,grp_Reflection_coefficients_fu_111_n_268,grp_Reflection_coefficients_fu_111_n_269,grp_Reflection_coefficients_fu_111_n_270,grp_Reflection_coefficients_fu_111_n_271,grp_Reflection_coefficients_fu_111_n_272}),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4_3,ap_CS_fsm_state3_2}),
        .S({grp_Reflection_coefficients_fu_111_n_17,grp_Reflection_coefficients_fu_111_n_18,grp_Reflection_coefficients_fu_111_n_19,grp_Reflection_coefficients_fu_111_n_20,grp_Reflection_coefficients_fu_111_n_21,grp_Reflection_coefficients_fu_111_n_22,grp_Reflection_coefficients_fu_111_n_23}),
        .SS(grp_gsm_mult_r_fu_300_n_51),
        .add_ln39_fu_48_p2(add_ln39_fu_48_p2_10),
        .add_ln39_fu_48_p2_0(add_ln39_fu_48_p2),
        .add_ln39_fu_48_p2_carry__0(grp_Reflection_coefficients_fu_111_n_52),
        .add_ln39_fu_48_p2_carry__0_0({grp_gsm_mult_r_fu_300_n_46,grp_gsm_add_fu_310_b[14:8]}),
        .add_ln39_fu_48_p2_carry__0_1(grp_gsm_mult_r_fu_300_n_50),
        .add_ln39_fu_48_p2_carry__0_2(icmp_ln40_fu_60_p2),
        .and_ln107_4_fu_341_p2(and_ln107_4_fu_341_p2),
        .and_ln107_fu_305_p2(and_ln107_fu_305_p2),
        .\ap_CS_fsm_reg[0]_0 (grp_Reflection_coefficients_fu_111_n_112),
        .\ap_CS_fsm_reg[12]_0 ({ap_CS_fsm_state13,ap_CS_fsm_state4_5}),
        .\ap_CS_fsm_reg[16]_0 (grp_Reflection_coefficients_fu_111_n_91),
        .\ap_CS_fsm_reg[2]_0 (grp_Reflection_coefficients_fu_111_n_320),
        .\ap_CS_fsm_reg[3]_0 (ap_NS_fsm[4:3]),
        .\ap_CS_fsm_reg[3]_1 (grp_Reflection_coefficients_fu_111_n_110),
        .\ap_CS_fsm_reg[3]_2 ({grp_Reflection_coefficients_fu_111_n_196,grp_Reflection_coefficients_fu_111_n_197,grp_Reflection_coefficients_fu_111_n_198,grp_Reflection_coefficients_fu_111_n_199,grp_Reflection_coefficients_fu_111_n_200,grp_Reflection_coefficients_fu_111_n_201,grp_Reflection_coefficients_fu_111_n_202,grp_Reflection_coefficients_fu_111_n_203}),
        .\ap_CS_fsm_reg[3]_3 (grp_Reflection_coefficients_fu_111_n_223),
        .\ap_CS_fsm_reg[3]_4 (grp_Reflection_coefficients_fu_111_n_307),
        .\ap_CS_fsm_reg[3]_5 (grp_Reflection_coefficients_fu_111_n_310),
        .\ap_CS_fsm_reg[3]_6 (grp_Reflection_coefficients_fu_111_n_312),
        .\ap_CS_fsm_reg[3]_7 (grp_Reflection_coefficients_fu_111_n_313),
        .\ap_CS_fsm_reg[4]_0 (grp_Reflection_coefficients_fu_111_n_53),
        .\ap_CS_fsm_reg[4]_1 (grp_Reflection_coefficients_fu_111_n_54),
        .\ap_CS_fsm_reg[4]_2 (grp_Reflection_coefficients_fu_111_n_81),
        .\ap_CS_fsm_reg[4]_3 (grp_Reflection_coefficients_fu_111_n_109),
        .\ap_CS_fsm_reg[4]_4 (grp_Reflection_coefficients_fu_111_n_306),
        .\ap_CS_fsm_reg[4]_5 (grp_Reflection_coefficients_fu_111_n_309),
        .\ap_CS_fsm_reg[4]_6 (grp_Reflection_coefficients_fu_111_n_311),
        .\ap_CS_fsm_reg[4]_7 (i_fu_76_reg),
        .\ap_CS_fsm_reg[5]_0 (grp_Reflection_coefficients_fu_111_n_56),
        .\ap_CS_fsm_reg[5]_1 (grp_Reflection_coefficients_fu_111_n_57),
        .\ap_CS_fsm_reg[5]_2 (grp_Reflection_coefficients_fu_111_n_108),
        .\ap_CS_fsm_reg[5]_3 (grp_Reflection_coefficients_fu_111_n_305),
        .\ap_CS_fsm_reg[5]_4 (grp_Reflection_coefficients_fu_111_n_308),
        .\ap_CS_fsm_reg[6]_0 (grp_Reflection_coefficients_fu_111_n_78),
        .\ap_CS_fsm_reg[6]_1 (grp_Reflection_coefficients_fu_111_n_222),
        .ap_NS_fsm(ap_NS_fsm_7),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst(ap_rst),
        .ce0(L_ACF_ce0),
        .d0(d0),
        .grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2),
        .grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_start(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_start),
        .grp_Autocorrelation_fu_101_grp_gsm_norm_fu_305_p_start(grp_Autocorrelation_fu_101_grp_gsm_norm_fu_305_p_start),
        .grp_Reflection_coefficients_fu_111_ap_start_reg(grp_Reflection_coefficients_fu_111_ap_start_reg),
        .grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_start(grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_start),
        .grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_start(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_start),
        .grp_gsm_mult_r_fu_298_ap_start_reg_reg_0(grp_Reflection_coefficients_fu_111_n_90),
        .grp_gsm_mult_r_fu_298_ap_start_reg_reg_1({grp_gsm_mult_r_fu_300_ap_ready,grp_gsm_mult_r_fu_300_n_17}),
        .grp_gsm_norm_fu_276_ap_start_reg_reg_0(ap_NS_fsm_4),
        .grp_gsm_norm_fu_276_ap_start_reg_reg_1({grp_gsm_norm_fu_305_ap_ready,grp_gsm_norm_fu_305_n_13}),
        .grp_gsm_norm_fu_305_ap_done(grp_gsm_norm_fu_305_ap_done),
        .grp_gsm_norm_fu_305_ap_return(grp_gsm_norm_fu_305_ap_return),
        .\i_fu_76_reg[1] (grp_Reflection_coefficients_fu_111_n_82),
        .\i_fu_90_reg[1]_0 (grp_Reflection_coefficients_fu_111_n_93),
        .\i_fu_90_reg[2]_0 (grp_Reflection_coefficients_fu_111_n_94),
        .\i_fu_90_reg[3]_0 (i_fu_90_reg),
        .icmp_ln172_fu_340_p2(icmp_ln172_fu_340_p2),
        .icmp_ln40_fu_60_p2_carry(grp_Reflection_coefficients_fu_111_n_314),
        .icmp_ln40_fu_60_p2_carry_0(grp_Reflection_coefficients_fu_111_n_315),
        .icmp_ln40_fu_60_p2_carry_1(grp_Reflection_coefficients_fu_111_n_316),
        .icmp_ln40_fu_60_p2_carry_2(grp_Reflection_coefficients_fu_111_n_317),
        .icmp_ln40_fu_60_p2_carry_3(grp_Reflection_coefficients_fu_111_n_318),
        .icmp_ln40_fu_60_p2_carry_4(grp_Reflection_coefficients_fu_111_n_319),
        .\icmp_ln55_1_reg_93_reg[0] (grp_gsm_mult_r_fu_300_n_12),
        .indata_q0(indata_q0),
        .\indata_q0[10]_0 (grp_Reflection_coefficients_fu_111_n_48),
        .indata_q0_10_sp_1(grp_Reflection_coefficients_fu_111_n_47),
        .indata_q0_11_sp_1(grp_Reflection_coefficients_fu_111_n_49),
        .indata_q0_15_sp_1(grp_Reflection_coefficients_fu_111_n_107),
        .or_ln107_fu_347_p2(or_ln107_fu_347_p2),
        .\or_ln107_reg_471_reg[0] (icmp_ln107_fu_129_p2),
        .\q0_reg[0] (grp_Autocorrelation_fu_101_grp_gsm_norm_fu_305_p_din1),
        .ram_reg_0_15_0_0_i_7({sum_fu_54_p2[16],grp_Reflection_coefficients_fu_111_n_205}),
        .ram_reg_bram_0(grp_Reflection_coefficients_fu_111_n_40),
        .ram_reg_bram_0_0(grp_Reflection_coefficients_fu_111_n_41),
        .ram_reg_bram_0_1(grp_Reflection_coefficients_fu_111_n_42),
        .ram_reg_bram_0_2(grp_Reflection_coefficients_fu_111_n_43),
        .ram_reg_bram_0_3(grp_Reflection_coefficients_fu_111_n_44),
        .ram_reg_bram_0_4(grp_Reflection_coefficients_fu_111_n_45),
        .ram_reg_bram_0_5(grp_Reflection_coefficients_fu_111_n_46),
        .ram_reg_bram_0_6(grp_Reflection_coefficients_fu_111_n_50),
        .ram_reg_bram_1(grp_Autocorrelation_fu_101_n_166),
        .\select_ln219_reg_821_reg[14]_0 ({grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_din2[14:6],grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_din2[2:0]}),
        .\select_ln219_reg_821_reg[4]_0 (grp_Reflection_coefficients_fu_111_n_145),
        .select_ln289_1_reg_733(select_ln289_1_reg_733),
        .\select_ln289_1_reg_733_reg[5] (tmp_6_gsm_add_fu_315_n_28),
        .\select_ln291_1_reg_753_reg[5] (grp_Reflection_coefficients_fu_111_n_51),
        .\select_ln291_1_reg_753_reg[5]_0 (select_ln291_1_reg_753),
        .\select_ln294_1_reg_773_reg[4] (grp_Reflection_coefficients_fu_111_n_55),
        .\select_ln294_1_reg_773_reg[4]_0 (select_ln294_1_reg_773),
        .\select_ln296_1_reg_783_reg[3] (grp_Reflection_coefficients_fu_111_n_58),
        .\select_ln296_1_reg_783_reg[3]_0 (select_ln296_1_reg_783),
        .\sh_prom_cast_cast_cast_cast_reg_671_reg[5]_0 (sh_prom_cast_cast_cast_cast_reg_671),
        .\smax_fu_114[6]_i_7 (grp_Autocorrelation_fu_101_n_173),
        .\smax_fu_114[6]_i_7_0 (grp_Autocorrelation_fu_101_n_172),
        .\smax_fu_114_reg[14]_i_4 ({grp_Autocorrelation_fu_101_n_36,grp_Autocorrelation_fu_101_n_37,grp_Autocorrelation_fu_101_n_38,grp_Autocorrelation_fu_101_n_39,grp_Autocorrelation_fu_101_n_40,grp_Autocorrelation_fu_101_n_41,grp_Autocorrelation_fu_101_n_42,grp_Autocorrelation_fu_101_n_43,grp_Autocorrelation_fu_101_n_44,grp_Autocorrelation_fu_101_n_45,grp_Autocorrelation_fu_101_n_46,grp_Autocorrelation_fu_101_n_47,grp_Autocorrelation_fu_101_n_48,grp_Autocorrelation_fu_101_n_49}),
        .sum_fu_54_p2_carry(grp_gsm_add_fu_310_b[7:0]),
        .sum_fu_54_p2_carry__0(grp_Reflection_coefficients_fu_111_n_206),
        .temp_37_gsm_abs_fu_120_ap_return(temp_37_gsm_abs_fu_120_ap_return),
        .tmp_6_gsm_add_fu_315_b(tmp_6_gsm_add_fu_315_b));
  FDRE #(
    .INIT(1'b0)) 
    grp_Reflection_coefficients_fu_111_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Reflection_coefficients_fu_111_n_320),
        .Q(grp_Reflection_coefficients_fu_111_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_gsm_add grp_gsm_add_fu_310
       (.CO(grp_gsm_add_fu_310_n_28),
        .DI(grp_gsm_mult_r_fu_300_n_49),
        .O({sum_fu_54_p2_6[15],sum_fu_54_p2__0}),
        .S({sum_fu_54_p2_6[16],grp_gsm_mult_r_fu_300_n_48}),
        .add_ln39_fu_48_p2(add_ln39_fu_48_p2),
        .grp_gsm_add_fu_310_b(grp_gsm_add_fu_310_b),
        .icmp_ln40_fu_60_p2_carry_i_3__1(icmp_ln40_fu_60_p2),
        .ram_reg_bram_0({grp_Reflection_coefficients_fu_111_n_265,grp_Reflection_coefficients_fu_111_n_266,grp_Reflection_coefficients_fu_111_n_267,grp_Reflection_coefficients_fu_111_n_268,grp_Reflection_coefficients_fu_111_n_269,grp_Reflection_coefficients_fu_111_n_270,grp_Reflection_coefficients_fu_111_n_271,grp_Reflection_coefficients_fu_111_n_272}),
        .ram_reg_bram_0_0(grp_gsm_mult_r_fu_300_n_46),
        .ram_reg_bram_0_1({grp_Reflection_coefficients_fu_111_n_225,grp_Reflection_coefficients_fu_111_n_226,grp_Reflection_coefficients_fu_111_n_227,grp_Reflection_coefficients_fu_111_n_228,grp_Reflection_coefficients_fu_111_n_229,grp_Reflection_coefficients_fu_111_n_230,grp_Reflection_coefficients_fu_111_n_231,grp_Reflection_coefficients_fu_111_n_232}),
        .ram_reg_bram_0_2({grp_Reflection_coefficients_fu_111_n_241,grp_Reflection_coefficients_fu_111_n_242,grp_Reflection_coefficients_fu_111_n_243,grp_Reflection_coefficients_fu_111_n_244,grp_Reflection_coefficients_fu_111_n_245,grp_Reflection_coefficients_fu_111_n_246,grp_Reflection_coefficients_fu_111_n_247,grp_Reflection_coefficients_fu_111_n_248}),
        .ram_reg_bram_0_3({grp_Reflection_coefficients_fu_111_n_233,grp_Reflection_coefficients_fu_111_n_234,grp_Reflection_coefficients_fu_111_n_235,grp_Reflection_coefficients_fu_111_n_236,grp_Reflection_coefficients_fu_111_n_237,grp_Reflection_coefficients_fu_111_n_238,grp_Reflection_coefficients_fu_111_n_239,grp_Reflection_coefficients_fu_111_n_240}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_gsm_mult_r grp_gsm_mult_r_fu_300
       (.A(grp_gsm_mult_r_fu_300_b),
        .B(grp_gsm_mult_r_fu_300_a),
        .CO(grp_gsm_add_fu_310_n_28),
        .DI(grp_gsm_mult_r_fu_300_n_49),
        .DINADIN({grp_gsm_mult_r_fu_300_n_52,grp_gsm_mult_r_fu_300_n_53,grp_gsm_mult_r_fu_300_n_54,grp_gsm_mult_r_fu_300_n_55,grp_gsm_mult_r_fu_300_n_56,grp_gsm_mult_r_fu_300_n_57,grp_gsm_mult_r_fu_300_n_58,grp_gsm_mult_r_fu_300_n_59,grp_gsm_mult_r_fu_300_n_60,grp_gsm_mult_r_fu_300_n_61,grp_gsm_mult_r_fu_300_n_62,grp_gsm_mult_r_fu_300_n_63,grp_gsm_mult_r_fu_300_n_64,grp_gsm_mult_r_fu_300_n_65,grp_gsm_mult_r_fu_300_n_66,grp_gsm_mult_r_fu_300_n_67}),
        .O({sum_fu_54_p2_6[15],sum_fu_54_p2__0}),
        .Q(ap_CS_fsm_state7_1),
        .S({sum_fu_54_p2_6[16],grp_gsm_mult_r_fu_300_n_48}),
        .SS(grp_gsm_mult_r_fu_300_n_51),
        .add_ln39_fu_48_p2(add_ln39_fu_48_p2),
        .add_ln39_fu_48_p2_carry__0_i_1__0({ap_CS_fsm_state8,ap_CS_fsm_state4,ap_CS_fsm_state2}),
        .add_ln39_fu_48_p2_carry__0_i_1__0_0(ap_CS_fsm_state6),
        .\ap_CS_fsm_reg[1]_0 (grp_Reflection_coefficients_fu_111_n_90),
        .\ap_CS_fsm_reg[3]_0 (ap_NS_fsm_7),
        .\ap_CS_fsm_reg[3]_1 ({grp_gsm_mult_r_fu_300_ap_ready,grp_gsm_mult_r_fu_300_n_17}),
        .\ap_CS_fsm_reg[5] (grp_gsm_mult_r_fu_300_n_46),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_start(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_start),
        .grp_Quantization_and_coding_fu_126_grp_gsm_add_fu_310_p_din2(grp_Quantization_and_coding_fu_126_grp_gsm_add_fu_310_p_din2),
        .grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_start(grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_start),
        .grp_gsm_add_fu_310_b({grp_gsm_add_fu_310_b[14:7],grp_gsm_add_fu_310_b[5],grp_gsm_add_fu_310_b[3],grp_gsm_add_fu_310_b[1:0]}),
        .\icmp_ln55_1_reg_93_reg[0]_0 (grp_gsm_mult_r_fu_300_n_12),
        .\icmp_ln55_1_reg_93_reg[0]_1 (grp_Reflection_coefficients_fu_111_n_112),
        .\icmp_ln55_reg_88_reg[0]_0 (grp_gsm_mult_r_fu_300_n_13),
        .\icmp_ln55_reg_88_reg[0]_1 (grp_Autocorrelation_fu_101_n_176),
        .indata_d0(indata_d0),
        .indata_we0(indata_we0),
        .\m_reg_265_reg[1] (ap_CS_fsm_state13),
        .ram_reg_bram_0(icmp_ln40_fu_60_p2),
        .sum_fu_54_p2_carry__0(grp_gsm_mult_r_fu_300_n_50),
        .sum_fu_54_p2_carry_i_15(grp_Quantization_and_coding_fu_126_n_42));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_gsm_norm grp_gsm_norm_fu_305
       (.D(ap_NS_fsm_4),
        .\L_ACF_load_reg_662_reg[63] (icmp_ln107_fu_129_p2),
        .Q({grp_gsm_norm_fu_305_ap_ready,grp_gsm_norm_fu_305_n_13}),
        .S({grp_Reflection_coefficients_fu_111_n_224,grp_Autocorrelation_fu_101_n_192,grp_Autocorrelation_fu_101_n_193,grp_Autocorrelation_fu_101_n_194,grp_Autocorrelation_fu_101_n_195,grp_Autocorrelation_fu_101_n_196,grp_Autocorrelation_fu_101_n_197,grp_Autocorrelation_fu_101_n_198}),
        .and_ln107_4_fu_341_p2(and_ln107_4_fu_341_p2),
        .and_ln107_fu_305_p2(and_ln107_fu_305_p2),
        .\ap_CS_fsm_reg[1]_0 (grp_gsm_norm_fu_305_n_22),
        .\ap_CS_fsm_reg[1]_1 (grp_gsm_norm_fu_305_n_31),
        .\ap_CS_fsm_reg[1]_2 (grp_gsm_norm_fu_305_n_35),
        .\ap_CS_fsm_reg[1]_3 (grp_gsm_norm_fu_305_n_36),
        .\ap_CS_fsm_reg[1]_4 (grp_gsm_norm_fu_305_n_37),
        .\ap_CS_fsm_reg[1]_5 (grp_gsm_norm_fu_305_n_38),
        .\ap_CS_fsm_reg[1]_6 (grp_gsm_norm_fu_305_n_39),
        .\ap_CS_fsm_reg[1]_7 (grp_gsm_norm_fu_305_n_40),
        .\ap_CS_fsm_reg[1]_8 (grp_gsm_norm_fu_305_n_41),
        .\ap_CS_fsm_reg[1]_9 (grp_gsm_norm_fu_305_n_42),
        .ap_clk(ap_clk),
        .\ap_return_preg_reg[5]_0 ({scalauto_fu_635_p2[6],grp_gsm_norm_fu_305_n_16,grp_gsm_norm_fu_305_n_17,grp_gsm_norm_fu_305_n_18,scalauto_fu_635_p2[2],grp_gsm_norm_fu_305_n_20,grp_gsm_norm_fu_305_ap_return[0]}),
        .ap_rst(ap_rst),
        .\empty_reg_1721_reg[13] ({ap_phi_mux_scalauto_2_phi_fu_469_p4[4:3],ap_phi_mux_scalauto_2_phi_fu_469_p4[1]}),
        .\empty_reg_1721_reg[13]_0 (grp_Autocorrelation_fu_101_n_137),
        .\empty_reg_1721_reg[14] (ap_CS_fsm_state4_0),
        .\empty_reg_1721_reg[14]_0 (grp_Autocorrelation_fu_101_n_138),
        .grp_Autocorrelation_fu_101_grp_gsm_norm_fu_305_p_start(grp_Autocorrelation_fu_101_grp_gsm_norm_fu_305_p_start),
        .grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_start(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_start),
        .grp_gsm_norm_fu_305_ap_done(grp_gsm_norm_fu_305_ap_done),
        .grp_gsm_norm_fu_305_ap_return(grp_gsm_norm_fu_305_ap_return[5:1]),
        .icmp_ln107_fu_129_p2_carry__0_0(grp_Reflection_coefficients_fu_111_n_187),
        .icmp_ln107_fu_129_p2_carry__0_1({grp_Reflection_coefficients_fu_111_n_146,grp_Reflection_coefficients_fu_111_n_147,grp_Reflection_coefficients_fu_111_n_148,grp_Reflection_coefficients_fu_111_n_149,grp_Reflection_coefficients_fu_111_n_150,grp_Reflection_coefficients_fu_111_n_151,grp_Reflection_coefficients_fu_111_n_152,grp_Reflection_coefficients_fu_111_n_153}),
        .icmp_ln107_fu_129_p2_carry__1_0(grp_Reflection_coefficients_fu_111_n_223),
        .\icmp_ln107_reg_435_reg[0]_0 ({grp_Reflection_coefficients_fu_111_n_196,grp_Reflection_coefficients_fu_111_n_197,grp_Reflection_coefficients_fu_111_n_198,grp_Reflection_coefficients_fu_111_n_199,grp_Reflection_coefficients_fu_111_n_200,grp_Reflection_coefficients_fu_111_n_201,grp_Reflection_coefficients_fu_111_n_202,grp_Reflection_coefficients_fu_111_n_203}),
        .\icmp_ln107_reg_435_reg[0]_1 ({grp_Reflection_coefficients_fu_111_n_188,grp_Reflection_coefficients_fu_111_n_189,grp_Reflection_coefficients_fu_111_n_190,grp_Reflection_coefficients_fu_111_n_191,grp_Reflection_coefficients_fu_111_n_192,grp_Reflection_coefficients_fu_111_n_193,grp_Reflection_coefficients_fu_111_n_194,grp_Reflection_coefficients_fu_111_n_195}),
        .\icmp_ln107_reg_435_reg[0]_2 ({grp_Reflection_coefficients_fu_111_n_179,grp_Reflection_coefficients_fu_111_n_180,grp_Reflection_coefficients_fu_111_n_181,grp_Reflection_coefficients_fu_111_n_182,grp_Reflection_coefficients_fu_111_n_183,grp_Reflection_coefficients_fu_111_n_184,grp_Reflection_coefficients_fu_111_n_185,grp_Reflection_coefficients_fu_111_n_186}),
        .\icmp_ln107_reg_435_reg[0]_3 ({grp_Reflection_coefficients_fu_111_n_171,grp_Reflection_coefficients_fu_111_n_172,grp_Reflection_coefficients_fu_111_n_173,grp_Reflection_coefficients_fu_111_n_174,grp_Reflection_coefficients_fu_111_n_175,grp_Reflection_coefficients_fu_111_n_176,grp_Reflection_coefficients_fu_111_n_177,grp_Reflection_coefficients_fu_111_n_178}),
        .icmp_ln57_reg_1697(icmp_ln57_reg_1697),
        .\icmp_ln62_1_reg_1710_reg[0] ({scalauto_2_reg_465[6:5],scalauto_2_reg_465[0]}),
        .or_ln107_fu_347_p2(or_ln107_fu_347_p2),
        .\or_ln107_reg_471_reg[0]_0 (grp_gsm_norm_fu_305_n_34),
        .\q0_reg[0] ({ap_CS_fsm_state4,ap_CS_fsm_state2}),
        .\q0_reg[3] ({grp_Reflection_coefficients_fu_111_n_289,grp_Reflection_coefficients_fu_111_n_290,grp_Reflection_coefficients_fu_111_n_291,grp_Reflection_coefficients_fu_111_n_292}),
        .\q1_reg[3] ({grp_Reflection_coefficients_fu_111_n_293,grp_Reflection_coefficients_fu_111_n_294,grp_Reflection_coefficients_fu_111_n_295,grp_Reflection_coefficients_fu_111_n_296}),
        .\q2_reg[3] ({grp_Reflection_coefficients_fu_111_n_297,grp_Reflection_coefficients_fu_111_n_298,grp_Reflection_coefficients_fu_111_n_299,grp_Reflection_coefficients_fu_111_n_300}),
        .\q3_reg[3] ({grp_Reflection_coefficients_fu_111_n_301,grp_Reflection_coefficients_fu_111_n_302,grp_Reflection_coefficients_fu_111_n_303,grp_Reflection_coefficients_fu_111_n_304}),
        .\scalauto_2_reg_465_reg[6] ({ap_phi_mux_scalauto_2_phi_fu_469_p4[6:5],ap_phi_mux_scalauto_2_phi_fu_469_p4[0]}),
        .\scalauto_2_reg_465_reg[6]_0 (grp_gsm_norm_fu_305_n_33));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_76[0]_i_1 
       (.I0(i_fu_76_reg[0]),
        .O(i_9_fu_165_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_76[1]_i_1 
       (.I0(i_fu_76_reg[0]),
        .I1(i_fu_76_reg[1]),
        .O(i_9_fu_165_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_fu_76[2]_i_1 
       (.I0(i_fu_76_reg[2]),
        .I1(i_fu_76_reg[1]),
        .I2(i_fu_76_reg[0]),
        .O(i_9_fu_165_p2[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_76[3]_i_1 
       (.I0(\ap_CS_fsm_reg_n_12_[0] ),
        .I1(ap_start),
        .O(ap_NS_fsm12_out));
  LUT6 #(
    .INIT(64'h8888888880888888)) 
    \i_fu_76[3]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(i_fu_76_reg[2]),
        .I3(i_fu_76_reg[3]),
        .I4(i_fu_76_reg[0]),
        .I5(i_fu_76_reg[1]),
        .O(i_fu_760));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_fu_76[3]_i_3 
       (.I0(i_fu_76_reg[3]),
        .I1(i_fu_76_reg[0]),
        .I2(i_fu_76_reg[1]),
        .I3(i_fu_76_reg[2]),
        .O(i_9_fu_165_p2[3]));
  FDSE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_760),
        .D(i_9_fu_165_p2[0]),
        .Q(i_fu_76_reg[0]),
        .S(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_760),
        .D(i_9_fu_165_p2[1]),
        .Q(i_fu_76_reg[1]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_760),
        .D(i_9_fu_165_p2[2]),
        .Q(i_fu_76_reg[2]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_760),
        .D(i_9_fu_165_p2[3]),
        .Q(i_fu_76_reg[3]),
        .R(ap_NS_fsm12_out));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_72[0]_i_1 
       (.I0(idx_fu_72_reg[0]),
        .O(add_ln248_fu_154_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_72[1]_i_1 
       (.I0(idx_fu_72_reg[0]),
        .I1(idx_fu_72_reg[1]),
        .O(add_ln248_fu_154_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idx_fu_72[2]_i_1 
       (.I0(idx_fu_72_reg[2]),
        .I1(idx_fu_72_reg[1]),
        .I2(idx_fu_72_reg[0]),
        .O(add_ln248_fu_154_p2[2]));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_760),
        .D(add_ln248_fu_154_p2[0]),
        .Q(idx_fu_72_reg[0]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_760),
        .D(add_ln248_fu_154_p2[1]),
        .Q(idx_fu_72_reg[1]),
        .R(ap_NS_fsm12_out));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_760),
        .D(add_ln248_fu_154_p2[2]),
        .Q(idx_fu_72_reg[2]),
        .R(ap_NS_fsm12_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_gsm_add_0 tmp_6_gsm_add_fu_315
       (.CO(icmp_ln40_fu_60_p2_8),
        .O({sum_fu_54_p2[15],sum_fu_54_p2__0_9}),
        .add_ln39_fu_48_p2(add_ln39_fu_48_p2_10),
        .\ap_CS_fsm_reg[6] (tmp_6_gsm_add_fu_315_n_28),
        .ram_reg_0_15_0_0_i_1({grp_Reflection_coefficients_fu_111_n_273,grp_Reflection_coefficients_fu_111_n_274,grp_Reflection_coefficients_fu_111_n_275,grp_Reflection_coefficients_fu_111_n_276,grp_Reflection_coefficients_fu_111_n_277,grp_Reflection_coefficients_fu_111_n_278,grp_Reflection_coefficients_fu_111_n_279,grp_Reflection_coefficients_fu_111_n_280}),
        .ram_reg_0_15_1_1_i_1({grp_Reflection_coefficients_fu_111_n_257,grp_Reflection_coefficients_fu_111_n_258,grp_Reflection_coefficients_fu_111_n_259,grp_Reflection_coefficients_fu_111_n_260,grp_Reflection_coefficients_fu_111_n_261,grp_Reflection_coefficients_fu_111_n_262,grp_Reflection_coefficients_fu_111_n_263,grp_Reflection_coefficients_fu_111_n_264}),
        .\select_ln289_1_reg_733_reg[5] (grp_Reflection_coefficients_fu_111_n_222),
        .\select_ln289_1_reg_733_reg[5]_0 ({grp_Reflection_coefficients_fu_111_n_281,grp_Reflection_coefficients_fu_111_n_282,grp_Reflection_coefficients_fu_111_n_283,grp_Reflection_coefficients_fu_111_n_284,grp_Reflection_coefficients_fu_111_n_285,grp_Reflection_coefficients_fu_111_n_286,grp_Reflection_coefficients_fu_111_n_287,grp_Reflection_coefficients_fu_111_n_288}),
        .\select_ln291_1_reg_753_reg[4] (grp_Reflection_coefficients_fu_111_n_206),
        .\select_ln291_1_reg_753_reg[4]_0 ({sum_fu_54_p2[16],grp_Reflection_coefficients_fu_111_n_205}),
        .\select_ln291_1_reg_753_reg[4]_1 ({grp_Reflection_coefficients_fu_111_n_249,grp_Reflection_coefficients_fu_111_n_250,grp_Reflection_coefficients_fu_111_n_251,grp_Reflection_coefficients_fu_111_n_252,grp_Reflection_coefficients_fu_111_n_253,grp_Reflection_coefficients_fu_111_n_254,grp_Reflection_coefficients_fu_111_n_255,grp_Reflection_coefficients_fu_111_n_256}),
        .tmp_6_gsm_add_fu_315_b(tmp_6_gsm_add_fu_315_b));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Autocorrelation
   (icmp_ln57_reg_1697,
    Q,
    \reg_537_reg[15]_0 ,
    grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_start,
    grp_Autocorrelation_fu_101_grp_gsm_norm_fu_305_p_start,
    indata_ce1,
    \smax_fu_114_reg[13]_0 ,
    indata_address0,
    indata_address1,
    d1,
    address1,
    \scalauto_2_reg_465_reg[4]_0 ,
    \scalauto_2_reg_465_reg[1]_0 ,
    \scalauto_2_reg_465_reg[1]_1 ,
    \scalauto_2_reg_465_reg[6]_0 ,
    indata_d1,
    WEBWE,
    WEA,
    \ap_CS_fsm_reg[1]_0 ,
    address0,
    \ap_CS_fsm_reg[1]_1 ,
    ce1,
    \LARc_q1[11] ,
    \LARc_q1[10] ,
    \LARc_q1[15] ,
    indata_q0_14_sp_1,
    indata_q0_6_sp_1,
    indata_q0_7_sp_1,
    indata_q0_1_sp_1,
    indata_q0_0_sp_1,
    \ap_CS_fsm_reg[0]_0 ,
    grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2,
    \sext_ln60_reg_1701_reg[28]_0 ,
    \sext_ln60_reg_1701_reg[30]_0 ,
    ap_start_0,
    indata_ce0,
    \ap_CS_fsm_reg[24]_0 ,
    ap_clk,
    indata_q1,
    indata_q0,
    ap_rst,
    grp_Autocorrelation_fu_101_ap_start_reg,
    grp_gsm_norm_fu_305_ap_done,
    ap_NS_fsm,
    \smax_fu_114_reg[14]_i_4_0 ,
    \smax_fu_114_reg[14]_i_4_1 ,
    \smax_fu_114_reg[14]_i_4_2 ,
    temp_37_gsm_abs_fu_120_ap_return,
    \smax_fu_114_reg[14]_i_4_3 ,
    \smax_fu_114_reg[14]_i_4_4 ,
    \smax_fu_114_reg[14]_i_4_5 ,
    \smax_fu_114_reg[14]_i_4_6 ,
    \smax_fu_114_reg[14]_i_4_7 ,
    \smax_fu_114_reg[14]_i_4_8 ,
    \smax_fu_114_reg[14]_i_4_9 ,
    \smax_fu_114_reg[14]_i_4_10 ,
    D,
    \L_ACF_load_3_reg_1967_reg[63]_0 ,
    \icmp_ln62_1_reg_1710_reg[0]_0 ,
    \scalauto_2_reg_465_reg[6]_1 ,
    \icmp_ln62_reg_1706[0]_i_2_0 ,
    \icmp_ln62_1_reg_1710_reg[0]_1 ,
    grp_gsm_norm_fu_305_ap_return,
    DI,
    S,
    grp_gsm_mult_r_fu_490_ap_start_reg_reg_0,
    ram_reg_bram_1,
    ap_start,
    ram_reg_bram_1_0,
    ram_reg_bram_1_1,
    LARc_q1,
    \icmp_ln55_reg_88_reg[0] ,
    \icmp_ln55_reg_88_reg[0]_0 ,
    \icmp_ln55_reg_88[0]_i_4__0_0 ,
    icmp_ln107_fu_129_p2_carry__0,
    \icmp_ln62_reg_1706_reg[0]_0 ,
    \smax_fu_114_reg[14]_i_4_11 ,
    grp_gsm_norm_fu_477_ap_start_reg_reg_0,
    \icmp_ln62_1_reg_1710_reg[0]_2 ,
    \empty_reg_1721_reg[7]_0 ,
    \reg_553_reg[63]_0 ,
    \empty_reg_1721_reg[14]_0 ,
    \empty_reg_1721_reg[13]_0 ,
    \empty_reg_1721_reg[12]_0 ,
    \empty_reg_1721_reg[11]_0 ,
    \empty_reg_1721_reg[2]_0 ,
    \empty_reg_1721_reg[1]_0 ,
    \empty_reg_1721_reg[0]_0 );
  output icmp_ln57_reg_1697;
  output [3:0]Q;
  output [15:0]\reg_537_reg[15]_0 ;
  output grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_start;
  output grp_Autocorrelation_fu_101_grp_gsm_norm_fu_305_p_start;
  output indata_ce1;
  output [13:0]\smax_fu_114_reg[13]_0 ;
  output [7:0]indata_address0;
  output [7:0]indata_address1;
  output [63:0]d1;
  output [3:0]address1;
  output [2:0]\scalauto_2_reg_465_reg[4]_0 ;
  output \scalauto_2_reg_465_reg[1]_0 ;
  output \scalauto_2_reg_465_reg[1]_1 ;
  output [2:0]\scalauto_2_reg_465_reg[6]_0 ;
  output [15:0]indata_d1;
  output [0:0]WEBWE;
  output [0:0]WEA;
  output [1:0]\ap_CS_fsm_reg[1]_0 ;
  output [3:0]address0;
  output \ap_CS_fsm_reg[1]_1 ;
  output ce1;
  output \LARc_q1[11] ;
  output \LARc_q1[10] ;
  output \LARc_q1[15] ;
  output indata_q0_14_sp_1;
  output indata_q0_6_sp_1;
  output indata_q0_7_sp_1;
  output indata_q0_1_sp_1;
  output indata_q0_0_sp_1;
  output \ap_CS_fsm_reg[0]_0 ;
  output [14:0]grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2;
  output [6:0]\sext_ln60_reg_1701_reg[28]_0 ;
  output [14:0]\sext_ln60_reg_1701_reg[30]_0 ;
  output ap_start_0;
  output indata_ce0;
  output [63:0]\ap_CS_fsm_reg[24]_0 ;
  input ap_clk;
  input [15:0]indata_q1;
  input [15:0]indata_q0;
  input ap_rst;
  input grp_Autocorrelation_fu_101_ap_start_reg;
  input grp_gsm_norm_fu_305_ap_done;
  input [0:0]ap_NS_fsm;
  input \smax_fu_114_reg[14]_i_4_0 ;
  input \smax_fu_114_reg[14]_i_4_1 ;
  input \smax_fu_114_reg[14]_i_4_2 ;
  input [14:0]temp_37_gsm_abs_fu_120_ap_return;
  input \smax_fu_114_reg[14]_i_4_3 ;
  input \smax_fu_114_reg[14]_i_4_4 ;
  input \smax_fu_114_reg[14]_i_4_5 ;
  input \smax_fu_114_reg[14]_i_4_6 ;
  input \smax_fu_114_reg[14]_i_4_7 ;
  input \smax_fu_114_reg[14]_i_4_8 ;
  input \smax_fu_114_reg[14]_i_4_9 ;
  input \smax_fu_114_reg[14]_i_4_10 ;
  input [63:0]D;
  input [63:0]\L_ACF_load_3_reg_1967_reg[63]_0 ;
  input [2:0]\icmp_ln62_1_reg_1710_reg[0]_0 ;
  input [6:0]\scalauto_2_reg_465_reg[6]_1 ;
  input \icmp_ln62_reg_1706[0]_i_2_0 ;
  input \icmp_ln62_1_reg_1710_reg[0]_1 ;
  input [2:0]grp_gsm_norm_fu_305_ap_return;
  input [0:0]DI;
  input [6:0]S;
  input [1:0]grp_gsm_mult_r_fu_490_ap_start_reg_reg_0;
  input [2:0]ram_reg_bram_1;
  input ap_start;
  input [0:0]ram_reg_bram_1_0;
  input [3:0]ram_reg_bram_1_1;
  input [7:0]LARc_q1;
  input \icmp_ln55_reg_88_reg[0] ;
  input \icmp_ln55_reg_88_reg[0]_0 ;
  input [11:0]\icmp_ln55_reg_88[0]_i_4__0_0 ;
  input [13:0]icmp_ln107_fu_129_p2_carry__0;
  input \icmp_ln62_reg_1706_reg[0]_0 ;
  input \smax_fu_114_reg[14]_i_4_11 ;
  input [0:0]grp_gsm_norm_fu_477_ap_start_reg_reg_0;
  input \icmp_ln62_1_reg_1710_reg[0]_2 ;
  input \empty_reg_1721_reg[7]_0 ;
  input [63:0]\reg_553_reg[63]_0 ;
  input \empty_reg_1721_reg[14]_0 ;
  input \empty_reg_1721_reg[13]_0 ;
  input \empty_reg_1721_reg[12]_0 ;
  input \empty_reg_1721_reg[11]_0 ;
  input \empty_reg_1721_reg[2]_0 ;
  input \empty_reg_1721_reg[1]_0 ;
  input \empty_reg_1721_reg[0]_0 ;

  wire [63:0]D;
  wire [0:0]DI;
  wire [7:0]LARc_q1;
  wire \LARc_q1[10] ;
  wire \LARc_q1[11] ;
  wire \LARc_q1[15] ;
  wire [3:0]L_ACF_addr_11_reg_2213;
  wire [63:0]L_ACF_load_2_reg_1962;
  wire [63:0]L_ACF_load_3_reg_1967;
  wire [63:0]\L_ACF_load_3_reg_1967_reg[63]_0 ;
  wire [63:0]L_ACF_load_4_reg_2001;
  wire [63:0]L_ACF_load_5_reg_2006;
  wire [3:0]Q;
  wire [6:0]S;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [63:0]add_ln119_1_fu_932_p2;
  wire [63:0]add_ln119_1_reg_2088;
  wire \add_ln119_1_reg_2088[39]_i_3_n_12 ;
  wire \add_ln119_1_reg_2088[39]_i_4_n_12 ;
  wire \add_ln119_1_reg_2088[39]_i_5_n_12 ;
  wire \add_ln119_1_reg_2088[39]_i_6_n_12 ;
  wire \add_ln119_1_reg_2088[39]_i_7_n_12 ;
  wire \add_ln119_1_reg_2088[39]_i_8_n_12 ;
  wire \add_ln119_1_reg_2088[39]_i_9_n_12 ;
  wire \add_ln119_1_reg_2088[47]_i_2_n_12 ;
  wire \add_ln119_1_reg_2088[47]_i_3_n_12 ;
  wire \add_ln119_1_reg_2088[47]_i_4_n_12 ;
  wire \add_ln119_1_reg_2088[47]_i_5_n_12 ;
  wire \add_ln119_1_reg_2088[47]_i_6_n_12 ;
  wire \add_ln119_1_reg_2088[47]_i_7_n_12 ;
  wire \add_ln119_1_reg_2088[47]_i_8_n_12 ;
  wire \add_ln119_1_reg_2088[47]_i_9_n_12 ;
  wire \add_ln119_1_reg_2088[55]_i_2_n_12 ;
  wire \add_ln119_1_reg_2088[55]_i_3_n_12 ;
  wire \add_ln119_1_reg_2088[55]_i_4_n_12 ;
  wire \add_ln119_1_reg_2088[55]_i_5_n_12 ;
  wire \add_ln119_1_reg_2088[55]_i_6_n_12 ;
  wire \add_ln119_1_reg_2088[55]_i_7_n_12 ;
  wire \add_ln119_1_reg_2088[55]_i_8_n_12 ;
  wire \add_ln119_1_reg_2088[55]_i_9_n_12 ;
  wire \add_ln119_1_reg_2088[63]_i_2_n_12 ;
  wire \add_ln119_1_reg_2088[63]_i_3_n_12 ;
  wire \add_ln119_1_reg_2088[63]_i_4_n_12 ;
  wire \add_ln119_1_reg_2088[63]_i_5_n_12 ;
  wire \add_ln119_1_reg_2088[63]_i_6_n_12 ;
  wire \add_ln119_1_reg_2088[63]_i_7_n_12 ;
  wire \add_ln119_1_reg_2088[63]_i_8_n_12 ;
  wire \add_ln119_1_reg_2088[63]_i_9_n_12 ;
  wire [7:0]add_ln139_fu_1137_p2;
  wire [7:0]add_ln139_reg_2143;
  wire \add_ln139_reg_2143[7]_i_2_n_12 ;
  wire [0:0]add_ln144_fu_1478_p2;
  wire [7:0]add_ln152_fu_1510_p2;
  wire [7:1]add_ln49_fu_577_p2;
  wire [7:0]add_ln65_fu_698_p2;
  wire [3:0]address0;
  wire [3:0]address1;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_12;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_13;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_14;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_15;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_16;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_17;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_18;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_19;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_20;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_21;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_22;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_23;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_24;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_25;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_26;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_27;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_28;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_29;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_30;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_31;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_32;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_33;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_34;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_35;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_36;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_37;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_38;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_39;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_40;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_41;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_42;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_43;
  wire am_addmul_16s_16s_16s_33_4_1_U33_n_44;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_12;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_13;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_14;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_15;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_16;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_17;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_18;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_19;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_20;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_21;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_22;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_23;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_24;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_25;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_26;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_27;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_28;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_29;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_30;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_31;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_32;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_33;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_34;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_35;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_36;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_37;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_38;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_39;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_40;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_41;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_42;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_43;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_44;
  wire am_addmul_16s_16s_16s_33_4_1_U42_n_45;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_12;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_13;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_14;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_15;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_16;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_17;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_18;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_19;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_20;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_21;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_22;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_23;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_24;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_25;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_26;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_27;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_28;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_29;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_30;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_31;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_32;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_33;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_34;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_35;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_36;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_37;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_38;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_39;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_40;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_41;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_42;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_43;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_44;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_12;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_13;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_14;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_15;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_16;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_17;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_18;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_19;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_20;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_21;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_22;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_23;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_24;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_25;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_26;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_27;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_28;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_29;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_30;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_31;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_32;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_33;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_34;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_35;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_36;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_37;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_38;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_39;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_40;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_41;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_42;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_43;
  wire ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_44;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_12;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_13;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_14;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_15;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_16;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_17;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_18;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_19;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_20;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_21;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_22;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_23;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_24;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_25;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_26;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_27;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_28;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_29;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_30;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_31;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_32;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_33;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_34;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_35;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_36;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_37;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_38;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_39;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_40;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_41;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_42;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_43;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_44;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_45;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_12;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_13;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_14;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_15;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_16;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_17;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_18;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_19;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_20;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_21;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_22;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_23;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_24;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_25;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_26;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_27;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_28;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_29;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_30;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_31;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_32;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_33;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_34;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_35;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_36;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_37;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_38;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_39;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_40;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_41;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_42;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_43;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_44;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_45;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_12;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_13;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_14;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_15;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_16;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_17;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_18;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_19;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_20;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_21;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_22;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_23;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_24;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_25;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_26;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_27;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_28;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_29;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_30;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_31;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_32;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_33;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_34;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_35;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_36;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_37;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_38;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_39;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_40;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_41;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_42;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_43;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_44;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_45;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_46;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_47;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_48;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_49;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_50;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_51;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_52;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_53;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_54;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_55;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_56;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_57;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_58;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_59;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_60;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_61;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_62;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_63;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_64;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_65;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_66;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_67;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_68;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_69;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_70;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_71;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_72;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_73;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_74;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_75;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_76;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_77;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_78;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_79;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_80;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_81;
  wire ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_82;
  wire \ap_CS_fsm[17]_i_1_n_12 ;
  wire \ap_CS_fsm[29]_i_1_n_12 ;
  wire \ap_CS_fsm[2]_i_1__0_n_12 ;
  wire \ap_CS_fsm[5]_i_1__1_n_12 ;
  wire \ap_CS_fsm[9]_i_1__0_n_12 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[15]_rep__0_n_12 ;
  wire \ap_CS_fsm_reg[15]_rep__1_n_12 ;
  wire \ap_CS_fsm_reg[15]_rep__2_n_12 ;
  wire \ap_CS_fsm_reg[15]_rep__3_n_12 ;
  wire \ap_CS_fsm_reg[15]_rep__4_n_12 ;
  wire \ap_CS_fsm_reg[15]_rep__5_n_12 ;
  wire \ap_CS_fsm_reg[15]_rep__6_n_12 ;
  wire \ap_CS_fsm_reg[15]_rep_n_12 ;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire [63:0]\ap_CS_fsm_reg[24]_0 ;
  wire \ap_CS_fsm_reg_n_12_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [0:0]ap_NS_fsm;
  wire ap_NS_fsm111_out;
  wire ap_NS_fsm112_out;
  wire ap_NS_fsm115_out;
  wire ap_NS_fsm18_out;
  wire ap_NS_fsm19_out;
  wire [28:0]ap_NS_fsm_0;
  wire ap_clk;
  wire [2:2]ap_phi_mux_scalauto_2_phi_fu_469_p4;
  wire ap_rst;
  wire ap_start;
  wire ap_start_0;
  wire ce1;
  wire [63:0]d1;
  wire [6:2]data1;
  wire [63:0]empty_67_fu_138;
  wire \empty_67_fu_138[15]_i_19_n_12 ;
  wire \empty_67_fu_138[15]_i_20_n_12 ;
  wire \empty_67_fu_138[15]_i_21_n_12 ;
  wire \empty_67_fu_138[15]_i_22_n_12 ;
  wire \empty_67_fu_138[15]_i_23_n_12 ;
  wire \empty_67_fu_138[15]_i_24_n_12 ;
  wire \empty_67_fu_138[15]_i_25_n_12 ;
  wire \empty_67_fu_138[15]_i_26_n_12 ;
  wire \empty_67_fu_138[23]_i_19_n_12 ;
  wire \empty_67_fu_138[23]_i_20_n_12 ;
  wire \empty_67_fu_138[23]_i_21_n_12 ;
  wire \empty_67_fu_138[23]_i_22_n_12 ;
  wire \empty_67_fu_138[23]_i_23_n_12 ;
  wire \empty_67_fu_138[23]_i_24_n_12 ;
  wire \empty_67_fu_138[23]_i_25_n_12 ;
  wire \empty_67_fu_138[23]_i_26_n_12 ;
  wire \empty_67_fu_138[31]_i_19_n_12 ;
  wire \empty_67_fu_138[31]_i_20_n_12 ;
  wire \empty_67_fu_138[31]_i_21_n_12 ;
  wire \empty_67_fu_138[31]_i_22_n_12 ;
  wire \empty_67_fu_138[31]_i_23_n_12 ;
  wire \empty_67_fu_138[31]_i_24_n_12 ;
  wire \empty_67_fu_138[31]_i_25_n_12 ;
  wire \empty_67_fu_138[31]_i_26_n_12 ;
  wire \empty_67_fu_138[39]_i_10_n_12 ;
  wire \empty_67_fu_138[39]_i_11_n_12 ;
  wire \empty_67_fu_138[39]_i_12_n_12 ;
  wire \empty_67_fu_138[39]_i_13_n_12 ;
  wire \empty_67_fu_138[39]_i_21_n_12 ;
  wire \empty_67_fu_138[39]_i_23_n_12 ;
  wire \empty_67_fu_138[39]_i_2_n_12 ;
  wire \empty_67_fu_138[39]_i_3_n_12 ;
  wire \empty_67_fu_138[39]_i_4_n_12 ;
  wire \empty_67_fu_138[39]_i_5_n_12 ;
  wire \empty_67_fu_138[47]_i_10_n_12 ;
  wire \empty_67_fu_138[47]_i_11_n_12 ;
  wire \empty_67_fu_138[47]_i_12_n_12 ;
  wire \empty_67_fu_138[47]_i_13_n_12 ;
  wire \empty_67_fu_138[47]_i_14_n_12 ;
  wire \empty_67_fu_138[47]_i_15_n_12 ;
  wire \empty_67_fu_138[47]_i_16_n_12 ;
  wire \empty_67_fu_138[47]_i_17_n_12 ;
  wire \empty_67_fu_138[47]_i_2_n_12 ;
  wire \empty_67_fu_138[47]_i_3_n_12 ;
  wire \empty_67_fu_138[47]_i_4_n_12 ;
  wire \empty_67_fu_138[47]_i_5_n_12 ;
  wire \empty_67_fu_138[47]_i_6_n_12 ;
  wire \empty_67_fu_138[47]_i_7_n_12 ;
  wire \empty_67_fu_138[47]_i_8_n_12 ;
  wire \empty_67_fu_138[47]_i_9_n_12 ;
  wire \empty_67_fu_138[55]_i_10_n_12 ;
  wire \empty_67_fu_138[55]_i_11_n_12 ;
  wire \empty_67_fu_138[55]_i_12_n_12 ;
  wire \empty_67_fu_138[55]_i_13_n_12 ;
  wire \empty_67_fu_138[55]_i_14_n_12 ;
  wire \empty_67_fu_138[55]_i_15_n_12 ;
  wire \empty_67_fu_138[55]_i_16_n_12 ;
  wire \empty_67_fu_138[55]_i_17_n_12 ;
  wire \empty_67_fu_138[55]_i_2_n_12 ;
  wire \empty_67_fu_138[55]_i_3_n_12 ;
  wire \empty_67_fu_138[55]_i_4_n_12 ;
  wire \empty_67_fu_138[55]_i_5_n_12 ;
  wire \empty_67_fu_138[55]_i_6_n_12 ;
  wire \empty_67_fu_138[55]_i_7_n_12 ;
  wire \empty_67_fu_138[55]_i_8_n_12 ;
  wire \empty_67_fu_138[55]_i_9_n_12 ;
  wire \empty_67_fu_138[63]_i_10_n_12 ;
  wire \empty_67_fu_138[63]_i_11_n_12 ;
  wire \empty_67_fu_138[63]_i_12_n_12 ;
  wire \empty_67_fu_138[63]_i_13_n_12 ;
  wire \empty_67_fu_138[63]_i_14_n_12 ;
  wire \empty_67_fu_138[63]_i_15_n_12 ;
  wire \empty_67_fu_138[63]_i_16_n_12 ;
  wire \empty_67_fu_138[63]_i_2_n_12 ;
  wire \empty_67_fu_138[63]_i_3_n_12 ;
  wire \empty_67_fu_138[63]_i_4_n_12 ;
  wire \empty_67_fu_138[63]_i_5_n_12 ;
  wire \empty_67_fu_138[63]_i_6_n_12 ;
  wire \empty_67_fu_138[63]_i_7_n_12 ;
  wire \empty_67_fu_138[63]_i_8_n_12 ;
  wire \empty_67_fu_138[63]_i_9_n_12 ;
  wire \empty_67_fu_138[7]_i_17_n_12 ;
  wire \empty_67_fu_138[7]_i_18_n_12 ;
  wire \empty_67_fu_138[7]_i_19_n_12 ;
  wire \empty_67_fu_138[7]_i_20_n_12 ;
  wire \empty_67_fu_138[7]_i_21_n_12 ;
  wire \empty_67_fu_138[7]_i_22_n_12 ;
  wire \empty_67_fu_138[7]_i_23_n_12 ;
  wire \empty_67_fu_138_reg_n_12_[0] ;
  wire \empty_67_fu_138_reg_n_12_[10] ;
  wire \empty_67_fu_138_reg_n_12_[11] ;
  wire \empty_67_fu_138_reg_n_12_[12] ;
  wire \empty_67_fu_138_reg_n_12_[13] ;
  wire \empty_67_fu_138_reg_n_12_[14] ;
  wire \empty_67_fu_138_reg_n_12_[15] ;
  wire \empty_67_fu_138_reg_n_12_[16] ;
  wire \empty_67_fu_138_reg_n_12_[17] ;
  wire \empty_67_fu_138_reg_n_12_[18] ;
  wire \empty_67_fu_138_reg_n_12_[19] ;
  wire \empty_67_fu_138_reg_n_12_[1] ;
  wire \empty_67_fu_138_reg_n_12_[20] ;
  wire \empty_67_fu_138_reg_n_12_[21] ;
  wire \empty_67_fu_138_reg_n_12_[22] ;
  wire \empty_67_fu_138_reg_n_12_[23] ;
  wire \empty_67_fu_138_reg_n_12_[24] ;
  wire \empty_67_fu_138_reg_n_12_[25] ;
  wire \empty_67_fu_138_reg_n_12_[26] ;
  wire \empty_67_fu_138_reg_n_12_[27] ;
  wire \empty_67_fu_138_reg_n_12_[28] ;
  wire \empty_67_fu_138_reg_n_12_[29] ;
  wire \empty_67_fu_138_reg_n_12_[2] ;
  wire \empty_67_fu_138_reg_n_12_[30] ;
  wire \empty_67_fu_138_reg_n_12_[31] ;
  wire \empty_67_fu_138_reg_n_12_[32] ;
  wire \empty_67_fu_138_reg_n_12_[33] ;
  wire \empty_67_fu_138_reg_n_12_[34] ;
  wire \empty_67_fu_138_reg_n_12_[35] ;
  wire \empty_67_fu_138_reg_n_12_[36] ;
  wire \empty_67_fu_138_reg_n_12_[37] ;
  wire \empty_67_fu_138_reg_n_12_[38] ;
  wire \empty_67_fu_138_reg_n_12_[39] ;
  wire \empty_67_fu_138_reg_n_12_[3] ;
  wire \empty_67_fu_138_reg_n_12_[40] ;
  wire \empty_67_fu_138_reg_n_12_[41] ;
  wire \empty_67_fu_138_reg_n_12_[42] ;
  wire \empty_67_fu_138_reg_n_12_[43] ;
  wire \empty_67_fu_138_reg_n_12_[44] ;
  wire \empty_67_fu_138_reg_n_12_[45] ;
  wire \empty_67_fu_138_reg_n_12_[46] ;
  wire \empty_67_fu_138_reg_n_12_[47] ;
  wire \empty_67_fu_138_reg_n_12_[48] ;
  wire \empty_67_fu_138_reg_n_12_[49] ;
  wire \empty_67_fu_138_reg_n_12_[4] ;
  wire \empty_67_fu_138_reg_n_12_[50] ;
  wire \empty_67_fu_138_reg_n_12_[51] ;
  wire \empty_67_fu_138_reg_n_12_[52] ;
  wire \empty_67_fu_138_reg_n_12_[53] ;
  wire \empty_67_fu_138_reg_n_12_[54] ;
  wire \empty_67_fu_138_reg_n_12_[55] ;
  wire \empty_67_fu_138_reg_n_12_[56] ;
  wire \empty_67_fu_138_reg_n_12_[57] ;
  wire \empty_67_fu_138_reg_n_12_[58] ;
  wire \empty_67_fu_138_reg_n_12_[59] ;
  wire \empty_67_fu_138_reg_n_12_[5] ;
  wire \empty_67_fu_138_reg_n_12_[60] ;
  wire \empty_67_fu_138_reg_n_12_[61] ;
  wire \empty_67_fu_138_reg_n_12_[62] ;
  wire \empty_67_fu_138_reg_n_12_[63] ;
  wire \empty_67_fu_138_reg_n_12_[6] ;
  wire \empty_67_fu_138_reg_n_12_[7] ;
  wire \empty_67_fu_138_reg_n_12_[8] ;
  wire \empty_67_fu_138_reg_n_12_[9] ;
  wire [63:0]empty_68_fu_142;
  wire \empty_68_fu_142[39]_i_10_n_12 ;
  wire \empty_68_fu_142[39]_i_11_n_12 ;
  wire \empty_68_fu_142[39]_i_12_n_12 ;
  wire \empty_68_fu_142[39]_i_13_n_12 ;
  wire \empty_68_fu_142[39]_i_19_n_12 ;
  wire \empty_68_fu_142[39]_i_20_n_12 ;
  wire \empty_68_fu_142[39]_i_21_n_12 ;
  wire \empty_68_fu_142[39]_i_2_n_12 ;
  wire \empty_68_fu_142[39]_i_3_n_12 ;
  wire \empty_68_fu_142[39]_i_4_n_12 ;
  wire \empty_68_fu_142[39]_i_5_n_12 ;
  wire \empty_68_fu_142[47]_i_10_n_12 ;
  wire \empty_68_fu_142[47]_i_11_n_12 ;
  wire \empty_68_fu_142[47]_i_12_n_12 ;
  wire \empty_68_fu_142[47]_i_13_n_12 ;
  wire \empty_68_fu_142[47]_i_14_n_12 ;
  wire \empty_68_fu_142[47]_i_15_n_12 ;
  wire \empty_68_fu_142[47]_i_16_n_12 ;
  wire \empty_68_fu_142[47]_i_17_n_12 ;
  wire \empty_68_fu_142[47]_i_2_n_12 ;
  wire \empty_68_fu_142[47]_i_3_n_12 ;
  wire \empty_68_fu_142[47]_i_4_n_12 ;
  wire \empty_68_fu_142[47]_i_5_n_12 ;
  wire \empty_68_fu_142[47]_i_6_n_12 ;
  wire \empty_68_fu_142[47]_i_7_n_12 ;
  wire \empty_68_fu_142[47]_i_8_n_12 ;
  wire \empty_68_fu_142[47]_i_9_n_12 ;
  wire \empty_68_fu_142[55]_i_10_n_12 ;
  wire \empty_68_fu_142[55]_i_11_n_12 ;
  wire \empty_68_fu_142[55]_i_12_n_12 ;
  wire \empty_68_fu_142[55]_i_13_n_12 ;
  wire \empty_68_fu_142[55]_i_14_n_12 ;
  wire \empty_68_fu_142[55]_i_15_n_12 ;
  wire \empty_68_fu_142[55]_i_16_n_12 ;
  wire \empty_68_fu_142[55]_i_17_n_12 ;
  wire \empty_68_fu_142[55]_i_2_n_12 ;
  wire \empty_68_fu_142[55]_i_3_n_12 ;
  wire \empty_68_fu_142[55]_i_4_n_12 ;
  wire \empty_68_fu_142[55]_i_5_n_12 ;
  wire \empty_68_fu_142[55]_i_6_n_12 ;
  wire \empty_68_fu_142[55]_i_7_n_12 ;
  wire \empty_68_fu_142[55]_i_8_n_12 ;
  wire \empty_68_fu_142[55]_i_9_n_12 ;
  wire \empty_68_fu_142[63]_i_10_n_12 ;
  wire \empty_68_fu_142[63]_i_11_n_12 ;
  wire \empty_68_fu_142[63]_i_12_n_12 ;
  wire \empty_68_fu_142[63]_i_13_n_12 ;
  wire \empty_68_fu_142[63]_i_14_n_12 ;
  wire \empty_68_fu_142[63]_i_15_n_12 ;
  wire \empty_68_fu_142[63]_i_16_n_12 ;
  wire \empty_68_fu_142[63]_i_2_n_12 ;
  wire \empty_68_fu_142[63]_i_3_n_12 ;
  wire \empty_68_fu_142[63]_i_4_n_12 ;
  wire \empty_68_fu_142[63]_i_5_n_12 ;
  wire \empty_68_fu_142[63]_i_6_n_12 ;
  wire \empty_68_fu_142[63]_i_7_n_12 ;
  wire \empty_68_fu_142[63]_i_8_n_12 ;
  wire \empty_68_fu_142[63]_i_9_n_12 ;
  wire \empty_68_fu_142_reg_n_12_[0] ;
  wire \empty_68_fu_142_reg_n_12_[10] ;
  wire \empty_68_fu_142_reg_n_12_[11] ;
  wire \empty_68_fu_142_reg_n_12_[12] ;
  wire \empty_68_fu_142_reg_n_12_[13] ;
  wire \empty_68_fu_142_reg_n_12_[14] ;
  wire \empty_68_fu_142_reg_n_12_[15] ;
  wire \empty_68_fu_142_reg_n_12_[16] ;
  wire \empty_68_fu_142_reg_n_12_[17] ;
  wire \empty_68_fu_142_reg_n_12_[18] ;
  wire \empty_68_fu_142_reg_n_12_[19] ;
  wire \empty_68_fu_142_reg_n_12_[1] ;
  wire \empty_68_fu_142_reg_n_12_[20] ;
  wire \empty_68_fu_142_reg_n_12_[21] ;
  wire \empty_68_fu_142_reg_n_12_[22] ;
  wire \empty_68_fu_142_reg_n_12_[23] ;
  wire \empty_68_fu_142_reg_n_12_[24] ;
  wire \empty_68_fu_142_reg_n_12_[25] ;
  wire \empty_68_fu_142_reg_n_12_[26] ;
  wire \empty_68_fu_142_reg_n_12_[27] ;
  wire \empty_68_fu_142_reg_n_12_[28] ;
  wire \empty_68_fu_142_reg_n_12_[29] ;
  wire \empty_68_fu_142_reg_n_12_[2] ;
  wire \empty_68_fu_142_reg_n_12_[30] ;
  wire \empty_68_fu_142_reg_n_12_[31] ;
  wire \empty_68_fu_142_reg_n_12_[32] ;
  wire \empty_68_fu_142_reg_n_12_[33] ;
  wire \empty_68_fu_142_reg_n_12_[34] ;
  wire \empty_68_fu_142_reg_n_12_[35] ;
  wire \empty_68_fu_142_reg_n_12_[36] ;
  wire \empty_68_fu_142_reg_n_12_[37] ;
  wire \empty_68_fu_142_reg_n_12_[38] ;
  wire \empty_68_fu_142_reg_n_12_[39] ;
  wire \empty_68_fu_142_reg_n_12_[3] ;
  wire \empty_68_fu_142_reg_n_12_[40] ;
  wire \empty_68_fu_142_reg_n_12_[41] ;
  wire \empty_68_fu_142_reg_n_12_[42] ;
  wire \empty_68_fu_142_reg_n_12_[43] ;
  wire \empty_68_fu_142_reg_n_12_[44] ;
  wire \empty_68_fu_142_reg_n_12_[45] ;
  wire \empty_68_fu_142_reg_n_12_[46] ;
  wire \empty_68_fu_142_reg_n_12_[47] ;
  wire \empty_68_fu_142_reg_n_12_[48] ;
  wire \empty_68_fu_142_reg_n_12_[49] ;
  wire \empty_68_fu_142_reg_n_12_[4] ;
  wire \empty_68_fu_142_reg_n_12_[50] ;
  wire \empty_68_fu_142_reg_n_12_[51] ;
  wire \empty_68_fu_142_reg_n_12_[52] ;
  wire \empty_68_fu_142_reg_n_12_[53] ;
  wire \empty_68_fu_142_reg_n_12_[54] ;
  wire \empty_68_fu_142_reg_n_12_[55] ;
  wire \empty_68_fu_142_reg_n_12_[56] ;
  wire \empty_68_fu_142_reg_n_12_[57] ;
  wire \empty_68_fu_142_reg_n_12_[58] ;
  wire \empty_68_fu_142_reg_n_12_[59] ;
  wire \empty_68_fu_142_reg_n_12_[5] ;
  wire \empty_68_fu_142_reg_n_12_[60] ;
  wire \empty_68_fu_142_reg_n_12_[61] ;
  wire \empty_68_fu_142_reg_n_12_[62] ;
  wire \empty_68_fu_142_reg_n_12_[63] ;
  wire \empty_68_fu_142_reg_n_12_[6] ;
  wire \empty_68_fu_142_reg_n_12_[7] ;
  wire \empty_68_fu_142_reg_n_12_[8] ;
  wire \empty_68_fu_142_reg_n_12_[9] ;
  wire empty_69_fu_146;
  wire [63:0]empty_69_fu_1460_in;
  wire \empty_69_fu_146[39]_i_10_n_12 ;
  wire \empty_69_fu_146[39]_i_11_n_12 ;
  wire \empty_69_fu_146[39]_i_12_n_12 ;
  wire \empty_69_fu_146[39]_i_13_n_12 ;
  wire \empty_69_fu_146[39]_i_20_n_12 ;
  wire \empty_69_fu_146[39]_i_2_n_12 ;
  wire \empty_69_fu_146[39]_i_3_n_12 ;
  wire \empty_69_fu_146[39]_i_4_n_12 ;
  wire \empty_69_fu_146[39]_i_5_n_12 ;
  wire \empty_69_fu_146[47]_i_10_n_12 ;
  wire \empty_69_fu_146[47]_i_11_n_12 ;
  wire \empty_69_fu_146[47]_i_12_n_12 ;
  wire \empty_69_fu_146[47]_i_13_n_12 ;
  wire \empty_69_fu_146[47]_i_14_n_12 ;
  wire \empty_69_fu_146[47]_i_15_n_12 ;
  wire \empty_69_fu_146[47]_i_16_n_12 ;
  wire \empty_69_fu_146[47]_i_17_n_12 ;
  wire \empty_69_fu_146[47]_i_2_n_12 ;
  wire \empty_69_fu_146[47]_i_3_n_12 ;
  wire \empty_69_fu_146[47]_i_4_n_12 ;
  wire \empty_69_fu_146[47]_i_5_n_12 ;
  wire \empty_69_fu_146[47]_i_6_n_12 ;
  wire \empty_69_fu_146[47]_i_7_n_12 ;
  wire \empty_69_fu_146[47]_i_8_n_12 ;
  wire \empty_69_fu_146[47]_i_9_n_12 ;
  wire \empty_69_fu_146[55]_i_10_n_12 ;
  wire \empty_69_fu_146[55]_i_11_n_12 ;
  wire \empty_69_fu_146[55]_i_12_n_12 ;
  wire \empty_69_fu_146[55]_i_13_n_12 ;
  wire \empty_69_fu_146[55]_i_14_n_12 ;
  wire \empty_69_fu_146[55]_i_15_n_12 ;
  wire \empty_69_fu_146[55]_i_16_n_12 ;
  wire \empty_69_fu_146[55]_i_17_n_12 ;
  wire \empty_69_fu_146[55]_i_2_n_12 ;
  wire \empty_69_fu_146[55]_i_3_n_12 ;
  wire \empty_69_fu_146[55]_i_4_n_12 ;
  wire \empty_69_fu_146[55]_i_5_n_12 ;
  wire \empty_69_fu_146[55]_i_6_n_12 ;
  wire \empty_69_fu_146[55]_i_7_n_12 ;
  wire \empty_69_fu_146[55]_i_8_n_12 ;
  wire \empty_69_fu_146[55]_i_9_n_12 ;
  wire \empty_69_fu_146[63]_i_10_n_12 ;
  wire \empty_69_fu_146[63]_i_11_n_12 ;
  wire \empty_69_fu_146[63]_i_12_n_12 ;
  wire \empty_69_fu_146[63]_i_13_n_12 ;
  wire \empty_69_fu_146[63]_i_14_n_12 ;
  wire \empty_69_fu_146[63]_i_15_n_12 ;
  wire \empty_69_fu_146[63]_i_16_n_12 ;
  wire \empty_69_fu_146[63]_i_17_n_12 ;
  wire \empty_69_fu_146[63]_i_3_n_12 ;
  wire \empty_69_fu_146[63]_i_4_n_12 ;
  wire \empty_69_fu_146[63]_i_5_n_12 ;
  wire \empty_69_fu_146[63]_i_6_n_12 ;
  wire \empty_69_fu_146[63]_i_7_n_12 ;
  wire \empty_69_fu_146[63]_i_8_n_12 ;
  wire \empty_69_fu_146[63]_i_9_n_12 ;
  wire \empty_69_fu_146_reg_n_12_[0] ;
  wire \empty_69_fu_146_reg_n_12_[10] ;
  wire \empty_69_fu_146_reg_n_12_[11] ;
  wire \empty_69_fu_146_reg_n_12_[12] ;
  wire \empty_69_fu_146_reg_n_12_[13] ;
  wire \empty_69_fu_146_reg_n_12_[14] ;
  wire \empty_69_fu_146_reg_n_12_[15] ;
  wire \empty_69_fu_146_reg_n_12_[16] ;
  wire \empty_69_fu_146_reg_n_12_[17] ;
  wire \empty_69_fu_146_reg_n_12_[18] ;
  wire \empty_69_fu_146_reg_n_12_[19] ;
  wire \empty_69_fu_146_reg_n_12_[1] ;
  wire \empty_69_fu_146_reg_n_12_[20] ;
  wire \empty_69_fu_146_reg_n_12_[21] ;
  wire \empty_69_fu_146_reg_n_12_[22] ;
  wire \empty_69_fu_146_reg_n_12_[23] ;
  wire \empty_69_fu_146_reg_n_12_[24] ;
  wire \empty_69_fu_146_reg_n_12_[25] ;
  wire \empty_69_fu_146_reg_n_12_[26] ;
  wire \empty_69_fu_146_reg_n_12_[27] ;
  wire \empty_69_fu_146_reg_n_12_[28] ;
  wire \empty_69_fu_146_reg_n_12_[29] ;
  wire \empty_69_fu_146_reg_n_12_[2] ;
  wire \empty_69_fu_146_reg_n_12_[30] ;
  wire \empty_69_fu_146_reg_n_12_[31] ;
  wire \empty_69_fu_146_reg_n_12_[32] ;
  wire \empty_69_fu_146_reg_n_12_[33] ;
  wire \empty_69_fu_146_reg_n_12_[34] ;
  wire \empty_69_fu_146_reg_n_12_[35] ;
  wire \empty_69_fu_146_reg_n_12_[36] ;
  wire \empty_69_fu_146_reg_n_12_[37] ;
  wire \empty_69_fu_146_reg_n_12_[38] ;
  wire \empty_69_fu_146_reg_n_12_[39] ;
  wire \empty_69_fu_146_reg_n_12_[3] ;
  wire \empty_69_fu_146_reg_n_12_[40] ;
  wire \empty_69_fu_146_reg_n_12_[41] ;
  wire \empty_69_fu_146_reg_n_12_[42] ;
  wire \empty_69_fu_146_reg_n_12_[43] ;
  wire \empty_69_fu_146_reg_n_12_[44] ;
  wire \empty_69_fu_146_reg_n_12_[45] ;
  wire \empty_69_fu_146_reg_n_12_[46] ;
  wire \empty_69_fu_146_reg_n_12_[47] ;
  wire \empty_69_fu_146_reg_n_12_[48] ;
  wire \empty_69_fu_146_reg_n_12_[49] ;
  wire \empty_69_fu_146_reg_n_12_[4] ;
  wire \empty_69_fu_146_reg_n_12_[50] ;
  wire \empty_69_fu_146_reg_n_12_[51] ;
  wire \empty_69_fu_146_reg_n_12_[52] ;
  wire \empty_69_fu_146_reg_n_12_[53] ;
  wire \empty_69_fu_146_reg_n_12_[54] ;
  wire \empty_69_fu_146_reg_n_12_[55] ;
  wire \empty_69_fu_146_reg_n_12_[56] ;
  wire \empty_69_fu_146_reg_n_12_[57] ;
  wire \empty_69_fu_146_reg_n_12_[58] ;
  wire \empty_69_fu_146_reg_n_12_[59] ;
  wire \empty_69_fu_146_reg_n_12_[5] ;
  wire \empty_69_fu_146_reg_n_12_[60] ;
  wire \empty_69_fu_146_reg_n_12_[61] ;
  wire \empty_69_fu_146_reg_n_12_[62] ;
  wire \empty_69_fu_146_reg_n_12_[63] ;
  wire \empty_69_fu_146_reg_n_12_[6] ;
  wire \empty_69_fu_146_reg_n_12_[7] ;
  wire \empty_69_fu_146_reg_n_12_[8] ;
  wire \empty_69_fu_146_reg_n_12_[9] ;
  wire [63:0]empty_70_fu_150;
  wire \empty_70_fu_150[39]_i_10_n_12 ;
  wire \empty_70_fu_150[39]_i_11_n_12 ;
  wire \empty_70_fu_150[39]_i_12_n_12 ;
  wire \empty_70_fu_150[39]_i_13_n_12 ;
  wire \empty_70_fu_150[39]_i_21_n_12 ;
  wire \empty_70_fu_150[39]_i_24_n_12 ;
  wire \empty_70_fu_150[39]_i_2_n_12 ;
  wire \empty_70_fu_150[39]_i_3_n_12 ;
  wire \empty_70_fu_150[39]_i_4_n_12 ;
  wire \empty_70_fu_150[39]_i_5_n_12 ;
  wire \empty_70_fu_150[47]_i_10_n_12 ;
  wire \empty_70_fu_150[47]_i_11_n_12 ;
  wire \empty_70_fu_150[47]_i_12_n_12 ;
  wire \empty_70_fu_150[47]_i_13_n_12 ;
  wire \empty_70_fu_150[47]_i_14_n_12 ;
  wire \empty_70_fu_150[47]_i_15_n_12 ;
  wire \empty_70_fu_150[47]_i_16_n_12 ;
  wire \empty_70_fu_150[47]_i_17_n_12 ;
  wire \empty_70_fu_150[47]_i_2_n_12 ;
  wire \empty_70_fu_150[47]_i_3_n_12 ;
  wire \empty_70_fu_150[47]_i_4_n_12 ;
  wire \empty_70_fu_150[47]_i_5_n_12 ;
  wire \empty_70_fu_150[47]_i_6_n_12 ;
  wire \empty_70_fu_150[47]_i_7_n_12 ;
  wire \empty_70_fu_150[47]_i_8_n_12 ;
  wire \empty_70_fu_150[47]_i_9_n_12 ;
  wire \empty_70_fu_150[55]_i_10_n_12 ;
  wire \empty_70_fu_150[55]_i_11_n_12 ;
  wire \empty_70_fu_150[55]_i_12_n_12 ;
  wire \empty_70_fu_150[55]_i_13_n_12 ;
  wire \empty_70_fu_150[55]_i_14_n_12 ;
  wire \empty_70_fu_150[55]_i_15_n_12 ;
  wire \empty_70_fu_150[55]_i_16_n_12 ;
  wire \empty_70_fu_150[55]_i_17_n_12 ;
  wire \empty_70_fu_150[55]_i_2_n_12 ;
  wire \empty_70_fu_150[55]_i_3_n_12 ;
  wire \empty_70_fu_150[55]_i_4_n_12 ;
  wire \empty_70_fu_150[55]_i_5_n_12 ;
  wire \empty_70_fu_150[55]_i_6_n_12 ;
  wire \empty_70_fu_150[55]_i_7_n_12 ;
  wire \empty_70_fu_150[55]_i_8_n_12 ;
  wire \empty_70_fu_150[55]_i_9_n_12 ;
  wire \empty_70_fu_150[63]_i_10_n_12 ;
  wire \empty_70_fu_150[63]_i_11_n_12 ;
  wire \empty_70_fu_150[63]_i_12_n_12 ;
  wire \empty_70_fu_150[63]_i_13_n_12 ;
  wire \empty_70_fu_150[63]_i_14_n_12 ;
  wire \empty_70_fu_150[63]_i_15_n_12 ;
  wire \empty_70_fu_150[63]_i_16_n_12 ;
  wire \empty_70_fu_150[63]_i_2_n_12 ;
  wire \empty_70_fu_150[63]_i_3_n_12 ;
  wire \empty_70_fu_150[63]_i_4_n_12 ;
  wire \empty_70_fu_150[63]_i_5_n_12 ;
  wire \empty_70_fu_150[63]_i_6_n_12 ;
  wire \empty_70_fu_150[63]_i_7_n_12 ;
  wire \empty_70_fu_150[63]_i_8_n_12 ;
  wire \empty_70_fu_150[63]_i_9_n_12 ;
  wire \empty_70_fu_150_reg_n_12_[0] ;
  wire \empty_70_fu_150_reg_n_12_[10] ;
  wire \empty_70_fu_150_reg_n_12_[11] ;
  wire \empty_70_fu_150_reg_n_12_[12] ;
  wire \empty_70_fu_150_reg_n_12_[13] ;
  wire \empty_70_fu_150_reg_n_12_[14] ;
  wire \empty_70_fu_150_reg_n_12_[15] ;
  wire \empty_70_fu_150_reg_n_12_[16] ;
  wire \empty_70_fu_150_reg_n_12_[17] ;
  wire \empty_70_fu_150_reg_n_12_[18] ;
  wire \empty_70_fu_150_reg_n_12_[19] ;
  wire \empty_70_fu_150_reg_n_12_[1] ;
  wire \empty_70_fu_150_reg_n_12_[20] ;
  wire \empty_70_fu_150_reg_n_12_[21] ;
  wire \empty_70_fu_150_reg_n_12_[22] ;
  wire \empty_70_fu_150_reg_n_12_[23] ;
  wire \empty_70_fu_150_reg_n_12_[24] ;
  wire \empty_70_fu_150_reg_n_12_[25] ;
  wire \empty_70_fu_150_reg_n_12_[26] ;
  wire \empty_70_fu_150_reg_n_12_[27] ;
  wire \empty_70_fu_150_reg_n_12_[28] ;
  wire \empty_70_fu_150_reg_n_12_[29] ;
  wire \empty_70_fu_150_reg_n_12_[2] ;
  wire \empty_70_fu_150_reg_n_12_[30] ;
  wire \empty_70_fu_150_reg_n_12_[31] ;
  wire \empty_70_fu_150_reg_n_12_[32] ;
  wire \empty_70_fu_150_reg_n_12_[33] ;
  wire \empty_70_fu_150_reg_n_12_[34] ;
  wire \empty_70_fu_150_reg_n_12_[35] ;
  wire \empty_70_fu_150_reg_n_12_[36] ;
  wire \empty_70_fu_150_reg_n_12_[37] ;
  wire \empty_70_fu_150_reg_n_12_[38] ;
  wire \empty_70_fu_150_reg_n_12_[39] ;
  wire \empty_70_fu_150_reg_n_12_[3] ;
  wire \empty_70_fu_150_reg_n_12_[40] ;
  wire \empty_70_fu_150_reg_n_12_[41] ;
  wire \empty_70_fu_150_reg_n_12_[42] ;
  wire \empty_70_fu_150_reg_n_12_[43] ;
  wire \empty_70_fu_150_reg_n_12_[44] ;
  wire \empty_70_fu_150_reg_n_12_[45] ;
  wire \empty_70_fu_150_reg_n_12_[46] ;
  wire \empty_70_fu_150_reg_n_12_[47] ;
  wire \empty_70_fu_150_reg_n_12_[48] ;
  wire \empty_70_fu_150_reg_n_12_[49] ;
  wire \empty_70_fu_150_reg_n_12_[4] ;
  wire \empty_70_fu_150_reg_n_12_[50] ;
  wire \empty_70_fu_150_reg_n_12_[51] ;
  wire \empty_70_fu_150_reg_n_12_[52] ;
  wire \empty_70_fu_150_reg_n_12_[53] ;
  wire \empty_70_fu_150_reg_n_12_[54] ;
  wire \empty_70_fu_150_reg_n_12_[55] ;
  wire \empty_70_fu_150_reg_n_12_[56] ;
  wire \empty_70_fu_150_reg_n_12_[57] ;
  wire \empty_70_fu_150_reg_n_12_[58] ;
  wire \empty_70_fu_150_reg_n_12_[59] ;
  wire \empty_70_fu_150_reg_n_12_[5] ;
  wire \empty_70_fu_150_reg_n_12_[60] ;
  wire \empty_70_fu_150_reg_n_12_[61] ;
  wire \empty_70_fu_150_reg_n_12_[62] ;
  wire \empty_70_fu_150_reg_n_12_[63] ;
  wire \empty_70_fu_150_reg_n_12_[6] ;
  wire \empty_70_fu_150_reg_n_12_[7] ;
  wire \empty_70_fu_150_reg_n_12_[8] ;
  wire \empty_70_fu_150_reg_n_12_[9] ;
  wire empty_71_fu_154;
  wire [63:0]empty_71_fu_1540_in;
  wire \empty_71_fu_154[39]_i_10_n_12 ;
  wire \empty_71_fu_154[39]_i_11_n_12 ;
  wire \empty_71_fu_154[39]_i_12_n_12 ;
  wire \empty_71_fu_154[39]_i_13_n_12 ;
  wire \empty_71_fu_154[39]_i_14_n_12 ;
  wire \empty_71_fu_154[39]_i_19_n_12 ;
  wire \empty_71_fu_154[39]_i_21_n_12 ;
  wire \empty_71_fu_154[39]_i_2_n_12 ;
  wire \empty_71_fu_154[39]_i_3_n_12 ;
  wire \empty_71_fu_154[39]_i_4_n_12 ;
  wire \empty_71_fu_154[39]_i_5_n_12 ;
  wire \empty_71_fu_154[39]_i_6_n_12 ;
  wire \empty_71_fu_154[47]_i_10_n_12 ;
  wire \empty_71_fu_154[47]_i_11_n_12 ;
  wire \empty_71_fu_154[47]_i_12_n_12 ;
  wire \empty_71_fu_154[47]_i_13_n_12 ;
  wire \empty_71_fu_154[47]_i_14_n_12 ;
  wire \empty_71_fu_154[47]_i_15_n_12 ;
  wire \empty_71_fu_154[47]_i_16_n_12 ;
  wire \empty_71_fu_154[47]_i_17_n_12 ;
  wire \empty_71_fu_154[47]_i_2_n_12 ;
  wire \empty_71_fu_154[47]_i_3_n_12 ;
  wire \empty_71_fu_154[47]_i_4_n_12 ;
  wire \empty_71_fu_154[47]_i_5_n_12 ;
  wire \empty_71_fu_154[47]_i_6_n_12 ;
  wire \empty_71_fu_154[47]_i_7_n_12 ;
  wire \empty_71_fu_154[47]_i_8_n_12 ;
  wire \empty_71_fu_154[47]_i_9_n_12 ;
  wire \empty_71_fu_154[55]_i_10_n_12 ;
  wire \empty_71_fu_154[55]_i_11_n_12 ;
  wire \empty_71_fu_154[55]_i_12_n_12 ;
  wire \empty_71_fu_154[55]_i_13_n_12 ;
  wire \empty_71_fu_154[55]_i_14_n_12 ;
  wire \empty_71_fu_154[55]_i_15_n_12 ;
  wire \empty_71_fu_154[55]_i_16_n_12 ;
  wire \empty_71_fu_154[55]_i_17_n_12 ;
  wire \empty_71_fu_154[55]_i_2_n_12 ;
  wire \empty_71_fu_154[55]_i_3_n_12 ;
  wire \empty_71_fu_154[55]_i_4_n_12 ;
  wire \empty_71_fu_154[55]_i_5_n_12 ;
  wire \empty_71_fu_154[55]_i_6_n_12 ;
  wire \empty_71_fu_154[55]_i_7_n_12 ;
  wire \empty_71_fu_154[55]_i_8_n_12 ;
  wire \empty_71_fu_154[55]_i_9_n_12 ;
  wire \empty_71_fu_154[63]_i_10_n_12 ;
  wire \empty_71_fu_154[63]_i_11_n_12 ;
  wire \empty_71_fu_154[63]_i_12_n_12 ;
  wire \empty_71_fu_154[63]_i_13_n_12 ;
  wire \empty_71_fu_154[63]_i_14_n_12 ;
  wire \empty_71_fu_154[63]_i_15_n_12 ;
  wire \empty_71_fu_154[63]_i_16_n_12 ;
  wire \empty_71_fu_154[63]_i_17_n_12 ;
  wire \empty_71_fu_154[63]_i_3_n_12 ;
  wire \empty_71_fu_154[63]_i_4_n_12 ;
  wire \empty_71_fu_154[63]_i_5_n_12 ;
  wire \empty_71_fu_154[63]_i_6_n_12 ;
  wire \empty_71_fu_154[63]_i_7_n_12 ;
  wire \empty_71_fu_154[63]_i_8_n_12 ;
  wire \empty_71_fu_154[63]_i_9_n_12 ;
  wire \empty_71_fu_154_reg_n_12_[0] ;
  wire \empty_71_fu_154_reg_n_12_[10] ;
  wire \empty_71_fu_154_reg_n_12_[11] ;
  wire \empty_71_fu_154_reg_n_12_[12] ;
  wire \empty_71_fu_154_reg_n_12_[13] ;
  wire \empty_71_fu_154_reg_n_12_[14] ;
  wire \empty_71_fu_154_reg_n_12_[15] ;
  wire \empty_71_fu_154_reg_n_12_[16] ;
  wire \empty_71_fu_154_reg_n_12_[17] ;
  wire \empty_71_fu_154_reg_n_12_[18] ;
  wire \empty_71_fu_154_reg_n_12_[19] ;
  wire \empty_71_fu_154_reg_n_12_[1] ;
  wire \empty_71_fu_154_reg_n_12_[20] ;
  wire \empty_71_fu_154_reg_n_12_[21] ;
  wire \empty_71_fu_154_reg_n_12_[22] ;
  wire \empty_71_fu_154_reg_n_12_[23] ;
  wire \empty_71_fu_154_reg_n_12_[24] ;
  wire \empty_71_fu_154_reg_n_12_[25] ;
  wire \empty_71_fu_154_reg_n_12_[26] ;
  wire \empty_71_fu_154_reg_n_12_[27] ;
  wire \empty_71_fu_154_reg_n_12_[28] ;
  wire \empty_71_fu_154_reg_n_12_[29] ;
  wire \empty_71_fu_154_reg_n_12_[2] ;
  wire \empty_71_fu_154_reg_n_12_[30] ;
  wire \empty_71_fu_154_reg_n_12_[31] ;
  wire \empty_71_fu_154_reg_n_12_[32] ;
  wire \empty_71_fu_154_reg_n_12_[33] ;
  wire \empty_71_fu_154_reg_n_12_[34] ;
  wire \empty_71_fu_154_reg_n_12_[35] ;
  wire \empty_71_fu_154_reg_n_12_[36] ;
  wire \empty_71_fu_154_reg_n_12_[37] ;
  wire \empty_71_fu_154_reg_n_12_[38] ;
  wire \empty_71_fu_154_reg_n_12_[39] ;
  wire \empty_71_fu_154_reg_n_12_[3] ;
  wire \empty_71_fu_154_reg_n_12_[40] ;
  wire \empty_71_fu_154_reg_n_12_[41] ;
  wire \empty_71_fu_154_reg_n_12_[42] ;
  wire \empty_71_fu_154_reg_n_12_[43] ;
  wire \empty_71_fu_154_reg_n_12_[44] ;
  wire \empty_71_fu_154_reg_n_12_[45] ;
  wire \empty_71_fu_154_reg_n_12_[46] ;
  wire \empty_71_fu_154_reg_n_12_[47] ;
  wire \empty_71_fu_154_reg_n_12_[48] ;
  wire \empty_71_fu_154_reg_n_12_[49] ;
  wire \empty_71_fu_154_reg_n_12_[4] ;
  wire \empty_71_fu_154_reg_n_12_[50] ;
  wire \empty_71_fu_154_reg_n_12_[51] ;
  wire \empty_71_fu_154_reg_n_12_[52] ;
  wire \empty_71_fu_154_reg_n_12_[53] ;
  wire \empty_71_fu_154_reg_n_12_[54] ;
  wire \empty_71_fu_154_reg_n_12_[55] ;
  wire \empty_71_fu_154_reg_n_12_[56] ;
  wire \empty_71_fu_154_reg_n_12_[57] ;
  wire \empty_71_fu_154_reg_n_12_[58] ;
  wire \empty_71_fu_154_reg_n_12_[59] ;
  wire \empty_71_fu_154_reg_n_12_[5] ;
  wire \empty_71_fu_154_reg_n_12_[60] ;
  wire \empty_71_fu_154_reg_n_12_[61] ;
  wire \empty_71_fu_154_reg_n_12_[62] ;
  wire \empty_71_fu_154_reg_n_12_[63] ;
  wire \empty_71_fu_154_reg_n_12_[6] ;
  wire \empty_71_fu_154_reg_n_12_[7] ;
  wire \empty_71_fu_154_reg_n_12_[8] ;
  wire \empty_71_fu_154_reg_n_12_[9] ;
  wire [63:0]empty_72_fu_158;
  wire \empty_72_fu_158[39]_i_10_n_12 ;
  wire \empty_72_fu_158[39]_i_11_n_12 ;
  wire \empty_72_fu_158[39]_i_12_n_12 ;
  wire \empty_72_fu_158[39]_i_13_n_12 ;
  wire \empty_72_fu_158[39]_i_14_n_12 ;
  wire \empty_72_fu_158[39]_i_19_n_12 ;
  wire \empty_72_fu_158[39]_i_21_n_12 ;
  wire \empty_72_fu_158[39]_i_2_n_12 ;
  wire \empty_72_fu_158[39]_i_3_n_12 ;
  wire \empty_72_fu_158[39]_i_4_n_12 ;
  wire \empty_72_fu_158[39]_i_5_n_12 ;
  wire \empty_72_fu_158[39]_i_6_n_12 ;
  wire \empty_72_fu_158[47]_i_10_n_12 ;
  wire \empty_72_fu_158[47]_i_11_n_12 ;
  wire \empty_72_fu_158[47]_i_12_n_12 ;
  wire \empty_72_fu_158[47]_i_13_n_12 ;
  wire \empty_72_fu_158[47]_i_14_n_12 ;
  wire \empty_72_fu_158[47]_i_15_n_12 ;
  wire \empty_72_fu_158[47]_i_16_n_12 ;
  wire \empty_72_fu_158[47]_i_17_n_12 ;
  wire \empty_72_fu_158[47]_i_2_n_12 ;
  wire \empty_72_fu_158[47]_i_3_n_12 ;
  wire \empty_72_fu_158[47]_i_4_n_12 ;
  wire \empty_72_fu_158[47]_i_5_n_12 ;
  wire \empty_72_fu_158[47]_i_6_n_12 ;
  wire \empty_72_fu_158[47]_i_7_n_12 ;
  wire \empty_72_fu_158[47]_i_8_n_12 ;
  wire \empty_72_fu_158[47]_i_9_n_12 ;
  wire \empty_72_fu_158[55]_i_10_n_12 ;
  wire \empty_72_fu_158[55]_i_11_n_12 ;
  wire \empty_72_fu_158[55]_i_12_n_12 ;
  wire \empty_72_fu_158[55]_i_13_n_12 ;
  wire \empty_72_fu_158[55]_i_14_n_12 ;
  wire \empty_72_fu_158[55]_i_15_n_12 ;
  wire \empty_72_fu_158[55]_i_16_n_12 ;
  wire \empty_72_fu_158[55]_i_17_n_12 ;
  wire \empty_72_fu_158[55]_i_2_n_12 ;
  wire \empty_72_fu_158[55]_i_3_n_12 ;
  wire \empty_72_fu_158[55]_i_4_n_12 ;
  wire \empty_72_fu_158[55]_i_5_n_12 ;
  wire \empty_72_fu_158[55]_i_6_n_12 ;
  wire \empty_72_fu_158[55]_i_7_n_12 ;
  wire \empty_72_fu_158[55]_i_8_n_12 ;
  wire \empty_72_fu_158[55]_i_9_n_12 ;
  wire \empty_72_fu_158[63]_i_10_n_12 ;
  wire \empty_72_fu_158[63]_i_11_n_12 ;
  wire \empty_72_fu_158[63]_i_12_n_12 ;
  wire \empty_72_fu_158[63]_i_13_n_12 ;
  wire \empty_72_fu_158[63]_i_14_n_12 ;
  wire \empty_72_fu_158[63]_i_15_n_12 ;
  wire \empty_72_fu_158[63]_i_16_n_12 ;
  wire \empty_72_fu_158[63]_i_17_n_12 ;
  wire \empty_72_fu_158[63]_i_1_n_12 ;
  wire \empty_72_fu_158[63]_i_3_n_12 ;
  wire \empty_72_fu_158[63]_i_4_n_12 ;
  wire \empty_72_fu_158[63]_i_5_n_12 ;
  wire \empty_72_fu_158[63]_i_6_n_12 ;
  wire \empty_72_fu_158[63]_i_7_n_12 ;
  wire \empty_72_fu_158[63]_i_8_n_12 ;
  wire \empty_72_fu_158[63]_i_9_n_12 ;
  wire \empty_72_fu_158_reg_n_12_[0] ;
  wire \empty_72_fu_158_reg_n_12_[10] ;
  wire \empty_72_fu_158_reg_n_12_[11] ;
  wire \empty_72_fu_158_reg_n_12_[12] ;
  wire \empty_72_fu_158_reg_n_12_[13] ;
  wire \empty_72_fu_158_reg_n_12_[14] ;
  wire \empty_72_fu_158_reg_n_12_[15] ;
  wire \empty_72_fu_158_reg_n_12_[16] ;
  wire \empty_72_fu_158_reg_n_12_[17] ;
  wire \empty_72_fu_158_reg_n_12_[18] ;
  wire \empty_72_fu_158_reg_n_12_[19] ;
  wire \empty_72_fu_158_reg_n_12_[1] ;
  wire \empty_72_fu_158_reg_n_12_[20] ;
  wire \empty_72_fu_158_reg_n_12_[21] ;
  wire \empty_72_fu_158_reg_n_12_[22] ;
  wire \empty_72_fu_158_reg_n_12_[23] ;
  wire \empty_72_fu_158_reg_n_12_[24] ;
  wire \empty_72_fu_158_reg_n_12_[25] ;
  wire \empty_72_fu_158_reg_n_12_[26] ;
  wire \empty_72_fu_158_reg_n_12_[27] ;
  wire \empty_72_fu_158_reg_n_12_[28] ;
  wire \empty_72_fu_158_reg_n_12_[29] ;
  wire \empty_72_fu_158_reg_n_12_[2] ;
  wire \empty_72_fu_158_reg_n_12_[30] ;
  wire \empty_72_fu_158_reg_n_12_[31] ;
  wire \empty_72_fu_158_reg_n_12_[32] ;
  wire \empty_72_fu_158_reg_n_12_[33] ;
  wire \empty_72_fu_158_reg_n_12_[34] ;
  wire \empty_72_fu_158_reg_n_12_[35] ;
  wire \empty_72_fu_158_reg_n_12_[36] ;
  wire \empty_72_fu_158_reg_n_12_[37] ;
  wire \empty_72_fu_158_reg_n_12_[38] ;
  wire \empty_72_fu_158_reg_n_12_[39] ;
  wire \empty_72_fu_158_reg_n_12_[3] ;
  wire \empty_72_fu_158_reg_n_12_[40] ;
  wire \empty_72_fu_158_reg_n_12_[41] ;
  wire \empty_72_fu_158_reg_n_12_[42] ;
  wire \empty_72_fu_158_reg_n_12_[43] ;
  wire \empty_72_fu_158_reg_n_12_[44] ;
  wire \empty_72_fu_158_reg_n_12_[45] ;
  wire \empty_72_fu_158_reg_n_12_[46] ;
  wire \empty_72_fu_158_reg_n_12_[47] ;
  wire \empty_72_fu_158_reg_n_12_[48] ;
  wire \empty_72_fu_158_reg_n_12_[49] ;
  wire \empty_72_fu_158_reg_n_12_[4] ;
  wire \empty_72_fu_158_reg_n_12_[50] ;
  wire \empty_72_fu_158_reg_n_12_[51] ;
  wire \empty_72_fu_158_reg_n_12_[52] ;
  wire \empty_72_fu_158_reg_n_12_[53] ;
  wire \empty_72_fu_158_reg_n_12_[54] ;
  wire \empty_72_fu_158_reg_n_12_[55] ;
  wire \empty_72_fu_158_reg_n_12_[56] ;
  wire \empty_72_fu_158_reg_n_12_[57] ;
  wire \empty_72_fu_158_reg_n_12_[58] ;
  wire \empty_72_fu_158_reg_n_12_[59] ;
  wire \empty_72_fu_158_reg_n_12_[5] ;
  wire \empty_72_fu_158_reg_n_12_[60] ;
  wire \empty_72_fu_158_reg_n_12_[61] ;
  wire \empty_72_fu_158_reg_n_12_[62] ;
  wire \empty_72_fu_158_reg_n_12_[63] ;
  wire \empty_72_fu_158_reg_n_12_[6] ;
  wire \empty_72_fu_158_reg_n_12_[7] ;
  wire \empty_72_fu_158_reg_n_12_[8] ;
  wire \empty_72_fu_158_reg_n_12_[9] ;
  wire \empty_73_fu_162[0]_i_1_n_12 ;
  wire [63:0]empty_73_fu_162_reg;
  wire \empty_74_fu_166[0]_i_2_n_12 ;
  wire \empty_74_fu_166[0]_i_3_n_12 ;
  wire \empty_74_fu_166[0]_i_4_n_12 ;
  wire \empty_74_fu_166[0]_i_5_n_12 ;
  wire \empty_74_fu_166[0]_i_6_n_12 ;
  wire \empty_74_fu_166[0]_i_7_n_12 ;
  wire \empty_74_fu_166[0]_i_8_n_12 ;
  wire \empty_74_fu_166[0]_i_9_n_12 ;
  wire \empty_74_fu_166[16]_i_2_n_12 ;
  wire \empty_74_fu_166[16]_i_3_n_12 ;
  wire \empty_74_fu_166[16]_i_4_n_12 ;
  wire \empty_74_fu_166[16]_i_5_n_12 ;
  wire \empty_74_fu_166[16]_i_6_n_12 ;
  wire \empty_74_fu_166[16]_i_7_n_12 ;
  wire \empty_74_fu_166[16]_i_8_n_12 ;
  wire \empty_74_fu_166[16]_i_9_n_12 ;
  wire \empty_74_fu_166[24]_i_2_n_12 ;
  wire \empty_74_fu_166[24]_i_3_n_12 ;
  wire \empty_74_fu_166[24]_i_4_n_12 ;
  wire \empty_74_fu_166[24]_i_5_n_12 ;
  wire \empty_74_fu_166[24]_i_6_n_12 ;
  wire \empty_74_fu_166[24]_i_7_n_12 ;
  wire \empty_74_fu_166[24]_i_8_n_12 ;
  wire \empty_74_fu_166[24]_i_9_n_12 ;
  wire \empty_74_fu_166[32]_i_2_n_12 ;
  wire \empty_74_fu_166[32]_i_3_n_12 ;
  wire \empty_74_fu_166[32]_i_4_n_12 ;
  wire \empty_74_fu_166[32]_i_5_n_12 ;
  wire \empty_74_fu_166[32]_i_6_n_12 ;
  wire \empty_74_fu_166[32]_i_7_n_12 ;
  wire \empty_74_fu_166[32]_i_8_n_12 ;
  wire \empty_74_fu_166[32]_i_9_n_12 ;
  wire \empty_74_fu_166[40]_i_2_n_12 ;
  wire \empty_74_fu_166[40]_i_3_n_12 ;
  wire \empty_74_fu_166[40]_i_4_n_12 ;
  wire \empty_74_fu_166[40]_i_5_n_12 ;
  wire \empty_74_fu_166[40]_i_6_n_12 ;
  wire \empty_74_fu_166[40]_i_7_n_12 ;
  wire \empty_74_fu_166[40]_i_8_n_12 ;
  wire \empty_74_fu_166[40]_i_9_n_12 ;
  wire \empty_74_fu_166[48]_i_2_n_12 ;
  wire \empty_74_fu_166[48]_i_3_n_12 ;
  wire \empty_74_fu_166[48]_i_4_n_12 ;
  wire \empty_74_fu_166[48]_i_5_n_12 ;
  wire \empty_74_fu_166[48]_i_6_n_12 ;
  wire \empty_74_fu_166[48]_i_7_n_12 ;
  wire \empty_74_fu_166[48]_i_8_n_12 ;
  wire \empty_74_fu_166[48]_i_9_n_12 ;
  wire \empty_74_fu_166[56]_i_2_n_12 ;
  wire \empty_74_fu_166[56]_i_3_n_12 ;
  wire \empty_74_fu_166[56]_i_4_n_12 ;
  wire \empty_74_fu_166[56]_i_5_n_12 ;
  wire \empty_74_fu_166[56]_i_6_n_12 ;
  wire \empty_74_fu_166[56]_i_7_n_12 ;
  wire \empty_74_fu_166[56]_i_8_n_12 ;
  wire \empty_74_fu_166[56]_i_9_n_12 ;
  wire \empty_74_fu_166[8]_i_2_n_12 ;
  wire \empty_74_fu_166[8]_i_3_n_12 ;
  wire \empty_74_fu_166[8]_i_4_n_12 ;
  wire \empty_74_fu_166[8]_i_5_n_12 ;
  wire \empty_74_fu_166[8]_i_6_n_12 ;
  wire \empty_74_fu_166[8]_i_7_n_12 ;
  wire \empty_74_fu_166[8]_i_8_n_12 ;
  wire \empty_74_fu_166[8]_i_9_n_12 ;
  wire [63:0]empty_74_fu_166_reg;
  wire \empty_74_fu_166_reg[0]_i_1_n_12 ;
  wire \empty_74_fu_166_reg[0]_i_1_n_13 ;
  wire \empty_74_fu_166_reg[0]_i_1_n_14 ;
  wire \empty_74_fu_166_reg[0]_i_1_n_15 ;
  wire \empty_74_fu_166_reg[0]_i_1_n_16 ;
  wire \empty_74_fu_166_reg[0]_i_1_n_17 ;
  wire \empty_74_fu_166_reg[0]_i_1_n_18 ;
  wire \empty_74_fu_166_reg[0]_i_1_n_19 ;
  wire \empty_74_fu_166_reg[0]_i_1_n_20 ;
  wire \empty_74_fu_166_reg[0]_i_1_n_21 ;
  wire \empty_74_fu_166_reg[0]_i_1_n_22 ;
  wire \empty_74_fu_166_reg[0]_i_1_n_23 ;
  wire \empty_74_fu_166_reg[0]_i_1_n_24 ;
  wire \empty_74_fu_166_reg[0]_i_1_n_25 ;
  wire \empty_74_fu_166_reg[0]_i_1_n_26 ;
  wire \empty_74_fu_166_reg[0]_i_1_n_27 ;
  wire \empty_74_fu_166_reg[16]_i_1_n_12 ;
  wire \empty_74_fu_166_reg[16]_i_1_n_13 ;
  wire \empty_74_fu_166_reg[16]_i_1_n_14 ;
  wire \empty_74_fu_166_reg[16]_i_1_n_15 ;
  wire \empty_74_fu_166_reg[16]_i_1_n_16 ;
  wire \empty_74_fu_166_reg[16]_i_1_n_17 ;
  wire \empty_74_fu_166_reg[16]_i_1_n_18 ;
  wire \empty_74_fu_166_reg[16]_i_1_n_19 ;
  wire \empty_74_fu_166_reg[16]_i_1_n_20 ;
  wire \empty_74_fu_166_reg[16]_i_1_n_21 ;
  wire \empty_74_fu_166_reg[16]_i_1_n_22 ;
  wire \empty_74_fu_166_reg[16]_i_1_n_23 ;
  wire \empty_74_fu_166_reg[16]_i_1_n_24 ;
  wire \empty_74_fu_166_reg[16]_i_1_n_25 ;
  wire \empty_74_fu_166_reg[16]_i_1_n_26 ;
  wire \empty_74_fu_166_reg[16]_i_1_n_27 ;
  wire \empty_74_fu_166_reg[24]_i_1_n_12 ;
  wire \empty_74_fu_166_reg[24]_i_1_n_13 ;
  wire \empty_74_fu_166_reg[24]_i_1_n_14 ;
  wire \empty_74_fu_166_reg[24]_i_1_n_15 ;
  wire \empty_74_fu_166_reg[24]_i_1_n_16 ;
  wire \empty_74_fu_166_reg[24]_i_1_n_17 ;
  wire \empty_74_fu_166_reg[24]_i_1_n_18 ;
  wire \empty_74_fu_166_reg[24]_i_1_n_19 ;
  wire \empty_74_fu_166_reg[24]_i_1_n_20 ;
  wire \empty_74_fu_166_reg[24]_i_1_n_21 ;
  wire \empty_74_fu_166_reg[24]_i_1_n_22 ;
  wire \empty_74_fu_166_reg[24]_i_1_n_23 ;
  wire \empty_74_fu_166_reg[24]_i_1_n_24 ;
  wire \empty_74_fu_166_reg[24]_i_1_n_25 ;
  wire \empty_74_fu_166_reg[24]_i_1_n_26 ;
  wire \empty_74_fu_166_reg[24]_i_1_n_27 ;
  wire \empty_74_fu_166_reg[32]_i_1_n_12 ;
  wire \empty_74_fu_166_reg[32]_i_1_n_13 ;
  wire \empty_74_fu_166_reg[32]_i_1_n_14 ;
  wire \empty_74_fu_166_reg[32]_i_1_n_15 ;
  wire \empty_74_fu_166_reg[32]_i_1_n_16 ;
  wire \empty_74_fu_166_reg[32]_i_1_n_17 ;
  wire \empty_74_fu_166_reg[32]_i_1_n_18 ;
  wire \empty_74_fu_166_reg[32]_i_1_n_19 ;
  wire \empty_74_fu_166_reg[32]_i_1_n_20 ;
  wire \empty_74_fu_166_reg[32]_i_1_n_21 ;
  wire \empty_74_fu_166_reg[32]_i_1_n_22 ;
  wire \empty_74_fu_166_reg[32]_i_1_n_23 ;
  wire \empty_74_fu_166_reg[32]_i_1_n_24 ;
  wire \empty_74_fu_166_reg[32]_i_1_n_25 ;
  wire \empty_74_fu_166_reg[32]_i_1_n_26 ;
  wire \empty_74_fu_166_reg[32]_i_1_n_27 ;
  wire \empty_74_fu_166_reg[40]_i_1_n_12 ;
  wire \empty_74_fu_166_reg[40]_i_1_n_13 ;
  wire \empty_74_fu_166_reg[40]_i_1_n_14 ;
  wire \empty_74_fu_166_reg[40]_i_1_n_15 ;
  wire \empty_74_fu_166_reg[40]_i_1_n_16 ;
  wire \empty_74_fu_166_reg[40]_i_1_n_17 ;
  wire \empty_74_fu_166_reg[40]_i_1_n_18 ;
  wire \empty_74_fu_166_reg[40]_i_1_n_19 ;
  wire \empty_74_fu_166_reg[40]_i_1_n_20 ;
  wire \empty_74_fu_166_reg[40]_i_1_n_21 ;
  wire \empty_74_fu_166_reg[40]_i_1_n_22 ;
  wire \empty_74_fu_166_reg[40]_i_1_n_23 ;
  wire \empty_74_fu_166_reg[40]_i_1_n_24 ;
  wire \empty_74_fu_166_reg[40]_i_1_n_25 ;
  wire \empty_74_fu_166_reg[40]_i_1_n_26 ;
  wire \empty_74_fu_166_reg[40]_i_1_n_27 ;
  wire \empty_74_fu_166_reg[48]_i_1_n_12 ;
  wire \empty_74_fu_166_reg[48]_i_1_n_13 ;
  wire \empty_74_fu_166_reg[48]_i_1_n_14 ;
  wire \empty_74_fu_166_reg[48]_i_1_n_15 ;
  wire \empty_74_fu_166_reg[48]_i_1_n_16 ;
  wire \empty_74_fu_166_reg[48]_i_1_n_17 ;
  wire \empty_74_fu_166_reg[48]_i_1_n_18 ;
  wire \empty_74_fu_166_reg[48]_i_1_n_19 ;
  wire \empty_74_fu_166_reg[48]_i_1_n_20 ;
  wire \empty_74_fu_166_reg[48]_i_1_n_21 ;
  wire \empty_74_fu_166_reg[48]_i_1_n_22 ;
  wire \empty_74_fu_166_reg[48]_i_1_n_23 ;
  wire \empty_74_fu_166_reg[48]_i_1_n_24 ;
  wire \empty_74_fu_166_reg[48]_i_1_n_25 ;
  wire \empty_74_fu_166_reg[48]_i_1_n_26 ;
  wire \empty_74_fu_166_reg[48]_i_1_n_27 ;
  wire \empty_74_fu_166_reg[56]_i_1_n_13 ;
  wire \empty_74_fu_166_reg[56]_i_1_n_14 ;
  wire \empty_74_fu_166_reg[56]_i_1_n_15 ;
  wire \empty_74_fu_166_reg[56]_i_1_n_16 ;
  wire \empty_74_fu_166_reg[56]_i_1_n_17 ;
  wire \empty_74_fu_166_reg[56]_i_1_n_18 ;
  wire \empty_74_fu_166_reg[56]_i_1_n_19 ;
  wire \empty_74_fu_166_reg[56]_i_1_n_20 ;
  wire \empty_74_fu_166_reg[56]_i_1_n_21 ;
  wire \empty_74_fu_166_reg[56]_i_1_n_22 ;
  wire \empty_74_fu_166_reg[56]_i_1_n_23 ;
  wire \empty_74_fu_166_reg[56]_i_1_n_24 ;
  wire \empty_74_fu_166_reg[56]_i_1_n_25 ;
  wire \empty_74_fu_166_reg[56]_i_1_n_26 ;
  wire \empty_74_fu_166_reg[56]_i_1_n_27 ;
  wire \empty_74_fu_166_reg[8]_i_1_n_12 ;
  wire \empty_74_fu_166_reg[8]_i_1_n_13 ;
  wire \empty_74_fu_166_reg[8]_i_1_n_14 ;
  wire \empty_74_fu_166_reg[8]_i_1_n_15 ;
  wire \empty_74_fu_166_reg[8]_i_1_n_16 ;
  wire \empty_74_fu_166_reg[8]_i_1_n_17 ;
  wire \empty_74_fu_166_reg[8]_i_1_n_18 ;
  wire \empty_74_fu_166_reg[8]_i_1_n_19 ;
  wire \empty_74_fu_166_reg[8]_i_1_n_20 ;
  wire \empty_74_fu_166_reg[8]_i_1_n_21 ;
  wire \empty_74_fu_166_reg[8]_i_1_n_22 ;
  wire \empty_74_fu_166_reg[8]_i_1_n_23 ;
  wire \empty_74_fu_166_reg[8]_i_1_n_24 ;
  wire \empty_74_fu_166_reg[8]_i_1_n_25 ;
  wire \empty_74_fu_166_reg[8]_i_1_n_26 ;
  wire \empty_74_fu_166_reg[8]_i_1_n_27 ;
  wire [63:0]empty_75_fu_170_reg;
  wire \empty_reg_1721[14]_i_1_n_12 ;
  wire \empty_reg_1721[6]_i_1_n_12 ;
  wire \empty_reg_1721[7]_i_1_n_12 ;
  wire \empty_reg_1721_reg[0]_0 ;
  wire \empty_reg_1721_reg[11]_0 ;
  wire \empty_reg_1721_reg[12]_0 ;
  wire \empty_reg_1721_reg[13]_0 ;
  wire \empty_reg_1721_reg[14]_0 ;
  wire \empty_reg_1721_reg[1]_0 ;
  wire \empty_reg_1721_reg[2]_0 ;
  wire \empty_reg_1721_reg[7]_0 ;
  wire grp_Autocorrelation_fu_101_ap_ready;
  wire grp_Autocorrelation_fu_101_ap_start_reg;
  wire [14:0]grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2;
  wire grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_start;
  wire grp_Autocorrelation_fu_101_grp_gsm_norm_fu_305_p_start;
  wire grp_gsm_mult_r_fu_490_ap_start_reg_i_1_n_12;
  wire [1:0]grp_gsm_mult_r_fu_490_ap_start_reg_reg_0;
  wire grp_gsm_norm_fu_305_ap_done;
  wire [2:0]grp_gsm_norm_fu_305_ap_return;
  wire grp_gsm_norm_fu_477_ap_start_reg_i_1_n_12;
  wire [0:0]grp_gsm_norm_fu_477_ap_start_reg_reg_0;
  wire [7:0]i_11_fu_1154_p2;
  wire i_fu_13404_out;
  wire \i_fu_134[7]_i_3_n_12 ;
  wire \i_fu_134[7]_i_4_n_12 ;
  wire [7:0]i_fu_134_reg;
  wire [13:0]icmp_ln107_fu_129_p2_carry__0;
  wire icmp_ln152_fu_1504_p2;
  wire \icmp_ln55_reg_88[0]_i_2__0_n_12 ;
  wire \icmp_ln55_reg_88[0]_i_3__0_n_12 ;
  wire [11:0]\icmp_ln55_reg_88[0]_i_4__0_0 ;
  wire \icmp_ln55_reg_88[0]_i_4__0_n_12 ;
  wire \icmp_ln55_reg_88[0]_i_6_n_12 ;
  wire \icmp_ln55_reg_88[0]_i_7_n_12 ;
  wire \icmp_ln55_reg_88[0]_i_8_n_12 ;
  wire \icmp_ln55_reg_88_reg[0] ;
  wire \icmp_ln55_reg_88_reg[0]_0 ;
  wire icmp_ln57_reg_1697;
  wire \icmp_ln57_reg_1697[0]_i_1_n_12 ;
  wire \icmp_ln57_reg_1697[0]_i_2_n_12 ;
  wire \icmp_ln57_reg_1697[0]_i_3_n_12 ;
  wire \icmp_ln57_reg_1697[0]_i_4_n_12 ;
  wire \icmp_ln62_1_reg_1710[0]_i_1_n_12 ;
  wire [2:0]\icmp_ln62_1_reg_1710_reg[0]_0 ;
  wire \icmp_ln62_1_reg_1710_reg[0]_1 ;
  wire \icmp_ln62_1_reg_1710_reg[0]_2 ;
  wire \icmp_ln62_1_reg_1710_reg_n_12_[0] ;
  wire icmp_ln62_reg_1706;
  wire \icmp_ln62_reg_1706[0]_i_1_n_12 ;
  wire \icmp_ln62_reg_1706[0]_i_2_0 ;
  wire \icmp_ln62_reg_1706[0]_i_2_n_12 ;
  wire \icmp_ln62_reg_1706[0]_i_3_n_12 ;
  wire \icmp_ln62_reg_1706_reg[0]_0 ;
  wire icmp_ln65_fu_692_p2;
  wire idx68_fu_178;
  wire \idx68_fu_178[7]_i_1_n_12 ;
  wire \idx68_fu_178[7]_i_5_n_12 ;
  wire \idx68_fu_178[7]_i_6_n_12 ;
  wire [7:0]idx68_fu_178_reg;
  wire [7:0]idx_fu_130_reg;
  wire [7:0]idx_load_reg_2129;
  wire [7:0]indata_addr_19_reg_2229;
  wire [7:0]indata_addr_1_reg_1729;
  wire [7:0]indata_address0;
  wire \indata_address0[0]_INST_0_i_1_n_12 ;
  wire \indata_address0[0]_INST_0_i_2_n_12 ;
  wire \indata_address0[0]_INST_0_i_3_n_12 ;
  wire \indata_address0[1]_INST_0_i_1_n_12 ;
  wire \indata_address0[1]_INST_0_i_2_n_12 ;
  wire \indata_address0[1]_INST_0_i_3_n_12 ;
  wire \indata_address0[2]_INST_0_i_1_n_12 ;
  wire \indata_address0[2]_INST_0_i_2_n_12 ;
  wire \indata_address0[2]_INST_0_i_4_n_12 ;
  wire \indata_address0[3]_INST_0_i_1_n_12 ;
  wire \indata_address0[3]_INST_0_i_2_n_12 ;
  wire \indata_address0[3]_INST_0_i_3_n_12 ;
  wire \indata_address0[3]_INST_0_i_4_n_12 ;
  wire \indata_address0[4]_INST_0_i_1_n_12 ;
  wire \indata_address0[4]_INST_0_i_2_n_12 ;
  wire \indata_address0[4]_INST_0_i_3_n_12 ;
  wire \indata_address0[4]_INST_0_i_4_n_12 ;
  wire \indata_address0[4]_INST_0_i_5_n_12 ;
  wire \indata_address0[4]_INST_0_i_6_n_12 ;
  wire \indata_address0[5]_INST_0_i_1_n_12 ;
  wire \indata_address0[5]_INST_0_i_2_n_12 ;
  wire \indata_address0[5]_INST_0_i_4_n_12 ;
  wire \indata_address0[5]_INST_0_i_5_n_12 ;
  wire \indata_address0[5]_INST_0_i_6_n_12 ;
  wire \indata_address0[6]_INST_0_i_1_n_12 ;
  wire \indata_address0[6]_INST_0_i_2_n_12 ;
  wire \indata_address0[6]_INST_0_i_4_n_12 ;
  wire \indata_address0[6]_INST_0_i_5_n_12 ;
  wire \indata_address0[7]_INST_0_i_1_n_12 ;
  wire \indata_address0[7]_INST_0_i_2_n_12 ;
  wire \indata_address0[7]_INST_0_i_3_n_12 ;
  wire \indata_address0[7]_INST_0_i_4_n_12 ;
  wire \indata_address0[7]_INST_0_i_5_n_12 ;
  wire \indata_address0[7]_INST_0_i_6_n_12 ;
  wire \indata_address0[7]_INST_0_i_7_n_12 ;
  wire \indata_address0[7]_INST_0_i_8_n_12 ;
  wire [7:0]indata_address1;
  wire \indata_address1[0]_INST_0_i_1_n_12 ;
  wire \indata_address1[0]_INST_0_i_2_n_12 ;
  wire \indata_address1[0]_INST_0_i_3_n_12 ;
  wire \indata_address1[1]_INST_0_i_1_n_12 ;
  wire \indata_address1[1]_INST_0_i_2_n_12 ;
  wire \indata_address1[1]_INST_0_i_3_n_12 ;
  wire \indata_address1[2]_INST_0_i_1_n_12 ;
  wire \indata_address1[2]_INST_0_i_2_n_12 ;
  wire \indata_address1[2]_INST_0_i_3_n_12 ;
  wire \indata_address1[3]_INST_0_i_1_n_12 ;
  wire \indata_address1[3]_INST_0_i_2_n_12 ;
  wire \indata_address1[3]_INST_0_i_3_n_12 ;
  wire \indata_address1[3]_INST_0_i_4_n_12 ;
  wire \indata_address1[3]_INST_0_i_5_n_12 ;
  wire \indata_address1[4]_INST_0_i_1_n_12 ;
  wire \indata_address1[4]_INST_0_i_2_n_12 ;
  wire \indata_address1[4]_INST_0_i_3_n_12 ;
  wire \indata_address1[4]_INST_0_i_4_n_12 ;
  wire \indata_address1[4]_INST_0_i_5_n_12 ;
  wire \indata_address1[5]_INST_0_i_1_n_12 ;
  wire \indata_address1[5]_INST_0_i_2_n_12 ;
  wire \indata_address1[5]_INST_0_i_3_n_12 ;
  wire \indata_address1[5]_INST_0_i_4_n_12 ;
  wire \indata_address1[5]_INST_0_i_5_n_12 ;
  wire \indata_address1[5]_INST_0_i_6_n_12 ;
  wire \indata_address1[6]_INST_0_i_1_n_12 ;
  wire \indata_address1[6]_INST_0_i_2_n_12 ;
  wire \indata_address1[6]_INST_0_i_3_n_12 ;
  wire \indata_address1[6]_INST_0_i_4_n_12 ;
  wire \indata_address1[6]_INST_0_i_5_n_12 ;
  wire \indata_address1[7]_INST_0_i_10_n_12 ;
  wire \indata_address1[7]_INST_0_i_11_n_12 ;
  wire \indata_address1[7]_INST_0_i_1_n_12 ;
  wire \indata_address1[7]_INST_0_i_2_n_12 ;
  wire \indata_address1[7]_INST_0_i_3_n_12 ;
  wire \indata_address1[7]_INST_0_i_4_n_12 ;
  wire \indata_address1[7]_INST_0_i_5_n_12 ;
  wire \indata_address1[7]_INST_0_i_6_n_12 ;
  wire \indata_address1[7]_INST_0_i_7_n_12 ;
  wire \indata_address1[7]_INST_0_i_8_n_12 ;
  wire \indata_address1[7]_INST_0_i_9_n_12 ;
  wire indata_ce0;
  wire indata_ce0_INST_0_i_2_n_12;
  wire indata_ce0_INST_0_i_3_n_12;
  wire indata_ce0_INST_0_i_4_n_12;
  wire indata_ce1;
  wire indata_ce1_INST_0_i_1_n_12;
  wire [15:0]indata_d1;
  wire \indata_d1[10]_INST_0_i_1_n_12 ;
  wire \indata_d1[11]_INST_0_i_1_n_12 ;
  wire \indata_d1[11]_INST_0_i_2_n_12 ;
  wire \indata_d1[12]_INST_0_i_1_n_12 ;
  wire \indata_d1[12]_INST_0_i_2_n_12 ;
  wire \indata_d1[13]_INST_0_i_1_n_12 ;
  wire \indata_d1[13]_INST_0_i_2_n_12 ;
  wire \indata_d1[14]_INST_0_i_1_n_12 ;
  wire \indata_d1[14]_INST_0_i_2_n_12 ;
  wire \indata_d1[15]_INST_0_i_1_n_12 ;
  wire \indata_d1[15]_INST_0_i_2_n_12 ;
  wire \indata_d1[15]_INST_0_i_3_n_12 ;
  wire \indata_d1[15]_INST_0_i_4_n_12 ;
  wire \indata_d1[15]_INST_0_i_5_n_12 ;
  wire \indata_d1[15]_INST_0_i_6_n_12 ;
  wire \indata_d1[1]_INST_0_i_1_n_12 ;
  wire \indata_d1[2]_INST_0_i_1_n_12 ;
  wire \indata_d1[3]_INST_0_i_1_n_12 ;
  wire \indata_d1[4]_INST_0_i_1_n_12 ;
  wire \indata_d1[5]_INST_0_i_1_n_12 ;
  wire \indata_d1[6]_INST_0_i_1_n_12 ;
  wire \indata_d1[7]_INST_0_i_1_n_12 ;
  wire \indata_d1[7]_INST_0_i_2_n_12 ;
  wire \indata_d1[8]_INST_0_i_1_n_12 ;
  wire \indata_d1[8]_INST_0_i_2_n_12 ;
  wire \indata_d1[9]_INST_0_i_1_n_12 ;
  wire [15:0]indata_q0;
  wire indata_q0_0_sn_1;
  wire indata_q0_14_sn_1;
  wire indata_q0_1_sn_1;
  wire indata_q0_6_sn_1;
  wire indata_q0_7_sn_1;
  wire [15:0]indata_q1;
  wire k_2_fu_1220;
  wire k_2_fu_122013_out;
  wire \k_2_fu_122[7]_i_4_n_12 ;
  wire [7:0]k_2_fu_122_reg;
  wire \k_3_fu_126[0]_i_1_n_12 ;
  wire \k_3_fu_126[1]_i_1_n_12 ;
  wire \k_3_fu_126[2]_i_1_n_12 ;
  wire \k_3_fu_126[3]_i_1_n_12 ;
  wire \k_3_fu_126[4]_i_3_n_12 ;
  wire [3:0]k_3_fu_126_reg;
  wire k_4_fu_1740;
  wire \k_4_fu_174[1]_i_1_n_12 ;
  wire \k_4_fu_174[2]_i_1_n_12 ;
  wire \k_4_fu_174[3]_i_1_n_12 ;
  wire \k_4_fu_174[4]_i_2_n_12 ;
  wire [3:0]k_4_fu_174_reg;
  wire k_fu_1180;
  wire \k_fu_118[0]_i_1_n_12 ;
  wire \k_fu_118[7]_i_3_n_12 ;
  wire \k_fu_118[7]_i_4_n_12 ;
  wire [7:0]k_fu_118_reg;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_12;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_13;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_14;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_15;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_16;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_17;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_18;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_19;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_20;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_21;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_22;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_23;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_24;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_25;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_26;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_27;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_28;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_29;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_30;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_31;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_32;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_33;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_34;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_35;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_36;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_37;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_38;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_39;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_40;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_41;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_42;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_43;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_44;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_45;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_46;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_47;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_48;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_49;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_50;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_51;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_52;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_53;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_54;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_55;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_56;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_57;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_58;
  wire mac_muladd_16s_16s_32s_33_4_1_U34_n_59;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_13;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_14;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_15;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_16;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_17;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_18;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_19;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_20;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_21;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_22;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_23;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_24;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_25;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_26;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_27;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_28;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_29;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_30;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_31;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_32;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_33;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_34;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_35;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_36;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_37;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_38;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_39;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_40;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_41;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_42;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_43;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_44;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_45;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_46;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_47;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_48;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_49;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_50;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_51;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_52;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_53;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_54;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_55;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_56;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_57;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_58;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_59;
  wire mac_muladd_16s_16s_32s_33_4_1_U35_n_60;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_12;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_13;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_14;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_15;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_16;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_17;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_18;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_19;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_20;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_21;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_22;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_23;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_24;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_25;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_26;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_27;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_28;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_29;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_30;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_31;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_32;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_33;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_34;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_35;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_36;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_37;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_38;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_39;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_40;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_41;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_42;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_43;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_44;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_45;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_46;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_47;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_48;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_49;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_50;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_51;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_52;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_53;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_54;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_55;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_56;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_57;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_58;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_59;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_60;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_61;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_62;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_63;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_64;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_65;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_66;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_67;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_68;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_69;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_70;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_71;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_72;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_73;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_74;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_75;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_76;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_77;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_78;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_79;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_80;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_81;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_82;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_83;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_84;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_85;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_86;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_87;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_88;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_89;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_90;
  wire mac_muladd_16s_16s_32s_33_4_1_U36_n_91;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_12;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_13;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_14;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_15;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_16;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_17;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_18;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_19;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_20;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_21;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_22;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_23;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_24;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_25;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_26;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_27;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_28;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_29;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_30;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_31;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_32;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_33;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_34;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_35;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_36;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_37;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_38;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_39;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_40;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_41;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_42;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_43;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_44;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_45;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_46;
  wire mac_muladd_16s_16s_32s_33_4_1_U37_n_47;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_12;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_13;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_14;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_15;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_16;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_17;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_18;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_19;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_20;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_21;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_22;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_23;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_24;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_25;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_26;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_27;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_28;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_29;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_30;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_31;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_32;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_33;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_34;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_35;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_36;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_37;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_38;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_39;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_40;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_41;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_42;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_43;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_44;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_45;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_46;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_47;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_48;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_49;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_50;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_51;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_52;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_53;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_54;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_55;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_56;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_57;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_58;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_59;
  wire mac_muladd_16s_16s_32s_33_4_1_U38_n_60;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_100;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_101;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_102;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_103;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_104;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_105;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_106;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_107;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_108;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_12;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_13;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_14;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_15;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_16;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_17;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_18;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_19;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_20;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_21;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_22;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_23;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_24;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_25;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_26;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_27;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_28;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_29;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_30;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_31;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_32;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_33;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_34;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_35;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_36;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_37;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_38;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_39;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_40;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_41;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_42;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_43;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_44;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_45;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_46;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_47;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_48;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_49;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_50;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_51;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_52;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_53;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_54;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_55;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_56;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_57;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_58;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_59;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_60;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_61;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_62;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_63;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_64;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_65;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_66;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_67;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_68;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_69;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_70;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_71;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_72;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_73;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_74;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_75;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_76;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_77;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_78;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_79;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_80;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_81;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_82;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_83;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_84;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_85;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_86;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_87;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_88;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_89;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_90;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_91;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_92;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_93;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_94;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_95;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_96;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_97;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_98;
  wire mac_muladd_16s_16s_32s_33_4_1_U45_n_99;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_12;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_13;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_14;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_15;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_16;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_17;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_18;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_19;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_20;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_21;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_22;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_23;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_24;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_25;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_26;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_27;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_28;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_29;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_30;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_31;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_32;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_33;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_34;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_35;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_36;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_37;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_38;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_39;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_40;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_41;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_42;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_43;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_44;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_45;
  wire mac_muladd_16s_16s_33s_33_4_1_U39_n_46;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_107;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_12;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_13;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_14;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_15;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_16;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_17;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_18;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_19;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_20;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_21;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_22;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_23;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_24;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_25;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_26;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_27;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_28;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_29;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_30;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_31;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_32;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_33;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_34;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_35;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_36;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_37;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_38;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_39;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_40;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_41;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_42;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_43;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_44;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_45;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_46;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_47;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_48;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_49;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_50;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_51;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_52;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_53;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_54;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_55;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_56;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_57;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_58;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_59;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_60;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_61;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_62;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_63;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_64;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_65;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_66;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_67;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_68;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_69;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_70;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_71;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_72;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_73;
  wire mac_muladd_16s_16s_33s_33_4_1_U40_n_74;
  wire mul_16s_16s_32_1_1_U13_n_12;
  wire mul_16s_16s_32_1_1_U13_n_128;
  wire mul_16s_16s_32_1_1_U13_n_129;
  wire mul_16s_16s_32_1_1_U13_n_13;
  wire mul_16s_16s_32_1_1_U13_n_14;
  wire mul_16s_16s_32_1_1_U13_n_31;
  wire mul_16s_16s_32_1_1_U19_n_12;
  wire mul_16s_16s_32_1_1_U19_n_13;
  wire mul_16s_16s_32_1_1_U19_n_14;
  wire mul_16s_16s_32_1_1_U19_n_15;
  wire mul_16s_16s_32_1_1_U19_n_16;
  wire mul_16s_16s_32_1_1_U19_n_17;
  wire mul_16s_16s_32_1_1_U19_n_18;
  wire mul_16s_16s_32_1_1_U19_n_19;
  wire mul_16s_16s_32_1_1_U19_n_20;
  wire mul_16s_16s_32_1_1_U19_n_21;
  wire mul_16s_16s_32_1_1_U19_n_22;
  wire mul_16s_16s_32_1_1_U19_n_23;
  wire mul_16s_16s_32_1_1_U19_n_24;
  wire mul_16s_16s_32_1_1_U19_n_25;
  wire mul_16s_16s_32_1_1_U19_n_26;
  wire mul_16s_16s_32_1_1_U19_n_27;
  wire mul_16s_16s_32_1_1_U19_n_28;
  wire mul_16s_16s_32_1_1_U19_n_29;
  wire mul_16s_16s_32_1_1_U19_n_30;
  wire mul_16s_16s_32_1_1_U19_n_31;
  wire mul_16s_16s_32_1_1_U19_n_32;
  wire mul_16s_16s_32_1_1_U19_n_33;
  wire mul_16s_16s_32_1_1_U19_n_34;
  wire mul_16s_16s_32_1_1_U19_n_35;
  wire mul_16s_16s_32_1_1_U19_n_36;
  wire mul_16s_16s_32_1_1_U19_n_37;
  wire mul_16s_16s_32_1_1_U19_n_38;
  wire mul_16s_16s_32_1_1_U19_n_39;
  wire mul_16s_16s_32_1_1_U19_n_40;
  wire mul_16s_16s_32_1_1_U19_n_41;
  wire mul_16s_16s_32_1_1_U19_n_42;
  wire mul_16s_16s_32_1_1_U19_n_43;
  wire mul_16s_16s_32_1_1_U19_n_44;
  wire mul_16s_16s_32_1_1_U19_n_45;
  wire mul_16s_16s_32_1_1_U19_n_46;
  wire mul_16s_16s_32_1_1_U23_n_12;
  wire mul_16s_16s_32_1_1_U23_n_13;
  wire mul_16s_16s_32_1_1_U25_n_12;
  wire mul_16s_16s_32_1_1_U25_n_13;
  wire mul_16s_16s_32_1_1_U25_n_14;
  wire mul_16s_16s_32_1_1_U25_n_15;
  wire mul_16s_16s_32_1_1_U25_n_16;
  wire mul_16s_16s_32_1_1_U25_n_17;
  wire mul_16s_16s_32_1_1_U25_n_18;
  wire mul_16s_16s_32_1_1_U25_n_19;
  wire mul_16s_16s_32_1_1_U25_n_20;
  wire mul_16s_16s_32_1_1_U25_n_21;
  wire mul_16s_16s_32_1_1_U25_n_22;
  wire mul_16s_16s_32_1_1_U25_n_23;
  wire mul_16s_16s_32_1_1_U25_n_24;
  wire mul_16s_16s_32_1_1_U25_n_25;
  wire mul_16s_16s_32_1_1_U25_n_26;
  wire mul_16s_16s_32_1_1_U25_n_27;
  wire mul_16s_16s_32_1_1_U25_n_28;
  wire mul_16s_16s_32_1_1_U25_n_29;
  wire mul_16s_16s_32_1_1_U25_n_30;
  wire mul_16s_16s_32_1_1_U25_n_31;
  wire mul_16s_16s_32_1_1_U25_n_32;
  wire mul_16s_16s_32_1_1_U25_n_33;
  wire mul_16s_16s_32_1_1_U25_n_34;
  wire mul_16s_16s_32_1_1_U25_n_35;
  wire mul_16s_16s_32_1_1_U25_n_36;
  wire mul_16s_16s_32_1_1_U25_n_37;
  wire mul_16s_16s_32_1_1_U25_n_38;
  wire mul_16s_16s_32_1_1_U25_n_39;
  wire mul_16s_16s_32_1_1_U25_n_40;
  wire mul_16s_16s_32_1_1_U25_n_41;
  wire mul_16s_16s_32_1_1_U25_n_42;
  wire mul_16s_16s_32_1_1_U25_n_43;
  wire mul_16s_16s_32_1_1_U25_n_76;
  wire mul_16s_16s_32_1_1_U26_n_100;
  wire mul_16s_16s_32_1_1_U26_n_101;
  wire mul_16s_16s_32_1_1_U26_n_102;
  wire mul_16s_16s_32_1_1_U26_n_103;
  wire mul_16s_16s_32_1_1_U26_n_104;
  wire mul_16s_16s_32_1_1_U26_n_105;
  wire mul_16s_16s_32_1_1_U26_n_106;
  wire mul_16s_16s_32_1_1_U26_n_107;
  wire mul_16s_16s_32_1_1_U26_n_108;
  wire mul_16s_16s_32_1_1_U26_n_109;
  wire mul_16s_16s_32_1_1_U26_n_110;
  wire mul_16s_16s_32_1_1_U26_n_111;
  wire mul_16s_16s_32_1_1_U26_n_112;
  wire mul_16s_16s_32_1_1_U26_n_113;
  wire mul_16s_16s_32_1_1_U26_n_114;
  wire mul_16s_16s_32_1_1_U26_n_115;
  wire mul_16s_16s_32_1_1_U26_n_116;
  wire mul_16s_16s_32_1_1_U26_n_117;
  wire mul_16s_16s_32_1_1_U26_n_118;
  wire mul_16s_16s_32_1_1_U26_n_119;
  wire mul_16s_16s_32_1_1_U26_n_12;
  wire mul_16s_16s_32_1_1_U26_n_120;
  wire mul_16s_16s_32_1_1_U26_n_121;
  wire mul_16s_16s_32_1_1_U26_n_122;
  wire mul_16s_16s_32_1_1_U26_n_123;
  wire mul_16s_16s_32_1_1_U26_n_124;
  wire mul_16s_16s_32_1_1_U26_n_125;
  wire mul_16s_16s_32_1_1_U26_n_126;
  wire mul_16s_16s_32_1_1_U26_n_127;
  wire mul_16s_16s_32_1_1_U26_n_128;
  wire mul_16s_16s_32_1_1_U26_n_129;
  wire mul_16s_16s_32_1_1_U26_n_13;
  wire mul_16s_16s_32_1_1_U26_n_130;
  wire mul_16s_16s_32_1_1_U26_n_131;
  wire mul_16s_16s_32_1_1_U26_n_132;
  wire mul_16s_16s_32_1_1_U26_n_133;
  wire mul_16s_16s_32_1_1_U26_n_134;
  wire mul_16s_16s_32_1_1_U26_n_135;
  wire mul_16s_16s_32_1_1_U26_n_136;
  wire mul_16s_16s_32_1_1_U26_n_137;
  wire mul_16s_16s_32_1_1_U26_n_138;
  wire mul_16s_16s_32_1_1_U26_n_139;
  wire mul_16s_16s_32_1_1_U26_n_14;
  wire mul_16s_16s_32_1_1_U26_n_140;
  wire mul_16s_16s_32_1_1_U26_n_141;
  wire mul_16s_16s_32_1_1_U26_n_142;
  wire mul_16s_16s_32_1_1_U26_n_143;
  wire mul_16s_16s_32_1_1_U26_n_144;
  wire mul_16s_16s_32_1_1_U26_n_145;
  wire mul_16s_16s_32_1_1_U26_n_146;
  wire mul_16s_16s_32_1_1_U26_n_147;
  wire mul_16s_16s_32_1_1_U26_n_148;
  wire mul_16s_16s_32_1_1_U26_n_149;
  wire mul_16s_16s_32_1_1_U26_n_15;
  wire mul_16s_16s_32_1_1_U26_n_150;
  wire mul_16s_16s_32_1_1_U26_n_151;
  wire mul_16s_16s_32_1_1_U26_n_152;
  wire mul_16s_16s_32_1_1_U26_n_153;
  wire mul_16s_16s_32_1_1_U26_n_154;
  wire mul_16s_16s_32_1_1_U26_n_155;
  wire mul_16s_16s_32_1_1_U26_n_156;
  wire mul_16s_16s_32_1_1_U26_n_157;
  wire mul_16s_16s_32_1_1_U26_n_158;
  wire mul_16s_16s_32_1_1_U26_n_159;
  wire mul_16s_16s_32_1_1_U26_n_16;
  wire mul_16s_16s_32_1_1_U26_n_160;
  wire mul_16s_16s_32_1_1_U26_n_161;
  wire mul_16s_16s_32_1_1_U26_n_162;
  wire mul_16s_16s_32_1_1_U26_n_163;
  wire mul_16s_16s_32_1_1_U26_n_164;
  wire mul_16s_16s_32_1_1_U26_n_165;
  wire mul_16s_16s_32_1_1_U26_n_166;
  wire mul_16s_16s_32_1_1_U26_n_167;
  wire mul_16s_16s_32_1_1_U26_n_168;
  wire mul_16s_16s_32_1_1_U26_n_169;
  wire mul_16s_16s_32_1_1_U26_n_17;
  wire mul_16s_16s_32_1_1_U26_n_170;
  wire mul_16s_16s_32_1_1_U26_n_171;
  wire mul_16s_16s_32_1_1_U26_n_172;
  wire mul_16s_16s_32_1_1_U26_n_173;
  wire mul_16s_16s_32_1_1_U26_n_174;
  wire mul_16s_16s_32_1_1_U26_n_175;
  wire mul_16s_16s_32_1_1_U26_n_176;
  wire mul_16s_16s_32_1_1_U26_n_177;
  wire mul_16s_16s_32_1_1_U26_n_178;
  wire mul_16s_16s_32_1_1_U26_n_179;
  wire mul_16s_16s_32_1_1_U26_n_18;
  wire mul_16s_16s_32_1_1_U26_n_180;
  wire mul_16s_16s_32_1_1_U26_n_181;
  wire mul_16s_16s_32_1_1_U26_n_182;
  wire mul_16s_16s_32_1_1_U26_n_183;
  wire mul_16s_16s_32_1_1_U26_n_184;
  wire mul_16s_16s_32_1_1_U26_n_185;
  wire mul_16s_16s_32_1_1_U26_n_186;
  wire mul_16s_16s_32_1_1_U26_n_187;
  wire mul_16s_16s_32_1_1_U26_n_188;
  wire mul_16s_16s_32_1_1_U26_n_189;
  wire mul_16s_16s_32_1_1_U26_n_19;
  wire mul_16s_16s_32_1_1_U26_n_190;
  wire mul_16s_16s_32_1_1_U26_n_191;
  wire mul_16s_16s_32_1_1_U26_n_192;
  wire mul_16s_16s_32_1_1_U26_n_193;
  wire mul_16s_16s_32_1_1_U26_n_194;
  wire mul_16s_16s_32_1_1_U26_n_195;
  wire mul_16s_16s_32_1_1_U26_n_196;
  wire mul_16s_16s_32_1_1_U26_n_197;
  wire mul_16s_16s_32_1_1_U26_n_198;
  wire mul_16s_16s_32_1_1_U26_n_199;
  wire mul_16s_16s_32_1_1_U26_n_20;
  wire mul_16s_16s_32_1_1_U26_n_200;
  wire mul_16s_16s_32_1_1_U26_n_201;
  wire mul_16s_16s_32_1_1_U26_n_202;
  wire mul_16s_16s_32_1_1_U26_n_203;
  wire mul_16s_16s_32_1_1_U26_n_204;
  wire mul_16s_16s_32_1_1_U26_n_205;
  wire mul_16s_16s_32_1_1_U26_n_21;
  wire mul_16s_16s_32_1_1_U26_n_22;
  wire mul_16s_16s_32_1_1_U26_n_23;
  wire mul_16s_16s_32_1_1_U26_n_24;
  wire mul_16s_16s_32_1_1_U26_n_25;
  wire mul_16s_16s_32_1_1_U26_n_26;
  wire mul_16s_16s_32_1_1_U26_n_27;
  wire mul_16s_16s_32_1_1_U26_n_28;
  wire mul_16s_16s_32_1_1_U26_n_29;
  wire mul_16s_16s_32_1_1_U26_n_30;
  wire mul_16s_16s_32_1_1_U26_n_31;
  wire mul_16s_16s_32_1_1_U26_n_32;
  wire mul_16s_16s_32_1_1_U26_n_33;
  wire mul_16s_16s_32_1_1_U26_n_34;
  wire mul_16s_16s_32_1_1_U26_n_35;
  wire mul_16s_16s_32_1_1_U26_n_36;
  wire mul_16s_16s_32_1_1_U26_n_37;
  wire mul_16s_16s_32_1_1_U26_n_38;
  wire mul_16s_16s_32_1_1_U26_n_39;
  wire mul_16s_16s_32_1_1_U26_n_40;
  wire mul_16s_16s_32_1_1_U26_n_41;
  wire mul_16s_16s_32_1_1_U26_n_42;
  wire mul_16s_16s_32_1_1_U26_n_43;
  wire mul_16s_16s_32_1_1_U26_n_44;
  wire mul_16s_16s_32_1_1_U26_n_45;
  wire mul_16s_16s_32_1_1_U26_n_46;
  wire mul_16s_16s_32_1_1_U26_n_47;
  wire mul_16s_16s_32_1_1_U26_n_48;
  wire mul_16s_16s_32_1_1_U26_n_49;
  wire mul_16s_16s_32_1_1_U26_n_50;
  wire mul_16s_16s_32_1_1_U26_n_51;
  wire mul_16s_16s_32_1_1_U26_n_52;
  wire mul_16s_16s_32_1_1_U26_n_85;
  wire mul_16s_16s_32_1_1_U26_n_86;
  wire mul_16s_16s_32_1_1_U26_n_87;
  wire mul_16s_16s_32_1_1_U26_n_88;
  wire mul_16s_16s_32_1_1_U26_n_89;
  wire mul_16s_16s_32_1_1_U26_n_90;
  wire mul_16s_16s_32_1_1_U26_n_91;
  wire mul_16s_16s_32_1_1_U26_n_92;
  wire mul_16s_16s_32_1_1_U26_n_93;
  wire mul_16s_16s_32_1_1_U26_n_94;
  wire mul_16s_16s_32_1_1_U26_n_95;
  wire mul_16s_16s_32_1_1_U26_n_96;
  wire mul_16s_16s_32_1_1_U26_n_97;
  wire mul_16s_16s_32_1_1_U26_n_98;
  wire mul_16s_16s_32_1_1_U26_n_99;
  wire mul_ln102_reg_2068_reg_n_100;
  wire mul_ln102_reg_2068_reg_n_101;
  wire mul_ln102_reg_2068_reg_n_102;
  wire mul_ln102_reg_2068_reg_n_103;
  wire mul_ln102_reg_2068_reg_n_104;
  wire mul_ln102_reg_2068_reg_n_105;
  wire mul_ln102_reg_2068_reg_n_106;
  wire mul_ln102_reg_2068_reg_n_107;
  wire mul_ln102_reg_2068_reg_n_108;
  wire mul_ln102_reg_2068_reg_n_109;
  wire mul_ln102_reg_2068_reg_n_110;
  wire mul_ln102_reg_2068_reg_n_111;
  wire mul_ln102_reg_2068_reg_n_112;
  wire mul_ln102_reg_2068_reg_n_113;
  wire mul_ln102_reg_2068_reg_n_114;
  wire mul_ln102_reg_2068_reg_n_115;
  wire mul_ln102_reg_2068_reg_n_116;
  wire mul_ln102_reg_2068_reg_n_117;
  wire mul_ln102_reg_2068_reg_n_86;
  wire mul_ln102_reg_2068_reg_n_87;
  wire mul_ln102_reg_2068_reg_n_88;
  wire mul_ln102_reg_2068_reg_n_89;
  wire mul_ln102_reg_2068_reg_n_90;
  wire mul_ln102_reg_2068_reg_n_91;
  wire mul_ln102_reg_2068_reg_n_92;
  wire mul_ln102_reg_2068_reg_n_93;
  wire mul_ln102_reg_2068_reg_n_94;
  wire mul_ln102_reg_2068_reg_n_95;
  wire mul_ln102_reg_2068_reg_n_96;
  wire mul_ln102_reg_2068_reg_n_97;
  wire mul_ln102_reg_2068_reg_n_98;
  wire mul_ln102_reg_2068_reg_n_99;
  wire mul_ln107_reg_2073_reg_n_100;
  wire mul_ln107_reg_2073_reg_n_101;
  wire mul_ln107_reg_2073_reg_n_102;
  wire mul_ln107_reg_2073_reg_n_103;
  wire mul_ln107_reg_2073_reg_n_104;
  wire mul_ln107_reg_2073_reg_n_105;
  wire mul_ln107_reg_2073_reg_n_106;
  wire mul_ln107_reg_2073_reg_n_107;
  wire mul_ln107_reg_2073_reg_n_108;
  wire mul_ln107_reg_2073_reg_n_109;
  wire mul_ln107_reg_2073_reg_n_110;
  wire mul_ln107_reg_2073_reg_n_111;
  wire mul_ln107_reg_2073_reg_n_112;
  wire mul_ln107_reg_2073_reg_n_113;
  wire mul_ln107_reg_2073_reg_n_114;
  wire mul_ln107_reg_2073_reg_n_115;
  wire mul_ln107_reg_2073_reg_n_116;
  wire mul_ln107_reg_2073_reg_n_117;
  wire mul_ln107_reg_2073_reg_n_86;
  wire mul_ln107_reg_2073_reg_n_87;
  wire mul_ln107_reg_2073_reg_n_88;
  wire mul_ln107_reg_2073_reg_n_89;
  wire mul_ln107_reg_2073_reg_n_90;
  wire mul_ln107_reg_2073_reg_n_91;
  wire mul_ln107_reg_2073_reg_n_92;
  wire mul_ln107_reg_2073_reg_n_93;
  wire mul_ln107_reg_2073_reg_n_94;
  wire mul_ln107_reg_2073_reg_n_95;
  wire mul_ln107_reg_2073_reg_n_96;
  wire mul_ln107_reg_2073_reg_n_97;
  wire mul_ln107_reg_2073_reg_n_98;
  wire mul_ln107_reg_2073_reg_n_99;
  wire mul_ln126_reg_2113_reg_n_100;
  wire mul_ln126_reg_2113_reg_n_101;
  wire mul_ln126_reg_2113_reg_n_102;
  wire mul_ln126_reg_2113_reg_n_103;
  wire mul_ln126_reg_2113_reg_n_104;
  wire mul_ln126_reg_2113_reg_n_105;
  wire mul_ln126_reg_2113_reg_n_106;
  wire mul_ln126_reg_2113_reg_n_107;
  wire mul_ln126_reg_2113_reg_n_108;
  wire mul_ln126_reg_2113_reg_n_109;
  wire mul_ln126_reg_2113_reg_n_110;
  wire mul_ln126_reg_2113_reg_n_111;
  wire mul_ln126_reg_2113_reg_n_112;
  wire mul_ln126_reg_2113_reg_n_113;
  wire mul_ln126_reg_2113_reg_n_114;
  wire mul_ln126_reg_2113_reg_n_115;
  wire mul_ln126_reg_2113_reg_n_116;
  wire mul_ln126_reg_2113_reg_n_117;
  wire mul_ln126_reg_2113_reg_n_85;
  wire mul_ln126_reg_2113_reg_n_86;
  wire mul_ln126_reg_2113_reg_n_87;
  wire mul_ln126_reg_2113_reg_n_88;
  wire mul_ln126_reg_2113_reg_n_89;
  wire mul_ln126_reg_2113_reg_n_90;
  wire mul_ln126_reg_2113_reg_n_91;
  wire mul_ln126_reg_2113_reg_n_92;
  wire mul_ln126_reg_2113_reg_n_93;
  wire mul_ln126_reg_2113_reg_n_94;
  wire mul_ln126_reg_2113_reg_n_95;
  wire mul_ln126_reg_2113_reg_n_96;
  wire mul_ln126_reg_2113_reg_n_97;
  wire mul_ln126_reg_2113_reg_n_98;
  wire mul_ln126_reg_2113_reg_n_99;
  wire mul_ln91_reg_2058_reg_n_100;
  wire mul_ln91_reg_2058_reg_n_101;
  wire mul_ln91_reg_2058_reg_n_102;
  wire mul_ln91_reg_2058_reg_n_103;
  wire mul_ln91_reg_2058_reg_n_104;
  wire mul_ln91_reg_2058_reg_n_105;
  wire mul_ln91_reg_2058_reg_n_106;
  wire mul_ln91_reg_2058_reg_n_107;
  wire mul_ln91_reg_2058_reg_n_108;
  wire mul_ln91_reg_2058_reg_n_109;
  wire mul_ln91_reg_2058_reg_n_110;
  wire mul_ln91_reg_2058_reg_n_111;
  wire mul_ln91_reg_2058_reg_n_112;
  wire mul_ln91_reg_2058_reg_n_113;
  wire mul_ln91_reg_2058_reg_n_114;
  wire mul_ln91_reg_2058_reg_n_115;
  wire mul_ln91_reg_2058_reg_n_116;
  wire mul_ln91_reg_2058_reg_n_117;
  wire mul_ln91_reg_2058_reg_n_86;
  wire mul_ln91_reg_2058_reg_n_87;
  wire mul_ln91_reg_2058_reg_n_88;
  wire mul_ln91_reg_2058_reg_n_89;
  wire mul_ln91_reg_2058_reg_n_90;
  wire mul_ln91_reg_2058_reg_n_91;
  wire mul_ln91_reg_2058_reg_n_92;
  wire mul_ln91_reg_2058_reg_n_93;
  wire mul_ln91_reg_2058_reg_n_94;
  wire mul_ln91_reg_2058_reg_n_95;
  wire mul_ln91_reg_2058_reg_n_96;
  wire mul_ln91_reg_2058_reg_n_97;
  wire mul_ln91_reg_2058_reg_n_98;
  wire mul_ln91_reg_2058_reg_n_99;
  wire p_0_in;
  wire [15:0]p_1_in__0;
  wire p_4_in;
  wire ram_reg_bram_0_i_100_n_12;
  wire ram_reg_bram_0_i_101_n_12;
  wire ram_reg_bram_0_i_102_n_12;
  wire ram_reg_bram_0_i_103_n_12;
  wire ram_reg_bram_0_i_104_n_12;
  wire ram_reg_bram_0_i_105_n_12;
  wire ram_reg_bram_0_i_106_n_12;
  wire ram_reg_bram_0_i_107_n_12;
  wire ram_reg_bram_0_i_108_n_12;
  wire ram_reg_bram_0_i_109_n_12;
  wire ram_reg_bram_0_i_110_n_12;
  wire ram_reg_bram_0_i_111_n_12;
  wire ram_reg_bram_0_i_112_n_12;
  wire ram_reg_bram_0_i_113_n_12;
  wire ram_reg_bram_0_i_114_n_12;
  wire ram_reg_bram_0_i_115_n_12;
  wire ram_reg_bram_0_i_116_n_12;
  wire ram_reg_bram_0_i_117_n_12;
  wire ram_reg_bram_0_i_118_n_12;
  wire ram_reg_bram_0_i_119_n_12;
  wire ram_reg_bram_0_i_120_n_12;
  wire ram_reg_bram_0_i_121_n_12;
  wire ram_reg_bram_0_i_122_n_12;
  wire ram_reg_bram_0_i_123_n_12;
  wire ram_reg_bram_0_i_124_n_12;
  wire ram_reg_bram_0_i_125_n_12;
  wire ram_reg_bram_0_i_126_n_12;
  wire ram_reg_bram_0_i_127_n_12;
  wire ram_reg_bram_0_i_128_n_12;
  wire ram_reg_bram_0_i_129_n_12;
  wire ram_reg_bram_0_i_130_n_12;
  wire ram_reg_bram_0_i_131_n_12;
  wire ram_reg_bram_0_i_132_n_12;
  wire ram_reg_bram_0_i_133_n_12;
  wire ram_reg_bram_0_i_134_n_12;
  wire ram_reg_bram_0_i_135_n_12;
  wire ram_reg_bram_0_i_136_n_12;
  wire ram_reg_bram_0_i_137_n_12;
  wire ram_reg_bram_0_i_138_n_12;
  wire ram_reg_bram_0_i_139_n_12;
  wire ram_reg_bram_0_i_140_n_12;
  wire ram_reg_bram_0_i_141_n_12;
  wire ram_reg_bram_0_i_142_n_12;
  wire ram_reg_bram_0_i_143_n_12;
  wire ram_reg_bram_0_i_144_n_12;
  wire ram_reg_bram_0_i_145_n_12;
  wire ram_reg_bram_0_i_146_n_12;
  wire ram_reg_bram_0_i_147_n_12;
  wire ram_reg_bram_0_i_148_n_12;
  wire ram_reg_bram_0_i_149_n_12;
  wire ram_reg_bram_0_i_150_n_12;
  wire ram_reg_bram_0_i_151_n_12;
  wire ram_reg_bram_0_i_152_n_12;
  wire ram_reg_bram_0_i_153_n_12;
  wire ram_reg_bram_0_i_154_n_12;
  wire ram_reg_bram_0_i_155_n_12;
  wire ram_reg_bram_0_i_156_n_12;
  wire ram_reg_bram_0_i_157_n_12;
  wire ram_reg_bram_0_i_158_n_12;
  wire ram_reg_bram_0_i_159_n_12;
  wire ram_reg_bram_0_i_160_n_12;
  wire ram_reg_bram_0_i_161_n_12;
  wire ram_reg_bram_0_i_162_n_12;
  wire ram_reg_bram_0_i_163_n_12;
  wire ram_reg_bram_0_i_164_n_12;
  wire ram_reg_bram_0_i_165_n_12;
  wire ram_reg_bram_0_i_166_n_12;
  wire ram_reg_bram_0_i_167_n_12;
  wire ram_reg_bram_0_i_169_n_12;
  wire ram_reg_bram_0_i_170_n_12;
  wire ram_reg_bram_0_i_171_n_12;
  wire ram_reg_bram_0_i_172_n_12;
  wire ram_reg_bram_0_i_173_n_12;
  wire ram_reg_bram_0_i_174_n_12;
  wire ram_reg_bram_0_i_175_n_12;
  wire ram_reg_bram_0_i_176_n_12;
  wire ram_reg_bram_0_i_177_n_12;
  wire ram_reg_bram_0_i_178_n_12;
  wire ram_reg_bram_0_i_85_n_12;
  wire ram_reg_bram_0_i_87_n_12;
  wire ram_reg_bram_0_i_88_n_12;
  wire ram_reg_bram_0_i_89_n_12;
  wire ram_reg_bram_0_i_90_n_12;
  wire ram_reg_bram_0_i_91_n_12;
  wire ram_reg_bram_0_i_92_n_12;
  wire ram_reg_bram_0_i_93_n_12;
  wire ram_reg_bram_0_i_94_n_12;
  wire ram_reg_bram_0_i_95_n_12;
  wire ram_reg_bram_0_i_96_n_12;
  wire ram_reg_bram_0_i_97_n_12;
  wire ram_reg_bram_0_i_98_n_12;
  wire ram_reg_bram_0_i_99_n_12;
  wire [2:0]ram_reg_bram_1;
  wire [0:0]ram_reg_bram_1_0;
  wire [3:0]ram_reg_bram_1_1;
  wire ram_reg_bram_1_i_100_n_12;
  wire ram_reg_bram_1_i_101_n_12;
  wire ram_reg_bram_1_i_102_n_12;
  wire ram_reg_bram_1_i_103_n_12;
  wire ram_reg_bram_1_i_104_n_12;
  wire ram_reg_bram_1_i_105_n_12;
  wire ram_reg_bram_1_i_106_n_12;
  wire ram_reg_bram_1_i_107_n_12;
  wire ram_reg_bram_1_i_108_n_12;
  wire ram_reg_bram_1_i_109_n_12;
  wire ram_reg_bram_1_i_110_n_12;
  wire ram_reg_bram_1_i_111_n_12;
  wire ram_reg_bram_1_i_112_n_12;
  wire ram_reg_bram_1_i_57_n_12;
  wire ram_reg_bram_1_i_58_n_12;
  wire ram_reg_bram_1_i_59_n_12;
  wire ram_reg_bram_1_i_60_n_12;
  wire ram_reg_bram_1_i_61_n_12;
  wire ram_reg_bram_1_i_62_n_12;
  wire ram_reg_bram_1_i_63_n_12;
  wire ram_reg_bram_1_i_64_n_12;
  wire ram_reg_bram_1_i_65_n_12;
  wire ram_reg_bram_1_i_66_n_12;
  wire ram_reg_bram_1_i_67_n_12;
  wire ram_reg_bram_1_i_68_n_12;
  wire ram_reg_bram_1_i_69_n_12;
  wire ram_reg_bram_1_i_70_n_12;
  wire ram_reg_bram_1_i_71_n_12;
  wire ram_reg_bram_1_i_72_n_12;
  wire ram_reg_bram_1_i_73_n_12;
  wire ram_reg_bram_1_i_74_n_12;
  wire ram_reg_bram_1_i_75_n_12;
  wire ram_reg_bram_1_i_76_n_12;
  wire ram_reg_bram_1_i_77_n_12;
  wire ram_reg_bram_1_i_78_n_12;
  wire ram_reg_bram_1_i_79_n_12;
  wire ram_reg_bram_1_i_80_n_12;
  wire ram_reg_bram_1_i_81_n_12;
  wire ram_reg_bram_1_i_82_n_12;
  wire ram_reg_bram_1_i_83_n_12;
  wire ram_reg_bram_1_i_84_n_12;
  wire ram_reg_bram_1_i_85_n_12;
  wire ram_reg_bram_1_i_86_n_12;
  wire ram_reg_bram_1_i_87_n_12;
  wire ram_reg_bram_1_i_88_n_12;
  wire ram_reg_bram_1_i_89_n_12;
  wire ram_reg_bram_1_i_90_n_12;
  wire ram_reg_bram_1_i_91_n_12;
  wire ram_reg_bram_1_i_92_n_12;
  wire ram_reg_bram_1_i_93_n_12;
  wire ram_reg_bram_1_i_94_n_12;
  wire ram_reg_bram_1_i_95_n_12;
  wire ram_reg_bram_1_i_96_n_12;
  wire ram_reg_bram_1_i_97_n_12;
  wire ram_reg_bram_1_i_98_n_12;
  wire ram_reg_bram_1_i_99_n_12;
  wire [15:0]\reg_537_reg[15]_0 ;
  wire [15:0]reg_543;
  wire reg_548;
  wire \reg_548_reg_n_12_[0] ;
  wire \reg_548_reg_n_12_[10] ;
  wire \reg_548_reg_n_12_[11] ;
  wire \reg_548_reg_n_12_[12] ;
  wire \reg_548_reg_n_12_[13] ;
  wire \reg_548_reg_n_12_[14] ;
  wire \reg_548_reg_n_12_[15] ;
  wire \reg_548_reg_n_12_[1] ;
  wire \reg_548_reg_n_12_[2] ;
  wire \reg_548_reg_n_12_[3] ;
  wire \reg_548_reg_n_12_[4] ;
  wire \reg_548_reg_n_12_[5] ;
  wire \reg_548_reg_n_12_[6] ;
  wire \reg_548_reg_n_12_[7] ;
  wire \reg_548_reg_n_12_[8] ;
  wire \reg_548_reg_n_12_[9] ;
  wire [63:0]reg_553;
  wire \reg_553[63]_i_1_n_12 ;
  wire [63:0]\reg_553_reg[63]_0 ;
  wire [4:1]scalauto_2_reg_465;
  wire scalauto_2_reg_4650;
  wire \scalauto_2_reg_465[6]_i_2_n_12 ;
  wire \scalauto_2_reg_465_reg[1]_0 ;
  wire \scalauto_2_reg_465_reg[1]_1 ;
  wire [2:0]\scalauto_2_reg_465_reg[4]_0 ;
  wire [2:0]\scalauto_2_reg_465_reg[6]_0 ;
  wire [6:0]\scalauto_2_reg_465_reg[6]_1 ;
  wire [6:0]\sext_ln60_reg_1701_reg[28]_0 ;
  wire [14:0]\sext_ln60_reg_1701_reg[30]_0 ;
  wire [15:0]sl_4_reg_1846;
  wire smax_fu_114;
  wire \smax_fu_114[14]_i_10_n_12 ;
  wire \smax_fu_114[14]_i_11_n_12 ;
  wire \smax_fu_114[14]_i_13_n_12 ;
  wire \smax_fu_114[14]_i_5_n_12 ;
  wire \smax_fu_114[14]_i_6_n_12 ;
  wire \smax_fu_114[14]_i_7_n_12 ;
  wire \smax_fu_114[14]_i_8_n_12 ;
  wire \smax_fu_114[14]_i_9_n_12 ;
  wire [13:0]\smax_fu_114_reg[13]_0 ;
  wire \smax_fu_114_reg[14]_i_4_0 ;
  wire \smax_fu_114_reg[14]_i_4_1 ;
  wire \smax_fu_114_reg[14]_i_4_10 ;
  wire \smax_fu_114_reg[14]_i_4_11 ;
  wire \smax_fu_114_reg[14]_i_4_2 ;
  wire \smax_fu_114_reg[14]_i_4_3 ;
  wire \smax_fu_114_reg[14]_i_4_4 ;
  wire \smax_fu_114_reg[14]_i_4_5 ;
  wire \smax_fu_114_reg[14]_i_4_6 ;
  wire \smax_fu_114_reg[14]_i_4_7 ;
  wire \smax_fu_114_reg[14]_i_4_8 ;
  wire \smax_fu_114_reg[14]_i_4_9 ;
  wire \smax_fu_114_reg[14]_i_4_n_13 ;
  wire \smax_fu_114_reg[14]_i_4_n_14 ;
  wire \smax_fu_114_reg[14]_i_4_n_15 ;
  wire \smax_fu_114_reg[14]_i_4_n_16 ;
  wire \smax_fu_114_reg[14]_i_4_n_17 ;
  wire \smax_fu_114_reg[14]_i_4_n_18 ;
  wire \smax_fu_114_reg[14]_i_4_n_19 ;
  wire \smax_fu_114_reg_n_12_[14] ;
  wire [14:0]temp_37_gsm_abs_fu_120_ap_return;
  wire tmp_12_fu_722_p3;
  wire tmp_13_fu_1465_p3;
  wire [7:7]\NLW_empty_74_fu_166_reg[56]_i_1_CO_UNCONNECTED ;
  wire NLW_mul_ln102_reg_2068_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln102_reg_2068_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln102_reg_2068_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln102_reg_2068_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln102_reg_2068_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln102_reg_2068_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln102_reg_2068_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln102_reg_2068_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln102_reg_2068_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_mul_ln102_reg_2068_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln102_reg_2068_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_mul_ln102_reg_2068_reg_XOROUT_UNCONNECTED;
  wire NLW_mul_ln107_reg_2073_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln107_reg_2073_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln107_reg_2073_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln107_reg_2073_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln107_reg_2073_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln107_reg_2073_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln107_reg_2073_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln107_reg_2073_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln107_reg_2073_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_mul_ln107_reg_2073_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln107_reg_2073_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_mul_ln107_reg_2073_reg_XOROUT_UNCONNECTED;
  wire NLW_mul_ln126_reg_2113_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln126_reg_2113_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln126_reg_2113_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln126_reg_2113_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln126_reg_2113_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln126_reg_2113_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln126_reg_2113_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln126_reg_2113_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln126_reg_2113_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_mul_ln126_reg_2113_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln126_reg_2113_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_mul_ln126_reg_2113_reg_XOROUT_UNCONNECTED;
  wire NLW_mul_ln91_reg_2058_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln91_reg_2058_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln91_reg_2058_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln91_reg_2058_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln91_reg_2058_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln91_reg_2058_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln91_reg_2058_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln91_reg_2058_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln91_reg_2058_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_mul_ln91_reg_2058_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln91_reg_2058_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_mul_ln91_reg_2058_reg_XOROUT_UNCONNECTED;
  wire [7:0]\NLW_smax_fu_114_reg[14]_i_4_O_UNCONNECTED ;

  assign indata_q0_0_sp_1 = indata_q0_0_sn_1;
  assign indata_q0_14_sp_1 = indata_q0_14_sn_1;
  assign indata_q0_1_sp_1 = indata_q0_1_sn_1;
  assign indata_q0_6_sp_1 = indata_q0_6_sn_1;
  assign indata_q0_7_sp_1 = indata_q0_7_sn_1;
  LUT4 #(
    .INIT(16'h00E2)) 
    \LARc_d0[11]_INST_0_i_10 
       (.I0(LARc_q1[4]),
        .I1(ram_reg_bram_1[1]),
        .I2(indata_q0[10]),
        .I3(ram_reg_bram_1[2]),
        .O(\LARc_q1[10] ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \LARc_d0[11]_INST_0_i_11 
       (.I0(LARc_q1[5]),
        .I1(ram_reg_bram_1[1]),
        .I2(indata_q0[11]),
        .I3(ram_reg_bram_1[2]),
        .O(\LARc_q1[11] ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \LARc_d0[9]_INST_0_i_10 
       (.I0(LARc_q1[7]),
        .I1(ram_reg_bram_1[1]),
        .I2(indata_q0[15]),
        .I3(ram_reg_bram_1[2]),
        .O(\LARc_q1[15] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \LARc_d0[9]_INST_0_i_9 
       (.I0(indata_q0[14]),
        .I1(ram_reg_bram_1[1]),
        .I2(LARc_q1[6]),
        .O(indata_q0_14_sn_1));
  FDRE \L_ACF_addr_11_reg_2213_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(k_4_fu_174_reg[0]),
        .Q(L_ACF_addr_11_reg_2213[0]),
        .R(1'b0));
  FDRE \L_ACF_addr_11_reg_2213_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(k_4_fu_174_reg[1]),
        .Q(L_ACF_addr_11_reg_2213[1]),
        .R(1'b0));
  FDRE \L_ACF_addr_11_reg_2213_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(k_4_fu_174_reg[2]),
        .Q(L_ACF_addr_11_reg_2213[2]),
        .R(1'b0));
  FDRE \L_ACF_addr_11_reg_2213_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(k_4_fu_174_reg[3]),
        .Q(L_ACF_addr_11_reg_2213[3]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[0]),
        .Q(L_ACF_load_2_reg_1962[0]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[10]),
        .Q(L_ACF_load_2_reg_1962[10]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[11]),
        .Q(L_ACF_load_2_reg_1962[11]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[12]),
        .Q(L_ACF_load_2_reg_1962[12]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[13]),
        .Q(L_ACF_load_2_reg_1962[13]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[14]),
        .Q(L_ACF_load_2_reg_1962[14]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[15]),
        .Q(L_ACF_load_2_reg_1962[15]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[16]),
        .Q(L_ACF_load_2_reg_1962[16]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[17]),
        .Q(L_ACF_load_2_reg_1962[17]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[18]),
        .Q(L_ACF_load_2_reg_1962[18]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[19]),
        .Q(L_ACF_load_2_reg_1962[19]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[1]),
        .Q(L_ACF_load_2_reg_1962[1]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[20]),
        .Q(L_ACF_load_2_reg_1962[20]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[21]),
        .Q(L_ACF_load_2_reg_1962[21]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[22]),
        .Q(L_ACF_load_2_reg_1962[22]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[23]),
        .Q(L_ACF_load_2_reg_1962[23]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[24]),
        .Q(L_ACF_load_2_reg_1962[24]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[25]),
        .Q(L_ACF_load_2_reg_1962[25]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[26]),
        .Q(L_ACF_load_2_reg_1962[26]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[27]),
        .Q(L_ACF_load_2_reg_1962[27]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[28]),
        .Q(L_ACF_load_2_reg_1962[28]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[29]),
        .Q(L_ACF_load_2_reg_1962[29]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[2]),
        .Q(L_ACF_load_2_reg_1962[2]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[30]),
        .Q(L_ACF_load_2_reg_1962[30]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[31]),
        .Q(L_ACF_load_2_reg_1962[31]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[32]),
        .Q(L_ACF_load_2_reg_1962[32]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[33]),
        .Q(L_ACF_load_2_reg_1962[33]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[34]),
        .Q(L_ACF_load_2_reg_1962[34]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[35]),
        .Q(L_ACF_load_2_reg_1962[35]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[36]),
        .Q(L_ACF_load_2_reg_1962[36]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[37]),
        .Q(L_ACF_load_2_reg_1962[37]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[38]),
        .Q(L_ACF_load_2_reg_1962[38]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[39]),
        .Q(L_ACF_load_2_reg_1962[39]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[3]),
        .Q(L_ACF_load_2_reg_1962[3]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[40]),
        .Q(L_ACF_load_2_reg_1962[40]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[41]),
        .Q(L_ACF_load_2_reg_1962[41]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[42]),
        .Q(L_ACF_load_2_reg_1962[42]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[43]),
        .Q(L_ACF_load_2_reg_1962[43]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[44]),
        .Q(L_ACF_load_2_reg_1962[44]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[45]),
        .Q(L_ACF_load_2_reg_1962[45]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[46]),
        .Q(L_ACF_load_2_reg_1962[46]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[47]),
        .Q(L_ACF_load_2_reg_1962[47]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[48]),
        .Q(L_ACF_load_2_reg_1962[48]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[49]),
        .Q(L_ACF_load_2_reg_1962[49]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[4]),
        .Q(L_ACF_load_2_reg_1962[4]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[50]),
        .Q(L_ACF_load_2_reg_1962[50]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[51]),
        .Q(L_ACF_load_2_reg_1962[51]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[52]),
        .Q(L_ACF_load_2_reg_1962[52]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[53]),
        .Q(L_ACF_load_2_reg_1962[53]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[54]),
        .Q(L_ACF_load_2_reg_1962[54]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[55]),
        .Q(L_ACF_load_2_reg_1962[55]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[56]),
        .Q(L_ACF_load_2_reg_1962[56]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[57]),
        .Q(L_ACF_load_2_reg_1962[57]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[58]),
        .Q(L_ACF_load_2_reg_1962[58]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[59]),
        .Q(L_ACF_load_2_reg_1962[59]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[5]),
        .Q(L_ACF_load_2_reg_1962[5]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[60]),
        .Q(L_ACF_load_2_reg_1962[60]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[61]),
        .Q(L_ACF_load_2_reg_1962[61]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[62]),
        .Q(L_ACF_load_2_reg_1962[62]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[63]),
        .Q(L_ACF_load_2_reg_1962[63]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[6]),
        .Q(L_ACF_load_2_reg_1962[6]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[7]),
        .Q(L_ACF_load_2_reg_1962[7]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[8]),
        .Q(L_ACF_load_2_reg_1962[8]),
        .R(1'b0));
  FDRE \L_ACF_load_2_reg_1962_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(D[9]),
        .Q(L_ACF_load_2_reg_1962[9]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [0]),
        .Q(L_ACF_load_3_reg_1967[0]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [10]),
        .Q(L_ACF_load_3_reg_1967[10]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [11]),
        .Q(L_ACF_load_3_reg_1967[11]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [12]),
        .Q(L_ACF_load_3_reg_1967[12]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [13]),
        .Q(L_ACF_load_3_reg_1967[13]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [14]),
        .Q(L_ACF_load_3_reg_1967[14]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [15]),
        .Q(L_ACF_load_3_reg_1967[15]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [16]),
        .Q(L_ACF_load_3_reg_1967[16]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [17]),
        .Q(L_ACF_load_3_reg_1967[17]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [18]),
        .Q(L_ACF_load_3_reg_1967[18]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [19]),
        .Q(L_ACF_load_3_reg_1967[19]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [1]),
        .Q(L_ACF_load_3_reg_1967[1]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [20]),
        .Q(L_ACF_load_3_reg_1967[20]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [21]),
        .Q(L_ACF_load_3_reg_1967[21]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [22]),
        .Q(L_ACF_load_3_reg_1967[22]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [23]),
        .Q(L_ACF_load_3_reg_1967[23]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [24]),
        .Q(L_ACF_load_3_reg_1967[24]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [25]),
        .Q(L_ACF_load_3_reg_1967[25]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [26]),
        .Q(L_ACF_load_3_reg_1967[26]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [27]),
        .Q(L_ACF_load_3_reg_1967[27]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [28]),
        .Q(L_ACF_load_3_reg_1967[28]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [29]),
        .Q(L_ACF_load_3_reg_1967[29]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [2]),
        .Q(L_ACF_load_3_reg_1967[2]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [30]),
        .Q(L_ACF_load_3_reg_1967[30]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [31]),
        .Q(L_ACF_load_3_reg_1967[31]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [32]),
        .Q(L_ACF_load_3_reg_1967[32]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [33]),
        .Q(L_ACF_load_3_reg_1967[33]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [34]),
        .Q(L_ACF_load_3_reg_1967[34]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [35]),
        .Q(L_ACF_load_3_reg_1967[35]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [36]),
        .Q(L_ACF_load_3_reg_1967[36]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [37]),
        .Q(L_ACF_load_3_reg_1967[37]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [38]),
        .Q(L_ACF_load_3_reg_1967[38]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [39]),
        .Q(L_ACF_load_3_reg_1967[39]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [3]),
        .Q(L_ACF_load_3_reg_1967[3]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [40]),
        .Q(L_ACF_load_3_reg_1967[40]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [41]),
        .Q(L_ACF_load_3_reg_1967[41]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [42]),
        .Q(L_ACF_load_3_reg_1967[42]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [43]),
        .Q(L_ACF_load_3_reg_1967[43]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [44]),
        .Q(L_ACF_load_3_reg_1967[44]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [45]),
        .Q(L_ACF_load_3_reg_1967[45]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [46]),
        .Q(L_ACF_load_3_reg_1967[46]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [47]),
        .Q(L_ACF_load_3_reg_1967[47]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [48]),
        .Q(L_ACF_load_3_reg_1967[48]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [49]),
        .Q(L_ACF_load_3_reg_1967[49]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [4]),
        .Q(L_ACF_load_3_reg_1967[4]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [50]),
        .Q(L_ACF_load_3_reg_1967[50]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [51]),
        .Q(L_ACF_load_3_reg_1967[51]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [52]),
        .Q(L_ACF_load_3_reg_1967[52]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [53]),
        .Q(L_ACF_load_3_reg_1967[53]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [54]),
        .Q(L_ACF_load_3_reg_1967[54]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [55]),
        .Q(L_ACF_load_3_reg_1967[55]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [56]),
        .Q(L_ACF_load_3_reg_1967[56]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [57]),
        .Q(L_ACF_load_3_reg_1967[57]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [58]),
        .Q(L_ACF_load_3_reg_1967[58]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [59]),
        .Q(L_ACF_load_3_reg_1967[59]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [5]),
        .Q(L_ACF_load_3_reg_1967[5]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [60]),
        .Q(L_ACF_load_3_reg_1967[60]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [61]),
        .Q(L_ACF_load_3_reg_1967[61]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [62]),
        .Q(L_ACF_load_3_reg_1967[62]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [63]),
        .Q(L_ACF_load_3_reg_1967[63]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [6]),
        .Q(L_ACF_load_3_reg_1967[6]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [7]),
        .Q(L_ACF_load_3_reg_1967[7]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [8]),
        .Q(L_ACF_load_3_reg_1967[8]),
        .R(1'b0));
  FDRE \L_ACF_load_3_reg_1967_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [9]),
        .Q(L_ACF_load_3_reg_1967[9]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [0]),
        .Q(L_ACF_load_4_reg_2001[0]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [10]),
        .Q(L_ACF_load_4_reg_2001[10]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [11]),
        .Q(L_ACF_load_4_reg_2001[11]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [12]),
        .Q(L_ACF_load_4_reg_2001[12]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [13]),
        .Q(L_ACF_load_4_reg_2001[13]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [14]),
        .Q(L_ACF_load_4_reg_2001[14]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [15]),
        .Q(L_ACF_load_4_reg_2001[15]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [16]),
        .Q(L_ACF_load_4_reg_2001[16]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [17]),
        .Q(L_ACF_load_4_reg_2001[17]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [18]),
        .Q(L_ACF_load_4_reg_2001[18]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [19]),
        .Q(L_ACF_load_4_reg_2001[19]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [1]),
        .Q(L_ACF_load_4_reg_2001[1]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [20]),
        .Q(L_ACF_load_4_reg_2001[20]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [21]),
        .Q(L_ACF_load_4_reg_2001[21]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [22]),
        .Q(L_ACF_load_4_reg_2001[22]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [23]),
        .Q(L_ACF_load_4_reg_2001[23]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [24]),
        .Q(L_ACF_load_4_reg_2001[24]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [25]),
        .Q(L_ACF_load_4_reg_2001[25]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [26]),
        .Q(L_ACF_load_4_reg_2001[26]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [27]),
        .Q(L_ACF_load_4_reg_2001[27]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [28]),
        .Q(L_ACF_load_4_reg_2001[28]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [29]),
        .Q(L_ACF_load_4_reg_2001[29]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [2]),
        .Q(L_ACF_load_4_reg_2001[2]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [30]),
        .Q(L_ACF_load_4_reg_2001[30]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [31]),
        .Q(L_ACF_load_4_reg_2001[31]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [32]),
        .Q(L_ACF_load_4_reg_2001[32]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [33]),
        .Q(L_ACF_load_4_reg_2001[33]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [34]),
        .Q(L_ACF_load_4_reg_2001[34]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [35]),
        .Q(L_ACF_load_4_reg_2001[35]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [36]),
        .Q(L_ACF_load_4_reg_2001[36]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [37]),
        .Q(L_ACF_load_4_reg_2001[37]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [38]),
        .Q(L_ACF_load_4_reg_2001[38]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [39]),
        .Q(L_ACF_load_4_reg_2001[39]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [3]),
        .Q(L_ACF_load_4_reg_2001[3]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [40]),
        .Q(L_ACF_load_4_reg_2001[40]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [41]),
        .Q(L_ACF_load_4_reg_2001[41]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [42]),
        .Q(L_ACF_load_4_reg_2001[42]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [43]),
        .Q(L_ACF_load_4_reg_2001[43]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [44]),
        .Q(L_ACF_load_4_reg_2001[44]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [45]),
        .Q(L_ACF_load_4_reg_2001[45]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [46]),
        .Q(L_ACF_load_4_reg_2001[46]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [47]),
        .Q(L_ACF_load_4_reg_2001[47]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [48]),
        .Q(L_ACF_load_4_reg_2001[48]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [49]),
        .Q(L_ACF_load_4_reg_2001[49]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [4]),
        .Q(L_ACF_load_4_reg_2001[4]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [50]),
        .Q(L_ACF_load_4_reg_2001[50]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [51]),
        .Q(L_ACF_load_4_reg_2001[51]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [52]),
        .Q(L_ACF_load_4_reg_2001[52]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [53]),
        .Q(L_ACF_load_4_reg_2001[53]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [54]),
        .Q(L_ACF_load_4_reg_2001[54]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [55]),
        .Q(L_ACF_load_4_reg_2001[55]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [56]),
        .Q(L_ACF_load_4_reg_2001[56]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [57]),
        .Q(L_ACF_load_4_reg_2001[57]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [58]),
        .Q(L_ACF_load_4_reg_2001[58]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [59]),
        .Q(L_ACF_load_4_reg_2001[59]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [5]),
        .Q(L_ACF_load_4_reg_2001[5]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [60]),
        .Q(L_ACF_load_4_reg_2001[60]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [61]),
        .Q(L_ACF_load_4_reg_2001[61]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [62]),
        .Q(L_ACF_load_4_reg_2001[62]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [63]),
        .Q(L_ACF_load_4_reg_2001[63]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [6]),
        .Q(L_ACF_load_4_reg_2001[6]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [7]),
        .Q(L_ACF_load_4_reg_2001[7]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [8]),
        .Q(L_ACF_load_4_reg_2001[8]),
        .R(1'b0));
  FDRE \L_ACF_load_4_reg_2001_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(\L_ACF_load_3_reg_1967_reg[63]_0 [9]),
        .Q(L_ACF_load_4_reg_2001[9]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[0]),
        .Q(L_ACF_load_5_reg_2006[0]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[10]),
        .Q(L_ACF_load_5_reg_2006[10]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[11]),
        .Q(L_ACF_load_5_reg_2006[11]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[12]),
        .Q(L_ACF_load_5_reg_2006[12]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[13]),
        .Q(L_ACF_load_5_reg_2006[13]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[14]),
        .Q(L_ACF_load_5_reg_2006[14]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[15]),
        .Q(L_ACF_load_5_reg_2006[15]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[16]),
        .Q(L_ACF_load_5_reg_2006[16]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[17]),
        .Q(L_ACF_load_5_reg_2006[17]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[18]),
        .Q(L_ACF_load_5_reg_2006[18]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[19]),
        .Q(L_ACF_load_5_reg_2006[19]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[1]),
        .Q(L_ACF_load_5_reg_2006[1]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[20]),
        .Q(L_ACF_load_5_reg_2006[20]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[21]),
        .Q(L_ACF_load_5_reg_2006[21]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[22]),
        .Q(L_ACF_load_5_reg_2006[22]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[23]),
        .Q(L_ACF_load_5_reg_2006[23]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[24]),
        .Q(L_ACF_load_5_reg_2006[24]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[25]),
        .Q(L_ACF_load_5_reg_2006[25]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[26]),
        .Q(L_ACF_load_5_reg_2006[26]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[27]),
        .Q(L_ACF_load_5_reg_2006[27]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[28]),
        .Q(L_ACF_load_5_reg_2006[28]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[29]),
        .Q(L_ACF_load_5_reg_2006[29]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[2]),
        .Q(L_ACF_load_5_reg_2006[2]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[30]),
        .Q(L_ACF_load_5_reg_2006[30]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[31]),
        .Q(L_ACF_load_5_reg_2006[31]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[32]),
        .Q(L_ACF_load_5_reg_2006[32]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[33]),
        .Q(L_ACF_load_5_reg_2006[33]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[34]),
        .Q(L_ACF_load_5_reg_2006[34]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[35]),
        .Q(L_ACF_load_5_reg_2006[35]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[36]),
        .Q(L_ACF_load_5_reg_2006[36]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[37]),
        .Q(L_ACF_load_5_reg_2006[37]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[38]),
        .Q(L_ACF_load_5_reg_2006[38]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[39]),
        .Q(L_ACF_load_5_reg_2006[39]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[3]),
        .Q(L_ACF_load_5_reg_2006[3]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[40]),
        .Q(L_ACF_load_5_reg_2006[40]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[41]),
        .Q(L_ACF_load_5_reg_2006[41]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[42]),
        .Q(L_ACF_load_5_reg_2006[42]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[43]),
        .Q(L_ACF_load_5_reg_2006[43]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[44]),
        .Q(L_ACF_load_5_reg_2006[44]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[45]),
        .Q(L_ACF_load_5_reg_2006[45]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[46]),
        .Q(L_ACF_load_5_reg_2006[46]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[47]),
        .Q(L_ACF_load_5_reg_2006[47]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[48]),
        .Q(L_ACF_load_5_reg_2006[48]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[49]),
        .Q(L_ACF_load_5_reg_2006[49]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[4]),
        .Q(L_ACF_load_5_reg_2006[4]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[50]),
        .Q(L_ACF_load_5_reg_2006[50]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[51]),
        .Q(L_ACF_load_5_reg_2006[51]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[52]),
        .Q(L_ACF_load_5_reg_2006[52]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[53]),
        .Q(L_ACF_load_5_reg_2006[53]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[54]),
        .Q(L_ACF_load_5_reg_2006[54]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[55]),
        .Q(L_ACF_load_5_reg_2006[55]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[56]),
        .Q(L_ACF_load_5_reg_2006[56]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[57]),
        .Q(L_ACF_load_5_reg_2006[57]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[58]),
        .Q(L_ACF_load_5_reg_2006[58]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[59]),
        .Q(L_ACF_load_5_reg_2006[59]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[5]),
        .Q(L_ACF_load_5_reg_2006[5]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[60]),
        .Q(L_ACF_load_5_reg_2006[60]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[61]),
        .Q(L_ACF_load_5_reg_2006[61]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[62]),
        .Q(L_ACF_load_5_reg_2006[62]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[63]),
        .Q(L_ACF_load_5_reg_2006[63]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[6]),
        .Q(L_ACF_load_5_reg_2006[6]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[7]),
        .Q(L_ACF_load_5_reg_2006[7]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[8]),
        .Q(L_ACF_load_5_reg_2006[8]),
        .R(1'b0));
  FDRE \L_ACF_load_5_reg_2006_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(D[9]),
        .Q(L_ACF_load_5_reg_2006[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2088[39]_i_3 
       (.I0(reg_553[38]),
        .I1(reg_553[39]),
        .O(\add_ln119_1_reg_2088[39]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2088[39]_i_4 
       (.I0(reg_553[37]),
        .I1(reg_553[38]),
        .O(\add_ln119_1_reg_2088[39]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2088[39]_i_5 
       (.I0(reg_553[36]),
        .I1(reg_553[37]),
        .O(\add_ln119_1_reg_2088[39]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2088[39]_i_6 
       (.I0(reg_553[35]),
        .I1(reg_553[36]),
        .O(\add_ln119_1_reg_2088[39]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2088[39]_i_7 
       (.I0(reg_553[34]),
        .I1(reg_553[35]),
        .O(\add_ln119_1_reg_2088[39]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2088[39]_i_8 
       (.I0(reg_553[33]),
        .I1(reg_553[34]),
        .O(\add_ln119_1_reg_2088[39]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2088[39]_i_9 
       (.I0(reg_553[32]),
        .I1(reg_553[33]),
        .O(\add_ln119_1_reg_2088[39]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2088[47]_i_2 
       (.I0(reg_553[46]),
        .I1(reg_553[47]),
        .O(\add_ln119_1_reg_2088[47]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2088[47]_i_3 
       (.I0(reg_553[45]),
        .I1(reg_553[46]),
        .O(\add_ln119_1_reg_2088[47]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2088[47]_i_4 
       (.I0(reg_553[44]),
        .I1(reg_553[45]),
        .O(\add_ln119_1_reg_2088[47]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2088[47]_i_5 
       (.I0(reg_553[43]),
        .I1(reg_553[44]),
        .O(\add_ln119_1_reg_2088[47]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2088[47]_i_6 
       (.I0(reg_553[42]),
        .I1(reg_553[43]),
        .O(\add_ln119_1_reg_2088[47]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2088[47]_i_7 
       (.I0(reg_553[41]),
        .I1(reg_553[42]),
        .O(\add_ln119_1_reg_2088[47]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2088[47]_i_8 
       (.I0(reg_553[40]),
        .I1(reg_553[41]),
        .O(\add_ln119_1_reg_2088[47]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2088[47]_i_9 
       (.I0(reg_553[39]),
        .I1(reg_553[40]),
        .O(\add_ln119_1_reg_2088[47]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2088[55]_i_2 
       (.I0(reg_553[54]),
        .I1(reg_553[55]),
        .O(\add_ln119_1_reg_2088[55]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2088[55]_i_3 
       (.I0(reg_553[53]),
        .I1(reg_553[54]),
        .O(\add_ln119_1_reg_2088[55]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2088[55]_i_4 
       (.I0(reg_553[52]),
        .I1(reg_553[53]),
        .O(\add_ln119_1_reg_2088[55]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2088[55]_i_5 
       (.I0(reg_553[51]),
        .I1(reg_553[52]),
        .O(\add_ln119_1_reg_2088[55]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2088[55]_i_6 
       (.I0(reg_553[50]),
        .I1(reg_553[51]),
        .O(\add_ln119_1_reg_2088[55]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2088[55]_i_7 
       (.I0(reg_553[49]),
        .I1(reg_553[50]),
        .O(\add_ln119_1_reg_2088[55]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2088[55]_i_8 
       (.I0(reg_553[48]),
        .I1(reg_553[49]),
        .O(\add_ln119_1_reg_2088[55]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2088[55]_i_9 
       (.I0(reg_553[47]),
        .I1(reg_553[48]),
        .O(\add_ln119_1_reg_2088[55]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2088[63]_i_2 
       (.I0(reg_553[62]),
        .I1(reg_553[63]),
        .O(\add_ln119_1_reg_2088[63]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2088[63]_i_3 
       (.I0(reg_553[61]),
        .I1(reg_553[62]),
        .O(\add_ln119_1_reg_2088[63]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2088[63]_i_4 
       (.I0(reg_553[60]),
        .I1(reg_553[61]),
        .O(\add_ln119_1_reg_2088[63]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2088[63]_i_5 
       (.I0(reg_553[59]),
        .I1(reg_553[60]),
        .O(\add_ln119_1_reg_2088[63]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2088[63]_i_6 
       (.I0(reg_553[58]),
        .I1(reg_553[59]),
        .O(\add_ln119_1_reg_2088[63]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2088[63]_i_7 
       (.I0(reg_553[57]),
        .I1(reg_553[58]),
        .O(\add_ln119_1_reg_2088[63]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2088[63]_i_8 
       (.I0(reg_553[56]),
        .I1(reg_553[57]),
        .O(\add_ln119_1_reg_2088[63]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln119_1_reg_2088[63]_i_9 
       (.I0(reg_553[55]),
        .I1(reg_553[56]),
        .O(\add_ln119_1_reg_2088[63]_i_9_n_12 ));
  FDRE \add_ln119_1_reg_2088_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[0]),
        .Q(add_ln119_1_reg_2088[0]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[10] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[10]),
        .Q(add_ln119_1_reg_2088[10]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[11] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[11]),
        .Q(add_ln119_1_reg_2088[11]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[12] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[12]),
        .Q(add_ln119_1_reg_2088[12]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[13] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[13]),
        .Q(add_ln119_1_reg_2088[13]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[14] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[14]),
        .Q(add_ln119_1_reg_2088[14]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[15] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[15]),
        .Q(add_ln119_1_reg_2088[15]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[16] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[16]),
        .Q(add_ln119_1_reg_2088[16]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[17] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[17]),
        .Q(add_ln119_1_reg_2088[17]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[18] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[18]),
        .Q(add_ln119_1_reg_2088[18]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[19] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[19]),
        .Q(add_ln119_1_reg_2088[19]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[1]),
        .Q(add_ln119_1_reg_2088[1]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[20] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[20]),
        .Q(add_ln119_1_reg_2088[20]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[21] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[21]),
        .Q(add_ln119_1_reg_2088[21]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[22] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[22]),
        .Q(add_ln119_1_reg_2088[22]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[23] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[23]),
        .Q(add_ln119_1_reg_2088[23]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[24] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[24]),
        .Q(add_ln119_1_reg_2088[24]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[25] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[25]),
        .Q(add_ln119_1_reg_2088[25]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[26] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[26]),
        .Q(add_ln119_1_reg_2088[26]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[27] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[27]),
        .Q(add_ln119_1_reg_2088[27]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[28] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[28]),
        .Q(add_ln119_1_reg_2088[28]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[29] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[29]),
        .Q(add_ln119_1_reg_2088[29]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[2]),
        .Q(add_ln119_1_reg_2088[2]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[30] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[30]),
        .Q(add_ln119_1_reg_2088[30]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[31] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[31]),
        .Q(add_ln119_1_reg_2088[31]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[32] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[32]),
        .Q(add_ln119_1_reg_2088[32]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[33] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[33]),
        .Q(add_ln119_1_reg_2088[33]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[34] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[34]),
        .Q(add_ln119_1_reg_2088[34]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[35] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[35]),
        .Q(add_ln119_1_reg_2088[35]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[36] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[36]),
        .Q(add_ln119_1_reg_2088[36]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[37] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[37]),
        .Q(add_ln119_1_reg_2088[37]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[38] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[38]),
        .Q(add_ln119_1_reg_2088[38]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[39] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[39]),
        .Q(add_ln119_1_reg_2088[39]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[3]),
        .Q(add_ln119_1_reg_2088[3]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[40] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[40]),
        .Q(add_ln119_1_reg_2088[40]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[41] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[41]),
        .Q(add_ln119_1_reg_2088[41]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[42] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[42]),
        .Q(add_ln119_1_reg_2088[42]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[43] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[43]),
        .Q(add_ln119_1_reg_2088[43]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[44] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[44]),
        .Q(add_ln119_1_reg_2088[44]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[45] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[45]),
        .Q(add_ln119_1_reg_2088[45]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[46] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[46]),
        .Q(add_ln119_1_reg_2088[46]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[47] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[47]),
        .Q(add_ln119_1_reg_2088[47]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[48] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[48]),
        .Q(add_ln119_1_reg_2088[48]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[49] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[49]),
        .Q(add_ln119_1_reg_2088[49]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[4]),
        .Q(add_ln119_1_reg_2088[4]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[50] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[50]),
        .Q(add_ln119_1_reg_2088[50]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[51] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[51]),
        .Q(add_ln119_1_reg_2088[51]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[52] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[52]),
        .Q(add_ln119_1_reg_2088[52]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[53] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[53]),
        .Q(add_ln119_1_reg_2088[53]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[54] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[54]),
        .Q(add_ln119_1_reg_2088[54]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[55] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[55]),
        .Q(add_ln119_1_reg_2088[55]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[56] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[56]),
        .Q(add_ln119_1_reg_2088[56]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[57] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[57]),
        .Q(add_ln119_1_reg_2088[57]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[58] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[58]),
        .Q(add_ln119_1_reg_2088[58]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[59] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[59]),
        .Q(add_ln119_1_reg_2088[59]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[5] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[5]),
        .Q(add_ln119_1_reg_2088[5]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[60] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[60]),
        .Q(add_ln119_1_reg_2088[60]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[61] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[61]),
        .Q(add_ln119_1_reg_2088[61]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[62] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[62]),
        .Q(add_ln119_1_reg_2088[62]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[63] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[63]),
        .Q(add_ln119_1_reg_2088[63]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[6] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[6]),
        .Q(add_ln119_1_reg_2088[6]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[7] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[7]),
        .Q(add_ln119_1_reg_2088[7]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[8] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[8]),
        .Q(add_ln119_1_reg_2088[8]),
        .R(1'b0));
  FDRE \add_ln119_1_reg_2088_reg[9] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(add_ln119_1_fu_932_p2[9]),
        .Q(add_ln119_1_reg_2088[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln139_reg_2143[0]_i_1 
       (.I0(idx_fu_130_reg[0]),
        .O(add_ln139_fu_1137_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln139_reg_2143[1]_i_1 
       (.I0(idx_fu_130_reg[0]),
        .I1(idx_fu_130_reg[1]),
        .O(add_ln139_fu_1137_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln139_reg_2143[2]_i_1 
       (.I0(idx_fu_130_reg[0]),
        .I1(idx_fu_130_reg[1]),
        .I2(idx_fu_130_reg[2]),
        .O(add_ln139_fu_1137_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln139_reg_2143[3]_i_1 
       (.I0(idx_fu_130_reg[1]),
        .I1(idx_fu_130_reg[0]),
        .I2(idx_fu_130_reg[2]),
        .I3(idx_fu_130_reg[3]),
        .O(add_ln139_fu_1137_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln139_reg_2143[4]_i_1 
       (.I0(idx_fu_130_reg[2]),
        .I1(idx_fu_130_reg[0]),
        .I2(idx_fu_130_reg[1]),
        .I3(idx_fu_130_reg[3]),
        .I4(idx_fu_130_reg[4]),
        .O(add_ln139_fu_1137_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln139_reg_2143[5]_i_1 
       (.I0(idx_fu_130_reg[3]),
        .I1(idx_fu_130_reg[1]),
        .I2(idx_fu_130_reg[0]),
        .I3(idx_fu_130_reg[2]),
        .I4(idx_fu_130_reg[4]),
        .I5(idx_fu_130_reg[5]),
        .O(add_ln139_fu_1137_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln139_reg_2143[6]_i_1 
       (.I0(\add_ln139_reg_2143[7]_i_2_n_12 ),
        .I1(idx_fu_130_reg[6]),
        .O(add_ln139_fu_1137_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln139_reg_2143[7]_i_1 
       (.I0(\add_ln139_reg_2143[7]_i_2_n_12 ),
        .I1(idx_fu_130_reg[6]),
        .I2(idx_fu_130_reg[7]),
        .O(add_ln139_fu_1137_p2[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln139_reg_2143[7]_i_2 
       (.I0(idx_fu_130_reg[5]),
        .I1(idx_fu_130_reg[3]),
        .I2(idx_fu_130_reg[1]),
        .I3(idx_fu_130_reg[0]),
        .I4(idx_fu_130_reg[2]),
        .I5(idx_fu_130_reg[4]),
        .O(\add_ln139_reg_2143[7]_i_2_n_12 ));
  FDRE \add_ln139_reg_2143_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln139_fu_1137_p2[0]),
        .Q(add_ln139_reg_2143[0]),
        .R(1'b0));
  FDRE \add_ln139_reg_2143_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln139_fu_1137_p2[1]),
        .Q(add_ln139_reg_2143[1]),
        .R(1'b0));
  FDRE \add_ln139_reg_2143_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln139_fu_1137_p2[2]),
        .Q(add_ln139_reg_2143[2]),
        .R(1'b0));
  FDRE \add_ln139_reg_2143_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln139_fu_1137_p2[3]),
        .Q(add_ln139_reg_2143[3]),
        .R(1'b0));
  FDRE \add_ln139_reg_2143_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln139_fu_1137_p2[4]),
        .Q(add_ln139_reg_2143[4]),
        .R(1'b0));
  FDRE \add_ln139_reg_2143_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln139_fu_1137_p2[5]),
        .Q(add_ln139_reg_2143[5]),
        .R(1'b0));
  FDRE \add_ln139_reg_2143_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln139_fu_1137_p2[6]),
        .Q(add_ln139_reg_2143[6]),
        .R(1'b0));
  FDRE \add_ln139_reg_2143_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(add_ln139_fu_1137_p2[7]),
        .Q(add_ln139_reg_2143[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1 am_addmul_16s_16s_16s_33_4_1_U33
       (.B(p_1_in__0),
        .CEA1(reg_548),
        .CEB2(mul_16s_16s_32_1_1_U13_n_14),
        .D({mac_muladd_16s_16s_32s_33_4_1_U38_n_45,mac_muladd_16s_16s_32s_33_4_1_U38_n_46,mac_muladd_16s_16s_32s_33_4_1_U38_n_47,mac_muladd_16s_16s_32s_33_4_1_U38_n_48,mac_muladd_16s_16s_32s_33_4_1_U38_n_49,mac_muladd_16s_16s_32s_33_4_1_U38_n_50,mac_muladd_16s_16s_32s_33_4_1_U38_n_51,mac_muladd_16s_16s_32s_33_4_1_U38_n_52,mac_muladd_16s_16s_32s_33_4_1_U38_n_53,mac_muladd_16s_16s_32s_33_4_1_U38_n_54,mac_muladd_16s_16s_32s_33_4_1_U38_n_55,mac_muladd_16s_16s_32s_33_4_1_U38_n_56,mac_muladd_16s_16s_32s_33_4_1_U38_n_57,mac_muladd_16s_16s_32s_33_4_1_U38_n_58,mac_muladd_16s_16s_32s_33_4_1_U38_n_59,mac_muladd_16s_16s_32s_33_4_1_U38_n_60}),
        .P({am_addmul_16s_16s_16s_33_4_1_U33_n_12,am_addmul_16s_16s_16s_33_4_1_U33_n_13,am_addmul_16s_16s_16s_33_4_1_U33_n_14,am_addmul_16s_16s_16s_33_4_1_U33_n_15,am_addmul_16s_16s_16s_33_4_1_U33_n_16,am_addmul_16s_16s_16s_33_4_1_U33_n_17,am_addmul_16s_16s_16s_33_4_1_U33_n_18,am_addmul_16s_16s_16s_33_4_1_U33_n_19,am_addmul_16s_16s_16s_33_4_1_U33_n_20,am_addmul_16s_16s_16s_33_4_1_U33_n_21,am_addmul_16s_16s_16s_33_4_1_U33_n_22,am_addmul_16s_16s_16s_33_4_1_U33_n_23,am_addmul_16s_16s_16s_33_4_1_U33_n_24,am_addmul_16s_16s_16s_33_4_1_U33_n_25,am_addmul_16s_16s_16s_33_4_1_U33_n_26,am_addmul_16s_16s_16s_33_4_1_U33_n_27,am_addmul_16s_16s_16s_33_4_1_U33_n_28,am_addmul_16s_16s_16s_33_4_1_U33_n_29,am_addmul_16s_16s_16s_33_4_1_U33_n_30,am_addmul_16s_16s_16s_33_4_1_U33_n_31,am_addmul_16s_16s_16s_33_4_1_U33_n_32,am_addmul_16s_16s_16s_33_4_1_U33_n_33,am_addmul_16s_16s_16s_33_4_1_U33_n_34,am_addmul_16s_16s_16s_33_4_1_U33_n_35,am_addmul_16s_16s_16s_33_4_1_U33_n_36,am_addmul_16s_16s_16s_33_4_1_U33_n_37,am_addmul_16s_16s_16s_33_4_1_U33_n_38,am_addmul_16s_16s_16s_33_4_1_U33_n_39,am_addmul_16s_16s_16s_33_4_1_U33_n_40,am_addmul_16s_16s_16s_33_4_1_U33_n_41,am_addmul_16s_16s_16s_33_4_1_U33_n_42,am_addmul_16s_16s_16s_33_4_1_U33_n_43,am_addmul_16s_16s_16s_33_4_1_U33_n_44}),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_7 am_addmul_16s_16s_16s_33_4_1_U42
       (.A({mac_muladd_16s_16s_32s_33_4_1_U36_n_12,mac_muladd_16s_16s_32s_33_4_1_U36_n_13,mac_muladd_16s_16s_32s_33_4_1_U36_n_14,mac_muladd_16s_16s_32s_33_4_1_U36_n_15,mac_muladd_16s_16s_32s_33_4_1_U36_n_16,mac_muladd_16s_16s_32s_33_4_1_U36_n_17,mac_muladd_16s_16s_32s_33_4_1_U36_n_18,mac_muladd_16s_16s_32s_33_4_1_U36_n_19,mac_muladd_16s_16s_32s_33_4_1_U36_n_20,mac_muladd_16s_16s_32s_33_4_1_U36_n_21,mac_muladd_16s_16s_32s_33_4_1_U36_n_22,mac_muladd_16s_16s_32s_33_4_1_U36_n_23,mac_muladd_16s_16s_32s_33_4_1_U36_n_24,mac_muladd_16s_16s_32s_33_4_1_U36_n_25,mac_muladd_16s_16s_32s_33_4_1_U36_n_26,mac_muladd_16s_16s_32s_33_4_1_U36_n_27}),
        .CEA1(reg_548),
        .DI(am_addmul_16s_16s_16s_33_4_1_U42_n_45),
        .DSP_PREADD_INST(\reg_537_reg[15]_0 ),
        .P({am_addmul_16s_16s_16s_33_4_1_U42_n_12,am_addmul_16s_16s_16s_33_4_1_U42_n_13,am_addmul_16s_16s_16s_33_4_1_U42_n_14,am_addmul_16s_16s_16s_33_4_1_U42_n_15,am_addmul_16s_16s_16s_33_4_1_U42_n_16,am_addmul_16s_16s_16s_33_4_1_U42_n_17,am_addmul_16s_16s_16s_33_4_1_U42_n_18,am_addmul_16s_16s_16s_33_4_1_U42_n_19,am_addmul_16s_16s_16s_33_4_1_U42_n_20,am_addmul_16s_16s_16s_33_4_1_U42_n_21,am_addmul_16s_16s_16s_33_4_1_U42_n_22,am_addmul_16s_16s_16s_33_4_1_U42_n_23,am_addmul_16s_16s_16s_33_4_1_U42_n_24,am_addmul_16s_16s_16s_33_4_1_U42_n_25,am_addmul_16s_16s_16s_33_4_1_U42_n_26,am_addmul_16s_16s_16s_33_4_1_U42_n_27,am_addmul_16s_16s_16s_33_4_1_U42_n_28,am_addmul_16s_16s_16s_33_4_1_U42_n_29,am_addmul_16s_16s_16s_33_4_1_U42_n_30,am_addmul_16s_16s_16s_33_4_1_U42_n_31,am_addmul_16s_16s_16s_33_4_1_U42_n_32,am_addmul_16s_16s_16s_33_4_1_U42_n_33,am_addmul_16s_16s_16s_33_4_1_U42_n_34,am_addmul_16s_16s_16s_33_4_1_U42_n_35,am_addmul_16s_16s_16s_33_4_1_U42_n_36,am_addmul_16s_16s_16s_33_4_1_U42_n_37,am_addmul_16s_16s_16s_33_4_1_U42_n_38,am_addmul_16s_16s_16s_33_4_1_U42_n_39,am_addmul_16s_16s_16s_33_4_1_U42_n_40,am_addmul_16s_16s_16s_33_4_1_U42_n_41,am_addmul_16s_16s_16s_33_4_1_U42_n_42,am_addmul_16s_16s_16s_33_4_1_U42_n_43,am_addmul_16s_16s_16s_33_4_1_U42_n_44}),
        .Q(ap_CS_fsm_state12),
        .ap_clk(ap_clk),
        .\empty_68_fu_142_reg[39] (\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .\empty_68_fu_142_reg[39]_0 (\empty_68_fu_142_reg_n_12_[33] ),
        .\empty_68_fu_142_reg[39]_1 (L_ACF_load_2_reg_1962[33]),
        .\empty_68_fu_142_reg[39]_2 (mul_16s_16s_32_1_1_U23_n_12),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1 ama_addmuladd_16s_16s_16s_32s_33_4_1_U31
       (.A({mac_muladd_16s_16s_32s_33_4_1_U36_n_12,mac_muladd_16s_16s_32s_33_4_1_U36_n_13,mac_muladd_16s_16s_32s_33_4_1_U36_n_14,mac_muladd_16s_16s_32s_33_4_1_U36_n_15,mac_muladd_16s_16s_32s_33_4_1_U36_n_16,mac_muladd_16s_16s_32s_33_4_1_U36_n_17,mac_muladd_16s_16s_32s_33_4_1_U36_n_18,mac_muladd_16s_16s_32s_33_4_1_U36_n_19,mac_muladd_16s_16s_32s_33_4_1_U36_n_20,mac_muladd_16s_16s_32s_33_4_1_U36_n_21,mac_muladd_16s_16s_32s_33_4_1_U36_n_22,mac_muladd_16s_16s_32s_33_4_1_U36_n_23,mac_muladd_16s_16s_32s_33_4_1_U36_n_24,mac_muladd_16s_16s_32s_33_4_1_U36_n_25,mac_muladd_16s_16s_32s_33_4_1_U36_n_26,mac_muladd_16s_16s_32s_33_4_1_U36_n_27}),
        .CEA1(reg_548),
        .P({ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_12,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_13,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_14,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_15,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_16,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_17,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_18,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_19,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_20,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_21,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_22,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_23,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_24,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_25,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_26,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_27,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_28,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_29,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_30,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_31,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_32,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_33,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_34,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_35,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_36,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_37,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_38,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_39,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_40,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_41,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_42,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_43,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_44}),
        .Q({ap_CS_fsm_state12,ap_CS_fsm_state11}),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_8 ama_addmuladd_16s_16s_16s_32s_33_4_1_U32
       (.A({mac_muladd_16s_16s_32s_33_4_1_U36_n_12,mac_muladd_16s_16s_32s_33_4_1_U36_n_13,mac_muladd_16s_16s_32s_33_4_1_U36_n_14,mac_muladd_16s_16s_32s_33_4_1_U36_n_15,mac_muladd_16s_16s_32s_33_4_1_U36_n_16,mac_muladd_16s_16s_32s_33_4_1_U36_n_17,mac_muladd_16s_16s_32s_33_4_1_U36_n_18,mac_muladd_16s_16s_32s_33_4_1_U36_n_19,mac_muladd_16s_16s_32s_33_4_1_U36_n_20,mac_muladd_16s_16s_32s_33_4_1_U36_n_21,mac_muladd_16s_16s_32s_33_4_1_U36_n_22,mac_muladd_16s_16s_32s_33_4_1_U36_n_23,mac_muladd_16s_16s_32s_33_4_1_U36_n_24,mac_muladd_16s_16s_32s_33_4_1_U36_n_25,mac_muladd_16s_16s_32s_33_4_1_U36_n_26,mac_muladd_16s_16s_32s_33_4_1_U36_n_27}),
        .CEA1(reg_548),
        .P({ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_12,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_13,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_14,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_15,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_16,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_17,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_18,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_19,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_20,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_21,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_22,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_23,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_24,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_25,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_26,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_27,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_28,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_29,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_30,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_31,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_32,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_33,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_34,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_35,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_36,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_37,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_38,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_39,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_40,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_41,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_42,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_43,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_44}),
        .Q({ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11}),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1 ama_addmuladd_16s_16s_16s_33s_34_4_1_U41
       (.DSP_ALU_INST({\reg_548_reg_n_12_[15] ,\reg_548_reg_n_12_[14] ,\reg_548_reg_n_12_[13] ,\reg_548_reg_n_12_[12] ,\reg_548_reg_n_12_[11] ,\reg_548_reg_n_12_[10] ,\reg_548_reg_n_12_[9] ,\reg_548_reg_n_12_[8] ,\reg_548_reg_n_12_[7] ,\reg_548_reg_n_12_[6] ,\reg_548_reg_n_12_[5] ,\reg_548_reg_n_12_[4] ,\reg_548_reg_n_12_[3] ,\reg_548_reg_n_12_[2] ,\reg_548_reg_n_12_[1] ,\reg_548_reg_n_12_[0] }),
        .DSP_ALU_INST_0({ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_12,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_13,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_14,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_15,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_16,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_17,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_18,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_19,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_20,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_21,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_22,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_23,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_24,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_25,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_26,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_27,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_28,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_29,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_30,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_31,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_32,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_33,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_34,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_35,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_36,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_37,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_38,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_39,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_40,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_41,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_42,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_43,ama_addmuladd_16s_16s_16s_32s_33_4_1_U31_n_44}),
        .DSP_PREADD_INST(reg_543),
        .P({ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_12,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_13,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_14,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_15,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_16,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_17,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_18,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_19,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_20,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_21,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_22,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_23,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_24,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_25,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_26,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_27,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_28,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_29,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_30,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_31,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_32,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_33,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_34,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_35,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_36,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_37,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_38,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_39,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_40,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_41,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_42,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_43,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_44,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_45}),
        .Q({ap_CS_fsm_state12,ap_CS_fsm_state11}),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_9 ama_addmuladd_16s_16s_16s_33s_34_4_1_U43
       (.DSP_ALU_INST({\reg_548_reg_n_12_[15] ,\reg_548_reg_n_12_[14] ,\reg_548_reg_n_12_[13] ,\reg_548_reg_n_12_[12] ,\reg_548_reg_n_12_[11] ,\reg_548_reg_n_12_[10] ,\reg_548_reg_n_12_[9] ,\reg_548_reg_n_12_[8] ,\reg_548_reg_n_12_[7] ,\reg_548_reg_n_12_[6] ,\reg_548_reg_n_12_[5] ,\reg_548_reg_n_12_[4] ,\reg_548_reg_n_12_[3] ,\reg_548_reg_n_12_[2] ,\reg_548_reg_n_12_[1] ,\reg_548_reg_n_12_[0] }),
        .DSP_ALU_INST_0({ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_12,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_13,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_14,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_15,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_16,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_17,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_18,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_19,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_20,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_21,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_22,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_23,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_24,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_25,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_26,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_27,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_28,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_29,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_30,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_31,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_32,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_33,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_34,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_35,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_36,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_37,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_38,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_39,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_40,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_41,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_42,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_43,ama_addmuladd_16s_16s_16s_32s_33_4_1_U32_n_44}),
        .P({ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_12,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_13,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_14,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_15,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_16,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_17,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_18,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_19,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_20,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_21,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_22,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_23,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_24,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_25,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_26,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_27,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_28,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_29,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_30,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_31,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_32,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_33,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_34,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_35,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_36,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_37,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_38,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_39,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_40,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_41,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_42,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_43,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_44,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_45}),
        .Q({ap_CS_fsm_state12,ap_CS_fsm_state11}),
        .ap_clk(ap_clk),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_10 ama_addmuladd_16s_16s_16s_33s_34_4_1_U44
       (.CEA1(reg_548),
        .D({mac_muladd_16s_16s_32s_33_4_1_U38_n_45,mac_muladd_16s_16s_32s_33_4_1_U38_n_46,mac_muladd_16s_16s_32s_33_4_1_U38_n_47,mac_muladd_16s_16s_32s_33_4_1_U38_n_48,mac_muladd_16s_16s_32s_33_4_1_U38_n_49,mac_muladd_16s_16s_32s_33_4_1_U38_n_50,mac_muladd_16s_16s_32s_33_4_1_U38_n_51,mac_muladd_16s_16s_32s_33_4_1_U38_n_52,mac_muladd_16s_16s_32s_33_4_1_U38_n_53,mac_muladd_16s_16s_32s_33_4_1_U38_n_54,mac_muladd_16s_16s_32s_33_4_1_U38_n_55,mac_muladd_16s_16s_32s_33_4_1_U38_n_56,mac_muladd_16s_16s_32s_33_4_1_U38_n_57,mac_muladd_16s_16s_32s_33_4_1_U38_n_58,mac_muladd_16s_16s_32s_33_4_1_U38_n_59,mac_muladd_16s_16s_32s_33_4_1_U38_n_60}),
        .DI({ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_45,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_46}),
        .DSP_ALU_INST(sl_4_reg_1846),
        .DSP_ALU_INST_0({am_addmul_16s_16s_16s_33_4_1_U33_n_12,am_addmul_16s_16s_16s_33_4_1_U33_n_13,am_addmul_16s_16s_16s_33_4_1_U33_n_14,am_addmul_16s_16s_16s_33_4_1_U33_n_15,am_addmul_16s_16s_16s_33_4_1_U33_n_16,am_addmul_16s_16s_16s_33_4_1_U33_n_17,am_addmul_16s_16s_16s_33_4_1_U33_n_18,am_addmul_16s_16s_16s_33_4_1_U33_n_19,am_addmul_16s_16s_16s_33_4_1_U33_n_20,am_addmul_16s_16s_16s_33_4_1_U33_n_21,am_addmul_16s_16s_16s_33_4_1_U33_n_22,am_addmul_16s_16s_16s_33_4_1_U33_n_23,am_addmul_16s_16s_16s_33_4_1_U33_n_24,am_addmul_16s_16s_16s_33_4_1_U33_n_25,am_addmul_16s_16s_16s_33_4_1_U33_n_26,am_addmul_16s_16s_16s_33_4_1_U33_n_27,am_addmul_16s_16s_16s_33_4_1_U33_n_28,am_addmul_16s_16s_16s_33_4_1_U33_n_29,am_addmul_16s_16s_16s_33_4_1_U33_n_30,am_addmul_16s_16s_16s_33_4_1_U33_n_31,am_addmul_16s_16s_16s_33_4_1_U33_n_32,am_addmul_16s_16s_16s_33_4_1_U33_n_33,am_addmul_16s_16s_16s_33_4_1_U33_n_34,am_addmul_16s_16s_16s_33_4_1_U33_n_35,am_addmul_16s_16s_16s_33_4_1_U33_n_36,am_addmul_16s_16s_16s_33_4_1_U33_n_37,am_addmul_16s_16s_16s_33_4_1_U33_n_38,am_addmul_16s_16s_16s_33_4_1_U33_n_39,am_addmul_16s_16s_16s_33_4_1_U33_n_40,am_addmul_16s_16s_16s_33_4_1_U33_n_41,am_addmul_16s_16s_16s_33_4_1_U33_n_42,am_addmul_16s_16s_16s_33_4_1_U33_n_43,am_addmul_16s_16s_16s_33_4_1_U33_n_44}),
        .P({ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_12,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_13,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_14,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_15,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_16,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_17,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_18,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_19,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_20,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_21,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_22,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_23,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_24,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_25,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_26,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_27,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_28,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_29,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_30,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_31,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_32,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_33,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_34,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_35,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_36,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_37,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_38,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_39,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_40,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_41,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_42,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_43,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_44}),
        .Q(ap_CS_fsm_state12),
        .S(ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_80),
        .\ap_CS_fsm_reg[15]_rep__4 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_48),
        .\ap_CS_fsm_reg[15]_rep__4_0 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_49),
        .\ap_CS_fsm_reg[15]_rep__4_1 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_50),
        .\ap_CS_fsm_reg[15]_rep__4_2 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_51),
        .\ap_CS_fsm_reg[15]_rep__4_3 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_52),
        .\ap_CS_fsm_reg[15]_rep__4_4 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_53),
        .\ap_CS_fsm_reg[15]_rep__4_5 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_54),
        .\ap_CS_fsm_reg[15]_rep__5 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_47),
        .\ap_CS_fsm_reg[15]_rep__5_0 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_55),
        .\ap_CS_fsm_reg[15]_rep__5_1 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_56),
        .\ap_CS_fsm_reg[15]_rep__5_10 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_65),
        .\ap_CS_fsm_reg[15]_rep__5_11 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_66),
        .\ap_CS_fsm_reg[15]_rep__5_12 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_67),
        .\ap_CS_fsm_reg[15]_rep__5_13 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_68),
        .\ap_CS_fsm_reg[15]_rep__5_14 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_69),
        .\ap_CS_fsm_reg[15]_rep__5_15 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_70),
        .\ap_CS_fsm_reg[15]_rep__5_16 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_71),
        .\ap_CS_fsm_reg[15]_rep__5_17 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_72),
        .\ap_CS_fsm_reg[15]_rep__5_18 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_73),
        .\ap_CS_fsm_reg[15]_rep__5_19 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_74),
        .\ap_CS_fsm_reg[15]_rep__5_2 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_57),
        .\ap_CS_fsm_reg[15]_rep__5_20 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_75),
        .\ap_CS_fsm_reg[15]_rep__5_21 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_76),
        .\ap_CS_fsm_reg[15]_rep__5_22 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_77),
        .\ap_CS_fsm_reg[15]_rep__5_23 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_78),
        .\ap_CS_fsm_reg[15]_rep__5_3 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_58),
        .\ap_CS_fsm_reg[15]_rep__5_4 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_59),
        .\ap_CS_fsm_reg[15]_rep__5_5 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_60),
        .\ap_CS_fsm_reg[15]_rep__5_6 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_61),
        .\ap_CS_fsm_reg[15]_rep__5_7 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_62),
        .\ap_CS_fsm_reg[15]_rep__5_8 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_63),
        .\ap_CS_fsm_reg[15]_rep__5_9 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_64),
        .\ap_CS_fsm_reg[15]_rep__6 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_79),
        .\ap_CS_fsm_reg[15]_rep__6_0 ({ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_81,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_82}),
        .ap_clk(ap_clk),
        .\empty_70_fu_150_reg[39] ({mul_16s_16s_32_1_1_U25_n_12,mul_16s_16s_32_1_1_U25_n_13,mul_16s_16s_32_1_1_U25_n_14,mul_16s_16s_32_1_1_U25_n_15,mul_16s_16s_32_1_1_U25_n_16,mul_16s_16s_32_1_1_U25_n_17,mul_16s_16s_32_1_1_U25_n_18,mul_16s_16s_32_1_1_U25_n_19,mul_16s_16s_32_1_1_U25_n_20,mul_16s_16s_32_1_1_U25_n_21,mul_16s_16s_32_1_1_U25_n_22,mul_16s_16s_32_1_1_U25_n_23,mul_16s_16s_32_1_1_U25_n_24,mul_16s_16s_32_1_1_U25_n_25,mul_16s_16s_32_1_1_U25_n_26,mul_16s_16s_32_1_1_U25_n_27,mul_16s_16s_32_1_1_U25_n_28,mul_16s_16s_32_1_1_U25_n_29,mul_16s_16s_32_1_1_U25_n_30,mul_16s_16s_32_1_1_U25_n_31,mul_16s_16s_32_1_1_U25_n_32,mul_16s_16s_32_1_1_U25_n_33,mul_16s_16s_32_1_1_U25_n_34,mul_16s_16s_32_1_1_U25_n_35,mul_16s_16s_32_1_1_U25_n_36,mul_16s_16s_32_1_1_U25_n_37,mul_16s_16s_32_1_1_U25_n_38,mul_16s_16s_32_1_1_U25_n_39,mul_16s_16s_32_1_1_U25_n_40,mul_16s_16s_32_1_1_U25_n_41,mul_16s_16s_32_1_1_U25_n_42,mul_16s_16s_32_1_1_U25_n_43}),
        .\empty_70_fu_150_reg[39]_0 ({L_ACF_load_4_reg_2001[35:32],L_ACF_load_4_reg_2001[0]}),
        .\empty_70_fu_150_reg[39]_1 ({\empty_70_fu_150_reg_n_12_[35] ,\empty_70_fu_150_reg_n_12_[34] ,\empty_70_fu_150_reg_n_12_[33] ,\empty_70_fu_150_reg_n_12_[32] ,\empty_70_fu_150_reg_n_12_[0] }),
        .\empty_70_fu_150_reg[39]_2 ({mul_ln107_reg_2073_reg_n_86,mul_ln107_reg_2073_reg_n_117}),
        .\empty_70_fu_150_reg[39]_3 (\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .\empty_70_fu_150_reg[39]_4 (\ap_CS_fsm_reg[15]_rep__5_n_12 ),
        .\empty_70_fu_150_reg[39]_5 (\empty_70_fu_150[39]_i_24_n_12 ),
        .\empty_70_fu_150_reg[7] (\ap_CS_fsm_reg[15]_rep__4_n_12 ),
        .indata_q1(indata_q1));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(grp_Autocorrelation_fu_101_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_12_[0] ),
        .I2(grp_Autocorrelation_fu_101_ap_ready),
        .I3(ap_CS_fsm_state29),
        .O(ap_NS_fsm_0[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(\ap_CS_fsm_reg[15]_rep_n_12 ),
        .I1(ap_CS_fsm_state22),
        .O(ap_NS_fsm_0[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(ap_CS_fsm_state17),
        .I1(ap_NS_fsm112_out),
        .O(\ap_CS_fsm[17]_i_1_n_12 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(grp_Autocorrelation_fu_101_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_12_[0] ),
        .I2(ap_CS_fsm_state3),
        .O(ap_NS_fsm_0[1]));
  LUT6 #(
    .INIT(64'h8888F8FF88888888)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_start),
        .I1(ram_reg_bram_1[0]),
        .I2(grp_Autocorrelation_fu_101_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_12_[0] ),
        .I4(grp_Autocorrelation_fu_101_ap_ready),
        .I5(ram_reg_bram_1[1]),
        .O(\ap_CS_fsm_reg[1]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(ap_CS_fsm_state17),
        .I1(ap_NS_fsm112_out),
        .O(ap_NS_fsm_0[22]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(ap_CS_fsm_state26),
        .I1(ap_CS_fsm_state28),
        .O(ap_NS_fsm_0[26]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(ap_CS_fsm_state27),
        .I1(tmp_13_fu_1465_p3),
        .O(k_4_fu_1740));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[28]_i_1 
       (.I0(Q[3]),
        .I1(tmp_13_fu_1465_p3),
        .I2(ap_CS_fsm_state27),
        .O(ap_NS_fsm_0[28]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[29]_i_1 
       (.I0(ap_CS_fsm_state29),
        .I1(grp_Autocorrelation_fu_101_ap_ready),
        .O(\ap_CS_fsm[29]_i_1_n_12 ));
  LUT3 #(
    .INIT(8'hA2)) 
    \ap_CS_fsm[29]_i_2 
       (.I0(ap_CS_fsm_state29),
        .I1(icmp_ln62_reg_1706),
        .I2(icmp_ln152_fu_1504_p2),
        .O(grp_Autocorrelation_fu_101_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h88A8)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ram_reg_bram_1[1]),
        .I1(grp_Autocorrelation_fu_101_ap_ready),
        .I2(\ap_CS_fsm_reg_n_12_[0] ),
        .I3(grp_Autocorrelation_fu_101_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_NS_fsm18_out),
        .O(\ap_CS_fsm[2]_i_1__0_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hFF000202)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(Q[0]),
        .I1(icmp_ln57_reg_1697),
        .I2(grp_gsm_norm_fu_305_ap_done),
        .I3(ap_NS_fsm18_out),
        .I4(ap_CS_fsm_state2),
        .O(ap_NS_fsm_0[3]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(\k_fu_118[7]_i_3_n_12 ),
        .I1(k_fu_118_reg[1]),
        .I2(k_fu_118_reg[6]),
        .I3(k_fu_118_reg[4]),
        .I4(k_fu_118_reg[0]),
        .I5(ap_CS_fsm_state2),
        .O(ap_NS_fsm18_out));
  LUT5 #(
    .INIT(32'hEFE0E0E0)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(icmp_ln57_reg_1697),
        .I1(grp_gsm_norm_fu_305_ap_done),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(ap_NS_fsm),
        .O(ap_NS_fsm_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(ap_CS_fsm_state5),
        .I1(\icmp_ln62_1_reg_1710_reg_n_12_[0] ),
        .I2(icmp_ln65_fu_692_p2),
        .O(\ap_CS_fsm[5]_i_1__1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(ap_NS_fsm),
        .I2(Q[1]),
        .O(ap_NS_fsm_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \ap_CS_fsm[7]_i_1__0 
       (.I0(ap_CS_fsm_state5),
        .I1(\icmp_ln62_1_reg_1710_reg_n_12_[0] ),
        .I2(icmp_ln65_fu_692_p2),
        .O(ap_NS_fsm_0[7]));
  LUT3 #(
    .INIT(8'hAE)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state9),
        .I2(tmp_12_fu_722_p3),
        .O(ap_NS_fsm_0[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[9]_i_1__0 
       (.I0(tmp_12_fu_722_p3),
        .I1(ap_CS_fsm_state9),
        .O(\ap_CS_fsm[9]_i_1__0_n_12 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_0[0]),
        .Q(\ap_CS_fsm_reg_n_12_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(Q[2]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[15]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[15]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\ap_CS_fsm_reg[15]_rep_n_12 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[15]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15]_rep__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[15]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15]_rep__1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\ap_CS_fsm_reg[15]_rep__1_n_12 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[15]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15]_rep__2 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[15]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15]_rep__3 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[15]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15]_rep__4 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\ap_CS_fsm_reg[15]_rep__4_n_12 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[15]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15]_rep__5 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\ap_CS_fsm_reg[15]_rep__5_n_12 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  (* ORIG_CELL_NAME = "ap_CS_fsm_reg[15]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15]_rep__6 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_0[16]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[17]_i_1_n_12 ),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state19),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_0[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state20),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state21),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_0[22]),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state23),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state24),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state25),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_0[26]),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(k_4_fu_1740),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_0[28]),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[29]_i_1_n_12 ),
        .Q(Q[3]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__0_n_12 ),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_0[3]),
        .Q(Q[0]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_0[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[5]_i_1__1_n_12 ),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_0[6]),
        .Q(Q[1]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_0[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_0[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[9]_i_1__0_n_12 ),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[15]_i_19 
       (.I0(add_ln119_1_reg_2088[15]),
        .I1(\empty_67_fu_138_reg_n_12_[15] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[15]_i_19_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[15]_i_20 
       (.I0(add_ln119_1_reg_2088[14]),
        .I1(\empty_67_fu_138_reg_n_12_[14] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[15]_i_20_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[15]_i_21 
       (.I0(add_ln119_1_reg_2088[13]),
        .I1(\empty_67_fu_138_reg_n_12_[13] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[15]_i_21_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[15]_i_22 
       (.I0(add_ln119_1_reg_2088[12]),
        .I1(\empty_67_fu_138_reg_n_12_[12] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[15]_i_22_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[15]_i_23 
       (.I0(add_ln119_1_reg_2088[11]),
        .I1(\empty_67_fu_138_reg_n_12_[11] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[15]_i_23_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[15]_i_24 
       (.I0(add_ln119_1_reg_2088[10]),
        .I1(\empty_67_fu_138_reg_n_12_[10] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[15]_i_24_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[15]_i_25 
       (.I0(add_ln119_1_reg_2088[9]),
        .I1(\empty_67_fu_138_reg_n_12_[9] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[15]_i_25_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[15]_i_26 
       (.I0(add_ln119_1_reg_2088[8]),
        .I1(\empty_67_fu_138_reg_n_12_[8] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[15]_i_26_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[23]_i_19 
       (.I0(add_ln119_1_reg_2088[23]),
        .I1(\empty_67_fu_138_reg_n_12_[23] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[23]_i_19_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[23]_i_20 
       (.I0(add_ln119_1_reg_2088[22]),
        .I1(\empty_67_fu_138_reg_n_12_[22] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[23]_i_20_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[23]_i_21 
       (.I0(add_ln119_1_reg_2088[21]),
        .I1(\empty_67_fu_138_reg_n_12_[21] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[23]_i_21_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[23]_i_22 
       (.I0(add_ln119_1_reg_2088[20]),
        .I1(\empty_67_fu_138_reg_n_12_[20] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[23]_i_22_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[23]_i_23 
       (.I0(add_ln119_1_reg_2088[19]),
        .I1(\empty_67_fu_138_reg_n_12_[19] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[23]_i_23_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[23]_i_24 
       (.I0(add_ln119_1_reg_2088[18]),
        .I1(\empty_67_fu_138_reg_n_12_[18] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[23]_i_24_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[23]_i_25 
       (.I0(add_ln119_1_reg_2088[17]),
        .I1(\empty_67_fu_138_reg_n_12_[17] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[23]_i_25_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[23]_i_26 
       (.I0(add_ln119_1_reg_2088[16]),
        .I1(\empty_67_fu_138_reg_n_12_[16] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[23]_i_26_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[31]_i_19 
       (.I0(add_ln119_1_reg_2088[31]),
        .I1(\empty_67_fu_138_reg_n_12_[31] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[31]_i_19_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[31]_i_20 
       (.I0(add_ln119_1_reg_2088[30]),
        .I1(\empty_67_fu_138_reg_n_12_[30] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[31]_i_20_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[31]_i_21 
       (.I0(add_ln119_1_reg_2088[29]),
        .I1(\empty_67_fu_138_reg_n_12_[29] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[31]_i_21_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[31]_i_22 
       (.I0(add_ln119_1_reg_2088[28]),
        .I1(\empty_67_fu_138_reg_n_12_[28] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[31]_i_22_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[31]_i_23 
       (.I0(add_ln119_1_reg_2088[27]),
        .I1(\empty_67_fu_138_reg_n_12_[27] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[31]_i_23_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[31]_i_24 
       (.I0(add_ln119_1_reg_2088[26]),
        .I1(\empty_67_fu_138_reg_n_12_[26] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[31]_i_24_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[31]_i_25 
       (.I0(add_ln119_1_reg_2088[25]),
        .I1(\empty_67_fu_138_reg_n_12_[25] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[31]_i_25_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[31]_i_26 
       (.I0(add_ln119_1_reg_2088[24]),
        .I1(\empty_67_fu_138_reg_n_12_[24] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[31]_i_26_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_67_fu_138[39]_i_10 
       (.I0(\empty_67_fu_138_reg_n_12_[38] ),
        .I1(add_ln119_1_reg_2088[38]),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .I3(\empty_67_fu_138_reg_n_12_[39] ),
        .I4(add_ln119_1_reg_2088[39]),
        .O(\empty_67_fu_138[39]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_67_fu_138[39]_i_11 
       (.I0(\empty_67_fu_138_reg_n_12_[37] ),
        .I1(add_ln119_1_reg_2088[37]),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .I3(\empty_67_fu_138_reg_n_12_[38] ),
        .I4(add_ln119_1_reg_2088[38]),
        .O(\empty_67_fu_138[39]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_67_fu_138[39]_i_12 
       (.I0(\empty_67_fu_138_reg_n_12_[36] ),
        .I1(add_ln119_1_reg_2088[36]),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .I3(\empty_67_fu_138_reg_n_12_[37] ),
        .I4(add_ln119_1_reg_2088[37]),
        .O(\empty_67_fu_138[39]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_67_fu_138[39]_i_13 
       (.I0(\empty_67_fu_138_reg_n_12_[35] ),
        .I1(add_ln119_1_reg_2088[35]),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .I3(\empty_67_fu_138_reg_n_12_[36] ),
        .I4(add_ln119_1_reg_2088[36]),
        .O(\empty_67_fu_138[39]_i_13_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[39]_i_2 
       (.I0(add_ln119_1_reg_2088[38]),
        .I1(\empty_67_fu_138_reg_n_12_[38] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[39]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[39]_i_21 
       (.I0(add_ln119_1_reg_2088[34]),
        .I1(\empty_67_fu_138_reg_n_12_[34] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[39]_i_21_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[39]_i_23 
       (.I0(add_ln119_1_reg_2088[32]),
        .I1(\empty_67_fu_138_reg_n_12_[32] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[39]_i_23_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[39]_i_3 
       (.I0(add_ln119_1_reg_2088[37]),
        .I1(\empty_67_fu_138_reg_n_12_[37] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[39]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[39]_i_4 
       (.I0(add_ln119_1_reg_2088[36]),
        .I1(\empty_67_fu_138_reg_n_12_[36] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[39]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[39]_i_5 
       (.I0(add_ln119_1_reg_2088[35]),
        .I1(\empty_67_fu_138_reg_n_12_[35] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[39]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_67_fu_138[47]_i_10 
       (.I0(\empty_67_fu_138_reg_n_12_[46] ),
        .I1(add_ln119_1_reg_2088[46]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_67_fu_138_reg_n_12_[47] ),
        .I4(add_ln119_1_reg_2088[47]),
        .O(\empty_67_fu_138[47]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_67_fu_138[47]_i_11 
       (.I0(\empty_67_fu_138_reg_n_12_[45] ),
        .I1(add_ln119_1_reg_2088[45]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_67_fu_138_reg_n_12_[46] ),
        .I4(add_ln119_1_reg_2088[46]),
        .O(\empty_67_fu_138[47]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_67_fu_138[47]_i_12 
       (.I0(\empty_67_fu_138_reg_n_12_[44] ),
        .I1(add_ln119_1_reg_2088[44]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_67_fu_138_reg_n_12_[45] ),
        .I4(add_ln119_1_reg_2088[45]),
        .O(\empty_67_fu_138[47]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_67_fu_138[47]_i_13 
       (.I0(\empty_67_fu_138_reg_n_12_[43] ),
        .I1(add_ln119_1_reg_2088[43]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_67_fu_138_reg_n_12_[44] ),
        .I4(add_ln119_1_reg_2088[44]),
        .O(\empty_67_fu_138[47]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_67_fu_138[47]_i_14 
       (.I0(\empty_67_fu_138_reg_n_12_[42] ),
        .I1(add_ln119_1_reg_2088[42]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_67_fu_138_reg_n_12_[43] ),
        .I4(add_ln119_1_reg_2088[43]),
        .O(\empty_67_fu_138[47]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_67_fu_138[47]_i_15 
       (.I0(\empty_67_fu_138_reg_n_12_[41] ),
        .I1(add_ln119_1_reg_2088[41]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_67_fu_138_reg_n_12_[42] ),
        .I4(add_ln119_1_reg_2088[42]),
        .O(\empty_67_fu_138[47]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_67_fu_138[47]_i_16 
       (.I0(\empty_67_fu_138_reg_n_12_[40] ),
        .I1(add_ln119_1_reg_2088[40]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_67_fu_138_reg_n_12_[41] ),
        .I4(add_ln119_1_reg_2088[41]),
        .O(\empty_67_fu_138[47]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_67_fu_138[47]_i_17 
       (.I0(\empty_67_fu_138_reg_n_12_[39] ),
        .I1(add_ln119_1_reg_2088[39]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_67_fu_138_reg_n_12_[40] ),
        .I4(add_ln119_1_reg_2088[40]),
        .O(\empty_67_fu_138[47]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[47]_i_2 
       (.I0(add_ln119_1_reg_2088[46]),
        .I1(\empty_67_fu_138_reg_n_12_[46] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_67_fu_138[47]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[47]_i_3 
       (.I0(add_ln119_1_reg_2088[45]),
        .I1(\empty_67_fu_138_reg_n_12_[45] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_67_fu_138[47]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[47]_i_4 
       (.I0(add_ln119_1_reg_2088[44]),
        .I1(\empty_67_fu_138_reg_n_12_[44] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_67_fu_138[47]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[47]_i_5 
       (.I0(add_ln119_1_reg_2088[43]),
        .I1(\empty_67_fu_138_reg_n_12_[43] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_67_fu_138[47]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[47]_i_6 
       (.I0(add_ln119_1_reg_2088[42]),
        .I1(\empty_67_fu_138_reg_n_12_[42] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_67_fu_138[47]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[47]_i_7 
       (.I0(add_ln119_1_reg_2088[41]),
        .I1(\empty_67_fu_138_reg_n_12_[41] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_67_fu_138[47]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[47]_i_8 
       (.I0(add_ln119_1_reg_2088[40]),
        .I1(\empty_67_fu_138_reg_n_12_[40] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_67_fu_138[47]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[47]_i_9 
       (.I0(add_ln119_1_reg_2088[39]),
        .I1(\empty_67_fu_138_reg_n_12_[39] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_67_fu_138[47]_i_9_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_67_fu_138[55]_i_10 
       (.I0(\empty_67_fu_138_reg_n_12_[54] ),
        .I1(add_ln119_1_reg_2088[54]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_67_fu_138_reg_n_12_[55] ),
        .I4(add_ln119_1_reg_2088[55]),
        .O(\empty_67_fu_138[55]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_67_fu_138[55]_i_11 
       (.I0(\empty_67_fu_138_reg_n_12_[53] ),
        .I1(add_ln119_1_reg_2088[53]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_67_fu_138_reg_n_12_[54] ),
        .I4(add_ln119_1_reg_2088[54]),
        .O(\empty_67_fu_138[55]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_67_fu_138[55]_i_12 
       (.I0(\empty_67_fu_138_reg_n_12_[52] ),
        .I1(add_ln119_1_reg_2088[52]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_67_fu_138_reg_n_12_[53] ),
        .I4(add_ln119_1_reg_2088[53]),
        .O(\empty_67_fu_138[55]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_67_fu_138[55]_i_13 
       (.I0(\empty_67_fu_138_reg_n_12_[51] ),
        .I1(add_ln119_1_reg_2088[51]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_67_fu_138_reg_n_12_[52] ),
        .I4(add_ln119_1_reg_2088[52]),
        .O(\empty_67_fu_138[55]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_67_fu_138[55]_i_14 
       (.I0(\empty_67_fu_138_reg_n_12_[50] ),
        .I1(add_ln119_1_reg_2088[50]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_67_fu_138_reg_n_12_[51] ),
        .I4(add_ln119_1_reg_2088[51]),
        .O(\empty_67_fu_138[55]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_67_fu_138[55]_i_15 
       (.I0(\empty_67_fu_138_reg_n_12_[49] ),
        .I1(add_ln119_1_reg_2088[49]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_67_fu_138_reg_n_12_[50] ),
        .I4(add_ln119_1_reg_2088[50]),
        .O(\empty_67_fu_138[55]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_67_fu_138[55]_i_16 
       (.I0(\empty_67_fu_138_reg_n_12_[48] ),
        .I1(add_ln119_1_reg_2088[48]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_67_fu_138_reg_n_12_[49] ),
        .I4(add_ln119_1_reg_2088[49]),
        .O(\empty_67_fu_138[55]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_67_fu_138[55]_i_17 
       (.I0(\empty_67_fu_138_reg_n_12_[47] ),
        .I1(add_ln119_1_reg_2088[47]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_67_fu_138_reg_n_12_[48] ),
        .I4(add_ln119_1_reg_2088[48]),
        .O(\empty_67_fu_138[55]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[55]_i_2 
       (.I0(add_ln119_1_reg_2088[54]),
        .I1(\empty_67_fu_138_reg_n_12_[54] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_67_fu_138[55]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[55]_i_3 
       (.I0(add_ln119_1_reg_2088[53]),
        .I1(\empty_67_fu_138_reg_n_12_[53] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_67_fu_138[55]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[55]_i_4 
       (.I0(add_ln119_1_reg_2088[52]),
        .I1(\empty_67_fu_138_reg_n_12_[52] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_67_fu_138[55]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[55]_i_5 
       (.I0(add_ln119_1_reg_2088[51]),
        .I1(\empty_67_fu_138_reg_n_12_[51] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_67_fu_138[55]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[55]_i_6 
       (.I0(add_ln119_1_reg_2088[50]),
        .I1(\empty_67_fu_138_reg_n_12_[50] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_67_fu_138[55]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[55]_i_7 
       (.I0(add_ln119_1_reg_2088[49]),
        .I1(\empty_67_fu_138_reg_n_12_[49] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_67_fu_138[55]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[55]_i_8 
       (.I0(add_ln119_1_reg_2088[48]),
        .I1(\empty_67_fu_138_reg_n_12_[48] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_67_fu_138[55]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[55]_i_9 
       (.I0(add_ln119_1_reg_2088[47]),
        .I1(\empty_67_fu_138_reg_n_12_[47] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_67_fu_138[55]_i_9_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_67_fu_138[63]_i_10 
       (.I0(\empty_67_fu_138_reg_n_12_[61] ),
        .I1(add_ln119_1_reg_2088[61]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_67_fu_138_reg_n_12_[62] ),
        .I4(add_ln119_1_reg_2088[62]),
        .O(\empty_67_fu_138[63]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_67_fu_138[63]_i_11 
       (.I0(\empty_67_fu_138_reg_n_12_[60] ),
        .I1(add_ln119_1_reg_2088[60]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_67_fu_138_reg_n_12_[61] ),
        .I4(add_ln119_1_reg_2088[61]),
        .O(\empty_67_fu_138[63]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_67_fu_138[63]_i_12 
       (.I0(\empty_67_fu_138_reg_n_12_[59] ),
        .I1(add_ln119_1_reg_2088[59]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_67_fu_138_reg_n_12_[60] ),
        .I4(add_ln119_1_reg_2088[60]),
        .O(\empty_67_fu_138[63]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_67_fu_138[63]_i_13 
       (.I0(\empty_67_fu_138_reg_n_12_[58] ),
        .I1(add_ln119_1_reg_2088[58]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_67_fu_138_reg_n_12_[59] ),
        .I4(add_ln119_1_reg_2088[59]),
        .O(\empty_67_fu_138[63]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_67_fu_138[63]_i_14 
       (.I0(\empty_67_fu_138_reg_n_12_[57] ),
        .I1(add_ln119_1_reg_2088[57]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_67_fu_138_reg_n_12_[58] ),
        .I4(add_ln119_1_reg_2088[58]),
        .O(\empty_67_fu_138[63]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_67_fu_138[63]_i_15 
       (.I0(\empty_67_fu_138_reg_n_12_[56] ),
        .I1(add_ln119_1_reg_2088[56]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_67_fu_138_reg_n_12_[57] ),
        .I4(add_ln119_1_reg_2088[57]),
        .O(\empty_67_fu_138[63]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_67_fu_138[63]_i_16 
       (.I0(\empty_67_fu_138_reg_n_12_[55] ),
        .I1(add_ln119_1_reg_2088[55]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_67_fu_138_reg_n_12_[56] ),
        .I4(add_ln119_1_reg_2088[56]),
        .O(\empty_67_fu_138[63]_i_16_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[63]_i_2 
       (.I0(add_ln119_1_reg_2088[61]),
        .I1(\empty_67_fu_138_reg_n_12_[61] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_67_fu_138[63]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[63]_i_3 
       (.I0(add_ln119_1_reg_2088[60]),
        .I1(\empty_67_fu_138_reg_n_12_[60] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_67_fu_138[63]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[63]_i_4 
       (.I0(add_ln119_1_reg_2088[59]),
        .I1(\empty_67_fu_138_reg_n_12_[59] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_67_fu_138[63]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[63]_i_5 
       (.I0(add_ln119_1_reg_2088[58]),
        .I1(\empty_67_fu_138_reg_n_12_[58] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_67_fu_138[63]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[63]_i_6 
       (.I0(add_ln119_1_reg_2088[57]),
        .I1(\empty_67_fu_138_reg_n_12_[57] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_67_fu_138[63]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[63]_i_7 
       (.I0(add_ln119_1_reg_2088[56]),
        .I1(\empty_67_fu_138_reg_n_12_[56] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_67_fu_138[63]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[63]_i_8 
       (.I0(add_ln119_1_reg_2088[55]),
        .I1(\empty_67_fu_138_reg_n_12_[55] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_67_fu_138[63]_i_8_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_67_fu_138[63]_i_9 
       (.I0(\empty_67_fu_138_reg_n_12_[62] ),
        .I1(add_ln119_1_reg_2088[62]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_67_fu_138_reg_n_12_[63] ),
        .I4(add_ln119_1_reg_2088[63]),
        .O(\empty_67_fu_138[63]_i_9_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[7]_i_17 
       (.I0(add_ln119_1_reg_2088[7]),
        .I1(\empty_67_fu_138_reg_n_12_[7] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[7]_i_17_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[7]_i_18 
       (.I0(add_ln119_1_reg_2088[6]),
        .I1(\empty_67_fu_138_reg_n_12_[6] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[7]_i_18_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[7]_i_19 
       (.I0(add_ln119_1_reg_2088[5]),
        .I1(\empty_67_fu_138_reg_n_12_[5] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[7]_i_19_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[7]_i_20 
       (.I0(add_ln119_1_reg_2088[4]),
        .I1(\empty_67_fu_138_reg_n_12_[4] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[7]_i_20_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[7]_i_21 
       (.I0(add_ln119_1_reg_2088[3]),
        .I1(\empty_67_fu_138_reg_n_12_[3] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[7]_i_21_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[7]_i_22 
       (.I0(add_ln119_1_reg_2088[2]),
        .I1(\empty_67_fu_138_reg_n_12_[2] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[7]_i_22_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_67_fu_138[7]_i_23 
       (.I0(add_ln119_1_reg_2088[1]),
        .I1(\empty_67_fu_138_reg_n_12_[1] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_67_fu_138[7]_i_23_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[0] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[0]),
        .Q(\empty_67_fu_138_reg_n_12_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[10] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[10]),
        .Q(\empty_67_fu_138_reg_n_12_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[11] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[11]),
        .Q(\empty_67_fu_138_reg_n_12_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[12] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[12]),
        .Q(\empty_67_fu_138_reg_n_12_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[13] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[13]),
        .Q(\empty_67_fu_138_reg_n_12_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[14] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[14]),
        .Q(\empty_67_fu_138_reg_n_12_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[15] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[15]),
        .Q(\empty_67_fu_138_reg_n_12_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[16] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[16]),
        .Q(\empty_67_fu_138_reg_n_12_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[17] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[17]),
        .Q(\empty_67_fu_138_reg_n_12_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[18] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[18]),
        .Q(\empty_67_fu_138_reg_n_12_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[19] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[19]),
        .Q(\empty_67_fu_138_reg_n_12_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[1] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[1]),
        .Q(\empty_67_fu_138_reg_n_12_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[20] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[20]),
        .Q(\empty_67_fu_138_reg_n_12_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[21] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[21]),
        .Q(\empty_67_fu_138_reg_n_12_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[22] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[22]),
        .Q(\empty_67_fu_138_reg_n_12_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[23] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[23]),
        .Q(\empty_67_fu_138_reg_n_12_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[24] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[24]),
        .Q(\empty_67_fu_138_reg_n_12_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[25] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[25]),
        .Q(\empty_67_fu_138_reg_n_12_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[26] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[26]),
        .Q(\empty_67_fu_138_reg_n_12_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[27] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[27]),
        .Q(\empty_67_fu_138_reg_n_12_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[28] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[28]),
        .Q(\empty_67_fu_138_reg_n_12_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[29] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[29]),
        .Q(\empty_67_fu_138_reg_n_12_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[2] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[2]),
        .Q(\empty_67_fu_138_reg_n_12_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[30] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[30]),
        .Q(\empty_67_fu_138_reg_n_12_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[31] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[31]),
        .Q(\empty_67_fu_138_reg_n_12_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[32] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[32]),
        .Q(\empty_67_fu_138_reg_n_12_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[33] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[33]),
        .Q(\empty_67_fu_138_reg_n_12_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[34] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[34]),
        .Q(\empty_67_fu_138_reg_n_12_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[35] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[35]),
        .Q(\empty_67_fu_138_reg_n_12_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[36] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[36]),
        .Q(\empty_67_fu_138_reg_n_12_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[37] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[37]),
        .Q(\empty_67_fu_138_reg_n_12_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[38] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[38]),
        .Q(\empty_67_fu_138_reg_n_12_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[39] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[39]),
        .Q(\empty_67_fu_138_reg_n_12_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[3] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[3]),
        .Q(\empty_67_fu_138_reg_n_12_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[40] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[40]),
        .Q(\empty_67_fu_138_reg_n_12_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[41] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[41]),
        .Q(\empty_67_fu_138_reg_n_12_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[42] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[42]),
        .Q(\empty_67_fu_138_reg_n_12_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[43] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[43]),
        .Q(\empty_67_fu_138_reg_n_12_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[44] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[44]),
        .Q(\empty_67_fu_138_reg_n_12_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[45] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[45]),
        .Q(\empty_67_fu_138_reg_n_12_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[46] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[46]),
        .Q(\empty_67_fu_138_reg_n_12_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[47] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[47]),
        .Q(\empty_67_fu_138_reg_n_12_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[48] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[48]),
        .Q(\empty_67_fu_138_reg_n_12_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[49] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[49]),
        .Q(\empty_67_fu_138_reg_n_12_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[4] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[4]),
        .Q(\empty_67_fu_138_reg_n_12_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[50] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[50]),
        .Q(\empty_67_fu_138_reg_n_12_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[51] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[51]),
        .Q(\empty_67_fu_138_reg_n_12_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[52] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[52]),
        .Q(\empty_67_fu_138_reg_n_12_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[53] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[53]),
        .Q(\empty_67_fu_138_reg_n_12_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[54] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[54]),
        .Q(\empty_67_fu_138_reg_n_12_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[55] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[55]),
        .Q(\empty_67_fu_138_reg_n_12_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[56] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[56]),
        .Q(\empty_67_fu_138_reg_n_12_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[57] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[57]),
        .Q(\empty_67_fu_138_reg_n_12_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[58] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[58]),
        .Q(\empty_67_fu_138_reg_n_12_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[59] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[59]),
        .Q(\empty_67_fu_138_reg_n_12_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[5] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[5]),
        .Q(\empty_67_fu_138_reg_n_12_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[60] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[60]),
        .Q(\empty_67_fu_138_reg_n_12_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[61] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[61]),
        .Q(\empty_67_fu_138_reg_n_12_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[62] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[62]),
        .Q(\empty_67_fu_138_reg_n_12_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[63] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[63]),
        .Q(\empty_67_fu_138_reg_n_12_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[6] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[6]),
        .Q(\empty_67_fu_138_reg_n_12_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[7] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[7]),
        .Q(\empty_67_fu_138_reg_n_12_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[8] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[8]),
        .Q(\empty_67_fu_138_reg_n_12_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_67_fu_138_reg[9] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_67_fu_138[9]),
        .Q(\empty_67_fu_138_reg_n_12_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_68_fu_142[39]_i_10 
       (.I0(\empty_68_fu_142_reg_n_12_[38] ),
        .I1(L_ACF_load_2_reg_1962[38]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\empty_68_fu_142_reg_n_12_[39] ),
        .I4(L_ACF_load_2_reg_1962[39]),
        .O(\empty_68_fu_142[39]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_68_fu_142[39]_i_11 
       (.I0(\empty_68_fu_142_reg_n_12_[37] ),
        .I1(L_ACF_load_2_reg_1962[37]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\empty_68_fu_142_reg_n_12_[38] ),
        .I4(L_ACF_load_2_reg_1962[38]),
        .O(\empty_68_fu_142[39]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_68_fu_142[39]_i_12 
       (.I0(\empty_68_fu_142_reg_n_12_[36] ),
        .I1(L_ACF_load_2_reg_1962[36]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\empty_68_fu_142_reg_n_12_[37] ),
        .I4(L_ACF_load_2_reg_1962[37]),
        .O(\empty_68_fu_142[39]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_68_fu_142[39]_i_13 
       (.I0(\empty_68_fu_142_reg_n_12_[35] ),
        .I1(L_ACF_load_2_reg_1962[35]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\empty_68_fu_142_reg_n_12_[36] ),
        .I4(L_ACF_load_2_reg_1962[36]),
        .O(\empty_68_fu_142[39]_i_13_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_68_fu_142[39]_i_19 
       (.I0(L_ACF_load_2_reg_1962[35]),
        .I1(\empty_68_fu_142_reg_n_12_[35] ),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .O(\empty_68_fu_142[39]_i_19_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_68_fu_142[39]_i_2 
       (.I0(L_ACF_load_2_reg_1962[38]),
        .I1(\empty_68_fu_142_reg_n_12_[38] ),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .O(\empty_68_fu_142[39]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_68_fu_142[39]_i_20 
       (.I0(L_ACF_load_2_reg_1962[34]),
        .I1(\empty_68_fu_142_reg_n_12_[34] ),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .O(\empty_68_fu_142[39]_i_20_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_68_fu_142[39]_i_21 
       (.I0(L_ACF_load_2_reg_1962[33]),
        .I1(\empty_68_fu_142_reg_n_12_[33] ),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .O(\empty_68_fu_142[39]_i_21_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_68_fu_142[39]_i_3 
       (.I0(L_ACF_load_2_reg_1962[37]),
        .I1(\empty_68_fu_142_reg_n_12_[37] ),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .O(\empty_68_fu_142[39]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_68_fu_142[39]_i_4 
       (.I0(L_ACF_load_2_reg_1962[36]),
        .I1(\empty_68_fu_142_reg_n_12_[36] ),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .O(\empty_68_fu_142[39]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_68_fu_142[39]_i_5 
       (.I0(L_ACF_load_2_reg_1962[35]),
        .I1(\empty_68_fu_142_reg_n_12_[35] ),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .O(\empty_68_fu_142[39]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_68_fu_142[47]_i_10 
       (.I0(\empty_68_fu_142_reg_n_12_[46] ),
        .I1(L_ACF_load_2_reg_1962[46]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_68_fu_142_reg_n_12_[47] ),
        .I4(L_ACF_load_2_reg_1962[47]),
        .O(\empty_68_fu_142[47]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_68_fu_142[47]_i_11 
       (.I0(\empty_68_fu_142_reg_n_12_[45] ),
        .I1(L_ACF_load_2_reg_1962[45]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_68_fu_142_reg_n_12_[46] ),
        .I4(L_ACF_load_2_reg_1962[46]),
        .O(\empty_68_fu_142[47]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_68_fu_142[47]_i_12 
       (.I0(\empty_68_fu_142_reg_n_12_[44] ),
        .I1(L_ACF_load_2_reg_1962[44]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_68_fu_142_reg_n_12_[45] ),
        .I4(L_ACF_load_2_reg_1962[45]),
        .O(\empty_68_fu_142[47]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_68_fu_142[47]_i_13 
       (.I0(\empty_68_fu_142_reg_n_12_[43] ),
        .I1(L_ACF_load_2_reg_1962[43]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_68_fu_142_reg_n_12_[44] ),
        .I4(L_ACF_load_2_reg_1962[44]),
        .O(\empty_68_fu_142[47]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_68_fu_142[47]_i_14 
       (.I0(\empty_68_fu_142_reg_n_12_[42] ),
        .I1(L_ACF_load_2_reg_1962[42]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_68_fu_142_reg_n_12_[43] ),
        .I4(L_ACF_load_2_reg_1962[43]),
        .O(\empty_68_fu_142[47]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_68_fu_142[47]_i_15 
       (.I0(\empty_68_fu_142_reg_n_12_[41] ),
        .I1(L_ACF_load_2_reg_1962[41]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_68_fu_142_reg_n_12_[42] ),
        .I4(L_ACF_load_2_reg_1962[42]),
        .O(\empty_68_fu_142[47]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_68_fu_142[47]_i_16 
       (.I0(\empty_68_fu_142_reg_n_12_[40] ),
        .I1(L_ACF_load_2_reg_1962[40]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_68_fu_142_reg_n_12_[41] ),
        .I4(L_ACF_load_2_reg_1962[41]),
        .O(\empty_68_fu_142[47]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_68_fu_142[47]_i_17 
       (.I0(\empty_68_fu_142_reg_n_12_[39] ),
        .I1(L_ACF_load_2_reg_1962[39]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_68_fu_142_reg_n_12_[40] ),
        .I4(L_ACF_load_2_reg_1962[40]),
        .O(\empty_68_fu_142[47]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_68_fu_142[47]_i_2 
       (.I0(L_ACF_load_2_reg_1962[46]),
        .I1(\empty_68_fu_142_reg_n_12_[46] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_68_fu_142[47]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_68_fu_142[47]_i_3 
       (.I0(L_ACF_load_2_reg_1962[45]),
        .I1(\empty_68_fu_142_reg_n_12_[45] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_68_fu_142[47]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_68_fu_142[47]_i_4 
       (.I0(L_ACF_load_2_reg_1962[44]),
        .I1(\empty_68_fu_142_reg_n_12_[44] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_68_fu_142[47]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_68_fu_142[47]_i_5 
       (.I0(L_ACF_load_2_reg_1962[43]),
        .I1(\empty_68_fu_142_reg_n_12_[43] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_68_fu_142[47]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_68_fu_142[47]_i_6 
       (.I0(L_ACF_load_2_reg_1962[42]),
        .I1(\empty_68_fu_142_reg_n_12_[42] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_68_fu_142[47]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_68_fu_142[47]_i_7 
       (.I0(L_ACF_load_2_reg_1962[41]),
        .I1(\empty_68_fu_142_reg_n_12_[41] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_68_fu_142[47]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_68_fu_142[47]_i_8 
       (.I0(L_ACF_load_2_reg_1962[40]),
        .I1(\empty_68_fu_142_reg_n_12_[40] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_68_fu_142[47]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_68_fu_142[47]_i_9 
       (.I0(L_ACF_load_2_reg_1962[39]),
        .I1(\empty_68_fu_142_reg_n_12_[39] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_68_fu_142[47]_i_9_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_68_fu_142[55]_i_10 
       (.I0(\empty_68_fu_142_reg_n_12_[54] ),
        .I1(L_ACF_load_2_reg_1962[54]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_68_fu_142_reg_n_12_[55] ),
        .I4(L_ACF_load_2_reg_1962[55]),
        .O(\empty_68_fu_142[55]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_68_fu_142[55]_i_11 
       (.I0(\empty_68_fu_142_reg_n_12_[53] ),
        .I1(L_ACF_load_2_reg_1962[53]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_68_fu_142_reg_n_12_[54] ),
        .I4(L_ACF_load_2_reg_1962[54]),
        .O(\empty_68_fu_142[55]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_68_fu_142[55]_i_12 
       (.I0(\empty_68_fu_142_reg_n_12_[52] ),
        .I1(L_ACF_load_2_reg_1962[52]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_68_fu_142_reg_n_12_[53] ),
        .I4(L_ACF_load_2_reg_1962[53]),
        .O(\empty_68_fu_142[55]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_68_fu_142[55]_i_13 
       (.I0(\empty_68_fu_142_reg_n_12_[51] ),
        .I1(L_ACF_load_2_reg_1962[51]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_68_fu_142_reg_n_12_[52] ),
        .I4(L_ACF_load_2_reg_1962[52]),
        .O(\empty_68_fu_142[55]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_68_fu_142[55]_i_14 
       (.I0(\empty_68_fu_142_reg_n_12_[50] ),
        .I1(L_ACF_load_2_reg_1962[50]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_68_fu_142_reg_n_12_[51] ),
        .I4(L_ACF_load_2_reg_1962[51]),
        .O(\empty_68_fu_142[55]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_68_fu_142[55]_i_15 
       (.I0(\empty_68_fu_142_reg_n_12_[49] ),
        .I1(L_ACF_load_2_reg_1962[49]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_68_fu_142_reg_n_12_[50] ),
        .I4(L_ACF_load_2_reg_1962[50]),
        .O(\empty_68_fu_142[55]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_68_fu_142[55]_i_16 
       (.I0(\empty_68_fu_142_reg_n_12_[48] ),
        .I1(L_ACF_load_2_reg_1962[48]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_68_fu_142_reg_n_12_[49] ),
        .I4(L_ACF_load_2_reg_1962[49]),
        .O(\empty_68_fu_142[55]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_68_fu_142[55]_i_17 
       (.I0(\empty_68_fu_142_reg_n_12_[47] ),
        .I1(L_ACF_load_2_reg_1962[47]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_68_fu_142_reg_n_12_[48] ),
        .I4(L_ACF_load_2_reg_1962[48]),
        .O(\empty_68_fu_142[55]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_68_fu_142[55]_i_2 
       (.I0(L_ACF_load_2_reg_1962[54]),
        .I1(\empty_68_fu_142_reg_n_12_[54] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_68_fu_142[55]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_68_fu_142[55]_i_3 
       (.I0(L_ACF_load_2_reg_1962[53]),
        .I1(\empty_68_fu_142_reg_n_12_[53] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_68_fu_142[55]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_68_fu_142[55]_i_4 
       (.I0(L_ACF_load_2_reg_1962[52]),
        .I1(\empty_68_fu_142_reg_n_12_[52] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_68_fu_142[55]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_68_fu_142[55]_i_5 
       (.I0(L_ACF_load_2_reg_1962[51]),
        .I1(\empty_68_fu_142_reg_n_12_[51] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_68_fu_142[55]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_68_fu_142[55]_i_6 
       (.I0(L_ACF_load_2_reg_1962[50]),
        .I1(\empty_68_fu_142_reg_n_12_[50] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_68_fu_142[55]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_68_fu_142[55]_i_7 
       (.I0(L_ACF_load_2_reg_1962[49]),
        .I1(\empty_68_fu_142_reg_n_12_[49] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_68_fu_142[55]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_68_fu_142[55]_i_8 
       (.I0(L_ACF_load_2_reg_1962[48]),
        .I1(\empty_68_fu_142_reg_n_12_[48] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_68_fu_142[55]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_68_fu_142[55]_i_9 
       (.I0(L_ACF_load_2_reg_1962[47]),
        .I1(\empty_68_fu_142_reg_n_12_[47] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_68_fu_142[55]_i_9_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_68_fu_142[63]_i_10 
       (.I0(\empty_68_fu_142_reg_n_12_[61] ),
        .I1(L_ACF_load_2_reg_1962[61]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_68_fu_142_reg_n_12_[62] ),
        .I4(L_ACF_load_2_reg_1962[62]),
        .O(\empty_68_fu_142[63]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_68_fu_142[63]_i_11 
       (.I0(\empty_68_fu_142_reg_n_12_[60] ),
        .I1(L_ACF_load_2_reg_1962[60]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_68_fu_142_reg_n_12_[61] ),
        .I4(L_ACF_load_2_reg_1962[61]),
        .O(\empty_68_fu_142[63]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_68_fu_142[63]_i_12 
       (.I0(\empty_68_fu_142_reg_n_12_[59] ),
        .I1(L_ACF_load_2_reg_1962[59]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_68_fu_142_reg_n_12_[60] ),
        .I4(L_ACF_load_2_reg_1962[60]),
        .O(\empty_68_fu_142[63]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_68_fu_142[63]_i_13 
       (.I0(\empty_68_fu_142_reg_n_12_[58] ),
        .I1(L_ACF_load_2_reg_1962[58]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_68_fu_142_reg_n_12_[59] ),
        .I4(L_ACF_load_2_reg_1962[59]),
        .O(\empty_68_fu_142[63]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_68_fu_142[63]_i_14 
       (.I0(\empty_68_fu_142_reg_n_12_[57] ),
        .I1(L_ACF_load_2_reg_1962[57]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_68_fu_142_reg_n_12_[58] ),
        .I4(L_ACF_load_2_reg_1962[58]),
        .O(\empty_68_fu_142[63]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_68_fu_142[63]_i_15 
       (.I0(\empty_68_fu_142_reg_n_12_[56] ),
        .I1(L_ACF_load_2_reg_1962[56]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_68_fu_142_reg_n_12_[57] ),
        .I4(L_ACF_load_2_reg_1962[57]),
        .O(\empty_68_fu_142[63]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_68_fu_142[63]_i_16 
       (.I0(\empty_68_fu_142_reg_n_12_[55] ),
        .I1(L_ACF_load_2_reg_1962[55]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_68_fu_142_reg_n_12_[56] ),
        .I4(L_ACF_load_2_reg_1962[56]),
        .O(\empty_68_fu_142[63]_i_16_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_68_fu_142[63]_i_2 
       (.I0(L_ACF_load_2_reg_1962[61]),
        .I1(\empty_68_fu_142_reg_n_12_[61] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_68_fu_142[63]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_68_fu_142[63]_i_3 
       (.I0(L_ACF_load_2_reg_1962[60]),
        .I1(\empty_68_fu_142_reg_n_12_[60] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_68_fu_142[63]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_68_fu_142[63]_i_4 
       (.I0(L_ACF_load_2_reg_1962[59]),
        .I1(\empty_68_fu_142_reg_n_12_[59] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_68_fu_142[63]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_68_fu_142[63]_i_5 
       (.I0(L_ACF_load_2_reg_1962[58]),
        .I1(\empty_68_fu_142_reg_n_12_[58] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_68_fu_142[63]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_68_fu_142[63]_i_6 
       (.I0(L_ACF_load_2_reg_1962[57]),
        .I1(\empty_68_fu_142_reg_n_12_[57] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_68_fu_142[63]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_68_fu_142[63]_i_7 
       (.I0(L_ACF_load_2_reg_1962[56]),
        .I1(\empty_68_fu_142_reg_n_12_[56] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_68_fu_142[63]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_68_fu_142[63]_i_8 
       (.I0(L_ACF_load_2_reg_1962[55]),
        .I1(\empty_68_fu_142_reg_n_12_[55] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_68_fu_142[63]_i_8_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_68_fu_142[63]_i_9 
       (.I0(\empty_68_fu_142_reg_n_12_[62] ),
        .I1(L_ACF_load_2_reg_1962[62]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_68_fu_142_reg_n_12_[63] ),
        .I4(L_ACF_load_2_reg_1962[63]),
        .O(\empty_68_fu_142[63]_i_9_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[0] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[0]),
        .Q(\empty_68_fu_142_reg_n_12_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[10] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[10]),
        .Q(\empty_68_fu_142_reg_n_12_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[11] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[11]),
        .Q(\empty_68_fu_142_reg_n_12_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[12] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[12]),
        .Q(\empty_68_fu_142_reg_n_12_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[13] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[13]),
        .Q(\empty_68_fu_142_reg_n_12_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[14] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[14]),
        .Q(\empty_68_fu_142_reg_n_12_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[15] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[15]),
        .Q(\empty_68_fu_142_reg_n_12_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[16] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[16]),
        .Q(\empty_68_fu_142_reg_n_12_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[17] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[17]),
        .Q(\empty_68_fu_142_reg_n_12_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[18] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[18]),
        .Q(\empty_68_fu_142_reg_n_12_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[19] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[19]),
        .Q(\empty_68_fu_142_reg_n_12_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[1] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[1]),
        .Q(\empty_68_fu_142_reg_n_12_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[20] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[20]),
        .Q(\empty_68_fu_142_reg_n_12_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[21] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[21]),
        .Q(\empty_68_fu_142_reg_n_12_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[22] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[22]),
        .Q(\empty_68_fu_142_reg_n_12_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[23] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[23]),
        .Q(\empty_68_fu_142_reg_n_12_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[24] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[24]),
        .Q(\empty_68_fu_142_reg_n_12_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[25] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[25]),
        .Q(\empty_68_fu_142_reg_n_12_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[26] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[26]),
        .Q(\empty_68_fu_142_reg_n_12_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[27] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[27]),
        .Q(\empty_68_fu_142_reg_n_12_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[28] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[28]),
        .Q(\empty_68_fu_142_reg_n_12_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[29] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[29]),
        .Q(\empty_68_fu_142_reg_n_12_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[2] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[2]),
        .Q(\empty_68_fu_142_reg_n_12_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[30] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[30]),
        .Q(\empty_68_fu_142_reg_n_12_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[31] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[31]),
        .Q(\empty_68_fu_142_reg_n_12_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[32] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[32]),
        .Q(\empty_68_fu_142_reg_n_12_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[33] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[33]),
        .Q(\empty_68_fu_142_reg_n_12_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[34] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[34]),
        .Q(\empty_68_fu_142_reg_n_12_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[35] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[35]),
        .Q(\empty_68_fu_142_reg_n_12_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[36] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[36]),
        .Q(\empty_68_fu_142_reg_n_12_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[37] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[37]),
        .Q(\empty_68_fu_142_reg_n_12_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[38] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[38]),
        .Q(\empty_68_fu_142_reg_n_12_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[39] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[39]),
        .Q(\empty_68_fu_142_reg_n_12_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[3] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[3]),
        .Q(\empty_68_fu_142_reg_n_12_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[40] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[40]),
        .Q(\empty_68_fu_142_reg_n_12_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[41] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[41]),
        .Q(\empty_68_fu_142_reg_n_12_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[42] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[42]),
        .Q(\empty_68_fu_142_reg_n_12_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[43] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[43]),
        .Q(\empty_68_fu_142_reg_n_12_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[44] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[44]),
        .Q(\empty_68_fu_142_reg_n_12_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[45] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[45]),
        .Q(\empty_68_fu_142_reg_n_12_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[46] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[46]),
        .Q(\empty_68_fu_142_reg_n_12_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[47] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[47]),
        .Q(\empty_68_fu_142_reg_n_12_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[48] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[48]),
        .Q(\empty_68_fu_142_reg_n_12_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[49] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[49]),
        .Q(\empty_68_fu_142_reg_n_12_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[4] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[4]),
        .Q(\empty_68_fu_142_reg_n_12_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[50] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[50]),
        .Q(\empty_68_fu_142_reg_n_12_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[51] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[51]),
        .Q(\empty_68_fu_142_reg_n_12_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[52] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[52]),
        .Q(\empty_68_fu_142_reg_n_12_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[53] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[53]),
        .Q(\empty_68_fu_142_reg_n_12_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[54] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[54]),
        .Q(\empty_68_fu_142_reg_n_12_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[55] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[55]),
        .Q(\empty_68_fu_142_reg_n_12_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[56] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[56]),
        .Q(\empty_68_fu_142_reg_n_12_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[57] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[57]),
        .Q(\empty_68_fu_142_reg_n_12_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[58] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[58]),
        .Q(\empty_68_fu_142_reg_n_12_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[59] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[59]),
        .Q(\empty_68_fu_142_reg_n_12_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[5] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[5]),
        .Q(\empty_68_fu_142_reg_n_12_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[60] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[60]),
        .Q(\empty_68_fu_142_reg_n_12_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[61] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[61]),
        .Q(\empty_68_fu_142_reg_n_12_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[62] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[62]),
        .Q(\empty_68_fu_142_reg_n_12_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[63] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[63]),
        .Q(\empty_68_fu_142_reg_n_12_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[6] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[6]),
        .Q(\empty_68_fu_142_reg_n_12_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[7] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[7]),
        .Q(\empty_68_fu_142_reg_n_12_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[8] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[8]),
        .Q(\empty_68_fu_142_reg_n_12_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_68_fu_142_reg[9] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_68_fu_142[9]),
        .Q(\empty_68_fu_142_reg_n_12_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_69_fu_146[39]_i_10 
       (.I0(\empty_69_fu_146_reg_n_12_[38] ),
        .I1(L_ACF_load_3_reg_1967[38]),
        .I2(\ap_CS_fsm_reg[15]_rep__1_n_12 ),
        .I3(\empty_69_fu_146_reg_n_12_[39] ),
        .I4(L_ACF_load_3_reg_1967[39]),
        .O(\empty_69_fu_146[39]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_69_fu_146[39]_i_11 
       (.I0(\empty_69_fu_146_reg_n_12_[37] ),
        .I1(L_ACF_load_3_reg_1967[37]),
        .I2(\ap_CS_fsm_reg[15]_rep__1_n_12 ),
        .I3(\empty_69_fu_146_reg_n_12_[38] ),
        .I4(L_ACF_load_3_reg_1967[38]),
        .O(\empty_69_fu_146[39]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_69_fu_146[39]_i_12 
       (.I0(\empty_69_fu_146_reg_n_12_[36] ),
        .I1(L_ACF_load_3_reg_1967[36]),
        .I2(\ap_CS_fsm_reg[15]_rep__1_n_12 ),
        .I3(\empty_69_fu_146_reg_n_12_[37] ),
        .I4(L_ACF_load_3_reg_1967[37]),
        .O(\empty_69_fu_146[39]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_69_fu_146[39]_i_13 
       (.I0(\empty_69_fu_146_reg_n_12_[35] ),
        .I1(L_ACF_load_3_reg_1967[35]),
        .I2(\ap_CS_fsm_reg[15]_rep__1_n_12 ),
        .I3(\empty_69_fu_146_reg_n_12_[36] ),
        .I4(L_ACF_load_3_reg_1967[36]),
        .O(\empty_69_fu_146[39]_i_13_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_69_fu_146[39]_i_2 
       (.I0(L_ACF_load_3_reg_1967[38]),
        .I1(\empty_69_fu_146_reg_n_12_[38] ),
        .I2(\ap_CS_fsm_reg[15]_rep__1_n_12 ),
        .O(\empty_69_fu_146[39]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_69_fu_146[39]_i_20 
       (.I0(L_ACF_load_3_reg_1967[35]),
        .I1(\empty_69_fu_146_reg_n_12_[35] ),
        .I2(\ap_CS_fsm_reg[15]_rep__1_n_12 ),
        .O(\empty_69_fu_146[39]_i_20_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_69_fu_146[39]_i_3 
       (.I0(L_ACF_load_3_reg_1967[37]),
        .I1(\empty_69_fu_146_reg_n_12_[37] ),
        .I2(\ap_CS_fsm_reg[15]_rep__1_n_12 ),
        .O(\empty_69_fu_146[39]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_69_fu_146[39]_i_4 
       (.I0(L_ACF_load_3_reg_1967[36]),
        .I1(\empty_69_fu_146_reg_n_12_[36] ),
        .I2(\ap_CS_fsm_reg[15]_rep__1_n_12 ),
        .O(\empty_69_fu_146[39]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_69_fu_146[39]_i_5 
       (.I0(L_ACF_load_3_reg_1967[35]),
        .I1(\empty_69_fu_146_reg_n_12_[35] ),
        .I2(\ap_CS_fsm_reg[15]_rep__1_n_12 ),
        .O(\empty_69_fu_146[39]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_69_fu_146[47]_i_10 
       (.I0(\empty_69_fu_146_reg_n_12_[46] ),
        .I1(L_ACF_load_3_reg_1967[46]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_69_fu_146_reg_n_12_[47] ),
        .I4(L_ACF_load_3_reg_1967[47]),
        .O(\empty_69_fu_146[47]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_69_fu_146[47]_i_11 
       (.I0(\empty_69_fu_146_reg_n_12_[45] ),
        .I1(L_ACF_load_3_reg_1967[45]),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .I3(\empty_69_fu_146_reg_n_12_[46] ),
        .I4(L_ACF_load_3_reg_1967[46]),
        .O(\empty_69_fu_146[47]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_69_fu_146[47]_i_12 
       (.I0(\empty_69_fu_146_reg_n_12_[44] ),
        .I1(L_ACF_load_3_reg_1967[44]),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .I3(\empty_69_fu_146_reg_n_12_[45] ),
        .I4(L_ACF_load_3_reg_1967[45]),
        .O(\empty_69_fu_146[47]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_69_fu_146[47]_i_13 
       (.I0(\empty_69_fu_146_reg_n_12_[43] ),
        .I1(L_ACF_load_3_reg_1967[43]),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .I3(\empty_69_fu_146_reg_n_12_[44] ),
        .I4(L_ACF_load_3_reg_1967[44]),
        .O(\empty_69_fu_146[47]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_69_fu_146[47]_i_14 
       (.I0(\empty_69_fu_146_reg_n_12_[42] ),
        .I1(L_ACF_load_3_reg_1967[42]),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .I3(\empty_69_fu_146_reg_n_12_[43] ),
        .I4(L_ACF_load_3_reg_1967[43]),
        .O(\empty_69_fu_146[47]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_69_fu_146[47]_i_15 
       (.I0(\empty_69_fu_146_reg_n_12_[41] ),
        .I1(L_ACF_load_3_reg_1967[41]),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .I3(\empty_69_fu_146_reg_n_12_[42] ),
        .I4(L_ACF_load_3_reg_1967[42]),
        .O(\empty_69_fu_146[47]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_69_fu_146[47]_i_16 
       (.I0(\empty_69_fu_146_reg_n_12_[40] ),
        .I1(L_ACF_load_3_reg_1967[40]),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .I3(\empty_69_fu_146_reg_n_12_[41] ),
        .I4(L_ACF_load_3_reg_1967[41]),
        .O(\empty_69_fu_146[47]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_69_fu_146[47]_i_17 
       (.I0(\empty_69_fu_146_reg_n_12_[39] ),
        .I1(L_ACF_load_3_reg_1967[39]),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .I3(\empty_69_fu_146_reg_n_12_[40] ),
        .I4(L_ACF_load_3_reg_1967[40]),
        .O(\empty_69_fu_146[47]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_69_fu_146[47]_i_2 
       (.I0(L_ACF_load_3_reg_1967[46]),
        .I1(\empty_69_fu_146_reg_n_12_[46] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_69_fu_146[47]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_69_fu_146[47]_i_3 
       (.I0(L_ACF_load_3_reg_1967[45]),
        .I1(\empty_69_fu_146_reg_n_12_[45] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_69_fu_146[47]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_69_fu_146[47]_i_4 
       (.I0(L_ACF_load_3_reg_1967[44]),
        .I1(\empty_69_fu_146_reg_n_12_[44] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_69_fu_146[47]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_69_fu_146[47]_i_5 
       (.I0(L_ACF_load_3_reg_1967[43]),
        .I1(\empty_69_fu_146_reg_n_12_[43] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_69_fu_146[47]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_69_fu_146[47]_i_6 
       (.I0(L_ACF_load_3_reg_1967[42]),
        .I1(\empty_69_fu_146_reg_n_12_[42] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_69_fu_146[47]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_69_fu_146[47]_i_7 
       (.I0(L_ACF_load_3_reg_1967[41]),
        .I1(\empty_69_fu_146_reg_n_12_[41] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_69_fu_146[47]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_69_fu_146[47]_i_8 
       (.I0(L_ACF_load_3_reg_1967[40]),
        .I1(\empty_69_fu_146_reg_n_12_[40] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_69_fu_146[47]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_69_fu_146[47]_i_9 
       (.I0(L_ACF_load_3_reg_1967[39]),
        .I1(\empty_69_fu_146_reg_n_12_[39] ),
        .I2(\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .O(\empty_69_fu_146[47]_i_9_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_69_fu_146[55]_i_10 
       (.I0(\empty_69_fu_146_reg_n_12_[54] ),
        .I1(L_ACF_load_3_reg_1967[54]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_69_fu_146_reg_n_12_[55] ),
        .I4(L_ACF_load_3_reg_1967[55]),
        .O(\empty_69_fu_146[55]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_69_fu_146[55]_i_11 
       (.I0(\empty_69_fu_146_reg_n_12_[53] ),
        .I1(L_ACF_load_3_reg_1967[53]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_69_fu_146_reg_n_12_[54] ),
        .I4(L_ACF_load_3_reg_1967[54]),
        .O(\empty_69_fu_146[55]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_69_fu_146[55]_i_12 
       (.I0(\empty_69_fu_146_reg_n_12_[52] ),
        .I1(L_ACF_load_3_reg_1967[52]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_69_fu_146_reg_n_12_[53] ),
        .I4(L_ACF_load_3_reg_1967[53]),
        .O(\empty_69_fu_146[55]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_69_fu_146[55]_i_13 
       (.I0(\empty_69_fu_146_reg_n_12_[51] ),
        .I1(L_ACF_load_3_reg_1967[51]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_69_fu_146_reg_n_12_[52] ),
        .I4(L_ACF_load_3_reg_1967[52]),
        .O(\empty_69_fu_146[55]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_69_fu_146[55]_i_14 
       (.I0(\empty_69_fu_146_reg_n_12_[50] ),
        .I1(L_ACF_load_3_reg_1967[50]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_69_fu_146_reg_n_12_[51] ),
        .I4(L_ACF_load_3_reg_1967[51]),
        .O(\empty_69_fu_146[55]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_69_fu_146[55]_i_15 
       (.I0(\empty_69_fu_146_reg_n_12_[49] ),
        .I1(L_ACF_load_3_reg_1967[49]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_69_fu_146_reg_n_12_[50] ),
        .I4(L_ACF_load_3_reg_1967[50]),
        .O(\empty_69_fu_146[55]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_69_fu_146[55]_i_16 
       (.I0(\empty_69_fu_146_reg_n_12_[48] ),
        .I1(L_ACF_load_3_reg_1967[48]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_69_fu_146_reg_n_12_[49] ),
        .I4(L_ACF_load_3_reg_1967[49]),
        .O(\empty_69_fu_146[55]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_69_fu_146[55]_i_17 
       (.I0(\empty_69_fu_146_reg_n_12_[47] ),
        .I1(L_ACF_load_3_reg_1967[47]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_69_fu_146_reg_n_12_[48] ),
        .I4(L_ACF_load_3_reg_1967[48]),
        .O(\empty_69_fu_146[55]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_69_fu_146[55]_i_2 
       (.I0(L_ACF_load_3_reg_1967[54]),
        .I1(\empty_69_fu_146_reg_n_12_[54] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_69_fu_146[55]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_69_fu_146[55]_i_3 
       (.I0(L_ACF_load_3_reg_1967[53]),
        .I1(\empty_69_fu_146_reg_n_12_[53] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_69_fu_146[55]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_69_fu_146[55]_i_4 
       (.I0(L_ACF_load_3_reg_1967[52]),
        .I1(\empty_69_fu_146_reg_n_12_[52] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_69_fu_146[55]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_69_fu_146[55]_i_5 
       (.I0(L_ACF_load_3_reg_1967[51]),
        .I1(\empty_69_fu_146_reg_n_12_[51] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_69_fu_146[55]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_69_fu_146[55]_i_6 
       (.I0(L_ACF_load_3_reg_1967[50]),
        .I1(\empty_69_fu_146_reg_n_12_[50] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_69_fu_146[55]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_69_fu_146[55]_i_7 
       (.I0(L_ACF_load_3_reg_1967[49]),
        .I1(\empty_69_fu_146_reg_n_12_[49] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_69_fu_146[55]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_69_fu_146[55]_i_8 
       (.I0(L_ACF_load_3_reg_1967[48]),
        .I1(\empty_69_fu_146_reg_n_12_[48] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_69_fu_146[55]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_69_fu_146[55]_i_9 
       (.I0(L_ACF_load_3_reg_1967[47]),
        .I1(\empty_69_fu_146_reg_n_12_[47] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_69_fu_146[55]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_69_fu_146[63]_i_1 
       (.I0(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I1(ap_CS_fsm_state19),
        .O(empty_69_fu_146));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_69_fu_146[63]_i_10 
       (.I0(\empty_69_fu_146_reg_n_12_[62] ),
        .I1(L_ACF_load_3_reg_1967[62]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_69_fu_146_reg_n_12_[63] ),
        .I4(L_ACF_load_3_reg_1967[63]),
        .O(\empty_69_fu_146[63]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_69_fu_146[63]_i_11 
       (.I0(\empty_69_fu_146_reg_n_12_[61] ),
        .I1(L_ACF_load_3_reg_1967[61]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_69_fu_146_reg_n_12_[62] ),
        .I4(L_ACF_load_3_reg_1967[62]),
        .O(\empty_69_fu_146[63]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_69_fu_146[63]_i_12 
       (.I0(\empty_69_fu_146_reg_n_12_[60] ),
        .I1(L_ACF_load_3_reg_1967[60]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_69_fu_146_reg_n_12_[61] ),
        .I4(L_ACF_load_3_reg_1967[61]),
        .O(\empty_69_fu_146[63]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_69_fu_146[63]_i_13 
       (.I0(\empty_69_fu_146_reg_n_12_[59] ),
        .I1(L_ACF_load_3_reg_1967[59]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_69_fu_146_reg_n_12_[60] ),
        .I4(L_ACF_load_3_reg_1967[60]),
        .O(\empty_69_fu_146[63]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_69_fu_146[63]_i_14 
       (.I0(\empty_69_fu_146_reg_n_12_[58] ),
        .I1(L_ACF_load_3_reg_1967[58]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_69_fu_146_reg_n_12_[59] ),
        .I4(L_ACF_load_3_reg_1967[59]),
        .O(\empty_69_fu_146[63]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_69_fu_146[63]_i_15 
       (.I0(\empty_69_fu_146_reg_n_12_[57] ),
        .I1(L_ACF_load_3_reg_1967[57]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_69_fu_146_reg_n_12_[58] ),
        .I4(L_ACF_load_3_reg_1967[58]),
        .O(\empty_69_fu_146[63]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_69_fu_146[63]_i_16 
       (.I0(\empty_69_fu_146_reg_n_12_[56] ),
        .I1(L_ACF_load_3_reg_1967[56]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_69_fu_146_reg_n_12_[57] ),
        .I4(L_ACF_load_3_reg_1967[57]),
        .O(\empty_69_fu_146[63]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_69_fu_146[63]_i_17 
       (.I0(\empty_69_fu_146_reg_n_12_[55] ),
        .I1(L_ACF_load_3_reg_1967[55]),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .I3(\empty_69_fu_146_reg_n_12_[56] ),
        .I4(L_ACF_load_3_reg_1967[56]),
        .O(\empty_69_fu_146[63]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_69_fu_146[63]_i_3 
       (.I0(L_ACF_load_3_reg_1967[61]),
        .I1(\empty_69_fu_146_reg_n_12_[61] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_69_fu_146[63]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_69_fu_146[63]_i_4 
       (.I0(L_ACF_load_3_reg_1967[60]),
        .I1(\empty_69_fu_146_reg_n_12_[60] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_69_fu_146[63]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_69_fu_146[63]_i_5 
       (.I0(L_ACF_load_3_reg_1967[59]),
        .I1(\empty_69_fu_146_reg_n_12_[59] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_69_fu_146[63]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_69_fu_146[63]_i_6 
       (.I0(L_ACF_load_3_reg_1967[58]),
        .I1(\empty_69_fu_146_reg_n_12_[58] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_69_fu_146[63]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_69_fu_146[63]_i_7 
       (.I0(L_ACF_load_3_reg_1967[57]),
        .I1(\empty_69_fu_146_reg_n_12_[57] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_69_fu_146[63]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_69_fu_146[63]_i_8 
       (.I0(L_ACF_load_3_reg_1967[56]),
        .I1(\empty_69_fu_146_reg_n_12_[56] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_69_fu_146[63]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_69_fu_146[63]_i_9 
       (.I0(L_ACF_load_3_reg_1967[55]),
        .I1(\empty_69_fu_146_reg_n_12_[55] ),
        .I2(\ap_CS_fsm_reg[15]_rep__3_n_12 ),
        .O(\empty_69_fu_146[63]_i_9_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[0] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[0]),
        .Q(\empty_69_fu_146_reg_n_12_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[10] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[10]),
        .Q(\empty_69_fu_146_reg_n_12_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[11] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[11]),
        .Q(\empty_69_fu_146_reg_n_12_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[12] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[12]),
        .Q(\empty_69_fu_146_reg_n_12_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[13] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[13]),
        .Q(\empty_69_fu_146_reg_n_12_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[14] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[14]),
        .Q(\empty_69_fu_146_reg_n_12_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[15] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[15]),
        .Q(\empty_69_fu_146_reg_n_12_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[16] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[16]),
        .Q(\empty_69_fu_146_reg_n_12_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[17] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[17]),
        .Q(\empty_69_fu_146_reg_n_12_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[18] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[18]),
        .Q(\empty_69_fu_146_reg_n_12_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[19] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[19]),
        .Q(\empty_69_fu_146_reg_n_12_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[1] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[1]),
        .Q(\empty_69_fu_146_reg_n_12_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[20] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[20]),
        .Q(\empty_69_fu_146_reg_n_12_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[21] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[21]),
        .Q(\empty_69_fu_146_reg_n_12_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[22] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[22]),
        .Q(\empty_69_fu_146_reg_n_12_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[23] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[23]),
        .Q(\empty_69_fu_146_reg_n_12_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[24] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[24]),
        .Q(\empty_69_fu_146_reg_n_12_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[25] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[25]),
        .Q(\empty_69_fu_146_reg_n_12_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[26] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[26]),
        .Q(\empty_69_fu_146_reg_n_12_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[27] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[27]),
        .Q(\empty_69_fu_146_reg_n_12_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[28] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[28]),
        .Q(\empty_69_fu_146_reg_n_12_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[29] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[29]),
        .Q(\empty_69_fu_146_reg_n_12_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[2] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[2]),
        .Q(\empty_69_fu_146_reg_n_12_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[30] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[30]),
        .Q(\empty_69_fu_146_reg_n_12_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[31] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[31]),
        .Q(\empty_69_fu_146_reg_n_12_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[32] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[32]),
        .Q(\empty_69_fu_146_reg_n_12_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[33] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[33]),
        .Q(\empty_69_fu_146_reg_n_12_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[34] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[34]),
        .Q(\empty_69_fu_146_reg_n_12_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[35] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[35]),
        .Q(\empty_69_fu_146_reg_n_12_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[36] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[36]),
        .Q(\empty_69_fu_146_reg_n_12_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[37] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[37]),
        .Q(\empty_69_fu_146_reg_n_12_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[38] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[38]),
        .Q(\empty_69_fu_146_reg_n_12_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[39] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[39]),
        .Q(\empty_69_fu_146_reg_n_12_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[3] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[3]),
        .Q(\empty_69_fu_146_reg_n_12_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[40] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[40]),
        .Q(\empty_69_fu_146_reg_n_12_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[41] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[41]),
        .Q(\empty_69_fu_146_reg_n_12_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[42] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[42]),
        .Q(\empty_69_fu_146_reg_n_12_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[43] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[43]),
        .Q(\empty_69_fu_146_reg_n_12_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[44] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[44]),
        .Q(\empty_69_fu_146_reg_n_12_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[45] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[45]),
        .Q(\empty_69_fu_146_reg_n_12_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[46] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[46]),
        .Q(\empty_69_fu_146_reg_n_12_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[47] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[47]),
        .Q(\empty_69_fu_146_reg_n_12_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[48] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[48]),
        .Q(\empty_69_fu_146_reg_n_12_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[49] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[49]),
        .Q(\empty_69_fu_146_reg_n_12_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[4] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[4]),
        .Q(\empty_69_fu_146_reg_n_12_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[50] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[50]),
        .Q(\empty_69_fu_146_reg_n_12_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[51] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[51]),
        .Q(\empty_69_fu_146_reg_n_12_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[52] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[52]),
        .Q(\empty_69_fu_146_reg_n_12_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[53] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[53]),
        .Q(\empty_69_fu_146_reg_n_12_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[54] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[54]),
        .Q(\empty_69_fu_146_reg_n_12_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[55] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[55]),
        .Q(\empty_69_fu_146_reg_n_12_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[56] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[56]),
        .Q(\empty_69_fu_146_reg_n_12_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[57] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[57]),
        .Q(\empty_69_fu_146_reg_n_12_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[58] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[58]),
        .Q(\empty_69_fu_146_reg_n_12_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[59] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[59]),
        .Q(\empty_69_fu_146_reg_n_12_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[5] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[5]),
        .Q(\empty_69_fu_146_reg_n_12_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[60] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[60]),
        .Q(\empty_69_fu_146_reg_n_12_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[61] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[61]),
        .Q(\empty_69_fu_146_reg_n_12_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[62] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[62]),
        .Q(\empty_69_fu_146_reg_n_12_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[63] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[63]),
        .Q(\empty_69_fu_146_reg_n_12_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[6] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[6]),
        .Q(\empty_69_fu_146_reg_n_12_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[7] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[7]),
        .Q(\empty_69_fu_146_reg_n_12_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[8] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[8]),
        .Q(\empty_69_fu_146_reg_n_12_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_69_fu_146_reg[9] 
       (.C(ap_clk),
        .CE(empty_69_fu_146),
        .D(empty_69_fu_1460_in[9]),
        .Q(\empty_69_fu_146_reg_n_12_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_70_fu_150[39]_i_10 
       (.I0(\empty_70_fu_150_reg_n_12_[38] ),
        .I1(L_ACF_load_4_reg_2001[38]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_70_fu_150_reg_n_12_[39] ),
        .I4(L_ACF_load_4_reg_2001[39]),
        .O(\empty_70_fu_150[39]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_70_fu_150[39]_i_11 
       (.I0(\empty_70_fu_150_reg_n_12_[37] ),
        .I1(L_ACF_load_4_reg_2001[37]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_70_fu_150_reg_n_12_[38] ),
        .I4(L_ACF_load_4_reg_2001[38]),
        .O(\empty_70_fu_150[39]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_70_fu_150[39]_i_12 
       (.I0(\empty_70_fu_150_reg_n_12_[36] ),
        .I1(L_ACF_load_4_reg_2001[36]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_70_fu_150_reg_n_12_[37] ),
        .I4(L_ACF_load_4_reg_2001[37]),
        .O(\empty_70_fu_150[39]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_70_fu_150[39]_i_13 
       (.I0(\empty_70_fu_150_reg_n_12_[35] ),
        .I1(L_ACF_load_4_reg_2001[35]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_70_fu_150_reg_n_12_[36] ),
        .I4(L_ACF_load_4_reg_2001[36]),
        .O(\empty_70_fu_150[39]_i_13_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[39]_i_2 
       (.I0(L_ACF_load_4_reg_2001[38]),
        .I1(\empty_70_fu_150_reg_n_12_[38] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_70_fu_150[39]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[39]_i_21 
       (.I0(L_ACF_load_4_reg_2001[34]),
        .I1(\empty_70_fu_150_reg_n_12_[34] ),
        .I2(\ap_CS_fsm_reg[15]_rep__5_n_12 ),
        .O(\empty_70_fu_150[39]_i_21_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[39]_i_24 
       (.I0(L_ACF_load_4_reg_2001[31]),
        .I1(\empty_70_fu_150_reg_n_12_[31] ),
        .I2(\ap_CS_fsm_reg[15]_rep__5_n_12 ),
        .O(\empty_70_fu_150[39]_i_24_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[39]_i_3 
       (.I0(L_ACF_load_4_reg_2001[37]),
        .I1(\empty_70_fu_150_reg_n_12_[37] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_70_fu_150[39]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[39]_i_4 
       (.I0(L_ACF_load_4_reg_2001[36]),
        .I1(\empty_70_fu_150_reg_n_12_[36] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_70_fu_150[39]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[39]_i_5 
       (.I0(L_ACF_load_4_reg_2001[35]),
        .I1(\empty_70_fu_150_reg_n_12_[35] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_70_fu_150[39]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_70_fu_150[47]_i_10 
       (.I0(\empty_70_fu_150_reg_n_12_[46] ),
        .I1(L_ACF_load_4_reg_2001[46]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_70_fu_150_reg_n_12_[47] ),
        .I4(L_ACF_load_4_reg_2001[47]),
        .O(\empty_70_fu_150[47]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_70_fu_150[47]_i_11 
       (.I0(\empty_70_fu_150_reg_n_12_[45] ),
        .I1(L_ACF_load_4_reg_2001[45]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_70_fu_150_reg_n_12_[46] ),
        .I4(L_ACF_load_4_reg_2001[46]),
        .O(\empty_70_fu_150[47]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_70_fu_150[47]_i_12 
       (.I0(\empty_70_fu_150_reg_n_12_[44] ),
        .I1(L_ACF_load_4_reg_2001[44]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_70_fu_150_reg_n_12_[45] ),
        .I4(L_ACF_load_4_reg_2001[45]),
        .O(\empty_70_fu_150[47]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_70_fu_150[47]_i_13 
       (.I0(\empty_70_fu_150_reg_n_12_[43] ),
        .I1(L_ACF_load_4_reg_2001[43]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_70_fu_150_reg_n_12_[44] ),
        .I4(L_ACF_load_4_reg_2001[44]),
        .O(\empty_70_fu_150[47]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_70_fu_150[47]_i_14 
       (.I0(\empty_70_fu_150_reg_n_12_[42] ),
        .I1(L_ACF_load_4_reg_2001[42]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_70_fu_150_reg_n_12_[43] ),
        .I4(L_ACF_load_4_reg_2001[43]),
        .O(\empty_70_fu_150[47]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_70_fu_150[47]_i_15 
       (.I0(\empty_70_fu_150_reg_n_12_[41] ),
        .I1(L_ACF_load_4_reg_2001[41]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_70_fu_150_reg_n_12_[42] ),
        .I4(L_ACF_load_4_reg_2001[42]),
        .O(\empty_70_fu_150[47]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_70_fu_150[47]_i_16 
       (.I0(\empty_70_fu_150_reg_n_12_[40] ),
        .I1(L_ACF_load_4_reg_2001[40]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_70_fu_150_reg_n_12_[41] ),
        .I4(L_ACF_load_4_reg_2001[41]),
        .O(\empty_70_fu_150[47]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_70_fu_150[47]_i_17 
       (.I0(\empty_70_fu_150_reg_n_12_[39] ),
        .I1(L_ACF_load_4_reg_2001[39]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_70_fu_150_reg_n_12_[40] ),
        .I4(L_ACF_load_4_reg_2001[40]),
        .O(\empty_70_fu_150[47]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[47]_i_2 
       (.I0(L_ACF_load_4_reg_2001[46]),
        .I1(\empty_70_fu_150_reg_n_12_[46] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_70_fu_150[47]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[47]_i_3 
       (.I0(L_ACF_load_4_reg_2001[45]),
        .I1(\empty_70_fu_150_reg_n_12_[45] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_70_fu_150[47]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[47]_i_4 
       (.I0(L_ACF_load_4_reg_2001[44]),
        .I1(\empty_70_fu_150_reg_n_12_[44] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_70_fu_150[47]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[47]_i_5 
       (.I0(L_ACF_load_4_reg_2001[43]),
        .I1(\empty_70_fu_150_reg_n_12_[43] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_70_fu_150[47]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[47]_i_6 
       (.I0(L_ACF_load_4_reg_2001[42]),
        .I1(\empty_70_fu_150_reg_n_12_[42] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_70_fu_150[47]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[47]_i_7 
       (.I0(L_ACF_load_4_reg_2001[41]),
        .I1(\empty_70_fu_150_reg_n_12_[41] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_70_fu_150[47]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[47]_i_8 
       (.I0(L_ACF_load_4_reg_2001[40]),
        .I1(\empty_70_fu_150_reg_n_12_[40] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_70_fu_150[47]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[47]_i_9 
       (.I0(L_ACF_load_4_reg_2001[39]),
        .I1(\empty_70_fu_150_reg_n_12_[39] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_70_fu_150[47]_i_9_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_70_fu_150[55]_i_10 
       (.I0(\empty_70_fu_150_reg_n_12_[54] ),
        .I1(L_ACF_load_4_reg_2001[54]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_70_fu_150_reg_n_12_[55] ),
        .I4(L_ACF_load_4_reg_2001[55]),
        .O(\empty_70_fu_150[55]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_70_fu_150[55]_i_11 
       (.I0(\empty_70_fu_150_reg_n_12_[53] ),
        .I1(L_ACF_load_4_reg_2001[53]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_70_fu_150_reg_n_12_[54] ),
        .I4(L_ACF_load_4_reg_2001[54]),
        .O(\empty_70_fu_150[55]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_70_fu_150[55]_i_12 
       (.I0(\empty_70_fu_150_reg_n_12_[52] ),
        .I1(L_ACF_load_4_reg_2001[52]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_70_fu_150_reg_n_12_[53] ),
        .I4(L_ACF_load_4_reg_2001[53]),
        .O(\empty_70_fu_150[55]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_70_fu_150[55]_i_13 
       (.I0(\empty_70_fu_150_reg_n_12_[51] ),
        .I1(L_ACF_load_4_reg_2001[51]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_70_fu_150_reg_n_12_[52] ),
        .I4(L_ACF_load_4_reg_2001[52]),
        .O(\empty_70_fu_150[55]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_70_fu_150[55]_i_14 
       (.I0(\empty_70_fu_150_reg_n_12_[50] ),
        .I1(L_ACF_load_4_reg_2001[50]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_70_fu_150_reg_n_12_[51] ),
        .I4(L_ACF_load_4_reg_2001[51]),
        .O(\empty_70_fu_150[55]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_70_fu_150[55]_i_15 
       (.I0(\empty_70_fu_150_reg_n_12_[49] ),
        .I1(L_ACF_load_4_reg_2001[49]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_70_fu_150_reg_n_12_[50] ),
        .I4(L_ACF_load_4_reg_2001[50]),
        .O(\empty_70_fu_150[55]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_70_fu_150[55]_i_16 
       (.I0(\empty_70_fu_150_reg_n_12_[48] ),
        .I1(L_ACF_load_4_reg_2001[48]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_70_fu_150_reg_n_12_[49] ),
        .I4(L_ACF_load_4_reg_2001[49]),
        .O(\empty_70_fu_150[55]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_70_fu_150[55]_i_17 
       (.I0(\empty_70_fu_150_reg_n_12_[47] ),
        .I1(L_ACF_load_4_reg_2001[47]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_70_fu_150_reg_n_12_[48] ),
        .I4(L_ACF_load_4_reg_2001[48]),
        .O(\empty_70_fu_150[55]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[55]_i_2 
       (.I0(L_ACF_load_4_reg_2001[54]),
        .I1(\empty_70_fu_150_reg_n_12_[54] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_70_fu_150[55]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[55]_i_3 
       (.I0(L_ACF_load_4_reg_2001[53]),
        .I1(\empty_70_fu_150_reg_n_12_[53] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_70_fu_150[55]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[55]_i_4 
       (.I0(L_ACF_load_4_reg_2001[52]),
        .I1(\empty_70_fu_150_reg_n_12_[52] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_70_fu_150[55]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[55]_i_5 
       (.I0(L_ACF_load_4_reg_2001[51]),
        .I1(\empty_70_fu_150_reg_n_12_[51] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_70_fu_150[55]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[55]_i_6 
       (.I0(L_ACF_load_4_reg_2001[50]),
        .I1(\empty_70_fu_150_reg_n_12_[50] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_70_fu_150[55]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[55]_i_7 
       (.I0(L_ACF_load_4_reg_2001[49]),
        .I1(\empty_70_fu_150_reg_n_12_[49] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_70_fu_150[55]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[55]_i_8 
       (.I0(L_ACF_load_4_reg_2001[48]),
        .I1(\empty_70_fu_150_reg_n_12_[48] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_70_fu_150[55]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[55]_i_9 
       (.I0(L_ACF_load_4_reg_2001[47]),
        .I1(\empty_70_fu_150_reg_n_12_[47] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_70_fu_150[55]_i_9_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_70_fu_150[63]_i_10 
       (.I0(\empty_70_fu_150_reg_n_12_[61] ),
        .I1(L_ACF_load_4_reg_2001[61]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_70_fu_150_reg_n_12_[62] ),
        .I4(L_ACF_load_4_reg_2001[62]),
        .O(\empty_70_fu_150[63]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_70_fu_150[63]_i_11 
       (.I0(\empty_70_fu_150_reg_n_12_[60] ),
        .I1(L_ACF_load_4_reg_2001[60]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_70_fu_150_reg_n_12_[61] ),
        .I4(L_ACF_load_4_reg_2001[61]),
        .O(\empty_70_fu_150[63]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_70_fu_150[63]_i_12 
       (.I0(\empty_70_fu_150_reg_n_12_[59] ),
        .I1(L_ACF_load_4_reg_2001[59]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_70_fu_150_reg_n_12_[60] ),
        .I4(L_ACF_load_4_reg_2001[60]),
        .O(\empty_70_fu_150[63]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_70_fu_150[63]_i_13 
       (.I0(\empty_70_fu_150_reg_n_12_[58] ),
        .I1(L_ACF_load_4_reg_2001[58]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_70_fu_150_reg_n_12_[59] ),
        .I4(L_ACF_load_4_reg_2001[59]),
        .O(\empty_70_fu_150[63]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_70_fu_150[63]_i_14 
       (.I0(\empty_70_fu_150_reg_n_12_[57] ),
        .I1(L_ACF_load_4_reg_2001[57]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_70_fu_150_reg_n_12_[58] ),
        .I4(L_ACF_load_4_reg_2001[58]),
        .O(\empty_70_fu_150[63]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_70_fu_150[63]_i_15 
       (.I0(\empty_70_fu_150_reg_n_12_[56] ),
        .I1(L_ACF_load_4_reg_2001[56]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_70_fu_150_reg_n_12_[57] ),
        .I4(L_ACF_load_4_reg_2001[57]),
        .O(\empty_70_fu_150[63]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_70_fu_150[63]_i_16 
       (.I0(\empty_70_fu_150_reg_n_12_[55] ),
        .I1(L_ACF_load_4_reg_2001[55]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_70_fu_150_reg_n_12_[56] ),
        .I4(L_ACF_load_4_reg_2001[56]),
        .O(\empty_70_fu_150[63]_i_16_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[63]_i_2 
       (.I0(L_ACF_load_4_reg_2001[61]),
        .I1(\empty_70_fu_150_reg_n_12_[61] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_70_fu_150[63]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[63]_i_3 
       (.I0(L_ACF_load_4_reg_2001[60]),
        .I1(\empty_70_fu_150_reg_n_12_[60] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_70_fu_150[63]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[63]_i_4 
       (.I0(L_ACF_load_4_reg_2001[59]),
        .I1(\empty_70_fu_150_reg_n_12_[59] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_70_fu_150[63]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[63]_i_5 
       (.I0(L_ACF_load_4_reg_2001[58]),
        .I1(\empty_70_fu_150_reg_n_12_[58] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_70_fu_150[63]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[63]_i_6 
       (.I0(L_ACF_load_4_reg_2001[57]),
        .I1(\empty_70_fu_150_reg_n_12_[57] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_70_fu_150[63]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[63]_i_7 
       (.I0(L_ACF_load_4_reg_2001[56]),
        .I1(\empty_70_fu_150_reg_n_12_[56] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_70_fu_150[63]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[63]_i_8 
       (.I0(L_ACF_load_4_reg_2001[55]),
        .I1(\empty_70_fu_150_reg_n_12_[55] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_70_fu_150[63]_i_8_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_70_fu_150[63]_i_9 
       (.I0(\empty_70_fu_150_reg_n_12_[62] ),
        .I1(L_ACF_load_4_reg_2001[62]),
        .I2(\ap_CS_fsm_reg[15]_rep__4_n_12 ),
        .I3(\empty_70_fu_150_reg_n_12_[63] ),
        .I4(L_ACF_load_4_reg_2001[63]),
        .O(\empty_70_fu_150[63]_i_9_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[0] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[0]),
        .Q(\empty_70_fu_150_reg_n_12_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[10] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[10]),
        .Q(\empty_70_fu_150_reg_n_12_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[11] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[11]),
        .Q(\empty_70_fu_150_reg_n_12_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[12] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[12]),
        .Q(\empty_70_fu_150_reg_n_12_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[13] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[13]),
        .Q(\empty_70_fu_150_reg_n_12_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[14] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[14]),
        .Q(\empty_70_fu_150_reg_n_12_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[15] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[15]),
        .Q(\empty_70_fu_150_reg_n_12_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[16] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[16]),
        .Q(\empty_70_fu_150_reg_n_12_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[17] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[17]),
        .Q(\empty_70_fu_150_reg_n_12_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[18] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[18]),
        .Q(\empty_70_fu_150_reg_n_12_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[19] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[19]),
        .Q(\empty_70_fu_150_reg_n_12_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[1] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[1]),
        .Q(\empty_70_fu_150_reg_n_12_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[20] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[20]),
        .Q(\empty_70_fu_150_reg_n_12_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[21] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[21]),
        .Q(\empty_70_fu_150_reg_n_12_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[22] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[22]),
        .Q(\empty_70_fu_150_reg_n_12_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[23] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[23]),
        .Q(\empty_70_fu_150_reg_n_12_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[24] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[24]),
        .Q(\empty_70_fu_150_reg_n_12_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[25] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[25]),
        .Q(\empty_70_fu_150_reg_n_12_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[26] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[26]),
        .Q(\empty_70_fu_150_reg_n_12_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[27] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[27]),
        .Q(\empty_70_fu_150_reg_n_12_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[28] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[28]),
        .Q(\empty_70_fu_150_reg_n_12_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[29] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[29]),
        .Q(\empty_70_fu_150_reg_n_12_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[2] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[2]),
        .Q(\empty_70_fu_150_reg_n_12_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[30] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[30]),
        .Q(\empty_70_fu_150_reg_n_12_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[31] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[31]),
        .Q(\empty_70_fu_150_reg_n_12_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[32] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[32]),
        .Q(\empty_70_fu_150_reg_n_12_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[33] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[33]),
        .Q(\empty_70_fu_150_reg_n_12_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[34] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[34]),
        .Q(\empty_70_fu_150_reg_n_12_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[35] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[35]),
        .Q(\empty_70_fu_150_reg_n_12_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[36] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[36]),
        .Q(\empty_70_fu_150_reg_n_12_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[37] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[37]),
        .Q(\empty_70_fu_150_reg_n_12_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[38] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[38]),
        .Q(\empty_70_fu_150_reg_n_12_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[39] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[39]),
        .Q(\empty_70_fu_150_reg_n_12_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[3] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[3]),
        .Q(\empty_70_fu_150_reg_n_12_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[40] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[40]),
        .Q(\empty_70_fu_150_reg_n_12_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[41] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[41]),
        .Q(\empty_70_fu_150_reg_n_12_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[42] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[42]),
        .Q(\empty_70_fu_150_reg_n_12_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[43] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[43]),
        .Q(\empty_70_fu_150_reg_n_12_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[44] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[44]),
        .Q(\empty_70_fu_150_reg_n_12_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[45] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[45]),
        .Q(\empty_70_fu_150_reg_n_12_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[46] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[46]),
        .Q(\empty_70_fu_150_reg_n_12_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[47] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[47]),
        .Q(\empty_70_fu_150_reg_n_12_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[48] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[48]),
        .Q(\empty_70_fu_150_reg_n_12_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[49] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[49]),
        .Q(\empty_70_fu_150_reg_n_12_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[4] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[4]),
        .Q(\empty_70_fu_150_reg_n_12_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[50] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[50]),
        .Q(\empty_70_fu_150_reg_n_12_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[51] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[51]),
        .Q(\empty_70_fu_150_reg_n_12_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[52] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[52]),
        .Q(\empty_70_fu_150_reg_n_12_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[53] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[53]),
        .Q(\empty_70_fu_150_reg_n_12_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[54] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[54]),
        .Q(\empty_70_fu_150_reg_n_12_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[55] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[55]),
        .Q(\empty_70_fu_150_reg_n_12_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[56] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[56]),
        .Q(\empty_70_fu_150_reg_n_12_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[57] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[57]),
        .Q(\empty_70_fu_150_reg_n_12_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[58] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[58]),
        .Q(\empty_70_fu_150_reg_n_12_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[59] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[59]),
        .Q(\empty_70_fu_150_reg_n_12_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[5] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[5]),
        .Q(\empty_70_fu_150_reg_n_12_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[60] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[60]),
        .Q(\empty_70_fu_150_reg_n_12_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[61] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[61]),
        .Q(\empty_70_fu_150_reg_n_12_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[62] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[62]),
        .Q(\empty_70_fu_150_reg_n_12_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[63] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[63]),
        .Q(\empty_70_fu_150_reg_n_12_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[6] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[6]),
        .Q(\empty_70_fu_150_reg_n_12_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[7] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[7]),
        .Q(\empty_70_fu_150_reg_n_12_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[8] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[8]),
        .Q(\empty_70_fu_150_reg_n_12_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_70_fu_150_reg[9] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_70_fu_150[9]),
        .Q(\empty_70_fu_150_reg_n_12_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_71_fu_154[39]_i_10 
       (.I0(\empty_71_fu_154_reg_n_12_[38] ),
        .I1(L_ACF_load_5_reg_2006[38]),
        .I2(\ap_CS_fsm_reg[15]_rep__5_n_12 ),
        .I3(\empty_71_fu_154_reg_n_12_[39] ),
        .I4(L_ACF_load_5_reg_2006[39]),
        .O(\empty_71_fu_154[39]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_71_fu_154[39]_i_11 
       (.I0(\empty_71_fu_154_reg_n_12_[37] ),
        .I1(L_ACF_load_5_reg_2006[37]),
        .I2(\ap_CS_fsm_reg[15]_rep__5_n_12 ),
        .I3(\empty_71_fu_154_reg_n_12_[38] ),
        .I4(L_ACF_load_5_reg_2006[38]),
        .O(\empty_71_fu_154[39]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_71_fu_154[39]_i_12 
       (.I0(\empty_71_fu_154_reg_n_12_[36] ),
        .I1(L_ACF_load_5_reg_2006[36]),
        .I2(\ap_CS_fsm_reg[15]_rep__5_n_12 ),
        .I3(\empty_71_fu_154_reg_n_12_[37] ),
        .I4(L_ACF_load_5_reg_2006[37]),
        .O(\empty_71_fu_154[39]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_71_fu_154[39]_i_13 
       (.I0(\empty_71_fu_154_reg_n_12_[35] ),
        .I1(L_ACF_load_5_reg_2006[35]),
        .I2(\ap_CS_fsm_reg[15]_rep__5_n_12 ),
        .I3(\empty_71_fu_154_reg_n_12_[36] ),
        .I4(L_ACF_load_5_reg_2006[36]),
        .O(\empty_71_fu_154[39]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_71_fu_154[39]_i_14 
       (.I0(\empty_71_fu_154_reg_n_12_[34] ),
        .I1(L_ACF_load_5_reg_2006[34]),
        .I2(\ap_CS_fsm_reg[15]_rep__5_n_12 ),
        .I3(\empty_71_fu_154_reg_n_12_[35] ),
        .I4(L_ACF_load_5_reg_2006[35]),
        .O(\empty_71_fu_154[39]_i_14_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[39]_i_19 
       (.I0(L_ACF_load_5_reg_2006[33]),
        .I1(\empty_71_fu_154_reg_n_12_[33] ),
        .I2(\ap_CS_fsm_reg[15]_rep__5_n_12 ),
        .O(\empty_71_fu_154[39]_i_19_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[39]_i_2 
       (.I0(L_ACF_load_5_reg_2006[38]),
        .I1(\empty_71_fu_154_reg_n_12_[38] ),
        .I2(\ap_CS_fsm_reg[15]_rep__5_n_12 ),
        .O(\empty_71_fu_154[39]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[39]_i_21 
       (.I0(L_ACF_load_5_reg_2006[31]),
        .I1(\empty_71_fu_154_reg_n_12_[31] ),
        .I2(\ap_CS_fsm_reg[15]_rep__5_n_12 ),
        .O(\empty_71_fu_154[39]_i_21_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[39]_i_3 
       (.I0(L_ACF_load_5_reg_2006[37]),
        .I1(\empty_71_fu_154_reg_n_12_[37] ),
        .I2(\ap_CS_fsm_reg[15]_rep__5_n_12 ),
        .O(\empty_71_fu_154[39]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[39]_i_4 
       (.I0(L_ACF_load_5_reg_2006[36]),
        .I1(\empty_71_fu_154_reg_n_12_[36] ),
        .I2(\ap_CS_fsm_reg[15]_rep__5_n_12 ),
        .O(\empty_71_fu_154[39]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[39]_i_5 
       (.I0(L_ACF_load_5_reg_2006[35]),
        .I1(\empty_71_fu_154_reg_n_12_[35] ),
        .I2(\ap_CS_fsm_reg[15]_rep__5_n_12 ),
        .O(\empty_71_fu_154[39]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[39]_i_6 
       (.I0(L_ACF_load_5_reg_2006[34]),
        .I1(\empty_71_fu_154_reg_n_12_[34] ),
        .I2(\ap_CS_fsm_reg[15]_rep__5_n_12 ),
        .O(\empty_71_fu_154[39]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_71_fu_154[47]_i_10 
       (.I0(\empty_71_fu_154_reg_n_12_[46] ),
        .I1(L_ACF_load_5_reg_2006[46]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_71_fu_154_reg_n_12_[47] ),
        .I4(L_ACF_load_5_reg_2006[47]),
        .O(\empty_71_fu_154[47]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_71_fu_154[47]_i_11 
       (.I0(\empty_71_fu_154_reg_n_12_[45] ),
        .I1(L_ACF_load_5_reg_2006[45]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_71_fu_154_reg_n_12_[46] ),
        .I4(L_ACF_load_5_reg_2006[46]),
        .O(\empty_71_fu_154[47]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_71_fu_154[47]_i_12 
       (.I0(\empty_71_fu_154_reg_n_12_[44] ),
        .I1(L_ACF_load_5_reg_2006[44]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_71_fu_154_reg_n_12_[45] ),
        .I4(L_ACF_load_5_reg_2006[45]),
        .O(\empty_71_fu_154[47]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_71_fu_154[47]_i_13 
       (.I0(\empty_71_fu_154_reg_n_12_[43] ),
        .I1(L_ACF_load_5_reg_2006[43]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_71_fu_154_reg_n_12_[44] ),
        .I4(L_ACF_load_5_reg_2006[44]),
        .O(\empty_71_fu_154[47]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_71_fu_154[47]_i_14 
       (.I0(\empty_71_fu_154_reg_n_12_[42] ),
        .I1(L_ACF_load_5_reg_2006[42]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_71_fu_154_reg_n_12_[43] ),
        .I4(L_ACF_load_5_reg_2006[43]),
        .O(\empty_71_fu_154[47]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_71_fu_154[47]_i_15 
       (.I0(\empty_71_fu_154_reg_n_12_[41] ),
        .I1(L_ACF_load_5_reg_2006[41]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_71_fu_154_reg_n_12_[42] ),
        .I4(L_ACF_load_5_reg_2006[42]),
        .O(\empty_71_fu_154[47]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_71_fu_154[47]_i_16 
       (.I0(\empty_71_fu_154_reg_n_12_[40] ),
        .I1(L_ACF_load_5_reg_2006[40]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_71_fu_154_reg_n_12_[41] ),
        .I4(L_ACF_load_5_reg_2006[41]),
        .O(\empty_71_fu_154[47]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_71_fu_154[47]_i_17 
       (.I0(\empty_71_fu_154_reg_n_12_[39] ),
        .I1(L_ACF_load_5_reg_2006[39]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_71_fu_154_reg_n_12_[40] ),
        .I4(L_ACF_load_5_reg_2006[40]),
        .O(\empty_71_fu_154[47]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[47]_i_2 
       (.I0(L_ACF_load_5_reg_2006[46]),
        .I1(\empty_71_fu_154_reg_n_12_[46] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_71_fu_154[47]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[47]_i_3 
       (.I0(L_ACF_load_5_reg_2006[45]),
        .I1(\empty_71_fu_154_reg_n_12_[45] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_71_fu_154[47]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[47]_i_4 
       (.I0(L_ACF_load_5_reg_2006[44]),
        .I1(\empty_71_fu_154_reg_n_12_[44] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_71_fu_154[47]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[47]_i_5 
       (.I0(L_ACF_load_5_reg_2006[43]),
        .I1(\empty_71_fu_154_reg_n_12_[43] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_71_fu_154[47]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[47]_i_6 
       (.I0(L_ACF_load_5_reg_2006[42]),
        .I1(\empty_71_fu_154_reg_n_12_[42] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_71_fu_154[47]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[47]_i_7 
       (.I0(L_ACF_load_5_reg_2006[41]),
        .I1(\empty_71_fu_154_reg_n_12_[41] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_71_fu_154[47]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[47]_i_8 
       (.I0(L_ACF_load_5_reg_2006[40]),
        .I1(\empty_71_fu_154_reg_n_12_[40] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_71_fu_154[47]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[47]_i_9 
       (.I0(L_ACF_load_5_reg_2006[39]),
        .I1(\empty_71_fu_154_reg_n_12_[39] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_71_fu_154[47]_i_9_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_71_fu_154[55]_i_10 
       (.I0(\empty_71_fu_154_reg_n_12_[54] ),
        .I1(L_ACF_load_5_reg_2006[54]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_71_fu_154_reg_n_12_[55] ),
        .I4(L_ACF_load_5_reg_2006[55]),
        .O(\empty_71_fu_154[55]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_71_fu_154[55]_i_11 
       (.I0(\empty_71_fu_154_reg_n_12_[53] ),
        .I1(L_ACF_load_5_reg_2006[53]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_71_fu_154_reg_n_12_[54] ),
        .I4(L_ACF_load_5_reg_2006[54]),
        .O(\empty_71_fu_154[55]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_71_fu_154[55]_i_12 
       (.I0(\empty_71_fu_154_reg_n_12_[52] ),
        .I1(L_ACF_load_5_reg_2006[52]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_71_fu_154_reg_n_12_[53] ),
        .I4(L_ACF_load_5_reg_2006[53]),
        .O(\empty_71_fu_154[55]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_71_fu_154[55]_i_13 
       (.I0(\empty_71_fu_154_reg_n_12_[51] ),
        .I1(L_ACF_load_5_reg_2006[51]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_71_fu_154_reg_n_12_[52] ),
        .I4(L_ACF_load_5_reg_2006[52]),
        .O(\empty_71_fu_154[55]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_71_fu_154[55]_i_14 
       (.I0(\empty_71_fu_154_reg_n_12_[50] ),
        .I1(L_ACF_load_5_reg_2006[50]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_71_fu_154_reg_n_12_[51] ),
        .I4(L_ACF_load_5_reg_2006[51]),
        .O(\empty_71_fu_154[55]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_71_fu_154[55]_i_15 
       (.I0(\empty_71_fu_154_reg_n_12_[49] ),
        .I1(L_ACF_load_5_reg_2006[49]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_71_fu_154_reg_n_12_[50] ),
        .I4(L_ACF_load_5_reg_2006[50]),
        .O(\empty_71_fu_154[55]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_71_fu_154[55]_i_16 
       (.I0(\empty_71_fu_154_reg_n_12_[48] ),
        .I1(L_ACF_load_5_reg_2006[48]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_71_fu_154_reg_n_12_[49] ),
        .I4(L_ACF_load_5_reg_2006[49]),
        .O(\empty_71_fu_154[55]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_71_fu_154[55]_i_17 
       (.I0(\empty_71_fu_154_reg_n_12_[47] ),
        .I1(L_ACF_load_5_reg_2006[47]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_71_fu_154_reg_n_12_[48] ),
        .I4(L_ACF_load_5_reg_2006[48]),
        .O(\empty_71_fu_154[55]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[55]_i_2 
       (.I0(L_ACF_load_5_reg_2006[54]),
        .I1(\empty_71_fu_154_reg_n_12_[54] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_71_fu_154[55]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[55]_i_3 
       (.I0(L_ACF_load_5_reg_2006[53]),
        .I1(\empty_71_fu_154_reg_n_12_[53] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_71_fu_154[55]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[55]_i_4 
       (.I0(L_ACF_load_5_reg_2006[52]),
        .I1(\empty_71_fu_154_reg_n_12_[52] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_71_fu_154[55]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[55]_i_5 
       (.I0(L_ACF_load_5_reg_2006[51]),
        .I1(\empty_71_fu_154_reg_n_12_[51] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_71_fu_154[55]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[55]_i_6 
       (.I0(L_ACF_load_5_reg_2006[50]),
        .I1(\empty_71_fu_154_reg_n_12_[50] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_71_fu_154[55]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[55]_i_7 
       (.I0(L_ACF_load_5_reg_2006[49]),
        .I1(\empty_71_fu_154_reg_n_12_[49] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_71_fu_154[55]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[55]_i_8 
       (.I0(L_ACF_load_5_reg_2006[48]),
        .I1(\empty_71_fu_154_reg_n_12_[48] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_71_fu_154[55]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[55]_i_9 
       (.I0(L_ACF_load_5_reg_2006[47]),
        .I1(\empty_71_fu_154_reg_n_12_[47] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_71_fu_154[55]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_71_fu_154[63]_i_1 
       (.I0(\ap_CS_fsm_reg[15]_rep__4_n_12 ),
        .I1(ap_CS_fsm_state20),
        .O(empty_71_fu_154));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_71_fu_154[63]_i_10 
       (.I0(\empty_71_fu_154_reg_n_12_[62] ),
        .I1(L_ACF_load_5_reg_2006[62]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_71_fu_154_reg_n_12_[63] ),
        .I4(L_ACF_load_5_reg_2006[63]),
        .O(\empty_71_fu_154[63]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_71_fu_154[63]_i_11 
       (.I0(\empty_71_fu_154_reg_n_12_[61] ),
        .I1(L_ACF_load_5_reg_2006[61]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_71_fu_154_reg_n_12_[62] ),
        .I4(L_ACF_load_5_reg_2006[62]),
        .O(\empty_71_fu_154[63]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_71_fu_154[63]_i_12 
       (.I0(\empty_71_fu_154_reg_n_12_[60] ),
        .I1(L_ACF_load_5_reg_2006[60]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_71_fu_154_reg_n_12_[61] ),
        .I4(L_ACF_load_5_reg_2006[61]),
        .O(\empty_71_fu_154[63]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_71_fu_154[63]_i_13 
       (.I0(\empty_71_fu_154_reg_n_12_[59] ),
        .I1(L_ACF_load_5_reg_2006[59]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_71_fu_154_reg_n_12_[60] ),
        .I4(L_ACF_load_5_reg_2006[60]),
        .O(\empty_71_fu_154[63]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_71_fu_154[63]_i_14 
       (.I0(\empty_71_fu_154_reg_n_12_[58] ),
        .I1(L_ACF_load_5_reg_2006[58]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_71_fu_154_reg_n_12_[59] ),
        .I4(L_ACF_load_5_reg_2006[59]),
        .O(\empty_71_fu_154[63]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_71_fu_154[63]_i_15 
       (.I0(\empty_71_fu_154_reg_n_12_[57] ),
        .I1(L_ACF_load_5_reg_2006[57]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_71_fu_154_reg_n_12_[58] ),
        .I4(L_ACF_load_5_reg_2006[58]),
        .O(\empty_71_fu_154[63]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_71_fu_154[63]_i_16 
       (.I0(\empty_71_fu_154_reg_n_12_[56] ),
        .I1(L_ACF_load_5_reg_2006[56]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_71_fu_154_reg_n_12_[57] ),
        .I4(L_ACF_load_5_reg_2006[57]),
        .O(\empty_71_fu_154[63]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_71_fu_154[63]_i_17 
       (.I0(\empty_71_fu_154_reg_n_12_[55] ),
        .I1(L_ACF_load_5_reg_2006[55]),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .I3(\empty_71_fu_154_reg_n_12_[56] ),
        .I4(L_ACF_load_5_reg_2006[56]),
        .O(\empty_71_fu_154[63]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[63]_i_3 
       (.I0(L_ACF_load_5_reg_2006[61]),
        .I1(\empty_71_fu_154_reg_n_12_[61] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_71_fu_154[63]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[63]_i_4 
       (.I0(L_ACF_load_5_reg_2006[60]),
        .I1(\empty_71_fu_154_reg_n_12_[60] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_71_fu_154[63]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[63]_i_5 
       (.I0(L_ACF_load_5_reg_2006[59]),
        .I1(\empty_71_fu_154_reg_n_12_[59] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_71_fu_154[63]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[63]_i_6 
       (.I0(L_ACF_load_5_reg_2006[58]),
        .I1(\empty_71_fu_154_reg_n_12_[58] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_71_fu_154[63]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[63]_i_7 
       (.I0(L_ACF_load_5_reg_2006[57]),
        .I1(\empty_71_fu_154_reg_n_12_[57] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_71_fu_154[63]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[63]_i_8 
       (.I0(L_ACF_load_5_reg_2006[56]),
        .I1(\empty_71_fu_154_reg_n_12_[56] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_71_fu_154[63]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[63]_i_9 
       (.I0(L_ACF_load_5_reg_2006[55]),
        .I1(\empty_71_fu_154_reg_n_12_[55] ),
        .I2(\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .O(\empty_71_fu_154[63]_i_9_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[0] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[0]),
        .Q(\empty_71_fu_154_reg_n_12_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[10] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[10]),
        .Q(\empty_71_fu_154_reg_n_12_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[11] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[11]),
        .Q(\empty_71_fu_154_reg_n_12_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[12] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[12]),
        .Q(\empty_71_fu_154_reg_n_12_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[13] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[13]),
        .Q(\empty_71_fu_154_reg_n_12_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[14] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[14]),
        .Q(\empty_71_fu_154_reg_n_12_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[15] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[15]),
        .Q(\empty_71_fu_154_reg_n_12_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[16] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[16]),
        .Q(\empty_71_fu_154_reg_n_12_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[17] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[17]),
        .Q(\empty_71_fu_154_reg_n_12_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[18] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[18]),
        .Q(\empty_71_fu_154_reg_n_12_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[19] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[19]),
        .Q(\empty_71_fu_154_reg_n_12_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[1] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[1]),
        .Q(\empty_71_fu_154_reg_n_12_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[20] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[20]),
        .Q(\empty_71_fu_154_reg_n_12_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[21] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[21]),
        .Q(\empty_71_fu_154_reg_n_12_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[22] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[22]),
        .Q(\empty_71_fu_154_reg_n_12_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[23] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[23]),
        .Q(\empty_71_fu_154_reg_n_12_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[24] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[24]),
        .Q(\empty_71_fu_154_reg_n_12_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[25] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[25]),
        .Q(\empty_71_fu_154_reg_n_12_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[26] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[26]),
        .Q(\empty_71_fu_154_reg_n_12_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[27] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[27]),
        .Q(\empty_71_fu_154_reg_n_12_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[28] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[28]),
        .Q(\empty_71_fu_154_reg_n_12_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[29] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[29]),
        .Q(\empty_71_fu_154_reg_n_12_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[2] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[2]),
        .Q(\empty_71_fu_154_reg_n_12_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[30] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[30]),
        .Q(\empty_71_fu_154_reg_n_12_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[31] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[31]),
        .Q(\empty_71_fu_154_reg_n_12_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[32] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[32]),
        .Q(\empty_71_fu_154_reg_n_12_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[33] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[33]),
        .Q(\empty_71_fu_154_reg_n_12_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[34] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[34]),
        .Q(\empty_71_fu_154_reg_n_12_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[35] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[35]),
        .Q(\empty_71_fu_154_reg_n_12_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[36] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[36]),
        .Q(\empty_71_fu_154_reg_n_12_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[37] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[37]),
        .Q(\empty_71_fu_154_reg_n_12_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[38] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[38]),
        .Q(\empty_71_fu_154_reg_n_12_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[39] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[39]),
        .Q(\empty_71_fu_154_reg_n_12_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[3] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[3]),
        .Q(\empty_71_fu_154_reg_n_12_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[40] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[40]),
        .Q(\empty_71_fu_154_reg_n_12_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[41] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[41]),
        .Q(\empty_71_fu_154_reg_n_12_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[42] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[42]),
        .Q(\empty_71_fu_154_reg_n_12_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[43] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[43]),
        .Q(\empty_71_fu_154_reg_n_12_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[44] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[44]),
        .Q(\empty_71_fu_154_reg_n_12_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[45] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[45]),
        .Q(\empty_71_fu_154_reg_n_12_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[46] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[46]),
        .Q(\empty_71_fu_154_reg_n_12_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[47] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[47]),
        .Q(\empty_71_fu_154_reg_n_12_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[48] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[48]),
        .Q(\empty_71_fu_154_reg_n_12_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[49] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[49]),
        .Q(\empty_71_fu_154_reg_n_12_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[4] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[4]),
        .Q(\empty_71_fu_154_reg_n_12_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[50] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[50]),
        .Q(\empty_71_fu_154_reg_n_12_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[51] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[51]),
        .Q(\empty_71_fu_154_reg_n_12_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[52] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[52]),
        .Q(\empty_71_fu_154_reg_n_12_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[53] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[53]),
        .Q(\empty_71_fu_154_reg_n_12_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[54] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[54]),
        .Q(\empty_71_fu_154_reg_n_12_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[55] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[55]),
        .Q(\empty_71_fu_154_reg_n_12_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[56] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[56]),
        .Q(\empty_71_fu_154_reg_n_12_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[57] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[57]),
        .Q(\empty_71_fu_154_reg_n_12_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[58] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[58]),
        .Q(\empty_71_fu_154_reg_n_12_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[59] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[59]),
        .Q(\empty_71_fu_154_reg_n_12_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[5] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[5]),
        .Q(\empty_71_fu_154_reg_n_12_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[60] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[60]),
        .Q(\empty_71_fu_154_reg_n_12_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[61] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[61]),
        .Q(\empty_71_fu_154_reg_n_12_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[62] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[62]),
        .Q(\empty_71_fu_154_reg_n_12_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[63] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[63]),
        .Q(\empty_71_fu_154_reg_n_12_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[6] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[6]),
        .Q(\empty_71_fu_154_reg_n_12_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[7] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[7]),
        .Q(\empty_71_fu_154_reg_n_12_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[8] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[8]),
        .Q(\empty_71_fu_154_reg_n_12_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_71_fu_154_reg[9] 
       (.C(ap_clk),
        .CE(empty_71_fu_154),
        .D(empty_71_fu_1540_in[9]),
        .Q(\empty_71_fu_154_reg_n_12_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_72_fu_158[39]_i_10 
       (.I0(\empty_72_fu_158_reg_n_12_[38] ),
        .I1(\L_ACF_load_3_reg_1967_reg[63]_0 [38]),
        .I2(Q[2]),
        .I3(\empty_72_fu_158_reg_n_12_[39] ),
        .I4(\L_ACF_load_3_reg_1967_reg[63]_0 [39]),
        .O(\empty_72_fu_158[39]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_72_fu_158[39]_i_11 
       (.I0(\empty_72_fu_158_reg_n_12_[37] ),
        .I1(\L_ACF_load_3_reg_1967_reg[63]_0 [37]),
        .I2(Q[2]),
        .I3(\empty_72_fu_158_reg_n_12_[38] ),
        .I4(\L_ACF_load_3_reg_1967_reg[63]_0 [38]),
        .O(\empty_72_fu_158[39]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_72_fu_158[39]_i_12 
       (.I0(\empty_72_fu_158_reg_n_12_[36] ),
        .I1(\L_ACF_load_3_reg_1967_reg[63]_0 [36]),
        .I2(Q[2]),
        .I3(\empty_72_fu_158_reg_n_12_[37] ),
        .I4(\L_ACF_load_3_reg_1967_reg[63]_0 [37]),
        .O(\empty_72_fu_158[39]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_72_fu_158[39]_i_13 
       (.I0(\empty_72_fu_158_reg_n_12_[35] ),
        .I1(\L_ACF_load_3_reg_1967_reg[63]_0 [35]),
        .I2(Q[2]),
        .I3(\empty_72_fu_158_reg_n_12_[36] ),
        .I4(\L_ACF_load_3_reg_1967_reg[63]_0 [36]),
        .O(\empty_72_fu_158[39]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_72_fu_158[39]_i_14 
       (.I0(\empty_72_fu_158_reg_n_12_[34] ),
        .I1(\L_ACF_load_3_reg_1967_reg[63]_0 [34]),
        .I2(Q[2]),
        .I3(\empty_72_fu_158_reg_n_12_[35] ),
        .I4(\L_ACF_load_3_reg_1967_reg[63]_0 [35]),
        .O(\empty_72_fu_158[39]_i_14_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[39]_i_19 
       (.I0(\L_ACF_load_3_reg_1967_reg[63]_0 [33]),
        .I1(\empty_72_fu_158_reg_n_12_[33] ),
        .I2(Q[2]),
        .O(\empty_72_fu_158[39]_i_19_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[39]_i_2 
       (.I0(\L_ACF_load_3_reg_1967_reg[63]_0 [38]),
        .I1(\empty_72_fu_158_reg_n_12_[38] ),
        .I2(Q[2]),
        .O(\empty_72_fu_158[39]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[39]_i_21 
       (.I0(\L_ACF_load_3_reg_1967_reg[63]_0 [31]),
        .I1(\empty_72_fu_158_reg_n_12_[31] ),
        .I2(Q[2]),
        .O(\empty_72_fu_158[39]_i_21_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[39]_i_3 
       (.I0(\L_ACF_load_3_reg_1967_reg[63]_0 [37]),
        .I1(\empty_72_fu_158_reg_n_12_[37] ),
        .I2(Q[2]),
        .O(\empty_72_fu_158[39]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[39]_i_4 
       (.I0(\L_ACF_load_3_reg_1967_reg[63]_0 [36]),
        .I1(\empty_72_fu_158_reg_n_12_[36] ),
        .I2(Q[2]),
        .O(\empty_72_fu_158[39]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[39]_i_5 
       (.I0(\L_ACF_load_3_reg_1967_reg[63]_0 [35]),
        .I1(\empty_72_fu_158_reg_n_12_[35] ),
        .I2(Q[2]),
        .O(\empty_72_fu_158[39]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[39]_i_6 
       (.I0(\L_ACF_load_3_reg_1967_reg[63]_0 [34]),
        .I1(\empty_72_fu_158_reg_n_12_[34] ),
        .I2(Q[2]),
        .O(\empty_72_fu_158[39]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_72_fu_158[47]_i_10 
       (.I0(\empty_72_fu_158_reg_n_12_[46] ),
        .I1(\L_ACF_load_3_reg_1967_reg[63]_0 [46]),
        .I2(Q[2]),
        .I3(\empty_72_fu_158_reg_n_12_[47] ),
        .I4(\L_ACF_load_3_reg_1967_reg[63]_0 [47]),
        .O(\empty_72_fu_158[47]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_72_fu_158[47]_i_11 
       (.I0(\empty_72_fu_158_reg_n_12_[45] ),
        .I1(\L_ACF_load_3_reg_1967_reg[63]_0 [45]),
        .I2(Q[2]),
        .I3(\empty_72_fu_158_reg_n_12_[46] ),
        .I4(\L_ACF_load_3_reg_1967_reg[63]_0 [46]),
        .O(\empty_72_fu_158[47]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_72_fu_158[47]_i_12 
       (.I0(\empty_72_fu_158_reg_n_12_[44] ),
        .I1(\L_ACF_load_3_reg_1967_reg[63]_0 [44]),
        .I2(Q[2]),
        .I3(\empty_72_fu_158_reg_n_12_[45] ),
        .I4(\L_ACF_load_3_reg_1967_reg[63]_0 [45]),
        .O(\empty_72_fu_158[47]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_72_fu_158[47]_i_13 
       (.I0(\empty_72_fu_158_reg_n_12_[43] ),
        .I1(\L_ACF_load_3_reg_1967_reg[63]_0 [43]),
        .I2(Q[2]),
        .I3(\empty_72_fu_158_reg_n_12_[44] ),
        .I4(\L_ACF_load_3_reg_1967_reg[63]_0 [44]),
        .O(\empty_72_fu_158[47]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_72_fu_158[47]_i_14 
       (.I0(\empty_72_fu_158_reg_n_12_[42] ),
        .I1(\L_ACF_load_3_reg_1967_reg[63]_0 [42]),
        .I2(Q[2]),
        .I3(\empty_72_fu_158_reg_n_12_[43] ),
        .I4(\L_ACF_load_3_reg_1967_reg[63]_0 [43]),
        .O(\empty_72_fu_158[47]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_72_fu_158[47]_i_15 
       (.I0(\empty_72_fu_158_reg_n_12_[41] ),
        .I1(\L_ACF_load_3_reg_1967_reg[63]_0 [41]),
        .I2(Q[2]),
        .I3(\empty_72_fu_158_reg_n_12_[42] ),
        .I4(\L_ACF_load_3_reg_1967_reg[63]_0 [42]),
        .O(\empty_72_fu_158[47]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_72_fu_158[47]_i_16 
       (.I0(\empty_72_fu_158_reg_n_12_[40] ),
        .I1(\L_ACF_load_3_reg_1967_reg[63]_0 [40]),
        .I2(Q[2]),
        .I3(\empty_72_fu_158_reg_n_12_[41] ),
        .I4(\L_ACF_load_3_reg_1967_reg[63]_0 [41]),
        .O(\empty_72_fu_158[47]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_72_fu_158[47]_i_17 
       (.I0(\empty_72_fu_158_reg_n_12_[39] ),
        .I1(\L_ACF_load_3_reg_1967_reg[63]_0 [39]),
        .I2(Q[2]),
        .I3(\empty_72_fu_158_reg_n_12_[40] ),
        .I4(\L_ACF_load_3_reg_1967_reg[63]_0 [40]),
        .O(\empty_72_fu_158[47]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[47]_i_2 
       (.I0(\L_ACF_load_3_reg_1967_reg[63]_0 [46]),
        .I1(\empty_72_fu_158_reg_n_12_[46] ),
        .I2(Q[2]),
        .O(\empty_72_fu_158[47]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[47]_i_3 
       (.I0(\L_ACF_load_3_reg_1967_reg[63]_0 [45]),
        .I1(\empty_72_fu_158_reg_n_12_[45] ),
        .I2(Q[2]),
        .O(\empty_72_fu_158[47]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[47]_i_4 
       (.I0(\L_ACF_load_3_reg_1967_reg[63]_0 [44]),
        .I1(\empty_72_fu_158_reg_n_12_[44] ),
        .I2(Q[2]),
        .O(\empty_72_fu_158[47]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[47]_i_5 
       (.I0(\L_ACF_load_3_reg_1967_reg[63]_0 [43]),
        .I1(\empty_72_fu_158_reg_n_12_[43] ),
        .I2(Q[2]),
        .O(\empty_72_fu_158[47]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[47]_i_6 
       (.I0(\L_ACF_load_3_reg_1967_reg[63]_0 [42]),
        .I1(\empty_72_fu_158_reg_n_12_[42] ),
        .I2(Q[2]),
        .O(\empty_72_fu_158[47]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[47]_i_7 
       (.I0(\L_ACF_load_3_reg_1967_reg[63]_0 [41]),
        .I1(\empty_72_fu_158_reg_n_12_[41] ),
        .I2(Q[2]),
        .O(\empty_72_fu_158[47]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[47]_i_8 
       (.I0(\L_ACF_load_3_reg_1967_reg[63]_0 [40]),
        .I1(\empty_72_fu_158_reg_n_12_[40] ),
        .I2(Q[2]),
        .O(\empty_72_fu_158[47]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[47]_i_9 
       (.I0(\L_ACF_load_3_reg_1967_reg[63]_0 [39]),
        .I1(\empty_72_fu_158_reg_n_12_[39] ),
        .I2(Q[2]),
        .O(\empty_72_fu_158[47]_i_9_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_72_fu_158[55]_i_10 
       (.I0(\empty_72_fu_158_reg_n_12_[54] ),
        .I1(\L_ACF_load_3_reg_1967_reg[63]_0 [54]),
        .I2(Q[2]),
        .I3(\empty_72_fu_158_reg_n_12_[55] ),
        .I4(\L_ACF_load_3_reg_1967_reg[63]_0 [55]),
        .O(\empty_72_fu_158[55]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_72_fu_158[55]_i_11 
       (.I0(\empty_72_fu_158_reg_n_12_[53] ),
        .I1(\L_ACF_load_3_reg_1967_reg[63]_0 [53]),
        .I2(Q[2]),
        .I3(\empty_72_fu_158_reg_n_12_[54] ),
        .I4(\L_ACF_load_3_reg_1967_reg[63]_0 [54]),
        .O(\empty_72_fu_158[55]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_72_fu_158[55]_i_12 
       (.I0(\empty_72_fu_158_reg_n_12_[52] ),
        .I1(\L_ACF_load_3_reg_1967_reg[63]_0 [52]),
        .I2(Q[2]),
        .I3(\empty_72_fu_158_reg_n_12_[53] ),
        .I4(\L_ACF_load_3_reg_1967_reg[63]_0 [53]),
        .O(\empty_72_fu_158[55]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_72_fu_158[55]_i_13 
       (.I0(\empty_72_fu_158_reg_n_12_[51] ),
        .I1(\L_ACF_load_3_reg_1967_reg[63]_0 [51]),
        .I2(Q[2]),
        .I3(\empty_72_fu_158_reg_n_12_[52] ),
        .I4(\L_ACF_load_3_reg_1967_reg[63]_0 [52]),
        .O(\empty_72_fu_158[55]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_72_fu_158[55]_i_14 
       (.I0(\empty_72_fu_158_reg_n_12_[50] ),
        .I1(\L_ACF_load_3_reg_1967_reg[63]_0 [50]),
        .I2(Q[2]),
        .I3(\empty_72_fu_158_reg_n_12_[51] ),
        .I4(\L_ACF_load_3_reg_1967_reg[63]_0 [51]),
        .O(\empty_72_fu_158[55]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_72_fu_158[55]_i_15 
       (.I0(\empty_72_fu_158_reg_n_12_[49] ),
        .I1(\L_ACF_load_3_reg_1967_reg[63]_0 [49]),
        .I2(Q[2]),
        .I3(\empty_72_fu_158_reg_n_12_[50] ),
        .I4(\L_ACF_load_3_reg_1967_reg[63]_0 [50]),
        .O(\empty_72_fu_158[55]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_72_fu_158[55]_i_16 
       (.I0(\empty_72_fu_158_reg_n_12_[48] ),
        .I1(\L_ACF_load_3_reg_1967_reg[63]_0 [48]),
        .I2(Q[2]),
        .I3(\empty_72_fu_158_reg_n_12_[49] ),
        .I4(\L_ACF_load_3_reg_1967_reg[63]_0 [49]),
        .O(\empty_72_fu_158[55]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_72_fu_158[55]_i_17 
       (.I0(\empty_72_fu_158_reg_n_12_[47] ),
        .I1(\L_ACF_load_3_reg_1967_reg[63]_0 [47]),
        .I2(Q[2]),
        .I3(\empty_72_fu_158_reg_n_12_[48] ),
        .I4(\L_ACF_load_3_reg_1967_reg[63]_0 [48]),
        .O(\empty_72_fu_158[55]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[55]_i_2 
       (.I0(\L_ACF_load_3_reg_1967_reg[63]_0 [54]),
        .I1(\empty_72_fu_158_reg_n_12_[54] ),
        .I2(Q[2]),
        .O(\empty_72_fu_158[55]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[55]_i_3 
       (.I0(\L_ACF_load_3_reg_1967_reg[63]_0 [53]),
        .I1(\empty_72_fu_158_reg_n_12_[53] ),
        .I2(Q[2]),
        .O(\empty_72_fu_158[55]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[55]_i_4 
       (.I0(\L_ACF_load_3_reg_1967_reg[63]_0 [52]),
        .I1(\empty_72_fu_158_reg_n_12_[52] ),
        .I2(Q[2]),
        .O(\empty_72_fu_158[55]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[55]_i_5 
       (.I0(\L_ACF_load_3_reg_1967_reg[63]_0 [51]),
        .I1(\empty_72_fu_158_reg_n_12_[51] ),
        .I2(Q[2]),
        .O(\empty_72_fu_158[55]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[55]_i_6 
       (.I0(\L_ACF_load_3_reg_1967_reg[63]_0 [50]),
        .I1(\empty_72_fu_158_reg_n_12_[50] ),
        .I2(Q[2]),
        .O(\empty_72_fu_158[55]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[55]_i_7 
       (.I0(\L_ACF_load_3_reg_1967_reg[63]_0 [49]),
        .I1(\empty_72_fu_158_reg_n_12_[49] ),
        .I2(Q[2]),
        .O(\empty_72_fu_158[55]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[55]_i_8 
       (.I0(\L_ACF_load_3_reg_1967_reg[63]_0 [48]),
        .I1(\empty_72_fu_158_reg_n_12_[48] ),
        .I2(Q[2]),
        .O(\empty_72_fu_158[55]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[55]_i_9 
       (.I0(\L_ACF_load_3_reg_1967_reg[63]_0 [47]),
        .I1(\empty_72_fu_158_reg_n_12_[47] ),
        .I2(Q[2]),
        .O(\empty_72_fu_158[55]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_72_fu_158[63]_i_1 
       (.I0(Q[2]),
        .I1(ap_CS_fsm_state21),
        .O(\empty_72_fu_158[63]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_72_fu_158[63]_i_10 
       (.I0(\empty_72_fu_158_reg_n_12_[62] ),
        .I1(\L_ACF_load_3_reg_1967_reg[63]_0 [62]),
        .I2(Q[2]),
        .I3(\empty_72_fu_158_reg_n_12_[63] ),
        .I4(\L_ACF_load_3_reg_1967_reg[63]_0 [63]),
        .O(\empty_72_fu_158[63]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_72_fu_158[63]_i_11 
       (.I0(\empty_72_fu_158_reg_n_12_[61] ),
        .I1(\L_ACF_load_3_reg_1967_reg[63]_0 [61]),
        .I2(Q[2]),
        .I3(\empty_72_fu_158_reg_n_12_[62] ),
        .I4(\L_ACF_load_3_reg_1967_reg[63]_0 [62]),
        .O(\empty_72_fu_158[63]_i_11_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_72_fu_158[63]_i_12 
       (.I0(\empty_72_fu_158_reg_n_12_[60] ),
        .I1(\L_ACF_load_3_reg_1967_reg[63]_0 [60]),
        .I2(Q[2]),
        .I3(\empty_72_fu_158_reg_n_12_[61] ),
        .I4(\L_ACF_load_3_reg_1967_reg[63]_0 [61]),
        .O(\empty_72_fu_158[63]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_72_fu_158[63]_i_13 
       (.I0(\empty_72_fu_158_reg_n_12_[59] ),
        .I1(\L_ACF_load_3_reg_1967_reg[63]_0 [59]),
        .I2(Q[2]),
        .I3(\empty_72_fu_158_reg_n_12_[60] ),
        .I4(\L_ACF_load_3_reg_1967_reg[63]_0 [60]),
        .O(\empty_72_fu_158[63]_i_13_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_72_fu_158[63]_i_14 
       (.I0(\empty_72_fu_158_reg_n_12_[58] ),
        .I1(\L_ACF_load_3_reg_1967_reg[63]_0 [58]),
        .I2(Q[2]),
        .I3(\empty_72_fu_158_reg_n_12_[59] ),
        .I4(\L_ACF_load_3_reg_1967_reg[63]_0 [59]),
        .O(\empty_72_fu_158[63]_i_14_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_72_fu_158[63]_i_15 
       (.I0(\empty_72_fu_158_reg_n_12_[57] ),
        .I1(\L_ACF_load_3_reg_1967_reg[63]_0 [57]),
        .I2(Q[2]),
        .I3(\empty_72_fu_158_reg_n_12_[58] ),
        .I4(\L_ACF_load_3_reg_1967_reg[63]_0 [58]),
        .O(\empty_72_fu_158[63]_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_72_fu_158[63]_i_16 
       (.I0(\empty_72_fu_158_reg_n_12_[56] ),
        .I1(\L_ACF_load_3_reg_1967_reg[63]_0 [56]),
        .I2(Q[2]),
        .I3(\empty_72_fu_158_reg_n_12_[57] ),
        .I4(\L_ACF_load_3_reg_1967_reg[63]_0 [57]),
        .O(\empty_72_fu_158[63]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \empty_72_fu_158[63]_i_17 
       (.I0(\empty_72_fu_158_reg_n_12_[55] ),
        .I1(\L_ACF_load_3_reg_1967_reg[63]_0 [55]),
        .I2(Q[2]),
        .I3(\empty_72_fu_158_reg_n_12_[56] ),
        .I4(\L_ACF_load_3_reg_1967_reg[63]_0 [56]),
        .O(\empty_72_fu_158[63]_i_17_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[63]_i_3 
       (.I0(\L_ACF_load_3_reg_1967_reg[63]_0 [61]),
        .I1(\empty_72_fu_158_reg_n_12_[61] ),
        .I2(Q[2]),
        .O(\empty_72_fu_158[63]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[63]_i_4 
       (.I0(\L_ACF_load_3_reg_1967_reg[63]_0 [60]),
        .I1(\empty_72_fu_158_reg_n_12_[60] ),
        .I2(Q[2]),
        .O(\empty_72_fu_158[63]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[63]_i_5 
       (.I0(\L_ACF_load_3_reg_1967_reg[63]_0 [59]),
        .I1(\empty_72_fu_158_reg_n_12_[59] ),
        .I2(Q[2]),
        .O(\empty_72_fu_158[63]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[63]_i_6 
       (.I0(\L_ACF_load_3_reg_1967_reg[63]_0 [58]),
        .I1(\empty_72_fu_158_reg_n_12_[58] ),
        .I2(Q[2]),
        .O(\empty_72_fu_158[63]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[63]_i_7 
       (.I0(\L_ACF_load_3_reg_1967_reg[63]_0 [57]),
        .I1(\empty_72_fu_158_reg_n_12_[57] ),
        .I2(Q[2]),
        .O(\empty_72_fu_158[63]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[63]_i_8 
       (.I0(\L_ACF_load_3_reg_1967_reg[63]_0 [56]),
        .I1(\empty_72_fu_158_reg_n_12_[56] ),
        .I2(Q[2]),
        .O(\empty_72_fu_158[63]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[63]_i_9 
       (.I0(\L_ACF_load_3_reg_1967_reg[63]_0 [55]),
        .I1(\empty_72_fu_158_reg_n_12_[55] ),
        .I2(Q[2]),
        .O(\empty_72_fu_158[63]_i_9_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[0] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[0]),
        .Q(\empty_72_fu_158_reg_n_12_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[10] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[10]),
        .Q(\empty_72_fu_158_reg_n_12_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[11] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[11]),
        .Q(\empty_72_fu_158_reg_n_12_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[12] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[12]),
        .Q(\empty_72_fu_158_reg_n_12_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[13] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[13]),
        .Q(\empty_72_fu_158_reg_n_12_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[14] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[14]),
        .Q(\empty_72_fu_158_reg_n_12_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[15] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[15]),
        .Q(\empty_72_fu_158_reg_n_12_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[16] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[16]),
        .Q(\empty_72_fu_158_reg_n_12_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[17] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[17]),
        .Q(\empty_72_fu_158_reg_n_12_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[18] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[18]),
        .Q(\empty_72_fu_158_reg_n_12_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[19] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[19]),
        .Q(\empty_72_fu_158_reg_n_12_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[1] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[1]),
        .Q(\empty_72_fu_158_reg_n_12_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[20] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[20]),
        .Q(\empty_72_fu_158_reg_n_12_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[21] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[21]),
        .Q(\empty_72_fu_158_reg_n_12_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[22] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[22]),
        .Q(\empty_72_fu_158_reg_n_12_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[23] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[23]),
        .Q(\empty_72_fu_158_reg_n_12_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[24] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[24]),
        .Q(\empty_72_fu_158_reg_n_12_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[25] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[25]),
        .Q(\empty_72_fu_158_reg_n_12_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[26] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[26]),
        .Q(\empty_72_fu_158_reg_n_12_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[27] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[27]),
        .Q(\empty_72_fu_158_reg_n_12_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[28] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[28]),
        .Q(\empty_72_fu_158_reg_n_12_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[29] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[29]),
        .Q(\empty_72_fu_158_reg_n_12_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[2] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[2]),
        .Q(\empty_72_fu_158_reg_n_12_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[30] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[30]),
        .Q(\empty_72_fu_158_reg_n_12_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[31] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[31]),
        .Q(\empty_72_fu_158_reg_n_12_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[32] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[32]),
        .Q(\empty_72_fu_158_reg_n_12_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[33] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[33]),
        .Q(\empty_72_fu_158_reg_n_12_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[34] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[34]),
        .Q(\empty_72_fu_158_reg_n_12_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[35] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[35]),
        .Q(\empty_72_fu_158_reg_n_12_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[36] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[36]),
        .Q(\empty_72_fu_158_reg_n_12_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[37] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[37]),
        .Q(\empty_72_fu_158_reg_n_12_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[38] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[38]),
        .Q(\empty_72_fu_158_reg_n_12_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[39] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[39]),
        .Q(\empty_72_fu_158_reg_n_12_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[3] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[3]),
        .Q(\empty_72_fu_158_reg_n_12_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[40] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[40]),
        .Q(\empty_72_fu_158_reg_n_12_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[41] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[41]),
        .Q(\empty_72_fu_158_reg_n_12_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[42] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[42]),
        .Q(\empty_72_fu_158_reg_n_12_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[43] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[43]),
        .Q(\empty_72_fu_158_reg_n_12_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[44] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[44]),
        .Q(\empty_72_fu_158_reg_n_12_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[45] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[45]),
        .Q(\empty_72_fu_158_reg_n_12_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[46] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[46]),
        .Q(\empty_72_fu_158_reg_n_12_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[47] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[47]),
        .Q(\empty_72_fu_158_reg_n_12_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[48] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[48]),
        .Q(\empty_72_fu_158_reg_n_12_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[49] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[49]),
        .Q(\empty_72_fu_158_reg_n_12_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[4] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[4]),
        .Q(\empty_72_fu_158_reg_n_12_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[50] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[50]),
        .Q(\empty_72_fu_158_reg_n_12_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[51] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[51]),
        .Q(\empty_72_fu_158_reg_n_12_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[52] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[52]),
        .Q(\empty_72_fu_158_reg_n_12_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[53] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[53]),
        .Q(\empty_72_fu_158_reg_n_12_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[54] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[54]),
        .Q(\empty_72_fu_158_reg_n_12_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[55] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[55]),
        .Q(\empty_72_fu_158_reg_n_12_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[56] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[56]),
        .Q(\empty_72_fu_158_reg_n_12_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[57] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[57]),
        .Q(\empty_72_fu_158_reg_n_12_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[58] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[58]),
        .Q(\empty_72_fu_158_reg_n_12_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[59] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[59]),
        .Q(\empty_72_fu_158_reg_n_12_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[5] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[5]),
        .Q(\empty_72_fu_158_reg_n_12_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[60] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[60]),
        .Q(\empty_72_fu_158_reg_n_12_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[61] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[61]),
        .Q(\empty_72_fu_158_reg_n_12_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[62] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[62]),
        .Q(\empty_72_fu_158_reg_n_12_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[63] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[63]),
        .Q(\empty_72_fu_158_reg_n_12_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[6] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[6]),
        .Q(\empty_72_fu_158_reg_n_12_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[7] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[7]),
        .Q(\empty_72_fu_158_reg_n_12_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[8] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[8]),
        .Q(\empty_72_fu_158_reg_n_12_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_72_fu_158_reg[9] 
       (.C(ap_clk),
        .CE(\empty_72_fu_158[63]_i_1_n_12 ),
        .D(empty_72_fu_158[9]),
        .Q(\empty_72_fu_158_reg_n_12_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_73_fu_162[0]_i_1 
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state21),
        .O(\empty_73_fu_162[0]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[0] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_52),
        .Q(empty_73_fu_162_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[10] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_58),
        .Q(empty_73_fu_162_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[11] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_57),
        .Q(empty_73_fu_162_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[12] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_56),
        .Q(empty_73_fu_162_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[13] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_55),
        .Q(empty_73_fu_162_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[14] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_54),
        .Q(empty_73_fu_162_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[15] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_53),
        .Q(empty_73_fu_162_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[16] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_68),
        .Q(empty_73_fu_162_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[17] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_67),
        .Q(empty_73_fu_162_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[18] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_66),
        .Q(empty_73_fu_162_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[19] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_65),
        .Q(empty_73_fu_162_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[1] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_51),
        .Q(empty_73_fu_162_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[20] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_64),
        .Q(empty_73_fu_162_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[21] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_63),
        .Q(empty_73_fu_162_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[22] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_62),
        .Q(empty_73_fu_162_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[23] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_61),
        .Q(empty_73_fu_162_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[24] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_76),
        .Q(empty_73_fu_162_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[25] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_75),
        .Q(empty_73_fu_162_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[26] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_74),
        .Q(empty_73_fu_162_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[27] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_73),
        .Q(empty_73_fu_162_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[28] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_72),
        .Q(empty_73_fu_162_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[29] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_71),
        .Q(empty_73_fu_162_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[2] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_50),
        .Q(empty_73_fu_162_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[30] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_70),
        .Q(empty_73_fu_162_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[31] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_69),
        .Q(empty_73_fu_162_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[32] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_84),
        .Q(empty_73_fu_162_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[33] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_83),
        .Q(empty_73_fu_162_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[34] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_82),
        .Q(empty_73_fu_162_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[35] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_81),
        .Q(empty_73_fu_162_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[36] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_80),
        .Q(empty_73_fu_162_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[37] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_79),
        .Q(empty_73_fu_162_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[38] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_78),
        .Q(empty_73_fu_162_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[39] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_77),
        .Q(empty_73_fu_162_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[3] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_49),
        .Q(empty_73_fu_162_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[40] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_92),
        .Q(empty_73_fu_162_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[41] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_91),
        .Q(empty_73_fu_162_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[42] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_90),
        .Q(empty_73_fu_162_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[43] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_89),
        .Q(empty_73_fu_162_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[44] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_88),
        .Q(empty_73_fu_162_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[45] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_87),
        .Q(empty_73_fu_162_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[46] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_86),
        .Q(empty_73_fu_162_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[47] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_85),
        .Q(empty_73_fu_162_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[48] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_100),
        .Q(empty_73_fu_162_reg[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[49] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_99),
        .Q(empty_73_fu_162_reg[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[4] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_48),
        .Q(empty_73_fu_162_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[50] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_98),
        .Q(empty_73_fu_162_reg[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[51] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_97),
        .Q(empty_73_fu_162_reg[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[52] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_96),
        .Q(empty_73_fu_162_reg[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[53] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_95),
        .Q(empty_73_fu_162_reg[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[54] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_94),
        .Q(empty_73_fu_162_reg[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[55] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_93),
        .Q(empty_73_fu_162_reg[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[56] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_108),
        .Q(empty_73_fu_162_reg[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[57] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_107),
        .Q(empty_73_fu_162_reg[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[58] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_106),
        .Q(empty_73_fu_162_reg[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[59] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_105),
        .Q(empty_73_fu_162_reg[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[5] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_47),
        .Q(empty_73_fu_162_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[60] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_104),
        .Q(empty_73_fu_162_reg[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[61] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_103),
        .Q(empty_73_fu_162_reg[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[62] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_102),
        .Q(empty_73_fu_162_reg[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[63] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_101),
        .Q(empty_73_fu_162_reg[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[6] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_46),
        .Q(empty_73_fu_162_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[7] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_45),
        .Q(empty_73_fu_162_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[8] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_60),
        .Q(empty_73_fu_162_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_73_fu_162_reg[9] 
       (.C(ap_clk),
        .CE(\empty_73_fu_162[0]_i_1_n_12 ),
        .D(mac_muladd_16s_16s_32s_33_4_1_U45_n_59),
        .Q(empty_73_fu_162_reg[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[0]_i_2 
       (.I0(mul_ln126_reg_2113_reg_n_110),
        .I1(empty_74_fu_166_reg[7]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [7]),
        .O(\empty_74_fu_166[0]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[0]_i_3 
       (.I0(mul_ln126_reg_2113_reg_n_111),
        .I1(empty_74_fu_166_reg[6]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [6]),
        .O(\empty_74_fu_166[0]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[0]_i_4 
       (.I0(mul_ln126_reg_2113_reg_n_112),
        .I1(empty_74_fu_166_reg[5]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [5]),
        .O(\empty_74_fu_166[0]_i_4_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[0]_i_5 
       (.I0(mul_ln126_reg_2113_reg_n_113),
        .I1(empty_74_fu_166_reg[4]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [4]),
        .O(\empty_74_fu_166[0]_i_5_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[0]_i_6 
       (.I0(mul_ln126_reg_2113_reg_n_114),
        .I1(empty_74_fu_166_reg[3]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [3]),
        .O(\empty_74_fu_166[0]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[0]_i_7 
       (.I0(mul_ln126_reg_2113_reg_n_115),
        .I1(empty_74_fu_166_reg[2]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [2]),
        .O(\empty_74_fu_166[0]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[0]_i_8 
       (.I0(mul_ln126_reg_2113_reg_n_116),
        .I1(empty_74_fu_166_reg[1]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [1]),
        .O(\empty_74_fu_166[0]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[0]_i_9 
       (.I0(mul_ln126_reg_2113_reg_n_117),
        .I1(empty_74_fu_166_reg[0]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [0]),
        .O(\empty_74_fu_166[0]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[16]_i_2 
       (.I0(mul_ln126_reg_2113_reg_n_94),
        .I1(empty_74_fu_166_reg[23]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [23]),
        .O(\empty_74_fu_166[16]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[16]_i_3 
       (.I0(mul_ln126_reg_2113_reg_n_95),
        .I1(empty_74_fu_166_reg[22]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [22]),
        .O(\empty_74_fu_166[16]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[16]_i_4 
       (.I0(mul_ln126_reg_2113_reg_n_96),
        .I1(empty_74_fu_166_reg[21]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [21]),
        .O(\empty_74_fu_166[16]_i_4_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[16]_i_5 
       (.I0(mul_ln126_reg_2113_reg_n_97),
        .I1(empty_74_fu_166_reg[20]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [20]),
        .O(\empty_74_fu_166[16]_i_5_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[16]_i_6 
       (.I0(mul_ln126_reg_2113_reg_n_98),
        .I1(empty_74_fu_166_reg[19]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [19]),
        .O(\empty_74_fu_166[16]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[16]_i_7 
       (.I0(mul_ln126_reg_2113_reg_n_99),
        .I1(empty_74_fu_166_reg[18]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [18]),
        .O(\empty_74_fu_166[16]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[16]_i_8 
       (.I0(mul_ln126_reg_2113_reg_n_100),
        .I1(empty_74_fu_166_reg[17]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [17]),
        .O(\empty_74_fu_166[16]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[16]_i_9 
       (.I0(mul_ln126_reg_2113_reg_n_101),
        .I1(empty_74_fu_166_reg[16]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [16]),
        .O(\empty_74_fu_166[16]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[24]_i_2 
       (.I0(mul_ln126_reg_2113_reg_n_86),
        .I1(empty_74_fu_166_reg[31]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [31]),
        .O(\empty_74_fu_166[24]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[24]_i_3 
       (.I0(mul_ln126_reg_2113_reg_n_87),
        .I1(empty_74_fu_166_reg[30]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [30]),
        .O(\empty_74_fu_166[24]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[24]_i_4 
       (.I0(mul_ln126_reg_2113_reg_n_88),
        .I1(empty_74_fu_166_reg[29]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [29]),
        .O(\empty_74_fu_166[24]_i_4_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[24]_i_5 
       (.I0(mul_ln126_reg_2113_reg_n_89),
        .I1(empty_74_fu_166_reg[28]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [28]),
        .O(\empty_74_fu_166[24]_i_5_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[24]_i_6 
       (.I0(mul_ln126_reg_2113_reg_n_90),
        .I1(empty_74_fu_166_reg[27]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [27]),
        .O(\empty_74_fu_166[24]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[24]_i_7 
       (.I0(mul_ln126_reg_2113_reg_n_91),
        .I1(empty_74_fu_166_reg[26]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [26]),
        .O(\empty_74_fu_166[24]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[24]_i_8 
       (.I0(mul_ln126_reg_2113_reg_n_92),
        .I1(empty_74_fu_166_reg[25]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [25]),
        .O(\empty_74_fu_166[24]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[24]_i_9 
       (.I0(mul_ln126_reg_2113_reg_n_93),
        .I1(empty_74_fu_166_reg[24]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [24]),
        .O(\empty_74_fu_166[24]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[32]_i_2 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[39]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [39]),
        .O(\empty_74_fu_166[32]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[32]_i_3 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[38]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [38]),
        .O(\empty_74_fu_166[32]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[32]_i_4 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[37]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [37]),
        .O(\empty_74_fu_166[32]_i_4_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[32]_i_5 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[36]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [36]),
        .O(\empty_74_fu_166[32]_i_5_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[32]_i_6 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[35]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [35]),
        .O(\empty_74_fu_166[32]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[32]_i_7 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[34]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [34]),
        .O(\empty_74_fu_166[32]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[32]_i_8 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[33]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [33]),
        .O(\empty_74_fu_166[32]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[32]_i_9 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[32]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [32]),
        .O(\empty_74_fu_166[32]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[40]_i_2 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[47]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [47]),
        .O(\empty_74_fu_166[40]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[40]_i_3 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[46]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [46]),
        .O(\empty_74_fu_166[40]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[40]_i_4 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[45]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [45]),
        .O(\empty_74_fu_166[40]_i_4_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[40]_i_5 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[44]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [44]),
        .O(\empty_74_fu_166[40]_i_5_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[40]_i_6 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[43]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [43]),
        .O(\empty_74_fu_166[40]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[40]_i_7 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[42]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [42]),
        .O(\empty_74_fu_166[40]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[40]_i_8 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[41]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [41]),
        .O(\empty_74_fu_166[40]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[40]_i_9 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[40]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [40]),
        .O(\empty_74_fu_166[40]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[48]_i_2 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[55]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [55]),
        .O(\empty_74_fu_166[48]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[48]_i_3 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[54]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [54]),
        .O(\empty_74_fu_166[48]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[48]_i_4 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[53]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [53]),
        .O(\empty_74_fu_166[48]_i_4_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[48]_i_5 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[52]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [52]),
        .O(\empty_74_fu_166[48]_i_5_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[48]_i_6 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[51]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [51]),
        .O(\empty_74_fu_166[48]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[48]_i_7 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[50]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [50]),
        .O(\empty_74_fu_166[48]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[48]_i_8 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[49]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [49]),
        .O(\empty_74_fu_166[48]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[48]_i_9 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[48]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [48]),
        .O(\empty_74_fu_166[48]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[56]_i_2 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[63]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [63]),
        .O(\empty_74_fu_166[56]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[56]_i_3 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[62]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [62]),
        .O(\empty_74_fu_166[56]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[56]_i_4 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[61]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [61]),
        .O(\empty_74_fu_166[56]_i_4_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[56]_i_5 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[60]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [60]),
        .O(\empty_74_fu_166[56]_i_5_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[56]_i_6 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[59]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [59]),
        .O(\empty_74_fu_166[56]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[56]_i_7 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[58]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [58]),
        .O(\empty_74_fu_166[56]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[56]_i_8 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[57]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [57]),
        .O(\empty_74_fu_166[56]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[56]_i_9 
       (.I0(mul_ln126_reg_2113_reg_n_85),
        .I1(empty_74_fu_166_reg[56]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [56]),
        .O(\empty_74_fu_166[56]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[8]_i_2 
       (.I0(mul_ln126_reg_2113_reg_n_102),
        .I1(empty_74_fu_166_reg[15]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [15]),
        .O(\empty_74_fu_166[8]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[8]_i_3 
       (.I0(mul_ln126_reg_2113_reg_n_103),
        .I1(empty_74_fu_166_reg[14]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [14]),
        .O(\empty_74_fu_166[8]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[8]_i_4 
       (.I0(mul_ln126_reg_2113_reg_n_104),
        .I1(empty_74_fu_166_reg[13]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [13]),
        .O(\empty_74_fu_166[8]_i_4_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[8]_i_5 
       (.I0(mul_ln126_reg_2113_reg_n_105),
        .I1(empty_74_fu_166_reg[12]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [12]),
        .O(\empty_74_fu_166[8]_i_5_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[8]_i_6 
       (.I0(mul_ln126_reg_2113_reg_n_106),
        .I1(empty_74_fu_166_reg[11]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [11]),
        .O(\empty_74_fu_166[8]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[8]_i_7 
       (.I0(mul_ln126_reg_2113_reg_n_107),
        .I1(empty_74_fu_166_reg[10]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [10]),
        .O(\empty_74_fu_166[8]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[8]_i_8 
       (.I0(mul_ln126_reg_2113_reg_n_108),
        .I1(empty_74_fu_166_reg[9]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [9]),
        .O(\empty_74_fu_166[8]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \empty_74_fu_166[8]_i_9 
       (.I0(mul_ln126_reg_2113_reg_n_109),
        .I1(empty_74_fu_166_reg[8]),
        .I2(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .I3(\L_ACF_load_3_reg_1967_reg[63]_0 [8]),
        .O(\empty_74_fu_166[8]_i_9_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[0]_i_1_n_27 ),
        .Q(empty_74_fu_166_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_74_fu_166_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_74_fu_166_reg[0]_i_1_n_12 ,\empty_74_fu_166_reg[0]_i_1_n_13 ,\empty_74_fu_166_reg[0]_i_1_n_14 ,\empty_74_fu_166_reg[0]_i_1_n_15 ,\empty_74_fu_166_reg[0]_i_1_n_16 ,\empty_74_fu_166_reg[0]_i_1_n_17 ,\empty_74_fu_166_reg[0]_i_1_n_18 ,\empty_74_fu_166_reg[0]_i_1_n_19 }),
        .DI({mul_ln126_reg_2113_reg_n_110,mul_ln126_reg_2113_reg_n_111,mul_ln126_reg_2113_reg_n_112,mul_ln126_reg_2113_reg_n_113,mul_ln126_reg_2113_reg_n_114,mul_ln126_reg_2113_reg_n_115,mul_ln126_reg_2113_reg_n_116,mul_ln126_reg_2113_reg_n_117}),
        .O({\empty_74_fu_166_reg[0]_i_1_n_20 ,\empty_74_fu_166_reg[0]_i_1_n_21 ,\empty_74_fu_166_reg[0]_i_1_n_22 ,\empty_74_fu_166_reg[0]_i_1_n_23 ,\empty_74_fu_166_reg[0]_i_1_n_24 ,\empty_74_fu_166_reg[0]_i_1_n_25 ,\empty_74_fu_166_reg[0]_i_1_n_26 ,\empty_74_fu_166_reg[0]_i_1_n_27 }),
        .S({\empty_74_fu_166[0]_i_2_n_12 ,\empty_74_fu_166[0]_i_3_n_12 ,\empty_74_fu_166[0]_i_4_n_12 ,\empty_74_fu_166[0]_i_5_n_12 ,\empty_74_fu_166[0]_i_6_n_12 ,\empty_74_fu_166[0]_i_7_n_12 ,\empty_74_fu_166[0]_i_8_n_12 ,\empty_74_fu_166[0]_i_9_n_12 }));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[8]_i_1_n_25 ),
        .Q(empty_74_fu_166_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[8]_i_1_n_24 ),
        .Q(empty_74_fu_166_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[8]_i_1_n_23 ),
        .Q(empty_74_fu_166_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[8]_i_1_n_22 ),
        .Q(empty_74_fu_166_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[8]_i_1_n_21 ),
        .Q(empty_74_fu_166_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[8]_i_1_n_20 ),
        .Q(empty_74_fu_166_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[16]_i_1_n_27 ),
        .Q(empty_74_fu_166_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_74_fu_166_reg[16]_i_1 
       (.CI(\empty_74_fu_166_reg[8]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_74_fu_166_reg[16]_i_1_n_12 ,\empty_74_fu_166_reg[16]_i_1_n_13 ,\empty_74_fu_166_reg[16]_i_1_n_14 ,\empty_74_fu_166_reg[16]_i_1_n_15 ,\empty_74_fu_166_reg[16]_i_1_n_16 ,\empty_74_fu_166_reg[16]_i_1_n_17 ,\empty_74_fu_166_reg[16]_i_1_n_18 ,\empty_74_fu_166_reg[16]_i_1_n_19 }),
        .DI({mul_ln126_reg_2113_reg_n_94,mul_ln126_reg_2113_reg_n_95,mul_ln126_reg_2113_reg_n_96,mul_ln126_reg_2113_reg_n_97,mul_ln126_reg_2113_reg_n_98,mul_ln126_reg_2113_reg_n_99,mul_ln126_reg_2113_reg_n_100,mul_ln126_reg_2113_reg_n_101}),
        .O({\empty_74_fu_166_reg[16]_i_1_n_20 ,\empty_74_fu_166_reg[16]_i_1_n_21 ,\empty_74_fu_166_reg[16]_i_1_n_22 ,\empty_74_fu_166_reg[16]_i_1_n_23 ,\empty_74_fu_166_reg[16]_i_1_n_24 ,\empty_74_fu_166_reg[16]_i_1_n_25 ,\empty_74_fu_166_reg[16]_i_1_n_26 ,\empty_74_fu_166_reg[16]_i_1_n_27 }),
        .S({\empty_74_fu_166[16]_i_2_n_12 ,\empty_74_fu_166[16]_i_3_n_12 ,\empty_74_fu_166[16]_i_4_n_12 ,\empty_74_fu_166[16]_i_5_n_12 ,\empty_74_fu_166[16]_i_6_n_12 ,\empty_74_fu_166[16]_i_7_n_12 ,\empty_74_fu_166[16]_i_8_n_12 ,\empty_74_fu_166[16]_i_9_n_12 }));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[16]_i_1_n_26 ),
        .Q(empty_74_fu_166_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[16]_i_1_n_25 ),
        .Q(empty_74_fu_166_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[16]_i_1_n_24 ),
        .Q(empty_74_fu_166_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[0]_i_1_n_26 ),
        .Q(empty_74_fu_166_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[16]_i_1_n_23 ),
        .Q(empty_74_fu_166_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[16]_i_1_n_22 ),
        .Q(empty_74_fu_166_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[16]_i_1_n_21 ),
        .Q(empty_74_fu_166_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[16]_i_1_n_20 ),
        .Q(empty_74_fu_166_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[24]_i_1_n_27 ),
        .Q(empty_74_fu_166_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_74_fu_166_reg[24]_i_1 
       (.CI(\empty_74_fu_166_reg[16]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_74_fu_166_reg[24]_i_1_n_12 ,\empty_74_fu_166_reg[24]_i_1_n_13 ,\empty_74_fu_166_reg[24]_i_1_n_14 ,\empty_74_fu_166_reg[24]_i_1_n_15 ,\empty_74_fu_166_reg[24]_i_1_n_16 ,\empty_74_fu_166_reg[24]_i_1_n_17 ,\empty_74_fu_166_reg[24]_i_1_n_18 ,\empty_74_fu_166_reg[24]_i_1_n_19 }),
        .DI({mul_ln126_reg_2113_reg_n_86,mul_ln126_reg_2113_reg_n_87,mul_ln126_reg_2113_reg_n_88,mul_ln126_reg_2113_reg_n_89,mul_ln126_reg_2113_reg_n_90,mul_ln126_reg_2113_reg_n_91,mul_ln126_reg_2113_reg_n_92,mul_ln126_reg_2113_reg_n_93}),
        .O({\empty_74_fu_166_reg[24]_i_1_n_20 ,\empty_74_fu_166_reg[24]_i_1_n_21 ,\empty_74_fu_166_reg[24]_i_1_n_22 ,\empty_74_fu_166_reg[24]_i_1_n_23 ,\empty_74_fu_166_reg[24]_i_1_n_24 ,\empty_74_fu_166_reg[24]_i_1_n_25 ,\empty_74_fu_166_reg[24]_i_1_n_26 ,\empty_74_fu_166_reg[24]_i_1_n_27 }),
        .S({\empty_74_fu_166[24]_i_2_n_12 ,\empty_74_fu_166[24]_i_3_n_12 ,\empty_74_fu_166[24]_i_4_n_12 ,\empty_74_fu_166[24]_i_5_n_12 ,\empty_74_fu_166[24]_i_6_n_12 ,\empty_74_fu_166[24]_i_7_n_12 ,\empty_74_fu_166[24]_i_8_n_12 ,\empty_74_fu_166[24]_i_9_n_12 }));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[24]_i_1_n_26 ),
        .Q(empty_74_fu_166_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[24]_i_1_n_25 ),
        .Q(empty_74_fu_166_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[24]_i_1_n_24 ),
        .Q(empty_74_fu_166_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[24]_i_1_n_23 ),
        .Q(empty_74_fu_166_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[24]_i_1_n_22 ),
        .Q(empty_74_fu_166_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[0]_i_1_n_25 ),
        .Q(empty_74_fu_166_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[24]_i_1_n_21 ),
        .Q(empty_74_fu_166_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[24]_i_1_n_20 ),
        .Q(empty_74_fu_166_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[32] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[32]_i_1_n_27 ),
        .Q(empty_74_fu_166_reg[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_74_fu_166_reg[32]_i_1 
       (.CI(\empty_74_fu_166_reg[24]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_74_fu_166_reg[32]_i_1_n_12 ,\empty_74_fu_166_reg[32]_i_1_n_13 ,\empty_74_fu_166_reg[32]_i_1_n_14 ,\empty_74_fu_166_reg[32]_i_1_n_15 ,\empty_74_fu_166_reg[32]_i_1_n_16 ,\empty_74_fu_166_reg[32]_i_1_n_17 ,\empty_74_fu_166_reg[32]_i_1_n_18 ,\empty_74_fu_166_reg[32]_i_1_n_19 }),
        .DI({mul_ln126_reg_2113_reg_n_85,mul_ln126_reg_2113_reg_n_85,mul_ln126_reg_2113_reg_n_85,mul_ln126_reg_2113_reg_n_85,mul_ln126_reg_2113_reg_n_85,mul_ln126_reg_2113_reg_n_85,mul_ln126_reg_2113_reg_n_85,mul_ln126_reg_2113_reg_n_85}),
        .O({\empty_74_fu_166_reg[32]_i_1_n_20 ,\empty_74_fu_166_reg[32]_i_1_n_21 ,\empty_74_fu_166_reg[32]_i_1_n_22 ,\empty_74_fu_166_reg[32]_i_1_n_23 ,\empty_74_fu_166_reg[32]_i_1_n_24 ,\empty_74_fu_166_reg[32]_i_1_n_25 ,\empty_74_fu_166_reg[32]_i_1_n_26 ,\empty_74_fu_166_reg[32]_i_1_n_27 }),
        .S({\empty_74_fu_166[32]_i_2_n_12 ,\empty_74_fu_166[32]_i_3_n_12 ,\empty_74_fu_166[32]_i_4_n_12 ,\empty_74_fu_166[32]_i_5_n_12 ,\empty_74_fu_166[32]_i_6_n_12 ,\empty_74_fu_166[32]_i_7_n_12 ,\empty_74_fu_166[32]_i_8_n_12 ,\empty_74_fu_166[32]_i_9_n_12 }));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[33] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[32]_i_1_n_26 ),
        .Q(empty_74_fu_166_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[34] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[32]_i_1_n_25 ),
        .Q(empty_74_fu_166_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[35] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[32]_i_1_n_24 ),
        .Q(empty_74_fu_166_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[36] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[32]_i_1_n_23 ),
        .Q(empty_74_fu_166_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[37] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[32]_i_1_n_22 ),
        .Q(empty_74_fu_166_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[38] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[32]_i_1_n_21 ),
        .Q(empty_74_fu_166_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[39] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[32]_i_1_n_20 ),
        .Q(empty_74_fu_166_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[0]_i_1_n_24 ),
        .Q(empty_74_fu_166_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[40] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[40]_i_1_n_27 ),
        .Q(empty_74_fu_166_reg[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_74_fu_166_reg[40]_i_1 
       (.CI(\empty_74_fu_166_reg[32]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_74_fu_166_reg[40]_i_1_n_12 ,\empty_74_fu_166_reg[40]_i_1_n_13 ,\empty_74_fu_166_reg[40]_i_1_n_14 ,\empty_74_fu_166_reg[40]_i_1_n_15 ,\empty_74_fu_166_reg[40]_i_1_n_16 ,\empty_74_fu_166_reg[40]_i_1_n_17 ,\empty_74_fu_166_reg[40]_i_1_n_18 ,\empty_74_fu_166_reg[40]_i_1_n_19 }),
        .DI({mul_ln126_reg_2113_reg_n_85,mul_ln126_reg_2113_reg_n_85,mul_ln126_reg_2113_reg_n_85,mul_ln126_reg_2113_reg_n_85,mul_ln126_reg_2113_reg_n_85,mul_ln126_reg_2113_reg_n_85,mul_ln126_reg_2113_reg_n_85,mul_ln126_reg_2113_reg_n_85}),
        .O({\empty_74_fu_166_reg[40]_i_1_n_20 ,\empty_74_fu_166_reg[40]_i_1_n_21 ,\empty_74_fu_166_reg[40]_i_1_n_22 ,\empty_74_fu_166_reg[40]_i_1_n_23 ,\empty_74_fu_166_reg[40]_i_1_n_24 ,\empty_74_fu_166_reg[40]_i_1_n_25 ,\empty_74_fu_166_reg[40]_i_1_n_26 ,\empty_74_fu_166_reg[40]_i_1_n_27 }),
        .S({\empty_74_fu_166[40]_i_2_n_12 ,\empty_74_fu_166[40]_i_3_n_12 ,\empty_74_fu_166[40]_i_4_n_12 ,\empty_74_fu_166[40]_i_5_n_12 ,\empty_74_fu_166[40]_i_6_n_12 ,\empty_74_fu_166[40]_i_7_n_12 ,\empty_74_fu_166[40]_i_8_n_12 ,\empty_74_fu_166[40]_i_9_n_12 }));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[41] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[40]_i_1_n_26 ),
        .Q(empty_74_fu_166_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[42] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[40]_i_1_n_25 ),
        .Q(empty_74_fu_166_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[43] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[40]_i_1_n_24 ),
        .Q(empty_74_fu_166_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[44] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[40]_i_1_n_23 ),
        .Q(empty_74_fu_166_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[45] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[40]_i_1_n_22 ),
        .Q(empty_74_fu_166_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[46] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[40]_i_1_n_21 ),
        .Q(empty_74_fu_166_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[47] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[40]_i_1_n_20 ),
        .Q(empty_74_fu_166_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[48] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[48]_i_1_n_27 ),
        .Q(empty_74_fu_166_reg[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_74_fu_166_reg[48]_i_1 
       (.CI(\empty_74_fu_166_reg[40]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_74_fu_166_reg[48]_i_1_n_12 ,\empty_74_fu_166_reg[48]_i_1_n_13 ,\empty_74_fu_166_reg[48]_i_1_n_14 ,\empty_74_fu_166_reg[48]_i_1_n_15 ,\empty_74_fu_166_reg[48]_i_1_n_16 ,\empty_74_fu_166_reg[48]_i_1_n_17 ,\empty_74_fu_166_reg[48]_i_1_n_18 ,\empty_74_fu_166_reg[48]_i_1_n_19 }),
        .DI({mul_ln126_reg_2113_reg_n_85,mul_ln126_reg_2113_reg_n_85,mul_ln126_reg_2113_reg_n_85,mul_ln126_reg_2113_reg_n_85,mul_ln126_reg_2113_reg_n_85,mul_ln126_reg_2113_reg_n_85,mul_ln126_reg_2113_reg_n_85,mul_ln126_reg_2113_reg_n_85}),
        .O({\empty_74_fu_166_reg[48]_i_1_n_20 ,\empty_74_fu_166_reg[48]_i_1_n_21 ,\empty_74_fu_166_reg[48]_i_1_n_22 ,\empty_74_fu_166_reg[48]_i_1_n_23 ,\empty_74_fu_166_reg[48]_i_1_n_24 ,\empty_74_fu_166_reg[48]_i_1_n_25 ,\empty_74_fu_166_reg[48]_i_1_n_26 ,\empty_74_fu_166_reg[48]_i_1_n_27 }),
        .S({\empty_74_fu_166[48]_i_2_n_12 ,\empty_74_fu_166[48]_i_3_n_12 ,\empty_74_fu_166[48]_i_4_n_12 ,\empty_74_fu_166[48]_i_5_n_12 ,\empty_74_fu_166[48]_i_6_n_12 ,\empty_74_fu_166[48]_i_7_n_12 ,\empty_74_fu_166[48]_i_8_n_12 ,\empty_74_fu_166[48]_i_9_n_12 }));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[49] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[48]_i_1_n_26 ),
        .Q(empty_74_fu_166_reg[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[0]_i_1_n_23 ),
        .Q(empty_74_fu_166_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[50] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[48]_i_1_n_25 ),
        .Q(empty_74_fu_166_reg[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[51] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[48]_i_1_n_24 ),
        .Q(empty_74_fu_166_reg[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[52] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[48]_i_1_n_23 ),
        .Q(empty_74_fu_166_reg[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[53] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[48]_i_1_n_22 ),
        .Q(empty_74_fu_166_reg[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[54] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[48]_i_1_n_21 ),
        .Q(empty_74_fu_166_reg[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[55] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[48]_i_1_n_20 ),
        .Q(empty_74_fu_166_reg[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[56] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[56]_i_1_n_27 ),
        .Q(empty_74_fu_166_reg[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_74_fu_166_reg[56]_i_1 
       (.CI(\empty_74_fu_166_reg[48]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_74_fu_166_reg[56]_i_1_CO_UNCONNECTED [7],\empty_74_fu_166_reg[56]_i_1_n_13 ,\empty_74_fu_166_reg[56]_i_1_n_14 ,\empty_74_fu_166_reg[56]_i_1_n_15 ,\empty_74_fu_166_reg[56]_i_1_n_16 ,\empty_74_fu_166_reg[56]_i_1_n_17 ,\empty_74_fu_166_reg[56]_i_1_n_18 ,\empty_74_fu_166_reg[56]_i_1_n_19 }),
        .DI({1'b0,mul_ln126_reg_2113_reg_n_85,mul_ln126_reg_2113_reg_n_85,mul_ln126_reg_2113_reg_n_85,mul_ln126_reg_2113_reg_n_85,mul_ln126_reg_2113_reg_n_85,mul_ln126_reg_2113_reg_n_85,mul_ln126_reg_2113_reg_n_85}),
        .O({\empty_74_fu_166_reg[56]_i_1_n_20 ,\empty_74_fu_166_reg[56]_i_1_n_21 ,\empty_74_fu_166_reg[56]_i_1_n_22 ,\empty_74_fu_166_reg[56]_i_1_n_23 ,\empty_74_fu_166_reg[56]_i_1_n_24 ,\empty_74_fu_166_reg[56]_i_1_n_25 ,\empty_74_fu_166_reg[56]_i_1_n_26 ,\empty_74_fu_166_reg[56]_i_1_n_27 }),
        .S({\empty_74_fu_166[56]_i_2_n_12 ,\empty_74_fu_166[56]_i_3_n_12 ,\empty_74_fu_166[56]_i_4_n_12 ,\empty_74_fu_166[56]_i_5_n_12 ,\empty_74_fu_166[56]_i_6_n_12 ,\empty_74_fu_166[56]_i_7_n_12 ,\empty_74_fu_166[56]_i_8_n_12 ,\empty_74_fu_166[56]_i_9_n_12 }));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[57] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[56]_i_1_n_26 ),
        .Q(empty_74_fu_166_reg[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[58] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[56]_i_1_n_25 ),
        .Q(empty_74_fu_166_reg[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[59] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[56]_i_1_n_24 ),
        .Q(empty_74_fu_166_reg[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[0]_i_1_n_22 ),
        .Q(empty_74_fu_166_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[60] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[56]_i_1_n_23 ),
        .Q(empty_74_fu_166_reg[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[61] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[56]_i_1_n_22 ),
        .Q(empty_74_fu_166_reg[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[62] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[56]_i_1_n_21 ),
        .Q(empty_74_fu_166_reg[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[63] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[56]_i_1_n_20 ),
        .Q(empty_74_fu_166_reg[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[0]_i_1_n_21 ),
        .Q(empty_74_fu_166_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[0]_i_1_n_20 ),
        .Q(empty_74_fu_166_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[8]_i_1_n_27 ),
        .Q(empty_74_fu_166_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_74_fu_166_reg[8]_i_1 
       (.CI(\empty_74_fu_166_reg[0]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_74_fu_166_reg[8]_i_1_n_12 ,\empty_74_fu_166_reg[8]_i_1_n_13 ,\empty_74_fu_166_reg[8]_i_1_n_14 ,\empty_74_fu_166_reg[8]_i_1_n_15 ,\empty_74_fu_166_reg[8]_i_1_n_16 ,\empty_74_fu_166_reg[8]_i_1_n_17 ,\empty_74_fu_166_reg[8]_i_1_n_18 ,\empty_74_fu_166_reg[8]_i_1_n_19 }),
        .DI({mul_ln126_reg_2113_reg_n_102,mul_ln126_reg_2113_reg_n_103,mul_ln126_reg_2113_reg_n_104,mul_ln126_reg_2113_reg_n_105,mul_ln126_reg_2113_reg_n_106,mul_ln126_reg_2113_reg_n_107,mul_ln126_reg_2113_reg_n_108,mul_ln126_reg_2113_reg_n_109}),
        .O({\empty_74_fu_166_reg[8]_i_1_n_20 ,\empty_74_fu_166_reg[8]_i_1_n_21 ,\empty_74_fu_166_reg[8]_i_1_n_22 ,\empty_74_fu_166_reg[8]_i_1_n_23 ,\empty_74_fu_166_reg[8]_i_1_n_24 ,\empty_74_fu_166_reg[8]_i_1_n_25 ,\empty_74_fu_166_reg[8]_i_1_n_26 ,\empty_74_fu_166_reg[8]_i_1_n_27 }),
        .S({\empty_74_fu_166[8]_i_2_n_12 ,\empty_74_fu_166[8]_i_3_n_12 ,\empty_74_fu_166[8]_i_4_n_12 ,\empty_74_fu_166[8]_i_5_n_12 ,\empty_74_fu_166[8]_i_6_n_12 ,\empty_74_fu_166[8]_i_7_n_12 ,\empty_74_fu_166[8]_i_8_n_12 ,\empty_74_fu_166[8]_i_9_n_12 }));
  FDRE #(
    .INIT(1'b0)) 
    \empty_74_fu_166_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(\empty_74_fu_166_reg[8]_i_1_n_26 ),
        .Q(empty_74_fu_166_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_93),
        .Q(empty_75_fu_170_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_99),
        .Q(empty_75_fu_170_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_98),
        .Q(empty_75_fu_170_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_97),
        .Q(empty_75_fu_170_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_96),
        .Q(empty_75_fu_170_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_95),
        .Q(empty_75_fu_170_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_94),
        .Q(empty_75_fu_170_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_109),
        .Q(empty_75_fu_170_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_108),
        .Q(empty_75_fu_170_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_107),
        .Q(empty_75_fu_170_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_106),
        .Q(empty_75_fu_170_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_92),
        .Q(empty_75_fu_170_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_105),
        .Q(empty_75_fu_170_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_104),
        .Q(empty_75_fu_170_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_103),
        .Q(empty_75_fu_170_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_102),
        .Q(empty_75_fu_170_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_117),
        .Q(empty_75_fu_170_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_116),
        .Q(empty_75_fu_170_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_115),
        .Q(empty_75_fu_170_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_114),
        .Q(empty_75_fu_170_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_113),
        .Q(empty_75_fu_170_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_112),
        .Q(empty_75_fu_170_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_91),
        .Q(empty_75_fu_170_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_111),
        .Q(empty_75_fu_170_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_110),
        .Q(empty_75_fu_170_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[32] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_125),
        .Q(empty_75_fu_170_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[33] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_124),
        .Q(empty_75_fu_170_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[34] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_123),
        .Q(empty_75_fu_170_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[35] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_122),
        .Q(empty_75_fu_170_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[36] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_121),
        .Q(empty_75_fu_170_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[37] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_120),
        .Q(empty_75_fu_170_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[38] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_119),
        .Q(empty_75_fu_170_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[39] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_118),
        .Q(empty_75_fu_170_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_90),
        .Q(empty_75_fu_170_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[40] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_133),
        .Q(empty_75_fu_170_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[41] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_132),
        .Q(empty_75_fu_170_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[42] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_131),
        .Q(empty_75_fu_170_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[43] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_130),
        .Q(empty_75_fu_170_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[44] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_129),
        .Q(empty_75_fu_170_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[45] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_128),
        .Q(empty_75_fu_170_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[46] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_127),
        .Q(empty_75_fu_170_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[47] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_126),
        .Q(empty_75_fu_170_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[48] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_141),
        .Q(empty_75_fu_170_reg[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[49] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_140),
        .Q(empty_75_fu_170_reg[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_89),
        .Q(empty_75_fu_170_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[50] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_139),
        .Q(empty_75_fu_170_reg[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[51] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_138),
        .Q(empty_75_fu_170_reg[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[52] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_137),
        .Q(empty_75_fu_170_reg[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[53] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_136),
        .Q(empty_75_fu_170_reg[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[54] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_135),
        .Q(empty_75_fu_170_reg[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[55] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_134),
        .Q(empty_75_fu_170_reg[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[56] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_149),
        .Q(empty_75_fu_170_reg[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[57] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_148),
        .Q(empty_75_fu_170_reg[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[58] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_147),
        .Q(empty_75_fu_170_reg[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[59] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_146),
        .Q(empty_75_fu_170_reg[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_88),
        .Q(empty_75_fu_170_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[60] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_145),
        .Q(empty_75_fu_170_reg[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[61] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_144),
        .Q(empty_75_fu_170_reg[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[62] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_143),
        .Q(empty_75_fu_170_reg[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[63] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_142),
        .Q(empty_75_fu_170_reg[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_87),
        .Q(empty_75_fu_170_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_86),
        .Q(empty_75_fu_170_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_101),
        .Q(empty_75_fu_170_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_75_fu_170_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_0[16]),
        .D(mul_16s_16s_32_1_1_U26_n_100),
        .Q(empty_75_fu_170_reg[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h90)) 
    \empty_reg_1721[14]_i_1 
       (.I0(\scalauto_2_reg_465_reg[1]_0 ),
        .I1(\scalauto_2_reg_465_reg[4]_0 [1]),
        .I2(Q[0]),
        .O(\empty_reg_1721[14]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \empty_reg_1721[14]_i_4 
       (.I0(\scalauto_2_reg_465_reg[6]_1 [1]),
        .I1(scalauto_2_reg_465[1]),
        .I2(Q[0]),
        .I3(icmp_ln57_reg_1697),
        .O(\scalauto_2_reg_465_reg[4]_0 [0]));
  LUT3 #(
    .INIT(8'h60)) 
    \empty_reg_1721[6]_i_1 
       (.I0(\scalauto_2_reg_465_reg[1]_0 ),
        .I1(\scalauto_2_reg_465_reg[4]_0 [1]),
        .I2(Q[0]),
        .O(\empty_reg_1721[6]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h0000000060060000)) 
    \empty_reg_1721[7]_i_1 
       (.I0(\scalauto_2_reg_465_reg[1]_0 ),
        .I1(\scalauto_2_reg_465_reg[4]_0 [1]),
        .I2(\icmp_ln62_1_reg_1710_reg[0]_0 [0]),
        .I3(\scalauto_2_reg_465_reg[4]_0 [0]),
        .I4(\empty_reg_1721_reg[7]_0 ),
        .I5(\scalauto_2_reg_465_reg[1]_1 ),
        .O(\empty_reg_1721[7]_i_1_n_12 ));
  FDRE \empty_reg_1721_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_1721_reg[0]_0 ),
        .Q(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[0]),
        .R(\empty_reg_1721[6]_i_1_n_12 ));
  FDRE \empty_reg_1721_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_1721_reg[2]_0 ),
        .Q(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[10]),
        .R(\empty_reg_1721[14]_i_1_n_12 ));
  FDRE \empty_reg_1721_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_1721_reg[11]_0 ),
        .Q(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[11]),
        .R(\empty_reg_1721[14]_i_1_n_12 ));
  FDRE \empty_reg_1721_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_1721_reg[12]_0 ),
        .Q(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[12]),
        .R(\empty_reg_1721[14]_i_1_n_12 ));
  FDRE \empty_reg_1721_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_1721_reg[13]_0 ),
        .Q(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[13]),
        .R(\empty_reg_1721[14]_i_1_n_12 ));
  FDRE \empty_reg_1721_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_1721_reg[14]_0 ),
        .Q(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[14]),
        .R(\empty_reg_1721[14]_i_1_n_12 ));
  FDRE \empty_reg_1721_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_1721_reg[1]_0 ),
        .Q(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[1]),
        .R(\empty_reg_1721[6]_i_1_n_12 ));
  FDRE \empty_reg_1721_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_1721_reg[2]_0 ),
        .Q(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[2]),
        .R(\empty_reg_1721[6]_i_1_n_12 ));
  FDRE \empty_reg_1721_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_1721_reg[11]_0 ),
        .Q(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[3]),
        .R(\empty_reg_1721[6]_i_1_n_12 ));
  FDRE \empty_reg_1721_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_1721_reg[12]_0 ),
        .Q(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[4]),
        .R(\empty_reg_1721[6]_i_1_n_12 ));
  FDRE \empty_reg_1721_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_1721_reg[13]_0 ),
        .Q(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[5]),
        .R(\empty_reg_1721[6]_i_1_n_12 ));
  FDRE \empty_reg_1721_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_1721_reg[14]_0 ),
        .Q(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[6]),
        .R(\empty_reg_1721[6]_i_1_n_12 ));
  FDRE \empty_reg_1721_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_1721[7]_i_1_n_12 ),
        .Q(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[7]),
        .R(1'b0));
  FDRE \empty_reg_1721_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_1721_reg[0]_0 ),
        .Q(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[8]),
        .R(\empty_reg_1721[14]_i_1_n_12 ));
  FDRE \empty_reg_1721_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\empty_reg_1721_reg[1]_0 ),
        .Q(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[9]),
        .R(\empty_reg_1721[14]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    grp_Autocorrelation_fu_101_ap_start_reg_i_1
       (.I0(grp_Autocorrelation_fu_101_ap_ready),
        .I1(ap_start),
        .I2(ram_reg_bram_1[0]),
        .I3(grp_Autocorrelation_fu_101_ap_start_reg),
        .O(ap_start_0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_gsm_mult_r_fu_490_ap_start_reg_i_1
       (.I0(ap_CS_fsm_state6),
        .I1(grp_gsm_mult_r_fu_490_ap_start_reg_reg_0[1]),
        .I2(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_start),
        .O(grp_gsm_mult_r_fu_490_ap_start_reg_i_1_n_12));
  FDRE #(
    .INIT(1'b0)) 
    grp_gsm_mult_r_fu_490_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_mult_r_fu_490_ap_start_reg_i_1_n_12),
        .Q(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_start),
        .R(ap_rst));
  LUT4 #(
    .INIT(16'h2F22)) 
    grp_gsm_norm_fu_477_ap_start_reg_i_1
       (.I0(ap_NS_fsm18_out),
        .I1(\icmp_ln57_reg_1697[0]_i_1_n_12 ),
        .I2(grp_gsm_norm_fu_477_ap_start_reg_reg_0),
        .I3(grp_Autocorrelation_fu_101_grp_gsm_norm_fu_305_p_start),
        .O(grp_gsm_norm_fu_477_ap_start_reg_i_1_n_12));
  FDRE #(
    .INIT(1'b0)) 
    grp_gsm_norm_fu_477_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_norm_fu_477_ap_start_reg_i_1_n_12),
        .Q(grp_Autocorrelation_fu_101_grp_gsm_norm_fu_305_p_start),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_134[0]_i_1 
       (.I0(i_fu_134_reg[0]),
        .O(i_11_fu_1154_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_134[1]_i_1 
       (.I0(i_fu_134_reg[0]),
        .I1(i_fu_134_reg[1]),
        .O(i_11_fu_1154_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_fu_134[2]_i_1 
       (.I0(i_fu_134_reg[0]),
        .I1(i_fu_134_reg[1]),
        .I2(i_fu_134_reg[2]),
        .O(i_11_fu_1154_p2[2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_fu_134[3]_i_1 
       (.I0(i_fu_134_reg[1]),
        .I1(i_fu_134_reg[0]),
        .I2(i_fu_134_reg[2]),
        .I3(i_fu_134_reg[3]),
        .O(i_11_fu_1154_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_fu_134[4]_i_1 
       (.I0(i_fu_134_reg[2]),
        .I1(i_fu_134_reg[0]),
        .I2(i_fu_134_reg[1]),
        .I3(i_fu_134_reg[3]),
        .I4(i_fu_134_reg[4]),
        .O(i_11_fu_1154_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_fu_134[5]_i_1 
       (.I0(i_fu_134_reg[3]),
        .I1(i_fu_134_reg[1]),
        .I2(i_fu_134_reg[0]),
        .I3(i_fu_134_reg[2]),
        .I4(i_fu_134_reg[4]),
        .I5(i_fu_134_reg[5]),
        .O(i_11_fu_1154_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_134[6]_i_1 
       (.I0(\i_fu_134[7]_i_4_n_12 ),
        .I1(i_fu_134_reg[6]),
        .O(i_11_fu_1154_p2[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \i_fu_134[7]_i_1 
       (.I0(ap_CS_fsm_state17),
        .I1(\i_fu_134[7]_i_3_n_12 ),
        .I2(i_fu_134_reg[1]),
        .I3(i_fu_134_reg[6]),
        .I4(i_fu_134_reg[4]),
        .I5(i_fu_134_reg[0]),
        .O(i_fu_13404_out));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_fu_134[7]_i_2 
       (.I0(\i_fu_134[7]_i_4_n_12 ),
        .I1(i_fu_134_reg[6]),
        .I2(i_fu_134_reg[7]),
        .O(i_11_fu_1154_p2[7]));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \i_fu_134[7]_i_3 
       (.I0(i_fu_134_reg[2]),
        .I1(i_fu_134_reg[3]),
        .I2(i_fu_134_reg[5]),
        .I3(i_fu_134_reg[7]),
        .O(\i_fu_134[7]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_fu_134[7]_i_4 
       (.I0(i_fu_134_reg[5]),
        .I1(i_fu_134_reg[3]),
        .I2(i_fu_134_reg[1]),
        .I3(i_fu_134_reg[0]),
        .I4(i_fu_134_reg[2]),
        .I5(i_fu_134_reg[4]),
        .O(\i_fu_134[7]_i_4_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_134_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_13404_out),
        .D(i_11_fu_1154_p2[0]),
        .Q(i_fu_134_reg[0]),
        .R(\ap_CS_fsm[9]_i_1__0_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_134_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_13404_out),
        .D(i_11_fu_1154_p2[1]),
        .Q(i_fu_134_reg[1]),
        .R(\ap_CS_fsm[9]_i_1__0_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_134_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_13404_out),
        .D(i_11_fu_1154_p2[2]),
        .Q(i_fu_134_reg[2]),
        .R(\ap_CS_fsm[9]_i_1__0_n_12 ));
  FDSE #(
    .INIT(1'b0)) 
    \i_fu_134_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_13404_out),
        .D(i_11_fu_1154_p2[3]),
        .Q(i_fu_134_reg[3]),
        .S(\ap_CS_fsm[9]_i_1__0_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_134_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_13404_out),
        .D(i_11_fu_1154_p2[4]),
        .Q(i_fu_134_reg[4]),
        .R(\ap_CS_fsm[9]_i_1__0_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_134_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_13404_out),
        .D(i_11_fu_1154_p2[5]),
        .Q(i_fu_134_reg[5]),
        .R(\ap_CS_fsm[9]_i_1__0_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_134_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_13404_out),
        .D(i_11_fu_1154_p2[6]),
        .Q(i_fu_134_reg[6]),
        .R(\ap_CS_fsm[9]_i_1__0_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_134_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_13404_out),
        .D(i_11_fu_1154_p2[7]),
        .Q(i_fu_134_reg[7]),
        .R(\ap_CS_fsm[9]_i_1__0_n_12 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    icmp_ln107_fu_129_p2_carry__0_i_3
       (.I0(\sext_ln60_reg_1701_reg[30]_0 [12]),
        .I1(icmp_ln107_fu_129_p2_carry__0[12]),
        .I2(\sext_ln60_reg_1701_reg[30]_0 [13]),
        .I3(ram_reg_bram_1[2]),
        .I4(icmp_ln107_fu_129_p2_carry__0[13]),
        .O(\sext_ln60_reg_1701_reg[28]_0 [6]));
  LUT5 #(
    .INIT(32'h00053305)) 
    icmp_ln107_fu_129_p2_carry__0_i_4
       (.I0(\sext_ln60_reg_1701_reg[30]_0 [11]),
        .I1(icmp_ln107_fu_129_p2_carry__0[11]),
        .I2(\sext_ln60_reg_1701_reg[30]_0 [10]),
        .I3(ram_reg_bram_1[2]),
        .I4(icmp_ln107_fu_129_p2_carry__0[10]),
        .O(\sext_ln60_reg_1701_reg[28]_0 [5]));
  LUT5 #(
    .INIT(32'h00053305)) 
    icmp_ln107_fu_129_p2_carry__0_i_5
       (.I0(\sext_ln60_reg_1701_reg[30]_0 [9]),
        .I1(icmp_ln107_fu_129_p2_carry__0[9]),
        .I2(\sext_ln60_reg_1701_reg[30]_0 [8]),
        .I3(ram_reg_bram_1[2]),
        .I4(icmp_ln107_fu_129_p2_carry__0[8]),
        .O(\sext_ln60_reg_1701_reg[28]_0 [4]));
  LUT5 #(
    .INIT(32'h00053305)) 
    icmp_ln107_fu_129_p2_carry__0_i_6
       (.I0(\sext_ln60_reg_1701_reg[30]_0 [6]),
        .I1(icmp_ln107_fu_129_p2_carry__0[6]),
        .I2(\sext_ln60_reg_1701_reg[30]_0 [7]),
        .I3(ram_reg_bram_1[2]),
        .I4(icmp_ln107_fu_129_p2_carry__0[7]),
        .O(\sext_ln60_reg_1701_reg[28]_0 [3]));
  LUT5 #(
    .INIT(32'h00053305)) 
    icmp_ln107_fu_129_p2_carry__0_i_7
       (.I0(\sext_ln60_reg_1701_reg[30]_0 [5]),
        .I1(icmp_ln107_fu_129_p2_carry__0[5]),
        .I2(\sext_ln60_reg_1701_reg[30]_0 [4]),
        .I3(ram_reg_bram_1[2]),
        .I4(icmp_ln107_fu_129_p2_carry__0[4]),
        .O(\sext_ln60_reg_1701_reg[28]_0 [2]));
  LUT5 #(
    .INIT(32'h00053305)) 
    icmp_ln107_fu_129_p2_carry__0_i_8
       (.I0(\sext_ln60_reg_1701_reg[30]_0 [3]),
        .I1(icmp_ln107_fu_129_p2_carry__0[3]),
        .I2(\sext_ln60_reg_1701_reg[30]_0 [2]),
        .I3(ram_reg_bram_1[2]),
        .I4(icmp_ln107_fu_129_p2_carry__0[2]),
        .O(\sext_ln60_reg_1701_reg[28]_0 [1]));
  LUT5 #(
    .INIT(32'h00053305)) 
    icmp_ln107_fu_129_p2_carry__0_i_9
       (.I0(\sext_ln60_reg_1701_reg[30]_0 [1]),
        .I1(icmp_ln107_fu_129_p2_carry__0[1]),
        .I2(\sext_ln60_reg_1701_reg[30]_0 [0]),
        .I3(ram_reg_bram_1[2]),
        .I4(icmp_ln107_fu_129_p2_carry__0[0]),
        .O(\sext_ln60_reg_1701_reg[28]_0 [0]));
  LUT6 #(
    .INIT(64'h44444444444F4444)) 
    \icmp_ln55_reg_88[0]_i_1__0 
       (.I0(grp_gsm_mult_r_fu_490_ap_start_reg_reg_0[0]),
        .I1(\icmp_ln55_reg_88_reg[0] ),
        .I2(\icmp_ln55_reg_88[0]_i_2__0_n_12 ),
        .I3(\icmp_ln55_reg_88[0]_i_3__0_n_12 ),
        .I4(\icmp_ln55_reg_88[0]_i_4__0_n_12 ),
        .I5(\icmp_ln55_reg_88_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    \icmp_ln55_reg_88[0]_i_2__0 
       (.I0(\icmp_ln55_reg_88[0]_i_4__0_0 [5]),
        .I1(ram_reg_bram_1[2]),
        .I2(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[8]),
        .I3(\icmp_ln55_reg_88[0]_i_4__0_0 [7]),
        .I4(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[10]),
        .I5(\icmp_ln55_reg_88[0]_i_6_n_12 ),
        .O(\icmp_ln55_reg_88[0]_i_2__0_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    \icmp_ln55_reg_88[0]_i_3__0 
       (.I0(\icmp_ln55_reg_88[0]_i_4__0_0 [9]),
        .I1(ram_reg_bram_1[2]),
        .I2(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[12]),
        .I3(\icmp_ln55_reg_88[0]_i_4__0_0 [0]),
        .I4(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[0]),
        .I5(\icmp_ln55_reg_88[0]_i_7_n_12 ),
        .O(\icmp_ln55_reg_88[0]_i_3__0_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \icmp_ln55_reg_88[0]_i_4__0 
       (.I0(\icmp_ln55_reg_88[0]_i_4__0_0 [2]),
        .I1(ram_reg_bram_1[2]),
        .I2(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[2]),
        .I3(\icmp_ln55_reg_88[0]_i_4__0_0 [4]),
        .I4(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[7]),
        .I5(\icmp_ln55_reg_88[0]_i_8_n_12 ),
        .O(\icmp_ln55_reg_88[0]_i_4__0_n_12 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \icmp_ln55_reg_88[0]_i_6 
       (.I0(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[11]),
        .I1(\icmp_ln55_reg_88[0]_i_4__0_0 [8]),
        .I2(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[9]),
        .I3(ram_reg_bram_1[2]),
        .I4(\icmp_ln55_reg_88[0]_i_4__0_0 [6]),
        .O(\icmp_ln55_reg_88[0]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \icmp_ln55_reg_88[0]_i_7 
       (.I0(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[6]),
        .I1(\icmp_ln55_reg_88[0]_i_4__0_0 [3]),
        .I2(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[13]),
        .I3(ram_reg_bram_1[2]),
        .I4(\icmp_ln55_reg_88[0]_i_4__0_0 [10]),
        .O(\icmp_ln55_reg_88[0]_i_7_n_12 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \icmp_ln55_reg_88[0]_i_8 
       (.I0(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[14]),
        .I1(\icmp_ln55_reg_88[0]_i_4__0_0 [11]),
        .I2(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[1]),
        .I3(ram_reg_bram_1[2]),
        .I4(\icmp_ln55_reg_88[0]_i_4__0_0 [1]),
        .O(\icmp_ln55_reg_88[0]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \icmp_ln57_reg_1697[0]_i_1 
       (.I0(\smax_fu_114_reg[13]_0 [12]),
        .I1(\icmp_ln57_reg_1697[0]_i_2_n_12 ),
        .I2(\smax_fu_114_reg[13]_0 [11]),
        .I3(\smax_fu_114_reg[13]_0 [10]),
        .I4(\smax_fu_114_reg_n_12_[14] ),
        .I5(\smax_fu_114_reg[13]_0 [13]),
        .O(\icmp_ln57_reg_1697[0]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \icmp_ln57_reg_1697[0]_i_2 
       (.I0(\smax_fu_114_reg[13]_0 [7]),
        .I1(\smax_fu_114_reg[13]_0 [8]),
        .I2(\icmp_ln57_reg_1697[0]_i_3_n_12 ),
        .I3(\smax_fu_114_reg[13]_0 [6]),
        .I4(\icmp_ln57_reg_1697[0]_i_4_n_12 ),
        .O(\icmp_ln57_reg_1697[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln57_reg_1697[0]_i_3 
       (.I0(\smax_fu_114_reg[13]_0 [3]),
        .I1(\smax_fu_114_reg[13]_0 [0]),
        .I2(\smax_fu_114_reg[13]_0 [1]),
        .I3(\smax_fu_114_reg[13]_0 [2]),
        .I4(\smax_fu_114_reg[13]_0 [5]),
        .I5(\smax_fu_114_reg[13]_0 [4]),
        .O(\icmp_ln57_reg_1697[0]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \icmp_ln57_reg_1697[0]_i_4 
       (.I0(\smax_fu_114_reg[13]_0 [11]),
        .I1(\smax_fu_114_reg[13]_0 [10]),
        .I2(\smax_fu_114_reg[13]_0 [9]),
        .O(\icmp_ln57_reg_1697[0]_i_4_n_12 ));
  FDRE \icmp_ln57_reg_1697_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\icmp_ln57_reg_1697[0]_i_1_n_12 ),
        .Q(icmp_ln57_reg_1697),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000060)) 
    \icmp_ln62_1_reg_1710[0]_i_1 
       (.I0(\scalauto_2_reg_465_reg[4]_0 [1]),
        .I1(\scalauto_2_reg_465_reg[1]_0 ),
        .I2(\scalauto_2_reg_465_reg[1]_1 ),
        .I3(\icmp_ln62_1_reg_1710_reg[0]_0 [2]),
        .I4(\icmp_ln62_1_reg_1710_reg[0]_0 [1]),
        .I5(\scalauto_2_reg_465_reg[4]_0 [2]),
        .O(\icmp_ln62_1_reg_1710[0]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hF0F099F0)) 
    \icmp_ln62_1_reg_1710[0]_i_2 
       (.I0(\icmp_ln62_1_reg_1710_reg[0]_2 ),
        .I1(grp_gsm_norm_fu_305_ap_return[0]),
        .I2(scalauto_2_reg_465[3]),
        .I3(Q[0]),
        .I4(icmp_ln57_reg_1697),
        .O(\scalauto_2_reg_465_reg[4]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \icmp_ln62_1_reg_1710[0]_i_3 
       (.I0(\scalauto_2_reg_465_reg[4]_0 [0]),
        .I1(\icmp_ln62_1_reg_1710_reg[0]_0 [0]),
        .I2(ap_phi_mux_scalauto_2_phi_fu_469_p4),
        .O(\scalauto_2_reg_465_reg[1]_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \icmp_ln62_1_reg_1710[0]_i_4 
       (.I0(\scalauto_2_reg_465_reg[4]_0 [0]),
        .I1(\icmp_ln62_1_reg_1710_reg[0]_0 [0]),
        .I2(ap_phi_mux_scalauto_2_phi_fu_469_p4),
        .O(\scalauto_2_reg_465_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hF0F099F0)) 
    \icmp_ln62_1_reg_1710[0]_i_7 
       (.I0(\icmp_ln62_1_reg_1710_reg[0]_1 ),
        .I1(grp_gsm_norm_fu_305_ap_return[1]),
        .I2(scalauto_2_reg_465[4]),
        .I3(Q[0]),
        .I4(icmp_ln57_reg_1697),
        .O(\scalauto_2_reg_465_reg[4]_0 [2]));
  LUT4 #(
    .INIT(16'hCC5C)) 
    \icmp_ln62_1_reg_1710[0]_i_8 
       (.I0(\icmp_ln62_reg_1706[0]_i_2_0 ),
        .I1(scalauto_2_reg_465[2]),
        .I2(Q[0]),
        .I3(icmp_ln57_reg_1697),
        .O(ap_phi_mux_scalauto_2_phi_fu_469_p4));
  FDRE \icmp_ln62_1_reg_1710_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\icmp_ln62_1_reg_1710[0]_i_1_n_12 ),
        .Q(\icmp_ln62_1_reg_1710_reg_n_12_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FEC0CEC0CE000E)) 
    \icmp_ln62_reg_1706[0]_i_1 
       (.I0(\scalauto_2_reg_465_reg[6]_0 [1]),
        .I1(\icmp_ln62_reg_1706[0]_i_2_n_12 ),
        .I2(\icmp_ln62_reg_1706[0]_i_3_n_12 ),
        .I3(\scalauto_2_reg_465_reg[6]_0 [2]),
        .I4(grp_gsm_norm_fu_305_ap_return[2]),
        .I5(\icmp_ln62_reg_1706_reg[0]_0 ),
        .O(\icmp_ln62_reg_1706[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln62_reg_1706[0]_i_2 
       (.I0(\icmp_ln62_1_reg_1710_reg[0]_0 [0]),
        .I1(\scalauto_2_reg_465_reg[4]_0 [0]),
        .I2(ap_phi_mux_scalauto_2_phi_fu_469_p4),
        .I3(\scalauto_2_reg_465_reg[4]_0 [1]),
        .I4(\scalauto_2_reg_465_reg[4]_0 [2]),
        .O(\icmp_ln62_reg_1706[0]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln62_reg_1706[0]_i_3 
       (.I0(Q[0]),
        .I1(icmp_ln57_reg_1697),
        .O(\icmp_ln62_reg_1706[0]_i_3_n_12 ));
  FDRE \icmp_ln62_reg_1706_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\icmp_ln62_reg_1706[0]_i_1_n_12 ),
        .Q(icmp_ln62_reg_1706),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \idx68_fu_178[0]_i_1 
       (.I0(idx68_fu_178_reg[0]),
        .O(add_ln152_fu_1510_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx68_fu_178[1]_i_1 
       (.I0(idx68_fu_178_reg[0]),
        .I1(idx68_fu_178_reg[1]),
        .O(add_ln152_fu_1510_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \idx68_fu_178[2]_i_1 
       (.I0(idx68_fu_178_reg[0]),
        .I1(idx68_fu_178_reg[1]),
        .I2(idx68_fu_178_reg[2]),
        .O(add_ln152_fu_1510_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \idx68_fu_178[3]_i_1 
       (.I0(idx68_fu_178_reg[1]),
        .I1(idx68_fu_178_reg[0]),
        .I2(idx68_fu_178_reg[2]),
        .I3(idx68_fu_178_reg[3]),
        .O(add_ln152_fu_1510_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \idx68_fu_178[4]_i_1 
       (.I0(idx68_fu_178_reg[2]),
        .I1(idx68_fu_178_reg[0]),
        .I2(idx68_fu_178_reg[1]),
        .I3(idx68_fu_178_reg[3]),
        .I4(idx68_fu_178_reg[4]),
        .O(add_ln152_fu_1510_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \idx68_fu_178[5]_i_1 
       (.I0(idx68_fu_178_reg[3]),
        .I1(idx68_fu_178_reg[1]),
        .I2(idx68_fu_178_reg[0]),
        .I3(idx68_fu_178_reg[2]),
        .I4(idx68_fu_178_reg[4]),
        .I5(idx68_fu_178_reg[5]),
        .O(add_ln152_fu_1510_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx68_fu_178[6]_i_1 
       (.I0(\idx68_fu_178[7]_i_5_n_12 ),
        .I1(idx68_fu_178_reg[6]),
        .O(add_ln152_fu_1510_p2[6]));
  LUT3 #(
    .INIT(8'h80)) 
    \idx68_fu_178[7]_i_1 
       (.I0(icmp_ln62_reg_1706),
        .I1(ap_CS_fsm_state27),
        .I2(tmp_13_fu_1465_p3),
        .O(\idx68_fu_178[7]_i_1_n_12 ));
  LUT3 #(
    .INIT(8'h20)) 
    \idx68_fu_178[7]_i_2 
       (.I0(icmp_ln62_reg_1706),
        .I1(icmp_ln152_fu_1504_p2),
        .I2(ap_CS_fsm_state29),
        .O(idx68_fu_178));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \idx68_fu_178[7]_i_3 
       (.I0(\idx68_fu_178[7]_i_5_n_12 ),
        .I1(idx68_fu_178_reg[6]),
        .I2(idx68_fu_178_reg[7]),
        .O(add_ln152_fu_1510_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \idx68_fu_178[7]_i_4 
       (.I0(idx68_fu_178_reg[0]),
        .I1(idx68_fu_178_reg[4]),
        .I2(idx68_fu_178_reg[6]),
        .I3(idx68_fu_178_reg[1]),
        .I4(\idx68_fu_178[7]_i_6_n_12 ),
        .O(icmp_ln152_fu_1504_p2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \idx68_fu_178[7]_i_5 
       (.I0(idx68_fu_178_reg[5]),
        .I1(idx68_fu_178_reg[3]),
        .I2(idx68_fu_178_reg[1]),
        .I3(idx68_fu_178_reg[0]),
        .I4(idx68_fu_178_reg[2]),
        .I5(idx68_fu_178_reg[4]),
        .O(\idx68_fu_178[7]_i_5_n_12 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \idx68_fu_178[7]_i_6 
       (.I0(idx68_fu_178_reg[2]),
        .I1(idx68_fu_178_reg[3]),
        .I2(idx68_fu_178_reg[5]),
        .I3(idx68_fu_178_reg[7]),
        .O(\idx68_fu_178[7]_i_6_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx68_fu_178_reg[0] 
       (.C(ap_clk),
        .CE(idx68_fu_178),
        .D(add_ln152_fu_1510_p2[0]),
        .Q(idx68_fu_178_reg[0]),
        .R(\idx68_fu_178[7]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx68_fu_178_reg[1] 
       (.C(ap_clk),
        .CE(idx68_fu_178),
        .D(add_ln152_fu_1510_p2[1]),
        .Q(idx68_fu_178_reg[1]),
        .R(\idx68_fu_178[7]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx68_fu_178_reg[2] 
       (.C(ap_clk),
        .CE(idx68_fu_178),
        .D(add_ln152_fu_1510_p2[2]),
        .Q(idx68_fu_178_reg[2]),
        .R(\idx68_fu_178[7]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx68_fu_178_reg[3] 
       (.C(ap_clk),
        .CE(idx68_fu_178),
        .D(add_ln152_fu_1510_p2[3]),
        .Q(idx68_fu_178_reg[3]),
        .R(\idx68_fu_178[7]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx68_fu_178_reg[4] 
       (.C(ap_clk),
        .CE(idx68_fu_178),
        .D(add_ln152_fu_1510_p2[4]),
        .Q(idx68_fu_178_reg[4]),
        .R(\idx68_fu_178[7]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx68_fu_178_reg[5] 
       (.C(ap_clk),
        .CE(idx68_fu_178),
        .D(add_ln152_fu_1510_p2[5]),
        .Q(idx68_fu_178_reg[5]),
        .R(\idx68_fu_178[7]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx68_fu_178_reg[6] 
       (.C(ap_clk),
        .CE(idx68_fu_178),
        .D(add_ln152_fu_1510_p2[6]),
        .Q(idx68_fu_178_reg[6]),
        .R(\idx68_fu_178[7]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx68_fu_178_reg[7] 
       (.C(ap_clk),
        .CE(idx68_fu_178),
        .D(add_ln152_fu_1510_p2[7]),
        .Q(idx68_fu_178_reg[7]),
        .R(\idx68_fu_178[7]_i_1_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_130_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_13404_out),
        .D(add_ln139_fu_1137_p2[0]),
        .Q(idx_fu_130_reg[0]),
        .R(\ap_CS_fsm[9]_i_1__0_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_130_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_13404_out),
        .D(add_ln139_fu_1137_p2[1]),
        .Q(idx_fu_130_reg[1]),
        .R(\ap_CS_fsm[9]_i_1__0_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_130_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_13404_out),
        .D(add_ln139_fu_1137_p2[2]),
        .Q(idx_fu_130_reg[2]),
        .R(\ap_CS_fsm[9]_i_1__0_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_130_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_13404_out),
        .D(add_ln139_fu_1137_p2[3]),
        .Q(idx_fu_130_reg[3]),
        .R(\ap_CS_fsm[9]_i_1__0_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_130_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_13404_out),
        .D(add_ln139_fu_1137_p2[4]),
        .Q(idx_fu_130_reg[4]),
        .R(\ap_CS_fsm[9]_i_1__0_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_130_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_13404_out),
        .D(add_ln139_fu_1137_p2[5]),
        .Q(idx_fu_130_reg[5]),
        .R(\ap_CS_fsm[9]_i_1__0_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_130_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_13404_out),
        .D(add_ln139_fu_1137_p2[6]),
        .Q(idx_fu_130_reg[6]),
        .R(\ap_CS_fsm[9]_i_1__0_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_130_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_13404_out),
        .D(add_ln139_fu_1137_p2[7]),
        .Q(idx_fu_130_reg[7]),
        .R(\ap_CS_fsm[9]_i_1__0_n_12 ));
  FDRE \idx_load_reg_2129_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(idx_fu_130_reg[0]),
        .Q(idx_load_reg_2129[0]),
        .R(1'b0));
  FDRE \idx_load_reg_2129_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(idx_fu_130_reg[1]),
        .Q(idx_load_reg_2129[1]),
        .R(1'b0));
  FDRE \idx_load_reg_2129_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(idx_fu_130_reg[2]),
        .Q(idx_load_reg_2129[2]),
        .R(1'b0));
  FDRE \idx_load_reg_2129_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(idx_fu_130_reg[3]),
        .Q(idx_load_reg_2129[3]),
        .R(1'b0));
  FDRE \idx_load_reg_2129_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(idx_fu_130_reg[4]),
        .Q(idx_load_reg_2129[4]),
        .R(1'b0));
  FDRE \idx_load_reg_2129_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(idx_fu_130_reg[5]),
        .Q(idx_load_reg_2129[5]),
        .R(1'b0));
  FDRE \idx_load_reg_2129_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(idx_fu_130_reg[6]),
        .Q(idx_load_reg_2129[6]),
        .R(1'b0));
  FDRE \idx_load_reg_2129_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(idx_fu_130_reg[7]),
        .Q(idx_load_reg_2129[7]),
        .R(1'b0));
  FDRE \indata_addr_19_reg_2229_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(idx68_fu_178_reg[0]),
        .Q(indata_addr_19_reg_2229[0]),
        .R(1'b0));
  FDRE \indata_addr_19_reg_2229_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(idx68_fu_178_reg[1]),
        .Q(indata_addr_19_reg_2229[1]),
        .R(1'b0));
  FDRE \indata_addr_19_reg_2229_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(idx68_fu_178_reg[2]),
        .Q(indata_addr_19_reg_2229[2]),
        .R(1'b0));
  FDRE \indata_addr_19_reg_2229_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(idx68_fu_178_reg[3]),
        .Q(indata_addr_19_reg_2229[3]),
        .R(1'b0));
  FDRE \indata_addr_19_reg_2229_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(idx68_fu_178_reg[4]),
        .Q(indata_addr_19_reg_2229[4]),
        .R(1'b0));
  FDRE \indata_addr_19_reg_2229_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(idx68_fu_178_reg[5]),
        .Q(indata_addr_19_reg_2229[5]),
        .R(1'b0));
  FDRE \indata_addr_19_reg_2229_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(idx68_fu_178_reg[6]),
        .Q(indata_addr_19_reg_2229[6]),
        .R(1'b0));
  FDRE \indata_addr_19_reg_2229_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(idx68_fu_178_reg[7]),
        .Q(indata_addr_19_reg_2229[7]),
        .R(1'b0));
  FDRE \indata_addr_1_reg_1729_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(k_2_fu_122_reg[0]),
        .Q(indata_addr_1_reg_1729[0]),
        .R(1'b0));
  FDRE \indata_addr_1_reg_1729_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(k_2_fu_122_reg[1]),
        .Q(indata_addr_1_reg_1729[1]),
        .R(1'b0));
  FDRE \indata_addr_1_reg_1729_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(k_2_fu_122_reg[2]),
        .Q(indata_addr_1_reg_1729[2]),
        .R(1'b0));
  FDRE \indata_addr_1_reg_1729_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(k_2_fu_122_reg[3]),
        .Q(indata_addr_1_reg_1729[3]),
        .R(1'b0));
  FDRE \indata_addr_1_reg_1729_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(k_2_fu_122_reg[4]),
        .Q(indata_addr_1_reg_1729[4]),
        .R(1'b0));
  FDRE \indata_addr_1_reg_1729_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(k_2_fu_122_reg[5]),
        .Q(indata_addr_1_reg_1729[5]),
        .R(1'b0));
  FDRE \indata_addr_1_reg_1729_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(k_2_fu_122_reg[6]),
        .Q(indata_addr_1_reg_1729[6]),
        .R(1'b0));
  FDRE \indata_addr_1_reg_1729_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(k_2_fu_122_reg[7]),
        .Q(indata_addr_1_reg_1729[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF0E000EFFFE00FE)) 
    \indata_address0[0]_INST_0 
       (.I0(\indata_address0[0]_INST_0_i_1_n_12 ),
        .I1(\indata_address0[0]_INST_0_i_2_n_12 ),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state21),
        .I4(add_ln139_reg_2143[0]),
        .I5(idx_load_reg_2129[0]),
        .O(indata_address0[0]));
  LUT6 #(
    .INIT(64'h0033003300300022)) 
    \indata_address0[0]_INST_0_i_1 
       (.I0(\indata_address0[0]_INST_0_i_3_n_12 ),
        .I1(\indata_address0[7]_INST_0_i_2_n_12 ),
        .I2(indata_addr_1_reg_1729[0]),
        .I3(ap_CS_fsm_state10),
        .I4(Q[1]),
        .I5(ap_CS_fsm_state9),
        .O(\indata_address0[0]_INST_0_i_1_n_12 ));
  LUT3 #(
    .INIT(8'h54)) 
    \indata_address0[0]_INST_0_i_2 
       (.I0(idx_load_reg_2129[0]),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state18),
        .O(\indata_address0[0]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h5D5D00005D005D00)) 
    \indata_address0[0]_INST_0_i_3 
       (.I0(ap_CS_fsm_state5),
        .I1(\icmp_ln62_1_reg_1710_reg_n_12_[0] ),
        .I2(icmp_ln65_fu_692_p2),
        .I3(k_fu_118_reg[0]),
        .I4(k_2_fu_122_reg[0]),
        .I5(k_2_fu_122013_out),
        .O(\indata_address0[0]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFE0EF202F202FE0E)) 
    \indata_address0[1]_INST_0 
       (.I0(\indata_address0[1]_INST_0_i_1_n_12 ),
        .I1(ap_CS_fsm_state20),
        .I2(ap_CS_fsm_state21),
        .I3(add_ln139_reg_2143[1]),
        .I4(idx_load_reg_2129[0]),
        .I5(idx_load_reg_2129[1]),
        .O(indata_address0[1]));
  LUT6 #(
    .INIT(64'hAAFEFFBAFFBAAAFE)) 
    \indata_address0[1]_INST_0_i_1 
       (.I0(\indata_address0[1]_INST_0_i_2_n_12 ),
        .I1(ap_CS_fsm_state18),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state19),
        .I4(idx_load_reg_2129[0]),
        .I5(idx_load_reg_2129[1]),
        .O(\indata_address0[1]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h0033003300300022)) 
    \indata_address0[1]_INST_0_i_2 
       (.I0(\indata_address0[1]_INST_0_i_3_n_12 ),
        .I1(\indata_address0[7]_INST_0_i_2_n_12 ),
        .I2(indata_addr_1_reg_1729[1]),
        .I3(ap_CS_fsm_state10),
        .I4(Q[1]),
        .I5(ap_CS_fsm_state9),
        .O(\indata_address0[1]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h5D5D00005D005D00)) 
    \indata_address0[1]_INST_0_i_3 
       (.I0(ap_CS_fsm_state5),
        .I1(\icmp_ln62_1_reg_1710_reg_n_12_[0] ),
        .I2(icmp_ln65_fu_692_p2),
        .I3(k_fu_118_reg[1]),
        .I4(k_2_fu_122_reg[1]),
        .I5(k_2_fu_122013_out),
        .O(\indata_address0[1]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFFE00FEFF0E000E)) 
    \indata_address0[2]_INST_0 
       (.I0(\indata_address0[2]_INST_0_i_1_n_12 ),
        .I1(\indata_address0[2]_INST_0_i_2_n_12 ),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state21),
        .I4(add_ln139_reg_2143[2]),
        .I5(data1[2]),
        .O(indata_address0[2]));
  LUT6 #(
    .INIT(64'h3300330033303322)) 
    \indata_address0[2]_INST_0_i_1 
       (.I0(\indata_address0[2]_INST_0_i_4_n_12 ),
        .I1(\indata_address0[7]_INST_0_i_2_n_12 ),
        .I2(indata_addr_1_reg_1729[2]),
        .I3(ap_CS_fsm_state10),
        .I4(Q[1]),
        .I5(ap_CS_fsm_state9),
        .O(\indata_address0[2]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h95A995A995FF9500)) 
    \indata_address0[2]_INST_0_i_2 
       (.I0(idx_load_reg_2129[2]),
        .I1(idx_load_reg_2129[1]),
        .I2(idx_load_reg_2129[0]),
        .I3(ap_CS_fsm_state19),
        .I4(ap_CS_fsm_state11),
        .I5(ap_CS_fsm_state18),
        .O(\indata_address0[2]_INST_0_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \indata_address0[2]_INST_0_i_3 
       (.I0(idx_load_reg_2129[1]),
        .I1(idx_load_reg_2129[0]),
        .I2(idx_load_reg_2129[2]),
        .O(data1[2]));
  LUT6 #(
    .INIT(64'h5D5D00005D005D00)) 
    \indata_address0[2]_INST_0_i_4 
       (.I0(ap_CS_fsm_state5),
        .I1(\icmp_ln62_1_reg_1710_reg_n_12_[0] ),
        .I2(icmp_ln65_fu_692_p2),
        .I3(k_fu_118_reg[2]),
        .I4(k_2_fu_122_reg[2]),
        .I5(k_2_fu_122013_out),
        .O(\indata_address0[2]_INST_0_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11101010)) 
    \indata_address0[3]_INST_0 
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state21),
        .I2(\indata_address0[3]_INST_0_i_1_n_12 ),
        .I3(\indata_address0[7]_INST_0_i_2_n_12 ),
        .I4(\indata_address0[3]_INST_0_i_2_n_12 ),
        .I5(\indata_address0[3]_INST_0_i_3_n_12 ),
        .O(indata_address0[3]));
  LUT6 #(
    .INIT(64'h0000000000300022)) 
    \indata_address0[3]_INST_0_i_1 
       (.I0(\indata_address0[3]_INST_0_i_4_n_12 ),
        .I1(\indata_address0[7]_INST_0_i_2_n_12 ),
        .I2(indata_addr_1_reg_1729[3]),
        .I3(ap_CS_fsm_state10),
        .I4(Q[1]),
        .I5(ap_CS_fsm_state9),
        .O(\indata_address0[3]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h000C0C0EEEE2E2E0)) 
    \indata_address0[3]_INST_0_i_2 
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state19),
        .I2(idx_load_reg_2129[2]),
        .I3(idx_load_reg_2129[1]),
        .I4(idx_load_reg_2129[0]),
        .I5(idx_load_reg_2129[3]),
        .O(\indata_address0[3]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFF006A6AFF000000)) 
    \indata_address0[3]_INST_0_i_3 
       (.I0(idx_load_reg_2129[3]),
        .I1(idx_load_reg_2129[2]),
        .I2(\indata_address0[6]_INST_0_i_5_n_12 ),
        .I3(add_ln139_reg_2143[3]),
        .I4(ap_CS_fsm_state21),
        .I5(ap_CS_fsm_state20),
        .O(\indata_address0[3]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h5D5D00005D005D00)) 
    \indata_address0[3]_INST_0_i_4 
       (.I0(ap_CS_fsm_state5),
        .I1(\icmp_ln62_1_reg_1710_reg_n_12_[0] ),
        .I2(icmp_ln65_fu_692_p2),
        .I3(k_fu_118_reg[3]),
        .I4(k_2_fu_122_reg[3]),
        .I5(k_2_fu_122013_out),
        .O(\indata_address0[3]_INST_0_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFFFE00FEFF0E000E)) 
    \indata_address0[4]_INST_0 
       (.I0(\indata_address0[4]_INST_0_i_1_n_12 ),
        .I1(\indata_address0[4]_INST_0_i_2_n_12 ),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state21),
        .I4(add_ln139_reg_2143[4]),
        .I5(\indata_address0[4]_INST_0_i_3_n_12 ),
        .O(indata_address0[4]));
  LUT6 #(
    .INIT(64'h0000000000300022)) 
    \indata_address0[4]_INST_0_i_1 
       (.I0(\indata_address0[4]_INST_0_i_4_n_12 ),
        .I1(\indata_address0[7]_INST_0_i_2_n_12 ),
        .I2(indata_addr_1_reg_1729[4]),
        .I3(ap_CS_fsm_state10),
        .I4(Q[1]),
        .I5(ap_CS_fsm_state9),
        .O(\indata_address0[4]_INST_0_i_1_n_12 ));
  LUT5 #(
    .INIT(32'h665A6600)) 
    \indata_address0[4]_INST_0_i_2 
       (.I0(idx_load_reg_2129[4]),
        .I1(\indata_address0[4]_INST_0_i_5_n_12 ),
        .I2(\indata_address0[4]_INST_0_i_6_n_12 ),
        .I3(ap_CS_fsm_state19),
        .I4(ap_CS_fsm_state18),
        .O(\indata_address0[4]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h666AAAAA00000000)) 
    \indata_address0[4]_INST_0_i_3 
       (.I0(idx_load_reg_2129[4]),
        .I1(idx_load_reg_2129[3]),
        .I2(idx_load_reg_2129[0]),
        .I3(idx_load_reg_2129[1]),
        .I4(idx_load_reg_2129[2]),
        .I5(ap_CS_fsm_state20),
        .O(\indata_address0[4]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h5D5D00005D005D00)) 
    \indata_address0[4]_INST_0_i_4 
       (.I0(ap_CS_fsm_state5),
        .I1(\icmp_ln62_1_reg_1710_reg_n_12_[0] ),
        .I2(icmp_ln65_fu_692_p2),
        .I3(k_fu_118_reg[4]),
        .I4(k_2_fu_122_reg[4]),
        .I5(k_2_fu_122013_out),
        .O(\indata_address0[4]_INST_0_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \indata_address0[4]_INST_0_i_5 
       (.I0(idx_load_reg_2129[3]),
        .I1(idx_load_reg_2129[2]),
        .I2(idx_load_reg_2129[1]),
        .I3(idx_load_reg_2129[0]),
        .O(\indata_address0[4]_INST_0_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \indata_address0[4]_INST_0_i_6 
       (.I0(idx_load_reg_2129[3]),
        .I1(idx_load_reg_2129[2]),
        .I2(idx_load_reg_2129[0]),
        .I3(idx_load_reg_2129[1]),
        .O(\indata_address0[4]_INST_0_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFFFE00FEFF0E000E)) 
    \indata_address0[5]_INST_0 
       (.I0(\indata_address0[5]_INST_0_i_1_n_12 ),
        .I1(\indata_address0[5]_INST_0_i_2_n_12 ),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state21),
        .I4(add_ln139_reg_2143[5]),
        .I5(data1[5]),
        .O(indata_address0[5]));
  LUT6 #(
    .INIT(64'h0000000000300022)) 
    \indata_address0[5]_INST_0_i_1 
       (.I0(\indata_address0[5]_INST_0_i_4_n_12 ),
        .I1(\indata_address0[7]_INST_0_i_2_n_12 ),
        .I2(indata_addr_1_reg_1729[5]),
        .I3(ap_CS_fsm_state10),
        .I4(Q[1]),
        .I5(ap_CS_fsm_state9),
        .O(\indata_address0[5]_INST_0_i_1_n_12 ));
  LUT5 #(
    .INIT(32'h665A6600)) 
    \indata_address0[5]_INST_0_i_2 
       (.I0(idx_load_reg_2129[5]),
        .I1(\indata_address0[5]_INST_0_i_5_n_12 ),
        .I2(\indata_address0[5]_INST_0_i_6_n_12 ),
        .I3(ap_CS_fsm_state19),
        .I4(ap_CS_fsm_state18),
        .O(\indata_address0[5]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h57FFFFFFA8000000)) 
    \indata_address0[5]_INST_0_i_3 
       (.I0(idx_load_reg_2129[3]),
        .I1(idx_load_reg_2129[0]),
        .I2(idx_load_reg_2129[1]),
        .I3(idx_load_reg_2129[2]),
        .I4(idx_load_reg_2129[4]),
        .I5(idx_load_reg_2129[5]),
        .O(data1[5]));
  LUT6 #(
    .INIT(64'h5D5D00005D005D00)) 
    \indata_address0[5]_INST_0_i_4 
       (.I0(ap_CS_fsm_state5),
        .I1(\icmp_ln62_1_reg_1710_reg_n_12_[0] ),
        .I2(icmp_ln65_fu_692_p2),
        .I3(k_fu_118_reg[5]),
        .I4(k_2_fu_122_reg[5]),
        .I5(k_2_fu_122013_out),
        .O(\indata_address0[5]_INST_0_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hAA800000)) 
    \indata_address0[5]_INST_0_i_5 
       (.I0(idx_load_reg_2129[4]),
        .I1(idx_load_reg_2129[0]),
        .I2(idx_load_reg_2129[1]),
        .I3(idx_load_reg_2129[2]),
        .I4(idx_load_reg_2129[3]),
        .O(\indata_address0[5]_INST_0_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \indata_address0[5]_INST_0_i_6 
       (.I0(idx_load_reg_2129[4]),
        .I1(idx_load_reg_2129[1]),
        .I2(idx_load_reg_2129[0]),
        .I3(idx_load_reg_2129[2]),
        .I4(idx_load_reg_2129[3]),
        .O(\indata_address0[5]_INST_0_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFFFE00FEFF0E000E)) 
    \indata_address0[6]_INST_0 
       (.I0(\indata_address0[6]_INST_0_i_1_n_12 ),
        .I1(\indata_address0[6]_INST_0_i_2_n_12 ),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state21),
        .I4(add_ln139_reg_2143[6]),
        .I5(data1[6]),
        .O(indata_address0[6]));
  LUT6 #(
    .INIT(64'h0000000000300022)) 
    \indata_address0[6]_INST_0_i_1 
       (.I0(\indata_address0[6]_INST_0_i_4_n_12 ),
        .I1(\indata_address0[7]_INST_0_i_2_n_12 ),
        .I2(indata_addr_1_reg_1729[6]),
        .I3(ap_CS_fsm_state10),
        .I4(Q[1]),
        .I5(ap_CS_fsm_state9),
        .O(\indata_address0[6]_INST_0_i_1_n_12 ));
  LUT5 #(
    .INIT(32'h665A6600)) 
    \indata_address0[6]_INST_0_i_2 
       (.I0(idx_load_reg_2129[6]),
        .I1(\indata_address0[7]_INST_0_i_7_n_12 ),
        .I2(\indata_address0[7]_INST_0_i_6_n_12 ),
        .I3(ap_CS_fsm_state19),
        .I4(ap_CS_fsm_state18),
        .O(\indata_address0[6]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indata_address0[6]_INST_0_i_3 
       (.I0(idx_load_reg_2129[4]),
        .I1(idx_load_reg_2129[2]),
        .I2(\indata_address0[6]_INST_0_i_5_n_12 ),
        .I3(idx_load_reg_2129[3]),
        .I4(idx_load_reg_2129[5]),
        .I5(idx_load_reg_2129[6]),
        .O(data1[6]));
  LUT6 #(
    .INIT(64'h5D5D00005D005D00)) 
    \indata_address0[6]_INST_0_i_4 
       (.I0(ap_CS_fsm_state5),
        .I1(\icmp_ln62_1_reg_1710_reg_n_12_[0] ),
        .I2(icmp_ln65_fu_692_p2),
        .I3(k_fu_118_reg[6]),
        .I4(k_2_fu_122_reg[6]),
        .I5(k_2_fu_122013_out),
        .O(\indata_address0[6]_INST_0_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \indata_address0[6]_INST_0_i_5 
       (.I0(idx_load_reg_2129[0]),
        .I1(idx_load_reg_2129[1]),
        .O(\indata_address0[6]_INST_0_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11101010)) 
    \indata_address0[7]_INST_0 
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state21),
        .I2(\indata_address0[7]_INST_0_i_1_n_12 ),
        .I3(\indata_address0[7]_INST_0_i_2_n_12 ),
        .I4(\indata_address0[7]_INST_0_i_3_n_12 ),
        .I5(\indata_address0[7]_INST_0_i_4_n_12 ),
        .O(indata_address0[7]));
  LUT6 #(
    .INIT(64'h0000000000300022)) 
    \indata_address0[7]_INST_0_i_1 
       (.I0(\indata_address0[7]_INST_0_i_5_n_12 ),
        .I1(\indata_address0[7]_INST_0_i_2_n_12 ),
        .I2(indata_addr_1_reg_1729[7]),
        .I3(ap_CS_fsm_state10),
        .I4(Q[1]),
        .I5(ap_CS_fsm_state9),
        .O(\indata_address0[7]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \indata_address0[7]_INST_0_i_2 
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state19),
        .O(\indata_address0[7]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h04F4FCFCF8080000)) 
    \indata_address0[7]_INST_0_i_3 
       (.I0(\indata_address0[7]_INST_0_i_6_n_12 ),
        .I1(ap_CS_fsm_state18),
        .I2(ap_CS_fsm_state19),
        .I3(\indata_address0[7]_INST_0_i_7_n_12 ),
        .I4(idx_load_reg_2129[6]),
        .I5(idx_load_reg_2129[7]),
        .O(\indata_address0[7]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFF006A6AFF000000)) 
    \indata_address0[7]_INST_0_i_4 
       (.I0(idx_load_reg_2129[7]),
        .I1(idx_load_reg_2129[6]),
        .I2(\indata_address0[7]_INST_0_i_8_n_12 ),
        .I3(add_ln139_reg_2143[7]),
        .I4(ap_CS_fsm_state21),
        .I5(ap_CS_fsm_state20),
        .O(\indata_address0[7]_INST_0_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h5D5D00005D005D00)) 
    \indata_address0[7]_INST_0_i_5 
       (.I0(ap_CS_fsm_state5),
        .I1(\icmp_ln62_1_reg_1710_reg_n_12_[0] ),
        .I2(icmp_ln65_fu_692_p2),
        .I3(k_fu_118_reg[7]),
        .I4(k_2_fu_122_reg[7]),
        .I5(k_2_fu_122013_out),
        .O(\indata_address0[7]_INST_0_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h8888888000000000)) 
    \indata_address0[7]_INST_0_i_6 
       (.I0(idx_load_reg_2129[5]),
        .I1(idx_load_reg_2129[3]),
        .I2(idx_load_reg_2129[2]),
        .I3(idx_load_reg_2129[0]),
        .I4(idx_load_reg_2129[1]),
        .I5(idx_load_reg_2129[4]),
        .O(\indata_address0[7]_INST_0_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h8880808000000000)) 
    \indata_address0[7]_INST_0_i_7 
       (.I0(idx_load_reg_2129[5]),
        .I1(idx_load_reg_2129[3]),
        .I2(idx_load_reg_2129[2]),
        .I3(idx_load_reg_2129[1]),
        .I4(idx_load_reg_2129[0]),
        .I5(idx_load_reg_2129[4]),
        .O(\indata_address0[7]_INST_0_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h8880000000000000)) 
    \indata_address0[7]_INST_0_i_8 
       (.I0(idx_load_reg_2129[5]),
        .I1(idx_load_reg_2129[3]),
        .I2(idx_load_reg_2129[0]),
        .I3(idx_load_reg_2129[1]),
        .I4(idx_load_reg_2129[2]),
        .I5(idx_load_reg_2129[4]),
        .O(\indata_address0[7]_INST_0_i_8_n_12 ));
  LUT5 #(
    .INIT(32'hFFE000E0)) 
    \indata_address1[0]_INST_0 
       (.I0(\indata_address1[0]_INST_0_i_1_n_12 ),
        .I1(\indata_address1[0]_INST_0_i_2_n_12 ),
        .I2(\indata_address1[7]_INST_0_i_4_n_12 ),
        .I3(Q[3]),
        .I4(indata_addr_19_reg_2229[0]),
        .O(indata_address1[0]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hACACACA0)) 
    \indata_address1[0]_INST_0_i_1 
       (.I0(idx68_fu_178_reg[0]),
        .I1(idx_load_reg_2129[0]),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state21),
        .O(\indata_address1[0]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h0000FFFF000000FE)) 
    \indata_address1[0]_INST_0_i_2 
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state12),
        .I3(\indata_address1[7]_INST_0_i_8_n_12 ),
        .I4(\indata_address1[7]_INST_0_i_3_n_12 ),
        .I5(\indata_address1[0]_INST_0_i_3_n_12 ),
        .O(\indata_address1[0]_INST_0_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hAAAAACA0)) 
    \indata_address1[0]_INST_0_i_3 
       (.I0(idx_load_reg_2129[0]),
        .I1(idx_fu_130_reg[0]),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state17),
        .I4(ap_CS_fsm_state18),
        .O(\indata_address1[0]_INST_0_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hFFEF00EF)) 
    \indata_address1[1]_INST_0 
       (.I0(\indata_address1[1]_INST_0_i_1_n_12 ),
        .I1(\indata_address1[1]_INST_0_i_2_n_12 ),
        .I2(\indata_address1[7]_INST_0_i_4_n_12 ),
        .I3(Q[3]),
        .I4(indata_addr_19_reg_2229[1]),
        .O(indata_address1[1]));
  LUT6 #(
    .INIT(64'h0000FFFF0000000B)) 
    \indata_address1[1]_INST_0_i_1 
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state12),
        .I3(\indata_address1[7]_INST_0_i_8_n_12 ),
        .I4(\indata_address1[7]_INST_0_i_3_n_12 ),
        .I5(\indata_address1[1]_INST_0_i_3_n_12 ),
        .O(\indata_address1[1]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hACACA3A0)) 
    \indata_address1[1]_INST_0_i_2 
       (.I0(idx68_fu_178_reg[1]),
        .I1(idx_load_reg_2129[1]),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_state20),
        .I4(ap_CS_fsm_state21),
        .O(\indata_address1[1]_INST_0_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hA5A5ACA0)) 
    \indata_address1[1]_INST_0_i_3 
       (.I0(idx_load_reg_2129[1]),
        .I1(idx_fu_130_reg[1]),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state17),
        .I4(ap_CS_fsm_state18),
        .O(\indata_address1[1]_INST_0_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hFFE000E0)) 
    \indata_address1[2]_INST_0 
       (.I0(\indata_address1[2]_INST_0_i_1_n_12 ),
        .I1(\indata_address1[2]_INST_0_i_2_n_12 ),
        .I2(\indata_address1[7]_INST_0_i_4_n_12 ),
        .I3(Q[3]),
        .I4(indata_addr_19_reg_2229[2]),
        .O(indata_address1[2]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA3CAA00)) 
    \indata_address1[2]_INST_0_i_1 
       (.I0(idx68_fu_178_reg[2]),
        .I1(idx_load_reg_2129[1]),
        .I2(idx_load_reg_2129[2]),
        .I3(ap_CS_fsm_state29),
        .I4(ap_CS_fsm_state20),
        .I5(ap_CS_fsm_state21),
        .O(\indata_address1[2]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h0000FFFF0000000E)) 
    \indata_address1[2]_INST_0_i_2 
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state12),
        .I3(\indata_address1[7]_INST_0_i_8_n_12 ),
        .I4(\indata_address1[7]_INST_0_i_3_n_12 ),
        .I5(\indata_address1[2]_INST_0_i_3_n_12 ),
        .O(\indata_address1[2]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h55A555A555CC5500)) 
    \indata_address1[2]_INST_0_i_3 
       (.I0(idx_load_reg_2129[2]),
        .I1(idx_fu_130_reg[2]),
        .I2(idx_load_reg_2129[1]),
        .I3(ap_CS_fsm_state19),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state18),
        .O(\indata_address1[2]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFAE000000AE00)) 
    \indata_address1[3]_INST_0 
       (.I0(\indata_address1[3]_INST_0_i_1_n_12 ),
        .I1(\indata_address1[3]_INST_0_i_2_n_12 ),
        .I2(\indata_address1[7]_INST_0_i_3_n_12 ),
        .I3(\indata_address1[7]_INST_0_i_4_n_12 ),
        .I4(Q[3]),
        .I5(indata_addr_19_reg_2229[3]),
        .O(indata_address1[3]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA3CAA00)) 
    \indata_address1[3]_INST_0_i_1 
       (.I0(idx68_fu_178_reg[3]),
        .I1(\indata_address1[3]_INST_0_i_3_n_12 ),
        .I2(idx_load_reg_2129[3]),
        .I3(ap_CS_fsm_state29),
        .I4(ap_CS_fsm_state20),
        .I5(ap_CS_fsm_state21),
        .O(\indata_address1[3]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hF6F0F6F0F6F0F600)) 
    \indata_address1[3]_INST_0_i_2 
       (.I0(idx_load_reg_2129[3]),
        .I1(idx_load_reg_2129[2]),
        .I2(\indata_address1[3]_INST_0_i_4_n_12 ),
        .I3(ap_CS_fsm_state19),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state18),
        .O(\indata_address1[3]_INST_0_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \indata_address1[3]_INST_0_i_3 
       (.I0(idx_load_reg_2129[2]),
        .I1(idx_load_reg_2129[1]),
        .O(\indata_address1[3]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h000F0F0004040404)) 
    \indata_address1[3]_INST_0_i_4 
       (.I0(idx_fu_130_reg[3]),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state19),
        .I3(idx_load_reg_2129[3]),
        .I4(\indata_address1[3]_INST_0_i_5_n_12 ),
        .I5(ap_CS_fsm_state18),
        .O(\indata_address1[3]_INST_0_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \indata_address1[3]_INST_0_i_5 
       (.I0(idx_load_reg_2129[1]),
        .I1(idx_load_reg_2129[2]),
        .O(\indata_address1[3]_INST_0_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFAE000000AE00)) 
    \indata_address1[4]_INST_0 
       (.I0(\indata_address1[4]_INST_0_i_1_n_12 ),
        .I1(\indata_address1[4]_INST_0_i_2_n_12 ),
        .I2(\indata_address1[7]_INST_0_i_3_n_12 ),
        .I3(\indata_address1[7]_INST_0_i_4_n_12 ),
        .I4(Q[3]),
        .I5(indata_addr_19_reg_2229[4]),
        .O(indata_address1[4]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA3CAA00)) 
    \indata_address1[4]_INST_0_i_1 
       (.I0(idx68_fu_178_reg[4]),
        .I1(\indata_address1[4]_INST_0_i_3_n_12 ),
        .I2(idx_load_reg_2129[4]),
        .I3(ap_CS_fsm_state29),
        .I4(ap_CS_fsm_state20),
        .I5(ap_CS_fsm_state21),
        .O(\indata_address1[4]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hFFFF6A0000000000)) 
    \indata_address1[4]_INST_0_i_2 
       (.I0(idx_load_reg_2129[4]),
        .I1(idx_load_reg_2129[3]),
        .I2(idx_load_reg_2129[2]),
        .I3(ap_CS_fsm_state19),
        .I4(\indata_address1[4]_INST_0_i_4_n_12 ),
        .I5(\indata_address1[7]_INST_0_i_8_n_12 ),
        .O(\indata_address1[4]_INST_0_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \indata_address1[4]_INST_0_i_3 
       (.I0(idx_load_reg_2129[3]),
        .I1(idx_load_reg_2129[1]),
        .I2(idx_load_reg_2129[2]),
        .O(\indata_address1[4]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000440)) 
    \indata_address1[4]_INST_0_i_4 
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state17),
        .I2(idx_fu_130_reg[3]),
        .I3(idx_fu_130_reg[4]),
        .I4(ap_CS_fsm_state18),
        .I5(\indata_address1[4]_INST_0_i_5_n_12 ),
        .O(\indata_address1[4]_INST_0_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h0000000002AAA800)) 
    \indata_address1[4]_INST_0_i_5 
       (.I0(ap_CS_fsm_state18),
        .I1(idx_load_reg_2129[1]),
        .I2(idx_load_reg_2129[2]),
        .I3(idx_load_reg_2129[3]),
        .I4(idx_load_reg_2129[4]),
        .I5(ap_CS_fsm_state19),
        .O(\indata_address1[4]_INST_0_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFAE000000AE00)) 
    \indata_address1[5]_INST_0 
       (.I0(\indata_address1[5]_INST_0_i_1_n_12 ),
        .I1(\indata_address1[5]_INST_0_i_2_n_12 ),
        .I2(\indata_address1[7]_INST_0_i_3_n_12 ),
        .I3(\indata_address1[7]_INST_0_i_4_n_12 ),
        .I4(Q[3]),
        .I5(indata_addr_19_reg_2229[5]),
        .O(indata_address1[5]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA3CAA00)) 
    \indata_address1[5]_INST_0_i_1 
       (.I0(idx68_fu_178_reg[5]),
        .I1(\indata_address1[5]_INST_0_i_3_n_12 ),
        .I2(idx_load_reg_2129[5]),
        .I3(ap_CS_fsm_state29),
        .I4(ap_CS_fsm_state20),
        .I5(ap_CS_fsm_state21),
        .O(\indata_address1[5]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hFF6FFF6000000000)) 
    \indata_address1[5]_INST_0_i_2 
       (.I0(idx_load_reg_2129[5]),
        .I1(\indata_address1[5]_INST_0_i_4_n_12 ),
        .I2(ap_CS_fsm_state19),
        .I3(\indata_address1[5]_INST_0_i_5_n_12 ),
        .I4(\indata_address1[5]_INST_0_i_6_n_12 ),
        .I5(\indata_address1[7]_INST_0_i_8_n_12 ),
        .O(\indata_address1[5]_INST_0_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \indata_address1[5]_INST_0_i_3 
       (.I0(idx_load_reg_2129[4]),
        .I1(idx_load_reg_2129[2]),
        .I2(idx_load_reg_2129[1]),
        .I3(idx_load_reg_2129[3]),
        .O(\indata_address1[5]_INST_0_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \indata_address1[5]_INST_0_i_4 
       (.I0(idx_load_reg_2129[4]),
        .I1(idx_load_reg_2129[2]),
        .I2(idx_load_reg_2129[3]),
        .O(\indata_address1[5]_INST_0_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h0000000014440000)) 
    \indata_address1[5]_INST_0_i_5 
       (.I0(ap_CS_fsm_state18),
        .I1(idx_fu_130_reg[5]),
        .I2(idx_fu_130_reg[4]),
        .I3(idx_fu_130_reg[3]),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state19),
        .O(\indata_address1[5]_INST_0_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h666AAAAA00000000)) 
    \indata_address1[5]_INST_0_i_6 
       (.I0(idx_load_reg_2129[5]),
        .I1(idx_load_reg_2129[4]),
        .I2(idx_load_reg_2129[1]),
        .I3(idx_load_reg_2129[2]),
        .I4(idx_load_reg_2129[3]),
        .I5(ap_CS_fsm_state18),
        .O(\indata_address1[5]_INST_0_i_6_n_12 ));
  LUT5 #(
    .INIT(32'hFFE000E0)) 
    \indata_address1[6]_INST_0 
       (.I0(\indata_address1[6]_INST_0_i_1_n_12 ),
        .I1(\indata_address1[6]_INST_0_i_2_n_12 ),
        .I2(\indata_address1[7]_INST_0_i_4_n_12 ),
        .I3(Q[3]),
        .I4(indata_addr_19_reg_2229[6]),
        .O(indata_address1[6]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA3CAA00)) 
    \indata_address1[6]_INST_0_i_1 
       (.I0(idx68_fu_178_reg[6]),
        .I1(\indata_address1[6]_INST_0_i_3_n_12 ),
        .I2(idx_load_reg_2129[6]),
        .I3(ap_CS_fsm_state29),
        .I4(ap_CS_fsm_state20),
        .I5(ap_CS_fsm_state21),
        .O(\indata_address1[6]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h000000000000FE00)) 
    \indata_address1[6]_INST_0_i_2 
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state19),
        .I3(\indata_address1[6]_INST_0_i_4_n_12 ),
        .I4(ap_CS_fsm_state29),
        .I5(\indata_address1[7]_INST_0_i_9_n_12 ),
        .O(\indata_address1[6]_INST_0_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \indata_address1[6]_INST_0_i_3 
       (.I0(idx_load_reg_2129[5]),
        .I1(idx_load_reg_2129[3]),
        .I2(idx_load_reg_2129[1]),
        .I3(idx_load_reg_2129[2]),
        .I4(idx_load_reg_2129[4]),
        .O(\indata_address1[6]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h00F2FFF2FFF800F8)) 
    \indata_address1[6]_INST_0_i_4 
       (.I0(ap_CS_fsm_state18),
        .I1(\indata_address1[7]_INST_0_i_11_n_12 ),
        .I2(\indata_address1[6]_INST_0_i_5_n_12 ),
        .I3(ap_CS_fsm_state19),
        .I4(\indata_address1[7]_INST_0_i_6_n_12 ),
        .I5(idx_load_reg_2129[6]),
        .O(\indata_address1[6]_INST_0_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h000000002AAA8000)) 
    \indata_address1[6]_INST_0_i_5 
       (.I0(ap_CS_fsm_state17),
        .I1(idx_fu_130_reg[4]),
        .I2(idx_fu_130_reg[3]),
        .I3(idx_fu_130_reg[5]),
        .I4(idx_fu_130_reg[6]),
        .I5(ap_CS_fsm_state18),
        .O(\indata_address1[6]_INST_0_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFAE000000AE00)) 
    \indata_address1[7]_INST_0 
       (.I0(\indata_address1[7]_INST_0_i_1_n_12 ),
        .I1(\indata_address1[7]_INST_0_i_2_n_12 ),
        .I2(\indata_address1[7]_INST_0_i_3_n_12 ),
        .I3(\indata_address1[7]_INST_0_i_4_n_12 ),
        .I4(Q[3]),
        .I5(indata_addr_19_reg_2229[7]),
        .O(indata_address1[7]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA3CAA00)) 
    \indata_address1[7]_INST_0_i_1 
       (.I0(idx68_fu_178_reg[7]),
        .I1(\indata_address1[7]_INST_0_i_5_n_12 ),
        .I2(idx_load_reg_2129[7]),
        .I3(ap_CS_fsm_state29),
        .I4(ap_CS_fsm_state20),
        .I5(ap_CS_fsm_state21),
        .O(\indata_address1[7]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \indata_address1[7]_INST_0_i_10 
       (.I0(idx_fu_130_reg[7]),
        .I1(idx_fu_130_reg[6]),
        .I2(idx_fu_130_reg[4]),
        .I3(idx_fu_130_reg[3]),
        .I4(idx_fu_130_reg[5]),
        .I5(ap_CS_fsm_state17),
        .O(\indata_address1[7]_INST_0_i_10_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h88800000)) 
    \indata_address1[7]_INST_0_i_11 
       (.I0(idx_load_reg_2129[5]),
        .I1(idx_load_reg_2129[3]),
        .I2(idx_load_reg_2129[2]),
        .I3(idx_load_reg_2129[1]),
        .I4(idx_load_reg_2129[4]),
        .O(\indata_address1[7]_INST_0_i_11_n_12 ));
  LUT6 #(
    .INIT(64'hFFFF6A0000000000)) 
    \indata_address1[7]_INST_0_i_2 
       (.I0(idx_load_reg_2129[7]),
        .I1(idx_load_reg_2129[6]),
        .I2(\indata_address1[7]_INST_0_i_6_n_12 ),
        .I3(ap_CS_fsm_state19),
        .I4(\indata_address1[7]_INST_0_i_7_n_12 ),
        .I5(\indata_address1[7]_INST_0_i_8_n_12 ),
        .O(\indata_address1[7]_INST_0_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \indata_address1[7]_INST_0_i_3 
       (.I0(ap_CS_fsm_state21),
        .I1(ap_CS_fsm_state20),
        .I2(ap_CS_fsm_state29),
        .O(\indata_address1[7]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \indata_address1[7]_INST_0_i_4 
       (.I0(\indata_address1[7]_INST_0_i_8_n_12 ),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state29),
        .I5(\indata_address1[7]_INST_0_i_9_n_12 ),
        .O(\indata_address1[7]_INST_0_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \indata_address1[7]_INST_0_i_5 
       (.I0(idx_load_reg_2129[6]),
        .I1(idx_load_reg_2129[4]),
        .I2(idx_load_reg_2129[2]),
        .I3(idx_load_reg_2129[1]),
        .I4(idx_load_reg_2129[3]),
        .I5(idx_load_reg_2129[5]),
        .O(\indata_address1[7]_INST_0_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \indata_address1[7]_INST_0_i_6 
       (.I0(idx_load_reg_2129[5]),
        .I1(idx_load_reg_2129[3]),
        .I2(idx_load_reg_2129[2]),
        .I3(idx_load_reg_2129[4]),
        .O(\indata_address1[7]_INST_0_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h0330303022222222)) 
    \indata_address1[7]_INST_0_i_7 
       (.I0(\indata_address1[7]_INST_0_i_10_n_12 ),
        .I1(ap_CS_fsm_state19),
        .I2(idx_load_reg_2129[7]),
        .I3(idx_load_reg_2129[6]),
        .I4(\indata_address1[7]_INST_0_i_11_n_12 ),
        .I5(ap_CS_fsm_state18),
        .O(\indata_address1[7]_INST_0_i_7_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \indata_address1[7]_INST_0_i_8 
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state19),
        .O(\indata_address1[7]_INST_0_i_8_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \indata_address1[7]_INST_0_i_9 
       (.I0(ap_CS_fsm_state20),
        .I1(ap_CS_fsm_state21),
        .O(\indata_address1[7]_INST_0_i_9_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFA2)) 
    indata_ce0_INST_0
       (.I0(ap_CS_fsm_state5),
        .I1(\icmp_ln62_1_reg_1710_reg_n_12_[0] ),
        .I2(icmp_ln65_fu_692_p2),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state18),
        .I5(indata_ce0_INST_0_i_2_n_12),
        .O(indata_ce0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    indata_ce0_INST_0_i_1
       (.I0(k_2_fu_122_reg[0]),
        .I1(k_2_fu_122_reg[4]),
        .I2(k_2_fu_122_reg[6]),
        .I3(k_2_fu_122_reg[1]),
        .I4(indata_ce0_INST_0_i_3_n_12),
        .O(icmp_ln65_fu_692_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    indata_ce0_INST_0_i_2
       (.I0(k_2_fu_122013_out),
        .I1(ap_CS_fsm_state20),
        .I2(ap_CS_fsm_state2),
        .I3(Q[1]),
        .I4(ap_NS_fsm),
        .I5(indata_ce0_INST_0_i_4_n_12),
        .O(indata_ce0_INST_0_i_2_n_12));
  LUT4 #(
    .INIT(16'hEFFF)) 
    indata_ce0_INST_0_i_3
       (.I0(k_2_fu_122_reg[2]),
        .I1(k_2_fu_122_reg[3]),
        .I2(k_2_fu_122_reg[5]),
        .I3(k_2_fu_122_reg[7]),
        .O(indata_ce0_INST_0_i_3_n_12));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    indata_ce0_INST_0_i_4
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state11),
        .O(indata_ce0_INST_0_i_4_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    indata_ce1_INST_0
       (.I0(indata_ce1_INST_0_i_1_n_12),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state29),
        .I3(ap_CS_fsm_state18),
        .I4(ap_CS_fsm_state10),
        .I5(ap_CS_fsm_state21),
        .O(indata_ce1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    indata_ce1_INST_0_i_1
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state20),
        .I5(Q[3]),
        .O(indata_ce1_INST_0_i_1_n_12));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \indata_d1[0]_INST_0 
       (.I0(\indata_d1[15]_INST_0_i_1_n_12 ),
        .I1(\scalauto_2_reg_465_reg[6]_0 [0]),
        .I2(scalauto_2_reg_465[2]),
        .I3(indata_q1[0]),
        .I4(scalauto_2_reg_465[3]),
        .I5(scalauto_2_reg_465[1]),
        .O(indata_d1[0]));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \indata_d1[10]_INST_0 
       (.I0(\scalauto_2_reg_465_reg[6]_0 [1]),
        .I1(scalauto_2_reg_465[4]),
        .I2(\scalauto_2_reg_465_reg[6]_0 [2]),
        .I3(\indata_d1[11]_INST_0_i_1_n_12 ),
        .I4(\scalauto_2_reg_465_reg[6]_0 [0]),
        .I5(\indata_d1[10]_INST_0_i_1_n_12 ),
        .O(indata_d1[10]));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \indata_d1[10]_INST_0_i_1 
       (.I0(indata_q1[3]),
        .I1(scalauto_2_reg_465[2]),
        .I2(indata_q1[7]),
        .I3(scalauto_2_reg_465[3]),
        .I4(scalauto_2_reg_465[1]),
        .I5(\indata_d1[12]_INST_0_i_2_n_12 ),
        .O(\indata_d1[10]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \indata_d1[11]_INST_0 
       (.I0(\scalauto_2_reg_465_reg[6]_0 [1]),
        .I1(scalauto_2_reg_465[4]),
        .I2(\scalauto_2_reg_465_reg[6]_0 [2]),
        .I3(\indata_d1[12]_INST_0_i_1_n_12 ),
        .I4(\scalauto_2_reg_465_reg[6]_0 [0]),
        .I5(\indata_d1[11]_INST_0_i_1_n_12 ),
        .O(indata_d1[11]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \indata_d1[11]_INST_0_i_1 
       (.I0(\indata_d1[11]_INST_0_i_2_n_12 ),
        .I1(scalauto_2_reg_465[1]),
        .I2(\indata_d1[13]_INST_0_i_2_n_12 ),
        .O(\indata_d1[11]_INST_0_i_1_n_12 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \indata_d1[11]_INST_0_i_2 
       (.I0(indata_q1[4]),
        .I1(scalauto_2_reg_465[2]),
        .I2(indata_q1[0]),
        .I3(scalauto_2_reg_465[3]),
        .I4(indata_q1[8]),
        .O(\indata_d1[11]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \indata_d1[12]_INST_0 
       (.I0(\scalauto_2_reg_465_reg[6]_0 [1]),
        .I1(scalauto_2_reg_465[4]),
        .I2(\scalauto_2_reg_465_reg[6]_0 [2]),
        .I3(\indata_d1[13]_INST_0_i_1_n_12 ),
        .I4(\scalauto_2_reg_465_reg[6]_0 [0]),
        .I5(\indata_d1[12]_INST_0_i_1_n_12 ),
        .O(indata_d1[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \indata_d1[12]_INST_0_i_1 
       (.I0(\indata_d1[12]_INST_0_i_2_n_12 ),
        .I1(scalauto_2_reg_465[1]),
        .I2(\indata_d1[14]_INST_0_i_2_n_12 ),
        .O(\indata_d1[12]_INST_0_i_1_n_12 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \indata_d1[12]_INST_0_i_2 
       (.I0(indata_q1[5]),
        .I1(scalauto_2_reg_465[2]),
        .I2(indata_q1[1]),
        .I3(scalauto_2_reg_465[3]),
        .I4(indata_q1[9]),
        .O(\indata_d1[12]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \indata_d1[13]_INST_0 
       (.I0(\scalauto_2_reg_465_reg[6]_0 [1]),
        .I1(scalauto_2_reg_465[4]),
        .I2(\scalauto_2_reg_465_reg[6]_0 [2]),
        .I3(\indata_d1[14]_INST_0_i_1_n_12 ),
        .I4(\scalauto_2_reg_465_reg[6]_0 [0]),
        .I5(\indata_d1[13]_INST_0_i_1_n_12 ),
        .O(indata_d1[13]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \indata_d1[13]_INST_0_i_1 
       (.I0(\indata_d1[13]_INST_0_i_2_n_12 ),
        .I1(scalauto_2_reg_465[1]),
        .I2(\indata_d1[15]_INST_0_i_5_n_12 ),
        .O(\indata_d1[13]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \indata_d1[13]_INST_0_i_2 
       (.I0(indata_q1[6]),
        .I1(scalauto_2_reg_465[2]),
        .I2(indata_q1[2]),
        .I3(scalauto_2_reg_465[3]),
        .I4(indata_q1[10]),
        .O(\indata_d1[13]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \indata_d1[14]_INST_0 
       (.I0(\scalauto_2_reg_465_reg[6]_0 [1]),
        .I1(scalauto_2_reg_465[4]),
        .I2(\scalauto_2_reg_465_reg[6]_0 [2]),
        .I3(\indata_d1[15]_INST_0_i_4_n_12 ),
        .I4(\scalauto_2_reg_465_reg[6]_0 [0]),
        .I5(\indata_d1[14]_INST_0_i_1_n_12 ),
        .O(indata_d1[14]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \indata_d1[14]_INST_0_i_1 
       (.I0(\indata_d1[14]_INST_0_i_2_n_12 ),
        .I1(scalauto_2_reg_465[1]),
        .I2(\indata_d1[15]_INST_0_i_3_n_12 ),
        .O(\indata_d1[14]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \indata_d1[14]_INST_0_i_2 
       (.I0(indata_q1[7]),
        .I1(scalauto_2_reg_465[2]),
        .I2(indata_q1[3]),
        .I3(scalauto_2_reg_465[3]),
        .I4(indata_q1[11]),
        .O(\indata_d1[14]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \indata_d1[15]_INST_0 
       (.I0(\indata_d1[15]_INST_0_i_1_n_12 ),
        .I1(\indata_d1[15]_INST_0_i_2_n_12 ),
        .I2(scalauto_2_reg_465[1]),
        .I3(\indata_d1[15]_INST_0_i_3_n_12 ),
        .I4(\scalauto_2_reg_465_reg[6]_0 [0]),
        .I5(\indata_d1[15]_INST_0_i_4_n_12 ),
        .O(indata_d1[15]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \indata_d1[15]_INST_0_i_1 
       (.I0(\scalauto_2_reg_465_reg[6]_0 [2]),
        .I1(scalauto_2_reg_465[4]),
        .I2(\scalauto_2_reg_465_reg[6]_0 [1]),
        .O(\indata_d1[15]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d1[15]_INST_0_i_2 
       (.I0(indata_q1[3]),
        .I1(indata_q1[11]),
        .I2(scalauto_2_reg_465[2]),
        .I3(indata_q1[7]),
        .I4(scalauto_2_reg_465[3]),
        .I5(indata_q1[15]),
        .O(\indata_d1[15]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d1[15]_INST_0_i_3 
       (.I0(indata_q1[1]),
        .I1(indata_q1[9]),
        .I2(scalauto_2_reg_465[2]),
        .I3(indata_q1[5]),
        .I4(scalauto_2_reg_465[3]),
        .I5(indata_q1[13]),
        .O(\indata_d1[15]_INST_0_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \indata_d1[15]_INST_0_i_4 
       (.I0(\indata_d1[15]_INST_0_i_5_n_12 ),
        .I1(scalauto_2_reg_465[1]),
        .I2(\indata_d1[15]_INST_0_i_6_n_12 ),
        .O(\indata_d1[15]_INST_0_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d1[15]_INST_0_i_5 
       (.I0(indata_q1[0]),
        .I1(indata_q1[8]),
        .I2(scalauto_2_reg_465[2]),
        .I3(indata_q1[4]),
        .I4(scalauto_2_reg_465[3]),
        .I5(indata_q1[12]),
        .O(\indata_d1[15]_INST_0_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \indata_d1[15]_INST_0_i_6 
       (.I0(indata_q1[2]),
        .I1(indata_q1[10]),
        .I2(scalauto_2_reg_465[2]),
        .I3(indata_q1[6]),
        .I4(scalauto_2_reg_465[3]),
        .I5(indata_q1[14]),
        .O(\indata_d1[15]_INST_0_i_6_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \indata_d1[1]_INST_0 
       (.I0(\scalauto_2_reg_465_reg[6]_0 [1]),
        .I1(scalauto_2_reg_465[4]),
        .I2(\scalauto_2_reg_465_reg[6]_0 [2]),
        .I3(\indata_d1[1]_INST_0_i_1_n_12 ),
        .O(indata_d1[1]));
  LUT6 #(
    .INIT(64'h0000000000000B08)) 
    \indata_d1[1]_INST_0_i_1 
       (.I0(indata_q1[0]),
        .I1(\scalauto_2_reg_465_reg[6]_0 [0]),
        .I2(scalauto_2_reg_465[2]),
        .I3(indata_q1[1]),
        .I4(scalauto_2_reg_465[3]),
        .I5(scalauto_2_reg_465[1]),
        .O(\indata_d1[1]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \indata_d1[2]_INST_0 
       (.I0(\scalauto_2_reg_465_reg[6]_0 [1]),
        .I1(scalauto_2_reg_465[4]),
        .I2(\scalauto_2_reg_465_reg[6]_0 [2]),
        .I3(\indata_d1[3]_INST_0_i_1_n_12 ),
        .I4(\scalauto_2_reg_465_reg[6]_0 [0]),
        .I5(\indata_d1[2]_INST_0_i_1_n_12 ),
        .O(indata_d1[2]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \indata_d1[2]_INST_0_i_1 
       (.I0(scalauto_2_reg_465[2]),
        .I1(indata_q1[1]),
        .I2(scalauto_2_reg_465[3]),
        .I3(scalauto_2_reg_465[1]),
        .O(\indata_d1[2]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \indata_d1[3]_INST_0 
       (.I0(\scalauto_2_reg_465_reg[6]_0 [1]),
        .I1(scalauto_2_reg_465[4]),
        .I2(\scalauto_2_reg_465_reg[6]_0 [2]),
        .I3(\indata_d1[4]_INST_0_i_1_n_12 ),
        .I4(\scalauto_2_reg_465_reg[6]_0 [0]),
        .I5(\indata_d1[3]_INST_0_i_1_n_12 ),
        .O(indata_d1[3]));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \indata_d1[3]_INST_0_i_1 
       (.I0(indata_q1[0]),
        .I1(scalauto_2_reg_465[1]),
        .I2(scalauto_2_reg_465[3]),
        .I3(indata_q1[2]),
        .I4(scalauto_2_reg_465[2]),
        .O(\indata_d1[3]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \indata_d1[4]_INST_0 
       (.I0(\scalauto_2_reg_465_reg[6]_0 [1]),
        .I1(scalauto_2_reg_465[4]),
        .I2(\scalauto_2_reg_465_reg[6]_0 [2]),
        .I3(\indata_d1[5]_INST_0_i_1_n_12 ),
        .I4(\scalauto_2_reg_465_reg[6]_0 [0]),
        .I5(\indata_d1[4]_INST_0_i_1_n_12 ),
        .O(indata_d1[4]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h00000B08)) 
    \indata_d1[4]_INST_0_i_1 
       (.I0(indata_q1[1]),
        .I1(scalauto_2_reg_465[1]),
        .I2(scalauto_2_reg_465[3]),
        .I3(indata_q1[3]),
        .I4(scalauto_2_reg_465[2]),
        .O(\indata_d1[4]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \indata_d1[5]_INST_0 
       (.I0(\scalauto_2_reg_465_reg[6]_0 [1]),
        .I1(scalauto_2_reg_465[4]),
        .I2(\scalauto_2_reg_465_reg[6]_0 [2]),
        .I3(\indata_d1[6]_INST_0_i_1_n_12 ),
        .I4(\scalauto_2_reg_465_reg[6]_0 [0]),
        .I5(\indata_d1[5]_INST_0_i_1_n_12 ),
        .O(indata_d1[5]));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \indata_d1[5]_INST_0_i_1 
       (.I0(indata_q1[2]),
        .I1(scalauto_2_reg_465[1]),
        .I2(indata_q1[0]),
        .I3(scalauto_2_reg_465[2]),
        .I4(indata_q1[4]),
        .I5(scalauto_2_reg_465[3]),
        .O(\indata_d1[5]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \indata_d1[6]_INST_0 
       (.I0(\scalauto_2_reg_465_reg[6]_0 [1]),
        .I1(scalauto_2_reg_465[4]),
        .I2(\scalauto_2_reg_465_reg[6]_0 [2]),
        .I3(\indata_d1[7]_INST_0_i_1_n_12 ),
        .I4(\scalauto_2_reg_465_reg[6]_0 [0]),
        .I5(\indata_d1[6]_INST_0_i_1_n_12 ),
        .O(indata_d1[6]));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \indata_d1[6]_INST_0_i_1 
       (.I0(indata_q1[3]),
        .I1(scalauto_2_reg_465[1]),
        .I2(indata_q1[1]),
        .I3(scalauto_2_reg_465[2]),
        .I4(indata_q1[5]),
        .I5(scalauto_2_reg_465[3]),
        .O(\indata_d1[6]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \indata_d1[7]_INST_0 
       (.I0(\scalauto_2_reg_465_reg[6]_0 [1]),
        .I1(scalauto_2_reg_465[4]),
        .I2(\scalauto_2_reg_465_reg[6]_0 [2]),
        .I3(\indata_d1[8]_INST_0_i_1_n_12 ),
        .I4(\scalauto_2_reg_465_reg[6]_0 [0]),
        .I5(\indata_d1[7]_INST_0_i_1_n_12 ),
        .O(indata_d1[7]));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \indata_d1[7]_INST_0_i_1 
       (.I0(indata_q1[0]),
        .I1(scalauto_2_reg_465[2]),
        .I2(indata_q1[4]),
        .I3(scalauto_2_reg_465[3]),
        .I4(scalauto_2_reg_465[1]),
        .I5(\indata_d1[7]_INST_0_i_2_n_12 ),
        .O(\indata_d1[7]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \indata_d1[7]_INST_0_i_2 
       (.I0(indata_q1[2]),
        .I1(scalauto_2_reg_465[2]),
        .I2(indata_q1[6]),
        .I3(scalauto_2_reg_465[3]),
        .O(\indata_d1[7]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \indata_d1[8]_INST_0 
       (.I0(\scalauto_2_reg_465_reg[6]_0 [1]),
        .I1(scalauto_2_reg_465[4]),
        .I2(\scalauto_2_reg_465_reg[6]_0 [2]),
        .I3(\indata_d1[9]_INST_0_i_1_n_12 ),
        .I4(\scalauto_2_reg_465_reg[6]_0 [0]),
        .I5(\indata_d1[8]_INST_0_i_1_n_12 ),
        .O(indata_d1[8]));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \indata_d1[8]_INST_0_i_1 
       (.I0(indata_q1[1]),
        .I1(scalauto_2_reg_465[2]),
        .I2(indata_q1[5]),
        .I3(scalauto_2_reg_465[3]),
        .I4(scalauto_2_reg_465[1]),
        .I5(\indata_d1[8]_INST_0_i_2_n_12 ),
        .O(\indata_d1[8]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \indata_d1[8]_INST_0_i_2 
       (.I0(indata_q1[3]),
        .I1(scalauto_2_reg_465[2]),
        .I2(indata_q1[7]),
        .I3(scalauto_2_reg_465[3]),
        .O(\indata_d1[8]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \indata_d1[9]_INST_0 
       (.I0(\scalauto_2_reg_465_reg[6]_0 [1]),
        .I1(scalauto_2_reg_465[4]),
        .I2(\scalauto_2_reg_465_reg[6]_0 [2]),
        .I3(\indata_d1[10]_INST_0_i_1_n_12 ),
        .I4(\scalauto_2_reg_465_reg[6]_0 [0]),
        .I5(\indata_d1[9]_INST_0_i_1_n_12 ),
        .O(indata_d1[9]));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \indata_d1[9]_INST_0_i_1 
       (.I0(indata_q1[2]),
        .I1(scalauto_2_reg_465[2]),
        .I2(indata_q1[6]),
        .I3(scalauto_2_reg_465[3]),
        .I4(scalauto_2_reg_465[1]),
        .I5(\indata_d1[11]_INST_0_i_2_n_12 ),
        .O(\indata_d1[9]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \k_2_fu_122[0]_i_1 
       (.I0(k_2_fu_122_reg[0]),
        .O(add_ln65_fu_698_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \k_2_fu_122[1]_i_1 
       (.I0(k_2_fu_122_reg[0]),
        .I1(k_2_fu_122_reg[1]),
        .O(add_ln65_fu_698_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \k_2_fu_122[2]_i_1 
       (.I0(k_2_fu_122_reg[0]),
        .I1(k_2_fu_122_reg[1]),
        .I2(k_2_fu_122_reg[2]),
        .O(add_ln65_fu_698_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \k_2_fu_122[3]_i_1 
       (.I0(k_2_fu_122_reg[1]),
        .I1(k_2_fu_122_reg[0]),
        .I2(k_2_fu_122_reg[2]),
        .I3(k_2_fu_122_reg[3]),
        .O(add_ln65_fu_698_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \k_2_fu_122[4]_i_1 
       (.I0(k_2_fu_122_reg[2]),
        .I1(k_2_fu_122_reg[0]),
        .I2(k_2_fu_122_reg[1]),
        .I3(k_2_fu_122_reg[3]),
        .I4(k_2_fu_122_reg[4]),
        .O(add_ln65_fu_698_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \k_2_fu_122[5]_i_1 
       (.I0(k_2_fu_122_reg[3]),
        .I1(k_2_fu_122_reg[1]),
        .I2(k_2_fu_122_reg[0]),
        .I3(k_2_fu_122_reg[2]),
        .I4(k_2_fu_122_reg[4]),
        .I5(k_2_fu_122_reg[5]),
        .O(add_ln65_fu_698_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \k_2_fu_122[6]_i_1 
       (.I0(\k_2_fu_122[7]_i_4_n_12 ),
        .I1(k_2_fu_122_reg[6]),
        .O(add_ln65_fu_698_p2[6]));
  LUT4 #(
    .INIT(16'hA800)) 
    \k_2_fu_122[7]_i_1 
       (.I0(Q[0]),
        .I1(icmp_ln57_reg_1697),
        .I2(grp_gsm_norm_fu_305_ap_done),
        .I3(\icmp_ln62_1_reg_1710[0]_i_1_n_12 ),
        .O(k_2_fu_1220));
  LUT3 #(
    .INIT(8'h08)) 
    \k_2_fu_122[7]_i_2 
       (.I0(ap_CS_fsm_state5),
        .I1(\icmp_ln62_1_reg_1710_reg_n_12_[0] ),
        .I2(icmp_ln65_fu_692_p2),
        .O(k_2_fu_122013_out));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \k_2_fu_122[7]_i_3 
       (.I0(\k_2_fu_122[7]_i_4_n_12 ),
        .I1(k_2_fu_122_reg[6]),
        .I2(k_2_fu_122_reg[7]),
        .O(add_ln65_fu_698_p2[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \k_2_fu_122[7]_i_4 
       (.I0(k_2_fu_122_reg[5]),
        .I1(k_2_fu_122_reg[3]),
        .I2(k_2_fu_122_reg[1]),
        .I3(k_2_fu_122_reg[0]),
        .I4(k_2_fu_122_reg[2]),
        .I5(k_2_fu_122_reg[4]),
        .O(\k_2_fu_122[7]_i_4_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \k_2_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(k_2_fu_122013_out),
        .D(add_ln65_fu_698_p2[0]),
        .Q(k_2_fu_122_reg[0]),
        .R(k_2_fu_1220));
  FDRE #(
    .INIT(1'b0)) 
    \k_2_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(k_2_fu_122013_out),
        .D(add_ln65_fu_698_p2[1]),
        .Q(k_2_fu_122_reg[1]),
        .R(k_2_fu_1220));
  FDRE #(
    .INIT(1'b0)) 
    \k_2_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(k_2_fu_122013_out),
        .D(add_ln65_fu_698_p2[2]),
        .Q(k_2_fu_122_reg[2]),
        .R(k_2_fu_1220));
  FDRE #(
    .INIT(1'b0)) 
    \k_2_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(k_2_fu_122013_out),
        .D(add_ln65_fu_698_p2[3]),
        .Q(k_2_fu_122_reg[3]),
        .R(k_2_fu_1220));
  FDRE #(
    .INIT(1'b0)) 
    \k_2_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(k_2_fu_122013_out),
        .D(add_ln65_fu_698_p2[4]),
        .Q(k_2_fu_122_reg[4]),
        .R(k_2_fu_1220));
  FDRE #(
    .INIT(1'b0)) 
    \k_2_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(k_2_fu_122013_out),
        .D(add_ln65_fu_698_p2[5]),
        .Q(k_2_fu_122_reg[5]),
        .R(k_2_fu_1220));
  FDRE #(
    .INIT(1'b0)) 
    \k_2_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(k_2_fu_122013_out),
        .D(add_ln65_fu_698_p2[6]),
        .Q(k_2_fu_122_reg[6]),
        .R(k_2_fu_1220));
  FDRE #(
    .INIT(1'b0)) 
    \k_2_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(k_2_fu_122013_out),
        .D(add_ln65_fu_698_p2[7]),
        .Q(k_2_fu_122_reg[7]),
        .R(k_2_fu_1220));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \k_3_fu_126[0]_i_1 
       (.I0(k_3_fu_126_reg[0]),
        .O(\k_3_fu_126[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \k_3_fu_126[1]_i_1 
       (.I0(k_3_fu_126_reg[0]),
        .I1(k_3_fu_126_reg[1]),
        .O(\k_3_fu_126[1]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \k_3_fu_126[2]_i_1 
       (.I0(k_3_fu_126_reg[1]),
        .I1(k_3_fu_126_reg[0]),
        .I2(k_3_fu_126_reg[2]),
        .O(\k_3_fu_126[2]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFE01)) 
    \k_3_fu_126[3]_i_1 
       (.I0(k_3_fu_126_reg[2]),
        .I1(k_3_fu_126_reg[0]),
        .I2(k_3_fu_126_reg[1]),
        .I3(k_3_fu_126_reg[3]),
        .O(\k_3_fu_126[3]_i_1_n_12 ));
  LUT3 #(
    .INIT(8'hA2)) 
    \k_3_fu_126[4]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(\icmp_ln62_1_reg_1710_reg_n_12_[0] ),
        .I2(icmp_ln65_fu_692_p2),
        .O(ap_NS_fsm115_out));
  LUT2 #(
    .INIT(4'h2)) 
    \k_3_fu_126[4]_i_2 
       (.I0(ap_CS_fsm_state9),
        .I1(tmp_12_fu_722_p3),
        .O(ap_NS_fsm111_out));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \k_3_fu_126[4]_i_3 
       (.I0(k_3_fu_126_reg[3]),
        .I1(k_3_fu_126_reg[1]),
        .I2(k_3_fu_126_reg[0]),
        .I3(k_3_fu_126_reg[2]),
        .O(\k_3_fu_126[4]_i_3_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \k_3_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm111_out),
        .D(\k_3_fu_126[0]_i_1_n_12 ),
        .Q(k_3_fu_126_reg[0]),
        .R(ap_NS_fsm115_out));
  FDRE #(
    .INIT(1'b0)) 
    \k_3_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm111_out),
        .D(\k_3_fu_126[1]_i_1_n_12 ),
        .Q(k_3_fu_126_reg[1]),
        .R(ap_NS_fsm115_out));
  FDRE #(
    .INIT(1'b0)) 
    \k_3_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm111_out),
        .D(\k_3_fu_126[2]_i_1_n_12 ),
        .Q(k_3_fu_126_reg[2]),
        .R(ap_NS_fsm115_out));
  FDSE #(
    .INIT(1'b0)) 
    \k_3_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm111_out),
        .D(\k_3_fu_126[3]_i_1_n_12 ),
        .Q(k_3_fu_126_reg[3]),
        .S(ap_NS_fsm115_out));
  FDRE #(
    .INIT(1'b0)) 
    \k_3_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm111_out),
        .D(\k_3_fu_126[4]_i_3_n_12 ),
        .Q(tmp_12_fu_722_p3),
        .R(ap_NS_fsm115_out));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \k_4_fu_174[0]_i_1 
       (.I0(k_4_fu_174_reg[0]),
        .O(add_ln144_fu_1478_p2));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \k_4_fu_174[1]_i_1 
       (.I0(k_4_fu_174_reg[0]),
        .I1(k_4_fu_174_reg[1]),
        .O(\k_4_fu_174[1]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \k_4_fu_174[2]_i_1 
       (.I0(k_4_fu_174_reg[1]),
        .I1(k_4_fu_174_reg[0]),
        .I2(k_4_fu_174_reg[2]),
        .O(\k_4_fu_174[2]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFE01)) 
    \k_4_fu_174[3]_i_1 
       (.I0(k_4_fu_174_reg[2]),
        .I1(k_4_fu_174_reg[0]),
        .I2(k_4_fu_174_reg[1]),
        .I3(k_4_fu_174_reg[3]),
        .O(\k_4_fu_174[3]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \k_4_fu_174[4]_i_1 
       (.I0(\i_fu_134[7]_i_3_n_12 ),
        .I1(i_fu_134_reg[1]),
        .I2(i_fu_134_reg[6]),
        .I3(i_fu_134_reg[4]),
        .I4(i_fu_134_reg[0]),
        .I5(ap_CS_fsm_state17),
        .O(ap_NS_fsm112_out));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \k_4_fu_174[4]_i_2 
       (.I0(k_4_fu_174_reg[3]),
        .I1(k_4_fu_174_reg[1]),
        .I2(k_4_fu_174_reg[0]),
        .I3(k_4_fu_174_reg[2]),
        .O(\k_4_fu_174[4]_i_2_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \k_4_fu_174_reg[0] 
       (.C(ap_clk),
        .CE(k_4_fu_1740),
        .D(add_ln144_fu_1478_p2),
        .Q(k_4_fu_174_reg[0]),
        .R(ap_NS_fsm112_out));
  FDRE #(
    .INIT(1'b0)) 
    \k_4_fu_174_reg[1] 
       (.C(ap_clk),
        .CE(k_4_fu_1740),
        .D(\k_4_fu_174[1]_i_1_n_12 ),
        .Q(k_4_fu_174_reg[1]),
        .R(ap_NS_fsm112_out));
  FDRE #(
    .INIT(1'b0)) 
    \k_4_fu_174_reg[2] 
       (.C(ap_clk),
        .CE(k_4_fu_1740),
        .D(\k_4_fu_174[2]_i_1_n_12 ),
        .Q(k_4_fu_174_reg[2]),
        .R(ap_NS_fsm112_out));
  FDSE #(
    .INIT(1'b0)) 
    \k_4_fu_174_reg[3] 
       (.C(ap_clk),
        .CE(k_4_fu_1740),
        .D(\k_4_fu_174[3]_i_1_n_12 ),
        .Q(k_4_fu_174_reg[3]),
        .S(ap_NS_fsm112_out));
  FDRE #(
    .INIT(1'b0)) 
    \k_4_fu_174_reg[4] 
       (.C(ap_clk),
        .CE(k_4_fu_1740),
        .D(\k_4_fu_174[4]_i_2_n_12 ),
        .Q(tmp_13_fu_1465_p3),
        .R(ap_NS_fsm112_out));
  LUT1 #(
    .INIT(2'h1)) 
    \k_fu_118[0]_i_1 
       (.I0(k_fu_118_reg[0]),
        .O(\k_fu_118[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \k_fu_118[1]_i_1 
       (.I0(k_fu_118_reg[0]),
        .I1(k_fu_118_reg[1]),
        .O(add_ln49_fu_577_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \k_fu_118[2]_i_1 
       (.I0(k_fu_118_reg[0]),
        .I1(k_fu_118_reg[1]),
        .I2(k_fu_118_reg[2]),
        .O(add_ln49_fu_577_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \k_fu_118[3]_i_1 
       (.I0(k_fu_118_reg[1]),
        .I1(k_fu_118_reg[0]),
        .I2(k_fu_118_reg[2]),
        .I3(k_fu_118_reg[3]),
        .O(add_ln49_fu_577_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \k_fu_118[4]_i_1 
       (.I0(k_fu_118_reg[2]),
        .I1(k_fu_118_reg[0]),
        .I2(k_fu_118_reg[1]),
        .I3(k_fu_118_reg[3]),
        .I4(k_fu_118_reg[4]),
        .O(add_ln49_fu_577_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \k_fu_118[5]_i_1 
       (.I0(k_fu_118_reg[3]),
        .I1(k_fu_118_reg[1]),
        .I2(k_fu_118_reg[0]),
        .I3(k_fu_118_reg[2]),
        .I4(k_fu_118_reg[4]),
        .I5(k_fu_118_reg[5]),
        .O(add_ln49_fu_577_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \k_fu_118[6]_i_1 
       (.I0(\k_fu_118[7]_i_4_n_12 ),
        .I1(k_fu_118_reg[6]),
        .O(add_ln49_fu_577_p2[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \k_fu_118[7]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\k_fu_118[7]_i_3_n_12 ),
        .I2(k_fu_118_reg[1]),
        .I3(k_fu_118_reg[6]),
        .I4(k_fu_118_reg[4]),
        .I5(k_fu_118_reg[0]),
        .O(k_fu_1180));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \k_fu_118[7]_i_2 
       (.I0(\k_fu_118[7]_i_4_n_12 ),
        .I1(k_fu_118_reg[6]),
        .I2(k_fu_118_reg[7]),
        .O(add_ln49_fu_577_p2[7]));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \k_fu_118[7]_i_3 
       (.I0(k_fu_118_reg[2]),
        .I1(k_fu_118_reg[3]),
        .I2(k_fu_118_reg[5]),
        .I3(k_fu_118_reg[7]),
        .O(\k_fu_118[7]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \k_fu_118[7]_i_4 
       (.I0(k_fu_118_reg[5]),
        .I1(k_fu_118_reg[3]),
        .I2(k_fu_118_reg[1]),
        .I3(k_fu_118_reg[0]),
        .I4(k_fu_118_reg[2]),
        .I5(k_fu_118_reg[4]),
        .O(\k_fu_118[7]_i_4_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(k_fu_1180),
        .D(\k_fu_118[0]_i_1_n_12 ),
        .Q(k_fu_118_reg[0]),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(k_fu_1180),
        .D(add_ln49_fu_577_p2[1]),
        .Q(k_fu_118_reg[1]),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(k_fu_1180),
        .D(add_ln49_fu_577_p2[2]),
        .Q(k_fu_118_reg[2]),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(k_fu_1180),
        .D(add_ln49_fu_577_p2[3]),
        .Q(k_fu_118_reg[3]),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(k_fu_1180),
        .D(add_ln49_fu_577_p2[4]),
        .Q(k_fu_118_reg[4]),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(k_fu_1180),
        .D(add_ln49_fu_577_p2[5]),
        .Q(k_fu_118_reg[5]),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(k_fu_1180),
        .D(add_ln49_fu_577_p2[6]),
        .Q(k_fu_118_reg[6]),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(k_fu_1180),
        .D(add_ln49_fu_577_p2[7]),
        .Q(k_fu_118_reg[7]),
        .R(ap_NS_fsm19_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1 mac_muladd_16s_16s_32s_33_4_1_U34
       (.A({mac_muladd_16s_16s_32s_33_4_1_U36_n_13,mac_muladd_16s_16s_32s_33_4_1_U36_n_14,mac_muladd_16s_16s_32s_33_4_1_U36_n_15,mac_muladd_16s_16s_32s_33_4_1_U36_n_16,mac_muladd_16s_16s_32s_33_4_1_U36_n_17,mac_muladd_16s_16s_32s_33_4_1_U36_n_18,mac_muladd_16s_16s_32s_33_4_1_U36_n_19,mac_muladd_16s_16s_32s_33_4_1_U36_n_20,mac_muladd_16s_16s_32s_33_4_1_U36_n_21,mac_muladd_16s_16s_32s_33_4_1_U36_n_22,mac_muladd_16s_16s_32s_33_4_1_U36_n_23,mac_muladd_16s_16s_32s_33_4_1_U36_n_24,mac_muladd_16s_16s_32s_33_4_1_U36_n_25,mac_muladd_16s_16s_32s_33_4_1_U36_n_26,mac_muladd_16s_16s_32s_33_4_1_U36_n_27}),
        .CEA1(reg_548),
        .PCOUT({mac_muladd_16s_16s_32s_33_4_1_U34_n_12,mac_muladd_16s_16s_32s_33_4_1_U34_n_13,mac_muladd_16s_16s_32s_33_4_1_U34_n_14,mac_muladd_16s_16s_32s_33_4_1_U34_n_15,mac_muladd_16s_16s_32s_33_4_1_U34_n_16,mac_muladd_16s_16s_32s_33_4_1_U34_n_17,mac_muladd_16s_16s_32s_33_4_1_U34_n_18,mac_muladd_16s_16s_32s_33_4_1_U34_n_19,mac_muladd_16s_16s_32s_33_4_1_U34_n_20,mac_muladd_16s_16s_32s_33_4_1_U34_n_21,mac_muladd_16s_16s_32s_33_4_1_U34_n_22,mac_muladd_16s_16s_32s_33_4_1_U34_n_23,mac_muladd_16s_16s_32s_33_4_1_U34_n_24,mac_muladd_16s_16s_32s_33_4_1_U34_n_25,mac_muladd_16s_16s_32s_33_4_1_U34_n_26,mac_muladd_16s_16s_32s_33_4_1_U34_n_27,mac_muladd_16s_16s_32s_33_4_1_U34_n_28,mac_muladd_16s_16s_32s_33_4_1_U34_n_29,mac_muladd_16s_16s_32s_33_4_1_U34_n_30,mac_muladd_16s_16s_32s_33_4_1_U34_n_31,mac_muladd_16s_16s_32s_33_4_1_U34_n_32,mac_muladd_16s_16s_32s_33_4_1_U34_n_33,mac_muladd_16s_16s_32s_33_4_1_U34_n_34,mac_muladd_16s_16s_32s_33_4_1_U34_n_35,mac_muladd_16s_16s_32s_33_4_1_U34_n_36,mac_muladd_16s_16s_32s_33_4_1_U34_n_37,mac_muladd_16s_16s_32s_33_4_1_U34_n_38,mac_muladd_16s_16s_32s_33_4_1_U34_n_39,mac_muladd_16s_16s_32s_33_4_1_U34_n_40,mac_muladd_16s_16s_32s_33_4_1_U34_n_41,mac_muladd_16s_16s_32s_33_4_1_U34_n_42,mac_muladd_16s_16s_32s_33_4_1_U34_n_43,mac_muladd_16s_16s_32s_33_4_1_U34_n_44,mac_muladd_16s_16s_32s_33_4_1_U34_n_45,mac_muladd_16s_16s_32s_33_4_1_U34_n_46,mac_muladd_16s_16s_32s_33_4_1_U34_n_47,mac_muladd_16s_16s_32s_33_4_1_U34_n_48,mac_muladd_16s_16s_32s_33_4_1_U34_n_49,mac_muladd_16s_16s_32s_33_4_1_U34_n_50,mac_muladd_16s_16s_32s_33_4_1_U34_n_51,mac_muladd_16s_16s_32s_33_4_1_U34_n_52,mac_muladd_16s_16s_32s_33_4_1_U34_n_53,mac_muladd_16s_16s_32s_33_4_1_U34_n_54,mac_muladd_16s_16s_32s_33_4_1_U34_n_55,mac_muladd_16s_16s_32s_33_4_1_U34_n_56,mac_muladd_16s_16s_32s_33_4_1_U34_n_57,mac_muladd_16s_16s_32s_33_4_1_U34_n_58,mac_muladd_16s_16s_32s_33_4_1_U34_n_59}),
        .Q(ap_CS_fsm_state12),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0[15]),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_11 mac_muladd_16s_16s_32s_33_4_1_U35
       (.A({mac_muladd_16s_16s_32s_33_4_1_U36_n_12,mac_muladd_16s_16s_32s_33_4_1_U36_n_13,mac_muladd_16s_16s_32s_33_4_1_U36_n_14,mac_muladd_16s_16s_32s_33_4_1_U36_n_15,mac_muladd_16s_16s_32s_33_4_1_U36_n_16,mac_muladd_16s_16s_32s_33_4_1_U36_n_17,mac_muladd_16s_16s_32s_33_4_1_U36_n_18,mac_muladd_16s_16s_32s_33_4_1_U36_n_19,mac_muladd_16s_16s_32s_33_4_1_U36_n_20,mac_muladd_16s_16s_32s_33_4_1_U36_n_21,mac_muladd_16s_16s_32s_33_4_1_U36_n_22,mac_muladd_16s_16s_32s_33_4_1_U36_n_23,mac_muladd_16s_16s_32s_33_4_1_U36_n_24,mac_muladd_16s_16s_32s_33_4_1_U36_n_25,mac_muladd_16s_16s_32s_33_4_1_U36_n_26,mac_muladd_16s_16s_32s_33_4_1_U36_n_27}),
        .CEA1(reg_548),
        .D({mac_muladd_16s_16s_32s_33_4_1_U38_n_45,mac_muladd_16s_16s_32s_33_4_1_U38_n_46,mac_muladd_16s_16s_32s_33_4_1_U38_n_47,mac_muladd_16s_16s_32s_33_4_1_U38_n_48,mac_muladd_16s_16s_32s_33_4_1_U38_n_49,mac_muladd_16s_16s_32s_33_4_1_U38_n_50,mac_muladd_16s_16s_32s_33_4_1_U38_n_51,mac_muladd_16s_16s_32s_33_4_1_U38_n_52,mac_muladd_16s_16s_32s_33_4_1_U38_n_53,mac_muladd_16s_16s_32s_33_4_1_U38_n_54,mac_muladd_16s_16s_32s_33_4_1_U38_n_55,mac_muladd_16s_16s_32s_33_4_1_U38_n_56,mac_muladd_16s_16s_32s_33_4_1_U38_n_57,mac_muladd_16s_16s_32s_33_4_1_U38_n_58,mac_muladd_16s_16s_32s_33_4_1_U38_n_59,mac_muladd_16s_16s_32s_33_4_1_U38_n_60}),
        .PCOUT({mac_muladd_16s_16s_32s_33_4_1_U35_n_13,mac_muladd_16s_16s_32s_33_4_1_U35_n_14,mac_muladd_16s_16s_32s_33_4_1_U35_n_15,mac_muladd_16s_16s_32s_33_4_1_U35_n_16,mac_muladd_16s_16s_32s_33_4_1_U35_n_17,mac_muladd_16s_16s_32s_33_4_1_U35_n_18,mac_muladd_16s_16s_32s_33_4_1_U35_n_19,mac_muladd_16s_16s_32s_33_4_1_U35_n_20,mac_muladd_16s_16s_32s_33_4_1_U35_n_21,mac_muladd_16s_16s_32s_33_4_1_U35_n_22,mac_muladd_16s_16s_32s_33_4_1_U35_n_23,mac_muladd_16s_16s_32s_33_4_1_U35_n_24,mac_muladd_16s_16s_32s_33_4_1_U35_n_25,mac_muladd_16s_16s_32s_33_4_1_U35_n_26,mac_muladd_16s_16s_32s_33_4_1_U35_n_27,mac_muladd_16s_16s_32s_33_4_1_U35_n_28,mac_muladd_16s_16s_32s_33_4_1_U35_n_29,mac_muladd_16s_16s_32s_33_4_1_U35_n_30,mac_muladd_16s_16s_32s_33_4_1_U35_n_31,mac_muladd_16s_16s_32s_33_4_1_U35_n_32,mac_muladd_16s_16s_32s_33_4_1_U35_n_33,mac_muladd_16s_16s_32s_33_4_1_U35_n_34,mac_muladd_16s_16s_32s_33_4_1_U35_n_35,mac_muladd_16s_16s_32s_33_4_1_U35_n_36,mac_muladd_16s_16s_32s_33_4_1_U35_n_37,mac_muladd_16s_16s_32s_33_4_1_U35_n_38,mac_muladd_16s_16s_32s_33_4_1_U35_n_39,mac_muladd_16s_16s_32s_33_4_1_U35_n_40,mac_muladd_16s_16s_32s_33_4_1_U35_n_41,mac_muladd_16s_16s_32s_33_4_1_U35_n_42,mac_muladd_16s_16s_32s_33_4_1_U35_n_43,mac_muladd_16s_16s_32s_33_4_1_U35_n_44,mac_muladd_16s_16s_32s_33_4_1_U35_n_45,mac_muladd_16s_16s_32s_33_4_1_U35_n_46,mac_muladd_16s_16s_32s_33_4_1_U35_n_47,mac_muladd_16s_16s_32s_33_4_1_U35_n_48,mac_muladd_16s_16s_32s_33_4_1_U35_n_49,mac_muladd_16s_16s_32s_33_4_1_U35_n_50,mac_muladd_16s_16s_32s_33_4_1_U35_n_51,mac_muladd_16s_16s_32s_33_4_1_U35_n_52,mac_muladd_16s_16s_32s_33_4_1_U35_n_53,mac_muladd_16s_16s_32s_33_4_1_U35_n_54,mac_muladd_16s_16s_32s_33_4_1_U35_n_55,mac_muladd_16s_16s_32s_33_4_1_U35_n_56,mac_muladd_16s_16s_32s_33_4_1_U35_n_57,mac_muladd_16s_16s_32s_33_4_1_U35_n_58,mac_muladd_16s_16s_32s_33_4_1_U35_n_59,mac_muladd_16s_16s_32s_33_4_1_U35_n_60}),
        .Q({ap_CS_fsm_state12,ap_CS_fsm_state10}),
        .ap_clk(ap_clk),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_12 mac_muladd_16s_16s_32s_33_4_1_U36
       (.A({mac_muladd_16s_16s_32s_33_4_1_U36_n_12,mac_muladd_16s_16s_32s_33_4_1_U36_n_13,mac_muladd_16s_16s_32s_33_4_1_U36_n_14,mac_muladd_16s_16s_32s_33_4_1_U36_n_15,mac_muladd_16s_16s_32s_33_4_1_U36_n_16,mac_muladd_16s_16s_32s_33_4_1_U36_n_17,mac_muladd_16s_16s_32s_33_4_1_U36_n_18,mac_muladd_16s_16s_32s_33_4_1_U36_n_19,mac_muladd_16s_16s_32s_33_4_1_U36_n_20,mac_muladd_16s_16s_32s_33_4_1_U36_n_21,mac_muladd_16s_16s_32s_33_4_1_U36_n_22,mac_muladd_16s_16s_32s_33_4_1_U36_n_23,mac_muladd_16s_16s_32s_33_4_1_U36_n_24,mac_muladd_16s_16s_32s_33_4_1_U36_n_25,mac_muladd_16s_16s_32s_33_4_1_U36_n_26,mac_muladd_16s_16s_32s_33_4_1_U36_n_27}),
        .CEA1(reg_548),
        .CO(mul_16s_16s_32_1_1_U25_n_76),
        .D(empty_72_fu_158[63:32]),
        .DI({\empty_72_fu_158[39]_i_2_n_12 ,\empty_72_fu_158[39]_i_3_n_12 ,\empty_72_fu_158[39]_i_4_n_12 ,\empty_72_fu_158[39]_i_5_n_12 ,\empty_72_fu_158[39]_i_6_n_12 ,mul_16s_16s_32_1_1_U19_n_44}),
        .P({mac_muladd_16s_16s_32s_33_4_1_U36_n_28,mac_muladd_16s_16s_32s_33_4_1_U36_n_29,mac_muladd_16s_16s_32s_33_4_1_U36_n_30,mac_muladd_16s_16s_32s_33_4_1_U36_n_31,mac_muladd_16s_16s_32s_33_4_1_U36_n_32,mac_muladd_16s_16s_32s_33_4_1_U36_n_33,mac_muladd_16s_16s_32s_33_4_1_U36_n_34,mac_muladd_16s_16s_32s_33_4_1_U36_n_35,mac_muladd_16s_16s_32s_33_4_1_U36_n_36,mac_muladd_16s_16s_32s_33_4_1_U36_n_37,mac_muladd_16s_16s_32s_33_4_1_U36_n_38,mac_muladd_16s_16s_32s_33_4_1_U36_n_39,mac_muladd_16s_16s_32s_33_4_1_U36_n_40,mac_muladd_16s_16s_32s_33_4_1_U36_n_41,mac_muladd_16s_16s_32s_33_4_1_U36_n_42,mac_muladd_16s_16s_32s_33_4_1_U36_n_43,mac_muladd_16s_16s_32s_33_4_1_U36_n_44,mac_muladd_16s_16s_32s_33_4_1_U36_n_45,mac_muladd_16s_16s_32s_33_4_1_U36_n_46,mac_muladd_16s_16s_32s_33_4_1_U36_n_47,mac_muladd_16s_16s_32s_33_4_1_U36_n_48,mac_muladd_16s_16s_32s_33_4_1_U36_n_49,mac_muladd_16s_16s_32s_33_4_1_U36_n_50,mac_muladd_16s_16s_32s_33_4_1_U36_n_51,mac_muladd_16s_16s_32s_33_4_1_U36_n_52,mac_muladd_16s_16s_32s_33_4_1_U36_n_53,mac_muladd_16s_16s_32s_33_4_1_U36_n_54,mac_muladd_16s_16s_32s_33_4_1_U36_n_55,mac_muladd_16s_16s_32s_33_4_1_U36_n_56,mac_muladd_16s_16s_32s_33_4_1_U36_n_57,mac_muladd_16s_16s_32s_33_4_1_U36_n_58,mac_muladd_16s_16s_32s_33_4_1_U36_n_59}),
        .Q({Q[2],ap_CS_fsm_state13,ap_CS_fsm_state12}),
        .S({\empty_72_fu_158[39]_i_10_n_12 ,\empty_72_fu_158[39]_i_11_n_12 ,\empty_72_fu_158[39]_i_12_n_12 ,\empty_72_fu_158[39]_i_13_n_12 ,\empty_72_fu_158[39]_i_14_n_12 ,mul_16s_16s_32_1_1_U19_n_46}),
        .\ap_CS_fsm_reg[14] (mac_muladd_16s_16s_32s_33_4_1_U36_n_60),
        .\ap_CS_fsm_reg[14]_0 (mac_muladd_16s_16s_32s_33_4_1_U36_n_61),
        .\ap_CS_fsm_reg[14]_1 (mac_muladd_16s_16s_32s_33_4_1_U36_n_62),
        .\ap_CS_fsm_reg[14]_10 (mac_muladd_16s_16s_32s_33_4_1_U36_n_71),
        .\ap_CS_fsm_reg[14]_11 (mac_muladd_16s_16s_32s_33_4_1_U36_n_72),
        .\ap_CS_fsm_reg[14]_12 (mac_muladd_16s_16s_32s_33_4_1_U36_n_73),
        .\ap_CS_fsm_reg[14]_13 (mac_muladd_16s_16s_32s_33_4_1_U36_n_74),
        .\ap_CS_fsm_reg[14]_14 (mac_muladd_16s_16s_32s_33_4_1_U36_n_75),
        .\ap_CS_fsm_reg[14]_15 (mac_muladd_16s_16s_32s_33_4_1_U36_n_76),
        .\ap_CS_fsm_reg[14]_16 (mac_muladd_16s_16s_32s_33_4_1_U36_n_77),
        .\ap_CS_fsm_reg[14]_17 (mac_muladd_16s_16s_32s_33_4_1_U36_n_78),
        .\ap_CS_fsm_reg[14]_18 (mac_muladd_16s_16s_32s_33_4_1_U36_n_79),
        .\ap_CS_fsm_reg[14]_19 (mac_muladd_16s_16s_32s_33_4_1_U36_n_80),
        .\ap_CS_fsm_reg[14]_2 (mac_muladd_16s_16s_32s_33_4_1_U36_n_63),
        .\ap_CS_fsm_reg[14]_20 (mac_muladd_16s_16s_32s_33_4_1_U36_n_81),
        .\ap_CS_fsm_reg[14]_21 (mac_muladd_16s_16s_32s_33_4_1_U36_n_82),
        .\ap_CS_fsm_reg[14]_22 (mac_muladd_16s_16s_32s_33_4_1_U36_n_83),
        .\ap_CS_fsm_reg[14]_23 (mac_muladd_16s_16s_32s_33_4_1_U36_n_84),
        .\ap_CS_fsm_reg[14]_24 (mac_muladd_16s_16s_32s_33_4_1_U36_n_85),
        .\ap_CS_fsm_reg[14]_25 (mac_muladd_16s_16s_32s_33_4_1_U36_n_86),
        .\ap_CS_fsm_reg[14]_26 (mac_muladd_16s_16s_32s_33_4_1_U36_n_87),
        .\ap_CS_fsm_reg[14]_27 (mac_muladd_16s_16s_32s_33_4_1_U36_n_88),
        .\ap_CS_fsm_reg[14]_28 (mac_muladd_16s_16s_32s_33_4_1_U36_n_89),
        .\ap_CS_fsm_reg[14]_29 (mac_muladd_16s_16s_32s_33_4_1_U36_n_90),
        .\ap_CS_fsm_reg[14]_3 (mac_muladd_16s_16s_32s_33_4_1_U36_n_64),
        .\ap_CS_fsm_reg[14]_30 (mac_muladd_16s_16s_32s_33_4_1_U36_n_91),
        .\ap_CS_fsm_reg[14]_4 (mac_muladd_16s_16s_32s_33_4_1_U36_n_65),
        .\ap_CS_fsm_reg[14]_5 (mac_muladd_16s_16s_32s_33_4_1_U36_n_66),
        .\ap_CS_fsm_reg[14]_6 (mac_muladd_16s_16s_32s_33_4_1_U36_n_67),
        .\ap_CS_fsm_reg[14]_7 (mac_muladd_16s_16s_32s_33_4_1_U36_n_68),
        .\ap_CS_fsm_reg[14]_8 (mac_muladd_16s_16s_32s_33_4_1_U36_n_69),
        .\ap_CS_fsm_reg[14]_9 (mac_muladd_16s_16s_32s_33_4_1_U36_n_70),
        .ap_clk(ap_clk),
        .\empty_72_fu_158_reg[39] ({mul_16s_16s_32_1_1_U25_n_12,mul_16s_16s_32_1_1_U25_n_13,mul_16s_16s_32_1_1_U25_n_14,mul_16s_16s_32_1_1_U25_n_15,mul_16s_16s_32_1_1_U25_n_16,mul_16s_16s_32_1_1_U25_n_17,mul_16s_16s_32_1_1_U25_n_18,mul_16s_16s_32_1_1_U25_n_19,mul_16s_16s_32_1_1_U25_n_20,mul_16s_16s_32_1_1_U25_n_21,mul_16s_16s_32_1_1_U25_n_22,mul_16s_16s_32_1_1_U25_n_23,mul_16s_16s_32_1_1_U25_n_24,mul_16s_16s_32_1_1_U25_n_25,mul_16s_16s_32_1_1_U25_n_26,mul_16s_16s_32_1_1_U25_n_27,mul_16s_16s_32_1_1_U25_n_28,mul_16s_16s_32_1_1_U25_n_29,mul_16s_16s_32_1_1_U25_n_30,mul_16s_16s_32_1_1_U25_n_31,mul_16s_16s_32_1_1_U25_n_32,mul_16s_16s_32_1_1_U25_n_33,mul_16s_16s_32_1_1_U25_n_34,mul_16s_16s_32_1_1_U25_n_35,mul_16s_16s_32_1_1_U25_n_36,mul_16s_16s_32_1_1_U25_n_37,mul_16s_16s_32_1_1_U25_n_38,mul_16s_16s_32_1_1_U25_n_39,mul_16s_16s_32_1_1_U25_n_40,mul_16s_16s_32_1_1_U25_n_41,mul_16s_16s_32_1_1_U25_n_42}),
        .\empty_72_fu_158_reg[39]_0 (\L_ACF_load_3_reg_1967_reg[63]_0 [34:32]),
        .\empty_72_fu_158_reg[39]_1 ({\empty_72_fu_158_reg_n_12_[34] ,\empty_72_fu_158_reg_n_12_[33] ,\empty_72_fu_158_reg_n_12_[32] }),
        .\empty_72_fu_158_reg[39]_2 (mul_16s_16s_32_1_1_U19_n_12),
        .\empty_72_fu_158_reg[39]_3 (\empty_72_fu_158[39]_i_21_n_12 ),
        .\empty_72_fu_158_reg[47] ({\empty_72_fu_158[47]_i_2_n_12 ,\empty_72_fu_158[47]_i_3_n_12 ,\empty_72_fu_158[47]_i_4_n_12 ,\empty_72_fu_158[47]_i_5_n_12 ,\empty_72_fu_158[47]_i_6_n_12 ,\empty_72_fu_158[47]_i_7_n_12 ,\empty_72_fu_158[47]_i_8_n_12 ,\empty_72_fu_158[47]_i_9_n_12 }),
        .\empty_72_fu_158_reg[47]_0 ({\empty_72_fu_158[47]_i_10_n_12 ,\empty_72_fu_158[47]_i_11_n_12 ,\empty_72_fu_158[47]_i_12_n_12 ,\empty_72_fu_158[47]_i_13_n_12 ,\empty_72_fu_158[47]_i_14_n_12 ,\empty_72_fu_158[47]_i_15_n_12 ,\empty_72_fu_158[47]_i_16_n_12 ,\empty_72_fu_158[47]_i_17_n_12 }),
        .\empty_72_fu_158_reg[55] ({\empty_72_fu_158[55]_i_2_n_12 ,\empty_72_fu_158[55]_i_3_n_12 ,\empty_72_fu_158[55]_i_4_n_12 ,\empty_72_fu_158[55]_i_5_n_12 ,\empty_72_fu_158[55]_i_6_n_12 ,\empty_72_fu_158[55]_i_7_n_12 ,\empty_72_fu_158[55]_i_8_n_12 ,\empty_72_fu_158[55]_i_9_n_12 }),
        .\empty_72_fu_158_reg[55]_0 ({\empty_72_fu_158[55]_i_10_n_12 ,\empty_72_fu_158[55]_i_11_n_12 ,\empty_72_fu_158[55]_i_12_n_12 ,\empty_72_fu_158[55]_i_13_n_12 ,\empty_72_fu_158[55]_i_14_n_12 ,\empty_72_fu_158[55]_i_15_n_12 ,\empty_72_fu_158[55]_i_16_n_12 ,\empty_72_fu_158[55]_i_17_n_12 }),
        .\empty_72_fu_158_reg[63] ({\empty_72_fu_158[63]_i_3_n_12 ,\empty_72_fu_158[63]_i_4_n_12 ,\empty_72_fu_158[63]_i_5_n_12 ,\empty_72_fu_158[63]_i_6_n_12 ,\empty_72_fu_158[63]_i_7_n_12 ,\empty_72_fu_158[63]_i_8_n_12 ,\empty_72_fu_158[63]_i_9_n_12 }),
        .\empty_72_fu_158_reg[63]_0 ({\empty_72_fu_158[63]_i_10_n_12 ,\empty_72_fu_158[63]_i_11_n_12 ,\empty_72_fu_158[63]_i_12_n_12 ,\empty_72_fu_158[63]_i_13_n_12 ,\empty_72_fu_158[63]_i_14_n_12 ,\empty_72_fu_158[63]_i_15_n_12 ,\empty_72_fu_158[63]_i_16_n_12 ,\empty_72_fu_158[63]_i_17_n_12 }),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_13 mac_muladd_16s_16s_32s_33_4_1_U37
       (.CO(mac_muladd_16s_16s_33s_33_4_1_U39_n_12),
        .DI(mac_muladd_16s_16s_32s_33_4_1_U37_n_45),
        .DSP_ALU_INST(reg_543),
        .O(mac_muladd_16s_16s_33s_33_4_1_U39_n_21),
        .P({mac_muladd_16s_16s_32s_33_4_1_U37_n_12,mac_muladd_16s_16s_32s_33_4_1_U37_n_13,mac_muladd_16s_16s_32s_33_4_1_U37_n_14,mac_muladd_16s_16s_32s_33_4_1_U37_n_15,mac_muladd_16s_16s_32s_33_4_1_U37_n_16,mac_muladd_16s_16s_32s_33_4_1_U37_n_17,mac_muladd_16s_16s_32s_33_4_1_U37_n_18,mac_muladd_16s_16s_32s_33_4_1_U37_n_19,mac_muladd_16s_16s_32s_33_4_1_U37_n_20,mac_muladd_16s_16s_32s_33_4_1_U37_n_21,mac_muladd_16s_16s_32s_33_4_1_U37_n_22,mac_muladd_16s_16s_32s_33_4_1_U37_n_23,mac_muladd_16s_16s_32s_33_4_1_U37_n_24,mac_muladd_16s_16s_32s_33_4_1_U37_n_25,mac_muladd_16s_16s_32s_33_4_1_U37_n_26,mac_muladd_16s_16s_32s_33_4_1_U37_n_27,mac_muladd_16s_16s_32s_33_4_1_U37_n_28,mac_muladd_16s_16s_32s_33_4_1_U37_n_29,mac_muladd_16s_16s_32s_33_4_1_U37_n_30,mac_muladd_16s_16s_32s_33_4_1_U37_n_31,mac_muladd_16s_16s_32s_33_4_1_U37_n_32,mac_muladd_16s_16s_32s_33_4_1_U37_n_33,mac_muladd_16s_16s_32s_33_4_1_U37_n_34,mac_muladd_16s_16s_32s_33_4_1_U37_n_35,mac_muladd_16s_16s_32s_33_4_1_U37_n_36,mac_muladd_16s_16s_32s_33_4_1_U37_n_37,mac_muladd_16s_16s_32s_33_4_1_U37_n_38,mac_muladd_16s_16s_32s_33_4_1_U37_n_39,mac_muladd_16s_16s_32s_33_4_1_U37_n_40,mac_muladd_16s_16s_32s_33_4_1_U37_n_41,mac_muladd_16s_16s_32s_33_4_1_U37_n_42,mac_muladd_16s_16s_32s_33_4_1_U37_n_43,mac_muladd_16s_16s_32s_33_4_1_U37_n_44}),
        .Q({ap_CS_fsm_state13,ap_CS_fsm_state12}),
        .S(mac_muladd_16s_16s_32s_33_4_1_U37_n_46),
        .\ap_CS_fsm_reg[15]_rep__2 (mac_muladd_16s_16s_32s_33_4_1_U37_n_47),
        .ap_clk(ap_clk),
        .\empty_67_fu_138_reg[39] (\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .\empty_67_fu_138_reg[39]_0 ({\empty_67_fu_138_reg_n_12_[33] ,\empty_67_fu_138_reg_n_12_[0] }),
        .\empty_67_fu_138_reg[39]_1 ({add_ln119_1_reg_2088[33],add_ln119_1_reg_2088[0]}),
        .\empty_67_fu_138_reg[39]_2 ({mul_16s_16s_32_1_1_U13_n_12,mul_16s_16s_32_1_1_U13_n_13}),
        .\empty_67_fu_138_reg[39]_3 (\empty_67_fu_138[39]_i_21_n_12 ),
        .\empty_67_fu_138_reg[39]_4 (mac_muladd_16s_16s_33s_33_4_1_U39_n_13),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_14 mac_muladd_16s_16s_32s_33_4_1_U38
       (.CEA1(reg_548),
        .D({mac_muladd_16s_16s_32s_33_4_1_U38_n_45,mac_muladd_16s_16s_32s_33_4_1_U38_n_46,mac_muladd_16s_16s_32s_33_4_1_U38_n_47,mac_muladd_16s_16s_32s_33_4_1_U38_n_48,mac_muladd_16s_16s_32s_33_4_1_U38_n_49,mac_muladd_16s_16s_32s_33_4_1_U38_n_50,mac_muladd_16s_16s_32s_33_4_1_U38_n_51,mac_muladd_16s_16s_32s_33_4_1_U38_n_52,mac_muladd_16s_16s_32s_33_4_1_U38_n_53,mac_muladd_16s_16s_32s_33_4_1_U38_n_54,mac_muladd_16s_16s_32s_33_4_1_U38_n_55,mac_muladd_16s_16s_32s_33_4_1_U38_n_56,mac_muladd_16s_16s_32s_33_4_1_U38_n_57,mac_muladd_16s_16s_32s_33_4_1_U38_n_58,mac_muladd_16s_16s_32s_33_4_1_U38_n_59,mac_muladd_16s_16s_32s_33_4_1_U38_n_60}),
        .P({mac_muladd_16s_16s_32s_33_4_1_U38_n_12,mac_muladd_16s_16s_32s_33_4_1_U38_n_13,mac_muladd_16s_16s_32s_33_4_1_U38_n_14,mac_muladd_16s_16s_32s_33_4_1_U38_n_15,mac_muladd_16s_16s_32s_33_4_1_U38_n_16,mac_muladd_16s_16s_32s_33_4_1_U38_n_17,mac_muladd_16s_16s_32s_33_4_1_U38_n_18,mac_muladd_16s_16s_32s_33_4_1_U38_n_19,mac_muladd_16s_16s_32s_33_4_1_U38_n_20,mac_muladd_16s_16s_32s_33_4_1_U38_n_21,mac_muladd_16s_16s_32s_33_4_1_U38_n_22,mac_muladd_16s_16s_32s_33_4_1_U38_n_23,mac_muladd_16s_16s_32s_33_4_1_U38_n_24,mac_muladd_16s_16s_32s_33_4_1_U38_n_25,mac_muladd_16s_16s_32s_33_4_1_U38_n_26,mac_muladd_16s_16s_32s_33_4_1_U38_n_27,mac_muladd_16s_16s_32s_33_4_1_U38_n_28,mac_muladd_16s_16s_32s_33_4_1_U38_n_29,mac_muladd_16s_16s_32s_33_4_1_U38_n_30,mac_muladd_16s_16s_32s_33_4_1_U38_n_31,mac_muladd_16s_16s_32s_33_4_1_U38_n_32,mac_muladd_16s_16s_32s_33_4_1_U38_n_33,mac_muladd_16s_16s_32s_33_4_1_U38_n_34,mac_muladd_16s_16s_32s_33_4_1_U38_n_35,mac_muladd_16s_16s_32s_33_4_1_U38_n_36,mac_muladd_16s_16s_32s_33_4_1_U38_n_37,mac_muladd_16s_16s_32s_33_4_1_U38_n_38,mac_muladd_16s_16s_32s_33_4_1_U38_n_39,mac_muladd_16s_16s_32s_33_4_1_U38_n_40,mac_muladd_16s_16s_32s_33_4_1_U38_n_41,mac_muladd_16s_16s_32s_33_4_1_U38_n_42,mac_muladd_16s_16s_32s_33_4_1_U38_n_43,mac_muladd_16s_16s_32s_33_4_1_U38_n_44}),
        .Q({ap_CS_fsm_state12,ap_CS_fsm_state11}),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_15 mac_muladd_16s_16s_32s_33_4_1_U45
       (.A({mac_muladd_16s_16s_32s_33_4_1_U36_n_12,mac_muladd_16s_16s_32s_33_4_1_U36_n_13,mac_muladd_16s_16s_32s_33_4_1_U36_n_14,mac_muladd_16s_16s_32s_33_4_1_U36_n_15,mac_muladd_16s_16s_32s_33_4_1_U36_n_16,mac_muladd_16s_16s_32s_33_4_1_U36_n_17,mac_muladd_16s_16s_32s_33_4_1_U36_n_18,mac_muladd_16s_16s_32s_33_4_1_U36_n_19,mac_muladd_16s_16s_32s_33_4_1_U36_n_20,mac_muladd_16s_16s_32s_33_4_1_U36_n_21,mac_muladd_16s_16s_32s_33_4_1_U36_n_22,mac_muladd_16s_16s_32s_33_4_1_U36_n_23,mac_muladd_16s_16s_32s_33_4_1_U36_n_24,mac_muladd_16s_16s_32s_33_4_1_U36_n_25,mac_muladd_16s_16s_32s_33_4_1_U36_n_26,mac_muladd_16s_16s_32s_33_4_1_U36_n_27}),
        .B(p_1_in__0),
        .CEA1(reg_548),
        .CEB2(mul_16s_16s_32_1_1_U13_n_14),
        .O({mac_muladd_16s_16s_32s_33_4_1_U45_n_45,mac_muladd_16s_16s_32s_33_4_1_U45_n_46,mac_muladd_16s_16s_32s_33_4_1_U45_n_47,mac_muladd_16s_16s_32s_33_4_1_U45_n_48,mac_muladd_16s_16s_32s_33_4_1_U45_n_49,mac_muladd_16s_16s_32s_33_4_1_U45_n_50,mac_muladd_16s_16s_32s_33_4_1_U45_n_51,mac_muladd_16s_16s_32s_33_4_1_U45_n_52}),
        .P({mac_muladd_16s_16s_32s_33_4_1_U45_n_12,mac_muladd_16s_16s_32s_33_4_1_U45_n_13,mac_muladd_16s_16s_32s_33_4_1_U45_n_14,mac_muladd_16s_16s_32s_33_4_1_U45_n_15,mac_muladd_16s_16s_32s_33_4_1_U45_n_16,mac_muladd_16s_16s_32s_33_4_1_U45_n_17,mac_muladd_16s_16s_32s_33_4_1_U45_n_18,mac_muladd_16s_16s_32s_33_4_1_U45_n_19,mac_muladd_16s_16s_32s_33_4_1_U45_n_20,mac_muladd_16s_16s_32s_33_4_1_U45_n_21,mac_muladd_16s_16s_32s_33_4_1_U45_n_22,mac_muladd_16s_16s_32s_33_4_1_U45_n_23,mac_muladd_16s_16s_32s_33_4_1_U45_n_24,mac_muladd_16s_16s_32s_33_4_1_U45_n_25,mac_muladd_16s_16s_32s_33_4_1_U45_n_26,mac_muladd_16s_16s_32s_33_4_1_U45_n_27,mac_muladd_16s_16s_32s_33_4_1_U45_n_28,mac_muladd_16s_16s_32s_33_4_1_U45_n_29,mac_muladd_16s_16s_32s_33_4_1_U45_n_30,mac_muladd_16s_16s_32s_33_4_1_U45_n_31,mac_muladd_16s_16s_32s_33_4_1_U45_n_32,mac_muladd_16s_16s_32s_33_4_1_U45_n_33,mac_muladd_16s_16s_32s_33_4_1_U45_n_34,mac_muladd_16s_16s_32s_33_4_1_U45_n_35,mac_muladd_16s_16s_32s_33_4_1_U45_n_36,mac_muladd_16s_16s_32s_33_4_1_U45_n_37,mac_muladd_16s_16s_32s_33_4_1_U45_n_38,mac_muladd_16s_16s_32s_33_4_1_U45_n_39,mac_muladd_16s_16s_32s_33_4_1_U45_n_40,mac_muladd_16s_16s_32s_33_4_1_U45_n_41,mac_muladd_16s_16s_32s_33_4_1_U45_n_42,mac_muladd_16s_16s_32s_33_4_1_U45_n_43,mac_muladd_16s_16s_32s_33_4_1_U45_n_44}),
        .Q({ap_CS_fsm_state16,ap_CS_fsm_state14,ap_CS_fsm_state12}),
        .S({mul_16s_16s_32_1_1_U26_n_150,mul_16s_16s_32_1_1_U26_n_151,mul_16s_16s_32_1_1_U26_n_152,mul_16s_16s_32_1_1_U26_n_153,mul_16s_16s_32_1_1_U26_n_154,mul_16s_16s_32_1_1_U26_n_155,mul_16s_16s_32_1_1_U26_n_156,mul_16s_16s_32_1_1_U26_n_157}),
        .\ap_CS_fsm_reg[15] ({mac_muladd_16s_16s_32s_33_4_1_U45_n_53,mac_muladd_16s_16s_32s_33_4_1_U45_n_54,mac_muladd_16s_16s_32s_33_4_1_U45_n_55,mac_muladd_16s_16s_32s_33_4_1_U45_n_56,mac_muladd_16s_16s_32s_33_4_1_U45_n_57,mac_muladd_16s_16s_32s_33_4_1_U45_n_58,mac_muladd_16s_16s_32s_33_4_1_U45_n_59,mac_muladd_16s_16s_32s_33_4_1_U45_n_60}),
        .\ap_CS_fsm_reg[15]_0 ({mac_muladd_16s_16s_32s_33_4_1_U45_n_61,mac_muladd_16s_16s_32s_33_4_1_U45_n_62,mac_muladd_16s_16s_32s_33_4_1_U45_n_63,mac_muladd_16s_16s_32s_33_4_1_U45_n_64,mac_muladd_16s_16s_32s_33_4_1_U45_n_65,mac_muladd_16s_16s_32s_33_4_1_U45_n_66,mac_muladd_16s_16s_32s_33_4_1_U45_n_67,mac_muladd_16s_16s_32s_33_4_1_U45_n_68}),
        .\ap_CS_fsm_reg[15]_1 ({mac_muladd_16s_16s_32s_33_4_1_U45_n_69,mac_muladd_16s_16s_32s_33_4_1_U45_n_70,mac_muladd_16s_16s_32s_33_4_1_U45_n_71,mac_muladd_16s_16s_32s_33_4_1_U45_n_72,mac_muladd_16s_16s_32s_33_4_1_U45_n_73,mac_muladd_16s_16s_32s_33_4_1_U45_n_74,mac_muladd_16s_16s_32s_33_4_1_U45_n_75,mac_muladd_16s_16s_32s_33_4_1_U45_n_76}),
        .\ap_CS_fsm_reg[15]_2 ({mac_muladd_16s_16s_32s_33_4_1_U45_n_77,mac_muladd_16s_16s_32s_33_4_1_U45_n_78,mac_muladd_16s_16s_32s_33_4_1_U45_n_79,mac_muladd_16s_16s_32s_33_4_1_U45_n_80,mac_muladd_16s_16s_32s_33_4_1_U45_n_81,mac_muladd_16s_16s_32s_33_4_1_U45_n_82,mac_muladd_16s_16s_32s_33_4_1_U45_n_83,mac_muladd_16s_16s_32s_33_4_1_U45_n_84}),
        .\ap_CS_fsm_reg[15]_3 ({mac_muladd_16s_16s_32s_33_4_1_U45_n_85,mac_muladd_16s_16s_32s_33_4_1_U45_n_86,mac_muladd_16s_16s_32s_33_4_1_U45_n_87,mac_muladd_16s_16s_32s_33_4_1_U45_n_88,mac_muladd_16s_16s_32s_33_4_1_U45_n_89,mac_muladd_16s_16s_32s_33_4_1_U45_n_90,mac_muladd_16s_16s_32s_33_4_1_U45_n_91,mac_muladd_16s_16s_32s_33_4_1_U45_n_92}),
        .\ap_CS_fsm_reg[15]_4 ({mac_muladd_16s_16s_32s_33_4_1_U45_n_93,mac_muladd_16s_16s_32s_33_4_1_U45_n_94,mac_muladd_16s_16s_32s_33_4_1_U45_n_95,mac_muladd_16s_16s_32s_33_4_1_U45_n_96,mac_muladd_16s_16s_32s_33_4_1_U45_n_97,mac_muladd_16s_16s_32s_33_4_1_U45_n_98,mac_muladd_16s_16s_32s_33_4_1_U45_n_99,mac_muladd_16s_16s_32s_33_4_1_U45_n_100}),
        .\ap_CS_fsm_reg[15]_5 ({mac_muladd_16s_16s_32s_33_4_1_U45_n_101,mac_muladd_16s_16s_32s_33_4_1_U45_n_102,mac_muladd_16s_16s_32s_33_4_1_U45_n_103,mac_muladd_16s_16s_32s_33_4_1_U45_n_104,mac_muladd_16s_16s_32s_33_4_1_U45_n_105,mac_muladd_16s_16s_32s_33_4_1_U45_n_106,mac_muladd_16s_16s_32s_33_4_1_U45_n_107,mac_muladd_16s_16s_32s_33_4_1_U45_n_108}),
        .ap_clk(ap_clk),
        .\empty_73_fu_162_reg[15] ({mul_16s_16s_32_1_1_U26_n_158,mul_16s_16s_32_1_1_U26_n_159,mul_16s_16s_32_1_1_U26_n_160,mul_16s_16s_32_1_1_U26_n_161,mul_16s_16s_32_1_1_U26_n_162,mul_16s_16s_32_1_1_U26_n_163,mul_16s_16s_32_1_1_U26_n_164,mul_16s_16s_32_1_1_U26_n_165}),
        .\empty_73_fu_162_reg[23] ({mul_16s_16s_32_1_1_U26_n_166,mul_16s_16s_32_1_1_U26_n_167,mul_16s_16s_32_1_1_U26_n_168,mul_16s_16s_32_1_1_U26_n_169,mul_16s_16s_32_1_1_U26_n_170,mul_16s_16s_32_1_1_U26_n_171,mul_16s_16s_32_1_1_U26_n_172,mul_16s_16s_32_1_1_U26_n_173}),
        .\empty_73_fu_162_reg[31] ({mul_16s_16s_32_1_1_U26_n_174,mul_16s_16s_32_1_1_U26_n_175,mul_16s_16s_32_1_1_U26_n_176,mul_16s_16s_32_1_1_U26_n_177,mul_16s_16s_32_1_1_U26_n_178,mul_16s_16s_32_1_1_U26_n_179,mul_16s_16s_32_1_1_U26_n_180,mul_16s_16s_32_1_1_U26_n_181}),
        .\empty_73_fu_162_reg[39] ({mul_16s_16s_32_1_1_U26_n_182,mul_16s_16s_32_1_1_U26_n_183,mul_16s_16s_32_1_1_U26_n_184,mul_16s_16s_32_1_1_U26_n_185,mul_16s_16s_32_1_1_U26_n_186,mul_16s_16s_32_1_1_U26_n_187,mul_16s_16s_32_1_1_U26_n_188,mul_16s_16s_32_1_1_U26_n_189}),
        .\empty_73_fu_162_reg[47] ({mul_16s_16s_32_1_1_U26_n_190,mul_16s_16s_32_1_1_U26_n_191,mul_16s_16s_32_1_1_U26_n_192,mul_16s_16s_32_1_1_U26_n_193,mul_16s_16s_32_1_1_U26_n_194,mul_16s_16s_32_1_1_U26_n_195,mul_16s_16s_32_1_1_U26_n_196,mul_16s_16s_32_1_1_U26_n_197}),
        .\empty_73_fu_162_reg[55] ({mul_16s_16s_32_1_1_U26_n_198,mul_16s_16s_32_1_1_U26_n_199,mul_16s_16s_32_1_1_U26_n_200,mul_16s_16s_32_1_1_U26_n_201,mul_16s_16s_32_1_1_U26_n_202,mul_16s_16s_32_1_1_U26_n_203,mul_16s_16s_32_1_1_U26_n_204,mul_16s_16s_32_1_1_U26_n_205}),
        .\empty_73_fu_162_reg[63] ({mul_16s_16s_32_1_1_U26_n_12,mul_16s_16s_32_1_1_U26_n_13,mul_16s_16s_32_1_1_U26_n_14,mul_16s_16s_32_1_1_U26_n_15,mul_16s_16s_32_1_1_U26_n_16,mul_16s_16s_32_1_1_U26_n_17,mul_16s_16s_32_1_1_U26_n_18,mul_16s_16s_32_1_1_U26_n_19,mul_16s_16s_32_1_1_U26_n_20,mul_16s_16s_32_1_1_U26_n_21,mul_16s_16s_32_1_1_U26_n_22,mul_16s_16s_32_1_1_U26_n_23,mul_16s_16s_32_1_1_U26_n_24,mul_16s_16s_32_1_1_U26_n_25,mul_16s_16s_32_1_1_U26_n_26,mul_16s_16s_32_1_1_U26_n_27,mul_16s_16s_32_1_1_U26_n_28,mul_16s_16s_32_1_1_U26_n_29,mul_16s_16s_32_1_1_U26_n_30,mul_16s_16s_32_1_1_U26_n_31,mul_16s_16s_32_1_1_U26_n_32,mul_16s_16s_32_1_1_U26_n_33,mul_16s_16s_32_1_1_U26_n_34,mul_16s_16s_32_1_1_U26_n_35,mul_16s_16s_32_1_1_U26_n_36,mul_16s_16s_32_1_1_U26_n_37,mul_16s_16s_32_1_1_U26_n_38,mul_16s_16s_32_1_1_U26_n_39,mul_16s_16s_32_1_1_U26_n_40,mul_16s_16s_32_1_1_U26_n_41,mul_16s_16s_32_1_1_U26_n_42,mul_16s_16s_32_1_1_U26_n_43}),
        .\empty_73_fu_162_reg[63]_0 ({mul_16s_16s_32_1_1_U26_n_44,mul_16s_16s_32_1_1_U26_n_45,mul_16s_16s_32_1_1_U26_n_46,mul_16s_16s_32_1_1_U26_n_47,mul_16s_16s_32_1_1_U26_n_48,mul_16s_16s_32_1_1_U26_n_49,mul_16s_16s_32_1_1_U26_n_50,mul_16s_16s_32_1_1_U26_n_51}),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1 mac_muladd_16s_16s_33s_33_4_1_U39
       (.CO(mac_muladd_16s_16s_33s_33_4_1_U39_n_12),
        .D(empty_67_fu_138[63:32]),
        .DI({\empty_67_fu_138[39]_i_2_n_12 ,\empty_67_fu_138[39]_i_3_n_12 ,\empty_67_fu_138[39]_i_4_n_12 ,\empty_67_fu_138[39]_i_5_n_12 ,mac_muladd_16s_16s_32s_33_4_1_U37_n_45,mul_16s_16s_32_1_1_U13_n_31}),
        .O({mac_muladd_16s_16s_33s_33_4_1_U39_n_14,mac_muladd_16s_16s_33s_33_4_1_U39_n_15,mac_muladd_16s_16s_33s_33_4_1_U39_n_16,mac_muladd_16s_16s_33s_33_4_1_U39_n_17,mac_muladd_16s_16s_33s_33_4_1_U39_n_18,mac_muladd_16s_16s_33s_33_4_1_U39_n_19,mac_muladd_16s_16s_33s_33_4_1_U39_n_20,mac_muladd_16s_16s_33s_33_4_1_U39_n_21}),
        .P(mul_16s_16s_32_1_1_U13_n_12),
        .PCOUT({mac_muladd_16s_16s_32s_33_4_1_U34_n_12,mac_muladd_16s_16s_32s_33_4_1_U34_n_13,mac_muladd_16s_16s_32s_33_4_1_U34_n_14,mac_muladd_16s_16s_32s_33_4_1_U34_n_15,mac_muladd_16s_16s_32s_33_4_1_U34_n_16,mac_muladd_16s_16s_32s_33_4_1_U34_n_17,mac_muladd_16s_16s_32s_33_4_1_U34_n_18,mac_muladd_16s_16s_32s_33_4_1_U34_n_19,mac_muladd_16s_16s_32s_33_4_1_U34_n_20,mac_muladd_16s_16s_32s_33_4_1_U34_n_21,mac_muladd_16s_16s_32s_33_4_1_U34_n_22,mac_muladd_16s_16s_32s_33_4_1_U34_n_23,mac_muladd_16s_16s_32s_33_4_1_U34_n_24,mac_muladd_16s_16s_32s_33_4_1_U34_n_25,mac_muladd_16s_16s_32s_33_4_1_U34_n_26,mac_muladd_16s_16s_32s_33_4_1_U34_n_27,mac_muladd_16s_16s_32s_33_4_1_U34_n_28,mac_muladd_16s_16s_32s_33_4_1_U34_n_29,mac_muladd_16s_16s_32s_33_4_1_U34_n_30,mac_muladd_16s_16s_32s_33_4_1_U34_n_31,mac_muladd_16s_16s_32s_33_4_1_U34_n_32,mac_muladd_16s_16s_32s_33_4_1_U34_n_33,mac_muladd_16s_16s_32s_33_4_1_U34_n_34,mac_muladd_16s_16s_32s_33_4_1_U34_n_35,mac_muladd_16s_16s_32s_33_4_1_U34_n_36,mac_muladd_16s_16s_32s_33_4_1_U34_n_37,mac_muladd_16s_16s_32s_33_4_1_U34_n_38,mac_muladd_16s_16s_32s_33_4_1_U34_n_39,mac_muladd_16s_16s_32s_33_4_1_U34_n_40,mac_muladd_16s_16s_32s_33_4_1_U34_n_41,mac_muladd_16s_16s_32s_33_4_1_U34_n_42,mac_muladd_16s_16s_32s_33_4_1_U34_n_43,mac_muladd_16s_16s_32s_33_4_1_U34_n_44,mac_muladd_16s_16s_32s_33_4_1_U34_n_45,mac_muladd_16s_16s_32s_33_4_1_U34_n_46,mac_muladd_16s_16s_32s_33_4_1_U34_n_47,mac_muladd_16s_16s_32s_33_4_1_U34_n_48,mac_muladd_16s_16s_32s_33_4_1_U34_n_49,mac_muladd_16s_16s_32s_33_4_1_U34_n_50,mac_muladd_16s_16s_32s_33_4_1_U34_n_51,mac_muladd_16s_16s_32s_33_4_1_U34_n_52,mac_muladd_16s_16s_32s_33_4_1_U34_n_53,mac_muladd_16s_16s_32s_33_4_1_U34_n_54,mac_muladd_16s_16s_32s_33_4_1_U34_n_55,mac_muladd_16s_16s_32s_33_4_1_U34_n_56,mac_muladd_16s_16s_32s_33_4_1_U34_n_57,mac_muladd_16s_16s_32s_33_4_1_U34_n_58,mac_muladd_16s_16s_32s_33_4_1_U34_n_59}),
        .Q(ap_CS_fsm_state11),
        .S({\empty_67_fu_138[39]_i_10_n_12 ,\empty_67_fu_138[39]_i_11_n_12 ,\empty_67_fu_138[39]_i_12_n_12 ,\empty_67_fu_138[39]_i_13_n_12 ,mac_muladd_16s_16s_32s_33_4_1_U37_n_47,mul_16s_16s_32_1_1_U13_n_129}),
        .\ap_CS_fsm_reg[15]_rep__2 (mac_muladd_16s_16s_33s_33_4_1_U39_n_13),
        .ap_clk(ap_clk),
        .ap_clk_0({mac_muladd_16s_16s_33s_33_4_1_U39_n_22,mac_muladd_16s_16s_33s_33_4_1_U39_n_23,mac_muladd_16s_16s_33s_33_4_1_U39_n_24,mac_muladd_16s_16s_33s_33_4_1_U39_n_25,mac_muladd_16s_16s_33s_33_4_1_U39_n_26,mac_muladd_16s_16s_33s_33_4_1_U39_n_27,mac_muladd_16s_16s_33s_33_4_1_U39_n_28,mac_muladd_16s_16s_33s_33_4_1_U39_n_29}),
        .ap_clk_1({mac_muladd_16s_16s_33s_33_4_1_U39_n_30,mac_muladd_16s_16s_33s_33_4_1_U39_n_31,mac_muladd_16s_16s_33s_33_4_1_U39_n_32,mac_muladd_16s_16s_33s_33_4_1_U39_n_33,mac_muladd_16s_16s_33s_33_4_1_U39_n_34,mac_muladd_16s_16s_33s_33_4_1_U39_n_35,mac_muladd_16s_16s_33s_33_4_1_U39_n_36,mac_muladd_16s_16s_33s_33_4_1_U39_n_37}),
        .ap_clk_2({mac_muladd_16s_16s_33s_33_4_1_U39_n_38,mac_muladd_16s_16s_33s_33_4_1_U39_n_39,mac_muladd_16s_16s_33s_33_4_1_U39_n_40,mac_muladd_16s_16s_33s_33_4_1_U39_n_41,mac_muladd_16s_16s_33s_33_4_1_U39_n_42,mac_muladd_16s_16s_33s_33_4_1_U39_n_43,mac_muladd_16s_16s_33s_33_4_1_U39_n_44,mac_muladd_16s_16s_33s_33_4_1_U39_n_45}),
        .\empty_67_fu_138[39]_i_25 (mac_muladd_16s_16s_33s_33_4_1_U39_n_46),
        .\empty_67_fu_138_reg[39] (add_ln119_1_reg_2088[35:33]),
        .\empty_67_fu_138_reg[39]_0 ({\empty_67_fu_138_reg_n_12_[35] ,\empty_67_fu_138_reg_n_12_[34] ,\empty_67_fu_138_reg_n_12_[33] }),
        .\empty_67_fu_138_reg[39]_1 (mac_muladd_16s_16s_32s_33_4_1_U37_n_12),
        .\empty_67_fu_138_reg[39]_2 (\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .\empty_67_fu_138_reg[39]_3 (mul_16s_16s_32_1_1_U13_n_128),
        .\empty_67_fu_138_reg[39]_4 (\empty_67_fu_138[39]_i_23_n_12 ),
        .\empty_67_fu_138_reg[39]_i_19 ({mac_muladd_16s_16s_32s_33_4_1_U38_n_12,mac_muladd_16s_16s_32s_33_4_1_U38_n_13,mac_muladd_16s_16s_32s_33_4_1_U38_n_14,mac_muladd_16s_16s_32s_33_4_1_U38_n_15,mac_muladd_16s_16s_32s_33_4_1_U38_n_16,mac_muladd_16s_16s_32s_33_4_1_U38_n_17,mac_muladd_16s_16s_32s_33_4_1_U38_n_18,mac_muladd_16s_16s_32s_33_4_1_U38_n_19,mac_muladd_16s_16s_32s_33_4_1_U38_n_20,mac_muladd_16s_16s_32s_33_4_1_U38_n_21,mac_muladd_16s_16s_32s_33_4_1_U38_n_22,mac_muladd_16s_16s_32s_33_4_1_U38_n_23,mac_muladd_16s_16s_32s_33_4_1_U38_n_24,mac_muladd_16s_16s_32s_33_4_1_U38_n_25,mac_muladd_16s_16s_32s_33_4_1_U38_n_26,mac_muladd_16s_16s_32s_33_4_1_U38_n_27,mac_muladd_16s_16s_32s_33_4_1_U38_n_28,mac_muladd_16s_16s_32s_33_4_1_U38_n_29,mac_muladd_16s_16s_32s_33_4_1_U38_n_30,mac_muladd_16s_16s_32s_33_4_1_U38_n_31,mac_muladd_16s_16s_32s_33_4_1_U38_n_32,mac_muladd_16s_16s_32s_33_4_1_U38_n_33,mac_muladd_16s_16s_32s_33_4_1_U38_n_34,mac_muladd_16s_16s_32s_33_4_1_U38_n_35,mac_muladd_16s_16s_32s_33_4_1_U38_n_36,mac_muladd_16s_16s_32s_33_4_1_U38_n_37,mac_muladd_16s_16s_32s_33_4_1_U38_n_38,mac_muladd_16s_16s_32s_33_4_1_U38_n_39,mac_muladd_16s_16s_32s_33_4_1_U38_n_40,mac_muladd_16s_16s_32s_33_4_1_U38_n_41,mac_muladd_16s_16s_32s_33_4_1_U38_n_42,mac_muladd_16s_16s_32s_33_4_1_U38_n_43,mac_muladd_16s_16s_32s_33_4_1_U38_n_44}),
        .\empty_67_fu_138_reg[47] ({\empty_67_fu_138[47]_i_2_n_12 ,\empty_67_fu_138[47]_i_3_n_12 ,\empty_67_fu_138[47]_i_4_n_12 ,\empty_67_fu_138[47]_i_5_n_12 ,\empty_67_fu_138[47]_i_6_n_12 ,\empty_67_fu_138[47]_i_7_n_12 ,\empty_67_fu_138[47]_i_8_n_12 ,\empty_67_fu_138[47]_i_9_n_12 }),
        .\empty_67_fu_138_reg[47]_0 ({\empty_67_fu_138[47]_i_10_n_12 ,\empty_67_fu_138[47]_i_11_n_12 ,\empty_67_fu_138[47]_i_12_n_12 ,\empty_67_fu_138[47]_i_13_n_12 ,\empty_67_fu_138[47]_i_14_n_12 ,\empty_67_fu_138[47]_i_15_n_12 ,\empty_67_fu_138[47]_i_16_n_12 ,\empty_67_fu_138[47]_i_17_n_12 }),
        .\empty_67_fu_138_reg[55] ({\empty_67_fu_138[55]_i_2_n_12 ,\empty_67_fu_138[55]_i_3_n_12 ,\empty_67_fu_138[55]_i_4_n_12 ,\empty_67_fu_138[55]_i_5_n_12 ,\empty_67_fu_138[55]_i_6_n_12 ,\empty_67_fu_138[55]_i_7_n_12 ,\empty_67_fu_138[55]_i_8_n_12 ,\empty_67_fu_138[55]_i_9_n_12 }),
        .\empty_67_fu_138_reg[55]_0 ({\empty_67_fu_138[55]_i_10_n_12 ,\empty_67_fu_138[55]_i_11_n_12 ,\empty_67_fu_138[55]_i_12_n_12 ,\empty_67_fu_138[55]_i_13_n_12 ,\empty_67_fu_138[55]_i_14_n_12 ,\empty_67_fu_138[55]_i_15_n_12 ,\empty_67_fu_138[55]_i_16_n_12 ,\empty_67_fu_138[55]_i_17_n_12 }),
        .\empty_67_fu_138_reg[63] ({\empty_67_fu_138[63]_i_2_n_12 ,\empty_67_fu_138[63]_i_3_n_12 ,\empty_67_fu_138[63]_i_4_n_12 ,\empty_67_fu_138[63]_i_5_n_12 ,\empty_67_fu_138[63]_i_6_n_12 ,\empty_67_fu_138[63]_i_7_n_12 ,\empty_67_fu_138[63]_i_8_n_12 }),
        .\empty_67_fu_138_reg[63]_0 ({\empty_67_fu_138[63]_i_9_n_12 ,\empty_67_fu_138[63]_i_10_n_12 ,\empty_67_fu_138[63]_i_11_n_12 ,\empty_67_fu_138[63]_i_12_n_12 ,\empty_67_fu_138[63]_i_13_n_12 ,\empty_67_fu_138[63]_i_14_n_12 ,\empty_67_fu_138[63]_i_15_n_12 ,\empty_67_fu_138[63]_i_16_n_12 }),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_16 mac_muladd_16s_16s_33s_33_4_1_U40
       (.CO(mul_16s_16s_32_1_1_U26_n_85),
        .D(empty_71_fu_1540_in[63:32]),
        .DI({\empty_71_fu_154[39]_i_2_n_12 ,\empty_71_fu_154[39]_i_3_n_12 ,\empty_71_fu_154[39]_i_4_n_12 ,\empty_71_fu_154[39]_i_5_n_12 ,\empty_71_fu_154[39]_i_6_n_12 ,mul_16s_16s_32_1_1_U26_n_52}),
        .P({mac_muladd_16s_16s_33s_33_4_1_U40_n_12,mac_muladd_16s_16s_33s_33_4_1_U40_n_13,mac_muladd_16s_16s_33s_33_4_1_U40_n_14,mac_muladd_16s_16s_33s_33_4_1_U40_n_15,mac_muladd_16s_16s_33s_33_4_1_U40_n_16,mac_muladd_16s_16s_33s_33_4_1_U40_n_17,mac_muladd_16s_16s_33s_33_4_1_U40_n_18,mac_muladd_16s_16s_33s_33_4_1_U40_n_19,mac_muladd_16s_16s_33s_33_4_1_U40_n_20,mac_muladd_16s_16s_33s_33_4_1_U40_n_21,mac_muladd_16s_16s_33s_33_4_1_U40_n_22,mac_muladd_16s_16s_33s_33_4_1_U40_n_23,mac_muladd_16s_16s_33s_33_4_1_U40_n_24,mac_muladd_16s_16s_33s_33_4_1_U40_n_25,mac_muladd_16s_16s_33s_33_4_1_U40_n_26,mac_muladd_16s_16s_33s_33_4_1_U40_n_27,mac_muladd_16s_16s_33s_33_4_1_U40_n_28,mac_muladd_16s_16s_33s_33_4_1_U40_n_29,mac_muladd_16s_16s_33s_33_4_1_U40_n_30,mac_muladd_16s_16s_33s_33_4_1_U40_n_31,mac_muladd_16s_16s_33s_33_4_1_U40_n_32,mac_muladd_16s_16s_33s_33_4_1_U40_n_33,mac_muladd_16s_16s_33s_33_4_1_U40_n_34,mac_muladd_16s_16s_33s_33_4_1_U40_n_35,mac_muladd_16s_16s_33s_33_4_1_U40_n_36,mac_muladd_16s_16s_33s_33_4_1_U40_n_37,mac_muladd_16s_16s_33s_33_4_1_U40_n_38,mac_muladd_16s_16s_33s_33_4_1_U40_n_39,mac_muladd_16s_16s_33s_33_4_1_U40_n_40,mac_muladd_16s_16s_33s_33_4_1_U40_n_41,mac_muladd_16s_16s_33s_33_4_1_U40_n_42,mac_muladd_16s_16s_33s_33_4_1_U40_n_43}),
        .PCOUT({mac_muladd_16s_16s_32s_33_4_1_U35_n_13,mac_muladd_16s_16s_32s_33_4_1_U35_n_14,mac_muladd_16s_16s_32s_33_4_1_U35_n_15,mac_muladd_16s_16s_32s_33_4_1_U35_n_16,mac_muladd_16s_16s_32s_33_4_1_U35_n_17,mac_muladd_16s_16s_32s_33_4_1_U35_n_18,mac_muladd_16s_16s_32s_33_4_1_U35_n_19,mac_muladd_16s_16s_32s_33_4_1_U35_n_20,mac_muladd_16s_16s_32s_33_4_1_U35_n_21,mac_muladd_16s_16s_32s_33_4_1_U35_n_22,mac_muladd_16s_16s_32s_33_4_1_U35_n_23,mac_muladd_16s_16s_32s_33_4_1_U35_n_24,mac_muladd_16s_16s_32s_33_4_1_U35_n_25,mac_muladd_16s_16s_32s_33_4_1_U35_n_26,mac_muladd_16s_16s_32s_33_4_1_U35_n_27,mac_muladd_16s_16s_32s_33_4_1_U35_n_28,mac_muladd_16s_16s_32s_33_4_1_U35_n_29,mac_muladd_16s_16s_32s_33_4_1_U35_n_30,mac_muladd_16s_16s_32s_33_4_1_U35_n_31,mac_muladd_16s_16s_32s_33_4_1_U35_n_32,mac_muladd_16s_16s_32s_33_4_1_U35_n_33,mac_muladd_16s_16s_32s_33_4_1_U35_n_34,mac_muladd_16s_16s_32s_33_4_1_U35_n_35,mac_muladd_16s_16s_32s_33_4_1_U35_n_36,mac_muladd_16s_16s_32s_33_4_1_U35_n_37,mac_muladd_16s_16s_32s_33_4_1_U35_n_38,mac_muladd_16s_16s_32s_33_4_1_U35_n_39,mac_muladd_16s_16s_32s_33_4_1_U35_n_40,mac_muladd_16s_16s_32s_33_4_1_U35_n_41,mac_muladd_16s_16s_32s_33_4_1_U35_n_42,mac_muladd_16s_16s_32s_33_4_1_U35_n_43,mac_muladd_16s_16s_32s_33_4_1_U35_n_44,mac_muladd_16s_16s_32s_33_4_1_U35_n_45,mac_muladd_16s_16s_32s_33_4_1_U35_n_46,mac_muladd_16s_16s_32s_33_4_1_U35_n_47,mac_muladd_16s_16s_32s_33_4_1_U35_n_48,mac_muladd_16s_16s_32s_33_4_1_U35_n_49,mac_muladd_16s_16s_32s_33_4_1_U35_n_50,mac_muladd_16s_16s_32s_33_4_1_U35_n_51,mac_muladd_16s_16s_32s_33_4_1_U35_n_52,mac_muladd_16s_16s_32s_33_4_1_U35_n_53,mac_muladd_16s_16s_32s_33_4_1_U35_n_54,mac_muladd_16s_16s_32s_33_4_1_U35_n_55,mac_muladd_16s_16s_32s_33_4_1_U35_n_56,mac_muladd_16s_16s_32s_33_4_1_U35_n_57,mac_muladd_16s_16s_32s_33_4_1_U35_n_58,mac_muladd_16s_16s_32s_33_4_1_U35_n_59,mac_muladd_16s_16s_32s_33_4_1_U35_n_60}),
        .Q(ap_CS_fsm_state11),
        .S({\empty_71_fu_154[39]_i_10_n_12 ,\empty_71_fu_154[39]_i_11_n_12 ,\empty_71_fu_154[39]_i_12_n_12 ,\empty_71_fu_154[39]_i_13_n_12 ,\empty_71_fu_154[39]_i_14_n_12 }),
        .\ap_CS_fsm_reg[15]_rep__4 (mac_muladd_16s_16s_33s_33_4_1_U40_n_44),
        .\ap_CS_fsm_reg[15]_rep__4_0 (mac_muladd_16s_16s_33s_33_4_1_U40_n_45),
        .\ap_CS_fsm_reg[15]_rep__4_1 (mac_muladd_16s_16s_33s_33_4_1_U40_n_46),
        .\ap_CS_fsm_reg[15]_rep__4_10 (mac_muladd_16s_16s_33s_33_4_1_U40_n_55),
        .\ap_CS_fsm_reg[15]_rep__4_11 (mac_muladd_16s_16s_33s_33_4_1_U40_n_56),
        .\ap_CS_fsm_reg[15]_rep__4_12 (mac_muladd_16s_16s_33s_33_4_1_U40_n_57),
        .\ap_CS_fsm_reg[15]_rep__4_13 (mac_muladd_16s_16s_33s_33_4_1_U40_n_58),
        .\ap_CS_fsm_reg[15]_rep__4_14 (mac_muladd_16s_16s_33s_33_4_1_U40_n_59),
        .\ap_CS_fsm_reg[15]_rep__4_15 (mac_muladd_16s_16s_33s_33_4_1_U40_n_60),
        .\ap_CS_fsm_reg[15]_rep__4_16 (mac_muladd_16s_16s_33s_33_4_1_U40_n_61),
        .\ap_CS_fsm_reg[15]_rep__4_17 (mac_muladd_16s_16s_33s_33_4_1_U40_n_62),
        .\ap_CS_fsm_reg[15]_rep__4_18 (mac_muladd_16s_16s_33s_33_4_1_U40_n_63),
        .\ap_CS_fsm_reg[15]_rep__4_19 (mac_muladd_16s_16s_33s_33_4_1_U40_n_64),
        .\ap_CS_fsm_reg[15]_rep__4_2 (mac_muladd_16s_16s_33s_33_4_1_U40_n_47),
        .\ap_CS_fsm_reg[15]_rep__4_20 (mac_muladd_16s_16s_33s_33_4_1_U40_n_65),
        .\ap_CS_fsm_reg[15]_rep__4_21 (mac_muladd_16s_16s_33s_33_4_1_U40_n_66),
        .\ap_CS_fsm_reg[15]_rep__4_22 (mac_muladd_16s_16s_33s_33_4_1_U40_n_67),
        .\ap_CS_fsm_reg[15]_rep__4_23 (mac_muladd_16s_16s_33s_33_4_1_U40_n_68),
        .\ap_CS_fsm_reg[15]_rep__4_24 (mac_muladd_16s_16s_33s_33_4_1_U40_n_69),
        .\ap_CS_fsm_reg[15]_rep__4_25 (mac_muladd_16s_16s_33s_33_4_1_U40_n_70),
        .\ap_CS_fsm_reg[15]_rep__4_26 (mac_muladd_16s_16s_33s_33_4_1_U40_n_71),
        .\ap_CS_fsm_reg[15]_rep__4_27 (mac_muladd_16s_16s_33s_33_4_1_U40_n_107),
        .\ap_CS_fsm_reg[15]_rep__4_3 (mac_muladd_16s_16s_33s_33_4_1_U40_n_48),
        .\ap_CS_fsm_reg[15]_rep__4_4 (mac_muladd_16s_16s_33s_33_4_1_U40_n_49),
        .\ap_CS_fsm_reg[15]_rep__4_5 (mac_muladd_16s_16s_33s_33_4_1_U40_n_50),
        .\ap_CS_fsm_reg[15]_rep__4_6 (mac_muladd_16s_16s_33s_33_4_1_U40_n_51),
        .\ap_CS_fsm_reg[15]_rep__4_7 (mac_muladd_16s_16s_33s_33_4_1_U40_n_52),
        .\ap_CS_fsm_reg[15]_rep__4_8 (mac_muladd_16s_16s_33s_33_4_1_U40_n_53),
        .\ap_CS_fsm_reg[15]_rep__4_9 (mac_muladd_16s_16s_33s_33_4_1_U40_n_54),
        .\ap_CS_fsm_reg[15]_rep__5 (mac_muladd_16s_16s_33s_33_4_1_U40_n_72),
        .\ap_CS_fsm_reg[15]_rep__5_0 (mac_muladd_16s_16s_33s_33_4_1_U40_n_73),
        .\ap_CS_fsm_reg[15]_rep__5_1 (mac_muladd_16s_16s_33s_33_4_1_U40_n_74),
        .ap_clk(ap_clk),
        .\empty_71_fu_154_reg[39] ({mul_16s_16s_32_1_1_U26_n_12,mul_16s_16s_32_1_1_U26_n_13,mul_16s_16s_32_1_1_U26_n_14,mul_16s_16s_32_1_1_U26_n_15,mul_16s_16s_32_1_1_U26_n_16,mul_16s_16s_32_1_1_U26_n_17,mul_16s_16s_32_1_1_U26_n_18,mul_16s_16s_32_1_1_U26_n_19,mul_16s_16s_32_1_1_U26_n_20,mul_16s_16s_32_1_1_U26_n_21,mul_16s_16s_32_1_1_U26_n_22,mul_16s_16s_32_1_1_U26_n_23,mul_16s_16s_32_1_1_U26_n_24,mul_16s_16s_32_1_1_U26_n_25,mul_16s_16s_32_1_1_U26_n_26,mul_16s_16s_32_1_1_U26_n_27,mul_16s_16s_32_1_1_U26_n_28,mul_16s_16s_32_1_1_U26_n_29,mul_16s_16s_32_1_1_U26_n_30,mul_16s_16s_32_1_1_U26_n_31,mul_16s_16s_32_1_1_U26_n_32,mul_16s_16s_32_1_1_U26_n_33,mul_16s_16s_32_1_1_U26_n_34,mul_16s_16s_32_1_1_U26_n_35,mul_16s_16s_32_1_1_U26_n_36,mul_16s_16s_32_1_1_U26_n_37,mul_16s_16s_32_1_1_U26_n_38,mul_16s_16s_32_1_1_U26_n_39,mul_16s_16s_32_1_1_U26_n_40,mul_16s_16s_32_1_1_U26_n_41,mul_16s_16s_32_1_1_U26_n_42,mul_16s_16s_32_1_1_U26_n_43}),
        .\empty_71_fu_154_reg[39]_0 ({L_ACF_load_5_reg_2006[34:32],L_ACF_load_5_reg_2006[0]}),
        .\empty_71_fu_154_reg[39]_1 ({\empty_71_fu_154_reg_n_12_[34] ,\empty_71_fu_154_reg_n_12_[33] ,\empty_71_fu_154_reg_n_12_[32] ,\empty_71_fu_154_reg_n_12_[0] }),
        .\empty_71_fu_154_reg[39]_2 ({mul_ln102_reg_2068_reg_n_86,mul_ln102_reg_2068_reg_n_117}),
        .\empty_71_fu_154_reg[39]_3 (\ap_CS_fsm_reg[15]_rep__5_n_12 ),
        .\empty_71_fu_154_reg[39]_4 (\empty_71_fu_154[39]_i_21_n_12 ),
        .\empty_71_fu_154_reg[39]_5 (\empty_71_fu_154[39]_i_19_n_12 ),
        .\empty_71_fu_154_reg[47] ({\empty_71_fu_154[47]_i_2_n_12 ,\empty_71_fu_154[47]_i_3_n_12 ,\empty_71_fu_154[47]_i_4_n_12 ,\empty_71_fu_154[47]_i_5_n_12 ,\empty_71_fu_154[47]_i_6_n_12 ,\empty_71_fu_154[47]_i_7_n_12 ,\empty_71_fu_154[47]_i_8_n_12 ,\empty_71_fu_154[47]_i_9_n_12 }),
        .\empty_71_fu_154_reg[47]_0 ({\empty_71_fu_154[47]_i_10_n_12 ,\empty_71_fu_154[47]_i_11_n_12 ,\empty_71_fu_154[47]_i_12_n_12 ,\empty_71_fu_154[47]_i_13_n_12 ,\empty_71_fu_154[47]_i_14_n_12 ,\empty_71_fu_154[47]_i_15_n_12 ,\empty_71_fu_154[47]_i_16_n_12 ,\empty_71_fu_154[47]_i_17_n_12 }),
        .\empty_71_fu_154_reg[55] ({\empty_71_fu_154[55]_i_2_n_12 ,\empty_71_fu_154[55]_i_3_n_12 ,\empty_71_fu_154[55]_i_4_n_12 ,\empty_71_fu_154[55]_i_5_n_12 ,\empty_71_fu_154[55]_i_6_n_12 ,\empty_71_fu_154[55]_i_7_n_12 ,\empty_71_fu_154[55]_i_8_n_12 ,\empty_71_fu_154[55]_i_9_n_12 }),
        .\empty_71_fu_154_reg[55]_0 ({\empty_71_fu_154[55]_i_10_n_12 ,\empty_71_fu_154[55]_i_11_n_12 ,\empty_71_fu_154[55]_i_12_n_12 ,\empty_71_fu_154[55]_i_13_n_12 ,\empty_71_fu_154[55]_i_14_n_12 ,\empty_71_fu_154[55]_i_15_n_12 ,\empty_71_fu_154[55]_i_16_n_12 ,\empty_71_fu_154[55]_i_17_n_12 }),
        .\empty_71_fu_154_reg[63] ({\empty_71_fu_154[63]_i_3_n_12 ,\empty_71_fu_154[63]_i_4_n_12 ,\empty_71_fu_154[63]_i_5_n_12 ,\empty_71_fu_154[63]_i_6_n_12 ,\empty_71_fu_154[63]_i_7_n_12 ,\empty_71_fu_154[63]_i_8_n_12 ,\empty_71_fu_154[63]_i_9_n_12 }),
        .\empty_71_fu_154_reg[63]_0 ({\empty_71_fu_154[63]_i_10_n_12 ,\empty_71_fu_154[63]_i_11_n_12 ,\empty_71_fu_154[63]_i_12_n_12 ,\empty_71_fu_154[63]_i_13_n_12 ,\empty_71_fu_154[63]_i_14_n_12 ,\empty_71_fu_154[63]_i_15_n_12 ,\empty_71_fu_154[63]_i_16_n_12 ,\empty_71_fu_154[63]_i_17_n_12 }),
        .\empty_71_fu_154_reg[7] (\ap_CS_fsm_reg[15]_rep__4_n_12 ),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1 mul_16s_16s_32_1_1_U13
       (.B(p_1_in__0),
        .CEB2(mul_16s_16s_32_1_1_U13_n_14),
        .D(add_ln119_1_fu_932_p2),
        .DI(mul_16s_16s_32_1_1_U13_n_31),
        .O({mac_muladd_16s_16s_33s_33_4_1_U39_n_14,mac_muladd_16s_16s_33s_33_4_1_U39_n_15,mac_muladd_16s_16s_33s_33_4_1_U39_n_16,mac_muladd_16s_16s_33s_33_4_1_U39_n_17,mac_muladd_16s_16s_33s_33_4_1_U39_n_18,mac_muladd_16s_16s_33s_33_4_1_U39_n_19,mac_muladd_16s_16s_33s_33_4_1_U39_n_20,mac_muladd_16s_16s_33s_33_4_1_U39_n_21}),
        .P({mul_16s_16s_32_1_1_U13_n_12,mul_16s_16s_32_1_1_U13_n_13}),
        .Q({ap_CS_fsm_state18,ap_CS_fsm_state8,ap_CS_fsm_state6}),
        .S({\add_ln119_1_reg_2088[39]_i_3_n_12 ,\add_ln119_1_reg_2088[39]_i_4_n_12 ,\add_ln119_1_reg_2088[39]_i_5_n_12 ,\add_ln119_1_reg_2088[39]_i_6_n_12 ,\add_ln119_1_reg_2088[39]_i_7_n_12 ,\add_ln119_1_reg_2088[39]_i_8_n_12 ,\add_ln119_1_reg_2088[39]_i_9_n_12 }),
        .\add_ln119_1_reg_2088_reg[47] ({\add_ln119_1_reg_2088[47]_i_2_n_12 ,\add_ln119_1_reg_2088[47]_i_3_n_12 ,\add_ln119_1_reg_2088[47]_i_4_n_12 ,\add_ln119_1_reg_2088[47]_i_5_n_12 ,\add_ln119_1_reg_2088[47]_i_6_n_12 ,\add_ln119_1_reg_2088[47]_i_7_n_12 ,\add_ln119_1_reg_2088[47]_i_8_n_12 ,\add_ln119_1_reg_2088[47]_i_9_n_12 }),
        .\add_ln119_1_reg_2088_reg[55] ({\add_ln119_1_reg_2088[55]_i_2_n_12 ,\add_ln119_1_reg_2088[55]_i_3_n_12 ,\add_ln119_1_reg_2088[55]_i_4_n_12 ,\add_ln119_1_reg_2088[55]_i_5_n_12 ,\add_ln119_1_reg_2088[55]_i_6_n_12 ,\add_ln119_1_reg_2088[55]_i_7_n_12 ,\add_ln119_1_reg_2088[55]_i_8_n_12 ,\add_ln119_1_reg_2088[55]_i_9_n_12 }),
        .\add_ln119_1_reg_2088_reg[63] (reg_553[61:0]),
        .\add_ln119_1_reg_2088_reg[63]_0 ({\add_ln119_1_reg_2088[63]_i_2_n_12 ,\add_ln119_1_reg_2088[63]_i_3_n_12 ,\add_ln119_1_reg_2088[63]_i_4_n_12 ,\add_ln119_1_reg_2088[63]_i_5_n_12 ,\add_ln119_1_reg_2088[63]_i_6_n_12 ,\add_ln119_1_reg_2088[63]_i_7_n_12 ,\add_ln119_1_reg_2088[63]_i_8_n_12 ,\add_ln119_1_reg_2088[63]_i_9_n_12 }),
        .\ap_CS_fsm_reg[15]_rep__2 (empty_67_fu_138[31:0]),
        .\ap_CS_fsm_reg[15]_rep__2_0 (mul_16s_16s_32_1_1_U13_n_128),
        .\ap_CS_fsm_reg[15]_rep__2_1 (mul_16s_16s_32_1_1_U13_n_129),
        .ap_clk(ap_clk),
        .\empty_67_fu_138_reg[15] ({mac_muladd_16s_16s_33s_33_4_1_U39_n_22,mac_muladd_16s_16s_33s_33_4_1_U39_n_23,mac_muladd_16s_16s_33s_33_4_1_U39_n_24,mac_muladd_16s_16s_33s_33_4_1_U39_n_25,mac_muladd_16s_16s_33s_33_4_1_U39_n_26,mac_muladd_16s_16s_33s_33_4_1_U39_n_27,mac_muladd_16s_16s_33s_33_4_1_U39_n_28,mac_muladd_16s_16s_33s_33_4_1_U39_n_29}),
        .\empty_67_fu_138_reg[15]_0 (\empty_67_fu_138[15]_i_26_n_12 ),
        .\empty_67_fu_138_reg[15]_1 (\empty_67_fu_138[15]_i_25_n_12 ),
        .\empty_67_fu_138_reg[15]_2 (\empty_67_fu_138[15]_i_24_n_12 ),
        .\empty_67_fu_138_reg[15]_3 (\empty_67_fu_138[15]_i_23_n_12 ),
        .\empty_67_fu_138_reg[15]_4 (\empty_67_fu_138[15]_i_22_n_12 ),
        .\empty_67_fu_138_reg[15]_5 (\empty_67_fu_138[15]_i_21_n_12 ),
        .\empty_67_fu_138_reg[15]_6 (\empty_67_fu_138[15]_i_20_n_12 ),
        .\empty_67_fu_138_reg[15]_7 (\empty_67_fu_138[15]_i_19_n_12 ),
        .\empty_67_fu_138_reg[23] ({mac_muladd_16s_16s_33s_33_4_1_U39_n_30,mac_muladd_16s_16s_33s_33_4_1_U39_n_31,mac_muladd_16s_16s_33s_33_4_1_U39_n_32,mac_muladd_16s_16s_33s_33_4_1_U39_n_33,mac_muladd_16s_16s_33s_33_4_1_U39_n_34,mac_muladd_16s_16s_33s_33_4_1_U39_n_35,mac_muladd_16s_16s_33s_33_4_1_U39_n_36,mac_muladd_16s_16s_33s_33_4_1_U39_n_37}),
        .\empty_67_fu_138_reg[23]_0 (\empty_67_fu_138[23]_i_26_n_12 ),
        .\empty_67_fu_138_reg[23]_1 (\empty_67_fu_138[23]_i_25_n_12 ),
        .\empty_67_fu_138_reg[23]_2 (\empty_67_fu_138[23]_i_24_n_12 ),
        .\empty_67_fu_138_reg[23]_3 (\empty_67_fu_138[23]_i_23_n_12 ),
        .\empty_67_fu_138_reg[23]_4 (\empty_67_fu_138[23]_i_22_n_12 ),
        .\empty_67_fu_138_reg[23]_5 (\empty_67_fu_138[23]_i_21_n_12 ),
        .\empty_67_fu_138_reg[23]_6 (\empty_67_fu_138[23]_i_20_n_12 ),
        .\empty_67_fu_138_reg[23]_7 (\empty_67_fu_138[23]_i_19_n_12 ),
        .\empty_67_fu_138_reg[31] ({mac_muladd_16s_16s_33s_33_4_1_U39_n_38,mac_muladd_16s_16s_33s_33_4_1_U39_n_39,mac_muladd_16s_16s_33s_33_4_1_U39_n_40,mac_muladd_16s_16s_33s_33_4_1_U39_n_41,mac_muladd_16s_16s_33s_33_4_1_U39_n_42,mac_muladd_16s_16s_33s_33_4_1_U39_n_43,mac_muladd_16s_16s_33s_33_4_1_U39_n_44,mac_muladd_16s_16s_33s_33_4_1_U39_n_45}),
        .\empty_67_fu_138_reg[31]_0 (\empty_67_fu_138[31]_i_26_n_12 ),
        .\empty_67_fu_138_reg[31]_1 (\empty_67_fu_138[31]_i_25_n_12 ),
        .\empty_67_fu_138_reg[31]_2 (\empty_67_fu_138[31]_i_24_n_12 ),
        .\empty_67_fu_138_reg[31]_3 (\empty_67_fu_138[31]_i_23_n_12 ),
        .\empty_67_fu_138_reg[31]_4 (\empty_67_fu_138[31]_i_22_n_12 ),
        .\empty_67_fu_138_reg[31]_5 (\empty_67_fu_138[31]_i_21_n_12 ),
        .\empty_67_fu_138_reg[31]_6 (\empty_67_fu_138[31]_i_20_n_12 ),
        .\empty_67_fu_138_reg[31]_7 (\empty_67_fu_138[31]_i_19_n_12 ),
        .\empty_67_fu_138_reg[39] ({\empty_67_fu_138_reg_n_12_[31] ,\empty_67_fu_138_reg_n_12_[30] ,\empty_67_fu_138_reg_n_12_[29] ,\empty_67_fu_138_reg_n_12_[28] ,\empty_67_fu_138_reg_n_12_[27] ,\empty_67_fu_138_reg_n_12_[26] ,\empty_67_fu_138_reg_n_12_[25] ,\empty_67_fu_138_reg_n_12_[24] ,\empty_67_fu_138_reg_n_12_[23] ,\empty_67_fu_138_reg_n_12_[22] ,\empty_67_fu_138_reg_n_12_[21] ,\empty_67_fu_138_reg_n_12_[20] ,\empty_67_fu_138_reg_n_12_[19] ,\empty_67_fu_138_reg_n_12_[18] ,\empty_67_fu_138_reg_n_12_[17] ,\empty_67_fu_138_reg_n_12_[16] ,\empty_67_fu_138_reg_n_12_[15] ,\empty_67_fu_138_reg_n_12_[14] ,\empty_67_fu_138_reg_n_12_[13] ,\empty_67_fu_138_reg_n_12_[12] ,\empty_67_fu_138_reg_n_12_[11] ,\empty_67_fu_138_reg_n_12_[10] ,\empty_67_fu_138_reg_n_12_[9] ,\empty_67_fu_138_reg_n_12_[8] ,\empty_67_fu_138_reg_n_12_[7] ,\empty_67_fu_138_reg_n_12_[6] ,\empty_67_fu_138_reg_n_12_[5] ,\empty_67_fu_138_reg_n_12_[4] ,\empty_67_fu_138_reg_n_12_[3] ,\empty_67_fu_138_reg_n_12_[2] ,\empty_67_fu_138_reg_n_12_[1] ,\empty_67_fu_138_reg_n_12_[0] }),
        .\empty_67_fu_138_reg[39]_0 (add_ln119_1_reg_2088[31:0]),
        .\empty_67_fu_138_reg[39]_1 ({mac_muladd_16s_16s_32s_33_4_1_U37_n_12,mac_muladd_16s_16s_32s_33_4_1_U37_n_13,mac_muladd_16s_16s_32s_33_4_1_U37_n_14,mac_muladd_16s_16s_32s_33_4_1_U37_n_15,mac_muladd_16s_16s_32s_33_4_1_U37_n_16,mac_muladd_16s_16s_32s_33_4_1_U37_n_17,mac_muladd_16s_16s_32s_33_4_1_U37_n_18,mac_muladd_16s_16s_32s_33_4_1_U37_n_19,mac_muladd_16s_16s_32s_33_4_1_U37_n_20,mac_muladd_16s_16s_32s_33_4_1_U37_n_21,mac_muladd_16s_16s_32s_33_4_1_U37_n_22,mac_muladd_16s_16s_32s_33_4_1_U37_n_23,mac_muladd_16s_16s_32s_33_4_1_U37_n_24,mac_muladd_16s_16s_32s_33_4_1_U37_n_25,mac_muladd_16s_16s_32s_33_4_1_U37_n_26,mac_muladd_16s_16s_32s_33_4_1_U37_n_27,mac_muladd_16s_16s_32s_33_4_1_U37_n_28,mac_muladd_16s_16s_32s_33_4_1_U37_n_29,mac_muladd_16s_16s_32s_33_4_1_U37_n_30,mac_muladd_16s_16s_32s_33_4_1_U37_n_31,mac_muladd_16s_16s_32s_33_4_1_U37_n_32,mac_muladd_16s_16s_32s_33_4_1_U37_n_33,mac_muladd_16s_16s_32s_33_4_1_U37_n_34,mac_muladd_16s_16s_32s_33_4_1_U37_n_35,mac_muladd_16s_16s_32s_33_4_1_U37_n_36,mac_muladd_16s_16s_32s_33_4_1_U37_n_37,mac_muladd_16s_16s_32s_33_4_1_U37_n_38,mac_muladd_16s_16s_32s_33_4_1_U37_n_39,mac_muladd_16s_16s_32s_33_4_1_U37_n_40,mac_muladd_16s_16s_32s_33_4_1_U37_n_41,mac_muladd_16s_16s_32s_33_4_1_U37_n_42,mac_muladd_16s_16s_32s_33_4_1_U37_n_43,mac_muladd_16s_16s_32s_33_4_1_U37_n_44}),
        .\empty_67_fu_138_reg[39]_2 (\empty_67_fu_138[39]_i_23_n_12 ),
        .\empty_67_fu_138_reg[39]_3 (mac_muladd_16s_16s_33s_33_4_1_U39_n_46),
        .\empty_67_fu_138_reg[7] (\ap_CS_fsm_reg[15]_rep__2_n_12 ),
        .\empty_67_fu_138_reg[7]_0 (mac_muladd_16s_16s_32s_33_4_1_U37_n_46),
        .\empty_67_fu_138_reg[7]_1 (\empty_67_fu_138[7]_i_23_n_12 ),
        .\empty_67_fu_138_reg[7]_2 (\empty_67_fu_138[7]_i_22_n_12 ),
        .\empty_67_fu_138_reg[7]_3 (\empty_67_fu_138[7]_i_21_n_12 ),
        .\empty_67_fu_138_reg[7]_4 (\empty_67_fu_138[7]_i_20_n_12 ),
        .\empty_67_fu_138_reg[7]_5 (\empty_67_fu_138[7]_i_19_n_12 ),
        .\empty_67_fu_138_reg[7]_6 (\empty_67_fu_138[7]_i_18_n_12 ),
        .\empty_67_fu_138_reg[7]_7 (\empty_67_fu_138[7]_i_17_n_12 ),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_17 mul_16s_16s_32_1_1_U19
       (.B(p_1_in__0),
        .CEB2(mul_16s_16s_32_1_1_U13_n_14),
        .DI(mul_16s_16s_32_1_1_U19_n_44),
        .P({mul_16s_16s_32_1_1_U19_n_12,mul_16s_16s_32_1_1_U19_n_13,mul_16s_16s_32_1_1_U19_n_14,mul_16s_16s_32_1_1_U19_n_15,mul_16s_16s_32_1_1_U19_n_16,mul_16s_16s_32_1_1_U19_n_17,mul_16s_16s_32_1_1_U19_n_18,mul_16s_16s_32_1_1_U19_n_19,mul_16s_16s_32_1_1_U19_n_20,mul_16s_16s_32_1_1_U19_n_21,mul_16s_16s_32_1_1_U19_n_22,mul_16s_16s_32_1_1_U19_n_23,mul_16s_16s_32_1_1_U19_n_24,mul_16s_16s_32_1_1_U19_n_25,mul_16s_16s_32_1_1_U19_n_26,mul_16s_16s_32_1_1_U19_n_27,mul_16s_16s_32_1_1_U19_n_28,mul_16s_16s_32_1_1_U19_n_29,mul_16s_16s_32_1_1_U19_n_30,mul_16s_16s_32_1_1_U19_n_31,mul_16s_16s_32_1_1_U19_n_32,mul_16s_16s_32_1_1_U19_n_33,mul_16s_16s_32_1_1_U19_n_34,mul_16s_16s_32_1_1_U19_n_35,mul_16s_16s_32_1_1_U19_n_36,mul_16s_16s_32_1_1_U19_n_37,mul_16s_16s_32_1_1_U19_n_38,mul_16s_16s_32_1_1_U19_n_39,mul_16s_16s_32_1_1_U19_n_40,mul_16s_16s_32_1_1_U19_n_41,mul_16s_16s_32_1_1_U19_n_42,mul_16s_16s_32_1_1_U19_n_43}),
        .Q({Q[2],ap_CS_fsm_state13,ap_CS_fsm_state11}),
        .S(mul_16s_16s_32_1_1_U19_n_45),
        .\ap_CS_fsm_reg[14] (mul_16s_16s_32_1_1_U19_n_46),
        .ap_clk(ap_clk),
        .\empty_72_fu_158_reg[39] ({\empty_72_fu_158_reg_n_12_[32] ,\empty_72_fu_158_reg_n_12_[0] }),
        .\empty_72_fu_158_reg[39]_0 ({\L_ACF_load_3_reg_1967_reg[63]_0 [32],\L_ACF_load_3_reg_1967_reg[63]_0 [0]}),
        .\empty_72_fu_158_reg[39]_1 ({mul_16s_16s_32_1_1_U25_n_12,mul_16s_16s_32_1_1_U25_n_43}),
        .\empty_72_fu_158_reg[39]_2 ({mac_muladd_16s_16s_32s_33_4_1_U36_n_28,mac_muladd_16s_16s_32s_33_4_1_U36_n_59}),
        .\empty_72_fu_158_reg[39]_3 (\empty_72_fu_158[39]_i_19_n_12 ),
        .\empty_72_fu_158_reg[39]_4 (mac_muladd_16s_16s_32s_33_4_1_U36_n_60),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_18 mul_16s_16s_32_1_1_U23
       (.B(p_1_in__0),
        .CEB2(mul_16s_16s_32_1_1_U13_n_14),
        .D(empty_68_fu_142),
        .DI({\empty_68_fu_142[39]_i_2_n_12 ,\empty_68_fu_142[39]_i_3_n_12 ,\empty_68_fu_142[39]_i_4_n_12 ,\empty_68_fu_142[39]_i_5_n_12 ,am_addmul_16s_16s_16s_33_4_1_U42_n_45}),
        .DSP_ALU_INST({ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_12,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_13,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_14,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_15,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_16,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_17,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_18,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_19,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_20,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_21,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_22,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_23,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_24,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_25,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_26,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_27,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_28,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_29,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_30,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_31,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_32,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_33,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_34,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_35,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_36,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_37,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_38,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_39,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_40,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_41,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_42,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_43,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_44,ama_addmuladd_16s_16s_16s_33s_34_4_1_U41_n_45}),
        .DSP_ALU_INST_0(\ap_CS_fsm_reg[15]_rep_n_12 ),
        .OPMODE(mul_16s_16s_32_1_1_U23_n_13),
        .P(mul_16s_16s_32_1_1_U23_n_12),
        .Q({\empty_68_fu_142_reg_n_12_[34] ,\empty_68_fu_142_reg_n_12_[33] ,\empty_68_fu_142_reg_n_12_[32] ,\empty_68_fu_142_reg_n_12_[31] ,\empty_68_fu_142_reg_n_12_[30] ,\empty_68_fu_142_reg_n_12_[29] ,\empty_68_fu_142_reg_n_12_[28] ,\empty_68_fu_142_reg_n_12_[27] ,\empty_68_fu_142_reg_n_12_[26] ,\empty_68_fu_142_reg_n_12_[25] ,\empty_68_fu_142_reg_n_12_[24] ,\empty_68_fu_142_reg_n_12_[23] ,\empty_68_fu_142_reg_n_12_[22] ,\empty_68_fu_142_reg_n_12_[21] ,\empty_68_fu_142_reg_n_12_[20] ,\empty_68_fu_142_reg_n_12_[19] ,\empty_68_fu_142_reg_n_12_[18] ,\empty_68_fu_142_reg_n_12_[17] ,\empty_68_fu_142_reg_n_12_[16] ,\empty_68_fu_142_reg_n_12_[15] ,\empty_68_fu_142_reg_n_12_[14] ,\empty_68_fu_142_reg_n_12_[13] ,\empty_68_fu_142_reg_n_12_[12] ,\empty_68_fu_142_reg_n_12_[11] ,\empty_68_fu_142_reg_n_12_[10] ,\empty_68_fu_142_reg_n_12_[9] ,\empty_68_fu_142_reg_n_12_[8] ,\empty_68_fu_142_reg_n_12_[7] ,\empty_68_fu_142_reg_n_12_[6] ,\empty_68_fu_142_reg_n_12_[5] ,\empty_68_fu_142_reg_n_12_[4] ,\empty_68_fu_142_reg_n_12_[3] ,\empty_68_fu_142_reg_n_12_[2] ,\empty_68_fu_142_reg_n_12_[1] ,\empty_68_fu_142_reg_n_12_[0] }),
        .S({\empty_68_fu_142[39]_i_10_n_12 ,\empty_68_fu_142[39]_i_11_n_12 ,\empty_68_fu_142[39]_i_12_n_12 ,\empty_68_fu_142[39]_i_13_n_12 }),
        .ap_clk(ap_clk),
        .\empty_68_fu_142_reg[23] (\ap_CS_fsm_reg[15]_rep__1_n_12 ),
        .\empty_68_fu_142_reg[39] (\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .\empty_68_fu_142_reg[39]_0 (L_ACF_load_2_reg_1962[34:0]),
        .\empty_68_fu_142_reg[39]_1 ({am_addmul_16s_16s_16s_33_4_1_U42_n_12,am_addmul_16s_16s_16s_33_4_1_U42_n_13,am_addmul_16s_16s_16s_33_4_1_U42_n_14,am_addmul_16s_16s_16s_33_4_1_U42_n_15,am_addmul_16s_16s_16s_33_4_1_U42_n_16,am_addmul_16s_16s_16s_33_4_1_U42_n_17,am_addmul_16s_16s_16s_33_4_1_U42_n_18,am_addmul_16s_16s_16s_33_4_1_U42_n_19,am_addmul_16s_16s_16s_33_4_1_U42_n_20,am_addmul_16s_16s_16s_33_4_1_U42_n_21,am_addmul_16s_16s_16s_33_4_1_U42_n_22,am_addmul_16s_16s_16s_33_4_1_U42_n_23,am_addmul_16s_16s_16s_33_4_1_U42_n_24,am_addmul_16s_16s_16s_33_4_1_U42_n_25,am_addmul_16s_16s_16s_33_4_1_U42_n_26,am_addmul_16s_16s_16s_33_4_1_U42_n_27,am_addmul_16s_16s_16s_33_4_1_U42_n_28,am_addmul_16s_16s_16s_33_4_1_U42_n_29,am_addmul_16s_16s_16s_33_4_1_U42_n_30,am_addmul_16s_16s_16s_33_4_1_U42_n_31,am_addmul_16s_16s_16s_33_4_1_U42_n_32,am_addmul_16s_16s_16s_33_4_1_U42_n_33,am_addmul_16s_16s_16s_33_4_1_U42_n_34,am_addmul_16s_16s_16s_33_4_1_U42_n_35,am_addmul_16s_16s_16s_33_4_1_U42_n_36,am_addmul_16s_16s_16s_33_4_1_U42_n_37,am_addmul_16s_16s_16s_33_4_1_U42_n_38,am_addmul_16s_16s_16s_33_4_1_U42_n_39,am_addmul_16s_16s_16s_33_4_1_U42_n_40,am_addmul_16s_16s_16s_33_4_1_U42_n_41,am_addmul_16s_16s_16s_33_4_1_U42_n_42,am_addmul_16s_16s_16s_33_4_1_U42_n_43,am_addmul_16s_16s_16s_33_4_1_U42_n_44}),
        .\empty_68_fu_142_reg[39]_2 (\empty_68_fu_142[39]_i_20_n_12 ),
        .\empty_68_fu_142_reg[39]_3 (\empty_68_fu_142[39]_i_21_n_12 ),
        .\empty_68_fu_142_reg[39]_4 (\empty_68_fu_142[39]_i_19_n_12 ),
        .\empty_68_fu_142_reg[47] ({\empty_68_fu_142[47]_i_2_n_12 ,\empty_68_fu_142[47]_i_3_n_12 ,\empty_68_fu_142[47]_i_4_n_12 ,\empty_68_fu_142[47]_i_5_n_12 ,\empty_68_fu_142[47]_i_6_n_12 ,\empty_68_fu_142[47]_i_7_n_12 ,\empty_68_fu_142[47]_i_8_n_12 ,\empty_68_fu_142[47]_i_9_n_12 }),
        .\empty_68_fu_142_reg[47]_0 ({\empty_68_fu_142[47]_i_10_n_12 ,\empty_68_fu_142[47]_i_11_n_12 ,\empty_68_fu_142[47]_i_12_n_12 ,\empty_68_fu_142[47]_i_13_n_12 ,\empty_68_fu_142[47]_i_14_n_12 ,\empty_68_fu_142[47]_i_15_n_12 ,\empty_68_fu_142[47]_i_16_n_12 ,\empty_68_fu_142[47]_i_17_n_12 }),
        .\empty_68_fu_142_reg[55] ({\empty_68_fu_142[55]_i_2_n_12 ,\empty_68_fu_142[55]_i_3_n_12 ,\empty_68_fu_142[55]_i_4_n_12 ,\empty_68_fu_142[55]_i_5_n_12 ,\empty_68_fu_142[55]_i_6_n_12 ,\empty_68_fu_142[55]_i_7_n_12 ,\empty_68_fu_142[55]_i_8_n_12 ,\empty_68_fu_142[55]_i_9_n_12 }),
        .\empty_68_fu_142_reg[55]_0 ({\empty_68_fu_142[55]_i_10_n_12 ,\empty_68_fu_142[55]_i_11_n_12 ,\empty_68_fu_142[55]_i_12_n_12 ,\empty_68_fu_142[55]_i_13_n_12 ,\empty_68_fu_142[55]_i_14_n_12 ,\empty_68_fu_142[55]_i_15_n_12 ,\empty_68_fu_142[55]_i_16_n_12 ,\empty_68_fu_142[55]_i_17_n_12 }),
        .\empty_68_fu_142_reg[63] ({\empty_68_fu_142[63]_i_2_n_12 ,\empty_68_fu_142[63]_i_3_n_12 ,\empty_68_fu_142[63]_i_4_n_12 ,\empty_68_fu_142[63]_i_5_n_12 ,\empty_68_fu_142[63]_i_6_n_12 ,\empty_68_fu_142[63]_i_7_n_12 ,\empty_68_fu_142[63]_i_8_n_12 }),
        .\empty_68_fu_142_reg[63]_0 ({\empty_68_fu_142[63]_i_9_n_12 ,\empty_68_fu_142[63]_i_10_n_12 ,\empty_68_fu_142[63]_i_11_n_12 ,\empty_68_fu_142[63]_i_12_n_12 ,\empty_68_fu_142[63]_i_13_n_12 ,\empty_68_fu_142[63]_i_14_n_12 ,\empty_68_fu_142[63]_i_15_n_12 ,\empty_68_fu_142[63]_i_16_n_12 }),
        .indata_q0(indata_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_19 mul_16s_16s_32_1_1_U24
       (.B(p_1_in__0),
        .CEB2(mul_16s_16s_32_1_1_U13_n_14),
        .D(empty_69_fu_1460_in),
        .DI({\empty_69_fu_146[39]_i_2_n_12 ,\empty_69_fu_146[39]_i_3_n_12 ,\empty_69_fu_146[39]_i_4_n_12 ,\empty_69_fu_146[39]_i_5_n_12 }),
        .OPMODE(mul_16s_16s_32_1_1_U23_n_13),
        .P({ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_12,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_13,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_14,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_15,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_16,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_17,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_18,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_19,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_20,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_21,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_22,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_23,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_24,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_25,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_26,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_27,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_28,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_29,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_30,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_31,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_32,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_33,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_34,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_35,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_36,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_37,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_38,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_39,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_40,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_41,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_42,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_43,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_44,ama_addmuladd_16s_16s_16s_33s_34_4_1_U43_n_45}),
        .Q({\empty_69_fu_146_reg_n_12_[34] ,\empty_69_fu_146_reg_n_12_[33] ,\empty_69_fu_146_reg_n_12_[32] ,\empty_69_fu_146_reg_n_12_[31] ,\empty_69_fu_146_reg_n_12_[30] ,\empty_69_fu_146_reg_n_12_[29] ,\empty_69_fu_146_reg_n_12_[28] ,\empty_69_fu_146_reg_n_12_[27] ,\empty_69_fu_146_reg_n_12_[26] ,\empty_69_fu_146_reg_n_12_[25] ,\empty_69_fu_146_reg_n_12_[24] ,\empty_69_fu_146_reg_n_12_[23] ,\empty_69_fu_146_reg_n_12_[22] ,\empty_69_fu_146_reg_n_12_[21] ,\empty_69_fu_146_reg_n_12_[20] ,\empty_69_fu_146_reg_n_12_[19] ,\empty_69_fu_146_reg_n_12_[18] ,\empty_69_fu_146_reg_n_12_[17] ,\empty_69_fu_146_reg_n_12_[16] ,\empty_69_fu_146_reg_n_12_[15] ,\empty_69_fu_146_reg_n_12_[14] ,\empty_69_fu_146_reg_n_12_[13] ,\empty_69_fu_146_reg_n_12_[12] ,\empty_69_fu_146_reg_n_12_[11] ,\empty_69_fu_146_reg_n_12_[10] ,\empty_69_fu_146_reg_n_12_[9] ,\empty_69_fu_146_reg_n_12_[8] ,\empty_69_fu_146_reg_n_12_[7] ,\empty_69_fu_146_reg_n_12_[6] ,\empty_69_fu_146_reg_n_12_[5] ,\empty_69_fu_146_reg_n_12_[4] ,\empty_69_fu_146_reg_n_12_[3] ,\empty_69_fu_146_reg_n_12_[2] ,\empty_69_fu_146_reg_n_12_[1] ,\empty_69_fu_146_reg_n_12_[0] }),
        .S({\empty_69_fu_146[39]_i_10_n_12 ,\empty_69_fu_146[39]_i_11_n_12 ,\empty_69_fu_146[39]_i_12_n_12 ,\empty_69_fu_146[39]_i_13_n_12 }),
        .ap_clk(ap_clk),
        .\empty_69_fu_146_reg[31] ({mul_ln91_reg_2058_reg_n_86,mul_ln91_reg_2058_reg_n_87,mul_ln91_reg_2058_reg_n_88,mul_ln91_reg_2058_reg_n_89,mul_ln91_reg_2058_reg_n_90,mul_ln91_reg_2058_reg_n_91,mul_ln91_reg_2058_reg_n_92,mul_ln91_reg_2058_reg_n_93,mul_ln91_reg_2058_reg_n_94,mul_ln91_reg_2058_reg_n_95,mul_ln91_reg_2058_reg_n_96,mul_ln91_reg_2058_reg_n_97,mul_ln91_reg_2058_reg_n_98,mul_ln91_reg_2058_reg_n_99,mul_ln91_reg_2058_reg_n_100,mul_ln91_reg_2058_reg_n_101,mul_ln91_reg_2058_reg_n_102,mul_ln91_reg_2058_reg_n_103,mul_ln91_reg_2058_reg_n_104,mul_ln91_reg_2058_reg_n_105,mul_ln91_reg_2058_reg_n_106,mul_ln91_reg_2058_reg_n_107,mul_ln91_reg_2058_reg_n_108,mul_ln91_reg_2058_reg_n_109,mul_ln91_reg_2058_reg_n_110,mul_ln91_reg_2058_reg_n_111,mul_ln91_reg_2058_reg_n_112,mul_ln91_reg_2058_reg_n_113,mul_ln91_reg_2058_reg_n_114,mul_ln91_reg_2058_reg_n_115,mul_ln91_reg_2058_reg_n_116,mul_ln91_reg_2058_reg_n_117}),
        .\empty_69_fu_146_reg[39] (\ap_CS_fsm_reg[15]_rep__1_n_12 ),
        .\empty_69_fu_146_reg[39]_0 (L_ACF_load_3_reg_1967[34:0]),
        .\empty_69_fu_146_reg[39]_1 (\empty_69_fu_146[39]_i_20_n_12 ),
        .\empty_69_fu_146_reg[47] ({\empty_69_fu_146[47]_i_2_n_12 ,\empty_69_fu_146[47]_i_3_n_12 ,\empty_69_fu_146[47]_i_4_n_12 ,\empty_69_fu_146[47]_i_5_n_12 ,\empty_69_fu_146[47]_i_6_n_12 ,\empty_69_fu_146[47]_i_7_n_12 ,\empty_69_fu_146[47]_i_8_n_12 ,\empty_69_fu_146[47]_i_9_n_12 }),
        .\empty_69_fu_146_reg[47]_0 ({\empty_69_fu_146[47]_i_10_n_12 ,\empty_69_fu_146[47]_i_11_n_12 ,\empty_69_fu_146[47]_i_12_n_12 ,\empty_69_fu_146[47]_i_13_n_12 ,\empty_69_fu_146[47]_i_14_n_12 ,\empty_69_fu_146[47]_i_15_n_12 ,\empty_69_fu_146[47]_i_16_n_12 ,\empty_69_fu_146[47]_i_17_n_12 }),
        .\empty_69_fu_146_reg[55] ({\empty_69_fu_146[55]_i_2_n_12 ,\empty_69_fu_146[55]_i_3_n_12 ,\empty_69_fu_146[55]_i_4_n_12 ,\empty_69_fu_146[55]_i_5_n_12 ,\empty_69_fu_146[55]_i_6_n_12 ,\empty_69_fu_146[55]_i_7_n_12 ,\empty_69_fu_146[55]_i_8_n_12 ,\empty_69_fu_146[55]_i_9_n_12 }),
        .\empty_69_fu_146_reg[55]_0 ({\empty_69_fu_146[55]_i_10_n_12 ,\empty_69_fu_146[55]_i_11_n_12 ,\empty_69_fu_146[55]_i_12_n_12 ,\empty_69_fu_146[55]_i_13_n_12 ,\empty_69_fu_146[55]_i_14_n_12 ,\empty_69_fu_146[55]_i_15_n_12 ,\empty_69_fu_146[55]_i_16_n_12 ,\empty_69_fu_146[55]_i_17_n_12 }),
        .\empty_69_fu_146_reg[63] ({\empty_69_fu_146[63]_i_3_n_12 ,\empty_69_fu_146[63]_i_4_n_12 ,\empty_69_fu_146[63]_i_5_n_12 ,\empty_69_fu_146[63]_i_6_n_12 ,\empty_69_fu_146[63]_i_7_n_12 ,\empty_69_fu_146[63]_i_8_n_12 ,\empty_69_fu_146[63]_i_9_n_12 }),
        .\empty_69_fu_146_reg[63]_0 ({\empty_69_fu_146[63]_i_10_n_12 ,\empty_69_fu_146[63]_i_11_n_12 ,\empty_69_fu_146[63]_i_12_n_12 ,\empty_69_fu_146[63]_i_13_n_12 ,\empty_69_fu_146[63]_i_14_n_12 ,\empty_69_fu_146[63]_i_15_n_12 ,\empty_69_fu_146[63]_i_16_n_12 ,\empty_69_fu_146[63]_i_17_n_12 }),
        .indata_q1(indata_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_20 mul_16s_16s_32_1_1_U25
       (.B(p_1_in__0),
        .CEB2(mul_16s_16s_32_1_1_U13_n_14),
        .CO(mul_16s_16s_32_1_1_U25_n_76),
        .D(empty_72_fu_158[31:0]),
        .DI({\empty_70_fu_150[39]_i_2_n_12 ,\empty_70_fu_150[39]_i_3_n_12 ,\empty_70_fu_150[39]_i_4_n_12 ,\empty_70_fu_150[39]_i_5_n_12 ,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_45,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_46}),
        .\L_ACF_load_4_reg_2001_reg[61] (empty_70_fu_150),
        .P({mul_16s_16s_32_1_1_U25_n_12,mul_16s_16s_32_1_1_U25_n_13,mul_16s_16s_32_1_1_U25_n_14,mul_16s_16s_32_1_1_U25_n_15,mul_16s_16s_32_1_1_U25_n_16,mul_16s_16s_32_1_1_U25_n_17,mul_16s_16s_32_1_1_U25_n_18,mul_16s_16s_32_1_1_U25_n_19,mul_16s_16s_32_1_1_U25_n_20,mul_16s_16s_32_1_1_U25_n_21,mul_16s_16s_32_1_1_U25_n_22,mul_16s_16s_32_1_1_U25_n_23,mul_16s_16s_32_1_1_U25_n_24,mul_16s_16s_32_1_1_U25_n_25,mul_16s_16s_32_1_1_U25_n_26,mul_16s_16s_32_1_1_U25_n_27,mul_16s_16s_32_1_1_U25_n_28,mul_16s_16s_32_1_1_U25_n_29,mul_16s_16s_32_1_1_U25_n_30,mul_16s_16s_32_1_1_U25_n_31,mul_16s_16s_32_1_1_U25_n_32,mul_16s_16s_32_1_1_U25_n_33,mul_16s_16s_32_1_1_U25_n_34,mul_16s_16s_32_1_1_U25_n_35,mul_16s_16s_32_1_1_U25_n_36,mul_16s_16s_32_1_1_U25_n_37,mul_16s_16s_32_1_1_U25_n_38,mul_16s_16s_32_1_1_U25_n_39,mul_16s_16s_32_1_1_U25_n_40,mul_16s_16s_32_1_1_U25_n_41,mul_16s_16s_32_1_1_U25_n_42,mul_16s_16s_32_1_1_U25_n_43}),
        .Q({ap_CS_fsm_state19,Q[2]}),
        .S(mul_16s_16s_32_1_1_U19_n_45),
        .ap_clk(ap_clk),
        .\empty_70_fu_150[39]_i_16_0 ({ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_12,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_13,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_14,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_15,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_16,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_17,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_18,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_19,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_20,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_21,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_22,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_23,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_24,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_25,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_26,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_27,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_28,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_29,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_30,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_31,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_32,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_33,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_34,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_35,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_36,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_37,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_38,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_39,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_40,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_41,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_42,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_43,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_44}),
        .\empty_70_fu_150_reg[15] (\ap_CS_fsm_reg[15]_rep__5_n_12 ),
        .\empty_70_fu_150_reg[15]_0 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_55),
        .\empty_70_fu_150_reg[15]_1 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_56),
        .\empty_70_fu_150_reg[15]_2 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_57),
        .\empty_70_fu_150_reg[15]_3 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_58),
        .\empty_70_fu_150_reg[15]_4 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_59),
        .\empty_70_fu_150_reg[15]_5 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_60),
        .\empty_70_fu_150_reg[15]_6 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_61),
        .\empty_70_fu_150_reg[15]_7 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_62),
        .\empty_70_fu_150_reg[23] (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_63),
        .\empty_70_fu_150_reg[23]_0 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_64),
        .\empty_70_fu_150_reg[23]_1 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_65),
        .\empty_70_fu_150_reg[23]_2 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_66),
        .\empty_70_fu_150_reg[23]_3 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_67),
        .\empty_70_fu_150_reg[23]_4 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_68),
        .\empty_70_fu_150_reg[23]_5 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_69),
        .\empty_70_fu_150_reg[23]_6 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_70),
        .\empty_70_fu_150_reg[31] ({mul_ln107_reg_2073_reg_n_86,mul_ln107_reg_2073_reg_n_87,mul_ln107_reg_2073_reg_n_88,mul_ln107_reg_2073_reg_n_89,mul_ln107_reg_2073_reg_n_90,mul_ln107_reg_2073_reg_n_91,mul_ln107_reg_2073_reg_n_92,mul_ln107_reg_2073_reg_n_93,mul_ln107_reg_2073_reg_n_94,mul_ln107_reg_2073_reg_n_95,mul_ln107_reg_2073_reg_n_96,mul_ln107_reg_2073_reg_n_97,mul_ln107_reg_2073_reg_n_98,mul_ln107_reg_2073_reg_n_99,mul_ln107_reg_2073_reg_n_100,mul_ln107_reg_2073_reg_n_101,mul_ln107_reg_2073_reg_n_102,mul_ln107_reg_2073_reg_n_103,mul_ln107_reg_2073_reg_n_104,mul_ln107_reg_2073_reg_n_105,mul_ln107_reg_2073_reg_n_106,mul_ln107_reg_2073_reg_n_107,mul_ln107_reg_2073_reg_n_108,mul_ln107_reg_2073_reg_n_109,mul_ln107_reg_2073_reg_n_110,mul_ln107_reg_2073_reg_n_111,mul_ln107_reg_2073_reg_n_112,mul_ln107_reg_2073_reg_n_113,mul_ln107_reg_2073_reg_n_114,mul_ln107_reg_2073_reg_n_115,mul_ln107_reg_2073_reg_n_116,mul_ln107_reg_2073_reg_n_117}),
        .\empty_70_fu_150_reg[31]_0 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_71),
        .\empty_70_fu_150_reg[31]_1 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_72),
        .\empty_70_fu_150_reg[31]_2 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_73),
        .\empty_70_fu_150_reg[31]_3 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_74),
        .\empty_70_fu_150_reg[31]_4 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_75),
        .\empty_70_fu_150_reg[31]_5 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_76),
        .\empty_70_fu_150_reg[31]_6 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_77),
        .\empty_70_fu_150_reg[31]_7 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_78),
        .\empty_70_fu_150_reg[39] ({\empty_70_fu_150_reg_n_12_[33] ,\empty_70_fu_150_reg_n_12_[32] ,\empty_70_fu_150_reg_n_12_[31] ,\empty_70_fu_150_reg_n_12_[30] ,\empty_70_fu_150_reg_n_12_[29] ,\empty_70_fu_150_reg_n_12_[28] ,\empty_70_fu_150_reg_n_12_[27] ,\empty_70_fu_150_reg_n_12_[26] ,\empty_70_fu_150_reg_n_12_[25] ,\empty_70_fu_150_reg_n_12_[24] ,\empty_70_fu_150_reg_n_12_[23] ,\empty_70_fu_150_reg_n_12_[22] ,\empty_70_fu_150_reg_n_12_[21] ,\empty_70_fu_150_reg_n_12_[20] ,\empty_70_fu_150_reg_n_12_[19] ,\empty_70_fu_150_reg_n_12_[18] ,\empty_70_fu_150_reg_n_12_[17] ,\empty_70_fu_150_reg_n_12_[16] ,\empty_70_fu_150_reg_n_12_[15] ,\empty_70_fu_150_reg_n_12_[14] ,\empty_70_fu_150_reg_n_12_[13] ,\empty_70_fu_150_reg_n_12_[12] ,\empty_70_fu_150_reg_n_12_[11] ,\empty_70_fu_150_reg_n_12_[10] ,\empty_70_fu_150_reg_n_12_[9] ,\empty_70_fu_150_reg_n_12_[8] ,\empty_70_fu_150_reg_n_12_[7] ,\empty_70_fu_150_reg_n_12_[6] ,\empty_70_fu_150_reg_n_12_[5] ,\empty_70_fu_150_reg_n_12_[4] ,\empty_70_fu_150_reg_n_12_[3] ,\empty_70_fu_150_reg_n_12_[2] ,\empty_70_fu_150_reg_n_12_[1] ,\empty_70_fu_150_reg_n_12_[0] }),
        .\empty_70_fu_150_reg[39]_0 (L_ACF_load_4_reg_2001[33:0]),
        .\empty_70_fu_150_reg[39]_1 (\ap_CS_fsm_reg[15]_rep__6_n_12 ),
        .\empty_70_fu_150_reg[39]_2 ({\empty_70_fu_150[39]_i_10_n_12 ,\empty_70_fu_150[39]_i_11_n_12 ,\empty_70_fu_150[39]_i_12_n_12 ,\empty_70_fu_150[39]_i_13_n_12 ,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_81,ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_82}),
        .\empty_70_fu_150_reg[39]_3 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_79),
        .\empty_70_fu_150_reg[39]_4 (\empty_70_fu_150[39]_i_21_n_12 ),
        .\empty_70_fu_150_reg[39]_5 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_47),
        .\empty_70_fu_150_reg[47] ({\empty_70_fu_150[47]_i_2_n_12 ,\empty_70_fu_150[47]_i_3_n_12 ,\empty_70_fu_150[47]_i_4_n_12 ,\empty_70_fu_150[47]_i_5_n_12 ,\empty_70_fu_150[47]_i_6_n_12 ,\empty_70_fu_150[47]_i_7_n_12 ,\empty_70_fu_150[47]_i_8_n_12 ,\empty_70_fu_150[47]_i_9_n_12 }),
        .\empty_70_fu_150_reg[47]_0 ({\empty_70_fu_150[47]_i_10_n_12 ,\empty_70_fu_150[47]_i_11_n_12 ,\empty_70_fu_150[47]_i_12_n_12 ,\empty_70_fu_150[47]_i_13_n_12 ,\empty_70_fu_150[47]_i_14_n_12 ,\empty_70_fu_150[47]_i_15_n_12 ,\empty_70_fu_150[47]_i_16_n_12 ,\empty_70_fu_150[47]_i_17_n_12 }),
        .\empty_70_fu_150_reg[55] ({\empty_70_fu_150[55]_i_2_n_12 ,\empty_70_fu_150[55]_i_3_n_12 ,\empty_70_fu_150[55]_i_4_n_12 ,\empty_70_fu_150[55]_i_5_n_12 ,\empty_70_fu_150[55]_i_6_n_12 ,\empty_70_fu_150[55]_i_7_n_12 ,\empty_70_fu_150[55]_i_8_n_12 ,\empty_70_fu_150[55]_i_9_n_12 }),
        .\empty_70_fu_150_reg[55]_0 ({\empty_70_fu_150[55]_i_10_n_12 ,\empty_70_fu_150[55]_i_11_n_12 ,\empty_70_fu_150[55]_i_12_n_12 ,\empty_70_fu_150[55]_i_13_n_12 ,\empty_70_fu_150[55]_i_14_n_12 ,\empty_70_fu_150[55]_i_15_n_12 ,\empty_70_fu_150[55]_i_16_n_12 ,\empty_70_fu_150[55]_i_17_n_12 }),
        .\empty_70_fu_150_reg[63] ({\empty_70_fu_150[63]_i_2_n_12 ,\empty_70_fu_150[63]_i_3_n_12 ,\empty_70_fu_150[63]_i_4_n_12 ,\empty_70_fu_150[63]_i_5_n_12 ,\empty_70_fu_150[63]_i_6_n_12 ,\empty_70_fu_150[63]_i_7_n_12 ,\empty_70_fu_150[63]_i_8_n_12 }),
        .\empty_70_fu_150_reg[63]_0 ({\empty_70_fu_150[63]_i_9_n_12 ,\empty_70_fu_150[63]_i_10_n_12 ,\empty_70_fu_150[63]_i_11_n_12 ,\empty_70_fu_150[63]_i_12_n_12 ,\empty_70_fu_150[63]_i_13_n_12 ,\empty_70_fu_150[63]_i_14_n_12 ,\empty_70_fu_150[63]_i_15_n_12 ,\empty_70_fu_150[63]_i_16_n_12 }),
        .\empty_70_fu_150_reg[7] (\ap_CS_fsm_reg[15]_rep__4_n_12 ),
        .\empty_70_fu_150_reg[7]_0 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_80),
        .\empty_70_fu_150_reg[7]_1 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_48),
        .\empty_70_fu_150_reg[7]_2 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_49),
        .\empty_70_fu_150_reg[7]_3 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_50),
        .\empty_70_fu_150_reg[7]_4 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_51),
        .\empty_70_fu_150_reg[7]_5 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_52),
        .\empty_70_fu_150_reg[7]_6 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_53),
        .\empty_70_fu_150_reg[7]_7 (ama_addmuladd_16s_16s_16s_33s_34_4_1_U44_n_54),
        .\empty_72_fu_158_reg[15] (mac_muladd_16s_16s_32s_33_4_1_U36_n_68),
        .\empty_72_fu_158_reg[15]_0 (mac_muladd_16s_16s_32s_33_4_1_U36_n_69),
        .\empty_72_fu_158_reg[15]_1 (mac_muladd_16s_16s_32s_33_4_1_U36_n_70),
        .\empty_72_fu_158_reg[15]_2 (mac_muladd_16s_16s_32s_33_4_1_U36_n_71),
        .\empty_72_fu_158_reg[15]_3 (mac_muladd_16s_16s_32s_33_4_1_U36_n_72),
        .\empty_72_fu_158_reg[15]_4 (mac_muladd_16s_16s_32s_33_4_1_U36_n_73),
        .\empty_72_fu_158_reg[15]_5 (mac_muladd_16s_16s_32s_33_4_1_U36_n_74),
        .\empty_72_fu_158_reg[15]_6 (mac_muladd_16s_16s_32s_33_4_1_U36_n_75),
        .\empty_72_fu_158_reg[23] (mac_muladd_16s_16s_32s_33_4_1_U36_n_76),
        .\empty_72_fu_158_reg[23]_0 (mac_muladd_16s_16s_32s_33_4_1_U36_n_77),
        .\empty_72_fu_158_reg[23]_1 (mac_muladd_16s_16s_32s_33_4_1_U36_n_78),
        .\empty_72_fu_158_reg[23]_2 (mac_muladd_16s_16s_32s_33_4_1_U36_n_79),
        .\empty_72_fu_158_reg[23]_3 (mac_muladd_16s_16s_32s_33_4_1_U36_n_80),
        .\empty_72_fu_158_reg[23]_4 (mac_muladd_16s_16s_32s_33_4_1_U36_n_81),
        .\empty_72_fu_158_reg[23]_5 (mac_muladd_16s_16s_32s_33_4_1_U36_n_82),
        .\empty_72_fu_158_reg[23]_6 (mac_muladd_16s_16s_32s_33_4_1_U36_n_83),
        .\empty_72_fu_158_reg[31] ({mac_muladd_16s_16s_32s_33_4_1_U36_n_29,mac_muladd_16s_16s_32s_33_4_1_U36_n_30,mac_muladd_16s_16s_32s_33_4_1_U36_n_31,mac_muladd_16s_16s_32s_33_4_1_U36_n_32,mac_muladd_16s_16s_32s_33_4_1_U36_n_33,mac_muladd_16s_16s_32s_33_4_1_U36_n_34,mac_muladd_16s_16s_32s_33_4_1_U36_n_35,mac_muladd_16s_16s_32s_33_4_1_U36_n_36,mac_muladd_16s_16s_32s_33_4_1_U36_n_37,mac_muladd_16s_16s_32s_33_4_1_U36_n_38,mac_muladd_16s_16s_32s_33_4_1_U36_n_39,mac_muladd_16s_16s_32s_33_4_1_U36_n_40,mac_muladd_16s_16s_32s_33_4_1_U36_n_41,mac_muladd_16s_16s_32s_33_4_1_U36_n_42,mac_muladd_16s_16s_32s_33_4_1_U36_n_43,mac_muladd_16s_16s_32s_33_4_1_U36_n_44,mac_muladd_16s_16s_32s_33_4_1_U36_n_45,mac_muladd_16s_16s_32s_33_4_1_U36_n_46,mac_muladd_16s_16s_32s_33_4_1_U36_n_47,mac_muladd_16s_16s_32s_33_4_1_U36_n_48,mac_muladd_16s_16s_32s_33_4_1_U36_n_49,mac_muladd_16s_16s_32s_33_4_1_U36_n_50,mac_muladd_16s_16s_32s_33_4_1_U36_n_51,mac_muladd_16s_16s_32s_33_4_1_U36_n_52,mac_muladd_16s_16s_32s_33_4_1_U36_n_53,mac_muladd_16s_16s_32s_33_4_1_U36_n_54,mac_muladd_16s_16s_32s_33_4_1_U36_n_55,mac_muladd_16s_16s_32s_33_4_1_U36_n_56,mac_muladd_16s_16s_32s_33_4_1_U36_n_57,mac_muladd_16s_16s_32s_33_4_1_U36_n_58,mac_muladd_16s_16s_32s_33_4_1_U36_n_59}),
        .\empty_72_fu_158_reg[31]_0 ({\empty_72_fu_158_reg_n_12_[31] ,\empty_72_fu_158_reg_n_12_[30] ,\empty_72_fu_158_reg_n_12_[29] ,\empty_72_fu_158_reg_n_12_[28] ,\empty_72_fu_158_reg_n_12_[27] ,\empty_72_fu_158_reg_n_12_[26] ,\empty_72_fu_158_reg_n_12_[25] ,\empty_72_fu_158_reg_n_12_[24] ,\empty_72_fu_158_reg_n_12_[23] ,\empty_72_fu_158_reg_n_12_[22] ,\empty_72_fu_158_reg_n_12_[21] ,\empty_72_fu_158_reg_n_12_[20] ,\empty_72_fu_158_reg_n_12_[19] ,\empty_72_fu_158_reg_n_12_[18] ,\empty_72_fu_158_reg_n_12_[17] ,\empty_72_fu_158_reg_n_12_[16] ,\empty_72_fu_158_reg_n_12_[15] ,\empty_72_fu_158_reg_n_12_[14] ,\empty_72_fu_158_reg_n_12_[13] ,\empty_72_fu_158_reg_n_12_[12] ,\empty_72_fu_158_reg_n_12_[11] ,\empty_72_fu_158_reg_n_12_[10] ,\empty_72_fu_158_reg_n_12_[9] ,\empty_72_fu_158_reg_n_12_[8] ,\empty_72_fu_158_reg_n_12_[7] ,\empty_72_fu_158_reg_n_12_[6] ,\empty_72_fu_158_reg_n_12_[5] ,\empty_72_fu_158_reg_n_12_[4] ,\empty_72_fu_158_reg_n_12_[3] ,\empty_72_fu_158_reg_n_12_[2] ,\empty_72_fu_158_reg_n_12_[1] ,\empty_72_fu_158_reg_n_12_[0] }),
        .\empty_72_fu_158_reg[31]_1 (\L_ACF_load_3_reg_1967_reg[63]_0 [31:0]),
        .\empty_72_fu_158_reg[31]_10 (mac_muladd_16s_16s_32s_33_4_1_U36_n_91),
        .\empty_72_fu_158_reg[31]_2 ({mul_16s_16s_32_1_1_U19_n_12,mul_16s_16s_32_1_1_U19_n_13,mul_16s_16s_32_1_1_U19_n_14,mul_16s_16s_32_1_1_U19_n_15,mul_16s_16s_32_1_1_U19_n_16,mul_16s_16s_32_1_1_U19_n_17,mul_16s_16s_32_1_1_U19_n_18,mul_16s_16s_32_1_1_U19_n_19,mul_16s_16s_32_1_1_U19_n_20,mul_16s_16s_32_1_1_U19_n_21,mul_16s_16s_32_1_1_U19_n_22,mul_16s_16s_32_1_1_U19_n_23,mul_16s_16s_32_1_1_U19_n_24,mul_16s_16s_32_1_1_U19_n_25,mul_16s_16s_32_1_1_U19_n_26,mul_16s_16s_32_1_1_U19_n_27,mul_16s_16s_32_1_1_U19_n_28,mul_16s_16s_32_1_1_U19_n_29,mul_16s_16s_32_1_1_U19_n_30,mul_16s_16s_32_1_1_U19_n_31,mul_16s_16s_32_1_1_U19_n_32,mul_16s_16s_32_1_1_U19_n_33,mul_16s_16s_32_1_1_U19_n_34,mul_16s_16s_32_1_1_U19_n_35,mul_16s_16s_32_1_1_U19_n_36,mul_16s_16s_32_1_1_U19_n_37,mul_16s_16s_32_1_1_U19_n_38,mul_16s_16s_32_1_1_U19_n_39,mul_16s_16s_32_1_1_U19_n_40,mul_16s_16s_32_1_1_U19_n_41,mul_16s_16s_32_1_1_U19_n_42,mul_16s_16s_32_1_1_U19_n_43}),
        .\empty_72_fu_158_reg[31]_3 (mac_muladd_16s_16s_32s_33_4_1_U36_n_84),
        .\empty_72_fu_158_reg[31]_4 (mac_muladd_16s_16s_32s_33_4_1_U36_n_85),
        .\empty_72_fu_158_reg[31]_5 (mac_muladd_16s_16s_32s_33_4_1_U36_n_86),
        .\empty_72_fu_158_reg[31]_6 (mac_muladd_16s_16s_32s_33_4_1_U36_n_87),
        .\empty_72_fu_158_reg[31]_7 (mac_muladd_16s_16s_32s_33_4_1_U36_n_88),
        .\empty_72_fu_158_reg[31]_8 (mac_muladd_16s_16s_32s_33_4_1_U36_n_89),
        .\empty_72_fu_158_reg[31]_9 (mac_muladd_16s_16s_32s_33_4_1_U36_n_90),
        .\empty_72_fu_158_reg[7] (mac_muladd_16s_16s_32s_33_4_1_U36_n_61),
        .\empty_72_fu_158_reg[7]_0 (mac_muladd_16s_16s_32s_33_4_1_U36_n_62),
        .\empty_72_fu_158_reg[7]_1 (mac_muladd_16s_16s_32s_33_4_1_U36_n_63),
        .\empty_72_fu_158_reg[7]_2 (mac_muladd_16s_16s_32s_33_4_1_U36_n_64),
        .\empty_72_fu_158_reg[7]_3 (mac_muladd_16s_16s_32s_33_4_1_U36_n_65),
        .\empty_72_fu_158_reg[7]_4 (mac_muladd_16s_16s_32s_33_4_1_U36_n_66),
        .\empty_72_fu_158_reg[7]_5 (mac_muladd_16s_16s_32s_33_4_1_U36_n_67),
        .indata_q0(indata_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_21 mul_16s_16s_32_1_1_U26
       (.B(p_1_in__0),
        .CEB2(mul_16s_16s_32_1_1_U13_n_14),
        .CO(mul_16s_16s_32_1_1_U26_n_85),
        .D(D),
        .DI(mul_16s_16s_32_1_1_U26_n_52),
        .O({mul_16s_16s_32_1_1_U26_n_86,mul_16s_16s_32_1_1_U26_n_87,mul_16s_16s_32_1_1_U26_n_88,mul_16s_16s_32_1_1_U26_n_89,mul_16s_16s_32_1_1_U26_n_90,mul_16s_16s_32_1_1_U26_n_91,mul_16s_16s_32_1_1_U26_n_92,mul_16s_16s_32_1_1_U26_n_93}),
        .P({mul_16s_16s_32_1_1_U26_n_12,mul_16s_16s_32_1_1_U26_n_13,mul_16s_16s_32_1_1_U26_n_14,mul_16s_16s_32_1_1_U26_n_15,mul_16s_16s_32_1_1_U26_n_16,mul_16s_16s_32_1_1_U26_n_17,mul_16s_16s_32_1_1_U26_n_18,mul_16s_16s_32_1_1_U26_n_19,mul_16s_16s_32_1_1_U26_n_20,mul_16s_16s_32_1_1_U26_n_21,mul_16s_16s_32_1_1_U26_n_22,mul_16s_16s_32_1_1_U26_n_23,mul_16s_16s_32_1_1_U26_n_24,mul_16s_16s_32_1_1_U26_n_25,mul_16s_16s_32_1_1_U26_n_26,mul_16s_16s_32_1_1_U26_n_27,mul_16s_16s_32_1_1_U26_n_28,mul_16s_16s_32_1_1_U26_n_29,mul_16s_16s_32_1_1_U26_n_30,mul_16s_16s_32_1_1_U26_n_31,mul_16s_16s_32_1_1_U26_n_32,mul_16s_16s_32_1_1_U26_n_33,mul_16s_16s_32_1_1_U26_n_34,mul_16s_16s_32_1_1_U26_n_35,mul_16s_16s_32_1_1_U26_n_36,mul_16s_16s_32_1_1_U26_n_37,mul_16s_16s_32_1_1_U26_n_38,mul_16s_16s_32_1_1_U26_n_39,mul_16s_16s_32_1_1_U26_n_40,mul_16s_16s_32_1_1_U26_n_41,mul_16s_16s_32_1_1_U26_n_42,mul_16s_16s_32_1_1_U26_n_43}),
        .Q({ap_CS_fsm_state19,ap_CS_fsm_state16}),
        .S({mul_16s_16s_32_1_1_U26_n_150,mul_16s_16s_32_1_1_U26_n_151,mul_16s_16s_32_1_1_U26_n_152,mul_16s_16s_32_1_1_U26_n_153,mul_16s_16s_32_1_1_U26_n_154,mul_16s_16s_32_1_1_U26_n_155,mul_16s_16s_32_1_1_U26_n_156,mul_16s_16s_32_1_1_U26_n_157}),
        .\ap_CS_fsm_reg[15]_rep ({mul_16s_16s_32_1_1_U26_n_94,mul_16s_16s_32_1_1_U26_n_95,mul_16s_16s_32_1_1_U26_n_96,mul_16s_16s_32_1_1_U26_n_97,mul_16s_16s_32_1_1_U26_n_98,mul_16s_16s_32_1_1_U26_n_99,mul_16s_16s_32_1_1_U26_n_100,mul_16s_16s_32_1_1_U26_n_101}),
        .\ap_CS_fsm_reg[15]_rep_0 ({mul_16s_16s_32_1_1_U26_n_102,mul_16s_16s_32_1_1_U26_n_103,mul_16s_16s_32_1_1_U26_n_104,mul_16s_16s_32_1_1_U26_n_105,mul_16s_16s_32_1_1_U26_n_106,mul_16s_16s_32_1_1_U26_n_107,mul_16s_16s_32_1_1_U26_n_108,mul_16s_16s_32_1_1_U26_n_109}),
        .\ap_CS_fsm_reg[15]_rep_1 ({mul_16s_16s_32_1_1_U26_n_110,mul_16s_16s_32_1_1_U26_n_111,mul_16s_16s_32_1_1_U26_n_112,mul_16s_16s_32_1_1_U26_n_113,mul_16s_16s_32_1_1_U26_n_114,mul_16s_16s_32_1_1_U26_n_115,mul_16s_16s_32_1_1_U26_n_116,mul_16s_16s_32_1_1_U26_n_117}),
        .\ap_CS_fsm_reg[15]_rep_2 ({mul_16s_16s_32_1_1_U26_n_118,mul_16s_16s_32_1_1_U26_n_119,mul_16s_16s_32_1_1_U26_n_120,mul_16s_16s_32_1_1_U26_n_121,mul_16s_16s_32_1_1_U26_n_122,mul_16s_16s_32_1_1_U26_n_123,mul_16s_16s_32_1_1_U26_n_124,mul_16s_16s_32_1_1_U26_n_125}),
        .\ap_CS_fsm_reg[15]_rep_3 ({mul_16s_16s_32_1_1_U26_n_126,mul_16s_16s_32_1_1_U26_n_127,mul_16s_16s_32_1_1_U26_n_128,mul_16s_16s_32_1_1_U26_n_129,mul_16s_16s_32_1_1_U26_n_130,mul_16s_16s_32_1_1_U26_n_131,mul_16s_16s_32_1_1_U26_n_132,mul_16s_16s_32_1_1_U26_n_133}),
        .\ap_CS_fsm_reg[15]_rep_4 ({mul_16s_16s_32_1_1_U26_n_134,mul_16s_16s_32_1_1_U26_n_135,mul_16s_16s_32_1_1_U26_n_136,mul_16s_16s_32_1_1_U26_n_137,mul_16s_16s_32_1_1_U26_n_138,mul_16s_16s_32_1_1_U26_n_139,mul_16s_16s_32_1_1_U26_n_140,mul_16s_16s_32_1_1_U26_n_141}),
        .\ap_CS_fsm_reg[15]_rep_5 ({mul_16s_16s_32_1_1_U26_n_142,mul_16s_16s_32_1_1_U26_n_143,mul_16s_16s_32_1_1_U26_n_144,mul_16s_16s_32_1_1_U26_n_145,mul_16s_16s_32_1_1_U26_n_146,mul_16s_16s_32_1_1_U26_n_147,mul_16s_16s_32_1_1_U26_n_148,mul_16s_16s_32_1_1_U26_n_149}),
        .\ap_CS_fsm_reg[15]_rep__5 (empty_71_fu_1540_in[31:0]),
        .ap_clk(ap_clk),
        .\empty_71_fu_154_reg[15] (mac_muladd_16s_16s_33s_33_4_1_U40_n_51),
        .\empty_71_fu_154_reg[15]_0 (mac_muladd_16s_16s_33s_33_4_1_U40_n_52),
        .\empty_71_fu_154_reg[15]_1 (mac_muladd_16s_16s_33s_33_4_1_U40_n_53),
        .\empty_71_fu_154_reg[15]_2 (mac_muladd_16s_16s_33s_33_4_1_U40_n_54),
        .\empty_71_fu_154_reg[15]_3 (mac_muladd_16s_16s_33s_33_4_1_U40_n_55),
        .\empty_71_fu_154_reg[15]_4 (mac_muladd_16s_16s_33s_33_4_1_U40_n_56),
        .\empty_71_fu_154_reg[15]_5 (mac_muladd_16s_16s_33s_33_4_1_U40_n_57),
        .\empty_71_fu_154_reg[15]_6 (mac_muladd_16s_16s_33s_33_4_1_U40_n_58),
        .\empty_71_fu_154_reg[23] (mac_muladd_16s_16s_33s_33_4_1_U40_n_59),
        .\empty_71_fu_154_reg[23]_0 (mac_muladd_16s_16s_33s_33_4_1_U40_n_60),
        .\empty_71_fu_154_reg[23]_1 (mac_muladd_16s_16s_33s_33_4_1_U40_n_61),
        .\empty_71_fu_154_reg[23]_2 (mac_muladd_16s_16s_33s_33_4_1_U40_n_62),
        .\empty_71_fu_154_reg[23]_3 (mac_muladd_16s_16s_33s_33_4_1_U40_n_63),
        .\empty_71_fu_154_reg[23]_4 (mac_muladd_16s_16s_33s_33_4_1_U40_n_64),
        .\empty_71_fu_154_reg[23]_5 (mac_muladd_16s_16s_33s_33_4_1_U40_n_65),
        .\empty_71_fu_154_reg[23]_6 (mac_muladd_16s_16s_33s_33_4_1_U40_n_66),
        .\empty_71_fu_154_reg[31] ({mul_ln102_reg_2068_reg_n_86,mul_ln102_reg_2068_reg_n_87,mul_ln102_reg_2068_reg_n_88,mul_ln102_reg_2068_reg_n_89,mul_ln102_reg_2068_reg_n_90,mul_ln102_reg_2068_reg_n_91,mul_ln102_reg_2068_reg_n_92,mul_ln102_reg_2068_reg_n_93,mul_ln102_reg_2068_reg_n_94,mul_ln102_reg_2068_reg_n_95,mul_ln102_reg_2068_reg_n_96,mul_ln102_reg_2068_reg_n_97,mul_ln102_reg_2068_reg_n_98,mul_ln102_reg_2068_reg_n_99,mul_ln102_reg_2068_reg_n_100,mul_ln102_reg_2068_reg_n_101,mul_ln102_reg_2068_reg_n_102,mul_ln102_reg_2068_reg_n_103,mul_ln102_reg_2068_reg_n_104,mul_ln102_reg_2068_reg_n_105,mul_ln102_reg_2068_reg_n_106,mul_ln102_reg_2068_reg_n_107,mul_ln102_reg_2068_reg_n_108,mul_ln102_reg_2068_reg_n_109,mul_ln102_reg_2068_reg_n_110,mul_ln102_reg_2068_reg_n_111,mul_ln102_reg_2068_reg_n_112,mul_ln102_reg_2068_reg_n_113,mul_ln102_reg_2068_reg_n_114,mul_ln102_reg_2068_reg_n_115,mul_ln102_reg_2068_reg_n_116,mul_ln102_reg_2068_reg_n_117}),
        .\empty_71_fu_154_reg[31]_0 (\ap_CS_fsm_reg[15]_rep__5_n_12 ),
        .\empty_71_fu_154_reg[31]_1 (mac_muladd_16s_16s_33s_33_4_1_U40_n_67),
        .\empty_71_fu_154_reg[31]_2 (mac_muladd_16s_16s_33s_33_4_1_U40_n_68),
        .\empty_71_fu_154_reg[31]_3 (mac_muladd_16s_16s_33s_33_4_1_U40_n_69),
        .\empty_71_fu_154_reg[31]_4 (mac_muladd_16s_16s_33s_33_4_1_U40_n_70),
        .\empty_71_fu_154_reg[31]_5 (mac_muladd_16s_16s_33s_33_4_1_U40_n_71),
        .\empty_71_fu_154_reg[31]_6 (mac_muladd_16s_16s_33s_33_4_1_U40_n_72),
        .\empty_71_fu_154_reg[31]_7 (mac_muladd_16s_16s_33s_33_4_1_U40_n_73),
        .\empty_71_fu_154_reg[31]_8 (mac_muladd_16s_16s_33s_33_4_1_U40_n_74),
        .\empty_71_fu_154_reg[39] ({mac_muladd_16s_16s_33s_33_4_1_U40_n_12,mac_muladd_16s_16s_33s_33_4_1_U40_n_13,mac_muladd_16s_16s_33s_33_4_1_U40_n_14,mac_muladd_16s_16s_33s_33_4_1_U40_n_15,mac_muladd_16s_16s_33s_33_4_1_U40_n_16,mac_muladd_16s_16s_33s_33_4_1_U40_n_17,mac_muladd_16s_16s_33s_33_4_1_U40_n_18,mac_muladd_16s_16s_33s_33_4_1_U40_n_19,mac_muladd_16s_16s_33s_33_4_1_U40_n_20,mac_muladd_16s_16s_33s_33_4_1_U40_n_21,mac_muladd_16s_16s_33s_33_4_1_U40_n_22,mac_muladd_16s_16s_33s_33_4_1_U40_n_23,mac_muladd_16s_16s_33s_33_4_1_U40_n_24,mac_muladd_16s_16s_33s_33_4_1_U40_n_25,mac_muladd_16s_16s_33s_33_4_1_U40_n_26,mac_muladd_16s_16s_33s_33_4_1_U40_n_27,mac_muladd_16s_16s_33s_33_4_1_U40_n_28,mac_muladd_16s_16s_33s_33_4_1_U40_n_29,mac_muladd_16s_16s_33s_33_4_1_U40_n_30,mac_muladd_16s_16s_33s_33_4_1_U40_n_31,mac_muladd_16s_16s_33s_33_4_1_U40_n_32,mac_muladd_16s_16s_33s_33_4_1_U40_n_33,mac_muladd_16s_16s_33s_33_4_1_U40_n_34,mac_muladd_16s_16s_33s_33_4_1_U40_n_35,mac_muladd_16s_16s_33s_33_4_1_U40_n_36,mac_muladd_16s_16s_33s_33_4_1_U40_n_37,mac_muladd_16s_16s_33s_33_4_1_U40_n_38,mac_muladd_16s_16s_33s_33_4_1_U40_n_39,mac_muladd_16s_16s_33s_33_4_1_U40_n_40,mac_muladd_16s_16s_33s_33_4_1_U40_n_41,mac_muladd_16s_16s_33s_33_4_1_U40_n_42,mac_muladd_16s_16s_33s_33_4_1_U40_n_43}),
        .\empty_71_fu_154_reg[39]_0 ({\empty_71_fu_154_reg_n_12_[32] ,\empty_71_fu_154_reg_n_12_[31] ,\empty_71_fu_154_reg_n_12_[30] ,\empty_71_fu_154_reg_n_12_[29] ,\empty_71_fu_154_reg_n_12_[28] ,\empty_71_fu_154_reg_n_12_[27] ,\empty_71_fu_154_reg_n_12_[26] ,\empty_71_fu_154_reg_n_12_[25] ,\empty_71_fu_154_reg_n_12_[24] ,\empty_71_fu_154_reg_n_12_[23] ,\empty_71_fu_154_reg_n_12_[22] ,\empty_71_fu_154_reg_n_12_[21] ,\empty_71_fu_154_reg_n_12_[20] ,\empty_71_fu_154_reg_n_12_[19] ,\empty_71_fu_154_reg_n_12_[18] ,\empty_71_fu_154_reg_n_12_[17] ,\empty_71_fu_154_reg_n_12_[16] ,\empty_71_fu_154_reg_n_12_[15] ,\empty_71_fu_154_reg_n_12_[14] ,\empty_71_fu_154_reg_n_12_[13] ,\empty_71_fu_154_reg_n_12_[12] ,\empty_71_fu_154_reg_n_12_[11] ,\empty_71_fu_154_reg_n_12_[10] ,\empty_71_fu_154_reg_n_12_[9] ,\empty_71_fu_154_reg_n_12_[8] ,\empty_71_fu_154_reg_n_12_[7] ,\empty_71_fu_154_reg_n_12_[6] ,\empty_71_fu_154_reg_n_12_[5] ,\empty_71_fu_154_reg_n_12_[4] ,\empty_71_fu_154_reg_n_12_[3] ,\empty_71_fu_154_reg_n_12_[2] ,\empty_71_fu_154_reg_n_12_[1] ,\empty_71_fu_154_reg_n_12_[0] }),
        .\empty_71_fu_154_reg[39]_1 (L_ACF_load_5_reg_2006[32:0]),
        .\empty_71_fu_154_reg[7] (\ap_CS_fsm_reg[15]_rep__4_n_12 ),
        .\empty_71_fu_154_reg[7]_0 (mac_muladd_16s_16s_33s_33_4_1_U40_n_107),
        .\empty_71_fu_154_reg[7]_1 (mac_muladd_16s_16s_33s_33_4_1_U40_n_44),
        .\empty_71_fu_154_reg[7]_2 (mac_muladd_16s_16s_33s_33_4_1_U40_n_45),
        .\empty_71_fu_154_reg[7]_3 (mac_muladd_16s_16s_33s_33_4_1_U40_n_46),
        .\empty_71_fu_154_reg[7]_4 (mac_muladd_16s_16s_33s_33_4_1_U40_n_47),
        .\empty_71_fu_154_reg[7]_5 (mac_muladd_16s_16s_33s_33_4_1_U40_n_48),
        .\empty_71_fu_154_reg[7]_6 (mac_muladd_16s_16s_33s_33_4_1_U40_n_49),
        .\empty_71_fu_154_reg[7]_7 (mac_muladd_16s_16s_33s_33_4_1_U40_n_50),
        .empty_73_fu_162_reg(empty_73_fu_162_reg),
        .\empty_73_fu_162_reg[15] ({mul_16s_16s_32_1_1_U26_n_158,mul_16s_16s_32_1_1_U26_n_159,mul_16s_16s_32_1_1_U26_n_160,mul_16s_16s_32_1_1_U26_n_161,mul_16s_16s_32_1_1_U26_n_162,mul_16s_16s_32_1_1_U26_n_163,mul_16s_16s_32_1_1_U26_n_164,mul_16s_16s_32_1_1_U26_n_165}),
        .\empty_73_fu_162_reg[23] ({mul_16s_16s_32_1_1_U26_n_166,mul_16s_16s_32_1_1_U26_n_167,mul_16s_16s_32_1_1_U26_n_168,mul_16s_16s_32_1_1_U26_n_169,mul_16s_16s_32_1_1_U26_n_170,mul_16s_16s_32_1_1_U26_n_171,mul_16s_16s_32_1_1_U26_n_172,mul_16s_16s_32_1_1_U26_n_173}),
        .\empty_73_fu_162_reg[31] ({mul_16s_16s_32_1_1_U26_n_174,mul_16s_16s_32_1_1_U26_n_175,mul_16s_16s_32_1_1_U26_n_176,mul_16s_16s_32_1_1_U26_n_177,mul_16s_16s_32_1_1_U26_n_178,mul_16s_16s_32_1_1_U26_n_179,mul_16s_16s_32_1_1_U26_n_180,mul_16s_16s_32_1_1_U26_n_181}),
        .\empty_73_fu_162_reg[39] ({mul_16s_16s_32_1_1_U26_n_182,mul_16s_16s_32_1_1_U26_n_183,mul_16s_16s_32_1_1_U26_n_184,mul_16s_16s_32_1_1_U26_n_185,mul_16s_16s_32_1_1_U26_n_186,mul_16s_16s_32_1_1_U26_n_187,mul_16s_16s_32_1_1_U26_n_188,mul_16s_16s_32_1_1_U26_n_189}),
        .\empty_73_fu_162_reg[39]_0 ({mac_muladd_16s_16s_32s_33_4_1_U45_n_12,mac_muladd_16s_16s_32s_33_4_1_U45_n_13,mac_muladd_16s_16s_32s_33_4_1_U45_n_14,mac_muladd_16s_16s_32s_33_4_1_U45_n_15,mac_muladd_16s_16s_32s_33_4_1_U45_n_16,mac_muladd_16s_16s_32s_33_4_1_U45_n_17,mac_muladd_16s_16s_32s_33_4_1_U45_n_18,mac_muladd_16s_16s_32s_33_4_1_U45_n_19,mac_muladd_16s_16s_32s_33_4_1_U45_n_20,mac_muladd_16s_16s_32s_33_4_1_U45_n_21,mac_muladd_16s_16s_32s_33_4_1_U45_n_22,mac_muladd_16s_16s_32s_33_4_1_U45_n_23,mac_muladd_16s_16s_32s_33_4_1_U45_n_24,mac_muladd_16s_16s_32s_33_4_1_U45_n_25,mac_muladd_16s_16s_32s_33_4_1_U45_n_26,mac_muladd_16s_16s_32s_33_4_1_U45_n_27,mac_muladd_16s_16s_32s_33_4_1_U45_n_28,mac_muladd_16s_16s_32s_33_4_1_U45_n_29,mac_muladd_16s_16s_32s_33_4_1_U45_n_30,mac_muladd_16s_16s_32s_33_4_1_U45_n_31,mac_muladd_16s_16s_32s_33_4_1_U45_n_32,mac_muladd_16s_16s_32s_33_4_1_U45_n_33,mac_muladd_16s_16s_32s_33_4_1_U45_n_34,mac_muladd_16s_16s_32s_33_4_1_U45_n_35,mac_muladd_16s_16s_32s_33_4_1_U45_n_36,mac_muladd_16s_16s_32s_33_4_1_U45_n_37,mac_muladd_16s_16s_32s_33_4_1_U45_n_38,mac_muladd_16s_16s_32s_33_4_1_U45_n_39,mac_muladd_16s_16s_32s_33_4_1_U45_n_40,mac_muladd_16s_16s_32s_33_4_1_U45_n_41,mac_muladd_16s_16s_32s_33_4_1_U45_n_42,mac_muladd_16s_16s_32s_33_4_1_U45_n_43,mac_muladd_16s_16s_32s_33_4_1_U45_n_44}),
        .\empty_73_fu_162_reg[47] ({mul_16s_16s_32_1_1_U26_n_190,mul_16s_16s_32_1_1_U26_n_191,mul_16s_16s_32_1_1_U26_n_192,mul_16s_16s_32_1_1_U26_n_193,mul_16s_16s_32_1_1_U26_n_194,mul_16s_16s_32_1_1_U26_n_195,mul_16s_16s_32_1_1_U26_n_196,mul_16s_16s_32_1_1_U26_n_197}),
        .\empty_73_fu_162_reg[55] ({mul_16s_16s_32_1_1_U26_n_198,mul_16s_16s_32_1_1_U26_n_199,mul_16s_16s_32_1_1_U26_n_200,mul_16s_16s_32_1_1_U26_n_201,mul_16s_16s_32_1_1_U26_n_202,mul_16s_16s_32_1_1_U26_n_203,mul_16s_16s_32_1_1_U26_n_204,mul_16s_16s_32_1_1_U26_n_205}),
        .\empty_73_fu_162_reg[63] ({mul_16s_16s_32_1_1_U26_n_44,mul_16s_16s_32_1_1_U26_n_45,mul_16s_16s_32_1_1_U26_n_46,mul_16s_16s_32_1_1_U26_n_47,mul_16s_16s_32_1_1_U26_n_48,mul_16s_16s_32_1_1_U26_n_49,mul_16s_16s_32_1_1_U26_n_50,mul_16s_16s_32_1_1_U26_n_51}),
        .\empty_73_fu_162_reg[63]_0 (reg_553),
        .empty_75_fu_170_reg(empty_75_fu_170_reg),
        .empty_75_fu_170_reg_63_sp_1(\ap_CS_fsm_reg[15]_rep_n_12 ),
        .empty_75_fu_170_reg_7_sp_1(\ap_CS_fsm_reg[15]_rep__0_n_12 ),
        .indata_q1(indata_q1));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    mul_ln102_reg_2068_reg
       (.A({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln102_reg_2068_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_1_in__0[15],p_1_in__0[15],p_1_in__0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln102_reg_2068_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln102_reg_2068_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln102_reg_2068_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_CS_fsm_state11),
        .CEA2(ap_CS_fsm_state13),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(mul_16s_16s_32_1_1_U13_n_14),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[2]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln102_reg_2068_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln102_reg_2068_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln102_reg_2068_reg_P_UNCONNECTED[47:32],mul_ln102_reg_2068_reg_n_86,mul_ln102_reg_2068_reg_n_87,mul_ln102_reg_2068_reg_n_88,mul_ln102_reg_2068_reg_n_89,mul_ln102_reg_2068_reg_n_90,mul_ln102_reg_2068_reg_n_91,mul_ln102_reg_2068_reg_n_92,mul_ln102_reg_2068_reg_n_93,mul_ln102_reg_2068_reg_n_94,mul_ln102_reg_2068_reg_n_95,mul_ln102_reg_2068_reg_n_96,mul_ln102_reg_2068_reg_n_97,mul_ln102_reg_2068_reg_n_98,mul_ln102_reg_2068_reg_n_99,mul_ln102_reg_2068_reg_n_100,mul_ln102_reg_2068_reg_n_101,mul_ln102_reg_2068_reg_n_102,mul_ln102_reg_2068_reg_n_103,mul_ln102_reg_2068_reg_n_104,mul_ln102_reg_2068_reg_n_105,mul_ln102_reg_2068_reg_n_106,mul_ln102_reg_2068_reg_n_107,mul_ln102_reg_2068_reg_n_108,mul_ln102_reg_2068_reg_n_109,mul_ln102_reg_2068_reg_n_110,mul_ln102_reg_2068_reg_n_111,mul_ln102_reg_2068_reg_n_112,mul_ln102_reg_2068_reg_n_113,mul_ln102_reg_2068_reg_n_114,mul_ln102_reg_2068_reg_n_115,mul_ln102_reg_2068_reg_n_116,mul_ln102_reg_2068_reg_n_117}),
        .PATTERNBDETECT(NLW_mul_ln102_reg_2068_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln102_reg_2068_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln102_reg_2068_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln102_reg_2068_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_mul_ln102_reg_2068_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    mul_ln107_reg_2073_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln107_reg_2073_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({mac_muladd_16s_16s_32s_33_4_1_U36_n_12,mac_muladd_16s_16s_32s_33_4_1_U36_n_12,mac_muladd_16s_16s_32s_33_4_1_U36_n_12,mac_muladd_16s_16s_32s_33_4_1_U36_n_13,mac_muladd_16s_16s_32s_33_4_1_U36_n_14,mac_muladd_16s_16s_32s_33_4_1_U36_n_15,mac_muladd_16s_16s_32s_33_4_1_U36_n_16,mac_muladd_16s_16s_32s_33_4_1_U36_n_17,mac_muladd_16s_16s_32s_33_4_1_U36_n_18,mac_muladd_16s_16s_32s_33_4_1_U36_n_19,mac_muladd_16s_16s_32s_33_4_1_U36_n_20,mac_muladd_16s_16s_32s_33_4_1_U36_n_21,mac_muladd_16s_16s_32s_33_4_1_U36_n_22,mac_muladd_16s_16s_32s_33_4_1_U36_n_23,mac_muladd_16s_16s_32s_33_4_1_U36_n_24,mac_muladd_16s_16s_32s_33_4_1_U36_n_25,mac_muladd_16s_16s_32s_33_4_1_U36_n_26,mac_muladd_16s_16s_32s_33_4_1_U36_n_27}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln107_reg_2073_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln107_reg_2073_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln107_reg_2073_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_CS_fsm_state11),
        .CEA2(ap_CS_fsm_state13),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_548),
        .CEB2(ap_CS_fsm_state12),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[2]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln107_reg_2073_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln107_reg_2073_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln107_reg_2073_reg_P_UNCONNECTED[47:32],mul_ln107_reg_2073_reg_n_86,mul_ln107_reg_2073_reg_n_87,mul_ln107_reg_2073_reg_n_88,mul_ln107_reg_2073_reg_n_89,mul_ln107_reg_2073_reg_n_90,mul_ln107_reg_2073_reg_n_91,mul_ln107_reg_2073_reg_n_92,mul_ln107_reg_2073_reg_n_93,mul_ln107_reg_2073_reg_n_94,mul_ln107_reg_2073_reg_n_95,mul_ln107_reg_2073_reg_n_96,mul_ln107_reg_2073_reg_n_97,mul_ln107_reg_2073_reg_n_98,mul_ln107_reg_2073_reg_n_99,mul_ln107_reg_2073_reg_n_100,mul_ln107_reg_2073_reg_n_101,mul_ln107_reg_2073_reg_n_102,mul_ln107_reg_2073_reg_n_103,mul_ln107_reg_2073_reg_n_104,mul_ln107_reg_2073_reg_n_105,mul_ln107_reg_2073_reg_n_106,mul_ln107_reg_2073_reg_n_107,mul_ln107_reg_2073_reg_n_108,mul_ln107_reg_2073_reg_n_109,mul_ln107_reg_2073_reg_n_110,mul_ln107_reg_2073_reg_n_111,mul_ln107_reg_2073_reg_n_112,mul_ln107_reg_2073_reg_n_113,mul_ln107_reg_2073_reg_n_114,mul_ln107_reg_2073_reg_n_115,mul_ln107_reg_2073_reg_n_116,mul_ln107_reg_2073_reg_n_117}),
        .PATTERNBDETECT(NLW_mul_ln107_reg_2073_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln107_reg_2073_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln107_reg_2073_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln107_reg_2073_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_mul_ln107_reg_2073_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    mul_ln126_reg_2113_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln126_reg_2113_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_1_in__0[15],p_1_in__0[15],p_1_in__0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln126_reg_2113_reg_BCOUT_UNCONNECTED[17:0]),
        .C({mul_16s_16s_32_1_1_U25_n_12,mul_16s_16s_32_1_1_U25_n_12,mul_16s_16s_32_1_1_U25_n_12,mul_16s_16s_32_1_1_U25_n_12,mul_16s_16s_32_1_1_U25_n_12,mul_16s_16s_32_1_1_U25_n_12,mul_16s_16s_32_1_1_U25_n_12,mul_16s_16s_32_1_1_U25_n_12,mul_16s_16s_32_1_1_U25_n_12,mul_16s_16s_32_1_1_U25_n_12,mul_16s_16s_32_1_1_U25_n_12,mul_16s_16s_32_1_1_U25_n_12,mul_16s_16s_32_1_1_U25_n_12,mul_16s_16s_32_1_1_U25_n_12,mul_16s_16s_32_1_1_U25_n_12,mul_16s_16s_32_1_1_U25_n_12,mul_16s_16s_32_1_1_U25_n_12,mul_16s_16s_32_1_1_U25_n_13,mul_16s_16s_32_1_1_U25_n_14,mul_16s_16s_32_1_1_U25_n_15,mul_16s_16s_32_1_1_U25_n_16,mul_16s_16s_32_1_1_U25_n_17,mul_16s_16s_32_1_1_U25_n_18,mul_16s_16s_32_1_1_U25_n_19,mul_16s_16s_32_1_1_U25_n_20,mul_16s_16s_32_1_1_U25_n_21,mul_16s_16s_32_1_1_U25_n_22,mul_16s_16s_32_1_1_U25_n_23,mul_16s_16s_32_1_1_U25_n_24,mul_16s_16s_32_1_1_U25_n_25,mul_16s_16s_32_1_1_U25_n_26,mul_16s_16s_32_1_1_U25_n_27,mul_16s_16s_32_1_1_U25_n_28,mul_16s_16s_32_1_1_U25_n_29,mul_16s_16s_32_1_1_U25_n_30,mul_16s_16s_32_1_1_U25_n_31,mul_16s_16s_32_1_1_U25_n_32,mul_16s_16s_32_1_1_U25_n_33,mul_16s_16s_32_1_1_U25_n_34,mul_16s_16s_32_1_1_U25_n_35,mul_16s_16s_32_1_1_U25_n_36,mul_16s_16s_32_1_1_U25_n_37,mul_16s_16s_32_1_1_U25_n_38,mul_16s_16s_32_1_1_U25_n_39,mul_16s_16s_32_1_1_U25_n_40,mul_16s_16s_32_1_1_U25_n_41,mul_16s_16s_32_1_1_U25_n_42,mul_16s_16s_32_1_1_U25_n_43}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln126_reg_2113_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln126_reg_2113_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state12),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(mul_16s_16s_32_1_1_U13_n_14),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q[2]),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln126_reg_2113_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,mul_16s_16s_32_1_1_U23_n_13,mul_16s_16s_32_1_1_U23_n_13,1'b0,\ap_CS_fsm_reg[15]_rep__0_n_12 ,1'b0,\ap_CS_fsm_reg[15]_rep__0_n_12 }),
        .OVERFLOW(NLW_mul_ln126_reg_2113_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln126_reg_2113_reg_P_UNCONNECTED[47:33],mul_ln126_reg_2113_reg_n_85,mul_ln126_reg_2113_reg_n_86,mul_ln126_reg_2113_reg_n_87,mul_ln126_reg_2113_reg_n_88,mul_ln126_reg_2113_reg_n_89,mul_ln126_reg_2113_reg_n_90,mul_ln126_reg_2113_reg_n_91,mul_ln126_reg_2113_reg_n_92,mul_ln126_reg_2113_reg_n_93,mul_ln126_reg_2113_reg_n_94,mul_ln126_reg_2113_reg_n_95,mul_ln126_reg_2113_reg_n_96,mul_ln126_reg_2113_reg_n_97,mul_ln126_reg_2113_reg_n_98,mul_ln126_reg_2113_reg_n_99,mul_ln126_reg_2113_reg_n_100,mul_ln126_reg_2113_reg_n_101,mul_ln126_reg_2113_reg_n_102,mul_ln126_reg_2113_reg_n_103,mul_ln126_reg_2113_reg_n_104,mul_ln126_reg_2113_reg_n_105,mul_ln126_reg_2113_reg_n_106,mul_ln126_reg_2113_reg_n_107,mul_ln126_reg_2113_reg_n_108,mul_ln126_reg_2113_reg_n_109,mul_ln126_reg_2113_reg_n_110,mul_ln126_reg_2113_reg_n_111,mul_ln126_reg_2113_reg_n_112,mul_ln126_reg_2113_reg_n_113,mul_ln126_reg_2113_reg_n_114,mul_ln126_reg_2113_reg_n_115,mul_ln126_reg_2113_reg_n_116,mul_ln126_reg_2113_reg_n_117}),
        .PATTERNBDETECT(NLW_mul_ln126_reg_2113_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln126_reg_2113_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln126_reg_2113_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln126_reg_2113_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_mul_ln126_reg_2113_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    mul_ln91_reg_2058_reg
       (.A({mac_muladd_16s_16s_32s_33_4_1_U36_n_12,mac_muladd_16s_16s_32s_33_4_1_U36_n_12,mac_muladd_16s_16s_32s_33_4_1_U36_n_12,mac_muladd_16s_16s_32s_33_4_1_U36_n_12,mac_muladd_16s_16s_32s_33_4_1_U36_n_12,mac_muladd_16s_16s_32s_33_4_1_U36_n_12,mac_muladd_16s_16s_32s_33_4_1_U36_n_12,mac_muladd_16s_16s_32s_33_4_1_U36_n_12,mac_muladd_16s_16s_32s_33_4_1_U36_n_12,mac_muladd_16s_16s_32s_33_4_1_U36_n_12,mac_muladd_16s_16s_32s_33_4_1_U36_n_12,mac_muladd_16s_16s_32s_33_4_1_U36_n_12,mac_muladd_16s_16s_32s_33_4_1_U36_n_12,mac_muladd_16s_16s_32s_33_4_1_U36_n_12,mac_muladd_16s_16s_32s_33_4_1_U36_n_12,mac_muladd_16s_16s_32s_33_4_1_U36_n_13,mac_muladd_16s_16s_32s_33_4_1_U36_n_14,mac_muladd_16s_16s_32s_33_4_1_U36_n_15,mac_muladd_16s_16s_32s_33_4_1_U36_n_16,mac_muladd_16s_16s_32s_33_4_1_U36_n_17,mac_muladd_16s_16s_32s_33_4_1_U36_n_18,mac_muladd_16s_16s_32s_33_4_1_U36_n_19,mac_muladd_16s_16s_32s_33_4_1_U36_n_20,mac_muladd_16s_16s_32s_33_4_1_U36_n_21,mac_muladd_16s_16s_32s_33_4_1_U36_n_22,mac_muladd_16s_16s_32s_33_4_1_U36_n_23,mac_muladd_16s_16s_32s_33_4_1_U36_n_24,mac_muladd_16s_16s_32s_33_4_1_U36_n_25,mac_muladd_16s_16s_32s_33_4_1_U36_n_26,mac_muladd_16s_16s_32s_33_4_1_U36_n_27}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln91_reg_2058_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_1_in__0[15],p_1_in__0[15],p_1_in__0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln91_reg_2058_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln91_reg_2058_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln91_reg_2058_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_548),
        .CEA2(ap_CS_fsm_state12),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(mul_16s_16s_32_1_1_U13_n_14),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[2]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln91_reg_2058_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln91_reg_2058_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln91_reg_2058_reg_P_UNCONNECTED[47:32],mul_ln91_reg_2058_reg_n_86,mul_ln91_reg_2058_reg_n_87,mul_ln91_reg_2058_reg_n_88,mul_ln91_reg_2058_reg_n_89,mul_ln91_reg_2058_reg_n_90,mul_ln91_reg_2058_reg_n_91,mul_ln91_reg_2058_reg_n_92,mul_ln91_reg_2058_reg_n_93,mul_ln91_reg_2058_reg_n_94,mul_ln91_reg_2058_reg_n_95,mul_ln91_reg_2058_reg_n_96,mul_ln91_reg_2058_reg_n_97,mul_ln91_reg_2058_reg_n_98,mul_ln91_reg_2058_reg_n_99,mul_ln91_reg_2058_reg_n_100,mul_ln91_reg_2058_reg_n_101,mul_ln91_reg_2058_reg_n_102,mul_ln91_reg_2058_reg_n_103,mul_ln91_reg_2058_reg_n_104,mul_ln91_reg_2058_reg_n_105,mul_ln91_reg_2058_reg_n_106,mul_ln91_reg_2058_reg_n_107,mul_ln91_reg_2058_reg_n_108,mul_ln91_reg_2058_reg_n_109,mul_ln91_reg_2058_reg_n_110,mul_ln91_reg_2058_reg_n_111,mul_ln91_reg_2058_reg_n_112,mul_ln91_reg_2058_reg_n_113,mul_ln91_reg_2058_reg_n_114,mul_ln91_reg_2058_reg_n_115,mul_ln91_reg_2058_reg_n_116,mul_ln91_reg_2058_reg_n_117}),
        .PATTERNBDETECT(NLW_mul_ln91_reg_2058_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln91_reg_2058_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln91_reg_2058_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln91_reg_2058_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_mul_ln91_reg_2058_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    ram_reg_bram_0_i_1
       (.I0(ram_reg_bram_1[1]),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state17),
        .I5(ram_reg_bram_0_i_85_n_12),
        .O(ce1));
  LUT6 #(
    .INIT(64'h8F8F8F808F808F80)) 
    ram_reg_bram_0_i_10
       (.I0(ram_reg_bram_1_0),
        .I1(ram_reg_bram_1_1[0]),
        .I2(ram_reg_bram_1[2]),
        .I3(ram_reg_bram_0_i_95_n_12),
        .I4(ap_CS_fsm_state28),
        .I5(L_ACF_addr_11_reg_2213[0]),
        .O(address0[0]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_100
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[27] ),
        .I2(\empty_68_fu_142_reg_n_12_[27] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[27] ),
        .O(ram_reg_bram_0_i_100_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_101
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[26] ),
        .I2(\empty_68_fu_142_reg_n_12_[26] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[26] ),
        .O(ram_reg_bram_0_i_101_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_102
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[25] ),
        .I2(\empty_68_fu_142_reg_n_12_[25] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[25] ),
        .O(ram_reg_bram_0_i_102_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_103
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[24] ),
        .I2(\empty_68_fu_142_reg_n_12_[24] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[24] ),
        .O(ram_reg_bram_0_i_103_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_104
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[23] ),
        .I2(\empty_68_fu_142_reg_n_12_[23] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[23] ),
        .O(ram_reg_bram_0_i_104_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_105
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[22] ),
        .I2(\empty_68_fu_142_reg_n_12_[22] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[22] ),
        .O(ram_reg_bram_0_i_105_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_106
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[21] ),
        .I2(\empty_68_fu_142_reg_n_12_[21] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[21] ),
        .O(ram_reg_bram_0_i_106_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_107
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[20] ),
        .I2(\empty_68_fu_142_reg_n_12_[20] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[20] ),
        .O(ram_reg_bram_0_i_107_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_108
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[19] ),
        .I2(\empty_68_fu_142_reg_n_12_[19] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[19] ),
        .O(ram_reg_bram_0_i_108_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_109
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[18] ),
        .I2(\empty_68_fu_142_reg_n_12_[18] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[18] ),
        .O(ram_reg_bram_0_i_109_n_12));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_11
       (.I0(ram_reg_bram_0_i_96_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[31]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[31]),
        .O(d1[31]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_110
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[17] ),
        .I2(\empty_68_fu_142_reg_n_12_[17] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[17] ),
        .O(ram_reg_bram_0_i_110_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_111
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[16] ),
        .I2(\empty_68_fu_142_reg_n_12_[16] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[16] ),
        .O(ram_reg_bram_0_i_111_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_112
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[15] ),
        .I2(\empty_68_fu_142_reg_n_12_[15] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[15] ),
        .O(ram_reg_bram_0_i_112_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_113
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[14] ),
        .I2(\empty_68_fu_142_reg_n_12_[14] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[14] ),
        .O(ram_reg_bram_0_i_113_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_114
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[13] ),
        .I2(\empty_68_fu_142_reg_n_12_[13] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[13] ),
        .O(ram_reg_bram_0_i_114_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_115
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[12] ),
        .I2(\empty_68_fu_142_reg_n_12_[12] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[12] ),
        .O(ram_reg_bram_0_i_115_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_116
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[11] ),
        .I2(\empty_68_fu_142_reg_n_12_[11] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[11] ),
        .O(ram_reg_bram_0_i_116_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_117
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[10] ),
        .I2(\empty_68_fu_142_reg_n_12_[10] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[10] ),
        .O(ram_reg_bram_0_i_117_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_118
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[9] ),
        .I2(\empty_68_fu_142_reg_n_12_[9] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[9] ),
        .O(ram_reg_bram_0_i_118_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_119
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[8] ),
        .I2(\empty_68_fu_142_reg_n_12_[8] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[8] ),
        .O(ram_reg_bram_0_i_119_n_12));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_12
       (.I0(ram_reg_bram_0_i_97_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[30]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[30]),
        .O(d1[30]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_120
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[7] ),
        .I2(\empty_68_fu_142_reg_n_12_[7] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[7] ),
        .O(ram_reg_bram_0_i_120_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_121
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[6] ),
        .I2(\empty_68_fu_142_reg_n_12_[6] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[6] ),
        .O(ram_reg_bram_0_i_121_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_122
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[5] ),
        .I2(\empty_68_fu_142_reg_n_12_[5] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[5] ),
        .O(ram_reg_bram_0_i_122_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_123
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[4] ),
        .I2(\empty_68_fu_142_reg_n_12_[4] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[4] ),
        .O(ram_reg_bram_0_i_123_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_124
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[3] ),
        .I2(\empty_68_fu_142_reg_n_12_[3] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[3] ),
        .O(ram_reg_bram_0_i_124_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_125
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[2] ),
        .I2(\empty_68_fu_142_reg_n_12_[2] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[2] ),
        .O(ram_reg_bram_0_i_125_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_126
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[1] ),
        .I2(\empty_68_fu_142_reg_n_12_[1] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[1] ),
        .O(ram_reg_bram_0_i_126_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_127
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[0] ),
        .I2(\empty_68_fu_142_reg_n_12_[0] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[0] ),
        .O(ram_reg_bram_0_i_127_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_128
       (.I0(\empty_71_fu_154_reg_n_12_[31] ),
        .I1(\empty_67_fu_138_reg_n_12_[31] ),
        .I2(\empty_69_fu_146_reg_n_12_[31] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_128_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_129
       (.I0(\empty_71_fu_154_reg_n_12_[30] ),
        .I1(\empty_67_fu_138_reg_n_12_[30] ),
        .I2(\empty_69_fu_146_reg_n_12_[30] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_129_n_12));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_13
       (.I0(ram_reg_bram_0_i_98_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[29]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[29]),
        .O(d1[29]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_130
       (.I0(\empty_71_fu_154_reg_n_12_[29] ),
        .I1(\empty_67_fu_138_reg_n_12_[29] ),
        .I2(\empty_69_fu_146_reg_n_12_[29] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_130_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_131
       (.I0(\empty_71_fu_154_reg_n_12_[28] ),
        .I1(\empty_67_fu_138_reg_n_12_[28] ),
        .I2(\empty_69_fu_146_reg_n_12_[28] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_131_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_132
       (.I0(\empty_71_fu_154_reg_n_12_[27] ),
        .I1(\empty_67_fu_138_reg_n_12_[27] ),
        .I2(\empty_69_fu_146_reg_n_12_[27] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_132_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_133
       (.I0(\empty_71_fu_154_reg_n_12_[26] ),
        .I1(\empty_67_fu_138_reg_n_12_[26] ),
        .I2(\empty_69_fu_146_reg_n_12_[26] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_133_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_134
       (.I0(\empty_71_fu_154_reg_n_12_[25] ),
        .I1(\empty_67_fu_138_reg_n_12_[25] ),
        .I2(\empty_69_fu_146_reg_n_12_[25] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_134_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_135
       (.I0(\empty_71_fu_154_reg_n_12_[24] ),
        .I1(\empty_67_fu_138_reg_n_12_[24] ),
        .I2(\empty_69_fu_146_reg_n_12_[24] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_135_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_136
       (.I0(\empty_71_fu_154_reg_n_12_[23] ),
        .I1(\empty_67_fu_138_reg_n_12_[23] ),
        .I2(\empty_69_fu_146_reg_n_12_[23] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_136_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_137
       (.I0(\empty_71_fu_154_reg_n_12_[22] ),
        .I1(\empty_67_fu_138_reg_n_12_[22] ),
        .I2(\empty_69_fu_146_reg_n_12_[22] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_137_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_138
       (.I0(\empty_71_fu_154_reg_n_12_[21] ),
        .I1(\empty_67_fu_138_reg_n_12_[21] ),
        .I2(\empty_69_fu_146_reg_n_12_[21] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_138_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_139
       (.I0(\empty_71_fu_154_reg_n_12_[20] ),
        .I1(\empty_67_fu_138_reg_n_12_[20] ),
        .I2(\empty_69_fu_146_reg_n_12_[20] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_139_n_12));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_14
       (.I0(ram_reg_bram_0_i_99_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[28]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[28]),
        .O(d1[28]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_140
       (.I0(\empty_71_fu_154_reg_n_12_[19] ),
        .I1(\empty_67_fu_138_reg_n_12_[19] ),
        .I2(\empty_69_fu_146_reg_n_12_[19] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_140_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_141
       (.I0(\empty_71_fu_154_reg_n_12_[18] ),
        .I1(\empty_67_fu_138_reg_n_12_[18] ),
        .I2(\empty_69_fu_146_reg_n_12_[18] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_141_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_142
       (.I0(\empty_71_fu_154_reg_n_12_[17] ),
        .I1(\empty_67_fu_138_reg_n_12_[17] ),
        .I2(\empty_69_fu_146_reg_n_12_[17] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_142_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_143
       (.I0(\empty_71_fu_154_reg_n_12_[16] ),
        .I1(\empty_67_fu_138_reg_n_12_[16] ),
        .I2(\empty_69_fu_146_reg_n_12_[16] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_143_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_144
       (.I0(\empty_71_fu_154_reg_n_12_[15] ),
        .I1(\empty_67_fu_138_reg_n_12_[15] ),
        .I2(\empty_69_fu_146_reg_n_12_[15] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_144_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_145
       (.I0(\empty_71_fu_154_reg_n_12_[14] ),
        .I1(\empty_67_fu_138_reg_n_12_[14] ),
        .I2(\empty_69_fu_146_reg_n_12_[14] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_145_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_146
       (.I0(\empty_71_fu_154_reg_n_12_[13] ),
        .I1(\empty_67_fu_138_reg_n_12_[13] ),
        .I2(\empty_69_fu_146_reg_n_12_[13] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_146_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_147
       (.I0(\empty_71_fu_154_reg_n_12_[12] ),
        .I1(\empty_67_fu_138_reg_n_12_[12] ),
        .I2(\empty_69_fu_146_reg_n_12_[12] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_147_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_148
       (.I0(\empty_71_fu_154_reg_n_12_[11] ),
        .I1(\empty_67_fu_138_reg_n_12_[11] ),
        .I2(\empty_69_fu_146_reg_n_12_[11] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_148_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_149
       (.I0(\empty_71_fu_154_reg_n_12_[10] ),
        .I1(\empty_67_fu_138_reg_n_12_[10] ),
        .I2(\empty_69_fu_146_reg_n_12_[10] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_149_n_12));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_15
       (.I0(ram_reg_bram_0_i_100_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[27]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[27]),
        .O(d1[27]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_150
       (.I0(\empty_71_fu_154_reg_n_12_[9] ),
        .I1(\empty_67_fu_138_reg_n_12_[9] ),
        .I2(\empty_69_fu_146_reg_n_12_[9] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_150_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_151
       (.I0(\empty_71_fu_154_reg_n_12_[8] ),
        .I1(\empty_67_fu_138_reg_n_12_[8] ),
        .I2(\empty_69_fu_146_reg_n_12_[8] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_151_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_152
       (.I0(\empty_71_fu_154_reg_n_12_[7] ),
        .I1(\empty_67_fu_138_reg_n_12_[7] ),
        .I2(\empty_69_fu_146_reg_n_12_[7] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_152_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_153
       (.I0(\empty_71_fu_154_reg_n_12_[6] ),
        .I1(\empty_67_fu_138_reg_n_12_[6] ),
        .I2(\empty_69_fu_146_reg_n_12_[6] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_153_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_154
       (.I0(\empty_71_fu_154_reg_n_12_[5] ),
        .I1(\empty_67_fu_138_reg_n_12_[5] ),
        .I2(\empty_69_fu_146_reg_n_12_[5] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_154_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_155
       (.I0(\empty_71_fu_154_reg_n_12_[4] ),
        .I1(\empty_67_fu_138_reg_n_12_[4] ),
        .I2(\empty_69_fu_146_reg_n_12_[4] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_155_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_156
       (.I0(\empty_71_fu_154_reg_n_12_[3] ),
        .I1(\empty_67_fu_138_reg_n_12_[3] ),
        .I2(\empty_69_fu_146_reg_n_12_[3] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_156_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_157
       (.I0(\empty_71_fu_154_reg_n_12_[2] ),
        .I1(\empty_67_fu_138_reg_n_12_[2] ),
        .I2(\empty_69_fu_146_reg_n_12_[2] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_157_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_158
       (.I0(\empty_71_fu_154_reg_n_12_[1] ),
        .I1(\empty_67_fu_138_reg_n_12_[1] ),
        .I2(\empty_69_fu_146_reg_n_12_[1] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_158_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_159
       (.I0(\empty_71_fu_154_reg_n_12_[0] ),
        .I1(\empty_67_fu_138_reg_n_12_[0] ),
        .I2(\empty_69_fu_146_reg_n_12_[0] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_159_n_12));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_16
       (.I0(ram_reg_bram_0_i_101_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[26]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[26]),
        .O(d1[26]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_160
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[35] ),
        .I2(\empty_68_fu_142_reg_n_12_[35] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[35] ),
        .O(ram_reg_bram_0_i_160_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_161
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[34] ),
        .I2(\empty_68_fu_142_reg_n_12_[34] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[34] ),
        .O(ram_reg_bram_0_i_161_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_162
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[33] ),
        .I2(\empty_68_fu_142_reg_n_12_[33] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[33] ),
        .O(ram_reg_bram_0_i_162_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_163
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[32] ),
        .I2(\empty_68_fu_142_reg_n_12_[32] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[32] ),
        .O(ram_reg_bram_0_i_163_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_164
       (.I0(\empty_71_fu_154_reg_n_12_[35] ),
        .I1(\empty_67_fu_138_reg_n_12_[35] ),
        .I2(\empty_69_fu_146_reg_n_12_[35] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_164_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_165
       (.I0(\empty_71_fu_154_reg_n_12_[34] ),
        .I1(\empty_67_fu_138_reg_n_12_[34] ),
        .I2(\empty_69_fu_146_reg_n_12_[34] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_165_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_166
       (.I0(\empty_71_fu_154_reg_n_12_[33] ),
        .I1(\empty_67_fu_138_reg_n_12_[33] ),
        .I2(\empty_69_fu_146_reg_n_12_[33] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_166_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_0_i_167
       (.I0(\empty_71_fu_154_reg_n_12_[32] ),
        .I1(\empty_67_fu_138_reg_n_12_[32] ),
        .I2(\empty_69_fu_146_reg_n_12_[32] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_167_n_12));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_168
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state28),
        .O(p_4_in));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_169
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state17),
        .O(ram_reg_bram_0_i_169_n_12));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_17
       (.I0(ram_reg_bram_0_i_102_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[25]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[25]),
        .O(d1[25]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_170
       (.I0(ram_reg_bram_0_i_88_n_12),
        .I1(ap_CS_fsm_state27),
        .O(ram_reg_bram_0_i_170_n_12));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_bram_0_i_171
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state24),
        .O(ram_reg_bram_0_i_171_n_12));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_bram_0_i_172
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state13),
        .I2(Q[2]),
        .O(ram_reg_bram_0_i_172_n_12));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_bram_0_i_173
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state23),
        .I2(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_173_n_12));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h0000000E)) 
    ram_reg_bram_0_i_174
       (.I0(ap_CS_fsm_state14),
        .I1(Q[2]),
        .I2(ap_CS_fsm_state25),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state24),
        .O(ram_reg_bram_0_i_174_n_12));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    ram_reg_bram_0_i_175
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state11),
        .I2(k_3_fu_126_reg[2]),
        .I3(ap_CS_fsm_state12),
        .O(ram_reg_bram_0_i_175_n_12));
  LUT6 #(
    .INIT(64'h00000000000000F4)) 
    ram_reg_bram_0_i_176
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state13),
        .I2(Q[2]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state23),
        .I5(ap_CS_fsm_state24),
        .O(ram_reg_bram_0_i_176_n_12));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hFF02)) 
    ram_reg_bram_0_i_177
       (.I0(k_3_fu_126_reg[1]),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state12),
        .O(ram_reg_bram_0_i_177_n_12));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    ram_reg_bram_0_i_178
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state11),
        .I2(k_3_fu_126_reg[0]),
        .I3(ap_CS_fsm_state12),
        .O(ram_reg_bram_0_i_178_n_12));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_18
       (.I0(ram_reg_bram_0_i_103_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[24]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[24]),
        .O(d1[24]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_19
       (.I0(ram_reg_bram_0_i_104_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[23]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[23]),
        .O(d1[23]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_20
       (.I0(ram_reg_bram_0_i_105_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[22]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[22]),
        .O(d1[22]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_21
       (.I0(ram_reg_bram_0_i_106_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[21]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[21]),
        .O(d1[21]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_22
       (.I0(ram_reg_bram_0_i_107_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[20]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[20]),
        .O(d1[20]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_23
       (.I0(ram_reg_bram_0_i_108_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[19]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[19]),
        .O(d1[19]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_24
       (.I0(ram_reg_bram_0_i_109_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[18]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[18]),
        .O(d1[18]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_25
       (.I0(ram_reg_bram_0_i_110_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[17]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[17]),
        .O(d1[17]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_26
       (.I0(ram_reg_bram_0_i_111_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[16]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[16]),
        .O(d1[16]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_27
       (.I0(ram_reg_bram_0_i_112_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[15]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[15]),
        .O(d1[15]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_28
       (.I0(ram_reg_bram_0_i_113_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[14]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[14]),
        .O(d1[14]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_29
       (.I0(ram_reg_bram_0_i_114_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[13]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[13]),
        .O(d1[13]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_bram_0_i_3
       (.I0(ram_reg_bram_0_i_87_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state26),
        .I4(k_4_fu_174_reg[3]),
        .O(address1[3]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_30
       (.I0(ram_reg_bram_0_i_115_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[12]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[12]),
        .O(d1[12]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_31
       (.I0(ram_reg_bram_0_i_116_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[11]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[11]),
        .O(d1[11]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_32
       (.I0(ram_reg_bram_0_i_117_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[10]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[10]),
        .O(d1[10]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_33
       (.I0(ram_reg_bram_0_i_118_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[9]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[9]),
        .O(d1[9]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_34
       (.I0(ram_reg_bram_0_i_119_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[8]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[8]),
        .O(d1[8]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_35
       (.I0(ram_reg_bram_0_i_120_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[7]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[7]),
        .O(d1[7]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_36
       (.I0(ram_reg_bram_0_i_121_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[6]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[6]),
        .O(d1[6]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_37
       (.I0(ram_reg_bram_0_i_122_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[5]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[5]),
        .O(d1[5]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_38
       (.I0(ram_reg_bram_0_i_123_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[4]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[4]),
        .O(d1[4]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_39
       (.I0(ram_reg_bram_0_i_124_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[3]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[3]),
        .O(d1[3]));
  LUT6 #(
    .INIT(64'hFAFAFEFAAAAAAEAA)) 
    ram_reg_bram_0_i_4
       (.I0(ram_reg_bram_0_i_89_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(k_4_fu_174_reg[2]),
        .O(address1[2]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_40
       (.I0(ram_reg_bram_0_i_125_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[2]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[2]),
        .O(d1[2]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_41
       (.I0(ram_reg_bram_0_i_126_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[1]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[1]),
        .O(d1[1]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_42
       (.I0(ram_reg_bram_0_i_127_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[0]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[0]),
        .O(d1[0]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_43
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_128_n_12),
        .I3(empty_73_fu_162_reg[31]),
        .I4(D[30]),
        .O(\ap_CS_fsm_reg[24]_0 [31]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_44
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_129_n_12),
        .I3(empty_73_fu_162_reg[30]),
        .I4(D[29]),
        .O(\ap_CS_fsm_reg[24]_0 [30]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_45
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_130_n_12),
        .I3(empty_73_fu_162_reg[29]),
        .I4(D[28]),
        .O(\ap_CS_fsm_reg[24]_0 [29]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_46
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_131_n_12),
        .I3(empty_73_fu_162_reg[28]),
        .I4(D[27]),
        .O(\ap_CS_fsm_reg[24]_0 [28]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_47
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_132_n_12),
        .I3(empty_73_fu_162_reg[27]),
        .I4(D[26]),
        .O(\ap_CS_fsm_reg[24]_0 [27]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_48
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_133_n_12),
        .I3(empty_73_fu_162_reg[26]),
        .I4(D[25]),
        .O(\ap_CS_fsm_reg[24]_0 [26]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_49
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_134_n_12),
        .I3(empty_73_fu_162_reg[25]),
        .I4(D[24]),
        .O(\ap_CS_fsm_reg[24]_0 [25]));
  LUT6 #(
    .INIT(64'hFAFAFEFAAAAAAEAA)) 
    ram_reg_bram_0_i_5
       (.I0(ram_reg_bram_0_i_90_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(k_4_fu_174_reg[1]),
        .O(address1[1]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_50
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_135_n_12),
        .I3(empty_73_fu_162_reg[24]),
        .I4(D[23]),
        .O(\ap_CS_fsm_reg[24]_0 [24]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_51
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_136_n_12),
        .I3(empty_73_fu_162_reg[23]),
        .I4(D[22]),
        .O(\ap_CS_fsm_reg[24]_0 [23]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_52
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_137_n_12),
        .I3(empty_73_fu_162_reg[22]),
        .I4(D[21]),
        .O(\ap_CS_fsm_reg[24]_0 [22]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_53
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_138_n_12),
        .I3(empty_73_fu_162_reg[21]),
        .I4(D[20]),
        .O(\ap_CS_fsm_reg[24]_0 [21]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_54
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_139_n_12),
        .I3(empty_73_fu_162_reg[20]),
        .I4(D[19]),
        .O(\ap_CS_fsm_reg[24]_0 [20]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_55
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_140_n_12),
        .I3(empty_73_fu_162_reg[19]),
        .I4(D[18]),
        .O(\ap_CS_fsm_reg[24]_0 [19]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_56
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_141_n_12),
        .I3(empty_73_fu_162_reg[18]),
        .I4(D[17]),
        .O(\ap_CS_fsm_reg[24]_0 [18]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_57
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_142_n_12),
        .I3(empty_73_fu_162_reg[17]),
        .I4(D[16]),
        .O(\ap_CS_fsm_reg[24]_0 [17]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_58
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_143_n_12),
        .I3(empty_73_fu_162_reg[16]),
        .I4(D[15]),
        .O(\ap_CS_fsm_reg[24]_0 [16]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_59
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_144_n_12),
        .I3(empty_73_fu_162_reg[15]),
        .I4(D[14]),
        .O(\ap_CS_fsm_reg[24]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hFAFEAAAE)) 
    ram_reg_bram_0_i_6
       (.I0(ram_reg_bram_0_i_91_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state26),
        .I4(k_4_fu_174_reg[0]),
        .O(address1[0]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_60
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_145_n_12),
        .I3(empty_73_fu_162_reg[14]),
        .I4(D[13]),
        .O(\ap_CS_fsm_reg[24]_0 [14]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_61
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_146_n_12),
        .I3(empty_73_fu_162_reg[13]),
        .I4(D[12]),
        .O(\ap_CS_fsm_reg[24]_0 [13]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_62
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_147_n_12),
        .I3(empty_73_fu_162_reg[12]),
        .I4(D[11]),
        .O(\ap_CS_fsm_reg[24]_0 [12]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_63
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_148_n_12),
        .I3(empty_73_fu_162_reg[11]),
        .I4(D[10]),
        .O(\ap_CS_fsm_reg[24]_0 [11]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_64
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_149_n_12),
        .I3(empty_73_fu_162_reg[10]),
        .I4(D[9]),
        .O(\ap_CS_fsm_reg[24]_0 [10]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_65
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_150_n_12),
        .I3(empty_73_fu_162_reg[9]),
        .I4(D[8]),
        .O(\ap_CS_fsm_reg[24]_0 [9]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_66
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_151_n_12),
        .I3(empty_73_fu_162_reg[8]),
        .I4(D[7]),
        .O(\ap_CS_fsm_reg[24]_0 [8]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_67
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_152_n_12),
        .I3(empty_73_fu_162_reg[7]),
        .I4(D[6]),
        .O(\ap_CS_fsm_reg[24]_0 [7]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_68
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_153_n_12),
        .I3(empty_73_fu_162_reg[6]),
        .I4(D[5]),
        .O(\ap_CS_fsm_reg[24]_0 [6]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_69
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_154_n_12),
        .I3(empty_73_fu_162_reg[5]),
        .I4(D[4]),
        .O(\ap_CS_fsm_reg[24]_0 [5]));
  LUT6 #(
    .INIT(64'h8F8F8F8080808F80)) 
    ram_reg_bram_0_i_7
       (.I0(ram_reg_bram_1_0),
        .I1(ram_reg_bram_1_1[3]),
        .I2(ram_reg_bram_1[2]),
        .I3(ram_reg_bram_0_i_92_n_12),
        .I4(ap_CS_fsm_state28),
        .I5(L_ACF_addr_11_reg_2213[3]),
        .O(address0[3]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_70
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_155_n_12),
        .I3(empty_73_fu_162_reg[4]),
        .I4(D[3]),
        .O(\ap_CS_fsm_reg[24]_0 [4]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_71
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_156_n_12),
        .I3(empty_73_fu_162_reg[3]),
        .I4(D[2]),
        .O(\ap_CS_fsm_reg[24]_0 [3]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_72
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_157_n_12),
        .I3(empty_73_fu_162_reg[2]),
        .I4(D[1]),
        .O(\ap_CS_fsm_reg[24]_0 [2]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_73
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_158_n_12),
        .I3(empty_73_fu_162_reg[1]),
        .I4(D[0]),
        .O(\ap_CS_fsm_reg[24]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h3210)) 
    ram_reg_bram_0_i_74
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_159_n_12),
        .I3(empty_73_fu_162_reg[0]),
        .O(\ap_CS_fsm_reg[24]_0 [0]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_75
       (.I0(ram_reg_bram_0_i_160_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[35]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[35]),
        .O(d1[35]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_76
       (.I0(ram_reg_bram_0_i_161_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[34]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[34]),
        .O(d1[34]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_77
       (.I0(ram_reg_bram_0_i_162_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[33]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[33]),
        .O(d1[33]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_0_i_78
       (.I0(ram_reg_bram_0_i_163_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[32]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[32]),
        .O(d1[32]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_79
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_164_n_12),
        .I3(empty_73_fu_162_reg[35]),
        .I4(D[34]),
        .O(\ap_CS_fsm_reg[24]_0 [35]));
  LUT6 #(
    .INIT(64'h8F8F8F8080808F80)) 
    ram_reg_bram_0_i_8
       (.I0(ram_reg_bram_1_0),
        .I1(ram_reg_bram_1_1[2]),
        .I2(ram_reg_bram_1[2]),
        .I3(ram_reg_bram_0_i_93_n_12),
        .I4(ap_CS_fsm_state28),
        .I5(L_ACF_addr_11_reg_2213[2]),
        .O(address0[2]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_80
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_165_n_12),
        .I3(empty_73_fu_162_reg[34]),
        .I4(D[33]),
        .O(\ap_CS_fsm_reg[24]_0 [34]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_81
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_166_n_12),
        .I3(empty_73_fu_162_reg[33]),
        .I4(D[32]),
        .O(\ap_CS_fsm_reg[24]_0 [33]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_0_i_82
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_0_i_167_n_12),
        .I3(empty_73_fu_162_reg[32]),
        .I4(D[31]),
        .O(\ap_CS_fsm_reg[24]_0 [32]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    ram_reg_bram_0_i_83
       (.I0(ram_reg_bram_1[1]),
        .I1(ap_NS_fsm112_out),
        .I2(ap_CS_fsm_state24),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state25),
        .I5(ap_CS_fsm_state26),
        .O(WEA));
  LUT5 #(
    .INIT(32'hA8A8AAA8)) 
    ram_reg_bram_0_i_84
       (.I0(ram_reg_bram_1[1]),
        .I1(ap_NS_fsm112_out),
        .I2(p_4_in),
        .I3(ap_CS_fsm_state9),
        .I4(tmp_12_fu_722_p3),
        .O(WEBWE));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_bram_0_i_85
       (.I0(ap_CS_fsm_state26),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state24),
        .I4(Q[2]),
        .I5(ap_CS_fsm_state27),
        .O(ram_reg_bram_0_i_85_n_12));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    ram_reg_bram_0_i_86
       (.I0(ram_reg_bram_1[1]),
        .I1(p_4_in),
        .I2(Q[2]),
        .I3(ap_CS_fsm_state13),
        .I4(ap_CS_fsm_state14),
        .I5(ram_reg_bram_0_i_169_n_12),
        .O(\ap_CS_fsm_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_87
       (.I0(Q[2]),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_87_n_12));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_88
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state26),
        .O(ram_reg_bram_0_i_88_n_12));
  LUT6 #(
    .INIT(64'h00FF0000000E000E)) 
    ram_reg_bram_0_i_89
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state13),
        .I2(Q[2]),
        .I3(ram_reg_bram_0_i_170_n_12),
        .I4(ap_CS_fsm_state24),
        .I5(ram_reg_bram_0_i_171_n_12),
        .O(ram_reg_bram_0_i_89_n_12));
  LUT6 #(
    .INIT(64'h8F8F8F8080808F80)) 
    ram_reg_bram_0_i_9
       (.I0(ram_reg_bram_1_0),
        .I1(ram_reg_bram_1_1[1]),
        .I2(ram_reg_bram_1[2]),
        .I3(ram_reg_bram_0_i_94_n_12),
        .I4(ap_CS_fsm_state28),
        .I5(L_ACF_addr_11_reg_2213[1]),
        .O(address0[1]));
  LUT6 #(
    .INIT(64'h00002222000000F0)) 
    ram_reg_bram_0_i_90
       (.I0(ap_CS_fsm_state23),
        .I1(ap_CS_fsm_state24),
        .I2(ap_CS_fsm_state14),
        .I3(Q[2]),
        .I4(ram_reg_bram_0_i_170_n_12),
        .I5(ram_reg_bram_0_i_171_n_12),
        .O(ram_reg_bram_0_i_90_n_12));
  LUT6 #(
    .INIT(64'h0303030303030301)) 
    ram_reg_bram_0_i_91
       (.I0(ram_reg_bram_0_i_172_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_0_i_91_n_12));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    ram_reg_bram_0_i_92
       (.I0(ram_reg_bram_0_i_172_n_12),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state11),
        .I3(k_3_fu_126_reg[3]),
        .I4(ap_CS_fsm_state12),
        .I5(ram_reg_bram_0_i_173_n_12),
        .O(ram_reg_bram_0_i_92_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAFFBA)) 
    ram_reg_bram_0_i_93
       (.I0(ram_reg_bram_0_i_174_n_12),
        .I1(ram_reg_bram_0_i_172_n_12),
        .I2(ram_reg_bram_0_i_175_n_12),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state23),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_93_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAFFAABA)) 
    ram_reg_bram_0_i_94
       (.I0(ram_reg_bram_0_i_176_n_12),
        .I1(ram_reg_bram_0_i_172_n_12),
        .I2(ram_reg_bram_0_i_177_n_12),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state23),
        .I5(ap_CS_fsm_state25),
        .O(ram_reg_bram_0_i_94_n_12));
  LUT6 #(
    .INIT(64'h0000000000FF00FE)) 
    ram_reg_bram_0_i_95
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state13),
        .I2(Q[2]),
        .I3(ram_reg_bram_0_i_173_n_12),
        .I4(ram_reg_bram_0_i_178_n_12),
        .I5(ap_CS_fsm_state28),
        .O(ram_reg_bram_0_i_95_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_96
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[31] ),
        .I2(\empty_68_fu_142_reg_n_12_[31] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[31] ),
        .O(ram_reg_bram_0_i_96_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_97
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[30] ),
        .I2(\empty_68_fu_142_reg_n_12_[30] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[30] ),
        .O(ram_reg_bram_0_i_97_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_98
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[29] ),
        .I2(\empty_68_fu_142_reg_n_12_[29] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[29] ),
        .O(ram_reg_bram_0_i_98_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_0_i_99
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[28] ),
        .I2(\empty_68_fu_142_reg_n_12_[28] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[28] ),
        .O(ram_reg_bram_0_i_99_n_12));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_1_i_1
       (.I0(ram_reg_bram_1_i_57_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[63]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[63]),
        .O(d1[63]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_1_i_10
       (.I0(ram_reg_bram_1_i_66_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[54]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[54]),
        .O(d1[54]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_1_i_100
       (.I0(\empty_71_fu_154_reg_n_12_[48] ),
        .I1(\empty_67_fu_138_reg_n_12_[48] ),
        .I2(\empty_69_fu_146_reg_n_12_[48] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_100_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_1_i_101
       (.I0(\empty_71_fu_154_reg_n_12_[47] ),
        .I1(\empty_67_fu_138_reg_n_12_[47] ),
        .I2(\empty_69_fu_146_reg_n_12_[47] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_101_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_1_i_102
       (.I0(\empty_71_fu_154_reg_n_12_[46] ),
        .I1(\empty_67_fu_138_reg_n_12_[46] ),
        .I2(\empty_69_fu_146_reg_n_12_[46] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_102_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_1_i_103
       (.I0(\empty_71_fu_154_reg_n_12_[45] ),
        .I1(\empty_67_fu_138_reg_n_12_[45] ),
        .I2(\empty_69_fu_146_reg_n_12_[45] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_103_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_1_i_104
       (.I0(\empty_71_fu_154_reg_n_12_[44] ),
        .I1(\empty_67_fu_138_reg_n_12_[44] ),
        .I2(\empty_69_fu_146_reg_n_12_[44] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_104_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_1_i_105
       (.I0(\empty_71_fu_154_reg_n_12_[43] ),
        .I1(\empty_67_fu_138_reg_n_12_[43] ),
        .I2(\empty_69_fu_146_reg_n_12_[43] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_105_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_1_i_106
       (.I0(\empty_71_fu_154_reg_n_12_[42] ),
        .I1(\empty_67_fu_138_reg_n_12_[42] ),
        .I2(\empty_69_fu_146_reg_n_12_[42] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_106_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_1_i_107
       (.I0(\empty_71_fu_154_reg_n_12_[41] ),
        .I1(\empty_67_fu_138_reg_n_12_[41] ),
        .I2(\empty_69_fu_146_reg_n_12_[41] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_107_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_1_i_108
       (.I0(\empty_71_fu_154_reg_n_12_[40] ),
        .I1(\empty_67_fu_138_reg_n_12_[40] ),
        .I2(\empty_69_fu_146_reg_n_12_[40] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_108_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_1_i_109
       (.I0(\empty_71_fu_154_reg_n_12_[39] ),
        .I1(\empty_67_fu_138_reg_n_12_[39] ),
        .I2(\empty_69_fu_146_reg_n_12_[39] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_109_n_12));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_1_i_11
       (.I0(ram_reg_bram_1_i_67_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[53]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[53]),
        .O(d1[53]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_1_i_110
       (.I0(\empty_71_fu_154_reg_n_12_[38] ),
        .I1(\empty_67_fu_138_reg_n_12_[38] ),
        .I2(\empty_69_fu_146_reg_n_12_[38] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_110_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_1_i_111
       (.I0(\empty_71_fu_154_reg_n_12_[37] ),
        .I1(\empty_67_fu_138_reg_n_12_[37] ),
        .I2(\empty_69_fu_146_reg_n_12_[37] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_111_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_1_i_112
       (.I0(\empty_71_fu_154_reg_n_12_[36] ),
        .I1(\empty_67_fu_138_reg_n_12_[36] ),
        .I2(\empty_69_fu_146_reg_n_12_[36] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_112_n_12));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_1_i_12
       (.I0(ram_reg_bram_1_i_68_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[52]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[52]),
        .O(d1[52]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_1_i_13
       (.I0(ram_reg_bram_1_i_69_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[51]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[51]),
        .O(d1[51]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_1_i_14
       (.I0(ram_reg_bram_1_i_70_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[50]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[50]),
        .O(d1[50]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_1_i_15
       (.I0(ram_reg_bram_1_i_71_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[49]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[49]),
        .O(d1[49]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_1_i_16
       (.I0(ram_reg_bram_1_i_72_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[48]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[48]),
        .O(d1[48]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_1_i_17
       (.I0(ram_reg_bram_1_i_73_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[47]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[47]),
        .O(d1[47]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_1_i_18
       (.I0(ram_reg_bram_1_i_74_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[46]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[46]),
        .O(d1[46]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_1_i_19
       (.I0(ram_reg_bram_1_i_75_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[45]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[45]),
        .O(d1[45]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_1_i_2
       (.I0(ram_reg_bram_1_i_58_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[62]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[62]),
        .O(d1[62]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_1_i_20
       (.I0(ram_reg_bram_1_i_76_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[44]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[44]),
        .O(d1[44]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_1_i_21
       (.I0(ram_reg_bram_1_i_77_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[43]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[43]),
        .O(d1[43]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_1_i_22
       (.I0(ram_reg_bram_1_i_78_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[42]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[42]),
        .O(d1[42]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_1_i_23
       (.I0(ram_reg_bram_1_i_79_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[41]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[41]),
        .O(d1[41]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_1_i_24
       (.I0(ram_reg_bram_1_i_80_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[40]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[40]),
        .O(d1[40]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_1_i_25
       (.I0(ram_reg_bram_1_i_81_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[39]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[39]),
        .O(d1[39]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_1_i_26
       (.I0(ram_reg_bram_1_i_82_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[38]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[38]),
        .O(d1[38]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_1_i_27
       (.I0(ram_reg_bram_1_i_83_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[37]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[37]),
        .O(d1[37]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_1_i_28
       (.I0(ram_reg_bram_1_i_84_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[36]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[36]),
        .O(d1[36]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_1_i_29
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_1_i_85_n_12),
        .I3(empty_73_fu_162_reg[63]),
        .I4(D[62]),
        .O(\ap_CS_fsm_reg[24]_0 [63]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_1_i_3
       (.I0(ram_reg_bram_1_i_59_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[61]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[61]),
        .O(d1[61]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_1_i_30
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_1_i_86_n_12),
        .I3(empty_73_fu_162_reg[62]),
        .I4(D[61]),
        .O(\ap_CS_fsm_reg[24]_0 [62]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_1_i_31
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_1_i_87_n_12),
        .I3(empty_73_fu_162_reg[61]),
        .I4(D[60]),
        .O(\ap_CS_fsm_reg[24]_0 [61]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_1_i_32
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_1_i_88_n_12),
        .I3(empty_73_fu_162_reg[60]),
        .I4(D[59]),
        .O(\ap_CS_fsm_reg[24]_0 [60]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_1_i_33
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_1_i_89_n_12),
        .I3(empty_73_fu_162_reg[59]),
        .I4(D[58]),
        .O(\ap_CS_fsm_reg[24]_0 [59]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_1_i_34
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_1_i_90_n_12),
        .I3(empty_73_fu_162_reg[58]),
        .I4(D[57]),
        .O(\ap_CS_fsm_reg[24]_0 [58]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_1_i_35
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_1_i_91_n_12),
        .I3(empty_73_fu_162_reg[57]),
        .I4(D[56]),
        .O(\ap_CS_fsm_reg[24]_0 [57]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_1_i_36
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_1_i_92_n_12),
        .I3(empty_73_fu_162_reg[56]),
        .I4(D[55]),
        .O(\ap_CS_fsm_reg[24]_0 [56]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_1_i_37
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_1_i_93_n_12),
        .I3(empty_73_fu_162_reg[55]),
        .I4(D[54]),
        .O(\ap_CS_fsm_reg[24]_0 [55]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_1_i_38
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_1_i_94_n_12),
        .I3(empty_73_fu_162_reg[54]),
        .I4(D[53]),
        .O(\ap_CS_fsm_reg[24]_0 [54]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_1_i_39
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_1_i_95_n_12),
        .I3(empty_73_fu_162_reg[53]),
        .I4(D[52]),
        .O(\ap_CS_fsm_reg[24]_0 [53]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_1_i_4
       (.I0(ram_reg_bram_1_i_60_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[60]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[60]),
        .O(d1[60]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_1_i_40
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_1_i_96_n_12),
        .I3(empty_73_fu_162_reg[52]),
        .I4(D[51]),
        .O(\ap_CS_fsm_reg[24]_0 [52]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_1_i_41
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_1_i_97_n_12),
        .I3(empty_73_fu_162_reg[51]),
        .I4(D[50]),
        .O(\ap_CS_fsm_reg[24]_0 [51]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_1_i_42
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_1_i_98_n_12),
        .I3(empty_73_fu_162_reg[50]),
        .I4(D[49]),
        .O(\ap_CS_fsm_reg[24]_0 [50]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_1_i_43
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_1_i_99_n_12),
        .I3(empty_73_fu_162_reg[49]),
        .I4(D[48]),
        .O(\ap_CS_fsm_reg[24]_0 [49]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_1_i_44
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_1_i_100_n_12),
        .I3(empty_73_fu_162_reg[48]),
        .I4(D[47]),
        .O(\ap_CS_fsm_reg[24]_0 [48]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_1_i_45
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_1_i_101_n_12),
        .I3(empty_73_fu_162_reg[47]),
        .I4(D[46]),
        .O(\ap_CS_fsm_reg[24]_0 [47]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_1_i_46
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_1_i_102_n_12),
        .I3(empty_73_fu_162_reg[46]),
        .I4(D[45]),
        .O(\ap_CS_fsm_reg[24]_0 [46]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_1_i_47
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_1_i_103_n_12),
        .I3(empty_73_fu_162_reg[45]),
        .I4(D[44]),
        .O(\ap_CS_fsm_reg[24]_0 [45]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_1_i_48
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_1_i_104_n_12),
        .I3(empty_73_fu_162_reg[44]),
        .I4(D[43]),
        .O(\ap_CS_fsm_reg[24]_0 [44]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_1_i_49
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_1_i_105_n_12),
        .I3(empty_73_fu_162_reg[43]),
        .I4(D[42]),
        .O(\ap_CS_fsm_reg[24]_0 [43]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_1_i_5
       (.I0(ram_reg_bram_1_i_61_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[59]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[59]),
        .O(d1[59]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_1_i_50
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_1_i_106_n_12),
        .I3(empty_73_fu_162_reg[42]),
        .I4(D[41]),
        .O(\ap_CS_fsm_reg[24]_0 [42]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_1_i_51
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_1_i_107_n_12),
        .I3(empty_73_fu_162_reg[41]),
        .I4(D[40]),
        .O(\ap_CS_fsm_reg[24]_0 [41]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_1_i_52
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_1_i_108_n_12),
        .I3(empty_73_fu_162_reg[40]),
        .I4(D[39]),
        .O(\ap_CS_fsm_reg[24]_0 [40]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_1_i_53
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_1_i_109_n_12),
        .I3(empty_73_fu_162_reg[39]),
        .I4(D[38]),
        .O(\ap_CS_fsm_reg[24]_0 [39]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_1_i_54
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_1_i_110_n_12),
        .I3(empty_73_fu_162_reg[38]),
        .I4(D[37]),
        .O(\ap_CS_fsm_reg[24]_0 [38]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_1_i_55
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_1_i_111_n_12),
        .I3(empty_73_fu_162_reg[37]),
        .I4(D[36]),
        .O(\ap_CS_fsm_reg[24]_0 [37]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    ram_reg_bram_1_i_56
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state28),
        .I2(ram_reg_bram_1_i_112_n_12),
        .I3(empty_73_fu_162_reg[36]),
        .I4(D[35]),
        .O(\ap_CS_fsm_reg[24]_0 [36]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_1_i_57
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[63] ),
        .I2(\empty_68_fu_142_reg_n_12_[63] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[63] ),
        .O(ram_reg_bram_1_i_57_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_1_i_58
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[62] ),
        .I2(\empty_68_fu_142_reg_n_12_[62] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[62] ),
        .O(ram_reg_bram_1_i_58_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_1_i_59
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[61] ),
        .I2(\empty_68_fu_142_reg_n_12_[61] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[61] ),
        .O(ram_reg_bram_1_i_59_n_12));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_1_i_6
       (.I0(ram_reg_bram_1_i_62_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[58]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[58]),
        .O(d1[58]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_1_i_60
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[60] ),
        .I2(\empty_68_fu_142_reg_n_12_[60] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[60] ),
        .O(ram_reg_bram_1_i_60_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_1_i_61
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[59] ),
        .I2(\empty_68_fu_142_reg_n_12_[59] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[59] ),
        .O(ram_reg_bram_1_i_61_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_1_i_62
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[58] ),
        .I2(\empty_68_fu_142_reg_n_12_[58] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[58] ),
        .O(ram_reg_bram_1_i_62_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_1_i_63
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[57] ),
        .I2(\empty_68_fu_142_reg_n_12_[57] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[57] ),
        .O(ram_reg_bram_1_i_63_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_1_i_64
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[56] ),
        .I2(\empty_68_fu_142_reg_n_12_[56] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[56] ),
        .O(ram_reg_bram_1_i_64_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_1_i_65
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[55] ),
        .I2(\empty_68_fu_142_reg_n_12_[55] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[55] ),
        .O(ram_reg_bram_1_i_65_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_1_i_66
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[54] ),
        .I2(\empty_68_fu_142_reg_n_12_[54] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[54] ),
        .O(ram_reg_bram_1_i_66_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_1_i_67
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[53] ),
        .I2(\empty_68_fu_142_reg_n_12_[53] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[53] ),
        .O(ram_reg_bram_1_i_67_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_1_i_68
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[52] ),
        .I2(\empty_68_fu_142_reg_n_12_[52] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[52] ),
        .O(ram_reg_bram_1_i_68_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_1_i_69
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[51] ),
        .I2(\empty_68_fu_142_reg_n_12_[51] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[51] ),
        .O(ram_reg_bram_1_i_69_n_12));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_1_i_7
       (.I0(ram_reg_bram_1_i_63_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[57]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[57]),
        .O(d1[57]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_1_i_70
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[50] ),
        .I2(\empty_68_fu_142_reg_n_12_[50] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[50] ),
        .O(ram_reg_bram_1_i_70_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_1_i_71
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[49] ),
        .I2(\empty_68_fu_142_reg_n_12_[49] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[49] ),
        .O(ram_reg_bram_1_i_71_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_1_i_72
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[48] ),
        .I2(\empty_68_fu_142_reg_n_12_[48] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[48] ),
        .O(ram_reg_bram_1_i_72_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_1_i_73
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[47] ),
        .I2(\empty_68_fu_142_reg_n_12_[47] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[47] ),
        .O(ram_reg_bram_1_i_73_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_1_i_74
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[46] ),
        .I2(\empty_68_fu_142_reg_n_12_[46] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[46] ),
        .O(ram_reg_bram_1_i_74_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_1_i_75
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[45] ),
        .I2(\empty_68_fu_142_reg_n_12_[45] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[45] ),
        .O(ram_reg_bram_1_i_75_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_1_i_76
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[44] ),
        .I2(\empty_68_fu_142_reg_n_12_[44] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[44] ),
        .O(ram_reg_bram_1_i_76_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_1_i_77
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[43] ),
        .I2(\empty_68_fu_142_reg_n_12_[43] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[43] ),
        .O(ram_reg_bram_1_i_77_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_1_i_78
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[42] ),
        .I2(\empty_68_fu_142_reg_n_12_[42] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[42] ),
        .O(ram_reg_bram_1_i_78_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_1_i_79
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[41] ),
        .I2(\empty_68_fu_142_reg_n_12_[41] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[41] ),
        .O(ram_reg_bram_1_i_79_n_12));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_1_i_8
       (.I0(ram_reg_bram_1_i_64_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[56]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[56]),
        .O(d1[56]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_1_i_80
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[40] ),
        .I2(\empty_68_fu_142_reg_n_12_[40] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[40] ),
        .O(ram_reg_bram_1_i_80_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_1_i_81
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[39] ),
        .I2(\empty_68_fu_142_reg_n_12_[39] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[39] ),
        .O(ram_reg_bram_1_i_81_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_1_i_82
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[38] ),
        .I2(\empty_68_fu_142_reg_n_12_[38] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[38] ),
        .O(ram_reg_bram_1_i_82_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_1_i_83
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[37] ),
        .I2(\empty_68_fu_142_reg_n_12_[37] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[37] ),
        .O(ram_reg_bram_1_i_83_n_12));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_bram_1_i_84
       (.I0(ap_CS_fsm_state23),
        .I1(\empty_70_fu_150_reg_n_12_[36] ),
        .I2(\empty_68_fu_142_reg_n_12_[36] ),
        .I3(ap_CS_fsm_state24),
        .I4(\empty_72_fu_158_reg_n_12_[36] ),
        .O(ram_reg_bram_1_i_84_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_1_i_85
       (.I0(\empty_71_fu_154_reg_n_12_[63] ),
        .I1(\empty_67_fu_138_reg_n_12_[63] ),
        .I2(\empty_69_fu_146_reg_n_12_[63] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_85_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_1_i_86
       (.I0(\empty_71_fu_154_reg_n_12_[62] ),
        .I1(\empty_67_fu_138_reg_n_12_[62] ),
        .I2(\empty_69_fu_146_reg_n_12_[62] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_86_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_1_i_87
       (.I0(\empty_71_fu_154_reg_n_12_[61] ),
        .I1(\empty_67_fu_138_reg_n_12_[61] ),
        .I2(\empty_69_fu_146_reg_n_12_[61] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_87_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_1_i_88
       (.I0(\empty_71_fu_154_reg_n_12_[60] ),
        .I1(\empty_67_fu_138_reg_n_12_[60] ),
        .I2(\empty_69_fu_146_reg_n_12_[60] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_88_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_1_i_89
       (.I0(\empty_71_fu_154_reg_n_12_[59] ),
        .I1(\empty_67_fu_138_reg_n_12_[59] ),
        .I2(\empty_69_fu_146_reg_n_12_[59] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_89_n_12));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    ram_reg_bram_1_i_9
       (.I0(ram_reg_bram_1_i_65_n_12),
        .I1(ram_reg_bram_0_i_88_n_12),
        .I2(empty_74_fu_166_reg[55]),
        .I3(ap_CS_fsm_state25),
        .I4(ap_CS_fsm_state26),
        .I5(empty_75_fu_170_reg[55]),
        .O(d1[55]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_1_i_90
       (.I0(\empty_71_fu_154_reg_n_12_[58] ),
        .I1(\empty_67_fu_138_reg_n_12_[58] ),
        .I2(\empty_69_fu_146_reg_n_12_[58] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_90_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_1_i_91
       (.I0(\empty_71_fu_154_reg_n_12_[57] ),
        .I1(\empty_67_fu_138_reg_n_12_[57] ),
        .I2(\empty_69_fu_146_reg_n_12_[57] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_91_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_1_i_92
       (.I0(\empty_71_fu_154_reg_n_12_[56] ),
        .I1(\empty_67_fu_138_reg_n_12_[56] ),
        .I2(\empty_69_fu_146_reg_n_12_[56] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_92_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_1_i_93
       (.I0(\empty_71_fu_154_reg_n_12_[55] ),
        .I1(\empty_67_fu_138_reg_n_12_[55] ),
        .I2(\empty_69_fu_146_reg_n_12_[55] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_93_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_1_i_94
       (.I0(\empty_71_fu_154_reg_n_12_[54] ),
        .I1(\empty_67_fu_138_reg_n_12_[54] ),
        .I2(\empty_69_fu_146_reg_n_12_[54] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_94_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_1_i_95
       (.I0(\empty_71_fu_154_reg_n_12_[53] ),
        .I1(\empty_67_fu_138_reg_n_12_[53] ),
        .I2(\empty_69_fu_146_reg_n_12_[53] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_95_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_1_i_96
       (.I0(\empty_71_fu_154_reg_n_12_[52] ),
        .I1(\empty_67_fu_138_reg_n_12_[52] ),
        .I2(\empty_69_fu_146_reg_n_12_[52] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_96_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_1_i_97
       (.I0(\empty_71_fu_154_reg_n_12_[51] ),
        .I1(\empty_67_fu_138_reg_n_12_[51] ),
        .I2(\empty_69_fu_146_reg_n_12_[51] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_97_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_1_i_98
       (.I0(\empty_71_fu_154_reg_n_12_[50] ),
        .I1(\empty_67_fu_138_reg_n_12_[50] ),
        .I2(\empty_69_fu_146_reg_n_12_[50] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_98_n_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_bram_1_i_99
       (.I0(\empty_71_fu_154_reg_n_12_[49] ),
        .I1(\empty_67_fu_138_reg_n_12_[49] ),
        .I2(\empty_69_fu_146_reg_n_12_[49] ),
        .I3(ap_CS_fsm_state24),
        .I4(ap_CS_fsm_state17),
        .I5(ap_CS_fsm_state23),
        .O(ram_reg_bram_1_i_99_n_12));
  FDRE \reg_537_reg[0] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U13_n_14),
        .D(p_1_in__0[0]),
        .Q(\reg_537_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \reg_537_reg[10] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U13_n_14),
        .D(p_1_in__0[10]),
        .Q(\reg_537_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \reg_537_reg[11] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U13_n_14),
        .D(p_1_in__0[11]),
        .Q(\reg_537_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \reg_537_reg[12] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U13_n_14),
        .D(p_1_in__0[12]),
        .Q(\reg_537_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \reg_537_reg[13] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U13_n_14),
        .D(p_1_in__0[13]),
        .Q(\reg_537_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \reg_537_reg[14] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U13_n_14),
        .D(p_1_in__0[14]),
        .Q(\reg_537_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \reg_537_reg[15] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U13_n_14),
        .D(p_1_in__0[15]),
        .Q(\reg_537_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \reg_537_reg[1] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U13_n_14),
        .D(p_1_in__0[1]),
        .Q(\reg_537_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \reg_537_reg[2] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U13_n_14),
        .D(p_1_in__0[2]),
        .Q(\reg_537_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \reg_537_reg[3] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U13_n_14),
        .D(p_1_in__0[3]),
        .Q(\reg_537_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \reg_537_reg[4] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U13_n_14),
        .D(p_1_in__0[4]),
        .Q(\reg_537_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \reg_537_reg[5] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U13_n_14),
        .D(p_1_in__0[5]),
        .Q(\reg_537_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \reg_537_reg[6] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U13_n_14),
        .D(p_1_in__0[6]),
        .Q(\reg_537_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \reg_537_reg[7] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U13_n_14),
        .D(p_1_in__0[7]),
        .Q(\reg_537_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \reg_537_reg[8] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U13_n_14),
        .D(p_1_in__0[8]),
        .Q(\reg_537_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \reg_537_reg[9] 
       (.C(ap_clk),
        .CE(mul_16s_16s_32_1_1_U13_n_14),
        .D(p_1_in__0[9]),
        .Q(\reg_537_reg[15]_0 [9]),
        .R(1'b0));
  FDRE \reg_543_reg[0] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U36_n_27),
        .Q(reg_543[0]),
        .R(1'b0));
  FDRE \reg_543_reg[10] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U36_n_17),
        .Q(reg_543[10]),
        .R(1'b0));
  FDRE \reg_543_reg[11] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U36_n_16),
        .Q(reg_543[11]),
        .R(1'b0));
  FDRE \reg_543_reg[12] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U36_n_15),
        .Q(reg_543[12]),
        .R(1'b0));
  FDRE \reg_543_reg[13] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U36_n_14),
        .Q(reg_543[13]),
        .R(1'b0));
  FDRE \reg_543_reg[14] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U36_n_13),
        .Q(reg_543[14]),
        .R(1'b0));
  FDRE \reg_543_reg[15] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U36_n_12),
        .Q(reg_543[15]),
        .R(1'b0));
  FDRE \reg_543_reg[1] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U36_n_26),
        .Q(reg_543[1]),
        .R(1'b0));
  FDRE \reg_543_reg[2] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U36_n_25),
        .Q(reg_543[2]),
        .R(1'b0));
  FDRE \reg_543_reg[3] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U36_n_24),
        .Q(reg_543[3]),
        .R(1'b0));
  FDRE \reg_543_reg[4] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U36_n_23),
        .Q(reg_543[4]),
        .R(1'b0));
  FDRE \reg_543_reg[5] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U36_n_22),
        .Q(reg_543[5]),
        .R(1'b0));
  FDRE \reg_543_reg[6] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U36_n_21),
        .Q(reg_543[6]),
        .R(1'b0));
  FDRE \reg_543_reg[7] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U36_n_20),
        .Q(reg_543[7]),
        .R(1'b0));
  FDRE \reg_543_reg[8] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U36_n_19),
        .Q(reg_543[8]),
        .R(1'b0));
  FDRE \reg_543_reg[9] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U36_n_18),
        .Q(reg_543[9]),
        .R(1'b0));
  FDRE \reg_548_reg[0] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U38_n_60),
        .Q(\reg_548_reg_n_12_[0] ),
        .R(1'b0));
  FDRE \reg_548_reg[10] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U38_n_50),
        .Q(\reg_548_reg_n_12_[10] ),
        .R(1'b0));
  FDRE \reg_548_reg[11] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U38_n_49),
        .Q(\reg_548_reg_n_12_[11] ),
        .R(1'b0));
  FDRE \reg_548_reg[12] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U38_n_48),
        .Q(\reg_548_reg_n_12_[12] ),
        .R(1'b0));
  FDRE \reg_548_reg[13] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U38_n_47),
        .Q(\reg_548_reg_n_12_[13] ),
        .R(1'b0));
  FDRE \reg_548_reg[14] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U38_n_46),
        .Q(\reg_548_reg_n_12_[14] ),
        .R(1'b0));
  FDRE \reg_548_reg[15] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U38_n_45),
        .Q(\reg_548_reg_n_12_[15] ),
        .R(1'b0));
  FDRE \reg_548_reg[1] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U38_n_59),
        .Q(\reg_548_reg_n_12_[1] ),
        .R(1'b0));
  FDRE \reg_548_reg[2] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U38_n_58),
        .Q(\reg_548_reg_n_12_[2] ),
        .R(1'b0));
  FDRE \reg_548_reg[3] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U38_n_57),
        .Q(\reg_548_reg_n_12_[3] ),
        .R(1'b0));
  FDRE \reg_548_reg[4] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U38_n_56),
        .Q(\reg_548_reg_n_12_[4] ),
        .R(1'b0));
  FDRE \reg_548_reg[5] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U38_n_55),
        .Q(\reg_548_reg_n_12_[5] ),
        .R(1'b0));
  FDRE \reg_548_reg[6] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U38_n_54),
        .Q(\reg_548_reg_n_12_[6] ),
        .R(1'b0));
  FDRE \reg_548_reg[7] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U38_n_53),
        .Q(\reg_548_reg_n_12_[7] ),
        .R(1'b0));
  FDRE \reg_548_reg[8] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U38_n_52),
        .Q(\reg_548_reg_n_12_[8] ),
        .R(1'b0));
  FDRE \reg_548_reg[9] 
       (.C(ap_clk),
        .CE(reg_548),
        .D(mac_muladd_16s_16s_32s_33_4_1_U38_n_51),
        .Q(\reg_548_reg_n_12_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_553[63]_i_1 
       (.I0(Q[2]),
        .I1(ap_CS_fsm_state12),
        .O(\reg_553[63]_i_1_n_12 ));
  FDRE \reg_553_reg[0] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [0]),
        .Q(reg_553[0]),
        .R(1'b0));
  FDRE \reg_553_reg[10] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [10]),
        .Q(reg_553[10]),
        .R(1'b0));
  FDRE \reg_553_reg[11] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [11]),
        .Q(reg_553[11]),
        .R(1'b0));
  FDRE \reg_553_reg[12] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [12]),
        .Q(reg_553[12]),
        .R(1'b0));
  FDRE \reg_553_reg[13] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [13]),
        .Q(reg_553[13]),
        .R(1'b0));
  FDRE \reg_553_reg[14] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [14]),
        .Q(reg_553[14]),
        .R(1'b0));
  FDRE \reg_553_reg[15] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [15]),
        .Q(reg_553[15]),
        .R(1'b0));
  FDRE \reg_553_reg[16] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [16]),
        .Q(reg_553[16]),
        .R(1'b0));
  FDRE \reg_553_reg[17] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [17]),
        .Q(reg_553[17]),
        .R(1'b0));
  FDRE \reg_553_reg[18] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [18]),
        .Q(reg_553[18]),
        .R(1'b0));
  FDRE \reg_553_reg[19] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [19]),
        .Q(reg_553[19]),
        .R(1'b0));
  FDRE \reg_553_reg[1] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [1]),
        .Q(reg_553[1]),
        .R(1'b0));
  FDRE \reg_553_reg[20] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [20]),
        .Q(reg_553[20]),
        .R(1'b0));
  FDRE \reg_553_reg[21] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [21]),
        .Q(reg_553[21]),
        .R(1'b0));
  FDRE \reg_553_reg[22] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [22]),
        .Q(reg_553[22]),
        .R(1'b0));
  FDRE \reg_553_reg[23] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [23]),
        .Q(reg_553[23]),
        .R(1'b0));
  FDRE \reg_553_reg[24] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [24]),
        .Q(reg_553[24]),
        .R(1'b0));
  FDRE \reg_553_reg[25] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [25]),
        .Q(reg_553[25]),
        .R(1'b0));
  FDRE \reg_553_reg[26] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [26]),
        .Q(reg_553[26]),
        .R(1'b0));
  FDRE \reg_553_reg[27] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [27]),
        .Q(reg_553[27]),
        .R(1'b0));
  FDRE \reg_553_reg[28] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [28]),
        .Q(reg_553[28]),
        .R(1'b0));
  FDRE \reg_553_reg[29] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [29]),
        .Q(reg_553[29]),
        .R(1'b0));
  FDRE \reg_553_reg[2] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [2]),
        .Q(reg_553[2]),
        .R(1'b0));
  FDRE \reg_553_reg[30] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [30]),
        .Q(reg_553[30]),
        .R(1'b0));
  FDRE \reg_553_reg[31] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [31]),
        .Q(reg_553[31]),
        .R(1'b0));
  FDRE \reg_553_reg[32] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [32]),
        .Q(reg_553[32]),
        .R(1'b0));
  FDRE \reg_553_reg[33] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [33]),
        .Q(reg_553[33]),
        .R(1'b0));
  FDRE \reg_553_reg[34] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [34]),
        .Q(reg_553[34]),
        .R(1'b0));
  FDRE \reg_553_reg[35] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [35]),
        .Q(reg_553[35]),
        .R(1'b0));
  FDRE \reg_553_reg[36] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [36]),
        .Q(reg_553[36]),
        .R(1'b0));
  FDRE \reg_553_reg[37] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [37]),
        .Q(reg_553[37]),
        .R(1'b0));
  FDRE \reg_553_reg[38] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [38]),
        .Q(reg_553[38]),
        .R(1'b0));
  FDRE \reg_553_reg[39] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [39]),
        .Q(reg_553[39]),
        .R(1'b0));
  FDRE \reg_553_reg[3] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [3]),
        .Q(reg_553[3]),
        .R(1'b0));
  FDRE \reg_553_reg[40] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [40]),
        .Q(reg_553[40]),
        .R(1'b0));
  FDRE \reg_553_reg[41] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [41]),
        .Q(reg_553[41]),
        .R(1'b0));
  FDRE \reg_553_reg[42] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [42]),
        .Q(reg_553[42]),
        .R(1'b0));
  FDRE \reg_553_reg[43] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [43]),
        .Q(reg_553[43]),
        .R(1'b0));
  FDRE \reg_553_reg[44] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [44]),
        .Q(reg_553[44]),
        .R(1'b0));
  FDRE \reg_553_reg[45] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [45]),
        .Q(reg_553[45]),
        .R(1'b0));
  FDRE \reg_553_reg[46] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [46]),
        .Q(reg_553[46]),
        .R(1'b0));
  FDRE \reg_553_reg[47] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [47]),
        .Q(reg_553[47]),
        .R(1'b0));
  FDRE \reg_553_reg[48] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [48]),
        .Q(reg_553[48]),
        .R(1'b0));
  FDRE \reg_553_reg[49] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [49]),
        .Q(reg_553[49]),
        .R(1'b0));
  FDRE \reg_553_reg[4] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [4]),
        .Q(reg_553[4]),
        .R(1'b0));
  FDRE \reg_553_reg[50] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [50]),
        .Q(reg_553[50]),
        .R(1'b0));
  FDRE \reg_553_reg[51] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [51]),
        .Q(reg_553[51]),
        .R(1'b0));
  FDRE \reg_553_reg[52] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [52]),
        .Q(reg_553[52]),
        .R(1'b0));
  FDRE \reg_553_reg[53] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [53]),
        .Q(reg_553[53]),
        .R(1'b0));
  FDRE \reg_553_reg[54] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [54]),
        .Q(reg_553[54]),
        .R(1'b0));
  FDRE \reg_553_reg[55] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [55]),
        .Q(reg_553[55]),
        .R(1'b0));
  FDRE \reg_553_reg[56] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [56]),
        .Q(reg_553[56]),
        .R(1'b0));
  FDRE \reg_553_reg[57] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [57]),
        .Q(reg_553[57]),
        .R(1'b0));
  FDRE \reg_553_reg[58] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [58]),
        .Q(reg_553[58]),
        .R(1'b0));
  FDRE \reg_553_reg[59] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [59]),
        .Q(reg_553[59]),
        .R(1'b0));
  FDRE \reg_553_reg[5] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [5]),
        .Q(reg_553[5]),
        .R(1'b0));
  FDRE \reg_553_reg[60] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [60]),
        .Q(reg_553[60]),
        .R(1'b0));
  FDRE \reg_553_reg[61] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [61]),
        .Q(reg_553[61]),
        .R(1'b0));
  FDRE \reg_553_reg[62] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [62]),
        .Q(reg_553[62]),
        .R(1'b0));
  FDRE \reg_553_reg[63] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [63]),
        .Q(reg_553[63]),
        .R(1'b0));
  FDRE \reg_553_reg[6] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [6]),
        .Q(reg_553[6]),
        .R(1'b0));
  FDRE \reg_553_reg[7] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [7]),
        .Q(reg_553[7]),
        .R(1'b0));
  FDRE \reg_553_reg[8] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [8]),
        .Q(reg_553[8]),
        .R(1'b0));
  FDRE \reg_553_reg[9] 
       (.C(ap_clk),
        .CE(\reg_553[63]_i_1_n_12 ),
        .D(\reg_553_reg[63]_0 [9]),
        .Q(reg_553[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \scalauto_2_reg_465[6]_i_1 
       (.I0(ap_NS_fsm18_out),
        .I1(\icmp_ln57_reg_1697[0]_i_1_n_12 ),
        .O(scalauto_2_reg_4650));
  LUT3 #(
    .INIT(8'h08)) 
    \scalauto_2_reg_465[6]_i_2 
       (.I0(grp_gsm_norm_fu_305_ap_done),
        .I1(Q[0]),
        .I2(icmp_ln57_reg_1697),
        .O(\scalauto_2_reg_465[6]_i_2_n_12 ));
  FDRE \scalauto_2_reg_465_reg[0] 
       (.C(ap_clk),
        .CE(\scalauto_2_reg_465[6]_i_2_n_12 ),
        .D(\scalauto_2_reg_465_reg[6]_1 [0]),
        .Q(\scalauto_2_reg_465_reg[6]_0 [0]),
        .R(scalauto_2_reg_4650));
  FDRE \scalauto_2_reg_465_reg[1] 
       (.C(ap_clk),
        .CE(\scalauto_2_reg_465[6]_i_2_n_12 ),
        .D(\scalauto_2_reg_465_reg[6]_1 [1]),
        .Q(scalauto_2_reg_465[1]),
        .R(scalauto_2_reg_4650));
  FDRE \scalauto_2_reg_465_reg[2] 
       (.C(ap_clk),
        .CE(\scalauto_2_reg_465[6]_i_2_n_12 ),
        .D(\scalauto_2_reg_465_reg[6]_1 [2]),
        .Q(scalauto_2_reg_465[2]),
        .R(scalauto_2_reg_4650));
  FDRE \scalauto_2_reg_465_reg[3] 
       (.C(ap_clk),
        .CE(\scalauto_2_reg_465[6]_i_2_n_12 ),
        .D(\scalauto_2_reg_465_reg[6]_1 [3]),
        .Q(scalauto_2_reg_465[3]),
        .R(scalauto_2_reg_4650));
  FDRE \scalauto_2_reg_465_reg[4] 
       (.C(ap_clk),
        .CE(\scalauto_2_reg_465[6]_i_2_n_12 ),
        .D(\scalauto_2_reg_465_reg[6]_1 [4]),
        .Q(scalauto_2_reg_465[4]),
        .R(scalauto_2_reg_4650));
  FDRE \scalauto_2_reg_465_reg[5] 
       (.C(ap_clk),
        .CE(\scalauto_2_reg_465[6]_i_2_n_12 ),
        .D(\scalauto_2_reg_465_reg[6]_1 [5]),
        .Q(\scalauto_2_reg_465_reg[6]_0 [1]),
        .R(scalauto_2_reg_4650));
  FDRE \scalauto_2_reg_465_reg[6] 
       (.C(ap_clk),
        .CE(\scalauto_2_reg_465[6]_i_2_n_12 ),
        .D(\scalauto_2_reg_465_reg[6]_1 [6]),
        .Q(\scalauto_2_reg_465_reg[6]_0 [2]),
        .R(scalauto_2_reg_4650));
  FDRE \sext_ln60_reg_1701_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\smax_fu_114_reg[13]_0 [0]),
        .Q(\sext_ln60_reg_1701_reg[30]_0 [0]),
        .R(1'b0));
  FDRE \sext_ln60_reg_1701_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\smax_fu_114_reg[13]_0 [1]),
        .Q(\sext_ln60_reg_1701_reg[30]_0 [1]),
        .R(1'b0));
  FDRE \sext_ln60_reg_1701_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\smax_fu_114_reg[13]_0 [2]),
        .Q(\sext_ln60_reg_1701_reg[30]_0 [2]),
        .R(1'b0));
  FDRE \sext_ln60_reg_1701_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\smax_fu_114_reg[13]_0 [3]),
        .Q(\sext_ln60_reg_1701_reg[30]_0 [3]),
        .R(1'b0));
  FDRE \sext_ln60_reg_1701_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\smax_fu_114_reg[13]_0 [4]),
        .Q(\sext_ln60_reg_1701_reg[30]_0 [4]),
        .R(1'b0));
  FDRE \sext_ln60_reg_1701_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\smax_fu_114_reg[13]_0 [5]),
        .Q(\sext_ln60_reg_1701_reg[30]_0 [5]),
        .R(1'b0));
  FDRE \sext_ln60_reg_1701_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\smax_fu_114_reg[13]_0 [6]),
        .Q(\sext_ln60_reg_1701_reg[30]_0 [6]),
        .R(1'b0));
  FDRE \sext_ln60_reg_1701_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\smax_fu_114_reg[13]_0 [7]),
        .Q(\sext_ln60_reg_1701_reg[30]_0 [7]),
        .R(1'b0));
  FDRE \sext_ln60_reg_1701_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\smax_fu_114_reg[13]_0 [8]),
        .Q(\sext_ln60_reg_1701_reg[30]_0 [8]),
        .R(1'b0));
  FDRE \sext_ln60_reg_1701_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\smax_fu_114_reg[13]_0 [9]),
        .Q(\sext_ln60_reg_1701_reg[30]_0 [9]),
        .R(1'b0));
  FDRE \sext_ln60_reg_1701_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\smax_fu_114_reg[13]_0 [10]),
        .Q(\sext_ln60_reg_1701_reg[30]_0 [10]),
        .R(1'b0));
  FDRE \sext_ln60_reg_1701_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\smax_fu_114_reg[13]_0 [11]),
        .Q(\sext_ln60_reg_1701_reg[30]_0 [11]),
        .R(1'b0));
  FDRE \sext_ln60_reg_1701_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\smax_fu_114_reg[13]_0 [12]),
        .Q(\sext_ln60_reg_1701_reg[30]_0 [12]),
        .R(1'b0));
  FDRE \sext_ln60_reg_1701_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\smax_fu_114_reg[13]_0 [13]),
        .Q(\sext_ln60_reg_1701_reg[30]_0 [13]),
        .R(1'b0));
  FDRE \sext_ln60_reg_1701_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\smax_fu_114_reg_n_12_[14] ),
        .Q(\sext_ln60_reg_1701_reg[30]_0 [14]),
        .R(1'b0));
  FDRE \sl_4_reg_1846_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(indata_q0[0]),
        .Q(sl_4_reg_1846[0]),
        .R(1'b0));
  FDRE \sl_4_reg_1846_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(indata_q0[10]),
        .Q(sl_4_reg_1846[10]),
        .R(1'b0));
  FDRE \sl_4_reg_1846_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(indata_q0[11]),
        .Q(sl_4_reg_1846[11]),
        .R(1'b0));
  FDRE \sl_4_reg_1846_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(indata_q0[12]),
        .Q(sl_4_reg_1846[12]),
        .R(1'b0));
  FDRE \sl_4_reg_1846_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(indata_q0[13]),
        .Q(sl_4_reg_1846[13]),
        .R(1'b0));
  FDRE \sl_4_reg_1846_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(indata_q0[14]),
        .Q(sl_4_reg_1846[14]),
        .R(1'b0));
  FDRE \sl_4_reg_1846_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(indata_q0[15]),
        .Q(sl_4_reg_1846[15]),
        .R(1'b0));
  FDRE \sl_4_reg_1846_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(indata_q0[1]),
        .Q(sl_4_reg_1846[1]),
        .R(1'b0));
  FDRE \sl_4_reg_1846_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(indata_q0[2]),
        .Q(sl_4_reg_1846[2]),
        .R(1'b0));
  FDRE \sl_4_reg_1846_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(indata_q0[3]),
        .Q(sl_4_reg_1846[3]),
        .R(1'b0));
  FDRE \sl_4_reg_1846_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(indata_q0[4]),
        .Q(sl_4_reg_1846[4]),
        .R(1'b0));
  FDRE \sl_4_reg_1846_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(indata_q0[5]),
        .Q(sl_4_reg_1846[5]),
        .R(1'b0));
  FDRE \sl_4_reg_1846_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(indata_q0[6]),
        .Q(sl_4_reg_1846[6]),
        .R(1'b0));
  FDRE \sl_4_reg_1846_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(indata_q0[7]),
        .Q(sl_4_reg_1846[7]),
        .R(1'b0));
  FDRE \sl_4_reg_1846_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(indata_q0[8]),
        .Q(sl_4_reg_1846[8]),
        .R(1'b0));
  FDRE \sl_4_reg_1846_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(indata_q0[9]),
        .Q(sl_4_reg_1846[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \smax_fu_114[14]_i_1 
       (.I0(grp_Autocorrelation_fu_101_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_12_[0] ),
        .O(ap_NS_fsm19_out));
  LUT4 #(
    .INIT(16'h1F01)) 
    \smax_fu_114[14]_i_10 
       (.I0(\smax_fu_114_reg[13]_0 [4]),
        .I1(\smax_fu_114_reg[14]_i_4_2 ),
        .I2(\smax_fu_114_reg[13]_0 [5]),
        .I3(temp_37_gsm_abs_fu_120_ap_return[5]),
        .O(\smax_fu_114[14]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'h011F)) 
    \smax_fu_114[14]_i_11 
       (.I0(\smax_fu_114_reg[13]_0 [2]),
        .I1(\smax_fu_114_reg[14]_i_4_0 ),
        .I2(\smax_fu_114_reg[14]_i_4_1 ),
        .I3(\smax_fu_114_reg[13]_0 [3]),
        .O(\smax_fu_114[14]_i_11_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \smax_fu_114[14]_i_13 
       (.I0(\smax_fu_114_reg_n_12_[14] ),
        .I1(\smax_fu_114_reg[14]_i_4_11 ),
        .O(\smax_fu_114[14]_i_13_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \smax_fu_114[14]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(p_0_in),
        .O(smax_fu_114));
  LUT2 #(
    .INIT(4'h1)) 
    \smax_fu_114[14]_i_5 
       (.I0(\smax_fu_114_reg_n_12_[14] ),
        .I1(\smax_fu_114_reg[14]_i_4_11 ),
        .O(\smax_fu_114[14]_i_5_n_12 ));
  LUT4 #(
    .INIT(16'h011F)) 
    \smax_fu_114[14]_i_6 
       (.I0(\smax_fu_114_reg[13]_0 [12]),
        .I1(\smax_fu_114_reg[14]_i_4_9 ),
        .I2(\smax_fu_114_reg[14]_i_4_10 ),
        .I3(\smax_fu_114_reg[13]_0 [13]),
        .O(\smax_fu_114[14]_i_6_n_12 ));
  LUT4 #(
    .INIT(16'h011F)) 
    \smax_fu_114[14]_i_7 
       (.I0(\smax_fu_114_reg[13]_0 [10]),
        .I1(\smax_fu_114_reg[14]_i_4_7 ),
        .I2(\smax_fu_114_reg[14]_i_4_8 ),
        .I3(\smax_fu_114_reg[13]_0 [11]),
        .O(\smax_fu_114[14]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'h011F)) 
    \smax_fu_114[14]_i_8 
       (.I0(\smax_fu_114_reg[13]_0 [8]),
        .I1(\smax_fu_114_reg[14]_i_4_5 ),
        .I2(\smax_fu_114_reg[14]_i_4_6 ),
        .I3(\smax_fu_114_reg[13]_0 [9]),
        .O(\smax_fu_114[14]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'h011F)) 
    \smax_fu_114[14]_i_9 
       (.I0(\smax_fu_114_reg[13]_0 [6]),
        .I1(\smax_fu_114_reg[14]_i_4_3 ),
        .I2(\smax_fu_114_reg[14]_i_4_4 ),
        .I3(\smax_fu_114_reg[13]_0 [7]),
        .O(\smax_fu_114[14]_i_9_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_fu_114[6]_i_11 
       (.I0(indata_q0[0]),
        .I1(ram_reg_bram_1[1]),
        .I2(LARc_q1[0]),
        .O(indata_q0_0_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_fu_114[6]_i_12 
       (.I0(indata_q0[1]),
        .I1(ram_reg_bram_1[1]),
        .I2(LARc_q1[1]),
        .O(indata_q0_1_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_fu_114[6]_i_13 
       (.I0(indata_q0[7]),
        .I1(ram_reg_bram_1[1]),
        .I2(LARc_q1[3]),
        .O(indata_q0_7_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \smax_fu_114[6]_i_14 
       (.I0(indata_q0[6]),
        .I1(ram_reg_bram_1[1]),
        .I2(LARc_q1[2]),
        .O(indata_q0_6_sn_1));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(smax_fu_114),
        .D(temp_37_gsm_abs_fu_120_ap_return[0]),
        .Q(\smax_fu_114_reg[13]_0 [0]),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_114_reg[10] 
       (.C(ap_clk),
        .CE(smax_fu_114),
        .D(temp_37_gsm_abs_fu_120_ap_return[10]),
        .Q(\smax_fu_114_reg[13]_0 [10]),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_114_reg[11] 
       (.C(ap_clk),
        .CE(smax_fu_114),
        .D(temp_37_gsm_abs_fu_120_ap_return[11]),
        .Q(\smax_fu_114_reg[13]_0 [11]),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_114_reg[12] 
       (.C(ap_clk),
        .CE(smax_fu_114),
        .D(temp_37_gsm_abs_fu_120_ap_return[12]),
        .Q(\smax_fu_114_reg[13]_0 [12]),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_114_reg[13] 
       (.C(ap_clk),
        .CE(smax_fu_114),
        .D(temp_37_gsm_abs_fu_120_ap_return[13]),
        .Q(\smax_fu_114_reg[13]_0 [13]),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_114_reg[14] 
       (.C(ap_clk),
        .CE(smax_fu_114),
        .D(temp_37_gsm_abs_fu_120_ap_return[14]),
        .Q(\smax_fu_114_reg_n_12_[14] ),
        .R(ap_NS_fsm19_out));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \smax_fu_114_reg[14]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_0_in,\smax_fu_114_reg[14]_i_4_n_13 ,\smax_fu_114_reg[14]_i_4_n_14 ,\smax_fu_114_reg[14]_i_4_n_15 ,\smax_fu_114_reg[14]_i_4_n_16 ,\smax_fu_114_reg[14]_i_4_n_17 ,\smax_fu_114_reg[14]_i_4_n_18 ,\smax_fu_114_reg[14]_i_4_n_19 }),
        .DI({\smax_fu_114[14]_i_5_n_12 ,\smax_fu_114[14]_i_6_n_12 ,\smax_fu_114[14]_i_7_n_12 ,\smax_fu_114[14]_i_8_n_12 ,\smax_fu_114[14]_i_9_n_12 ,\smax_fu_114[14]_i_10_n_12 ,\smax_fu_114[14]_i_11_n_12 ,DI}),
        .O(\NLW_smax_fu_114_reg[14]_i_4_O_UNCONNECTED [7:0]),
        .S({\smax_fu_114[14]_i_13_n_12 ,S}));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(smax_fu_114),
        .D(temp_37_gsm_abs_fu_120_ap_return[1]),
        .Q(\smax_fu_114_reg[13]_0 [1]),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(smax_fu_114),
        .D(temp_37_gsm_abs_fu_120_ap_return[2]),
        .Q(\smax_fu_114_reg[13]_0 [2]),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(smax_fu_114),
        .D(temp_37_gsm_abs_fu_120_ap_return[3]),
        .Q(\smax_fu_114_reg[13]_0 [3]),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(smax_fu_114),
        .D(temp_37_gsm_abs_fu_120_ap_return[4]),
        .Q(\smax_fu_114_reg[13]_0 [4]),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(smax_fu_114),
        .D(temp_37_gsm_abs_fu_120_ap_return[5]),
        .Q(\smax_fu_114_reg[13]_0 [5]),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_114_reg[6] 
       (.C(ap_clk),
        .CE(smax_fu_114),
        .D(temp_37_gsm_abs_fu_120_ap_return[6]),
        .Q(\smax_fu_114_reg[13]_0 [6]),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_114_reg[7] 
       (.C(ap_clk),
        .CE(smax_fu_114),
        .D(temp_37_gsm_abs_fu_120_ap_return[7]),
        .Q(\smax_fu_114_reg[13]_0 [7]),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_114_reg[8] 
       (.C(ap_clk),
        .CE(smax_fu_114),
        .D(temp_37_gsm_abs_fu_120_ap_return[8]),
        .Q(\smax_fu_114_reg[13]_0 [8]),
        .R(ap_NS_fsm19_out));
  FDRE #(
    .INIT(1'b0)) 
    \smax_fu_114_reg[9] 
       (.C(ap_clk),
        .CE(smax_fu_114),
        .D(temp_37_gsm_abs_fu_120_ap_return[9]),
        .Q(\smax_fu_114_reg[13]_0 [9]),
        .R(ap_NS_fsm19_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W
   (D,
    q1,
    q0,
    icmp_ln172_fu_340_p2,
    d0,
    Q,
    \q0_reg[15] ,
    ap_clk,
    ce1,
    ce0,
    address1,
    address0,
    d1,
    ram_reg_bram_1_0,
    WEA,
    WEBWE);
  output [63:0]D;
  output [63:0]q1;
  output [63:0]q0;
  output icmp_ln172_fu_340_p2;
  output [15:0]d0;
  input [0:0]Q;
  input [5:0]\q0_reg[15] ;
  input ap_clk;
  input ce1;
  input ce0;
  input [3:0]address1;
  input [3:0]address0;
  input [63:0]d1;
  input [63:0]ram_reg_bram_1_0;
  input [0:0]WEA;
  input [0:0]WEBWE;

  wire [63:0]D;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [3:0]address0;
  wire [3:0]address1;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire [15:0]d0;
  wire [63:0]d1;
  wire icmp_ln172_fu_340_p2;
  wire \icmp_ln172_reg_667[0]_i_10_n_12 ;
  wire \icmp_ln172_reg_667[0]_i_11_n_12 ;
  wire \icmp_ln172_reg_667[0]_i_12_n_12 ;
  wire \icmp_ln172_reg_667[0]_i_13_n_12 ;
  wire \icmp_ln172_reg_667[0]_i_14_n_12 ;
  wire \icmp_ln172_reg_667[0]_i_15_n_12 ;
  wire \icmp_ln172_reg_667[0]_i_16_n_12 ;
  wire \icmp_ln172_reg_667[0]_i_17_n_12 ;
  wire \icmp_ln172_reg_667[0]_i_2_n_12 ;
  wire \icmp_ln172_reg_667[0]_i_3_n_12 ;
  wire \icmp_ln172_reg_667[0]_i_4_n_12 ;
  wire \icmp_ln172_reg_667[0]_i_5_n_12 ;
  wire \icmp_ln172_reg_667[0]_i_6_n_12 ;
  wire \icmp_ln172_reg_667[0]_i_7_n_12 ;
  wire \icmp_ln172_reg_667[0]_i_8_n_12 ;
  wire \icmp_ln172_reg_667[0]_i_9_n_12 ;
  wire [63:0]q0;
  wire [5:0]\q0_reg[15] ;
  wire [63:0]q1;
  wire ram_reg_0_15_0_0_i_10_n_12;
  wire ram_reg_0_15_0_0_i_11_n_12;
  wire ram_reg_0_15_0_0_i_12_n_12;
  wire ram_reg_0_15_0_0_i_6_n_12;
  wire ram_reg_0_15_0_0_i_7__0_n_12;
  wire ram_reg_0_15_0_0_i_8_n_12;
  wire ram_reg_0_15_0_0_i_9_n_12;
  wire ram_reg_0_15_10_10_i_2_n_12;
  wire ram_reg_0_15_10_10_i_3_n_12;
  wire ram_reg_0_15_11_11_i_2_n_12;
  wire ram_reg_0_15_11_11_i_3_n_12;
  wire ram_reg_0_15_12_12_i_2_n_12;
  wire ram_reg_0_15_12_12_i_3_n_12;
  wire ram_reg_0_15_12_12_i_4_n_12;
  wire ram_reg_0_15_13_13_i_2_n_12;
  wire ram_reg_0_15_13_13_i_3_n_12;
  wire ram_reg_0_15_14_14_i_2_n_12;
  wire ram_reg_0_15_14_14_i_3_n_12;
  wire ram_reg_0_15_15_15_i_2_n_12;
  wire ram_reg_0_15_15_15_i_3_n_12;
  wire ram_reg_0_15_1_1_i_2_n_12;
  wire ram_reg_0_15_1_1_i_3_n_12;
  wire ram_reg_0_15_2_2_i_2_n_12;
  wire ram_reg_0_15_2_2_i_3_n_12;
  wire ram_reg_0_15_2_2_i_4_n_12;
  wire ram_reg_0_15_2_2_i_5_n_12;
  wire ram_reg_0_15_3_3_i_2_n_12;
  wire ram_reg_0_15_3_3_i_3_n_12;
  wire ram_reg_0_15_4_4_i_2_n_12;
  wire ram_reg_0_15_4_4_i_3_n_12;
  wire ram_reg_0_15_5_5_i_2_n_12;
  wire ram_reg_0_15_5_5_i_3_n_12;
  wire ram_reg_0_15_5_5_i_4_n_12;
  wire ram_reg_0_15_6_6_i_2_n_12;
  wire ram_reg_0_15_6_6_i_3_n_12;
  wire ram_reg_0_15_7_7_i_2_n_12;
  wire ram_reg_0_15_7_7_i_3_n_12;
  wire ram_reg_0_15_7_7_i_4_n_12;
  wire ram_reg_0_15_8_8_i_2_n_12;
  wire ram_reg_0_15_8_8_i_3_n_12;
  wire ram_reg_0_15_9_9_i_2_n_12;
  wire ram_reg_0_15_9_9_i_3_n_12;
  wire [63:0]ram_reg_bram_1_0;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [31:28]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [31:28]NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED;

  LUT4 #(
    .INIT(16'h0004)) 
    \icmp_ln172_reg_667[0]_i_1 
       (.I0(\icmp_ln172_reg_667[0]_i_2_n_12 ),
        .I1(\icmp_ln172_reg_667[0]_i_3_n_12 ),
        .I2(\icmp_ln172_reg_667[0]_i_4_n_12 ),
        .I3(\icmp_ln172_reg_667[0]_i_5_n_12 ),
        .O(icmp_ln172_fu_340_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln172_reg_667[0]_i_10 
       (.I0(q0[29]),
        .I1(q0[20]),
        .I2(q0[61]),
        .I3(q0[45]),
        .O(\icmp_ln172_reg_667[0]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln172_reg_667[0]_i_11 
       (.I0(q0[19]),
        .I1(q0[37]),
        .I2(q0[36]),
        .I3(q0[40]),
        .I4(\icmp_ln172_reg_667[0]_i_16_n_12 ),
        .O(\icmp_ln172_reg_667[0]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln172_reg_667[0]_i_12 
       (.I0(q0[31]),
        .I1(q0[21]),
        .I2(q0[26]),
        .I3(q0[16]),
        .O(\icmp_ln172_reg_667[0]_i_12_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln172_reg_667[0]_i_13 
       (.I0(q0[3]),
        .I1(q0[9]),
        .I2(q0[48]),
        .I3(q0[62]),
        .I4(\icmp_ln172_reg_667[0]_i_17_n_12 ),
        .O(\icmp_ln172_reg_667[0]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln172_reg_667[0]_i_14 
       (.I0(q0[27]),
        .I1(q0[1]),
        .I2(q0[33]),
        .I3(q0[35]),
        .O(\icmp_ln172_reg_667[0]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln172_reg_667[0]_i_15 
       (.I0(q0[43]),
        .I1(q0[14]),
        .I2(q0[39]),
        .I3(q0[22]),
        .O(\icmp_ln172_reg_667[0]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln172_reg_667[0]_i_16 
       (.I0(q0[46]),
        .I1(q0[32]),
        .I2(q0[24]),
        .I3(q0[23]),
        .O(\icmp_ln172_reg_667[0]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln172_reg_667[0]_i_17 
       (.I0(q0[58]),
        .I1(q0[52]),
        .I2(q0[42]),
        .I3(q0[44]),
        .O(\icmp_ln172_reg_667[0]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln172_reg_667[0]_i_2 
       (.I0(\icmp_ln172_reg_667[0]_i_6_n_12 ),
        .I1(q0[53]),
        .I2(q0[18]),
        .I3(q0[30]),
        .I4(q0[28]),
        .I5(\icmp_ln172_reg_667[0]_i_7_n_12 ),
        .O(\icmp_ln172_reg_667[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln172_reg_667[0]_i_3 
       (.I0(\icmp_ln172_reg_667[0]_i_8_n_12 ),
        .I1(q0[54]),
        .I2(q0[5]),
        .I3(q0[15]),
        .I4(q0[8]),
        .I5(\icmp_ln172_reg_667[0]_i_9_n_12 ),
        .O(\icmp_ln172_reg_667[0]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln172_reg_667[0]_i_4 
       (.I0(\icmp_ln172_reg_667[0]_i_10_n_12 ),
        .I1(q0[47]),
        .I2(q0[41]),
        .I3(q0[55]),
        .I4(q0[51]),
        .I5(\icmp_ln172_reg_667[0]_i_11_n_12 ),
        .O(\icmp_ln172_reg_667[0]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln172_reg_667[0]_i_5 
       (.I0(\icmp_ln172_reg_667[0]_i_12_n_12 ),
        .I1(q0[57]),
        .I2(q0[25]),
        .I3(q0[38]),
        .I4(q0[34]),
        .I5(\icmp_ln172_reg_667[0]_i_13_n_12 ),
        .O(\icmp_ln172_reg_667[0]_i_5_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln172_reg_667[0]_i_6 
       (.I0(q0[63]),
        .I1(q0[12]),
        .I2(q0[49]),
        .I3(q0[6]),
        .O(\icmp_ln172_reg_667[0]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln172_reg_667[0]_i_7 
       (.I0(q0[10]),
        .I1(q0[60]),
        .I2(q0[7]),
        .I3(q0[17]),
        .I4(\icmp_ln172_reg_667[0]_i_14_n_12 ),
        .O(\icmp_ln172_reg_667[0]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln172_reg_667[0]_i_8 
       (.I0(q0[59]),
        .I1(q0[13]),
        .I2(q0[56]),
        .I3(q0[50]),
        .O(\icmp_ln172_reg_667[0]_i_8_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln172_reg_667[0]_i_9 
       (.I0(q0[4]),
        .I1(q0[2]),
        .I2(q0[11]),
        .I3(q0[0]),
        .I4(\icmp_ln172_reg_667[0]_i_15_n_12 ),
        .O(\icmp_ln172_reg_667[0]_i_9_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    ram_reg_0_15_0_0_i_10
       (.I0(q0[7]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[15]),
        .I3(\q0_reg[15] [4]),
        .O(ram_reg_0_15_0_0_i_10_n_12));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    ram_reg_0_15_0_0_i_11
       (.I0(q0[5]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[13]),
        .I3(\q0_reg[15] [4]),
        .O(ram_reg_0_15_0_0_i_11_n_12));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    ram_reg_0_15_0_0_i_12
       (.I0(q0[6]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[14]),
        .I3(\q0_reg[15] [4]),
        .O(ram_reg_0_15_0_0_i_12_n_12));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    ram_reg_0_15_0_0_i_1__0
       (.I0(ram_reg_0_15_0_0_i_6_n_12),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_0_0_i_7__0_n_12),
        .I3(\q0_reg[15] [1]),
        .I4(ram_reg_0_15_0_0_i_8_n_12),
        .I5(\q0_reg[15] [5]),
        .O(d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_6
       (.I0(ram_reg_0_15_0_0_i_9_n_12),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_2_2_i_2_n_12),
        .O(ram_reg_0_15_0_0_i_6_n_12));
  LUT6 #(
    .INIT(64'h32023202FFFF0000)) 
    ram_reg_0_15_0_0_i_7__0
       (.I0(q0[11]),
        .I1(\q0_reg[15] [4]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[3]),
        .I4(ram_reg_0_15_0_0_i_10_n_12),
        .I5(\q0_reg[15] [2]),
        .O(ram_reg_0_15_0_0_i_7__0_n_12));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    ram_reg_0_15_0_0_i_8
       (.I0(q0[1]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[9]),
        .I3(\q0_reg[15] [4]),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_0_0_i_11_n_12),
        .O(ram_reg_0_15_0_0_i_8_n_12));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    ram_reg_0_15_0_0_i_9
       (.I0(q0[2]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[10]),
        .I3(\q0_reg[15] [4]),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_0_0_i_12_n_12),
        .O(ram_reg_0_15_0_0_i_9_n_12));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_10_10_i_1__0
       (.I0(ram_reg_0_15_10_10_i_2_n_12),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_9_9_i_2_n_12),
        .I3(\q0_reg[15] [5]),
        .O(d0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_10_10_i_2
       (.I0(ram_reg_0_15_4_4_i_3_n_12),
        .I1(ram_reg_0_15_8_8_i_3_n_12),
        .I2(\q0_reg[15] [1]),
        .I3(ram_reg_0_15_6_6_i_3_n_12),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_10_10_i_3_n_12),
        .O(ram_reg_0_15_10_10_i_2_n_12));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_10_10_i_3
       (.I0(q0[2]),
        .I1(q0[18]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[10]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[26]),
        .O(ram_reg_0_15_10_10_i_3_n_12));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_11_11_i_1__0
       (.I0(ram_reg_0_15_11_11_i_2_n_12),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_10_10_i_2_n_12),
        .I3(\q0_reg[15] [5]),
        .O(d0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_11_11_i_2
       (.I0(ram_reg_0_15_5_5_i_4_n_12),
        .I1(ram_reg_0_15_9_9_i_3_n_12),
        .I2(\q0_reg[15] [1]),
        .I3(ram_reg_0_15_7_7_i_4_n_12),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_11_11_i_3_n_12),
        .O(ram_reg_0_15_11_11_i_2_n_12));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_11_11_i_3
       (.I0(q0[3]),
        .I1(q0[19]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[11]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[27]),
        .O(ram_reg_0_15_11_11_i_3_n_12));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    ram_reg_0_15_12_12_i_1__0
       (.I0(ram_reg_0_15_12_12_i_2_n_12),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_12_12_i_3_n_12),
        .I3(\q0_reg[15] [0]),
        .I4(ram_reg_0_15_11_11_i_2_n_12),
        .I5(\q0_reg[15] [5]),
        .O(d0[12]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_12_12_i_2
       (.I0(ram_reg_0_15_6_6_i_3_n_12),
        .I1(\q0_reg[15] [2]),
        .I2(ram_reg_0_15_10_10_i_3_n_12),
        .O(ram_reg_0_15_12_12_i_2_n_12));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_12_12_i_3
       (.I0(ram_reg_0_15_8_8_i_3_n_12),
        .I1(\q0_reg[15] [2]),
        .I2(ram_reg_0_15_12_12_i_4_n_12),
        .O(ram_reg_0_15_12_12_i_3_n_12));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_12_12_i_4
       (.I0(q0[4]),
        .I1(q0[20]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[12]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[28]),
        .O(ram_reg_0_15_12_12_i_4_n_12));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    ram_reg_0_15_13_13_i_1__0
       (.I0(ram_reg_0_15_12_12_i_2_n_12),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_12_12_i_3_n_12),
        .I3(ram_reg_0_15_13_13_i_2_n_12),
        .I4(\q0_reg[15] [0]),
        .I5(\q0_reg[15] [5]),
        .O(d0[13]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    ram_reg_0_15_13_13_i_2
       (.I0(ram_reg_0_15_9_9_i_3_n_12),
        .I1(\q0_reg[15] [2]),
        .I2(ram_reg_0_15_13_13_i_3_n_12),
        .I3(ram_reg_0_15_7_7_i_4_n_12),
        .I4(ram_reg_0_15_11_11_i_3_n_12),
        .I5(\q0_reg[15] [1]),
        .O(ram_reg_0_15_13_13_i_2_n_12));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_13_13_i_3
       (.I0(q0[5]),
        .I1(q0[21]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[13]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[29]),
        .O(ram_reg_0_15_13_13_i_3_n_12));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_14_14_i_1__0
       (.I0(ram_reg_0_15_14_14_i_2_n_12),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_13_13_i_2_n_12),
        .I3(\q0_reg[15] [5]),
        .O(d0[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_14_14_i_2
       (.I0(ram_reg_0_15_12_12_i_3_n_12),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_10_10_i_3_n_12),
        .I3(\q0_reg[15] [2]),
        .I4(ram_reg_0_15_14_14_i_3_n_12),
        .O(ram_reg_0_15_14_14_i_2_n_12));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_14_14_i_3
       (.I0(q0[6]),
        .I1(q0[22]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[14]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[30]),
        .O(ram_reg_0_15_14_14_i_3_n_12));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_15_15_i_1__0
       (.I0(ram_reg_0_15_15_15_i_2_n_12),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_14_14_i_2_n_12),
        .I3(\q0_reg[15] [5]),
        .O(d0[15]));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    ram_reg_0_15_15_15_i_2
       (.I0(ram_reg_0_15_9_9_i_3_n_12),
        .I1(\q0_reg[15] [2]),
        .I2(ram_reg_0_15_13_13_i_3_n_12),
        .I3(\q0_reg[15] [1]),
        .I4(ram_reg_0_15_11_11_i_3_n_12),
        .I5(ram_reg_0_15_15_15_i_3_n_12),
        .O(ram_reg_0_15_15_15_i_2_n_12));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_15_15_i_3
       (.I0(q0[7]),
        .I1(q0[23]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[15]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[31]),
        .O(ram_reg_0_15_15_15_i_3_n_12));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_1_1_i_1__0
       (.I0(ram_reg_0_15_1_1_i_2_n_12),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_0_0_i_6_n_12),
        .I3(\q0_reg[15] [5]),
        .O(d0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_1_1_i_2
       (.I0(ram_reg_0_15_0_0_i_7__0_n_12),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_1_1_i_3_n_12),
        .O(ram_reg_0_15_1_1_i_2_n_12));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    ram_reg_0_15_1_1_i_3
       (.I0(q0[5]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[13]),
        .I3(\q0_reg[15] [4]),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_5_5_i_3_n_12),
        .O(ram_reg_0_15_1_1_i_3_n_12));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    ram_reg_0_15_2_2_i_1__0
       (.I0(ram_reg_0_15_2_2_i_2_n_12),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_2_2_i_3_n_12),
        .I3(\q0_reg[15] [0]),
        .I4(ram_reg_0_15_1_1_i_2_n_12),
        .I5(\q0_reg[15] [5]),
        .O(d0[2]));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    ram_reg_0_15_2_2_i_2
       (.I0(q0[4]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[12]),
        .I3(\q0_reg[15] [4]),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_2_2_i_4_n_12),
        .O(ram_reg_0_15_2_2_i_2_n_12));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    ram_reg_0_15_2_2_i_3
       (.I0(q0[6]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[14]),
        .I3(\q0_reg[15] [4]),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_2_2_i_5_n_12),
        .O(ram_reg_0_15_2_2_i_3_n_12));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_2_2_i_4
       (.I0(q0[8]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[0]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[16]),
        .O(ram_reg_0_15_2_2_i_4_n_12));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_2_2_i_5
       (.I0(q0[10]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[2]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[18]),
        .O(ram_reg_0_15_2_2_i_5_n_12));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    ram_reg_0_15_3_3_i_1__0
       (.I0(ram_reg_0_15_2_2_i_2_n_12),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_2_2_i_3_n_12),
        .I3(ram_reg_0_15_3_3_i_2_n_12),
        .I4(\q0_reg[15] [0]),
        .I5(\q0_reg[15] [5]),
        .O(d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_3_3_i_2
       (.I0(ram_reg_0_15_1_1_i_3_n_12),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_3_3_i_3_n_12),
        .O(ram_reg_0_15_3_3_i_2_n_12));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    ram_reg_0_15_3_3_i_3
       (.I0(q0[7]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[15]),
        .I3(\q0_reg[15] [4]),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_7_7_i_3_n_12),
        .O(ram_reg_0_15_3_3_i_3_n_12));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    ram_reg_0_15_4_4_i_1__0
       (.I0(ram_reg_0_15_2_2_i_3_n_12),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_4_4_i_2_n_12),
        .I3(\q0_reg[15] [0]),
        .I4(ram_reg_0_15_3_3_i_2_n_12),
        .I5(\q0_reg[15] [5]),
        .O(d0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_4_4_i_2
       (.I0(ram_reg_0_15_2_2_i_4_n_12),
        .I1(\q0_reg[15] [2]),
        .I2(ram_reg_0_15_4_4_i_3_n_12),
        .O(ram_reg_0_15_4_4_i_2_n_12));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_4_4_i_3
       (.I0(q0[12]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[4]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[20]),
        .O(ram_reg_0_15_4_4_i_3_n_12));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    ram_reg_0_15_5_5_i_1__0
       (.I0(ram_reg_0_15_2_2_i_3_n_12),
        .I1(\q0_reg[15] [1]),
        .I2(ram_reg_0_15_4_4_i_2_n_12),
        .I3(ram_reg_0_15_5_5_i_2_n_12),
        .I4(\q0_reg[15] [0]),
        .I5(\q0_reg[15] [5]),
        .O(d0[5]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    ram_reg_0_15_5_5_i_2
       (.I0(ram_reg_0_15_5_5_i_3_n_12),
        .I1(\q0_reg[15] [2]),
        .I2(ram_reg_0_15_5_5_i_4_n_12),
        .I3(ram_reg_0_15_3_3_i_3_n_12),
        .I4(\q0_reg[15] [1]),
        .O(ram_reg_0_15_5_5_i_2_n_12));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_5_5_i_3
       (.I0(q0[9]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[1]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[17]),
        .O(ram_reg_0_15_5_5_i_3_n_12));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_5_5_i_4
       (.I0(q0[13]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[5]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[21]),
        .O(ram_reg_0_15_5_5_i_4_n_12));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_6_6_i_1__0
       (.I0(ram_reg_0_15_6_6_i_2_n_12),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_5_5_i_2_n_12),
        .I3(\q0_reg[15] [5]),
        .O(d0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_6_6_i_2
       (.I0(ram_reg_0_15_2_2_i_4_n_12),
        .I1(ram_reg_0_15_4_4_i_3_n_12),
        .I2(\q0_reg[15] [1]),
        .I3(ram_reg_0_15_2_2_i_5_n_12),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_6_6_i_3_n_12),
        .O(ram_reg_0_15_6_6_i_2_n_12));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_6_6_i_3
       (.I0(q0[14]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[6]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[22]),
        .O(ram_reg_0_15_6_6_i_3_n_12));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_7_7_i_1__0
       (.I0(ram_reg_0_15_7_7_i_2_n_12),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_6_6_i_2_n_12),
        .I3(\q0_reg[15] [5]),
        .O(d0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_7_7_i_2
       (.I0(ram_reg_0_15_5_5_i_3_n_12),
        .I1(ram_reg_0_15_5_5_i_4_n_12),
        .I2(\q0_reg[15] [1]),
        .I3(ram_reg_0_15_7_7_i_3_n_12),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_7_7_i_4_n_12),
        .O(ram_reg_0_15_7_7_i_2_n_12));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_7_7_i_3
       (.I0(q0[11]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[3]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[19]),
        .O(ram_reg_0_15_7_7_i_3_n_12));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_reg_0_15_7_7_i_4
       (.I0(q0[15]),
        .I1(\q0_reg[15] [3]),
        .I2(q0[7]),
        .I3(\q0_reg[15] [4]),
        .I4(q0[23]),
        .O(ram_reg_0_15_7_7_i_4_n_12));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_8_8_i_1__0
       (.I0(ram_reg_0_15_8_8_i_2_n_12),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_7_7_i_2_n_12),
        .I3(\q0_reg[15] [5]),
        .O(d0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_8_8_i_2
       (.I0(ram_reg_0_15_2_2_i_5_n_12),
        .I1(ram_reg_0_15_6_6_i_3_n_12),
        .I2(\q0_reg[15] [1]),
        .I3(ram_reg_0_15_4_4_i_3_n_12),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_8_8_i_3_n_12),
        .O(ram_reg_0_15_8_8_i_2_n_12));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_8_8_i_3
       (.I0(q0[0]),
        .I1(q0[16]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[8]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[24]),
        .O(ram_reg_0_15_8_8_i_3_n_12));
  LUT4 #(
    .INIT(16'h00E2)) 
    ram_reg_0_15_9_9_i_1__0
       (.I0(ram_reg_0_15_9_9_i_2_n_12),
        .I1(\q0_reg[15] [0]),
        .I2(ram_reg_0_15_8_8_i_2_n_12),
        .I3(\q0_reg[15] [5]),
        .O(d0[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_9_9_i_2
       (.I0(ram_reg_0_15_7_7_i_3_n_12),
        .I1(ram_reg_0_15_7_7_i_4_n_12),
        .I2(\q0_reg[15] [1]),
        .I3(ram_reg_0_15_5_5_i_4_n_12),
        .I4(\q0_reg[15] [2]),
        .I5(ram_reg_0_15_9_9_i_3_n_12),
        .O(ram_reg_0_15_9_9_i_2_n_12));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_9_9_i_3
       (.I0(q0[1]),
        .I1(q0[17]),
        .I2(\q0_reg[15] [3]),
        .I3(q0[9]),
        .I4(\q0_reg[15] [4]),
        .I5(q0[25]),
        .O(ram_reg_0_15_9_9_i_3_n_12));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "inst/L_ACF_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN(d1[31:0]),
        .DINBDIN(ram_reg_bram_1_0[31:0]),
        .DINPADINP(d1[35:32]),
        .DINPBDINP(ram_reg_bram_1_0[35:32]),
        .DOUTADOUT(q1[31:0]),
        .DOUTBDOUT(q0[31:0]),
        .DOUTPADOUTP(q1[35:32]),
        .DOUTPBDOUTP(q0[35:32]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ce1),
        .ENBWREN(ce0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE,WEBWE,WEBWE,WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d28" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d28" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "576" *) 
  (* RTL_RAM_NAME = "inst/L_ACF_U/ram_reg_bram_1" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "63" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg_bram_1
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_1_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,d1[63:36]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,ram_reg_bram_1_0[63:36]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[31:28],q1[63:36]}),
        .DOUTBDOUT({NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED[31:28],q0[63:36]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ce1),
        .ENBWREN(ce0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE,WEBWE,WEBWE,WEBWE}));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[0]_i_1 
       (.I0(q1[0]),
        .I1(q0[0]),
        .I2(Q),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[10]_i_1 
       (.I0(q1[10]),
        .I1(q0[10]),
        .I2(Q),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[11]_i_1 
       (.I0(q1[11]),
        .I1(q0[11]),
        .I2(Q),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[12]_i_1 
       (.I0(q1[12]),
        .I1(q0[12]),
        .I2(Q),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[13]_i_1 
       (.I0(q1[13]),
        .I1(q0[13]),
        .I2(Q),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[14]_i_1 
       (.I0(q1[14]),
        .I1(q0[14]),
        .I2(Q),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[15]_i_1 
       (.I0(q1[15]),
        .I1(q0[15]),
        .I2(Q),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[16]_i_1 
       (.I0(q1[16]),
        .I1(q0[16]),
        .I2(Q),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[17]_i_1 
       (.I0(q1[17]),
        .I1(q0[17]),
        .I2(Q),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[18]_i_1 
       (.I0(q1[18]),
        .I1(q0[18]),
        .I2(Q),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[19]_i_1 
       (.I0(q1[19]),
        .I1(q0[19]),
        .I2(Q),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[1]_i_1 
       (.I0(q1[1]),
        .I1(q0[1]),
        .I2(Q),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[20]_i_1 
       (.I0(q1[20]),
        .I1(q0[20]),
        .I2(Q),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[21]_i_1 
       (.I0(q1[21]),
        .I1(q0[21]),
        .I2(Q),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[22]_i_1 
       (.I0(q1[22]),
        .I1(q0[22]),
        .I2(Q),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[23]_i_1 
       (.I0(q1[23]),
        .I1(q0[23]),
        .I2(Q),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[24]_i_1 
       (.I0(q1[24]),
        .I1(q0[24]),
        .I2(Q),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[25]_i_1 
       (.I0(q1[25]),
        .I1(q0[25]),
        .I2(Q),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[26]_i_1 
       (.I0(q1[26]),
        .I1(q0[26]),
        .I2(Q),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[27]_i_1 
       (.I0(q1[27]),
        .I1(q0[27]),
        .I2(Q),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[28]_i_1 
       (.I0(q1[28]),
        .I1(q0[28]),
        .I2(Q),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[29]_i_1 
       (.I0(q1[29]),
        .I1(q0[29]),
        .I2(Q),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[2]_i_1 
       (.I0(q1[2]),
        .I1(q0[2]),
        .I2(Q),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[30]_i_1 
       (.I0(q1[30]),
        .I1(q0[30]),
        .I2(Q),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[31]_i_1 
       (.I0(q1[31]),
        .I1(q0[31]),
        .I2(Q),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[32]_i_1 
       (.I0(q1[32]),
        .I1(q0[32]),
        .I2(Q),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[33]_i_1 
       (.I0(q1[33]),
        .I1(q0[33]),
        .I2(Q),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[34]_i_1 
       (.I0(q1[34]),
        .I1(q0[34]),
        .I2(Q),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[35]_i_1 
       (.I0(q1[35]),
        .I1(q0[35]),
        .I2(Q),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[36]_i_1 
       (.I0(q1[36]),
        .I1(q0[36]),
        .I2(Q),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[37]_i_1 
       (.I0(q1[37]),
        .I1(q0[37]),
        .I2(Q),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[38]_i_1 
       (.I0(q1[38]),
        .I1(q0[38]),
        .I2(Q),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[39]_i_1 
       (.I0(q1[39]),
        .I1(q0[39]),
        .I2(Q),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[3]_i_1 
       (.I0(q1[3]),
        .I1(q0[3]),
        .I2(Q),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[40]_i_1 
       (.I0(q1[40]),
        .I1(q0[40]),
        .I2(Q),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[41]_i_1 
       (.I0(q1[41]),
        .I1(q0[41]),
        .I2(Q),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[42]_i_1 
       (.I0(q1[42]),
        .I1(q0[42]),
        .I2(Q),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[43]_i_1 
       (.I0(q1[43]),
        .I1(q0[43]),
        .I2(Q),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[44]_i_1 
       (.I0(q1[44]),
        .I1(q0[44]),
        .I2(Q),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[45]_i_1 
       (.I0(q1[45]),
        .I1(q0[45]),
        .I2(Q),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[46]_i_1 
       (.I0(q1[46]),
        .I1(q0[46]),
        .I2(Q),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[47]_i_1 
       (.I0(q1[47]),
        .I1(q0[47]),
        .I2(Q),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[48]_i_1 
       (.I0(q1[48]),
        .I1(q0[48]),
        .I2(Q),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[49]_i_1 
       (.I0(q1[49]),
        .I1(q0[49]),
        .I2(Q),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[4]_i_1 
       (.I0(q1[4]),
        .I1(q0[4]),
        .I2(Q),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[50]_i_1 
       (.I0(q1[50]),
        .I1(q0[50]),
        .I2(Q),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[51]_i_1 
       (.I0(q1[51]),
        .I1(q0[51]),
        .I2(Q),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[52]_i_1 
       (.I0(q1[52]),
        .I1(q0[52]),
        .I2(Q),
        .O(D[52]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[53]_i_1 
       (.I0(q1[53]),
        .I1(q0[53]),
        .I2(Q),
        .O(D[53]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[54]_i_1 
       (.I0(q1[54]),
        .I1(q0[54]),
        .I2(Q),
        .O(D[54]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[55]_i_1 
       (.I0(q1[55]),
        .I1(q0[55]),
        .I2(Q),
        .O(D[55]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[56]_i_1 
       (.I0(q1[56]),
        .I1(q0[56]),
        .I2(Q),
        .O(D[56]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[57]_i_1 
       (.I0(q1[57]),
        .I1(q0[57]),
        .I2(Q),
        .O(D[57]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[58]_i_1 
       (.I0(q1[58]),
        .I1(q0[58]),
        .I2(Q),
        .O(D[58]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[59]_i_1 
       (.I0(q1[59]),
        .I1(q0[59]),
        .I2(Q),
        .O(D[59]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[5]_i_1 
       (.I0(q1[5]),
        .I1(q0[5]),
        .I2(Q),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[60]_i_1 
       (.I0(q1[60]),
        .I1(q0[60]),
        .I2(Q),
        .O(D[60]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[61]_i_1 
       (.I0(q1[61]),
        .I1(q0[61]),
        .I2(Q),
        .O(D[61]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[62]_i_1 
       (.I0(q1[62]),
        .I1(q0[62]),
        .I2(Q),
        .O(D[62]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[63]_i_2 
       (.I0(q1[63]),
        .I1(q0[63]),
        .I2(Q),
        .O(D[63]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[6]_i_1 
       (.I0(q1[6]),
        .I1(q0[6]),
        .I2(Q),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[7]_i_1 
       (.I0(q1[7]),
        .I1(q0[7]),
        .I2(Q),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[8]_i_1 
       (.I0(q1[8]),
        .I1(q0[8]),
        .I2(Q),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_553[9]_i_1 
       (.I0(q1[9]),
        .I1(q0[9]),
        .I2(Q),
        .O(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Quantization_and_coding
   (Q,
    \select_ln291_1_reg_753_reg[5]_0 ,
    \select_ln294_1_reg_773_reg[4]_0 ,
    \select_ln296_1_reg_783_reg[3]_0 ,
    P,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[6]_1 ,
    \select_ln297_1_reg_788_reg[0]_0 ,
    LARc_address0,
    LARc_address1,
    \ap_CS_fsm_reg[5]_0 ,
    grp_Quantization_and_coding_fu_126_grp_gsm_add_fu_310_p_din2,
    LARc_ce1,
    \ap_CS_fsm_reg[5]_1 ,
    \ap_CS_fsm_reg[6]_2 ,
    \ap_CS_fsm_reg[7]_0 ,
    LARc_we1,
    DI,
    LARc_d1,
    \ap_CS_fsm_reg[7]_1 ,
    ap_done,
    \ap_CS_fsm_reg[7]_2 ,
    \select_ln290_1_reg_738_reg[4]_0 ,
    \ap_CS_fsm_reg[6]_3 ,
    ap_clk,
    LARc_q0,
    select_ln289_1_reg_733,
    \select_ln289_1_reg_733_reg[5]_0 ,
    \select_ln289_1_reg_733_reg[4]_0 ,
    \select_ln289_1_reg_733_reg[3]_0 ,
    \select_ln289_1_reg_733_reg[2]_0 ,
    \select_ln289_1_reg_733_reg[1]_0 ,
    \select_ln289_1_reg_733_reg[0]_0 ,
    \select_ln291_1_reg_753_reg[0]_0 ,
    \select_ln291_1_reg_753_reg[4]_0 ,
    \select_ln291_1_reg_753_reg[3]_0 ,
    \select_ln291_1_reg_753_reg[2]_0 ,
    \select_ln291_1_reg_753_reg[1]_0 ,
    \select_ln291_1_reg_753_reg[0]_1 ,
    \select_ln291_1_reg_753_reg[5]_1 ,
    \select_ln294_1_reg_773_reg[0]_0 ,
    \select_ln294_1_reg_773_reg[3]_0 ,
    \select_ln294_1_reg_773_reg[2]_0 ,
    \select_ln294_1_reg_773_reg[1]_0 ,
    \select_ln294_1_reg_773_reg[0]_1 ,
    \select_ln294_1_reg_773_reg[4]_1 ,
    \select_ln296_1_reg_783_reg[0]_0 ,
    \select_ln296_1_reg_783_reg[2]_0 ,
    \select_ln296_1_reg_783_reg[1]_0 ,
    \select_ln296_1_reg_783_reg[0]_1 ,
    \select_ln296_1_reg_783_reg[3]_1 ,
    LARc_q1,
    \select_ln294_1_reg_773_reg[0]_2 ,
    \select_ln296_1_reg_783_reg[0]_2 ,
    \LARc_d0[2] ,
    D,
    \LARc_address0[1] ,
    \LARc_d0[0] ,
    \LARc_address0[2] ,
    ap_enable_reg_pp0_iter1,
    \LARc_address0[1]_0 ,
    \LARc_address0[2]_0 ,
    \LARc_address1[2] ,
    ap_enable_reg_pp0_iter0,
    grp_Quantization_and_coding_fu_126_ap_start_reg,
    ap_start,
    indata_d0,
    ap_rst);
  output [3:0]Q;
  output [0:0]\select_ln291_1_reg_753_reg[5]_0 ;
  output [0:0]\select_ln294_1_reg_773_reg[4]_0 ;
  output [0:0]\select_ln296_1_reg_783_reg[3]_0 ;
  output [15:0]P;
  output \ap_CS_fsm_reg[6]_0 ;
  output \ap_CS_fsm_reg[6]_1 ;
  output \select_ln297_1_reg_788_reg[0]_0 ;
  output [1:0]LARc_address0;
  output [1:0]LARc_address1;
  output \ap_CS_fsm_reg[5]_0 ;
  output [0:0]grp_Quantization_and_coding_fu_126_grp_gsm_add_fu_310_p_din2;
  output LARc_ce1;
  output [1:0]\ap_CS_fsm_reg[5]_1 ;
  output \ap_CS_fsm_reg[6]_2 ;
  output \ap_CS_fsm_reg[7]_0 ;
  output LARc_we1;
  output [2:0]DI;
  output [6:0]LARc_d1;
  output \ap_CS_fsm_reg[7]_1 ;
  output ap_done;
  output \ap_CS_fsm_reg[7]_2 ;
  output \select_ln290_1_reg_738_reg[4]_0 ;
  output \ap_CS_fsm_reg[6]_3 ;
  input ap_clk;
  input [15:0]LARc_q0;
  input [0:0]select_ln289_1_reg_733;
  input \select_ln289_1_reg_733_reg[5]_0 ;
  input \select_ln289_1_reg_733_reg[4]_0 ;
  input \select_ln289_1_reg_733_reg[3]_0 ;
  input \select_ln289_1_reg_733_reg[2]_0 ;
  input \select_ln289_1_reg_733_reg[1]_0 ;
  input \select_ln289_1_reg_733_reg[0]_0 ;
  input \select_ln291_1_reg_753_reg[0]_0 ;
  input \select_ln291_1_reg_753_reg[4]_0 ;
  input \select_ln291_1_reg_753_reg[3]_0 ;
  input \select_ln291_1_reg_753_reg[2]_0 ;
  input \select_ln291_1_reg_753_reg[1]_0 ;
  input \select_ln291_1_reg_753_reg[0]_1 ;
  input \select_ln291_1_reg_753_reg[5]_1 ;
  input \select_ln294_1_reg_773_reg[0]_0 ;
  input \select_ln294_1_reg_773_reg[3]_0 ;
  input \select_ln294_1_reg_773_reg[2]_0 ;
  input \select_ln294_1_reg_773_reg[1]_0 ;
  input \select_ln294_1_reg_773_reg[0]_1 ;
  input \select_ln294_1_reg_773_reg[4]_1 ;
  input \select_ln296_1_reg_783_reg[0]_0 ;
  input \select_ln296_1_reg_783_reg[2]_0 ;
  input \select_ln296_1_reg_783_reg[1]_0 ;
  input \select_ln296_1_reg_783_reg[0]_1 ;
  input \select_ln296_1_reg_783_reg[3]_1 ;
  input [15:0]LARc_q1;
  input \select_ln294_1_reg_773_reg[0]_2 ;
  input \select_ln296_1_reg_783_reg[0]_2 ;
  input \LARc_d0[2] ;
  input [2:0]D;
  input [3:0]\LARc_address0[1] ;
  input \LARc_d0[0] ;
  input [1:0]\LARc_address0[2] ;
  input ap_enable_reg_pp0_iter1;
  input \LARc_address0[1]_0 ;
  input \LARc_address0[2]_0 ;
  input [1:0]\LARc_address1[2] ;
  input ap_enable_reg_pp0_iter0;
  input grp_Quantization_and_coding_fu_126_ap_start_reg;
  input ap_start;
  input [2:0]indata_d0;
  input ap_rst;

  wire [2:0]D;
  wire [2:0]DI;
  wire [1:0]LARc_address0;
  wire [3:0]\LARc_address0[1] ;
  wire \LARc_address0[1]_0 ;
  wire \LARc_address0[1]_INST_0_i_1_n_12 ;
  wire \LARc_address0[1]_INST_0_i_3_n_12 ;
  wire [1:0]\LARc_address0[2] ;
  wire \LARc_address0[2]_0 ;
  wire \LARc_address0[2]_INST_0_i_1_n_12 ;
  wire [1:0]LARc_address1;
  wire [1:0]\LARc_address1[2] ;
  wire LARc_ce1;
  wire LARc_ce1_INST_0_i_1_n_12;
  wire \LARc_d0[0] ;
  wire \LARc_d0[0]_INST_0_i_3_n_12 ;
  wire \LARc_d0[1]_INST_0_i_7_n_12 ;
  wire \LARc_d0[2] ;
  wire \LARc_d0[2]_INST_0_i_4_n_12 ;
  wire \LARc_d0[3]_INST_0_i_6_n_12 ;
  wire [6:0]LARc_d1;
  wire \LARc_d1[0]_INST_0_i_1_n_12 ;
  wire \LARc_d1[1]_INST_0_i_1_n_12 ;
  wire \LARc_d1[2]_INST_0_i_1_n_12 ;
  wire \LARc_d1[3]_INST_0_i_1_n_12 ;
  wire [15:0]LARc_q0;
  wire [15:0]LARc_q1;
  wire LARc_we1;
  wire [15:0]P;
  wire [3:0]Q;
  wire [15:8]add_ln39_fu_48_p2;
  wire add_ln39_fu_48_p2_carry__0_i_1_n_12;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire [1:0]\ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[6]_1 ;
  wire \ap_CS_fsm_reg[6]_2 ;
  wire \ap_CS_fsm_reg[6]_3 ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[7]_1 ;
  wire \ap_CS_fsm_reg[7]_2 ;
  wire \ap_CS_fsm_reg_n_12_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state7;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst;
  wire ap_start;
  wire grp_Quantization_and_coding_fu_126_ap_ready;
  wire grp_Quantization_and_coding_fu_126_ap_start_reg;
  wire [0:0]grp_Quantization_and_coding_fu_126_grp_gsm_add_fu_310_p_din2;
  wire grp_gsm_add_fu_230_n_12;
  wire grp_gsm_add_fu_230_n_14;
  wire grp_gsm_mult_fu_203_n_21;
  wire grp_gsm_mult_fu_203_n_22;
  wire grp_gsm_mult_fu_203_n_23;
  wire grp_gsm_mult_fu_203_n_24;
  wire grp_gsm_mult_fu_203_n_25;
  wire grp_gsm_mult_fu_203_n_27;
  wire grp_gsm_mult_fu_203_n_28;
  wire grp_gsm_mult_fu_203_n_29;
  wire grp_gsm_mult_fu_203_n_31;
  wire grp_gsm_mult_fu_203_n_32;
  wire grp_gsm_mult_fu_203_n_33;
  wire grp_gsm_mult_fu_203_n_34;
  wire grp_gsm_mult_fu_203_n_35;
  wire grp_gsm_mult_fu_203_n_36;
  wire grp_gsm_mult_fu_203_n_37;
  wire grp_gsm_mult_fu_203_n_38;
  wire grp_gsm_mult_fu_203_n_39;
  wire grp_gsm_mult_fu_203_n_40;
  wire grp_gsm_mult_fu_203_n_41;
  wire grp_gsm_mult_fu_203_n_42;
  wire grp_gsm_mult_fu_203_n_43;
  wire grp_gsm_mult_fu_203_n_44;
  wire grp_gsm_mult_fu_203_n_45;
  wire grp_gsm_mult_fu_203_n_46;
  wire grp_gsm_mult_fu_203_n_47;
  wire grp_gsm_mult_fu_203_n_48;
  wire grp_gsm_mult_fu_203_n_49;
  wire grp_gsm_mult_fu_203_n_50;
  wire grp_gsm_mult_fu_203_n_51;
  wire grp_gsm_mult_fu_203_n_52;
  wire grp_gsm_mult_fu_203_n_53;
  wire grp_gsm_mult_fu_203_n_54;
  wire grp_gsm_mult_fu_203_n_55;
  wire grp_gsm_mult_fu_203_n_56;
  wire grp_gsm_mult_fu_203_n_57;
  wire grp_gsm_mult_fu_203_n_58;
  wire grp_gsm_mult_fu_203_n_59;
  wire grp_gsm_mult_fu_203_n_60;
  wire grp_gsm_mult_fu_203_n_61;
  wire grp_gsm_mult_fu_203_n_62;
  wire grp_gsm_mult_fu_203_n_63;
  wire grp_gsm_mult_fu_203_n_64;
  wire grp_gsm_mult_fu_203_n_65;
  wire grp_gsm_mult_fu_203_n_66;
  wire grp_gsm_mult_fu_203_n_67;
  wire grp_gsm_mult_fu_203_n_68;
  wire grp_gsm_mult_fu_203_n_69;
  wire grp_gsm_mult_fu_203_n_70;
  wire grp_gsm_mult_fu_203_n_71;
  wire grp_gsm_mult_fu_203_n_72;
  wire grp_gsm_mult_fu_203_n_73;
  wire grp_gsm_mult_fu_203_n_74;
  wire icmp_ln40_fu_60_p2;
  wire icmp_ln40_fu_60_p2_0;
  wire [2:0]indata_d0;
  wire p_14_in;
  wire reg_271_reg_n_103;
  wire reg_271_reg_n_104;
  wire reg_271_reg_n_105;
  wire reg_271_reg_n_106;
  wire reg_271_reg_n_107;
  wire reg_271_reg_n_108;
  wire reg_271_reg_n_109;
  wire reg_271_reg_n_110;
  wire reg_271_reg_n_111;
  wire reg_271_reg_n_112;
  wire reg_271_reg_n_113;
  wire reg_271_reg_n_114;
  wire reg_271_reg_n_115;
  wire reg_271_reg_n_116;
  wire reg_271_reg_n_117;
  wire [14:2]reg_276;
  wire [0:0]select_ln289_1_reg_733;
  wire \select_ln289_1_reg_733[6]_i_1_n_12 ;
  wire \select_ln289_1_reg_733_reg[0]_0 ;
  wire \select_ln289_1_reg_733_reg[1]_0 ;
  wire \select_ln289_1_reg_733_reg[2]_0 ;
  wire \select_ln289_1_reg_733_reg[3]_0 ;
  wire \select_ln289_1_reg_733_reg[4]_0 ;
  wire \select_ln289_1_reg_733_reg[5]_0 ;
  wire \select_ln289_1_reg_733_reg_n_12_[0] ;
  wire \select_ln289_1_reg_733_reg_n_12_[1] ;
  wire \select_ln289_1_reg_733_reg_n_12_[2] ;
  wire \select_ln289_1_reg_733_reg_n_12_[3] ;
  wire \select_ln289_1_reg_733_reg_n_12_[4] ;
  wire \select_ln289_1_reg_733_reg_n_12_[5] ;
  wire \select_ln289_1_reg_733_reg_n_12_[6] ;
  wire [5:5]select_ln290_1_reg_738;
  wire \select_ln290_1_reg_738[6]_i_1_n_12 ;
  wire \select_ln290_1_reg_738_reg[4]_0 ;
  wire \select_ln290_1_reg_738_reg_n_12_[0] ;
  wire \select_ln290_1_reg_738_reg_n_12_[1] ;
  wire \select_ln290_1_reg_738_reg_n_12_[2] ;
  wire \select_ln290_1_reg_738_reg_n_12_[3] ;
  wire \select_ln290_1_reg_738_reg_n_12_[4] ;
  wire \select_ln290_1_reg_738_reg_n_12_[5] ;
  wire \select_ln290_1_reg_738_reg_n_12_[6] ;
  wire [4:0]select_ln291_1_reg_753;
  wire \select_ln291_1_reg_753_reg[0]_0 ;
  wire \select_ln291_1_reg_753_reg[0]_1 ;
  wire \select_ln291_1_reg_753_reg[1]_0 ;
  wire \select_ln291_1_reg_753_reg[2]_0 ;
  wire \select_ln291_1_reg_753_reg[3]_0 ;
  wire \select_ln291_1_reg_753_reg[4]_0 ;
  wire [0:0]\select_ln291_1_reg_753_reg[5]_0 ;
  wire \select_ln291_1_reg_753_reg[5]_1 ;
  wire [5:0]select_ln292_1_reg_758;
  wire \select_ln292_1_reg_758[5]_i_1_n_12 ;
  wire [3:0]select_ln294_1_reg_773;
  wire \select_ln294_1_reg_773[3]_i_2_n_12 ;
  wire \select_ln294_1_reg_773_reg[0]_0 ;
  wire \select_ln294_1_reg_773_reg[0]_1 ;
  wire \select_ln294_1_reg_773_reg[0]_2 ;
  wire \select_ln294_1_reg_773_reg[1]_0 ;
  wire \select_ln294_1_reg_773_reg[2]_0 ;
  wire \select_ln294_1_reg_773_reg[3]_0 ;
  wire [0:0]\select_ln294_1_reg_773_reg[4]_0 ;
  wire \select_ln294_1_reg_773_reg[4]_1 ;
  wire [4:0]select_ln295_1_reg_778;
  wire [2:0]select_ln296_1_reg_783;
  wire \select_ln296_1_reg_783[2]_i_2_n_12 ;
  wire \select_ln296_1_reg_783_reg[0]_0 ;
  wire \select_ln296_1_reg_783_reg[0]_1 ;
  wire \select_ln296_1_reg_783_reg[0]_2 ;
  wire \select_ln296_1_reg_783_reg[1]_0 ;
  wire \select_ln296_1_reg_783_reg[2]_0 ;
  wire [0:0]\select_ln296_1_reg_783_reg[3]_0 ;
  wire \select_ln296_1_reg_783_reg[3]_1 ;
  wire [3:0]select_ln297_1_reg_788;
  wire \select_ln297_1_reg_788_reg[0]_0 ;
  wire [16:15]sum_fu_54_p2;
  wire sum_fu_54_p2_carry__0_i_1_n_12;
  wire sum_fu_54_p2_carry__0_i_2__1_n_12;
  wire NLW_reg_271_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_reg_271_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_reg_271_reg_OVERFLOW_UNCONNECTED;
  wire NLW_reg_271_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_reg_271_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_reg_271_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_reg_271_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_reg_271_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_reg_271_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_reg_271_reg_P_UNCONNECTED;
  wire [47:0]NLW_reg_271_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_reg_271_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h80BF80BFBFBF8080)) 
    \LARc_address0[1]_INST_0 
       (.I0(\LARc_address0[2] [0]),
        .I1(\LARc_address0[1] [1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\LARc_address0[1]_INST_0_i_1_n_12 ),
        .I4(\LARc_address0[1]_0 ),
        .I5(\LARc_address0[1] [3]),
        .O(LARc_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    \LARc_address0[1]_INST_0_i_1 
       (.I0(Q[3]),
        .I1(ap_CS_fsm_state7),
        .I2(grp_Quantization_and_coding_fu_126_ap_ready),
        .I3(\LARc_address0[1]_INST_0_i_3_n_12 ),
        .O(\LARc_address0[1]_INST_0_i_1_n_12 ));
  LUT5 #(
    .INIT(32'h000000F2)) 
    \LARc_address0[1]_INST_0_i_3 
       (.I0(ap_CS_fsm_state2),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ap_CS_fsm_state7),
        .I4(Q[2]),
        .O(\LARc_address0[1]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \LARc_address0[2]_INST_0 
       (.I0(\LARc_address0[2] [1]),
        .I1(\LARc_address0[1] [1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\LARc_address0[2]_INST_0_i_1_n_12 ),
        .I4(\LARc_address0[1] [3]),
        .I5(\LARc_address0[2]_0 ),
        .O(LARc_address0[1]));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
    \LARc_address0[2]_INST_0_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(grp_Quantization_and_coding_fu_126_ap_ready),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\LARc_address0[2]_INST_0_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hA333)) 
    \LARc_address1[1]_INST_0 
       (.I0(\LARc_address1[2] [0]),
        .I1(\LARc_address0[1]_INST_0_i_1_n_12 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\LARc_address0[1] [1]),
        .O(LARc_address1[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \LARc_address1[2]_INST_0 
       (.I0(\LARc_address1[2] [1]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\LARc_address0[1] [1]),
        .I3(\LARc_address0[2]_INST_0_i_1_n_12 ),
        .O(LARc_address1[1]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    LARc_ce0_INST_0_i_1
       (.I0(\LARc_address0[1] [3]),
        .I1(LARc_ce1_INST_0_i_1_n_12),
        .I2(grp_Quantization_and_coding_fu_126_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_12_[0] ),
        .O(\ap_CS_fsm_reg[6]_2 ));
  LUT6 #(
    .INIT(64'hFFFFF88888888888)) 
    LARc_ce1_INST_0
       (.I0(\LARc_address0[1] [1]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm_reg_n_12_[0] ),
        .I3(grp_Quantization_and_coding_fu_126_ap_start_reg),
        .I4(LARc_ce1_INST_0_i_1_n_12),
        .I5(\LARc_address0[1] [3]),
        .O(LARc_ce1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    LARc_ce1_INST_0_i_1
       (.I0(Q[3]),
        .I1(ap_CS_fsm_state7),
        .I2(grp_Quantization_and_coding_fu_126_ap_ready),
        .I3(grp_gsm_mult_fu_203_n_21),
        .I4(Q[0]),
        .I5(ap_CS_fsm_state2),
        .O(LARc_ce1_INST_0_i_1_n_12));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \LARc_d0[0]_INST_0_i_2 
       (.I0(select_ln297_1_reg_788[0]),
        .I1(grp_Quantization_and_coding_fu_126_ap_ready),
        .I2(\LARc_d0[0]_INST_0_i_3_n_12 ),
        .I3(\LARc_address0[1] [3]),
        .I4(D[0]),
        .I5(\LARc_d0[0] ),
        .O(\select_ln297_1_reg_788_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d0[0]_INST_0_i_3 
       (.I0(select_ln295_1_reg_778[0]),
        .I1(ap_CS_fsm_state7),
        .I2(select_ln292_1_reg_758[0]),
        .I3(Q[3]),
        .I4(\select_ln290_1_reg_738_reg_n_12_[0] ),
        .O(\LARc_d0[0]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h00A2A2A200000000)) 
    \LARc_d0[1]_INST_0_i_4 
       (.I0(\LARc_d0[1]_INST_0_i_7_n_12 ),
        .I1(grp_Quantization_and_coding_fu_126_ap_ready),
        .I2(select_ln297_1_reg_788[1]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\LARc_address0[1] [1]),
        .I5(\LARc_address0[1] [3]),
        .O(\ap_CS_fsm_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCCCFCEEFCEE)) 
    \LARc_d0[1]_INST_0_i_7 
       (.I0(\select_ln290_1_reg_738_reg_n_12_[1] ),
        .I1(grp_Quantization_and_coding_fu_126_ap_ready),
        .I2(select_ln295_1_reg_778[1]),
        .I3(ap_CS_fsm_state7),
        .I4(select_ln292_1_reg_758[1]),
        .I5(Q[3]),
        .O(\LARc_d0[1]_INST_0_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \LARc_d0[2]_INST_0_i_3 
       (.I0(\LARc_d0[2] ),
        .I1(D[1]),
        .I2(\LARc_address0[1] [3]),
        .I3(select_ln297_1_reg_788[2]),
        .I4(grp_Quantization_and_coding_fu_126_ap_ready),
        .I5(\LARc_d0[2]_INST_0_i_4_n_12 ),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d0[2]_INST_0_i_4 
       (.I0(select_ln295_1_reg_778[2]),
        .I1(ap_CS_fsm_state7),
        .I2(select_ln292_1_reg_758[2]),
        .I3(Q[3]),
        .I4(\select_ln290_1_reg_738_reg_n_12_[2] ),
        .O(\LARc_d0[2]_INST_0_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \LARc_d0[3]_INST_0_i_3 
       (.I0(\LARc_d0[2] ),
        .I1(D[2]),
        .I2(\LARc_address0[1] [3]),
        .I3(select_ln297_1_reg_788[3]),
        .I4(grp_Quantization_and_coding_fu_126_ap_ready),
        .I5(\LARc_d0[3]_INST_0_i_6_n_12 ),
        .O(\ap_CS_fsm_reg[6]_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d0[3]_INST_0_i_6 
       (.I0(select_ln295_1_reg_778[3]),
        .I1(ap_CS_fsm_state7),
        .I2(select_ln292_1_reg_758[3]),
        .I3(Q[3]),
        .I4(\select_ln290_1_reg_738_reg_n_12_[3] ),
        .O(\LARc_d0[3]_INST_0_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \LARc_d0[4]_INST_0_i_6 
       (.I0(\select_ln290_1_reg_738_reg_n_12_[4] ),
        .I1(Q[3]),
        .I2(select_ln292_1_reg_758[4]),
        .I3(ap_CS_fsm_state7),
        .I4(select_ln295_1_reg_778[4]),
        .I5(grp_Quantization_and_coding_fu_126_ap_ready),
        .O(\select_ln290_1_reg_738_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000540400000000)) 
    \LARc_d0[5]_INST_0_i_4 
       (.I0(grp_Quantization_and_coding_fu_126_ap_ready),
        .I1(\select_ln290_1_reg_738_reg_n_12_[5] ),
        .I2(Q[3]),
        .I3(select_ln292_1_reg_758[5]),
        .I4(ap_CS_fsm_state7),
        .I5(\LARc_address0[1] [3]),
        .O(\ap_CS_fsm_reg[7]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \LARc_d0[6]_INST_0_i_6 
       (.I0(ap_CS_fsm_state7),
        .I1(\select_ln290_1_reg_738_reg_n_12_[6] ),
        .I2(Q[3]),
        .I3(grp_Quantization_and_coding_fu_126_ap_ready),
        .O(\ap_CS_fsm_reg[6]_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \LARc_d1[0]_INST_0 
       (.I0(select_ln296_1_reg_783[0]),
        .I1(grp_Quantization_and_coding_fu_126_ap_ready),
        .I2(\LARc_d1[0]_INST_0_i_1_n_12 ),
        .O(LARc_d1[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d1[0]_INST_0_i_1 
       (.I0(select_ln294_1_reg_773[0]),
        .I1(ap_CS_fsm_state7),
        .I2(select_ln291_1_reg_753[0]),
        .I3(Q[3]),
        .I4(\select_ln289_1_reg_733_reg_n_12_[0] ),
        .O(\LARc_d1[0]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \LARc_d1[1]_INST_0 
       (.I0(select_ln296_1_reg_783[1]),
        .I1(grp_Quantization_and_coding_fu_126_ap_ready),
        .I2(\LARc_d1[1]_INST_0_i_1_n_12 ),
        .O(LARc_d1[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d1[1]_INST_0_i_1 
       (.I0(select_ln294_1_reg_773[1]),
        .I1(ap_CS_fsm_state7),
        .I2(select_ln291_1_reg_753[1]),
        .I3(Q[3]),
        .I4(\select_ln289_1_reg_733_reg_n_12_[1] ),
        .O(\LARc_d1[1]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \LARc_d1[2]_INST_0 
       (.I0(select_ln296_1_reg_783[2]),
        .I1(grp_Quantization_and_coding_fu_126_ap_ready),
        .I2(\LARc_d1[2]_INST_0_i_1_n_12 ),
        .O(LARc_d1[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d1[2]_INST_0_i_1 
       (.I0(select_ln294_1_reg_773[2]),
        .I1(ap_CS_fsm_state7),
        .I2(select_ln291_1_reg_753[2]),
        .I3(Q[3]),
        .I4(\select_ln289_1_reg_733_reg_n_12_[2] ),
        .O(\LARc_d1[2]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \LARc_d1[3]_INST_0 
       (.I0(\select_ln296_1_reg_783_reg[3]_0 ),
        .I1(grp_Quantization_and_coding_fu_126_ap_ready),
        .I2(\LARc_d1[3]_INST_0_i_1_n_12 ),
        .O(LARc_d1[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d1[3]_INST_0_i_1 
       (.I0(select_ln294_1_reg_773[3]),
        .I1(ap_CS_fsm_state7),
        .I2(select_ln291_1_reg_753[3]),
        .I3(Q[3]),
        .I4(\select_ln289_1_reg_733_reg_n_12_[3] ),
        .O(\LARc_d1[3]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \LARc_d1[4]_INST_0 
       (.I0(\select_ln289_1_reg_733_reg_n_12_[4] ),
        .I1(Q[3]),
        .I2(select_ln291_1_reg_753[4]),
        .I3(ap_CS_fsm_state7),
        .I4(\select_ln294_1_reg_773_reg[4]_0 ),
        .I5(grp_Quantization_and_coding_fu_126_ap_ready),
        .O(LARc_d1[4]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \LARc_d1[5]_INST_0 
       (.I0(ap_CS_fsm_state7),
        .I1(\select_ln291_1_reg_753_reg[5]_0 ),
        .I2(Q[3]),
        .I3(\select_ln289_1_reg_733_reg_n_12_[5] ),
        .I4(grp_Quantization_and_coding_fu_126_ap_ready),
        .O(LARc_d1[5]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \LARc_d1[6]_INST_0 
       (.I0(ap_CS_fsm_state7),
        .I1(\select_ln289_1_reg_733_reg_n_12_[6] ),
        .I2(Q[3]),
        .I3(grp_Quantization_and_coding_fu_126_ap_ready),
        .O(LARc_d1[6]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    LARc_we1_INST_0
       (.I0(\LARc_address0[1] [3]),
        .I1(grp_Quantization_and_coding_fu_126_ap_ready),
        .I2(ap_CS_fsm_state7),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(LARc_we1));
  LUT2 #(
    .INIT(4'hE)) 
    add_ln39_fu_48_p2_carry__0_i_1
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(add_ln39_fu_48_p2_carry__0_i_1_n_12));
  LUT6 #(
    .INIT(64'h8A88FFFF8A888A88)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(\LARc_address0[1] [3]),
        .I1(grp_Quantization_and_coding_fu_126_ap_ready),
        .I2(grp_Quantization_and_coding_fu_126_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_12_[0] ),
        .I4(ap_start),
        .I5(\LARc_address0[1] [0]),
        .O(\ap_CS_fsm_reg[5]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(grp_Quantization_and_coding_fu_126_ap_ready),
        .I1(grp_Quantization_and_coding_fu_126_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_12_[0] ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(\ap_CS_fsm_reg_n_12_[0] ),
        .I1(grp_Quantization_and_coding_fu_126_ap_start_reg),
        .I2(p_14_in),
        .I3(grp_Quantization_and_coding_fu_126_ap_ready),
        .I4(ap_CS_fsm_state7),
        .I5(Q[3]),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[6]_i_1__1 
       (.I0(\LARc_address0[1] [2]),
        .I1(grp_Quantization_and_coding_fu_126_ap_ready),
        .I2(grp_Quantization_and_coding_fu_126_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_12_[0] ),
        .I4(\LARc_address0[1] [3]),
        .O(\ap_CS_fsm_reg[5]_1 [1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_12_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(Q[0]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(Q[1]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(Q[2]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(Q[3]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(grp_Quantization_and_coding_fu_126_ap_ready),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    ap_ready_INST_0
       (.I0(\ap_CS_fsm_reg_n_12_[0] ),
        .I1(grp_Quantization_and_coding_fu_126_ap_start_reg),
        .I2(grp_Quantization_and_coding_fu_126_ap_ready),
        .I3(\LARc_address0[1] [3]),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_Quantization_and_coding_fu_126_ap_start_reg_i_1
       (.I0(grp_Quantization_and_coding_fu_126_ap_ready),
        .I1(\LARc_address0[1] [2]),
        .I2(grp_Quantization_and_coding_fu_126_ap_start_reg),
        .O(\ap_CS_fsm_reg[7]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_gsm_add_5 grp_gsm_add_fu_230
       (.CO(grp_gsm_add_fu_230_n_12),
        .DI({sum_fu_54_p2_carry__0_i_1_n_12,reg_276[14:12],sum_fu_54_p2_carry__0_i_2__1_n_12,reg_276[10]}),
        .O({sum_fu_54_p2[15],grp_gsm_add_fu_230_n_14}),
        .Q(Q[3:1]),
        .S({grp_gsm_mult_fu_203_n_43,grp_gsm_mult_fu_203_n_44,grp_gsm_mult_fu_203_n_45,reg_276[6:4],grp_gsm_mult_fu_203_n_46,reg_276[2]}),
        .add_ln39_fu_48_p2(add_ln39_fu_48_p2),
        .icmp_ln40_fu_60_p2_carry_i_3__0(icmp_ln40_fu_60_p2),
        .icmp_ln40_fu_60_p2_carry_i_3__0_0({grp_gsm_mult_fu_203_n_47,grp_gsm_mult_fu_203_n_48,grp_gsm_mult_fu_203_n_49,grp_gsm_mult_fu_203_n_50,grp_gsm_mult_fu_203_n_51,grp_gsm_mult_fu_203_n_52}),
        .\select_ln290_1_reg_738[0]_i_2 (grp_gsm_mult_fu_203_n_32),
        .\select_ln290_1_reg_738[0]_i_2_0 ({sum_fu_54_p2[16],grp_gsm_mult_fu_203_n_31}),
        .\select_ln290_1_reg_738[0]_i_2_1 ({grp_gsm_mult_fu_203_n_39,grp_gsm_mult_fu_203_n_40,grp_gsm_mult_fu_203_n_41,grp_gsm_mult_fu_203_n_42}),
        .\select_ln290_1_reg_738[1]_i_2 (add_ln39_fu_48_p2_carry__0_i_1_n_12),
        .\select_ln290_1_reg_738[1]_i_2_0 ({grp_gsm_mult_fu_203_n_33,grp_gsm_mult_fu_203_n_34,grp_gsm_mult_fu_203_n_35,grp_gsm_mult_fu_203_n_36,grp_gsm_mult_fu_203_n_37,grp_gsm_mult_fu_203_n_38}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_gsm_add_6 grp_gsm_add_fu_237
       (.CO(icmp_ln40_fu_60_p2_0),
        .DI(grp_gsm_mult_fu_203_n_29),
        .S({grp_gsm_mult_fu_203_n_27,grp_gsm_mult_fu_203_n_28}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_gsm_mult grp_gsm_mult_fu_203
       (.B({grp_gsm_mult_fu_203_n_21,grp_gsm_mult_fu_203_n_22,grp_gsm_mult_fu_203_n_23,grp_gsm_mult_fu_203_n_24}),
        .CEP(p_14_in),
        .CO(icmp_ln40_fu_60_p2_0),
        .DI(grp_gsm_mult_fu_203_n_29),
        .LARc_q0(LARc_q0),
        .O({sum_fu_54_p2[15],grp_gsm_add_fu_230_n_14}),
        .P({reg_276[14:12],reg_276[10],reg_276[6:4],reg_276[2]}),
        .Q({Q,ap_CS_fsm_state2}),
        .S({grp_gsm_mult_fu_203_n_27,grp_gsm_mult_fu_203_n_28}),
        .SS(grp_gsm_mult_fu_203_n_68),
        .add_ln39_fu_48_p2(add_ln39_fu_48_p2),
        .\ap_CS_fsm_reg[2] (grp_gsm_mult_fu_203_n_55),
        .\ap_CS_fsm_reg[2]_0 (grp_gsm_mult_fu_203_n_56),
        .\ap_CS_fsm_reg[2]_1 (grp_gsm_mult_fu_203_n_57),
        .\ap_CS_fsm_reg[2]_2 (grp_gsm_mult_fu_203_n_58),
        .\ap_CS_fsm_reg[2]_3 (grp_gsm_mult_fu_203_n_59),
        .\ap_CS_fsm_reg[2]_4 (grp_gsm_mult_fu_203_n_60),
        .\ap_CS_fsm_reg[3] ({grp_gsm_mult_fu_203_n_33,grp_gsm_mult_fu_203_n_34,grp_gsm_mult_fu_203_n_35,grp_gsm_mult_fu_203_n_36,grp_gsm_mult_fu_203_n_37,grp_gsm_mult_fu_203_n_38}),
        .\ap_CS_fsm_reg[3]_0 ({grp_gsm_mult_fu_203_n_39,grp_gsm_mult_fu_203_n_40,grp_gsm_mult_fu_203_n_41,grp_gsm_mult_fu_203_n_42}),
        .\ap_CS_fsm_reg[3]_1 ({grp_gsm_mult_fu_203_n_43,grp_gsm_mult_fu_203_n_44,grp_gsm_mult_fu_203_n_45,grp_gsm_mult_fu_203_n_46}),
        .\ap_CS_fsm_reg[3]_2 ({grp_gsm_mult_fu_203_n_47,grp_gsm_mult_fu_203_n_48,grp_gsm_mult_fu_203_n_49,grp_gsm_mult_fu_203_n_50,grp_gsm_mult_fu_203_n_51,grp_gsm_mult_fu_203_n_52}),
        .\ap_CS_fsm_reg[3]_3 (grp_gsm_mult_fu_203_n_61),
        .\ap_CS_fsm_reg[3]_4 (grp_gsm_mult_fu_203_n_62),
        .\ap_CS_fsm_reg[3]_5 (grp_gsm_mult_fu_203_n_63),
        .\ap_CS_fsm_reg[3]_6 (grp_gsm_mult_fu_203_n_64),
        .\ap_CS_fsm_reg[3]_7 (grp_gsm_mult_fu_203_n_65),
        .\ap_CS_fsm_reg[4] (grp_gsm_mult_fu_203_n_25),
        .\ap_CS_fsm_reg[4]_0 (grp_gsm_mult_fu_203_n_69),
        .\ap_CS_fsm_reg[4]_1 (grp_gsm_mult_fu_203_n_70),
        .\ap_CS_fsm_reg[4]_2 (grp_gsm_mult_fu_203_n_71),
        .\ap_CS_fsm_reg[4]_3 (grp_gsm_mult_fu_203_n_72),
        .\ap_CS_fsm_reg[5] (grp_gsm_mult_fu_203_n_66),
        .ap_clk(ap_clk),
        .select_ln290_1_reg_738(select_ln290_1_reg_738),
        .\select_ln290_1_reg_738[5]_i_3 (grp_gsm_mult_fu_203_n_67),
        .\select_ln290_1_reg_738_reg[0] (icmp_ln40_fu_60_p2),
        .\select_ln290_1_reg_738_reg[0]_0 (grp_gsm_add_fu_230_n_12),
        .select_ln295_1_reg_778(select_ln295_1_reg_778[4]),
        .\select_ln295_1_reg_778_reg[4] (grp_gsm_mult_fu_203_n_73),
        .select_ln297_1_reg_788(select_ln297_1_reg_788[3]),
        .\select_ln297_1_reg_788[1]_i_2 (grp_gsm_mult_fu_203_n_53),
        .\select_ln297_1_reg_788[1]_i_2_0 (grp_gsm_mult_fu_203_n_54),
        .\select_ln297_1_reg_788_reg[3] (grp_gsm_mult_fu_203_n_74),
        .sum_fu_54_p2_carry__0({sum_fu_54_p2[16],grp_gsm_mult_fu_203_n_31}),
        .sum_fu_54_p2_carry__0_0(grp_gsm_mult_fu_203_n_32));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    reg_271_reg
       (.A({LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1[15],LARc_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_reg_271_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,grp_gsm_mult_fu_203_n_21,grp_gsm_mult_fu_203_n_22,grp_gsm_mult_fu_203_n_23,1'b0,grp_gsm_mult_fu_203_n_24,grp_gsm_mult_fu_203_n_24,Q[2],grp_gsm_mult_fu_203_n_24,Q[2],1'b0,Q[2],grp_gsm_mult_fu_203_n_24,grp_gsm_mult_fu_203_n_22,Q[2],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_reg_271_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_reg_271_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_reg_271_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_14_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_reg_271_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_reg_271_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_reg_271_reg_P_UNCONNECTED[47:31],P,reg_271_reg_n_103,reg_271_reg_n_104,reg_271_reg_n_105,reg_271_reg_n_106,reg_271_reg_n_107,reg_271_reg_n_108,reg_271_reg_n_109,reg_271_reg_n_110,reg_271_reg_n_111,reg_271_reg_n_112,reg_271_reg_n_113,reg_271_reg_n_114,reg_271_reg_n_115,reg_271_reg_n_116,reg_271_reg_n_117}),
        .PATTERNBDETECT(NLW_reg_271_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_reg_271_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_reg_271_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_reg_271_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_reg_271_reg_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln289_1_reg_733[6]_i_1 
       (.I0(\select_ln289_1_reg_733_reg_n_12_[6] ),
        .I1(Q[0]),
        .O(\select_ln289_1_reg_733[6]_i_1_n_12 ));
  FDSE \select_ln289_1_reg_733_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\select_ln289_1_reg_733_reg[0]_0 ),
        .Q(\select_ln289_1_reg_733_reg_n_12_[0] ),
        .S(select_ln289_1_reg_733));
  FDSE \select_ln289_1_reg_733_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\select_ln289_1_reg_733_reg[1]_0 ),
        .Q(\select_ln289_1_reg_733_reg_n_12_[1] ),
        .S(select_ln289_1_reg_733));
  FDSE \select_ln289_1_reg_733_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\select_ln289_1_reg_733_reg[2]_0 ),
        .Q(\select_ln289_1_reg_733_reg_n_12_[2] ),
        .S(select_ln289_1_reg_733));
  FDSE \select_ln289_1_reg_733_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\select_ln289_1_reg_733_reg[3]_0 ),
        .Q(\select_ln289_1_reg_733_reg_n_12_[3] ),
        .S(select_ln289_1_reg_733));
  FDSE \select_ln289_1_reg_733_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\select_ln289_1_reg_733_reg[4]_0 ),
        .Q(\select_ln289_1_reg_733_reg_n_12_[4] ),
        .S(select_ln289_1_reg_733));
  FDSE \select_ln289_1_reg_733_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\select_ln289_1_reg_733_reg[5]_0 ),
        .Q(\select_ln289_1_reg_733_reg_n_12_[5] ),
        .S(select_ln289_1_reg_733));
  FDRE \select_ln289_1_reg_733_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln289_1_reg_733[6]_i_1_n_12 ),
        .Q(\select_ln289_1_reg_733_reg_n_12_[6] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln290_1_reg_738[6]_i_1 
       (.I0(\select_ln290_1_reg_738_reg_n_12_[6] ),
        .I1(Q[0]),
        .O(\select_ln290_1_reg_738[6]_i_1_n_12 ));
  FDSE \select_ln290_1_reg_738_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(grp_gsm_mult_fu_203_n_59),
        .Q(\select_ln290_1_reg_738_reg_n_12_[0] ),
        .S(select_ln290_1_reg_738));
  FDSE \select_ln290_1_reg_738_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(grp_gsm_mult_fu_203_n_58),
        .Q(\select_ln290_1_reg_738_reg_n_12_[1] ),
        .S(select_ln290_1_reg_738));
  FDSE \select_ln290_1_reg_738_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(grp_gsm_mult_fu_203_n_57),
        .Q(\select_ln290_1_reg_738_reg_n_12_[2] ),
        .S(select_ln290_1_reg_738));
  FDSE \select_ln290_1_reg_738_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(grp_gsm_mult_fu_203_n_56),
        .Q(\select_ln290_1_reg_738_reg_n_12_[3] ),
        .S(select_ln290_1_reg_738));
  FDSE \select_ln290_1_reg_738_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(grp_gsm_mult_fu_203_n_55),
        .Q(\select_ln290_1_reg_738_reg_n_12_[4] ),
        .S(select_ln290_1_reg_738));
  FDSE \select_ln290_1_reg_738_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(grp_gsm_mult_fu_203_n_60),
        .Q(\select_ln290_1_reg_738_reg_n_12_[5] ),
        .S(select_ln290_1_reg_738));
  FDRE \select_ln290_1_reg_738_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln290_1_reg_738[6]_i_1_n_12 ),
        .Q(\select_ln290_1_reg_738_reg_n_12_[6] ),
        .R(1'b0));
  FDSE \select_ln291_1_reg_753_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\select_ln291_1_reg_753_reg[0]_1 ),
        .Q(select_ln291_1_reg_753[0]),
        .S(\select_ln291_1_reg_753_reg[0]_0 ));
  FDSE \select_ln291_1_reg_753_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\select_ln291_1_reg_753_reg[1]_0 ),
        .Q(select_ln291_1_reg_753[1]),
        .S(\select_ln291_1_reg_753_reg[0]_0 ));
  FDSE \select_ln291_1_reg_753_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\select_ln291_1_reg_753_reg[2]_0 ),
        .Q(select_ln291_1_reg_753[2]),
        .S(\select_ln291_1_reg_753_reg[0]_0 ));
  FDSE \select_ln291_1_reg_753_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\select_ln291_1_reg_753_reg[3]_0 ),
        .Q(select_ln291_1_reg_753[3]),
        .S(\select_ln291_1_reg_753_reg[0]_0 ));
  FDSE \select_ln291_1_reg_753_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\select_ln291_1_reg_753_reg[4]_0 ),
        .Q(select_ln291_1_reg_753[4]),
        .S(\select_ln291_1_reg_753_reg[0]_0 ));
  FDRE \select_ln291_1_reg_753_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln291_1_reg_753_reg[5]_1 ),
        .Q(\select_ln291_1_reg_753_reg[5]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln292_1_reg_758[5]_i_1 
       (.I0(select_ln292_1_reg_758[5]),
        .I1(Q[1]),
        .O(\select_ln292_1_reg_758[5]_i_1_n_12 ));
  FDSE \select_ln292_1_reg_758_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_gsm_mult_fu_203_n_64),
        .Q(select_ln292_1_reg_758[0]),
        .S(grp_gsm_mult_fu_203_n_68));
  FDSE \select_ln292_1_reg_758_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_gsm_mult_fu_203_n_63),
        .Q(select_ln292_1_reg_758[1]),
        .S(grp_gsm_mult_fu_203_n_68));
  FDSE \select_ln292_1_reg_758_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_gsm_mult_fu_203_n_62),
        .Q(select_ln292_1_reg_758[2]),
        .S(grp_gsm_mult_fu_203_n_68));
  FDSE \select_ln292_1_reg_758_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_gsm_mult_fu_203_n_61),
        .Q(select_ln292_1_reg_758[3]),
        .S(grp_gsm_mult_fu_203_n_68));
  FDSE \select_ln292_1_reg_758_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(grp_gsm_mult_fu_203_n_65),
        .Q(select_ln292_1_reg_758[4]),
        .S(grp_gsm_mult_fu_203_n_68));
  FDRE \select_ln292_1_reg_758_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln292_1_reg_758[5]_i_1_n_12 ),
        .Q(select_ln292_1_reg_758[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln294_1_reg_773[3]_i_2 
       (.I0(Q[2]),
        .I1(\select_ln294_1_reg_773_reg[0]_2 ),
        .O(\select_ln294_1_reg_773[3]_i_2_n_12 ));
  FDSE \select_ln294_1_reg_773_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln294_1_reg_773[3]_i_2_n_12 ),
        .D(\select_ln294_1_reg_773_reg[0]_1 ),
        .Q(select_ln294_1_reg_773[0]),
        .S(\select_ln294_1_reg_773_reg[0]_0 ));
  FDSE \select_ln294_1_reg_773_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln294_1_reg_773[3]_i_2_n_12 ),
        .D(\select_ln294_1_reg_773_reg[1]_0 ),
        .Q(select_ln294_1_reg_773[1]),
        .S(\select_ln294_1_reg_773_reg[0]_0 ));
  FDSE \select_ln294_1_reg_773_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln294_1_reg_773[3]_i_2_n_12 ),
        .D(\select_ln294_1_reg_773_reg[2]_0 ),
        .Q(select_ln294_1_reg_773[2]),
        .S(\select_ln294_1_reg_773_reg[0]_0 ));
  FDSE \select_ln294_1_reg_773_reg[3] 
       (.C(ap_clk),
        .CE(\select_ln294_1_reg_773[3]_i_2_n_12 ),
        .D(\select_ln294_1_reg_773_reg[3]_0 ),
        .Q(select_ln294_1_reg_773[3]),
        .S(\select_ln294_1_reg_773_reg[0]_0 ));
  FDRE \select_ln294_1_reg_773_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln294_1_reg_773_reg[4]_1 ),
        .Q(\select_ln294_1_reg_773_reg[4]_0 ),
        .R(1'b0));
  FDSE \select_ln295_1_reg_778_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(grp_gsm_mult_fu_203_n_69),
        .Q(select_ln295_1_reg_778[0]),
        .S(grp_gsm_mult_fu_203_n_25));
  FDSE \select_ln295_1_reg_778_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(grp_gsm_mult_fu_203_n_70),
        .Q(select_ln295_1_reg_778[1]),
        .S(grp_gsm_mult_fu_203_n_25));
  FDSE \select_ln295_1_reg_778_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(grp_gsm_mult_fu_203_n_71),
        .Q(select_ln295_1_reg_778[2]),
        .S(grp_gsm_mult_fu_203_n_25));
  FDSE \select_ln295_1_reg_778_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(grp_gsm_mult_fu_203_n_72),
        .Q(select_ln295_1_reg_778[3]),
        .S(1'b0));
  FDRE \select_ln295_1_reg_778_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_mult_fu_203_n_73),
        .Q(select_ln295_1_reg_778[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln296_1_reg_783[2]_i_2 
       (.I0(Q[3]),
        .I1(\select_ln296_1_reg_783_reg[0]_2 ),
        .O(\select_ln296_1_reg_783[2]_i_2_n_12 ));
  FDSE \select_ln296_1_reg_783_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln296_1_reg_783[2]_i_2_n_12 ),
        .D(\select_ln296_1_reg_783_reg[0]_1 ),
        .Q(select_ln296_1_reg_783[0]),
        .S(\select_ln296_1_reg_783_reg[0]_0 ));
  FDSE \select_ln296_1_reg_783_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln296_1_reg_783[2]_i_2_n_12 ),
        .D(\select_ln296_1_reg_783_reg[1]_0 ),
        .Q(select_ln296_1_reg_783[1]),
        .S(\select_ln296_1_reg_783_reg[0]_0 ));
  FDSE \select_ln296_1_reg_783_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln296_1_reg_783[2]_i_2_n_12 ),
        .D(\select_ln296_1_reg_783_reg[2]_0 ),
        .Q(select_ln296_1_reg_783[2]),
        .S(\select_ln296_1_reg_783_reg[0]_0 ));
  FDRE \select_ln296_1_reg_783_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln296_1_reg_783_reg[3]_1 ),
        .Q(\select_ln296_1_reg_783_reg[3]_0 ),
        .R(1'b0));
  FDSE \select_ln297_1_reg_788_reg[0] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(grp_gsm_mult_fu_203_n_54),
        .Q(select_ln297_1_reg_788[0]),
        .S(grp_gsm_mult_fu_203_n_66));
  FDSE \select_ln297_1_reg_788_reg[1] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(grp_gsm_mult_fu_203_n_53),
        .Q(select_ln297_1_reg_788[1]),
        .S(grp_gsm_mult_fu_203_n_66));
  FDSE \select_ln297_1_reg_788_reg[2] 
       (.C(ap_clk),
        .CE(Q[3]),
        .D(grp_gsm_mult_fu_203_n_67),
        .Q(select_ln297_1_reg_788[2]),
        .S(grp_gsm_mult_fu_203_n_66));
  FDRE \select_ln297_1_reg_788_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_mult_fu_203_n_74),
        .Q(select_ln297_1_reg_788[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    sum_fu_54_p2_carry__0_i_1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(sum_fu_54_p2_carry__0_i_1_n_12));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    sum_fu_54_p2_carry__0_i_17
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(grp_Quantization_and_coding_fu_126_grp_gsm_add_fu_310_p_din2));
  LUT2 #(
    .INIT(4'hE)) 
    sum_fu_54_p2_carry__0_i_2__1
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(sum_fu_54_p2_carry__0_i_2__1_n_12));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sum_fu_54_p2_carry_i_18
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    sum_fu_54_p2_carry_i_2
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\LARc_address0[1] [3]),
        .I3(indata_d0[2]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F20)) 
    sum_fu_54_p2_carry_i_4
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\LARc_address0[1] [3]),
        .I3(indata_d0[1]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F20)) 
    sum_fu_54_p2_carry_i_6
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\LARc_address0[1] [3]),
        .I3(indata_d0[0]),
        .O(DI[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Reflection_coefficients
   (D,
    grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_start,
    grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_start,
    S,
    temp_37_gsm_abs_fu_120_ap_return,
    DI,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    indata_q0_10_sp_1,
    \indata_q0[10]_0 ,
    indata_q0_11_sp_1,
    ram_reg_bram_0_6,
    \select_ln291_1_reg_753_reg[5] ,
    add_ln39_fu_48_p2_carry__0,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[4]_1 ,
    \select_ln294_1_reg_773_reg[4] ,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[5]_1 ,
    \select_ln296_1_reg_783_reg[3] ,
    ce0,
    \ap_CS_fsm_reg[12]_0 ,
    LARc_d0,
    \ap_CS_fsm_reg[6]_0 ,
    LARc_we0,
    LARc_ce0,
    \ap_CS_fsm_reg[4]_2 ,
    \i_fu_76_reg[1] ,
    \ap_CS_fsm_reg[3]_0 ,
    grp_gsm_norm_fu_276_ap_start_reg_reg_0,
    \i_fu_90_reg[3]_0 ,
    grp_gsm_mult_r_fu_298_ap_start_reg_reg_0,
    \ap_CS_fsm_reg[16]_0 ,
    LARc_address0,
    \i_fu_90_reg[1]_0 ,
    \i_fu_90_reg[2]_0 ,
    \select_ln219_reg_821_reg[14]_0 ,
    indata_q0_15_sp_1,
    \ap_CS_fsm_reg[5]_2 ,
    \ap_CS_fsm_reg[4]_3 ,
    \ap_CS_fsm_reg[3]_1 ,
    select_ln289_1_reg_733,
    \ap_CS_fsm_reg[0]_0 ,
    B,
    A,
    \select_ln219_reg_821_reg[4]_0 ,
    \L_ACF_load_reg_662_reg[14]_0 ,
    \L_ACF_load_reg_662_reg[29]_0 ,
    or_ln107_fu_347_p2,
    and_ln107_fu_305_p2,
    and_ln107_4_fu_341_p2,
    \L_ACF_load_reg_662_reg[62]_0 ,
    \L_ACF_load_reg_662_reg[63]_0 ,
    \L_ACF_load_reg_662_reg[1]_0 ,
    \L_ACF_load_reg_662_reg[46]_0 ,
    \ap_CS_fsm_reg[3]_2 ,
    ram_reg_0_15_0_0_i_7,
    sum_fu_54_p2_carry__0,
    tmp_6_gsm_add_fu_315_b,
    \ap_CS_fsm_reg[6]_1 ,
    \ap_CS_fsm_reg[3]_3 ,
    \L_ACF_load_reg_662_reg[30]_0 ,
    \P_load_1_reg_862_reg[15]_0 ,
    \P_load_1_reg_862_reg[15]_1 ,
    \P_load_reg_799_reg[7]_0 ,
    \K_load_reg_856_reg[15]_0 ,
    \K_load_reg_856_reg[7]_0 ,
    \P_load_reg_799_reg[7]_1 ,
    \K_load_reg_856_reg[7]_1 ,
    \K_load_reg_856_reg[15]_1 ,
    \L_ACF_load_reg_662_reg[29]_1 ,
    \L_ACF_load_reg_662_reg[63]_1 ,
    \L_ACF_load_reg_662_reg[63]_2 ,
    \L_ACF_load_reg_662_reg[6]_0 ,
    \ap_CS_fsm_reg[5]_3 ,
    \ap_CS_fsm_reg[4]_4 ,
    \ap_CS_fsm_reg[3]_4 ,
    \ap_CS_fsm_reg[5]_4 ,
    \ap_CS_fsm_reg[4]_5 ,
    \ap_CS_fsm_reg[3]_5 ,
    \ap_CS_fsm_reg[4]_6 ,
    \ap_CS_fsm_reg[3]_6 ,
    \ap_CS_fsm_reg[3]_7 ,
    icmp_ln40_fu_60_p2_carry,
    icmp_ln40_fu_60_p2_carry_0,
    icmp_ln40_fu_60_p2_carry_1,
    icmp_ln40_fu_60_p2_carry_2,
    icmp_ln40_fu_60_p2_carry_3,
    icmp_ln40_fu_60_p2_carry_4,
    \ap_CS_fsm_reg[2]_0 ,
    \sh_prom_cast_cast_cast_cast_reg_671_reg[5]_0 ,
    ap_clk,
    DINADIN,
    icmp_ln172_fu_340_p2,
    ap_rst,
    \smax_fu_114_reg[14]_i_4 ,
    \select_ln291_1_reg_753_reg[5]_0 ,
    Q,
    add_ln39_fu_48_p2,
    CO,
    O,
    \select_ln294_1_reg_773_reg[4]_0 ,
    \select_ln296_1_reg_783_reg[3]_0 ,
    \select_ln289_1_reg_733_reg[5] ,
    grp_Reflection_coefficients_fu_111_ap_start_reg,
    LARc_ce0_0,
    ram_reg_bram_1,
    LARc_q1,
    ap_enable_reg_pp0_iter1,
    LARc_d0_2_sp_1,
    LARc_d0_3_sp_1,
    LARc_d0_4_sp_1,
    LARc_d0_5_sp_1,
    LARc_d0_6_sp_1,
    LARc_d0_1_sp_1,
    LARc_d0_0_sp_1,
    LARc_we1,
    LARc_ce0_1,
    ap_enable_reg_pp0_iter0,
    ap_NS_fsm,
    grp_Autocorrelation_fu_101_grp_gsm_norm_fu_305_p_start,
    grp_gsm_norm_fu_276_ap_start_reg_reg_1,
    grp_gsm_norm_fu_305_ap_done,
    grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_start,
    \LARc_address0[0] ,
    indata_q0,
    \LARc_d0[11]_INST_0_i_5 ,
    \LARc_d0[11]_INST_0_i_5_0 ,
    \LARc_d0[9]_INST_0_i_6 ,
    \LARc_d0[9]_INST_0_i_6_0 ,
    \smax_fu_114[6]_i_7 ,
    \smax_fu_114[6]_i_7_0 ,
    \LARc_d0[6]_INST_0_i_8 ,
    \LARc_d0[6]_INST_0_i_8_0 ,
    grp_gsm_mult_r_fu_298_ap_start_reg_reg_1,
    \icmp_ln55_1_reg_93_reg[0] ,
    DSP_A_B_DATA_INST,
    grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2,
    \or_ln107_reg_471_reg[0] ,
    \q0_reg[0] ,
    \ap_CS_fsm_reg[4]_7 ,
    add_ln39_fu_48_p2_carry__0_0,
    P,
    sum_fu_54_p2_carry,
    add_ln39_fu_48_p2_0,
    add_ln39_fu_48_p2_carry__0_1,
    add_ln39_fu_48_p2_carry__0_2,
    grp_gsm_norm_fu_305_ap_return,
    d0,
    SS,
    \L_ACF_load_reg_662_reg[63]_3 );
  output [2:0]D;
  output grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_start;
  output grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_start;
  output [6:0]S;
  output [14:0]temp_37_gsm_abs_fu_120_ap_return;
  output [0:0]DI;
  output ram_reg_bram_0;
  output ram_reg_bram_0_0;
  output ram_reg_bram_0_1;
  output ram_reg_bram_0_2;
  output ram_reg_bram_0_3;
  output ram_reg_bram_0_4;
  output ram_reg_bram_0_5;
  output indata_q0_10_sp_1;
  output \indata_q0[10]_0 ;
  output indata_q0_11_sp_1;
  output ram_reg_bram_0_6;
  output \select_ln291_1_reg_753_reg[5] ;
  output add_ln39_fu_48_p2_carry__0;
  output \ap_CS_fsm_reg[4]_0 ;
  output \ap_CS_fsm_reg[4]_1 ;
  output \select_ln294_1_reg_773_reg[4] ;
  output \ap_CS_fsm_reg[5]_0 ;
  output \ap_CS_fsm_reg[5]_1 ;
  output \select_ln296_1_reg_783_reg[3] ;
  output ce0;
  output [1:0]\ap_CS_fsm_reg[12]_0 ;
  output [15:0]LARc_d0;
  output \ap_CS_fsm_reg[6]_0 ;
  output LARc_we0;
  output LARc_ce0;
  output \ap_CS_fsm_reg[4]_2 ;
  output \i_fu_76_reg[1] ;
  output [1:0]\ap_CS_fsm_reg[3]_0 ;
  output [0:0]grp_gsm_norm_fu_276_ap_start_reg_reg_0;
  output [3:0]\i_fu_90_reg[3]_0 ;
  output grp_gsm_mult_r_fu_298_ap_start_reg_reg_0;
  output \ap_CS_fsm_reg[16]_0 ;
  output [0:0]LARc_address0;
  output \i_fu_90_reg[1]_0 ;
  output \i_fu_90_reg[2]_0 ;
  output [11:0]\select_ln219_reg_821_reg[14]_0 ;
  output indata_q0_15_sp_1;
  output \ap_CS_fsm_reg[5]_2 ;
  output \ap_CS_fsm_reg[4]_3 ;
  output \ap_CS_fsm_reg[3]_1 ;
  output [0:0]select_ln289_1_reg_733;
  output \ap_CS_fsm_reg[0]_0 ;
  output [15:0]B;
  output [15:0]A;
  output \select_ln219_reg_821_reg[4]_0 ;
  output [7:0]\L_ACF_load_reg_662_reg[14]_0 ;
  output [13:0]\L_ACF_load_reg_662_reg[29]_0 ;
  output or_ln107_fu_347_p2;
  output and_ln107_fu_305_p2;
  output and_ln107_4_fu_341_p2;
  output [7:0]\L_ACF_load_reg_662_reg[62]_0 ;
  output [7:0]\L_ACF_load_reg_662_reg[63]_0 ;
  output [0:0]\L_ACF_load_reg_662_reg[1]_0 ;
  output [7:0]\L_ACF_load_reg_662_reg[46]_0 ;
  output [7:0]\ap_CS_fsm_reg[3]_2 ;
  output [1:0]ram_reg_0_15_0_0_i_7;
  output [0:0]sum_fu_54_p2_carry__0;
  output [14:0]tmp_6_gsm_add_fu_315_b;
  output [0:0]\ap_CS_fsm_reg[6]_1 ;
  output [0:0]\ap_CS_fsm_reg[3]_3 ;
  output [0:0]\L_ACF_load_reg_662_reg[30]_0 ;
  output [7:0]\P_load_1_reg_862_reg[15]_0 ;
  output [7:0]\P_load_1_reg_862_reg[15]_1 ;
  output [7:0]\P_load_reg_799_reg[7]_0 ;
  output [7:0]\K_load_reg_856_reg[15]_0 ;
  output [7:0]\K_load_reg_856_reg[7]_0 ;
  output [7:0]\P_load_reg_799_reg[7]_1 ;
  output [7:0]\K_load_reg_856_reg[7]_1 ;
  output [7:0]\K_load_reg_856_reg[15]_1 ;
  output [3:0]\L_ACF_load_reg_662_reg[29]_1 ;
  output [3:0]\L_ACF_load_reg_662_reg[63]_1 ;
  output [3:0]\L_ACF_load_reg_662_reg[63]_2 ;
  output [3:0]\L_ACF_load_reg_662_reg[6]_0 ;
  output \ap_CS_fsm_reg[5]_3 ;
  output \ap_CS_fsm_reg[4]_4 ;
  output \ap_CS_fsm_reg[3]_4 ;
  output \ap_CS_fsm_reg[5]_4 ;
  output \ap_CS_fsm_reg[4]_5 ;
  output \ap_CS_fsm_reg[3]_5 ;
  output \ap_CS_fsm_reg[4]_6 ;
  output \ap_CS_fsm_reg[3]_6 ;
  output \ap_CS_fsm_reg[3]_7 ;
  output icmp_ln40_fu_60_p2_carry;
  output icmp_ln40_fu_60_p2_carry_0;
  output icmp_ln40_fu_60_p2_carry_1;
  output icmp_ln40_fu_60_p2_carry_2;
  output icmp_ln40_fu_60_p2_carry_3;
  output icmp_ln40_fu_60_p2_carry_4;
  output \ap_CS_fsm_reg[2]_0 ;
  output [5:0]\sh_prom_cast_cast_cast_cast_reg_671_reg[5]_0 ;
  input ap_clk;
  input [15:0]DINADIN;
  input icmp_ln172_fu_340_p2;
  input ap_rst;
  input [13:0]\smax_fu_114_reg[14]_i_4 ;
  input [0:0]\select_ln291_1_reg_753_reg[5]_0 ;
  input [3:0]Q;
  input [15:0]add_ln39_fu_48_p2;
  input [0:0]CO;
  input [1:0]O;
  input [0:0]\select_ln294_1_reg_773_reg[4]_0 ;
  input [0:0]\select_ln296_1_reg_783_reg[3]_0 ;
  input [0:0]\select_ln289_1_reg_733_reg[5] ;
  input grp_Reflection_coefficients_fu_111_ap_start_reg;
  input [4:0]LARc_ce0_0;
  input ram_reg_bram_1;
  input [15:0]LARc_q1;
  input ap_enable_reg_pp0_iter1;
  input LARc_d0_2_sp_1;
  input LARc_d0_3_sp_1;
  input LARc_d0_4_sp_1;
  input LARc_d0_5_sp_1;
  input LARc_d0_6_sp_1;
  input LARc_d0_1_sp_1;
  input LARc_d0_0_sp_1;
  input LARc_we1;
  input LARc_ce0_1;
  input ap_enable_reg_pp0_iter0;
  input [0:0]ap_NS_fsm;
  input grp_Autocorrelation_fu_101_grp_gsm_norm_fu_305_p_start;
  input [1:0]grp_gsm_norm_fu_276_ap_start_reg_reg_1;
  input grp_gsm_norm_fu_305_ap_done;
  input grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_start;
  input [0:0]\LARc_address0[0] ;
  input [15:0]indata_q0;
  input \LARc_d0[11]_INST_0_i_5 ;
  input \LARc_d0[11]_INST_0_i_5_0 ;
  input \LARc_d0[9]_INST_0_i_6 ;
  input \LARc_d0[9]_INST_0_i_6_0 ;
  input \smax_fu_114[6]_i_7 ;
  input \smax_fu_114[6]_i_7_0 ;
  input \LARc_d0[6]_INST_0_i_8 ;
  input \LARc_d0[6]_INST_0_i_8_0 ;
  input [1:0]grp_gsm_mult_r_fu_298_ap_start_reg_reg_1;
  input \icmp_ln55_1_reg_93_reg[0] ;
  input [15:0]DSP_A_B_DATA_INST;
  input [14:0]grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2;
  input [0:0]\or_ln107_reg_471_reg[0] ;
  input [14:0]\q0_reg[0] ;
  input [3:0]\ap_CS_fsm_reg[4]_7 ;
  input [7:0]add_ln39_fu_48_p2_carry__0_0;
  input [15:0]P;
  input [7:0]sum_fu_54_p2_carry;
  input [15:0]add_ln39_fu_48_p2_0;
  input add_ln39_fu_48_p2_carry__0_1;
  input [0:0]add_ln39_fu_48_p2_carry__0_2;
  input [5:0]grp_gsm_norm_fu_305_ap_return;
  input [15:0]d0;
  input [0:0]SS;
  input [63:0]\L_ACF_load_reg_662_reg[63]_3 ;

  wire [15:0]A;
  wire [15:0]ACF_q0;
  wire [15:0]B;
  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]DI;
  wire [15:0]DINADIN;
  wire [15:0]DSP_A_B_DATA_INST;
  wire K_U_n_12;
  wire K_U_n_13;
  wire K_U_n_14;
  wire K_U_n_15;
  wire K_U_n_16;
  wire K_U_n_17;
  wire K_U_n_18;
  wire K_U_n_19;
  wire K_U_n_20;
  wire K_U_n_21;
  wire K_U_n_22;
  wire K_U_n_23;
  wire K_U_n_24;
  wire K_U_n_25;
  wire K_U_n_26;
  wire K_U_n_27;
  wire K_ce0;
  wire [7:0]\K_load_reg_856_reg[15]_0 ;
  wire [7:0]\K_load_reg_856_reg[15]_1 ;
  wire [7:0]\K_load_reg_856_reg[7]_0 ;
  wire [7:0]\K_load_reg_856_reg[7]_1 ;
  wire [0:0]LARc_address0;
  wire [0:0]\LARc_address0[0] ;
  wire \LARc_address0[0]_INST_0_i_1_n_12 ;
  wire \LARc_address0[1]_INST_0_i_4_n_12 ;
  wire \LARc_address0[2]_INST_0_i_3_n_12 ;
  wire LARc_ce0;
  wire [4:0]LARc_ce0_0;
  wire LARc_ce0_1;
  wire LARc_ce0_INST_0_i_5_n_12;
  wire LARc_ce0_INST_0_i_6_n_12;
  wire LARc_ce0_INST_0_i_7_n_12;
  wire LARc_ce0_INST_0_i_8_n_12;
  wire [15:0]LARc_d0;
  wire \LARc_d0[11]_INST_0_i_5 ;
  wire \LARc_d0[11]_INST_0_i_5_0 ;
  wire \LARc_d0[14]_INST_0_i_1_n_12 ;
  wire \LARc_d0[6]_INST_0_i_8 ;
  wire \LARc_d0[6]_INST_0_i_8_0 ;
  wire \LARc_d0[9]_INST_0_i_6 ;
  wire \LARc_d0[9]_INST_0_i_6_0 ;
  wire LARc_d0_0_sn_1;
  wire LARc_d0_1_sn_1;
  wire LARc_d0_2_sn_1;
  wire LARc_d0_3_sn_1;
  wire LARc_d0_4_sn_1;
  wire LARc_d0_5_sn_1;
  wire LARc_d0_6_sn_1;
  wire [15:0]LARc_q1;
  wire LARc_we0;
  wire LARc_we0_INST_0_i_1_n_12;
  wire LARc_we1;
  wire [7:0]\L_ACF_load_reg_662_reg[14]_0 ;
  wire [0:0]\L_ACF_load_reg_662_reg[1]_0 ;
  wire [13:0]\L_ACF_load_reg_662_reg[29]_0 ;
  wire [3:0]\L_ACF_load_reg_662_reg[29]_1 ;
  wire [0:0]\L_ACF_load_reg_662_reg[30]_0 ;
  wire [7:0]\L_ACF_load_reg_662_reg[46]_0 ;
  wire [7:0]\L_ACF_load_reg_662_reg[62]_0 ;
  wire [7:0]\L_ACF_load_reg_662_reg[63]_0 ;
  wire [3:0]\L_ACF_load_reg_662_reg[63]_1 ;
  wire [3:0]\L_ACF_load_reg_662_reg[63]_2 ;
  wire [63:0]\L_ACF_load_reg_662_reg[63]_3 ;
  wire [3:0]\L_ACF_load_reg_662_reg[6]_0 ;
  wire [1:0]O;
  wire [15:0]P;
  wire P_U_n_100;
  wire P_U_n_101;
  wire P_U_n_102;
  wire P_U_n_103;
  wire P_U_n_104;
  wire P_U_n_105;
  wire P_U_n_106;
  wire P_U_n_107;
  wire P_U_n_108;
  wire P_U_n_109;
  wire P_U_n_110;
  wire P_U_n_111;
  wire P_U_n_112;
  wire P_U_n_94;
  wire P_U_n_97;
  wire P_U_n_98;
  wire P_U_n_99;
  wire P_ce1;
  wire [15:0]P_load_1_reg_862;
  wire [7:0]\P_load_1_reg_862_reg[15]_0 ;
  wire [7:0]\P_load_1_reg_862_reg[15]_1 ;
  wire [15:0]P_load_reg_799;
  wire [7:0]\P_load_reg_799_reg[7]_0 ;
  wire [7:0]\P_load_reg_799_reg[7]_1 ;
  wire [15:0]P_q0;
  wire [3:0]Q;
  wire [6:0]S;
  wire [0:0]SS;
  wire [3:0]add_ln191_fu_415_p2;
  wire [3:0]add_ln197_fu_440_p2;
  wire [2:0]add_ln204_1_fu_488_p2;
  wire [2:0]add_ln204_1_reg_778;
  wire [3:0]add_ln204_3_fu_607_p2;
  wire [3:0]add_ln204_fu_596_p2;
  wire [3:0]add_ln210_fu_546_p2;
  wire [3:0]add_ln232_reg_846;
  wire [15:0]add_ln39_fu_48_p2;
  wire [15:0]add_ln39_fu_48_p2_0;
  wire add_ln39_fu_48_p2_carry__0;
  wire [7:0]add_ln39_fu_48_p2_carry__0_0;
  wire add_ln39_fu_48_p2_carry__0_1;
  wire [0:0]add_ln39_fu_48_p2_carry__0_2;
  wire and_ln107_4_fu_341_p2;
  wire \and_ln107_4_reg_466[0]_i_2_n_12 ;
  wire \and_ln107_4_reg_466[0]_i_3_n_12 ;
  wire \and_ln107_4_reg_466[0]_i_7_n_12 ;
  wire \and_ln107_4_reg_466[0]_i_8_n_12 ;
  wire and_ln107_fu_305_p2;
  wire \and_ln107_reg_460[0]_i_2_n_12 ;
  wire \and_ln107_reg_460[0]_i_3_n_12 ;
  wire \and_ln107_reg_460[0]_i_5_n_12 ;
  wire \and_ln107_reg_460[0]_i_6_n_12 ;
  wire \ap_CS_fsm[0]_i_3_n_12 ;
  wire \ap_CS_fsm[11]_i_3_n_12 ;
  wire \ap_CS_fsm[14]_i_1_n_12 ;
  wire \ap_CS_fsm[14]_i_2_n_12 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [1:0]\ap_CS_fsm_reg[12]_0 ;
  wire \ap_CS_fsm_reg[16]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [1:0]\ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire [7:0]\ap_CS_fsm_reg[3]_2 ;
  wire [0:0]\ap_CS_fsm_reg[3]_3 ;
  wire \ap_CS_fsm_reg[3]_4 ;
  wire \ap_CS_fsm_reg[3]_5 ;
  wire \ap_CS_fsm_reg[3]_6 ;
  wire \ap_CS_fsm_reg[3]_7 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg[4]_2 ;
  wire \ap_CS_fsm_reg[4]_3 ;
  wire \ap_CS_fsm_reg[4]_4 ;
  wire \ap_CS_fsm_reg[4]_5 ;
  wire \ap_CS_fsm_reg[4]_6 ;
  wire [3:0]\ap_CS_fsm_reg[4]_7 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[5]_2 ;
  wire \ap_CS_fsm_reg[5]_3 ;
  wire \ap_CS_fsm_reg[5]_4 ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire [0:0]\ap_CS_fsm_reg[6]_1 ;
  wire \ap_CS_fsm_reg_n_12_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [0:0]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_NS_fsm13_out;
  wire ap_NS_fsm14_out;
  wire ap_NS_fsm15_out;
  wire [16:0]ap_NS_fsm_1;
  wire ap_block_state16_on_subcall_done;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst;
  wire ce0;
  wire [15:0]d0;
  wire [14:0]grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2;
  wire grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_start;
  wire grp_Autocorrelation_fu_101_grp_gsm_norm_fu_305_p_start;
  wire grp_Reflection_coefficients_fu_111_ap_start_reg;
  wire [15:3]grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_din2;
  wire grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_start;
  wire [63:0]grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1;
  wire grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_start;
  wire [15:0]grp_Reflection_coefficients_fu_111_temp_37_gsm_abs_fu_120_p_din1;
  wire [15:0]grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1;
  wire [3:0]grp_fu_331_p2;
  wire grp_gsm_div_fu_290_ap_start_reg;
  wire grp_gsm_div_fu_290_n_28;
  wire grp_gsm_div_fu_290_n_29;
  wire grp_gsm_div_fu_290_n_30;
  wire grp_gsm_div_fu_290_n_40;
  wire grp_gsm_div_fu_290_n_41;
  wire grp_gsm_div_fu_290_n_42;
  wire grp_gsm_mult_r_fu_298_ap_start_reg_reg_0;
  wire [1:0]grp_gsm_mult_r_fu_298_ap_start_reg_reg_1;
  wire grp_gsm_mult_r_fu_305_ap_start_reg;
  wire grp_gsm_mult_r_fu_305_n_112;
  wire grp_gsm_mult_r_fu_305_n_25;
  wire grp_gsm_mult_r_fu_305_n_26;
  wire grp_gsm_mult_r_fu_305_n_27;
  wire grp_gsm_mult_r_fu_305_n_28;
  wire grp_gsm_mult_r_fu_305_n_29;
  wire grp_gsm_mult_r_fu_305_n_30;
  wire grp_gsm_mult_r_fu_305_n_31;
  wire grp_gsm_mult_r_fu_305_n_32;
  wire grp_gsm_mult_r_fu_305_n_33;
  wire grp_gsm_mult_r_fu_305_n_34;
  wire grp_gsm_mult_r_fu_305_n_35;
  wire grp_gsm_mult_r_fu_305_n_36;
  wire grp_gsm_mult_r_fu_305_n_37;
  wire grp_gsm_mult_r_fu_305_n_38;
  wire grp_gsm_mult_r_fu_305_n_39;
  wire grp_gsm_mult_r_fu_305_n_40;
  wire grp_gsm_mult_r_fu_305_n_41;
  wire grp_gsm_mult_r_fu_305_n_42;
  wire grp_gsm_mult_r_fu_305_n_43;
  wire grp_gsm_mult_r_fu_305_n_44;
  wire grp_gsm_mult_r_fu_305_n_45;
  wire grp_gsm_mult_r_fu_305_n_46;
  wire grp_gsm_mult_r_fu_305_n_47;
  wire grp_gsm_mult_r_fu_305_n_48;
  wire grp_gsm_mult_r_fu_305_n_49;
  wire grp_gsm_mult_r_fu_305_n_50;
  wire grp_gsm_mult_r_fu_305_n_51;
  wire grp_gsm_mult_r_fu_305_n_53;
  wire grp_gsm_mult_r_fu_305_n_55;
  wire grp_gsm_mult_r_fu_305_n_57;
  wire grp_gsm_mult_r_fu_305_n_58;
  wire grp_gsm_mult_r_fu_305_n_60;
  wire grp_gsm_norm_fu_276_ap_start_reg_i_1_n_12;
  wire [0:0]grp_gsm_norm_fu_276_ap_start_reg_reg_0;
  wire [1:0]grp_gsm_norm_fu_276_ap_start_reg_reg_1;
  wire [7:0]\grp_gsm_norm_fu_305/bitoff_address0 ;
  wire [7:2]\grp_gsm_norm_fu_305/bitoff_address1 ;
  wire grp_gsm_norm_fu_305_ap_done;
  wire [5:0]grp_gsm_norm_fu_305_ap_return;
  wire [3:0]i_1_fu_94_reg;
  wire [3:0]i_2_fu_98_reg;
  wire [3:0]i_5_fu_106_reg;
  wire \i_fu_76_reg[1] ;
  wire i_fu_9001_out;
  wire \i_fu_90_reg[1]_0 ;
  wire \i_fu_90_reg[2]_0 ;
  wire [3:0]\i_fu_90_reg[3]_0 ;
  wire icmp_ln172_fu_340_p2;
  wire \icmp_ln172_reg_667_reg_n_12_[0] ;
  wire icmp_ln204_fu_482_p2;
  wire icmp_ln204_reg_774;
  wire icmp_ln208_fu_497_p2;
  wire icmp_ln208_fu_497_p2_carry_n_13;
  wire icmp_ln208_fu_497_p2_carry_n_14;
  wire icmp_ln208_fu_497_p2_carry_n_15;
  wire icmp_ln208_fu_497_p2_carry_n_16;
  wire icmp_ln208_fu_497_p2_carry_n_17;
  wire icmp_ln208_fu_497_p2_carry_n_18;
  wire icmp_ln208_fu_497_p2_carry_n_19;
  wire \icmp_ln208_reg_805_reg_n_12_[0] ;
  wire icmp_ln219_fu_511_p2_carry_n_13;
  wire icmp_ln219_fu_511_p2_carry_n_14;
  wire icmp_ln219_fu_511_p2_carry_n_15;
  wire icmp_ln219_fu_511_p2_carry_n_16;
  wire icmp_ln219_fu_511_p2_carry_n_17;
  wire icmp_ln219_fu_511_p2_carry_n_18;
  wire icmp_ln219_fu_511_p2_carry_n_19;
  wire icmp_ln40_fu_60_p2_carry;
  wire icmp_ln40_fu_60_p2_carry_0;
  wire icmp_ln40_fu_60_p2_carry_1;
  wire icmp_ln40_fu_60_p2_carry_2;
  wire icmp_ln40_fu_60_p2_carry_3;
  wire icmp_ln40_fu_60_p2_carry_4;
  wire \icmp_ln55_1_reg_93[0]_i_2__0_n_12 ;
  wire \icmp_ln55_1_reg_93[0]_i_3__0_n_12 ;
  wire \icmp_ln55_1_reg_93[0]_i_4__0_n_12 ;
  wire \icmp_ln55_1_reg_93[0]_i_5_n_12 ;
  wire \icmp_ln55_1_reg_93_reg[0] ;
  wire \icmp_ln55_reg_88[0]_i_9_n_12 ;
  wire idx47_fu_1180;
  wire \idx47_fu_118[3]_i_2_n_12 ;
  wire [3:0]idx47_fu_118_reg;
  wire \idx_fu_102_reg_n_12_[0] ;
  wire \idx_fu_102_reg_n_12_[1] ;
  wire \idx_fu_102_reg_n_12_[2] ;
  wire [15:0]indata_q0;
  wire \indata_q0[10]_0 ;
  wire indata_q0_10_sn_1;
  wire indata_q0_11_sn_1;
  wire indata_q0_15_sn_1;
  wire \indvars_iv3_fu_114[1]_i_1_n_12 ;
  wire [3:0]indvars_iv3_fu_114_reg;
  wire [3:0]m_reg_265;
  wire or_ln107_fu_347_p2;
  wire \or_ln107_reg_471[0]_i_2_n_12 ;
  wire \or_ln107_reg_471[0]_i_3_n_12 ;
  wire [0:0]\or_ln107_reg_471_reg[0] ;
  wire p_0_in_0;
  wire p_0_in__0;
  wire \q0[0]_i_3_n_12 ;
  wire \q0[0]_i_6_n_12 ;
  wire \q0[3]_i_2_n_12 ;
  wire \q0[3]_i_3_n_12 ;
  wire \q0[3]_i_4_n_12 ;
  wire \q0[3]_i_5_n_12 ;
  wire [14:0]\q0_reg[0] ;
  wire \q1[0]_i_5_n_12 ;
  wire \q1[0]_i_7_n_12 ;
  wire \q1[1]_i_2_n_12 ;
  wire \q1[1]_i_3_n_12 ;
  wire \q1[1]_i_4_n_12 ;
  wire \q1[1]_i_5_n_12 ;
  wire \q1[3]_i_2_n_12 ;
  wire \q1[3]_i_3_n_12 ;
  wire \q2[0]_i_2_n_12 ;
  wire \q2[0]_i_3_n_12 ;
  wire \q2[0]_i_4_n_12 ;
  wire \q2[1]_i_2_n_12 ;
  wire \q2[1]_i_3_n_12 ;
  wire \q2[1]_i_4_n_12 ;
  wire \q2[3]_i_3_n_12 ;
  wire \q2[3]_i_4_n_12 ;
  wire \q3[0]_i_2_n_12 ;
  wire \q3[0]_i_3_n_12 ;
  wire \q3[0]_i_4_n_12 ;
  wire \q3[1]_i_2_n_12 ;
  wire \q3[1]_i_3_n_12 ;
  wire \q3[1]_i_4_n_12 ;
  wire \q3[3]_i_2_n_12 ;
  wire \q3[3]_i_3_n_12 ;
  wire [1:0]ram_reg_0_15_0_0_i_7;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_1;
  wire [15:1]select_ln219_fu_522_p3;
  wire [11:0]\select_ln219_reg_821_reg[14]_0 ;
  wire \select_ln219_reg_821_reg[4]_0 ;
  wire [0:0]select_ln289_1_reg_733;
  wire [0:0]\select_ln289_1_reg_733_reg[5] ;
  wire \select_ln291_1_reg_753_reg[5] ;
  wire [0:0]\select_ln291_1_reg_753_reg[5]_0 ;
  wire \select_ln294_1_reg_773_reg[4] ;
  wire [0:0]\select_ln294_1_reg_773_reg[4]_0 ;
  wire \select_ln296_1_reg_783_reg[3] ;
  wire [0:0]\select_ln296_1_reg_783_reg[3]_0 ;
  wire [5:0]\sh_prom_cast_cast_cast_cast_reg_671_reg[5]_0 ;
  wire \smax_fu_114[6]_i_7 ;
  wire \smax_fu_114[6]_i_7_0 ;
  wire [13:0]\smax_fu_114_reg[14]_i_4 ;
  wire [7:0]sum_fu_54_p2_carry;
  wire [0:0]sum_fu_54_p2_carry__0;
  wire [15:0]temp_1_reg_788;
  wire [14:0]temp_2_reg_794;
  wire [14:0]temp_37_gsm_abs_fu_120_ap_return;
  wire [14:0]tmp_6_gsm_add_fu_315_b;
  wire [1:0]trunc_ln204_reg_816;
  wire \zext_ln184_reg_679_reg_n_12_[0] ;
  wire \zext_ln184_reg_679_reg_n_12_[1] ;
  wire \zext_ln184_reg_679_reg_n_12_[2] ;
  wire \zext_ln184_reg_679_reg_n_12_[3] ;
  wire [3:0]zext_ln191_reg_699_reg;
  wire \zext_ln197_reg_719_reg_n_12_[0] ;
  wire \zext_ln197_reg_719_reg_n_12_[1] ;
  wire \zext_ln197_reg_719_reg_n_12_[2] ;
  wire \zext_ln197_reg_719_reg_n_12_[3] ;
  wire \zext_ln204_reg_783_reg_n_12_[2] ;
  wire \zext_ln229_reg_836_reg_n_12_[0] ;
  wire \zext_ln229_reg_836_reg_n_12_[1] ;
  wire \zext_ln229_reg_836_reg_n_12_[2] ;
  wire \zext_ln229_reg_836_reg_n_12_[3] ;
  wire [3:0]zext_ln232_fu_591_p1;
  wire [7:0]NLW_icmp_ln208_fu_497_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln219_fu_511_p2_carry_O_UNCONNECTED;

  assign LARc_d0_0_sn_1 = LARc_d0_0_sp_1;
  assign LARc_d0_1_sn_1 = LARc_d0_1_sp_1;
  assign LARc_d0_2_sn_1 = LARc_d0_2_sp_1;
  assign LARc_d0_3_sn_1 = LARc_d0_3_sp_1;
  assign LARc_d0_4_sn_1 = LARc_d0_4_sp_1;
  assign LARc_d0_5_sn_1 = LARc_d0_5_sp_1;
  assign LARc_d0_6_sn_1 = LARc_d0_6_sp_1;
  assign indata_q0_10_sp_1 = indata_q0_10_sn_1;
  assign indata_q0_11_sp_1 = indata_q0_11_sn_1;
  assign indata_q0_15_sp_1 = indata_q0_15_sn_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W ACF_U
       (.Q({ap_CS_fsm_state8,ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .ap_clk(ap_clk),
        .d0(d0),
        .\q0_reg[0]_0 (i_2_fu_98_reg),
        .\q0_reg[0]_1 (i_1_fu_94_reg),
        .\q0_reg[0]_2 ({\zext_ln184_reg_679_reg_n_12_[3] ,\zext_ln184_reg_679_reg_n_12_[2] ,\zext_ln184_reg_679_reg_n_12_[1] ,\zext_ln184_reg_679_reg_n_12_[0] }),
        .\q0_reg[15]_0 (ACF_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W_1 K_U
       (.E(K_ce0),
        .Q({ap_CS_fsm_state16,ap_CS_fsm_state14}),
        .ap_clk(ap_clk),
        .p_0_in__0(p_0_in__0),
        .\q0_reg[0]_0 (grp_gsm_mult_r_fu_305_n_41),
        .\q0_reg[0]_1 (\zext_ln229_reg_836_reg_n_12_[3] ),
        .\q0_reg[0]_2 (m_reg_265),
        .\q0_reg[0]_3 (zext_ln191_reg_699_reg),
        .\q0_reg[0]_4 (\zext_ln229_reg_836_reg_n_12_[2] ),
        .\q0_reg[0]_5 (\zext_ln229_reg_836_reg_n_12_[1] ),
        .\q0_reg[0]_6 (\zext_ln229_reg_836_reg_n_12_[0] ),
        .\q0_reg[10]_0 (grp_gsm_mult_r_fu_305_n_51),
        .\q0_reg[11]_0 (grp_gsm_mult_r_fu_305_n_53),
        .\q0_reg[12]_0 (grp_gsm_mult_r_fu_305_n_55),
        .\q0_reg[13]_0 (grp_gsm_mult_r_fu_305_n_57),
        .\q0_reg[14]_0 (grp_gsm_mult_r_fu_305_n_60),
        .\q0_reg[15]_0 ({K_U_n_12,K_U_n_13,K_U_n_14,K_U_n_15,K_U_n_16,K_U_n_17,K_U_n_18,K_U_n_19,K_U_n_20,K_U_n_21,K_U_n_22,K_U_n_23,K_U_n_24,K_U_n_25,K_U_n_26,K_U_n_27}),
        .\q0_reg[15]_1 (grp_gsm_mult_r_fu_305_n_58),
        .\q0_reg[1]_0 (grp_gsm_mult_r_fu_305_n_42),
        .\q0_reg[2]_0 (grp_gsm_mult_r_fu_305_n_43),
        .\q0_reg[3]_0 (grp_gsm_mult_r_fu_305_n_44),
        .\q0_reg[4]_0 (grp_gsm_mult_r_fu_305_n_45),
        .\q0_reg[5]_0 (grp_gsm_mult_r_fu_305_n_46),
        .\q0_reg[6]_0 (grp_gsm_mult_r_fu_305_n_47),
        .\q0_reg[7]_0 (grp_gsm_mult_r_fu_305_n_48),
        .\q0_reg[8]_0 (grp_gsm_mult_r_fu_305_n_49),
        .\q0_reg[9]_0 (grp_gsm_mult_r_fu_305_n_50));
  FDRE \K_load_reg_856_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(K_U_n_27),
        .Q(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[0]),
        .R(1'b0));
  FDRE \K_load_reg_856_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(K_U_n_17),
        .Q(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[10]),
        .R(1'b0));
  FDRE \K_load_reg_856_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(K_U_n_16),
        .Q(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[11]),
        .R(1'b0));
  FDRE \K_load_reg_856_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(K_U_n_15),
        .Q(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[12]),
        .R(1'b0));
  FDRE \K_load_reg_856_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(K_U_n_14),
        .Q(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[13]),
        .R(1'b0));
  FDRE \K_load_reg_856_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(K_U_n_13),
        .Q(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[14]),
        .R(1'b0));
  FDRE \K_load_reg_856_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(K_U_n_12),
        .Q(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[15]),
        .R(1'b0));
  FDRE \K_load_reg_856_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(K_U_n_26),
        .Q(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[1]),
        .R(1'b0));
  FDRE \K_load_reg_856_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(K_U_n_25),
        .Q(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[2]),
        .R(1'b0));
  FDRE \K_load_reg_856_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(K_U_n_24),
        .Q(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[3]),
        .R(1'b0));
  FDRE \K_load_reg_856_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(K_U_n_23),
        .Q(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[4]),
        .R(1'b0));
  FDRE \K_load_reg_856_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(K_U_n_22),
        .Q(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[5]),
        .R(1'b0));
  FDRE \K_load_reg_856_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(K_U_n_21),
        .Q(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[6]),
        .R(1'b0));
  FDRE \K_load_reg_856_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(K_U_n_20),
        .Q(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[7]),
        .R(1'b0));
  FDRE \K_load_reg_856_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(K_U_n_19),
        .Q(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[8]),
        .R(1'b0));
  FDRE \K_load_reg_856_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(K_U_n_18),
        .Q(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \LARc_address0[0]_INST_0 
       (.I0(\LARc_address0[0] ),
        .I1(LARc_ce0_0[3]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\LARc_address0[0]_INST_0_i_1_n_12 ),
        .O(LARc_address0));
  LUT6 #(
    .INIT(64'hFFFFBFEAAAAABFEA)) 
    \LARc_address0[0]_INST_0_i_1 
       (.I0(LARc_ce0_0[4]),
        .I1(idx47_fu_118_reg[0]),
        .I2(\idx47_fu_118[3]_i_2_n_12 ),
        .I3(trunc_ln204_reg_816[0]),
        .I4(ap_CS_fsm_state17),
        .I5(\i_fu_90_reg[3]_0 [0]),
        .O(\LARc_address0[0]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hB88B8BB8B8B8B8B8)) 
    \LARc_address0[1]_INST_0_i_2 
       (.I0(\i_fu_90_reg[3]_0 [1]),
        .I1(ap_CS_fsm_state17),
        .I2(trunc_ln204_reg_816[1]),
        .I3(\LARc_address0[1]_INST_0_i_4_n_12 ),
        .I4(idx47_fu_118_reg[1]),
        .I5(\idx47_fu_118[3]_i_2_n_12 ),
        .O(\i_fu_90_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \LARc_address0[1]_INST_0_i_4 
       (.I0(idx47_fu_118_reg[0]),
        .I1(trunc_ln204_reg_816[0]),
        .O(\LARc_address0[1]_INST_0_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \LARc_address0[2]_INST_0_i_2 
       (.I0(\i_fu_90_reg[3]_0 [2]),
        .I1(ap_CS_fsm_state17),
        .I2(\zext_ln204_reg_783_reg_n_12_[2] ),
        .I3(\LARc_address0[2]_INST_0_i_3_n_12 ),
        .I4(\idx47_fu_118[3]_i_2_n_12 ),
        .O(\i_fu_90_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'hAA959555)) 
    \LARc_address0[2]_INST_0_i_3 
       (.I0(idx47_fu_118_reg[2]),
        .I1(idx47_fu_118_reg[0]),
        .I2(trunc_ln204_reg_816[0]),
        .I3(idx47_fu_118_reg[1]),
        .I4(trunc_ln204_reg_816[1]),
        .O(\LARc_address0[2]_INST_0_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h04)) 
    LARc_ce0_INST_0_i_5
       (.I0(\icmp_ln208_reg_805_reg_n_12_[0] ),
        .I1(icmp_ln204_reg_774),
        .I2(\icmp_ln172_reg_667_reg_n_12_[0] ),
        .O(LARc_ce0_INST_0_i_5_n_12));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h00B00000)) 
    LARc_ce0_INST_0_i_6
       (.I0(LARc_ce0_INST_0_i_7_n_12),
        .I1(LARc_ce0_INST_0_i_8_n_12),
        .I2(\icmp_ln208_reg_805_reg_n_12_[0] ),
        .I3(\icmp_ln172_reg_667_reg_n_12_[0] ),
        .I4(icmp_ln204_reg_774),
        .O(LARc_ce0_INST_0_i_6_n_12));
  LUT4 #(
    .INIT(16'h6FF6)) 
    LARc_ce0_INST_0_i_7
       (.I0(idx47_fu_118_reg[2]),
        .I1(indvars_iv3_fu_114_reg[2]),
        .I2(idx47_fu_118_reg[3]),
        .I3(indvars_iv3_fu_114_reg[3]),
        .O(LARc_ce0_INST_0_i_7_n_12));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    LARc_ce0_INST_0_i_8
       (.I0(idx47_fu_118_reg[1]),
        .I1(indvars_iv3_fu_114_reg[1]),
        .I2(idx47_fu_118_reg[0]),
        .I3(indvars_iv3_fu_114_reg[0]),
        .O(LARc_ce0_INST_0_i_8_n_12));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \LARc_d0[0]_INST_0_i_4 
       (.I0(ap_CS_fsm_state17),
        .I1(\idx47_fu_118[3]_i_2_n_12 ),
        .O(\ap_CS_fsm_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \LARc_d0[14]_INST_0_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(LARc_ce0_0[3]),
        .I2(ap_CS_fsm_state17),
        .I3(LARc_ce0_0[4]),
        .I4(\idx47_fu_118[3]_i_2_n_12 ),
        .O(\LARc_d0[14]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \LARc_d0[5]_INST_0_i_2 
       (.I0(\idx47_fu_118[3]_i_2_n_12 ),
        .I1(LARc_ce0_0[4]),
        .I2(ap_CS_fsm_state17),
        .O(\ap_CS_fsm_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    LARc_we0_INST_0_i_1
       (.I0(ap_CS_fsm_state17),
        .I1(\i_fu_90_reg[3]_0 [0]),
        .I2(\i_fu_90_reg[3]_0 [1]),
        .I3(\i_fu_90_reg[3]_0 [3]),
        .I4(\i_fu_90_reg[3]_0 [2]),
        .O(LARc_we0_INST_0_i_1_n_12));
  FDRE \L_ACF_load_reg_662_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [0]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[0]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [10]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[10]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [11]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[11]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [12]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[12]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [13]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[13]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [14]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[14]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [15]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[15]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [16]),
        .Q(\L_ACF_load_reg_662_reg[29]_0 [0]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [17]),
        .Q(\L_ACF_load_reg_662_reg[29]_0 [1]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [18]),
        .Q(\L_ACF_load_reg_662_reg[29]_0 [2]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [19]),
        .Q(\L_ACF_load_reg_662_reg[29]_0 [3]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [1]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[1]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [20]),
        .Q(\L_ACF_load_reg_662_reg[29]_0 [4]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [21]),
        .Q(\L_ACF_load_reg_662_reg[29]_0 [5]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [22]),
        .Q(\L_ACF_load_reg_662_reg[29]_0 [6]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [23]),
        .Q(\L_ACF_load_reg_662_reg[29]_0 [7]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [24]),
        .Q(\L_ACF_load_reg_662_reg[29]_0 [8]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [25]),
        .Q(\L_ACF_load_reg_662_reg[29]_0 [9]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [26]),
        .Q(\L_ACF_load_reg_662_reg[29]_0 [10]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [27]),
        .Q(\L_ACF_load_reg_662_reg[29]_0 [11]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [28]),
        .Q(\L_ACF_load_reg_662_reg[29]_0 [12]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [29]),
        .Q(\L_ACF_load_reg_662_reg[29]_0 [13]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [2]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[2]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [30]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[30]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [31]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[31]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [32]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[32]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [33]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[33]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [34]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[34]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [35]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[35]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [36]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[36]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [37]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[37]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [38]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[38]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [39]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[39]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [3]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[3]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [40]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[40]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [41]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[41]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [42]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[42]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [43]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[43]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [44]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[44]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [45]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[45]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [46]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[46]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [47]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[47]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [48]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[48]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [49]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[49]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [4]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[4]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [50]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[50]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [51]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[51]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [52]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[52]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [53]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[53]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [54]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[54]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [55]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[55]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [56]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[56]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [57]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[57]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [58]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[58]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [59]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[59]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [5]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[5]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [60]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[60]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [61]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[61]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [62]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[62]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [63]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [6]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[6]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [7]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[7]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [8]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[8]),
        .R(1'b0));
  FDRE \L_ACF_load_reg_662_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\L_ACF_load_reg_662_reg[63]_3 [9]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Reflection_coefficients_P_RAM_AUTO_1R1W P_U
       (.B(P_q0),
        .CO(icmp_ln208_fu_497_p2),
        .D(grp_Reflection_coefficients_fu_111_temp_37_gsm_abs_fu_120_p_din1),
        .DI(DI),
        .DINADIN(DINADIN),
        .LARc_d0(LARc_d0),
        .\LARc_d0[11]_INST_0_i_5_0 (\LARc_d0[11]_INST_0_i_5 ),
        .\LARc_d0[11]_INST_0_i_5_1 (\LARc_d0[11]_INST_0_i_5_0 ),
        .\LARc_d0[13] ({select_ln219_fu_522_p3[13:7],select_ln219_fu_522_p3[5],select_ln219_fu_522_p3[1]}),
        .\LARc_d0[15]_INST_0_i_7_0 (temp_37_gsm_abs_fu_120_ap_return),
        .\LARc_d0[5]_0 (LARc_d0_5_sn_1),
        .\LARc_d0[6]_INST_0_i_8_0 (\LARc_d0[6]_INST_0_i_8 ),
        .\LARc_d0[6]_INST_0_i_8_1 (\LARc_d0[6]_INST_0_i_8_0 ),
        .\LARc_d0[9]_INST_0_i_6_0 (\LARc_d0[9]_INST_0_i_6 ),
        .\LARc_d0[9]_INST_0_i_6_1 (\LARc_d0[9]_INST_0_i_6_0 ),
        .LARc_d0_0_sp_1(LARc_d0_0_sn_1),
        .LARc_d0_14_sp_1(grp_gsm_div_fu_290_n_30),
        .LARc_d0_15_sp_1(grp_gsm_div_fu_290_n_42),
        .LARc_d0_1_sp_1(LARc_d0_1_sn_1),
        .LARc_d0_2_sp_1(LARc_d0_2_sn_1),
        .LARc_d0_3_sp_1(LARc_d0_3_sn_1),
        .LARc_d0_4_sp_1(grp_gsm_div_fu_290_n_28),
        .LARc_d0_5_sp_1(\ap_CS_fsm_reg[6]_0 ),
        .LARc_d0_6_sp_1(grp_gsm_div_fu_290_n_29),
        .LARc_d0_7_sp_1(\LARc_d0[14]_INST_0_i_1_n_12 ),
        .LARc_q1(LARc_q1),
        .P(P[15:8]),
        .P_ce1(P_ce1),
        .\P_load_1_reg_862_reg[15] (\P_load_1_reg_862_reg[15]_0 ),
        .Q({ap_CS_fsm_state16,ap_CS_fsm_state14,\ap_CS_fsm_reg[12]_0 [1],ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .S(S),
        .SR(idx47_fu_1180),
        .WEA(ap_NS_fsm_1[13]),
        .\add_ln232_reg_846_reg[3] (m_reg_265),
        .\ap_CS_fsm_reg[4] (P_U_n_94),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .indata_q0(indata_q0),
        .\indata_q0[10] ({\indata_q0[10]_0 ,ram_reg_bram_0_3,ram_reg_bram_0_0}),
        .\indata_q0[10]_0 (indata_q0_10_sn_1),
        .indata_q0_11_sp_1(indata_q0_11_sn_1),
        .indata_q0_15_sp_1(indata_q0_15_sn_1),
        .\m_reg_265_reg[3] (zext_ln232_fu_591_p1[3]),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_1),
        .ram_reg_bram_0_10({\zext_ln197_reg_719_reg_n_12_[3] ,\zext_ln197_reg_719_reg_n_12_[2] ,\zext_ln197_reg_719_reg_n_12_[1] ,\zext_ln197_reg_719_reg_n_12_[0] }),
        .ram_reg_bram_0_11(\zext_ln229_reg_836_reg_n_12_[3] ),
        .ram_reg_bram_0_12(\zext_ln229_reg_836_reg_n_12_[2] ),
        .ram_reg_bram_0_13(\zext_ln229_reg_836_reg_n_12_[1] ),
        .ram_reg_bram_0_2(ram_reg_bram_0_2),
        .ram_reg_bram_0_3(ram_reg_bram_0_4),
        .ram_reg_bram_0_4(ram_reg_bram_0_5),
        .ram_reg_bram_0_5(ram_reg_bram_0_6),
        .ram_reg_bram_0_6({P_U_n_97,P_U_n_98,P_U_n_99,P_U_n_100,P_U_n_101,P_U_n_102,P_U_n_103,P_U_n_104}),
        .ram_reg_bram_0_7({P_U_n_105,P_U_n_106,P_U_n_107,P_U_n_108,P_U_n_109,P_U_n_110,P_U_n_111,P_U_n_112}),
        .ram_reg_bram_0_8(ACF_q0),
        .ram_reg_bram_0_9(\zext_ln229_reg_836_reg_n_12_[0] ),
        .\smax_fu_114[6]_i_7_0 (\smax_fu_114[6]_i_7 ),
        .\smax_fu_114[6]_i_7_1 (\smax_fu_114[6]_i_7_0 ),
        .\smax_fu_114_reg[14]_i_4 (\smax_fu_114_reg[14]_i_4 ),
        .sum_fu_54_p2_carry__0({LARc_ce0_0[4:2],LARc_ce0_0[0]}),
        .sum_fu_54_p2_carry__0_0(add_ln39_fu_48_p2_carry__0_0),
        .sum_fu_54_p2_carry__0_1(P_load_1_reg_862[15:8]),
        .sum_fu_54_p2_carry__0_2(P_load_reg_799[15:8]));
  FDRE \P_load_1_reg_862_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(P_q0[0]),
        .Q(P_load_1_reg_862[0]),
        .R(1'b0));
  FDRE \P_load_1_reg_862_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(P_q0[10]),
        .Q(P_load_1_reg_862[10]),
        .R(1'b0));
  FDRE \P_load_1_reg_862_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(P_q0[11]),
        .Q(P_load_1_reg_862[11]),
        .R(1'b0));
  FDRE \P_load_1_reg_862_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(P_q0[12]),
        .Q(P_load_1_reg_862[12]),
        .R(1'b0));
  FDRE \P_load_1_reg_862_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(P_q0[13]),
        .Q(P_load_1_reg_862[13]),
        .R(1'b0));
  FDRE \P_load_1_reg_862_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(P_q0[14]),
        .Q(P_load_1_reg_862[14]),
        .R(1'b0));
  FDRE \P_load_1_reg_862_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(P_q0[15]),
        .Q(P_load_1_reg_862[15]),
        .R(1'b0));
  FDRE \P_load_1_reg_862_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(P_q0[1]),
        .Q(P_load_1_reg_862[1]),
        .R(1'b0));
  FDRE \P_load_1_reg_862_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(P_q0[2]),
        .Q(P_load_1_reg_862[2]),
        .R(1'b0));
  FDRE \P_load_1_reg_862_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(P_q0[3]),
        .Q(P_load_1_reg_862[3]),
        .R(1'b0));
  FDRE \P_load_1_reg_862_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(P_q0[4]),
        .Q(P_load_1_reg_862[4]),
        .R(1'b0));
  FDRE \P_load_1_reg_862_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(P_q0[5]),
        .Q(P_load_1_reg_862[5]),
        .R(1'b0));
  FDRE \P_load_1_reg_862_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(P_q0[6]),
        .Q(P_load_1_reg_862[6]),
        .R(1'b0));
  FDRE \P_load_1_reg_862_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(P_q0[7]),
        .Q(P_load_1_reg_862[7]),
        .R(1'b0));
  FDRE \P_load_1_reg_862_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(P_q0[8]),
        .Q(P_load_1_reg_862[8]),
        .R(1'b0));
  FDRE \P_load_1_reg_862_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(P_q0[9]),
        .Q(P_load_1_reg_862[9]),
        .R(1'b0));
  FDRE \P_load_reg_799_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_q0[0]),
        .Q(P_load_reg_799[0]),
        .R(1'b0));
  FDRE \P_load_reg_799_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_q0[10]),
        .Q(P_load_reg_799[10]),
        .R(1'b0));
  FDRE \P_load_reg_799_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_q0[11]),
        .Q(P_load_reg_799[11]),
        .R(1'b0));
  FDRE \P_load_reg_799_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_q0[12]),
        .Q(P_load_reg_799[12]),
        .R(1'b0));
  FDRE \P_load_reg_799_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_q0[13]),
        .Q(P_load_reg_799[13]),
        .R(1'b0));
  FDRE \P_load_reg_799_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_q0[14]),
        .Q(P_load_reg_799[14]),
        .R(1'b0));
  FDRE \P_load_reg_799_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_q0[15]),
        .Q(P_load_reg_799[15]),
        .R(1'b0));
  FDRE \P_load_reg_799_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_q0[1]),
        .Q(P_load_reg_799[1]),
        .R(1'b0));
  FDRE \P_load_reg_799_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_q0[2]),
        .Q(P_load_reg_799[2]),
        .R(1'b0));
  FDRE \P_load_reg_799_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_q0[3]),
        .Q(P_load_reg_799[3]),
        .R(1'b0));
  FDRE \P_load_reg_799_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_q0[4]),
        .Q(P_load_reg_799[4]),
        .R(1'b0));
  FDRE \P_load_reg_799_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_q0[5]),
        .Q(P_load_reg_799[5]),
        .R(1'b0));
  FDRE \P_load_reg_799_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_q0[6]),
        .Q(P_load_reg_799[6]),
        .R(1'b0));
  FDRE \P_load_reg_799_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_q0[7]),
        .Q(P_load_reg_799[7]),
        .R(1'b0));
  FDRE \P_load_reg_799_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_q0[8]),
        .Q(P_load_reg_799[8]),
        .R(1'b0));
  FDRE \P_load_reg_799_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P_q0[9]),
        .Q(P_load_reg_799[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln204_1_reg_778[0]_i_1 
       (.I0(\idx_fu_102_reg_n_12_[0] ),
        .O(add_ln204_1_fu_488_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln204_1_reg_778[1]_i_1 
       (.I0(\idx_fu_102_reg_n_12_[0] ),
        .I1(\idx_fu_102_reg_n_12_[1] ),
        .O(add_ln204_1_fu_488_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln204_1_reg_778[2]_i_1 
       (.I0(\idx_fu_102_reg_n_12_[0] ),
        .I1(\idx_fu_102_reg_n_12_[1] ),
        .I2(\idx_fu_102_reg_n_12_[2] ),
        .O(add_ln204_1_fu_488_p2[2]));
  FDRE \add_ln204_1_reg_778_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln204_1_fu_488_p2[0]),
        .Q(add_ln204_1_reg_778[0]),
        .R(1'b0));
  FDRE \add_ln204_1_reg_778_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln204_1_fu_488_p2[1]),
        .Q(add_ln204_1_reg_778[1]),
        .R(1'b0));
  FDRE \add_ln204_1_reg_778_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(add_ln204_1_fu_488_p2[2]),
        .Q(add_ln204_1_reg_778[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln232_reg_846[0]_i_1 
       (.I0(m_reg_265[0]),
        .O(zext_ln232_fu_591_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln232_reg_846[1]_i_1 
       (.I0(m_reg_265[0]),
        .I1(m_reg_265[1]),
        .O(zext_ln232_fu_591_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln232_reg_846[2]_i_1 
       (.I0(m_reg_265[2]),
        .I1(m_reg_265[1]),
        .I2(m_reg_265[0]),
        .O(zext_ln232_fu_591_p1[2]));
  FDRE \add_ln232_reg_846_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(zext_ln232_fu_591_p1[0]),
        .Q(add_ln232_reg_846[0]),
        .R(1'b0));
  FDRE \add_ln232_reg_846_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(zext_ln232_fu_591_p1[1]),
        .Q(add_ln232_reg_846[1]),
        .R(1'b0));
  FDRE \add_ln232_reg_846_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(zext_ln232_fu_591_p1[2]),
        .Q(add_ln232_reg_846[2]),
        .R(1'b0));
  FDRE \add_ln232_reg_846_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(zext_ln232_fu_591_p1[3]),
        .Q(add_ln232_reg_846[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFAC00AC0053FF53)) 
    add_ln39_fu_48_p2_carry__0_i_1__0
       (.I0(P_load_1_reg_862[15]),
        .I1(P_load_reg_799[15]),
        .I2(ap_CS_fsm_state16),
        .I3(LARc_ce0_0[4]),
        .I4(P[15]),
        .I5(add_ln39_fu_48_p2_carry__0_0[7]),
        .O(\P_load_1_reg_862_reg[15]_1 [7]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    add_ln39_fu_48_p2_carry__0_i_2
       (.I0(add_ln39_fu_48_p2_carry__0_0[6]),
        .I1(P_load_reg_799[14]),
        .I2(ap_CS_fsm_state16),
        .I3(P_load_1_reg_862[14]),
        .I4(LARc_ce0_0[4]),
        .I5(P[14]),
        .O(\P_load_1_reg_862_reg[15]_1 [6]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    add_ln39_fu_48_p2_carry__0_i_3
       (.I0(add_ln39_fu_48_p2_carry__0_0[5]),
        .I1(P_load_reg_799[13]),
        .I2(ap_CS_fsm_state16),
        .I3(P_load_1_reg_862[13]),
        .I4(LARc_ce0_0[4]),
        .I5(P[13]),
        .O(\P_load_1_reg_862_reg[15]_1 [5]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    add_ln39_fu_48_p2_carry__0_i_4
       (.I0(add_ln39_fu_48_p2_carry__0_0[4]),
        .I1(P_load_reg_799[12]),
        .I2(ap_CS_fsm_state16),
        .I3(P_load_1_reg_862[12]),
        .I4(LARc_ce0_0[4]),
        .I5(P[12]),
        .O(\P_load_1_reg_862_reg[15]_1 [4]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    add_ln39_fu_48_p2_carry__0_i_5
       (.I0(add_ln39_fu_48_p2_carry__0_0[3]),
        .I1(P_load_reg_799[11]),
        .I2(ap_CS_fsm_state16),
        .I3(P_load_1_reg_862[11]),
        .I4(LARc_ce0_0[4]),
        .I5(P[11]),
        .O(\P_load_1_reg_862_reg[15]_1 [3]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    add_ln39_fu_48_p2_carry__0_i_6
       (.I0(add_ln39_fu_48_p2_carry__0_0[2]),
        .I1(P_load_reg_799[10]),
        .I2(ap_CS_fsm_state16),
        .I3(P_load_1_reg_862[10]),
        .I4(LARc_ce0_0[4]),
        .I5(P[10]),
        .O(\P_load_1_reg_862_reg[15]_1 [2]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    add_ln39_fu_48_p2_carry__0_i_7
       (.I0(add_ln39_fu_48_p2_carry__0_0[1]),
        .I1(P_load_reg_799[9]),
        .I2(ap_CS_fsm_state16),
        .I3(P_load_1_reg_862[9]),
        .I4(LARc_ce0_0[4]),
        .I5(P[9]),
        .O(\P_load_1_reg_862_reg[15]_1 [1]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    add_ln39_fu_48_p2_carry__0_i_8
       (.I0(add_ln39_fu_48_p2_carry__0_0[0]),
        .I1(P_load_reg_799[8]),
        .I2(ap_CS_fsm_state16),
        .I3(P_load_1_reg_862[8]),
        .I4(LARc_ce0_0[4]),
        .I5(P[8]),
        .O(\P_load_1_reg_862_reg[15]_1 [0]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    add_ln39_fu_48_p2_carry_i_1__0
       (.I0(sum_fu_54_p2_carry[7]),
        .I1(P_load_reg_799[7]),
        .I2(ap_CS_fsm_state16),
        .I3(P_load_1_reg_862[7]),
        .I4(LARc_ce0_0[4]),
        .I5(P[7]),
        .O(\P_load_reg_799_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    add_ln39_fu_48_p2_carry_i_2__0
       (.I0(sum_fu_54_p2_carry[6]),
        .I1(P_load_reg_799[6]),
        .I2(ap_CS_fsm_state16),
        .I3(P_load_1_reg_862[6]),
        .I4(LARc_ce0_0[4]),
        .I5(P[6]),
        .O(\P_load_reg_799_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    add_ln39_fu_48_p2_carry_i_3
       (.I0(sum_fu_54_p2_carry[5]),
        .I1(P_load_reg_799[5]),
        .I2(ap_CS_fsm_state16),
        .I3(P_load_1_reg_862[5]),
        .I4(LARc_ce0_0[4]),
        .I5(P[5]),
        .O(\P_load_reg_799_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    add_ln39_fu_48_p2_carry_i_4
       (.I0(sum_fu_54_p2_carry[4]),
        .I1(P_load_reg_799[4]),
        .I2(ap_CS_fsm_state16),
        .I3(P_load_1_reg_862[4]),
        .I4(LARc_ce0_0[4]),
        .I5(P[4]),
        .O(\P_load_reg_799_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    add_ln39_fu_48_p2_carry_i_5
       (.I0(sum_fu_54_p2_carry[3]),
        .I1(P_load_reg_799[3]),
        .I2(ap_CS_fsm_state16),
        .I3(P_load_1_reg_862[3]),
        .I4(LARc_ce0_0[4]),
        .I5(P[3]),
        .O(\P_load_reg_799_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    add_ln39_fu_48_p2_carry_i_6
       (.I0(sum_fu_54_p2_carry[2]),
        .I1(P_load_reg_799[2]),
        .I2(ap_CS_fsm_state16),
        .I3(P_load_1_reg_862[2]),
        .I4(LARc_ce0_0[4]),
        .I5(P[2]),
        .O(\P_load_reg_799_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    add_ln39_fu_48_p2_carry_i_7
       (.I0(sum_fu_54_p2_carry[1]),
        .I1(P_load_reg_799[1]),
        .I2(ap_CS_fsm_state16),
        .I3(P_load_1_reg_862[1]),
        .I4(LARc_ce0_0[4]),
        .I5(P[1]),
        .O(\P_load_reg_799_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    add_ln39_fu_48_p2_carry_i_8
       (.I0(sum_fu_54_p2_carry[0]),
        .I1(P_load_reg_799[0]),
        .I2(ap_CS_fsm_state16),
        .I3(P_load_1_reg_862[0]),
        .I4(LARc_ce0_0[4]),
        .I5(P[0]),
        .O(\P_load_reg_799_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln107_4_reg_466[0]_i_1 
       (.I0(\and_ln107_4_reg_466[0]_i_2_n_12 ),
        .I1(\and_ln107_4_reg_466[0]_i_3_n_12 ),
        .O(and_ln107_4_fu_341_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFFFE)) 
    \and_ln107_4_reg_466[0]_i_2 
       (.I0(\q0[3]_i_3_n_12 ),
        .I1(\grp_gsm_norm_fu_305/bitoff_address0 [5]),
        .I2(\grp_gsm_norm_fu_305/bitoff_address0 [4]),
        .I3(\grp_gsm_norm_fu_305/bitoff_address1 [3]),
        .I4(\grp_gsm_norm_fu_305/bitoff_address1 [4]),
        .I5(\and_ln107_4_reg_466[0]_i_7_n_12 ),
        .O(\and_ln107_4_reg_466[0]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \and_ln107_4_reg_466[0]_i_3 
       (.I0(\and_ln107_4_reg_466[0]_i_8_n_12 ),
        .I1(\or_ln107_reg_471_reg[0] ),
        .I2(\grp_gsm_norm_fu_305/bitoff_address0 [5]),
        .I3(\grp_gsm_norm_fu_305/bitoff_address0 [4]),
        .I4(\q0[3]_i_5_n_12 ),
        .O(\and_ln107_4_reg_466[0]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \and_ln107_4_reg_466[0]_i_4 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I1(\q0_reg[0] [13]),
        .I2(LARc_ce0_0[2]),
        .I3(\L_ACF_load_reg_662_reg[29]_0 [13]),
        .O(\grp_gsm_norm_fu_305/bitoff_address0 [5]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \and_ln107_4_reg_466[0]_i_5 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I1(\q0_reg[0] [12]),
        .I2(LARc_ce0_0[2]),
        .I3(\L_ACF_load_reg_662_reg[29]_0 [12]),
        .O(\grp_gsm_norm_fu_305/bitoff_address0 [4]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \and_ln107_4_reg_466[0]_i_6 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I1(\q0_reg[0] [4]),
        .I2(LARc_ce0_0[2]),
        .I3(\L_ACF_load_reg_662_reg[29]_0 [4]),
        .O(\grp_gsm_norm_fu_305/bitoff_address1 [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \and_ln107_4_reg_466[0]_i_7 
       (.I0(\and_ln107_reg_460[0]_i_5_n_12 ),
        .I1(\grp_gsm_norm_fu_305/bitoff_address1 [7]),
        .I2(\grp_gsm_norm_fu_305/bitoff_address0 [0]),
        .I3(\grp_gsm_norm_fu_305/bitoff_address0 [2]),
        .I4(\grp_gsm_norm_fu_305/bitoff_address0 [1]),
        .I5(\and_ln107_reg_460[0]_i_6_n_12 ),
        .O(\and_ln107_4_reg_466[0]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h800080AA020002AA)) 
    \and_ln107_4_reg_466[0]_i_8 
       (.I0(\q0[3]_i_4_n_12 ),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[31]),
        .I3(LARc_ce0_0[2]),
        .I4(\q0_reg[0] [14]),
        .I5(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[30]),
        .O(\and_ln107_4_reg_466[0]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h0202000200000000)) 
    \and_ln107_reg_460[0]_i_1 
       (.I0(\and_ln107_reg_460[0]_i_2_n_12 ),
        .I1(\and_ln107_reg_460[0]_i_3_n_12 ),
        .I2(\q2[1]_i_3_n_12 ),
        .I3(\grp_gsm_norm_fu_305/bitoff_address1 [7]),
        .I4(\grp_gsm_norm_fu_305/bitoff_address0 [0]),
        .I5(\or_ln107_reg_471[0]_i_2_n_12 ),
        .O(and_ln107_fu_305_p2));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \and_ln107_reg_460[0]_i_2 
       (.I0(\grp_gsm_norm_fu_305/bitoff_address1 [3]),
        .I1(\grp_gsm_norm_fu_305/bitoff_address0 [4]),
        .I2(\or_ln107_reg_471_reg[0] ),
        .I3(\and_ln107_4_reg_466[0]_i_8_n_12 ),
        .I4(\and_ln107_reg_460[0]_i_5_n_12 ),
        .I5(\and_ln107_reg_460[0]_i_6_n_12 ),
        .O(\and_ln107_reg_460[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h500050CC0A000ACC)) 
    \and_ln107_reg_460[0]_i_3 
       (.I0(\L_ACF_load_reg_662_reg[29]_0 [13]),
        .I1(\q0_reg[0] [13]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[30]),
        .I3(LARc_ce0_0[2]),
        .I4(\q0_reg[0] [14]),
        .I5(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .O(\and_ln107_reg_460[0]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \and_ln107_reg_460[0]_i_4 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I1(\q0_reg[0] [8]),
        .I2(LARc_ce0_0[2]),
        .I3(\L_ACF_load_reg_662_reg[29]_0 [8]),
        .O(\grp_gsm_norm_fu_305/bitoff_address0 [0]));
  LUT6 #(
    .INIT(64'hEFEFFFEEFEFEFFEE)) 
    \and_ln107_reg_460[0]_i_5 
       (.I0(\q0[3]_i_5_n_12 ),
        .I1(\grp_gsm_norm_fu_305/bitoff_address1 [2]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I3(\q0_reg[0] [0]),
        .I4(LARc_ce0_0[2]),
        .I5(\L_ACF_load_reg_662_reg[29]_0 [0]),
        .O(\and_ln107_reg_460[0]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBFAEEFA)) 
    \and_ln107_reg_460[0]_i_6 
       (.I0(\grp_gsm_norm_fu_305/bitoff_address1 [6]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I2(\q0_reg[0] [1]),
        .I3(LARc_ce0_0[2]),
        .I4(\L_ACF_load_reg_662_reg[29]_0 [1]),
        .I5(\q1[1]_i_4_n_12 ),
        .O(\and_ln107_reg_460[0]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'h4777FFFF)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_start),
        .I1(LARc_ce0_0[2]),
        .I2(LARc_ce0_0[0]),
        .I3(grp_Autocorrelation_fu_101_grp_gsm_norm_fu_305_p_start),
        .I4(grp_gsm_norm_fu_276_ap_start_reg_reg_1[0]),
        .O(grp_gsm_norm_fu_276_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(LARc_ce0_INST_0_i_5_n_12),
        .I1(i_5_fu_106_reg[2]),
        .I2(i_5_fu_106_reg[1]),
        .I3(i_5_fu_106_reg[0]),
        .I4(i_5_fu_106_reg[3]),
        .O(\ap_CS_fsm[0]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h2222222A)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_CS_fsm_state10),
        .I1(i_5_fu_106_reg[3]),
        .I2(i_5_fu_106_reg[2]),
        .I3(i_5_fu_106_reg[1]),
        .I4(i_5_fu_106_reg[0]),
        .O(ap_NS_fsm_1[10]));
  LUT6 #(
    .INIT(64'hAAAAAABAAAAAAAAA)) 
    \ap_CS_fsm[11]_i_3 
       (.I0(ap_CS_fsm_state11),
        .I1(\i_fu_90_reg[3]_0 [2]),
        .I2(\i_fu_90_reg[3]_0 [3]),
        .I3(\i_fu_90_reg[3]_0 [1]),
        .I4(\i_fu_90_reg[3]_0 [0]),
        .I5(ap_CS_fsm_state17),
        .O(\ap_CS_fsm[11]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'hF600)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(indvars_iv3_fu_114_reg[3]),
        .I1(m_reg_265[3]),
        .I2(\ap_CS_fsm[14]_i_2_n_12 ),
        .I3(ap_CS_fsm_state14),
        .O(\ap_CS_fsm[14]_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[14]_i_2 
       (.I0(m_reg_265[2]),
        .I1(indvars_iv3_fu_114_reg[2]),
        .I2(indvars_iv3_fu_114_reg[1]),
        .I3(m_reg_265[1]),
        .I4(indvars_iv3_fu_114_reg[0]),
        .I5(m_reg_265[0]),
        .O(\ap_CS_fsm[14]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[16]_i_1__0 
       (.I0(icmp_ln172_fu_340_p2),
        .I1(ap_CS_fsm_state2),
        .I2(LARc_we0_INST_0_i_1_n_12),
        .O(ap_NS_fsm_1[16]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(\ap_CS_fsm_reg_n_12_[0] ),
        .I1(grp_Reflection_coefficients_fu_111_ap_start_reg),
        .O(ap_NS_fsm_1[1]));
  LUT4 #(
    .INIT(16'hB888)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_start),
        .I1(LARc_ce0_0[2]),
        .I2(LARc_ce0_0[0]),
        .I3(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_start),
        .O(grp_gsm_mult_r_fu_298_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h2F22)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln172_fu_340_p2),
        .I2(grp_gsm_norm_fu_305_ap_done),
        .I3(ap_CS_fsm_state3),
        .O(ap_NS_fsm_1[2]));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_state5),
        .I1(grp_gsm_norm_fu_305_ap_done),
        .I2(ap_CS_fsm_state3),
        .O(ap_NS_fsm_1[3]));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(\ap_CS_fsm_reg[12]_0 [0]),
        .I1(\i_fu_90_reg[3]_0 [1]),
        .I2(\i_fu_90_reg[3]_0 [0]),
        .I3(\i_fu_90_reg[3]_0 [3]),
        .I4(\i_fu_90_reg[3]_0 [2]),
        .O(ap_NS_fsm_1[4]));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAAAAAA)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\i_fu_90_reg[3]_0 [2]),
        .I2(\i_fu_90_reg[3]_0 [3]),
        .I3(\i_fu_90_reg[3]_0 [0]),
        .I4(\i_fu_90_reg[3]_0 [1]),
        .I5(\ap_CS_fsm_reg[12]_0 [0]),
        .O(ap_NS_fsm_1[5]));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(ap_CS_fsm_state6),
        .I1(i_1_fu_94_reg[2]),
        .I2(i_1_fu_94_reg[3]),
        .I3(i_1_fu_94_reg[0]),
        .I4(i_1_fu_94_reg[1]),
        .O(ap_NS_fsm_1[6]));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(i_1_fu_94_reg[1]),
        .I2(i_1_fu_94_reg[0]),
        .I3(i_1_fu_94_reg[3]),
        .I4(i_1_fu_94_reg[2]),
        .I5(ap_CS_fsm_state6),
        .O(ap_NS_fsm_1[7]));
  LUT5 #(
    .INIT(32'hAA8AAAAA)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(ap_CS_fsm_state8),
        .I1(i_2_fu_98_reg[2]),
        .I2(i_2_fu_98_reg[3]),
        .I3(i_2_fu_98_reg[1]),
        .I4(i_2_fu_98_reg[0]),
        .O(ap_NS_fsm_1[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(i_2_fu_98_reg[0]),
        .I1(i_2_fu_98_reg[1]),
        .I2(i_2_fu_98_reg[3]),
        .I3(i_2_fu_98_reg[2]),
        .I4(ap_CS_fsm_state8),
        .I5(ap_NS_fsm10_out),
        .O(ap_NS_fsm_1[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_1[0]),
        .Q(\ap_CS_fsm_reg_n_12_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_1[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_1[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_1[12]),
        .Q(\ap_CS_fsm_reg[12]_0 [1]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_1[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[14]_i_1_n_12 ),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_1[15]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_1[16]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_1[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_1[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_1[3]),
        .Q(\ap_CS_fsm_reg[12]_0 [0]),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_1[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_1[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_1[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_1[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_1[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_1[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_gsm_div grp_gsm_div_fu_290
       (.CO(p_0_in_0),
        .D({select_ln219_fu_522_p3[15:4],D[2:1],select_ln219_fu_522_p3[1],D[0]}),
        .LARc_ce0(LARc_ce0),
        .LARc_ce0_0(LARc_ce0_0[4:1]),
        .LARc_ce0_1(LARc_ce0_1),
        .LARc_ce0_2(LARc_ce0_INST_0_i_5_n_12),
        .\LARc_d0[4] (LARc_d0_4_sn_1),
        .\LARc_d0[6] (LARc_d0_6_sn_1),
        .LARc_we0(LARc_we0),
        .LARc_we0_0(P_U_n_94),
        .LARc_we0_1(LARc_we0_INST_0_i_1_n_12),
        .LARc_we1(LARc_we1),
        .\L_num_fu_48_reg[14]_0 (temp_2_reg_794),
        .Q({ap_CS_fsm_state17,ap_CS_fsm_state15,\ap_CS_fsm_reg[12]_0 [1],ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,\ap_CS_fsm_reg_n_12_[0] }),
        .\ap_CS_fsm_reg[0]_0 (LARc_ce0_INST_0_i_6_n_12),
        .\ap_CS_fsm_reg[0]_1 (\ap_CS_fsm[0]_i_3_n_12 ),
        .\ap_CS_fsm_reg[10] (grp_gsm_div_fu_290_n_41),
        .\ap_CS_fsm_reg[11] (\idx47_fu_118[3]_i_2_n_12 ),
        .\ap_CS_fsm_reg[11]_0 (\ap_CS_fsm[11]_i_3_n_12 ),
        .\ap_CS_fsm_reg[11]_1 (\icmp_ln208_reg_805_reg_n_12_[0] ),
        .\ap_CS_fsm_reg[11]_2 (\icmp_ln172_reg_667_reg_n_12_[0] ),
        .\ap_CS_fsm_reg[12] ({ap_NS_fsm_1[12:11],ap_NS_fsm_1[0]}),
        .\ap_CS_fsm_reg[12]_0 (i_5_fu_106_reg),
        .\ap_CS_fsm_reg[16] (grp_gsm_div_fu_290_n_28),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[3]_0 (grp_gsm_div_fu_290_n_40),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4]_2 ),
        .\ap_CS_fsm_reg[4]_0 (\ap_CS_fsm_reg[4]_7 ),
        .\ap_CS_fsm_reg[6] (grp_gsm_div_fu_290_n_29),
        .\ap_CS_fsm_reg[6]_0 (grp_gsm_div_fu_290_n_42),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst(ap_rst),
        .\div_fu_44_reg[12]_0 (grp_gsm_div_fu_290_n_30),
        .grp_Reflection_coefficients_fu_111_ap_start_reg(grp_Reflection_coefficients_fu_111_ap_start_reg),
        .grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_start(grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_start),
        .grp_gsm_div_fu_290_ap_start_reg(grp_gsm_div_fu_290_ap_start_reg),
        .grp_gsm_div_fu_290_ap_start_reg_reg(icmp_ln208_fu_497_p2),
        .grp_gsm_mult_r_fu_298_ap_start_reg_reg(grp_gsm_mult_r_fu_298_ap_start_reg_reg_1[1]),
        .\i_fu_76_reg[1] (\i_fu_76_reg[1] ),
        .icmp_ln204_fu_482_p2(icmp_ln204_fu_482_p2),
        .icmp_ln204_reg_774(icmp_ln204_reg_774),
        .\sext_ln126_reg_213_reg[16]_0 (P_load_reg_799));
  FDRE #(
    .INIT(1'b0)) 
    grp_gsm_div_fu_290_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_290_n_41),
        .Q(grp_gsm_div_fu_290_ap_start_reg),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    grp_gsm_mult_r_fu_298_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_290_n_40),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_start),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_gsm_mult_r_2 grp_gsm_mult_r_fu_305
       (.B(P_q0),
        .CO(CO),
        .D({select_ln219_fu_522_p3[15:4],D[2:1],select_ln219_fu_522_p3[1],D[0]}),
        .DI({grp_gsm_mult_r_fu_305_n_25,grp_gsm_mult_r_fu_305_n_26,grp_gsm_mult_r_fu_305_n_27,grp_gsm_mult_r_fu_305_n_28,grp_gsm_mult_r_fu_305_n_29,grp_gsm_mult_r_fu_305_n_30,grp_gsm_mult_r_fu_305_n_31,grp_gsm_mult_r_fu_305_n_32}),
        .E(K_ce0),
        .\K_load_reg_856_reg[15] (\K_load_reg_856_reg[15]_0 ),
        .\K_load_reg_856_reg[15]_0 (\K_load_reg_856_reg[15]_1 ),
        .\K_load_reg_856_reg[7] (\K_load_reg_856_reg[7]_0 ),
        .\K_load_reg_856_reg[7]_0 (\K_load_reg_856_reg[7]_1 ),
        .O(O),
        .P_ce1(P_ce1),
        .Q({ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state14,\ap_CS_fsm_reg[12]_0 [1],ap_CS_fsm_state12,ap_CS_fsm_state10,ap_CS_fsm_state7}),
        .S({grp_gsm_mult_r_fu_305_n_33,grp_gsm_mult_r_fu_305_n_34,grp_gsm_mult_r_fu_305_n_35,grp_gsm_mult_r_fu_305_n_36,grp_gsm_mult_r_fu_305_n_37,grp_gsm_mult_r_fu_305_n_38,grp_gsm_mult_r_fu_305_n_39,grp_gsm_mult_r_fu_305_n_40}),
        .add_ln39_fu_48_p2(add_ln39_fu_48_p2),
        .add_ln39_fu_48_p2_0(add_ln39_fu_48_p2_0),
        .add_ln39_fu_48_p2_carry__0(add_ln39_fu_48_p2_carry__0),
        .add_ln39_fu_48_p2_carry__0_0(LARc_ce0_0[4]),
        .add_ln39_fu_48_p2_carry__0_1(add_ln39_fu_48_p2_carry__0_1),
        .add_ln39_fu_48_p2_carry__0_2(add_ln39_fu_48_p2_carry__0_2),
        .\ap_CS_fsm_reg[14] ({ap_NS_fsm_1[15],ap_NS_fsm_1[13]}),
        .\ap_CS_fsm_reg[15] (grp_gsm_mult_r_fu_305_n_50),
        .\ap_CS_fsm_reg[15]_0 (grp_gsm_mult_r_fu_305_n_51),
        .\ap_CS_fsm_reg[15]_1 (grp_gsm_mult_r_fu_305_n_53),
        .\ap_CS_fsm_reg[15]_2 (grp_gsm_mult_r_fu_305_n_55),
        .\ap_CS_fsm_reg[15]_3 (grp_gsm_mult_r_fu_305_n_57),
        .\ap_CS_fsm_reg[15]_4 (grp_gsm_mult_r_fu_305_n_58),
        .\ap_CS_fsm_reg[15]_5 (grp_gsm_mult_r_fu_305_n_60),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_1 ),
        .\ap_CS_fsm_reg[3]_1 (grp_gsm_mult_r_fu_305_n_112),
        .\ap_CS_fsm_reg[3]_2 (\ap_CS_fsm_reg[3]_4 ),
        .\ap_CS_fsm_reg[3]_3 (\ap_CS_fsm_reg[3]_5 ),
        .\ap_CS_fsm_reg[3]_4 (\ap_CS_fsm_reg[3]_6 ),
        .\ap_CS_fsm_reg[3]_5 (\ap_CS_fsm_reg[3]_7 ),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4]_0 ),
        .\ap_CS_fsm_reg[4]_0 (\ap_CS_fsm_reg[4]_1 ),
        .\ap_CS_fsm_reg[4]_1 (\ap_CS_fsm_reg[4]_3 ),
        .\ap_CS_fsm_reg[4]_2 (\ap_CS_fsm_reg[4]_4 ),
        .\ap_CS_fsm_reg[4]_3 (\ap_CS_fsm_reg[4]_5 ),
        .\ap_CS_fsm_reg[4]_4 (\ap_CS_fsm_reg[4]_6 ),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5]_0 ),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm_reg[5]_1 ),
        .\ap_CS_fsm_reg[5]_1 (\ap_CS_fsm_reg[5]_2 ),
        .\ap_CS_fsm_reg[5]_2 (\ap_CS_fsm_reg[5]_3 ),
        .\ap_CS_fsm_reg[5]_3 (\ap_CS_fsm_reg[5]_4 ),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6]_1 ),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_block_state16_on_subcall_done(ap_block_state16_on_subcall_done),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .grp_gsm_mult_r_fu_305_ap_start_reg(grp_gsm_mult_r_fu_305_ap_start_reg),
        .icmp_ln219_fu_511_p2_carry(temp_1_reg_788),
        .icmp_ln40_fu_60_p2_carry(icmp_ln40_fu_60_p2_carry),
        .icmp_ln40_fu_60_p2_carry_0(icmp_ln40_fu_60_p2_carry_0),
        .icmp_ln40_fu_60_p2_carry_1(icmp_ln40_fu_60_p2_carry_1),
        .icmp_ln40_fu_60_p2_carry_2(icmp_ln40_fu_60_p2_carry_2),
        .icmp_ln40_fu_60_p2_carry_3(icmp_ln40_fu_60_p2_carry_3),
        .icmp_ln40_fu_60_p2_carry_4(icmp_ln40_fu_60_p2_carry_4),
        .\icmp_ln55_1_reg_93_reg[0]_0 (P_load_1_reg_862),
        .\icmp_ln55_reg_88_reg[0]_0 ({grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_din2[15],\select_ln219_reg_821_reg[14]_0 [11:3],grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_din2[5:3],\select_ln219_reg_821_reg[14]_0 [2:0]}),
        .p_0_in__0(p_0_in__0),
        .\q0_reg[0] (grp_gsm_mult_r_fu_305_n_41),
        .\q0_reg[15] (ACF_q0),
        .\q0_reg[1] (grp_gsm_mult_r_fu_305_n_42),
        .\q0_reg[2] (grp_gsm_mult_r_fu_305_n_43),
        .\q0_reg[3] (grp_gsm_mult_r_fu_305_n_44),
        .\q0_reg[4] (grp_gsm_mult_r_fu_305_n_45),
        .\q0_reg[5] (grp_gsm_mult_r_fu_305_n_46),
        .\q0_reg[6] (grp_gsm_mult_r_fu_305_n_47),
        .\q0_reg[7] (grp_gsm_mult_r_fu_305_n_48),
        .\q0_reg[8] (grp_gsm_mult_r_fu_305_n_49),
        .ram_reg_0_15_0_0_i_7(ram_reg_0_15_0_0_i_7),
        .select_ln289_1_reg_733(select_ln289_1_reg_733),
        .\select_ln289_1_reg_733_reg[5] (\select_ln289_1_reg_733_reg[5] ),
        .\select_ln291_1_reg_753_reg[5] (\select_ln291_1_reg_753_reg[5] ),
        .\select_ln291_1_reg_753_reg[5]_0 (\select_ln291_1_reg_753_reg[5]_0 ),
        .\select_ln294_1_reg_773_reg[4] (\select_ln294_1_reg_773_reg[4] ),
        .\select_ln294_1_reg_773_reg[4]_0 (\select_ln294_1_reg_773_reg[4]_0 ),
        .\select_ln296_1_reg_783_reg[0] (Q),
        .\select_ln296_1_reg_783_reg[3] (\select_ln296_1_reg_783_reg[3] ),
        .\select_ln296_1_reg_783_reg[3]_0 (\select_ln296_1_reg_783_reg[3]_0 ),
        .sum_fu_54_p2_carry__0(sum_fu_54_p2_carry__0),
        .sum_fu_54_p2_carry__0_0(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1),
        .tmp_6_gsm_add_fu_315_b(tmp_6_gsm_add_fu_315_b));
  FDRE #(
    .INIT(1'b0)) 
    grp_gsm_mult_r_fu_305_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_mult_r_fu_305_n_112),
        .Q(grp_gsm_mult_r_fu_305_ap_start_reg),
        .R(ap_rst));
  LUT4 #(
    .INIT(16'h2F22)) 
    grp_gsm_norm_fu_276_ap_start_reg_i_1
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln172_fu_340_p2),
        .I2(grp_gsm_norm_fu_276_ap_start_reg_reg_1[1]),
        .I3(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_start),
        .O(grp_gsm_norm_fu_276_ap_start_reg_i_1_n_12));
  FDRE #(
    .INIT(1'b0)) 
    grp_gsm_norm_fu_276_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_norm_fu_276_ap_start_reg_i_1_n_12),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_start),
        .R(ap_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_fu_94[0]_i_1 
       (.I0(i_1_fu_94_reg[0]),
        .O(add_ln191_fu_415_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_fu_94[1]_i_1 
       (.I0(i_1_fu_94_reg[0]),
        .I1(i_1_fu_94_reg[1]),
        .O(add_ln191_fu_415_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_1_fu_94[2]_i_1 
       (.I0(i_1_fu_94_reg[2]),
        .I1(i_1_fu_94_reg[1]),
        .I2(i_1_fu_94_reg[0]),
        .O(add_ln191_fu_415_p2[2]));
  LUT5 #(
    .INIT(32'h00002000)) 
    \i_1_fu_94[3]_i_1 
       (.I0(\ap_CS_fsm_reg[12]_0 [0]),
        .I1(\i_fu_90_reg[3]_0 [1]),
        .I2(\i_fu_90_reg[3]_0 [0]),
        .I3(\i_fu_90_reg[3]_0 [3]),
        .I4(\i_fu_90_reg[3]_0 [2]),
        .O(ap_NS_fsm15_out));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_1_fu_94[3]_i_2 
       (.I0(i_1_fu_94_reg[3]),
        .I1(i_1_fu_94_reg[0]),
        .I2(i_1_fu_94_reg[1]),
        .I3(i_1_fu_94_reg[2]),
        .O(add_ln191_fu_415_p2[3]));
  FDSE #(
    .INIT(1'b0)) 
    \i_1_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_1[6]),
        .D(add_ln191_fu_415_p2[0]),
        .Q(i_1_fu_94_reg[0]),
        .S(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_1[6]),
        .D(add_ln191_fu_415_p2[1]),
        .Q(i_1_fu_94_reg[1]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_1[6]),
        .D(add_ln191_fu_415_p2[2]),
        .Q(i_1_fu_94_reg[2]),
        .R(ap_NS_fsm15_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_1[6]),
        .D(add_ln191_fu_415_p2[3]),
        .Q(i_1_fu_94_reg[3]),
        .R(ap_NS_fsm15_out));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_fu_98[0]_i_1 
       (.I0(i_2_fu_98_reg[0]),
        .O(add_ln197_fu_440_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_fu_98[1]_i_1 
       (.I0(i_2_fu_98_reg[0]),
        .I1(i_2_fu_98_reg[1]),
        .O(add_ln197_fu_440_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_2_fu_98[2]_i_1 
       (.I0(i_2_fu_98_reg[2]),
        .I1(i_2_fu_98_reg[1]),
        .I2(i_2_fu_98_reg[0]),
        .O(add_ln197_fu_440_p2[2]));
  LUT5 #(
    .INIT(32'h00000020)) 
    \i_2_fu_98[3]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(i_1_fu_94_reg[2]),
        .I2(i_1_fu_94_reg[3]),
        .I3(i_1_fu_94_reg[0]),
        .I4(i_1_fu_94_reg[1]),
        .O(ap_NS_fsm14_out));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_2_fu_98[3]_i_2 
       (.I0(i_2_fu_98_reg[3]),
        .I1(i_2_fu_98_reg[0]),
        .I2(i_2_fu_98_reg[1]),
        .I3(i_2_fu_98_reg[2]),
        .O(add_ln197_fu_440_p2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_1[8]),
        .D(add_ln197_fu_440_p2[0]),
        .Q(i_2_fu_98_reg[0]),
        .R(ap_NS_fsm14_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_1[8]),
        .D(add_ln197_fu_440_p2[1]),
        .Q(i_2_fu_98_reg[1]),
        .R(ap_NS_fsm14_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_1[8]),
        .D(add_ln197_fu_440_p2[2]),
        .Q(i_2_fu_98_reg[2]),
        .R(ap_NS_fsm14_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_2_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm_1[8]),
        .D(add_ln197_fu_440_p2[3]),
        .Q(i_2_fu_98_reg[3]),
        .R(ap_NS_fsm14_out));
  LUT1 #(
    .INIT(2'h1)) 
    \i_5_fu_106[0]_i_1 
       (.I0(i_5_fu_106_reg[0]),
        .O(add_ln204_fu_596_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \i_5_fu_106[1]_i_1 
       (.I0(i_5_fu_106_reg[0]),
        .I1(i_5_fu_106_reg[1]),
        .O(add_ln204_fu_596_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_5_fu_106[2]_i_1 
       (.I0(i_5_fu_106_reg[2]),
        .I1(i_5_fu_106_reg[1]),
        .I2(i_5_fu_106_reg[0]),
        .O(add_ln204_fu_596_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_5_fu_106[3]_i_1 
       (.I0(i_5_fu_106_reg[3]),
        .I1(i_5_fu_106_reg[0]),
        .I2(i_5_fu_106_reg[1]),
        .I3(i_5_fu_106_reg[2]),
        .O(add_ln204_fu_596_p2[3]));
  FDSE #(
    .INIT(1'b0)) 
    \i_5_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln204_fu_596_p2[0]),
        .Q(i_5_fu_106_reg[0]),
        .S(ap_NS_fsm13_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_5_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln204_fu_596_p2[1]),
        .Q(i_5_fu_106_reg[1]),
        .R(ap_NS_fsm13_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_5_fu_106_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln204_fu_596_p2[2]),
        .Q(i_5_fu_106_reg[2]),
        .R(ap_NS_fsm13_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_5_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln204_fu_596_p2[3]),
        .Q(i_5_fu_106_reg[3]),
        .R(ap_NS_fsm13_out));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_90[0]_i_1 
       (.I0(\i_fu_90_reg[3]_0 [0]),
        .O(grp_fu_331_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_90[1]_i_1 
       (.I0(\i_fu_90_reg[3]_0 [0]),
        .I1(\i_fu_90_reg[3]_0 [1]),
        .O(grp_fu_331_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_fu_90[2]_i_1 
       (.I0(\i_fu_90_reg[3]_0 [2]),
        .I1(\i_fu_90_reg[3]_0 [1]),
        .I2(\i_fu_90_reg[3]_0 [0]),
        .O(grp_fu_331_p2[2]));
  LUT6 #(
    .INIT(64'hFFFFEFFFAAAAAA8A)) 
    \i_fu_90[3]_i_1 
       (.I0(ap_CS_fsm_state17),
        .I1(\i_fu_90_reg[3]_0 [2]),
        .I2(\i_fu_90_reg[3]_0 [3]),
        .I3(\i_fu_90_reg[3]_0 [0]),
        .I4(\i_fu_90_reg[3]_0 [1]),
        .I5(\ap_CS_fsm_reg[12]_0 [0]),
        .O(i_fu_9001_out));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_fu_90[3]_i_2 
       (.I0(\i_fu_90_reg[3]_0 [3]),
        .I1(\i_fu_90_reg[3]_0 [0]),
        .I2(\i_fu_90_reg[3]_0 [1]),
        .I3(\i_fu_90_reg[3]_0 [2]),
        .O(grp_fu_331_p2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_9001_out),
        .D(grp_fu_331_p2[0]),
        .Q(\i_fu_90_reg[3]_0 [0]),
        .R(ap_CS_fsm_state2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_9001_out),
        .D(grp_fu_331_p2[1]),
        .Q(\i_fu_90_reg[3]_0 [1]),
        .R(ap_CS_fsm_state2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_9001_out),
        .D(grp_fu_331_p2[2]),
        .Q(\i_fu_90_reg[3]_0 [2]),
        .R(ap_CS_fsm_state2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_9001_out),
        .D(grp_fu_331_p2[3]),
        .Q(\i_fu_90_reg[3]_0 [3]),
        .R(ap_CS_fsm_state2));
  LUT3 #(
    .INIT(8'h7F)) 
    icmp_ln107_fu_129_p2_carry__0_i_1
       (.I0(LARc_ce0_0[2]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[31]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[30]),
        .O(\ap_CS_fsm_reg[3]_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    icmp_ln107_fu_129_p2_carry__0_i_2
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[30]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[31]),
        .I2(LARc_ce0_0[2]),
        .O(\L_ACF_load_reg_662_reg[30]_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    icmp_ln107_fu_129_p2_carry__1_i_1
       (.I0(LARc_ce0_0[2]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[47]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[46]),
        .O(\ap_CS_fsm_reg[3]_2 [7]));
  LUT3 #(
    .INIT(8'h80)) 
    icmp_ln107_fu_129_p2_carry__1_i_10
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[44]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[45]),
        .I2(LARc_ce0_0[2]),
        .O(\L_ACF_load_reg_662_reg[46]_0 [6]));
  LUT3 #(
    .INIT(8'h80)) 
    icmp_ln107_fu_129_p2_carry__1_i_11
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[42]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[43]),
        .I2(LARc_ce0_0[2]),
        .O(\L_ACF_load_reg_662_reg[46]_0 [5]));
  LUT3 #(
    .INIT(8'h80)) 
    icmp_ln107_fu_129_p2_carry__1_i_12
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[40]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[41]),
        .I2(LARc_ce0_0[2]),
        .O(\L_ACF_load_reg_662_reg[46]_0 [4]));
  LUT3 #(
    .INIT(8'h80)) 
    icmp_ln107_fu_129_p2_carry__1_i_13
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[38]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[39]),
        .I2(LARc_ce0_0[2]),
        .O(\L_ACF_load_reg_662_reg[46]_0 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    icmp_ln107_fu_129_p2_carry__1_i_14
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[36]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[37]),
        .I2(LARc_ce0_0[2]),
        .O(\L_ACF_load_reg_662_reg[46]_0 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    icmp_ln107_fu_129_p2_carry__1_i_15
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[34]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[35]),
        .I2(LARc_ce0_0[2]),
        .O(\L_ACF_load_reg_662_reg[46]_0 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    icmp_ln107_fu_129_p2_carry__1_i_16
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[32]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[33]),
        .I2(LARc_ce0_0[2]),
        .O(\L_ACF_load_reg_662_reg[46]_0 [0]));
  LUT3 #(
    .INIT(8'h7F)) 
    icmp_ln107_fu_129_p2_carry__1_i_2
       (.I0(LARc_ce0_0[2]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[45]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[44]),
        .O(\ap_CS_fsm_reg[3]_2 [6]));
  LUT3 #(
    .INIT(8'h7F)) 
    icmp_ln107_fu_129_p2_carry__1_i_3
       (.I0(LARc_ce0_0[2]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[43]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[42]),
        .O(\ap_CS_fsm_reg[3]_2 [5]));
  LUT3 #(
    .INIT(8'h7F)) 
    icmp_ln107_fu_129_p2_carry__1_i_4
       (.I0(LARc_ce0_0[2]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[41]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[40]),
        .O(\ap_CS_fsm_reg[3]_2 [4]));
  LUT3 #(
    .INIT(8'h7F)) 
    icmp_ln107_fu_129_p2_carry__1_i_5
       (.I0(LARc_ce0_0[2]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[39]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[38]),
        .O(\ap_CS_fsm_reg[3]_2 [3]));
  LUT3 #(
    .INIT(8'h7F)) 
    icmp_ln107_fu_129_p2_carry__1_i_6
       (.I0(LARc_ce0_0[2]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[37]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[36]),
        .O(\ap_CS_fsm_reg[3]_2 [2]));
  LUT3 #(
    .INIT(8'h7F)) 
    icmp_ln107_fu_129_p2_carry__1_i_7
       (.I0(LARc_ce0_0[2]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[35]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[34]),
        .O(\ap_CS_fsm_reg[3]_2 [1]));
  LUT3 #(
    .INIT(8'h7F)) 
    icmp_ln107_fu_129_p2_carry__1_i_8
       (.I0(LARc_ce0_0[2]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[33]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[32]),
        .O(\ap_CS_fsm_reg[3]_2 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    icmp_ln107_fu_129_p2_carry__1_i_9
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[46]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[47]),
        .I2(LARc_ce0_0[2]),
        .O(\L_ACF_load_reg_662_reg[46]_0 [7]));
  LUT3 #(
    .INIT(8'h08)) 
    icmp_ln107_fu_129_p2_carry__2_i_1
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I1(LARc_ce0_0[2]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[62]),
        .O(\L_ACF_load_reg_662_reg[63]_0 [7]));
  LUT3 #(
    .INIT(8'h80)) 
    icmp_ln107_fu_129_p2_carry__2_i_10
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[60]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[61]),
        .I2(LARc_ce0_0[2]),
        .O(\L_ACF_load_reg_662_reg[62]_0 [6]));
  LUT3 #(
    .INIT(8'h80)) 
    icmp_ln107_fu_129_p2_carry__2_i_11
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[58]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[59]),
        .I2(LARc_ce0_0[2]),
        .O(\L_ACF_load_reg_662_reg[62]_0 [5]));
  LUT3 #(
    .INIT(8'h80)) 
    icmp_ln107_fu_129_p2_carry__2_i_12
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[56]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[57]),
        .I2(LARc_ce0_0[2]),
        .O(\L_ACF_load_reg_662_reg[62]_0 [4]));
  LUT3 #(
    .INIT(8'h80)) 
    icmp_ln107_fu_129_p2_carry__2_i_13
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[54]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[55]),
        .I2(LARc_ce0_0[2]),
        .O(\L_ACF_load_reg_662_reg[62]_0 [3]));
  LUT3 #(
    .INIT(8'h80)) 
    icmp_ln107_fu_129_p2_carry__2_i_14
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[52]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[53]),
        .I2(LARc_ce0_0[2]),
        .O(\L_ACF_load_reg_662_reg[62]_0 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    icmp_ln107_fu_129_p2_carry__2_i_15
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[50]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[51]),
        .I2(LARc_ce0_0[2]),
        .O(\L_ACF_load_reg_662_reg[62]_0 [1]));
  LUT3 #(
    .INIT(8'h80)) 
    icmp_ln107_fu_129_p2_carry__2_i_16
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[48]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[49]),
        .I2(LARc_ce0_0[2]),
        .O(\L_ACF_load_reg_662_reg[62]_0 [0]));
  LUT3 #(
    .INIT(8'h7F)) 
    icmp_ln107_fu_129_p2_carry__2_i_2
       (.I0(LARc_ce0_0[2]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[61]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[60]),
        .O(\L_ACF_load_reg_662_reg[63]_0 [6]));
  LUT3 #(
    .INIT(8'h7F)) 
    icmp_ln107_fu_129_p2_carry__2_i_3
       (.I0(LARc_ce0_0[2]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[59]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[58]),
        .O(\L_ACF_load_reg_662_reg[63]_0 [5]));
  LUT3 #(
    .INIT(8'h7F)) 
    icmp_ln107_fu_129_p2_carry__2_i_4
       (.I0(LARc_ce0_0[2]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[57]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[56]),
        .O(\L_ACF_load_reg_662_reg[63]_0 [4]));
  LUT3 #(
    .INIT(8'h7F)) 
    icmp_ln107_fu_129_p2_carry__2_i_5
       (.I0(LARc_ce0_0[2]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[55]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[54]),
        .O(\L_ACF_load_reg_662_reg[63]_0 [3]));
  LUT3 #(
    .INIT(8'h7F)) 
    icmp_ln107_fu_129_p2_carry__2_i_6
       (.I0(LARc_ce0_0[2]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[53]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[52]),
        .O(\L_ACF_load_reg_662_reg[63]_0 [2]));
  LUT3 #(
    .INIT(8'h7F)) 
    icmp_ln107_fu_129_p2_carry__2_i_7
       (.I0(LARc_ce0_0[2]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[51]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[50]),
        .O(\L_ACF_load_reg_662_reg[63]_0 [1]));
  LUT3 #(
    .INIT(8'h7F)) 
    icmp_ln107_fu_129_p2_carry__2_i_8
       (.I0(LARc_ce0_0[2]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[49]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[48]),
        .O(\L_ACF_load_reg_662_reg[63]_0 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    icmp_ln107_fu_129_p2_carry__2_i_9
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[62]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I2(LARc_ce0_0[2]),
        .O(\L_ACF_load_reg_662_reg[62]_0 [7]));
  LUT3 #(
    .INIT(8'h1F)) 
    icmp_ln107_fu_129_p2_carry_i_1
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[1]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[0]),
        .I2(LARc_ce0_0[2]),
        .O(\L_ACF_load_reg_662_reg[1]_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    icmp_ln107_fu_129_p2_carry_i_2
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[14]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[15]),
        .I2(LARc_ce0_0[2]),
        .O(\L_ACF_load_reg_662_reg[14]_0 [7]));
  LUT3 #(
    .INIT(8'h1F)) 
    icmp_ln107_fu_129_p2_carry_i_3
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[13]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[12]),
        .I2(LARc_ce0_0[2]),
        .O(\L_ACF_load_reg_662_reg[14]_0 [6]));
  LUT3 #(
    .INIT(8'h1F)) 
    icmp_ln107_fu_129_p2_carry_i_4
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[11]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[10]),
        .I2(LARc_ce0_0[2]),
        .O(\L_ACF_load_reg_662_reg[14]_0 [5]));
  LUT3 #(
    .INIT(8'h1F)) 
    icmp_ln107_fu_129_p2_carry_i_5
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[8]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[9]),
        .I2(LARc_ce0_0[2]),
        .O(\L_ACF_load_reg_662_reg[14]_0 [4]));
  LUT3 #(
    .INIT(8'h1F)) 
    icmp_ln107_fu_129_p2_carry_i_6
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[7]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[6]),
        .I2(LARc_ce0_0[2]),
        .O(\L_ACF_load_reg_662_reg[14]_0 [3]));
  LUT3 #(
    .INIT(8'h1F)) 
    icmp_ln107_fu_129_p2_carry_i_7
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[5]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[4]),
        .I2(LARc_ce0_0[2]),
        .O(\L_ACF_load_reg_662_reg[14]_0 [2]));
  LUT3 #(
    .INIT(8'h1F)) 
    icmp_ln107_fu_129_p2_carry_i_8
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[3]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[2]),
        .I2(LARc_ce0_0[2]),
        .O(\L_ACF_load_reg_662_reg[14]_0 [1]));
  LUT3 #(
    .INIT(8'h08)) 
    icmp_ln107_fu_129_p2_carry_i_9
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[0]),
        .I1(LARc_ce0_0[2]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[1]),
        .O(\L_ACF_load_reg_662_reg[14]_0 [0]));
  FDRE \icmp_ln172_reg_667_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(icmp_ln172_fu_340_p2),
        .Q(\icmp_ln172_reg_667_reg_n_12_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    \icmp_ln204_reg_774[0]_i_1 
       (.I0(i_5_fu_106_reg[0]),
        .I1(i_5_fu_106_reg[1]),
        .I2(i_5_fu_106_reg[2]),
        .I3(i_5_fu_106_reg[3]),
        .O(icmp_ln204_fu_482_p2));
  FDRE \icmp_ln204_reg_774_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(icmp_ln204_fu_482_p2),
        .Q(icmp_ln204_reg_774),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln208_fu_497_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln208_fu_497_p2,icmp_ln208_fu_497_p2_carry_n_13,icmp_ln208_fu_497_p2_carry_n_14,icmp_ln208_fu_497_p2_carry_n_15,icmp_ln208_fu_497_p2_carry_n_16,icmp_ln208_fu_497_p2_carry_n_17,icmp_ln208_fu_497_p2_carry_n_18,icmp_ln208_fu_497_p2_carry_n_19}),
        .DI({P_U_n_97,P_U_n_98,P_U_n_99,P_U_n_100,P_U_n_101,P_U_n_102,P_U_n_103,P_U_n_104}),
        .O(NLW_icmp_ln208_fu_497_p2_carry_O_UNCONNECTED[7:0]),
        .S({P_U_n_105,P_U_n_106,P_U_n_107,P_U_n_108,P_U_n_109,P_U_n_110,P_U_n_111,P_U_n_112}));
  FDRE \icmp_ln208_reg_805_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(icmp_ln208_fu_497_p2),
        .Q(\icmp_ln208_reg_805_reg_n_12_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln219_fu_511_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_0_in_0,icmp_ln219_fu_511_p2_carry_n_13,icmp_ln219_fu_511_p2_carry_n_14,icmp_ln219_fu_511_p2_carry_n_15,icmp_ln219_fu_511_p2_carry_n_16,icmp_ln219_fu_511_p2_carry_n_17,icmp_ln219_fu_511_p2_carry_n_18,icmp_ln219_fu_511_p2_carry_n_19}),
        .DI({grp_gsm_mult_r_fu_305_n_25,grp_gsm_mult_r_fu_305_n_26,grp_gsm_mult_r_fu_305_n_27,grp_gsm_mult_r_fu_305_n_28,grp_gsm_mult_r_fu_305_n_29,grp_gsm_mult_r_fu_305_n_30,grp_gsm_mult_r_fu_305_n_31,grp_gsm_mult_r_fu_305_n_32}),
        .O(NLW_icmp_ln219_fu_511_p2_carry_O_UNCONNECTED[7:0]),
        .S({grp_gsm_mult_r_fu_305_n_33,grp_gsm_mult_r_fu_305_n_34,grp_gsm_mult_r_fu_305_n_35,grp_gsm_mult_r_fu_305_n_36,grp_gsm_mult_r_fu_305_n_37,grp_gsm_mult_r_fu_305_n_38,grp_gsm_mult_r_fu_305_n_39,grp_gsm_mult_r_fu_305_n_40}));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \icmp_ln55_1_reg_93[0]_i_1__0 
       (.I0(grp_gsm_mult_r_fu_298_ap_start_reg_reg_1[0]),
        .I1(\icmp_ln55_1_reg_93_reg[0] ),
        .I2(\icmp_ln55_1_reg_93[0]_i_2__0_n_12 ),
        .I3(B[5]),
        .I4(\icmp_ln55_1_reg_93[0]_i_3__0_n_12 ),
        .I5(\icmp_ln55_1_reg_93[0]_i_4__0_n_12 ),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \icmp_ln55_1_reg_93[0]_i_2__0 
       (.I0(DSP_A_B_DATA_INST[7]),
        .I1(LARc_ce0_0[2]),
        .I2(temp_1_reg_788[7]),
        .I3(ap_CS_fsm_state16),
        .I4(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[7]),
        .I5(B[0]),
        .O(\icmp_ln55_1_reg_93[0]_i_2__0_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln55_1_reg_93[0]_i_3__0 
       (.I0(B[12]),
        .I1(B[10]),
        .I2(B[14]),
        .I3(B[2]),
        .I4(\icmp_ln55_1_reg_93[0]_i_5_n_12 ),
        .O(\icmp_ln55_1_reg_93[0]_i_3__0_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \icmp_ln55_1_reg_93[0]_i_4__0 
       (.I0(B[15]),
        .I1(grp_gsm_mult_r_fu_298_ap_start_reg_reg_1[0]),
        .I2(B[1]),
        .I3(B[9]),
        .I4(B[4]),
        .I5(B[6]),
        .O(\icmp_ln55_1_reg_93[0]_i_4__0_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln55_1_reg_93[0]_i_5 
       (.I0(B[13]),
        .I1(B[3]),
        .I2(B[8]),
        .I3(B[11]),
        .O(\icmp_ln55_1_reg_93[0]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    \icmp_ln55_reg_88[0]_i_5 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_din2[4]),
        .I1(LARc_ce0_0[2]),
        .I2(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[4]),
        .I3(grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_din2[5]),
        .I4(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[5]),
        .I5(\icmp_ln55_reg_88[0]_i_9_n_12 ),
        .O(\select_ln219_reg_821_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \icmp_ln55_reg_88[0]_i_9 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_din2[3]),
        .I1(LARc_ce0_0[2]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_din2[15]),
        .I3(grp_gsm_mult_r_fu_298_ap_start_reg_reg_1[0]),
        .O(\icmp_ln55_reg_88[0]_i_9_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \idx47_fu_118[0]_i_1 
       (.I0(idx47_fu_118_reg[0]),
        .O(add_ln210_fu_546_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx47_fu_118[1]_i_1 
       (.I0(idx47_fu_118_reg[0]),
        .I1(idx47_fu_118_reg[1]),
        .O(add_ln210_fu_546_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idx47_fu_118[2]_i_1 
       (.I0(idx47_fu_118_reg[2]),
        .I1(idx47_fu_118_reg[1]),
        .I2(idx47_fu_118_reg[0]),
        .O(add_ln210_fu_546_p2[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \idx47_fu_118[3]_i_2 
       (.I0(LARc_ce0_INST_0_i_6_n_12),
        .I1(ap_CS_fsm_state12),
        .O(\idx47_fu_118[3]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idx47_fu_118[3]_i_3 
       (.I0(idx47_fu_118_reg[3]),
        .I1(idx47_fu_118_reg[2]),
        .I2(idx47_fu_118_reg[0]),
        .I3(idx47_fu_118_reg[1]),
        .O(add_ln210_fu_546_p2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \idx47_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(\idx47_fu_118[3]_i_2_n_12 ),
        .D(add_ln210_fu_546_p2[0]),
        .Q(idx47_fu_118_reg[0]),
        .R(idx47_fu_1180));
  FDRE #(
    .INIT(1'b0)) 
    \idx47_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(\idx47_fu_118[3]_i_2_n_12 ),
        .D(add_ln210_fu_546_p2[1]),
        .Q(idx47_fu_118_reg[1]),
        .R(idx47_fu_1180));
  FDRE #(
    .INIT(1'b0)) 
    \idx47_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(\idx47_fu_118[3]_i_2_n_12 ),
        .D(add_ln210_fu_546_p2[2]),
        .Q(idx47_fu_118_reg[2]),
        .R(idx47_fu_1180));
  FDRE #(
    .INIT(1'b0)) 
    \idx47_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(\idx47_fu_118[3]_i_2_n_12 ),
        .D(add_ln210_fu_546_p2[3]),
        .Q(idx47_fu_118_reg[3]),
        .R(idx47_fu_1180));
  LUT5 #(
    .INIT(32'h00200000)) 
    \idx_fu_102[2]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(i_2_fu_98_reg[2]),
        .I2(i_2_fu_98_reg[3]),
        .I3(i_2_fu_98_reg[1]),
        .I4(i_2_fu_98_reg[0]),
        .O(ap_NS_fsm13_out));
  LUT4 #(
    .INIT(16'h0082)) 
    \idx_fu_102[2]_i_2 
       (.I0(ap_CS_fsm_state14),
        .I1(indvars_iv3_fu_114_reg[3]),
        .I2(m_reg_265[3]),
        .I3(\ap_CS_fsm[14]_i_2_n_12 ),
        .O(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln204_1_reg_778[0]),
        .Q(\idx_fu_102_reg_n_12_[0] ),
        .R(ap_NS_fsm13_out));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln204_1_reg_778[1]),
        .Q(\idx_fu_102_reg_n_12_[1] ),
        .R(ap_NS_fsm13_out));
  FDRE #(
    .INIT(1'b0)) 
    \idx_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln204_1_reg_778[2]),
        .Q(\idx_fu_102_reg_n_12_[2] ),
        .R(ap_NS_fsm13_out));
  LUT1 #(
    .INIT(2'h1)) 
    \indvars_iv3_fu_114[0]_i_1 
       (.I0(indvars_iv3_fu_114_reg[0]),
        .O(add_ln204_3_fu_607_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \indvars_iv3_fu_114[1]_i_1 
       (.I0(indvars_iv3_fu_114_reg[0]),
        .I1(indvars_iv3_fu_114_reg[1]),
        .O(\indvars_iv3_fu_114[1]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \indvars_iv3_fu_114[2]_i_1 
       (.I0(indvars_iv3_fu_114_reg[2]),
        .I1(indvars_iv3_fu_114_reg[1]),
        .I2(indvars_iv3_fu_114_reg[0]),
        .O(add_ln204_3_fu_607_p2[2]));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \indvars_iv3_fu_114[3]_i_1 
       (.I0(indvars_iv3_fu_114_reg[3]),
        .I1(indvars_iv3_fu_114_reg[2]),
        .I2(indvars_iv3_fu_114_reg[0]),
        .I3(indvars_iv3_fu_114_reg[1]),
        .O(add_ln204_3_fu_607_p2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \indvars_iv3_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln204_3_fu_607_p2[0]),
        .Q(indvars_iv3_fu_114_reg[0]),
        .R(ap_NS_fsm13_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvars_iv3_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(\indvars_iv3_fu_114[1]_i_1_n_12 ),
        .Q(indvars_iv3_fu_114_reg[1]),
        .R(ap_NS_fsm13_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvars_iv3_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln204_3_fu_607_p2[2]),
        .Q(indvars_iv3_fu_114_reg[2]),
        .R(ap_NS_fsm13_out));
  FDSE #(
    .INIT(1'b0)) 
    \indvars_iv3_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln204_3_fu_607_p2[3]),
        .Q(indvars_iv3_fu_114_reg[3]),
        .S(ap_NS_fsm13_out));
  FDSE \m_reg_265_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_state16_on_subcall_done),
        .D(add_ln232_reg_846[0]),
        .Q(m_reg_265[0]),
        .S(SS));
  FDRE \m_reg_265_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_state16_on_subcall_done),
        .D(add_ln232_reg_846[1]),
        .Q(m_reg_265[1]),
        .R(SS));
  FDRE \m_reg_265_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_state16_on_subcall_done),
        .D(add_ln232_reg_846[2]),
        .Q(m_reg_265[2]),
        .R(SS));
  FDRE \m_reg_265_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_state16_on_subcall_done),
        .D(add_ln232_reg_846[3]),
        .Q(m_reg_265[3]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h8888BB8B)) 
    \or_ln107_reg_471[0]_i_1 
       (.I0(\and_ln107_4_reg_466[0]_i_3_n_12 ),
        .I1(\and_ln107_4_reg_466[0]_i_2_n_12 ),
        .I2(\or_ln107_reg_471[0]_i_2_n_12 ),
        .I3(\q2[1]_i_3_n_12 ),
        .I4(\or_ln107_reg_471_reg[0] ),
        .O(or_ln107_fu_347_p2));
  LUT5 #(
    .INIT(32'h00008F1F)) 
    \or_ln107_reg_471[0]_i_2 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[11]),
        .I2(LARc_ce0_0[2]),
        .I3(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[8]),
        .I4(\or_ln107_reg_471[0]_i_3_n_12 ),
        .O(\or_ln107_reg_471[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h7FFF0000FFFE0000)) 
    \or_ln107_reg_471[0]_i_3 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[13]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[9]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I3(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[10]),
        .I4(LARc_ce0_0[2]),
        .I5(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[12]),
        .O(\or_ln107_reg_471[0]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_10__0
       (.I0(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[6]),
        .I1(ap_CS_fsm_state16),
        .I2(temp_1_reg_788[6]),
        .I3(LARc_ce0_0[2]),
        .I4(DSP_A_B_DATA_INST[6]),
        .O(B[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_11__0
       (.I0(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[5]),
        .I1(ap_CS_fsm_state16),
        .I2(temp_1_reg_788[5]),
        .I3(LARc_ce0_0[2]),
        .I4(DSP_A_B_DATA_INST[5]),
        .O(B[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_12__0
       (.I0(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[4]),
        .I1(ap_CS_fsm_state16),
        .I2(temp_1_reg_788[4]),
        .I3(LARc_ce0_0[2]),
        .I4(DSP_A_B_DATA_INST[4]),
        .O(B[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_13__0
       (.I0(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[3]),
        .I1(ap_CS_fsm_state16),
        .I2(temp_1_reg_788[3]),
        .I3(LARc_ce0_0[2]),
        .I4(DSP_A_B_DATA_INST[3]),
        .O(B[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_14__0
       (.I0(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[2]),
        .I1(ap_CS_fsm_state16),
        .I2(temp_1_reg_788[2]),
        .I3(LARc_ce0_0[2]),
        .I4(DSP_A_B_DATA_INST[2]),
        .O(B[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_15__0
       (.I0(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[1]),
        .I1(ap_CS_fsm_state16),
        .I2(temp_1_reg_788[1]),
        .I3(LARc_ce0_0[2]),
        .I4(DSP_A_B_DATA_INST[1]),
        .O(B[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_16__0
       (.I0(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[0]),
        .I1(ap_CS_fsm_state16),
        .I2(temp_1_reg_788[0]),
        .I3(LARc_ce0_0[2]),
        .I4(DSP_A_B_DATA_INST[0]),
        .O(B[0]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_17__0
       (.I0(LARc_ce0_0[2]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_din2[15]),
        .O(A[15]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_18
       (.I0(\select_ln219_reg_821_reg[14]_0 [11]),
        .I1(LARc_ce0_0[2]),
        .I2(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[14]),
        .O(A[14]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_19
       (.I0(\select_ln219_reg_821_reg[14]_0 [10]),
        .I1(LARc_ce0_0[2]),
        .I2(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[13]),
        .O(A[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_1__1
       (.I0(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[15]),
        .I1(ap_CS_fsm_state16),
        .I2(temp_1_reg_788[15]),
        .I3(LARc_ce0_0[2]),
        .I4(DSP_A_B_DATA_INST[15]),
        .O(B[15]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_20
       (.I0(\select_ln219_reg_821_reg[14]_0 [9]),
        .I1(LARc_ce0_0[2]),
        .I2(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[12]),
        .O(A[12]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_21
       (.I0(\select_ln219_reg_821_reg[14]_0 [8]),
        .I1(LARc_ce0_0[2]),
        .I2(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[11]),
        .O(A[11]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_22
       (.I0(\select_ln219_reg_821_reg[14]_0 [7]),
        .I1(LARc_ce0_0[2]),
        .I2(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[10]),
        .O(A[10]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_23
       (.I0(\select_ln219_reg_821_reg[14]_0 [6]),
        .I1(LARc_ce0_0[2]),
        .I2(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[9]),
        .O(A[9]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_24
       (.I0(\select_ln219_reg_821_reg[14]_0 [5]),
        .I1(LARc_ce0_0[2]),
        .I2(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[8]),
        .O(A[8]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_25
       (.I0(\select_ln219_reg_821_reg[14]_0 [4]),
        .I1(LARc_ce0_0[2]),
        .I2(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[7]),
        .O(A[7]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_26
       (.I0(\select_ln219_reg_821_reg[14]_0 [3]),
        .I1(LARc_ce0_0[2]),
        .I2(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[6]),
        .O(A[6]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_27
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_din2[5]),
        .I1(LARc_ce0_0[2]),
        .I2(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[5]),
        .O(A[5]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_28
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_din2[4]),
        .I1(LARc_ce0_0[2]),
        .I2(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[4]),
        .O(A[4]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_29
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_din2[3]),
        .I1(LARc_ce0_0[2]),
        .I2(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[3]),
        .O(A[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_2__0
       (.I0(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[14]),
        .I1(ap_CS_fsm_state16),
        .I2(temp_1_reg_788[14]),
        .I3(LARc_ce0_0[2]),
        .I4(DSP_A_B_DATA_INST[14]),
        .O(B[14]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_30
       (.I0(\select_ln219_reg_821_reg[14]_0 [2]),
        .I1(LARc_ce0_0[2]),
        .I2(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[2]),
        .O(A[2]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_31
       (.I0(\select_ln219_reg_821_reg[14]_0 [1]),
        .I1(LARc_ce0_0[2]),
        .I2(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[1]),
        .O(A[1]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_32
       (.I0(\select_ln219_reg_821_reg[14]_0 [0]),
        .I1(LARc_ce0_0[2]),
        .I2(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_din2[0]),
        .O(A[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_3__0
       (.I0(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[13]),
        .I1(ap_CS_fsm_state16),
        .I2(temp_1_reg_788[13]),
        .I3(LARc_ce0_0[2]),
        .I4(DSP_A_B_DATA_INST[13]),
        .O(B[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_4__0
       (.I0(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[12]),
        .I1(ap_CS_fsm_state16),
        .I2(temp_1_reg_788[12]),
        .I3(LARc_ce0_0[2]),
        .I4(DSP_A_B_DATA_INST[12]),
        .O(B[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_5__0
       (.I0(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[11]),
        .I1(ap_CS_fsm_state16),
        .I2(temp_1_reg_788[11]),
        .I3(LARc_ce0_0[2]),
        .I4(DSP_A_B_DATA_INST[11]),
        .O(B[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_6__0
       (.I0(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[10]),
        .I1(ap_CS_fsm_state16),
        .I2(temp_1_reg_788[10]),
        .I3(LARc_ce0_0[2]),
        .I4(DSP_A_B_DATA_INST[10]),
        .O(B[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_7__0
       (.I0(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[9]),
        .I1(ap_CS_fsm_state16),
        .I2(temp_1_reg_788[9]),
        .I3(LARc_ce0_0[2]),
        .I4(DSP_A_B_DATA_INST[9]),
        .O(B[9]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_8__0
       (.I0(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[8]),
        .I1(ap_CS_fsm_state16),
        .I2(temp_1_reg_788[8]),
        .I3(LARc_ce0_0[2]),
        .I4(DSP_A_B_DATA_INST[8]),
        .O(B[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_9__0
       (.I0(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din1[7]),
        .I1(ap_CS_fsm_state16),
        .I2(temp_1_reg_788[7]),
        .I3(LARc_ce0_0[2]),
        .I4(DSP_A_B_DATA_INST[7]),
        .O(B[7]));
  LUT6 #(
    .INIT(64'h5555555544440040)) 
    \q0[0]_i_1 
       (.I0(\grp_gsm_norm_fu_305/bitoff_address0 [7]),
        .I1(\q0[0]_i_3_n_12 ),
        .I2(\grp_gsm_norm_fu_305/bitoff_address0 [0]),
        .I3(\grp_gsm_norm_fu_305/bitoff_address0 [1]),
        .I4(\grp_gsm_norm_fu_305/bitoff_address0 [2]),
        .I5(\q0[0]_i_6_n_12 ),
        .O(\L_ACF_load_reg_662_reg[29]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \q0[0]_i_2 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[31]),
        .I2(LARc_ce0_0[2]),
        .O(\grp_gsm_norm_fu_305/bitoff_address0 [7]));
  LUT6 #(
    .INIT(64'hA000A03305000533)) 
    \q0[0]_i_3 
       (.I0(\L_ACF_load_reg_662_reg[29]_0 [13]),
        .I1(\q0_reg[0] [13]),
        .I2(\L_ACF_load_reg_662_reg[29]_0 [11]),
        .I3(LARc_ce0_0[2]),
        .I4(\q0_reg[0] [11]),
        .I5(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .O(\q0[0]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \q0[0]_i_4 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I1(\q0_reg[0] [9]),
        .I2(LARc_ce0_0[2]),
        .I3(\L_ACF_load_reg_662_reg[29]_0 [9]),
        .O(\grp_gsm_norm_fu_305/bitoff_address0 [1]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \q0[0]_i_5 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I1(\q0_reg[0] [10]),
        .I2(LARc_ce0_0[2]),
        .I3(\L_ACF_load_reg_662_reg[29]_0 [10]),
        .O(\grp_gsm_norm_fu_305/bitoff_address0 [2]));
  LUT6 #(
    .INIT(64'h4FFF4F44F4FFF444)) 
    \q0[0]_i_6 
       (.I0(\grp_gsm_norm_fu_305/bitoff_address0 [5]),
        .I1(\grp_gsm_norm_fu_305/bitoff_address0 [4]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[30]),
        .I3(LARc_ce0_0[2]),
        .I4(\q0_reg[0] [14]),
        .I5(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .O(\q0[0]_i_6_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h3031)) 
    \q0[1]_i_1 
       (.I0(\q0[3]_i_5_n_12 ),
        .I1(\q0[3]_i_3_n_12 ),
        .I2(\q0[3]_i_2_n_12 ),
        .I3(\q0[3]_i_4_n_12 ),
        .O(\L_ACF_load_reg_662_reg[29]_1 [1]));
  LUT4 #(
    .INIT(16'h1101)) 
    \q0[2]_i_1 
       (.I0(\q0[3]_i_2_n_12 ),
        .I1(\q0[3]_i_3_n_12 ),
        .I2(\q0[3]_i_4_n_12 ),
        .I3(\q0[3]_i_5_n_12 ),
        .O(\L_ACF_load_reg_662_reg[29]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \q0[3]_i_1 
       (.I0(\q0[3]_i_2_n_12 ),
        .I1(\q0[3]_i_3_n_12 ),
        .I2(\q0[3]_i_4_n_12 ),
        .I3(\q0[3]_i_5_n_12 ),
        .O(\L_ACF_load_reg_662_reg[29]_1 [3]));
  LUT6 #(
    .INIT(64'h5FFF5FCCFAFFFACC)) 
    \q0[3]_i_2 
       (.I0(\L_ACF_load_reg_662_reg[29]_0 [13]),
        .I1(\q0_reg[0] [13]),
        .I2(\L_ACF_load_reg_662_reg[29]_0 [12]),
        .I3(LARc_ce0_0[2]),
        .I4(\q0_reg[0] [12]),
        .I5(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .O(\q0[3]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h5CFCFCAC)) 
    \q0[3]_i_3 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[30]),
        .I1(\q0_reg[0] [14]),
        .I2(LARc_ce0_0[2]),
        .I3(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[31]),
        .I4(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .O(\q0[3]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hA000A03305000533)) 
    \q0[3]_i_4 
       (.I0(\L_ACF_load_reg_662_reg[29]_0 [9]),
        .I1(\q0_reg[0] [9]),
        .I2(\L_ACF_load_reg_662_reg[29]_0 [8]),
        .I3(LARc_ce0_0[2]),
        .I4(\q0_reg[0] [8]),
        .I5(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .O(\q0[3]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h5FFF5FCCFAFFFACC)) 
    \q0[3]_i_5 
       (.I0(\L_ACF_load_reg_662_reg[29]_0 [11]),
        .I1(\q0_reg[0] [11]),
        .I2(\L_ACF_load_reg_662_reg[29]_0 [10]),
        .I3(LARc_ce0_0[2]),
        .I4(\q0_reg[0] [10]),
        .I5(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .O(\q0[3]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h5555555501010100)) 
    \q1[0]_i_1 
       (.I0(\grp_gsm_norm_fu_305/bitoff_address1 [7]),
        .I1(\grp_gsm_norm_fu_305/bitoff_address1 [3]),
        .I2(\grp_gsm_norm_fu_305/bitoff_address1 [5]),
        .I3(\q1[0]_i_5_n_12 ),
        .I4(\grp_gsm_norm_fu_305/bitoff_address1 [2]),
        .I5(\q1[0]_i_7_n_12 ),
        .O(\L_ACF_load_reg_662_reg[63]_1 [0]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \q1[0]_i_2 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I1(\q0_reg[0] [7]),
        .I2(LARc_ce0_0[2]),
        .I3(\L_ACF_load_reg_662_reg[29]_0 [7]),
        .O(\grp_gsm_norm_fu_305/bitoff_address1 [7]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \q1[0]_i_3 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I1(\q0_reg[0] [3]),
        .I2(LARc_ce0_0[2]),
        .I3(\L_ACF_load_reg_662_reg[29]_0 [3]),
        .O(\grp_gsm_norm_fu_305/bitoff_address1 [3]));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \q1[0]_i_4 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I1(\q0_reg[0] [5]),
        .I2(LARc_ce0_0[2]),
        .I3(\L_ACF_load_reg_662_reg[29]_0 [5]),
        .O(\grp_gsm_norm_fu_305/bitoff_address1 [5]));
  LUT6 #(
    .INIT(64'h500050CC0A000ACC)) 
    \q1[0]_i_5 
       (.I0(\L_ACF_load_reg_662_reg[29]_0 [0]),
        .I1(\q0_reg[0] [0]),
        .I2(\L_ACF_load_reg_662_reg[29]_0 [1]),
        .I3(LARc_ce0_0[2]),
        .I4(\q0_reg[0] [1]),
        .I5(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .O(\q1[0]_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h5CAC)) 
    \q1[0]_i_6 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I1(\q0_reg[0] [2]),
        .I2(LARc_ce0_0[2]),
        .I3(\L_ACF_load_reg_662_reg[29]_0 [2]),
        .O(\grp_gsm_norm_fu_305/bitoff_address1 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF11504450)) 
    \q1[0]_i_7 
       (.I0(\grp_gsm_norm_fu_305/bitoff_address1 [5]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I2(\q0_reg[0] [4]),
        .I3(LARc_ce0_0[2]),
        .I4(\L_ACF_load_reg_662_reg[29]_0 [4]),
        .I5(\grp_gsm_norm_fu_305/bitoff_address1 [6]),
        .O(\q1[0]_i_7_n_12 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \q1[0]_i_8 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I1(\q0_reg[0] [6]),
        .I2(LARc_ce0_0[2]),
        .I3(\L_ACF_load_reg_662_reg[29]_0 [6]),
        .O(\grp_gsm_norm_fu_305/bitoff_address1 [6]));
  LUT4 #(
    .INIT(16'hC4C0)) 
    \q1[1]_i_1 
       (.I0(\q1[1]_i_2_n_12 ),
        .I1(\q1[1]_i_3_n_12 ),
        .I2(\q1[1]_i_4_n_12 ),
        .I3(\q1[1]_i_5_n_12 ),
        .O(\L_ACF_load_reg_662_reg[63]_1 [1]));
  LUT6 #(
    .INIT(64'h5FFF5FCCFAFFFACC)) 
    \q1[1]_i_2 
       (.I0(\L_ACF_load_reg_662_reg[29]_0 [3]),
        .I1(\q0_reg[0] [3]),
        .I2(\L_ACF_load_reg_662_reg[29]_0 [2]),
        .I3(LARc_ce0_0[2]),
        .I4(\q0_reg[0] [2]),
        .I5(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .O(\q1[1]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hA000A03305000533)) 
    \q1[1]_i_3 
       (.I0(\L_ACF_load_reg_662_reg[29]_0 [6]),
        .I1(\q0_reg[0] [6]),
        .I2(\L_ACF_load_reg_662_reg[29]_0 [7]),
        .I3(LARc_ce0_0[2]),
        .I4(\q0_reg[0] [7]),
        .I5(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .O(\q1[1]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h5FFF5FCCFAFFFACC)) 
    \q1[1]_i_4 
       (.I0(\L_ACF_load_reg_662_reg[29]_0 [5]),
        .I1(\q0_reg[0] [5]),
        .I2(\L_ACF_load_reg_662_reg[29]_0 [4]),
        .I3(LARc_ce0_0[2]),
        .I4(\q0_reg[0] [4]),
        .I5(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .O(\q1[1]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h5FFF5FCCFAFFFACC)) 
    \q1[1]_i_5 
       (.I0(\L_ACF_load_reg_662_reg[29]_0 [0]),
        .I1(\q0_reg[0] [0]),
        .I2(\L_ACF_load_reg_662_reg[29]_0 [1]),
        .I3(LARc_ce0_0[2]),
        .I4(\q0_reg[0] [1]),
        .I5(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .O(\q1[1]_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q1[2]_i_1 
       (.I0(\q1[3]_i_2_n_12 ),
        .I1(\q1[3]_i_3_n_12 ),
        .O(\L_ACF_load_reg_662_reg[63]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q1[3]_i_1 
       (.I0(\q1[3]_i_2_n_12 ),
        .I1(\q1[3]_i_3_n_12 ),
        .O(\L_ACF_load_reg_662_reg[63]_1 [3]));
  LUT6 #(
    .INIT(64'h0000000044051105)) 
    \q1[3]_i_2 
       (.I0(\grp_gsm_norm_fu_305/bitoff_address1 [7]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I2(\q0_reg[0] [6]),
        .I3(LARc_ce0_0[2]),
        .I4(\L_ACF_load_reg_662_reg[29]_0 [6]),
        .I5(\q1[1]_i_4_n_12 ),
        .O(\q1[3]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5CAC)) 
    \q1[3]_i_3 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I1(\q0_reg[0] [2]),
        .I2(LARc_ce0_0[2]),
        .I3(\L_ACF_load_reg_662_reg[29]_0 [2]),
        .I4(\grp_gsm_norm_fu_305/bitoff_address1 [3]),
        .I5(\q1[1]_i_5_n_12 ),
        .O(\q1[3]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h9F000000)) 
    \q2[0]_i_1 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[15]),
        .I2(LARc_ce0_0[2]),
        .I3(\q2[0]_i_2_n_12 ),
        .I4(\q2[0]_i_3_n_12 ),
        .O(\L_ACF_load_reg_662_reg[63]_2 [0]));
  LUT6 #(
    .INIT(64'hBCFFFCFF3FFF3DFF)) 
    \q2[0]_i_2 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[11]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[14]),
        .I3(LARc_ce0_0[2]),
        .I4(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[12]),
        .I5(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[13]),
        .O(\q2[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hBEBFAAAAFEBEAAAA)) 
    \q2[0]_i_3 
       (.I0(\q2[0]_i_4_n_12 ),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[10]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I3(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[9]),
        .I4(LARc_ce0_0[2]),
        .I5(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[8]),
        .O(\q2[0]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h20F0F040)) 
    \q2[0]_i_4 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[13]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[12]),
        .I2(LARc_ce0_0[2]),
        .I3(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[14]),
        .I4(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .O(\q2[0]_i_4_n_12 ));
  LUT4 #(
    .INIT(16'h3130)) 
    \q2[1]_i_1 
       (.I0(\q2[1]_i_2_n_12 ),
        .I1(\q2[1]_i_3_n_12 ),
        .I2(\q2[3]_i_3_n_12 ),
        .I3(\q2[1]_i_4_n_12 ),
        .O(\L_ACF_load_reg_662_reg[63]_2 [1]));
  LUT4 #(
    .INIT(16'h4CC8)) 
    \q2[1]_i_2 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[11]),
        .I1(LARc_ce0_0[2]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[10]),
        .I3(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .O(\q2[1]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'h4CC8)) 
    \q2[1]_i_3 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[14]),
        .I1(LARc_ce0_0[2]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[15]),
        .I3(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .O(\q2[1]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h4CC8)) 
    \q2[1]_i_4 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[8]),
        .I1(LARc_ce0_0[2]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[9]),
        .I3(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .O(\q2[1]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h4055015500000000)) 
    \q2[2]_i_1 
       (.I0(\q2[3]_i_3_n_12 ),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[15]),
        .I3(LARc_ce0_0[2]),
        .I4(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[14]),
        .I5(\q2[3]_i_4_n_12 ),
        .O(\L_ACF_load_reg_662_reg[63]_2 [2]));
  LUT6 #(
    .INIT(64'h0000000040550155)) 
    \q2[3]_i_2 
       (.I0(\q2[3]_i_3_n_12 ),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[15]),
        .I3(LARc_ce0_0[2]),
        .I4(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[14]),
        .I5(\q2[3]_i_4_n_12 ),
        .O(\L_ACF_load_reg_662_reg[63]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h4CC8)) 
    \q2[3]_i_3 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[13]),
        .I1(LARc_ce0_0[2]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[12]),
        .I3(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .O(\q2[3]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h7FFF0000FFFE0000)) 
    \q2[3]_i_4 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[10]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[11]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I3(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[9]),
        .I4(LARc_ce0_0[2]),
        .I5(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[8]),
        .O(\q2[3]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'h9F000000)) 
    \q3[0]_i_1 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[7]),
        .I2(LARc_ce0_0[2]),
        .I3(\q3[0]_i_2_n_12 ),
        .I4(\q3[0]_i_3_n_12 ),
        .O(\L_ACF_load_reg_662_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'hBCFFFCFF3FFF3DFF)) 
    \q3[0]_i_2 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[3]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[6]),
        .I3(LARc_ce0_0[2]),
        .I4(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[4]),
        .I5(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[5]),
        .O(\q3[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hBEBFAAAAFEBEAAAA)) 
    \q3[0]_i_3 
       (.I0(\q3[0]_i_4_n_12 ),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[2]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I3(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[1]),
        .I4(LARc_ce0_0[2]),
        .I5(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[0]),
        .O(\q3[0]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h20F0F040)) 
    \q3[0]_i_4 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[5]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[4]),
        .I2(LARc_ce0_0[2]),
        .I3(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[6]),
        .I4(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .O(\q3[0]_i_4_n_12 ));
  LUT4 #(
    .INIT(16'hC4C0)) 
    \q3[1]_i_1 
       (.I0(\q3[1]_i_2_n_12 ),
        .I1(\q3[1]_i_3_n_12 ),
        .I2(\q3[3]_i_2_n_12 ),
        .I3(\q3[1]_i_4_n_12 ),
        .O(\L_ACF_load_reg_662_reg[6]_0 [1]));
  LUT4 #(
    .INIT(16'h4CC8)) 
    \q3[1]_i_2 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[3]),
        .I1(LARc_ce0_0[2]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[2]),
        .I3(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .O(\q3[1]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'hB337)) 
    \q3[1]_i_3 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[6]),
        .I1(LARc_ce0_0[2]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[7]),
        .I3(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .O(\q3[1]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h4CC8)) 
    \q3[1]_i_4 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[0]),
        .I1(LARc_ce0_0[2]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[1]),
        .I3(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .O(\q3[1]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h4505051500000000)) 
    \q3[2]_i_1 
       (.I0(\q3[3]_i_2_n_12 ),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[6]),
        .I2(LARc_ce0_0[2]),
        .I3(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[7]),
        .I4(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I5(\q3[3]_i_3_n_12 ),
        .O(\L_ACF_load_reg_662_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'h0000000045050515)) 
    \q3[3]_i_1 
       (.I0(\q3[3]_i_2_n_12 ),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[6]),
        .I2(LARc_ce0_0[2]),
        .I3(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[7]),
        .I4(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I5(\q3[3]_i_3_n_12 ),
        .O(\L_ACF_load_reg_662_reg[6]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h4CC8)) 
    \q3[3]_i_2 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[5]),
        .I1(LARc_ce0_0[2]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[4]),
        .I3(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .O(\q3[3]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h7FFF0000FFFE0000)) 
    \q3[3]_i_3 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[2]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[3]),
        .I2(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[63]),
        .I3(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[1]),
        .I4(LARc_ce0_0[2]),
        .I5(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_din1[0]),
        .O(\q3[3]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    ram_reg_bram_0_i_2
       (.I0(\ap_CS_fsm_reg[12]_0 [0]),
        .I1(grp_Reflection_coefficients_fu_111_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_12_[0] ),
        .I3(LARc_ce0_0[2]),
        .I4(ram_reg_bram_1),
        .O(ce0));
  FDRE \select_ln219_reg_821_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[0]),
        .Q(\select_ln219_reg_821_reg[14]_0 [0]),
        .R(1'b0));
  FDRE \select_ln219_reg_821_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(select_ln219_fu_522_p3[10]),
        .Q(\select_ln219_reg_821_reg[14]_0 [7]),
        .R(1'b0));
  FDRE \select_ln219_reg_821_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(select_ln219_fu_522_p3[11]),
        .Q(\select_ln219_reg_821_reg[14]_0 [8]),
        .R(1'b0));
  FDRE \select_ln219_reg_821_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(select_ln219_fu_522_p3[12]),
        .Q(\select_ln219_reg_821_reg[14]_0 [9]),
        .R(1'b0));
  FDRE \select_ln219_reg_821_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(select_ln219_fu_522_p3[13]),
        .Q(\select_ln219_reg_821_reg[14]_0 [10]),
        .R(1'b0));
  FDRE \select_ln219_reg_821_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(select_ln219_fu_522_p3[14]),
        .Q(\select_ln219_reg_821_reg[14]_0 [11]),
        .R(1'b0));
  FDRE \select_ln219_reg_821_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(select_ln219_fu_522_p3[15]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_din2[15]),
        .R(1'b0));
  FDRE \select_ln219_reg_821_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(select_ln219_fu_522_p3[1]),
        .Q(\select_ln219_reg_821_reg[14]_0 [1]),
        .R(1'b0));
  FDRE \select_ln219_reg_821_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[1]),
        .Q(\select_ln219_reg_821_reg[14]_0 [2]),
        .R(1'b0));
  FDRE \select_ln219_reg_821_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(D[2]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_din2[3]),
        .R(1'b0));
  FDRE \select_ln219_reg_821_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(select_ln219_fu_522_p3[4]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_din2[4]),
        .R(1'b0));
  FDRE \select_ln219_reg_821_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(select_ln219_fu_522_p3[5]),
        .Q(grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_din2[5]),
        .R(1'b0));
  FDRE \select_ln219_reg_821_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(select_ln219_fu_522_p3[6]),
        .Q(\select_ln219_reg_821_reg[14]_0 [3]),
        .R(1'b0));
  FDRE \select_ln219_reg_821_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(select_ln219_fu_522_p3[7]),
        .Q(\select_ln219_reg_821_reg[14]_0 [4]),
        .R(1'b0));
  FDRE \select_ln219_reg_821_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(select_ln219_fu_522_p3[8]),
        .Q(\select_ln219_reg_821_reg[14]_0 [5]),
        .R(1'b0));
  FDRE \select_ln219_reg_821_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(select_ln219_fu_522_p3[9]),
        .Q(\select_ln219_reg_821_reg[14]_0 [6]),
        .R(1'b0));
  FDRE \sh_prom_cast_cast_cast_cast_reg_671_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(grp_gsm_norm_fu_305_ap_return[0]),
        .Q(\sh_prom_cast_cast_cast_cast_reg_671_reg[5]_0 [0]),
        .R(1'b0));
  FDRE \sh_prom_cast_cast_cast_cast_reg_671_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(grp_gsm_norm_fu_305_ap_return[1]),
        .Q(\sh_prom_cast_cast_cast_cast_reg_671_reg[5]_0 [1]),
        .R(1'b0));
  FDRE \sh_prom_cast_cast_cast_cast_reg_671_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(grp_gsm_norm_fu_305_ap_return[2]),
        .Q(\sh_prom_cast_cast_cast_cast_reg_671_reg[5]_0 [2]),
        .R(1'b0));
  FDRE \sh_prom_cast_cast_cast_cast_reg_671_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(grp_gsm_norm_fu_305_ap_return[3]),
        .Q(\sh_prom_cast_cast_cast_cast_reg_671_reg[5]_0 [3]),
        .R(1'b0));
  FDRE \sh_prom_cast_cast_cast_cast_reg_671_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(grp_gsm_norm_fu_305_ap_return[4]),
        .Q(\sh_prom_cast_cast_cast_cast_reg_671_reg[5]_0 [4]),
        .R(1'b0));
  FDRE \sh_prom_cast_cast_cast_cast_reg_671_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(grp_gsm_norm_fu_305_ap_return[5]),
        .Q(\sh_prom_cast_cast_cast_cast_reg_671_reg[5]_0 [5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    sum_fu_54_p2_carry_i_10
       (.I0(sum_fu_54_p2_carry[6]),
        .I1(P_load_reg_799[6]),
        .I2(ap_CS_fsm_state16),
        .I3(P_load_1_reg_862[6]),
        .I4(LARc_ce0_0[4]),
        .I5(P[6]),
        .O(\P_load_reg_799_reg[7]_1 [6]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    sum_fu_54_p2_carry_i_11
       (.I0(sum_fu_54_p2_carry[5]),
        .I1(P_load_reg_799[5]),
        .I2(ap_CS_fsm_state16),
        .I3(P_load_1_reg_862[5]),
        .I4(LARc_ce0_0[4]),
        .I5(P[5]),
        .O(\P_load_reg_799_reg[7]_1 [5]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    sum_fu_54_p2_carry_i_12
       (.I0(sum_fu_54_p2_carry[4]),
        .I1(P_load_reg_799[4]),
        .I2(ap_CS_fsm_state16),
        .I3(P_load_1_reg_862[4]),
        .I4(LARc_ce0_0[4]),
        .I5(P[4]),
        .O(\P_load_reg_799_reg[7]_1 [4]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    sum_fu_54_p2_carry_i_13
       (.I0(sum_fu_54_p2_carry[3]),
        .I1(P_load_reg_799[3]),
        .I2(ap_CS_fsm_state16),
        .I3(P_load_1_reg_862[3]),
        .I4(LARc_ce0_0[4]),
        .I5(P[3]),
        .O(\P_load_reg_799_reg[7]_1 [3]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    sum_fu_54_p2_carry_i_14
       (.I0(sum_fu_54_p2_carry[2]),
        .I1(P_load_reg_799[2]),
        .I2(ap_CS_fsm_state16),
        .I3(P_load_1_reg_862[2]),
        .I4(LARc_ce0_0[4]),
        .I5(P[2]),
        .O(\P_load_reg_799_reg[7]_1 [2]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    sum_fu_54_p2_carry_i_15
       (.I0(sum_fu_54_p2_carry[1]),
        .I1(P_load_reg_799[1]),
        .I2(ap_CS_fsm_state16),
        .I3(P_load_1_reg_862[1]),
        .I4(LARc_ce0_0[4]),
        .I5(P[1]),
        .O(\P_load_reg_799_reg[7]_1 [1]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    sum_fu_54_p2_carry_i_16
       (.I0(sum_fu_54_p2_carry[0]),
        .I1(P_load_reg_799[0]),
        .I2(ap_CS_fsm_state16),
        .I3(P_load_1_reg_862[0]),
        .I4(LARc_ce0_0[4]),
        .I5(P[0]),
        .O(\P_load_reg_799_reg[7]_1 [0]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    sum_fu_54_p2_carry_i_9
       (.I0(sum_fu_54_p2_carry[7]),
        .I1(P_load_reg_799[7]),
        .I2(ap_CS_fsm_state16),
        .I3(P_load_1_reg_862[7]),
        .I4(LARc_ce0_0[4]),
        .I5(P[7]),
        .O(\P_load_reg_799_reg[7]_1 [7]));
  FDRE \temp_1_reg_788_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(grp_Reflection_coefficients_fu_111_temp_37_gsm_abs_fu_120_p_din1[0]),
        .Q(temp_1_reg_788[0]),
        .R(1'b0));
  FDRE \temp_1_reg_788_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(grp_Reflection_coefficients_fu_111_temp_37_gsm_abs_fu_120_p_din1[10]),
        .Q(temp_1_reg_788[10]),
        .R(1'b0));
  FDRE \temp_1_reg_788_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(grp_Reflection_coefficients_fu_111_temp_37_gsm_abs_fu_120_p_din1[11]),
        .Q(temp_1_reg_788[11]),
        .R(1'b0));
  FDRE \temp_1_reg_788_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(grp_Reflection_coefficients_fu_111_temp_37_gsm_abs_fu_120_p_din1[12]),
        .Q(temp_1_reg_788[12]),
        .R(1'b0));
  FDRE \temp_1_reg_788_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(grp_Reflection_coefficients_fu_111_temp_37_gsm_abs_fu_120_p_din1[13]),
        .Q(temp_1_reg_788[13]),
        .R(1'b0));
  FDRE \temp_1_reg_788_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(grp_Reflection_coefficients_fu_111_temp_37_gsm_abs_fu_120_p_din1[14]),
        .Q(temp_1_reg_788[14]),
        .R(1'b0));
  FDRE \temp_1_reg_788_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(grp_Reflection_coefficients_fu_111_temp_37_gsm_abs_fu_120_p_din1[15]),
        .Q(temp_1_reg_788[15]),
        .R(1'b0));
  FDRE \temp_1_reg_788_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(grp_Reflection_coefficients_fu_111_temp_37_gsm_abs_fu_120_p_din1[1]),
        .Q(temp_1_reg_788[1]),
        .R(1'b0));
  FDRE \temp_1_reg_788_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(grp_Reflection_coefficients_fu_111_temp_37_gsm_abs_fu_120_p_din1[2]),
        .Q(temp_1_reg_788[2]),
        .R(1'b0));
  FDRE \temp_1_reg_788_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(grp_Reflection_coefficients_fu_111_temp_37_gsm_abs_fu_120_p_din1[3]),
        .Q(temp_1_reg_788[3]),
        .R(1'b0));
  FDRE \temp_1_reg_788_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(grp_Reflection_coefficients_fu_111_temp_37_gsm_abs_fu_120_p_din1[4]),
        .Q(temp_1_reg_788[4]),
        .R(1'b0));
  FDRE \temp_1_reg_788_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(grp_Reflection_coefficients_fu_111_temp_37_gsm_abs_fu_120_p_din1[5]),
        .Q(temp_1_reg_788[5]),
        .R(1'b0));
  FDRE \temp_1_reg_788_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(grp_Reflection_coefficients_fu_111_temp_37_gsm_abs_fu_120_p_din1[6]),
        .Q(temp_1_reg_788[6]),
        .R(1'b0));
  FDRE \temp_1_reg_788_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(grp_Reflection_coefficients_fu_111_temp_37_gsm_abs_fu_120_p_din1[7]),
        .Q(temp_1_reg_788[7]),
        .R(1'b0));
  FDRE \temp_1_reg_788_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(grp_Reflection_coefficients_fu_111_temp_37_gsm_abs_fu_120_p_din1[8]),
        .Q(temp_1_reg_788[8]),
        .R(1'b0));
  FDRE \temp_1_reg_788_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(grp_Reflection_coefficients_fu_111_temp_37_gsm_abs_fu_120_p_din1[9]),
        .Q(temp_1_reg_788[9]),
        .R(1'b0));
  FDRE \temp_2_reg_794_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(temp_37_gsm_abs_fu_120_ap_return[0]),
        .Q(temp_2_reg_794[0]),
        .R(1'b0));
  FDRE \temp_2_reg_794_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(temp_37_gsm_abs_fu_120_ap_return[10]),
        .Q(temp_2_reg_794[10]),
        .R(1'b0));
  FDRE \temp_2_reg_794_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(temp_37_gsm_abs_fu_120_ap_return[11]),
        .Q(temp_2_reg_794[11]),
        .R(1'b0));
  FDRE \temp_2_reg_794_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(temp_37_gsm_abs_fu_120_ap_return[12]),
        .Q(temp_2_reg_794[12]),
        .R(1'b0));
  FDRE \temp_2_reg_794_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(temp_37_gsm_abs_fu_120_ap_return[13]),
        .Q(temp_2_reg_794[13]),
        .R(1'b0));
  FDRE \temp_2_reg_794_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(temp_37_gsm_abs_fu_120_ap_return[14]),
        .Q(temp_2_reg_794[14]),
        .R(1'b0));
  FDRE \temp_2_reg_794_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(temp_37_gsm_abs_fu_120_ap_return[1]),
        .Q(temp_2_reg_794[1]),
        .R(1'b0));
  FDRE \temp_2_reg_794_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(temp_37_gsm_abs_fu_120_ap_return[2]),
        .Q(temp_2_reg_794[2]),
        .R(1'b0));
  FDRE \temp_2_reg_794_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(temp_37_gsm_abs_fu_120_ap_return[3]),
        .Q(temp_2_reg_794[3]),
        .R(1'b0));
  FDRE \temp_2_reg_794_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(temp_37_gsm_abs_fu_120_ap_return[4]),
        .Q(temp_2_reg_794[4]),
        .R(1'b0));
  FDRE \temp_2_reg_794_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(temp_37_gsm_abs_fu_120_ap_return[5]),
        .Q(temp_2_reg_794[5]),
        .R(1'b0));
  FDRE \temp_2_reg_794_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(temp_37_gsm_abs_fu_120_ap_return[6]),
        .Q(temp_2_reg_794[6]),
        .R(1'b0));
  FDRE \temp_2_reg_794_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(temp_37_gsm_abs_fu_120_ap_return[7]),
        .Q(temp_2_reg_794[7]),
        .R(1'b0));
  FDRE \temp_2_reg_794_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(temp_37_gsm_abs_fu_120_ap_return[8]),
        .Q(temp_2_reg_794[8]),
        .R(1'b0));
  FDRE \temp_2_reg_794_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(temp_37_gsm_abs_fu_120_ap_return[9]),
        .Q(temp_2_reg_794[9]),
        .R(1'b0));
  FDRE \trunc_ln204_reg_816_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\idx_fu_102_reg_n_12_[0] ),
        .Q(trunc_ln204_reg_816[0]),
        .R(1'b0));
  FDRE \trunc_ln204_reg_816_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\idx_fu_102_reg_n_12_[1] ),
        .Q(trunc_ln204_reg_816[1]),
        .R(1'b0));
  FDRE \zext_ln184_reg_679_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[12]_0 [0]),
        .D(\i_fu_90_reg[3]_0 [0]),
        .Q(\zext_ln184_reg_679_reg_n_12_[0] ),
        .R(1'b0));
  FDRE \zext_ln184_reg_679_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[12]_0 [0]),
        .D(\i_fu_90_reg[3]_0 [1]),
        .Q(\zext_ln184_reg_679_reg_n_12_[1] ),
        .R(1'b0));
  FDRE \zext_ln184_reg_679_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[12]_0 [0]),
        .D(\i_fu_90_reg[3]_0 [2]),
        .Q(\zext_ln184_reg_679_reg_n_12_[2] ),
        .R(1'b0));
  FDRE \zext_ln184_reg_679_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[12]_0 [0]),
        .D(\i_fu_90_reg[3]_0 [3]),
        .Q(\zext_ln184_reg_679_reg_n_12_[3] ),
        .R(1'b0));
  FDRE \zext_ln191_reg_699_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_fu_94_reg[0]),
        .Q(zext_ln191_reg_699_reg[0]),
        .R(1'b0));
  FDRE \zext_ln191_reg_699_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_fu_94_reg[1]),
        .Q(zext_ln191_reg_699_reg[1]),
        .R(1'b0));
  FDRE \zext_ln191_reg_699_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_fu_94_reg[2]),
        .Q(zext_ln191_reg_699_reg[2]),
        .R(1'b0));
  FDRE \zext_ln191_reg_699_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_1_fu_94_reg[3]),
        .Q(zext_ln191_reg_699_reg[3]),
        .R(1'b0));
  FDRE \zext_ln197_reg_719_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_98_reg[0]),
        .Q(\zext_ln197_reg_719_reg_n_12_[0] ),
        .R(1'b0));
  FDRE \zext_ln197_reg_719_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_98_reg[1]),
        .Q(\zext_ln197_reg_719_reg_n_12_[1] ),
        .R(1'b0));
  FDRE \zext_ln197_reg_719_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_98_reg[2]),
        .Q(\zext_ln197_reg_719_reg_n_12_[2] ),
        .R(1'b0));
  FDRE \zext_ln197_reg_719_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_2_fu_98_reg[3]),
        .Q(\zext_ln197_reg_719_reg_n_12_[3] ),
        .R(1'b0));
  FDRE \zext_ln204_reg_783_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\idx_fu_102_reg_n_12_[2] ),
        .Q(\zext_ln204_reg_783_reg_n_12_[2] ),
        .R(1'b0));
  FDRE \zext_ln229_reg_836_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(m_reg_265[0]),
        .Q(\zext_ln229_reg_836_reg_n_12_[0] ),
        .R(1'b0));
  FDRE \zext_ln229_reg_836_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(m_reg_265[1]),
        .Q(\zext_ln229_reg_836_reg_n_12_[1] ),
        .R(1'b0));
  FDRE \zext_ln229_reg_836_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(m_reg_265[2]),
        .Q(\zext_ln229_reg_836_reg_n_12_[2] ),
        .R(1'b0));
  FDRE \zext_ln229_reg_836_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(m_reg_265[3]),
        .Q(\zext_ln229_reg_836_reg_n_12_[3] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W
   (\q0_reg[15]_0 ,
    Q,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    ap_clk,
    d0);
  output [15:0]\q0_reg[15]_0 ;
  input [2:0]Q;
  input [3:0]\q0_reg[0]_0 ;
  input [3:0]\q0_reg[0]_1 ;
  input [3:0]\q0_reg[0]_2 ;
  input ap_clk;
  input [15:0]d0;

  wire [3:0]ACF_address0;
  wire ACF_ce0;
  wire [2:0]Q;
  wire ap_clk;
  wire [15:0]d0;
  wire [15:0]q00;
  wire [3:0]\q0_reg[0]_0 ;
  wire [3:0]\q0_reg[0]_1 ;
  wire [3:0]\q0_reg[0]_2 ;
  wire [15:0]\q0_reg[15]_0 ;

  LUT3 #(
    .INIT(8'hFE)) 
    \q0[15]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(ACF_ce0));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[0]),
        .Q(\q0_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[10]),
        .Q(\q0_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[11]),
        .Q(\q0_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[12]),
        .Q(\q0_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[13]),
        .Q(\q0_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[14]),
        .Q(\q0_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[15]),
        .Q(\q0_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[1]),
        .Q(\q0_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[2]),
        .Q(\q0_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[3]),
        .Q(\q0_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[4]),
        .Q(\q0_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[5]),
        .Q(\q0_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[6]),
        .Q(\q0_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[7]),
        .Q(\q0_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[8]),
        .Q(\q0_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(ACF_ce0),
        .D(q00[9]),
        .Q(\q0_reg[15]_0 [9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_2__0
       (.I0(\q0_reg[0]_0 [0]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_1 [0]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_2 [0]),
        .O(ACF_address0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_3
       (.I0(\q0_reg[0]_0 [1]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_1 [1]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_2 [1]),
        .O(ACF_address0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_4
       (.I0(\q0_reg[0]_0 [2]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_1 [2]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_2 [2]),
        .O(ACF_address0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_5
       (.I0(\q0_reg[0]_0 [3]),
        .I1(Q[2]),
        .I2(\q0_reg[0]_1 [3]),
        .I3(Q[1]),
        .I4(\q0_reg[0]_2 [3]),
        .O(ACF_address0[3]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(Q[0]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/ACF_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(ACF_address0[0]),
        .A1(ACF_address0[1]),
        .A2(ACF_address0[2]),
        .A3(ACF_address0[3]),
        .A4(1'b0),
        .D(d0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(Q[0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W_1
   (\q0_reg[15]_0 ,
    ap_clk,
    \q0_reg[0]_0 ,
    p_0_in__0,
    \q0_reg[1]_0 ,
    \q0_reg[2]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[4]_0 ,
    \q0_reg[5]_0 ,
    \q0_reg[6]_0 ,
    \q0_reg[7]_0 ,
    \q0_reg[8]_0 ,
    \q0_reg[9]_0 ,
    \q0_reg[10]_0 ,
    \q0_reg[11]_0 ,
    \q0_reg[12]_0 ,
    \q0_reg[13]_0 ,
    \q0_reg[14]_0 ,
    \q0_reg[15]_1 ,
    \q0_reg[0]_1 ,
    Q,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    \q0_reg[0]_6 ,
    E);
  output [15:0]\q0_reg[15]_0 ;
  input ap_clk;
  input \q0_reg[0]_0 ;
  input p_0_in__0;
  input \q0_reg[1]_0 ;
  input \q0_reg[2]_0 ;
  input \q0_reg[3]_0 ;
  input \q0_reg[4]_0 ;
  input \q0_reg[5]_0 ;
  input \q0_reg[6]_0 ;
  input \q0_reg[7]_0 ;
  input \q0_reg[8]_0 ;
  input \q0_reg[9]_0 ;
  input \q0_reg[10]_0 ;
  input \q0_reg[11]_0 ;
  input \q0_reg[12]_0 ;
  input \q0_reg[13]_0 ;
  input \q0_reg[14]_0 ;
  input \q0_reg[15]_1 ;
  input \q0_reg[0]_1 ;
  input [1:0]Q;
  input [3:0]\q0_reg[0]_2 ;
  input [3:0]\q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;
  input \q0_reg[0]_6 ;
  input [0:0]E;

  wire [0:0]E;
  wire [1:0]Q;
  wire [3:0]address0;
  wire ap_clk;
  wire p_0_in__0;
  wire [15:0]q00__0;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [3:0]\q0_reg[0]_2 ;
  wire [3:0]\q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;
  wire \q0_reg[0]_6 ;
  wire \q0_reg[10]_0 ;
  wire \q0_reg[11]_0 ;
  wire \q0_reg[12]_0 ;
  wire \q0_reg[13]_0 ;
  wire \q0_reg[14]_0 ;
  wire [15:0]\q0_reg[15]_0 ;
  wire \q0_reg[15]_1 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[9]_0 ;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__0[0]),
        .Q(\q0_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__0[10]),
        .Q(\q0_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__0[11]),
        .Q(\q0_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__0[12]),
        .Q(\q0_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__0[13]),
        .Q(\q0_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__0[14]),
        .Q(\q0_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__0[15]),
        .Q(\q0_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__0[1]),
        .Q(\q0_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__0[2]),
        .Q(\q0_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__0[3]),
        .Q(\q0_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__0[4]),
        .Q(\q0_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__0[5]),
        .Q(\q0_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__0[6]),
        .Q(\q0_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__0[7]),
        .Q(\q0_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__0[8]),
        .Q(\q0_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__0[9]),
        .Q(\q0_reg[15]_0 [9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(\q0_reg[0]_0 ),
        .O(q00__0[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_3__0
       (.I0(\q0_reg[0]_6 ),
        .I1(Q[1]),
        .I2(\q0_reg[0]_2 [0]),
        .I3(Q[0]),
        .I4(\q0_reg[0]_3 [0]),
        .O(address0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_4__0
       (.I0(\q0_reg[0]_5 ),
        .I1(Q[1]),
        .I2(\q0_reg[0]_2 [1]),
        .I3(Q[0]),
        .I4(\q0_reg[0]_3 [1]),
        .O(address0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_5__0
       (.I0(\q0_reg[0]_4 ),
        .I1(Q[1]),
        .I2(\q0_reg[0]_2 [2]),
        .I3(Q[0]),
        .I4(\q0_reg[0]_3 [2]),
        .O(address0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_6__0
       (.I0(\q0_reg[0]_1 ),
        .I1(Q[1]),
        .I2(\q0_reg[0]_2 [3]),
        .I3(Q[0]),
        .I4(\q0_reg[0]_3 [3]),
        .O(address0[3]));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(\q0_reg[10]_0 ),
        .O(q00__0[10]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(\q0_reg[11]_0 ),
        .O(q00__0[11]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(\q0_reg[12]_0 ),
        .O(q00__0[12]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(\q0_reg[13]_0 ),
        .O(q00__0[13]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(\q0_reg[14]_0 ),
        .O(q00__0[14]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(\q0_reg[15]_1 ),
        .O(q00__0[15]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(\q0_reg[1]_0 ),
        .O(q00__0[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(\q0_reg[2]_0 ),
        .O(q00__0[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(\q0_reg[3]_0 ),
        .O(q00__0[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(\q0_reg[4]_0 ),
        .O(q00__0[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(\q0_reg[5]_0 ),
        .O(q00__0[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(\q0_reg[6]_0 ),
        .O(q00__0[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(\q0_reg[7]_0 ),
        .O(q00__0[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(\q0_reg[8]_0 ),
        .O(q00__0[8]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "grp_Reflection_coefficients_fu_111/K_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(\q0_reg[9]_0 ),
        .O(q00__0[9]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_Reflection_coefficients_P_RAM_AUTO_1R1W
   (D,
    B,
    S,
    \LARc_d0[15]_INST_0_i_7_0 ,
    DI,
    ram_reg_bram_0_0,
    \indata_q0[10] ,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    \indata_q0[10]_0 ,
    indata_q0_11_sp_1,
    ram_reg_bram_0_5,
    LARc_d0,
    \ap_CS_fsm_reg[4] ,
    SR,
    indata_q0_15_sp_1,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    \m_reg_265_reg[3] ,
    \P_load_1_reg_862_reg[15] ,
    ap_clk,
    P_ce1,
    DINADIN,
    ram_reg_bram_0_8,
    WEA,
    Q,
    \smax_fu_114_reg[14]_i_4 ,
    LARc_q1,
    sum_fu_54_p2_carry__0,
    ap_enable_reg_pp0_iter1,
    LARc_d0_2_sp_1,
    LARc_d0_3_sp_1,
    LARc_d0_4_sp_1,
    LARc_d0_5_sp_1,
    \LARc_d0[13] ,
    \LARc_d0[5]_0 ,
    LARc_d0_6_sp_1,
    LARc_d0_7_sp_1,
    LARc_d0_14_sp_1,
    LARc_d0_15_sp_1,
    LARc_d0_1_sp_1,
    LARc_d0_0_sp_1,
    ram_reg_bram_0_9,
    CO,
    indata_q0,
    \LARc_d0[11]_INST_0_i_5_0 ,
    \LARc_d0[11]_INST_0_i_5_1 ,
    \LARc_d0[9]_INST_0_i_6_0 ,
    \LARc_d0[9]_INST_0_i_6_1 ,
    \smax_fu_114[6]_i_7_0 ,
    \smax_fu_114[6]_i_7_1 ,
    \LARc_d0[6]_INST_0_i_8_0 ,
    \LARc_d0[6]_INST_0_i_8_1 ,
    \add_ln232_reg_846_reg[3] ,
    ram_reg_bram_0_10,
    ram_reg_bram_0_11,
    ram_reg_bram_0_12,
    ram_reg_bram_0_13,
    sum_fu_54_p2_carry__0_0,
    sum_fu_54_p2_carry__0_1,
    sum_fu_54_p2_carry__0_2,
    P);
  output [15:0]D;
  output [15:0]B;
  output [6:0]S;
  output [14:0]\LARc_d0[15]_INST_0_i_7_0 ;
  output [0:0]DI;
  output ram_reg_bram_0_0;
  output [2:0]\indata_q0[10] ;
  output ram_reg_bram_0_1;
  output ram_reg_bram_0_2;
  output ram_reg_bram_0_3;
  output [0:0]ram_reg_bram_0_4;
  output \indata_q0[10]_0 ;
  output indata_q0_11_sp_1;
  output ram_reg_bram_0_5;
  output [15:0]LARc_d0;
  output \ap_CS_fsm_reg[4] ;
  output [0:0]SR;
  output indata_q0_15_sp_1;
  output [7:0]ram_reg_bram_0_6;
  output [7:0]ram_reg_bram_0_7;
  output [0:0]\m_reg_265_reg[3] ;
  output [7:0]\P_load_1_reg_862_reg[15] ;
  input ap_clk;
  input P_ce1;
  input [15:0]DINADIN;
  input [15:0]ram_reg_bram_0_8;
  input [0:0]WEA;
  input [5:0]Q;
  input [13:0]\smax_fu_114_reg[14]_i_4 ;
  input [15:0]LARc_q1;
  input [3:0]sum_fu_54_p2_carry__0;
  input ap_enable_reg_pp0_iter1;
  input LARc_d0_2_sp_1;
  input LARc_d0_3_sp_1;
  input LARc_d0_4_sp_1;
  input LARc_d0_5_sp_1;
  input [8:0]\LARc_d0[13] ;
  input \LARc_d0[5]_0 ;
  input LARc_d0_6_sp_1;
  input LARc_d0_7_sp_1;
  input LARc_d0_14_sp_1;
  input LARc_d0_15_sp_1;
  input LARc_d0_1_sp_1;
  input LARc_d0_0_sp_1;
  input ram_reg_bram_0_9;
  input [0:0]CO;
  input [15:0]indata_q0;
  input \LARc_d0[11]_INST_0_i_5_0 ;
  input \LARc_d0[11]_INST_0_i_5_1 ;
  input \LARc_d0[9]_INST_0_i_6_0 ;
  input \LARc_d0[9]_INST_0_i_6_1 ;
  input \smax_fu_114[6]_i_7_0 ;
  input \smax_fu_114[6]_i_7_1 ;
  input \LARc_d0[6]_INST_0_i_8_0 ;
  input \LARc_d0[6]_INST_0_i_8_1 ;
  input [3:0]\add_ln232_reg_846_reg[3] ;
  input [3:0]ram_reg_bram_0_10;
  input ram_reg_bram_0_11;
  input ram_reg_bram_0_12;
  input ram_reg_bram_0_13;
  input [7:0]sum_fu_54_p2_carry__0_0;
  input [7:0]sum_fu_54_p2_carry__0_1;
  input [7:0]sum_fu_54_p2_carry__0_2;
  input [7:0]P;

  wire [15:0]B;
  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]DI;
  wire [15:0]DINADIN;
  wire [15:0]LARc_d0;
  wire \LARc_d0[0]_INST_0_i_1_n_12 ;
  wire \LARc_d0[10]_INST_0_i_2_n_12 ;
  wire \LARc_d0[10]_INST_0_i_3_n_12 ;
  wire \LARc_d0[10]_INST_0_i_6_n_12 ;
  wire \LARc_d0[11]_INST_0_i_2_n_12 ;
  wire \LARc_d0[11]_INST_0_i_3_n_12 ;
  wire \LARc_d0[11]_INST_0_i_5_0 ;
  wire \LARc_d0[11]_INST_0_i_5_1 ;
  wire \LARc_d0[11]_INST_0_i_6_n_12 ;
  wire \LARc_d0[11]_INST_0_i_7_n_12 ;
  wire \LARc_d0[11]_INST_0_i_8_n_12 ;
  wire \LARc_d0[11]_INST_0_i_9_n_12 ;
  wire \LARc_d0[12]_INST_0_i_2_n_12 ;
  wire \LARc_d0[12]_INST_0_i_3_n_12 ;
  wire \LARc_d0[12]_INST_0_i_4_n_12 ;
  wire [8:0]\LARc_d0[13] ;
  wire \LARc_d0[13]_INST_0_i_2_n_12 ;
  wire \LARc_d0[13]_INST_0_i_3_n_12 ;
  wire \LARc_d0[13]_INST_0_i_6_n_12 ;
  wire \LARc_d0[13]_INST_0_i_7_n_12 ;
  wire \LARc_d0[13]_INST_0_i_8_n_12 ;
  wire \LARc_d0[15]_INST_0_i_10_n_13 ;
  wire \LARc_d0[15]_INST_0_i_10_n_14 ;
  wire \LARc_d0[15]_INST_0_i_10_n_15 ;
  wire \LARc_d0[15]_INST_0_i_10_n_16 ;
  wire \LARc_d0[15]_INST_0_i_10_n_17 ;
  wire \LARc_d0[15]_INST_0_i_10_n_18 ;
  wire \LARc_d0[15]_INST_0_i_10_n_19 ;
  wire \LARc_d0[15]_INST_0_i_11_n_12 ;
  wire \LARc_d0[15]_INST_0_i_12_n_12 ;
  wire \LARc_d0[15]_INST_0_i_15_n_12 ;
  wire \LARc_d0[15]_INST_0_i_16_n_12 ;
  wire \LARc_d0[15]_INST_0_i_17_n_12 ;
  wire \LARc_d0[15]_INST_0_i_18_n_12 ;
  wire \LARc_d0[15]_INST_0_i_19_n_12 ;
  wire \LARc_d0[15]_INST_0_i_1_n_12 ;
  wire \LARc_d0[15]_INST_0_i_20_n_12 ;
  wire \LARc_d0[15]_INST_0_i_21_n_12 ;
  wire \LARc_d0[15]_INST_0_i_22_n_12 ;
  wire \LARc_d0[15]_INST_0_i_23_n_12 ;
  wire \LARc_d0[15]_INST_0_i_24_n_12 ;
  wire \LARc_d0[15]_INST_0_i_25_n_12 ;
  wire \LARc_d0[15]_INST_0_i_26_n_12 ;
  wire \LARc_d0[15]_INST_0_i_27_n_12 ;
  wire \LARc_d0[15]_INST_0_i_28_n_12 ;
  wire \LARc_d0[15]_INST_0_i_29_n_12 ;
  wire \LARc_d0[15]_INST_0_i_2_n_12 ;
  wire \LARc_d0[15]_INST_0_i_30_n_12 ;
  wire \LARc_d0[15]_INST_0_i_31_n_12 ;
  wire \LARc_d0[15]_INST_0_i_32_n_12 ;
  wire \LARc_d0[15]_INST_0_i_33_n_12 ;
  wire \LARc_d0[15]_INST_0_i_34_n_12 ;
  wire \LARc_d0[15]_INST_0_i_35_n_12 ;
  wire \LARc_d0[15]_INST_0_i_36_n_12 ;
  wire \LARc_d0[15]_INST_0_i_37_n_12 ;
  wire \LARc_d0[15]_INST_0_i_38_n_12 ;
  wire \LARc_d0[15]_INST_0_i_39_n_12 ;
  wire \LARc_d0[15]_INST_0_i_3_n_12 ;
  wire \LARc_d0[15]_INST_0_i_40_n_12 ;
  wire \LARc_d0[15]_INST_0_i_41_n_12 ;
  wire \LARc_d0[15]_INST_0_i_42_n_12 ;
  wire \LARc_d0[15]_INST_0_i_43_n_12 ;
  wire \LARc_d0[15]_INST_0_i_44_n_12 ;
  wire \LARc_d0[15]_INST_0_i_45_n_12 ;
  wire \LARc_d0[15]_INST_0_i_46_n_12 ;
  wire \LARc_d0[15]_INST_0_i_47_n_12 ;
  wire \LARc_d0[15]_INST_0_i_6_n_12 ;
  wire [14:0]\LARc_d0[15]_INST_0_i_7_0 ;
  wire \LARc_d0[15]_INST_0_i_8_n_12 ;
  wire \LARc_d0[15]_INST_0_i_9_n_13 ;
  wire \LARc_d0[15]_INST_0_i_9_n_14 ;
  wire \LARc_d0[15]_INST_0_i_9_n_15 ;
  wire \LARc_d0[15]_INST_0_i_9_n_16 ;
  wire \LARc_d0[15]_INST_0_i_9_n_17 ;
  wire \LARc_d0[15]_INST_0_i_9_n_18 ;
  wire \LARc_d0[15]_INST_0_i_9_n_19 ;
  wire \LARc_d0[1]_INST_0_i_1_n_12 ;
  wire \LARc_d0[1]_INST_0_i_2_n_12 ;
  wire \LARc_d0[1]_INST_0_i_5_n_12 ;
  wire \LARc_d0[1]_INST_0_i_6_n_12 ;
  wire \LARc_d0[2]_INST_0_i_1_n_12 ;
  wire \LARc_d0[2]_INST_0_i_2_n_12 ;
  wire \LARc_d0[3]_INST_0_i_1_n_12 ;
  wire \LARc_d0[3]_INST_0_i_2_n_12 ;
  wire \LARc_d0[3]_INST_0_i_4_n_12 ;
  wire \LARc_d0[3]_INST_0_i_5_n_12 ;
  wire \LARc_d0[4]_INST_0_i_1_n_12 ;
  wire \LARc_d0[4]_INST_0_i_2_n_12 ;
  wire \LARc_d0[4]_INST_0_i_4_n_12 ;
  wire \LARc_d0[4]_INST_0_i_7_n_12 ;
  wire \LARc_d0[4]_INST_0_i_8_n_12 ;
  wire \LARc_d0[4]_INST_0_i_9_n_12 ;
  wire \LARc_d0[5]_0 ;
  wire \LARc_d0[5]_INST_0_i_1_n_12 ;
  wire \LARc_d0[5]_INST_0_i_6_n_12 ;
  wire \LARc_d0[5]_INST_0_i_7_n_12 ;
  wire \LARc_d0[6]_INST_0_i_1_n_12 ;
  wire \LARc_d0[6]_INST_0_i_2_n_12 ;
  wire \LARc_d0[6]_INST_0_i_5_n_12 ;
  wire \LARc_d0[6]_INST_0_i_7_n_12 ;
  wire \LARc_d0[6]_INST_0_i_8_0 ;
  wire \LARc_d0[6]_INST_0_i_8_1 ;
  wire \LARc_d0[6]_INST_0_i_8_n_12 ;
  wire \LARc_d0[7]_INST_0_i_2_n_12 ;
  wire \LARc_d0[7]_INST_0_i_3_n_12 ;
  wire \LARc_d0[7]_INST_0_i_4_n_12 ;
  wire \LARc_d0[8]_INST_0_i_10_n_12 ;
  wire \LARc_d0[8]_INST_0_i_2_n_12 ;
  wire \LARc_d0[8]_INST_0_i_3_n_12 ;
  wire \LARc_d0[8]_INST_0_i_5_n_12 ;
  wire \LARc_d0[8]_INST_0_i_7_n_12 ;
  wire \LARc_d0[8]_INST_0_i_8_n_12 ;
  wire \LARc_d0[8]_INST_0_i_9_n_12 ;
  wire \LARc_d0[9]_INST_0_i_2_n_12 ;
  wire \LARc_d0[9]_INST_0_i_3_n_12 ;
  wire \LARc_d0[9]_INST_0_i_4_n_12 ;
  wire \LARc_d0[9]_INST_0_i_6_0 ;
  wire \LARc_d0[9]_INST_0_i_6_1 ;
  wire \LARc_d0[9]_INST_0_i_6_n_12 ;
  wire \LARc_d0[9]_INST_0_i_7_n_12 ;
  wire \LARc_d0[9]_INST_0_i_8_n_12 ;
  wire LARc_d0_0_sn_1;
  wire LARc_d0_14_sn_1;
  wire LARc_d0_15_sn_1;
  wire LARc_d0_1_sn_1;
  wire LARc_d0_2_sn_1;
  wire LARc_d0_3_sn_1;
  wire LARc_d0_4_sn_1;
  wire LARc_d0_5_sn_1;
  wire LARc_d0_6_sn_1;
  wire LARc_d0_7_sn_1;
  wire [15:0]LARc_q1;
  wire [7:0]P;
  wire [3:0]P_address0;
  wire [3:0]P_address1;
  wire P_ce0;
  wire P_ce1;
  wire [7:0]\P_load_1_reg_862_reg[15] ;
  wire [5:0]Q;
  wire [6:0]S;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [3:0]\add_ln232_reg_846_reg[3] ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire icmp_ln255_fu_201_p2;
  wire [15:0]indata_q0;
  wire [2:0]\indata_q0[10] ;
  wire \indata_q0[10]_0 ;
  wire indata_q0_11_sn_1;
  wire indata_q0_15_sn_1;
  wire [0:0]\m_reg_265_reg[3] ;
  wire p_0_in;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [3:0]ram_reg_bram_0_10;
  wire ram_reg_bram_0_11;
  wire ram_reg_bram_0_12;
  wire ram_reg_bram_0_13;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire [0:0]ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire [7:0]ram_reg_bram_0_6;
  wire [7:0]ram_reg_bram_0_7;
  wire [15:0]ram_reg_bram_0_8;
  wire ram_reg_bram_0_9;
  wire \smax_fu_114[3]_i_2_n_12 ;
  wire \smax_fu_114[5]_i_2_n_12 ;
  wire \smax_fu_114[5]_i_3_n_12 ;
  wire \smax_fu_114[6]_i_10_n_12 ;
  wire \smax_fu_114[6]_i_2_n_12 ;
  wire \smax_fu_114[6]_i_3_n_12 ;
  wire \smax_fu_114[6]_i_4_n_12 ;
  wire \smax_fu_114[6]_i_5_n_12 ;
  wire \smax_fu_114[6]_i_6_n_12 ;
  wire \smax_fu_114[6]_i_7_0 ;
  wire \smax_fu_114[6]_i_7_1 ;
  wire \smax_fu_114[6]_i_7_n_12 ;
  wire \smax_fu_114[6]_i_8_n_12 ;
  wire \smax_fu_114[6]_i_9_n_12 ;
  wire [13:0]\smax_fu_114_reg[14]_i_4 ;
  wire [3:0]sum_fu_54_p2_carry__0;
  wire [7:0]sum_fu_54_p2_carry__0_0;
  wire [7:0]sum_fu_54_p2_carry__0_1;
  wire [7:0]sum_fu_54_p2_carry__0_2;
  wire [7:0]\NLW_LARc_d0[15]_INST_0_i_10_O_UNCONNECTED ;
  wire [7:0]\NLW_LARc_d0[15]_INST_0_i_9_O_UNCONNECTED ;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  assign LARc_d0_0_sn_1 = LARc_d0_0_sp_1;
  assign LARc_d0_14_sn_1 = LARc_d0_14_sp_1;
  assign LARc_d0_15_sn_1 = LARc_d0_15_sp_1;
  assign LARc_d0_1_sn_1 = LARc_d0_1_sp_1;
  assign LARc_d0_2_sn_1 = LARc_d0_2_sp_1;
  assign LARc_d0_3_sn_1 = LARc_d0_3_sp_1;
  assign LARc_d0_4_sn_1 = LARc_d0_4_sp_1;
  assign LARc_d0_5_sn_1 = LARc_d0_5_sp_1;
  assign LARc_d0_6_sn_1 = LARc_d0_6_sp_1;
  assign LARc_d0_7_sn_1 = LARc_d0_7_sp_1;
  assign indata_q0_11_sp_1 = indata_q0_11_sn_1;
  assign indata_q0_15_sp_1 = indata_q0_15_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    LARc_ce0_INST_0_i_3
       (.I0(sum_fu_54_p2_carry__0[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \LARc_d0[0]_INST_0 
       (.I0(\LARc_d0[0]_INST_0_i_1_n_12 ),
        .I1(sum_fu_54_p2_carry__0[2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(LARc_d0_0_sn_1),
        .O(LARc_d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h5530)) 
    \LARc_d0[0]_INST_0_i_1 
       (.I0(\LARc_d0[3]_INST_0_i_5_n_12 ),
        .I1(\LARc_d0[15]_INST_0_i_7_0 [0]),
        .I2(icmp_ln255_fu_201_p2),
        .I3(p_0_in),
        .O(\LARc_d0[0]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h44F4F4F4F4444444)) 
    \LARc_d0[10]_INST_0 
       (.I0(LARc_d0_7_sn_1),
        .I1(\LARc_d0[13] [5]),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(\LARc_d0[10]_INST_0_i_2_n_12 ),
        .I4(LARc_q1[15]),
        .I5(\LARc_d0[10]_INST_0_i_3_n_12 ),
        .O(LARc_d0[10]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \LARc_d0[10]_INST_0_i_2 
       (.I0(\LARc_d0[9]_INST_0_i_3_n_12 ),
        .I1(\LARc_d0[7]_INST_0_i_3_n_12 ),
        .I2(\LARc_d0[6]_INST_0_i_2_n_12 ),
        .I3(\LARc_d0[6]_INST_0_i_1_n_12 ),
        .I4(\LARc_d0[8]_INST_0_i_3_n_12 ),
        .O(\LARc_d0[10]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0060FF60006FFF6F)) 
    \LARc_d0[10]_INST_0_i_3 
       (.I0(\indata_q0[10]_0 ),
        .I1(\LARc_d0[10]_INST_0_i_6_n_12 ),
        .I2(icmp_ln255_fu_201_p2),
        .I3(p_0_in),
        .I4(\indata_q0[10] [2]),
        .I5(ram_reg_bram_0_3),
        .O(\LARc_d0[10]_INST_0_i_3_n_12 ));
  LUT4 #(
    .INIT(16'h0633)) 
    \LARc_d0[10]_INST_0_i_5 
       (.I0(\LARc_d0[15]_INST_0_i_15_n_12 ),
        .I1(\LARc_d0[15]_INST_0_i_17_n_12 ),
        .I2(\LARc_d0[15]_INST_0_i_19_n_12 ),
        .I3(\smax_fu_114[6]_i_3_n_12 ),
        .O(\indata_q0[10]_0 ));
  LUT6 #(
    .INIT(64'h000000000000555D)) 
    \LARc_d0[10]_INST_0_i_6 
       (.I0(\LARc_d0[15]_INST_0_i_37_n_12 ),
        .I1(\LARc_d0[15]_INST_0_i_7_0 [5]),
        .I2(ram_reg_bram_0_1),
        .I3(\LARc_d0[4]_INST_0_i_4_n_12 ),
        .I4(ram_reg_bram_0_3),
        .I5(ram_reg_bram_0_4),
        .O(\LARc_d0[10]_INST_0_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h00FEFF0000FF00FF)) 
    \LARc_d0[10]_INST_0_i_7 
       (.I0(\LARc_d0[11]_INST_0_i_7_n_12 ),
        .I1(\LARc_d0[11]_INST_0_i_8_n_12 ),
        .I2(\LARc_d0[11]_INST_0_i_9_n_12 ),
        .I3(\LARc_d0[11]_INST_0_i_6_n_12 ),
        .I4(\smax_fu_114[6]_i_7_n_12 ),
        .I5(\smax_fu_114[6]_i_3_n_12 ),
        .O(ram_reg_bram_0_3));
  LUT6 #(
    .INIT(64'h44F4F4F4F4444444)) 
    \LARc_d0[11]_INST_0 
       (.I0(LARc_d0_7_sn_1),
        .I1(\LARc_d0[13] [6]),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(\LARc_d0[11]_INST_0_i_2_n_12 ),
        .I4(LARc_q1[15]),
        .I5(\LARc_d0[11]_INST_0_i_3_n_12 ),
        .O(LARc_d0[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \LARc_d0[11]_INST_0_i_2 
       (.I0(\LARc_d0[10]_INST_0_i_3_n_12 ),
        .I1(\LARc_d0[8]_INST_0_i_3_n_12 ),
        .I2(\LARc_d0[6]_INST_0_i_1_n_12 ),
        .I3(\LARc_d0[6]_INST_0_i_2_n_12 ),
        .I4(\LARc_d0[7]_INST_0_i_3_n_12 ),
        .I5(\LARc_d0[9]_INST_0_i_3_n_12 ),
        .O(\LARc_d0[11]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h000066F0FFFF66F0)) 
    \LARc_d0[11]_INST_0_i_3 
       (.I0(\indata_q0[10] [2]),
        .I1(\LARc_d0[13]_INST_0_i_6_n_12 ),
        .I2(ram_reg_bram_0_4),
        .I3(icmp_ln255_fu_201_p2),
        .I4(p_0_in),
        .I5(indata_q0_11_sn_1),
        .O(\LARc_d0[11]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h9998CCCC33333333)) 
    \LARc_d0[11]_INST_0_i_5 
       (.I0(\LARc_d0[11]_INST_0_i_6_n_12 ),
        .I1(\LARc_d0[11]_INST_0_i_7_n_12 ),
        .I2(\LARc_d0[11]_INST_0_i_8_n_12 ),
        .I3(\LARc_d0[11]_INST_0_i_9_n_12 ),
        .I4(\smax_fu_114[6]_i_7_n_12 ),
        .I5(\smax_fu_114[6]_i_3_n_12 ),
        .O(ram_reg_bram_0_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d0[11]_INST_0_i_6 
       (.I0(D[8]),
        .I1(sum_fu_54_p2_carry__0[1]),
        .I2(indata_q0[8]),
        .I3(sum_fu_54_p2_carry__0[0]),
        .I4(LARc_q1[8]),
        .O(\LARc_d0[11]_INST_0_i_6_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d0[11]_INST_0_i_7 
       (.I0(D[9]),
        .I1(sum_fu_54_p2_carry__0[1]),
        .I2(indata_q0[9]),
        .I3(sum_fu_54_p2_carry__0[0]),
        .I4(LARc_q1[9]),
        .O(\LARc_d0[11]_INST_0_i_7_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFCEC)) 
    \LARc_d0[11]_INST_0_i_8 
       (.I0(D[10]),
        .I1(\LARc_d0[11]_INST_0_i_5_0 ),
        .I2(sum_fu_54_p2_carry__0[1]),
        .I3(D[11]),
        .I4(\LARc_d0[11]_INST_0_i_5_1 ),
        .O(\LARc_d0[11]_INST_0_i_8_n_12 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \LARc_d0[11]_INST_0_i_9 
       (.I0(\smax_fu_114[6]_i_3_n_12 ),
        .I1(\smax_fu_114[6]_i_5_n_12 ),
        .I2(\LARc_d0[15]_INST_0_i_18_n_12 ),
        .I3(\LARc_d0[15]_INST_0_i_20_n_12 ),
        .O(\LARc_d0[11]_INST_0_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h44F4F4F4F4444444)) 
    \LARc_d0[12]_INST_0 
       (.I0(LARc_d0_7_sn_1),
        .I1(\LARc_d0[13] [7]),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(\LARc_d0[12]_INST_0_i_2_n_12 ),
        .I4(LARc_q1[15]),
        .I5(\LARc_d0[12]_INST_0_i_3_n_12 ),
        .O(LARc_d0[12]));
  LUT2 #(
    .INIT(4'hE)) 
    \LARc_d0[12]_INST_0_i_2 
       (.I0(\LARc_d0[11]_INST_0_i_3_n_12 ),
        .I1(\LARc_d0[11]_INST_0_i_2_n_12 ),
        .O(\LARc_d0[12]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFA9FF0000A900)) 
    \LARc_d0[12]_INST_0_i_3 
       (.I0(indata_q0_11_sn_1),
        .I1(\LARc_d0[13]_INST_0_i_6_n_12 ),
        .I2(\indata_q0[10] [2]),
        .I3(icmp_ln255_fu_201_p2),
        .I4(p_0_in),
        .I5(\LARc_d0[12]_INST_0_i_4_n_12 ),
        .O(\LARc_d0[12]_INST_0_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h553C)) 
    \LARc_d0[12]_INST_0_i_4 
       (.I0(ram_reg_bram_0_5),
        .I1(ram_reg_bram_0_4),
        .I2(\indata_q0[10]_0 ),
        .I3(p_0_in),
        .O(\LARc_d0[12]_INST_0_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hF4444FFF44444444)) 
    \LARc_d0[13]_INST_0 
       (.I0(LARc_d0_7_sn_1),
        .I1(\LARc_d0[13] [8]),
        .I2(\LARc_d0[13]_INST_0_i_2_n_12 ),
        .I3(LARc_q1[15]),
        .I4(\LARc_d0[13]_INST_0_i_3_n_12 ),
        .I5(\ap_CS_fsm_reg[4] ),
        .O(LARc_d0[13]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \LARc_d0[13]_INST_0_i_2 
       (.I0(\LARc_d0[12]_INST_0_i_3_n_12 ),
        .I1(\LARc_d0[11]_INST_0_i_2_n_12 ),
        .I2(\LARc_d0[11]_INST_0_i_3_n_12 ),
        .O(\LARc_d0[13]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h00000000A955FFFF)) 
    \LARc_d0[13]_INST_0_i_3 
       (.I0(ram_reg_bram_0_5),
        .I1(\indata_q0[10] [2]),
        .I2(\LARc_d0[13]_INST_0_i_6_n_12 ),
        .I3(indata_q0_11_sn_1),
        .I4(\LARc_d0[13]_INST_0_i_7_n_12 ),
        .I5(\LARc_d0[13]_INST_0_i_8_n_12 ),
        .O(\LARc_d0[13]_INST_0_i_3_n_12 ));
  LUT5 #(
    .INIT(32'h451000FF)) 
    \LARc_d0[13]_INST_0_i_5 
       (.I0(\LARc_d0[15]_INST_0_i_19_n_12 ),
        .I1(\LARc_d0[15]_INST_0_i_17_n_12 ),
        .I2(\LARc_d0[15]_INST_0_i_15_n_12 ),
        .I3(\LARc_d0[15]_INST_0_i_16_n_12 ),
        .I4(\smax_fu_114[6]_i_3_n_12 ),
        .O(\indata_q0[10] [2]));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8AAA8A8)) 
    \LARc_d0[13]_INST_0_i_6 
       (.I0(\indata_q0[10]_0 ),
        .I1(ram_reg_bram_0_4),
        .I2(ram_reg_bram_0_3),
        .I3(\LARc_d0[8]_INST_0_i_5_n_12 ),
        .I4(ram_reg_bram_0_2),
        .I5(\LARc_d0[8]_INST_0_i_7_n_12 ),
        .O(\LARc_d0[13]_INST_0_i_6_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \LARc_d0[13]_INST_0_i_7 
       (.I0(icmp_ln255_fu_201_p2),
        .I1(p_0_in),
        .O(\LARc_d0[13]_INST_0_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h555500005555CCC3)) 
    \LARc_d0[13]_INST_0_i_8 
       (.I0(indata_q0_15_sn_1),
        .I1(\indata_q0[10] [2]),
        .I2(\indata_q0[10]_0 ),
        .I3(ram_reg_bram_0_4),
        .I4(p_0_in),
        .I5(icmp_ln255_fu_201_p2),
        .O(\LARc_d0[13]_INST_0_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h11F11111F111F1F1)) 
    \LARc_d0[14]_INST_0 
       (.I0(LARc_d0_7_sn_1),
        .I1(LARc_d0_14_sn_1),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(\LARc_d0[15]_INST_0_i_2_n_12 ),
        .I4(LARc_q1[15]),
        .I5(\LARc_d0[15]_INST_0_i_1_n_12 ),
        .O(LARc_d0[14]));
  LUT6 #(
    .INIT(64'h708FFFFF708F0000)) 
    \LARc_d0[15]_INST_0 
       (.I0(\LARc_d0[15]_INST_0_i_1_n_12 ),
        .I1(\LARc_d0[15]_INST_0_i_2_n_12 ),
        .I2(LARc_q1[15]),
        .I3(\LARc_d0[15]_INST_0_i_3_n_12 ),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(LARc_d0_15_sn_1),
        .O(LARc_d0[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF00F6666)) 
    \LARc_d0[15]_INST_0_i_1 
       (.I0(indata_q0_11_sn_1),
        .I1(\LARc_d0[15]_INST_0_i_6_n_12 ),
        .I2(indata_q0_15_sn_1),
        .I3(\LARc_d0[15]_INST_0_i_8_n_12 ),
        .I4(icmp_ln255_fu_201_p2),
        .I5(p_0_in),
        .O(\LARc_d0[15]_INST_0_i_1_n_12 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \LARc_d0[15]_INST_0_i_10 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_0_in,\LARc_d0[15]_INST_0_i_10_n_13 ,\LARc_d0[15]_INST_0_i_10_n_14 ,\LARc_d0[15]_INST_0_i_10_n_15 ,\LARc_d0[15]_INST_0_i_10_n_16 ,\LARc_d0[15]_INST_0_i_10_n_17 ,\LARc_d0[15]_INST_0_i_10_n_18 ,\LARc_d0[15]_INST_0_i_10_n_19 }),
        .DI({\LARc_d0[15]_INST_0_i_34_n_12 ,\LARc_d0[15]_INST_0_i_35_n_12 ,\LARc_d0[15]_INST_0_i_36_n_12 ,ram_reg_bram_0_4,\LARc_d0[15]_INST_0_i_37_n_12 ,\LARc_d0[15]_INST_0_i_38_n_12 ,\LARc_d0[15]_INST_0_i_39_n_12 ,\LARc_d0[3]_INST_0_i_5_n_12 }),
        .O(\NLW_LARc_d0[15]_INST_0_i_10_O_UNCONNECTED [7:0]),
        .S({\LARc_d0[15]_INST_0_i_40_n_12 ,\LARc_d0[15]_INST_0_i_41_n_12 ,\LARc_d0[15]_INST_0_i_42_n_12 ,\LARc_d0[15]_INST_0_i_43_n_12 ,\LARc_d0[15]_INST_0_i_44_n_12 ,\LARc_d0[15]_INST_0_i_45_n_12 ,\LARc_d0[15]_INST_0_i_46_n_12 ,\LARc_d0[15]_INST_0_i_47_n_12 }));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \LARc_d0[15]_INST_0_i_11 
       (.I0(indata_q0_11_sn_1),
        .I1(\LARc_d0[13]_INST_0_i_6_n_12 ),
        .I2(\indata_q0[10] [2]),
        .O(\LARc_d0[15]_INST_0_i_11_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \LARc_d0[15]_INST_0_i_12 
       (.I0(ram_reg_bram_0_4),
        .I1(\indata_q0[10]_0 ),
        .I2(\indata_q0[10] [2]),
        .I3(indata_q0_11_sn_1),
        .O(\LARc_d0[15]_INST_0_i_12_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h0633)) 
    \LARc_d0[15]_INST_0_i_13 
       (.I0(\LARc_d0[15]_INST_0_i_21_n_12 ),
        .I1(\LARc_d0[15]_INST_0_i_20_n_12 ),
        .I2(\LARc_d0[15]_INST_0_i_19_n_12 ),
        .I3(\smax_fu_114[6]_i_3_n_12 ),
        .O(ram_reg_bram_0_5));
  LUT3 #(
    .INIT(8'h04)) 
    \LARc_d0[15]_INST_0_i_15 
       (.I0(\LARc_d0[11]_INST_0_i_6_n_12 ),
        .I1(\smax_fu_114[6]_i_7_n_12 ),
        .I2(\LARc_d0[11]_INST_0_i_7_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_15_n_12 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \LARc_d0[15]_INST_0_i_16 
       (.I0(indata_q0[11]),
        .I1(sum_fu_54_p2_carry__0[0]),
        .I2(LARc_q1[11]),
        .I3(D[11]),
        .I4(sum_fu_54_p2_carry__0[1]),
        .O(\LARc_d0[15]_INST_0_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \LARc_d0[15]_INST_0_i_17 
       (.I0(indata_q0[10]),
        .I1(sum_fu_54_p2_carry__0[0]),
        .I2(LARc_q1[10]),
        .I3(D[10]),
        .I4(sum_fu_54_p2_carry__0[1]),
        .O(\LARc_d0[15]_INST_0_i_17_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d0[15]_INST_0_i_18 
       (.I0(D[12]),
        .I1(sum_fu_54_p2_carry__0[1]),
        .I2(indata_q0[12]),
        .I3(sum_fu_54_p2_carry__0[0]),
        .I4(LARc_q1[12]),
        .O(\LARc_d0[15]_INST_0_i_18_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \LARc_d0[15]_INST_0_i_19 
       (.I0(\smax_fu_114[6]_i_7_n_12 ),
        .I1(\LARc_d0[11]_INST_0_i_9_n_12 ),
        .I2(\LARc_d0[15]_INST_0_i_16_n_12 ),
        .I3(\LARc_d0[15]_INST_0_i_17_n_12 ),
        .I4(\LARc_d0[11]_INST_0_i_7_n_12 ),
        .I5(\LARc_d0[11]_INST_0_i_6_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_19_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \LARc_d0[15]_INST_0_i_2 
       (.I0(\LARc_d0[13]_INST_0_i_3_n_12 ),
        .I1(\LARc_d0[11]_INST_0_i_3_n_12 ),
        .I2(\LARc_d0[11]_INST_0_i_2_n_12 ),
        .I3(\LARc_d0[12]_INST_0_i_3_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d0[15]_INST_0_i_20 
       (.I0(D[13]),
        .I1(sum_fu_54_p2_carry__0[1]),
        .I2(indata_q0[13]),
        .I3(sum_fu_54_p2_carry__0[0]),
        .I4(LARc_q1[13]),
        .O(\LARc_d0[15]_INST_0_i_20_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \LARc_d0[15]_INST_0_i_21 
       (.I0(\LARc_d0[15]_INST_0_i_17_n_12 ),
        .I1(\LARc_d0[15]_INST_0_i_16_n_12 ),
        .I2(\LARc_d0[11]_INST_0_i_6_n_12 ),
        .I3(\smax_fu_114[6]_i_7_n_12 ),
        .I4(\LARc_d0[11]_INST_0_i_7_n_12 ),
        .I5(\LARc_d0[15]_INST_0_i_18_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_21_n_12 ));
  LUT4 #(
    .INIT(16'h8A55)) 
    \LARc_d0[15]_INST_0_i_22 
       (.I0(\smax_fu_114[6]_i_3_n_12 ),
        .I1(\LARc_d0[15]_INST_0_i_20_n_12 ),
        .I2(\LARc_d0[15]_INST_0_i_21_n_12 ),
        .I3(\smax_fu_114[6]_i_5_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_22_n_12 ));
  LUT2 #(
    .INIT(4'hE)) 
    \LARc_d0[15]_INST_0_i_23 
       (.I0(ram_reg_bram_0_5),
        .I1(indata_q0_11_sn_1),
        .O(\LARc_d0[15]_INST_0_i_23_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \LARc_d0[15]_INST_0_i_24 
       (.I0(ram_reg_bram_0_4),
        .I1(ram_reg_bram_0_3),
        .O(\LARc_d0[15]_INST_0_i_24_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \LARc_d0[15]_INST_0_i_25 
       (.I0(ram_reg_bram_0_1),
        .I1(\LARc_d0[15]_INST_0_i_7_0 [5]),
        .O(\LARc_d0[15]_INST_0_i_25_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \LARc_d0[15]_INST_0_i_26 
       (.I0(indata_q0_15_sn_1),
        .O(\LARc_d0[15]_INST_0_i_26_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \LARc_d0[15]_INST_0_i_27 
       (.I0(indata_q0_11_sn_1),
        .I1(ram_reg_bram_0_5),
        .O(\LARc_d0[15]_INST_0_i_27_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \LARc_d0[15]_INST_0_i_28 
       (.I0(\indata_q0[10]_0 ),
        .I1(\indata_q0[10] [2]),
        .O(\LARc_d0[15]_INST_0_i_28_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \LARc_d0[15]_INST_0_i_29 
       (.I0(ram_reg_bram_0_4),
        .I1(ram_reg_bram_0_3),
        .O(\LARc_d0[15]_INST_0_i_29_n_12 ));
  LUT6 #(
    .INIT(64'hFF3FFF30FF70FF7F)) 
    \LARc_d0[15]_INST_0_i_3 
       (.I0(\LARc_d0[15]_INST_0_i_11_n_12 ),
        .I1(indata_q0_15_sn_1),
        .I2(icmp_ln255_fu_201_p2),
        .I3(p_0_in),
        .I4(\LARc_d0[15]_INST_0_i_12_n_12 ),
        .I5(ram_reg_bram_0_5),
        .O(\LARc_d0[15]_INST_0_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \LARc_d0[15]_INST_0_i_30 
       (.I0(ram_reg_bram_0_2),
        .I1(\LARc_d0[8]_INST_0_i_7_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_30_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \LARc_d0[15]_INST_0_i_31 
       (.I0(ram_reg_bram_0_1),
        .I1(\LARc_d0[15]_INST_0_i_7_0 [5]),
        .O(\LARc_d0[15]_INST_0_i_31_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \LARc_d0[15]_INST_0_i_32 
       (.I0(ram_reg_bram_0_0),
        .I1(\indata_q0[10] [0]),
        .O(\LARc_d0[15]_INST_0_i_32_n_12 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \LARc_d0[15]_INST_0_i_33 
       (.I0(LARc_q1[1]),
        .I1(sum_fu_54_p2_carry__0[0]),
        .I2(indata_q0[1]),
        .I3(sum_fu_54_p2_carry__0[1]),
        .I4(D[1]),
        .I5(\LARc_d0[1]_INST_0_i_5_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_33_n_12 ));
  LUT4 #(
    .INIT(16'h8A55)) 
    \LARc_d0[15]_INST_0_i_34 
       (.I0(\smax_fu_114[6]_i_3_n_12 ),
        .I1(\LARc_d0[15]_INST_0_i_20_n_12 ),
        .I2(\LARc_d0[15]_INST_0_i_21_n_12 ),
        .I3(\smax_fu_114[6]_i_5_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_34_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \LARc_d0[15]_INST_0_i_35 
       (.I0(ram_reg_bram_0_5),
        .I1(indata_q0_11_sn_1),
        .O(\LARc_d0[15]_INST_0_i_35_n_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \LARc_d0[15]_INST_0_i_36 
       (.I0(\indata_q0[10] [2]),
        .I1(\indata_q0[10]_0 ),
        .O(\LARc_d0[15]_INST_0_i_36_n_12 ));
  LUT6 #(
    .INIT(64'hB0000000000B00BB)) 
    \LARc_d0[15]_INST_0_i_37 
       (.I0(\LARc_d0[9]_INST_0_i_6_n_12 ),
        .I1(\smax_fu_114[6]_i_7_n_12 ),
        .I2(\smax_fu_114[6]_i_4_n_12 ),
        .I3(\smax_fu_114[6]_i_2_n_12 ),
        .I4(\smax_fu_114[6]_i_3_n_12 ),
        .I5(\LARc_d0[9]_INST_0_i_7_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_37_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \LARc_d0[15]_INST_0_i_38 
       (.I0(\LARc_d0[15]_INST_0_i_7_0 [5]),
        .O(\LARc_d0[15]_INST_0_i_38_n_12 ));
  LUT6 #(
    .INIT(64'h0000000055515555)) 
    \LARc_d0[15]_INST_0_i_39 
       (.I0(\LARc_d0[4]_INST_0_i_7_n_12 ),
        .I1(\smax_fu_114[6]_i_3_n_12 ),
        .I2(\smax_fu_114[6]_i_5_n_12 ),
        .I3(\smax_fu_114[6]_i_6_n_12 ),
        .I4(\smax_fu_114[6]_i_7_n_12 ),
        .I5(\smax_fu_114[3]_i_2_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_39_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \LARc_d0[15]_INST_0_i_40 
       (.I0(indata_q0_15_sn_1),
        .O(\LARc_d0[15]_INST_0_i_40_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \LARc_d0[15]_INST_0_i_41 
       (.I0(ram_reg_bram_0_5),
        .I1(indata_q0_11_sn_1),
        .O(\LARc_d0[15]_INST_0_i_41_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \LARc_d0[15]_INST_0_i_42 
       (.I0(\indata_q0[10] [2]),
        .I1(\indata_q0[10]_0 ),
        .O(\LARc_d0[15]_INST_0_i_42_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \LARc_d0[15]_INST_0_i_43 
       (.I0(ram_reg_bram_0_3),
        .I1(ram_reg_bram_0_4),
        .O(\LARc_d0[15]_INST_0_i_43_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \LARc_d0[15]_INST_0_i_44 
       (.I0(\indata_q0[10] [1]),
        .I1(ram_reg_bram_0_2),
        .O(\LARc_d0[15]_INST_0_i_44_n_12 ));
  LUT5 #(
    .INIT(32'h666A0000)) 
    \LARc_d0[15]_INST_0_i_45 
       (.I0(\smax_fu_114[5]_i_3_n_12 ),
        .I1(\smax_fu_114[6]_i_3_n_12 ),
        .I2(\LARc_d0[8]_INST_0_i_9_n_12 ),
        .I3(\LARc_d0[8]_INST_0_i_10_n_12 ),
        .I4(ram_reg_bram_0_1),
        .O(\LARc_d0[15]_INST_0_i_45_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \LARc_d0[15]_INST_0_i_46 
       (.I0(\indata_q0[10] [0]),
        .I1(ram_reg_bram_0_0),
        .O(\LARc_d0[15]_INST_0_i_46_n_12 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \LARc_d0[15]_INST_0_i_47 
       (.I0(LARc_q1[1]),
        .I1(sum_fu_54_p2_carry__0[0]),
        .I2(indata_q0[1]),
        .I3(sum_fu_54_p2_carry__0[1]),
        .I4(D[1]),
        .I5(\LARc_d0[1]_INST_0_i_5_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_47_n_12 ));
  LUT6 #(
    .INIT(64'h0000FD0200FF00FF)) 
    \LARc_d0[15]_INST_0_i_5 
       (.I0(\LARc_d0[15]_INST_0_i_15_n_12 ),
        .I1(\LARc_d0[15]_INST_0_i_16_n_12 ),
        .I2(\LARc_d0[15]_INST_0_i_17_n_12 ),
        .I3(\LARc_d0[15]_INST_0_i_18_n_12 ),
        .I4(\LARc_d0[15]_INST_0_i_19_n_12 ),
        .I5(\smax_fu_114[6]_i_3_n_12 ),
        .O(indata_q0_11_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \LARc_d0[15]_INST_0_i_6 
       (.I0(\indata_q0[10] [2]),
        .I1(\indata_q0[10]_0 ),
        .I2(ram_reg_bram_0_4),
        .O(\LARc_d0[15]_INST_0_i_6_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h8A55)) 
    \LARc_d0[15]_INST_0_i_7 
       (.I0(\smax_fu_114[6]_i_3_n_12 ),
        .I1(\LARc_d0[15]_INST_0_i_20_n_12 ),
        .I2(\LARc_d0[15]_INST_0_i_21_n_12 ),
        .I3(\smax_fu_114[6]_i_5_n_12 ),
        .O(indata_q0_15_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h0155)) 
    \LARc_d0[15]_INST_0_i_8 
       (.I0(ram_reg_bram_0_5),
        .I1(\indata_q0[10] [2]),
        .I2(\LARc_d0[13]_INST_0_i_6_n_12 ),
        .I3(indata_q0_11_sn_1),
        .O(\LARc_d0[15]_INST_0_i_8_n_12 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \LARc_d0[15]_INST_0_i_9 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln255_fu_201_p2,\LARc_d0[15]_INST_0_i_9_n_13 ,\LARc_d0[15]_INST_0_i_9_n_14 ,\LARc_d0[15]_INST_0_i_9_n_15 ,\LARc_d0[15]_INST_0_i_9_n_16 ,\LARc_d0[15]_INST_0_i_9_n_17 ,\LARc_d0[15]_INST_0_i_9_n_18 ,\LARc_d0[15]_INST_0_i_9_n_19 }),
        .DI({\LARc_d0[15]_INST_0_i_22_n_12 ,\LARc_d0[15]_INST_0_i_23_n_12 ,\indata_q0[10] [2],\LARc_d0[15]_INST_0_i_24_n_12 ,\indata_q0[10] [1],\LARc_d0[15]_INST_0_i_25_n_12 ,\indata_q0[10] [0],\LARc_d0[3]_INST_0_i_5_n_12 }),
        .O(\NLW_LARc_d0[15]_INST_0_i_9_O_UNCONNECTED [7:0]),
        .S({\LARc_d0[15]_INST_0_i_26_n_12 ,\LARc_d0[15]_INST_0_i_27_n_12 ,\LARc_d0[15]_INST_0_i_28_n_12 ,\LARc_d0[15]_INST_0_i_29_n_12 ,\LARc_d0[15]_INST_0_i_30_n_12 ,\LARc_d0[15]_INST_0_i_31_n_12 ,\LARc_d0[15]_INST_0_i_32_n_12 ,\LARc_d0[15]_INST_0_i_33_n_12 }));
  LUT6 #(
    .INIT(64'hFFFFFFFF6060FF60)) 
    \LARc_d0[1]_INST_0 
       (.I0(\LARc_d0[1]_INST_0_i_1_n_12 ),
        .I1(\LARc_d0[1]_INST_0_i_2_n_12 ),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(\LARc_d0[13] [0]),
        .I4(LARc_d0_7_sn_1),
        .I5(LARc_d0_1_sn_1),
        .O(LARc_d0[1]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \LARc_d0[1]_INST_0_i_1 
       (.I0(\LARc_d0[0]_INST_0_i_1_n_12 ),
        .I1(LARc_q1[15]),
        .O(\LARc_d0[1]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'h5C505C5C5C505050)) 
    \LARc_d0[1]_INST_0_i_2 
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln255_fu_201_p2),
        .I2(p_0_in),
        .I3(\LARc_d0[3]_INST_0_i_5_n_12 ),
        .I4(\LARc_d0[1]_INST_0_i_5_n_12 ),
        .I5(\LARc_d0[1]_INST_0_i_6_n_12 ),
        .O(\LARc_d0[1]_INST_0_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d0[1]_INST_0_i_5 
       (.I0(D[0]),
        .I1(sum_fu_54_p2_carry__0[1]),
        .I2(indata_q0[0]),
        .I3(sum_fu_54_p2_carry__0[0]),
        .I4(LARc_q1[0]),
        .O(\LARc_d0[1]_INST_0_i_5_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d0[1]_INST_0_i_6 
       (.I0(D[1]),
        .I1(sum_fu_54_p2_carry__0[1]),
        .I2(indata_q0[1]),
        .I3(sum_fu_54_p2_carry__0[0]),
        .I4(LARc_q1[1]),
        .O(\LARc_d0[1]_INST_0_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h9AFFFFFF9A000000)) 
    \LARc_d0[2]_INST_0 
       (.I0(\LARc_d0[2]_INST_0_i_1_n_12 ),
        .I1(\LARc_d0[2]_INST_0_i_2_n_12 ),
        .I2(LARc_q1[15]),
        .I3(sum_fu_54_p2_carry__0[2]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(LARc_d0_2_sn_1),
        .O(LARc_d0[2]));
  LUT6 #(
    .INIT(64'h009FFF9F00A0FFA0)) 
    \LARc_d0[2]_INST_0_i_1 
       (.I0(ram_reg_bram_0_0),
        .I1(\LARc_d0[3]_INST_0_i_5_n_12 ),
        .I2(icmp_ln255_fu_201_p2),
        .I3(p_0_in),
        .I4(\indata_q0[10] [0]),
        .I5(\LARc_d0[15]_INST_0_i_7_0 [0]),
        .O(\LARc_d0[2]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \LARc_d0[2]_INST_0_i_2 
       (.I0(\LARc_d0[1]_INST_0_i_2_n_12 ),
        .I1(LARc_q1[15]),
        .I2(\LARc_d0[0]_INST_0_i_1_n_12 ),
        .O(\LARc_d0[2]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h6AFFFFFF6A000000)) 
    \LARc_d0[3]_INST_0 
       (.I0(\LARc_d0[3]_INST_0_i_1_n_12 ),
        .I1(LARc_q1[15]),
        .I2(\LARc_d0[3]_INST_0_i_2_n_12 ),
        .I3(sum_fu_54_p2_carry__0[2]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(LARc_d0_3_sn_1),
        .O(LARc_d0[3]));
  LUT6 #(
    .INIT(64'h0090FF90009FFF9F)) 
    \LARc_d0[3]_INST_0_i_1 
       (.I0(\indata_q0[10] [0]),
        .I1(\LARc_d0[3]_INST_0_i_4_n_12 ),
        .I2(icmp_ln255_fu_201_p2),
        .I3(p_0_in),
        .I4(ram_reg_bram_0_1),
        .I5(\LARc_d0[3]_INST_0_i_5_n_12 ),
        .O(\LARc_d0[3]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \LARc_d0[3]_INST_0_i_2 
       (.I0(\LARc_d0[2]_INST_0_i_1_n_12 ),
        .I1(\LARc_d0[0]_INST_0_i_1_n_12 ),
        .I2(\LARc_d0[1]_INST_0_i_2_n_12 ),
        .O(\LARc_d0[3]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hA2A2005100515151)) 
    \LARc_d0[3]_INST_0_i_4 
       (.I0(\LARc_d0[4]_INST_0_i_9_n_12 ),
        .I1(\smax_fu_114[6]_i_7_n_12 ),
        .I2(\LARc_d0[9]_INST_0_i_6_n_12 ),
        .I3(\LARc_d0[1]_INST_0_i_5_n_12 ),
        .I4(\smax_fu_114[6]_i_3_n_12 ),
        .I5(\LARc_d0[1]_INST_0_i_6_n_12 ),
        .O(\LARc_d0[3]_INST_0_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFD00000000FDFFFF)) 
    \LARc_d0[3]_INST_0_i_5 
       (.I0(\smax_fu_114[6]_i_7_n_12 ),
        .I1(\smax_fu_114[6]_i_6_n_12 ),
        .I2(\smax_fu_114[6]_i_5_n_12 ),
        .I3(\LARc_d0[1]_INST_0_i_5_n_12 ),
        .I4(\smax_fu_114[6]_i_3_n_12 ),
        .I5(\LARc_d0[1]_INST_0_i_6_n_12 ),
        .O(\LARc_d0[3]_INST_0_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h6AFFFFFF6A000000)) 
    \LARc_d0[4]_INST_0 
       (.I0(\LARc_d0[4]_INST_0_i_1_n_12 ),
        .I1(LARc_q1[15]),
        .I2(\LARc_d0[4]_INST_0_i_2_n_12 ),
        .I3(sum_fu_54_p2_carry__0[2]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(LARc_d0_4_sn_1),
        .O(LARc_d0[4]));
  LUT6 #(
    .INIT(64'hFF600060FF6F006F)) 
    \LARc_d0[4]_INST_0_i_1 
       (.I0(ram_reg_bram_0_1),
        .I1(\LARc_d0[4]_INST_0_i_4_n_12 ),
        .I2(icmp_ln255_fu_201_p2),
        .I3(p_0_in),
        .I4(\LARc_d0[15]_INST_0_i_7_0 [5]),
        .I5(ram_reg_bram_0_0),
        .O(\LARc_d0[4]_INST_0_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \LARc_d0[4]_INST_0_i_2 
       (.I0(\LARc_d0[3]_INST_0_i_1_n_12 ),
        .I1(\LARc_d0[1]_INST_0_i_2_n_12 ),
        .I2(\LARc_d0[0]_INST_0_i_1_n_12 ),
        .I3(\LARc_d0[2]_INST_0_i_1_n_12 ),
        .O(\LARc_d0[4]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0000110111011101)) 
    \LARc_d0[4]_INST_0_i_4 
       (.I0(\smax_fu_114[3]_i_2_n_12 ),
        .I1(\LARc_d0[4]_INST_0_i_7_n_12 ),
        .I2(\smax_fu_114[6]_i_7_n_12 ),
        .I3(\LARc_d0[9]_INST_0_i_6_n_12 ),
        .I4(\LARc_d0[4]_INST_0_i_8_n_12 ),
        .I5(\LARc_d0[1]_INST_0_i_5_n_12 ),
        .O(\LARc_d0[4]_INST_0_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hDDD00000000DDDDD)) 
    \LARc_d0[4]_INST_0_i_5 
       (.I0(\smax_fu_114[6]_i_7_n_12 ),
        .I1(\LARc_d0[9]_INST_0_i_6_n_12 ),
        .I2(\LARc_d0[1]_INST_0_i_6_n_12 ),
        .I3(\LARc_d0[1]_INST_0_i_5_n_12 ),
        .I4(\smax_fu_114[6]_i_3_n_12 ),
        .I5(\LARc_d0[4]_INST_0_i_9_n_12 ),
        .O(ram_reg_bram_0_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h666A)) 
    \LARc_d0[4]_INST_0_i_7 
       (.I0(\LARc_d0[4]_INST_0_i_9_n_12 ),
        .I1(\smax_fu_114[6]_i_3_n_12 ),
        .I2(\LARc_d0[1]_INST_0_i_5_n_12 ),
        .I3(\LARc_d0[1]_INST_0_i_6_n_12 ),
        .O(\LARc_d0[4]_INST_0_i_7_n_12 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \LARc_d0[4]_INST_0_i_8 
       (.I0(\LARc_d0[1]_INST_0_i_6_n_12 ),
        .I1(\smax_fu_114[6]_i_3_n_12 ),
        .I2(\LARc_d0[1]_INST_0_i_5_n_12 ),
        .O(\LARc_d0[4]_INST_0_i_8_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d0[4]_INST_0_i_9 
       (.I0(D[2]),
        .I1(sum_fu_54_p2_carry__0[1]),
        .I2(indata_q0[2]),
        .I3(sum_fu_54_p2_carry__0[0]),
        .I4(LARc_q1[2]),
        .O(\LARc_d0[4]_INST_0_i_9_n_12 ));
  LUT6 #(
    .INIT(64'hBFBFBFBF80BF8080)) 
    \LARc_d0[5]_INST_0 
       (.I0(\LARc_d0[5]_INST_0_i_1_n_12 ),
        .I1(sum_fu_54_p2_carry__0[2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(LARc_d0_5_sn_1),
        .I4(\LARc_d0[13] [1]),
        .I5(\LARc_d0[5]_0 ),
        .O(LARc_d0[5]));
  LUT6 #(
    .INIT(64'hC0CACFCA3F353035)) 
    \LARc_d0[5]_INST_0_i_1 
       (.I0(\indata_q0[10] [0]),
        .I1(ram_reg_bram_0_2),
        .I2(p_0_in),
        .I3(icmp_ln255_fu_201_p2),
        .I4(\LARc_d0[5]_INST_0_i_6_n_12 ),
        .I5(\LARc_d0[5]_INST_0_i_7_n_12 ),
        .O(\LARc_d0[5]_INST_0_i_1_n_12 ));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \LARc_d0[5]_INST_0_i_5 
       (.I0(\smax_fu_114[6]_i_7_n_12 ),
        .I1(\smax_fu_114[6]_i_6_n_12 ),
        .I2(\smax_fu_114[6]_i_5_n_12 ),
        .I3(\smax_fu_114[6]_i_3_n_12 ),
        .I4(\smax_fu_114[3]_i_2_n_12 ),
        .O(\indata_q0[10] [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAA65556565)) 
    \LARc_d0[5]_INST_0_i_6 
       (.I0(\LARc_d0[15]_INST_0_i_7_0 [5]),
        .I1(\smax_fu_114[3]_i_2_n_12 ),
        .I2(ram_reg_bram_0_0),
        .I3(\LARc_d0[3]_INST_0_i_5_n_12 ),
        .I4(\LARc_d0[15]_INST_0_i_7_0 [0]),
        .I5(ram_reg_bram_0_1),
        .O(\LARc_d0[5]_INST_0_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \LARc_d0[5]_INST_0_i_7 
       (.I0(\LARc_d0[4]_INST_0_i_1_n_12 ),
        .I1(\LARc_d0[2]_INST_0_i_1_n_12 ),
        .I2(\LARc_d0[0]_INST_0_i_1_n_12 ),
        .I3(\LARc_d0[1]_INST_0_i_2_n_12 ),
        .I4(\LARc_d0[3]_INST_0_i_1_n_12 ),
        .I5(LARc_q1[15]),
        .O(\LARc_d0[5]_INST_0_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h6AFFFFFF6A000000)) 
    \LARc_d0[6]_INST_0 
       (.I0(\LARc_d0[6]_INST_0_i_1_n_12 ),
        .I1(LARc_q1[15]),
        .I2(\LARc_d0[6]_INST_0_i_2_n_12 ),
        .I3(sum_fu_54_p2_carry__0[2]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(LARc_d0_6_sn_1),
        .O(LARc_d0[6]));
  LUT6 #(
    .INIT(64'h0060FF60006FFF6F)) 
    \LARc_d0[6]_INST_0_i_1 
       (.I0(ram_reg_bram_0_2),
        .I1(\LARc_d0[8]_INST_0_i_5_n_12 ),
        .I2(icmp_ln255_fu_201_p2),
        .I3(p_0_in),
        .I4(\indata_q0[10] [1]),
        .I5(ram_reg_bram_0_1),
        .O(\LARc_d0[6]_INST_0_i_1_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \LARc_d0[6]_INST_0_i_2 
       (.I0(\LARc_d0[6]_INST_0_i_5_n_12 ),
        .I1(\LARc_d0[3]_INST_0_i_1_n_12 ),
        .I2(\LARc_d0[1]_INST_0_i_2_n_12 ),
        .I3(\LARc_d0[0]_INST_0_i_1_n_12 ),
        .I4(\LARc_d0[2]_INST_0_i_1_n_12 ),
        .I5(\LARc_d0[4]_INST_0_i_1_n_12 ),
        .O(\LARc_d0[6]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFD00000000FDFFFF)) 
    \LARc_d0[6]_INST_0_i_4 
       (.I0(\smax_fu_114[6]_i_7_n_12 ),
        .I1(\smax_fu_114[6]_i_6_n_12 ),
        .I2(\smax_fu_114[6]_i_5_n_12 ),
        .I3(\LARc_d0[8]_INST_0_i_9_n_12 ),
        .I4(\smax_fu_114[6]_i_3_n_12 ),
        .I5(\LARc_d0[8]_INST_0_i_10_n_12 ),
        .O(ram_reg_bram_0_1));
  LUT6 #(
    .INIT(64'hFFFFA9FF0000A900)) 
    \LARc_d0[6]_INST_0_i_5 
       (.I0(\LARc_d0[15]_INST_0_i_7_0 [5]),
        .I1(\LARc_d0[4]_INST_0_i_4_n_12 ),
        .I2(ram_reg_bram_0_1),
        .I3(icmp_ln255_fu_201_p2),
        .I4(p_0_in),
        .I5(\LARc_d0[6]_INST_0_i_7_n_12 ),
        .O(\LARc_d0[6]_INST_0_i_5_n_12 ));
  LUT6 #(
    .INIT(64'h6F60FFFF6F606F60)) 
    \LARc_d0[6]_INST_0_i_7 
       (.I0(\smax_fu_114[6]_i_2_n_12 ),
        .I1(\LARc_d0[6]_INST_0_i_8_n_12 ),
        .I2(p_0_in),
        .I3(\smax_fu_114[3]_i_2_n_12 ),
        .I4(\LARc_d0[9]_INST_0_i_6_n_12 ),
        .I5(\smax_fu_114[6]_i_7_n_12 ),
        .O(\LARc_d0[6]_INST_0_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \LARc_d0[6]_INST_0_i_8 
       (.I0(\smax_fu_114[6]_i_9_n_12 ),
        .I1(\LARc_d0[4]_INST_0_i_9_n_12 ),
        .I2(\smax_fu_114[6]_i_8_n_12 ),
        .I3(\LARc_d0[8]_INST_0_i_10_n_12 ),
        .I4(\smax_fu_114[5]_i_3_n_12 ),
        .I5(\smax_fu_114[6]_i_3_n_12 ),
        .O(\LARc_d0[6]_INST_0_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h44F4F4F4F4444444)) 
    \LARc_d0[7]_INST_0 
       (.I0(LARc_d0_7_sn_1),
        .I1(\LARc_d0[13] [2]),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(\LARc_d0[7]_INST_0_i_2_n_12 ),
        .I4(LARc_q1[15]),
        .I5(\LARc_d0[7]_INST_0_i_3_n_12 ),
        .O(LARc_d0[7]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \LARc_d0[7]_INST_0_i_2 
       (.I0(\LARc_d0[6]_INST_0_i_1_n_12 ),
        .I1(\LARc_d0[6]_INST_0_i_2_n_12 ),
        .O(\LARc_d0[7]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFFFF65FF00006500)) 
    \LARc_d0[7]_INST_0_i_3 
       (.I0(\indata_q0[10] [1]),
        .I1(\LARc_d0[8]_INST_0_i_5_n_12 ),
        .I2(ram_reg_bram_0_2),
        .I3(icmp_ln255_fu_201_p2),
        .I4(p_0_in),
        .I5(\LARc_d0[7]_INST_0_i_4_n_12 ),
        .O(\LARc_d0[7]_INST_0_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \LARc_d0[7]_INST_0_i_4 
       (.I0(ram_reg_bram_0_3),
        .I1(p_0_in),
        .I2(\LARc_d0[15]_INST_0_i_7_0 [5]),
        .O(\LARc_d0[7]_INST_0_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h44F4F4F4F4444444)) 
    \LARc_d0[8]_INST_0 
       (.I0(LARc_d0_7_sn_1),
        .I1(\LARc_d0[13] [3]),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(\LARc_d0[8]_INST_0_i_2_n_12 ),
        .I4(LARc_q1[15]),
        .I5(\LARc_d0[8]_INST_0_i_3_n_12 ),
        .O(LARc_d0[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d0[8]_INST_0_i_10 
       (.I0(D[4]),
        .I1(sum_fu_54_p2_carry__0[1]),
        .I2(indata_q0[4]),
        .I3(sum_fu_54_p2_carry__0[0]),
        .I4(LARc_q1[4]),
        .O(\LARc_d0[8]_INST_0_i_10_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \LARc_d0[8]_INST_0_i_2 
       (.I0(\LARc_d0[7]_INST_0_i_3_n_12 ),
        .I1(\LARc_d0[6]_INST_0_i_2_n_12 ),
        .I2(\LARc_d0[6]_INST_0_i_1_n_12 ),
        .O(\LARc_d0[8]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA9A0000)) 
    \LARc_d0[8]_INST_0_i_3 
       (.I0(ram_reg_bram_0_3),
        .I1(\LARc_d0[8]_INST_0_i_5_n_12 ),
        .I2(ram_reg_bram_0_2),
        .I3(\LARc_d0[8]_INST_0_i_7_n_12 ),
        .I4(\LARc_d0[13]_INST_0_i_7_n_12 ),
        .I5(\LARc_d0[8]_INST_0_i_8_n_12 ),
        .O(\LARc_d0[8]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h0000BFBB00000000)) 
    \LARc_d0[8]_INST_0_i_5 
       (.I0(\smax_fu_114[3]_i_2_n_12 ),
        .I1(ram_reg_bram_0_0),
        .I2(\LARc_d0[3]_INST_0_i_5_n_12 ),
        .I3(\LARc_d0[15]_INST_0_i_7_0 [0]),
        .I4(ram_reg_bram_0_1),
        .I5(\LARc_d0[15]_INST_0_i_7_0 [5]),
        .O(\LARc_d0[8]_INST_0_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFD00000000FDFFFF)) 
    \LARc_d0[8]_INST_0_i_6 
       (.I0(\smax_fu_114[6]_i_7_n_12 ),
        .I1(\smax_fu_114[6]_i_6_n_12 ),
        .I2(\smax_fu_114[6]_i_5_n_12 ),
        .I3(\smax_fu_114[6]_i_4_n_12 ),
        .I4(\smax_fu_114[6]_i_3_n_12 ),
        .I5(\smax_fu_114[6]_i_2_n_12 ),
        .O(ram_reg_bram_0_2));
  LUT6 #(
    .INIT(64'h666666666666666A)) 
    \LARc_d0[8]_INST_0_i_7 
       (.I0(\LARc_d0[9]_INST_0_i_7_n_12 ),
        .I1(\smax_fu_114[6]_i_3_n_12 ),
        .I2(\smax_fu_114[6]_i_2_n_12 ),
        .I3(\LARc_d0[8]_INST_0_i_9_n_12 ),
        .I4(\LARc_d0[8]_INST_0_i_10_n_12 ),
        .I5(\smax_fu_114[5]_i_3_n_12 ),
        .O(\LARc_d0[8]_INST_0_i_7_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h5053)) 
    \LARc_d0[8]_INST_0_i_8 
       (.I0(ram_reg_bram_0_4),
        .I1(ram_reg_bram_0_2),
        .I2(p_0_in),
        .I3(icmp_ln255_fu_201_p2),
        .O(\LARc_d0[8]_INST_0_i_8_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \LARc_d0[8]_INST_0_i_9 
       (.I0(\smax_fu_114[6]_i_8_n_12 ),
        .I1(\LARc_d0[4]_INST_0_i_9_n_12 ),
        .I2(\LARc_d0[1]_INST_0_i_5_n_12 ),
        .I3(\LARc_d0[1]_INST_0_i_6_n_12 ),
        .O(\LARc_d0[8]_INST_0_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h44F4F4F4F4444444)) 
    \LARc_d0[9]_INST_0 
       (.I0(LARc_d0_7_sn_1),
        .I1(\LARc_d0[13] [4]),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(\LARc_d0[9]_INST_0_i_2_n_12 ),
        .I4(LARc_q1[15]),
        .I5(\LARc_d0[9]_INST_0_i_3_n_12 ),
        .O(LARc_d0[9]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \LARc_d0[9]_INST_0_i_2 
       (.I0(\LARc_d0[8]_INST_0_i_3_n_12 ),
        .I1(\LARc_d0[6]_INST_0_i_1_n_12 ),
        .I2(\LARc_d0[6]_INST_0_i_2_n_12 ),
        .I3(\LARc_d0[7]_INST_0_i_3_n_12 ),
        .O(\LARc_d0[9]_INST_0_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0090009FFF90FF9F)) 
    \LARc_d0[9]_INST_0_i_3 
       (.I0(ram_reg_bram_0_4),
        .I1(\LARc_d0[9]_INST_0_i_4_n_12 ),
        .I2(icmp_ln255_fu_201_p2),
        .I3(p_0_in),
        .I4(\indata_q0[10] [1]),
        .I5(\indata_q0[10]_0 ),
        .O(\LARc_d0[9]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h5555555501005555)) 
    \LARc_d0[9]_INST_0_i_4 
       (.I0(ram_reg_bram_0_3),
        .I1(\LARc_d0[4]_INST_0_i_4_n_12 ),
        .I2(ram_reg_bram_0_1),
        .I3(\LARc_d0[15]_INST_0_i_7_0 [5]),
        .I4(ram_reg_bram_0_2),
        .I5(\LARc_d0[8]_INST_0_i_7_n_12 ),
        .O(\LARc_d0[9]_INST_0_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hDDD00000000DDDDD)) 
    \LARc_d0[9]_INST_0_i_5 
       (.I0(\smax_fu_114[6]_i_7_n_12 ),
        .I1(\LARc_d0[9]_INST_0_i_6_n_12 ),
        .I2(\smax_fu_114[6]_i_4_n_12 ),
        .I3(\smax_fu_114[6]_i_2_n_12 ),
        .I4(\smax_fu_114[6]_i_3_n_12 ),
        .I5(\LARc_d0[9]_INST_0_i_7_n_12 ),
        .O(\indata_q0[10] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \LARc_d0[9]_INST_0_i_6 
       (.I0(\LARc_d0[9]_INST_0_i_8_n_12 ),
        .I1(\LARc_d0[15]_INST_0_i_20_n_12 ),
        .I2(\LARc_d0[11]_INST_0_i_6_n_12 ),
        .I3(\LARc_d0[15]_INST_0_i_18_n_12 ),
        .I4(\LARc_d0[11]_INST_0_i_7_n_12 ),
        .I5(\LARc_d0[11]_INST_0_i_8_n_12 ),
        .O(\LARc_d0[9]_INST_0_i_6_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \LARc_d0[9]_INST_0_i_7 
       (.I0(D[7]),
        .I1(sum_fu_54_p2_carry__0[1]),
        .I2(indata_q0[7]),
        .I3(sum_fu_54_p2_carry__0[0]),
        .I4(LARc_q1[7]),
        .O(\LARc_d0[9]_INST_0_i_7_n_12 ));
  LUT5 #(
    .INIT(32'hCACACFFF)) 
    \LARc_d0[9]_INST_0_i_8 
       (.I0(\LARc_d0[9]_INST_0_i_6_0 ),
        .I1(D[14]),
        .I2(sum_fu_54_p2_carry__0[1]),
        .I3(D[15]),
        .I4(\LARc_d0[9]_INST_0_i_6_1 ),
        .O(\LARc_d0[9]_INST_0_i_8_n_12 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln232_reg_846[3]_i_1 
       (.I0(\add_ln232_reg_846_reg[3] [3]),
        .I1(\add_ln232_reg_846_reg[3] [0]),
        .I2(\add_ln232_reg_846_reg[3] [1]),
        .I3(\add_ln232_reg_846_reg[3] [2]),
        .O(\m_reg_265_reg[3] ));
  LUT3 #(
    .INIT(8'hAB)) 
    icmp_ln208_fu_497_p2_carry_i_1
       (.I0(B[15]),
        .I1(indata_q0_15_sn_1),
        .I2(B[14]),
        .O(ram_reg_bram_0_6[7]));
  LUT4 #(
    .INIT(16'h0660)) 
    icmp_ln208_fu_497_p2_carry_i_10
       (.I0(ram_reg_bram_0_5),
        .I1(B[13]),
        .I2(indata_q0_11_sn_1),
        .I3(B[12]),
        .O(ram_reg_bram_0_7[6]));
  LUT4 #(
    .INIT(16'h0660)) 
    icmp_ln208_fu_497_p2_carry_i_11
       (.I0(\indata_q0[10] [2]),
        .I1(B[11]),
        .I2(\indata_q0[10]_0 ),
        .I3(B[10]),
        .O(ram_reg_bram_0_7[5]));
  LUT4 #(
    .INIT(16'h0660)) 
    icmp_ln208_fu_497_p2_carry_i_12
       (.I0(ram_reg_bram_0_4),
        .I1(B[9]),
        .I2(ram_reg_bram_0_3),
        .I3(B[8]),
        .O(ram_reg_bram_0_7[4]));
  LUT4 #(
    .INIT(16'h0660)) 
    icmp_ln208_fu_497_p2_carry_i_13
       (.I0(\indata_q0[10] [1]),
        .I1(B[7]),
        .I2(ram_reg_bram_0_2),
        .I3(B[6]),
        .O(ram_reg_bram_0_7[3]));
  LUT4 #(
    .INIT(16'h0990)) 
    icmp_ln208_fu_497_p2_carry_i_14
       (.I0(\LARc_d0[15]_INST_0_i_7_0 [5]),
        .I1(B[5]),
        .I2(ram_reg_bram_0_1),
        .I3(B[4]),
        .O(ram_reg_bram_0_7[2]));
  LUT4 #(
    .INIT(16'h0660)) 
    icmp_ln208_fu_497_p2_carry_i_15
       (.I0(\indata_q0[10] [0]),
        .I1(B[3]),
        .I2(ram_reg_bram_0_0),
        .I3(B[2]),
        .O(ram_reg_bram_0_7[1]));
  LUT4 #(
    .INIT(16'h6006)) 
    icmp_ln208_fu_497_p2_carry_i_16
       (.I0(\LARc_d0[3]_INST_0_i_5_n_12 ),
        .I1(B[1]),
        .I2(\LARc_d0[15]_INST_0_i_7_0 [0]),
        .I3(B[0]),
        .O(ram_reg_bram_0_7[0]));
  LUT4 #(
    .INIT(16'h1117)) 
    icmp_ln208_fu_497_p2_carry_i_2
       (.I0(B[13]),
        .I1(ram_reg_bram_0_5),
        .I2(B[12]),
        .I3(indata_q0_11_sn_1),
        .O(ram_reg_bram_0_6[6]));
  LUT4 #(
    .INIT(16'h1117)) 
    icmp_ln208_fu_497_p2_carry_i_3
       (.I0(B[11]),
        .I1(\indata_q0[10] [2]),
        .I2(B[10]),
        .I3(\indata_q0[10]_0 ),
        .O(ram_reg_bram_0_6[5]));
  LUT4 #(
    .INIT(16'h1117)) 
    icmp_ln208_fu_497_p2_carry_i_4
       (.I0(B[9]),
        .I1(ram_reg_bram_0_4),
        .I2(B[8]),
        .I3(ram_reg_bram_0_3),
        .O(ram_reg_bram_0_6[4]));
  LUT4 #(
    .INIT(16'h1117)) 
    icmp_ln208_fu_497_p2_carry_i_5
       (.I0(B[7]),
        .I1(\indata_q0[10] [1]),
        .I2(B[6]),
        .I3(ram_reg_bram_0_2),
        .O(ram_reg_bram_0_6[3]));
  LUT4 #(
    .INIT(16'h444D)) 
    icmp_ln208_fu_497_p2_carry_i_6
       (.I0(B[5]),
        .I1(\LARc_d0[15]_INST_0_i_7_0 [5]),
        .I2(B[4]),
        .I3(ram_reg_bram_0_1),
        .O(ram_reg_bram_0_6[2]));
  LUT4 #(
    .INIT(16'h1117)) 
    icmp_ln208_fu_497_p2_carry_i_7
       (.I0(B[3]),
        .I1(\indata_q0[10] [0]),
        .I2(B[2]),
        .I3(ram_reg_bram_0_0),
        .O(ram_reg_bram_0_6[1]));
  LUT4 #(
    .INIT(16'h1171)) 
    icmp_ln208_fu_497_p2_carry_i_8
       (.I0(B[1]),
        .I1(\LARc_d0[3]_INST_0_i_5_n_12 ),
        .I2(\LARc_d0[15]_INST_0_i_7_0 [0]),
        .I3(B[0]),
        .O(ram_reg_bram_0_6[0]));
  LUT3 #(
    .INIT(8'h06)) 
    icmp_ln208_fu_497_p2_carry_i_9
       (.I0(indata_q0_15_sn_1),
        .I1(B[14]),
        .I2(B[15]),
        .O(ram_reg_bram_0_7[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \idx47_fu_118[3]_i_1 
       (.I0(CO),
        .I1(Q[2]),
        .O(SR));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "inst/grp_Reflection_coefficients_fu_111/P_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,P_address1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,P_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(DINADIN),
        .DINBDIN(ram_reg_bram_0_8),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(D),
        .DOUTBDOUT(B),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(P_ce1),
        .ENBWREN(P_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,Q[0],Q[0]}));
  LUT4 #(
    .INIT(16'h4474)) 
    ram_reg_bram_0_i_10__0
       (.I0(\add_ln232_reg_846_reg[3] [0]),
        .I1(Q[4]),
        .I2(ram_reg_bram_0_10[0]),
        .I3(Q[1]),
        .O(P_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_bram_0_i_2__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[4]),
        .O(P_ce0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_3__0
       (.I0(Q[5]),
        .I1(ram_reg_bram_0_11),
        .O(P_address1[3]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_4__0
       (.I0(Q[5]),
        .I1(ram_reg_bram_0_12),
        .O(P_address1[2]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_5__0
       (.I0(Q[5]),
        .I1(ram_reg_bram_0_13),
        .O(P_address1[1]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    ram_reg_bram_0_i_6__0
       (.I0(ram_reg_bram_0_9),
        .I1(Q[5]),
        .I2(Q[3]),
        .O(P_address1[0]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    ram_reg_bram_0_i_7__0
       (.I0(\m_reg_265_reg[3] ),
        .I1(Q[4]),
        .I2(ram_reg_bram_0_10[3]),
        .I3(Q[1]),
        .O(P_address0[3]));
  LUT6 #(
    .INIT(64'h6A006A006AFF6A00)) 
    ram_reg_bram_0_i_8__0
       (.I0(\add_ln232_reg_846_reg[3] [2]),
        .I1(\add_ln232_reg_846_reg[3] [1]),
        .I2(\add_ln232_reg_846_reg[3] [0]),
        .I3(Q[4]),
        .I4(ram_reg_bram_0_10[2]),
        .I5(Q[1]),
        .O(P_address0[2]));
  LUT5 #(
    .INIT(32'h60606F60)) 
    ram_reg_bram_0_i_9__0
       (.I0(\add_ln232_reg_846_reg[3] [0]),
        .I1(\add_ln232_reg_846_reg[3] [1]),
        .I2(Q[4]),
        .I3(ram_reg_bram_0_10[1]),
        .I4(Q[1]),
        .O(P_address0[1]));
  LUT5 #(
    .INIT(32'hAAAEAAAA)) 
    \smax_fu_114[0]_i_1 
       (.I0(\LARc_d0[1]_INST_0_i_5_n_12 ),
        .I1(\smax_fu_114[6]_i_3_n_12 ),
        .I2(\smax_fu_114[6]_i_5_n_12 ),
        .I3(\smax_fu_114[6]_i_6_n_12 ),
        .I4(\smax_fu_114[6]_i_7_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_7_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \smax_fu_114[10]_i_1 
       (.I0(\indata_q0[10]_0 ),
        .O(\LARc_d0[15]_INST_0_i_7_0 [10]));
  LUT1 #(
    .INIT(2'h1)) 
    \smax_fu_114[11]_i_1 
       (.I0(\indata_q0[10] [2]),
        .O(\LARc_d0[15]_INST_0_i_7_0 [11]));
  LUT1 #(
    .INIT(2'h1)) 
    \smax_fu_114[12]_i_1 
       (.I0(indata_q0_11_sn_1),
        .O(\LARc_d0[15]_INST_0_i_7_0 [12]));
  LUT1 #(
    .INIT(2'h1)) 
    \smax_fu_114[13]_i_1 
       (.I0(ram_reg_bram_0_5),
        .O(\LARc_d0[15]_INST_0_i_7_0 [13]));
  LUT4 #(
    .INIT(16'h022F)) 
    \smax_fu_114[14]_i_12 
       (.I0(\LARc_d0[15]_INST_0_i_7_0 [0]),
        .I1(\smax_fu_114_reg[14]_i_4 [0]),
        .I2(\LARc_d0[3]_INST_0_i_5_n_12 ),
        .I3(\smax_fu_114_reg[14]_i_4 [1]),
        .O(DI));
  LUT4 #(
    .INIT(16'h0660)) 
    \smax_fu_114[14]_i_14 
       (.I0(indata_q0_11_sn_1),
        .I1(\smax_fu_114_reg[14]_i_4 [12]),
        .I2(ram_reg_bram_0_5),
        .I3(\smax_fu_114_reg[14]_i_4 [13]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h0660)) 
    \smax_fu_114[14]_i_15 
       (.I0(\indata_q0[10]_0 ),
        .I1(\smax_fu_114_reg[14]_i_4 [10]),
        .I2(\indata_q0[10] [2]),
        .I3(\smax_fu_114_reg[14]_i_4 [11]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'h0660)) 
    \smax_fu_114[14]_i_16 
       (.I0(ram_reg_bram_0_3),
        .I1(\smax_fu_114_reg[14]_i_4 [8]),
        .I2(ram_reg_bram_0_4),
        .I3(\smax_fu_114_reg[14]_i_4 [9]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h0660)) 
    \smax_fu_114[14]_i_17 
       (.I0(ram_reg_bram_0_2),
        .I1(\smax_fu_114_reg[14]_i_4 [6]),
        .I2(\indata_q0[10] [1]),
        .I3(\smax_fu_114_reg[14]_i_4 [7]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h6006)) 
    \smax_fu_114[14]_i_18 
       (.I0(ram_reg_bram_0_1),
        .I1(\smax_fu_114_reg[14]_i_4 [4]),
        .I2(\LARc_d0[15]_INST_0_i_7_0 [5]),
        .I3(\smax_fu_114_reg[14]_i_4 [5]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h0660)) 
    \smax_fu_114[14]_i_19 
       (.I0(ram_reg_bram_0_0),
        .I1(\smax_fu_114_reg[14]_i_4 [2]),
        .I2(\indata_q0[10] [0]),
        .I3(\smax_fu_114_reg[14]_i_4 [3]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h0990)) 
    \smax_fu_114[14]_i_20 
       (.I0(\LARc_d0[15]_INST_0_i_7_0 [0]),
        .I1(\smax_fu_114_reg[14]_i_4 [0]),
        .I2(\LARc_d0[3]_INST_0_i_5_n_12 ),
        .I3(\smax_fu_114_reg[14]_i_4 [1]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \smax_fu_114[14]_i_3 
       (.I0(indata_q0_15_sn_1),
        .O(\LARc_d0[15]_INST_0_i_7_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \smax_fu_114[1]_i_1 
       (.I0(\LARc_d0[3]_INST_0_i_5_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_7_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \smax_fu_114[2]_i_1 
       (.I0(ram_reg_bram_0_0),
        .O(\LARc_d0[15]_INST_0_i_7_0 [2]));
  LUT5 #(
    .INIT(32'hAAAEAAAA)) 
    \smax_fu_114[3]_i_1 
       (.I0(\smax_fu_114[3]_i_2_n_12 ),
        .I1(\smax_fu_114[6]_i_3_n_12 ),
        .I2(\smax_fu_114[6]_i_5_n_12 ),
        .I3(\smax_fu_114[6]_i_6_n_12 ),
        .I4(\smax_fu_114[6]_i_7_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_7_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h6666666A)) 
    \smax_fu_114[3]_i_2 
       (.I0(\smax_fu_114[6]_i_8_n_12 ),
        .I1(\smax_fu_114[6]_i_3_n_12 ),
        .I2(\LARc_d0[1]_INST_0_i_6_n_12 ),
        .I3(\LARc_d0[1]_INST_0_i_5_n_12 ),
        .I4(\LARc_d0[4]_INST_0_i_9_n_12 ),
        .O(\smax_fu_114[3]_i_2_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \smax_fu_114[4]_i_1 
       (.I0(ram_reg_bram_0_1),
        .O(\LARc_d0[15]_INST_0_i_7_0 [4]));
  LUT6 #(
    .INIT(64'h10FFFFFFFF100000)) 
    \smax_fu_114[5]_i_1 
       (.I0(\smax_fu_114[6]_i_5_n_12 ),
        .I1(\smax_fu_114[6]_i_6_n_12 ),
        .I2(\smax_fu_114[6]_i_7_n_12 ),
        .I3(\smax_fu_114[5]_i_2_n_12 ),
        .I4(\smax_fu_114[6]_i_3_n_12 ),
        .I5(\smax_fu_114[5]_i_3_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_7_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \smax_fu_114[5]_i_2 
       (.I0(\LARc_d0[1]_INST_0_i_6_n_12 ),
        .I1(\LARc_d0[1]_INST_0_i_5_n_12 ),
        .I2(\LARc_d0[4]_INST_0_i_9_n_12 ),
        .I3(\smax_fu_114[6]_i_8_n_12 ),
        .I4(\LARc_d0[8]_INST_0_i_10_n_12 ),
        .O(\smax_fu_114[5]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \smax_fu_114[5]_i_3 
       (.I0(D[5]),
        .I1(sum_fu_54_p2_carry__0[1]),
        .I2(indata_q0[5]),
        .I3(sum_fu_54_p2_carry__0[0]),
        .I4(LARc_q1[5]),
        .O(\smax_fu_114[5]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h6A6A6AEE6A6A6A6A)) 
    \smax_fu_114[6]_i_1 
       (.I0(\smax_fu_114[6]_i_2_n_12 ),
        .I1(\smax_fu_114[6]_i_3_n_12 ),
        .I2(\smax_fu_114[6]_i_4_n_12 ),
        .I3(\smax_fu_114[6]_i_5_n_12 ),
        .I4(\smax_fu_114[6]_i_6_n_12 ),
        .I5(\smax_fu_114[6]_i_7_n_12 ),
        .O(\LARc_d0[15]_INST_0_i_7_0 [6]));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \smax_fu_114[6]_i_10 
       (.I0(\smax_fu_114[6]_i_7_0 ),
        .I1(D[7]),
        .I2(\smax_fu_114[6]_i_7_1 ),
        .I3(sum_fu_54_p2_carry__0[1]),
        .I4(D[6]),
        .O(\smax_fu_114[6]_i_10_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \smax_fu_114[6]_i_2 
       (.I0(D[6]),
        .I1(sum_fu_54_p2_carry__0[1]),
        .I2(indata_q0[6]),
        .I3(sum_fu_54_p2_carry__0[0]),
        .I4(LARc_q1[6]),
        .O(\smax_fu_114[6]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \smax_fu_114[6]_i_3 
       (.I0(indata_q0[15]),
        .I1(sum_fu_54_p2_carry__0[0]),
        .I2(LARc_q1[15]),
        .I3(D[15]),
        .I4(sum_fu_54_p2_carry__0[1]),
        .O(\smax_fu_114[6]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \smax_fu_114[6]_i_4 
       (.I0(\smax_fu_114[5]_i_3_n_12 ),
        .I1(\LARc_d0[8]_INST_0_i_10_n_12 ),
        .I2(\smax_fu_114[6]_i_8_n_12 ),
        .I3(\LARc_d0[4]_INST_0_i_9_n_12 ),
        .I4(\LARc_d0[1]_INST_0_i_5_n_12 ),
        .I5(\LARc_d0[1]_INST_0_i_6_n_12 ),
        .O(\smax_fu_114[6]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \smax_fu_114[6]_i_5 
       (.I0(D[14]),
        .I1(sum_fu_54_p2_carry__0[1]),
        .I2(indata_q0[14]),
        .I3(sum_fu_54_p2_carry__0[0]),
        .I4(LARc_q1[14]),
        .O(\smax_fu_114[6]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \smax_fu_114[6]_i_6 
       (.I0(\LARc_d0[15]_INST_0_i_16_n_12 ),
        .I1(\LARc_d0[15]_INST_0_i_17_n_12 ),
        .I2(\LARc_d0[11]_INST_0_i_7_n_12 ),
        .I3(\LARc_d0[15]_INST_0_i_18_n_12 ),
        .I4(\LARc_d0[11]_INST_0_i_6_n_12 ),
        .I5(\LARc_d0[15]_INST_0_i_20_n_12 ),
        .O(\smax_fu_114[6]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \smax_fu_114[6]_i_7 
       (.I0(\smax_fu_114[6]_i_9_n_12 ),
        .I1(\LARc_d0[4]_INST_0_i_9_n_12 ),
        .I2(\smax_fu_114[6]_i_8_n_12 ),
        .I3(\smax_fu_114[6]_i_10_n_12 ),
        .I4(\smax_fu_114[5]_i_3_n_12 ),
        .I5(\LARc_d0[8]_INST_0_i_10_n_12 ),
        .O(\smax_fu_114[6]_i_7_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \smax_fu_114[6]_i_8 
       (.I0(D[3]),
        .I1(sum_fu_54_p2_carry__0[1]),
        .I2(indata_q0[3]),
        .I3(sum_fu_54_p2_carry__0[0]),
        .I4(LARc_q1[3]),
        .O(\smax_fu_114[6]_i_8_n_12 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \smax_fu_114[6]_i_9 
       (.I0(\LARc_d0[6]_INST_0_i_8_0 ),
        .I1(D[0]),
        .I2(\LARc_d0[6]_INST_0_i_8_1 ),
        .I3(sum_fu_54_p2_carry__0[1]),
        .I4(D[1]),
        .O(\smax_fu_114[6]_i_9_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \smax_fu_114[7]_i_1 
       (.I0(\indata_q0[10] [1]),
        .O(\LARc_d0[15]_INST_0_i_7_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \smax_fu_114[8]_i_1 
       (.I0(ram_reg_bram_0_3),
        .O(\LARc_d0[15]_INST_0_i_7_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \smax_fu_114[9]_i_1 
       (.I0(ram_reg_bram_0_4),
        .O(\LARc_d0[15]_INST_0_i_7_0 [9]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    sum_fu_54_p2_carry__0_i_10
       (.I0(sum_fu_54_p2_carry__0_0[6]),
        .I1(sum_fu_54_p2_carry__0_2[6]),
        .I2(Q[5]),
        .I3(sum_fu_54_p2_carry__0_1[6]),
        .I4(sum_fu_54_p2_carry__0[3]),
        .I5(P[6]),
        .O(\P_load_1_reg_862_reg[15] [6]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    sum_fu_54_p2_carry__0_i_11
       (.I0(sum_fu_54_p2_carry__0_0[5]),
        .I1(sum_fu_54_p2_carry__0_2[5]),
        .I2(Q[5]),
        .I3(sum_fu_54_p2_carry__0_1[5]),
        .I4(sum_fu_54_p2_carry__0[3]),
        .I5(P[5]),
        .O(\P_load_1_reg_862_reg[15] [5]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    sum_fu_54_p2_carry__0_i_12
       (.I0(sum_fu_54_p2_carry__0_0[4]),
        .I1(sum_fu_54_p2_carry__0_2[4]),
        .I2(Q[5]),
        .I3(sum_fu_54_p2_carry__0_1[4]),
        .I4(sum_fu_54_p2_carry__0[3]),
        .I5(P[4]),
        .O(\P_load_1_reg_862_reg[15] [4]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    sum_fu_54_p2_carry__0_i_13
       (.I0(sum_fu_54_p2_carry__0_0[3]),
        .I1(sum_fu_54_p2_carry__0_2[3]),
        .I2(Q[5]),
        .I3(sum_fu_54_p2_carry__0_1[3]),
        .I4(sum_fu_54_p2_carry__0[3]),
        .I5(P[3]),
        .O(\P_load_1_reg_862_reg[15] [3]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    sum_fu_54_p2_carry__0_i_14
       (.I0(sum_fu_54_p2_carry__0_0[2]),
        .I1(sum_fu_54_p2_carry__0_2[2]),
        .I2(Q[5]),
        .I3(sum_fu_54_p2_carry__0_1[2]),
        .I4(sum_fu_54_p2_carry__0[3]),
        .I5(P[2]),
        .O(\P_load_1_reg_862_reg[15] [2]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    sum_fu_54_p2_carry__0_i_15
       (.I0(sum_fu_54_p2_carry__0_0[1]),
        .I1(sum_fu_54_p2_carry__0_2[1]),
        .I2(Q[5]),
        .I3(sum_fu_54_p2_carry__0_1[1]),
        .I4(sum_fu_54_p2_carry__0[3]),
        .I5(P[1]),
        .O(\P_load_1_reg_862_reg[15] [1]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    sum_fu_54_p2_carry__0_i_16
       (.I0(sum_fu_54_p2_carry__0_0[0]),
        .I1(sum_fu_54_p2_carry__0_2[0]),
        .I2(Q[5]),
        .I3(sum_fu_54_p2_carry__0_1[0]),
        .I4(sum_fu_54_p2_carry__0[3]),
        .I5(P[0]),
        .O(\P_load_1_reg_862_reg[15] [0]));
  LUT6 #(
    .INIT(64'hAAAA99A5555599A5)) 
    sum_fu_54_p2_carry__0_i_9
       (.I0(sum_fu_54_p2_carry__0_0[7]),
        .I1(sum_fu_54_p2_carry__0_1[7]),
        .I2(sum_fu_54_p2_carry__0_2[7]),
        .I3(Q[5]),
        .I4(sum_fu_54_p2_carry__0[3]),
        .I5(P[7]),
        .O(\P_load_1_reg_862_reg[15] [7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1
   (P,
    CEB2,
    CEA1,
    ap_clk,
    D,
    indata_q0,
    B);
  output [32:0]P;
  input CEB2;
  input CEA1;
  input ap_clk;
  input [15:0]D;
  input [15:0]indata_q0;
  input [15:0]B;

  wire [15:0]B;
  wire CEA1;
  wire CEB2;
  wire [15:0]D;
  wire [32:0]P;
  wire ap_clk;
  wire [15:0]indata_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_31 Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U
       (.B(B),
        .CEA1(CEA1),
        .CEB2(CEB2),
        .D(D),
        .P(P),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_7
   (P,
    DI,
    CEA1,
    Q,
    ap_clk,
    indata_q1,
    DSP_PREADD_INST,
    A,
    \empty_68_fu_142_reg[39] ,
    \empty_68_fu_142_reg[39]_0 ,
    \empty_68_fu_142_reg[39]_1 ,
    \empty_68_fu_142_reg[39]_2 );
  output [32:0]P;
  output [0:0]DI;
  input CEA1;
  input [0:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [15:0]DSP_PREADD_INST;
  input [15:0]A;
  input \empty_68_fu_142_reg[39] ;
  input [0:0]\empty_68_fu_142_reg[39]_0 ;
  input [0:0]\empty_68_fu_142_reg[39]_1 ;
  input [0:0]\empty_68_fu_142_reg[39]_2 ;

  wire [15:0]A;
  wire CEA1;
  wire [0:0]DI;
  wire [15:0]DSP_PREADD_INST;
  wire [32:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire \empty_68_fu_142_reg[39] ;
  wire [0:0]\empty_68_fu_142_reg[39]_0 ;
  wire [0:0]\empty_68_fu_142_reg[39]_1 ;
  wire [0:0]\empty_68_fu_142_reg[39]_2 ;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2 Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U
       (.A(A),
        .CEA1(CEA1),
        .DI(DI),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .\empty_68_fu_142_reg[39] (\empty_68_fu_142_reg[39] ),
        .\empty_68_fu_142_reg[39]_0 (\empty_68_fu_142_reg[39]_0 ),
        .\empty_68_fu_142_reg[39]_1 (\empty_68_fu_142_reg[39]_1 ),
        .\empty_68_fu_142_reg[39]_2 (\empty_68_fu_142_reg[39]_2 ),
        .indata_q1(indata_q1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2
   (P,
    DI,
    CEA1,
    Q,
    ap_clk,
    indata_q1,
    DSP_PREADD_INST,
    A,
    \empty_68_fu_142_reg[39] ,
    \empty_68_fu_142_reg[39]_0 ,
    \empty_68_fu_142_reg[39]_1 ,
    \empty_68_fu_142_reg[39]_2 );
  output [32:0]P;
  output [0:0]DI;
  input CEA1;
  input [0:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [15:0]DSP_PREADD_INST;
  input [15:0]A;
  input \empty_68_fu_142_reg[39] ;
  input [0:0]\empty_68_fu_142_reg[39]_0 ;
  input [0:0]\empty_68_fu_142_reg[39]_1 ;
  input [0:0]\empty_68_fu_142_reg[39]_2 ;

  wire [15:0]A;
  wire CEA1;
  wire [0:0]DI;
  wire [15:0]DSP_PREADD_INST;
  wire [32:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire \empty_68_fu_142_reg[39] ;
  wire [0:0]\empty_68_fu_142_reg[39]_0 ;
  wire [0:0]\empty_68_fu_142_reg[39]_1 ;
  wire [0:0]\empty_68_fu_142_reg[39]_2 ;
  wire [15:0]indata_q1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'h8D2772D8)) 
    \empty_68_fu_142[39]_i_8 
       (.I0(\empty_68_fu_142_reg[39] ),
        .I1(P[32]),
        .I2(\empty_68_fu_142_reg[39]_0 ),
        .I3(\empty_68_fu_142_reg[39]_1 ),
        .I4(\empty_68_fu_142_reg[39]_2 ),
        .O(DI));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(Q),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(Q),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_31
   (P,
    CEB2,
    CEA1,
    ap_clk,
    D,
    indata_q0,
    B);
  output [32:0]P;
  input CEB2;
  input CEA1;
  input ap_clk;
  input [15:0]D;
  input [15:0]indata_q0;
  input [15:0]B;

  wire [15:0]B;
  wire CEA1;
  wire CEB2;
  wire [15:0]D;
  wire [32:0]P;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({D[15],D[15],D}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(CEA1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1
   (P,
    Q,
    ap_clk,
    indata_q1,
    indata_q0,
    CEA1,
    A);
  output [32:0]P;
  input [1:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [15:0]indata_q0;
  input CEA1;
  input [15:0]A;

  wire [15:0]A;
  wire CEA1;
  wire [32:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_30 Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U
       (.A(A),
        .CEA1(CEA1),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_8
   (P,
    CEA1,
    Q,
    ap_clk,
    indata_q0,
    A,
    indata_q1);
  output [32:0]P;
  input CEA1;
  input [2:0]Q;
  input ap_clk;
  input [15:0]indata_q0;
  input [15:0]A;
  input [15:0]indata_q1;

  wire [15:0]A;
  wire CEA1;
  wire [32:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1 Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U
       (.A(A),
        .CEA1(CEA1),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1
   (P,
    CEA1,
    Q,
    ap_clk,
    indata_q0,
    A,
    indata_q1);
  output [32:0]P;
  input CEA1;
  input [2:0]Q;
  input ap_clk;
  input [15:0]indata_q0;
  input [15:0]A;
  input [15:0]indata_q1;

  wire [15:0]A;
  wire CEA1;
  wire [32:0]P;
  wire [2:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire m_reg_reg_n_165;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q0[15],indata_q0[15],indata_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA1),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(Q[2]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_30
   (P,
    Q,
    ap_clk,
    indata_q1,
    indata_q0,
    CEA1,
    A);
  output [32:0]P;
  input [1:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [15:0]indata_q0;
  input CEA1;
  input [15:0]A;

  wire [15:0]A;
  wire CEA1;
  wire [32:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire m_reg_reg_n_165;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A[15],A[15],A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_PREADD_INST,
    indata_q0,
    DSP_ALU_INST_0);
  output [33:0]P;
  input [1:0]Q;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_PREADD_INST;
  input [15:0]indata_q0;
  input [32:0]DSP_ALU_INST_0;

  wire [15:0]DSP_ALU_INST;
  wire [32:0]DSP_ALU_INST_0;
  wire [15:0]DSP_PREADD_INST;
  wire [33:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_29 Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_PREADD_INST(DSP_PREADD_INST),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_10
   (P,
    DI,
    \ap_CS_fsm_reg[15]_rep__5 ,
    \ap_CS_fsm_reg[15]_rep__4 ,
    \ap_CS_fsm_reg[15]_rep__4_0 ,
    \ap_CS_fsm_reg[15]_rep__4_1 ,
    \ap_CS_fsm_reg[15]_rep__4_2 ,
    \ap_CS_fsm_reg[15]_rep__4_3 ,
    \ap_CS_fsm_reg[15]_rep__4_4 ,
    \ap_CS_fsm_reg[15]_rep__4_5 ,
    \ap_CS_fsm_reg[15]_rep__5_0 ,
    \ap_CS_fsm_reg[15]_rep__5_1 ,
    \ap_CS_fsm_reg[15]_rep__5_2 ,
    \ap_CS_fsm_reg[15]_rep__5_3 ,
    \ap_CS_fsm_reg[15]_rep__5_4 ,
    \ap_CS_fsm_reg[15]_rep__5_5 ,
    \ap_CS_fsm_reg[15]_rep__5_6 ,
    \ap_CS_fsm_reg[15]_rep__5_7 ,
    \ap_CS_fsm_reg[15]_rep__5_8 ,
    \ap_CS_fsm_reg[15]_rep__5_9 ,
    \ap_CS_fsm_reg[15]_rep__5_10 ,
    \ap_CS_fsm_reg[15]_rep__5_11 ,
    \ap_CS_fsm_reg[15]_rep__5_12 ,
    \ap_CS_fsm_reg[15]_rep__5_13 ,
    \ap_CS_fsm_reg[15]_rep__5_14 ,
    \ap_CS_fsm_reg[15]_rep__5_15 ,
    \ap_CS_fsm_reg[15]_rep__5_16 ,
    \ap_CS_fsm_reg[15]_rep__5_17 ,
    \ap_CS_fsm_reg[15]_rep__5_18 ,
    \ap_CS_fsm_reg[15]_rep__5_19 ,
    \ap_CS_fsm_reg[15]_rep__5_20 ,
    \ap_CS_fsm_reg[15]_rep__5_21 ,
    \ap_CS_fsm_reg[15]_rep__5_22 ,
    \ap_CS_fsm_reg[15]_rep__5_23 ,
    \ap_CS_fsm_reg[15]_rep__6 ,
    S,
    \ap_CS_fsm_reg[15]_rep__6_0 ,
    Q,
    CEA1,
    ap_clk,
    DSP_ALU_INST,
    D,
    indata_q1,
    DSP_ALU_INST_0,
    \empty_70_fu_150_reg[39] ,
    \empty_70_fu_150_reg[39]_0 ,
    \empty_70_fu_150_reg[39]_1 ,
    \empty_70_fu_150_reg[39]_2 ,
    \empty_70_fu_150_reg[39]_3 ,
    \empty_70_fu_150_reg[39]_4 ,
    \empty_70_fu_150_reg[7] ,
    \empty_70_fu_150_reg[39]_5 );
  output [32:0]P;
  output [1:0]DI;
  output \ap_CS_fsm_reg[15]_rep__5 ;
  output \ap_CS_fsm_reg[15]_rep__4 ;
  output \ap_CS_fsm_reg[15]_rep__4_0 ;
  output \ap_CS_fsm_reg[15]_rep__4_1 ;
  output \ap_CS_fsm_reg[15]_rep__4_2 ;
  output \ap_CS_fsm_reg[15]_rep__4_3 ;
  output \ap_CS_fsm_reg[15]_rep__4_4 ;
  output \ap_CS_fsm_reg[15]_rep__4_5 ;
  output \ap_CS_fsm_reg[15]_rep__5_0 ;
  output \ap_CS_fsm_reg[15]_rep__5_1 ;
  output \ap_CS_fsm_reg[15]_rep__5_2 ;
  output \ap_CS_fsm_reg[15]_rep__5_3 ;
  output \ap_CS_fsm_reg[15]_rep__5_4 ;
  output \ap_CS_fsm_reg[15]_rep__5_5 ;
  output \ap_CS_fsm_reg[15]_rep__5_6 ;
  output \ap_CS_fsm_reg[15]_rep__5_7 ;
  output \ap_CS_fsm_reg[15]_rep__5_8 ;
  output \ap_CS_fsm_reg[15]_rep__5_9 ;
  output \ap_CS_fsm_reg[15]_rep__5_10 ;
  output \ap_CS_fsm_reg[15]_rep__5_11 ;
  output \ap_CS_fsm_reg[15]_rep__5_12 ;
  output \ap_CS_fsm_reg[15]_rep__5_13 ;
  output \ap_CS_fsm_reg[15]_rep__5_14 ;
  output \ap_CS_fsm_reg[15]_rep__5_15 ;
  output \ap_CS_fsm_reg[15]_rep__5_16 ;
  output \ap_CS_fsm_reg[15]_rep__5_17 ;
  output \ap_CS_fsm_reg[15]_rep__5_18 ;
  output \ap_CS_fsm_reg[15]_rep__5_19 ;
  output \ap_CS_fsm_reg[15]_rep__5_20 ;
  output \ap_CS_fsm_reg[15]_rep__5_21 ;
  output \ap_CS_fsm_reg[15]_rep__5_22 ;
  output \ap_CS_fsm_reg[15]_rep__5_23 ;
  output \ap_CS_fsm_reg[15]_rep__6 ;
  output [0:0]S;
  output [1:0]\ap_CS_fsm_reg[15]_rep__6_0 ;
  input [0:0]Q;
  input CEA1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]D;
  input [15:0]indata_q1;
  input [32:0]DSP_ALU_INST_0;
  input [31:0]\empty_70_fu_150_reg[39] ;
  input [4:0]\empty_70_fu_150_reg[39]_0 ;
  input [4:0]\empty_70_fu_150_reg[39]_1 ;
  input [1:0]\empty_70_fu_150_reg[39]_2 ;
  input \empty_70_fu_150_reg[39]_3 ;
  input \empty_70_fu_150_reg[39]_4 ;
  input \empty_70_fu_150_reg[7] ;
  input \empty_70_fu_150_reg[39]_5 ;

  wire CEA1;
  wire [15:0]D;
  wire [1:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [32:0]DSP_ALU_INST_0;
  wire [32:0]P;
  wire [0:0]Q;
  wire [0:0]S;
  wire \ap_CS_fsm_reg[15]_rep__4 ;
  wire \ap_CS_fsm_reg[15]_rep__4_0 ;
  wire \ap_CS_fsm_reg[15]_rep__4_1 ;
  wire \ap_CS_fsm_reg[15]_rep__4_2 ;
  wire \ap_CS_fsm_reg[15]_rep__4_3 ;
  wire \ap_CS_fsm_reg[15]_rep__4_4 ;
  wire \ap_CS_fsm_reg[15]_rep__4_5 ;
  wire \ap_CS_fsm_reg[15]_rep__5 ;
  wire \ap_CS_fsm_reg[15]_rep__5_0 ;
  wire \ap_CS_fsm_reg[15]_rep__5_1 ;
  wire \ap_CS_fsm_reg[15]_rep__5_10 ;
  wire \ap_CS_fsm_reg[15]_rep__5_11 ;
  wire \ap_CS_fsm_reg[15]_rep__5_12 ;
  wire \ap_CS_fsm_reg[15]_rep__5_13 ;
  wire \ap_CS_fsm_reg[15]_rep__5_14 ;
  wire \ap_CS_fsm_reg[15]_rep__5_15 ;
  wire \ap_CS_fsm_reg[15]_rep__5_16 ;
  wire \ap_CS_fsm_reg[15]_rep__5_17 ;
  wire \ap_CS_fsm_reg[15]_rep__5_18 ;
  wire \ap_CS_fsm_reg[15]_rep__5_19 ;
  wire \ap_CS_fsm_reg[15]_rep__5_2 ;
  wire \ap_CS_fsm_reg[15]_rep__5_20 ;
  wire \ap_CS_fsm_reg[15]_rep__5_21 ;
  wire \ap_CS_fsm_reg[15]_rep__5_22 ;
  wire \ap_CS_fsm_reg[15]_rep__5_23 ;
  wire \ap_CS_fsm_reg[15]_rep__5_3 ;
  wire \ap_CS_fsm_reg[15]_rep__5_4 ;
  wire \ap_CS_fsm_reg[15]_rep__5_5 ;
  wire \ap_CS_fsm_reg[15]_rep__5_6 ;
  wire \ap_CS_fsm_reg[15]_rep__5_7 ;
  wire \ap_CS_fsm_reg[15]_rep__5_8 ;
  wire \ap_CS_fsm_reg[15]_rep__5_9 ;
  wire \ap_CS_fsm_reg[15]_rep__6 ;
  wire [1:0]\ap_CS_fsm_reg[15]_rep__6_0 ;
  wire ap_clk;
  wire [31:0]\empty_70_fu_150_reg[39] ;
  wire [4:0]\empty_70_fu_150_reg[39]_0 ;
  wire [4:0]\empty_70_fu_150_reg[39]_1 ;
  wire [1:0]\empty_70_fu_150_reg[39]_2 ;
  wire \empty_70_fu_150_reg[39]_3 ;
  wire \empty_70_fu_150_reg[39]_4 ;
  wire \empty_70_fu_150_reg[39]_5 ;
  wire \empty_70_fu_150_reg[7] ;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5 Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U
       (.CEA1(CEA1),
        .D(D),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .Q(Q),
        .S(S),
        .\ap_CS_fsm_reg[15]_rep__4 (\ap_CS_fsm_reg[15]_rep__4 ),
        .\ap_CS_fsm_reg[15]_rep__4_0 (\ap_CS_fsm_reg[15]_rep__4_0 ),
        .\ap_CS_fsm_reg[15]_rep__4_1 (\ap_CS_fsm_reg[15]_rep__4_1 ),
        .\ap_CS_fsm_reg[15]_rep__4_2 (\ap_CS_fsm_reg[15]_rep__4_2 ),
        .\ap_CS_fsm_reg[15]_rep__4_3 (\ap_CS_fsm_reg[15]_rep__4_3 ),
        .\ap_CS_fsm_reg[15]_rep__4_4 (\ap_CS_fsm_reg[15]_rep__4_4 ),
        .\ap_CS_fsm_reg[15]_rep__4_5 (\ap_CS_fsm_reg[15]_rep__4_5 ),
        .\ap_CS_fsm_reg[15]_rep__5 (\ap_CS_fsm_reg[15]_rep__5 ),
        .\ap_CS_fsm_reg[15]_rep__5_0 (\ap_CS_fsm_reg[15]_rep__5_0 ),
        .\ap_CS_fsm_reg[15]_rep__5_1 (\ap_CS_fsm_reg[15]_rep__5_1 ),
        .\ap_CS_fsm_reg[15]_rep__5_10 (\ap_CS_fsm_reg[15]_rep__5_10 ),
        .\ap_CS_fsm_reg[15]_rep__5_11 (\ap_CS_fsm_reg[15]_rep__5_11 ),
        .\ap_CS_fsm_reg[15]_rep__5_12 (\ap_CS_fsm_reg[15]_rep__5_12 ),
        .\ap_CS_fsm_reg[15]_rep__5_13 (\ap_CS_fsm_reg[15]_rep__5_13 ),
        .\ap_CS_fsm_reg[15]_rep__5_14 (\ap_CS_fsm_reg[15]_rep__5_14 ),
        .\ap_CS_fsm_reg[15]_rep__5_15 (\ap_CS_fsm_reg[15]_rep__5_15 ),
        .\ap_CS_fsm_reg[15]_rep__5_16 (\ap_CS_fsm_reg[15]_rep__5_16 ),
        .\ap_CS_fsm_reg[15]_rep__5_17 (\ap_CS_fsm_reg[15]_rep__5_17 ),
        .\ap_CS_fsm_reg[15]_rep__5_18 (\ap_CS_fsm_reg[15]_rep__5_18 ),
        .\ap_CS_fsm_reg[15]_rep__5_19 (\ap_CS_fsm_reg[15]_rep__5_19 ),
        .\ap_CS_fsm_reg[15]_rep__5_2 (\ap_CS_fsm_reg[15]_rep__5_2 ),
        .\ap_CS_fsm_reg[15]_rep__5_20 (\ap_CS_fsm_reg[15]_rep__5_20 ),
        .\ap_CS_fsm_reg[15]_rep__5_21 (\ap_CS_fsm_reg[15]_rep__5_21 ),
        .\ap_CS_fsm_reg[15]_rep__5_22 (\ap_CS_fsm_reg[15]_rep__5_22 ),
        .\ap_CS_fsm_reg[15]_rep__5_23 (\ap_CS_fsm_reg[15]_rep__5_23 ),
        .\ap_CS_fsm_reg[15]_rep__5_3 (\ap_CS_fsm_reg[15]_rep__5_3 ),
        .\ap_CS_fsm_reg[15]_rep__5_4 (\ap_CS_fsm_reg[15]_rep__5_4 ),
        .\ap_CS_fsm_reg[15]_rep__5_5 (\ap_CS_fsm_reg[15]_rep__5_5 ),
        .\ap_CS_fsm_reg[15]_rep__5_6 (\ap_CS_fsm_reg[15]_rep__5_6 ),
        .\ap_CS_fsm_reg[15]_rep__5_7 (\ap_CS_fsm_reg[15]_rep__5_7 ),
        .\ap_CS_fsm_reg[15]_rep__5_8 (\ap_CS_fsm_reg[15]_rep__5_8 ),
        .\ap_CS_fsm_reg[15]_rep__5_9 (\ap_CS_fsm_reg[15]_rep__5_9 ),
        .\ap_CS_fsm_reg[15]_rep__6 (\ap_CS_fsm_reg[15]_rep__6 ),
        .\ap_CS_fsm_reg[15]_rep__6_0 (\ap_CS_fsm_reg[15]_rep__6_0 ),
        .ap_clk(ap_clk),
        .\empty_70_fu_150_reg[39] (\empty_70_fu_150_reg[39] ),
        .\empty_70_fu_150_reg[39]_0 (\empty_70_fu_150_reg[39]_0 ),
        .\empty_70_fu_150_reg[39]_1 (\empty_70_fu_150_reg[39]_1 ),
        .\empty_70_fu_150_reg[39]_2 (\empty_70_fu_150_reg[39]_2 ),
        .\empty_70_fu_150_reg[39]_3 (\empty_70_fu_150_reg[39]_3 ),
        .\empty_70_fu_150_reg[39]_4 (\empty_70_fu_150_reg[39]_4 ),
        .\empty_70_fu_150_reg[39]_5 (\empty_70_fu_150_reg[39]_5 ),
        .\empty_70_fu_150_reg[7] (\empty_70_fu_150_reg[7] ),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_9
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    indata_q1,
    DSP_ALU_INST_0);
  output [33:0]P;
  input [1:0]Q;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]indata_q1;
  input [32:0]DSP_ALU_INST_0;

  wire [15:0]DSP_ALU_INST;
  wire [32:0]DSP_ALU_INST_0;
  wire [33:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_28 Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .indata_q1(indata_q1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5
   (P,
    DI,
    \ap_CS_fsm_reg[15]_rep__5 ,
    \ap_CS_fsm_reg[15]_rep__4 ,
    \ap_CS_fsm_reg[15]_rep__4_0 ,
    \ap_CS_fsm_reg[15]_rep__4_1 ,
    \ap_CS_fsm_reg[15]_rep__4_2 ,
    \ap_CS_fsm_reg[15]_rep__4_3 ,
    \ap_CS_fsm_reg[15]_rep__4_4 ,
    \ap_CS_fsm_reg[15]_rep__4_5 ,
    \ap_CS_fsm_reg[15]_rep__5_0 ,
    \ap_CS_fsm_reg[15]_rep__5_1 ,
    \ap_CS_fsm_reg[15]_rep__5_2 ,
    \ap_CS_fsm_reg[15]_rep__5_3 ,
    \ap_CS_fsm_reg[15]_rep__5_4 ,
    \ap_CS_fsm_reg[15]_rep__5_5 ,
    \ap_CS_fsm_reg[15]_rep__5_6 ,
    \ap_CS_fsm_reg[15]_rep__5_7 ,
    \ap_CS_fsm_reg[15]_rep__5_8 ,
    \ap_CS_fsm_reg[15]_rep__5_9 ,
    \ap_CS_fsm_reg[15]_rep__5_10 ,
    \ap_CS_fsm_reg[15]_rep__5_11 ,
    \ap_CS_fsm_reg[15]_rep__5_12 ,
    \ap_CS_fsm_reg[15]_rep__5_13 ,
    \ap_CS_fsm_reg[15]_rep__5_14 ,
    \ap_CS_fsm_reg[15]_rep__5_15 ,
    \ap_CS_fsm_reg[15]_rep__5_16 ,
    \ap_CS_fsm_reg[15]_rep__5_17 ,
    \ap_CS_fsm_reg[15]_rep__5_18 ,
    \ap_CS_fsm_reg[15]_rep__5_19 ,
    \ap_CS_fsm_reg[15]_rep__5_20 ,
    \ap_CS_fsm_reg[15]_rep__5_21 ,
    \ap_CS_fsm_reg[15]_rep__5_22 ,
    \ap_CS_fsm_reg[15]_rep__5_23 ,
    \ap_CS_fsm_reg[15]_rep__6 ,
    S,
    \ap_CS_fsm_reg[15]_rep__6_0 ,
    Q,
    CEA1,
    ap_clk,
    DSP_ALU_INST,
    D,
    indata_q1,
    DSP_ALU_INST_0,
    \empty_70_fu_150_reg[39] ,
    \empty_70_fu_150_reg[39]_0 ,
    \empty_70_fu_150_reg[39]_1 ,
    \empty_70_fu_150_reg[39]_2 ,
    \empty_70_fu_150_reg[39]_3 ,
    \empty_70_fu_150_reg[39]_4 ,
    \empty_70_fu_150_reg[7] ,
    \empty_70_fu_150_reg[39]_5 );
  output [32:0]P;
  output [1:0]DI;
  output \ap_CS_fsm_reg[15]_rep__5 ;
  output \ap_CS_fsm_reg[15]_rep__4 ;
  output \ap_CS_fsm_reg[15]_rep__4_0 ;
  output \ap_CS_fsm_reg[15]_rep__4_1 ;
  output \ap_CS_fsm_reg[15]_rep__4_2 ;
  output \ap_CS_fsm_reg[15]_rep__4_3 ;
  output \ap_CS_fsm_reg[15]_rep__4_4 ;
  output \ap_CS_fsm_reg[15]_rep__4_5 ;
  output \ap_CS_fsm_reg[15]_rep__5_0 ;
  output \ap_CS_fsm_reg[15]_rep__5_1 ;
  output \ap_CS_fsm_reg[15]_rep__5_2 ;
  output \ap_CS_fsm_reg[15]_rep__5_3 ;
  output \ap_CS_fsm_reg[15]_rep__5_4 ;
  output \ap_CS_fsm_reg[15]_rep__5_5 ;
  output \ap_CS_fsm_reg[15]_rep__5_6 ;
  output \ap_CS_fsm_reg[15]_rep__5_7 ;
  output \ap_CS_fsm_reg[15]_rep__5_8 ;
  output \ap_CS_fsm_reg[15]_rep__5_9 ;
  output \ap_CS_fsm_reg[15]_rep__5_10 ;
  output \ap_CS_fsm_reg[15]_rep__5_11 ;
  output \ap_CS_fsm_reg[15]_rep__5_12 ;
  output \ap_CS_fsm_reg[15]_rep__5_13 ;
  output \ap_CS_fsm_reg[15]_rep__5_14 ;
  output \ap_CS_fsm_reg[15]_rep__5_15 ;
  output \ap_CS_fsm_reg[15]_rep__5_16 ;
  output \ap_CS_fsm_reg[15]_rep__5_17 ;
  output \ap_CS_fsm_reg[15]_rep__5_18 ;
  output \ap_CS_fsm_reg[15]_rep__5_19 ;
  output \ap_CS_fsm_reg[15]_rep__5_20 ;
  output \ap_CS_fsm_reg[15]_rep__5_21 ;
  output \ap_CS_fsm_reg[15]_rep__5_22 ;
  output \ap_CS_fsm_reg[15]_rep__5_23 ;
  output \ap_CS_fsm_reg[15]_rep__6 ;
  output [0:0]S;
  output [1:0]\ap_CS_fsm_reg[15]_rep__6_0 ;
  input [0:0]Q;
  input CEA1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]D;
  input [15:0]indata_q1;
  input [32:0]DSP_ALU_INST_0;
  input [31:0]\empty_70_fu_150_reg[39] ;
  input [4:0]\empty_70_fu_150_reg[39]_0 ;
  input [4:0]\empty_70_fu_150_reg[39]_1 ;
  input [1:0]\empty_70_fu_150_reg[39]_2 ;
  input \empty_70_fu_150_reg[39]_3 ;
  input \empty_70_fu_150_reg[39]_4 ;
  input \empty_70_fu_150_reg[7] ;
  input \empty_70_fu_150_reg[39]_5 ;

  wire CEA1;
  wire [15:0]D;
  wire [1:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [32:0]DSP_ALU_INST_0;
  wire [32:0]P;
  wire [0:0]Q;
  wire [0:0]S;
  wire \ap_CS_fsm_reg[15]_rep__4 ;
  wire \ap_CS_fsm_reg[15]_rep__4_0 ;
  wire \ap_CS_fsm_reg[15]_rep__4_1 ;
  wire \ap_CS_fsm_reg[15]_rep__4_2 ;
  wire \ap_CS_fsm_reg[15]_rep__4_3 ;
  wire \ap_CS_fsm_reg[15]_rep__4_4 ;
  wire \ap_CS_fsm_reg[15]_rep__4_5 ;
  wire \ap_CS_fsm_reg[15]_rep__5 ;
  wire \ap_CS_fsm_reg[15]_rep__5_0 ;
  wire \ap_CS_fsm_reg[15]_rep__5_1 ;
  wire \ap_CS_fsm_reg[15]_rep__5_10 ;
  wire \ap_CS_fsm_reg[15]_rep__5_11 ;
  wire \ap_CS_fsm_reg[15]_rep__5_12 ;
  wire \ap_CS_fsm_reg[15]_rep__5_13 ;
  wire \ap_CS_fsm_reg[15]_rep__5_14 ;
  wire \ap_CS_fsm_reg[15]_rep__5_15 ;
  wire \ap_CS_fsm_reg[15]_rep__5_16 ;
  wire \ap_CS_fsm_reg[15]_rep__5_17 ;
  wire \ap_CS_fsm_reg[15]_rep__5_18 ;
  wire \ap_CS_fsm_reg[15]_rep__5_19 ;
  wire \ap_CS_fsm_reg[15]_rep__5_2 ;
  wire \ap_CS_fsm_reg[15]_rep__5_20 ;
  wire \ap_CS_fsm_reg[15]_rep__5_21 ;
  wire \ap_CS_fsm_reg[15]_rep__5_22 ;
  wire \ap_CS_fsm_reg[15]_rep__5_23 ;
  wire \ap_CS_fsm_reg[15]_rep__5_3 ;
  wire \ap_CS_fsm_reg[15]_rep__5_4 ;
  wire \ap_CS_fsm_reg[15]_rep__5_5 ;
  wire \ap_CS_fsm_reg[15]_rep__5_6 ;
  wire \ap_CS_fsm_reg[15]_rep__5_7 ;
  wire \ap_CS_fsm_reg[15]_rep__5_8 ;
  wire \ap_CS_fsm_reg[15]_rep__5_9 ;
  wire \ap_CS_fsm_reg[15]_rep__6 ;
  wire [1:0]\ap_CS_fsm_reg[15]_rep__6_0 ;
  wire ap_clk;
  wire \empty_70_fu_150[39]_i_23_n_12 ;
  wire [31:0]\empty_70_fu_150_reg[39] ;
  wire [4:0]\empty_70_fu_150_reg[39]_0 ;
  wire [4:0]\empty_70_fu_150_reg[39]_1 ;
  wire [1:0]\empty_70_fu_150_reg[39]_2 ;
  wire \empty_70_fu_150_reg[39]_3 ;
  wire \empty_70_fu_150_reg[39]_4 ;
  wire \empty_70_fu_150_reg[39]_5 ;
  wire \empty_70_fu_150_reg[7] ;
  wire [15:0]indata_q1;
  wire p_reg_reg_n_86;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:34]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[15]_i_18 
       (.I0(P[15]),
        .I1(\empty_70_fu_150_reg[39] [15]),
        .I2(\empty_70_fu_150_reg[39]_4 ),
        .O(\ap_CS_fsm_reg[15]_rep__5_7 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[15]_i_19 
       (.I0(P[14]),
        .I1(\empty_70_fu_150_reg[39] [14]),
        .I2(\empty_70_fu_150_reg[39]_4 ),
        .O(\ap_CS_fsm_reg[15]_rep__5_6 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[15]_i_20 
       (.I0(P[13]),
        .I1(\empty_70_fu_150_reg[39] [13]),
        .I2(\empty_70_fu_150_reg[39]_4 ),
        .O(\ap_CS_fsm_reg[15]_rep__5_5 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[15]_i_21 
       (.I0(P[12]),
        .I1(\empty_70_fu_150_reg[39] [12]),
        .I2(\empty_70_fu_150_reg[39]_4 ),
        .O(\ap_CS_fsm_reg[15]_rep__5_4 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[15]_i_22 
       (.I0(P[11]),
        .I1(\empty_70_fu_150_reg[39] [11]),
        .I2(\empty_70_fu_150_reg[39]_4 ),
        .O(\ap_CS_fsm_reg[15]_rep__5_3 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[15]_i_23 
       (.I0(P[10]),
        .I1(\empty_70_fu_150_reg[39] [10]),
        .I2(\empty_70_fu_150_reg[39]_4 ),
        .O(\ap_CS_fsm_reg[15]_rep__5_2 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[15]_i_24 
       (.I0(P[9]),
        .I1(\empty_70_fu_150_reg[39] [9]),
        .I2(\empty_70_fu_150_reg[39]_4 ),
        .O(\ap_CS_fsm_reg[15]_rep__5_1 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[15]_i_25 
       (.I0(P[8]),
        .I1(\empty_70_fu_150_reg[39] [8]),
        .I2(\empty_70_fu_150_reg[39]_4 ),
        .O(\ap_CS_fsm_reg[15]_rep__5_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[23]_i_18 
       (.I0(P[23]),
        .I1(\empty_70_fu_150_reg[39] [23]),
        .I2(\empty_70_fu_150_reg[39]_4 ),
        .O(\ap_CS_fsm_reg[15]_rep__5_15 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[23]_i_19 
       (.I0(P[22]),
        .I1(\empty_70_fu_150_reg[39] [22]),
        .I2(\empty_70_fu_150_reg[39]_4 ),
        .O(\ap_CS_fsm_reg[15]_rep__5_14 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[23]_i_20 
       (.I0(P[21]),
        .I1(\empty_70_fu_150_reg[39] [21]),
        .I2(\empty_70_fu_150_reg[39]_4 ),
        .O(\ap_CS_fsm_reg[15]_rep__5_13 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[23]_i_21 
       (.I0(P[20]),
        .I1(\empty_70_fu_150_reg[39] [20]),
        .I2(\empty_70_fu_150_reg[39]_4 ),
        .O(\ap_CS_fsm_reg[15]_rep__5_12 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[23]_i_22 
       (.I0(P[19]),
        .I1(\empty_70_fu_150_reg[39] [19]),
        .I2(\empty_70_fu_150_reg[39]_4 ),
        .O(\ap_CS_fsm_reg[15]_rep__5_11 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[23]_i_23 
       (.I0(P[18]),
        .I1(\empty_70_fu_150_reg[39] [18]),
        .I2(\empty_70_fu_150_reg[39]_4 ),
        .O(\ap_CS_fsm_reg[15]_rep__5_10 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[23]_i_24 
       (.I0(P[17]),
        .I1(\empty_70_fu_150_reg[39] [17]),
        .I2(\empty_70_fu_150_reg[39]_4 ),
        .O(\ap_CS_fsm_reg[15]_rep__5_9 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[23]_i_25 
       (.I0(P[16]),
        .I1(\empty_70_fu_150_reg[39] [16]),
        .I2(\empty_70_fu_150_reg[39]_4 ),
        .O(\ap_CS_fsm_reg[15]_rep__5_8 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[31]_i_18 
       (.I0(p_reg_reg_n_86),
        .I1(\empty_70_fu_150_reg[39] [31]),
        .I2(\empty_70_fu_150_reg[39]_4 ),
        .O(\ap_CS_fsm_reg[15]_rep__5_23 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[31]_i_19 
       (.I0(P[30]),
        .I1(\empty_70_fu_150_reg[39] [30]),
        .I2(\empty_70_fu_150_reg[39]_4 ),
        .O(\ap_CS_fsm_reg[15]_rep__5_22 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[31]_i_20 
       (.I0(P[29]),
        .I1(\empty_70_fu_150_reg[39] [29]),
        .I2(\empty_70_fu_150_reg[39]_4 ),
        .O(\ap_CS_fsm_reg[15]_rep__5_21 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[31]_i_21 
       (.I0(P[28]),
        .I1(\empty_70_fu_150_reg[39] [28]),
        .I2(\empty_70_fu_150_reg[39]_4 ),
        .O(\ap_CS_fsm_reg[15]_rep__5_20 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[31]_i_22 
       (.I0(P[27]),
        .I1(\empty_70_fu_150_reg[39] [27]),
        .I2(\empty_70_fu_150_reg[39]_4 ),
        .O(\ap_CS_fsm_reg[15]_rep__5_19 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[31]_i_23 
       (.I0(P[26]),
        .I1(\empty_70_fu_150_reg[39] [26]),
        .I2(\empty_70_fu_150_reg[39]_4 ),
        .O(\ap_CS_fsm_reg[15]_rep__5_18 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[31]_i_24 
       (.I0(P[25]),
        .I1(\empty_70_fu_150_reg[39] [25]),
        .I2(\empty_70_fu_150_reg[39]_4 ),
        .O(\ap_CS_fsm_reg[15]_rep__5_17 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[31]_i_25 
       (.I0(P[24]),
        .I1(\empty_70_fu_150_reg[39] [24]),
        .I2(\empty_70_fu_150_reg[39]_4 ),
        .O(\ap_CS_fsm_reg[15]_rep__5_16 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \empty_70_fu_150[39]_i_14 
       (.I0(DI[1]),
        .I1(\empty_70_fu_150_reg[39]_3 ),
        .I2(\empty_70_fu_150_reg[39]_1 [4]),
        .I3(\empty_70_fu_150_reg[39]_0 [4]),
        .O(\ap_CS_fsm_reg[15]_rep__6_0 [1]));
  LUT6 #(
    .INIT(64'hA995A995A5A55555)) 
    \empty_70_fu_150[39]_i_17 
       (.I0(\empty_70_fu_150[39]_i_23_n_12 ),
        .I1(\empty_70_fu_150_reg[39]_2 [1]),
        .I2(\empty_70_fu_150_reg[39]_5 ),
        .I3(p_reg_reg_n_86),
        .I4(\empty_70_fu_150_reg[39] [31]),
        .I5(\empty_70_fu_150_reg[39]_4 ),
        .O(\ap_CS_fsm_reg[15]_rep__6_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[39]_i_18 
       (.I0(P[32]),
        .I1(\empty_70_fu_150_reg[39] [31]),
        .I2(\empty_70_fu_150_reg[39]_4 ),
        .O(\ap_CS_fsm_reg[15]_rep__5 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[39]_i_22 
       (.I0(P[31]),
        .I1(\empty_70_fu_150_reg[39] [31]),
        .I2(\empty_70_fu_150_reg[39]_3 ),
        .O(\ap_CS_fsm_reg[15]_rep__6 ));
  LUT6 #(
    .INIT(64'h5A5AA5A5CC33CC33)) 
    \empty_70_fu_150[39]_i_23 
       (.I0(P[31]),
        .I1(\empty_70_fu_150_reg[39] [31]),
        .I2(\empty_70_fu_150_reg[39]_0 [1]),
        .I3(\empty_70_fu_150_reg[39]_1 [1]),
        .I4(\empty_70_fu_150_reg[39]_2 [1]),
        .I5(\empty_70_fu_150_reg[39]_4 ),
        .O(\empty_70_fu_150[39]_i_23_n_12 ));
  LUT6 #(
    .INIT(64'hFD75FD31FC74FC30)) 
    \empty_70_fu_150[39]_i_6 
       (.I0(\ap_CS_fsm_reg[15]_rep__5 ),
        .I1(\empty_70_fu_150_reg[39]_4 ),
        .I2(\empty_70_fu_150_reg[39]_1 [3]),
        .I3(\empty_70_fu_150_reg[39]_0 [3]),
        .I4(\empty_70_fu_150_reg[39]_0 [2]),
        .I5(\empty_70_fu_150_reg[39]_1 [2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h0000A5A5CC33CC33)) 
    \empty_70_fu_150[39]_i_8 
       (.I0(P[31]),
        .I1(\empty_70_fu_150_reg[39] [31]),
        .I2(\empty_70_fu_150_reg[39]_0 [1]),
        .I3(\empty_70_fu_150_reg[39]_1 [1]),
        .I4(\empty_70_fu_150_reg[39]_2 [1]),
        .I5(\empty_70_fu_150_reg[39]_3 ),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h990F660F99F066F0)) 
    \empty_70_fu_150[7]_i_16 
       (.I0(\empty_70_fu_150_reg[39]_2 [0]),
        .I1(P[0]),
        .I2(\empty_70_fu_150_reg[39] [0]),
        .I3(\empty_70_fu_150_reg[7] ),
        .I4(\empty_70_fu_150_reg[39]_0 [0]),
        .I5(\empty_70_fu_150_reg[39]_1 [0]),
        .O(S));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[7]_i_17 
       (.I0(P[7]),
        .I1(\empty_70_fu_150_reg[39] [7]),
        .I2(\empty_70_fu_150_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_5 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[7]_i_18 
       (.I0(P[6]),
        .I1(\empty_70_fu_150_reg[39] [6]),
        .I2(\empty_70_fu_150_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_4 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[7]_i_19 
       (.I0(P[5]),
        .I1(\empty_70_fu_150_reg[39] [5]),
        .I2(\empty_70_fu_150_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_3 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[7]_i_20 
       (.I0(P[4]),
        .I1(\empty_70_fu_150_reg[39] [4]),
        .I2(\empty_70_fu_150_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_2 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[7]_i_21 
       (.I0(P[3]),
        .I1(\empty_70_fu_150_reg[39] [3]),
        .I2(\empty_70_fu_150_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_1 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[7]_i_22 
       (.I0(P[2]),
        .I1(\empty_70_fu_150_reg[39] [2]),
        .I2(\empty_70_fu_150_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_70_fu_150[7]_i_23 
       (.I0(P[1]),
        .I1(\empty_70_fu_150_reg[39] [1]),
        .I2(\empty_70_fu_150_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4 ));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(CEA1),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:34],P[32:31],p_reg_reg_n_86,P[30:0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_28
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    indata_q1,
    DSP_ALU_INST_0);
  output [33:0]P;
  input [1:0]Q;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]indata_q1;
  input [32:0]DSP_ALU_INST_0;

  wire [15:0]DSP_ALU_INST;
  wire [32:0]DSP_ALU_INST_0;
  wire [33:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:34]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(Q[0]),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:34],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_29
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_PREADD_INST,
    indata_q0,
    DSP_ALU_INST_0);
  output [33:0]P;
  input [1:0]Q;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_PREADD_INST;
  input [15:0]indata_q0;
  input [32:0]DSP_ALU_INST_0;

  wire [15:0]DSP_ALU_INST;
  wire [32:0]DSP_ALU_INST_0;
  wire [15:0]DSP_PREADD_INST;
  wire [33:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:34]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0[32],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(Q[1]),
        .CEAD(1'b1),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(Q[1]),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST[15],DSP_PREADD_INST}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:34],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_gsm_add
   (add_ln39_fu_48_p2,
    CO,
    O,
    icmp_ln40_fu_60_p2_carry_i_3__1,
    grp_gsm_add_fu_310_b,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    DI,
    S,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3);
  output [15:0]add_ln39_fu_48_p2;
  output [0:0]CO;
  output [1:0]O;
  output [0:0]icmp_ln40_fu_60_p2_carry_i_3__1;
  input [14:0]grp_gsm_add_fu_310_b;
  input [7:0]ram_reg_bram_0;
  input [0:0]ram_reg_bram_0_0;
  input [7:0]ram_reg_bram_0_1;
  input [0:0]DI;
  input [1:0]S;
  input [7:0]ram_reg_bram_0_2;
  input [7:0]ram_reg_bram_0_3;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [1:0]O;
  wire [1:0]S;
  wire [15:0]add_ln39_fu_48_p2;
  wire add_ln39_fu_48_p2_carry__0_n_13;
  wire add_ln39_fu_48_p2_carry__0_n_14;
  wire add_ln39_fu_48_p2_carry__0_n_15;
  wire add_ln39_fu_48_p2_carry__0_n_16;
  wire add_ln39_fu_48_p2_carry__0_n_17;
  wire add_ln39_fu_48_p2_carry__0_n_18;
  wire add_ln39_fu_48_p2_carry__0_n_19;
  wire add_ln39_fu_48_p2_carry_n_12;
  wire add_ln39_fu_48_p2_carry_n_13;
  wire add_ln39_fu_48_p2_carry_n_14;
  wire add_ln39_fu_48_p2_carry_n_15;
  wire add_ln39_fu_48_p2_carry_n_16;
  wire add_ln39_fu_48_p2_carry_n_17;
  wire add_ln39_fu_48_p2_carry_n_18;
  wire add_ln39_fu_48_p2_carry_n_19;
  wire [14:0]grp_gsm_add_fu_310_b;
  wire [0:0]icmp_ln40_fu_60_p2_carry_i_3__1;
  wire icmp_ln40_fu_60_p2_carry_n_19;
  wire [7:0]ram_reg_bram_0;
  wire [0:0]ram_reg_bram_0_0;
  wire [7:0]ram_reg_bram_0_1;
  wire [7:0]ram_reg_bram_0_2;
  wire [7:0]ram_reg_bram_0_3;
  wire sum_fu_54_p2_carry__0_n_13;
  wire sum_fu_54_p2_carry__0_n_14;
  wire sum_fu_54_p2_carry__0_n_15;
  wire sum_fu_54_p2_carry__0_n_16;
  wire sum_fu_54_p2_carry__0_n_17;
  wire sum_fu_54_p2_carry__0_n_18;
  wire sum_fu_54_p2_carry__0_n_19;
  wire sum_fu_54_p2_carry_n_12;
  wire sum_fu_54_p2_carry_n_13;
  wire sum_fu_54_p2_carry_n_14;
  wire sum_fu_54_p2_carry_n_15;
  wire sum_fu_54_p2_carry_n_16;
  wire sum_fu_54_p2_carry_n_17;
  wire sum_fu_54_p2_carry_n_18;
  wire sum_fu_54_p2_carry_n_19;
  wire [0:0]NLW_add_ln39_fu_48_p2_carry_O_UNCONNECTED;
  wire [7:7]NLW_add_ln39_fu_48_p2_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_icmp_ln40_fu_60_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln40_fu_60_p2_carry_O_UNCONNECTED;
  wire [7:1]NLW_sum_fu_54_p2_carry_O_UNCONNECTED;
  wire [5:0]NLW_sum_fu_54_p2_carry__0_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln39_fu_48_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln39_fu_48_p2_carry_n_12,add_ln39_fu_48_p2_carry_n_13,add_ln39_fu_48_p2_carry_n_14,add_ln39_fu_48_p2_carry_n_15,add_ln39_fu_48_p2_carry_n_16,add_ln39_fu_48_p2_carry_n_17,add_ln39_fu_48_p2_carry_n_18,add_ln39_fu_48_p2_carry_n_19}),
        .DI(grp_gsm_add_fu_310_b[7:0]),
        .O({add_ln39_fu_48_p2[7:1],NLW_add_ln39_fu_48_p2_carry_O_UNCONNECTED[0]}),
        .S(ram_reg_bram_0_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln39_fu_48_p2_carry__0
       (.CI(add_ln39_fu_48_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln39_fu_48_p2_carry__0_CO_UNCONNECTED[7],add_ln39_fu_48_p2_carry__0_n_13,add_ln39_fu_48_p2_carry__0_n_14,add_ln39_fu_48_p2_carry__0_n_15,add_ln39_fu_48_p2_carry__0_n_16,add_ln39_fu_48_p2_carry__0_n_17,add_ln39_fu_48_p2_carry__0_n_18,add_ln39_fu_48_p2_carry__0_n_19}),
        .DI({1'b0,grp_gsm_add_fu_310_b[14:8]}),
        .O(add_ln39_fu_48_p2[15:8]),
        .S(ram_reg_bram_0_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln40_fu_60_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln40_fu_60_p2_carry_CO_UNCONNECTED[7:2],icmp_ln40_fu_60_p2_carry_i_3__1,icmp_ln40_fu_60_p2_carry_n_19}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DI}),
        .O(NLW_icmp_ln40_fu_60_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S}));
  CARRY8 sum_fu_54_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({sum_fu_54_p2_carry_n_12,sum_fu_54_p2_carry_n_13,sum_fu_54_p2_carry_n_14,sum_fu_54_p2_carry_n_15,sum_fu_54_p2_carry_n_16,sum_fu_54_p2_carry_n_17,sum_fu_54_p2_carry_n_18,sum_fu_54_p2_carry_n_19}),
        .DI(grp_gsm_add_fu_310_b[7:0]),
        .O({NLW_sum_fu_54_p2_carry_O_UNCONNECTED[7:1],add_ln39_fu_48_p2[0]}),
        .S(ram_reg_bram_0));
  CARRY8 sum_fu_54_p2_carry__0
       (.CI(sum_fu_54_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({CO,sum_fu_54_p2_carry__0_n_13,sum_fu_54_p2_carry__0_n_14,sum_fu_54_p2_carry__0_n_15,sum_fu_54_p2_carry__0_n_16,sum_fu_54_p2_carry__0_n_17,sum_fu_54_p2_carry__0_n_18,sum_fu_54_p2_carry__0_n_19}),
        .DI({ram_reg_bram_0_0,grp_gsm_add_fu_310_b[14:8]}),
        .O({O,NLW_sum_fu_54_p2_carry__0_O_UNCONNECTED[5:0]}),
        .S(ram_reg_bram_0_1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_gsm_add" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_gsm_add_0
   (add_ln39_fu_48_p2,
    \ap_CS_fsm_reg[6] ,
    O,
    CO,
    tmp_6_gsm_add_fu_315_b,
    ram_reg_0_15_0_0_i_1,
    \select_ln289_1_reg_733_reg[5] ,
    \select_ln289_1_reg_733_reg[5]_0 ,
    \select_ln291_1_reg_753_reg[4] ,
    \select_ln291_1_reg_753_reg[4]_0 ,
    ram_reg_0_15_1_1_i_1,
    \select_ln291_1_reg_753_reg[4]_1 );
  output [15:0]add_ln39_fu_48_p2;
  output [0:0]\ap_CS_fsm_reg[6] ;
  output [1:0]O;
  output [0:0]CO;
  input [14:0]tmp_6_gsm_add_fu_315_b;
  input [7:0]ram_reg_0_15_0_0_i_1;
  input [0:0]\select_ln289_1_reg_733_reg[5] ;
  input [7:0]\select_ln289_1_reg_733_reg[5]_0 ;
  input [0:0]\select_ln291_1_reg_753_reg[4] ;
  input [1:0]\select_ln291_1_reg_753_reg[4]_0 ;
  input [7:0]ram_reg_0_15_1_1_i_1;
  input [7:0]\select_ln291_1_reg_753_reg[4]_1 ;

  wire [0:0]CO;
  wire [1:0]O;
  wire [15:0]add_ln39_fu_48_p2;
  wire add_ln39_fu_48_p2_carry__0_n_13;
  wire add_ln39_fu_48_p2_carry__0_n_14;
  wire add_ln39_fu_48_p2_carry__0_n_15;
  wire add_ln39_fu_48_p2_carry__0_n_16;
  wire add_ln39_fu_48_p2_carry__0_n_17;
  wire add_ln39_fu_48_p2_carry__0_n_18;
  wire add_ln39_fu_48_p2_carry__0_n_19;
  wire add_ln39_fu_48_p2_carry_n_12;
  wire add_ln39_fu_48_p2_carry_n_13;
  wire add_ln39_fu_48_p2_carry_n_14;
  wire add_ln39_fu_48_p2_carry_n_15;
  wire add_ln39_fu_48_p2_carry_n_16;
  wire add_ln39_fu_48_p2_carry_n_17;
  wire add_ln39_fu_48_p2_carry_n_18;
  wire add_ln39_fu_48_p2_carry_n_19;
  wire [0:0]\ap_CS_fsm_reg[6] ;
  wire icmp_ln40_fu_60_p2_carry_n_19;
  wire [7:0]ram_reg_0_15_0_0_i_1;
  wire [7:0]ram_reg_0_15_1_1_i_1;
  wire [0:0]\select_ln289_1_reg_733_reg[5] ;
  wire [7:0]\select_ln289_1_reg_733_reg[5]_0 ;
  wire [0:0]\select_ln291_1_reg_753_reg[4] ;
  wire [1:0]\select_ln291_1_reg_753_reg[4]_0 ;
  wire [7:0]\select_ln291_1_reg_753_reg[4]_1 ;
  wire sum_fu_54_p2_carry__0_n_13;
  wire sum_fu_54_p2_carry__0_n_14;
  wire sum_fu_54_p2_carry__0_n_15;
  wire sum_fu_54_p2_carry__0_n_16;
  wire sum_fu_54_p2_carry__0_n_17;
  wire sum_fu_54_p2_carry__0_n_18;
  wire sum_fu_54_p2_carry__0_n_19;
  wire sum_fu_54_p2_carry_n_12;
  wire sum_fu_54_p2_carry_n_13;
  wire sum_fu_54_p2_carry_n_14;
  wire sum_fu_54_p2_carry_n_15;
  wire sum_fu_54_p2_carry_n_16;
  wire sum_fu_54_p2_carry_n_17;
  wire sum_fu_54_p2_carry_n_18;
  wire sum_fu_54_p2_carry_n_19;
  wire [14:0]tmp_6_gsm_add_fu_315_b;
  wire [0:0]NLW_add_ln39_fu_48_p2_carry_O_UNCONNECTED;
  wire [7:7]NLW_add_ln39_fu_48_p2_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_icmp_ln40_fu_60_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln40_fu_60_p2_carry_O_UNCONNECTED;
  wire [7:1]NLW_sum_fu_54_p2_carry_O_UNCONNECTED;
  wire [5:0]NLW_sum_fu_54_p2_carry__0_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln39_fu_48_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln39_fu_48_p2_carry_n_12,add_ln39_fu_48_p2_carry_n_13,add_ln39_fu_48_p2_carry_n_14,add_ln39_fu_48_p2_carry_n_15,add_ln39_fu_48_p2_carry_n_16,add_ln39_fu_48_p2_carry_n_17,add_ln39_fu_48_p2_carry_n_18,add_ln39_fu_48_p2_carry_n_19}),
        .DI(tmp_6_gsm_add_fu_315_b[7:0]),
        .O({add_ln39_fu_48_p2[7:1],NLW_add_ln39_fu_48_p2_carry_O_UNCONNECTED[0]}),
        .S(ram_reg_0_15_1_1_i_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln39_fu_48_p2_carry__0
       (.CI(add_ln39_fu_48_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln39_fu_48_p2_carry__0_CO_UNCONNECTED[7],add_ln39_fu_48_p2_carry__0_n_13,add_ln39_fu_48_p2_carry__0_n_14,add_ln39_fu_48_p2_carry__0_n_15,add_ln39_fu_48_p2_carry__0_n_16,add_ln39_fu_48_p2_carry__0_n_17,add_ln39_fu_48_p2_carry__0_n_18,add_ln39_fu_48_p2_carry__0_n_19}),
        .DI({1'b0,tmp_6_gsm_add_fu_315_b[14:8]}),
        .O(add_ln39_fu_48_p2[15:8]),
        .S(\select_ln291_1_reg_753_reg[4]_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln40_fu_60_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln40_fu_60_p2_carry_CO_UNCONNECTED[7:2],CO,icmp_ln40_fu_60_p2_carry_n_19}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\select_ln291_1_reg_753_reg[4] }),
        .O(NLW_icmp_ln40_fu_60_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\select_ln291_1_reg_753_reg[4]_0 }));
  CARRY8 sum_fu_54_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({sum_fu_54_p2_carry_n_12,sum_fu_54_p2_carry_n_13,sum_fu_54_p2_carry_n_14,sum_fu_54_p2_carry_n_15,sum_fu_54_p2_carry_n_16,sum_fu_54_p2_carry_n_17,sum_fu_54_p2_carry_n_18,sum_fu_54_p2_carry_n_19}),
        .DI(tmp_6_gsm_add_fu_315_b[7:0]),
        .O({NLW_sum_fu_54_p2_carry_O_UNCONNECTED[7:1],add_ln39_fu_48_p2[0]}),
        .S(ram_reg_0_15_0_0_i_1));
  CARRY8 sum_fu_54_p2_carry__0
       (.CI(sum_fu_54_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({\ap_CS_fsm_reg[6] ,sum_fu_54_p2_carry__0_n_13,sum_fu_54_p2_carry__0_n_14,sum_fu_54_p2_carry__0_n_15,sum_fu_54_p2_carry__0_n_16,sum_fu_54_p2_carry__0_n_17,sum_fu_54_p2_carry__0_n_18,sum_fu_54_p2_carry__0_n_19}),
        .DI({\select_ln289_1_reg_733_reg[5] ,tmp_6_gsm_add_fu_315_b[14:8]}),
        .O({O,NLW_sum_fu_54_p2_carry__0_O_UNCONNECTED[5:0]}),
        .S(\select_ln289_1_reg_733_reg[5]_0 ));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_gsm_add" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_gsm_add_5
   (CO,
    O,
    icmp_ln40_fu_60_p2_carry_i_3__0,
    add_ln39_fu_48_p2,
    Q,
    S,
    DI,
    icmp_ln40_fu_60_p2_carry_i_3__0_0,
    \select_ln290_1_reg_738[0]_i_2 ,
    \select_ln290_1_reg_738[0]_i_2_0 ,
    \select_ln290_1_reg_738[0]_i_2_1 ,
    \select_ln290_1_reg_738[1]_i_2 ,
    \select_ln290_1_reg_738[1]_i_2_0 );
  output [0:0]CO;
  output [1:0]O;
  output [0:0]icmp_ln40_fu_60_p2_carry_i_3__0;
  output [7:0]add_ln39_fu_48_p2;
  input [2:0]Q;
  input [7:0]S;
  input [5:0]DI;
  input [5:0]icmp_ln40_fu_60_p2_carry_i_3__0_0;
  input [0:0]\select_ln290_1_reg_738[0]_i_2 ;
  input [1:0]\select_ln290_1_reg_738[0]_i_2_0 ;
  input [3:0]\select_ln290_1_reg_738[0]_i_2_1 ;
  input [0:0]\select_ln290_1_reg_738[1]_i_2 ;
  input [5:0]\select_ln290_1_reg_738[1]_i_2_0 ;

  wire [0:0]CO;
  wire [5:0]DI;
  wire [1:0]O;
  wire [2:0]Q;
  wire [7:0]S;
  wire [7:0]add_ln39_fu_48_p2;
  wire add_ln39_fu_48_p2_carry__0_n_15;
  wire add_ln39_fu_48_p2_carry__0_n_16;
  wire add_ln39_fu_48_p2_carry__0_n_17;
  wire add_ln39_fu_48_p2_carry__0_n_18;
  wire add_ln39_fu_48_p2_carry__0_n_19;
  wire add_ln39_fu_48_p2_carry_i_1_n_12;
  wire add_ln39_fu_48_p2_carry_i_2_n_12;
  wire add_ln39_fu_48_p2_carry_n_12;
  wire add_ln39_fu_48_p2_carry_n_13;
  wire add_ln39_fu_48_p2_carry_n_14;
  wire add_ln39_fu_48_p2_carry_n_15;
  wire add_ln39_fu_48_p2_carry_n_16;
  wire add_ln39_fu_48_p2_carry_n_17;
  wire add_ln39_fu_48_p2_carry_n_18;
  wire add_ln39_fu_48_p2_carry_n_19;
  wire [0:0]icmp_ln40_fu_60_p2_carry_i_3__0;
  wire [5:0]icmp_ln40_fu_60_p2_carry_i_3__0_0;
  wire icmp_ln40_fu_60_p2_carry_n_19;
  wire [0:0]\select_ln290_1_reg_738[0]_i_2 ;
  wire [1:0]\select_ln290_1_reg_738[0]_i_2_0 ;
  wire [3:0]\select_ln290_1_reg_738[0]_i_2_1 ;
  wire [0:0]\select_ln290_1_reg_738[1]_i_2 ;
  wire [5:0]\select_ln290_1_reg_738[1]_i_2_0 ;
  wire sum_fu_54_p2_carry__0_n_15;
  wire sum_fu_54_p2_carry__0_n_16;
  wire sum_fu_54_p2_carry__0_n_17;
  wire sum_fu_54_p2_carry__0_n_18;
  wire sum_fu_54_p2_carry__0_n_19;
  wire sum_fu_54_p2_carry_i_1__1_n_12;
  wire sum_fu_54_p2_carry_i_2__1_n_12;
  wire sum_fu_54_p2_carry_n_12;
  wire sum_fu_54_p2_carry_n_13;
  wire sum_fu_54_p2_carry_n_14;
  wire sum_fu_54_p2_carry_n_15;
  wire sum_fu_54_p2_carry_n_16;
  wire sum_fu_54_p2_carry_n_17;
  wire sum_fu_54_p2_carry_n_18;
  wire sum_fu_54_p2_carry_n_19;
  wire [5:0]NLW_add_ln39_fu_48_p2_carry_O_UNCONNECTED;
  wire [7:5]NLW_add_ln39_fu_48_p2_carry__0_CO_UNCONNECTED;
  wire [7:6]NLW_add_ln39_fu_48_p2_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_icmp_ln40_fu_60_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln40_fu_60_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_sum_fu_54_p2_carry_O_UNCONNECTED;
  wire [7:5]NLW_sum_fu_54_p2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_sum_fu_54_p2_carry__0_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln39_fu_48_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln39_fu_48_p2_carry_n_12,add_ln39_fu_48_p2_carry_n_13,add_ln39_fu_48_p2_carry_n_14,add_ln39_fu_48_p2_carry_n_15,add_ln39_fu_48_p2_carry_n_16,add_ln39_fu_48_p2_carry_n_17,add_ln39_fu_48_p2_carry_n_18,add_ln39_fu_48_p2_carry_n_19}),
        .DI({add_ln39_fu_48_p2_carry_i_1_n_12,add_ln39_fu_48_p2_carry_i_2_n_12,Q[2],1'b0,1'b0,1'b0,Q[2],1'b0}),
        .O({add_ln39_fu_48_p2[1:0],NLW_add_ln39_fu_48_p2_carry_O_UNCONNECTED[5:0]}),
        .S({\select_ln290_1_reg_738[0]_i_2_1 [3:1],S[4:2],\select_ln290_1_reg_738[0]_i_2_1 [0],S[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln39_fu_48_p2_carry__0
       (.CI(add_ln39_fu_48_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln39_fu_48_p2_carry__0_CO_UNCONNECTED[7:5],add_ln39_fu_48_p2_carry__0_n_15,add_ln39_fu_48_p2_carry__0_n_16,add_ln39_fu_48_p2_carry__0_n_17,add_ln39_fu_48_p2_carry__0_n_18,add_ln39_fu_48_p2_carry__0_n_19}),
        .DI({1'b0,1'b0,1'b0,DI[4:2],\select_ln290_1_reg_738[1]_i_2 ,DI[0]}),
        .O({NLW_add_ln39_fu_48_p2_carry__0_O_UNCONNECTED[7:6],add_ln39_fu_48_p2[7:2]}),
        .S({1'b0,1'b0,\select_ln290_1_reg_738[1]_i_2_0 }));
  LUT3 #(
    .INIT(8'hBA)) 
    add_ln39_fu_48_p2_carry_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(add_ln39_fu_48_p2_carry_i_1_n_12));
  LUT2 #(
    .INIT(4'hE)) 
    add_ln39_fu_48_p2_carry_i_2
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(add_ln39_fu_48_p2_carry_i_2_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln40_fu_60_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln40_fu_60_p2_carry_CO_UNCONNECTED[7:2],icmp_ln40_fu_60_p2_carry_i_3__0,icmp_ln40_fu_60_p2_carry_n_19}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\select_ln290_1_reg_738[0]_i_2 }),
        .O(NLW_icmp_ln40_fu_60_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\select_ln290_1_reg_738[0]_i_2_0 }));
  CARRY8 sum_fu_54_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({sum_fu_54_p2_carry_n_12,sum_fu_54_p2_carry_n_13,sum_fu_54_p2_carry_n_14,sum_fu_54_p2_carry_n_15,sum_fu_54_p2_carry_n_16,sum_fu_54_p2_carry_n_17,sum_fu_54_p2_carry_n_18,sum_fu_54_p2_carry_n_19}),
        .DI({sum_fu_54_p2_carry_i_1__1_n_12,sum_fu_54_p2_carry_i_2__1_n_12,Q[2],1'b0,1'b0,1'b0,Q[2],1'b0}),
        .O(NLW_sum_fu_54_p2_carry_O_UNCONNECTED[7:0]),
        .S(S));
  CARRY8 sum_fu_54_p2_carry__0
       (.CI(sum_fu_54_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({NLW_sum_fu_54_p2_carry__0_CO_UNCONNECTED[7],CO,NLW_sum_fu_54_p2_carry__0_CO_UNCONNECTED[5],sum_fu_54_p2_carry__0_n_15,sum_fu_54_p2_carry__0_n_16,sum_fu_54_p2_carry__0_n_17,sum_fu_54_p2_carry__0_n_18,sum_fu_54_p2_carry__0_n_19}),
        .DI({1'b0,1'b0,DI}),
        .O({NLW_sum_fu_54_p2_carry__0_O_UNCONNECTED[7:6],O,NLW_sum_fu_54_p2_carry__0_O_UNCONNECTED[3:0]}),
        .S({1'b0,1'b1,icmp_ln40_fu_60_p2_carry_i_3__0_0}));
  LUT3 #(
    .INIT(8'hBA)) 
    sum_fu_54_p2_carry_i_1__1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(sum_fu_54_p2_carry_i_1__1_n_12));
  LUT2 #(
    .INIT(4'hE)) 
    sum_fu_54_p2_carry_i_2__1
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(sum_fu_54_p2_carry_i_2__1_n_12));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_gsm_add" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_gsm_add_6
   (CO,
    DI,
    S);
  output [0:0]CO;
  input [0:0]DI;
  input [1:0]S;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [1:0]S;
  wire icmp_ln40_fu_60_p2_carry_n_19;
  wire [7:2]NLW_icmp_ln40_fu_60_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln40_fu_60_p2_carry_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln40_fu_60_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln40_fu_60_p2_carry_CO_UNCONNECTED[7:2],CO,icmp_ln40_fu_60_p2_carry_n_19}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DI}),
        .O(NLW_icmp_ln40_fu_60_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_gsm_div
   (D,
    \ap_CS_fsm_reg[16] ,
    \ap_CS_fsm_reg[6] ,
    \div_fu_44_reg[12]_0 ,
    \ap_CS_fsm_reg[12] ,
    LARc_we0,
    LARc_ce0,
    \ap_CS_fsm_reg[4] ,
    \i_fu_76_reg[1] ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[10] ,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[2] ,
    ap_clk,
    CO,
    \ap_CS_fsm_reg[11] ,
    Q,
    LARc_ce0_0,
    \LARc_d0[4] ,
    \LARc_d0[6] ,
    grp_gsm_div_fu_290_ap_start_reg,
    \L_num_fu_48_reg[14]_0 ,
    icmp_ln204_fu_482_p2,
    \ap_CS_fsm_reg[11]_0 ,
    LARc_we1,
    LARc_we0_0,
    LARc_we0_1,
    LARc_ce0_1,
    LARc_ce0_2,
    \ap_CS_fsm_reg[0]_0 ,
    ap_enable_reg_pp0_iter0,
    ap_rst,
    ap_enable_reg_pp0_iter1,
    ap_NS_fsm,
    \ap_CS_fsm_reg[12]_0 ,
    \ap_CS_fsm_reg[11]_1 ,
    icmp_ln204_reg_774,
    \ap_CS_fsm_reg[11]_2 ,
    \ap_CS_fsm_reg[4]_0 ,
    grp_gsm_mult_r_fu_298_ap_start_reg_reg,
    grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_start,
    grp_gsm_div_fu_290_ap_start_reg_reg,
    \ap_CS_fsm_reg[0]_1 ,
    grp_Reflection_coefficients_fu_111_ap_start_reg,
    \sext_ln126_reg_213_reg[16]_0 );
  output [15:0]D;
  output \ap_CS_fsm_reg[16] ;
  output \ap_CS_fsm_reg[6] ;
  output \div_fu_44_reg[12]_0 ;
  output [2:0]\ap_CS_fsm_reg[12] ;
  output LARc_we0;
  output LARc_ce0;
  output \ap_CS_fsm_reg[4] ;
  output \i_fu_76_reg[1] ;
  output [1:0]\ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[3]_0 ;
  output \ap_CS_fsm_reg[10] ;
  output \ap_CS_fsm_reg[6]_0 ;
  output \ap_CS_fsm_reg[2] ;
  input ap_clk;
  input [0:0]CO;
  input \ap_CS_fsm_reg[11] ;
  input [6:0]Q;
  input [3:0]LARc_ce0_0;
  input \LARc_d0[4] ;
  input \LARc_d0[6] ;
  input grp_gsm_div_fu_290_ap_start_reg;
  input [14:0]\L_num_fu_48_reg[14]_0 ;
  input icmp_ln204_fu_482_p2;
  input \ap_CS_fsm_reg[11]_0 ;
  input LARc_we1;
  input LARc_we0_0;
  input LARc_we0_1;
  input LARc_ce0_1;
  input LARc_ce0_2;
  input \ap_CS_fsm_reg[0]_0 ;
  input ap_enable_reg_pp0_iter0;
  input ap_rst;
  input ap_enable_reg_pp0_iter1;
  input [0:0]ap_NS_fsm;
  input [3:0]\ap_CS_fsm_reg[12]_0 ;
  input \ap_CS_fsm_reg[11]_1 ;
  input icmp_ln204_reg_774;
  input \ap_CS_fsm_reg[11]_2 ;
  input [3:0]\ap_CS_fsm_reg[4]_0 ;
  input [0:0]grp_gsm_mult_r_fu_298_ap_start_reg_reg;
  input grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_start;
  input [0:0]grp_gsm_div_fu_290_ap_start_reg_reg;
  input \ap_CS_fsm_reg[0]_1 ;
  input grp_Reflection_coefficients_fu_111_ap_start_reg;
  input [15:0]\sext_ln126_reg_213_reg[16]_0 ;

  wire [0:0]CO;
  wire [15:0]D;
  wire LARc_ce0;
  wire [3:0]LARc_ce0_0;
  wire LARc_ce0_1;
  wire LARc_ce0_2;
  wire LARc_ce0_INST_0_i_2_n_12;
  wire LARc_ce0_INST_0_i_4_n_12;
  wire \LARc_d0[10]_INST_0_i_4_n_12 ;
  wire \LARc_d0[11]_INST_0_i_4_n_12 ;
  wire \LARc_d0[13]_INST_0_i_4_n_12 ;
  wire \LARc_d0[14]_INST_0_i_3_n_12 ;
  wire \LARc_d0[15]_INST_0_i_14_n_12 ;
  wire \LARc_d0[4] ;
  wire \LARc_d0[5]_INST_0_i_8_n_12 ;
  wire \LARc_d0[5]_INST_0_i_9_n_12 ;
  wire \LARc_d0[6] ;
  wire \LARc_d0[8]_INST_0_i_4_n_12 ;
  wire LARc_we0;
  wire LARc_we0_0;
  wire LARc_we0_1;
  wire LARc_we1;
  wire [62:1]L_num_5_fu_154_p2;
  wire L_num_5_fu_154_p2_carry__0_i_1_n_12;
  wire L_num_5_fu_154_p2_carry__0_i_2_n_12;
  wire L_num_5_fu_154_p2_carry__0_i_3_n_12;
  wire L_num_5_fu_154_p2_carry__0_i_4_n_12;
  wire L_num_5_fu_154_p2_carry__0_i_5_n_12;
  wire L_num_5_fu_154_p2_carry__0_i_6_n_12;
  wire L_num_5_fu_154_p2_carry__0_i_7_n_12;
  wire L_num_5_fu_154_p2_carry__0_i_8_n_12;
  wire L_num_5_fu_154_p2_carry__0_n_12;
  wire L_num_5_fu_154_p2_carry__0_n_13;
  wire L_num_5_fu_154_p2_carry__0_n_14;
  wire L_num_5_fu_154_p2_carry__0_n_15;
  wire L_num_5_fu_154_p2_carry__0_n_16;
  wire L_num_5_fu_154_p2_carry__0_n_17;
  wire L_num_5_fu_154_p2_carry__0_n_18;
  wire L_num_5_fu_154_p2_carry__0_n_19;
  wire L_num_5_fu_154_p2_carry__1_i_1_n_12;
  wire L_num_5_fu_154_p2_carry__1_i_2_n_12;
  wire L_num_5_fu_154_p2_carry__1_i_3_n_12;
  wire L_num_5_fu_154_p2_carry__1_i_4_n_12;
  wire L_num_5_fu_154_p2_carry__1_i_5_n_12;
  wire L_num_5_fu_154_p2_carry__1_i_6_n_12;
  wire L_num_5_fu_154_p2_carry__1_i_7_n_12;
  wire L_num_5_fu_154_p2_carry__1_i_8_n_12;
  wire L_num_5_fu_154_p2_carry__1_n_12;
  wire L_num_5_fu_154_p2_carry__1_n_13;
  wire L_num_5_fu_154_p2_carry__1_n_14;
  wire L_num_5_fu_154_p2_carry__1_n_15;
  wire L_num_5_fu_154_p2_carry__1_n_16;
  wire L_num_5_fu_154_p2_carry__1_n_17;
  wire L_num_5_fu_154_p2_carry__1_n_18;
  wire L_num_5_fu_154_p2_carry__1_n_19;
  wire L_num_5_fu_154_p2_carry__2_i_1_n_12;
  wire L_num_5_fu_154_p2_carry__2_i_2_n_12;
  wire L_num_5_fu_154_p2_carry__2_i_3_n_12;
  wire L_num_5_fu_154_p2_carry__2_i_4_n_12;
  wire L_num_5_fu_154_p2_carry__2_i_5_n_12;
  wire L_num_5_fu_154_p2_carry__2_i_6_n_12;
  wire L_num_5_fu_154_p2_carry__2_i_7_n_12;
  wire L_num_5_fu_154_p2_carry__2_i_8_n_12;
  wire L_num_5_fu_154_p2_carry__2_n_12;
  wire L_num_5_fu_154_p2_carry__2_n_13;
  wire L_num_5_fu_154_p2_carry__2_n_14;
  wire L_num_5_fu_154_p2_carry__2_n_15;
  wire L_num_5_fu_154_p2_carry__2_n_16;
  wire L_num_5_fu_154_p2_carry__2_n_17;
  wire L_num_5_fu_154_p2_carry__2_n_18;
  wire L_num_5_fu_154_p2_carry__2_n_19;
  wire L_num_5_fu_154_p2_carry__3_i_1_n_12;
  wire L_num_5_fu_154_p2_carry__3_i_2_n_12;
  wire L_num_5_fu_154_p2_carry__3_i_3_n_12;
  wire L_num_5_fu_154_p2_carry__3_i_4_n_12;
  wire L_num_5_fu_154_p2_carry__3_i_5_n_12;
  wire L_num_5_fu_154_p2_carry__3_i_6_n_12;
  wire L_num_5_fu_154_p2_carry__3_i_7_n_12;
  wire L_num_5_fu_154_p2_carry__3_i_8_n_12;
  wire L_num_5_fu_154_p2_carry__3_n_12;
  wire L_num_5_fu_154_p2_carry__3_n_13;
  wire L_num_5_fu_154_p2_carry__3_n_14;
  wire L_num_5_fu_154_p2_carry__3_n_15;
  wire L_num_5_fu_154_p2_carry__3_n_16;
  wire L_num_5_fu_154_p2_carry__3_n_17;
  wire L_num_5_fu_154_p2_carry__3_n_18;
  wire L_num_5_fu_154_p2_carry__3_n_19;
  wire L_num_5_fu_154_p2_carry__4_i_1_n_12;
  wire L_num_5_fu_154_p2_carry__4_i_2_n_12;
  wire L_num_5_fu_154_p2_carry__4_i_3_n_12;
  wire L_num_5_fu_154_p2_carry__4_i_4_n_12;
  wire L_num_5_fu_154_p2_carry__4_i_5_n_12;
  wire L_num_5_fu_154_p2_carry__4_i_6_n_12;
  wire L_num_5_fu_154_p2_carry__4_i_7_n_12;
  wire L_num_5_fu_154_p2_carry__4_i_8_n_12;
  wire L_num_5_fu_154_p2_carry__4_n_12;
  wire L_num_5_fu_154_p2_carry__4_n_13;
  wire L_num_5_fu_154_p2_carry__4_n_14;
  wire L_num_5_fu_154_p2_carry__4_n_15;
  wire L_num_5_fu_154_p2_carry__4_n_16;
  wire L_num_5_fu_154_p2_carry__4_n_17;
  wire L_num_5_fu_154_p2_carry__4_n_18;
  wire L_num_5_fu_154_p2_carry__4_n_19;
  wire L_num_5_fu_154_p2_carry__5_i_1_n_12;
  wire L_num_5_fu_154_p2_carry__5_i_2_n_12;
  wire L_num_5_fu_154_p2_carry__5_i_3_n_12;
  wire L_num_5_fu_154_p2_carry__5_i_4_n_12;
  wire L_num_5_fu_154_p2_carry__5_i_5_n_12;
  wire L_num_5_fu_154_p2_carry__5_i_6_n_12;
  wire L_num_5_fu_154_p2_carry__5_i_7_n_12;
  wire L_num_5_fu_154_p2_carry__5_i_8_n_12;
  wire L_num_5_fu_154_p2_carry__5_n_12;
  wire L_num_5_fu_154_p2_carry__5_n_13;
  wire L_num_5_fu_154_p2_carry__5_n_14;
  wire L_num_5_fu_154_p2_carry__5_n_15;
  wire L_num_5_fu_154_p2_carry__5_n_16;
  wire L_num_5_fu_154_p2_carry__5_n_17;
  wire L_num_5_fu_154_p2_carry__5_n_18;
  wire L_num_5_fu_154_p2_carry__5_n_19;
  wire L_num_5_fu_154_p2_carry__6_i_1_n_12;
  wire L_num_5_fu_154_p2_carry__6_i_2_n_12;
  wire L_num_5_fu_154_p2_carry__6_i_3_n_12;
  wire L_num_5_fu_154_p2_carry__6_i_4_n_12;
  wire L_num_5_fu_154_p2_carry__6_i_5_n_12;
  wire L_num_5_fu_154_p2_carry__6_i_6_n_12;
  wire L_num_5_fu_154_p2_carry__6_n_15;
  wire L_num_5_fu_154_p2_carry__6_n_16;
  wire L_num_5_fu_154_p2_carry__6_n_17;
  wire L_num_5_fu_154_p2_carry__6_n_18;
  wire L_num_5_fu_154_p2_carry__6_n_19;
  wire L_num_5_fu_154_p2_carry_i_1_n_12;
  wire L_num_5_fu_154_p2_carry_i_2_n_12;
  wire L_num_5_fu_154_p2_carry_i_3_n_12;
  wire L_num_5_fu_154_p2_carry_i_4_n_12;
  wire L_num_5_fu_154_p2_carry_i_5_n_12;
  wire L_num_5_fu_154_p2_carry_i_6_n_12;
  wire L_num_5_fu_154_p2_carry_i_7_n_12;
  wire L_num_5_fu_154_p2_carry_i_8_n_12;
  wire L_num_5_fu_154_p2_carry_i_9_n_12;
  wire L_num_5_fu_154_p2_carry_n_12;
  wire L_num_5_fu_154_p2_carry_n_13;
  wire L_num_5_fu_154_p2_carry_n_14;
  wire L_num_5_fu_154_p2_carry_n_15;
  wire L_num_5_fu_154_p2_carry_n_16;
  wire L_num_5_fu_154_p2_carry_n_17;
  wire L_num_5_fu_154_p2_carry_n_18;
  wire L_num_5_fu_154_p2_carry_n_19;
  wire L_num_fu_480;
  wire L_num_fu_481;
  wire \L_num_fu_48[14]_i_1_n_12 ;
  wire \L_num_fu_48[15]_i_1_n_12 ;
  wire \L_num_fu_48[16]_i_1_n_12 ;
  wire \L_num_fu_48[17]_i_1_n_12 ;
  wire \L_num_fu_48[18]_i_1_n_12 ;
  wire \L_num_fu_48[19]_i_1_n_12 ;
  wire \L_num_fu_48[20]_i_1_n_12 ;
  wire \L_num_fu_48[21]_i_1_n_12 ;
  wire \L_num_fu_48[22]_i_1_n_12 ;
  wire \L_num_fu_48[23]_i_1_n_12 ;
  wire \L_num_fu_48[24]_i_1_n_12 ;
  wire \L_num_fu_48[25]_i_1_n_12 ;
  wire \L_num_fu_48[26]_i_1_n_12 ;
  wire \L_num_fu_48[27]_i_1_n_12 ;
  wire \L_num_fu_48[28]_i_1_n_12 ;
  wire \L_num_fu_48[29]_i_1_n_12 ;
  wire \L_num_fu_48[30]_i_1_n_12 ;
  wire \L_num_fu_48[31]_i_1_n_12 ;
  wire \L_num_fu_48[32]_i_1_n_12 ;
  wire \L_num_fu_48[33]_i_1_n_12 ;
  wire \L_num_fu_48[34]_i_1_n_12 ;
  wire \L_num_fu_48[35]_i_1_n_12 ;
  wire \L_num_fu_48[36]_i_1_n_12 ;
  wire \L_num_fu_48[37]_i_1_n_12 ;
  wire \L_num_fu_48[38]_i_1_n_12 ;
  wire \L_num_fu_48[39]_i_1_n_12 ;
  wire \L_num_fu_48[40]_i_1_n_12 ;
  wire \L_num_fu_48[41]_i_1_n_12 ;
  wire \L_num_fu_48[42]_i_1_n_12 ;
  wire \L_num_fu_48[43]_i_1_n_12 ;
  wire \L_num_fu_48[44]_i_1_n_12 ;
  wire \L_num_fu_48[45]_i_1_n_12 ;
  wire \L_num_fu_48[46]_i_1_n_12 ;
  wire \L_num_fu_48[47]_i_1_n_12 ;
  wire \L_num_fu_48[48]_i_1_n_12 ;
  wire \L_num_fu_48[49]_i_1_n_12 ;
  wire \L_num_fu_48[50]_i_1_n_12 ;
  wire \L_num_fu_48[51]_i_1_n_12 ;
  wire \L_num_fu_48[52]_i_1_n_12 ;
  wire \L_num_fu_48[53]_i_1_n_12 ;
  wire \L_num_fu_48[54]_i_1_n_12 ;
  wire \L_num_fu_48[55]_i_1_n_12 ;
  wire \L_num_fu_48[56]_i_1_n_12 ;
  wire \L_num_fu_48[57]_i_1_n_12 ;
  wire \L_num_fu_48[58]_i_1_n_12 ;
  wire \L_num_fu_48[59]_i_1_n_12 ;
  wire \L_num_fu_48[60]_i_1_n_12 ;
  wire \L_num_fu_48[61]_i_1_n_12 ;
  wire \L_num_fu_48[62]_i_2_n_12 ;
  wire [14:0]\L_num_fu_48_reg[14]_0 ;
  wire \L_num_fu_48_reg_n_12_[62] ;
  wire [6:0]Q;
  wire \ap_CS_fsm[0]_i_1__0_n_12 ;
  wire \ap_CS_fsm[0]_i_2_n_12 ;
  wire \ap_CS_fsm[11]_i_2_n_12 ;
  wire \ap_CS_fsm[12]_i_2_n_12 ;
  wire \ap_CS_fsm[1]_i_1__1_n_12 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[11]_0 ;
  wire \ap_CS_fsm_reg[11]_1 ;
  wire \ap_CS_fsm_reg[11]_2 ;
  wire [2:0]\ap_CS_fsm_reg[12] ;
  wire [3:0]\ap_CS_fsm_reg[12]_0 ;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[2] ;
  wire [1:0]\ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[4] ;
  wire [3:0]\ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state2;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire [15:0]ap_return_preg;
  wire ap_rst;
  wire [15:0]div_6_fu_165_p3;
  wire \div_fu_44_reg[12]_0 ;
  wire grp_Reflection_coefficients_fu_111_ap_start_reg;
  wire grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_start;
  wire [15:1]grp_gsm_div_fu_290_ap_return;
  wire grp_gsm_div_fu_290_ap_start_reg;
  wire [0:0]grp_gsm_div_fu_290_ap_start_reg_reg;
  wire [0:0]grp_gsm_mult_r_fu_298_ap_start_reg_reg;
  wire \i_fu_76_reg[1] ;
  wire icmp_ln134_fu_91_p2;
  wire \icmp_ln134_reg_223[0]_i_2_n_12 ;
  wire \icmp_ln134_reg_223[0]_i_3_n_12 ;
  wire \icmp_ln134_reg_223[0]_i_4_n_12 ;
  wire \icmp_ln134_reg_223_reg_n_12_[0] ;
  wire icmp_ln144_fu_143_p2;
  wire icmp_ln144_fu_143_p2_carry__0_i_10_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_i_11_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_i_12_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_i_13_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_i_14_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_i_15_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_i_16_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_i_1_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_i_2_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_i_3_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_i_4_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_i_5_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_i_6_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_i_7_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_i_8_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_i_9_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_n_12;
  wire icmp_ln144_fu_143_p2_carry__0_n_13;
  wire icmp_ln144_fu_143_p2_carry__0_n_14;
  wire icmp_ln144_fu_143_p2_carry__0_n_15;
  wire icmp_ln144_fu_143_p2_carry__0_n_16;
  wire icmp_ln144_fu_143_p2_carry__0_n_17;
  wire icmp_ln144_fu_143_p2_carry__0_n_18;
  wire icmp_ln144_fu_143_p2_carry__0_n_19;
  wire icmp_ln144_fu_143_p2_carry__1_i_10_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_i_11_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_i_12_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_i_13_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_i_14_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_i_15_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_i_16_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_i_1_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_i_2_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_i_3_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_i_4_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_i_5_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_i_6_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_i_7_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_i_8_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_i_9_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_n_12;
  wire icmp_ln144_fu_143_p2_carry__1_n_13;
  wire icmp_ln144_fu_143_p2_carry__1_n_14;
  wire icmp_ln144_fu_143_p2_carry__1_n_15;
  wire icmp_ln144_fu_143_p2_carry__1_n_16;
  wire icmp_ln144_fu_143_p2_carry__1_n_17;
  wire icmp_ln144_fu_143_p2_carry__1_n_18;
  wire icmp_ln144_fu_143_p2_carry__1_n_19;
  wire icmp_ln144_fu_143_p2_carry__2_i_10_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_i_11_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_i_12_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_i_13_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_i_14_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_i_15_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_i_16_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_i_1_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_i_2_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_i_3_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_i_4_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_i_5_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_i_6_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_i_7_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_i_8_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_i_9_n_12;
  wire icmp_ln144_fu_143_p2_carry__2_n_13;
  wire icmp_ln144_fu_143_p2_carry__2_n_14;
  wire icmp_ln144_fu_143_p2_carry__2_n_15;
  wire icmp_ln144_fu_143_p2_carry__2_n_16;
  wire icmp_ln144_fu_143_p2_carry__2_n_17;
  wire icmp_ln144_fu_143_p2_carry__2_n_18;
  wire icmp_ln144_fu_143_p2_carry__2_n_19;
  wire icmp_ln144_fu_143_p2_carry_i_10_n_12;
  wire icmp_ln144_fu_143_p2_carry_i_11_n_12;
  wire icmp_ln144_fu_143_p2_carry_i_12_n_12;
  wire icmp_ln144_fu_143_p2_carry_i_13_n_12;
  wire icmp_ln144_fu_143_p2_carry_i_14_n_12;
  wire icmp_ln144_fu_143_p2_carry_i_15_n_12;
  wire icmp_ln144_fu_143_p2_carry_i_16_n_12;
  wire icmp_ln144_fu_143_p2_carry_i_1_n_12;
  wire icmp_ln144_fu_143_p2_carry_i_2_n_12;
  wire icmp_ln144_fu_143_p2_carry_i_3_n_12;
  wire icmp_ln144_fu_143_p2_carry_i_4_n_12;
  wire icmp_ln144_fu_143_p2_carry_i_5_n_12;
  wire icmp_ln144_fu_143_p2_carry_i_6_n_12;
  wire icmp_ln144_fu_143_p2_carry_i_7_n_12;
  wire icmp_ln144_fu_143_p2_carry_i_8_n_12;
  wire icmp_ln144_fu_143_p2_carry_i_9_n_12;
  wire icmp_ln144_fu_143_p2_carry_n_12;
  wire icmp_ln144_fu_143_p2_carry_n_13;
  wire icmp_ln144_fu_143_p2_carry_n_14;
  wire icmp_ln144_fu_143_p2_carry_n_15;
  wire icmp_ln144_fu_143_p2_carry_n_16;
  wire icmp_ln144_fu_143_p2_carry_n_17;
  wire icmp_ln144_fu_143_p2_carry_n_18;
  wire icmp_ln144_fu_143_p2_carry_n_19;
  wire icmp_ln204_fu_482_p2;
  wire icmp_ln204_reg_774;
  wire [3:0]k_3_fu_186_p2;
  wire \k_fu_52[1]_i_1_n_12 ;
  wire [3:0]k_fu_52_reg;
  wire [14:0]p_1_in;
  wire [15:0]retval_0_reg_68;
  wire \retval_0_reg_68[0]_i_1_n_12 ;
  wire \retval_0_reg_68[10]_i_1_n_12 ;
  wire \retval_0_reg_68[11]_i_1_n_12 ;
  wire \retval_0_reg_68[12]_i_1_n_12 ;
  wire \retval_0_reg_68[13]_i_1_n_12 ;
  wire \retval_0_reg_68[14]_i_1_n_12 ;
  wire \retval_0_reg_68[15]_i_1_n_12 ;
  wire \retval_0_reg_68[15]_i_2_n_12 ;
  wire \retval_0_reg_68[15]_i_3_n_12 ;
  wire \retval_0_reg_68[1]_i_1_n_12 ;
  wire \retval_0_reg_68[2]_i_1_n_12 ;
  wire \retval_0_reg_68[3]_i_1_n_12 ;
  wire \retval_0_reg_68[4]_i_1_n_12 ;
  wire \retval_0_reg_68[5]_i_1_n_12 ;
  wire \retval_0_reg_68[6]_i_1_n_12 ;
  wire \retval_0_reg_68[7]_i_1_n_12 ;
  wire \retval_0_reg_68[8]_i_1_n_12 ;
  wire \retval_0_reg_68[9]_i_1_n_12 ;
  wire \select_ln219_reg_821[4]_i_2_n_12 ;
  wire [16:0]sext_ln121_reg_218;
  wire [15:0]\sext_ln126_reg_213_reg[16]_0 ;
  wire [62:1]shl_ln120_fu_137_p2;
  wire [7:5]NLW_L_num_5_fu_154_p2_carry__6_CO_UNCONNECTED;
  wire [7:6]NLW_L_num_5_fu_154_p2_carry__6_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln144_fu_143_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln144_fu_143_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln144_fu_143_p2_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln144_fu_143_p2_carry__2_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFAFAFFFBFAFAFAFA)) 
    LARc_ce0_INST_0
       (.I0(LARc_ce0_1),
        .I1(LARc_ce0_INST_0_i_2_n_12),
        .I2(LARc_we0_0),
        .I3(Q[6]),
        .I4(LARc_ce0_0[3]),
        .I5(LARc_ce0_0[1]),
        .O(LARc_ce0));
  LUT6 #(
    .INIT(64'h0BFF00FF0BFFFFFF)) 
    LARc_ce0_INST_0_i_2
       (.I0(grp_gsm_div_fu_290_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .I2(LARc_ce0_INST_0_i_4_n_12),
        .I3(Q[3]),
        .I4(LARc_ce0_2),
        .I5(\ap_CS_fsm_reg[0]_0 ),
        .O(LARc_ce0_INST_0_i_2_n_12));
  LUT6 #(
    .INIT(64'h888888888888888A)) 
    LARc_ce0_INST_0_i_4
       (.I0(ap_CS_fsm_state2),
        .I1(\icmp_ln134_reg_223_reg_n_12_[0] ),
        .I2(k_fu_52_reg[3]),
        .I3(k_fu_52_reg[0]),
        .I4(k_fu_52_reg[1]),
        .I5(k_fu_52_reg[2]),
        .O(LARc_ce0_INST_0_i_4_n_12));
  LUT6 #(
    .INIT(64'h0001FFFEFFFF0000)) 
    \LARc_d0[10]_INST_0_i_1 
       (.I0(grp_gsm_div_fu_290_ap_return[9]),
        .I1(grp_gsm_div_fu_290_ap_return[7]),
        .I2(\LARc_d0[10]_INST_0_i_4_n_12 ),
        .I3(grp_gsm_div_fu_290_ap_return[8]),
        .I4(grp_gsm_div_fu_290_ap_return[10]),
        .I5(CO),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \LARc_d0[10]_INST_0_i_4 
       (.I0(grp_gsm_div_fu_290_ap_return[6]),
        .I1(grp_gsm_div_fu_290_ap_return[4]),
        .I2(\LARc_d0[5]_INST_0_i_8_n_12 ),
        .I3(grp_gsm_div_fu_290_ap_return[3]),
        .I4(grp_gsm_div_fu_290_ap_return[5]),
        .O(\LARc_d0[10]_INST_0_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \LARc_d0[11]_INST_0_i_1 
       (.I0(grp_gsm_div_fu_290_ap_return[11]),
        .I1(CO),
        .I2(\LARc_d0[11]_INST_0_i_4_n_12 ),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \LARc_d0[11]_INST_0_i_4 
       (.I0(grp_gsm_div_fu_290_ap_return[10]),
        .I1(grp_gsm_div_fu_290_ap_return[8]),
        .I2(\LARc_d0[10]_INST_0_i_4_n_12 ),
        .I3(grp_gsm_div_fu_290_ap_return[7]),
        .I4(grp_gsm_div_fu_290_ap_return[9]),
        .O(\LARc_d0[11]_INST_0_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \LARc_d0[12]_INST_0_i_1 
       (.I0(grp_gsm_div_fu_290_ap_return[12]),
        .I1(CO),
        .I2(\LARc_d0[14]_INST_0_i_3_n_12 ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \LARc_d0[13]_INST_0_i_1 
       (.I0(grp_gsm_div_fu_290_ap_return[13]),
        .I1(CO),
        .I2(\LARc_d0[13]_INST_0_i_4_n_12 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \LARc_d0[13]_INST_0_i_4 
       (.I0(ap_return_preg[12]),
        .I1(LARc_ce0_INST_0_i_4_n_12),
        .I2(retval_0_reg_68[12]),
        .I3(\retval_0_reg_68[15]_i_3_n_12 ),
        .I4(div_6_fu_165_p3[12]),
        .I5(\LARc_d0[14]_INST_0_i_3_n_12 ),
        .O(\LARc_d0[13]_INST_0_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hFE0100FF)) 
    \LARc_d0[14]_INST_0_i_2 
       (.I0(grp_gsm_div_fu_290_ap_return[13]),
        .I1(\LARc_d0[14]_INST_0_i_3_n_12 ),
        .I2(grp_gsm_div_fu_290_ap_return[12]),
        .I3(grp_gsm_div_fu_290_ap_return[14]),
        .I4(CO),
        .O(\div_fu_44_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \LARc_d0[14]_INST_0_i_3 
       (.I0(grp_gsm_div_fu_290_ap_return[11]),
        .I1(grp_gsm_div_fu_290_ap_return[9]),
        .I2(grp_gsm_div_fu_290_ap_return[7]),
        .I3(\LARc_d0[10]_INST_0_i_4_n_12 ),
        .I4(grp_gsm_div_fu_290_ap_return[8]),
        .I5(grp_gsm_div_fu_290_ap_return[10]),
        .O(\LARc_d0[14]_INST_0_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h9999999999999995)) 
    \LARc_d0[15]_INST_0_i_14 
       (.I0(grp_gsm_div_fu_290_ap_return[15]),
        .I1(CO),
        .I2(grp_gsm_div_fu_290_ap_return[14]),
        .I3(grp_gsm_div_fu_290_ap_return[12]),
        .I4(\LARc_d0[14]_INST_0_i_3_n_12 ),
        .I5(grp_gsm_div_fu_290_ap_return[13]),
        .O(\LARc_d0[15]_INST_0_i_14_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \LARc_d0[15]_INST_0_i_4 
       (.I0(LARc_ce0_0[3]),
        .I1(Q[6]),
        .I2(\ap_CS_fsm_reg[11] ),
        .I3(\LARc_d0[15]_INST_0_i_14_n_12 ),
        .O(\ap_CS_fsm_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \LARc_d0[1]_INST_0_i_3 
       (.I0(grp_gsm_div_fu_290_ap_return[1]),
        .I1(CO),
        .I2(D[0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFF100010)) 
    \LARc_d0[4]_INST_0_i_3 
       (.I0(\ap_CS_fsm_reg[11] ),
        .I1(Q[6]),
        .I2(D[4]),
        .I3(LARc_ce0_0[3]),
        .I4(\LARc_d0[4] ),
        .O(\ap_CS_fsm_reg[16] ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \LARc_d0[5]_INST_0_i_3 
       (.I0(grp_gsm_div_fu_290_ap_return[4]),
        .I1(\LARc_d0[5]_INST_0_i_8_n_12 ),
        .I2(grp_gsm_div_fu_290_ap_return[3]),
        .I3(grp_gsm_div_fu_290_ap_return[5]),
        .I4(CO),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \LARc_d0[5]_INST_0_i_8 
       (.I0(ap_return_preg[2]),
        .I1(LARc_ce0_INST_0_i_4_n_12),
        .I2(retval_0_reg_68[2]),
        .I3(\retval_0_reg_68[15]_i_3_n_12 ),
        .I4(div_6_fu_165_p3[2]),
        .I5(\LARc_d0[5]_INST_0_i_9_n_12 ),
        .O(\LARc_d0[5]_INST_0_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \LARc_d0[5]_INST_0_i_9 
       (.I0(D[0]),
        .I1(ap_return_preg[1]),
        .I2(LARc_ce0_INST_0_i_4_n_12),
        .I3(retval_0_reg_68[1]),
        .I4(\retval_0_reg_68[15]_i_3_n_12 ),
        .I5(div_6_fu_165_p3[1]),
        .O(\LARc_d0[5]_INST_0_i_9_n_12 ));
  LUT5 #(
    .INIT(32'h888888B8)) 
    \LARc_d0[6]_INST_0_i_3 
       (.I0(\LARc_d0[6] ),
        .I1(LARc_ce0_0[3]),
        .I2(D[6]),
        .I3(\ap_CS_fsm_reg[11] ),
        .I4(Q[6]),
        .O(\ap_CS_fsm_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \LARc_d0[7]_INST_0_i_1 
       (.I0(grp_gsm_div_fu_290_ap_return[7]),
        .I1(CO),
        .I2(\LARc_d0[10]_INST_0_i_4_n_12 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \LARc_d0[8]_INST_0_i_1 
       (.I0(grp_gsm_div_fu_290_ap_return[8]),
        .I1(CO),
        .I2(\LARc_d0[8]_INST_0_i_4_n_12 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \LARc_d0[8]_INST_0_i_4 
       (.I0(ap_return_preg[7]),
        .I1(LARc_ce0_INST_0_i_4_n_12),
        .I2(retval_0_reg_68[7]),
        .I3(\retval_0_reg_68[15]_i_3_n_12 ),
        .I4(div_6_fu_165_p3[7]),
        .I5(\LARc_d0[10]_INST_0_i_4_n_12 ),
        .O(\LARc_d0[8]_INST_0_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \LARc_d0[9]_INST_0_i_1 
       (.I0(grp_gsm_div_fu_290_ap_return[8]),
        .I1(\LARc_d0[10]_INST_0_i_4_n_12 ),
        .I2(grp_gsm_div_fu_290_ap_return[7]),
        .I3(grp_gsm_div_fu_290_ap_return[9]),
        .I4(CO),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFAFAFFFBFAFAFAFA)) 
    LARc_we0_INST_0
       (.I0(LARc_we1),
        .I1(LARc_ce0_INST_0_i_2_n_12),
        .I2(LARc_we0_0),
        .I3(LARc_we0_1),
        .I4(LARc_ce0_0[3]),
        .I5(LARc_ce0_0[1]),
        .O(LARc_we0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_5_fu_154_p2_carry
       (.CI(L_num_5_fu_154_p2_carry_i_1_n_12),
        .CI_TOP(1'b0),
        .CO({L_num_5_fu_154_p2_carry_n_12,L_num_5_fu_154_p2_carry_n_13,L_num_5_fu_154_p2_carry_n_14,L_num_5_fu_154_p2_carry_n_15,L_num_5_fu_154_p2_carry_n_16,L_num_5_fu_154_p2_carry_n_17,L_num_5_fu_154_p2_carry_n_18,L_num_5_fu_154_p2_carry_n_19}),
        .DI(shl_ln120_fu_137_p2[8:1]),
        .O(L_num_5_fu_154_p2[8:1]),
        .S({L_num_5_fu_154_p2_carry_i_2_n_12,L_num_5_fu_154_p2_carry_i_3_n_12,L_num_5_fu_154_p2_carry_i_4_n_12,L_num_5_fu_154_p2_carry_i_5_n_12,L_num_5_fu_154_p2_carry_i_6_n_12,L_num_5_fu_154_p2_carry_i_7_n_12,L_num_5_fu_154_p2_carry_i_8_n_12,L_num_5_fu_154_p2_carry_i_9_n_12}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_5_fu_154_p2_carry__0
       (.CI(L_num_5_fu_154_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({L_num_5_fu_154_p2_carry__0_n_12,L_num_5_fu_154_p2_carry__0_n_13,L_num_5_fu_154_p2_carry__0_n_14,L_num_5_fu_154_p2_carry__0_n_15,L_num_5_fu_154_p2_carry__0_n_16,L_num_5_fu_154_p2_carry__0_n_17,L_num_5_fu_154_p2_carry__0_n_18,L_num_5_fu_154_p2_carry__0_n_19}),
        .DI(shl_ln120_fu_137_p2[16:9]),
        .O(L_num_5_fu_154_p2[16:9]),
        .S({L_num_5_fu_154_p2_carry__0_i_1_n_12,L_num_5_fu_154_p2_carry__0_i_2_n_12,L_num_5_fu_154_p2_carry__0_i_3_n_12,L_num_5_fu_154_p2_carry__0_i_4_n_12,L_num_5_fu_154_p2_carry__0_i_5_n_12,L_num_5_fu_154_p2_carry__0_i_6_n_12,L_num_5_fu_154_p2_carry__0_i_7_n_12,L_num_5_fu_154_p2_carry__0_i_8_n_12}));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__0_i_1
       (.I0(shl_ln120_fu_137_p2[16]),
        .I1(sext_ln121_reg_218[16]),
        .O(L_num_5_fu_154_p2_carry__0_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__0_i_2
       (.I0(shl_ln120_fu_137_p2[15]),
        .I1(sext_ln121_reg_218[16]),
        .O(L_num_5_fu_154_p2_carry__0_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__0_i_3
       (.I0(shl_ln120_fu_137_p2[14]),
        .I1(sext_ln121_reg_218[14]),
        .O(L_num_5_fu_154_p2_carry__0_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__0_i_4
       (.I0(shl_ln120_fu_137_p2[13]),
        .I1(sext_ln121_reg_218[13]),
        .O(L_num_5_fu_154_p2_carry__0_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__0_i_5
       (.I0(shl_ln120_fu_137_p2[12]),
        .I1(sext_ln121_reg_218[12]),
        .O(L_num_5_fu_154_p2_carry__0_i_5_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__0_i_6
       (.I0(shl_ln120_fu_137_p2[11]),
        .I1(sext_ln121_reg_218[11]),
        .O(L_num_5_fu_154_p2_carry__0_i_6_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__0_i_7
       (.I0(shl_ln120_fu_137_p2[10]),
        .I1(sext_ln121_reg_218[10]),
        .O(L_num_5_fu_154_p2_carry__0_i_7_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__0_i_8
       (.I0(shl_ln120_fu_137_p2[9]),
        .I1(sext_ln121_reg_218[9]),
        .O(L_num_5_fu_154_p2_carry__0_i_8_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_5_fu_154_p2_carry__1
       (.CI(L_num_5_fu_154_p2_carry__0_n_12),
        .CI_TOP(1'b0),
        .CO({L_num_5_fu_154_p2_carry__1_n_12,L_num_5_fu_154_p2_carry__1_n_13,L_num_5_fu_154_p2_carry__1_n_14,L_num_5_fu_154_p2_carry__1_n_15,L_num_5_fu_154_p2_carry__1_n_16,L_num_5_fu_154_p2_carry__1_n_17,L_num_5_fu_154_p2_carry__1_n_18,L_num_5_fu_154_p2_carry__1_n_19}),
        .DI({shl_ln120_fu_137_p2[23:17],sext_ln121_reg_218[16]}),
        .O(L_num_5_fu_154_p2[24:17]),
        .S({L_num_5_fu_154_p2_carry__1_i_1_n_12,L_num_5_fu_154_p2_carry__1_i_2_n_12,L_num_5_fu_154_p2_carry__1_i_3_n_12,L_num_5_fu_154_p2_carry__1_i_4_n_12,L_num_5_fu_154_p2_carry__1_i_5_n_12,L_num_5_fu_154_p2_carry__1_i_6_n_12,L_num_5_fu_154_p2_carry__1_i_7_n_12,L_num_5_fu_154_p2_carry__1_i_8_n_12}));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__1_i_1
       (.I0(shl_ln120_fu_137_p2[23]),
        .I1(shl_ln120_fu_137_p2[24]),
        .O(L_num_5_fu_154_p2_carry__1_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__1_i_2
       (.I0(shl_ln120_fu_137_p2[22]),
        .I1(shl_ln120_fu_137_p2[23]),
        .O(L_num_5_fu_154_p2_carry__1_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__1_i_3
       (.I0(shl_ln120_fu_137_p2[21]),
        .I1(shl_ln120_fu_137_p2[22]),
        .O(L_num_5_fu_154_p2_carry__1_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__1_i_4
       (.I0(shl_ln120_fu_137_p2[20]),
        .I1(shl_ln120_fu_137_p2[21]),
        .O(L_num_5_fu_154_p2_carry__1_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__1_i_5
       (.I0(shl_ln120_fu_137_p2[19]),
        .I1(shl_ln120_fu_137_p2[20]),
        .O(L_num_5_fu_154_p2_carry__1_i_5_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__1_i_6
       (.I0(shl_ln120_fu_137_p2[18]),
        .I1(shl_ln120_fu_137_p2[19]),
        .O(L_num_5_fu_154_p2_carry__1_i_6_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__1_i_7
       (.I0(shl_ln120_fu_137_p2[17]),
        .I1(shl_ln120_fu_137_p2[18]),
        .O(L_num_5_fu_154_p2_carry__1_i_7_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__1_i_8
       (.I0(shl_ln120_fu_137_p2[17]),
        .I1(sext_ln121_reg_218[16]),
        .O(L_num_5_fu_154_p2_carry__1_i_8_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_5_fu_154_p2_carry__2
       (.CI(L_num_5_fu_154_p2_carry__1_n_12),
        .CI_TOP(1'b0),
        .CO({L_num_5_fu_154_p2_carry__2_n_12,L_num_5_fu_154_p2_carry__2_n_13,L_num_5_fu_154_p2_carry__2_n_14,L_num_5_fu_154_p2_carry__2_n_15,L_num_5_fu_154_p2_carry__2_n_16,L_num_5_fu_154_p2_carry__2_n_17,L_num_5_fu_154_p2_carry__2_n_18,L_num_5_fu_154_p2_carry__2_n_19}),
        .DI(shl_ln120_fu_137_p2[31:24]),
        .O(L_num_5_fu_154_p2[32:25]),
        .S({L_num_5_fu_154_p2_carry__2_i_1_n_12,L_num_5_fu_154_p2_carry__2_i_2_n_12,L_num_5_fu_154_p2_carry__2_i_3_n_12,L_num_5_fu_154_p2_carry__2_i_4_n_12,L_num_5_fu_154_p2_carry__2_i_5_n_12,L_num_5_fu_154_p2_carry__2_i_6_n_12,L_num_5_fu_154_p2_carry__2_i_7_n_12,L_num_5_fu_154_p2_carry__2_i_8_n_12}));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__2_i_1
       (.I0(shl_ln120_fu_137_p2[31]),
        .I1(shl_ln120_fu_137_p2[32]),
        .O(L_num_5_fu_154_p2_carry__2_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__2_i_2
       (.I0(shl_ln120_fu_137_p2[30]),
        .I1(shl_ln120_fu_137_p2[31]),
        .O(L_num_5_fu_154_p2_carry__2_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__2_i_3
       (.I0(shl_ln120_fu_137_p2[29]),
        .I1(shl_ln120_fu_137_p2[30]),
        .O(L_num_5_fu_154_p2_carry__2_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__2_i_4
       (.I0(shl_ln120_fu_137_p2[28]),
        .I1(shl_ln120_fu_137_p2[29]),
        .O(L_num_5_fu_154_p2_carry__2_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__2_i_5
       (.I0(shl_ln120_fu_137_p2[27]),
        .I1(shl_ln120_fu_137_p2[28]),
        .O(L_num_5_fu_154_p2_carry__2_i_5_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__2_i_6
       (.I0(shl_ln120_fu_137_p2[26]),
        .I1(shl_ln120_fu_137_p2[27]),
        .O(L_num_5_fu_154_p2_carry__2_i_6_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__2_i_7
       (.I0(shl_ln120_fu_137_p2[25]),
        .I1(shl_ln120_fu_137_p2[26]),
        .O(L_num_5_fu_154_p2_carry__2_i_7_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__2_i_8
       (.I0(shl_ln120_fu_137_p2[24]),
        .I1(shl_ln120_fu_137_p2[25]),
        .O(L_num_5_fu_154_p2_carry__2_i_8_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_5_fu_154_p2_carry__3
       (.CI(L_num_5_fu_154_p2_carry__2_n_12),
        .CI_TOP(1'b0),
        .CO({L_num_5_fu_154_p2_carry__3_n_12,L_num_5_fu_154_p2_carry__3_n_13,L_num_5_fu_154_p2_carry__3_n_14,L_num_5_fu_154_p2_carry__3_n_15,L_num_5_fu_154_p2_carry__3_n_16,L_num_5_fu_154_p2_carry__3_n_17,L_num_5_fu_154_p2_carry__3_n_18,L_num_5_fu_154_p2_carry__3_n_19}),
        .DI(shl_ln120_fu_137_p2[39:32]),
        .O(L_num_5_fu_154_p2[40:33]),
        .S({L_num_5_fu_154_p2_carry__3_i_1_n_12,L_num_5_fu_154_p2_carry__3_i_2_n_12,L_num_5_fu_154_p2_carry__3_i_3_n_12,L_num_5_fu_154_p2_carry__3_i_4_n_12,L_num_5_fu_154_p2_carry__3_i_5_n_12,L_num_5_fu_154_p2_carry__3_i_6_n_12,L_num_5_fu_154_p2_carry__3_i_7_n_12,L_num_5_fu_154_p2_carry__3_i_8_n_12}));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__3_i_1
       (.I0(shl_ln120_fu_137_p2[39]),
        .I1(shl_ln120_fu_137_p2[40]),
        .O(L_num_5_fu_154_p2_carry__3_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__3_i_2
       (.I0(shl_ln120_fu_137_p2[38]),
        .I1(shl_ln120_fu_137_p2[39]),
        .O(L_num_5_fu_154_p2_carry__3_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__3_i_3
       (.I0(shl_ln120_fu_137_p2[37]),
        .I1(shl_ln120_fu_137_p2[38]),
        .O(L_num_5_fu_154_p2_carry__3_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__3_i_4
       (.I0(shl_ln120_fu_137_p2[36]),
        .I1(shl_ln120_fu_137_p2[37]),
        .O(L_num_5_fu_154_p2_carry__3_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__3_i_5
       (.I0(shl_ln120_fu_137_p2[35]),
        .I1(shl_ln120_fu_137_p2[36]),
        .O(L_num_5_fu_154_p2_carry__3_i_5_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__3_i_6
       (.I0(shl_ln120_fu_137_p2[34]),
        .I1(shl_ln120_fu_137_p2[35]),
        .O(L_num_5_fu_154_p2_carry__3_i_6_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__3_i_7
       (.I0(shl_ln120_fu_137_p2[33]),
        .I1(shl_ln120_fu_137_p2[34]),
        .O(L_num_5_fu_154_p2_carry__3_i_7_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__3_i_8
       (.I0(shl_ln120_fu_137_p2[32]),
        .I1(shl_ln120_fu_137_p2[33]),
        .O(L_num_5_fu_154_p2_carry__3_i_8_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_5_fu_154_p2_carry__4
       (.CI(L_num_5_fu_154_p2_carry__3_n_12),
        .CI_TOP(1'b0),
        .CO({L_num_5_fu_154_p2_carry__4_n_12,L_num_5_fu_154_p2_carry__4_n_13,L_num_5_fu_154_p2_carry__4_n_14,L_num_5_fu_154_p2_carry__4_n_15,L_num_5_fu_154_p2_carry__4_n_16,L_num_5_fu_154_p2_carry__4_n_17,L_num_5_fu_154_p2_carry__4_n_18,L_num_5_fu_154_p2_carry__4_n_19}),
        .DI(shl_ln120_fu_137_p2[47:40]),
        .O(L_num_5_fu_154_p2[48:41]),
        .S({L_num_5_fu_154_p2_carry__4_i_1_n_12,L_num_5_fu_154_p2_carry__4_i_2_n_12,L_num_5_fu_154_p2_carry__4_i_3_n_12,L_num_5_fu_154_p2_carry__4_i_4_n_12,L_num_5_fu_154_p2_carry__4_i_5_n_12,L_num_5_fu_154_p2_carry__4_i_6_n_12,L_num_5_fu_154_p2_carry__4_i_7_n_12,L_num_5_fu_154_p2_carry__4_i_8_n_12}));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__4_i_1
       (.I0(shl_ln120_fu_137_p2[47]),
        .I1(shl_ln120_fu_137_p2[48]),
        .O(L_num_5_fu_154_p2_carry__4_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__4_i_2
       (.I0(shl_ln120_fu_137_p2[46]),
        .I1(shl_ln120_fu_137_p2[47]),
        .O(L_num_5_fu_154_p2_carry__4_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__4_i_3
       (.I0(shl_ln120_fu_137_p2[45]),
        .I1(shl_ln120_fu_137_p2[46]),
        .O(L_num_5_fu_154_p2_carry__4_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__4_i_4
       (.I0(shl_ln120_fu_137_p2[44]),
        .I1(shl_ln120_fu_137_p2[45]),
        .O(L_num_5_fu_154_p2_carry__4_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__4_i_5
       (.I0(shl_ln120_fu_137_p2[43]),
        .I1(shl_ln120_fu_137_p2[44]),
        .O(L_num_5_fu_154_p2_carry__4_i_5_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__4_i_6
       (.I0(shl_ln120_fu_137_p2[42]),
        .I1(shl_ln120_fu_137_p2[43]),
        .O(L_num_5_fu_154_p2_carry__4_i_6_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__4_i_7
       (.I0(shl_ln120_fu_137_p2[41]),
        .I1(shl_ln120_fu_137_p2[42]),
        .O(L_num_5_fu_154_p2_carry__4_i_7_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__4_i_8
       (.I0(shl_ln120_fu_137_p2[40]),
        .I1(shl_ln120_fu_137_p2[41]),
        .O(L_num_5_fu_154_p2_carry__4_i_8_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_5_fu_154_p2_carry__5
       (.CI(L_num_5_fu_154_p2_carry__4_n_12),
        .CI_TOP(1'b0),
        .CO({L_num_5_fu_154_p2_carry__5_n_12,L_num_5_fu_154_p2_carry__5_n_13,L_num_5_fu_154_p2_carry__5_n_14,L_num_5_fu_154_p2_carry__5_n_15,L_num_5_fu_154_p2_carry__5_n_16,L_num_5_fu_154_p2_carry__5_n_17,L_num_5_fu_154_p2_carry__5_n_18,L_num_5_fu_154_p2_carry__5_n_19}),
        .DI(shl_ln120_fu_137_p2[55:48]),
        .O(L_num_5_fu_154_p2[56:49]),
        .S({L_num_5_fu_154_p2_carry__5_i_1_n_12,L_num_5_fu_154_p2_carry__5_i_2_n_12,L_num_5_fu_154_p2_carry__5_i_3_n_12,L_num_5_fu_154_p2_carry__5_i_4_n_12,L_num_5_fu_154_p2_carry__5_i_5_n_12,L_num_5_fu_154_p2_carry__5_i_6_n_12,L_num_5_fu_154_p2_carry__5_i_7_n_12,L_num_5_fu_154_p2_carry__5_i_8_n_12}));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__5_i_1
       (.I0(shl_ln120_fu_137_p2[55]),
        .I1(shl_ln120_fu_137_p2[56]),
        .O(L_num_5_fu_154_p2_carry__5_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__5_i_2
       (.I0(shl_ln120_fu_137_p2[54]),
        .I1(shl_ln120_fu_137_p2[55]),
        .O(L_num_5_fu_154_p2_carry__5_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__5_i_3
       (.I0(shl_ln120_fu_137_p2[53]),
        .I1(shl_ln120_fu_137_p2[54]),
        .O(L_num_5_fu_154_p2_carry__5_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__5_i_4
       (.I0(shl_ln120_fu_137_p2[52]),
        .I1(shl_ln120_fu_137_p2[53]),
        .O(L_num_5_fu_154_p2_carry__5_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__5_i_5
       (.I0(shl_ln120_fu_137_p2[51]),
        .I1(shl_ln120_fu_137_p2[52]),
        .O(L_num_5_fu_154_p2_carry__5_i_5_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__5_i_6
       (.I0(shl_ln120_fu_137_p2[50]),
        .I1(shl_ln120_fu_137_p2[51]),
        .O(L_num_5_fu_154_p2_carry__5_i_6_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__5_i_7
       (.I0(shl_ln120_fu_137_p2[49]),
        .I1(shl_ln120_fu_137_p2[50]),
        .O(L_num_5_fu_154_p2_carry__5_i_7_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__5_i_8
       (.I0(shl_ln120_fu_137_p2[48]),
        .I1(shl_ln120_fu_137_p2[49]),
        .O(L_num_5_fu_154_p2_carry__5_i_8_n_12));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 L_num_5_fu_154_p2_carry__6
       (.CI(L_num_5_fu_154_p2_carry__5_n_12),
        .CI_TOP(1'b0),
        .CO({NLW_L_num_5_fu_154_p2_carry__6_CO_UNCONNECTED[7:5],L_num_5_fu_154_p2_carry__6_n_15,L_num_5_fu_154_p2_carry__6_n_16,L_num_5_fu_154_p2_carry__6_n_17,L_num_5_fu_154_p2_carry__6_n_18,L_num_5_fu_154_p2_carry__6_n_19}),
        .DI({1'b0,1'b0,1'b0,shl_ln120_fu_137_p2[60:56]}),
        .O({NLW_L_num_5_fu_154_p2_carry__6_O_UNCONNECTED[7:6],L_num_5_fu_154_p2[62:57]}),
        .S({1'b0,1'b0,L_num_5_fu_154_p2_carry__6_i_1_n_12,L_num_5_fu_154_p2_carry__6_i_2_n_12,L_num_5_fu_154_p2_carry__6_i_3_n_12,L_num_5_fu_154_p2_carry__6_i_4_n_12,L_num_5_fu_154_p2_carry__6_i_5_n_12,L_num_5_fu_154_p2_carry__6_i_6_n_12}));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__6_i_1
       (.I0(shl_ln120_fu_137_p2[61]),
        .I1(shl_ln120_fu_137_p2[62]),
        .O(L_num_5_fu_154_p2_carry__6_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__6_i_2
       (.I0(shl_ln120_fu_137_p2[60]),
        .I1(shl_ln120_fu_137_p2[61]),
        .O(L_num_5_fu_154_p2_carry__6_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__6_i_3
       (.I0(shl_ln120_fu_137_p2[59]),
        .I1(shl_ln120_fu_137_p2[60]),
        .O(L_num_5_fu_154_p2_carry__6_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__6_i_4
       (.I0(shl_ln120_fu_137_p2[58]),
        .I1(shl_ln120_fu_137_p2[59]),
        .O(L_num_5_fu_154_p2_carry__6_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__6_i_5
       (.I0(shl_ln120_fu_137_p2[57]),
        .I1(shl_ln120_fu_137_p2[58]),
        .O(L_num_5_fu_154_p2_carry__6_i_5_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry__6_i_6
       (.I0(shl_ln120_fu_137_p2[56]),
        .I1(shl_ln120_fu_137_p2[57]),
        .O(L_num_5_fu_154_p2_carry__6_i_6_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    L_num_5_fu_154_p2_carry_i_1
       (.I0(sext_ln121_reg_218[0]),
        .O(L_num_5_fu_154_p2_carry_i_1_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry_i_2
       (.I0(shl_ln120_fu_137_p2[8]),
        .I1(sext_ln121_reg_218[8]),
        .O(L_num_5_fu_154_p2_carry_i_2_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry_i_3
       (.I0(shl_ln120_fu_137_p2[7]),
        .I1(sext_ln121_reg_218[7]),
        .O(L_num_5_fu_154_p2_carry_i_3_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry_i_4
       (.I0(shl_ln120_fu_137_p2[6]),
        .I1(sext_ln121_reg_218[6]),
        .O(L_num_5_fu_154_p2_carry_i_4_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry_i_5
       (.I0(shl_ln120_fu_137_p2[5]),
        .I1(sext_ln121_reg_218[5]),
        .O(L_num_5_fu_154_p2_carry_i_5_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry_i_6
       (.I0(shl_ln120_fu_137_p2[4]),
        .I1(sext_ln121_reg_218[4]),
        .O(L_num_5_fu_154_p2_carry_i_6_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry_i_7
       (.I0(shl_ln120_fu_137_p2[3]),
        .I1(sext_ln121_reg_218[3]),
        .O(L_num_5_fu_154_p2_carry_i_7_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry_i_8
       (.I0(shl_ln120_fu_137_p2[2]),
        .I1(sext_ln121_reg_218[2]),
        .O(L_num_5_fu_154_p2_carry_i_8_n_12));
  LUT2 #(
    .INIT(4'h9)) 
    L_num_5_fu_154_p2_carry_i_9
       (.I0(shl_ln120_fu_137_p2[1]),
        .I1(sext_ln121_reg_218[1]),
        .O(L_num_5_fu_154_p2_carry_i_9_n_12));
  LUT4 #(
    .INIT(16'h88B8)) 
    \L_num_fu_48[0]_i_1 
       (.I0(\L_num_fu_48_reg[14]_0 [0]),
        .I1(L_num_fu_481),
        .I2(sext_ln121_reg_218[0]),
        .I3(icmp_ln144_fu_143_p2),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_fu_48[10]_i_1 
       (.I0(\L_num_fu_48_reg[14]_0 [10]),
        .I1(L_num_fu_481),
        .I2(shl_ln120_fu_137_p2[10]),
        .I3(icmp_ln144_fu_143_p2),
        .I4(L_num_5_fu_154_p2[10]),
        .O(p_1_in[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_fu_48[11]_i_1 
       (.I0(\L_num_fu_48_reg[14]_0 [11]),
        .I1(L_num_fu_481),
        .I2(shl_ln120_fu_137_p2[11]),
        .I3(icmp_ln144_fu_143_p2),
        .I4(L_num_5_fu_154_p2[11]),
        .O(p_1_in[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_fu_48[12]_i_1 
       (.I0(\L_num_fu_48_reg[14]_0 [12]),
        .I1(L_num_fu_481),
        .I2(shl_ln120_fu_137_p2[12]),
        .I3(icmp_ln144_fu_143_p2),
        .I4(L_num_5_fu_154_p2[12]),
        .O(p_1_in[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_fu_48[13]_i_1 
       (.I0(\L_num_fu_48_reg[14]_0 [13]),
        .I1(L_num_fu_481),
        .I2(shl_ln120_fu_137_p2[13]),
        .I3(icmp_ln144_fu_143_p2),
        .I4(L_num_5_fu_154_p2[13]),
        .O(p_1_in[13]));
  LUT3 #(
    .INIT(8'hF4)) 
    \L_num_fu_48[14]_i_1 
       (.I0(\icmp_ln134_reg_223_reg_n_12_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(L_num_fu_481),
        .O(\L_num_fu_48[14]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_fu_48[14]_i_2 
       (.I0(\L_num_fu_48_reg[14]_0 [14]),
        .I1(L_num_fu_481),
        .I2(shl_ln120_fu_137_p2[14]),
        .I3(icmp_ln144_fu_143_p2),
        .I4(L_num_5_fu_154_p2[14]),
        .O(p_1_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[15]_i_1 
       (.I0(shl_ln120_fu_137_p2[15]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[15]),
        .O(\L_num_fu_48[15]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[16]_i_1 
       (.I0(shl_ln120_fu_137_p2[16]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[16]),
        .O(\L_num_fu_48[16]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[17]_i_1 
       (.I0(shl_ln120_fu_137_p2[17]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[17]),
        .O(\L_num_fu_48[17]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[18]_i_1 
       (.I0(shl_ln120_fu_137_p2[18]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[18]),
        .O(\L_num_fu_48[18]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[19]_i_1 
       (.I0(shl_ln120_fu_137_p2[19]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[19]),
        .O(\L_num_fu_48[19]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_fu_48[1]_i_1 
       (.I0(\L_num_fu_48_reg[14]_0 [1]),
        .I1(L_num_fu_481),
        .I2(shl_ln120_fu_137_p2[1]),
        .I3(icmp_ln144_fu_143_p2),
        .I4(L_num_5_fu_154_p2[1]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[20]_i_1 
       (.I0(shl_ln120_fu_137_p2[20]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[20]),
        .O(\L_num_fu_48[20]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[21]_i_1 
       (.I0(shl_ln120_fu_137_p2[21]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[21]),
        .O(\L_num_fu_48[21]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[22]_i_1 
       (.I0(shl_ln120_fu_137_p2[22]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[22]),
        .O(\L_num_fu_48[22]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[23]_i_1 
       (.I0(shl_ln120_fu_137_p2[23]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[23]),
        .O(\L_num_fu_48[23]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[24]_i_1 
       (.I0(shl_ln120_fu_137_p2[24]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[24]),
        .O(\L_num_fu_48[24]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[25]_i_1 
       (.I0(shl_ln120_fu_137_p2[25]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[25]),
        .O(\L_num_fu_48[25]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[26]_i_1 
       (.I0(shl_ln120_fu_137_p2[26]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[26]),
        .O(\L_num_fu_48[26]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[27]_i_1 
       (.I0(shl_ln120_fu_137_p2[27]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[27]),
        .O(\L_num_fu_48[27]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[28]_i_1 
       (.I0(shl_ln120_fu_137_p2[28]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[28]),
        .O(\L_num_fu_48[28]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[29]_i_1 
       (.I0(shl_ln120_fu_137_p2[29]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[29]),
        .O(\L_num_fu_48[29]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_fu_48[2]_i_1 
       (.I0(\L_num_fu_48_reg[14]_0 [2]),
        .I1(L_num_fu_481),
        .I2(shl_ln120_fu_137_p2[2]),
        .I3(icmp_ln144_fu_143_p2),
        .I4(L_num_5_fu_154_p2[2]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[30]_i_1 
       (.I0(shl_ln120_fu_137_p2[30]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[30]),
        .O(\L_num_fu_48[30]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[31]_i_1 
       (.I0(shl_ln120_fu_137_p2[31]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[31]),
        .O(\L_num_fu_48[31]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[32]_i_1 
       (.I0(shl_ln120_fu_137_p2[32]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[32]),
        .O(\L_num_fu_48[32]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[33]_i_1 
       (.I0(shl_ln120_fu_137_p2[33]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[33]),
        .O(\L_num_fu_48[33]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[34]_i_1 
       (.I0(shl_ln120_fu_137_p2[34]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[34]),
        .O(\L_num_fu_48[34]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[35]_i_1 
       (.I0(shl_ln120_fu_137_p2[35]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[35]),
        .O(\L_num_fu_48[35]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[36]_i_1 
       (.I0(shl_ln120_fu_137_p2[36]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[36]),
        .O(\L_num_fu_48[36]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[37]_i_1 
       (.I0(shl_ln120_fu_137_p2[37]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[37]),
        .O(\L_num_fu_48[37]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[38]_i_1 
       (.I0(shl_ln120_fu_137_p2[38]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[38]),
        .O(\L_num_fu_48[38]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[39]_i_1 
       (.I0(shl_ln120_fu_137_p2[39]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[39]),
        .O(\L_num_fu_48[39]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_fu_48[3]_i_1 
       (.I0(\L_num_fu_48_reg[14]_0 [3]),
        .I1(L_num_fu_481),
        .I2(shl_ln120_fu_137_p2[3]),
        .I3(icmp_ln144_fu_143_p2),
        .I4(L_num_5_fu_154_p2[3]),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[40]_i_1 
       (.I0(shl_ln120_fu_137_p2[40]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[40]),
        .O(\L_num_fu_48[40]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[41]_i_1 
       (.I0(shl_ln120_fu_137_p2[41]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[41]),
        .O(\L_num_fu_48[41]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[42]_i_1 
       (.I0(shl_ln120_fu_137_p2[42]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[42]),
        .O(\L_num_fu_48[42]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[43]_i_1 
       (.I0(shl_ln120_fu_137_p2[43]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[43]),
        .O(\L_num_fu_48[43]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[44]_i_1 
       (.I0(shl_ln120_fu_137_p2[44]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[44]),
        .O(\L_num_fu_48[44]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[45]_i_1 
       (.I0(shl_ln120_fu_137_p2[45]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[45]),
        .O(\L_num_fu_48[45]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[46]_i_1 
       (.I0(shl_ln120_fu_137_p2[46]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[46]),
        .O(\L_num_fu_48[46]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[47]_i_1 
       (.I0(shl_ln120_fu_137_p2[47]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[47]),
        .O(\L_num_fu_48[47]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[48]_i_1 
       (.I0(shl_ln120_fu_137_p2[48]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[48]),
        .O(\L_num_fu_48[48]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[49]_i_1 
       (.I0(shl_ln120_fu_137_p2[49]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[49]),
        .O(\L_num_fu_48[49]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_fu_48[4]_i_1 
       (.I0(\L_num_fu_48_reg[14]_0 [4]),
        .I1(L_num_fu_481),
        .I2(shl_ln120_fu_137_p2[4]),
        .I3(icmp_ln144_fu_143_p2),
        .I4(L_num_5_fu_154_p2[4]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[50]_i_1 
       (.I0(shl_ln120_fu_137_p2[50]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[50]),
        .O(\L_num_fu_48[50]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[51]_i_1 
       (.I0(shl_ln120_fu_137_p2[51]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[51]),
        .O(\L_num_fu_48[51]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[52]_i_1 
       (.I0(shl_ln120_fu_137_p2[52]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[52]),
        .O(\L_num_fu_48[52]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[53]_i_1 
       (.I0(shl_ln120_fu_137_p2[53]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[53]),
        .O(\L_num_fu_48[53]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[54]_i_1 
       (.I0(shl_ln120_fu_137_p2[54]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[54]),
        .O(\L_num_fu_48[54]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[55]_i_1 
       (.I0(shl_ln120_fu_137_p2[55]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[55]),
        .O(\L_num_fu_48[55]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[56]_i_1 
       (.I0(shl_ln120_fu_137_p2[56]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[56]),
        .O(\L_num_fu_48[56]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[57]_i_1 
       (.I0(shl_ln120_fu_137_p2[57]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[57]),
        .O(\L_num_fu_48[57]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[58]_i_1 
       (.I0(shl_ln120_fu_137_p2[58]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[58]),
        .O(\L_num_fu_48[58]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[59]_i_1 
       (.I0(shl_ln120_fu_137_p2[59]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[59]),
        .O(\L_num_fu_48[59]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_fu_48[5]_i_1 
       (.I0(\L_num_fu_48_reg[14]_0 [5]),
        .I1(L_num_fu_481),
        .I2(shl_ln120_fu_137_p2[5]),
        .I3(icmp_ln144_fu_143_p2),
        .I4(L_num_5_fu_154_p2[5]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[60]_i_1 
       (.I0(shl_ln120_fu_137_p2[60]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[60]),
        .O(\L_num_fu_48[60]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[61]_i_1 
       (.I0(shl_ln120_fu_137_p2[61]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[61]),
        .O(\L_num_fu_48[61]_i_1_n_12 ));
  LUT3 #(
    .INIT(8'h40)) 
    \L_num_fu_48[62]_i_1 
       (.I0(icmp_ln134_fu_91_p2),
        .I1(ap_CS_fsm_state1),
        .I2(grp_gsm_div_fu_290_ap_start_reg),
        .O(L_num_fu_481));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \L_num_fu_48[62]_i_2 
       (.I0(shl_ln120_fu_137_p2[62]),
        .I1(icmp_ln144_fu_143_p2),
        .I2(L_num_5_fu_154_p2[62]),
        .O(\L_num_fu_48[62]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_fu_48[6]_i_1 
       (.I0(\L_num_fu_48_reg[14]_0 [6]),
        .I1(L_num_fu_481),
        .I2(shl_ln120_fu_137_p2[6]),
        .I3(icmp_ln144_fu_143_p2),
        .I4(L_num_5_fu_154_p2[6]),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_fu_48[7]_i_1 
       (.I0(\L_num_fu_48_reg[14]_0 [7]),
        .I1(L_num_fu_481),
        .I2(shl_ln120_fu_137_p2[7]),
        .I3(icmp_ln144_fu_143_p2),
        .I4(L_num_5_fu_154_p2[7]),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_fu_48[8]_i_1 
       (.I0(\L_num_fu_48_reg[14]_0 [8]),
        .I1(L_num_fu_481),
        .I2(shl_ln120_fu_137_p2[8]),
        .I3(icmp_ln144_fu_143_p2),
        .I4(L_num_5_fu_154_p2[8]),
        .O(p_1_in[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \L_num_fu_48[9]_i_1 
       (.I0(\L_num_fu_48_reg[14]_0 [9]),
        .I1(L_num_fu_481),
        .I2(shl_ln120_fu_137_p2[9]),
        .I3(icmp_ln144_fu_143_p2),
        .I4(L_num_5_fu_154_p2[9]),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[0] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(p_1_in[0]),
        .Q(shl_ln120_fu_137_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[10] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(p_1_in[10]),
        .Q(shl_ln120_fu_137_p2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[11] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(p_1_in[11]),
        .Q(shl_ln120_fu_137_p2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[12] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(p_1_in[12]),
        .Q(shl_ln120_fu_137_p2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[13] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(p_1_in[13]),
        .Q(shl_ln120_fu_137_p2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[14] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(p_1_in[14]),
        .Q(shl_ln120_fu_137_p2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[15] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[15]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[16]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[16] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[16]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[17]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[17] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[17]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[18]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[18] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[18]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[19]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[19] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[19]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[20]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[1] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(p_1_in[1]),
        .Q(shl_ln120_fu_137_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[20] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[20]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[21]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[21] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[21]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[22]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[22] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[22]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[23]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[23] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[23]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[24]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[24] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[24]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[25]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[25] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[25]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[26]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[26] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[26]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[27]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[27] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[27]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[28]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[28] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[28]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[29]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[29] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[29]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[30]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[2] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(p_1_in[2]),
        .Q(shl_ln120_fu_137_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[30] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[30]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[31]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[31] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[31]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[32]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[32] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[32]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[33]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[33] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[33]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[34]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[34] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[34]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[35]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[35] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[35]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[36]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[36] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[36]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[37]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[37] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[37]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[38]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[38] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[38]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[39]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[39] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[39]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[40]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[3] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(p_1_in[3]),
        .Q(shl_ln120_fu_137_p2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[40] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[40]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[41]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[41] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[41]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[42]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[42] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[42]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[43]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[43] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[43]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[44]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[44] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[44]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[45]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[45] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[45]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[46]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[46] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[46]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[47]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[47] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[47]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[48]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[48] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[48]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[49]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[49] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[49]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[50]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[4] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(p_1_in[4]),
        .Q(shl_ln120_fu_137_p2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[50] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[50]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[51]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[51] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[51]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[52]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[52] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[52]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[53]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[53] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[53]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[54]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[54] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[54]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[55]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[55] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[55]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[56]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[56] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[56]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[57]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[57] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[57]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[58]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[58] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[58]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[59]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[59] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[59]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[60]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[5] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(p_1_in[5]),
        .Q(shl_ln120_fu_137_p2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[60] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[60]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[61]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[61] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[61]_i_1_n_12 ),
        .Q(shl_ln120_fu_137_p2[62]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[62] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(\L_num_fu_48[62]_i_2_n_12 ),
        .Q(\L_num_fu_48_reg_n_12_[62] ),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[6] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(p_1_in[6]),
        .Q(shl_ln120_fu_137_p2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[7] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(p_1_in[7]),
        .Q(shl_ln120_fu_137_p2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[8] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(p_1_in[8]),
        .Q(shl_ln120_fu_137_p2[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \L_num_fu_48_reg[9] 
       (.C(ap_clk),
        .CE(\L_num_fu_48[14]_i_1_n_12 ),
        .D(p_1_in[9]),
        .Q(shl_ln120_fu_137_p2[10]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h2E)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(LARc_ce0_INST_0_i_4_n_12),
        .I1(ap_CS_fsm_state1),
        .I2(grp_gsm_div_fu_290_ap_start_reg),
        .O(\ap_CS_fsm[0]_i_1__0_n_12 ));
  LUT5 #(
    .INIT(32'h02FF0202)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(\ap_CS_fsm[0]_i_2_n_12 ),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(grp_Reflection_coefficients_fu_111_ap_start_reg),
        .I4(Q[0]),
        .O(\ap_CS_fsm_reg[12] [0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h8A8AAA8A)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(Q[3]),
        .I1(LARc_ce0_INST_0_i_4_n_12),
        .I2(LARc_ce0_2),
        .I3(ap_CS_fsm_state1),
        .I4(grp_gsm_div_fu_290_ap_start_reg),
        .O(\ap_CS_fsm[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8F88)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(Q[3]),
        .I1(\ap_CS_fsm[11]_i_2_n_12 ),
        .I2(icmp_ln204_fu_482_p2),
        .I3(Q[1]),
        .I4(\ap_CS_fsm_reg[11]_0 ),
        .I5(\ap_CS_fsm_reg[11] ),
        .O(\ap_CS_fsm_reg[12] [1]));
  LUT6 #(
    .INIT(64'h0000000000000B00)) 
    \ap_CS_fsm[11]_i_2 
       (.I0(grp_gsm_div_fu_290_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .I2(\ap_CS_fsm_reg[11]_1 ),
        .I3(icmp_ln204_reg_774),
        .I4(\ap_CS_fsm_reg[11]_2 ),
        .I5(LARc_ce0_INST_0_i_4_n_12),
        .O(\ap_CS_fsm[11]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(\ap_CS_fsm[12]_i_2_n_12 ),
        .I1(ap_NS_fsm),
        .I2(Q[4]),
        .O(\ap_CS_fsm_reg[12] [2]));
  LUT6 #(
    .INIT(64'hAAAAAAA200000000)) 
    \ap_CS_fsm[12]_i_2 
       (.I0(\ap_CS_fsm[0]_i_2_n_12 ),
        .I1(\ap_CS_fsm_reg[12]_0 [3]),
        .I2(\ap_CS_fsm_reg[12]_0 [0]),
        .I3(\ap_CS_fsm_reg[12]_0 [1]),
        .I4(\ap_CS_fsm_reg[12]_0 [2]),
        .I5(LARc_ce0_2),
        .O(\ap_CS_fsm[12]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(grp_gsm_div_fu_290_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .I2(LARc_ce0_INST_0_i_4_n_12),
        .O(\ap_CS_fsm[1]_i_1__1_n_12 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(LARc_ce0_0[0]),
        .I1(\ap_CS_fsm_reg[12] [0]),
        .I2(LARc_ce0_0[1]),
        .O(\ap_CS_fsm_reg[3] [0]));
  LUT6 #(
    .INIT(64'h8F8888888FFF8888)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(LARc_ce0_0[1]),
        .I1(\ap_CS_fsm_reg[12] [0]),
        .I2(\i_fu_76_reg[1] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(LARc_ce0_0[2]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm_reg[3] [1]));
  LUT4 #(
    .INIT(16'h0040)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(\ap_CS_fsm_reg[4]_0 [1]),
        .I1(\ap_CS_fsm_reg[4]_0 [0]),
        .I2(\ap_CS_fsm_reg[4]_0 [3]),
        .I3(\ap_CS_fsm_reg[4]_0 [2]),
        .O(\i_fu_76_reg[1] ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__0_n_12 ),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[1]_i_1__1_n_12 ),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h0000000077777000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(\i_fu_76_reg[1] ),
        .I1(LARc_ce0_0[2]),
        .I2(LARc_ce0_0[1]),
        .I3(\ap_CS_fsm_reg[12] [0]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst),
        .O(\ap_CS_fsm_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \ap_return_preg[0]_i_1 
       (.I0(icmp_ln144_fu_143_p2),
        .I1(\retval_0_reg_68[15]_i_3_n_12 ),
        .I2(retval_0_reg_68[0]),
        .I3(LARc_ce0_INST_0_i_4_n_12),
        .I4(ap_return_preg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_return_preg[10]_i_1 
       (.I0(div_6_fu_165_p3[10]),
        .I1(\retval_0_reg_68[15]_i_3_n_12 ),
        .I2(retval_0_reg_68[10]),
        .I3(LARc_ce0_INST_0_i_4_n_12),
        .I4(ap_return_preg[10]),
        .O(grp_gsm_div_fu_290_ap_return[10]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_return_preg[11]_i_1 
       (.I0(div_6_fu_165_p3[11]),
        .I1(\retval_0_reg_68[15]_i_3_n_12 ),
        .I2(retval_0_reg_68[11]),
        .I3(LARc_ce0_INST_0_i_4_n_12),
        .I4(ap_return_preg[11]),
        .O(grp_gsm_div_fu_290_ap_return[11]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_return_preg[12]_i_1 
       (.I0(div_6_fu_165_p3[12]),
        .I1(\retval_0_reg_68[15]_i_3_n_12 ),
        .I2(retval_0_reg_68[12]),
        .I3(LARc_ce0_INST_0_i_4_n_12),
        .I4(ap_return_preg[12]),
        .O(grp_gsm_div_fu_290_ap_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_return_preg[13]_i_1 
       (.I0(div_6_fu_165_p3[13]),
        .I1(\retval_0_reg_68[15]_i_3_n_12 ),
        .I2(retval_0_reg_68[13]),
        .I3(LARc_ce0_INST_0_i_4_n_12),
        .I4(ap_return_preg[13]),
        .O(grp_gsm_div_fu_290_ap_return[13]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_return_preg[14]_i_1 
       (.I0(div_6_fu_165_p3[14]),
        .I1(\retval_0_reg_68[15]_i_3_n_12 ),
        .I2(retval_0_reg_68[14]),
        .I3(LARc_ce0_INST_0_i_4_n_12),
        .I4(ap_return_preg[14]),
        .O(grp_gsm_div_fu_290_ap_return[14]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_return_preg[15]_i_1 
       (.I0(div_6_fu_165_p3[15]),
        .I1(\retval_0_reg_68[15]_i_3_n_12 ),
        .I2(retval_0_reg_68[15]),
        .I3(LARc_ce0_INST_0_i_4_n_12),
        .I4(ap_return_preg[15]),
        .O(grp_gsm_div_fu_290_ap_return[15]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_return_preg[1]_i_1 
       (.I0(div_6_fu_165_p3[1]),
        .I1(\retval_0_reg_68[15]_i_3_n_12 ),
        .I2(retval_0_reg_68[1]),
        .I3(LARc_ce0_INST_0_i_4_n_12),
        .I4(ap_return_preg[1]),
        .O(grp_gsm_div_fu_290_ap_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_return_preg[2]_i_1 
       (.I0(div_6_fu_165_p3[2]),
        .I1(\retval_0_reg_68[15]_i_3_n_12 ),
        .I2(retval_0_reg_68[2]),
        .I3(LARc_ce0_INST_0_i_4_n_12),
        .I4(ap_return_preg[2]),
        .O(grp_gsm_div_fu_290_ap_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_return_preg[3]_i_1 
       (.I0(div_6_fu_165_p3[3]),
        .I1(\retval_0_reg_68[15]_i_3_n_12 ),
        .I2(retval_0_reg_68[3]),
        .I3(LARc_ce0_INST_0_i_4_n_12),
        .I4(ap_return_preg[3]),
        .O(grp_gsm_div_fu_290_ap_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_return_preg[4]_i_1 
       (.I0(div_6_fu_165_p3[4]),
        .I1(\retval_0_reg_68[15]_i_3_n_12 ),
        .I2(retval_0_reg_68[4]),
        .I3(LARc_ce0_INST_0_i_4_n_12),
        .I4(ap_return_preg[4]),
        .O(grp_gsm_div_fu_290_ap_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_return_preg[5]_i_1 
       (.I0(div_6_fu_165_p3[5]),
        .I1(\retval_0_reg_68[15]_i_3_n_12 ),
        .I2(retval_0_reg_68[5]),
        .I3(LARc_ce0_INST_0_i_4_n_12),
        .I4(ap_return_preg[5]),
        .O(grp_gsm_div_fu_290_ap_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_return_preg[6]_i_1 
       (.I0(div_6_fu_165_p3[6]),
        .I1(\retval_0_reg_68[15]_i_3_n_12 ),
        .I2(retval_0_reg_68[6]),
        .I3(LARc_ce0_INST_0_i_4_n_12),
        .I4(ap_return_preg[6]),
        .O(grp_gsm_div_fu_290_ap_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_return_preg[7]_i_1 
       (.I0(div_6_fu_165_p3[7]),
        .I1(\retval_0_reg_68[15]_i_3_n_12 ),
        .I2(retval_0_reg_68[7]),
        .I3(LARc_ce0_INST_0_i_4_n_12),
        .I4(ap_return_preg[7]),
        .O(grp_gsm_div_fu_290_ap_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_return_preg[8]_i_1 
       (.I0(div_6_fu_165_p3[8]),
        .I1(\retval_0_reg_68[15]_i_3_n_12 ),
        .I2(retval_0_reg_68[8]),
        .I3(LARc_ce0_INST_0_i_4_n_12),
        .I4(ap_return_preg[8]),
        .O(grp_gsm_div_fu_290_ap_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_return_preg[9]_i_1 
       (.I0(div_6_fu_165_p3[9]),
        .I1(\retval_0_reg_68[15]_i_3_n_12 ),
        .I2(retval_0_reg_68[9]),
        .I3(LARc_ce0_INST_0_i_4_n_12),
        .I4(ap_return_preg[9]),
        .O(grp_gsm_div_fu_290_ap_return[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(ap_return_preg[0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_290_ap_return[10]),
        .Q(ap_return_preg[10]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_290_ap_return[11]),
        .Q(ap_return_preg[11]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_290_ap_return[12]),
        .Q(ap_return_preg[12]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_290_ap_return[13]),
        .Q(ap_return_preg[13]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_290_ap_return[14]),
        .Q(ap_return_preg[14]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_290_ap_return[15]),
        .Q(ap_return_preg[15]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_290_ap_return[1]),
        .Q(ap_return_preg[1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_290_ap_return[2]),
        .Q(ap_return_preg[2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_290_ap_return[3]),
        .Q(ap_return_preg[3]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_290_ap_return[4]),
        .Q(ap_return_preg[4]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_290_ap_return[5]),
        .Q(ap_return_preg[5]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_290_ap_return[6]),
        .Q(ap_return_preg[6]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_290_ap_return[7]),
        .Q(ap_return_preg[7]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_290_ap_return[8]),
        .Q(ap_return_preg[8]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_div_fu_290_ap_return[9]),
        .Q(ap_return_preg[9]),
        .R(ap_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \div_fu_44[0]_i_1 
       (.I0(icmp_ln144_fu_143_p2),
        .O(div_6_fu_165_p3[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \div_fu_44[14]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\icmp_ln134_reg_223_reg_n_12_[0] ),
        .O(L_num_fu_480));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_44_reg[0] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(div_6_fu_165_p3[0]),
        .Q(div_6_fu_165_p3[1]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_44_reg[10] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(div_6_fu_165_p3[10]),
        .Q(div_6_fu_165_p3[11]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_44_reg[11] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(div_6_fu_165_p3[11]),
        .Q(div_6_fu_165_p3[12]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_44_reg[12] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(div_6_fu_165_p3[12]),
        .Q(div_6_fu_165_p3[13]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_44_reg[13] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(div_6_fu_165_p3[13]),
        .Q(div_6_fu_165_p3[14]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_44_reg[14] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(div_6_fu_165_p3[14]),
        .Q(div_6_fu_165_p3[15]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_44_reg[1] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(div_6_fu_165_p3[1]),
        .Q(div_6_fu_165_p3[2]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_44_reg[2] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(div_6_fu_165_p3[2]),
        .Q(div_6_fu_165_p3[3]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_44_reg[3] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(div_6_fu_165_p3[3]),
        .Q(div_6_fu_165_p3[4]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_44_reg[4] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(div_6_fu_165_p3[4]),
        .Q(div_6_fu_165_p3[5]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_44_reg[5] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(div_6_fu_165_p3[5]),
        .Q(div_6_fu_165_p3[6]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_44_reg[6] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(div_6_fu_165_p3[6]),
        .Q(div_6_fu_165_p3[7]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_44_reg[7] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(div_6_fu_165_p3[7]),
        .Q(div_6_fu_165_p3[8]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_44_reg[8] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(div_6_fu_165_p3[8]),
        .Q(div_6_fu_165_p3[9]),
        .R(L_num_fu_481));
  FDRE #(
    .INIT(1'b0)) 
    \div_fu_44_reg[9] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(div_6_fu_165_p3[9]),
        .Q(div_6_fu_165_p3[10]),
        .R(L_num_fu_481));
  LUT5 #(
    .INIT(32'hFFFDFF00)) 
    grp_Reflection_coefficients_fu_111_ap_start_reg_i_1
       (.I0(\ap_CS_fsm[0]_i_2_n_12 ),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(LARc_ce0_0[0]),
        .I4(grp_Reflection_coefficients_fu_111_ap_start_reg),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h7530)) 
    grp_gsm_div_fu_290_ap_start_reg_i_1
       (.I0(LARc_ce0_INST_0_i_4_n_12),
        .I1(grp_gsm_div_fu_290_ap_start_reg_reg),
        .I2(Q[2]),
        .I3(grp_gsm_div_fu_290_ap_start_reg),
        .O(\ap_CS_fsm_reg[10] ));
  LUT4 #(
    .INIT(16'hFDFC)) 
    grp_gsm_mult_r_fu_298_ap_start_reg_i_1
       (.I0(grp_gsm_mult_r_fu_298_ap_start_reg_reg),
        .I1(\ap_CS_fsm[12]_i_2_n_12 ),
        .I2(Q[5]),
        .I3(grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_start),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \icmp_ln134_reg_223[0]_i_1 
       (.I0(\icmp_ln134_reg_223[0]_i_2_n_12 ),
        .I1(\icmp_ln134_reg_223[0]_i_3_n_12 ),
        .I2(\L_num_fu_48_reg[14]_0 [0]),
        .I3(\L_num_fu_48_reg[14]_0 [6]),
        .I4(\L_num_fu_48_reg[14]_0 [2]),
        .I5(\icmp_ln134_reg_223[0]_i_4_n_12 ),
        .O(icmp_ln134_fu_91_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln134_reg_223[0]_i_2 
       (.I0(\L_num_fu_48_reg[14]_0 [4]),
        .I1(\L_num_fu_48_reg[14]_0 [1]),
        .I2(\L_num_fu_48_reg[14]_0 [3]),
        .I3(\L_num_fu_48_reg[14]_0 [5]),
        .O(\icmp_ln134_reg_223[0]_i_2_n_12 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln134_reg_223[0]_i_3 
       (.I0(\L_num_fu_48_reg[14]_0 [13]),
        .I1(\L_num_fu_48_reg[14]_0 [14]),
        .I2(\L_num_fu_48_reg[14]_0 [7]),
        .I3(\L_num_fu_48_reg[14]_0 [8]),
        .O(\icmp_ln134_reg_223[0]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln134_reg_223[0]_i_4 
       (.I0(\L_num_fu_48_reg[14]_0 [12]),
        .I1(\L_num_fu_48_reg[14]_0 [9]),
        .I2(\L_num_fu_48_reg[14]_0 [10]),
        .I3(\L_num_fu_48_reg[14]_0 [11]),
        .O(\icmp_ln134_reg_223[0]_i_4_n_12 ));
  FDRE \icmp_ln134_reg_223_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln134_fu_91_p2),
        .Q(\icmp_ln134_reg_223_reg_n_12_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln144_fu_143_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln144_fu_143_p2_carry_n_12,icmp_ln144_fu_143_p2_carry_n_13,icmp_ln144_fu_143_p2_carry_n_14,icmp_ln144_fu_143_p2_carry_n_15,icmp_ln144_fu_143_p2_carry_n_16,icmp_ln144_fu_143_p2_carry_n_17,icmp_ln144_fu_143_p2_carry_n_18,icmp_ln144_fu_143_p2_carry_n_19}),
        .DI({icmp_ln144_fu_143_p2_carry_i_1_n_12,icmp_ln144_fu_143_p2_carry_i_2_n_12,icmp_ln144_fu_143_p2_carry_i_3_n_12,icmp_ln144_fu_143_p2_carry_i_4_n_12,icmp_ln144_fu_143_p2_carry_i_5_n_12,icmp_ln144_fu_143_p2_carry_i_6_n_12,icmp_ln144_fu_143_p2_carry_i_7_n_12,icmp_ln144_fu_143_p2_carry_i_8_n_12}),
        .O(NLW_icmp_ln144_fu_143_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln144_fu_143_p2_carry_i_9_n_12,icmp_ln144_fu_143_p2_carry_i_10_n_12,icmp_ln144_fu_143_p2_carry_i_11_n_12,icmp_ln144_fu_143_p2_carry_i_12_n_12,icmp_ln144_fu_143_p2_carry_i_13_n_12,icmp_ln144_fu_143_p2_carry_i_14_n_12,icmp_ln144_fu_143_p2_carry_i_15_n_12,icmp_ln144_fu_143_p2_carry_i_16_n_12}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln144_fu_143_p2_carry__0
       (.CI(icmp_ln144_fu_143_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({icmp_ln144_fu_143_p2_carry__0_n_12,icmp_ln144_fu_143_p2_carry__0_n_13,icmp_ln144_fu_143_p2_carry__0_n_14,icmp_ln144_fu_143_p2_carry__0_n_15,icmp_ln144_fu_143_p2_carry__0_n_16,icmp_ln144_fu_143_p2_carry__0_n_17,icmp_ln144_fu_143_p2_carry__0_n_18,icmp_ln144_fu_143_p2_carry__0_n_19}),
        .DI({icmp_ln144_fu_143_p2_carry__0_i_1_n_12,icmp_ln144_fu_143_p2_carry__0_i_2_n_12,icmp_ln144_fu_143_p2_carry__0_i_3_n_12,icmp_ln144_fu_143_p2_carry__0_i_4_n_12,icmp_ln144_fu_143_p2_carry__0_i_5_n_12,icmp_ln144_fu_143_p2_carry__0_i_6_n_12,icmp_ln144_fu_143_p2_carry__0_i_7_n_12,icmp_ln144_fu_143_p2_carry__0_i_8_n_12}),
        .O(NLW_icmp_ln144_fu_143_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({icmp_ln144_fu_143_p2_carry__0_i_9_n_12,icmp_ln144_fu_143_p2_carry__0_i_10_n_12,icmp_ln144_fu_143_p2_carry__0_i_11_n_12,icmp_ln144_fu_143_p2_carry__0_i_12_n_12,icmp_ln144_fu_143_p2_carry__0_i_13_n_12,icmp_ln144_fu_143_p2_carry__0_i_14_n_12,icmp_ln144_fu_143_p2_carry__0_i_15_n_12,icmp_ln144_fu_143_p2_carry__0_i_16_n_12}));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__0_i_1
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[31]),
        .I2(shl_ln120_fu_137_p2[30]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_1_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__0_i_10
       (.I0(shl_ln120_fu_137_p2[29]),
        .I1(shl_ln120_fu_137_p2[28]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_10_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__0_i_11
       (.I0(shl_ln120_fu_137_p2[27]),
        .I1(shl_ln120_fu_137_p2[26]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_11_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__0_i_12
       (.I0(shl_ln120_fu_137_p2[25]),
        .I1(shl_ln120_fu_137_p2[24]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_12_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__0_i_13
       (.I0(shl_ln120_fu_137_p2[23]),
        .I1(shl_ln120_fu_137_p2[22]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_13_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__0_i_14
       (.I0(shl_ln120_fu_137_p2[21]),
        .I1(shl_ln120_fu_137_p2[20]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_14_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__0_i_15
       (.I0(shl_ln120_fu_137_p2[19]),
        .I1(shl_ln120_fu_137_p2[18]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_15_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__0_i_16
       (.I0(shl_ln120_fu_137_p2[17]),
        .I1(shl_ln120_fu_137_p2[16]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_16_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__0_i_2
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[29]),
        .I2(shl_ln120_fu_137_p2[28]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_2_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__0_i_3
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[27]),
        .I2(shl_ln120_fu_137_p2[26]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_3_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__0_i_4
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[25]),
        .I2(shl_ln120_fu_137_p2[24]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_4_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__0_i_5
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[23]),
        .I2(shl_ln120_fu_137_p2[22]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_5_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__0_i_6
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[21]),
        .I2(shl_ln120_fu_137_p2[20]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_6_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__0_i_7
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[19]),
        .I2(shl_ln120_fu_137_p2[18]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_7_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__0_i_8
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[17]),
        .I2(shl_ln120_fu_137_p2[16]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_8_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__0_i_9
       (.I0(shl_ln120_fu_137_p2[31]),
        .I1(shl_ln120_fu_137_p2[30]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__0_i_9_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln144_fu_143_p2_carry__1
       (.CI(icmp_ln144_fu_143_p2_carry__0_n_12),
        .CI_TOP(1'b0),
        .CO({icmp_ln144_fu_143_p2_carry__1_n_12,icmp_ln144_fu_143_p2_carry__1_n_13,icmp_ln144_fu_143_p2_carry__1_n_14,icmp_ln144_fu_143_p2_carry__1_n_15,icmp_ln144_fu_143_p2_carry__1_n_16,icmp_ln144_fu_143_p2_carry__1_n_17,icmp_ln144_fu_143_p2_carry__1_n_18,icmp_ln144_fu_143_p2_carry__1_n_19}),
        .DI({icmp_ln144_fu_143_p2_carry__1_i_1_n_12,icmp_ln144_fu_143_p2_carry__1_i_2_n_12,icmp_ln144_fu_143_p2_carry__1_i_3_n_12,icmp_ln144_fu_143_p2_carry__1_i_4_n_12,icmp_ln144_fu_143_p2_carry__1_i_5_n_12,icmp_ln144_fu_143_p2_carry__1_i_6_n_12,icmp_ln144_fu_143_p2_carry__1_i_7_n_12,icmp_ln144_fu_143_p2_carry__1_i_8_n_12}),
        .O(NLW_icmp_ln144_fu_143_p2_carry__1_O_UNCONNECTED[7:0]),
        .S({icmp_ln144_fu_143_p2_carry__1_i_9_n_12,icmp_ln144_fu_143_p2_carry__1_i_10_n_12,icmp_ln144_fu_143_p2_carry__1_i_11_n_12,icmp_ln144_fu_143_p2_carry__1_i_12_n_12,icmp_ln144_fu_143_p2_carry__1_i_13_n_12,icmp_ln144_fu_143_p2_carry__1_i_14_n_12,icmp_ln144_fu_143_p2_carry__1_i_15_n_12,icmp_ln144_fu_143_p2_carry__1_i_16_n_12}));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__1_i_1
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[47]),
        .I2(shl_ln120_fu_137_p2[46]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_1_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__1_i_10
       (.I0(shl_ln120_fu_137_p2[45]),
        .I1(shl_ln120_fu_137_p2[44]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_10_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__1_i_11
       (.I0(shl_ln120_fu_137_p2[43]),
        .I1(shl_ln120_fu_137_p2[42]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_11_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__1_i_12
       (.I0(shl_ln120_fu_137_p2[41]),
        .I1(shl_ln120_fu_137_p2[40]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_12_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__1_i_13
       (.I0(shl_ln120_fu_137_p2[39]),
        .I1(shl_ln120_fu_137_p2[38]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_13_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__1_i_14
       (.I0(shl_ln120_fu_137_p2[37]),
        .I1(shl_ln120_fu_137_p2[36]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_14_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__1_i_15
       (.I0(shl_ln120_fu_137_p2[35]),
        .I1(shl_ln120_fu_137_p2[34]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_15_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__1_i_16
       (.I0(shl_ln120_fu_137_p2[33]),
        .I1(shl_ln120_fu_137_p2[32]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_16_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__1_i_2
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[45]),
        .I2(shl_ln120_fu_137_p2[44]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_2_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__1_i_3
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[43]),
        .I2(shl_ln120_fu_137_p2[42]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_3_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__1_i_4
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[41]),
        .I2(shl_ln120_fu_137_p2[40]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_4_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__1_i_5
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[39]),
        .I2(shl_ln120_fu_137_p2[38]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_5_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__1_i_6
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[37]),
        .I2(shl_ln120_fu_137_p2[36]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_6_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__1_i_7
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[35]),
        .I2(shl_ln120_fu_137_p2[34]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_7_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__1_i_8
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[33]),
        .I2(shl_ln120_fu_137_p2[32]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_8_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__1_i_9
       (.I0(shl_ln120_fu_137_p2[47]),
        .I1(shl_ln120_fu_137_p2[46]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__1_i_9_n_12));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln144_fu_143_p2_carry__2
       (.CI(icmp_ln144_fu_143_p2_carry__1_n_12),
        .CI_TOP(1'b0),
        .CO({icmp_ln144_fu_143_p2,icmp_ln144_fu_143_p2_carry__2_n_13,icmp_ln144_fu_143_p2_carry__2_n_14,icmp_ln144_fu_143_p2_carry__2_n_15,icmp_ln144_fu_143_p2_carry__2_n_16,icmp_ln144_fu_143_p2_carry__2_n_17,icmp_ln144_fu_143_p2_carry__2_n_18,icmp_ln144_fu_143_p2_carry__2_n_19}),
        .DI({icmp_ln144_fu_143_p2_carry__2_i_1_n_12,icmp_ln144_fu_143_p2_carry__2_i_2_n_12,icmp_ln144_fu_143_p2_carry__2_i_3_n_12,icmp_ln144_fu_143_p2_carry__2_i_4_n_12,icmp_ln144_fu_143_p2_carry__2_i_5_n_12,icmp_ln144_fu_143_p2_carry__2_i_6_n_12,icmp_ln144_fu_143_p2_carry__2_i_7_n_12,icmp_ln144_fu_143_p2_carry__2_i_8_n_12}),
        .O(NLW_icmp_ln144_fu_143_p2_carry__2_O_UNCONNECTED[7:0]),
        .S({icmp_ln144_fu_143_p2_carry__2_i_9_n_12,icmp_ln144_fu_143_p2_carry__2_i_10_n_12,icmp_ln144_fu_143_p2_carry__2_i_11_n_12,icmp_ln144_fu_143_p2_carry__2_i_12_n_12,icmp_ln144_fu_143_p2_carry__2_i_13_n_12,icmp_ln144_fu_143_p2_carry__2_i_14_n_12,icmp_ln144_fu_143_p2_carry__2_i_15_n_12,icmp_ln144_fu_143_p2_carry__2_i_16_n_12}));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__2_i_1
       (.I0(\L_num_fu_48_reg_n_12_[62] ),
        .I1(shl_ln120_fu_137_p2[62]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_1_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__2_i_10
       (.I0(shl_ln120_fu_137_p2[61]),
        .I1(shl_ln120_fu_137_p2[60]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_10_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__2_i_11
       (.I0(shl_ln120_fu_137_p2[59]),
        .I1(shl_ln120_fu_137_p2[58]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_11_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__2_i_12
       (.I0(shl_ln120_fu_137_p2[57]),
        .I1(shl_ln120_fu_137_p2[56]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_12_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__2_i_13
       (.I0(shl_ln120_fu_137_p2[55]),
        .I1(shl_ln120_fu_137_p2[54]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_13_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__2_i_14
       (.I0(shl_ln120_fu_137_p2[53]),
        .I1(shl_ln120_fu_137_p2[52]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_14_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__2_i_15
       (.I0(shl_ln120_fu_137_p2[51]),
        .I1(shl_ln120_fu_137_p2[50]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_15_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__2_i_16
       (.I0(shl_ln120_fu_137_p2[49]),
        .I1(shl_ln120_fu_137_p2[48]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_16_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__2_i_2
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[60]),
        .I2(shl_ln120_fu_137_p2[61]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_2_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__2_i_3
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[59]),
        .I2(shl_ln120_fu_137_p2[58]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_3_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__2_i_4
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[57]),
        .I2(shl_ln120_fu_137_p2[56]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_4_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__2_i_5
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[55]),
        .I2(shl_ln120_fu_137_p2[54]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_5_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__2_i_6
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[53]),
        .I2(shl_ln120_fu_137_p2[52]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_6_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__2_i_7
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[51]),
        .I2(shl_ln120_fu_137_p2[50]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_7_n_12));
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln144_fu_143_p2_carry__2_i_8
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[49]),
        .I2(shl_ln120_fu_137_p2[48]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_8_n_12));
  LUT3 #(
    .INIT(8'h81)) 
    icmp_ln144_fu_143_p2_carry__2_i_9
       (.I0(\L_num_fu_48_reg_n_12_[62] ),
        .I1(shl_ln120_fu_137_p2[62]),
        .I2(sext_ln121_reg_218[16]),
        .O(icmp_ln144_fu_143_p2_carry__2_i_9_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln144_fu_143_p2_carry_i_1
       (.I0(sext_ln121_reg_218[16]),
        .I1(shl_ln120_fu_137_p2[15]),
        .I2(sext_ln121_reg_218[14]),
        .I3(shl_ln120_fu_137_p2[14]),
        .O(icmp_ln144_fu_143_p2_carry_i_1_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln144_fu_143_p2_carry_i_10
       (.I0(shl_ln120_fu_137_p2[13]),
        .I1(sext_ln121_reg_218[13]),
        .I2(shl_ln120_fu_137_p2[12]),
        .I3(sext_ln121_reg_218[12]),
        .O(icmp_ln144_fu_143_p2_carry_i_10_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln144_fu_143_p2_carry_i_11
       (.I0(shl_ln120_fu_137_p2[11]),
        .I1(sext_ln121_reg_218[11]),
        .I2(shl_ln120_fu_137_p2[10]),
        .I3(sext_ln121_reg_218[10]),
        .O(icmp_ln144_fu_143_p2_carry_i_11_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln144_fu_143_p2_carry_i_12
       (.I0(shl_ln120_fu_137_p2[9]),
        .I1(sext_ln121_reg_218[9]),
        .I2(shl_ln120_fu_137_p2[8]),
        .I3(sext_ln121_reg_218[8]),
        .O(icmp_ln144_fu_143_p2_carry_i_12_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln144_fu_143_p2_carry_i_13
       (.I0(shl_ln120_fu_137_p2[7]),
        .I1(sext_ln121_reg_218[7]),
        .I2(shl_ln120_fu_137_p2[6]),
        .I3(sext_ln121_reg_218[6]),
        .O(icmp_ln144_fu_143_p2_carry_i_13_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln144_fu_143_p2_carry_i_14
       (.I0(shl_ln120_fu_137_p2[5]),
        .I1(sext_ln121_reg_218[5]),
        .I2(shl_ln120_fu_137_p2[4]),
        .I3(sext_ln121_reg_218[4]),
        .O(icmp_ln144_fu_143_p2_carry_i_14_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln144_fu_143_p2_carry_i_15
       (.I0(shl_ln120_fu_137_p2[3]),
        .I1(sext_ln121_reg_218[3]),
        .I2(shl_ln120_fu_137_p2[2]),
        .I3(sext_ln121_reg_218[2]),
        .O(icmp_ln144_fu_143_p2_carry_i_15_n_12));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln144_fu_143_p2_carry_i_16
       (.I0(sext_ln121_reg_218[0]),
        .I1(shl_ln120_fu_137_p2[1]),
        .I2(sext_ln121_reg_218[1]),
        .O(icmp_ln144_fu_143_p2_carry_i_16_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln144_fu_143_p2_carry_i_2
       (.I0(sext_ln121_reg_218[13]),
        .I1(shl_ln120_fu_137_p2[13]),
        .I2(sext_ln121_reg_218[12]),
        .I3(shl_ln120_fu_137_p2[12]),
        .O(icmp_ln144_fu_143_p2_carry_i_2_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln144_fu_143_p2_carry_i_3
       (.I0(sext_ln121_reg_218[11]),
        .I1(shl_ln120_fu_137_p2[11]),
        .I2(sext_ln121_reg_218[10]),
        .I3(shl_ln120_fu_137_p2[10]),
        .O(icmp_ln144_fu_143_p2_carry_i_3_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln144_fu_143_p2_carry_i_4
       (.I0(sext_ln121_reg_218[9]),
        .I1(shl_ln120_fu_137_p2[9]),
        .I2(sext_ln121_reg_218[8]),
        .I3(shl_ln120_fu_137_p2[8]),
        .O(icmp_ln144_fu_143_p2_carry_i_4_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln144_fu_143_p2_carry_i_5
       (.I0(sext_ln121_reg_218[7]),
        .I1(shl_ln120_fu_137_p2[7]),
        .I2(sext_ln121_reg_218[6]),
        .I3(shl_ln120_fu_137_p2[6]),
        .O(icmp_ln144_fu_143_p2_carry_i_5_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln144_fu_143_p2_carry_i_6
       (.I0(sext_ln121_reg_218[5]),
        .I1(shl_ln120_fu_137_p2[5]),
        .I2(sext_ln121_reg_218[4]),
        .I3(shl_ln120_fu_137_p2[4]),
        .O(icmp_ln144_fu_143_p2_carry_i_6_n_12));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln144_fu_143_p2_carry_i_7
       (.I0(sext_ln121_reg_218[3]),
        .I1(shl_ln120_fu_137_p2[3]),
        .I2(sext_ln121_reg_218[2]),
        .I3(shl_ln120_fu_137_p2[2]),
        .O(icmp_ln144_fu_143_p2_carry_i_7_n_12));
  LUT3 #(
    .INIT(8'hB2)) 
    icmp_ln144_fu_143_p2_carry_i_8
       (.I0(sext_ln121_reg_218[1]),
        .I1(shl_ln120_fu_137_p2[1]),
        .I2(sext_ln121_reg_218[0]),
        .O(icmp_ln144_fu_143_p2_carry_i_8_n_12));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln144_fu_143_p2_carry_i_9
       (.I0(shl_ln120_fu_137_p2[15]),
        .I1(sext_ln121_reg_218[16]),
        .I2(shl_ln120_fu_137_p2[14]),
        .I3(sext_ln121_reg_218[14]),
        .O(icmp_ln144_fu_143_p2_carry_i_9_n_12));
  LUT1 #(
    .INIT(2'h1)) 
    \k_fu_52[0]_i_1 
       (.I0(k_fu_52_reg[0]),
        .O(k_3_fu_186_p2[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \k_fu_52[1]_i_1 
       (.I0(k_fu_52_reg[0]),
        .I1(k_fu_52_reg[1]),
        .O(\k_fu_52[1]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \k_fu_52[2]_i_1 
       (.I0(k_fu_52_reg[0]),
        .I1(k_fu_52_reg[1]),
        .I2(k_fu_52_reg[2]),
        .O(k_3_fu_186_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \k_fu_52[3]_i_1 
       (.I0(k_fu_52_reg[2]),
        .I1(k_fu_52_reg[1]),
        .I2(k_fu_52_reg[0]),
        .I3(k_fu_52_reg[3]),
        .O(k_3_fu_186_p2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \k_fu_52_reg[0] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(k_3_fu_186_p2[0]),
        .Q(k_fu_52_reg[0]),
        .R(L_num_fu_481));
  FDSE #(
    .INIT(1'b0)) 
    \k_fu_52_reg[1] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(\k_fu_52[1]_i_1_n_12 ),
        .Q(k_fu_52_reg[1]),
        .S(L_num_fu_481));
  FDSE #(
    .INIT(1'b0)) 
    \k_fu_52_reg[2] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(k_3_fu_186_p2[2]),
        .Q(k_fu_52_reg[2]),
        .S(L_num_fu_481));
  FDSE #(
    .INIT(1'b0)) 
    \k_fu_52_reg[3] 
       (.C(ap_clk),
        .CE(L_num_fu_480),
        .D(k_3_fu_186_p2[3]),
        .Q(k_fu_52_reg[3]),
        .S(L_num_fu_481));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \retval_0_reg_68[0]_i_1 
       (.I0(\retval_0_reg_68[15]_i_3_n_12 ),
        .I1(icmp_ln144_fu_143_p2),
        .O(\retval_0_reg_68[0]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retval_0_reg_68[10]_i_1 
       (.I0(div_6_fu_165_p3[10]),
        .I1(\retval_0_reg_68[15]_i_3_n_12 ),
        .O(\retval_0_reg_68[10]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retval_0_reg_68[11]_i_1 
       (.I0(div_6_fu_165_p3[11]),
        .I1(\retval_0_reg_68[15]_i_3_n_12 ),
        .O(\retval_0_reg_68[11]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retval_0_reg_68[12]_i_1 
       (.I0(div_6_fu_165_p3[12]),
        .I1(\retval_0_reg_68[15]_i_3_n_12 ),
        .O(\retval_0_reg_68[12]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retval_0_reg_68[13]_i_1 
       (.I0(div_6_fu_165_p3[13]),
        .I1(\retval_0_reg_68[15]_i_3_n_12 ),
        .O(\retval_0_reg_68[13]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retval_0_reg_68[14]_i_1 
       (.I0(div_6_fu_165_p3[14]),
        .I1(\retval_0_reg_68[15]_i_3_n_12 ),
        .O(\retval_0_reg_68[14]_i_1_n_12 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \retval_0_reg_68[15]_i_1 
       (.I0(grp_gsm_div_fu_290_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .I2(icmp_ln134_fu_91_p2),
        .I3(\retval_0_reg_68[15]_i_3_n_12 ),
        .O(\retval_0_reg_68[15]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retval_0_reg_68[15]_i_2 
       (.I0(div_6_fu_165_p3[15]),
        .I1(\retval_0_reg_68[15]_i_3_n_12 ),
        .O(\retval_0_reg_68[15]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \retval_0_reg_68[15]_i_3 
       (.I0(\icmp_ln134_reg_223_reg_n_12_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(k_fu_52_reg[2]),
        .I3(k_fu_52_reg[1]),
        .I4(k_fu_52_reg[0]),
        .I5(k_fu_52_reg[3]),
        .O(\retval_0_reg_68[15]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retval_0_reg_68[1]_i_1 
       (.I0(div_6_fu_165_p3[1]),
        .I1(\retval_0_reg_68[15]_i_3_n_12 ),
        .O(\retval_0_reg_68[1]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retval_0_reg_68[2]_i_1 
       (.I0(div_6_fu_165_p3[2]),
        .I1(\retval_0_reg_68[15]_i_3_n_12 ),
        .O(\retval_0_reg_68[2]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retval_0_reg_68[3]_i_1 
       (.I0(div_6_fu_165_p3[3]),
        .I1(\retval_0_reg_68[15]_i_3_n_12 ),
        .O(\retval_0_reg_68[3]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retval_0_reg_68[4]_i_1 
       (.I0(div_6_fu_165_p3[4]),
        .I1(\retval_0_reg_68[15]_i_3_n_12 ),
        .O(\retval_0_reg_68[4]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retval_0_reg_68[5]_i_1 
       (.I0(div_6_fu_165_p3[5]),
        .I1(\retval_0_reg_68[15]_i_3_n_12 ),
        .O(\retval_0_reg_68[5]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retval_0_reg_68[6]_i_1 
       (.I0(div_6_fu_165_p3[6]),
        .I1(\retval_0_reg_68[15]_i_3_n_12 ),
        .O(\retval_0_reg_68[6]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retval_0_reg_68[7]_i_1 
       (.I0(div_6_fu_165_p3[7]),
        .I1(\retval_0_reg_68[15]_i_3_n_12 ),
        .O(\retval_0_reg_68[7]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retval_0_reg_68[8]_i_1 
       (.I0(div_6_fu_165_p3[8]),
        .I1(\retval_0_reg_68[15]_i_3_n_12 ),
        .O(\retval_0_reg_68[8]_i_1_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \retval_0_reg_68[9]_i_1 
       (.I0(div_6_fu_165_p3[9]),
        .I1(\retval_0_reg_68[15]_i_3_n_12 ),
        .O(\retval_0_reg_68[9]_i_1_n_12 ));
  FDRE \retval_0_reg_68_reg[0] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(\retval_0_reg_68[0]_i_1_n_12 ),
        .Q(retval_0_reg_68[0]),
        .R(1'b0));
  FDRE \retval_0_reg_68_reg[10] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(\retval_0_reg_68[10]_i_1_n_12 ),
        .Q(retval_0_reg_68[10]),
        .R(1'b0));
  FDRE \retval_0_reg_68_reg[11] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(\retval_0_reg_68[11]_i_1_n_12 ),
        .Q(retval_0_reg_68[11]),
        .R(1'b0));
  FDRE \retval_0_reg_68_reg[12] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(\retval_0_reg_68[12]_i_1_n_12 ),
        .Q(retval_0_reg_68[12]),
        .R(1'b0));
  FDRE \retval_0_reg_68_reg[13] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(\retval_0_reg_68[13]_i_1_n_12 ),
        .Q(retval_0_reg_68[13]),
        .R(1'b0));
  FDRE \retval_0_reg_68_reg[14] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(\retval_0_reg_68[14]_i_1_n_12 ),
        .Q(retval_0_reg_68[14]),
        .R(1'b0));
  FDRE \retval_0_reg_68_reg[15] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(\retval_0_reg_68[15]_i_2_n_12 ),
        .Q(retval_0_reg_68[15]),
        .R(1'b0));
  FDRE \retval_0_reg_68_reg[1] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(\retval_0_reg_68[1]_i_1_n_12 ),
        .Q(retval_0_reg_68[1]),
        .R(1'b0));
  FDRE \retval_0_reg_68_reg[2] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(\retval_0_reg_68[2]_i_1_n_12 ),
        .Q(retval_0_reg_68[2]),
        .R(1'b0));
  FDRE \retval_0_reg_68_reg[3] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(\retval_0_reg_68[3]_i_1_n_12 ),
        .Q(retval_0_reg_68[3]),
        .R(1'b0));
  FDRE \retval_0_reg_68_reg[4] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(\retval_0_reg_68[4]_i_1_n_12 ),
        .Q(retval_0_reg_68[4]),
        .R(1'b0));
  FDRE \retval_0_reg_68_reg[5] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(\retval_0_reg_68[5]_i_1_n_12 ),
        .Q(retval_0_reg_68[5]),
        .R(1'b0));
  FDRE \retval_0_reg_68_reg[6] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(\retval_0_reg_68[6]_i_1_n_12 ),
        .Q(retval_0_reg_68[6]),
        .R(1'b0));
  FDRE \retval_0_reg_68_reg[7] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(\retval_0_reg_68[7]_i_1_n_12 ),
        .Q(retval_0_reg_68[7]),
        .R(1'b0));
  FDRE \retval_0_reg_68_reg[8] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(\retval_0_reg_68[8]_i_1_n_12 ),
        .Q(retval_0_reg_68[8]),
        .R(1'b0));
  FDRE \retval_0_reg_68_reg[9] 
       (.C(ap_clk),
        .CE(\retval_0_reg_68[15]_i_1_n_12 ),
        .D(\retval_0_reg_68[9]_i_1_n_12 ),
        .Q(retval_0_reg_68[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln219_reg_821[14]_i_1 
       (.I0(\div_fu_44_reg[12]_0 ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln219_reg_821[15]_i_1 
       (.I0(\LARc_d0[15]_INST_0_i_14_n_12 ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h666A)) 
    \select_ln219_reg_821[2]_i_1 
       (.I0(grp_gsm_div_fu_290_ap_return[2]),
        .I1(CO),
        .I2(D[0]),
        .I3(grp_gsm_div_fu_290_ap_return[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \select_ln219_reg_821[3]_i_1 
       (.I0(grp_gsm_div_fu_290_ap_return[3]),
        .I1(CO),
        .I2(\LARc_d0[5]_INST_0_i_8_n_12 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \select_ln219_reg_821[4]_i_1 
       (.I0(grp_gsm_div_fu_290_ap_return[4]),
        .I1(CO),
        .I2(\select_ln219_reg_821[4]_i_2_n_12 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \select_ln219_reg_821[4]_i_2 
       (.I0(ap_return_preg[3]),
        .I1(LARc_ce0_INST_0_i_4_n_12),
        .I2(retval_0_reg_68[3]),
        .I3(\retval_0_reg_68[15]_i_3_n_12 ),
        .I4(div_6_fu_165_p3[3]),
        .I5(\LARc_d0[5]_INST_0_i_8_n_12 ),
        .O(\select_ln219_reg_821[4]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0001FFFEFFFF0000)) 
    \select_ln219_reg_821[6]_i_1 
       (.I0(grp_gsm_div_fu_290_ap_return[5]),
        .I1(grp_gsm_div_fu_290_ap_return[3]),
        .I2(\LARc_d0[5]_INST_0_i_8_n_12 ),
        .I3(grp_gsm_div_fu_290_ap_return[4]),
        .I4(grp_gsm_div_fu_290_ap_return[6]),
        .I5(CO),
        .O(D[6]));
  FDRE \sext_ln126_reg_213_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [0]),
        .Q(sext_ln121_reg_218[0]),
        .R(1'b0));
  FDRE \sext_ln126_reg_213_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [10]),
        .Q(sext_ln121_reg_218[10]),
        .R(1'b0));
  FDRE \sext_ln126_reg_213_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [11]),
        .Q(sext_ln121_reg_218[11]),
        .R(1'b0));
  FDRE \sext_ln126_reg_213_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [12]),
        .Q(sext_ln121_reg_218[12]),
        .R(1'b0));
  FDRE \sext_ln126_reg_213_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [13]),
        .Q(sext_ln121_reg_218[13]),
        .R(1'b0));
  FDRE \sext_ln126_reg_213_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [14]),
        .Q(sext_ln121_reg_218[14]),
        .R(1'b0));
  FDRE \sext_ln126_reg_213_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [15]),
        .Q(sext_ln121_reg_218[16]),
        .R(1'b0));
  FDRE \sext_ln126_reg_213_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [1]),
        .Q(sext_ln121_reg_218[1]),
        .R(1'b0));
  FDRE \sext_ln126_reg_213_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [2]),
        .Q(sext_ln121_reg_218[2]),
        .R(1'b0));
  FDRE \sext_ln126_reg_213_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [3]),
        .Q(sext_ln121_reg_218[3]),
        .R(1'b0));
  FDRE \sext_ln126_reg_213_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [4]),
        .Q(sext_ln121_reg_218[4]),
        .R(1'b0));
  FDRE \sext_ln126_reg_213_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [5]),
        .Q(sext_ln121_reg_218[5]),
        .R(1'b0));
  FDRE \sext_ln126_reg_213_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [6]),
        .Q(sext_ln121_reg_218[6]),
        .R(1'b0));
  FDRE \sext_ln126_reg_213_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [7]),
        .Q(sext_ln121_reg_218[7]),
        .R(1'b0));
  FDRE \sext_ln126_reg_213_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [8]),
        .Q(sext_ln121_reg_218[8]),
        .R(1'b0));
  FDRE \sext_ln126_reg_213_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln126_reg_213_reg[16]_0 [9]),
        .Q(sext_ln121_reg_218[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_gsm_mult
   (P,
    CEP,
    B,
    \ap_CS_fsm_reg[4] ,
    select_ln290_1_reg_738,
    S,
    DI,
    sum_fu_54_p2_carry__0,
    sum_fu_54_p2_carry__0_0,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    \ap_CS_fsm_reg[3]_2 ,
    \select_ln297_1_reg_788[1]_i_2 ,
    \select_ln297_1_reg_788[1]_i_2_0 ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    \ap_CS_fsm_reg[2]_2 ,
    \ap_CS_fsm_reg[2]_3 ,
    \ap_CS_fsm_reg[2]_4 ,
    \ap_CS_fsm_reg[3]_3 ,
    \ap_CS_fsm_reg[3]_4 ,
    \ap_CS_fsm_reg[3]_5 ,
    \ap_CS_fsm_reg[3]_6 ,
    \ap_CS_fsm_reg[3]_7 ,
    \ap_CS_fsm_reg[5] ,
    \select_ln290_1_reg_738[5]_i_3 ,
    SS,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[4]_1 ,
    \ap_CS_fsm_reg[4]_2 ,
    \ap_CS_fsm_reg[4]_3 ,
    \select_ln295_1_reg_778_reg[4] ,
    \select_ln297_1_reg_788_reg[3] ,
    ap_clk,
    Q,
    LARc_q0,
    add_ln39_fu_48_p2,
    \select_ln290_1_reg_738_reg[0] ,
    CO,
    \select_ln290_1_reg_738_reg[0]_0 ,
    O,
    select_ln295_1_reg_778,
    select_ln297_1_reg_788);
  output [7:0]P;
  output CEP;
  output [3:0]B;
  output \ap_CS_fsm_reg[4] ;
  output [0:0]select_ln290_1_reg_738;
  output [1:0]S;
  output [0:0]DI;
  output [1:0]sum_fu_54_p2_carry__0;
  output [0:0]sum_fu_54_p2_carry__0_0;
  output [5:0]\ap_CS_fsm_reg[3] ;
  output [3:0]\ap_CS_fsm_reg[3]_0 ;
  output [3:0]\ap_CS_fsm_reg[3]_1 ;
  output [5:0]\ap_CS_fsm_reg[3]_2 ;
  output \select_ln297_1_reg_788[1]_i_2 ;
  output \select_ln297_1_reg_788[1]_i_2_0 ;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[2]_1 ;
  output \ap_CS_fsm_reg[2]_2 ;
  output \ap_CS_fsm_reg[2]_3 ;
  output \ap_CS_fsm_reg[2]_4 ;
  output \ap_CS_fsm_reg[3]_3 ;
  output \ap_CS_fsm_reg[3]_4 ;
  output \ap_CS_fsm_reg[3]_5 ;
  output \ap_CS_fsm_reg[3]_6 ;
  output \ap_CS_fsm_reg[3]_7 ;
  output \ap_CS_fsm_reg[5] ;
  output \select_ln290_1_reg_738[5]_i_3 ;
  output [0:0]SS;
  output \ap_CS_fsm_reg[4]_0 ;
  output \ap_CS_fsm_reg[4]_1 ;
  output \ap_CS_fsm_reg[4]_2 ;
  output \ap_CS_fsm_reg[4]_3 ;
  output \select_ln295_1_reg_778_reg[4] ;
  output \select_ln297_1_reg_788_reg[3] ;
  input ap_clk;
  input [4:0]Q;
  input [15:0]LARc_q0;
  input [7:0]add_ln39_fu_48_p2;
  input [0:0]\select_ln290_1_reg_738_reg[0] ;
  input [0:0]CO;
  input [0:0]\select_ln290_1_reg_738_reg[0]_0 ;
  input [1:0]O;
  input [0:0]select_ln295_1_reg_778;
  input [0:0]select_ln297_1_reg_788;

  wire [3:0]B;
  wire CEP;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [15:0]LARc_q0;
  wire [1:0]O;
  wire [7:0]P;
  wire [4:0]Q;
  wire [1:0]S;
  wire [0:0]SS;
  wire [7:0]add_ln39_fu_48_p2;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[2]_2 ;
  wire \ap_CS_fsm_reg[2]_3 ;
  wire \ap_CS_fsm_reg[2]_4 ;
  wire [5:0]\ap_CS_fsm_reg[3] ;
  wire [3:0]\ap_CS_fsm_reg[3]_0 ;
  wire [3:0]\ap_CS_fsm_reg[3]_1 ;
  wire [5:0]\ap_CS_fsm_reg[3]_2 ;
  wire \ap_CS_fsm_reg[3]_3 ;
  wire \ap_CS_fsm_reg[3]_4 ;
  wire \ap_CS_fsm_reg[3]_5 ;
  wire \ap_CS_fsm_reg[3]_6 ;
  wire \ap_CS_fsm_reg[3]_7 ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg[4]_2 ;
  wire \ap_CS_fsm_reg[4]_3 ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire [0:0]select_ln290_1_reg_738;
  wire \select_ln290_1_reg_738[5]_i_3 ;
  wire [0:0]\select_ln290_1_reg_738_reg[0] ;
  wire [0:0]\select_ln290_1_reg_738_reg[0]_0 ;
  wire [0:0]select_ln295_1_reg_778;
  wire \select_ln295_1_reg_778_reg[4] ;
  wire [0:0]select_ln297_1_reg_788;
  wire \select_ln297_1_reg_788[1]_i_2 ;
  wire \select_ln297_1_reg_788[1]_i_2_0 ;
  wire \select_ln297_1_reg_788_reg[3] ;
  wire [1:0]sum_fu_54_p2_carry__0;
  wire [0:0]sum_fu_54_p2_carry__0_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1 mul_16s_15ns_31_1_1_U62
       (.B(B),
        .CEP(CEP),
        .CO(CO),
        .DI(DI),
        .LARc_q0(LARc_q0),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .SS(SS),
        .add_ln39_fu_48_p2(add_ln39_fu_48_p2),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[2]_1 (\ap_CS_fsm_reg[2]_1 ),
        .\ap_CS_fsm_reg[2]_2 (\ap_CS_fsm_reg[2]_2 ),
        .\ap_CS_fsm_reg[2]_3 (\ap_CS_fsm_reg[2]_3 ),
        .\ap_CS_fsm_reg[2]_4 (\ap_CS_fsm_reg[2]_4 ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[3]_1 (\ap_CS_fsm_reg[3]_1 ),
        .\ap_CS_fsm_reg[3]_2 (\ap_CS_fsm_reg[3]_2 ),
        .\ap_CS_fsm_reg[3]_3 (\ap_CS_fsm_reg[3]_3 ),
        .\ap_CS_fsm_reg[3]_4 (\ap_CS_fsm_reg[3]_4 ),
        .\ap_CS_fsm_reg[3]_5 (\ap_CS_fsm_reg[3]_5 ),
        .\ap_CS_fsm_reg[3]_6 (\ap_CS_fsm_reg[3]_6 ),
        .\ap_CS_fsm_reg[3]_7 (\ap_CS_fsm_reg[3]_7 ),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[4]_0 (\ap_CS_fsm_reg[4]_0 ),
        .\ap_CS_fsm_reg[4]_1 (\ap_CS_fsm_reg[4]_1 ),
        .\ap_CS_fsm_reg[4]_2 (\ap_CS_fsm_reg[4]_2 ),
        .\ap_CS_fsm_reg[4]_3 (\ap_CS_fsm_reg[4]_3 ),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_clk(ap_clk),
        .select_ln290_1_reg_738(select_ln290_1_reg_738),
        .\select_ln290_1_reg_738[5]_i_3_0 (\select_ln290_1_reg_738[5]_i_3 ),
        .\select_ln290_1_reg_738_reg[0] (\select_ln290_1_reg_738_reg[0] ),
        .\select_ln290_1_reg_738_reg[0]_0 (\select_ln290_1_reg_738_reg[0]_0 ),
        .select_ln295_1_reg_778(select_ln295_1_reg_778),
        .\select_ln295_1_reg_778_reg[4] (\select_ln295_1_reg_778_reg[4] ),
        .select_ln297_1_reg_788(select_ln297_1_reg_788),
        .\select_ln297_1_reg_788[1]_i_2_0 (\select_ln297_1_reg_788[1]_i_2 ),
        .\select_ln297_1_reg_788[1]_i_2_1 (\select_ln297_1_reg_788[1]_i_2_0 ),
        .\select_ln297_1_reg_788_reg[3] (\select_ln297_1_reg_788_reg[3] ),
        .sum_fu_54_p2_carry__0(sum_fu_54_p2_carry__0),
        .sum_fu_54_p2_carry__0_0(sum_fu_54_p2_carry__0_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_gsm_mult_r
   (\icmp_ln55_1_reg_93_reg[0]_0 ,
    \icmp_ln55_reg_88_reg[0]_0 ,
    indata_we0,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    grp_gsm_add_fu_310_b,
    indata_d0,
    \ap_CS_fsm_reg[5] ,
    S,
    DI,
    sum_fu_54_p2_carry__0,
    SS,
    DINADIN,
    ap_clk,
    B,
    A,
    \icmp_ln55_1_reg_93_reg[0]_1 ,
    \icmp_ln55_reg_88_reg[0]_1 ,
    Q,
    CO,
    \ap_CS_fsm_reg[1]_0 ,
    grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_start,
    add_ln39_fu_48_p2_carry__0_i_1__0,
    grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_start,
    sum_fu_54_p2_carry_i_15,
    grp_Quantization_and_coding_fu_126_grp_gsm_add_fu_310_p_din2,
    add_ln39_fu_48_p2_carry__0_i_1__0_0,
    O,
    \m_reg_265_reg[1] ,
    ram_reg_bram_0,
    add_ln39_fu_48_p2,
    ap_rst);
  output \icmp_ln55_1_reg_93_reg[0]_0 ;
  output \icmp_ln55_reg_88_reg[0]_0 ;
  output indata_we0;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output [1:0]\ap_CS_fsm_reg[3]_1 ;
  output [11:0]grp_gsm_add_fu_310_b;
  output [15:0]indata_d0;
  output [0:0]\ap_CS_fsm_reg[5] ;
  output [1:0]S;
  output [0:0]DI;
  output sum_fu_54_p2_carry__0;
  output [0:0]SS;
  output [15:0]DINADIN;
  input ap_clk;
  input [15:0]B;
  input [15:0]A;
  input \icmp_ln55_1_reg_93_reg[0]_1 ;
  input \icmp_ln55_reg_88_reg[0]_1 ;
  input [0:0]Q;
  input [0:0]CO;
  input \ap_CS_fsm_reg[1]_0 ;
  input grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_start;
  input [2:0]add_ln39_fu_48_p2_carry__0_i_1__0;
  input grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_start;
  input sum_fu_54_p2_carry_i_15;
  input [0:0]grp_Quantization_and_coding_fu_126_grp_gsm_add_fu_310_p_din2;
  input [0:0]add_ln39_fu_48_p2_carry__0_i_1__0_0;
  input [1:0]O;
  input [0:0]\m_reg_265_reg[1] ;
  input [0:0]ram_reg_bram_0;
  input [15:0]add_ln39_fu_48_p2;
  input ap_rst;

  wire [15:0]A;
  wire [15:0]B;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [15:0]DINADIN;
  wire [1:0]O;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SS;
  wire [15:0]add_ln39_fu_48_p2;
  wire [2:0]add_ln39_fu_48_p2_carry__0_i_1__0;
  wire [0:0]add_ln39_fu_48_p2_carry__0_i_1__0_0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire [1:0]\ap_CS_fsm_reg[3]_1 ;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg_n_12_[1] ;
  wire \ap_CS_fsm_reg_n_12_[2] ;
  wire [1:1]ap_NS_fsm;
  wire ap_clk;
  wire [15:0]ap_return_preg;
  wire ap_rst;
  wire grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_start;
  wire [0:0]grp_Quantization_and_coding_fu_126_grp_gsm_add_fu_310_p_din2;
  wire grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_start;
  wire [11:0]grp_gsm_add_fu_310_b;
  wire \icmp_ln55_1_reg_93_reg[0]_0 ;
  wire \icmp_ln55_1_reg_93_reg[0]_1 ;
  wire \icmp_ln55_reg_88_reg[0]_0 ;
  wire \icmp_ln55_reg_88_reg[0]_1 ;
  wire [15:0]indata_d0;
  wire indata_we0;
  wire [0:0]\m_reg_265_reg[1] ;
  wire [0:0]ram_reg_bram_0;
  wire sum_fu_54_p2_carry__0;
  wire sum_fu_54_p2_carry_i_15;
  wire sum_fu_54_p2_carry_i_17_n_12;

  LUT5 #(
    .INIT(32'h00020000)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(\ap_CS_fsm_reg[3]_1 [1]),
        .I2(\ap_CS_fsm_reg_n_12_[2] ),
        .I3(\ap_CS_fsm_reg_n_12_[1] ),
        .I4(\ap_CS_fsm_reg[3]_1 [0]),
        .O(ap_NS_fsm));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[3]_0 ),
        .Q(\ap_CS_fsm_reg[3]_1 [0]),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm),
        .Q(\ap_CS_fsm_reg_n_12_[1] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[1] ),
        .Q(\ap_CS_fsm_reg_n_12_[2] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[2] ),
        .Q(\ap_CS_fsm_reg[3]_1 [1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(indata_d0[0]),
        .Q(ap_return_preg[0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(indata_d0[10]),
        .Q(ap_return_preg[10]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(indata_d0[11]),
        .Q(ap_return_preg[11]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(indata_d0[12]),
        .Q(ap_return_preg[12]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(indata_d0[13]),
        .Q(ap_return_preg[13]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(indata_d0[14]),
        .Q(ap_return_preg[14]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(indata_d0[15]),
        .Q(ap_return_preg[15]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(indata_d0[1]),
        .Q(ap_return_preg[1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(indata_d0[2]),
        .Q(ap_return_preg[2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(indata_d0[3]),
        .Q(ap_return_preg[3]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(indata_d0[4]),
        .Q(ap_return_preg[4]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(indata_d0[5]),
        .Q(ap_return_preg[5]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(indata_d0[6]),
        .Q(ap_return_preg[6]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(indata_d0[7]),
        .Q(ap_return_preg[7]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(indata_d0[8]),
        .Q(ap_return_preg[8]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(indata_d0[9]),
        .Q(ap_return_preg[9]),
        .R(ap_rst));
  FDRE \icmp_ln55_1_reg_93_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln55_1_reg_93_reg[0]_1 ),
        .Q(\icmp_ln55_1_reg_93_reg[0]_0 ),
        .R(1'b0));
  FDRE \icmp_ln55_reg_88_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln55_reg_88_reg[0]_1 ),
        .Q(\icmp_ln55_reg_88_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    indata_we0_INST_0
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(Q),
        .O(indata_we0));
  LUT6 #(
    .INIT(64'hBABFBFBFAAAAAAAA)) 
    indata_we0_INST_0_i_1
       (.I0(\ap_CS_fsm_reg[3]_1 [1]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_mult_r_fu_300_p_start),
        .I2(add_ln39_fu_48_p2_carry__0_i_1__0[1]),
        .I3(add_ln39_fu_48_p2_carry__0_i_1__0[0]),
        .I4(grp_Autocorrelation_fu_101_grp_gsm_mult_r_fu_300_p_start),
        .I5(\ap_CS_fsm_reg[3]_1 [0]),
        .O(\ap_CS_fsm_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg_265[3]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(\m_reg_265_reg[1] ),
        .O(SS));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1 mac_muladd_16s_16s_15ns_31_4_1_U4
       (.A(A),
        .B(B),
        .CO(CO),
        .DI(DI),
        .DINADIN(DINADIN),
        .O(O),
        .Q(\ap_CS_fsm_reg[3]_1 [1]),
        .S(S),
        .add_ln39_fu_48_p2(add_ln39_fu_48_p2),
        .add_ln39_fu_48_p2_carry__0_i_1__0(add_ln39_fu_48_p2_carry__0_i_1__0[2]),
        .add_ln39_fu_48_p2_carry__0_i_1__0_0(add_ln39_fu_48_p2_carry__0_i_1__0_0),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_clk(ap_clk),
        .\ap_return_preg_reg[0] (\icmp_ln55_reg_88_reg[0]_0 ),
        .\ap_return_preg_reg[0]_0 (\icmp_ln55_1_reg_93_reg[0]_0 ),
        .\ap_return_preg_reg[15] (ap_return_preg),
        .grp_Quantization_and_coding_fu_126_grp_gsm_add_fu_310_p_din2(grp_Quantization_and_coding_fu_126_grp_gsm_add_fu_310_p_din2),
        .grp_gsm_add_fu_310_b(grp_gsm_add_fu_310_b),
        .indata_d0(indata_d0),
        .ram_reg_bram_0(ram_reg_bram_0),
        .sum_fu_54_p2_carry__0(sum_fu_54_p2_carry__0),
        .sum_fu_54_p2_carry_i_13(sum_fu_54_p2_carry_i_17_n_12),
        .sum_fu_54_p2_carry_i_15(sum_fu_54_p2_carry_i_15));
  LUT2 #(
    .INIT(4'h8)) 
    sum_fu_54_p2_carry_i_17
       (.I0(\icmp_ln55_1_reg_93_reg[0]_0 ),
        .I1(\icmp_ln55_reg_88_reg[0]_0 ),
        .O(sum_fu_54_p2_carry_i_17_n_12));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_gsm_mult_r" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_gsm_mult_r_2
   (\select_ln291_1_reg_753_reg[5] ,
    add_ln39_fu_48_p2_carry__0,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[4]_0 ,
    \select_ln294_1_reg_773_reg[4] ,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[5]_0 ,
    \select_ln296_1_reg_783_reg[3] ,
    P_ce1,
    \ap_CS_fsm_reg[14] ,
    E,
    ap_block_state16_on_subcall_done,
    DI,
    S,
    \q0_reg[0] ,
    \q0_reg[1] ,
    \q0_reg[2] ,
    \q0_reg[3] ,
    \q0_reg[4] ,
    \q0_reg[5] ,
    \q0_reg[6] ,
    \q0_reg[7] ,
    \q0_reg[8] ,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[15]_0 ,
    \ap_CS_fsm_reg[5]_1 ,
    \ap_CS_fsm_reg[15]_1 ,
    \ap_CS_fsm_reg[4]_1 ,
    \ap_CS_fsm_reg[15]_2 ,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[15]_3 ,
    \ap_CS_fsm_reg[15]_4 ,
    select_ln289_1_reg_733,
    \ap_CS_fsm_reg[15]_5 ,
    ram_reg_0_15_0_0_i_7,
    sum_fu_54_p2_carry__0,
    tmp_6_gsm_add_fu_315_b,
    \ap_CS_fsm_reg[6] ,
    \K_load_reg_856_reg[15] ,
    \K_load_reg_856_reg[7] ,
    \K_load_reg_856_reg[7]_0 ,
    \K_load_reg_856_reg[15]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    \ap_CS_fsm_reg[5]_2 ,
    \ap_CS_fsm_reg[4]_2 ,
    \ap_CS_fsm_reg[3]_2 ,
    \ap_CS_fsm_reg[5]_3 ,
    \ap_CS_fsm_reg[4]_3 ,
    \ap_CS_fsm_reg[3]_3 ,
    \ap_CS_fsm_reg[4]_4 ,
    \ap_CS_fsm_reg[3]_4 ,
    \ap_CS_fsm_reg[3]_5 ,
    icmp_ln40_fu_60_p2_carry,
    icmp_ln40_fu_60_p2_carry_0,
    icmp_ln40_fu_60_p2_carry_1,
    icmp_ln40_fu_60_p2_carry_2,
    icmp_ln40_fu_60_p2_carry_3,
    icmp_ln40_fu_60_p2_carry_4,
    p_0_in__0,
    Q,
    ap_clk,
    B,
    D,
    \select_ln291_1_reg_753_reg[5]_0 ,
    \select_ln296_1_reg_783_reg[0] ,
    add_ln39_fu_48_p2,
    CO,
    O,
    \select_ln294_1_reg_773_reg[4]_0 ,
    \select_ln296_1_reg_783_reg[3]_0 ,
    \select_ln289_1_reg_733_reg[5] ,
    grp_gsm_mult_r_fu_305_ap_start_reg,
    ap_NS_fsm,
    icmp_ln219_fu_511_p2_carry,
    \icmp_ln55_1_reg_93_reg[0]_0 ,
    \icmp_ln55_reg_88_reg[0]_0 ,
    \q0_reg[15] ,
    add_ln39_fu_48_p2_carry__0_0,
    sum_fu_54_p2_carry__0_0,
    add_ln39_fu_48_p2_0,
    add_ln39_fu_48_p2_carry__0_1,
    add_ln39_fu_48_p2_carry__0_2,
    ap_rst);
  output \select_ln291_1_reg_753_reg[5] ;
  output add_ln39_fu_48_p2_carry__0;
  output \ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[4]_0 ;
  output \select_ln294_1_reg_773_reg[4] ;
  output \ap_CS_fsm_reg[5] ;
  output \ap_CS_fsm_reg[5]_0 ;
  output \select_ln296_1_reg_783_reg[3] ;
  output P_ce1;
  output [1:0]\ap_CS_fsm_reg[14] ;
  output [0:0]E;
  output ap_block_state16_on_subcall_done;
  output [7:0]DI;
  output [7:0]S;
  output \q0_reg[0] ;
  output \q0_reg[1] ;
  output \q0_reg[2] ;
  output \q0_reg[3] ;
  output \q0_reg[4] ;
  output \q0_reg[5] ;
  output \q0_reg[6] ;
  output \q0_reg[7] ;
  output \q0_reg[8] ;
  output \ap_CS_fsm_reg[15] ;
  output \ap_CS_fsm_reg[15]_0 ;
  output \ap_CS_fsm_reg[5]_1 ;
  output \ap_CS_fsm_reg[15]_1 ;
  output \ap_CS_fsm_reg[4]_1 ;
  output \ap_CS_fsm_reg[15]_2 ;
  output \ap_CS_fsm_reg[3]_0 ;
  output \ap_CS_fsm_reg[15]_3 ;
  output \ap_CS_fsm_reg[15]_4 ;
  output [0:0]select_ln289_1_reg_733;
  output \ap_CS_fsm_reg[15]_5 ;
  output [1:0]ram_reg_0_15_0_0_i_7;
  output [0:0]sum_fu_54_p2_carry__0;
  output [14:0]tmp_6_gsm_add_fu_315_b;
  output [0:0]\ap_CS_fsm_reg[6] ;
  output [7:0]\K_load_reg_856_reg[15] ;
  output [7:0]\K_load_reg_856_reg[7] ;
  output [7:0]\K_load_reg_856_reg[7]_0 ;
  output [7:0]\K_load_reg_856_reg[15]_0 ;
  output \ap_CS_fsm_reg[3]_1 ;
  output \ap_CS_fsm_reg[5]_2 ;
  output \ap_CS_fsm_reg[4]_2 ;
  output \ap_CS_fsm_reg[3]_2 ;
  output \ap_CS_fsm_reg[5]_3 ;
  output \ap_CS_fsm_reg[4]_3 ;
  output \ap_CS_fsm_reg[3]_3 ;
  output \ap_CS_fsm_reg[4]_4 ;
  output \ap_CS_fsm_reg[3]_4 ;
  output \ap_CS_fsm_reg[3]_5 ;
  output icmp_ln40_fu_60_p2_carry;
  output icmp_ln40_fu_60_p2_carry_0;
  output icmp_ln40_fu_60_p2_carry_1;
  output icmp_ln40_fu_60_p2_carry_2;
  output icmp_ln40_fu_60_p2_carry_3;
  output icmp_ln40_fu_60_p2_carry_4;
  output p_0_in__0;
  input [6:0]Q;
  input ap_clk;
  input [15:0]B;
  input [15:0]D;
  input [0:0]\select_ln291_1_reg_753_reg[5]_0 ;
  input [3:0]\select_ln296_1_reg_783_reg[0] ;
  input [15:0]add_ln39_fu_48_p2;
  input [0:0]CO;
  input [1:0]O;
  input [0:0]\select_ln294_1_reg_773_reg[4]_0 ;
  input [0:0]\select_ln296_1_reg_783_reg[3]_0 ;
  input [0:0]\select_ln289_1_reg_733_reg[5] ;
  input grp_gsm_mult_r_fu_305_ap_start_reg;
  input [0:0]ap_NS_fsm;
  input [15:0]icmp_ln219_fu_511_p2_carry;
  input [15:0]\icmp_ln55_1_reg_93_reg[0]_0 ;
  input [15:0]\icmp_ln55_reg_88_reg[0]_0 ;
  input [15:0]\q0_reg[15] ;
  input [0:0]add_ln39_fu_48_p2_carry__0_0;
  input [15:0]sum_fu_54_p2_carry__0_0;
  input [15:0]add_ln39_fu_48_p2_0;
  input add_ln39_fu_48_p2_carry__0_1;
  input [0:0]add_ln39_fu_48_p2_carry__0_2;
  input ap_rst;

  wire [15:0]B;
  wire [0:0]CO;
  wire [15:0]D;
  wire [7:0]DI;
  wire [0:0]E;
  wire [7:0]\K_load_reg_856_reg[15] ;
  wire [7:0]\K_load_reg_856_reg[15]_0 ;
  wire [7:0]\K_load_reg_856_reg[7] ;
  wire [7:0]\K_load_reg_856_reg[7]_0 ;
  wire [1:0]O;
  wire P_ce1;
  wire [6:0]Q;
  wire [7:0]S;
  wire [15:0]add_ln39_fu_48_p2;
  wire [15:0]add_ln39_fu_48_p2_0;
  wire add_ln39_fu_48_p2_carry__0;
  wire [0:0]add_ln39_fu_48_p2_carry__0_0;
  wire add_ln39_fu_48_p2_carry__0_1;
  wire [0:0]add_ln39_fu_48_p2_carry__0_2;
  wire [1:0]\ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[15]_1 ;
  wire \ap_CS_fsm_reg[15]_2 ;
  wire \ap_CS_fsm_reg[15]_3 ;
  wire \ap_CS_fsm_reg[15]_4 ;
  wire \ap_CS_fsm_reg[15]_5 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg[3]_2 ;
  wire \ap_CS_fsm_reg[3]_3 ;
  wire \ap_CS_fsm_reg[3]_4 ;
  wire \ap_CS_fsm_reg[3]_5 ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg[4]_2 ;
  wire \ap_CS_fsm_reg[4]_3 ;
  wire \ap_CS_fsm_reg[4]_4 ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[5]_2 ;
  wire \ap_CS_fsm_reg[5]_3 ;
  wire [0:0]\ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg_n_12_[0] ;
  wire \ap_CS_fsm_reg_n_12_[1] ;
  wire \ap_CS_fsm_reg_n_12_[2] ;
  wire [0:0]ap_NS_fsm;
  wire [1:0]ap_NS_fsm_0;
  wire ap_block_state16_on_subcall_done;
  wire ap_clk;
  wire \ap_return_preg_reg_n_12_[0] ;
  wire \ap_return_preg_reg_n_12_[10] ;
  wire \ap_return_preg_reg_n_12_[11] ;
  wire \ap_return_preg_reg_n_12_[12] ;
  wire \ap_return_preg_reg_n_12_[13] ;
  wire \ap_return_preg_reg_n_12_[14] ;
  wire \ap_return_preg_reg_n_12_[15] ;
  wire \ap_return_preg_reg_n_12_[1] ;
  wire \ap_return_preg_reg_n_12_[2] ;
  wire \ap_return_preg_reg_n_12_[3] ;
  wire \ap_return_preg_reg_n_12_[4] ;
  wire \ap_return_preg_reg_n_12_[5] ;
  wire \ap_return_preg_reg_n_12_[6] ;
  wire \ap_return_preg_reg_n_12_[7] ;
  wire \ap_return_preg_reg_n_12_[8] ;
  wire \ap_return_preg_reg_n_12_[9] ;
  wire ap_rst;
  wire [15:0]grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din2;
  wire grp_gsm_mult_r_fu_305_ap_ready;
  wire grp_gsm_mult_r_fu_305_ap_start_reg;
  wire [15:0]icmp_ln219_fu_511_p2_carry;
  wire icmp_ln40_fu_60_p2_carry;
  wire icmp_ln40_fu_60_p2_carry_0;
  wire icmp_ln40_fu_60_p2_carry_1;
  wire icmp_ln40_fu_60_p2_carry_2;
  wire icmp_ln40_fu_60_p2_carry_3;
  wire icmp_ln40_fu_60_p2_carry_4;
  wire \icmp_ln55_1_reg_93[0]_i_1_n_12 ;
  wire \icmp_ln55_1_reg_93[0]_i_2_n_12 ;
  wire \icmp_ln55_1_reg_93[0]_i_3_n_12 ;
  wire \icmp_ln55_1_reg_93[0]_i_4_n_12 ;
  wire [15:0]\icmp_ln55_1_reg_93_reg[0]_0 ;
  wire \icmp_ln55_1_reg_93_reg_n_12_[0] ;
  wire \icmp_ln55_reg_88[0]_i_1_n_12 ;
  wire \icmp_ln55_reg_88[0]_i_2_n_12 ;
  wire \icmp_ln55_reg_88[0]_i_3_n_12 ;
  wire \icmp_ln55_reg_88[0]_i_4_n_12 ;
  wire [15:0]\icmp_ln55_reg_88_reg[0]_0 ;
  wire \icmp_ln55_reg_88_reg_n_12_[0] ;
  wire p_0_in__0;
  wire \q0_reg[0] ;
  wire [15:0]\q0_reg[15] ;
  wire \q0_reg[1] ;
  wire \q0_reg[2] ;
  wire \q0_reg[3] ;
  wire \q0_reg[4] ;
  wire \q0_reg[5] ;
  wire \q0_reg[6] ;
  wire \q0_reg[7] ;
  wire \q0_reg[8] ;
  wire [1:0]ram_reg_0_15_0_0_i_7;
  wire [0:0]select_ln289_1_reg_733;
  wire [0:0]\select_ln289_1_reg_733_reg[5] ;
  wire \select_ln291_1_reg_753_reg[5] ;
  wire [0:0]\select_ln291_1_reg_753_reg[5]_0 ;
  wire \select_ln294_1_reg_773_reg[4] ;
  wire [0:0]\select_ln294_1_reg_773_reg[4]_0 ;
  wire [3:0]\select_ln296_1_reg_783_reg[0] ;
  wire \select_ln296_1_reg_783_reg[3] ;
  wire [0:0]\select_ln296_1_reg_783_reg[3]_0 ;
  wire [0:0]sum_fu_54_p2_carry__0;
  wire [15:0]sum_fu_54_p2_carry__0_0;
  wire [14:0]tmp_6_gsm_add_fu_315_b;

  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(\ap_CS_fsm_reg_n_12_[0] ),
        .I1(grp_gsm_mult_r_fu_305_ap_start_reg),
        .I2(grp_gsm_mult_r_fu_305_ap_ready),
        .O(ap_NS_fsm_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(Q[5]),
        .I1(ap_block_state16_on_subcall_done),
        .I2(Q[6]),
        .O(\ap_CS_fsm_reg[14] [1]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(grp_gsm_mult_r_fu_305_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_12_[0] ),
        .I2(\ap_CS_fsm_reg_n_12_[1] ),
        .I3(\ap_CS_fsm_reg_n_12_[2] ),
        .I4(grp_gsm_mult_r_fu_305_ap_ready),
        .O(ap_NS_fsm_0[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_0[0]),
        .Q(\ap_CS_fsm_reg_n_12_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_0[1]),
        .Q(\ap_CS_fsm_reg_n_12_[1] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[1] ),
        .Q(\ap_CS_fsm_reg_n_12_[2] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_12_[2] ),
        .Q(grp_gsm_mult_r_fu_305_ap_ready),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din2[0]),
        .Q(\ap_return_preg_reg_n_12_[0] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din2[10]),
        .Q(\ap_return_preg_reg_n_12_[10] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din2[11]),
        .Q(\ap_return_preg_reg_n_12_[11] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din2[12]),
        .Q(\ap_return_preg_reg_n_12_[12] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din2[13]),
        .Q(\ap_return_preg_reg_n_12_[13] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din2[14]),
        .Q(\ap_return_preg_reg_n_12_[14] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din2[15]),
        .Q(\ap_return_preg_reg_n_12_[15] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din2[1]),
        .Q(\ap_return_preg_reg_n_12_[1] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din2[2]),
        .Q(\ap_return_preg_reg_n_12_[2] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din2[3]),
        .Q(\ap_return_preg_reg_n_12_[3] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din2[4]),
        .Q(\ap_return_preg_reg_n_12_[4] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din2[5]),
        .Q(\ap_return_preg_reg_n_12_[5] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din2[6]),
        .Q(\ap_return_preg_reg_n_12_[6] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din2[7]),
        .Q(\ap_return_preg_reg_n_12_[7] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din2[8]),
        .Q(\ap_return_preg_reg_n_12_[8] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din2[9]),
        .Q(\ap_return_preg_reg_n_12_[9] ),
        .R(ap_rst));
  LUT3 #(
    .INIT(8'hDC)) 
    grp_gsm_mult_r_fu_305_ap_start_reg_i_1
       (.I0(grp_gsm_mult_r_fu_305_ap_ready),
        .I1(Q[5]),
        .I2(grp_gsm_mult_r_fu_305_ap_start_reg),
        .O(\ap_CS_fsm_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h2222222E22222222)) 
    \icmp_ln55_1_reg_93[0]_i_1 
       (.I0(\icmp_ln55_1_reg_93_reg_n_12_[0] ),
        .I1(\ap_CS_fsm_reg_n_12_[0] ),
        .I2(\icmp_ln55_1_reg_93_reg[0]_0 [9]),
        .I3(\icmp_ln55_1_reg_93_reg[0]_0 [12]),
        .I4(\icmp_ln55_1_reg_93[0]_i_2_n_12 ),
        .I5(\icmp_ln55_1_reg_93[0]_i_3_n_12 ),
        .O(\icmp_ln55_1_reg_93[0]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \icmp_ln55_1_reg_93[0]_i_2 
       (.I0(\icmp_ln55_1_reg_93_reg[0]_0 [6]),
        .I1(\icmp_ln55_1_reg_93_reg[0]_0 [15]),
        .I2(\icmp_ln55_1_reg_93_reg[0]_0 [1]),
        .I3(\icmp_ln55_1_reg_93_reg[0]_0 [14]),
        .I4(\icmp_ln55_1_reg_93[0]_i_4_n_12 ),
        .O(\icmp_ln55_1_reg_93[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln55_1_reg_93[0]_i_3 
       (.I0(\icmp_ln55_1_reg_93_reg[0]_0 [10]),
        .I1(\icmp_ln55_1_reg_93_reg[0]_0 [8]),
        .I2(\icmp_ln55_1_reg_93_reg[0]_0 [11]),
        .I3(\icmp_ln55_1_reg_93_reg[0]_0 [13]),
        .I4(\icmp_ln55_1_reg_93_reg[0]_0 [4]),
        .I5(\icmp_ln55_1_reg_93_reg[0]_0 [5]),
        .O(\icmp_ln55_1_reg_93[0]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln55_1_reg_93[0]_i_4 
       (.I0(\icmp_ln55_1_reg_93_reg[0]_0 [7]),
        .I1(\icmp_ln55_1_reg_93_reg[0]_0 [3]),
        .I2(\icmp_ln55_1_reg_93_reg[0]_0 [0]),
        .I3(\icmp_ln55_1_reg_93_reg[0]_0 [2]),
        .O(\icmp_ln55_1_reg_93[0]_i_4_n_12 ));
  FDRE \icmp_ln55_1_reg_93_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln55_1_reg_93[0]_i_1_n_12 ),
        .Q(\icmp_ln55_1_reg_93_reg_n_12_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2222222E22222222)) 
    \icmp_ln55_reg_88[0]_i_1 
       (.I0(\icmp_ln55_reg_88_reg_n_12_[0] ),
        .I1(\ap_CS_fsm_reg_n_12_[0] ),
        .I2(\icmp_ln55_reg_88_reg[0]_0 [7]),
        .I3(\icmp_ln55_reg_88_reg[0]_0 [0]),
        .I4(\icmp_ln55_reg_88[0]_i_2_n_12 ),
        .I5(\icmp_ln55_reg_88[0]_i_3_n_12 ),
        .O(\icmp_ln55_reg_88[0]_i_1_n_12 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \icmp_ln55_reg_88[0]_i_2 
       (.I0(\icmp_ln55_reg_88_reg[0]_0 [10]),
        .I1(\icmp_ln55_reg_88_reg[0]_0 [15]),
        .I2(\icmp_ln55_reg_88_reg[0]_0 [8]),
        .I3(\icmp_ln55_reg_88_reg[0]_0 [9]),
        .I4(\icmp_ln55_reg_88[0]_i_4_n_12 ),
        .O(\icmp_ln55_reg_88[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln55_reg_88[0]_i_3 
       (.I0(\icmp_ln55_reg_88_reg[0]_0 [12]),
        .I1(\icmp_ln55_reg_88_reg[0]_0 [3]),
        .I2(\icmp_ln55_reg_88_reg[0]_0 [11]),
        .I3(\icmp_ln55_reg_88_reg[0]_0 [13]),
        .I4(\icmp_ln55_reg_88_reg[0]_0 [4]),
        .I5(\icmp_ln55_reg_88_reg[0]_0 [5]),
        .O(\icmp_ln55_reg_88[0]_i_3_n_12 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln55_reg_88[0]_i_4 
       (.I0(\icmp_ln55_reg_88_reg[0]_0 [6]),
        .I1(\icmp_ln55_reg_88_reg[0]_0 [1]),
        .I2(\icmp_ln55_reg_88_reg[0]_0 [14]),
        .I3(\icmp_ln55_reg_88_reg[0]_0 [2]),
        .O(\icmp_ln55_reg_88[0]_i_4_n_12 ));
  FDRE \icmp_ln55_reg_88_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln55_reg_88[0]_i_1_n_12 ),
        .Q(\icmp_ln55_reg_88_reg_n_12_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h80888080)) 
    \m_reg_265[3]_i_2 
       (.I0(ap_NS_fsm),
        .I1(Q[6]),
        .I2(grp_gsm_mult_r_fu_305_ap_ready),
        .I3(grp_gsm_mult_r_fu_305_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_12_[0] ),
        .O(ap_block_state16_on_subcall_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_3 mac_muladd_16s_16s_15ns_31_4_1_U4
       (.B(B),
        .CO(CO),
        .D(D),
        .DI(DI),
        .\K_load_reg_856_reg[15] (\K_load_reg_856_reg[15] ),
        .\K_load_reg_856_reg[15]_0 (\K_load_reg_856_reg[15]_0 ),
        .\K_load_reg_856_reg[7] (\K_load_reg_856_reg[7] ),
        .\K_load_reg_856_reg[7]_0 (\K_load_reg_856_reg[7]_0 ),
        .O(O),
        .Q({Q[6:5],Q[2]}),
        .S(S),
        .add_ln39_fu_48_p2(add_ln39_fu_48_p2),
        .add_ln39_fu_48_p2_0(add_ln39_fu_48_p2_0),
        .add_ln39_fu_48_p2_carry__0(add_ln39_fu_48_p2_carry__0),
        .add_ln39_fu_48_p2_carry__0_0(add_ln39_fu_48_p2_carry__0_0),
        .add_ln39_fu_48_p2_carry__0_1(add_ln39_fu_48_p2_carry__0_1),
        .add_ln39_fu_48_p2_carry__0_2(add_ln39_fu_48_p2_carry__0_2),
        .\ap_CS_fsm_reg[15] (\ap_CS_fsm_reg[15] ),
        .\ap_CS_fsm_reg[15]_0 (\ap_CS_fsm_reg[15]_0 ),
        .\ap_CS_fsm_reg[15]_1 (\ap_CS_fsm_reg[15]_1 ),
        .\ap_CS_fsm_reg[15]_2 (\ap_CS_fsm_reg[15]_2 ),
        .\ap_CS_fsm_reg[15]_3 (\ap_CS_fsm_reg[15]_3 ),
        .\ap_CS_fsm_reg[15]_4 (\ap_CS_fsm_reg[15]_4 ),
        .\ap_CS_fsm_reg[15]_5 (\ap_CS_fsm_reg[15]_5 ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_2 ),
        .\ap_CS_fsm_reg[3]_1 (\ap_CS_fsm_reg[3]_3 ),
        .\ap_CS_fsm_reg[3]_2 (\ap_CS_fsm_reg[3]_4 ),
        .\ap_CS_fsm_reg[3]_3 (\ap_CS_fsm_reg[3]_5 ),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[4]_0 (\ap_CS_fsm_reg[4]_0 ),
        .\ap_CS_fsm_reg[4]_1 (\ap_CS_fsm_reg[4]_1 ),
        .\ap_CS_fsm_reg[4]_2 (\ap_CS_fsm_reg[4]_2 ),
        .\ap_CS_fsm_reg[4]_3 (\ap_CS_fsm_reg[4]_3 ),
        .\ap_CS_fsm_reg[4]_4 (\ap_CS_fsm_reg[4]_4 ),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm_reg[5]_0 ),
        .\ap_CS_fsm_reg[5]_1 (\ap_CS_fsm_reg[5]_1 ),
        .\ap_CS_fsm_reg[5]_2 (\ap_CS_fsm_reg[5]_2 ),
        .\ap_CS_fsm_reg[5]_3 (\ap_CS_fsm_reg[5]_3 ),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .ap_clk(ap_clk),
        .\ap_return_preg_reg[15] (grp_gsm_mult_r_fu_305_ap_ready),
        .\ap_return_preg_reg[15]_0 ({\ap_return_preg_reg_n_12_[15] ,\ap_return_preg_reg_n_12_[14] ,\ap_return_preg_reg_n_12_[13] ,\ap_return_preg_reg_n_12_[12] ,\ap_return_preg_reg_n_12_[11] ,\ap_return_preg_reg_n_12_[10] ,\ap_return_preg_reg_n_12_[9] ,\ap_return_preg_reg_n_12_[8] ,\ap_return_preg_reg_n_12_[7] ,\ap_return_preg_reg_n_12_[6] ,\ap_return_preg_reg_n_12_[5] ,\ap_return_preg_reg_n_12_[4] ,\ap_return_preg_reg_n_12_[3] ,\ap_return_preg_reg_n_12_[2] ,\ap_return_preg_reg_n_12_[1] ,\ap_return_preg_reg_n_12_[0] }),
        .\ap_return_preg_reg[15]_1 (\icmp_ln55_reg_88_reg_n_12_[0] ),
        .\ap_return_preg_reg[15]_2 (\icmp_ln55_1_reg_93_reg_n_12_[0] ),
        .icmp_ln219_fu_511_p2_carry(icmp_ln219_fu_511_p2_carry),
        .icmp_ln40_fu_60_p2_carry(icmp_ln40_fu_60_p2_carry),
        .icmp_ln40_fu_60_p2_carry_0(icmp_ln40_fu_60_p2_carry_0),
        .icmp_ln40_fu_60_p2_carry_1(icmp_ln40_fu_60_p2_carry_1),
        .icmp_ln40_fu_60_p2_carry_2(icmp_ln40_fu_60_p2_carry_2),
        .icmp_ln40_fu_60_p2_carry_3(icmp_ln40_fu_60_p2_carry_3),
        .icmp_ln40_fu_60_p2_carry_4(icmp_ln40_fu_60_p2_carry_4),
        .\icmp_ln55_reg_88_reg[0] (grp_Reflection_coefficients_fu_111_tmp_6_gsm_add_fu_315_p_din2),
        .\q0_reg[0] (\q0_reg[0] ),
        .\q0_reg[15] (\q0_reg[15] ),
        .\q0_reg[1] (\q0_reg[1] ),
        .\q0_reg[2] (\q0_reg[2] ),
        .\q0_reg[3] (\q0_reg[3] ),
        .\q0_reg[4] (\q0_reg[4] ),
        .\q0_reg[5] (\q0_reg[5] ),
        .\q0_reg[6] (\q0_reg[6] ),
        .\q0_reg[7] (\q0_reg[7] ),
        .\q0_reg[8] (\q0_reg[8] ),
        .ram_reg_0_15_0_0_i_7(ram_reg_0_15_0_0_i_7),
        .select_ln289_1_reg_733(select_ln289_1_reg_733),
        .\select_ln289_1_reg_733_reg[5] (\select_ln289_1_reg_733_reg[5] ),
        .\select_ln291_1_reg_753_reg[5] (\select_ln291_1_reg_753_reg[5] ),
        .\select_ln291_1_reg_753_reg[5]_0 (\select_ln291_1_reg_753_reg[5]_0 ),
        .\select_ln294_1_reg_773_reg[4] (\select_ln294_1_reg_773_reg[4] ),
        .\select_ln294_1_reg_773_reg[4]_0 (\select_ln294_1_reg_773_reg[4]_0 ),
        .\select_ln296_1_reg_783_reg[0] (\select_ln296_1_reg_783_reg[0] ),
        .\select_ln296_1_reg_783_reg[3] (\select_ln296_1_reg_783_reg[3] ),
        .\select_ln296_1_reg_783_reg[3]_0 (\select_ln296_1_reg_783_reg[3]_0 ),
        .sum_fu_54_p2_carry__0(sum_fu_54_p2_carry__0),
        .sum_fu_54_p2_carry__0_0(sum_fu_54_p2_carry__0_0),
        .tmp_6_gsm_add_fu_315_b(tmp_6_gsm_add_fu_315_b));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \q0[15]_i_1 
       (.I0(Q[4]),
        .I1(ap_block_state16_on_subcall_done),
        .I2(Q[0]),
        .O(E));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_15_0_0_i_2
       (.I0(Q[0]),
        .I1(ap_block_state16_on_subcall_done),
        .O(p_0_in__0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_1__0
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[14] [0]),
        .O(P_ce1));
  LUT6 #(
    .INIT(64'hFFAEAAAA00000000)) 
    ram_reg_bram_0_i_27__0
       (.I0(Q[3]),
        .I1(\ap_CS_fsm_reg_n_12_[0] ),
        .I2(grp_gsm_mult_r_fu_305_ap_start_reg),
        .I3(grp_gsm_mult_r_fu_305_ap_ready),
        .I4(Q[6]),
        .I5(ap_NS_fsm),
        .O(\ap_CS_fsm_reg[14] [0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_gsm_norm
   (Q,
    \L_ACF_load_reg_662_reg[63] ,
    \ap_return_preg_reg[5]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    \scalauto_2_reg_465_reg[6] ,
    grp_gsm_norm_fu_305_ap_return,
    \ap_CS_fsm_reg[1]_1 ,
    grp_gsm_norm_fu_305_ap_done,
    \scalauto_2_reg_465_reg[6]_0 ,
    \or_ln107_reg_471_reg[0]_0 ,
    \ap_CS_fsm_reg[1]_2 ,
    \ap_CS_fsm_reg[1]_3 ,
    \ap_CS_fsm_reg[1]_4 ,
    \ap_CS_fsm_reg[1]_5 ,
    \ap_CS_fsm_reg[1]_6 ,
    \ap_CS_fsm_reg[1]_7 ,
    \ap_CS_fsm_reg[1]_8 ,
    \ap_CS_fsm_reg[1]_9 ,
    and_ln107_4_fu_341_p2,
    ap_clk,
    or_ln107_fu_347_p2,
    and_ln107_fu_305_p2,
    icmp_ln107_fu_129_p2_carry__0_0,
    icmp_ln107_fu_129_p2_carry__0_1,
    icmp_ln107_fu_129_p2_carry__1_0,
    S,
    \icmp_ln107_reg_435_reg[0]_0 ,
    \icmp_ln107_reg_435_reg[0]_1 ,
    \icmp_ln107_reg_435_reg[0]_2 ,
    \icmp_ln107_reg_435_reg[0]_3 ,
    \icmp_ln62_1_reg_1710_reg[0] ,
    \empty_reg_1721_reg[14] ,
    icmp_ln57_reg_1697,
    D,
    grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_start,
    \q0_reg[0] ,
    grp_Autocorrelation_fu_101_grp_gsm_norm_fu_305_p_start,
    \empty_reg_1721_reg[13] ,
    \empty_reg_1721_reg[13]_0 ,
    \empty_reg_1721_reg[14]_0 ,
    ap_rst,
    \q2_reg[3] ,
    \q1_reg[3] ,
    \q3_reg[3] ,
    \q0_reg[3] );
  output [1:0]Q;
  output [0:0]\L_ACF_load_reg_662_reg[63] ;
  output [6:0]\ap_return_preg_reg[5]_0 ;
  output \ap_CS_fsm_reg[1]_0 ;
  output [2:0]\scalauto_2_reg_465_reg[6] ;
  output [4:0]grp_gsm_norm_fu_305_ap_return;
  output \ap_CS_fsm_reg[1]_1 ;
  output grp_gsm_norm_fu_305_ap_done;
  output \scalauto_2_reg_465_reg[6]_0 ;
  output \or_ln107_reg_471_reg[0]_0 ;
  output \ap_CS_fsm_reg[1]_2 ;
  output \ap_CS_fsm_reg[1]_3 ;
  output \ap_CS_fsm_reg[1]_4 ;
  output \ap_CS_fsm_reg[1]_5 ;
  output \ap_CS_fsm_reg[1]_6 ;
  output \ap_CS_fsm_reg[1]_7 ;
  output \ap_CS_fsm_reg[1]_8 ;
  output \ap_CS_fsm_reg[1]_9 ;
  input and_ln107_4_fu_341_p2;
  input ap_clk;
  input or_ln107_fu_347_p2;
  input and_ln107_fu_305_p2;
  input [0:0]icmp_ln107_fu_129_p2_carry__0_0;
  input [7:0]icmp_ln107_fu_129_p2_carry__0_1;
  input [0:0]icmp_ln107_fu_129_p2_carry__1_0;
  input [7:0]S;
  input [7:0]\icmp_ln107_reg_435_reg[0]_0 ;
  input [7:0]\icmp_ln107_reg_435_reg[0]_1 ;
  input [7:0]\icmp_ln107_reg_435_reg[0]_2 ;
  input [7:0]\icmp_ln107_reg_435_reg[0]_3 ;
  input [2:0]\icmp_ln62_1_reg_1710_reg[0] ;
  input [0:0]\empty_reg_1721_reg[14] ;
  input icmp_ln57_reg_1697;
  input [0:0]D;
  input grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_start;
  input [1:0]\q0_reg[0] ;
  input grp_Autocorrelation_fu_101_grp_gsm_norm_fu_305_p_start;
  input [2:0]\empty_reg_1721_reg[13] ;
  input \empty_reg_1721_reg[13]_0 ;
  input \empty_reg_1721_reg[14]_0 ;
  input ap_rst;
  input [3:0]\q2_reg[3] ;
  input [3:0]\q1_reg[3] ;
  input [3:0]\q3_reg[3] ;
  input [3:0]\q0_reg[3] ;

  wire [0:0]D;
  wire [0:0]\L_ACF_load_reg_662_reg[63] ;
  wire [1:0]Q;
  wire [7:0]S;
  wire and_ln107_4_fu_341_p2;
  wire and_ln107_4_reg_466;
  wire and_ln107_fu_305_p2;
  wire and_ln107_reg_460;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire \ap_CS_fsm_reg[1]_3 ;
  wire \ap_CS_fsm_reg[1]_4 ;
  wire \ap_CS_fsm_reg[1]_5 ;
  wire \ap_CS_fsm_reg[1]_6 ;
  wire \ap_CS_fsm_reg[1]_7 ;
  wire \ap_CS_fsm_reg[1]_8 ;
  wire \ap_CS_fsm_reg[1]_9 ;
  wire [1:1]ap_NS_fsm;
  wire ap_clk;
  wire [5:0]ap_return_preg;
  wire \ap_return_preg[5]_i_2_n_12 ;
  wire [6:0]\ap_return_preg_reg[5]_0 ;
  wire ap_rst;
  wire bitoff_U_n_29;
  wire bitoff_U_n_30;
  wire bitoff_U_n_31;
  wire bitoff_U_n_32;
  wire [2:0]\empty_reg_1721_reg[13] ;
  wire \empty_reg_1721_reg[13]_0 ;
  wire [0:0]\empty_reg_1721_reg[14] ;
  wire \empty_reg_1721_reg[14]_0 ;
  wire grp_Autocorrelation_fu_101_grp_gsm_norm_fu_305_p_start;
  wire grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_start;
  wire grp_gsm_norm_fu_305_ap_done;
  wire [4:0]grp_gsm_norm_fu_305_ap_return;
  wire [0:0]icmp_ln107_fu_129_p2_carry__0_0;
  wire [7:0]icmp_ln107_fu_129_p2_carry__0_1;
  wire icmp_ln107_fu_129_p2_carry__0_n_12;
  wire icmp_ln107_fu_129_p2_carry__0_n_13;
  wire icmp_ln107_fu_129_p2_carry__0_n_14;
  wire icmp_ln107_fu_129_p2_carry__0_n_15;
  wire icmp_ln107_fu_129_p2_carry__0_n_16;
  wire icmp_ln107_fu_129_p2_carry__0_n_17;
  wire icmp_ln107_fu_129_p2_carry__0_n_18;
  wire icmp_ln107_fu_129_p2_carry__0_n_19;
  wire [0:0]icmp_ln107_fu_129_p2_carry__1_0;
  wire icmp_ln107_fu_129_p2_carry__1_n_12;
  wire icmp_ln107_fu_129_p2_carry__1_n_13;
  wire icmp_ln107_fu_129_p2_carry__1_n_14;
  wire icmp_ln107_fu_129_p2_carry__1_n_15;
  wire icmp_ln107_fu_129_p2_carry__1_n_16;
  wire icmp_ln107_fu_129_p2_carry__1_n_17;
  wire icmp_ln107_fu_129_p2_carry__1_n_18;
  wire icmp_ln107_fu_129_p2_carry__1_n_19;
  wire icmp_ln107_fu_129_p2_carry__2_n_13;
  wire icmp_ln107_fu_129_p2_carry__2_n_14;
  wire icmp_ln107_fu_129_p2_carry__2_n_15;
  wire icmp_ln107_fu_129_p2_carry__2_n_16;
  wire icmp_ln107_fu_129_p2_carry__2_n_17;
  wire icmp_ln107_fu_129_p2_carry__2_n_18;
  wire icmp_ln107_fu_129_p2_carry__2_n_19;
  wire icmp_ln107_fu_129_p2_carry_n_12;
  wire icmp_ln107_fu_129_p2_carry_n_13;
  wire icmp_ln107_fu_129_p2_carry_n_14;
  wire icmp_ln107_fu_129_p2_carry_n_15;
  wire icmp_ln107_fu_129_p2_carry_n_16;
  wire icmp_ln107_fu_129_p2_carry_n_17;
  wire icmp_ln107_fu_129_p2_carry_n_18;
  wire icmp_ln107_fu_129_p2_carry_n_19;
  wire icmp_ln107_reg_435;
  wire [7:0]\icmp_ln107_reg_435_reg[0]_0 ;
  wire [7:0]\icmp_ln107_reg_435_reg[0]_1 ;
  wire [7:0]\icmp_ln107_reg_435_reg[0]_2 ;
  wire [7:0]\icmp_ln107_reg_435_reg[0]_3 ;
  wire icmp_ln57_reg_1697;
  wire [2:0]\icmp_ln62_1_reg_1710_reg[0] ;
  wire or_ln107_fu_347_p2;
  wire or_ln107_reg_471;
  wire \or_ln107_reg_471_reg[0]_0 ;
  wire [1:0]\q0_reg[0] ;
  wire [3:0]\q0_reg[3] ;
  wire [3:0]\q1_reg[3] ;
  wire [3:0]\q2_reg[3] ;
  wire [3:0]\q3_reg[3] ;
  wire [2:0]\scalauto_2_reg_465_reg[6] ;
  wire \scalauto_2_reg_465_reg[6]_0 ;
  wire [7:0]NLW_icmp_ln107_fu_129_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln107_fu_129_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln107_fu_129_p2_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln107_fu_129_p2_carry__2_O_UNCONNECTED;

  FDRE \and_ln107_4_reg_466_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(and_ln107_4_fu_341_p2),
        .Q(and_ln107_4_reg_466),
        .R(1'b0));
  FDRE \and_ln107_reg_460_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(and_ln107_fu_305_p2),
        .Q(and_ln107_reg_460),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000B8880000)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_start),
        .I1(\q0_reg[0] [1]),
        .I2(\q0_reg[0] [0]),
        .I3(grp_Autocorrelation_fu_101_grp_gsm_norm_fu_305_p_start),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ap_NS_fsm));
  LUT6 #(
    .INIT(64'hBABFBFBFAAAAAAAA)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(Q[1]),
        .I1(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_start),
        .I2(\q0_reg[0] [1]),
        .I3(\q0_reg[0] [0]),
        .I4(grp_Autocorrelation_fu_101_grp_gsm_norm_fu_305_p_start),
        .I5(Q[0]),
        .O(grp_gsm_norm_fu_305_ap_done));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(Q[0]),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm),
        .Q(Q[1]),
        .R(ap_rst));
  LUT3 #(
    .INIT(8'h01)) 
    \ap_return_preg[5]_i_2 
       (.I0(icmp_ln107_reg_435),
        .I1(and_ln107_reg_460),
        .I2(or_ln107_reg_471),
        .O(\ap_return_preg[5]_i_2_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(bitoff_U_n_31),
        .Q(ap_return_preg[0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(bitoff_U_n_32),
        .Q(ap_return_preg[1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(bitoff_U_n_30),
        .Q(ap_return_preg[2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_norm_fu_305_ap_return[2]),
        .Q(ap_return_preg[3]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_gsm_norm_fu_305_ap_return[3]),
        .Q(ap_return_preg[4]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(bitoff_U_n_29),
        .Q(ap_return_preg[5]),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_gsm_norm_bitoff_ROM_AUTO_1R bitoff_U
       (.D(grp_gsm_norm_fu_305_ap_return[3:2]),
        .Q(Q),
        .and_ln107_4_reg_466(and_ln107_4_reg_466),
        .and_ln107_reg_460(and_ln107_reg_460),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_1 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_2 ),
        .\ap_CS_fsm_reg[1]_2 (\ap_CS_fsm_reg[1]_3 ),
        .\ap_CS_fsm_reg[1]_3 (\ap_CS_fsm_reg[1]_4 ),
        .\ap_CS_fsm_reg[1]_4 (\ap_CS_fsm_reg[1]_5 ),
        .\ap_CS_fsm_reg[1]_5 (\ap_CS_fsm_reg[1]_6 ),
        .\ap_CS_fsm_reg[1]_6 (\ap_CS_fsm_reg[1]_7 ),
        .\ap_CS_fsm_reg[1]_7 (\ap_CS_fsm_reg[1]_8 ),
        .\ap_CS_fsm_reg[1]_8 (\ap_CS_fsm_reg[1]_9 ),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .\ap_return_preg_reg[5] (\ap_return_preg_reg[5]_0 ),
        .\ap_return_preg_reg[5]_0 (\ap_return_preg[5]_i_2_n_12 ),
        .\empty_reg_1721_reg[13] (\empty_reg_1721_reg[13] ),
        .\empty_reg_1721_reg[13]_0 (\empty_reg_1721_reg[13]_0 ),
        .\empty_reg_1721_reg[14] (\empty_reg_1721_reg[14] ),
        .\empty_reg_1721_reg[14]_0 (\empty_reg_1721_reg[14]_0 ),
        .grp_Autocorrelation_fu_101_grp_gsm_norm_fu_305_p_start(grp_Autocorrelation_fu_101_grp_gsm_norm_fu_305_p_start),
        .grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_start(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_start),
        .grp_gsm_norm_fu_305_ap_return({grp_gsm_norm_fu_305_ap_return[4],grp_gsm_norm_fu_305_ap_return[1:0]}),
        .icmp_ln107_reg_435(icmp_ln107_reg_435),
        .\icmp_ln107_reg_435_reg[0] (bitoff_U_n_31),
        .icmp_ln57_reg_1697(icmp_ln57_reg_1697),
        .\icmp_ln62_1_reg_1710_reg[0] (\icmp_ln62_1_reg_1710_reg[0] ),
        .or_ln107_reg_471(or_ln107_reg_471),
        .\or_ln107_reg_471_reg[0] (bitoff_U_n_32),
        .\or_ln107_reg_471_reg[0]_0 (\or_ln107_reg_471_reg[0]_0 ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[2]_0 (bitoff_U_n_29),
        .\q0_reg[2]_1 (bitoff_U_n_30),
        .\q0_reg[3]_0 (\q0_reg[3] ),
        .\q1_reg[3]_0 (\q1_reg[3] ),
        .\q2_reg[3]_0 (\q2_reg[3] ),
        .\q3_reg[3]_0 (\q3_reg[3] ),
        .\scalauto_2_reg_465_reg[6] (\scalauto_2_reg_465_reg[6] ),
        .\scalauto_2_reg_465_reg[6]_0 (\scalauto_2_reg_465_reg[6]_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln107_fu_129_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln107_fu_129_p2_carry_n_12,icmp_ln107_fu_129_p2_carry_n_13,icmp_ln107_fu_129_p2_carry_n_14,icmp_ln107_fu_129_p2_carry_n_15,icmp_ln107_fu_129_p2_carry_n_16,icmp_ln107_fu_129_p2_carry_n_17,icmp_ln107_fu_129_p2_carry_n_18,icmp_ln107_fu_129_p2_carry_n_19}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,icmp_ln107_fu_129_p2_carry__0_0}),
        .O(NLW_icmp_ln107_fu_129_p2_carry_O_UNCONNECTED[7:0]),
        .S(icmp_ln107_fu_129_p2_carry__0_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln107_fu_129_p2_carry__0
       (.CI(icmp_ln107_fu_129_p2_carry_n_12),
        .CI_TOP(1'b0),
        .CO({icmp_ln107_fu_129_p2_carry__0_n_12,icmp_ln107_fu_129_p2_carry__0_n_13,icmp_ln107_fu_129_p2_carry__0_n_14,icmp_ln107_fu_129_p2_carry__0_n_15,icmp_ln107_fu_129_p2_carry__0_n_16,icmp_ln107_fu_129_p2_carry__0_n_17,icmp_ln107_fu_129_p2_carry__0_n_18,icmp_ln107_fu_129_p2_carry__0_n_19}),
        .DI({icmp_ln107_fu_129_p2_carry__1_0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln107_fu_129_p2_carry__0_O_UNCONNECTED[7:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln107_fu_129_p2_carry__1
       (.CI(icmp_ln107_fu_129_p2_carry__0_n_12),
        .CI_TOP(1'b0),
        .CO({icmp_ln107_fu_129_p2_carry__1_n_12,icmp_ln107_fu_129_p2_carry__1_n_13,icmp_ln107_fu_129_p2_carry__1_n_14,icmp_ln107_fu_129_p2_carry__1_n_15,icmp_ln107_fu_129_p2_carry__1_n_16,icmp_ln107_fu_129_p2_carry__1_n_17,icmp_ln107_fu_129_p2_carry__1_n_18,icmp_ln107_fu_129_p2_carry__1_n_19}),
        .DI(\icmp_ln107_reg_435_reg[0]_0 ),
        .O(NLW_icmp_ln107_fu_129_p2_carry__1_O_UNCONNECTED[7:0]),
        .S(\icmp_ln107_reg_435_reg[0]_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln107_fu_129_p2_carry__2
       (.CI(icmp_ln107_fu_129_p2_carry__1_n_12),
        .CI_TOP(1'b0),
        .CO({\L_ACF_load_reg_662_reg[63] ,icmp_ln107_fu_129_p2_carry__2_n_13,icmp_ln107_fu_129_p2_carry__2_n_14,icmp_ln107_fu_129_p2_carry__2_n_15,icmp_ln107_fu_129_p2_carry__2_n_16,icmp_ln107_fu_129_p2_carry__2_n_17,icmp_ln107_fu_129_p2_carry__2_n_18,icmp_ln107_fu_129_p2_carry__2_n_19}),
        .DI(\icmp_ln107_reg_435_reg[0]_2 ),
        .O(NLW_icmp_ln107_fu_129_p2_carry__2_O_UNCONNECTED[7:0]),
        .S(\icmp_ln107_reg_435_reg[0]_3 ));
  FDRE \icmp_ln107_reg_435_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\L_ACF_load_reg_662_reg[63] ),
        .Q(icmp_ln107_reg_435),
        .R(1'b0));
  FDRE \or_ln107_reg_471_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(or_ln107_fu_347_p2),
        .Q(or_ln107_reg_471),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_gsm_norm_bitoff_ROM_AUTO_1R
   (\ap_return_preg_reg[5] ,
    \ap_CS_fsm_reg[1] ,
    \scalauto_2_reg_465_reg[6] ,
    D,
    \ap_CS_fsm_reg[1]_0 ,
    grp_gsm_norm_fu_305_ap_return,
    \q0_reg[2]_0 ,
    \q0_reg[2]_1 ,
    \icmp_ln107_reg_435_reg[0] ,
    \or_ln107_reg_471_reg[0] ,
    \scalauto_2_reg_465_reg[6]_0 ,
    \or_ln107_reg_471_reg[0]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    \ap_CS_fsm_reg[1]_3 ,
    \ap_CS_fsm_reg[1]_4 ,
    \ap_CS_fsm_reg[1]_5 ,
    \ap_CS_fsm_reg[1]_6 ,
    \ap_CS_fsm_reg[1]_7 ,
    \ap_CS_fsm_reg[1]_8 ,
    \icmp_ln62_1_reg_1710_reg[0] ,
    \empty_reg_1721_reg[14] ,
    icmp_ln57_reg_1697,
    Q,
    grp_Autocorrelation_fu_101_grp_gsm_norm_fu_305_p_start,
    \q0_reg[0]_0 ,
    grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_start,
    ap_return_preg,
    or_ln107_reg_471,
    \ap_return_preg_reg[5]_0 ,
    icmp_ln107_reg_435,
    and_ln107_reg_460,
    and_ln107_4_reg_466,
    \empty_reg_1721_reg[13] ,
    \empty_reg_1721_reg[13]_0 ,
    \empty_reg_1721_reg[14]_0 ,
    \q2_reg[3]_0 ,
    ap_clk,
    \q1_reg[3]_0 ,
    \q3_reg[3]_0 ,
    \q0_reg[3]_0 );
  output [6:0]\ap_return_preg_reg[5] ;
  output \ap_CS_fsm_reg[1] ;
  output [2:0]\scalauto_2_reg_465_reg[6] ;
  output [1:0]D;
  output \ap_CS_fsm_reg[1]_0 ;
  output [2:0]grp_gsm_norm_fu_305_ap_return;
  output \q0_reg[2]_0 ;
  output \q0_reg[2]_1 ;
  output \icmp_ln107_reg_435_reg[0] ;
  output \or_ln107_reg_471_reg[0] ;
  output \scalauto_2_reg_465_reg[6]_0 ;
  output \or_ln107_reg_471_reg[0]_0 ;
  output \ap_CS_fsm_reg[1]_1 ;
  output \ap_CS_fsm_reg[1]_2 ;
  output \ap_CS_fsm_reg[1]_3 ;
  output \ap_CS_fsm_reg[1]_4 ;
  output \ap_CS_fsm_reg[1]_5 ;
  output \ap_CS_fsm_reg[1]_6 ;
  output \ap_CS_fsm_reg[1]_7 ;
  output \ap_CS_fsm_reg[1]_8 ;
  input [2:0]\icmp_ln62_1_reg_1710_reg[0] ;
  input [0:0]\empty_reg_1721_reg[14] ;
  input icmp_ln57_reg_1697;
  input [1:0]Q;
  input grp_Autocorrelation_fu_101_grp_gsm_norm_fu_305_p_start;
  input [1:0]\q0_reg[0]_0 ;
  input grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_start;
  input [5:0]ap_return_preg;
  input or_ln107_reg_471;
  input \ap_return_preg_reg[5]_0 ;
  input icmp_ln107_reg_435;
  input and_ln107_reg_460;
  input and_ln107_4_reg_466;
  input [2:0]\empty_reg_1721_reg[13] ;
  input \empty_reg_1721_reg[13]_0 ;
  input \empty_reg_1721_reg[14]_0 ;
  input [3:0]\q2_reg[3]_0 ;
  input ap_clk;
  input [3:0]\q1_reg[3]_0 ;
  input [3:0]\q3_reg[3]_0 ;
  input [3:0]\q0_reg[3]_0 ;

  wire [1:0]D;
  wire [1:0]Q;
  wire and_ln107_4_reg_466;
  wire and_ln107_reg_460;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire \ap_CS_fsm_reg[1]_3 ;
  wire \ap_CS_fsm_reg[1]_4 ;
  wire \ap_CS_fsm_reg[1]_5 ;
  wire \ap_CS_fsm_reg[1]_6 ;
  wire \ap_CS_fsm_reg[1]_7 ;
  wire \ap_CS_fsm_reg[1]_8 ;
  wire ap_clk;
  wire [5:0]ap_return_preg;
  wire \ap_return_preg[0]_i_2_n_12 ;
  wire \ap_return_preg[1]_i_2_n_12 ;
  wire \ap_return_preg[1]_i_3_n_12 ;
  wire \ap_return_preg[2]_i_2_n_12 ;
  wire \ap_return_preg[2]_i_3_n_12 ;
  wire \ap_return_preg[2]_i_4_n_12 ;
  wire [6:0]\ap_return_preg_reg[5] ;
  wire \ap_return_preg_reg[5]_0 ;
  wire bitoff_ce0;
  wire \empty_reg_1721[14]_i_5_n_12 ;
  wire [2:0]\empty_reg_1721_reg[13] ;
  wire \empty_reg_1721_reg[13]_0 ;
  wire [0:0]\empty_reg_1721_reg[14] ;
  wire \empty_reg_1721_reg[14]_0 ;
  wire grp_Autocorrelation_fu_101_grp_gsm_norm_fu_305_p_start;
  wire grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_start;
  wire [2:0]grp_gsm_norm_fu_305_ap_return;
  wire icmp_ln107_reg_435;
  wire \icmp_ln107_reg_435_reg[0] ;
  wire icmp_ln57_reg_1697;
  wire [2:0]\icmp_ln62_1_reg_1710_reg[0] ;
  wire or_ln107_reg_471;
  wire \or_ln107_reg_471_reg[0] ;
  wire \or_ln107_reg_471_reg[0]_0 ;
  wire [3:0]q0;
  wire [1:0]\q0_reg[0]_0 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[2]_1 ;
  wire [3:0]\q0_reg[3]_0 ;
  wire [3:0]q1;
  wire [3:0]\q1_reg[3]_0 ;
  wire [3:0]q2;
  wire [3:0]\q2_reg[3]_0 ;
  wire [3:0]q3;
  wire [3:0]\q3_reg[3]_0 ;
  wire \scalauto_2_reg_465[3]_i_3_n_12 ;
  wire [2:0]\scalauto_2_reg_465_reg[6] ;
  wire \scalauto_2_reg_465_reg[6]_0 ;
  wire \sh_prom_cast_cast_cast_cast_reg_671[3]_i_2_n_12 ;
  wire \sh_prom_cast_cast_cast_cast_reg_671[3]_i_3_n_12 ;
  wire \sh_prom_cast_cast_cast_cast_reg_671[3]_i_4_n_12 ;
  wire \sh_prom_cast_cast_cast_cast_reg_671[3]_i_5_n_12 ;
  wire \sh_prom_cast_cast_cast_cast_reg_671[4]_i_2_n_12 ;
  wire \sh_prom_cast_cast_cast_cast_reg_671[4]_i_3_n_12 ;

  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \ap_return_preg[0]_i_1__1 
       (.I0(\ap_return_preg[0]_i_2_n_12 ),
        .I1(icmp_ln107_reg_435),
        .I2(and_ln107_reg_460),
        .I3(or_ln107_reg_471),
        .I4(q0[0]),
        .O(\icmp_ln107_reg_435_reg[0] ));
  LUT6 #(
    .INIT(64'h0F000FFF44444444)) 
    \ap_return_preg[0]_i_2 
       (.I0(q3[0]),
        .I1(and_ln107_reg_460),
        .I2(q1[0]),
        .I3(and_ln107_4_reg_466),
        .I4(q2[0]),
        .I5(or_ln107_reg_471),
        .O(\ap_return_preg[0]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hBFBBBBBBBBBBBFBB)) 
    \ap_return_preg[1]_i_1__1 
       (.I0(\ap_return_preg[1]_i_2_n_12 ),
        .I1(\ap_return_preg[1]_i_3_n_12 ),
        .I2(or_ln107_reg_471),
        .I3(and_ln107_reg_460),
        .I4(q3[1]),
        .I5(q3[0]),
        .O(\or_ln107_reg_471_reg[0] ));
  LUT5 #(
    .INIT(32'h01000001)) 
    \ap_return_preg[1]_i_2 
       (.I0(or_ln107_reg_471),
        .I1(and_ln107_reg_460),
        .I2(icmp_ln107_reg_435),
        .I3(q0[1]),
        .I4(q0[0]),
        .O(\ap_return_preg[1]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h06F6F606FFFFFFFF)) 
    \ap_return_preg[1]_i_3 
       (.I0(q2[1]),
        .I1(q2[0]),
        .I2(and_ln107_4_reg_466),
        .I3(q1[1]),
        .I4(q1[0]),
        .I5(or_ln107_reg_471),
        .O(\ap_return_preg[1]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hA900FFFF)) 
    \ap_return_preg[2]_i_1__1 
       (.I0(q0[2]),
        .I1(q0[1]),
        .I2(q0[0]),
        .I3(\ap_return_preg_reg[5]_0 ),
        .I4(\ap_return_preg[2]_i_2_n_12 ),
        .O(\q0_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h8B8B8BBBBBBBBB8B)) 
    \ap_return_preg[2]_i_2 
       (.I0(\ap_return_preg[2]_i_3_n_12 ),
        .I1(or_ln107_reg_471),
        .I2(and_ln107_reg_460),
        .I3(q3[0]),
        .I4(q3[1]),
        .I5(q3[2]),
        .O(\ap_return_preg[2]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h56FF5600560056FF)) 
    \ap_return_preg[2]_i_3 
       (.I0(q1[2]),
        .I1(q1[1]),
        .I2(q1[0]),
        .I3(and_ln107_4_reg_466),
        .I4(\ap_return_preg[2]_i_4_n_12 ),
        .I5(q2[2]),
        .O(\ap_return_preg[2]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_return_preg[2]_i_4 
       (.I0(q2[0]),
        .I1(q2[1]),
        .O(\ap_return_preg[2]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'hAAA80002)) 
    \ap_return_preg[5]_i_1__1 
       (.I0(\ap_return_preg_reg[5]_0 ),
        .I1(q0[2]),
        .I2(q0[1]),
        .I3(q0[0]),
        .I4(q0[3]),
        .O(\q0_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h0060)) 
    \empty_reg_1721[10]_i_1 
       (.I0(\scalauto_2_reg_465_reg[6] [0]),
        .I1(\empty_reg_1721_reg[13] [0]),
        .I2(\empty_reg_1721[14]_i_5_n_12 ),
        .I3(\empty_reg_1721_reg[14]_0 ),
        .O(\ap_CS_fsm_reg[1]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h9000)) 
    \empty_reg_1721[11]_i_1 
       (.I0(\scalauto_2_reg_465_reg[6] [0]),
        .I1(\empty_reg_1721_reg[13] [0]),
        .I2(\scalauto_2_reg_465_reg[6]_0 ),
        .I3(\empty_reg_1721_reg[14]_0 ),
        .O(\ap_CS_fsm_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h9000)) 
    \empty_reg_1721[12]_i_1 
       (.I0(\scalauto_2_reg_465_reg[6] [0]),
        .I1(\empty_reg_1721_reg[13] [0]),
        .I2(\empty_reg_1721[14]_i_5_n_12 ),
        .I3(\empty_reg_1721_reg[14]_0 ),
        .O(\ap_CS_fsm_reg[1]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \empty_reg_1721[13]_i_1 
       (.I0(\scalauto_2_reg_465_reg[6] [0]),
        .I1(\empty_reg_1721_reg[13] [0]),
        .I2(\scalauto_2_reg_465_reg[6]_0 ),
        .I3(\empty_reg_1721_reg[14]_0 ),
        .O(\ap_CS_fsm_reg[1]_4 ));
  LUT6 #(
    .INIT(64'h0000000000001114)) 
    \empty_reg_1721[13]_i_2 
       (.I0(\scalauto_2_reg_465_reg[6] [2]),
        .I1(\empty_reg_1721_reg[13] [2]),
        .I2(\empty_reg_1721_reg[13]_0 ),
        .I3(\empty_reg_1721_reg[13] [1]),
        .I4(\scalauto_2_reg_465_reg[6] [1]),
        .I5(\scalauto_2_reg_465_reg[6] [0]),
        .O(\scalauto_2_reg_465_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h6000)) 
    \empty_reg_1721[14]_i_2 
       (.I0(\scalauto_2_reg_465_reg[6] [0]),
        .I1(\empty_reg_1721_reg[13] [0]),
        .I2(\empty_reg_1721[14]_i_5_n_12 ),
        .I3(\empty_reg_1721_reg[14]_0 ),
        .O(\ap_CS_fsm_reg[1]_8 ));
  LUT6 #(
    .INIT(64'hFF00FF00B8B8FF00)) 
    \empty_reg_1721[14]_i_3 
       (.I0(\icmp_ln107_reg_435_reg[0] ),
        .I1(Q[1]),
        .I2(ap_return_preg[0]),
        .I3(\icmp_ln62_1_reg_1710_reg[0] [0]),
        .I4(\empty_reg_1721_reg[14] ),
        .I5(icmp_ln57_reg_1697),
        .O(\scalauto_2_reg_465_reg[6] [0]));
  LUT6 #(
    .INIT(64'h0000111400000000)) 
    \empty_reg_1721[14]_i_5 
       (.I0(\scalauto_2_reg_465_reg[6] [2]),
        .I1(\empty_reg_1721_reg[13] [2]),
        .I2(\empty_reg_1721_reg[13]_0 ),
        .I3(\empty_reg_1721_reg[13] [1]),
        .I4(\scalauto_2_reg_465_reg[6] [1]),
        .I5(\scalauto_2_reg_465_reg[6] [0]),
        .O(\empty_reg_1721[14]_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h0090)) 
    \empty_reg_1721[8]_i_1 
       (.I0(\scalauto_2_reg_465_reg[6] [0]),
        .I1(\empty_reg_1721_reg[13] [0]),
        .I2(\empty_reg_1721[14]_i_5_n_12 ),
        .I3(\empty_reg_1721_reg[14]_0 ),
        .O(\ap_CS_fsm_reg[1]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h0060)) 
    \empty_reg_1721[9]_i_1 
       (.I0(\scalauto_2_reg_465_reg[6] [0]),
        .I1(\empty_reg_1721_reg[13] [0]),
        .I2(\scalauto_2_reg_465_reg[6]_0 ),
        .I3(\empty_reg_1721_reg[14]_0 ),
        .O(\ap_CS_fsm_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hFF00FF000B0BFF00)) 
    \icmp_ln62_1_reg_1710[0]_i_5 
       (.I0(D[1]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(grp_gsm_norm_fu_305_ap_return[2]),
        .I3(\icmp_ln62_1_reg_1710_reg[0] [2]),
        .I4(\empty_reg_1721_reg[14] ),
        .I5(icmp_ln57_reg_1697),
        .O(\scalauto_2_reg_465_reg[6] [2]));
  LUT6 #(
    .INIT(64'hFF00FF004B4BFF00)) 
    \icmp_ln62_1_reg_1710[0]_i_6 
       (.I0(D[1]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(grp_gsm_norm_fu_305_ap_return[2]),
        .I3(\icmp_ln62_1_reg_1710_reg[0] [1]),
        .I4(\empty_reg_1721_reg[14] ),
        .I5(icmp_ln57_reg_1697),
        .O(\scalauto_2_reg_465_reg[6] [1]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln62_reg_1706[0]_i_4 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(D[1]),
        .O(\or_ln107_reg_471_reg[0]_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(bitoff_ce0),
        .D(\q0_reg[3]_0 [0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(bitoff_ce0),
        .D(\q0_reg[3]_0 [1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(bitoff_ce0),
        .D(\q0_reg[3]_0 [2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(bitoff_ce0),
        .D(\q0_reg[3]_0 [3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(bitoff_ce0),
        .D(\q1_reg[3]_0 [0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(bitoff_ce0),
        .D(\q1_reg[3]_0 [1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(bitoff_ce0),
        .D(\q1_reg[3]_0 [2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(bitoff_ce0),
        .D(\q1_reg[3]_0 [3]),
        .Q(q1[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \q2[3]_i_1 
       (.I0(Q[0]),
        .I1(grp_Autocorrelation_fu_101_grp_gsm_norm_fu_305_p_start),
        .I2(\q0_reg[0]_0 [0]),
        .I3(\q0_reg[0]_0 [1]),
        .I4(grp_Reflection_coefficients_fu_111_grp_gsm_norm_fu_305_p_start),
        .O(bitoff_ce0));
  FDRE \q2_reg[0] 
       (.C(ap_clk),
        .CE(bitoff_ce0),
        .D(\q2_reg[3]_0 [0]),
        .Q(q2[0]),
        .R(1'b0));
  FDRE \q2_reg[1] 
       (.C(ap_clk),
        .CE(bitoff_ce0),
        .D(\q2_reg[3]_0 [1]),
        .Q(q2[1]),
        .R(1'b0));
  FDRE \q2_reg[2] 
       (.C(ap_clk),
        .CE(bitoff_ce0),
        .D(\q2_reg[3]_0 [2]),
        .Q(q2[2]),
        .R(1'b0));
  FDRE \q2_reg[3] 
       (.C(ap_clk),
        .CE(bitoff_ce0),
        .D(\q2_reg[3]_0 [3]),
        .Q(q2[3]),
        .R(1'b0));
  FDRE \q3_reg[0] 
       (.C(ap_clk),
        .CE(bitoff_ce0),
        .D(\q3_reg[3]_0 [0]),
        .Q(q3[0]),
        .R(1'b0));
  FDRE \q3_reg[1] 
       (.C(ap_clk),
        .CE(bitoff_ce0),
        .D(\q3_reg[3]_0 [1]),
        .Q(q3[1]),
        .R(1'b0));
  FDRE \q3_reg[2] 
       (.C(ap_clk),
        .CE(bitoff_ce0),
        .D(\q3_reg[3]_0 [2]),
        .Q(q3[2]),
        .R(1'b0));
  FDRE \q3_reg[3] 
       (.C(ap_clk),
        .CE(bitoff_ce0),
        .D(\q3_reg[3]_0 [3]),
        .Q(q3[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \scalauto_2_reg_465[0]_i_1 
       (.I0(\icmp_ln107_reg_435_reg[0] ),
        .I1(Q[1]),
        .I2(ap_return_preg[0]),
        .O(\ap_return_preg_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h478B74B8)) 
    \scalauto_2_reg_465[1]_i_1 
       (.I0(\or_ln107_reg_471_reg[0] ),
        .I1(Q[1]),
        .I2(ap_return_preg[1]),
        .I3(\icmp_ln107_reg_435_reg[0] ),
        .I4(ap_return_preg[0]),
        .O(\ap_return_preg_reg[5] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \scalauto_2_reg_465[2]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .O(\ap_return_preg_reg[5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'hB847)) 
    \scalauto_2_reg_465[2]_i_2 
       (.I0(\q0_reg[2]_1 ),
        .I1(Q[1]),
        .I2(ap_return_preg[2]),
        .I3(\scalauto_2_reg_465[3]_i_3_n_12 ),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \scalauto_2_reg_465[3]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_1 ),
        .I1(D[0]),
        .O(\ap_return_preg_reg[5] [3]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'hFF47)) 
    \scalauto_2_reg_465[3]_i_2 
       (.I0(\q0_reg[2]_1 ),
        .I1(Q[1]),
        .I2(ap_return_preg[2]),
        .I3(\scalauto_2_reg_465[3]_i_3_n_12 ),
        .O(\ap_CS_fsm_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h00440347)) 
    \scalauto_2_reg_465[3]_i_3 
       (.I0(\or_ln107_reg_471_reg[0] ),
        .I1(Q[1]),
        .I2(ap_return_preg[1]),
        .I3(\icmp_ln107_reg_435_reg[0] ),
        .I4(ap_return_preg[0]),
        .O(\scalauto_2_reg_465[3]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \scalauto_2_reg_465[4]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(D[1]),
        .O(\ap_return_preg_reg[5] [4]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'h444BBB4B)) 
    \scalauto_2_reg_465[5]_i_1 
       (.I0(D[1]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(ap_return_preg[5]),
        .I3(Q[1]),
        .I4(\q0_reg[2]_0 ),
        .O(\ap_return_preg_reg[5] [5]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'h000BBB0B)) 
    \scalauto_2_reg_465[6]_i_3 
       (.I0(D[1]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(ap_return_preg[5]),
        .I3(Q[1]),
        .I4(\q0_reg[2]_0 ),
        .O(\ap_return_preg_reg[5] [6]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \scalauto_2_reg_465[6]_i_4 
       (.I0(\ap_CS_fsm_reg[1]_1 ),
        .I1(D[0]),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sh_prom_cast_cast_cast_cast_reg_671[1]_i_1 
       (.I0(\or_ln107_reg_471_reg[0] ),
        .I1(Q[1]),
        .I2(ap_return_preg[1]),
        .O(grp_gsm_norm_fu_305_ap_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sh_prom_cast_cast_cast_cast_reg_671[2]_i_1 
       (.I0(\q0_reg[2]_1 ),
        .I1(Q[1]),
        .I2(ap_return_preg[2]),
        .O(grp_gsm_norm_fu_305_ap_return[1]));
  LUT6 #(
    .INIT(64'hFFB8FFB8FFFF0000)) 
    \sh_prom_cast_cast_cast_cast_reg_671[3]_i_1 
       (.I0(\sh_prom_cast_cast_cast_cast_reg_671[3]_i_2_n_12 ),
        .I1(or_ln107_reg_471),
        .I2(\sh_prom_cast_cast_cast_cast_reg_671[3]_i_3_n_12 ),
        .I3(\q0_reg[2]_0 ),
        .I4(ap_return_preg[3]),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h590059FF59FF5900)) 
    \sh_prom_cast_cast_cast_cast_reg_671[3]_i_2 
       (.I0(q1[3]),
        .I1(\sh_prom_cast_cast_cast_cast_reg_671[3]_i_4_n_12 ),
        .I2(q1[2]),
        .I3(and_ln107_4_reg_466),
        .I4(q2[3]),
        .I5(\sh_prom_cast_cast_cast_cast_reg_671[3]_i_5_n_12 ),
        .O(\sh_prom_cast_cast_cast_cast_reg_671[3]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'h0002AAA8)) 
    \sh_prom_cast_cast_cast_cast_reg_671[3]_i_3 
       (.I0(and_ln107_reg_460),
        .I1(q3[1]),
        .I2(q3[0]),
        .I3(q3[2]),
        .I4(q3[3]),
        .O(\sh_prom_cast_cast_cast_cast_reg_671[3]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sh_prom_cast_cast_cast_cast_reg_671[3]_i_4 
       (.I0(q1[0]),
        .I1(q1[1]),
        .O(\sh_prom_cast_cast_cast_cast_reg_671[3]_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sh_prom_cast_cast_cast_cast_reg_671[3]_i_5 
       (.I0(q2[1]),
        .I1(q2[0]),
        .I2(q2[2]),
        .O(\sh_prom_cast_cast_cast_cast_reg_671[3]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFFB8FFB8FFFF0000)) 
    \sh_prom_cast_cast_cast_cast_reg_671[4]_i_1 
       (.I0(\sh_prom_cast_cast_cast_cast_reg_671[4]_i_2_n_12 ),
        .I1(or_ln107_reg_471),
        .I2(\sh_prom_cast_cast_cast_cast_reg_671[4]_i_3_n_12 ),
        .I3(\q0_reg[2]_0 ),
        .I4(ap_return_preg[4]),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h55555554)) 
    \sh_prom_cast_cast_cast_cast_reg_671[4]_i_2 
       (.I0(and_ln107_4_reg_466),
        .I1(q2[3]),
        .I2(q2[1]),
        .I3(q2[0]),
        .I4(q2[2]),
        .O(\sh_prom_cast_cast_cast_cast_reg_671[4]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'h0002AAAA)) 
    \sh_prom_cast_cast_cast_cast_reg_671[4]_i_3 
       (.I0(and_ln107_reg_460),
        .I1(q3[1]),
        .I2(q3[0]),
        .I3(q3[2]),
        .I4(q3[3]),
        .O(\sh_prom_cast_cast_cast_cast_reg_671[4]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sh_prom_cast_cast_cast_cast_reg_671[5]_i_1 
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[1]),
        .I2(ap_return_preg[5]),
        .O(grp_gsm_norm_fu_305_ap_return[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1
   (grp_gsm_add_fu_310_b,
    indata_d0,
    \ap_CS_fsm_reg[5] ,
    S,
    DI,
    sum_fu_54_p2_carry__0,
    DINADIN,
    ap_clk,
    B,
    A,
    CO,
    sum_fu_54_p2_carry_i_15,
    add_ln39_fu_48_p2_carry__0_i_1__0,
    sum_fu_54_p2_carry_i_13,
    Q,
    \ap_return_preg_reg[15] ,
    grp_Quantization_and_coding_fu_126_grp_gsm_add_fu_310_p_din2,
    add_ln39_fu_48_p2_carry__0_i_1__0_0,
    \ap_return_preg_reg[0] ,
    \ap_return_preg_reg[0]_0 ,
    O,
    ram_reg_bram_0,
    add_ln39_fu_48_p2);
  output [11:0]grp_gsm_add_fu_310_b;
  output [15:0]indata_d0;
  output [0:0]\ap_CS_fsm_reg[5] ;
  output [1:0]S;
  output [0:0]DI;
  output sum_fu_54_p2_carry__0;
  output [15:0]DINADIN;
  input ap_clk;
  input [15:0]B;
  input [15:0]A;
  input [0:0]CO;
  input sum_fu_54_p2_carry_i_15;
  input [0:0]add_ln39_fu_48_p2_carry__0_i_1__0;
  input sum_fu_54_p2_carry_i_13;
  input [0:0]Q;
  input [15:0]\ap_return_preg_reg[15] ;
  input [0:0]grp_Quantization_and_coding_fu_126_grp_gsm_add_fu_310_p_din2;
  input [0:0]add_ln39_fu_48_p2_carry__0_i_1__0_0;
  input \ap_return_preg_reg[0] ;
  input \ap_return_preg_reg[0]_0 ;
  input [1:0]O;
  input [0:0]ram_reg_bram_0;
  input [15:0]add_ln39_fu_48_p2;

  wire [15:0]A;
  wire [15:0]B;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [15:0]DINADIN;
  wire [1:0]O;
  wire [0:0]Q;
  wire [1:0]S;
  wire [15:0]add_ln39_fu_48_p2;
  wire [0:0]add_ln39_fu_48_p2_carry__0_i_1__0;
  wire [0:0]add_ln39_fu_48_p2_carry__0_i_1__0_0;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire \ap_return_preg_reg[0] ;
  wire \ap_return_preg_reg[0]_0 ;
  wire [15:0]\ap_return_preg_reg[15] ;
  wire [0:0]grp_Quantization_and_coding_fu_126_grp_gsm_add_fu_310_p_din2;
  wire [11:0]grp_gsm_add_fu_310_b;
  wire [15:0]indata_d0;
  wire [0:0]ram_reg_bram_0;
  wire sum_fu_54_p2_carry__0;
  wire sum_fu_54_p2_carry_i_13;
  wire sum_fu_54_p2_carry_i_15;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0 Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U
       (.A(A),
        .B(B),
        .CO(CO),
        .DI(DI),
        .DINADIN(DINADIN),
        .O(O),
        .Q(Q),
        .S(S),
        .add_ln39_fu_48_p2(add_ln39_fu_48_p2),
        .add_ln39_fu_48_p2_carry__0_i_1__0(add_ln39_fu_48_p2_carry__0_i_1__0),
        .add_ln39_fu_48_p2_carry__0_i_1__0_0(add_ln39_fu_48_p2_carry__0_i_1__0_0),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_clk(ap_clk),
        .\ap_return_preg_reg[0] (\ap_return_preg_reg[0] ),
        .\ap_return_preg_reg[0]_0 (\ap_return_preg_reg[0]_0 ),
        .\ap_return_preg_reg[15] (\ap_return_preg_reg[15] ),
        .grp_Quantization_and_coding_fu_126_grp_gsm_add_fu_310_p_din2(grp_Quantization_and_coding_fu_126_grp_gsm_add_fu_310_p_din2),
        .grp_gsm_add_fu_310_b(grp_gsm_add_fu_310_b),
        .indata_d0(indata_d0),
        .ram_reg_bram_0(ram_reg_bram_0),
        .sum_fu_54_p2_carry__0(sum_fu_54_p2_carry__0),
        .sum_fu_54_p2_carry_i_13(sum_fu_54_p2_carry_i_13),
        .sum_fu_54_p2_carry_i_15(sum_fu_54_p2_carry_i_15));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_3
   (\select_ln291_1_reg_753_reg[5] ,
    add_ln39_fu_48_p2_carry__0,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[4]_0 ,
    \select_ln294_1_reg_773_reg[4] ,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[5]_0 ,
    \select_ln296_1_reg_783_reg[3] ,
    DI,
    S,
    \q0_reg[0] ,
    \q0_reg[1] ,
    \q0_reg[2] ,
    \q0_reg[3] ,
    \q0_reg[4] ,
    \q0_reg[5] ,
    \q0_reg[6] ,
    \q0_reg[7] ,
    \q0_reg[8] ,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[15]_0 ,
    \ap_CS_fsm_reg[5]_1 ,
    \ap_CS_fsm_reg[15]_1 ,
    \ap_CS_fsm_reg[4]_1 ,
    \ap_CS_fsm_reg[15]_2 ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[15]_3 ,
    \ap_CS_fsm_reg[15]_4 ,
    select_ln289_1_reg_733,
    \ap_CS_fsm_reg[15]_5 ,
    ram_reg_0_15_0_0_i_7,
    sum_fu_54_p2_carry__0,
    tmp_6_gsm_add_fu_315_b,
    \icmp_ln55_reg_88_reg[0] ,
    \ap_CS_fsm_reg[6] ,
    \K_load_reg_856_reg[15] ,
    \K_load_reg_856_reg[7] ,
    \K_load_reg_856_reg[7]_0 ,
    \K_load_reg_856_reg[15]_0 ,
    \ap_CS_fsm_reg[5]_2 ,
    \ap_CS_fsm_reg[4]_2 ,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[5]_3 ,
    \ap_CS_fsm_reg[4]_3 ,
    \ap_CS_fsm_reg[3]_1 ,
    \ap_CS_fsm_reg[4]_4 ,
    \ap_CS_fsm_reg[3]_2 ,
    \ap_CS_fsm_reg[3]_3 ,
    icmp_ln40_fu_60_p2_carry,
    icmp_ln40_fu_60_p2_carry_0,
    icmp_ln40_fu_60_p2_carry_1,
    icmp_ln40_fu_60_p2_carry_2,
    icmp_ln40_fu_60_p2_carry_3,
    icmp_ln40_fu_60_p2_carry_4,
    Q,
    ap_clk,
    B,
    D,
    \select_ln291_1_reg_753_reg[5]_0 ,
    \select_ln296_1_reg_783_reg[0] ,
    add_ln39_fu_48_p2,
    CO,
    O,
    \select_ln294_1_reg_773_reg[4]_0 ,
    \select_ln296_1_reg_783_reg[3]_0 ,
    \select_ln289_1_reg_733_reg[5] ,
    icmp_ln219_fu_511_p2_carry,
    \q0_reg[15] ,
    \ap_return_preg_reg[15] ,
    \ap_return_preg_reg[15]_0 ,
    \ap_return_preg_reg[15]_1 ,
    \ap_return_preg_reg[15]_2 ,
    add_ln39_fu_48_p2_carry__0_0,
    sum_fu_54_p2_carry__0_0,
    add_ln39_fu_48_p2_0,
    add_ln39_fu_48_p2_carry__0_1,
    add_ln39_fu_48_p2_carry__0_2);
  output \select_ln291_1_reg_753_reg[5] ;
  output add_ln39_fu_48_p2_carry__0;
  output \ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[4]_0 ;
  output \select_ln294_1_reg_773_reg[4] ;
  output \ap_CS_fsm_reg[5] ;
  output \ap_CS_fsm_reg[5]_0 ;
  output \select_ln296_1_reg_783_reg[3] ;
  output [7:0]DI;
  output [7:0]S;
  output \q0_reg[0] ;
  output \q0_reg[1] ;
  output \q0_reg[2] ;
  output \q0_reg[3] ;
  output \q0_reg[4] ;
  output \q0_reg[5] ;
  output \q0_reg[6] ;
  output \q0_reg[7] ;
  output \q0_reg[8] ;
  output \ap_CS_fsm_reg[15] ;
  output \ap_CS_fsm_reg[15]_0 ;
  output \ap_CS_fsm_reg[5]_1 ;
  output \ap_CS_fsm_reg[15]_1 ;
  output \ap_CS_fsm_reg[4]_1 ;
  output \ap_CS_fsm_reg[15]_2 ;
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[15]_3 ;
  output \ap_CS_fsm_reg[15]_4 ;
  output [0:0]select_ln289_1_reg_733;
  output \ap_CS_fsm_reg[15]_5 ;
  output [1:0]ram_reg_0_15_0_0_i_7;
  output [0:0]sum_fu_54_p2_carry__0;
  output [14:0]tmp_6_gsm_add_fu_315_b;
  output [15:0]\icmp_ln55_reg_88_reg[0] ;
  output [0:0]\ap_CS_fsm_reg[6] ;
  output [7:0]\K_load_reg_856_reg[15] ;
  output [7:0]\K_load_reg_856_reg[7] ;
  output [7:0]\K_load_reg_856_reg[7]_0 ;
  output [7:0]\K_load_reg_856_reg[15]_0 ;
  output \ap_CS_fsm_reg[5]_2 ;
  output \ap_CS_fsm_reg[4]_2 ;
  output \ap_CS_fsm_reg[3]_0 ;
  output \ap_CS_fsm_reg[5]_3 ;
  output \ap_CS_fsm_reg[4]_3 ;
  output \ap_CS_fsm_reg[3]_1 ;
  output \ap_CS_fsm_reg[4]_4 ;
  output \ap_CS_fsm_reg[3]_2 ;
  output \ap_CS_fsm_reg[3]_3 ;
  output icmp_ln40_fu_60_p2_carry;
  output icmp_ln40_fu_60_p2_carry_0;
  output icmp_ln40_fu_60_p2_carry_1;
  output icmp_ln40_fu_60_p2_carry_2;
  output icmp_ln40_fu_60_p2_carry_3;
  output icmp_ln40_fu_60_p2_carry_4;
  input [2:0]Q;
  input ap_clk;
  input [15:0]B;
  input [15:0]D;
  input [0:0]\select_ln291_1_reg_753_reg[5]_0 ;
  input [3:0]\select_ln296_1_reg_783_reg[0] ;
  input [15:0]add_ln39_fu_48_p2;
  input [0:0]CO;
  input [1:0]O;
  input [0:0]\select_ln294_1_reg_773_reg[4]_0 ;
  input [0:0]\select_ln296_1_reg_783_reg[3]_0 ;
  input [0:0]\select_ln289_1_reg_733_reg[5] ;
  input [15:0]icmp_ln219_fu_511_p2_carry;
  input [15:0]\q0_reg[15] ;
  input [0:0]\ap_return_preg_reg[15] ;
  input [15:0]\ap_return_preg_reg[15]_0 ;
  input \ap_return_preg_reg[15]_1 ;
  input \ap_return_preg_reg[15]_2 ;
  input [0:0]add_ln39_fu_48_p2_carry__0_0;
  input [15:0]sum_fu_54_p2_carry__0_0;
  input [15:0]add_ln39_fu_48_p2_0;
  input add_ln39_fu_48_p2_carry__0_1;
  input [0:0]add_ln39_fu_48_p2_carry__0_2;

  wire [15:0]B;
  wire [0:0]CO;
  wire [15:0]D;
  wire [7:0]DI;
  wire [7:0]\K_load_reg_856_reg[15] ;
  wire [7:0]\K_load_reg_856_reg[15]_0 ;
  wire [7:0]\K_load_reg_856_reg[7] ;
  wire [7:0]\K_load_reg_856_reg[7]_0 ;
  wire [1:0]O;
  wire [2:0]Q;
  wire [7:0]S;
  wire [15:0]add_ln39_fu_48_p2;
  wire [15:0]add_ln39_fu_48_p2_0;
  wire add_ln39_fu_48_p2_carry__0;
  wire [0:0]add_ln39_fu_48_p2_carry__0_0;
  wire add_ln39_fu_48_p2_carry__0_1;
  wire [0:0]add_ln39_fu_48_p2_carry__0_2;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[15]_1 ;
  wire \ap_CS_fsm_reg[15]_2 ;
  wire \ap_CS_fsm_reg[15]_3 ;
  wire \ap_CS_fsm_reg[15]_4 ;
  wire \ap_CS_fsm_reg[15]_5 ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg[3]_2 ;
  wire \ap_CS_fsm_reg[3]_3 ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg[4]_2 ;
  wire \ap_CS_fsm_reg[4]_3 ;
  wire \ap_CS_fsm_reg[4]_4 ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[5]_2 ;
  wire \ap_CS_fsm_reg[5]_3 ;
  wire [0:0]\ap_CS_fsm_reg[6] ;
  wire ap_clk;
  wire [0:0]\ap_return_preg_reg[15] ;
  wire [15:0]\ap_return_preg_reg[15]_0 ;
  wire \ap_return_preg_reg[15]_1 ;
  wire \ap_return_preg_reg[15]_2 ;
  wire [15:0]icmp_ln219_fu_511_p2_carry;
  wire icmp_ln40_fu_60_p2_carry;
  wire icmp_ln40_fu_60_p2_carry_0;
  wire icmp_ln40_fu_60_p2_carry_1;
  wire icmp_ln40_fu_60_p2_carry_2;
  wire icmp_ln40_fu_60_p2_carry_3;
  wire icmp_ln40_fu_60_p2_carry_4;
  wire [15:0]\icmp_ln55_reg_88_reg[0] ;
  wire \q0_reg[0] ;
  wire [15:0]\q0_reg[15] ;
  wire \q0_reg[1] ;
  wire \q0_reg[2] ;
  wire \q0_reg[3] ;
  wire \q0_reg[4] ;
  wire \q0_reg[5] ;
  wire \q0_reg[6] ;
  wire \q0_reg[7] ;
  wire \q0_reg[8] ;
  wire [1:0]ram_reg_0_15_0_0_i_7;
  wire [0:0]select_ln289_1_reg_733;
  wire [0:0]\select_ln289_1_reg_733_reg[5] ;
  wire \select_ln291_1_reg_753_reg[5] ;
  wire [0:0]\select_ln291_1_reg_753_reg[5]_0 ;
  wire \select_ln294_1_reg_773_reg[4] ;
  wire [0:0]\select_ln294_1_reg_773_reg[4]_0 ;
  wire [3:0]\select_ln296_1_reg_783_reg[0] ;
  wire \select_ln296_1_reg_783_reg[3] ;
  wire [0:0]\select_ln296_1_reg_783_reg[3]_0 ;
  wire [0:0]sum_fu_54_p2_carry__0;
  wire [15:0]sum_fu_54_p2_carry__0_0;
  wire [14:0]tmp_6_gsm_add_fu_315_b;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_4 Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U
       (.B(B),
        .CO(CO),
        .D(D),
        .DI(DI),
        .\K_load_reg_856_reg[15] (\K_load_reg_856_reg[15] ),
        .\K_load_reg_856_reg[15]_0 (\K_load_reg_856_reg[15]_0 ),
        .\K_load_reg_856_reg[7] (\K_load_reg_856_reg[7] ),
        .\K_load_reg_856_reg[7]_0 (\K_load_reg_856_reg[7]_0 ),
        .O(O),
        .Q(Q),
        .S(S),
        .add_ln39_fu_48_p2(add_ln39_fu_48_p2),
        .add_ln39_fu_48_p2_0(add_ln39_fu_48_p2_0),
        .add_ln39_fu_48_p2_carry__0(add_ln39_fu_48_p2_carry__0),
        .add_ln39_fu_48_p2_carry__0_0(add_ln39_fu_48_p2_carry__0_0),
        .add_ln39_fu_48_p2_carry__0_1(add_ln39_fu_48_p2_carry__0_1),
        .add_ln39_fu_48_p2_carry__0_2(add_ln39_fu_48_p2_carry__0_2),
        .\ap_CS_fsm_reg[15] (\ap_CS_fsm_reg[15] ),
        .\ap_CS_fsm_reg[15]_0 (\ap_CS_fsm_reg[15]_0 ),
        .\ap_CS_fsm_reg[15]_1 (\ap_CS_fsm_reg[15]_1 ),
        .\ap_CS_fsm_reg[15]_2 (\ap_CS_fsm_reg[15]_2 ),
        .\ap_CS_fsm_reg[15]_3 (\ap_CS_fsm_reg[15]_3 ),
        .\ap_CS_fsm_reg[15]_4 (\ap_CS_fsm_reg[15]_4 ),
        .\ap_CS_fsm_reg[15]_5 (\ap_CS_fsm_reg[15]_5 ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[3]_1 (\ap_CS_fsm_reg[3]_1 ),
        .\ap_CS_fsm_reg[3]_2 (\ap_CS_fsm_reg[3]_2 ),
        .\ap_CS_fsm_reg[3]_3 (\ap_CS_fsm_reg[3]_3 ),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[4]_0 (\ap_CS_fsm_reg[4]_0 ),
        .\ap_CS_fsm_reg[4]_1 (\ap_CS_fsm_reg[4]_1 ),
        .\ap_CS_fsm_reg[4]_2 (\ap_CS_fsm_reg[4]_2 ),
        .\ap_CS_fsm_reg[4]_3 (\ap_CS_fsm_reg[4]_3 ),
        .\ap_CS_fsm_reg[4]_4 (\ap_CS_fsm_reg[4]_4 ),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm_reg[5]_0 ),
        .\ap_CS_fsm_reg[5]_1 (\ap_CS_fsm_reg[5]_1 ),
        .\ap_CS_fsm_reg[5]_2 (\ap_CS_fsm_reg[5]_2 ),
        .\ap_CS_fsm_reg[5]_3 (\ap_CS_fsm_reg[5]_3 ),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .ap_clk(ap_clk),
        .\ap_return_preg_reg[15] (\ap_return_preg_reg[15] ),
        .\ap_return_preg_reg[15]_0 (\ap_return_preg_reg[15]_0 ),
        .\ap_return_preg_reg[15]_1 (\ap_return_preg_reg[15]_1 ),
        .\ap_return_preg_reg[15]_2 (\ap_return_preg_reg[15]_2 ),
        .icmp_ln219_fu_511_p2_carry(icmp_ln219_fu_511_p2_carry),
        .icmp_ln40_fu_60_p2_carry(icmp_ln40_fu_60_p2_carry),
        .icmp_ln40_fu_60_p2_carry_0(icmp_ln40_fu_60_p2_carry_0),
        .icmp_ln40_fu_60_p2_carry_1(icmp_ln40_fu_60_p2_carry_1),
        .icmp_ln40_fu_60_p2_carry_2(icmp_ln40_fu_60_p2_carry_2),
        .icmp_ln40_fu_60_p2_carry_3(icmp_ln40_fu_60_p2_carry_3),
        .icmp_ln40_fu_60_p2_carry_4(icmp_ln40_fu_60_p2_carry_4),
        .\icmp_ln55_reg_88_reg[0] (\icmp_ln55_reg_88_reg[0] ),
        .\q0_reg[0] (\q0_reg[0] ),
        .\q0_reg[15] (\q0_reg[15] ),
        .\q0_reg[1] (\q0_reg[1] ),
        .\q0_reg[2] (\q0_reg[2] ),
        .\q0_reg[3] (\q0_reg[3] ),
        .\q0_reg[4] (\q0_reg[4] ),
        .\q0_reg[5] (\q0_reg[5] ),
        .\q0_reg[6] (\q0_reg[6] ),
        .\q0_reg[7] (\q0_reg[7] ),
        .\q0_reg[8] (\q0_reg[8] ),
        .ram_reg_0_15_0_0_i_7_0(ram_reg_0_15_0_0_i_7),
        .select_ln289_1_reg_733(select_ln289_1_reg_733),
        .\select_ln289_1_reg_733_reg[5] (\select_ln289_1_reg_733_reg[5] ),
        .\select_ln291_1_reg_753_reg[5] (\select_ln291_1_reg_753_reg[5] ),
        .\select_ln291_1_reg_753_reg[5]_0 (\select_ln291_1_reg_753_reg[5]_0 ),
        .\select_ln294_1_reg_773_reg[4] (\select_ln294_1_reg_773_reg[4] ),
        .\select_ln294_1_reg_773_reg[4]_0 (\select_ln294_1_reg_773_reg[4]_0 ),
        .\select_ln296_1_reg_783_reg[0] (\select_ln296_1_reg_783_reg[0] ),
        .\select_ln296_1_reg_783_reg[3] (\select_ln296_1_reg_783_reg[3] ),
        .\select_ln296_1_reg_783_reg[3]_0 (\select_ln296_1_reg_783_reg[3]_0 ),
        .sum_fu_54_p2_carry__0(sum_fu_54_p2_carry__0),
        .sum_fu_54_p2_carry__0_0(sum_fu_54_p2_carry__0_0),
        .tmp_6_gsm_add_fu_315_b(tmp_6_gsm_add_fu_315_b));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0
   (grp_gsm_add_fu_310_b,
    indata_d0,
    \ap_CS_fsm_reg[5] ,
    S,
    DI,
    sum_fu_54_p2_carry__0,
    DINADIN,
    ap_clk,
    B,
    A,
    CO,
    sum_fu_54_p2_carry_i_15,
    add_ln39_fu_48_p2_carry__0_i_1__0,
    sum_fu_54_p2_carry_i_13,
    Q,
    \ap_return_preg_reg[15] ,
    grp_Quantization_and_coding_fu_126_grp_gsm_add_fu_310_p_din2,
    add_ln39_fu_48_p2_carry__0_i_1__0_0,
    \ap_return_preg_reg[0] ,
    \ap_return_preg_reg[0]_0 ,
    O,
    ram_reg_bram_0,
    add_ln39_fu_48_p2);
  output [11:0]grp_gsm_add_fu_310_b;
  output [15:0]indata_d0;
  output [0:0]\ap_CS_fsm_reg[5] ;
  output [1:0]S;
  output [0:0]DI;
  output sum_fu_54_p2_carry__0;
  output [15:0]DINADIN;
  input ap_clk;
  input [15:0]B;
  input [15:0]A;
  input [0:0]CO;
  input sum_fu_54_p2_carry_i_15;
  input [0:0]add_ln39_fu_48_p2_carry__0_i_1__0;
  input sum_fu_54_p2_carry_i_13;
  input [0:0]Q;
  input [15:0]\ap_return_preg_reg[15] ;
  input [0:0]grp_Quantization_and_coding_fu_126_grp_gsm_add_fu_310_p_din2;
  input [0:0]add_ln39_fu_48_p2_carry__0_i_1__0_0;
  input \ap_return_preg_reg[0] ;
  input \ap_return_preg_reg[0]_0 ;
  input [1:0]O;
  input [0:0]ram_reg_bram_0;
  input [15:0]add_ln39_fu_48_p2;

  wire [15:0]A;
  wire [15:0]B;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [15:0]DINADIN;
  wire [1:0]O;
  wire [0:0]Q;
  wire [1:0]S;
  wire [15:0]add_ln39_fu_48_p2;
  wire [0:0]add_ln39_fu_48_p2_carry__0_i_1__0;
  wire [0:0]add_ln39_fu_48_p2_carry__0_i_1__0_0;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire \ap_return_preg_reg[0] ;
  wire \ap_return_preg_reg[0]_0 ;
  wire [15:0]\ap_return_preg_reg[15] ;
  wire [0:0]grp_Quantization_and_coding_fu_126_grp_gsm_add_fu_310_p_din2;
  wire [11:0]grp_gsm_add_fu_310_b;
  wire [15:0]indata_d0;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [0:0]ram_reg_bram_0;
  wire ram_reg_bram_0_i_28__0_n_19;
  wire sum_fu_54_p2_carry__0;
  wire sum_fu_54_p2_carry_i_13;
  wire sum_fu_54_p2_carry_i_15;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:1]NLW_ram_reg_bram_0_i_28__0_CO_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_i_28__0_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln40_fu_60_p2_carry_i_1__1
       (.I0(O[1]),
        .O(DI));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln40_fu_60_p2_carry_i_2__0
       (.I0(ram_reg_bram_0_i_28__0_n_19),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln40_fu_60_p2_carry_i_3__1
       (.I0(O[1]),
        .I1(O[0]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \indata_d0[0]_INST_0 
       (.I0(p_reg_reg_n_102),
        .I1(\ap_return_preg_reg[0] ),
        .I2(\ap_return_preg_reg[0]_0 ),
        .I3(Q),
        .I4(\ap_return_preg_reg[15] [0]),
        .O(indata_d0[0]));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \indata_d0[10]_INST_0 
       (.I0(p_reg_reg_n_92),
        .I1(\ap_return_preg_reg[0] ),
        .I2(\ap_return_preg_reg[0]_0 ),
        .I3(Q),
        .I4(\ap_return_preg_reg[15] [10]),
        .O(indata_d0[10]));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \indata_d0[11]_INST_0 
       (.I0(p_reg_reg_n_91),
        .I1(\ap_return_preg_reg[0] ),
        .I2(\ap_return_preg_reg[0]_0 ),
        .I3(Q),
        .I4(\ap_return_preg_reg[15] [11]),
        .O(indata_d0[11]));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \indata_d0[12]_INST_0 
       (.I0(p_reg_reg_n_90),
        .I1(\ap_return_preg_reg[0] ),
        .I2(\ap_return_preg_reg[0]_0 ),
        .I3(Q),
        .I4(\ap_return_preg_reg[15] [12]),
        .O(indata_d0[12]));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \indata_d0[13]_INST_0 
       (.I0(p_reg_reg_n_89),
        .I1(\ap_return_preg_reg[0] ),
        .I2(\ap_return_preg_reg[0]_0 ),
        .I3(Q),
        .I4(\ap_return_preg_reg[15] [13]),
        .O(indata_d0[13]));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \indata_d0[14]_INST_0 
       (.I0(p_reg_reg_n_88),
        .I1(\ap_return_preg_reg[0] ),
        .I2(\ap_return_preg_reg[0]_0 ),
        .I3(Q),
        .I4(\ap_return_preg_reg[15] [14]),
        .O(indata_d0[14]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    \indata_d0[15]_INST_0 
       (.I0(p_reg_reg_n_87),
        .I1(\ap_return_preg_reg[0] ),
        .I2(\ap_return_preg_reg[0]_0 ),
        .I3(Q),
        .I4(\ap_return_preg_reg[15] [15]),
        .O(indata_d0[15]));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \indata_d0[1]_INST_0 
       (.I0(p_reg_reg_n_101),
        .I1(\ap_return_preg_reg[0] ),
        .I2(\ap_return_preg_reg[0]_0 ),
        .I3(Q),
        .I4(\ap_return_preg_reg[15] [1]),
        .O(indata_d0[1]));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \indata_d0[2]_INST_0 
       (.I0(p_reg_reg_n_100),
        .I1(\ap_return_preg_reg[0] ),
        .I2(\ap_return_preg_reg[0]_0 ),
        .I3(Q),
        .I4(\ap_return_preg_reg[15] [2]),
        .O(indata_d0[2]));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \indata_d0[3]_INST_0 
       (.I0(p_reg_reg_n_99),
        .I1(\ap_return_preg_reg[0] ),
        .I2(\ap_return_preg_reg[0]_0 ),
        .I3(Q),
        .I4(\ap_return_preg_reg[15] [3]),
        .O(indata_d0[3]));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \indata_d0[4]_INST_0 
       (.I0(p_reg_reg_n_98),
        .I1(\ap_return_preg_reg[0] ),
        .I2(\ap_return_preg_reg[0]_0 ),
        .I3(Q),
        .I4(\ap_return_preg_reg[15] [4]),
        .O(indata_d0[4]));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \indata_d0[5]_INST_0 
       (.I0(p_reg_reg_n_97),
        .I1(\ap_return_preg_reg[0] ),
        .I2(\ap_return_preg_reg[0]_0 ),
        .I3(Q),
        .I4(\ap_return_preg_reg[15] [5]),
        .O(indata_d0[5]));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \indata_d0[6]_INST_0 
       (.I0(p_reg_reg_n_96),
        .I1(\ap_return_preg_reg[0] ),
        .I2(\ap_return_preg_reg[0]_0 ),
        .I3(Q),
        .I4(\ap_return_preg_reg[15] [6]),
        .O(indata_d0[6]));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \indata_d0[7]_INST_0 
       (.I0(p_reg_reg_n_95),
        .I1(\ap_return_preg_reg[0] ),
        .I2(\ap_return_preg_reg[0]_0 ),
        .I3(Q),
        .I4(\ap_return_preg_reg[15] [7]),
        .O(indata_d0[7]));
  LUT5 #(
    .INIT(32'hEAEAFF00)) 
    \indata_d0[8]_INST_0 
       (.I0(p_reg_reg_n_94),
        .I1(\ap_return_preg_reg[0]_0 ),
        .I2(\ap_return_preg_reg[0] ),
        .I3(\ap_return_preg_reg[15] [8]),
        .I4(Q),
        .O(indata_d0[8]));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \indata_d0[9]_INST_0 
       (.I0(p_reg_reg_n_93),
        .I1(\ap_return_preg_reg[0] ),
        .I2(\ap_return_preg_reg[0]_0 ),
        .I3(Q),
        .I4(\ap_return_preg_reg[15] [9]),
        .O(indata_d0[9]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    ram_reg_bram_0_i_11__0
       (.I0(ram_reg_bram_0),
        .I1(ram_reg_bram_0_i_28__0_n_19),
        .I2(O[1]),
        .I3(add_ln39_fu_48_p2[15]),
        .O(DINADIN[15]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    ram_reg_bram_0_i_12__0
       (.I0(ram_reg_bram_0),
        .I1(ram_reg_bram_0_i_28__0_n_19),
        .I2(O[1]),
        .I3(add_ln39_fu_48_p2[14]),
        .O(DINADIN[14]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    ram_reg_bram_0_i_13__0
       (.I0(ram_reg_bram_0),
        .I1(ram_reg_bram_0_i_28__0_n_19),
        .I2(O[1]),
        .I3(add_ln39_fu_48_p2[13]),
        .O(DINADIN[13]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    ram_reg_bram_0_i_14__0
       (.I0(ram_reg_bram_0),
        .I1(ram_reg_bram_0_i_28__0_n_19),
        .I2(O[1]),
        .I3(add_ln39_fu_48_p2[12]),
        .O(DINADIN[12]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    ram_reg_bram_0_i_15__0
       (.I0(ram_reg_bram_0),
        .I1(ram_reg_bram_0_i_28__0_n_19),
        .I2(O[1]),
        .I3(add_ln39_fu_48_p2[11]),
        .O(DINADIN[11]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    ram_reg_bram_0_i_16__0
       (.I0(ram_reg_bram_0),
        .I1(ram_reg_bram_0_i_28__0_n_19),
        .I2(O[1]),
        .I3(add_ln39_fu_48_p2[10]),
        .O(DINADIN[10]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    ram_reg_bram_0_i_17__0
       (.I0(ram_reg_bram_0),
        .I1(ram_reg_bram_0_i_28__0_n_19),
        .I2(O[1]),
        .I3(add_ln39_fu_48_p2[9]),
        .O(DINADIN[9]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    ram_reg_bram_0_i_18__0
       (.I0(ram_reg_bram_0),
        .I1(ram_reg_bram_0_i_28__0_n_19),
        .I2(O[1]),
        .I3(add_ln39_fu_48_p2[8]),
        .O(DINADIN[8]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    ram_reg_bram_0_i_19__0
       (.I0(ram_reg_bram_0),
        .I1(ram_reg_bram_0_i_28__0_n_19),
        .I2(O[1]),
        .I3(add_ln39_fu_48_p2[7]),
        .O(DINADIN[7]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    ram_reg_bram_0_i_20__0
       (.I0(ram_reg_bram_0),
        .I1(ram_reg_bram_0_i_28__0_n_19),
        .I2(O[1]),
        .I3(add_ln39_fu_48_p2[6]),
        .O(DINADIN[6]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    ram_reg_bram_0_i_21__0
       (.I0(ram_reg_bram_0),
        .I1(ram_reg_bram_0_i_28__0_n_19),
        .I2(O[1]),
        .I3(add_ln39_fu_48_p2[5]),
        .O(DINADIN[5]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    ram_reg_bram_0_i_22__0
       (.I0(ram_reg_bram_0),
        .I1(ram_reg_bram_0_i_28__0_n_19),
        .I2(O[1]),
        .I3(add_ln39_fu_48_p2[4]),
        .O(DINADIN[4]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    ram_reg_bram_0_i_23__0
       (.I0(ram_reg_bram_0),
        .I1(ram_reg_bram_0_i_28__0_n_19),
        .I2(O[1]),
        .I3(add_ln39_fu_48_p2[3]),
        .O(DINADIN[3]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    ram_reg_bram_0_i_24__0
       (.I0(ram_reg_bram_0),
        .I1(ram_reg_bram_0_i_28__0_n_19),
        .I2(O[1]),
        .I3(add_ln39_fu_48_p2[2]),
        .O(DINADIN[2]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    ram_reg_bram_0_i_25__0
       (.I0(ram_reg_bram_0),
        .I1(ram_reg_bram_0_i_28__0_n_19),
        .I2(O[1]),
        .I3(add_ln39_fu_48_p2[1]),
        .O(DINADIN[1]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    ram_reg_bram_0_i_26__0
       (.I0(ram_reg_bram_0),
        .I1(ram_reg_bram_0_i_28__0_n_19),
        .I2(O[1]),
        .I3(add_ln39_fu_48_p2[0]),
        .O(DINADIN[0]));
  CARRY8 ram_reg_bram_0_i_28__0
       (.CI(CO),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_bram_0_i_28__0_CO_UNCONNECTED[7:1],ram_reg_bram_0_i_28__0_n_19}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_bram_0_i_28__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT6 #(
    .INIT(64'h7747444477477777)) 
    sum_fu_54_p2_carry__0_i_1__0
       (.I0(add_ln39_fu_48_p2_carry__0_i_1__0_0),
        .I1(add_ln39_fu_48_p2_carry__0_i_1__0),
        .I2(p_reg_reg_n_87),
        .I3(sum_fu_54_p2_carry_i_13),
        .I4(Q),
        .I5(\ap_return_preg_reg[15] [15]),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    sum_fu_54_p2_carry__0_i_2
       (.I0(add_ln39_fu_48_p2_carry__0_i_1__0_0),
        .I1(add_ln39_fu_48_p2_carry__0_i_1__0),
        .I2(p_reg_reg_n_88),
        .I3(sum_fu_54_p2_carry_i_13),
        .I4(Q),
        .I5(\ap_return_preg_reg[15] [14]),
        .O(grp_gsm_add_fu_310_b[11]));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    sum_fu_54_p2_carry__0_i_3
       (.I0(add_ln39_fu_48_p2_carry__0_i_1__0_0),
        .I1(add_ln39_fu_48_p2_carry__0_i_1__0),
        .I2(p_reg_reg_n_89),
        .I3(sum_fu_54_p2_carry_i_13),
        .I4(Q),
        .I5(\ap_return_preg_reg[15] [13]),
        .O(grp_gsm_add_fu_310_b[10]));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    sum_fu_54_p2_carry__0_i_4
       (.I0(add_ln39_fu_48_p2_carry__0_i_1__0_0),
        .I1(add_ln39_fu_48_p2_carry__0_i_1__0),
        .I2(p_reg_reg_n_90),
        .I3(sum_fu_54_p2_carry_i_13),
        .I4(Q),
        .I5(\ap_return_preg_reg[15] [12]),
        .O(grp_gsm_add_fu_310_b[9]));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    sum_fu_54_p2_carry__0_i_5
       (.I0(grp_Quantization_and_coding_fu_126_grp_gsm_add_fu_310_p_din2),
        .I1(add_ln39_fu_48_p2_carry__0_i_1__0),
        .I2(p_reg_reg_n_91),
        .I3(sum_fu_54_p2_carry_i_13),
        .I4(Q),
        .I5(\ap_return_preg_reg[15] [11]),
        .O(grp_gsm_add_fu_310_b[8]));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    sum_fu_54_p2_carry__0_i_6
       (.I0(add_ln39_fu_48_p2_carry__0_i_1__0_0),
        .I1(add_ln39_fu_48_p2_carry__0_i_1__0),
        .I2(p_reg_reg_n_92),
        .I3(sum_fu_54_p2_carry_i_13),
        .I4(Q),
        .I5(\ap_return_preg_reg[15] [10]),
        .O(grp_gsm_add_fu_310_b[7]));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    sum_fu_54_p2_carry__0_i_7
       (.I0(add_ln39_fu_48_p2_carry__0_i_1__0_0),
        .I1(add_ln39_fu_48_p2_carry__0_i_1__0),
        .I2(p_reg_reg_n_93),
        .I3(sum_fu_54_p2_carry_i_13),
        .I4(Q),
        .I5(\ap_return_preg_reg[15] [9]),
        .O(grp_gsm_add_fu_310_b[6]));
  LUT6 #(
    .INIT(64'h00000000EEEEE444)) 
    sum_fu_54_p2_carry__0_i_8
       (.I0(Q),
        .I1(\ap_return_preg_reg[15] [8]),
        .I2(\ap_return_preg_reg[0] ),
        .I3(\ap_return_preg_reg[0]_0 ),
        .I4(p_reg_reg_n_94),
        .I5(add_ln39_fu_48_p2_carry__0_i_1__0),
        .O(grp_gsm_add_fu_310_b[5]));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    sum_fu_54_p2_carry_i_1
       (.I0(add_ln39_fu_48_p2_carry__0_i_1__0_0),
        .I1(add_ln39_fu_48_p2_carry__0_i_1__0),
        .I2(p_reg_reg_n_95),
        .I3(sum_fu_54_p2_carry_i_13),
        .I4(Q),
        .I5(\ap_return_preg_reg[15] [7]),
        .O(grp_gsm_add_fu_310_b[4]));
  LUT2 #(
    .INIT(4'h8)) 
    sum_fu_54_p2_carry_i_17__0
       (.I0(ram_reg_bram_0_i_28__0_n_19),
        .I1(O[1]),
        .O(sum_fu_54_p2_carry__0));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    sum_fu_54_p2_carry_i_3
       (.I0(add_ln39_fu_48_p2_carry__0_i_1__0_0),
        .I1(add_ln39_fu_48_p2_carry__0_i_1__0),
        .I2(p_reg_reg_n_97),
        .I3(sum_fu_54_p2_carry_i_13),
        .I4(Q),
        .I5(\ap_return_preg_reg[15] [5]),
        .O(grp_gsm_add_fu_310_b[3]));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    sum_fu_54_p2_carry_i_5
       (.I0(sum_fu_54_p2_carry_i_15),
        .I1(add_ln39_fu_48_p2_carry__0_i_1__0),
        .I2(p_reg_reg_n_99),
        .I3(sum_fu_54_p2_carry_i_13),
        .I4(Q),
        .I5(\ap_return_preg_reg[15] [3]),
        .O(grp_gsm_add_fu_310_b[2]));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    sum_fu_54_p2_carry_i_7
       (.I0(sum_fu_54_p2_carry_i_15),
        .I1(add_ln39_fu_48_p2_carry__0_i_1__0),
        .I2(p_reg_reg_n_101),
        .I3(sum_fu_54_p2_carry_i_13),
        .I4(Q),
        .I5(\ap_return_preg_reg[15] [1]),
        .O(grp_gsm_add_fu_310_b[1]));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    sum_fu_54_p2_carry_i_8
       (.I0(add_ln39_fu_48_p2_carry__0_i_1__0_0),
        .I1(add_ln39_fu_48_p2_carry__0_i_1__0),
        .I2(p_reg_reg_n_102),
        .I3(sum_fu_54_p2_carry_i_13),
        .I4(Q),
        .I5(\ap_return_preg_reg[15] [0]),
        .O(grp_gsm_add_fu_310_b[0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_4
   (\select_ln291_1_reg_753_reg[5] ,
    add_ln39_fu_48_p2_carry__0,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[4]_0 ,
    \select_ln294_1_reg_773_reg[4] ,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[5]_0 ,
    \select_ln296_1_reg_783_reg[3] ,
    DI,
    S,
    \q0_reg[0] ,
    \q0_reg[1] ,
    \q0_reg[2] ,
    \q0_reg[3] ,
    \q0_reg[4] ,
    \q0_reg[5] ,
    \q0_reg[6] ,
    \q0_reg[7] ,
    \q0_reg[8] ,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[15]_0 ,
    \ap_CS_fsm_reg[5]_1 ,
    \ap_CS_fsm_reg[15]_1 ,
    \ap_CS_fsm_reg[4]_1 ,
    \ap_CS_fsm_reg[15]_2 ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[15]_3 ,
    \ap_CS_fsm_reg[15]_4 ,
    select_ln289_1_reg_733,
    \ap_CS_fsm_reg[15]_5 ,
    ram_reg_0_15_0_0_i_7_0,
    sum_fu_54_p2_carry__0,
    tmp_6_gsm_add_fu_315_b,
    \icmp_ln55_reg_88_reg[0] ,
    \ap_CS_fsm_reg[6] ,
    \K_load_reg_856_reg[15] ,
    \K_load_reg_856_reg[7] ,
    \K_load_reg_856_reg[7]_0 ,
    \K_load_reg_856_reg[15]_0 ,
    \ap_CS_fsm_reg[5]_2 ,
    \ap_CS_fsm_reg[4]_2 ,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[5]_3 ,
    \ap_CS_fsm_reg[4]_3 ,
    \ap_CS_fsm_reg[3]_1 ,
    \ap_CS_fsm_reg[4]_4 ,
    \ap_CS_fsm_reg[3]_2 ,
    \ap_CS_fsm_reg[3]_3 ,
    icmp_ln40_fu_60_p2_carry,
    icmp_ln40_fu_60_p2_carry_0,
    icmp_ln40_fu_60_p2_carry_1,
    icmp_ln40_fu_60_p2_carry_2,
    icmp_ln40_fu_60_p2_carry_3,
    icmp_ln40_fu_60_p2_carry_4,
    Q,
    ap_clk,
    B,
    D,
    \select_ln291_1_reg_753_reg[5]_0 ,
    \select_ln296_1_reg_783_reg[0] ,
    add_ln39_fu_48_p2,
    CO,
    O,
    \select_ln294_1_reg_773_reg[4]_0 ,
    \select_ln296_1_reg_783_reg[3]_0 ,
    \select_ln289_1_reg_733_reg[5] ,
    icmp_ln219_fu_511_p2_carry,
    \q0_reg[15] ,
    \ap_return_preg_reg[15] ,
    \ap_return_preg_reg[15]_0 ,
    \ap_return_preg_reg[15]_1 ,
    \ap_return_preg_reg[15]_2 ,
    add_ln39_fu_48_p2_carry__0_0,
    sum_fu_54_p2_carry__0_0,
    add_ln39_fu_48_p2_0,
    add_ln39_fu_48_p2_carry__0_1,
    add_ln39_fu_48_p2_carry__0_2);
  output \select_ln291_1_reg_753_reg[5] ;
  output add_ln39_fu_48_p2_carry__0;
  output \ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[4]_0 ;
  output \select_ln294_1_reg_773_reg[4] ;
  output \ap_CS_fsm_reg[5] ;
  output \ap_CS_fsm_reg[5]_0 ;
  output \select_ln296_1_reg_783_reg[3] ;
  output [7:0]DI;
  output [7:0]S;
  output \q0_reg[0] ;
  output \q0_reg[1] ;
  output \q0_reg[2] ;
  output \q0_reg[3] ;
  output \q0_reg[4] ;
  output \q0_reg[5] ;
  output \q0_reg[6] ;
  output \q0_reg[7] ;
  output \q0_reg[8] ;
  output \ap_CS_fsm_reg[15] ;
  output \ap_CS_fsm_reg[15]_0 ;
  output \ap_CS_fsm_reg[5]_1 ;
  output \ap_CS_fsm_reg[15]_1 ;
  output \ap_CS_fsm_reg[4]_1 ;
  output \ap_CS_fsm_reg[15]_2 ;
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[15]_3 ;
  output \ap_CS_fsm_reg[15]_4 ;
  output [0:0]select_ln289_1_reg_733;
  output \ap_CS_fsm_reg[15]_5 ;
  output [1:0]ram_reg_0_15_0_0_i_7_0;
  output [0:0]sum_fu_54_p2_carry__0;
  output [14:0]tmp_6_gsm_add_fu_315_b;
  output [15:0]\icmp_ln55_reg_88_reg[0] ;
  output [0:0]\ap_CS_fsm_reg[6] ;
  output [7:0]\K_load_reg_856_reg[15] ;
  output [7:0]\K_load_reg_856_reg[7] ;
  output [7:0]\K_load_reg_856_reg[7]_0 ;
  output [7:0]\K_load_reg_856_reg[15]_0 ;
  output \ap_CS_fsm_reg[5]_2 ;
  output \ap_CS_fsm_reg[4]_2 ;
  output \ap_CS_fsm_reg[3]_0 ;
  output \ap_CS_fsm_reg[5]_3 ;
  output \ap_CS_fsm_reg[4]_3 ;
  output \ap_CS_fsm_reg[3]_1 ;
  output \ap_CS_fsm_reg[4]_4 ;
  output \ap_CS_fsm_reg[3]_2 ;
  output \ap_CS_fsm_reg[3]_3 ;
  output icmp_ln40_fu_60_p2_carry;
  output icmp_ln40_fu_60_p2_carry_0;
  output icmp_ln40_fu_60_p2_carry_1;
  output icmp_ln40_fu_60_p2_carry_2;
  output icmp_ln40_fu_60_p2_carry_3;
  output icmp_ln40_fu_60_p2_carry_4;
  input [2:0]Q;
  input ap_clk;
  input [15:0]B;
  input [15:0]D;
  input [0:0]\select_ln291_1_reg_753_reg[5]_0 ;
  input [3:0]\select_ln296_1_reg_783_reg[0] ;
  input [15:0]add_ln39_fu_48_p2;
  input [0:0]CO;
  input [1:0]O;
  input [0:0]\select_ln294_1_reg_773_reg[4]_0 ;
  input [0:0]\select_ln296_1_reg_783_reg[3]_0 ;
  input [0:0]\select_ln289_1_reg_733_reg[5] ;
  input [15:0]icmp_ln219_fu_511_p2_carry;
  input [15:0]\q0_reg[15] ;
  input [0:0]\ap_return_preg_reg[15] ;
  input [15:0]\ap_return_preg_reg[15]_0 ;
  input \ap_return_preg_reg[15]_1 ;
  input \ap_return_preg_reg[15]_2 ;
  input [0:0]add_ln39_fu_48_p2_carry__0_0;
  input [15:0]sum_fu_54_p2_carry__0_0;
  input [15:0]add_ln39_fu_48_p2_0;
  input add_ln39_fu_48_p2_carry__0_1;
  input [0:0]add_ln39_fu_48_p2_carry__0_2;

  wire [15:0]B;
  wire [0:0]CO;
  wire [15:0]D;
  wire [7:0]DI;
  wire [7:0]\K_load_reg_856_reg[15] ;
  wire [7:0]\K_load_reg_856_reg[15]_0 ;
  wire [7:0]\K_load_reg_856_reg[7] ;
  wire [7:0]\K_load_reg_856_reg[7]_0 ;
  wire [1:0]O;
  wire [2:0]Q;
  wire [7:0]S;
  wire [15:0]add_ln39_fu_48_p2;
  wire [15:0]add_ln39_fu_48_p2_0;
  wire add_ln39_fu_48_p2_carry__0;
  wire [0:0]add_ln39_fu_48_p2_carry__0_0;
  wire add_ln39_fu_48_p2_carry__0_1;
  wire [0:0]add_ln39_fu_48_p2_carry__0_2;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[15]_1 ;
  wire \ap_CS_fsm_reg[15]_2 ;
  wire \ap_CS_fsm_reg[15]_3 ;
  wire \ap_CS_fsm_reg[15]_4 ;
  wire \ap_CS_fsm_reg[15]_5 ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg[3]_2 ;
  wire \ap_CS_fsm_reg[3]_3 ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg[4]_2 ;
  wire \ap_CS_fsm_reg[4]_3 ;
  wire \ap_CS_fsm_reg[4]_4 ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[5]_2 ;
  wire \ap_CS_fsm_reg[5]_3 ;
  wire [0:0]\ap_CS_fsm_reg[6] ;
  wire ap_clk;
  wire [0:0]\ap_return_preg_reg[15] ;
  wire [15:0]\ap_return_preg_reg[15]_0 ;
  wire \ap_return_preg_reg[15]_1 ;
  wire \ap_return_preg_reg[15]_2 ;
  wire [15:0]icmp_ln219_fu_511_p2_carry;
  wire icmp_ln40_fu_60_p2_carry;
  wire icmp_ln40_fu_60_p2_carry_0;
  wire icmp_ln40_fu_60_p2_carry_1;
  wire icmp_ln40_fu_60_p2_carry_2;
  wire icmp_ln40_fu_60_p2_carry_3;
  wire icmp_ln40_fu_60_p2_carry_4;
  wire [15:0]\icmp_ln55_reg_88_reg[0] ;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire \q0_reg[0] ;
  wire [15:0]\q0_reg[15] ;
  wire \q0_reg[1] ;
  wire \q0_reg[2] ;
  wire \q0_reg[3] ;
  wire \q0_reg[4] ;
  wire \q0_reg[5] ;
  wire \q0_reg[6] ;
  wire \q0_reg[7] ;
  wire \q0_reg[8] ;
  wire [1:0]ram_reg_0_15_0_0_i_7_0;
  wire ram_reg_0_15_0_0_i_7_n_19;
  wire [0:0]select_ln289_1_reg_733;
  wire \select_ln289_1_reg_733[4]_i_2_n_12 ;
  wire [0:0]\select_ln289_1_reg_733_reg[5] ;
  wire \select_ln291_1_reg_753[3]_i_2_n_12 ;
  wire \select_ln291_1_reg_753[5]_i_2_n_12 ;
  wire \select_ln291_1_reg_753[5]_i_3_n_12 ;
  wire \select_ln291_1_reg_753_reg[5] ;
  wire [0:0]\select_ln291_1_reg_753_reg[5]_0 ;
  wire \select_ln294_1_reg_773[3]_i_4_n_12 ;
  wire \select_ln294_1_reg_773[3]_i_5_n_12 ;
  wire \select_ln294_1_reg_773[3]_i_6_n_12 ;
  wire \select_ln294_1_reg_773[3]_i_8_n_12 ;
  wire \select_ln294_1_reg_773[3]_i_9_n_12 ;
  wire \select_ln294_1_reg_773_reg[4] ;
  wire [0:0]\select_ln294_1_reg_773_reg[4]_0 ;
  wire \select_ln296_1_reg_783[2]_i_4_n_12 ;
  wire \select_ln296_1_reg_783[2]_i_6_n_12 ;
  wire \select_ln296_1_reg_783[3]_i_2_n_12 ;
  wire [3:0]\select_ln296_1_reg_783_reg[0] ;
  wire \select_ln296_1_reg_783_reg[3] ;
  wire [0:0]\select_ln296_1_reg_783_reg[3]_0 ;
  wire [0:0]sum_fu_54_p2_carry__0;
  wire [15:0]sum_fu_54_p2_carry__0_0;
  wire sum_fu_54_p2_carry__0_i_17__0_n_12;
  wire [14:0]tmp_6_gsm_add_fu_315_b;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:1]NLW_ram_reg_0_15_0_0_i_7_CO_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_15_0_0_i_7_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h1111DD1DEEEE22E2)) 
    add_ln39_fu_48_p2_carry__0_i_1__1
       (.I0(sum_fu_54_p2_carry__0_0[15]),
        .I1(add_ln39_fu_48_p2_carry__0_0),
        .I2(add_ln39_fu_48_p2_0[15]),
        .I3(add_ln39_fu_48_p2_carry__0_1),
        .I4(add_ln39_fu_48_p2_carry__0_2),
        .I5(sum_fu_54_p2_carry__0_i_17__0_n_12),
        .O(\K_load_reg_856_reg[15] [7]));
  LUT6 #(
    .INIT(64'hA6A6A6A6565656A6)) 
    add_ln39_fu_48_p2_carry__0_i_2__0
       (.I0(tmp_6_gsm_add_fu_315_b[14]),
        .I1(sum_fu_54_p2_carry__0_0[14]),
        .I2(add_ln39_fu_48_p2_carry__0_0),
        .I3(add_ln39_fu_48_p2_0[14]),
        .I4(add_ln39_fu_48_p2_carry__0_1),
        .I5(add_ln39_fu_48_p2_carry__0_2),
        .O(\K_load_reg_856_reg[15] [6]));
  LUT6 #(
    .INIT(64'hA6A6A6A6565656A6)) 
    add_ln39_fu_48_p2_carry__0_i_3__0
       (.I0(tmp_6_gsm_add_fu_315_b[13]),
        .I1(sum_fu_54_p2_carry__0_0[13]),
        .I2(add_ln39_fu_48_p2_carry__0_0),
        .I3(add_ln39_fu_48_p2_0[13]),
        .I4(add_ln39_fu_48_p2_carry__0_1),
        .I5(add_ln39_fu_48_p2_carry__0_2),
        .O(\K_load_reg_856_reg[15] [5]));
  LUT6 #(
    .INIT(64'hA6A6A6A6565656A6)) 
    add_ln39_fu_48_p2_carry__0_i_4__0
       (.I0(tmp_6_gsm_add_fu_315_b[12]),
        .I1(sum_fu_54_p2_carry__0_0[12]),
        .I2(add_ln39_fu_48_p2_carry__0_0),
        .I3(add_ln39_fu_48_p2_0[12]),
        .I4(add_ln39_fu_48_p2_carry__0_1),
        .I5(add_ln39_fu_48_p2_carry__0_2),
        .O(\K_load_reg_856_reg[15] [4]));
  LUT6 #(
    .INIT(64'hA6A6A6A6565656A6)) 
    add_ln39_fu_48_p2_carry__0_i_5__0
       (.I0(tmp_6_gsm_add_fu_315_b[11]),
        .I1(sum_fu_54_p2_carry__0_0[11]),
        .I2(add_ln39_fu_48_p2_carry__0_0),
        .I3(add_ln39_fu_48_p2_0[11]),
        .I4(add_ln39_fu_48_p2_carry__0_1),
        .I5(add_ln39_fu_48_p2_carry__0_2),
        .O(\K_load_reg_856_reg[15] [3]));
  LUT6 #(
    .INIT(64'hA6A6A6A6565656A6)) 
    add_ln39_fu_48_p2_carry__0_i_6__0
       (.I0(tmp_6_gsm_add_fu_315_b[10]),
        .I1(sum_fu_54_p2_carry__0_0[10]),
        .I2(add_ln39_fu_48_p2_carry__0_0),
        .I3(add_ln39_fu_48_p2_0[10]),
        .I4(add_ln39_fu_48_p2_carry__0_1),
        .I5(add_ln39_fu_48_p2_carry__0_2),
        .O(\K_load_reg_856_reg[15] [2]));
  LUT6 #(
    .INIT(64'hA6A6A6A6565656A6)) 
    add_ln39_fu_48_p2_carry__0_i_7__0
       (.I0(tmp_6_gsm_add_fu_315_b[9]),
        .I1(sum_fu_54_p2_carry__0_0[9]),
        .I2(add_ln39_fu_48_p2_carry__0_0),
        .I3(add_ln39_fu_48_p2_0[9]),
        .I4(add_ln39_fu_48_p2_carry__0_1),
        .I5(add_ln39_fu_48_p2_carry__0_2),
        .O(\K_load_reg_856_reg[15] [1]));
  LUT6 #(
    .INIT(64'hA6A6A6A6565656A6)) 
    add_ln39_fu_48_p2_carry__0_i_8__0
       (.I0(tmp_6_gsm_add_fu_315_b[8]),
        .I1(sum_fu_54_p2_carry__0_0[8]),
        .I2(add_ln39_fu_48_p2_carry__0_0),
        .I3(add_ln39_fu_48_p2_0[8]),
        .I4(add_ln39_fu_48_p2_carry__0_1),
        .I5(add_ln39_fu_48_p2_carry__0_2),
        .O(\K_load_reg_856_reg[15] [0]));
  LUT6 #(
    .INIT(64'hA6A6A6A6565656A6)) 
    add_ln39_fu_48_p2_carry_i_1__1
       (.I0(tmp_6_gsm_add_fu_315_b[7]),
        .I1(sum_fu_54_p2_carry__0_0[7]),
        .I2(add_ln39_fu_48_p2_carry__0_0),
        .I3(add_ln39_fu_48_p2_0[7]),
        .I4(add_ln39_fu_48_p2_carry__0_1),
        .I5(add_ln39_fu_48_p2_carry__0_2),
        .O(\K_load_reg_856_reg[7] [7]));
  LUT6 #(
    .INIT(64'hA6A6A6A6565656A6)) 
    add_ln39_fu_48_p2_carry_i_2__1
       (.I0(tmp_6_gsm_add_fu_315_b[6]),
        .I1(sum_fu_54_p2_carry__0_0[6]),
        .I2(add_ln39_fu_48_p2_carry__0_0),
        .I3(add_ln39_fu_48_p2_0[6]),
        .I4(add_ln39_fu_48_p2_carry__0_1),
        .I5(add_ln39_fu_48_p2_carry__0_2),
        .O(\K_load_reg_856_reg[7] [6]));
  LUT6 #(
    .INIT(64'hA6A6A6A6565656A6)) 
    add_ln39_fu_48_p2_carry_i_3__0
       (.I0(tmp_6_gsm_add_fu_315_b[5]),
        .I1(sum_fu_54_p2_carry__0_0[5]),
        .I2(add_ln39_fu_48_p2_carry__0_0),
        .I3(add_ln39_fu_48_p2_0[5]),
        .I4(add_ln39_fu_48_p2_carry__0_1),
        .I5(add_ln39_fu_48_p2_carry__0_2),
        .O(\K_load_reg_856_reg[7] [5]));
  LUT6 #(
    .INIT(64'hA6A6A6A6565656A6)) 
    add_ln39_fu_48_p2_carry_i_4__0
       (.I0(tmp_6_gsm_add_fu_315_b[4]),
        .I1(sum_fu_54_p2_carry__0_0[4]),
        .I2(add_ln39_fu_48_p2_carry__0_0),
        .I3(add_ln39_fu_48_p2_0[4]),
        .I4(add_ln39_fu_48_p2_carry__0_1),
        .I5(add_ln39_fu_48_p2_carry__0_2),
        .O(\K_load_reg_856_reg[7] [4]));
  LUT6 #(
    .INIT(64'hA6A6A6A6565656A6)) 
    add_ln39_fu_48_p2_carry_i_5__0
       (.I0(tmp_6_gsm_add_fu_315_b[3]),
        .I1(sum_fu_54_p2_carry__0_0[3]),
        .I2(add_ln39_fu_48_p2_carry__0_0),
        .I3(add_ln39_fu_48_p2_0[3]),
        .I4(add_ln39_fu_48_p2_carry__0_1),
        .I5(add_ln39_fu_48_p2_carry__0_2),
        .O(\K_load_reg_856_reg[7] [3]));
  LUT6 #(
    .INIT(64'hA6A6A6A6565656A6)) 
    add_ln39_fu_48_p2_carry_i_6__0
       (.I0(tmp_6_gsm_add_fu_315_b[2]),
        .I1(sum_fu_54_p2_carry__0_0[2]),
        .I2(add_ln39_fu_48_p2_carry__0_0),
        .I3(add_ln39_fu_48_p2_0[2]),
        .I4(add_ln39_fu_48_p2_carry__0_1),
        .I5(add_ln39_fu_48_p2_carry__0_2),
        .O(\K_load_reg_856_reg[7] [2]));
  LUT6 #(
    .INIT(64'hA6A6A6A6565656A6)) 
    add_ln39_fu_48_p2_carry_i_7__0
       (.I0(tmp_6_gsm_add_fu_315_b[1]),
        .I1(sum_fu_54_p2_carry__0_0[1]),
        .I2(add_ln39_fu_48_p2_carry__0_0),
        .I3(add_ln39_fu_48_p2_0[1]),
        .I4(add_ln39_fu_48_p2_carry__0_1),
        .I5(add_ln39_fu_48_p2_carry__0_2),
        .O(\K_load_reg_856_reg[7] [1]));
  LUT6 #(
    .INIT(64'hA6A6A6A6565656A6)) 
    add_ln39_fu_48_p2_carry_i_8__0
       (.I0(tmp_6_gsm_add_fu_315_b[0]),
        .I1(sum_fu_54_p2_carry__0_0[0]),
        .I2(add_ln39_fu_48_p2_carry__0_0),
        .I3(add_ln39_fu_48_p2_0[0]),
        .I4(add_ln39_fu_48_p2_carry__0_1),
        .I5(add_ln39_fu_48_p2_carry__0_2),
        .O(\K_load_reg_856_reg[7] [0]));
  LUT5 #(
    .INIT(32'hEAEAFF00)) 
    \ap_return_preg[0]_i_1__0 
       (.I0(p_reg_reg_n_102),
        .I1(\ap_return_preg_reg[15]_2 ),
        .I2(\ap_return_preg_reg[15]_1 ),
        .I3(\ap_return_preg_reg[15]_0 [0]),
        .I4(\ap_return_preg_reg[15] ),
        .O(\icmp_ln55_reg_88_reg[0] [0]));
  LUT5 #(
    .INIT(32'hEAEAFF00)) 
    \ap_return_preg[10]_i_1__0 
       (.I0(p_reg_reg_n_92),
        .I1(\ap_return_preg_reg[15]_2 ),
        .I2(\ap_return_preg_reg[15]_1 ),
        .I3(\ap_return_preg_reg[15]_0 [10]),
        .I4(\ap_return_preg_reg[15] ),
        .O(\icmp_ln55_reg_88_reg[0] [10]));
  LUT5 #(
    .INIT(32'hEAEAFF00)) 
    \ap_return_preg[11]_i_1__0 
       (.I0(p_reg_reg_n_91),
        .I1(\ap_return_preg_reg[15]_2 ),
        .I2(\ap_return_preg_reg[15]_1 ),
        .I3(\ap_return_preg_reg[15]_0 [11]),
        .I4(\ap_return_preg_reg[15] ),
        .O(\icmp_ln55_reg_88_reg[0] [11]));
  LUT5 #(
    .INIT(32'hEAEAFF00)) 
    \ap_return_preg[12]_i_1__0 
       (.I0(p_reg_reg_n_90),
        .I1(\ap_return_preg_reg[15]_2 ),
        .I2(\ap_return_preg_reg[15]_1 ),
        .I3(\ap_return_preg_reg[15]_0 [12]),
        .I4(\ap_return_preg_reg[15] ),
        .O(\icmp_ln55_reg_88_reg[0] [12]));
  LUT5 #(
    .INIT(32'hEAEAFF00)) 
    \ap_return_preg[13]_i_1__0 
       (.I0(p_reg_reg_n_89),
        .I1(\ap_return_preg_reg[15]_2 ),
        .I2(\ap_return_preg_reg[15]_1 ),
        .I3(\ap_return_preg_reg[15]_0 [13]),
        .I4(\ap_return_preg_reg[15] ),
        .O(\icmp_ln55_reg_88_reg[0] [13]));
  LUT5 #(
    .INIT(32'hEAEAFF00)) 
    \ap_return_preg[14]_i_1__0 
       (.I0(p_reg_reg_n_88),
        .I1(\ap_return_preg_reg[15]_2 ),
        .I2(\ap_return_preg_reg[15]_1 ),
        .I3(\ap_return_preg_reg[15]_0 [14]),
        .I4(\ap_return_preg_reg[15] ),
        .O(\icmp_ln55_reg_88_reg[0] [14]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    \ap_return_preg[15]_i_1__0 
       (.I0(p_reg_reg_n_87),
        .I1(\ap_return_preg_reg[15]_1 ),
        .I2(\ap_return_preg_reg[15]_2 ),
        .I3(\ap_return_preg_reg[15] ),
        .I4(\ap_return_preg_reg[15]_0 [15]),
        .O(\icmp_ln55_reg_88_reg[0] [15]));
  LUT5 #(
    .INIT(32'hEAEAFF00)) 
    \ap_return_preg[1]_i_1__0 
       (.I0(p_reg_reg_n_101),
        .I1(\ap_return_preg_reg[15]_2 ),
        .I2(\ap_return_preg_reg[15]_1 ),
        .I3(\ap_return_preg_reg[15]_0 [1]),
        .I4(\ap_return_preg_reg[15] ),
        .O(\icmp_ln55_reg_88_reg[0] [1]));
  LUT5 #(
    .INIT(32'hEAEAFF00)) 
    \ap_return_preg[2]_i_1__0 
       (.I0(p_reg_reg_n_100),
        .I1(\ap_return_preg_reg[15]_2 ),
        .I2(\ap_return_preg_reg[15]_1 ),
        .I3(\ap_return_preg_reg[15]_0 [2]),
        .I4(\ap_return_preg_reg[15] ),
        .O(\icmp_ln55_reg_88_reg[0] [2]));
  LUT5 #(
    .INIT(32'hEAEAFF00)) 
    \ap_return_preg[3]_i_1__0 
       (.I0(p_reg_reg_n_99),
        .I1(\ap_return_preg_reg[15]_2 ),
        .I2(\ap_return_preg_reg[15]_1 ),
        .I3(\ap_return_preg_reg[15]_0 [3]),
        .I4(\ap_return_preg_reg[15] ),
        .O(\icmp_ln55_reg_88_reg[0] [3]));
  LUT5 #(
    .INIT(32'hEAEAFF00)) 
    \ap_return_preg[4]_i_1__0 
       (.I0(p_reg_reg_n_98),
        .I1(\ap_return_preg_reg[15]_2 ),
        .I2(\ap_return_preg_reg[15]_1 ),
        .I3(\ap_return_preg_reg[15]_0 [4]),
        .I4(\ap_return_preg_reg[15] ),
        .O(\icmp_ln55_reg_88_reg[0] [4]));
  LUT5 #(
    .INIT(32'hEAEAFF00)) 
    \ap_return_preg[5]_i_1__0 
       (.I0(p_reg_reg_n_97),
        .I1(\ap_return_preg_reg[15]_2 ),
        .I2(\ap_return_preg_reg[15]_1 ),
        .I3(\ap_return_preg_reg[15]_0 [5]),
        .I4(\ap_return_preg_reg[15] ),
        .O(\icmp_ln55_reg_88_reg[0] [5]));
  LUT5 #(
    .INIT(32'hEAEAFF00)) 
    \ap_return_preg[6]_i_1__0 
       (.I0(p_reg_reg_n_96),
        .I1(\ap_return_preg_reg[15]_2 ),
        .I2(\ap_return_preg_reg[15]_1 ),
        .I3(\ap_return_preg_reg[15]_0 [6]),
        .I4(\ap_return_preg_reg[15] ),
        .O(\icmp_ln55_reg_88_reg[0] [6]));
  LUT5 #(
    .INIT(32'hEAEAFF00)) 
    \ap_return_preg[7]_i_1__0 
       (.I0(p_reg_reg_n_95),
        .I1(\ap_return_preg_reg[15]_2 ),
        .I2(\ap_return_preg_reg[15]_1 ),
        .I3(\ap_return_preg_reg[15]_0 [7]),
        .I4(\ap_return_preg_reg[15] ),
        .O(\icmp_ln55_reg_88_reg[0] [7]));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \ap_return_preg[8]_i_1__0 
       (.I0(p_reg_reg_n_94),
        .I1(\ap_return_preg_reg[15]_1 ),
        .I2(\ap_return_preg_reg[15]_2 ),
        .I3(\ap_return_preg_reg[15] ),
        .I4(\ap_return_preg_reg[15]_0 [8]),
        .O(\icmp_ln55_reg_88_reg[0] [8]));
  LUT5 #(
    .INIT(32'hEAEAFF00)) 
    \ap_return_preg[9]_i_1__0 
       (.I0(p_reg_reg_n_93),
        .I1(\ap_return_preg_reg[15]_2 ),
        .I2(\ap_return_preg_reg[15]_1 ),
        .I3(\ap_return_preg_reg[15]_0 [9]),
        .I4(\ap_return_preg_reg[15] ),
        .O(\icmp_ln55_reg_88_reg[0] [9]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln219_fu_511_p2_carry_i_1
       (.I0(icmp_ln219_fu_511_p2_carry[14]),
        .I1(icmp_ln219_fu_511_p2_carry[15]),
        .O(DI[7]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln219_fu_511_p2_carry_i_10
       (.I0(icmp_ln219_fu_511_p2_carry[12]),
        .I1(icmp_ln219_fu_511_p2_carry[13]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln219_fu_511_p2_carry_i_11
       (.I0(icmp_ln219_fu_511_p2_carry[10]),
        .I1(icmp_ln219_fu_511_p2_carry[11]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln219_fu_511_p2_carry_i_12
       (.I0(icmp_ln219_fu_511_p2_carry[8]),
        .I1(icmp_ln219_fu_511_p2_carry[9]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln219_fu_511_p2_carry_i_13
       (.I0(icmp_ln219_fu_511_p2_carry[6]),
        .I1(icmp_ln219_fu_511_p2_carry[7]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln219_fu_511_p2_carry_i_14
       (.I0(icmp_ln219_fu_511_p2_carry[4]),
        .I1(icmp_ln219_fu_511_p2_carry[5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln219_fu_511_p2_carry_i_15
       (.I0(icmp_ln219_fu_511_p2_carry[2]),
        .I1(icmp_ln219_fu_511_p2_carry[3]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln219_fu_511_p2_carry_i_16
       (.I0(icmp_ln219_fu_511_p2_carry[0]),
        .I1(icmp_ln219_fu_511_p2_carry[1]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln219_fu_511_p2_carry_i_2
       (.I0(icmp_ln219_fu_511_p2_carry[13]),
        .I1(icmp_ln219_fu_511_p2_carry[12]),
        .O(DI[6]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln219_fu_511_p2_carry_i_3
       (.I0(icmp_ln219_fu_511_p2_carry[11]),
        .I1(icmp_ln219_fu_511_p2_carry[10]),
        .O(DI[5]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln219_fu_511_p2_carry_i_4
       (.I0(icmp_ln219_fu_511_p2_carry[9]),
        .I1(icmp_ln219_fu_511_p2_carry[8]),
        .O(DI[4]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln219_fu_511_p2_carry_i_5
       (.I0(icmp_ln219_fu_511_p2_carry[7]),
        .I1(icmp_ln219_fu_511_p2_carry[6]),
        .O(DI[3]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln219_fu_511_p2_carry_i_6
       (.I0(icmp_ln219_fu_511_p2_carry[5]),
        .I1(icmp_ln219_fu_511_p2_carry[4]),
        .O(DI[2]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln219_fu_511_p2_carry_i_7
       (.I0(icmp_ln219_fu_511_p2_carry[3]),
        .I1(icmp_ln219_fu_511_p2_carry[2]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln219_fu_511_p2_carry_i_8
       (.I0(icmp_ln219_fu_511_p2_carry[1]),
        .I1(icmp_ln219_fu_511_p2_carry[0]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln219_fu_511_p2_carry_i_9
       (.I0(icmp_ln219_fu_511_p2_carry[14]),
        .I1(icmp_ln219_fu_511_p2_carry[15]),
        .O(S[7]));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln40_fu_60_p2_carry_i_1__2
       (.I0(O[1]),
        .O(sum_fu_54_p2_carry__0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln40_fu_60_p2_carry_i_2__1
       (.I0(ram_reg_0_15_0_0_i_7_n_19),
        .O(ram_reg_0_15_0_0_i_7_0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln40_fu_60_p2_carry_i_3__2
       (.I0(O[1]),
        .I1(O[0]),
        .O(ram_reg_0_15_0_0_i_7_0[0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'h0000AAAAFCCCAAAA)) 
    ram_reg_0_15_0_0_i_1
       (.I0(\q0_reg[15] [0]),
        .I1(add_ln39_fu_48_p2[0]),
        .I2(O[1]),
        .I3(ram_reg_0_15_0_0_i_7_n_19),
        .I4(Q[2]),
        .I5(CO),
        .O(\q0_reg[0] ));
  CARRY8 ram_reg_0_15_0_0_i_7
       (.CI(\select_ln289_1_reg_733_reg[5] ),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_0_15_0_0_i_7_CO_UNCONNECTED[7:1],ram_reg_0_15_0_0_i_7_n_19}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_15_0_0_i_7_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT6 #(
    .INIT(64'h5540FFFF55400000)) 
    ram_reg_0_15_10_10_i_1
       (.I0(CO),
        .I1(ram_reg_0_15_0_0_i_7_n_19),
        .I2(O[1]),
        .I3(add_ln39_fu_48_p2[10]),
        .I4(Q[2]),
        .I5(\q0_reg[15] [10]),
        .O(\ap_CS_fsm_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h5540FFFF55400000)) 
    ram_reg_0_15_11_11_i_1
       (.I0(CO),
        .I1(ram_reg_0_15_0_0_i_7_n_19),
        .I2(O[1]),
        .I3(add_ln39_fu_48_p2[11]),
        .I4(Q[2]),
        .I5(\q0_reg[15] [11]),
        .O(\ap_CS_fsm_reg[15]_1 ));
  LUT6 #(
    .INIT(64'h5540FFFF55400000)) 
    ram_reg_0_15_12_12_i_1
       (.I0(CO),
        .I1(ram_reg_0_15_0_0_i_7_n_19),
        .I2(O[1]),
        .I3(add_ln39_fu_48_p2[12]),
        .I4(Q[2]),
        .I5(\q0_reg[15] [12]),
        .O(\ap_CS_fsm_reg[15]_2 ));
  LUT6 #(
    .INIT(64'h5540FFFF55400000)) 
    ram_reg_0_15_13_13_i_1
       (.I0(CO),
        .I1(ram_reg_0_15_0_0_i_7_n_19),
        .I2(O[1]),
        .I3(add_ln39_fu_48_p2[13]),
        .I4(Q[2]),
        .I5(\q0_reg[15] [13]),
        .O(\ap_CS_fsm_reg[15]_3 ));
  LUT6 #(
    .INIT(64'h5540FFFF55400000)) 
    ram_reg_0_15_14_14_i_1
       (.I0(CO),
        .I1(ram_reg_0_15_0_0_i_7_n_19),
        .I2(O[1]),
        .I3(add_ln39_fu_48_p2[14]),
        .I4(Q[2]),
        .I5(\q0_reg[15] [14]),
        .O(\ap_CS_fsm_reg[15]_5 ));
  LUT6 #(
    .INIT(64'hFF2AFFFFFF2A0000)) 
    ram_reg_0_15_15_15_i_1
       (.I0(add_ln39_fu_48_p2[15]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .I3(CO),
        .I4(Q[2]),
        .I5(\q0_reg[15] [15]),
        .O(\ap_CS_fsm_reg[15]_4 ));
  LUT6 #(
    .INIT(64'h0000AAAAFCCCAAAA)) 
    ram_reg_0_15_1_1_i_1
       (.I0(\q0_reg[15] [1]),
        .I1(add_ln39_fu_48_p2[1]),
        .I2(O[1]),
        .I3(ram_reg_0_15_0_0_i_7_n_19),
        .I4(Q[2]),
        .I5(CO),
        .O(\q0_reg[1] ));
  LUT6 #(
    .INIT(64'h0000AAAAFCCCAAAA)) 
    ram_reg_0_15_2_2_i_1
       (.I0(\q0_reg[15] [2]),
        .I1(add_ln39_fu_48_p2[2]),
        .I2(O[1]),
        .I3(ram_reg_0_15_0_0_i_7_n_19),
        .I4(Q[2]),
        .I5(CO),
        .O(\q0_reg[2] ));
  LUT6 #(
    .INIT(64'h0000AAAAFCCCAAAA)) 
    ram_reg_0_15_3_3_i_1
       (.I0(\q0_reg[15] [3]),
        .I1(add_ln39_fu_48_p2[3]),
        .I2(O[1]),
        .I3(ram_reg_0_15_0_0_i_7_n_19),
        .I4(Q[2]),
        .I5(CO),
        .O(\q0_reg[3] ));
  LUT6 #(
    .INIT(64'h0000AAAAFCCCAAAA)) 
    ram_reg_0_15_4_4_i_1
       (.I0(\q0_reg[15] [4]),
        .I1(add_ln39_fu_48_p2[4]),
        .I2(O[1]),
        .I3(ram_reg_0_15_0_0_i_7_n_19),
        .I4(Q[2]),
        .I5(CO),
        .O(\q0_reg[4] ));
  LUT6 #(
    .INIT(64'h0000AAAAFCCCAAAA)) 
    ram_reg_0_15_5_5_i_1
       (.I0(\q0_reg[15] [5]),
        .I1(add_ln39_fu_48_p2[5]),
        .I2(O[1]),
        .I3(ram_reg_0_15_0_0_i_7_n_19),
        .I4(Q[2]),
        .I5(CO),
        .O(\q0_reg[5] ));
  LUT6 #(
    .INIT(64'h0000AAAAFCCCAAAA)) 
    ram_reg_0_15_6_6_i_1
       (.I0(\q0_reg[15] [6]),
        .I1(add_ln39_fu_48_p2[6]),
        .I2(O[1]),
        .I3(ram_reg_0_15_0_0_i_7_n_19),
        .I4(Q[2]),
        .I5(CO),
        .O(\q0_reg[6] ));
  LUT6 #(
    .INIT(64'h0000AAAAFCCCAAAA)) 
    ram_reg_0_15_7_7_i_1
       (.I0(\q0_reg[15] [7]),
        .I1(add_ln39_fu_48_p2[7]),
        .I2(O[1]),
        .I3(ram_reg_0_15_0_0_i_7_n_19),
        .I4(Q[2]),
        .I5(CO),
        .O(\q0_reg[7] ));
  LUT6 #(
    .INIT(64'h0000AAAAFCCCAAAA)) 
    ram_reg_0_15_8_8_i_1
       (.I0(\q0_reg[15] [8]),
        .I1(add_ln39_fu_48_p2[8]),
        .I2(O[1]),
        .I3(ram_reg_0_15_0_0_i_7_n_19),
        .I4(Q[2]),
        .I5(CO),
        .O(\q0_reg[8] ));
  LUT6 #(
    .INIT(64'h5540FFFF55400000)) 
    ram_reg_0_15_9_9_i_1
       (.I0(CO),
        .I1(ram_reg_0_15_0_0_i_7_n_19),
        .I2(O[1]),
        .I3(add_ln39_fu_48_p2[9]),
        .I4(Q[2]),
        .I5(\q0_reg[15] [9]),
        .O(\ap_CS_fsm_reg[15] ));
  LUT5 #(
    .INIT(32'h00000082)) 
    \select_ln289_1_reg_733[0]_i_1 
       (.I0(add_ln39_fu_48_p2[9]),
        .I1(add_ln39_fu_48_p2[15]),
        .I2(add_ln39_fu_48_p2[14]),
        .I3(\select_ln289_1_reg_733[4]_i_2_n_12 ),
        .I4(CO),
        .O(icmp_ln40_fu_60_p2_carry_4));
  LUT5 #(
    .INIT(32'h00000082)) 
    \select_ln289_1_reg_733[1]_i_1 
       (.I0(add_ln39_fu_48_p2[10]),
        .I1(add_ln39_fu_48_p2[15]),
        .I2(add_ln39_fu_48_p2[14]),
        .I3(\select_ln289_1_reg_733[4]_i_2_n_12 ),
        .I4(CO),
        .O(icmp_ln40_fu_60_p2_carry_3));
  LUT5 #(
    .INIT(32'h00000082)) 
    \select_ln289_1_reg_733[2]_i_1 
       (.I0(add_ln39_fu_48_p2[11]),
        .I1(add_ln39_fu_48_p2[15]),
        .I2(add_ln39_fu_48_p2[14]),
        .I3(\select_ln289_1_reg_733[4]_i_2_n_12 ),
        .I4(CO),
        .O(icmp_ln40_fu_60_p2_carry_2));
  LUT5 #(
    .INIT(32'h00000082)) 
    \select_ln289_1_reg_733[3]_i_1 
       (.I0(add_ln39_fu_48_p2[12]),
        .I1(add_ln39_fu_48_p2[15]),
        .I2(add_ln39_fu_48_p2[14]),
        .I3(\select_ln289_1_reg_733[4]_i_2_n_12 ),
        .I4(CO),
        .O(icmp_ln40_fu_60_p2_carry_1));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h00000082)) 
    \select_ln289_1_reg_733[4]_i_1 
       (.I0(add_ln39_fu_48_p2[13]),
        .I1(add_ln39_fu_48_p2[15]),
        .I2(add_ln39_fu_48_p2[14]),
        .I3(\select_ln289_1_reg_733[4]_i_2_n_12 ),
        .I4(CO),
        .O(icmp_ln40_fu_60_p2_carry_0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln289_1_reg_733[4]_i_2 
       (.I0(ram_reg_0_15_0_0_i_7_n_19),
        .I1(O[1]),
        .O(\select_ln289_1_reg_733[4]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h2000222220002000)) 
    \select_ln289_1_reg_733[5]_i_1 
       (.I0(\select_ln296_1_reg_783_reg[0] [0]),
        .I1(CO),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .I3(O[1]),
        .I4(add_ln39_fu_48_p2[15]),
        .I5(add_ln39_fu_48_p2[14]),
        .O(select_ln289_1_reg_733));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h00000111)) 
    \select_ln289_1_reg_733[5]_i_2 
       (.I0(add_ln39_fu_48_p2[15]),
        .I1(add_ln39_fu_48_p2[14]),
        .I2(O[1]),
        .I3(ram_reg_0_15_0_0_i_7_n_19),
        .I4(CO),
        .O(icmp_ln40_fu_60_p2_carry));
  LUT5 #(
    .INIT(32'h000000EA)) 
    \select_ln291_1_reg_753[0]_i_1 
       (.I0(add_ln39_fu_48_p2[9]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .I3(CO),
        .I4(\select_ln291_1_reg_753[3]_i_2_n_12 ),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h000000EA)) 
    \select_ln291_1_reg_753[1]_i_1 
       (.I0(add_ln39_fu_48_p2[10]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .I3(CO),
        .I4(\select_ln291_1_reg_753[3]_i_2_n_12 ),
        .O(\ap_CS_fsm_reg[3]_1 ));
  LUT5 #(
    .INIT(32'h000000EA)) 
    \select_ln291_1_reg_753[2]_i_1 
       (.I0(add_ln39_fu_48_p2[11]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .I3(CO),
        .I4(\select_ln291_1_reg_753[3]_i_2_n_12 ),
        .O(\ap_CS_fsm_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h000000EA)) 
    \select_ln291_1_reg_753[3]_i_1 
       (.I0(add_ln39_fu_48_p2[12]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .I3(CO),
        .I4(\select_ln291_1_reg_753[3]_i_2_n_12 ),
        .O(\ap_CS_fsm_reg[3]_3 ));
  LUT6 #(
    .INIT(64'hFDFF0000FFFE0000)) 
    \select_ln291_1_reg_753[3]_i_2 
       (.I0(add_ln39_fu_48_p2[14]),
        .I1(CO),
        .I2(\select_ln289_1_reg_733[4]_i_2_n_12 ),
        .I3(add_ln39_fu_48_p2[13]),
        .I4(\select_ln296_1_reg_783_reg[0] [1]),
        .I5(add_ln39_fu_48_p2[15]),
        .O(\select_ln291_1_reg_753[3]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0C040C040C040C00)) 
    \select_ln291_1_reg_753[4]_i_1 
       (.I0(add_ln39_fu_48_p2[15]),
        .I1(\select_ln296_1_reg_783_reg[0] [1]),
        .I2(CO),
        .I3(\select_ln289_1_reg_733[4]_i_2_n_12 ),
        .I4(add_ln39_fu_48_p2[13]),
        .I5(add_ln39_fu_48_p2[14]),
        .O(\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \select_ln291_1_reg_753[4]_i_2 
       (.I0(add_ln39_fu_48_p2[15]),
        .I1(add_ln39_fu_48_p2[13]),
        .I2(\select_ln289_1_reg_733[4]_i_2_n_12 ),
        .I3(CO),
        .I4(add_ln39_fu_48_p2[14]),
        .O(add_ln39_fu_48_p2_carry__0));
  LUT5 #(
    .INIT(32'h00002EE2)) 
    \select_ln291_1_reg_753[5]_i_1 
       (.I0(\select_ln291_1_reg_753_reg[5]_0 ),
        .I1(\select_ln296_1_reg_783_reg[0] [1]),
        .I2(\select_ln291_1_reg_753[5]_i_2_n_12 ),
        .I3(\select_ln291_1_reg_753[5]_i_3_n_12 ),
        .I4(\select_ln291_1_reg_753[3]_i_2_n_12 ),
        .O(\select_ln291_1_reg_753_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \select_ln291_1_reg_753[5]_i_2 
       (.I0(CO),
        .I1(ram_reg_0_15_0_0_i_7_n_19),
        .I2(O[1]),
        .I3(add_ln39_fu_48_p2[13]),
        .O(\select_ln291_1_reg_753[5]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \select_ln291_1_reg_753[5]_i_3 
       (.I0(CO),
        .I1(ram_reg_0_15_0_0_i_7_n_19),
        .I2(O[1]),
        .I3(add_ln39_fu_48_p2[14]),
        .O(\select_ln291_1_reg_753[5]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h000000EA)) 
    \select_ln294_1_reg_773[0]_i_1 
       (.I0(add_ln39_fu_48_p2[9]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .I3(CO),
        .I4(\ap_CS_fsm_reg[4]_0 ),
        .O(\ap_CS_fsm_reg[4]_2 ));
  LUT5 #(
    .INIT(32'h000000EA)) 
    \select_ln294_1_reg_773[1]_i_1 
       (.I0(add_ln39_fu_48_p2[10]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .I3(CO),
        .I4(\ap_CS_fsm_reg[4]_0 ),
        .O(\ap_CS_fsm_reg[4]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h000000EA)) 
    \select_ln294_1_reg_773[2]_i_1 
       (.I0(add_ln39_fu_48_p2[11]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .I3(CO),
        .I4(\ap_CS_fsm_reg[4]_0 ),
        .O(\ap_CS_fsm_reg[4]_4 ));
  LUT6 #(
    .INIT(64'h5755000000000000)) 
    \select_ln294_1_reg_773[3]_i_1 
       (.I0(\select_ln294_1_reg_773[3]_i_4_n_12 ),
        .I1(\select_ln289_1_reg_733[4]_i_2_n_12 ),
        .I2(add_ln39_fu_48_p2[13]),
        .I3(\select_ln294_1_reg_773[3]_i_5_n_12 ),
        .I4(\select_ln294_1_reg_773[3]_i_6_n_12 ),
        .I5(\select_ln296_1_reg_783_reg[0] [2]),
        .O(\ap_CS_fsm_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h0000FF15)) 
    \select_ln294_1_reg_773[3]_i_3 
       (.I0(add_ln39_fu_48_p2[12]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .I3(CO),
        .I4(\ap_CS_fsm_reg[4]_0 ),
        .O(\ap_CS_fsm_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'hFFFF0111)) 
    \select_ln294_1_reg_773[3]_i_4 
       (.I0(add_ln39_fu_48_p2[14]),
        .I1(add_ln39_fu_48_p2[13]),
        .I2(O[1]),
        .I3(ram_reg_0_15_0_0_i_7_n_19),
        .I4(CO),
        .O(\select_ln294_1_reg_773[3]_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \select_ln294_1_reg_773[3]_i_5 
       (.I0(CO),
        .I1(ram_reg_0_15_0_0_i_7_n_19),
        .I2(O[1]),
        .I3(add_ln39_fu_48_p2[12]),
        .O(\select_ln294_1_reg_773[3]_i_5_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h4055)) 
    \select_ln294_1_reg_773[3]_i_6 
       (.I0(CO),
        .I1(ram_reg_0_15_0_0_i_7_n_19),
        .I2(O[1]),
        .I3(add_ln39_fu_48_p2[15]),
        .O(\select_ln294_1_reg_773[3]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hF0F0F0C030707070)) 
    \select_ln294_1_reg_773[3]_i_7 
       (.I0(CO),
        .I1(\select_ln294_1_reg_773[3]_i_6_n_12 ),
        .I2(\select_ln296_1_reg_783_reg[0] [2]),
        .I3(\select_ln294_1_reg_773[3]_i_8_n_12 ),
        .I4(\select_ln294_1_reg_773[3]_i_9_n_12 ),
        .I5(\select_ln291_1_reg_753[5]_i_3_n_12 ),
        .O(\ap_CS_fsm_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \select_ln294_1_reg_773[3]_i_8 
       (.I0(add_ln39_fu_48_p2[12]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .O(\select_ln294_1_reg_773[3]_i_8_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \select_ln294_1_reg_773[3]_i_9 
       (.I0(add_ln39_fu_48_p2[13]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .O(\select_ln294_1_reg_773[3]_i_9_n_12 ));
  LUT5 #(
    .INIT(32'h00002EE2)) 
    \select_ln294_1_reg_773[4]_i_1 
       (.I0(\select_ln294_1_reg_773_reg[4]_0 ),
        .I1(\select_ln296_1_reg_783_reg[0] [2]),
        .I2(\select_ln294_1_reg_773[3]_i_5_n_12 ),
        .I3(\select_ln291_1_reg_753[5]_i_2_n_12 ),
        .I4(\ap_CS_fsm_reg[4]_0 ),
        .O(\select_ln294_1_reg_773_reg[4] ));
  LUT5 #(
    .INIT(32'h000000EA)) 
    \select_ln296_1_reg_783[0]_i_1 
       (.I0(add_ln39_fu_48_p2[9]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .I3(CO),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .O(\ap_CS_fsm_reg[5]_2 ));
  LUT5 #(
    .INIT(32'h000000EA)) 
    \select_ln296_1_reg_783[1]_i_1 
       (.I0(add_ln39_fu_48_p2[10]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .I3(CO),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .O(\ap_CS_fsm_reg[5]_3 ));
  LUT6 #(
    .INIT(64'h0000000020002222)) 
    \select_ln296_1_reg_783[2]_i_1 
       (.I0(\select_ln296_1_reg_783_reg[0] [3]),
        .I1(CO),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .I3(O[1]),
        .I4(add_ln39_fu_48_p2[15]),
        .I5(\select_ln296_1_reg_783[2]_i_4_n_12 ),
        .O(\ap_CS_fsm_reg[5]_1 ));
  LUT5 #(
    .INIT(32'h0000FF15)) 
    \select_ln296_1_reg_783[2]_i_3 
       (.I0(add_ln39_fu_48_p2[11]),
        .I1(O[1]),
        .I2(ram_reg_0_15_0_0_i_7_n_19),
        .I3(CO),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F0F1)) 
    \select_ln296_1_reg_783[2]_i_4 
       (.I0(add_ln39_fu_48_p2[13]),
        .I1(add_ln39_fu_48_p2[14]),
        .I2(CO),
        .I3(\select_ln289_1_reg_733[4]_i_2_n_12 ),
        .I4(add_ln39_fu_48_p2[11]),
        .I5(add_ln39_fu_48_p2[12]),
        .O(\select_ln296_1_reg_783[2]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'h888888880C0C880C)) 
    \select_ln296_1_reg_783[2]_i_5 
       (.I0(\select_ln296_1_reg_783[2]_i_6_n_12 ),
        .I1(\select_ln296_1_reg_783_reg[0] [3]),
        .I2(\select_ln296_1_reg_783[2]_i_4_n_12 ),
        .I3(add_ln39_fu_48_p2[15]),
        .I4(\select_ln289_1_reg_733[4]_i_2_n_12 ),
        .I5(CO),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFFF007FFFFF00FF)) 
    \select_ln296_1_reg_783[2]_i_6 
       (.I0(add_ln39_fu_48_p2[14]),
        .I1(add_ln39_fu_48_p2[12]),
        .I2(add_ln39_fu_48_p2[11]),
        .I3(\select_ln289_1_reg_733[4]_i_2_n_12 ),
        .I4(CO),
        .I5(add_ln39_fu_48_p2[13]),
        .O(\select_ln296_1_reg_783[2]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'h00002EE2)) 
    \select_ln296_1_reg_783[3]_i_1 
       (.I0(\select_ln296_1_reg_783_reg[3]_0 ),
        .I1(\select_ln296_1_reg_783_reg[0] [3]),
        .I2(\select_ln296_1_reg_783[3]_i_2_n_12 ),
        .I3(\select_ln294_1_reg_773[3]_i_5_n_12 ),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .O(\select_ln296_1_reg_783_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \select_ln296_1_reg_783[3]_i_2 
       (.I0(CO),
        .I1(ram_reg_0_15_0_0_i_7_n_19),
        .I2(O[1]),
        .I3(add_ln39_fu_48_p2[11]),
        .O(\select_ln296_1_reg_783[3]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hA6A6A6A6565656A6)) 
    sum_fu_54_p2_carry__0_i_10__0
       (.I0(tmp_6_gsm_add_fu_315_b[14]),
        .I1(sum_fu_54_p2_carry__0_0[14]),
        .I2(add_ln39_fu_48_p2_carry__0_0),
        .I3(add_ln39_fu_48_p2_0[14]),
        .I4(add_ln39_fu_48_p2_carry__0_1),
        .I5(add_ln39_fu_48_p2_carry__0_2),
        .O(\K_load_reg_856_reg[15]_0 [6]));
  LUT6 #(
    .INIT(64'hA6A6A6A6565656A6)) 
    sum_fu_54_p2_carry__0_i_11__0
       (.I0(tmp_6_gsm_add_fu_315_b[13]),
        .I1(sum_fu_54_p2_carry__0_0[13]),
        .I2(add_ln39_fu_48_p2_carry__0_0),
        .I3(add_ln39_fu_48_p2_0[13]),
        .I4(add_ln39_fu_48_p2_carry__0_1),
        .I5(add_ln39_fu_48_p2_carry__0_2),
        .O(\K_load_reg_856_reg[15]_0 [5]));
  LUT6 #(
    .INIT(64'hA6A6A6A6565656A6)) 
    sum_fu_54_p2_carry__0_i_12__0
       (.I0(tmp_6_gsm_add_fu_315_b[12]),
        .I1(sum_fu_54_p2_carry__0_0[12]),
        .I2(add_ln39_fu_48_p2_carry__0_0),
        .I3(add_ln39_fu_48_p2_0[12]),
        .I4(add_ln39_fu_48_p2_carry__0_1),
        .I5(add_ln39_fu_48_p2_carry__0_2),
        .O(\K_load_reg_856_reg[15]_0 [4]));
  LUT6 #(
    .INIT(64'hA6A6A6A6565656A6)) 
    sum_fu_54_p2_carry__0_i_13__0
       (.I0(tmp_6_gsm_add_fu_315_b[11]),
        .I1(sum_fu_54_p2_carry__0_0[11]),
        .I2(add_ln39_fu_48_p2_carry__0_0),
        .I3(add_ln39_fu_48_p2_0[11]),
        .I4(add_ln39_fu_48_p2_carry__0_1),
        .I5(add_ln39_fu_48_p2_carry__0_2),
        .O(\K_load_reg_856_reg[15]_0 [3]));
  LUT6 #(
    .INIT(64'hA6A6A6A6565656A6)) 
    sum_fu_54_p2_carry__0_i_14__0
       (.I0(tmp_6_gsm_add_fu_315_b[10]),
        .I1(sum_fu_54_p2_carry__0_0[10]),
        .I2(add_ln39_fu_48_p2_carry__0_0),
        .I3(add_ln39_fu_48_p2_0[10]),
        .I4(add_ln39_fu_48_p2_carry__0_1),
        .I5(add_ln39_fu_48_p2_carry__0_2),
        .O(\K_load_reg_856_reg[15]_0 [2]));
  LUT6 #(
    .INIT(64'hA6A6A6A6565656A6)) 
    sum_fu_54_p2_carry__0_i_15__0
       (.I0(tmp_6_gsm_add_fu_315_b[9]),
        .I1(sum_fu_54_p2_carry__0_0[9]),
        .I2(add_ln39_fu_48_p2_carry__0_0),
        .I3(add_ln39_fu_48_p2_0[9]),
        .I4(add_ln39_fu_48_p2_carry__0_1),
        .I5(add_ln39_fu_48_p2_carry__0_2),
        .O(\K_load_reg_856_reg[15]_0 [1]));
  LUT6 #(
    .INIT(64'hA6A6A6A6565656A6)) 
    sum_fu_54_p2_carry__0_i_16__0
       (.I0(tmp_6_gsm_add_fu_315_b[8]),
        .I1(sum_fu_54_p2_carry__0_0[8]),
        .I2(add_ln39_fu_48_p2_carry__0_0),
        .I3(add_ln39_fu_48_p2_0[8]),
        .I4(add_ln39_fu_48_p2_carry__0_1),
        .I5(add_ln39_fu_48_p2_carry__0_2),
        .O(\K_load_reg_856_reg[15]_0 [0]));
  LUT6 #(
    .INIT(64'h000000002EEE2222)) 
    sum_fu_54_p2_carry__0_i_17__0
       (.I0(\ap_return_preg_reg[15]_0 [15]),
        .I1(\ap_return_preg_reg[15] ),
        .I2(\ap_return_preg_reg[15]_2 ),
        .I3(\ap_return_preg_reg[15]_1 ),
        .I4(p_reg_reg_n_87),
        .I5(add_ln39_fu_48_p2_carry__0_0),
        .O(sum_fu_54_p2_carry__0_i_17__0_n_12));
  LUT6 #(
    .INIT(64'hFBBBAAAAFBBBFFFF)) 
    sum_fu_54_p2_carry__0_i_1__1
       (.I0(add_ln39_fu_48_p2_carry__0_0),
        .I1(p_reg_reg_n_87),
        .I2(\ap_return_preg_reg[15]_1 ),
        .I3(\ap_return_preg_reg[15]_2 ),
        .I4(\ap_return_preg_reg[15] ),
        .I5(\ap_return_preg_reg[15]_0 [15]),
        .O(\ap_CS_fsm_reg[6] ));
  LUT6 #(
    .INIT(64'h00000000EEEEE444)) 
    sum_fu_54_p2_carry__0_i_2__0
       (.I0(\ap_return_preg_reg[15] ),
        .I1(\ap_return_preg_reg[15]_0 [14]),
        .I2(\ap_return_preg_reg[15]_1 ),
        .I3(\ap_return_preg_reg[15]_2 ),
        .I4(p_reg_reg_n_88),
        .I5(add_ln39_fu_48_p2_carry__0_0),
        .O(tmp_6_gsm_add_fu_315_b[14]));
  LUT6 #(
    .INIT(64'h00000000EEEEE444)) 
    sum_fu_54_p2_carry__0_i_3__0
       (.I0(\ap_return_preg_reg[15] ),
        .I1(\ap_return_preg_reg[15]_0 [13]),
        .I2(\ap_return_preg_reg[15]_1 ),
        .I3(\ap_return_preg_reg[15]_2 ),
        .I4(p_reg_reg_n_89),
        .I5(add_ln39_fu_48_p2_carry__0_0),
        .O(tmp_6_gsm_add_fu_315_b[13]));
  LUT6 #(
    .INIT(64'h00000000EEEEE444)) 
    sum_fu_54_p2_carry__0_i_4__0
       (.I0(\ap_return_preg_reg[15] ),
        .I1(\ap_return_preg_reg[15]_0 [12]),
        .I2(\ap_return_preg_reg[15]_1 ),
        .I3(\ap_return_preg_reg[15]_2 ),
        .I4(p_reg_reg_n_90),
        .I5(add_ln39_fu_48_p2_carry__0_0),
        .O(tmp_6_gsm_add_fu_315_b[12]));
  LUT6 #(
    .INIT(64'h00000000EEEEE444)) 
    sum_fu_54_p2_carry__0_i_5__0
       (.I0(\ap_return_preg_reg[15] ),
        .I1(\ap_return_preg_reg[15]_0 [11]),
        .I2(\ap_return_preg_reg[15]_1 ),
        .I3(\ap_return_preg_reg[15]_2 ),
        .I4(p_reg_reg_n_91),
        .I5(add_ln39_fu_48_p2_carry__0_0),
        .O(tmp_6_gsm_add_fu_315_b[11]));
  LUT6 #(
    .INIT(64'h00000000EEEEE444)) 
    sum_fu_54_p2_carry__0_i_6__0
       (.I0(\ap_return_preg_reg[15] ),
        .I1(\ap_return_preg_reg[15]_0 [10]),
        .I2(\ap_return_preg_reg[15]_1 ),
        .I3(\ap_return_preg_reg[15]_2 ),
        .I4(p_reg_reg_n_92),
        .I5(add_ln39_fu_48_p2_carry__0_0),
        .O(tmp_6_gsm_add_fu_315_b[10]));
  LUT6 #(
    .INIT(64'h00000000EEEEE444)) 
    sum_fu_54_p2_carry__0_i_7__0
       (.I0(\ap_return_preg_reg[15] ),
        .I1(\ap_return_preg_reg[15]_0 [9]),
        .I2(\ap_return_preg_reg[15]_1 ),
        .I3(\ap_return_preg_reg[15]_2 ),
        .I4(p_reg_reg_n_93),
        .I5(add_ln39_fu_48_p2_carry__0_0),
        .O(tmp_6_gsm_add_fu_315_b[9]));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEAEAEAE)) 
    sum_fu_54_p2_carry__0_i_8__0
       (.I0(add_ln39_fu_48_p2_carry__0_0),
        .I1(\ap_return_preg_reg[15]_0 [8]),
        .I2(\ap_return_preg_reg[15] ),
        .I3(\ap_return_preg_reg[15]_2 ),
        .I4(\ap_return_preg_reg[15]_1 ),
        .I5(p_reg_reg_n_94),
        .O(tmp_6_gsm_add_fu_315_b[8]));
  LUT6 #(
    .INIT(64'h56565656A6A656A6)) 
    sum_fu_54_p2_carry__0_i_9__0
       (.I0(sum_fu_54_p2_carry__0_i_17__0_n_12),
        .I1(sum_fu_54_p2_carry__0_0[15]),
        .I2(add_ln39_fu_48_p2_carry__0_0),
        .I3(add_ln39_fu_48_p2_0[15]),
        .I4(add_ln39_fu_48_p2_carry__0_1),
        .I5(add_ln39_fu_48_p2_carry__0_2),
        .O(\K_load_reg_856_reg[15]_0 [7]));
  LUT6 #(
    .INIT(64'hA6A6A6A6565656A6)) 
    sum_fu_54_p2_carry_i_10__0
       (.I0(tmp_6_gsm_add_fu_315_b[6]),
        .I1(sum_fu_54_p2_carry__0_0[6]),
        .I2(add_ln39_fu_48_p2_carry__0_0),
        .I3(add_ln39_fu_48_p2_0[6]),
        .I4(add_ln39_fu_48_p2_carry__0_1),
        .I5(add_ln39_fu_48_p2_carry__0_2),
        .O(\K_load_reg_856_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'hA6A6A6A6565656A6)) 
    sum_fu_54_p2_carry_i_11__0
       (.I0(tmp_6_gsm_add_fu_315_b[5]),
        .I1(sum_fu_54_p2_carry__0_0[5]),
        .I2(add_ln39_fu_48_p2_carry__0_0),
        .I3(add_ln39_fu_48_p2_0[5]),
        .I4(add_ln39_fu_48_p2_carry__0_1),
        .I5(add_ln39_fu_48_p2_carry__0_2),
        .O(\K_load_reg_856_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hA6A6A6A6565656A6)) 
    sum_fu_54_p2_carry_i_12__0
       (.I0(tmp_6_gsm_add_fu_315_b[4]),
        .I1(sum_fu_54_p2_carry__0_0[4]),
        .I2(add_ln39_fu_48_p2_carry__0_0),
        .I3(add_ln39_fu_48_p2_0[4]),
        .I4(add_ln39_fu_48_p2_carry__0_1),
        .I5(add_ln39_fu_48_p2_carry__0_2),
        .O(\K_load_reg_856_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hA6A6A6A6565656A6)) 
    sum_fu_54_p2_carry_i_13__0
       (.I0(tmp_6_gsm_add_fu_315_b[3]),
        .I1(sum_fu_54_p2_carry__0_0[3]),
        .I2(add_ln39_fu_48_p2_carry__0_0),
        .I3(add_ln39_fu_48_p2_0[3]),
        .I4(add_ln39_fu_48_p2_carry__0_1),
        .I5(add_ln39_fu_48_p2_carry__0_2),
        .O(\K_load_reg_856_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'hA6A6A6A6565656A6)) 
    sum_fu_54_p2_carry_i_14__0
       (.I0(tmp_6_gsm_add_fu_315_b[2]),
        .I1(sum_fu_54_p2_carry__0_0[2]),
        .I2(add_ln39_fu_48_p2_carry__0_0),
        .I3(add_ln39_fu_48_p2_0[2]),
        .I4(add_ln39_fu_48_p2_carry__0_1),
        .I5(add_ln39_fu_48_p2_carry__0_2),
        .O(\K_load_reg_856_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hA6A6A6A6565656A6)) 
    sum_fu_54_p2_carry_i_15__0
       (.I0(tmp_6_gsm_add_fu_315_b[1]),
        .I1(sum_fu_54_p2_carry__0_0[1]),
        .I2(add_ln39_fu_48_p2_carry__0_0),
        .I3(add_ln39_fu_48_p2_0[1]),
        .I4(add_ln39_fu_48_p2_carry__0_1),
        .I5(add_ln39_fu_48_p2_carry__0_2),
        .O(\K_load_reg_856_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'hA6A6A6A6565656A6)) 
    sum_fu_54_p2_carry_i_16__0
       (.I0(tmp_6_gsm_add_fu_315_b[0]),
        .I1(sum_fu_54_p2_carry__0_0[0]),
        .I2(add_ln39_fu_48_p2_carry__0_0),
        .I3(add_ln39_fu_48_p2_0[0]),
        .I4(add_ln39_fu_48_p2_carry__0_1),
        .I5(add_ln39_fu_48_p2_carry__0_2),
        .O(\K_load_reg_856_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h00000000EEEEE444)) 
    sum_fu_54_p2_carry_i_1__0
       (.I0(\ap_return_preg_reg[15] ),
        .I1(\ap_return_preg_reg[15]_0 [7]),
        .I2(\ap_return_preg_reg[15]_1 ),
        .I3(\ap_return_preg_reg[15]_2 ),
        .I4(p_reg_reg_n_95),
        .I5(add_ln39_fu_48_p2_carry__0_0),
        .O(tmp_6_gsm_add_fu_315_b[7]));
  LUT6 #(
    .INIT(64'h00000000EEEEE444)) 
    sum_fu_54_p2_carry_i_2__0
       (.I0(\ap_return_preg_reg[15] ),
        .I1(\ap_return_preg_reg[15]_0 [6]),
        .I2(\ap_return_preg_reg[15]_1 ),
        .I3(\ap_return_preg_reg[15]_2 ),
        .I4(p_reg_reg_n_96),
        .I5(add_ln39_fu_48_p2_carry__0_0),
        .O(tmp_6_gsm_add_fu_315_b[6]));
  LUT6 #(
    .INIT(64'h00000000EEEEE444)) 
    sum_fu_54_p2_carry_i_3__0
       (.I0(\ap_return_preg_reg[15] ),
        .I1(\ap_return_preg_reg[15]_0 [5]),
        .I2(\ap_return_preg_reg[15]_1 ),
        .I3(\ap_return_preg_reg[15]_2 ),
        .I4(p_reg_reg_n_97),
        .I5(add_ln39_fu_48_p2_carry__0_0),
        .O(tmp_6_gsm_add_fu_315_b[5]));
  LUT6 #(
    .INIT(64'h00000000EEEEE444)) 
    sum_fu_54_p2_carry_i_4__0
       (.I0(\ap_return_preg_reg[15] ),
        .I1(\ap_return_preg_reg[15]_0 [4]),
        .I2(\ap_return_preg_reg[15]_1 ),
        .I3(\ap_return_preg_reg[15]_2 ),
        .I4(p_reg_reg_n_98),
        .I5(add_ln39_fu_48_p2_carry__0_0),
        .O(tmp_6_gsm_add_fu_315_b[4]));
  LUT6 #(
    .INIT(64'h00000000EEEEE444)) 
    sum_fu_54_p2_carry_i_5__0
       (.I0(\ap_return_preg_reg[15] ),
        .I1(\ap_return_preg_reg[15]_0 [3]),
        .I2(\ap_return_preg_reg[15]_1 ),
        .I3(\ap_return_preg_reg[15]_2 ),
        .I4(p_reg_reg_n_99),
        .I5(add_ln39_fu_48_p2_carry__0_0),
        .O(tmp_6_gsm_add_fu_315_b[3]));
  LUT6 #(
    .INIT(64'h00000000EEEEE444)) 
    sum_fu_54_p2_carry_i_6__0
       (.I0(\ap_return_preg_reg[15] ),
        .I1(\ap_return_preg_reg[15]_0 [2]),
        .I2(\ap_return_preg_reg[15]_1 ),
        .I3(\ap_return_preg_reg[15]_2 ),
        .I4(p_reg_reg_n_100),
        .I5(add_ln39_fu_48_p2_carry__0_0),
        .O(tmp_6_gsm_add_fu_315_b[2]));
  LUT6 #(
    .INIT(64'h00000000EEEEE444)) 
    sum_fu_54_p2_carry_i_7__0
       (.I0(\ap_return_preg_reg[15] ),
        .I1(\ap_return_preg_reg[15]_0 [1]),
        .I2(\ap_return_preg_reg[15]_1 ),
        .I3(\ap_return_preg_reg[15]_2 ),
        .I4(p_reg_reg_n_101),
        .I5(add_ln39_fu_48_p2_carry__0_0),
        .O(tmp_6_gsm_add_fu_315_b[1]));
  LUT6 #(
    .INIT(64'h00000000EEEEE444)) 
    sum_fu_54_p2_carry_i_8__0
       (.I0(\ap_return_preg_reg[15] ),
        .I1(\ap_return_preg_reg[15]_0 [0]),
        .I2(\ap_return_preg_reg[15]_1 ),
        .I3(\ap_return_preg_reg[15]_2 ),
        .I4(p_reg_reg_n_102),
        .I5(add_ln39_fu_48_p2_carry__0_0),
        .O(tmp_6_gsm_add_fu_315_b[0]));
  LUT6 #(
    .INIT(64'hA6A6A6A6565656A6)) 
    sum_fu_54_p2_carry_i_9__0
       (.I0(tmp_6_gsm_add_fu_315_b[7]),
        .I1(sum_fu_54_p2_carry__0_0[7]),
        .I2(add_ln39_fu_48_p2_carry__0_0),
        .I3(add_ln39_fu_48_p2_0[7]),
        .I4(add_ln39_fu_48_p2_carry__0_1),
        .I5(add_ln39_fu_48_p2_carry__0_2),
        .O(\K_load_reg_856_reg[7]_0 [7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1
   (PCOUT,
    ap_clk,
    indata_q1,
    CEA1,
    A,
    indata_q0,
    Q);
  output [47:0]PCOUT;
  input ap_clk;
  input [15:0]indata_q1;
  input CEA1;
  input [14:0]A;
  input [0:0]indata_q0;
  input [0:0]Q;

  wire [14:0]A;
  wire CEA1;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire ap_clk;
  wire [0:0]indata_q0;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_27 Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U
       (.A(A),
        .CEA1(CEA1),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_11
   (CEA1,
    PCOUT,
    ap_clk,
    indata_q1,
    D,
    Q,
    A);
  output CEA1;
  output [47:0]PCOUT;
  input ap_clk;
  input [15:0]indata_q1;
  input [15:0]D;
  input [1:0]Q;
  input [15:0]A;

  wire [15:0]A;
  wire CEA1;
  wire [15:0]D;
  wire [47:0]PCOUT;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_26 Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U
       (.A(A),
        .CEA1(CEA1),
        .D(D),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_12
   (A,
    P,
    \ap_CS_fsm_reg[14] ,
    \ap_CS_fsm_reg[14]_0 ,
    \ap_CS_fsm_reg[14]_1 ,
    \ap_CS_fsm_reg[14]_2 ,
    \ap_CS_fsm_reg[14]_3 ,
    \ap_CS_fsm_reg[14]_4 ,
    \ap_CS_fsm_reg[14]_5 ,
    \ap_CS_fsm_reg[14]_6 ,
    \ap_CS_fsm_reg[14]_7 ,
    \ap_CS_fsm_reg[14]_8 ,
    \ap_CS_fsm_reg[14]_9 ,
    \ap_CS_fsm_reg[14]_10 ,
    \ap_CS_fsm_reg[14]_11 ,
    \ap_CS_fsm_reg[14]_12 ,
    \ap_CS_fsm_reg[14]_13 ,
    \ap_CS_fsm_reg[14]_14 ,
    \ap_CS_fsm_reg[14]_15 ,
    \ap_CS_fsm_reg[14]_16 ,
    \ap_CS_fsm_reg[14]_17 ,
    \ap_CS_fsm_reg[14]_18 ,
    \ap_CS_fsm_reg[14]_19 ,
    \ap_CS_fsm_reg[14]_20 ,
    \ap_CS_fsm_reg[14]_21 ,
    \ap_CS_fsm_reg[14]_22 ,
    \ap_CS_fsm_reg[14]_23 ,
    \ap_CS_fsm_reg[14]_24 ,
    \ap_CS_fsm_reg[14]_25 ,
    \ap_CS_fsm_reg[14]_26 ,
    \ap_CS_fsm_reg[14]_27 ,
    \ap_CS_fsm_reg[14]_28 ,
    \ap_CS_fsm_reg[14]_29 ,
    \ap_CS_fsm_reg[14]_30 ,
    D,
    CEA1,
    ap_clk,
    indata_q1,
    Q,
    \empty_72_fu_158_reg[39] ,
    \empty_72_fu_158_reg[39]_0 ,
    \empty_72_fu_158_reg[39]_1 ,
    \empty_72_fu_158_reg[39]_2 ,
    indata_q0,
    CO,
    DI,
    S,
    \empty_72_fu_158_reg[47] ,
    \empty_72_fu_158_reg[47]_0 ,
    \empty_72_fu_158_reg[55] ,
    \empty_72_fu_158_reg[55]_0 ,
    \empty_72_fu_158_reg[63] ,
    \empty_72_fu_158_reg[63]_0 ,
    \empty_72_fu_158_reg[39]_3 );
  output [15:0]A;
  output [31:0]P;
  output \ap_CS_fsm_reg[14] ;
  output \ap_CS_fsm_reg[14]_0 ;
  output \ap_CS_fsm_reg[14]_1 ;
  output \ap_CS_fsm_reg[14]_2 ;
  output \ap_CS_fsm_reg[14]_3 ;
  output \ap_CS_fsm_reg[14]_4 ;
  output \ap_CS_fsm_reg[14]_5 ;
  output \ap_CS_fsm_reg[14]_6 ;
  output \ap_CS_fsm_reg[14]_7 ;
  output \ap_CS_fsm_reg[14]_8 ;
  output \ap_CS_fsm_reg[14]_9 ;
  output \ap_CS_fsm_reg[14]_10 ;
  output \ap_CS_fsm_reg[14]_11 ;
  output \ap_CS_fsm_reg[14]_12 ;
  output \ap_CS_fsm_reg[14]_13 ;
  output \ap_CS_fsm_reg[14]_14 ;
  output \ap_CS_fsm_reg[14]_15 ;
  output \ap_CS_fsm_reg[14]_16 ;
  output \ap_CS_fsm_reg[14]_17 ;
  output \ap_CS_fsm_reg[14]_18 ;
  output \ap_CS_fsm_reg[14]_19 ;
  output \ap_CS_fsm_reg[14]_20 ;
  output \ap_CS_fsm_reg[14]_21 ;
  output \ap_CS_fsm_reg[14]_22 ;
  output \ap_CS_fsm_reg[14]_23 ;
  output \ap_CS_fsm_reg[14]_24 ;
  output \ap_CS_fsm_reg[14]_25 ;
  output \ap_CS_fsm_reg[14]_26 ;
  output \ap_CS_fsm_reg[14]_27 ;
  output \ap_CS_fsm_reg[14]_28 ;
  output \ap_CS_fsm_reg[14]_29 ;
  output \ap_CS_fsm_reg[14]_30 ;
  output [31:0]D;
  input CEA1;
  input ap_clk;
  input [15:0]indata_q1;
  input [2:0]Q;
  input [30:0]\empty_72_fu_158_reg[39] ;
  input [2:0]\empty_72_fu_158_reg[39]_0 ;
  input [2:0]\empty_72_fu_158_reg[39]_1 ;
  input [0:0]\empty_72_fu_158_reg[39]_2 ;
  input [15:0]indata_q0;
  input [0:0]CO;
  input [5:0]DI;
  input [5:0]S;
  input [7:0]\empty_72_fu_158_reg[47] ;
  input [7:0]\empty_72_fu_158_reg[47]_0 ;
  input [7:0]\empty_72_fu_158_reg[55] ;
  input [7:0]\empty_72_fu_158_reg[55]_0 ;
  input [6:0]\empty_72_fu_158_reg[63] ;
  input [7:0]\empty_72_fu_158_reg[63]_0 ;
  input \empty_72_fu_158_reg[39]_3 ;

  wire [15:0]A;
  wire CEA1;
  wire [0:0]CO;
  wire [31:0]D;
  wire [5:0]DI;
  wire [31:0]P;
  wire [2:0]Q;
  wire [5:0]S;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[14]_0 ;
  wire \ap_CS_fsm_reg[14]_1 ;
  wire \ap_CS_fsm_reg[14]_10 ;
  wire \ap_CS_fsm_reg[14]_11 ;
  wire \ap_CS_fsm_reg[14]_12 ;
  wire \ap_CS_fsm_reg[14]_13 ;
  wire \ap_CS_fsm_reg[14]_14 ;
  wire \ap_CS_fsm_reg[14]_15 ;
  wire \ap_CS_fsm_reg[14]_16 ;
  wire \ap_CS_fsm_reg[14]_17 ;
  wire \ap_CS_fsm_reg[14]_18 ;
  wire \ap_CS_fsm_reg[14]_19 ;
  wire \ap_CS_fsm_reg[14]_2 ;
  wire \ap_CS_fsm_reg[14]_20 ;
  wire \ap_CS_fsm_reg[14]_21 ;
  wire \ap_CS_fsm_reg[14]_22 ;
  wire \ap_CS_fsm_reg[14]_23 ;
  wire \ap_CS_fsm_reg[14]_24 ;
  wire \ap_CS_fsm_reg[14]_25 ;
  wire \ap_CS_fsm_reg[14]_26 ;
  wire \ap_CS_fsm_reg[14]_27 ;
  wire \ap_CS_fsm_reg[14]_28 ;
  wire \ap_CS_fsm_reg[14]_29 ;
  wire \ap_CS_fsm_reg[14]_3 ;
  wire \ap_CS_fsm_reg[14]_30 ;
  wire \ap_CS_fsm_reg[14]_4 ;
  wire \ap_CS_fsm_reg[14]_5 ;
  wire \ap_CS_fsm_reg[14]_6 ;
  wire \ap_CS_fsm_reg[14]_7 ;
  wire \ap_CS_fsm_reg[14]_8 ;
  wire \ap_CS_fsm_reg[14]_9 ;
  wire ap_clk;
  wire [30:0]\empty_72_fu_158_reg[39] ;
  wire [2:0]\empty_72_fu_158_reg[39]_0 ;
  wire [2:0]\empty_72_fu_158_reg[39]_1 ;
  wire [0:0]\empty_72_fu_158_reg[39]_2 ;
  wire \empty_72_fu_158_reg[39]_3 ;
  wire [7:0]\empty_72_fu_158_reg[47] ;
  wire [7:0]\empty_72_fu_158_reg[47]_0 ;
  wire [7:0]\empty_72_fu_158_reg[55] ;
  wire [7:0]\empty_72_fu_158_reg[55]_0 ;
  wire [6:0]\empty_72_fu_158_reg[63] ;
  wire [7:0]\empty_72_fu_158_reg[63]_0 ;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_25 Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U
       (.A(A),
        .CEA1(CEA1),
        .CO(CO),
        .D(D),
        .DI(DI),
        .P(P),
        .Q(Q),
        .S(S),
        .\ap_CS_fsm_reg[14] (\ap_CS_fsm_reg[14] ),
        .\ap_CS_fsm_reg[14]_0 (\ap_CS_fsm_reg[14]_0 ),
        .\ap_CS_fsm_reg[14]_1 (\ap_CS_fsm_reg[14]_1 ),
        .\ap_CS_fsm_reg[14]_10 (\ap_CS_fsm_reg[14]_10 ),
        .\ap_CS_fsm_reg[14]_11 (\ap_CS_fsm_reg[14]_11 ),
        .\ap_CS_fsm_reg[14]_12 (\ap_CS_fsm_reg[14]_12 ),
        .\ap_CS_fsm_reg[14]_13 (\ap_CS_fsm_reg[14]_13 ),
        .\ap_CS_fsm_reg[14]_14 (\ap_CS_fsm_reg[14]_14 ),
        .\ap_CS_fsm_reg[14]_15 (\ap_CS_fsm_reg[14]_15 ),
        .\ap_CS_fsm_reg[14]_16 (\ap_CS_fsm_reg[14]_16 ),
        .\ap_CS_fsm_reg[14]_17 (\ap_CS_fsm_reg[14]_17 ),
        .\ap_CS_fsm_reg[14]_18 (\ap_CS_fsm_reg[14]_18 ),
        .\ap_CS_fsm_reg[14]_19 (\ap_CS_fsm_reg[14]_19 ),
        .\ap_CS_fsm_reg[14]_2 (\ap_CS_fsm_reg[14]_2 ),
        .\ap_CS_fsm_reg[14]_20 (\ap_CS_fsm_reg[14]_20 ),
        .\ap_CS_fsm_reg[14]_21 (\ap_CS_fsm_reg[14]_21 ),
        .\ap_CS_fsm_reg[14]_22 (\ap_CS_fsm_reg[14]_22 ),
        .\ap_CS_fsm_reg[14]_23 (\ap_CS_fsm_reg[14]_23 ),
        .\ap_CS_fsm_reg[14]_24 (\ap_CS_fsm_reg[14]_24 ),
        .\ap_CS_fsm_reg[14]_25 (\ap_CS_fsm_reg[14]_25 ),
        .\ap_CS_fsm_reg[14]_26 (\ap_CS_fsm_reg[14]_26 ),
        .\ap_CS_fsm_reg[14]_27 (\ap_CS_fsm_reg[14]_27 ),
        .\ap_CS_fsm_reg[14]_28 (\ap_CS_fsm_reg[14]_28 ),
        .\ap_CS_fsm_reg[14]_29 (\ap_CS_fsm_reg[14]_29 ),
        .\ap_CS_fsm_reg[14]_3 (\ap_CS_fsm_reg[14]_3 ),
        .\ap_CS_fsm_reg[14]_30 (\ap_CS_fsm_reg[14]_30 ),
        .\ap_CS_fsm_reg[14]_4 (\ap_CS_fsm_reg[14]_4 ),
        .\ap_CS_fsm_reg[14]_5 (\ap_CS_fsm_reg[14]_5 ),
        .\ap_CS_fsm_reg[14]_6 (\ap_CS_fsm_reg[14]_6 ),
        .\ap_CS_fsm_reg[14]_7 (\ap_CS_fsm_reg[14]_7 ),
        .\ap_CS_fsm_reg[14]_8 (\ap_CS_fsm_reg[14]_8 ),
        .\ap_CS_fsm_reg[14]_9 (\ap_CS_fsm_reg[14]_9 ),
        .ap_clk(ap_clk),
        .\empty_72_fu_158_reg[39] (\empty_72_fu_158_reg[39] ),
        .\empty_72_fu_158_reg[39]_0 (\empty_72_fu_158_reg[39]_0 ),
        .\empty_72_fu_158_reg[39]_1 (\empty_72_fu_158_reg[39]_1 ),
        .\empty_72_fu_158_reg[39]_2 (\empty_72_fu_158_reg[39]_2 ),
        .\empty_72_fu_158_reg[39]_3 (\empty_72_fu_158_reg[39]_3 ),
        .\empty_72_fu_158_reg[47] (\empty_72_fu_158_reg[47] ),
        .\empty_72_fu_158_reg[47]_0 (\empty_72_fu_158_reg[47]_0 ),
        .\empty_72_fu_158_reg[55] (\empty_72_fu_158_reg[55] ),
        .\empty_72_fu_158_reg[55]_0 (\empty_72_fu_158_reg[55]_0 ),
        .\empty_72_fu_158_reg[63] (\empty_72_fu_158_reg[63] ),
        .\empty_72_fu_158_reg[63]_0 (\empty_72_fu_158_reg[63]_0 ),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_13
   (P,
    DI,
    S,
    \ap_CS_fsm_reg[15]_rep__2 ,
    Q,
    ap_clk,
    DSP_ALU_INST,
    indata_q1,
    \empty_67_fu_138_reg[39] ,
    \empty_67_fu_138_reg[39]_0 ,
    \empty_67_fu_138_reg[39]_1 ,
    \empty_67_fu_138_reg[39]_2 ,
    CO,
    O,
    \empty_67_fu_138_reg[39]_3 ,
    \empty_67_fu_138_reg[39]_4 );
  output [32:0]P;
  output [0:0]DI;
  output [0:0]S;
  output [0:0]\ap_CS_fsm_reg[15]_rep__2 ;
  input [1:0]Q;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]indata_q1;
  input \empty_67_fu_138_reg[39] ;
  input [1:0]\empty_67_fu_138_reg[39]_0 ;
  input [1:0]\empty_67_fu_138_reg[39]_1 ;
  input [1:0]\empty_67_fu_138_reg[39]_2 ;
  input [0:0]CO;
  input [0:0]O;
  input \empty_67_fu_138_reg[39]_3 ;
  input \empty_67_fu_138_reg[39]_4 ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]O;
  wire [32:0]P;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]\ap_CS_fsm_reg[15]_rep__2 ;
  wire ap_clk;
  wire \empty_67_fu_138_reg[39] ;
  wire [1:0]\empty_67_fu_138_reg[39]_0 ;
  wire [1:0]\empty_67_fu_138_reg[39]_1 ;
  wire [1:0]\empty_67_fu_138_reg[39]_2 ;
  wire \empty_67_fu_138_reg[39]_3 ;
  wire \empty_67_fu_138_reg[39]_4 ;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_24 Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U
       (.CO(CO),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .\ap_CS_fsm_reg[15]_rep__2 (\ap_CS_fsm_reg[15]_rep__2 ),
        .ap_clk(ap_clk),
        .\empty_67_fu_138_reg[39] (\empty_67_fu_138_reg[39] ),
        .\empty_67_fu_138_reg[39]_0 (\empty_67_fu_138_reg[39]_0 ),
        .\empty_67_fu_138_reg[39]_1 (\empty_67_fu_138_reg[39]_1 ),
        .\empty_67_fu_138_reg[39]_2 (\empty_67_fu_138_reg[39]_2 ),
        .\empty_67_fu_138_reg[39]_3 (\empty_67_fu_138_reg[39]_3 ),
        .\empty_67_fu_138_reg[39]_4 (\empty_67_fu_138_reg[39]_4 ),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_14
   (P,
    D,
    Q,
    ap_clk,
    indata_q0,
    CEA1,
    indata_q1);
  output [32:0]P;
  output [15:0]D;
  input [1:0]Q;
  input ap_clk;
  input [15:0]indata_q0;
  input CEA1;
  input [15:0]indata_q1;

  wire CEA1;
  wire [15:0]D;
  wire [32:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_23 Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U
       (.B(D),
        .CEA1(CEA1),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_15
   (P,
    O,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[15]_0 ,
    \ap_CS_fsm_reg[15]_1 ,
    \ap_CS_fsm_reg[15]_2 ,
    \ap_CS_fsm_reg[15]_3 ,
    \ap_CS_fsm_reg[15]_4 ,
    \ap_CS_fsm_reg[15]_5 ,
    Q,
    ap_clk,
    indata_q1,
    CEA1,
    CEB2,
    B,
    A,
    \empty_73_fu_162_reg[63] ,
    S,
    \empty_73_fu_162_reg[15] ,
    \empty_73_fu_162_reg[23] ,
    \empty_73_fu_162_reg[31] ,
    \empty_73_fu_162_reg[39] ,
    \empty_73_fu_162_reg[47] ,
    \empty_73_fu_162_reg[55] ,
    \empty_73_fu_162_reg[63]_0 );
  output [32:0]P;
  output [7:0]O;
  output [7:0]\ap_CS_fsm_reg[15] ;
  output [7:0]\ap_CS_fsm_reg[15]_0 ;
  output [7:0]\ap_CS_fsm_reg[15]_1 ;
  output [7:0]\ap_CS_fsm_reg[15]_2 ;
  output [7:0]\ap_CS_fsm_reg[15]_3 ;
  output [7:0]\ap_CS_fsm_reg[15]_4 ;
  output [7:0]\ap_CS_fsm_reg[15]_5 ;
  input [2:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input CEA1;
  input CEB2;
  input [15:0]B;
  input [15:0]A;
  input [31:0]\empty_73_fu_162_reg[63] ;
  input [7:0]S;
  input [7:0]\empty_73_fu_162_reg[15] ;
  input [7:0]\empty_73_fu_162_reg[23] ;
  input [7:0]\empty_73_fu_162_reg[31] ;
  input [7:0]\empty_73_fu_162_reg[39] ;
  input [7:0]\empty_73_fu_162_reg[47] ;
  input [7:0]\empty_73_fu_162_reg[55] ;
  input [7:0]\empty_73_fu_162_reg[63]_0 ;

  wire [15:0]A;
  wire [15:0]B;
  wire CEA1;
  wire CEB2;
  wire [7:0]O;
  wire [32:0]P;
  wire [2:0]Q;
  wire [7:0]S;
  wire [7:0]\ap_CS_fsm_reg[15] ;
  wire [7:0]\ap_CS_fsm_reg[15]_0 ;
  wire [7:0]\ap_CS_fsm_reg[15]_1 ;
  wire [7:0]\ap_CS_fsm_reg[15]_2 ;
  wire [7:0]\ap_CS_fsm_reg[15]_3 ;
  wire [7:0]\ap_CS_fsm_reg[15]_4 ;
  wire [7:0]\ap_CS_fsm_reg[15]_5 ;
  wire ap_clk;
  wire [7:0]\empty_73_fu_162_reg[15] ;
  wire [7:0]\empty_73_fu_162_reg[23] ;
  wire [7:0]\empty_73_fu_162_reg[31] ;
  wire [7:0]\empty_73_fu_162_reg[39] ;
  wire [7:0]\empty_73_fu_162_reg[47] ;
  wire [7:0]\empty_73_fu_162_reg[55] ;
  wire [31:0]\empty_73_fu_162_reg[63] ;
  wire [7:0]\empty_73_fu_162_reg[63]_0 ;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3 Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U
       (.A(A),
        .B(B),
        .CEA1(CEA1),
        .CEB2(CEB2),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .\ap_CS_fsm_reg[15] (\ap_CS_fsm_reg[15] ),
        .\ap_CS_fsm_reg[15]_0 (\ap_CS_fsm_reg[15]_0 ),
        .\ap_CS_fsm_reg[15]_1 (\ap_CS_fsm_reg[15]_1 ),
        .\ap_CS_fsm_reg[15]_2 (\ap_CS_fsm_reg[15]_2 ),
        .\ap_CS_fsm_reg[15]_3 (\ap_CS_fsm_reg[15]_3 ),
        .\ap_CS_fsm_reg[15]_4 (\ap_CS_fsm_reg[15]_4 ),
        .\ap_CS_fsm_reg[15]_5 (\ap_CS_fsm_reg[15]_5 ),
        .ap_clk(ap_clk),
        .\empty_73_fu_162_reg[15] (\empty_73_fu_162_reg[15] ),
        .\empty_73_fu_162_reg[23] (\empty_73_fu_162_reg[23] ),
        .\empty_73_fu_162_reg[31] (\empty_73_fu_162_reg[31] ),
        .\empty_73_fu_162_reg[39] (\empty_73_fu_162_reg[39] ),
        .\empty_73_fu_162_reg[47] (\empty_73_fu_162_reg[47] ),
        .\empty_73_fu_162_reg[55] (\empty_73_fu_162_reg[55] ),
        .\empty_73_fu_162_reg[63] (\empty_73_fu_162_reg[63] ),
        .\empty_73_fu_162_reg[63]_0 (\empty_73_fu_162_reg[63]_0 ),
        .indata_q1(indata_q1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3
   (P,
    O,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[15]_0 ,
    \ap_CS_fsm_reg[15]_1 ,
    \ap_CS_fsm_reg[15]_2 ,
    \ap_CS_fsm_reg[15]_3 ,
    \ap_CS_fsm_reg[15]_4 ,
    \ap_CS_fsm_reg[15]_5 ,
    Q,
    ap_clk,
    indata_q1,
    CEA1,
    CEB2,
    B,
    A,
    \empty_73_fu_162_reg[63] ,
    S,
    \empty_73_fu_162_reg[15] ,
    \empty_73_fu_162_reg[23] ,
    \empty_73_fu_162_reg[31] ,
    \empty_73_fu_162_reg[39] ,
    \empty_73_fu_162_reg[47] ,
    \empty_73_fu_162_reg[55] ,
    \empty_73_fu_162_reg[63]_0 );
  output [32:0]P;
  output [7:0]O;
  output [7:0]\ap_CS_fsm_reg[15] ;
  output [7:0]\ap_CS_fsm_reg[15]_0 ;
  output [7:0]\ap_CS_fsm_reg[15]_1 ;
  output [7:0]\ap_CS_fsm_reg[15]_2 ;
  output [7:0]\ap_CS_fsm_reg[15]_3 ;
  output [7:0]\ap_CS_fsm_reg[15]_4 ;
  output [7:0]\ap_CS_fsm_reg[15]_5 ;
  input [2:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input CEA1;
  input CEB2;
  input [15:0]B;
  input [15:0]A;
  input [31:0]\empty_73_fu_162_reg[63] ;
  input [7:0]S;
  input [7:0]\empty_73_fu_162_reg[15] ;
  input [7:0]\empty_73_fu_162_reg[23] ;
  input [7:0]\empty_73_fu_162_reg[31] ;
  input [7:0]\empty_73_fu_162_reg[39] ;
  input [7:0]\empty_73_fu_162_reg[47] ;
  input [7:0]\empty_73_fu_162_reg[55] ;
  input [7:0]\empty_73_fu_162_reg[63]_0 ;

  wire [15:0]A;
  wire [15:0]B;
  wire CEA1;
  wire CEB2;
  wire [7:0]O;
  wire [32:0]P;
  wire [2:0]Q;
  wire [7:0]S;
  wire [7:0]\ap_CS_fsm_reg[15] ;
  wire [7:0]\ap_CS_fsm_reg[15]_0 ;
  wire [7:0]\ap_CS_fsm_reg[15]_1 ;
  wire [7:0]\ap_CS_fsm_reg[15]_2 ;
  wire [7:0]\ap_CS_fsm_reg[15]_3 ;
  wire [7:0]\ap_CS_fsm_reg[15]_4 ;
  wire [7:0]\ap_CS_fsm_reg[15]_5 ;
  wire ap_clk;
  wire \empty_73_fu_162[32]_i_2_n_12 ;
  wire \empty_73_fu_162[32]_i_3_n_12 ;
  wire \empty_73_fu_162[32]_i_4_n_12 ;
  wire \empty_73_fu_162[32]_i_5_n_12 ;
  wire \empty_73_fu_162[32]_i_6_n_12 ;
  wire \empty_73_fu_162[32]_i_7_n_12 ;
  wire \empty_73_fu_162[32]_i_8_n_12 ;
  wire \empty_73_fu_162[32]_i_9_n_12 ;
  wire \empty_73_fu_162[40]_i_2_n_12 ;
  wire \empty_73_fu_162[40]_i_3_n_12 ;
  wire \empty_73_fu_162[40]_i_4_n_12 ;
  wire \empty_73_fu_162[40]_i_5_n_12 ;
  wire \empty_73_fu_162[40]_i_6_n_12 ;
  wire \empty_73_fu_162[40]_i_7_n_12 ;
  wire \empty_73_fu_162[40]_i_8_n_12 ;
  wire \empty_73_fu_162[40]_i_9_n_12 ;
  wire \empty_73_fu_162[48]_i_2_n_12 ;
  wire \empty_73_fu_162[48]_i_3_n_12 ;
  wire \empty_73_fu_162[48]_i_4_n_12 ;
  wire \empty_73_fu_162[48]_i_5_n_12 ;
  wire \empty_73_fu_162[48]_i_6_n_12 ;
  wire \empty_73_fu_162[48]_i_7_n_12 ;
  wire \empty_73_fu_162[48]_i_8_n_12 ;
  wire \empty_73_fu_162[48]_i_9_n_12 ;
  wire \empty_73_fu_162[56]_i_3_n_12 ;
  wire \empty_73_fu_162[56]_i_4_n_12 ;
  wire \empty_73_fu_162[56]_i_5_n_12 ;
  wire \empty_73_fu_162[56]_i_6_n_12 ;
  wire \empty_73_fu_162[56]_i_7_n_12 ;
  wire \empty_73_fu_162[56]_i_8_n_12 ;
  wire \empty_73_fu_162_reg[0]_i_2_n_12 ;
  wire \empty_73_fu_162_reg[0]_i_2_n_13 ;
  wire \empty_73_fu_162_reg[0]_i_2_n_14 ;
  wire \empty_73_fu_162_reg[0]_i_2_n_15 ;
  wire \empty_73_fu_162_reg[0]_i_2_n_16 ;
  wire \empty_73_fu_162_reg[0]_i_2_n_17 ;
  wire \empty_73_fu_162_reg[0]_i_2_n_18 ;
  wire \empty_73_fu_162_reg[0]_i_2_n_19 ;
  wire [7:0]\empty_73_fu_162_reg[15] ;
  wire \empty_73_fu_162_reg[16]_i_1_n_12 ;
  wire \empty_73_fu_162_reg[16]_i_1_n_13 ;
  wire \empty_73_fu_162_reg[16]_i_1_n_14 ;
  wire \empty_73_fu_162_reg[16]_i_1_n_15 ;
  wire \empty_73_fu_162_reg[16]_i_1_n_16 ;
  wire \empty_73_fu_162_reg[16]_i_1_n_17 ;
  wire \empty_73_fu_162_reg[16]_i_1_n_18 ;
  wire \empty_73_fu_162_reg[16]_i_1_n_19 ;
  wire [7:0]\empty_73_fu_162_reg[23] ;
  wire \empty_73_fu_162_reg[24]_i_1_n_12 ;
  wire \empty_73_fu_162_reg[24]_i_1_n_13 ;
  wire \empty_73_fu_162_reg[24]_i_1_n_14 ;
  wire \empty_73_fu_162_reg[24]_i_1_n_15 ;
  wire \empty_73_fu_162_reg[24]_i_1_n_16 ;
  wire \empty_73_fu_162_reg[24]_i_1_n_17 ;
  wire \empty_73_fu_162_reg[24]_i_1_n_18 ;
  wire \empty_73_fu_162_reg[24]_i_1_n_19 ;
  wire [7:0]\empty_73_fu_162_reg[31] ;
  wire \empty_73_fu_162_reg[32]_i_1_n_12 ;
  wire \empty_73_fu_162_reg[32]_i_1_n_13 ;
  wire \empty_73_fu_162_reg[32]_i_1_n_14 ;
  wire \empty_73_fu_162_reg[32]_i_1_n_15 ;
  wire \empty_73_fu_162_reg[32]_i_1_n_16 ;
  wire \empty_73_fu_162_reg[32]_i_1_n_17 ;
  wire \empty_73_fu_162_reg[32]_i_1_n_18 ;
  wire \empty_73_fu_162_reg[32]_i_1_n_19 ;
  wire [7:0]\empty_73_fu_162_reg[39] ;
  wire \empty_73_fu_162_reg[40]_i_1_n_12 ;
  wire \empty_73_fu_162_reg[40]_i_1_n_13 ;
  wire \empty_73_fu_162_reg[40]_i_1_n_14 ;
  wire \empty_73_fu_162_reg[40]_i_1_n_15 ;
  wire \empty_73_fu_162_reg[40]_i_1_n_16 ;
  wire \empty_73_fu_162_reg[40]_i_1_n_17 ;
  wire \empty_73_fu_162_reg[40]_i_1_n_18 ;
  wire \empty_73_fu_162_reg[40]_i_1_n_19 ;
  wire [7:0]\empty_73_fu_162_reg[47] ;
  wire \empty_73_fu_162_reg[48]_i_1_n_12 ;
  wire \empty_73_fu_162_reg[48]_i_1_n_13 ;
  wire \empty_73_fu_162_reg[48]_i_1_n_14 ;
  wire \empty_73_fu_162_reg[48]_i_1_n_15 ;
  wire \empty_73_fu_162_reg[48]_i_1_n_16 ;
  wire \empty_73_fu_162_reg[48]_i_1_n_17 ;
  wire \empty_73_fu_162_reg[48]_i_1_n_18 ;
  wire \empty_73_fu_162_reg[48]_i_1_n_19 ;
  wire [7:0]\empty_73_fu_162_reg[55] ;
  wire \empty_73_fu_162_reg[56]_i_1_n_13 ;
  wire \empty_73_fu_162_reg[56]_i_1_n_14 ;
  wire \empty_73_fu_162_reg[56]_i_1_n_15 ;
  wire \empty_73_fu_162_reg[56]_i_1_n_16 ;
  wire \empty_73_fu_162_reg[56]_i_1_n_17 ;
  wire \empty_73_fu_162_reg[56]_i_1_n_18 ;
  wire \empty_73_fu_162_reg[56]_i_1_n_19 ;
  wire [31:0]\empty_73_fu_162_reg[63] ;
  wire [7:0]\empty_73_fu_162_reg[63]_0 ;
  wire \empty_73_fu_162_reg[8]_i_1_n_12 ;
  wire \empty_73_fu_162_reg[8]_i_1_n_13 ;
  wire \empty_73_fu_162_reg[8]_i_1_n_14 ;
  wire \empty_73_fu_162_reg[8]_i_1_n_15 ;
  wire \empty_73_fu_162_reg[8]_i_1_n_16 ;
  wire \empty_73_fu_162_reg[8]_i_1_n_17 ;
  wire \empty_73_fu_162_reg[8]_i_1_n_18 ;
  wire \empty_73_fu_162_reg[8]_i_1_n_19 ;
  wire [33:0]in;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire m_reg_reg_n_165;
  wire [7:7]\NLW_empty_73_fu_162_reg[56]_i_1_CO_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[0]_i_10 
       (.I0(P[0]),
        .I1(\empty_73_fu_162_reg[63] [0]),
        .I2(Q[2]),
        .O(in[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[0]_i_3 
       (.I0(P[7]),
        .I1(\empty_73_fu_162_reg[63] [7]),
        .I2(Q[2]),
        .O(in[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[0]_i_4 
       (.I0(P[6]),
        .I1(\empty_73_fu_162_reg[63] [6]),
        .I2(Q[2]),
        .O(in[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[0]_i_5 
       (.I0(P[5]),
        .I1(\empty_73_fu_162_reg[63] [5]),
        .I2(Q[2]),
        .O(in[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[0]_i_6 
       (.I0(P[4]),
        .I1(\empty_73_fu_162_reg[63] [4]),
        .I2(Q[2]),
        .O(in[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[0]_i_7 
       (.I0(P[3]),
        .I1(\empty_73_fu_162_reg[63] [3]),
        .I2(Q[2]),
        .O(in[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[0]_i_8 
       (.I0(P[2]),
        .I1(\empty_73_fu_162_reg[63] [2]),
        .I2(Q[2]),
        .O(in[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[0]_i_9 
       (.I0(P[1]),
        .I1(\empty_73_fu_162_reg[63] [1]),
        .I2(Q[2]),
        .O(in[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[16]_i_2 
       (.I0(P[23]),
        .I1(\empty_73_fu_162_reg[63] [23]),
        .I2(Q[2]),
        .O(in[23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[16]_i_3 
       (.I0(P[22]),
        .I1(\empty_73_fu_162_reg[63] [22]),
        .I2(Q[2]),
        .O(in[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[16]_i_4 
       (.I0(P[21]),
        .I1(\empty_73_fu_162_reg[63] [21]),
        .I2(Q[2]),
        .O(in[21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[16]_i_5 
       (.I0(P[20]),
        .I1(\empty_73_fu_162_reg[63] [20]),
        .I2(Q[2]),
        .O(in[20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[16]_i_6 
       (.I0(P[19]),
        .I1(\empty_73_fu_162_reg[63] [19]),
        .I2(Q[2]),
        .O(in[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[16]_i_7 
       (.I0(P[18]),
        .I1(\empty_73_fu_162_reg[63] [18]),
        .I2(Q[2]),
        .O(in[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[16]_i_8 
       (.I0(P[17]),
        .I1(\empty_73_fu_162_reg[63] [17]),
        .I2(Q[2]),
        .O(in[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[16]_i_9 
       (.I0(P[16]),
        .I1(\empty_73_fu_162_reg[63] [16]),
        .I2(Q[2]),
        .O(in[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[24]_i_2 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(in[31]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[24]_i_3 
       (.I0(P[30]),
        .I1(\empty_73_fu_162_reg[63] [30]),
        .I2(Q[2]),
        .O(in[30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[24]_i_4 
       (.I0(P[29]),
        .I1(\empty_73_fu_162_reg[63] [29]),
        .I2(Q[2]),
        .O(in[29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[24]_i_5 
       (.I0(P[28]),
        .I1(\empty_73_fu_162_reg[63] [28]),
        .I2(Q[2]),
        .O(in[28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[24]_i_6 
       (.I0(P[27]),
        .I1(\empty_73_fu_162_reg[63] [27]),
        .I2(Q[2]),
        .O(in[27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[24]_i_7 
       (.I0(P[26]),
        .I1(\empty_73_fu_162_reg[63] [26]),
        .I2(Q[2]),
        .O(in[26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[24]_i_8 
       (.I0(P[25]),
        .I1(\empty_73_fu_162_reg[63] [25]),
        .I2(Q[2]),
        .O(in[25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[24]_i_9 
       (.I0(P[24]),
        .I1(\empty_73_fu_162_reg[63] [24]),
        .I2(Q[2]),
        .O(in[24]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[32]_i_2 
       (.I0(P[32]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(\empty_73_fu_162[32]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[32]_i_3 
       (.I0(P[32]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(\empty_73_fu_162[32]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[32]_i_4 
       (.I0(P[32]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(\empty_73_fu_162[32]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[32]_i_5 
       (.I0(P[32]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(\empty_73_fu_162[32]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[32]_i_6 
       (.I0(P[32]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(\empty_73_fu_162[32]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[32]_i_7 
       (.I0(P[32]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(\empty_73_fu_162[32]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[32]_i_8 
       (.I0(P[32]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(\empty_73_fu_162[32]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[32]_i_9 
       (.I0(P[32]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(\empty_73_fu_162[32]_i_9_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[40]_i_2 
       (.I0(P[32]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(\empty_73_fu_162[40]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[40]_i_3 
       (.I0(P[32]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(\empty_73_fu_162[40]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[40]_i_4 
       (.I0(P[32]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(\empty_73_fu_162[40]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[40]_i_5 
       (.I0(P[32]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(\empty_73_fu_162[40]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[40]_i_6 
       (.I0(P[32]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(\empty_73_fu_162[40]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[40]_i_7 
       (.I0(P[32]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(\empty_73_fu_162[40]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[40]_i_8 
       (.I0(P[32]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(\empty_73_fu_162[40]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[40]_i_9 
       (.I0(P[32]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(\empty_73_fu_162[40]_i_9_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[48]_i_2 
       (.I0(P[32]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(\empty_73_fu_162[48]_i_2_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[48]_i_3 
       (.I0(P[32]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(\empty_73_fu_162[48]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[48]_i_4 
       (.I0(P[32]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(\empty_73_fu_162[48]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[48]_i_5 
       (.I0(P[32]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(\empty_73_fu_162[48]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[48]_i_6 
       (.I0(P[32]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(\empty_73_fu_162[48]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[48]_i_7 
       (.I0(P[32]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(\empty_73_fu_162[48]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[48]_i_8 
       (.I0(P[32]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(\empty_73_fu_162[48]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[48]_i_9 
       (.I0(P[32]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(\empty_73_fu_162[48]_i_9_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[56]_i_2 
       (.I0(P[32]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(in[33]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[56]_i_3 
       (.I0(P[32]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(\empty_73_fu_162[56]_i_3_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[56]_i_4 
       (.I0(P[32]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(\empty_73_fu_162[56]_i_4_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[56]_i_5 
       (.I0(P[32]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(\empty_73_fu_162[56]_i_5_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[56]_i_6 
       (.I0(P[32]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(\empty_73_fu_162[56]_i_6_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[56]_i_7 
       (.I0(P[32]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(\empty_73_fu_162[56]_i_7_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[56]_i_8 
       (.I0(P[32]),
        .I1(\empty_73_fu_162_reg[63] [31]),
        .I2(Q[2]),
        .O(\empty_73_fu_162[56]_i_8_n_12 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[8]_i_2 
       (.I0(P[15]),
        .I1(\empty_73_fu_162_reg[63] [15]),
        .I2(Q[2]),
        .O(in[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[8]_i_3 
       (.I0(P[14]),
        .I1(\empty_73_fu_162_reg[63] [14]),
        .I2(Q[2]),
        .O(in[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[8]_i_4 
       (.I0(P[13]),
        .I1(\empty_73_fu_162_reg[63] [13]),
        .I2(Q[2]),
        .O(in[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[8]_i_5 
       (.I0(P[12]),
        .I1(\empty_73_fu_162_reg[63] [12]),
        .I2(Q[2]),
        .O(in[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[8]_i_6 
       (.I0(P[11]),
        .I1(\empty_73_fu_162_reg[63] [11]),
        .I2(Q[2]),
        .O(in[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[8]_i_7 
       (.I0(P[10]),
        .I1(\empty_73_fu_162_reg[63] [10]),
        .I2(Q[2]),
        .O(in[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[8]_i_8 
       (.I0(P[9]),
        .I1(\empty_73_fu_162_reg[63] [9]),
        .I2(Q[2]),
        .O(in[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_73_fu_162[8]_i_9 
       (.I0(P[8]),
        .I1(\empty_73_fu_162_reg[63] [8]),
        .I2(Q[2]),
        .O(in[8]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_73_fu_162_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_73_fu_162_reg[0]_i_2_n_12 ,\empty_73_fu_162_reg[0]_i_2_n_13 ,\empty_73_fu_162_reg[0]_i_2_n_14 ,\empty_73_fu_162_reg[0]_i_2_n_15 ,\empty_73_fu_162_reg[0]_i_2_n_16 ,\empty_73_fu_162_reg[0]_i_2_n_17 ,\empty_73_fu_162_reg[0]_i_2_n_18 ,\empty_73_fu_162_reg[0]_i_2_n_19 }),
        .DI(in[7:0]),
        .O(O),
        .S(S));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_73_fu_162_reg[16]_i_1 
       (.CI(\empty_73_fu_162_reg[8]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_73_fu_162_reg[16]_i_1_n_12 ,\empty_73_fu_162_reg[16]_i_1_n_13 ,\empty_73_fu_162_reg[16]_i_1_n_14 ,\empty_73_fu_162_reg[16]_i_1_n_15 ,\empty_73_fu_162_reg[16]_i_1_n_16 ,\empty_73_fu_162_reg[16]_i_1_n_17 ,\empty_73_fu_162_reg[16]_i_1_n_18 ,\empty_73_fu_162_reg[16]_i_1_n_19 }),
        .DI(in[23:16]),
        .O(\ap_CS_fsm_reg[15]_0 ),
        .S(\empty_73_fu_162_reg[23] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_73_fu_162_reg[24]_i_1 
       (.CI(\empty_73_fu_162_reg[16]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_73_fu_162_reg[24]_i_1_n_12 ,\empty_73_fu_162_reg[24]_i_1_n_13 ,\empty_73_fu_162_reg[24]_i_1_n_14 ,\empty_73_fu_162_reg[24]_i_1_n_15 ,\empty_73_fu_162_reg[24]_i_1_n_16 ,\empty_73_fu_162_reg[24]_i_1_n_17 ,\empty_73_fu_162_reg[24]_i_1_n_18 ,\empty_73_fu_162_reg[24]_i_1_n_19 }),
        .DI(in[31:24]),
        .O(\ap_CS_fsm_reg[15]_1 ),
        .S(\empty_73_fu_162_reg[31] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_73_fu_162_reg[32]_i_1 
       (.CI(\empty_73_fu_162_reg[24]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_73_fu_162_reg[32]_i_1_n_12 ,\empty_73_fu_162_reg[32]_i_1_n_13 ,\empty_73_fu_162_reg[32]_i_1_n_14 ,\empty_73_fu_162_reg[32]_i_1_n_15 ,\empty_73_fu_162_reg[32]_i_1_n_16 ,\empty_73_fu_162_reg[32]_i_1_n_17 ,\empty_73_fu_162_reg[32]_i_1_n_18 ,\empty_73_fu_162_reg[32]_i_1_n_19 }),
        .DI({\empty_73_fu_162[32]_i_2_n_12 ,\empty_73_fu_162[32]_i_3_n_12 ,\empty_73_fu_162[32]_i_4_n_12 ,\empty_73_fu_162[32]_i_5_n_12 ,\empty_73_fu_162[32]_i_6_n_12 ,\empty_73_fu_162[32]_i_7_n_12 ,\empty_73_fu_162[32]_i_8_n_12 ,\empty_73_fu_162[32]_i_9_n_12 }),
        .O(\ap_CS_fsm_reg[15]_2 ),
        .S(\empty_73_fu_162_reg[39] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_73_fu_162_reg[40]_i_1 
       (.CI(\empty_73_fu_162_reg[32]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_73_fu_162_reg[40]_i_1_n_12 ,\empty_73_fu_162_reg[40]_i_1_n_13 ,\empty_73_fu_162_reg[40]_i_1_n_14 ,\empty_73_fu_162_reg[40]_i_1_n_15 ,\empty_73_fu_162_reg[40]_i_1_n_16 ,\empty_73_fu_162_reg[40]_i_1_n_17 ,\empty_73_fu_162_reg[40]_i_1_n_18 ,\empty_73_fu_162_reg[40]_i_1_n_19 }),
        .DI({\empty_73_fu_162[40]_i_2_n_12 ,\empty_73_fu_162[40]_i_3_n_12 ,\empty_73_fu_162[40]_i_4_n_12 ,\empty_73_fu_162[40]_i_5_n_12 ,\empty_73_fu_162[40]_i_6_n_12 ,\empty_73_fu_162[40]_i_7_n_12 ,\empty_73_fu_162[40]_i_8_n_12 ,\empty_73_fu_162[40]_i_9_n_12 }),
        .O(\ap_CS_fsm_reg[15]_3 ),
        .S(\empty_73_fu_162_reg[47] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_73_fu_162_reg[48]_i_1 
       (.CI(\empty_73_fu_162_reg[40]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_73_fu_162_reg[48]_i_1_n_12 ,\empty_73_fu_162_reg[48]_i_1_n_13 ,\empty_73_fu_162_reg[48]_i_1_n_14 ,\empty_73_fu_162_reg[48]_i_1_n_15 ,\empty_73_fu_162_reg[48]_i_1_n_16 ,\empty_73_fu_162_reg[48]_i_1_n_17 ,\empty_73_fu_162_reg[48]_i_1_n_18 ,\empty_73_fu_162_reg[48]_i_1_n_19 }),
        .DI({\empty_73_fu_162[48]_i_2_n_12 ,\empty_73_fu_162[48]_i_3_n_12 ,\empty_73_fu_162[48]_i_4_n_12 ,\empty_73_fu_162[48]_i_5_n_12 ,\empty_73_fu_162[48]_i_6_n_12 ,\empty_73_fu_162[48]_i_7_n_12 ,\empty_73_fu_162[48]_i_8_n_12 ,\empty_73_fu_162[48]_i_9_n_12 }),
        .O(\ap_CS_fsm_reg[15]_4 ),
        .S(\empty_73_fu_162_reg[55] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_73_fu_162_reg[56]_i_1 
       (.CI(\empty_73_fu_162_reg[48]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_73_fu_162_reg[56]_i_1_CO_UNCONNECTED [7],\empty_73_fu_162_reg[56]_i_1_n_13 ,\empty_73_fu_162_reg[56]_i_1_n_14 ,\empty_73_fu_162_reg[56]_i_1_n_15 ,\empty_73_fu_162_reg[56]_i_1_n_16 ,\empty_73_fu_162_reg[56]_i_1_n_17 ,\empty_73_fu_162_reg[56]_i_1_n_18 ,\empty_73_fu_162_reg[56]_i_1_n_19 }),
        .DI({1'b0,in[33],\empty_73_fu_162[56]_i_3_n_12 ,\empty_73_fu_162[56]_i_4_n_12 ,\empty_73_fu_162[56]_i_5_n_12 ,\empty_73_fu_162[56]_i_6_n_12 ,\empty_73_fu_162[56]_i_7_n_12 ,\empty_73_fu_162[56]_i_8_n_12 }),
        .O(\ap_CS_fsm_reg[15]_5 ),
        .S(\empty_73_fu_162_reg[63]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \empty_73_fu_162_reg[8]_i_1 
       (.CI(\empty_73_fu_162_reg[0]_i_2_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_73_fu_162_reg[8]_i_1_n_12 ,\empty_73_fu_162_reg[8]_i_1_n_13 ,\empty_73_fu_162_reg[8]_i_1_n_14 ,\empty_73_fu_162_reg[8]_i_1_n_15 ,\empty_73_fu_162_reg[8]_i_1_n_16 ,\empty_73_fu_162_reg[8]_i_1_n_17 ,\empty_73_fu_162_reg[8]_i_1_n_18 ,\empty_73_fu_162_reg[8]_i_1_n_19 }),
        .DI(in[15:8]),
        .O(\ap_CS_fsm_reg[15] ),
        .S(\empty_73_fu_162_reg[15] ));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_23
   (P,
    B,
    Q,
    ap_clk,
    indata_q0,
    CEA1,
    indata_q1);
  output [32:0]P;
  output [15:0]B;
  input [1:0]Q;
  input ap_clk;
  input [15:0]indata_q0;
  input CEA1;
  input [15:0]indata_q1;

  wire [15:0]B;
  wire CEA1;
  wire [32:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire m_reg_reg_n_165;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q0[15],indata_q0[15],indata_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    m_reg_reg_i_1
       (.I0(indata_q1[15]),
        .I1(indata_q0[15]),
        .I2(Q[1]),
        .O(B[15]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    m_reg_reg_i_10
       (.I0(indata_q1[6]),
        .I1(indata_q0[6]),
        .I2(Q[1]),
        .O(B[6]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    m_reg_reg_i_11
       (.I0(indata_q1[5]),
        .I1(indata_q0[5]),
        .I2(Q[1]),
        .O(B[5]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    m_reg_reg_i_12
       (.I0(indata_q1[4]),
        .I1(indata_q0[4]),
        .I2(Q[1]),
        .O(B[4]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    m_reg_reg_i_13
       (.I0(indata_q1[3]),
        .I1(indata_q0[3]),
        .I2(Q[1]),
        .O(B[3]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    m_reg_reg_i_14
       (.I0(indata_q1[2]),
        .I1(indata_q0[2]),
        .I2(Q[1]),
        .O(B[2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    m_reg_reg_i_15
       (.I0(indata_q1[1]),
        .I1(indata_q0[1]),
        .I2(Q[1]),
        .O(B[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    m_reg_reg_i_16
       (.I0(indata_q1[0]),
        .I1(indata_q0[0]),
        .I2(Q[1]),
        .O(B[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    m_reg_reg_i_2
       (.I0(indata_q1[14]),
        .I1(indata_q0[14]),
        .I2(Q[1]),
        .O(B[14]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    m_reg_reg_i_3
       (.I0(indata_q1[13]),
        .I1(indata_q0[13]),
        .I2(Q[1]),
        .O(B[13]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    m_reg_reg_i_4
       (.I0(indata_q1[12]),
        .I1(indata_q0[12]),
        .I2(Q[1]),
        .O(B[12]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    m_reg_reg_i_5
       (.I0(indata_q1[11]),
        .I1(indata_q0[11]),
        .I2(Q[1]),
        .O(B[11]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    m_reg_reg_i_6
       (.I0(indata_q1[10]),
        .I1(indata_q0[10]),
        .I2(Q[1]),
        .O(B[10]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    m_reg_reg_i_7
       (.I0(indata_q1[9]),
        .I1(indata_q0[9]),
        .I2(Q[1]),
        .O(B[9]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    m_reg_reg_i_8
       (.I0(indata_q1[8]),
        .I1(indata_q0[8]),
        .I2(Q[1]),
        .O(B[8]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    m_reg_reg_i_9
       (.I0(indata_q1[7]),
        .I1(indata_q0[7]),
        .I2(Q[1]),
        .O(B[7]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEA1),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_24
   (P,
    DI,
    S,
    \ap_CS_fsm_reg[15]_rep__2 ,
    Q,
    ap_clk,
    DSP_ALU_INST,
    indata_q1,
    \empty_67_fu_138_reg[39] ,
    \empty_67_fu_138_reg[39]_0 ,
    \empty_67_fu_138_reg[39]_1 ,
    \empty_67_fu_138_reg[39]_2 ,
    CO,
    O,
    \empty_67_fu_138_reg[39]_3 ,
    \empty_67_fu_138_reg[39]_4 );
  output [32:0]P;
  output [0:0]DI;
  output [0:0]S;
  output [0:0]\ap_CS_fsm_reg[15]_rep__2 ;
  input [1:0]Q;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]indata_q1;
  input \empty_67_fu_138_reg[39] ;
  input [1:0]\empty_67_fu_138_reg[39]_0 ;
  input [1:0]\empty_67_fu_138_reg[39]_1 ;
  input [1:0]\empty_67_fu_138_reg[39]_2 ;
  input [0:0]CO;
  input [0:0]O;
  input \empty_67_fu_138_reg[39]_3 ;
  input \empty_67_fu_138_reg[39]_4 ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]O;
  wire [32:0]P;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]\ap_CS_fsm_reg[15]_rep__2 ;
  wire ap_clk;
  wire \empty_67_fu_138_reg[39] ;
  wire [1:0]\empty_67_fu_138_reg[39]_0 ;
  wire [1:0]\empty_67_fu_138_reg[39]_1 ;
  wire [1:0]\empty_67_fu_138_reg[39]_2 ;
  wire \empty_67_fu_138_reg[39]_3 ;
  wire \empty_67_fu_138_reg[39]_4 ;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire m_reg_reg_n_165;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h6CCC6C3C36CC363C)) 
    \empty_67_fu_138[39]_i_15 
       (.I0(P[32]),
        .I1(\empty_67_fu_138_reg[39]_3 ),
        .I2(\empty_67_fu_138_reg[39]_4 ),
        .I3(\empty_67_fu_138_reg[39] ),
        .I4(\empty_67_fu_138_reg[39]_0 [1]),
        .I5(\empty_67_fu_138_reg[39]_1 [1]),
        .O(\ap_CS_fsm_reg[15]_rep__2 ));
  LUT6 #(
    .INIT(64'h278D72D88D27D872)) 
    \empty_67_fu_138[39]_i_8 
       (.I0(\empty_67_fu_138_reg[39] ),
        .I1(P[32]),
        .I2(\empty_67_fu_138_reg[39]_0 [1]),
        .I3(\empty_67_fu_138_reg[39]_1 [1]),
        .I4(\empty_67_fu_138_reg[39]_2 [1]),
        .I5(CO),
        .O(DI));
  LUT6 #(
    .INIT(64'h990F660F99F066F0)) 
    \empty_67_fu_138[7]_i_16 
       (.I0(P[0]),
        .I1(O),
        .I2(\empty_67_fu_138_reg[39]_2 [0]),
        .I3(\empty_67_fu_138_reg[39] ),
        .I4(\empty_67_fu_138_reg[39]_1 [0]),
        .I5(\empty_67_fu_138_reg[39]_0 [0]),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_25
   (A,
    P,
    \ap_CS_fsm_reg[14] ,
    \ap_CS_fsm_reg[14]_0 ,
    \ap_CS_fsm_reg[14]_1 ,
    \ap_CS_fsm_reg[14]_2 ,
    \ap_CS_fsm_reg[14]_3 ,
    \ap_CS_fsm_reg[14]_4 ,
    \ap_CS_fsm_reg[14]_5 ,
    \ap_CS_fsm_reg[14]_6 ,
    \ap_CS_fsm_reg[14]_7 ,
    \ap_CS_fsm_reg[14]_8 ,
    \ap_CS_fsm_reg[14]_9 ,
    \ap_CS_fsm_reg[14]_10 ,
    \ap_CS_fsm_reg[14]_11 ,
    \ap_CS_fsm_reg[14]_12 ,
    \ap_CS_fsm_reg[14]_13 ,
    \ap_CS_fsm_reg[14]_14 ,
    \ap_CS_fsm_reg[14]_15 ,
    \ap_CS_fsm_reg[14]_16 ,
    \ap_CS_fsm_reg[14]_17 ,
    \ap_CS_fsm_reg[14]_18 ,
    \ap_CS_fsm_reg[14]_19 ,
    \ap_CS_fsm_reg[14]_20 ,
    \ap_CS_fsm_reg[14]_21 ,
    \ap_CS_fsm_reg[14]_22 ,
    \ap_CS_fsm_reg[14]_23 ,
    \ap_CS_fsm_reg[14]_24 ,
    \ap_CS_fsm_reg[14]_25 ,
    \ap_CS_fsm_reg[14]_26 ,
    \ap_CS_fsm_reg[14]_27 ,
    \ap_CS_fsm_reg[14]_28 ,
    \ap_CS_fsm_reg[14]_29 ,
    \ap_CS_fsm_reg[14]_30 ,
    D,
    CEA1,
    ap_clk,
    indata_q1,
    Q,
    \empty_72_fu_158_reg[39] ,
    \empty_72_fu_158_reg[39]_0 ,
    \empty_72_fu_158_reg[39]_1 ,
    \empty_72_fu_158_reg[39]_2 ,
    indata_q0,
    CO,
    DI,
    S,
    \empty_72_fu_158_reg[47] ,
    \empty_72_fu_158_reg[47]_0 ,
    \empty_72_fu_158_reg[55] ,
    \empty_72_fu_158_reg[55]_0 ,
    \empty_72_fu_158_reg[63] ,
    \empty_72_fu_158_reg[63]_0 ,
    \empty_72_fu_158_reg[39]_3 );
  output [15:0]A;
  output [31:0]P;
  output \ap_CS_fsm_reg[14] ;
  output \ap_CS_fsm_reg[14]_0 ;
  output \ap_CS_fsm_reg[14]_1 ;
  output \ap_CS_fsm_reg[14]_2 ;
  output \ap_CS_fsm_reg[14]_3 ;
  output \ap_CS_fsm_reg[14]_4 ;
  output \ap_CS_fsm_reg[14]_5 ;
  output \ap_CS_fsm_reg[14]_6 ;
  output \ap_CS_fsm_reg[14]_7 ;
  output \ap_CS_fsm_reg[14]_8 ;
  output \ap_CS_fsm_reg[14]_9 ;
  output \ap_CS_fsm_reg[14]_10 ;
  output \ap_CS_fsm_reg[14]_11 ;
  output \ap_CS_fsm_reg[14]_12 ;
  output \ap_CS_fsm_reg[14]_13 ;
  output \ap_CS_fsm_reg[14]_14 ;
  output \ap_CS_fsm_reg[14]_15 ;
  output \ap_CS_fsm_reg[14]_16 ;
  output \ap_CS_fsm_reg[14]_17 ;
  output \ap_CS_fsm_reg[14]_18 ;
  output \ap_CS_fsm_reg[14]_19 ;
  output \ap_CS_fsm_reg[14]_20 ;
  output \ap_CS_fsm_reg[14]_21 ;
  output \ap_CS_fsm_reg[14]_22 ;
  output \ap_CS_fsm_reg[14]_23 ;
  output \ap_CS_fsm_reg[14]_24 ;
  output \ap_CS_fsm_reg[14]_25 ;
  output \ap_CS_fsm_reg[14]_26 ;
  output \ap_CS_fsm_reg[14]_27 ;
  output \ap_CS_fsm_reg[14]_28 ;
  output \ap_CS_fsm_reg[14]_29 ;
  output \ap_CS_fsm_reg[14]_30 ;
  output [31:0]D;
  input CEA1;
  input ap_clk;
  input [15:0]indata_q1;
  input [2:0]Q;
  input [30:0]\empty_72_fu_158_reg[39] ;
  input [2:0]\empty_72_fu_158_reg[39]_0 ;
  input [2:0]\empty_72_fu_158_reg[39]_1 ;
  input [0:0]\empty_72_fu_158_reg[39]_2 ;
  input [15:0]indata_q0;
  input [0:0]CO;
  input [5:0]DI;
  input [5:0]S;
  input [7:0]\empty_72_fu_158_reg[47] ;
  input [7:0]\empty_72_fu_158_reg[47]_0 ;
  input [7:0]\empty_72_fu_158_reg[55] ;
  input [7:0]\empty_72_fu_158_reg[55]_0 ;
  input [6:0]\empty_72_fu_158_reg[63] ;
  input [7:0]\empty_72_fu_158_reg[63]_0 ;
  input \empty_72_fu_158_reg[39]_3 ;

  wire [15:0]A;
  wire CEA1;
  wire [0:0]CO;
  wire [31:0]D;
  wire [5:0]DI;
  wire [31:0]P;
  wire [2:0]Q;
  wire [5:0]S;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[14]_0 ;
  wire \ap_CS_fsm_reg[14]_1 ;
  wire \ap_CS_fsm_reg[14]_10 ;
  wire \ap_CS_fsm_reg[14]_11 ;
  wire \ap_CS_fsm_reg[14]_12 ;
  wire \ap_CS_fsm_reg[14]_13 ;
  wire \ap_CS_fsm_reg[14]_14 ;
  wire \ap_CS_fsm_reg[14]_15 ;
  wire \ap_CS_fsm_reg[14]_16 ;
  wire \ap_CS_fsm_reg[14]_17 ;
  wire \ap_CS_fsm_reg[14]_18 ;
  wire \ap_CS_fsm_reg[14]_19 ;
  wire \ap_CS_fsm_reg[14]_2 ;
  wire \ap_CS_fsm_reg[14]_20 ;
  wire \ap_CS_fsm_reg[14]_21 ;
  wire \ap_CS_fsm_reg[14]_22 ;
  wire \ap_CS_fsm_reg[14]_23 ;
  wire \ap_CS_fsm_reg[14]_24 ;
  wire \ap_CS_fsm_reg[14]_25 ;
  wire \ap_CS_fsm_reg[14]_26 ;
  wire \ap_CS_fsm_reg[14]_27 ;
  wire \ap_CS_fsm_reg[14]_28 ;
  wire \ap_CS_fsm_reg[14]_29 ;
  wire \ap_CS_fsm_reg[14]_3 ;
  wire \ap_CS_fsm_reg[14]_30 ;
  wire \ap_CS_fsm_reg[14]_4 ;
  wire \ap_CS_fsm_reg[14]_5 ;
  wire \ap_CS_fsm_reg[14]_6 ;
  wire \ap_CS_fsm_reg[14]_7 ;
  wire \ap_CS_fsm_reg[14]_8 ;
  wire \ap_CS_fsm_reg[14]_9 ;
  wire ap_clk;
  wire \empty_72_fu_158[39]_i_15_n_12 ;
  wire \empty_72_fu_158[39]_i_17_n_12 ;
  wire \empty_72_fu_158[39]_i_20_n_12 ;
  wire \empty_72_fu_158[39]_i_7_n_12 ;
  wire \empty_72_fu_158[39]_i_8_n_12 ;
  wire [30:0]\empty_72_fu_158_reg[39] ;
  wire [2:0]\empty_72_fu_158_reg[39]_0 ;
  wire [2:0]\empty_72_fu_158_reg[39]_1 ;
  wire [0:0]\empty_72_fu_158_reg[39]_2 ;
  wire \empty_72_fu_158_reg[39]_3 ;
  wire \empty_72_fu_158_reg[39]_i_1_n_12 ;
  wire \empty_72_fu_158_reg[39]_i_1_n_13 ;
  wire \empty_72_fu_158_reg[39]_i_1_n_14 ;
  wire \empty_72_fu_158_reg[39]_i_1_n_15 ;
  wire \empty_72_fu_158_reg[39]_i_1_n_16 ;
  wire \empty_72_fu_158_reg[39]_i_1_n_17 ;
  wire \empty_72_fu_158_reg[39]_i_1_n_18 ;
  wire \empty_72_fu_158_reg[39]_i_1_n_19 ;
  wire [7:0]\empty_72_fu_158_reg[47] ;
  wire [7:0]\empty_72_fu_158_reg[47]_0 ;
  wire \empty_72_fu_158_reg[47]_i_1_n_12 ;
  wire \empty_72_fu_158_reg[47]_i_1_n_13 ;
  wire \empty_72_fu_158_reg[47]_i_1_n_14 ;
  wire \empty_72_fu_158_reg[47]_i_1_n_15 ;
  wire \empty_72_fu_158_reg[47]_i_1_n_16 ;
  wire \empty_72_fu_158_reg[47]_i_1_n_17 ;
  wire \empty_72_fu_158_reg[47]_i_1_n_18 ;
  wire \empty_72_fu_158_reg[47]_i_1_n_19 ;
  wire [7:0]\empty_72_fu_158_reg[55] ;
  wire [7:0]\empty_72_fu_158_reg[55]_0 ;
  wire \empty_72_fu_158_reg[55]_i_1_n_12 ;
  wire \empty_72_fu_158_reg[55]_i_1_n_13 ;
  wire \empty_72_fu_158_reg[55]_i_1_n_14 ;
  wire \empty_72_fu_158_reg[55]_i_1_n_15 ;
  wire \empty_72_fu_158_reg[55]_i_1_n_16 ;
  wire \empty_72_fu_158_reg[55]_i_1_n_17 ;
  wire \empty_72_fu_158_reg[55]_i_1_n_18 ;
  wire \empty_72_fu_158_reg[55]_i_1_n_19 ;
  wire [6:0]\empty_72_fu_158_reg[63] ;
  wire [7:0]\empty_72_fu_158_reg[63]_0 ;
  wire \empty_72_fu_158_reg[63]_i_2_n_13 ;
  wire \empty_72_fu_158_reg[63]_i_2_n_14 ;
  wire \empty_72_fu_158_reg[63]_i_2_n_15 ;
  wire \empty_72_fu_158_reg[63]_i_2_n_16 ;
  wire \empty_72_fu_158_reg[63]_i_2_n_17 ;
  wire \empty_72_fu_158_reg[63]_i_2_n_18 ;
  wire \empty_72_fu_158_reg[63]_i_2_n_19 ;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire m_reg_reg_n_165;
  wire p_reg_reg_n_86;
  wire [7:7]\NLW_empty_72_fu_158_reg[63]_i_2_CO_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[15]_i_18 
       (.I0(P[15]),
        .I1(\empty_72_fu_158_reg[39] [14]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[15]_i_19 
       (.I0(P[14]),
        .I1(\empty_72_fu_158_reg[39] [13]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[15]_i_20 
       (.I0(P[13]),
        .I1(\empty_72_fu_158_reg[39] [12]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[15]_i_21 
       (.I0(P[12]),
        .I1(\empty_72_fu_158_reg[39] [11]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[15]_i_22 
       (.I0(P[11]),
        .I1(\empty_72_fu_158_reg[39] [10]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[15]_i_23 
       (.I0(P[10]),
        .I1(\empty_72_fu_158_reg[39] [9]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[15]_i_24 
       (.I0(P[9]),
        .I1(\empty_72_fu_158_reg[39] [8]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[15]_i_25 
       (.I0(P[8]),
        .I1(\empty_72_fu_158_reg[39] [7]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[23]_i_18 
       (.I0(P[23]),
        .I1(\empty_72_fu_158_reg[39] [22]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14]_22 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[23]_i_19 
       (.I0(P[22]),
        .I1(\empty_72_fu_158_reg[39] [21]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14]_21 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[23]_i_20 
       (.I0(P[21]),
        .I1(\empty_72_fu_158_reg[39] [20]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14]_20 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[23]_i_21 
       (.I0(P[20]),
        .I1(\empty_72_fu_158_reg[39] [19]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14]_19 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[23]_i_22 
       (.I0(P[19]),
        .I1(\empty_72_fu_158_reg[39] [18]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14]_18 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[23]_i_23 
       (.I0(P[18]),
        .I1(\empty_72_fu_158_reg[39] [17]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[23]_i_24 
       (.I0(P[17]),
        .I1(\empty_72_fu_158_reg[39] [16]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[23]_i_25 
       (.I0(P[16]),
        .I1(\empty_72_fu_158_reg[39] [15]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[31]_i_18 
       (.I0(p_reg_reg_n_86),
        .I1(\empty_72_fu_158_reg[39] [30]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14]_30 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[31]_i_19 
       (.I0(P[30]),
        .I1(\empty_72_fu_158_reg[39] [29]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14]_29 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[31]_i_20 
       (.I0(P[29]),
        .I1(\empty_72_fu_158_reg[39] [28]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14]_28 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[31]_i_21 
       (.I0(P[28]),
        .I1(\empty_72_fu_158_reg[39] [27]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14]_27 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[31]_i_22 
       (.I0(P[27]),
        .I1(\empty_72_fu_158_reg[39] [26]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14]_26 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[31]_i_23 
       (.I0(P[26]),
        .I1(\empty_72_fu_158_reg[39] [25]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14]_25 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[31]_i_24 
       (.I0(P[25]),
        .I1(\empty_72_fu_158_reg[39] [24]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14]_24 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[31]_i_25 
       (.I0(P[24]),
        .I1(\empty_72_fu_158_reg[39] [23]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14]_23 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \empty_72_fu_158[39]_i_15 
       (.I0(\empty_72_fu_158[39]_i_7_n_12 ),
        .I1(Q[2]),
        .I2(\empty_72_fu_158_reg[39]_1 [2]),
        .I3(\empty_72_fu_158_reg[39]_0 [2]),
        .O(\empty_72_fu_158[39]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'hA995A995A5A55555)) 
    \empty_72_fu_158[39]_i_17 
       (.I0(\empty_72_fu_158[39]_i_20_n_12 ),
        .I1(\empty_72_fu_158_reg[39]_2 ),
        .I2(\empty_72_fu_158_reg[39]_3 ),
        .I3(p_reg_reg_n_86),
        .I4(\empty_72_fu_158_reg[39] [30]),
        .I5(Q[2]),
        .O(\empty_72_fu_158[39]_i_17_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[39]_i_18 
       (.I0(P[31]),
        .I1(\empty_72_fu_158_reg[39] [30]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14] ));
  LUT6 #(
    .INIT(64'h5A5AA5A5CC33CC33)) 
    \empty_72_fu_158[39]_i_20 
       (.I0(P[31]),
        .I1(\empty_72_fu_158_reg[39] [30]),
        .I2(\empty_72_fu_158_reg[39]_0 [0]),
        .I3(\empty_72_fu_158_reg[39]_1 [0]),
        .I4(\empty_72_fu_158_reg[39]_2 ),
        .I5(Q[2]),
        .O(\empty_72_fu_158[39]_i_20_n_12 ));
  LUT6 #(
    .INIT(64'hFD75FD31FC74FC30)) 
    \empty_72_fu_158[39]_i_7 
       (.I0(\ap_CS_fsm_reg[14] ),
        .I1(Q[2]),
        .I2(\empty_72_fu_158_reg[39]_1 [1]),
        .I3(\empty_72_fu_158_reg[39]_0 [1]),
        .I4(\empty_72_fu_158_reg[39]_0 [0]),
        .I5(\empty_72_fu_158_reg[39]_1 [0]),
        .O(\empty_72_fu_158[39]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h0000A5A5CC33CC33)) 
    \empty_72_fu_158[39]_i_8 
       (.I0(P[31]),
        .I1(\empty_72_fu_158_reg[39] [30]),
        .I2(\empty_72_fu_158_reg[39]_0 [0]),
        .I3(\empty_72_fu_158_reg[39]_1 [0]),
        .I4(\empty_72_fu_158_reg[39]_2 ),
        .I5(Q[2]),
        .O(\empty_72_fu_158[39]_i_8_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[7]_i_17 
       (.I0(P[7]),
        .I1(\empty_72_fu_158_reg[39] [6]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[7]_i_18 
       (.I0(P[6]),
        .I1(\empty_72_fu_158_reg[39] [5]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[7]_i_19 
       (.I0(P[5]),
        .I1(\empty_72_fu_158_reg[39] [4]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[7]_i_20 
       (.I0(P[4]),
        .I1(\empty_72_fu_158_reg[39] [3]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[7]_i_21 
       (.I0(P[3]),
        .I1(\empty_72_fu_158_reg[39] [2]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[7]_i_22 
       (.I0(P[2]),
        .I1(\empty_72_fu_158_reg[39] [1]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_72_fu_158[7]_i_23 
       (.I0(P[1]),
        .I1(\empty_72_fu_158_reg[39] [0]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[14]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_72_fu_158_reg[39]_i_1 
       (.CI(CO),
        .CI_TOP(1'b0),
        .CO({\empty_72_fu_158_reg[39]_i_1_n_12 ,\empty_72_fu_158_reg[39]_i_1_n_13 ,\empty_72_fu_158_reg[39]_i_1_n_14 ,\empty_72_fu_158_reg[39]_i_1_n_15 ,\empty_72_fu_158_reg[39]_i_1_n_16 ,\empty_72_fu_158_reg[39]_i_1_n_17 ,\empty_72_fu_158_reg[39]_i_1_n_18 ,\empty_72_fu_158_reg[39]_i_1_n_19 }),
        .DI({DI[5:1],\empty_72_fu_158[39]_i_7_n_12 ,\empty_72_fu_158[39]_i_8_n_12 ,DI[0]}),
        .O(D[7:0]),
        .S({S[5:1],\empty_72_fu_158[39]_i_15_n_12 ,S[0],\empty_72_fu_158[39]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_72_fu_158_reg[47]_i_1 
       (.CI(\empty_72_fu_158_reg[39]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_72_fu_158_reg[47]_i_1_n_12 ,\empty_72_fu_158_reg[47]_i_1_n_13 ,\empty_72_fu_158_reg[47]_i_1_n_14 ,\empty_72_fu_158_reg[47]_i_1_n_15 ,\empty_72_fu_158_reg[47]_i_1_n_16 ,\empty_72_fu_158_reg[47]_i_1_n_17 ,\empty_72_fu_158_reg[47]_i_1_n_18 ,\empty_72_fu_158_reg[47]_i_1_n_19 }),
        .DI(\empty_72_fu_158_reg[47] ),
        .O(D[15:8]),
        .S(\empty_72_fu_158_reg[47]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_72_fu_158_reg[55]_i_1 
       (.CI(\empty_72_fu_158_reg[47]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_72_fu_158_reg[55]_i_1_n_12 ,\empty_72_fu_158_reg[55]_i_1_n_13 ,\empty_72_fu_158_reg[55]_i_1_n_14 ,\empty_72_fu_158_reg[55]_i_1_n_15 ,\empty_72_fu_158_reg[55]_i_1_n_16 ,\empty_72_fu_158_reg[55]_i_1_n_17 ,\empty_72_fu_158_reg[55]_i_1_n_18 ,\empty_72_fu_158_reg[55]_i_1_n_19 }),
        .DI(\empty_72_fu_158_reg[55] ),
        .O(D[23:16]),
        .S(\empty_72_fu_158_reg[55]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_72_fu_158_reg[63]_i_2 
       (.CI(\empty_72_fu_158_reg[55]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_72_fu_158_reg[63]_i_2_CO_UNCONNECTED [7],\empty_72_fu_158_reg[63]_i_2_n_13 ,\empty_72_fu_158_reg[63]_i_2_n_14 ,\empty_72_fu_158_reg[63]_i_2_n_15 ,\empty_72_fu_158_reg[63]_i_2_n_16 ,\empty_72_fu_158_reg[63]_i_2_n_17 ,\empty_72_fu_158_reg[63]_i_2_n_18 ,\empty_72_fu_158_reg[63]_i_2_n_19 }),
        .DI({1'b0,\empty_72_fu_158_reg[63] }),
        .O(D[31:24]),
        .S(\empty_72_fu_158_reg[63]_0 ));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A[15],A[15],A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEA1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P[31],p_reg_reg_n_86,P[30:0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_10
       (.I0(indata_q0[7]),
        .I1(indata_q1[7]),
        .I2(Q[0]),
        .O(A[7]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_11
       (.I0(indata_q0[6]),
        .I1(indata_q1[6]),
        .I2(Q[0]),
        .O(A[6]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_12
       (.I0(indata_q0[5]),
        .I1(indata_q1[5]),
        .I2(Q[0]),
        .O(A[5]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_13
       (.I0(indata_q0[4]),
        .I1(indata_q1[4]),
        .I2(Q[0]),
        .O(A[4]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_14
       (.I0(indata_q0[3]),
        .I1(indata_q1[3]),
        .I2(Q[0]),
        .O(A[3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_15
       (.I0(indata_q0[2]),
        .I1(indata_q1[2]),
        .I2(Q[0]),
        .O(A[2]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_16
       (.I0(indata_q0[1]),
        .I1(indata_q1[1]),
        .I2(Q[0]),
        .O(A[1]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_17
       (.I0(indata_q0[0]),
        .I1(indata_q1[0]),
        .I2(Q[0]),
        .O(A[0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2
       (.I0(indata_q0[15]),
        .I1(indata_q1[15]),
        .I2(Q[0]),
        .O(A[15]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3
       (.I0(indata_q0[14]),
        .I1(indata_q1[14]),
        .I2(Q[0]),
        .O(A[14]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4
       (.I0(indata_q0[13]),
        .I1(indata_q1[13]),
        .I2(Q[0]),
        .O(A[13]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5
       (.I0(indata_q0[12]),
        .I1(indata_q1[12]),
        .I2(Q[0]),
        .O(A[12]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6
       (.I0(indata_q0[11]),
        .I1(indata_q1[11]),
        .I2(Q[0]),
        .O(A[11]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7
       (.I0(indata_q0[10]),
        .I1(indata_q1[10]),
        .I2(Q[0]),
        .O(A[10]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8
       (.I0(indata_q0[9]),
        .I1(indata_q1[9]),
        .I2(Q[0]),
        .O(A[9]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_9
       (.I0(indata_q0[8]),
        .I1(indata_q1[8]),
        .I2(Q[0]),
        .O(A[8]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_26
   (CEA1,
    PCOUT,
    ap_clk,
    indata_q1,
    D,
    Q,
    A);
  output CEA1;
  output [47:0]PCOUT;
  input ap_clk;
  input [15:0]indata_q1;
  input [15:0]D;
  input [1:0]Q;
  input [15:0]A;

  wire [15:0]A;
  wire CEA1;
  wire [15:0]D;
  wire [47:0]PCOUT;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire m_reg_reg_n_165;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D[15],D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({A[15],A[15],A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEA1),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(CEA1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_27
   (PCOUT,
    ap_clk,
    indata_q1,
    CEA1,
    A,
    indata_q0,
    Q);
  output [47:0]PCOUT;
  input ap_clk;
  input [15:0]indata_q1;
  input CEA1;
  input [14:0]A;
  input [0:0]indata_q0;
  input [0:0]Q;

  wire [14:0]A;
  wire CEA1;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire ap_clk;
  wire [0:0]indata_q0;
  wire [15:0]indata_q1;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire m_reg_reg_n_158;
  wire m_reg_reg_n_159;
  wire m_reg_reg_n_160;
  wire m_reg_reg_n_161;
  wire m_reg_reg_n_162;
  wire m_reg_reg_n_163;
  wire m_reg_reg_n_164;
  wire m_reg_reg_n_165;
  wire p_reg_reg_i_1__0_n_12;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({p_reg_reg_i_1__0_n_12,p_reg_reg_i_1__0_n_12,p_reg_reg_i_1__0_n_12,p_reg_reg_i_1__0_n_12,p_reg_reg_i_1__0_n_12,p_reg_reg_i_1__0_n_12,p_reg_reg_i_1__0_n_12,p_reg_reg_i_1__0_n_12,p_reg_reg_i_1__0_n_12,p_reg_reg_i_1__0_n_12,p_reg_reg_i_1__0_n_12,p_reg_reg_i_1__0_n_12,p_reg_reg_i_1__0_n_12,p_reg_reg_i_1__0_n_12,p_reg_reg_i_1__0_n_12,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_i_1__0_n_12,p_reg_reg_i_1__0_n_12,p_reg_reg_i_1__0_n_12,A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157,m_reg_reg_n_158,m_reg_reg_n_159,m_reg_reg_n_160,m_reg_reg_n_161,m_reg_reg_n_162,m_reg_reg_n_163,m_reg_reg_n_164,m_reg_reg_n_165}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1__0
       (.I0(indata_q0),
        .I1(indata_q1[15]),
        .I2(Q),
        .O(p_reg_reg_i_1__0_n_12));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1
   (CO,
    \ap_CS_fsm_reg[15]_rep__2 ,
    O,
    ap_clk_0,
    ap_clk_1,
    ap_clk_2,
    \empty_67_fu_138[39]_i_25 ,
    D,
    Q,
    ap_clk,
    indata_q1,
    PCOUT,
    P,
    \empty_67_fu_138_reg[39] ,
    \empty_67_fu_138_reg[39]_0 ,
    \empty_67_fu_138_reg[39]_1 ,
    \empty_67_fu_138_reg[39]_2 ,
    \empty_67_fu_138_reg[39]_3 ,
    DI,
    S,
    \empty_67_fu_138_reg[47] ,
    \empty_67_fu_138_reg[47]_0 ,
    \empty_67_fu_138_reg[55] ,
    \empty_67_fu_138_reg[55]_0 ,
    \empty_67_fu_138_reg[63] ,
    \empty_67_fu_138_reg[63]_0 ,
    \empty_67_fu_138_reg[39]_i_19 ,
    \empty_67_fu_138_reg[39]_4 );
  output [0:0]CO;
  output \ap_CS_fsm_reg[15]_rep__2 ;
  output [7:0]O;
  output [7:0]ap_clk_0;
  output [7:0]ap_clk_1;
  output [7:0]ap_clk_2;
  output [0:0]\empty_67_fu_138[39]_i_25 ;
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [47:0]PCOUT;
  input [0:0]P;
  input [2:0]\empty_67_fu_138_reg[39] ;
  input [2:0]\empty_67_fu_138_reg[39]_0 ;
  input [0:0]\empty_67_fu_138_reg[39]_1 ;
  input \empty_67_fu_138_reg[39]_2 ;
  input [0:0]\empty_67_fu_138_reg[39]_3 ;
  input [5:0]DI;
  input [5:0]S;
  input [7:0]\empty_67_fu_138_reg[47] ;
  input [7:0]\empty_67_fu_138_reg[47]_0 ;
  input [7:0]\empty_67_fu_138_reg[55] ;
  input [7:0]\empty_67_fu_138_reg[55]_0 ;
  input [6:0]\empty_67_fu_138_reg[63] ;
  input [7:0]\empty_67_fu_138_reg[63]_0 ;
  input [32:0]\empty_67_fu_138_reg[39]_i_19 ;
  input \empty_67_fu_138_reg[39]_4 ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [5:0]DI;
  wire [7:0]O;
  wire [0:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire [5:0]S;
  wire \ap_CS_fsm_reg[15]_rep__2 ;
  wire ap_clk;
  wire [7:0]ap_clk_0;
  wire [7:0]ap_clk_1;
  wire [7:0]ap_clk_2;
  wire [0:0]\empty_67_fu_138[39]_i_25 ;
  wire [2:0]\empty_67_fu_138_reg[39] ;
  wire [2:0]\empty_67_fu_138_reg[39]_0 ;
  wire [0:0]\empty_67_fu_138_reg[39]_1 ;
  wire \empty_67_fu_138_reg[39]_2 ;
  wire [0:0]\empty_67_fu_138_reg[39]_3 ;
  wire \empty_67_fu_138_reg[39]_4 ;
  wire [32:0]\empty_67_fu_138_reg[39]_i_19 ;
  wire [7:0]\empty_67_fu_138_reg[47] ;
  wire [7:0]\empty_67_fu_138_reg[47]_0 ;
  wire [7:0]\empty_67_fu_138_reg[55] ;
  wire [7:0]\empty_67_fu_138_reg[55]_0 ;
  wire [6:0]\empty_67_fu_138_reg[63] ;
  wire [7:0]\empty_67_fu_138_reg[63]_0 ;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_22 Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .S(S),
        .\ap_CS_fsm_reg[15]_rep__2 (\ap_CS_fsm_reg[15]_rep__2 ),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_clk_1(ap_clk_1),
        .ap_clk_2(ap_clk_2),
        .\empty_67_fu_138[39]_i_25_0 (\empty_67_fu_138[39]_i_25 ),
        .\empty_67_fu_138_reg[39] (\empty_67_fu_138_reg[39] ),
        .\empty_67_fu_138_reg[39]_0 (\empty_67_fu_138_reg[39]_0 ),
        .\empty_67_fu_138_reg[39]_1 (\empty_67_fu_138_reg[39]_1 ),
        .\empty_67_fu_138_reg[39]_2 (\empty_67_fu_138_reg[39]_2 ),
        .\empty_67_fu_138_reg[39]_3 (\empty_67_fu_138_reg[39]_3 ),
        .\empty_67_fu_138_reg[39]_4 (\empty_67_fu_138_reg[39]_4 ),
        .\empty_67_fu_138_reg[39]_i_19_0 (\empty_67_fu_138_reg[39]_i_19 ),
        .\empty_67_fu_138_reg[47] (\empty_67_fu_138_reg[47] ),
        .\empty_67_fu_138_reg[47]_0 (\empty_67_fu_138_reg[47]_0 ),
        .\empty_67_fu_138_reg[55] (\empty_67_fu_138_reg[55] ),
        .\empty_67_fu_138_reg[55]_0 (\empty_67_fu_138_reg[55]_0 ),
        .\empty_67_fu_138_reg[63] (\empty_67_fu_138_reg[63] ),
        .\empty_67_fu_138_reg[63]_0 (\empty_67_fu_138_reg[63]_0 ),
        .indata_q1(indata_q1));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_16
   (P,
    \ap_CS_fsm_reg[15]_rep__4 ,
    \ap_CS_fsm_reg[15]_rep__4_0 ,
    \ap_CS_fsm_reg[15]_rep__4_1 ,
    \ap_CS_fsm_reg[15]_rep__4_2 ,
    \ap_CS_fsm_reg[15]_rep__4_3 ,
    \ap_CS_fsm_reg[15]_rep__4_4 ,
    \ap_CS_fsm_reg[15]_rep__4_5 ,
    \ap_CS_fsm_reg[15]_rep__4_6 ,
    \ap_CS_fsm_reg[15]_rep__4_7 ,
    \ap_CS_fsm_reg[15]_rep__4_8 ,
    \ap_CS_fsm_reg[15]_rep__4_9 ,
    \ap_CS_fsm_reg[15]_rep__4_10 ,
    \ap_CS_fsm_reg[15]_rep__4_11 ,
    \ap_CS_fsm_reg[15]_rep__4_12 ,
    \ap_CS_fsm_reg[15]_rep__4_13 ,
    \ap_CS_fsm_reg[15]_rep__4_14 ,
    \ap_CS_fsm_reg[15]_rep__4_15 ,
    \ap_CS_fsm_reg[15]_rep__4_16 ,
    \ap_CS_fsm_reg[15]_rep__4_17 ,
    \ap_CS_fsm_reg[15]_rep__4_18 ,
    \ap_CS_fsm_reg[15]_rep__4_19 ,
    \ap_CS_fsm_reg[15]_rep__4_20 ,
    \ap_CS_fsm_reg[15]_rep__4_21 ,
    \ap_CS_fsm_reg[15]_rep__4_22 ,
    \ap_CS_fsm_reg[15]_rep__4_23 ,
    \ap_CS_fsm_reg[15]_rep__4_24 ,
    \ap_CS_fsm_reg[15]_rep__4_25 ,
    \ap_CS_fsm_reg[15]_rep__4_26 ,
    \ap_CS_fsm_reg[15]_rep__5 ,
    \ap_CS_fsm_reg[15]_rep__5_0 ,
    \ap_CS_fsm_reg[15]_rep__5_1 ,
    D,
    \ap_CS_fsm_reg[15]_rep__4_27 ,
    Q,
    ap_clk,
    indata_q1,
    PCOUT,
    \empty_71_fu_154_reg[39] ,
    \empty_71_fu_154_reg[39]_0 ,
    \empty_71_fu_154_reg[39]_1 ,
    \empty_71_fu_154_reg[39]_2 ,
    \empty_71_fu_154_reg[39]_3 ,
    \empty_71_fu_154_reg[7] ,
    CO,
    DI,
    S,
    \empty_71_fu_154_reg[47] ,
    \empty_71_fu_154_reg[47]_0 ,
    \empty_71_fu_154_reg[55] ,
    \empty_71_fu_154_reg[55]_0 ,
    \empty_71_fu_154_reg[63] ,
    \empty_71_fu_154_reg[63]_0 ,
    \empty_71_fu_154_reg[39]_4 ,
    \empty_71_fu_154_reg[39]_5 );
  output [31:0]P;
  output \ap_CS_fsm_reg[15]_rep__4 ;
  output \ap_CS_fsm_reg[15]_rep__4_0 ;
  output \ap_CS_fsm_reg[15]_rep__4_1 ;
  output \ap_CS_fsm_reg[15]_rep__4_2 ;
  output \ap_CS_fsm_reg[15]_rep__4_3 ;
  output \ap_CS_fsm_reg[15]_rep__4_4 ;
  output \ap_CS_fsm_reg[15]_rep__4_5 ;
  output \ap_CS_fsm_reg[15]_rep__4_6 ;
  output \ap_CS_fsm_reg[15]_rep__4_7 ;
  output \ap_CS_fsm_reg[15]_rep__4_8 ;
  output \ap_CS_fsm_reg[15]_rep__4_9 ;
  output \ap_CS_fsm_reg[15]_rep__4_10 ;
  output \ap_CS_fsm_reg[15]_rep__4_11 ;
  output \ap_CS_fsm_reg[15]_rep__4_12 ;
  output \ap_CS_fsm_reg[15]_rep__4_13 ;
  output \ap_CS_fsm_reg[15]_rep__4_14 ;
  output \ap_CS_fsm_reg[15]_rep__4_15 ;
  output \ap_CS_fsm_reg[15]_rep__4_16 ;
  output \ap_CS_fsm_reg[15]_rep__4_17 ;
  output \ap_CS_fsm_reg[15]_rep__4_18 ;
  output \ap_CS_fsm_reg[15]_rep__4_19 ;
  output \ap_CS_fsm_reg[15]_rep__4_20 ;
  output \ap_CS_fsm_reg[15]_rep__4_21 ;
  output \ap_CS_fsm_reg[15]_rep__4_22 ;
  output \ap_CS_fsm_reg[15]_rep__4_23 ;
  output \ap_CS_fsm_reg[15]_rep__4_24 ;
  output \ap_CS_fsm_reg[15]_rep__4_25 ;
  output \ap_CS_fsm_reg[15]_rep__4_26 ;
  output \ap_CS_fsm_reg[15]_rep__5 ;
  output \ap_CS_fsm_reg[15]_rep__5_0 ;
  output \ap_CS_fsm_reg[15]_rep__5_1 ;
  output [31:0]D;
  output [0:0]\ap_CS_fsm_reg[15]_rep__4_27 ;
  input [0:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [47:0]PCOUT;
  input [31:0]\empty_71_fu_154_reg[39] ;
  input [3:0]\empty_71_fu_154_reg[39]_0 ;
  input [3:0]\empty_71_fu_154_reg[39]_1 ;
  input [1:0]\empty_71_fu_154_reg[39]_2 ;
  input \empty_71_fu_154_reg[39]_3 ;
  input \empty_71_fu_154_reg[7] ;
  input [0:0]CO;
  input [5:0]DI;
  input [4:0]S;
  input [7:0]\empty_71_fu_154_reg[47] ;
  input [7:0]\empty_71_fu_154_reg[47]_0 ;
  input [7:0]\empty_71_fu_154_reg[55] ;
  input [7:0]\empty_71_fu_154_reg[55]_0 ;
  input [6:0]\empty_71_fu_154_reg[63] ;
  input [7:0]\empty_71_fu_154_reg[63]_0 ;
  input \empty_71_fu_154_reg[39]_4 ;
  input \empty_71_fu_154_reg[39]_5 ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [5:0]DI;
  wire [31:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire [4:0]S;
  wire \ap_CS_fsm_reg[15]_rep__4 ;
  wire \ap_CS_fsm_reg[15]_rep__4_0 ;
  wire \ap_CS_fsm_reg[15]_rep__4_1 ;
  wire \ap_CS_fsm_reg[15]_rep__4_10 ;
  wire \ap_CS_fsm_reg[15]_rep__4_11 ;
  wire \ap_CS_fsm_reg[15]_rep__4_12 ;
  wire \ap_CS_fsm_reg[15]_rep__4_13 ;
  wire \ap_CS_fsm_reg[15]_rep__4_14 ;
  wire \ap_CS_fsm_reg[15]_rep__4_15 ;
  wire \ap_CS_fsm_reg[15]_rep__4_16 ;
  wire \ap_CS_fsm_reg[15]_rep__4_17 ;
  wire \ap_CS_fsm_reg[15]_rep__4_18 ;
  wire \ap_CS_fsm_reg[15]_rep__4_19 ;
  wire \ap_CS_fsm_reg[15]_rep__4_2 ;
  wire \ap_CS_fsm_reg[15]_rep__4_20 ;
  wire \ap_CS_fsm_reg[15]_rep__4_21 ;
  wire \ap_CS_fsm_reg[15]_rep__4_22 ;
  wire \ap_CS_fsm_reg[15]_rep__4_23 ;
  wire \ap_CS_fsm_reg[15]_rep__4_24 ;
  wire \ap_CS_fsm_reg[15]_rep__4_25 ;
  wire \ap_CS_fsm_reg[15]_rep__4_26 ;
  wire [0:0]\ap_CS_fsm_reg[15]_rep__4_27 ;
  wire \ap_CS_fsm_reg[15]_rep__4_3 ;
  wire \ap_CS_fsm_reg[15]_rep__4_4 ;
  wire \ap_CS_fsm_reg[15]_rep__4_5 ;
  wire \ap_CS_fsm_reg[15]_rep__4_6 ;
  wire \ap_CS_fsm_reg[15]_rep__4_7 ;
  wire \ap_CS_fsm_reg[15]_rep__4_8 ;
  wire \ap_CS_fsm_reg[15]_rep__4_9 ;
  wire \ap_CS_fsm_reg[15]_rep__5 ;
  wire \ap_CS_fsm_reg[15]_rep__5_0 ;
  wire \ap_CS_fsm_reg[15]_rep__5_1 ;
  wire ap_clk;
  wire [31:0]\empty_71_fu_154_reg[39] ;
  wire [3:0]\empty_71_fu_154_reg[39]_0 ;
  wire [3:0]\empty_71_fu_154_reg[39]_1 ;
  wire [1:0]\empty_71_fu_154_reg[39]_2 ;
  wire \empty_71_fu_154_reg[39]_3 ;
  wire \empty_71_fu_154_reg[39]_4 ;
  wire \empty_71_fu_154_reg[39]_5 ;
  wire [7:0]\empty_71_fu_154_reg[47] ;
  wire [7:0]\empty_71_fu_154_reg[47]_0 ;
  wire [7:0]\empty_71_fu_154_reg[55] ;
  wire [7:0]\empty_71_fu_154_reg[55]_0 ;
  wire [6:0]\empty_71_fu_154_reg[63] ;
  wire [7:0]\empty_71_fu_154_reg[63]_0 ;
  wire \empty_71_fu_154_reg[7] ;
  wire [15:0]indata_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4 Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .S(S),
        .\ap_CS_fsm_reg[15]_rep__4 (\ap_CS_fsm_reg[15]_rep__4 ),
        .\ap_CS_fsm_reg[15]_rep__4_0 (\ap_CS_fsm_reg[15]_rep__4_0 ),
        .\ap_CS_fsm_reg[15]_rep__4_1 (\ap_CS_fsm_reg[15]_rep__4_1 ),
        .\ap_CS_fsm_reg[15]_rep__4_10 (\ap_CS_fsm_reg[15]_rep__4_10 ),
        .\ap_CS_fsm_reg[15]_rep__4_11 (\ap_CS_fsm_reg[15]_rep__4_11 ),
        .\ap_CS_fsm_reg[15]_rep__4_12 (\ap_CS_fsm_reg[15]_rep__4_12 ),
        .\ap_CS_fsm_reg[15]_rep__4_13 (\ap_CS_fsm_reg[15]_rep__4_13 ),
        .\ap_CS_fsm_reg[15]_rep__4_14 (\ap_CS_fsm_reg[15]_rep__4_14 ),
        .\ap_CS_fsm_reg[15]_rep__4_15 (\ap_CS_fsm_reg[15]_rep__4_15 ),
        .\ap_CS_fsm_reg[15]_rep__4_16 (\ap_CS_fsm_reg[15]_rep__4_16 ),
        .\ap_CS_fsm_reg[15]_rep__4_17 (\ap_CS_fsm_reg[15]_rep__4_17 ),
        .\ap_CS_fsm_reg[15]_rep__4_18 (\ap_CS_fsm_reg[15]_rep__4_18 ),
        .\ap_CS_fsm_reg[15]_rep__4_19 (\ap_CS_fsm_reg[15]_rep__4_19 ),
        .\ap_CS_fsm_reg[15]_rep__4_2 (\ap_CS_fsm_reg[15]_rep__4_2 ),
        .\ap_CS_fsm_reg[15]_rep__4_20 (\ap_CS_fsm_reg[15]_rep__4_20 ),
        .\ap_CS_fsm_reg[15]_rep__4_21 (\ap_CS_fsm_reg[15]_rep__4_21 ),
        .\ap_CS_fsm_reg[15]_rep__4_22 (\ap_CS_fsm_reg[15]_rep__4_22 ),
        .\ap_CS_fsm_reg[15]_rep__4_23 (\ap_CS_fsm_reg[15]_rep__4_23 ),
        .\ap_CS_fsm_reg[15]_rep__4_24 (\ap_CS_fsm_reg[15]_rep__4_24 ),
        .\ap_CS_fsm_reg[15]_rep__4_25 (\ap_CS_fsm_reg[15]_rep__4_25 ),
        .\ap_CS_fsm_reg[15]_rep__4_26 (\ap_CS_fsm_reg[15]_rep__4_26 ),
        .\ap_CS_fsm_reg[15]_rep__4_27 (\ap_CS_fsm_reg[15]_rep__4_27 ),
        .\ap_CS_fsm_reg[15]_rep__4_3 (\ap_CS_fsm_reg[15]_rep__4_3 ),
        .\ap_CS_fsm_reg[15]_rep__4_4 (\ap_CS_fsm_reg[15]_rep__4_4 ),
        .\ap_CS_fsm_reg[15]_rep__4_5 (\ap_CS_fsm_reg[15]_rep__4_5 ),
        .\ap_CS_fsm_reg[15]_rep__4_6 (\ap_CS_fsm_reg[15]_rep__4_6 ),
        .\ap_CS_fsm_reg[15]_rep__4_7 (\ap_CS_fsm_reg[15]_rep__4_7 ),
        .\ap_CS_fsm_reg[15]_rep__4_8 (\ap_CS_fsm_reg[15]_rep__4_8 ),
        .\ap_CS_fsm_reg[15]_rep__4_9 (\ap_CS_fsm_reg[15]_rep__4_9 ),
        .\ap_CS_fsm_reg[15]_rep__5 (\ap_CS_fsm_reg[15]_rep__5 ),
        .\ap_CS_fsm_reg[15]_rep__5_0 (\ap_CS_fsm_reg[15]_rep__5_0 ),
        .\ap_CS_fsm_reg[15]_rep__5_1 (\ap_CS_fsm_reg[15]_rep__5_1 ),
        .ap_clk(ap_clk),
        .\empty_71_fu_154_reg[39] (\empty_71_fu_154_reg[39] ),
        .\empty_71_fu_154_reg[39]_0 (\empty_71_fu_154_reg[39]_0 ),
        .\empty_71_fu_154_reg[39]_1 (\empty_71_fu_154_reg[39]_1 ),
        .\empty_71_fu_154_reg[39]_2 (\empty_71_fu_154_reg[39]_2 ),
        .\empty_71_fu_154_reg[39]_3 (\empty_71_fu_154_reg[39]_3 ),
        .\empty_71_fu_154_reg[39]_4 (\empty_71_fu_154_reg[39]_4 ),
        .\empty_71_fu_154_reg[39]_5 (\empty_71_fu_154_reg[39]_5 ),
        .\empty_71_fu_154_reg[47] (\empty_71_fu_154_reg[47] ),
        .\empty_71_fu_154_reg[47]_0 (\empty_71_fu_154_reg[47]_0 ),
        .\empty_71_fu_154_reg[55] (\empty_71_fu_154_reg[55] ),
        .\empty_71_fu_154_reg[55]_0 (\empty_71_fu_154_reg[55]_0 ),
        .\empty_71_fu_154_reg[63] (\empty_71_fu_154_reg[63] ),
        .\empty_71_fu_154_reg[63]_0 (\empty_71_fu_154_reg[63]_0 ),
        .\empty_71_fu_154_reg[7] (\empty_71_fu_154_reg[7] ),
        .indata_q1(indata_q1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4
   (P,
    \ap_CS_fsm_reg[15]_rep__4 ,
    \ap_CS_fsm_reg[15]_rep__4_0 ,
    \ap_CS_fsm_reg[15]_rep__4_1 ,
    \ap_CS_fsm_reg[15]_rep__4_2 ,
    \ap_CS_fsm_reg[15]_rep__4_3 ,
    \ap_CS_fsm_reg[15]_rep__4_4 ,
    \ap_CS_fsm_reg[15]_rep__4_5 ,
    \ap_CS_fsm_reg[15]_rep__4_6 ,
    \ap_CS_fsm_reg[15]_rep__4_7 ,
    \ap_CS_fsm_reg[15]_rep__4_8 ,
    \ap_CS_fsm_reg[15]_rep__4_9 ,
    \ap_CS_fsm_reg[15]_rep__4_10 ,
    \ap_CS_fsm_reg[15]_rep__4_11 ,
    \ap_CS_fsm_reg[15]_rep__4_12 ,
    \ap_CS_fsm_reg[15]_rep__4_13 ,
    \ap_CS_fsm_reg[15]_rep__4_14 ,
    \ap_CS_fsm_reg[15]_rep__4_15 ,
    \ap_CS_fsm_reg[15]_rep__4_16 ,
    \ap_CS_fsm_reg[15]_rep__4_17 ,
    \ap_CS_fsm_reg[15]_rep__4_18 ,
    \ap_CS_fsm_reg[15]_rep__4_19 ,
    \ap_CS_fsm_reg[15]_rep__4_20 ,
    \ap_CS_fsm_reg[15]_rep__4_21 ,
    \ap_CS_fsm_reg[15]_rep__4_22 ,
    \ap_CS_fsm_reg[15]_rep__4_23 ,
    \ap_CS_fsm_reg[15]_rep__4_24 ,
    \ap_CS_fsm_reg[15]_rep__4_25 ,
    \ap_CS_fsm_reg[15]_rep__4_26 ,
    \ap_CS_fsm_reg[15]_rep__5 ,
    \ap_CS_fsm_reg[15]_rep__5_0 ,
    \ap_CS_fsm_reg[15]_rep__5_1 ,
    D,
    \ap_CS_fsm_reg[15]_rep__4_27 ,
    Q,
    ap_clk,
    indata_q1,
    PCOUT,
    \empty_71_fu_154_reg[39] ,
    \empty_71_fu_154_reg[39]_0 ,
    \empty_71_fu_154_reg[39]_1 ,
    \empty_71_fu_154_reg[39]_2 ,
    \empty_71_fu_154_reg[39]_3 ,
    \empty_71_fu_154_reg[7] ,
    CO,
    DI,
    S,
    \empty_71_fu_154_reg[47] ,
    \empty_71_fu_154_reg[47]_0 ,
    \empty_71_fu_154_reg[55] ,
    \empty_71_fu_154_reg[55]_0 ,
    \empty_71_fu_154_reg[63] ,
    \empty_71_fu_154_reg[63]_0 ,
    \empty_71_fu_154_reg[39]_4 ,
    \empty_71_fu_154_reg[39]_5 );
  output [31:0]P;
  output \ap_CS_fsm_reg[15]_rep__4 ;
  output \ap_CS_fsm_reg[15]_rep__4_0 ;
  output \ap_CS_fsm_reg[15]_rep__4_1 ;
  output \ap_CS_fsm_reg[15]_rep__4_2 ;
  output \ap_CS_fsm_reg[15]_rep__4_3 ;
  output \ap_CS_fsm_reg[15]_rep__4_4 ;
  output \ap_CS_fsm_reg[15]_rep__4_5 ;
  output \ap_CS_fsm_reg[15]_rep__4_6 ;
  output \ap_CS_fsm_reg[15]_rep__4_7 ;
  output \ap_CS_fsm_reg[15]_rep__4_8 ;
  output \ap_CS_fsm_reg[15]_rep__4_9 ;
  output \ap_CS_fsm_reg[15]_rep__4_10 ;
  output \ap_CS_fsm_reg[15]_rep__4_11 ;
  output \ap_CS_fsm_reg[15]_rep__4_12 ;
  output \ap_CS_fsm_reg[15]_rep__4_13 ;
  output \ap_CS_fsm_reg[15]_rep__4_14 ;
  output \ap_CS_fsm_reg[15]_rep__4_15 ;
  output \ap_CS_fsm_reg[15]_rep__4_16 ;
  output \ap_CS_fsm_reg[15]_rep__4_17 ;
  output \ap_CS_fsm_reg[15]_rep__4_18 ;
  output \ap_CS_fsm_reg[15]_rep__4_19 ;
  output \ap_CS_fsm_reg[15]_rep__4_20 ;
  output \ap_CS_fsm_reg[15]_rep__4_21 ;
  output \ap_CS_fsm_reg[15]_rep__4_22 ;
  output \ap_CS_fsm_reg[15]_rep__4_23 ;
  output \ap_CS_fsm_reg[15]_rep__4_24 ;
  output \ap_CS_fsm_reg[15]_rep__4_25 ;
  output \ap_CS_fsm_reg[15]_rep__4_26 ;
  output \ap_CS_fsm_reg[15]_rep__5 ;
  output \ap_CS_fsm_reg[15]_rep__5_0 ;
  output \ap_CS_fsm_reg[15]_rep__5_1 ;
  output [31:0]D;
  output [0:0]\ap_CS_fsm_reg[15]_rep__4_27 ;
  input [0:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [47:0]PCOUT;
  input [31:0]\empty_71_fu_154_reg[39] ;
  input [3:0]\empty_71_fu_154_reg[39]_0 ;
  input [3:0]\empty_71_fu_154_reg[39]_1 ;
  input [1:0]\empty_71_fu_154_reg[39]_2 ;
  input \empty_71_fu_154_reg[39]_3 ;
  input \empty_71_fu_154_reg[7] ;
  input [0:0]CO;
  input [5:0]DI;
  input [4:0]S;
  input [7:0]\empty_71_fu_154_reg[47] ;
  input [7:0]\empty_71_fu_154_reg[47]_0 ;
  input [7:0]\empty_71_fu_154_reg[55] ;
  input [7:0]\empty_71_fu_154_reg[55]_0 ;
  input [6:0]\empty_71_fu_154_reg[63] ;
  input [7:0]\empty_71_fu_154_reg[63]_0 ;
  input \empty_71_fu_154_reg[39]_4 ;
  input \empty_71_fu_154_reg[39]_5 ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [5:0]DI;
  wire [31:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire [4:0]S;
  wire \ap_CS_fsm_reg[15]_rep__4 ;
  wire \ap_CS_fsm_reg[15]_rep__4_0 ;
  wire \ap_CS_fsm_reg[15]_rep__4_1 ;
  wire \ap_CS_fsm_reg[15]_rep__4_10 ;
  wire \ap_CS_fsm_reg[15]_rep__4_11 ;
  wire \ap_CS_fsm_reg[15]_rep__4_12 ;
  wire \ap_CS_fsm_reg[15]_rep__4_13 ;
  wire \ap_CS_fsm_reg[15]_rep__4_14 ;
  wire \ap_CS_fsm_reg[15]_rep__4_15 ;
  wire \ap_CS_fsm_reg[15]_rep__4_16 ;
  wire \ap_CS_fsm_reg[15]_rep__4_17 ;
  wire \ap_CS_fsm_reg[15]_rep__4_18 ;
  wire \ap_CS_fsm_reg[15]_rep__4_19 ;
  wire \ap_CS_fsm_reg[15]_rep__4_2 ;
  wire \ap_CS_fsm_reg[15]_rep__4_20 ;
  wire \ap_CS_fsm_reg[15]_rep__4_21 ;
  wire \ap_CS_fsm_reg[15]_rep__4_22 ;
  wire \ap_CS_fsm_reg[15]_rep__4_23 ;
  wire \ap_CS_fsm_reg[15]_rep__4_24 ;
  wire \ap_CS_fsm_reg[15]_rep__4_25 ;
  wire \ap_CS_fsm_reg[15]_rep__4_26 ;
  wire [0:0]\ap_CS_fsm_reg[15]_rep__4_27 ;
  wire \ap_CS_fsm_reg[15]_rep__4_3 ;
  wire \ap_CS_fsm_reg[15]_rep__4_4 ;
  wire \ap_CS_fsm_reg[15]_rep__4_5 ;
  wire \ap_CS_fsm_reg[15]_rep__4_6 ;
  wire \ap_CS_fsm_reg[15]_rep__4_7 ;
  wire \ap_CS_fsm_reg[15]_rep__4_8 ;
  wire \ap_CS_fsm_reg[15]_rep__4_9 ;
  wire \ap_CS_fsm_reg[15]_rep__5 ;
  wire \ap_CS_fsm_reg[15]_rep__5_0 ;
  wire \ap_CS_fsm_reg[15]_rep__5_1 ;
  wire ap_clk;
  wire \empty_71_fu_154[39]_i_15_n_12 ;
  wire \empty_71_fu_154[39]_i_16_n_12 ;
  wire \empty_71_fu_154[39]_i_17_n_12 ;
  wire \empty_71_fu_154[39]_i_18_n_12 ;
  wire \empty_71_fu_154[39]_i_20_n_12 ;
  wire \empty_71_fu_154[39]_i_7_n_12 ;
  wire \empty_71_fu_154[39]_i_8_n_12 ;
  wire [31:0]\empty_71_fu_154_reg[39] ;
  wire [3:0]\empty_71_fu_154_reg[39]_0 ;
  wire [3:0]\empty_71_fu_154_reg[39]_1 ;
  wire [1:0]\empty_71_fu_154_reg[39]_2 ;
  wire \empty_71_fu_154_reg[39]_3 ;
  wire \empty_71_fu_154_reg[39]_4 ;
  wire \empty_71_fu_154_reg[39]_5 ;
  wire \empty_71_fu_154_reg[39]_i_1_n_12 ;
  wire \empty_71_fu_154_reg[39]_i_1_n_13 ;
  wire \empty_71_fu_154_reg[39]_i_1_n_14 ;
  wire \empty_71_fu_154_reg[39]_i_1_n_15 ;
  wire \empty_71_fu_154_reg[39]_i_1_n_16 ;
  wire \empty_71_fu_154_reg[39]_i_1_n_17 ;
  wire \empty_71_fu_154_reg[39]_i_1_n_18 ;
  wire \empty_71_fu_154_reg[39]_i_1_n_19 ;
  wire [7:0]\empty_71_fu_154_reg[47] ;
  wire [7:0]\empty_71_fu_154_reg[47]_0 ;
  wire \empty_71_fu_154_reg[47]_i_1_n_12 ;
  wire \empty_71_fu_154_reg[47]_i_1_n_13 ;
  wire \empty_71_fu_154_reg[47]_i_1_n_14 ;
  wire \empty_71_fu_154_reg[47]_i_1_n_15 ;
  wire \empty_71_fu_154_reg[47]_i_1_n_16 ;
  wire \empty_71_fu_154_reg[47]_i_1_n_17 ;
  wire \empty_71_fu_154_reg[47]_i_1_n_18 ;
  wire \empty_71_fu_154_reg[47]_i_1_n_19 ;
  wire [7:0]\empty_71_fu_154_reg[55] ;
  wire [7:0]\empty_71_fu_154_reg[55]_0 ;
  wire \empty_71_fu_154_reg[55]_i_1_n_12 ;
  wire \empty_71_fu_154_reg[55]_i_1_n_13 ;
  wire \empty_71_fu_154_reg[55]_i_1_n_14 ;
  wire \empty_71_fu_154_reg[55]_i_1_n_15 ;
  wire \empty_71_fu_154_reg[55]_i_1_n_16 ;
  wire \empty_71_fu_154_reg[55]_i_1_n_17 ;
  wire \empty_71_fu_154_reg[55]_i_1_n_18 ;
  wire \empty_71_fu_154_reg[55]_i_1_n_19 ;
  wire [6:0]\empty_71_fu_154_reg[63] ;
  wire [7:0]\empty_71_fu_154_reg[63]_0 ;
  wire \empty_71_fu_154_reg[63]_i_2_n_13 ;
  wire \empty_71_fu_154_reg[63]_i_2_n_14 ;
  wire \empty_71_fu_154_reg[63]_i_2_n_15 ;
  wire \empty_71_fu_154_reg[63]_i_2_n_16 ;
  wire \empty_71_fu_154_reg[63]_i_2_n_17 ;
  wire \empty_71_fu_154_reg[63]_i_2_n_18 ;
  wire \empty_71_fu_154_reg[63]_i_2_n_19 ;
  wire \empty_71_fu_154_reg[7] ;
  wire [15:0]indata_q1;
  wire p_reg_reg_n_86;
  wire [7:7]\NLW_empty_71_fu_154_reg[63]_i_2_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[15]_i_18 
       (.I0(P[15]),
        .I1(\empty_71_fu_154_reg[39] [15]),
        .I2(\empty_71_fu_154_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_13 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[15]_i_19 
       (.I0(P[14]),
        .I1(\empty_71_fu_154_reg[39] [14]),
        .I2(\empty_71_fu_154_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_12 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[15]_i_20 
       (.I0(P[13]),
        .I1(\empty_71_fu_154_reg[39] [13]),
        .I2(\empty_71_fu_154_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_11 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[15]_i_21 
       (.I0(P[12]),
        .I1(\empty_71_fu_154_reg[39] [12]),
        .I2(\empty_71_fu_154_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_10 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[15]_i_22 
       (.I0(P[11]),
        .I1(\empty_71_fu_154_reg[39] [11]),
        .I2(\empty_71_fu_154_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_9 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[15]_i_23 
       (.I0(P[10]),
        .I1(\empty_71_fu_154_reg[39] [10]),
        .I2(\empty_71_fu_154_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_8 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[15]_i_24 
       (.I0(P[9]),
        .I1(\empty_71_fu_154_reg[39] [9]),
        .I2(\empty_71_fu_154_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_7 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[15]_i_25 
       (.I0(P[8]),
        .I1(\empty_71_fu_154_reg[39] [8]),
        .I2(\empty_71_fu_154_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_6 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[23]_i_18 
       (.I0(P[23]),
        .I1(\empty_71_fu_154_reg[39] [23]),
        .I2(\empty_71_fu_154_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_21 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[23]_i_19 
       (.I0(P[22]),
        .I1(\empty_71_fu_154_reg[39] [22]),
        .I2(\empty_71_fu_154_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_20 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[23]_i_20 
       (.I0(P[21]),
        .I1(\empty_71_fu_154_reg[39] [21]),
        .I2(\empty_71_fu_154_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_19 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[23]_i_21 
       (.I0(P[20]),
        .I1(\empty_71_fu_154_reg[39] [20]),
        .I2(\empty_71_fu_154_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_18 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[23]_i_22 
       (.I0(P[19]),
        .I1(\empty_71_fu_154_reg[39] [19]),
        .I2(\empty_71_fu_154_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_17 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[23]_i_23 
       (.I0(P[18]),
        .I1(\empty_71_fu_154_reg[39] [18]),
        .I2(\empty_71_fu_154_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_16 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[23]_i_24 
       (.I0(P[17]),
        .I1(\empty_71_fu_154_reg[39] [17]),
        .I2(\empty_71_fu_154_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_15 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[23]_i_25 
       (.I0(P[16]),
        .I1(\empty_71_fu_154_reg[39] [16]),
        .I2(\empty_71_fu_154_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_14 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[31]_i_18 
       (.I0(p_reg_reg_n_86),
        .I1(\empty_71_fu_154_reg[39] [31]),
        .I2(\empty_71_fu_154_reg[39]_3 ),
        .O(\ap_CS_fsm_reg[15]_rep__5_1 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[31]_i_19 
       (.I0(P[30]),
        .I1(\empty_71_fu_154_reg[39] [30]),
        .I2(\empty_71_fu_154_reg[39]_3 ),
        .O(\ap_CS_fsm_reg[15]_rep__5_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[31]_i_20 
       (.I0(P[29]),
        .I1(\empty_71_fu_154_reg[39] [29]),
        .I2(\empty_71_fu_154_reg[39]_3 ),
        .O(\ap_CS_fsm_reg[15]_rep__5 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[31]_i_21 
       (.I0(P[28]),
        .I1(\empty_71_fu_154_reg[39] [28]),
        .I2(\empty_71_fu_154_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_26 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[31]_i_22 
       (.I0(P[27]),
        .I1(\empty_71_fu_154_reg[39] [27]),
        .I2(\empty_71_fu_154_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_25 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[31]_i_23 
       (.I0(P[26]),
        .I1(\empty_71_fu_154_reg[39] [26]),
        .I2(\empty_71_fu_154_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_24 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[31]_i_24 
       (.I0(P[25]),
        .I1(\empty_71_fu_154_reg[39] [25]),
        .I2(\empty_71_fu_154_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_23 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[31]_i_25 
       (.I0(P[24]),
        .I1(\empty_71_fu_154_reg[39] [24]),
        .I2(\empty_71_fu_154_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_22 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \empty_71_fu_154[39]_i_15 
       (.I0(\empty_71_fu_154[39]_i_7_n_12 ),
        .I1(\empty_71_fu_154_reg[39]_3 ),
        .I2(\empty_71_fu_154_reg[39]_1 [3]),
        .I3(\empty_71_fu_154_reg[39]_0 [3]),
        .O(\empty_71_fu_154[39]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h6CCC6C3C36CC363C)) 
    \empty_71_fu_154[39]_i_16 
       (.I0(\empty_71_fu_154_reg[39]_2 [1]),
        .I1(\empty_71_fu_154_reg[39]_5 ),
        .I2(\empty_71_fu_154[39]_i_18_n_12 ),
        .I3(\empty_71_fu_154_reg[39]_3 ),
        .I4(\empty_71_fu_154_reg[39]_1 [1]),
        .I5(\empty_71_fu_154_reg[39]_0 [1]),
        .O(\empty_71_fu_154[39]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'hA995A995A5A55555)) 
    \empty_71_fu_154[39]_i_17 
       (.I0(\empty_71_fu_154[39]_i_20_n_12 ),
        .I1(\empty_71_fu_154_reg[39]_2 [1]),
        .I2(\empty_71_fu_154_reg[39]_4 ),
        .I3(p_reg_reg_n_86),
        .I4(\empty_71_fu_154_reg[39] [31]),
        .I5(\empty_71_fu_154_reg[39]_3 ),
        .O(\empty_71_fu_154[39]_i_17_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[39]_i_18 
       (.I0(P[31]),
        .I1(\empty_71_fu_154_reg[39] [31]),
        .I2(\empty_71_fu_154_reg[39]_3 ),
        .O(\empty_71_fu_154[39]_i_18_n_12 ));
  LUT6 #(
    .INIT(64'h5A5AA5A5CC33CC33)) 
    \empty_71_fu_154[39]_i_20 
       (.I0(P[31]),
        .I1(\empty_71_fu_154_reg[39] [31]),
        .I2(\empty_71_fu_154_reg[39]_0 [1]),
        .I3(\empty_71_fu_154_reg[39]_1 [1]),
        .I4(\empty_71_fu_154_reg[39]_2 [1]),
        .I5(\empty_71_fu_154_reg[39]_3 ),
        .O(\empty_71_fu_154[39]_i_20_n_12 ));
  LUT6 #(
    .INIT(64'hFD75FD31FC74FC30)) 
    \empty_71_fu_154[39]_i_7 
       (.I0(\empty_71_fu_154[39]_i_18_n_12 ),
        .I1(\empty_71_fu_154_reg[39]_3 ),
        .I2(\empty_71_fu_154_reg[39]_1 [2]),
        .I3(\empty_71_fu_154_reg[39]_0 [2]),
        .I4(\empty_71_fu_154_reg[39]_0 [1]),
        .I5(\empty_71_fu_154_reg[39]_1 [1]),
        .O(\empty_71_fu_154[39]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h0000A5A5CC33CC33)) 
    \empty_71_fu_154[39]_i_8 
       (.I0(P[31]),
        .I1(\empty_71_fu_154_reg[39] [31]),
        .I2(\empty_71_fu_154_reg[39]_0 [1]),
        .I3(\empty_71_fu_154_reg[39]_1 [1]),
        .I4(\empty_71_fu_154_reg[39]_2 [1]),
        .I5(\empty_71_fu_154_reg[39]_3 ),
        .O(\empty_71_fu_154[39]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h990F660F99F066F0)) 
    \empty_71_fu_154[7]_i_16 
       (.I0(\empty_71_fu_154_reg[39]_2 [0]),
        .I1(P[0]),
        .I2(\empty_71_fu_154_reg[39] [0]),
        .I3(\empty_71_fu_154_reg[7] ),
        .I4(\empty_71_fu_154_reg[39]_0 [0]),
        .I5(\empty_71_fu_154_reg[39]_1 [0]),
        .O(\ap_CS_fsm_reg[15]_rep__4_27 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[7]_i_17 
       (.I0(P[7]),
        .I1(\empty_71_fu_154_reg[39] [7]),
        .I2(\empty_71_fu_154_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_5 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[7]_i_18 
       (.I0(P[6]),
        .I1(\empty_71_fu_154_reg[39] [6]),
        .I2(\empty_71_fu_154_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_4 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[7]_i_19 
       (.I0(P[5]),
        .I1(\empty_71_fu_154_reg[39] [5]),
        .I2(\empty_71_fu_154_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_3 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[7]_i_20 
       (.I0(P[4]),
        .I1(\empty_71_fu_154_reg[39] [4]),
        .I2(\empty_71_fu_154_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_2 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[7]_i_21 
       (.I0(P[3]),
        .I1(\empty_71_fu_154_reg[39] [3]),
        .I2(\empty_71_fu_154_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_1 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[7]_i_22 
       (.I0(P[2]),
        .I1(\empty_71_fu_154_reg[39] [2]),
        .I2(\empty_71_fu_154_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_71_fu_154[7]_i_23 
       (.I0(P[1]),
        .I1(\empty_71_fu_154_reg[39] [1]),
        .I2(\empty_71_fu_154_reg[7] ),
        .O(\ap_CS_fsm_reg[15]_rep__4 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_71_fu_154_reg[39]_i_1 
       (.CI(CO),
        .CI_TOP(1'b0),
        .CO({\empty_71_fu_154_reg[39]_i_1_n_12 ,\empty_71_fu_154_reg[39]_i_1_n_13 ,\empty_71_fu_154_reg[39]_i_1_n_14 ,\empty_71_fu_154_reg[39]_i_1_n_15 ,\empty_71_fu_154_reg[39]_i_1_n_16 ,\empty_71_fu_154_reg[39]_i_1_n_17 ,\empty_71_fu_154_reg[39]_i_1_n_18 ,\empty_71_fu_154_reg[39]_i_1_n_19 }),
        .DI({DI[5:1],\empty_71_fu_154[39]_i_7_n_12 ,\empty_71_fu_154[39]_i_8_n_12 ,DI[0]}),
        .O(D[7:0]),
        .S({S,\empty_71_fu_154[39]_i_15_n_12 ,\empty_71_fu_154[39]_i_16_n_12 ,\empty_71_fu_154[39]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_71_fu_154_reg[47]_i_1 
       (.CI(\empty_71_fu_154_reg[39]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_71_fu_154_reg[47]_i_1_n_12 ,\empty_71_fu_154_reg[47]_i_1_n_13 ,\empty_71_fu_154_reg[47]_i_1_n_14 ,\empty_71_fu_154_reg[47]_i_1_n_15 ,\empty_71_fu_154_reg[47]_i_1_n_16 ,\empty_71_fu_154_reg[47]_i_1_n_17 ,\empty_71_fu_154_reg[47]_i_1_n_18 ,\empty_71_fu_154_reg[47]_i_1_n_19 }),
        .DI(\empty_71_fu_154_reg[47] ),
        .O(D[15:8]),
        .S(\empty_71_fu_154_reg[47]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_71_fu_154_reg[55]_i_1 
       (.CI(\empty_71_fu_154_reg[47]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_71_fu_154_reg[55]_i_1_n_12 ,\empty_71_fu_154_reg[55]_i_1_n_13 ,\empty_71_fu_154_reg[55]_i_1_n_14 ,\empty_71_fu_154_reg[55]_i_1_n_15 ,\empty_71_fu_154_reg[55]_i_1_n_16 ,\empty_71_fu_154_reg[55]_i_1_n_17 ,\empty_71_fu_154_reg[55]_i_1_n_18 ,\empty_71_fu_154_reg[55]_i_1_n_19 }),
        .DI(\empty_71_fu_154_reg[55] ),
        .O(D[23:16]),
        .S(\empty_71_fu_154_reg[55]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_71_fu_154_reg[63]_i_2 
       (.CI(\empty_71_fu_154_reg[55]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_71_fu_154_reg[63]_i_2_CO_UNCONNECTED [7],\empty_71_fu_154_reg[63]_i_2_n_13 ,\empty_71_fu_154_reg[63]_i_2_n_14 ,\empty_71_fu_154_reg[63]_i_2_n_15 ,\empty_71_fu_154_reg[63]_i_2_n_16 ,\empty_71_fu_154_reg[63]_i_2_n_17 ,\empty_71_fu_154_reg[63]_i_2_n_18 ,\empty_71_fu_154_reg[63]_i_2_n_19 }),
        .DI({1'b0,\empty_71_fu_154_reg[63] }),
        .O(D[31:24]),
        .S(\empty_71_fu_154_reg[63]_0 ));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],P[31],p_reg_reg_n_86,P[30:0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_22
   (CO,
    \ap_CS_fsm_reg[15]_rep__2 ,
    O,
    ap_clk_0,
    ap_clk_1,
    ap_clk_2,
    \empty_67_fu_138[39]_i_25_0 ,
    D,
    Q,
    ap_clk,
    indata_q1,
    PCOUT,
    P,
    \empty_67_fu_138_reg[39] ,
    \empty_67_fu_138_reg[39]_0 ,
    \empty_67_fu_138_reg[39]_1 ,
    \empty_67_fu_138_reg[39]_2 ,
    \empty_67_fu_138_reg[39]_3 ,
    DI,
    S,
    \empty_67_fu_138_reg[47] ,
    \empty_67_fu_138_reg[47]_0 ,
    \empty_67_fu_138_reg[55] ,
    \empty_67_fu_138_reg[55]_0 ,
    \empty_67_fu_138_reg[63] ,
    \empty_67_fu_138_reg[63]_0 ,
    \empty_67_fu_138_reg[39]_i_19_0 ,
    \empty_67_fu_138_reg[39]_4 );
  output [0:0]CO;
  output \ap_CS_fsm_reg[15]_rep__2 ;
  output [7:0]O;
  output [7:0]ap_clk_0;
  output [7:0]ap_clk_1;
  output [7:0]ap_clk_2;
  output [0:0]\empty_67_fu_138[39]_i_25_0 ;
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [15:0]indata_q1;
  input [47:0]PCOUT;
  input [0:0]P;
  input [2:0]\empty_67_fu_138_reg[39] ;
  input [2:0]\empty_67_fu_138_reg[39]_0 ;
  input [0:0]\empty_67_fu_138_reg[39]_1 ;
  input \empty_67_fu_138_reg[39]_2 ;
  input [0:0]\empty_67_fu_138_reg[39]_3 ;
  input [5:0]DI;
  input [5:0]S;
  input [7:0]\empty_67_fu_138_reg[47] ;
  input [7:0]\empty_67_fu_138_reg[47]_0 ;
  input [7:0]\empty_67_fu_138_reg[55] ;
  input [7:0]\empty_67_fu_138_reg[55]_0 ;
  input [6:0]\empty_67_fu_138_reg[63] ;
  input [7:0]\empty_67_fu_138_reg[63]_0 ;
  input [32:0]\empty_67_fu_138_reg[39]_i_19_0 ;
  input \empty_67_fu_138_reg[39]_4 ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [5:0]DI;
  wire [7:0]O;
  wire [0:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire [5:0]S;
  wire \ap_CS_fsm_reg[15]_rep__2 ;
  wire ap_clk;
  wire [7:0]ap_clk_0;
  wire [7:0]ap_clk_1;
  wire [7:0]ap_clk_2;
  wire \empty_67_fu_138[15]_i_27_n_12 ;
  wire \empty_67_fu_138[15]_i_28_n_12 ;
  wire \empty_67_fu_138[15]_i_29_n_12 ;
  wire \empty_67_fu_138[15]_i_30_n_12 ;
  wire \empty_67_fu_138[15]_i_31_n_12 ;
  wire \empty_67_fu_138[15]_i_32_n_12 ;
  wire \empty_67_fu_138[15]_i_33_n_12 ;
  wire \empty_67_fu_138[15]_i_34_n_12 ;
  wire \empty_67_fu_138[23]_i_27_n_12 ;
  wire \empty_67_fu_138[23]_i_28_n_12 ;
  wire \empty_67_fu_138[23]_i_29_n_12 ;
  wire \empty_67_fu_138[23]_i_30_n_12 ;
  wire \empty_67_fu_138[23]_i_31_n_12 ;
  wire \empty_67_fu_138[23]_i_32_n_12 ;
  wire \empty_67_fu_138[23]_i_33_n_12 ;
  wire \empty_67_fu_138[23]_i_34_n_12 ;
  wire \empty_67_fu_138[31]_i_27_n_12 ;
  wire \empty_67_fu_138[31]_i_28_n_12 ;
  wire \empty_67_fu_138[31]_i_29_n_12 ;
  wire \empty_67_fu_138[31]_i_30_n_12 ;
  wire \empty_67_fu_138[31]_i_31_n_12 ;
  wire \empty_67_fu_138[31]_i_32_n_12 ;
  wire \empty_67_fu_138[31]_i_33_n_12 ;
  wire \empty_67_fu_138[31]_i_34_n_12 ;
  wire \empty_67_fu_138[39]_i_14_n_12 ;
  wire \empty_67_fu_138[39]_i_16_n_12 ;
  wire \empty_67_fu_138[39]_i_22_n_12 ;
  wire \empty_67_fu_138[39]_i_24_n_12 ;
  wire [0:0]\empty_67_fu_138[39]_i_25_0 ;
  wire \empty_67_fu_138[39]_i_25_n_12 ;
  wire \empty_67_fu_138[39]_i_26_n_12 ;
  wire \empty_67_fu_138[39]_i_27_n_12 ;
  wire \empty_67_fu_138[39]_i_28_n_12 ;
  wire \empty_67_fu_138[39]_i_29_n_12 ;
  wire \empty_67_fu_138[39]_i_30_n_12 ;
  wire \empty_67_fu_138[39]_i_31_n_12 ;
  wire \empty_67_fu_138[39]_i_32_n_12 ;
  wire \empty_67_fu_138[39]_i_33_n_12 ;
  wire \empty_67_fu_138[39]_i_6_n_12 ;
  wire \empty_67_fu_138[39]_i_7_n_12 ;
  wire \empty_67_fu_138_reg[15]_i_18_n_12 ;
  wire \empty_67_fu_138_reg[15]_i_18_n_13 ;
  wire \empty_67_fu_138_reg[15]_i_18_n_14 ;
  wire \empty_67_fu_138_reg[15]_i_18_n_15 ;
  wire \empty_67_fu_138_reg[15]_i_18_n_16 ;
  wire \empty_67_fu_138_reg[15]_i_18_n_17 ;
  wire \empty_67_fu_138_reg[15]_i_18_n_18 ;
  wire \empty_67_fu_138_reg[15]_i_18_n_19 ;
  wire \empty_67_fu_138_reg[23]_i_18_n_12 ;
  wire \empty_67_fu_138_reg[23]_i_18_n_13 ;
  wire \empty_67_fu_138_reg[23]_i_18_n_14 ;
  wire \empty_67_fu_138_reg[23]_i_18_n_15 ;
  wire \empty_67_fu_138_reg[23]_i_18_n_16 ;
  wire \empty_67_fu_138_reg[23]_i_18_n_17 ;
  wire \empty_67_fu_138_reg[23]_i_18_n_18 ;
  wire \empty_67_fu_138_reg[23]_i_18_n_19 ;
  wire \empty_67_fu_138_reg[31]_i_18_n_12 ;
  wire \empty_67_fu_138_reg[31]_i_18_n_13 ;
  wire \empty_67_fu_138_reg[31]_i_18_n_14 ;
  wire \empty_67_fu_138_reg[31]_i_18_n_15 ;
  wire \empty_67_fu_138_reg[31]_i_18_n_16 ;
  wire \empty_67_fu_138_reg[31]_i_18_n_17 ;
  wire \empty_67_fu_138_reg[31]_i_18_n_18 ;
  wire \empty_67_fu_138_reg[31]_i_18_n_19 ;
  wire [2:0]\empty_67_fu_138_reg[39] ;
  wire [2:0]\empty_67_fu_138_reg[39]_0 ;
  wire [0:0]\empty_67_fu_138_reg[39]_1 ;
  wire \empty_67_fu_138_reg[39]_2 ;
  wire [0:0]\empty_67_fu_138_reg[39]_3 ;
  wire \empty_67_fu_138_reg[39]_4 ;
  wire [32:0]\empty_67_fu_138_reg[39]_i_19_0 ;
  wire \empty_67_fu_138_reg[39]_i_1_n_12 ;
  wire \empty_67_fu_138_reg[39]_i_1_n_13 ;
  wire \empty_67_fu_138_reg[39]_i_1_n_14 ;
  wire \empty_67_fu_138_reg[39]_i_1_n_15 ;
  wire \empty_67_fu_138_reg[39]_i_1_n_16 ;
  wire \empty_67_fu_138_reg[39]_i_1_n_17 ;
  wire \empty_67_fu_138_reg[39]_i_1_n_18 ;
  wire \empty_67_fu_138_reg[39]_i_1_n_19 ;
  wire \empty_67_fu_138_reg[39]_i_20_n_12 ;
  wire \empty_67_fu_138_reg[39]_i_20_n_13 ;
  wire \empty_67_fu_138_reg[39]_i_20_n_14 ;
  wire \empty_67_fu_138_reg[39]_i_20_n_15 ;
  wire \empty_67_fu_138_reg[39]_i_20_n_16 ;
  wire \empty_67_fu_138_reg[39]_i_20_n_17 ;
  wire \empty_67_fu_138_reg[39]_i_20_n_18 ;
  wire \empty_67_fu_138_reg[39]_i_20_n_19 ;
  wire [7:0]\empty_67_fu_138_reg[47] ;
  wire [7:0]\empty_67_fu_138_reg[47]_0 ;
  wire \empty_67_fu_138_reg[47]_i_1_n_12 ;
  wire \empty_67_fu_138_reg[47]_i_1_n_13 ;
  wire \empty_67_fu_138_reg[47]_i_1_n_14 ;
  wire \empty_67_fu_138_reg[47]_i_1_n_15 ;
  wire \empty_67_fu_138_reg[47]_i_1_n_16 ;
  wire \empty_67_fu_138_reg[47]_i_1_n_17 ;
  wire \empty_67_fu_138_reg[47]_i_1_n_18 ;
  wire \empty_67_fu_138_reg[47]_i_1_n_19 ;
  wire [7:0]\empty_67_fu_138_reg[55] ;
  wire [7:0]\empty_67_fu_138_reg[55]_0 ;
  wire \empty_67_fu_138_reg[55]_i_1_n_12 ;
  wire \empty_67_fu_138_reg[55]_i_1_n_13 ;
  wire \empty_67_fu_138_reg[55]_i_1_n_14 ;
  wire \empty_67_fu_138_reg[55]_i_1_n_15 ;
  wire \empty_67_fu_138_reg[55]_i_1_n_16 ;
  wire \empty_67_fu_138_reg[55]_i_1_n_17 ;
  wire \empty_67_fu_138_reg[55]_i_1_n_18 ;
  wire \empty_67_fu_138_reg[55]_i_1_n_19 ;
  wire [6:0]\empty_67_fu_138_reg[63] ;
  wire [7:0]\empty_67_fu_138_reg[63]_0 ;
  wire \empty_67_fu_138_reg[63]_i_1_n_13 ;
  wire \empty_67_fu_138_reg[63]_i_1_n_14 ;
  wire \empty_67_fu_138_reg[63]_i_1_n_15 ;
  wire \empty_67_fu_138_reg[63]_i_1_n_16 ;
  wire \empty_67_fu_138_reg[63]_i_1_n_17 ;
  wire \empty_67_fu_138_reg[63]_i_1_n_18 ;
  wire \empty_67_fu_138_reg[63]_i_1_n_19 ;
  wire [15:0]indata_q1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:0]\NLW_empty_67_fu_138_reg[39]_i_19_CO_UNCONNECTED ;
  wire [7:1]\NLW_empty_67_fu_138_reg[39]_i_19_O_UNCONNECTED ;
  wire [7:7]\NLW_empty_67_fu_138_reg[63]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[15]_i_27 
       (.I0(p_reg_reg_n_110),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [7]),
        .O(\empty_67_fu_138[15]_i_27_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[15]_i_28 
       (.I0(p_reg_reg_n_111),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [6]),
        .O(\empty_67_fu_138[15]_i_28_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[15]_i_29 
       (.I0(p_reg_reg_n_112),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [5]),
        .O(\empty_67_fu_138[15]_i_29_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[15]_i_30 
       (.I0(p_reg_reg_n_113),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [4]),
        .O(\empty_67_fu_138[15]_i_30_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[15]_i_31 
       (.I0(p_reg_reg_n_114),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [3]),
        .O(\empty_67_fu_138[15]_i_31_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[15]_i_32 
       (.I0(p_reg_reg_n_115),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [2]),
        .O(\empty_67_fu_138[15]_i_32_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[15]_i_33 
       (.I0(p_reg_reg_n_116),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [1]),
        .O(\empty_67_fu_138[15]_i_33_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[15]_i_34 
       (.I0(p_reg_reg_n_117),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [0]),
        .O(\empty_67_fu_138[15]_i_34_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[23]_i_27 
       (.I0(p_reg_reg_n_102),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [15]),
        .O(\empty_67_fu_138[23]_i_27_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[23]_i_28 
       (.I0(p_reg_reg_n_103),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [14]),
        .O(\empty_67_fu_138[23]_i_28_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[23]_i_29 
       (.I0(p_reg_reg_n_104),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [13]),
        .O(\empty_67_fu_138[23]_i_29_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[23]_i_30 
       (.I0(p_reg_reg_n_105),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [12]),
        .O(\empty_67_fu_138[23]_i_30_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[23]_i_31 
       (.I0(p_reg_reg_n_106),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [11]),
        .O(\empty_67_fu_138[23]_i_31_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[23]_i_32 
       (.I0(p_reg_reg_n_107),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [10]),
        .O(\empty_67_fu_138[23]_i_32_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[23]_i_33 
       (.I0(p_reg_reg_n_108),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [9]),
        .O(\empty_67_fu_138[23]_i_33_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[23]_i_34 
       (.I0(p_reg_reg_n_109),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [8]),
        .O(\empty_67_fu_138[23]_i_34_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[31]_i_27 
       (.I0(p_reg_reg_n_94),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [23]),
        .O(\empty_67_fu_138[31]_i_27_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[31]_i_28 
       (.I0(p_reg_reg_n_95),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [22]),
        .O(\empty_67_fu_138[31]_i_28_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[31]_i_29 
       (.I0(p_reg_reg_n_96),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [21]),
        .O(\empty_67_fu_138[31]_i_29_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[31]_i_30 
       (.I0(p_reg_reg_n_97),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [20]),
        .O(\empty_67_fu_138[31]_i_30_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[31]_i_31 
       (.I0(p_reg_reg_n_98),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [19]),
        .O(\empty_67_fu_138[31]_i_31_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[31]_i_32 
       (.I0(p_reg_reg_n_99),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [18]),
        .O(\empty_67_fu_138[31]_i_32_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[31]_i_33 
       (.I0(p_reg_reg_n_100),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [17]),
        .O(\empty_67_fu_138[31]_i_33_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[31]_i_34 
       (.I0(p_reg_reg_n_101),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [16]),
        .O(\empty_67_fu_138[31]_i_34_n_12 ));
  LUT4 #(
    .INIT(16'hA965)) 
    \empty_67_fu_138[39]_i_14 
       (.I0(\empty_67_fu_138[39]_i_6_n_12 ),
        .I1(\empty_67_fu_138_reg[39]_2 ),
        .I2(\empty_67_fu_138_reg[39]_0 [2]),
        .I3(\empty_67_fu_138_reg[39] [2]),
        .O(\empty_67_fu_138[39]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'hA995A995A5A55555)) 
    \empty_67_fu_138[39]_i_16 
       (.I0(\empty_67_fu_138[39]_i_22_n_12 ),
        .I1(\empty_67_fu_138_reg[39]_1 ),
        .I2(\empty_67_fu_138_reg[39]_4 ),
        .I3(\empty_67_fu_138[39]_i_25_0 ),
        .I4(P),
        .I5(\empty_67_fu_138_reg[39]_2 ),
        .O(\empty_67_fu_138[39]_i_16_n_12 ));
  LUT3 #(
    .INIT(8'h5C)) 
    \empty_67_fu_138[39]_i_18 
       (.I0(CO),
        .I1(P),
        .I2(\empty_67_fu_138_reg[39]_2 ),
        .O(\ap_CS_fsm_reg[15]_rep__2 ));
  LUT6 #(
    .INIT(64'hA5A55A5ACC33CC33)) 
    \empty_67_fu_138[39]_i_22 
       (.I0(CO),
        .I1(P),
        .I2(\empty_67_fu_138_reg[39] [0]),
        .I3(\empty_67_fu_138_reg[39]_0 [0]),
        .I4(\empty_67_fu_138_reg[39]_1 ),
        .I5(\empty_67_fu_138_reg[39]_2 ),
        .O(\empty_67_fu_138[39]_i_22_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_67_fu_138[39]_i_24 
       (.I0(p_reg_reg_n_85),
        .O(\empty_67_fu_138[39]_i_24_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[39]_i_25 
       (.I0(p_reg_reg_n_85),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [32]),
        .O(\empty_67_fu_138[39]_i_25_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[39]_i_26 
       (.I0(p_reg_reg_n_86),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [31]),
        .O(\empty_67_fu_138[39]_i_26_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[39]_i_27 
       (.I0(p_reg_reg_n_87),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [30]),
        .O(\empty_67_fu_138[39]_i_27_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[39]_i_28 
       (.I0(p_reg_reg_n_88),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [29]),
        .O(\empty_67_fu_138[39]_i_28_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[39]_i_29 
       (.I0(p_reg_reg_n_89),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [28]),
        .O(\empty_67_fu_138[39]_i_29_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[39]_i_30 
       (.I0(p_reg_reg_n_90),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [27]),
        .O(\empty_67_fu_138[39]_i_30_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[39]_i_31 
       (.I0(p_reg_reg_n_91),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [26]),
        .O(\empty_67_fu_138[39]_i_31_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[39]_i_32 
       (.I0(p_reg_reg_n_92),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [25]),
        .O(\empty_67_fu_138[39]_i_32_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_67_fu_138[39]_i_33 
       (.I0(p_reg_reg_n_93),
        .I1(\empty_67_fu_138_reg[39]_i_19_0 [24]),
        .O(\empty_67_fu_138[39]_i_33_n_12 ));
  LUT6 #(
    .INIT(64'hFD75FD31FC74FC30)) 
    \empty_67_fu_138[39]_i_6 
       (.I0(\ap_CS_fsm_reg[15]_rep__2 ),
        .I1(\empty_67_fu_138_reg[39]_2 ),
        .I2(\empty_67_fu_138_reg[39]_0 [1]),
        .I3(\empty_67_fu_138_reg[39] [1]),
        .I4(\empty_67_fu_138_reg[39] [0]),
        .I5(\empty_67_fu_138_reg[39]_0 [0]),
        .O(\empty_67_fu_138[39]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h00005A5ACC33CC33)) 
    \empty_67_fu_138[39]_i_7 
       (.I0(CO),
        .I1(P),
        .I2(\empty_67_fu_138_reg[39] [0]),
        .I3(\empty_67_fu_138_reg[39]_0 [0]),
        .I4(\empty_67_fu_138_reg[39]_1 ),
        .I5(\empty_67_fu_138_reg[39]_2 ),
        .O(\empty_67_fu_138[39]_i_7_n_12 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_67_fu_138_reg[15]_i_18 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_67_fu_138_reg[15]_i_18_n_12 ,\empty_67_fu_138_reg[15]_i_18_n_13 ,\empty_67_fu_138_reg[15]_i_18_n_14 ,\empty_67_fu_138_reg[15]_i_18_n_15 ,\empty_67_fu_138_reg[15]_i_18_n_16 ,\empty_67_fu_138_reg[15]_i_18_n_17 ,\empty_67_fu_138_reg[15]_i_18_n_18 ,\empty_67_fu_138_reg[15]_i_18_n_19 }),
        .DI({p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117}),
        .O(O),
        .S({\empty_67_fu_138[15]_i_27_n_12 ,\empty_67_fu_138[15]_i_28_n_12 ,\empty_67_fu_138[15]_i_29_n_12 ,\empty_67_fu_138[15]_i_30_n_12 ,\empty_67_fu_138[15]_i_31_n_12 ,\empty_67_fu_138[15]_i_32_n_12 ,\empty_67_fu_138[15]_i_33_n_12 ,\empty_67_fu_138[15]_i_34_n_12 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_67_fu_138_reg[23]_i_18 
       (.CI(\empty_67_fu_138_reg[15]_i_18_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_67_fu_138_reg[23]_i_18_n_12 ,\empty_67_fu_138_reg[23]_i_18_n_13 ,\empty_67_fu_138_reg[23]_i_18_n_14 ,\empty_67_fu_138_reg[23]_i_18_n_15 ,\empty_67_fu_138_reg[23]_i_18_n_16 ,\empty_67_fu_138_reg[23]_i_18_n_17 ,\empty_67_fu_138_reg[23]_i_18_n_18 ,\empty_67_fu_138_reg[23]_i_18_n_19 }),
        .DI({p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .O(ap_clk_0),
        .S({\empty_67_fu_138[23]_i_27_n_12 ,\empty_67_fu_138[23]_i_28_n_12 ,\empty_67_fu_138[23]_i_29_n_12 ,\empty_67_fu_138[23]_i_30_n_12 ,\empty_67_fu_138[23]_i_31_n_12 ,\empty_67_fu_138[23]_i_32_n_12 ,\empty_67_fu_138[23]_i_33_n_12 ,\empty_67_fu_138[23]_i_34_n_12 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_67_fu_138_reg[31]_i_18 
       (.CI(\empty_67_fu_138_reg[23]_i_18_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_67_fu_138_reg[31]_i_18_n_12 ,\empty_67_fu_138_reg[31]_i_18_n_13 ,\empty_67_fu_138_reg[31]_i_18_n_14 ,\empty_67_fu_138_reg[31]_i_18_n_15 ,\empty_67_fu_138_reg[31]_i_18_n_16 ,\empty_67_fu_138_reg[31]_i_18_n_17 ,\empty_67_fu_138_reg[31]_i_18_n_18 ,\empty_67_fu_138_reg[31]_i_18_n_19 }),
        .DI({p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101}),
        .O(ap_clk_1),
        .S({\empty_67_fu_138[31]_i_27_n_12 ,\empty_67_fu_138[31]_i_28_n_12 ,\empty_67_fu_138[31]_i_29_n_12 ,\empty_67_fu_138[31]_i_30_n_12 ,\empty_67_fu_138[31]_i_31_n_12 ,\empty_67_fu_138[31]_i_32_n_12 ,\empty_67_fu_138[31]_i_33_n_12 ,\empty_67_fu_138[31]_i_34_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_67_fu_138_reg[39]_i_1 
       (.CI(\empty_67_fu_138_reg[39]_3 ),
        .CI_TOP(1'b0),
        .CO({\empty_67_fu_138_reg[39]_i_1_n_12 ,\empty_67_fu_138_reg[39]_i_1_n_13 ,\empty_67_fu_138_reg[39]_i_1_n_14 ,\empty_67_fu_138_reg[39]_i_1_n_15 ,\empty_67_fu_138_reg[39]_i_1_n_16 ,\empty_67_fu_138_reg[39]_i_1_n_17 ,\empty_67_fu_138_reg[39]_i_1_n_18 ,\empty_67_fu_138_reg[39]_i_1_n_19 }),
        .DI({DI[5:2],\empty_67_fu_138[39]_i_6_n_12 ,\empty_67_fu_138[39]_i_7_n_12 ,DI[1:0]}),
        .O(D[7:0]),
        .S({S[5:2],\empty_67_fu_138[39]_i_14_n_12 ,S[1],\empty_67_fu_138[39]_i_16_n_12 ,S[0]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_67_fu_138_reg[39]_i_19 
       (.CI(\empty_67_fu_138_reg[39]_i_20_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_67_fu_138_reg[39]_i_19_CO_UNCONNECTED [7:2],CO,\NLW_empty_67_fu_138_reg[39]_i_19_CO_UNCONNECTED [0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\empty_67_fu_138[39]_i_24_n_12 }),
        .O({\NLW_empty_67_fu_138_reg[39]_i_19_O_UNCONNECTED [7:1],\empty_67_fu_138[39]_i_25_0 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\empty_67_fu_138[39]_i_25_n_12 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_67_fu_138_reg[39]_i_20 
       (.CI(\empty_67_fu_138_reg[31]_i_18_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_67_fu_138_reg[39]_i_20_n_12 ,\empty_67_fu_138_reg[39]_i_20_n_13 ,\empty_67_fu_138_reg[39]_i_20_n_14 ,\empty_67_fu_138_reg[39]_i_20_n_15 ,\empty_67_fu_138_reg[39]_i_20_n_16 ,\empty_67_fu_138_reg[39]_i_20_n_17 ,\empty_67_fu_138_reg[39]_i_20_n_18 ,\empty_67_fu_138_reg[39]_i_20_n_19 }),
        .DI({p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93}),
        .O(ap_clk_2),
        .S({\empty_67_fu_138[39]_i_26_n_12 ,\empty_67_fu_138[39]_i_27_n_12 ,\empty_67_fu_138[39]_i_28_n_12 ,\empty_67_fu_138[39]_i_29_n_12 ,\empty_67_fu_138[39]_i_30_n_12 ,\empty_67_fu_138[39]_i_31_n_12 ,\empty_67_fu_138[39]_i_32_n_12 ,\empty_67_fu_138[39]_i_33_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_67_fu_138_reg[47]_i_1 
       (.CI(\empty_67_fu_138_reg[39]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_67_fu_138_reg[47]_i_1_n_12 ,\empty_67_fu_138_reg[47]_i_1_n_13 ,\empty_67_fu_138_reg[47]_i_1_n_14 ,\empty_67_fu_138_reg[47]_i_1_n_15 ,\empty_67_fu_138_reg[47]_i_1_n_16 ,\empty_67_fu_138_reg[47]_i_1_n_17 ,\empty_67_fu_138_reg[47]_i_1_n_18 ,\empty_67_fu_138_reg[47]_i_1_n_19 }),
        .DI(\empty_67_fu_138_reg[47] ),
        .O(D[15:8]),
        .S(\empty_67_fu_138_reg[47]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_67_fu_138_reg[55]_i_1 
       (.CI(\empty_67_fu_138_reg[47]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_67_fu_138_reg[55]_i_1_n_12 ,\empty_67_fu_138_reg[55]_i_1_n_13 ,\empty_67_fu_138_reg[55]_i_1_n_14 ,\empty_67_fu_138_reg[55]_i_1_n_15 ,\empty_67_fu_138_reg[55]_i_1_n_16 ,\empty_67_fu_138_reg[55]_i_1_n_17 ,\empty_67_fu_138_reg[55]_i_1_n_18 ,\empty_67_fu_138_reg[55]_i_1_n_19 }),
        .DI(\empty_67_fu_138_reg[55] ),
        .O(D[23:16]),
        .S(\empty_67_fu_138_reg[55]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_67_fu_138_reg[63]_i_1 
       (.CI(\empty_67_fu_138_reg[55]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_67_fu_138_reg[63]_i_1_CO_UNCONNECTED [7],\empty_67_fu_138_reg[63]_i_1_n_13 ,\empty_67_fu_138_reg[63]_i_1_n_14 ,\empty_67_fu_138_reg[63]_i_1_n_15 ,\empty_67_fu_138_reg[63]_i_1_n_16 ,\empty_67_fu_138_reg[63]_i_1_n_17 ,\empty_67_fu_138_reg[63]_i_1_n_18 ,\empty_67_fu_138_reg[63]_i_1_n_19 }),
        .DI({1'b0,\empty_67_fu_138_reg[63] }),
        .O(D[31:24]),
        .S(\empty_67_fu_138_reg[63]_0 ));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({indata_q1[15],indata_q1[15],indata_q1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1
   (P,
    CEP,
    B,
    \ap_CS_fsm_reg[4] ,
    select_ln290_1_reg_738,
    S,
    DI,
    sum_fu_54_p2_carry__0,
    sum_fu_54_p2_carry__0_0,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    \ap_CS_fsm_reg[3]_2 ,
    \select_ln297_1_reg_788[1]_i_2_0 ,
    \select_ln297_1_reg_788[1]_i_2_1 ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    \ap_CS_fsm_reg[2]_2 ,
    \ap_CS_fsm_reg[2]_3 ,
    \ap_CS_fsm_reg[2]_4 ,
    \ap_CS_fsm_reg[3]_3 ,
    \ap_CS_fsm_reg[3]_4 ,
    \ap_CS_fsm_reg[3]_5 ,
    \ap_CS_fsm_reg[3]_6 ,
    \ap_CS_fsm_reg[3]_7 ,
    \ap_CS_fsm_reg[5] ,
    \select_ln290_1_reg_738[5]_i_3_0 ,
    SS,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[4]_1 ,
    \ap_CS_fsm_reg[4]_2 ,
    \ap_CS_fsm_reg[4]_3 ,
    \select_ln295_1_reg_778_reg[4] ,
    \select_ln297_1_reg_788_reg[3] ,
    ap_clk,
    Q,
    LARc_q0,
    add_ln39_fu_48_p2,
    \select_ln290_1_reg_738_reg[0] ,
    CO,
    \select_ln290_1_reg_738_reg[0]_0 ,
    O,
    select_ln295_1_reg_778,
    select_ln297_1_reg_788);
  output [7:0]P;
  output CEP;
  output [3:0]B;
  output \ap_CS_fsm_reg[4] ;
  output [0:0]select_ln290_1_reg_738;
  output [1:0]S;
  output [0:0]DI;
  output [1:0]sum_fu_54_p2_carry__0;
  output [0:0]sum_fu_54_p2_carry__0_0;
  output [5:0]\ap_CS_fsm_reg[3] ;
  output [3:0]\ap_CS_fsm_reg[3]_0 ;
  output [3:0]\ap_CS_fsm_reg[3]_1 ;
  output [5:0]\ap_CS_fsm_reg[3]_2 ;
  output \select_ln297_1_reg_788[1]_i_2_0 ;
  output \select_ln297_1_reg_788[1]_i_2_1 ;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[2]_1 ;
  output \ap_CS_fsm_reg[2]_2 ;
  output \ap_CS_fsm_reg[2]_3 ;
  output \ap_CS_fsm_reg[2]_4 ;
  output \ap_CS_fsm_reg[3]_3 ;
  output \ap_CS_fsm_reg[3]_4 ;
  output \ap_CS_fsm_reg[3]_5 ;
  output \ap_CS_fsm_reg[3]_6 ;
  output \ap_CS_fsm_reg[3]_7 ;
  output \ap_CS_fsm_reg[5] ;
  output \select_ln290_1_reg_738[5]_i_3_0 ;
  output [0:0]SS;
  output \ap_CS_fsm_reg[4]_0 ;
  output \ap_CS_fsm_reg[4]_1 ;
  output \ap_CS_fsm_reg[4]_2 ;
  output \ap_CS_fsm_reg[4]_3 ;
  output \select_ln295_1_reg_778_reg[4] ;
  output \select_ln297_1_reg_788_reg[3] ;
  input ap_clk;
  input [4:0]Q;
  input [15:0]LARc_q0;
  input [7:0]add_ln39_fu_48_p2;
  input [0:0]\select_ln290_1_reg_738_reg[0] ;
  input [0:0]CO;
  input [0:0]\select_ln290_1_reg_738_reg[0]_0 ;
  input [1:0]O;
  input [0:0]select_ln295_1_reg_778;
  input [0:0]select_ln297_1_reg_788;

  wire [3:0]B;
  wire CEP;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [15:0]LARc_q0;
  wire [1:0]O;
  wire [7:0]P;
  wire [4:0]Q;
  wire [1:0]S;
  wire [0:0]SS;
  wire [6:6]add_ln290_fu_353_p2;
  wire [7:0]add_ln39_fu_48_p2;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[2]_2 ;
  wire \ap_CS_fsm_reg[2]_3 ;
  wire \ap_CS_fsm_reg[2]_4 ;
  wire [5:0]\ap_CS_fsm_reg[3] ;
  wire [3:0]\ap_CS_fsm_reg[3]_0 ;
  wire [3:0]\ap_CS_fsm_reg[3]_1 ;
  wire [5:0]\ap_CS_fsm_reg[3]_2 ;
  wire \ap_CS_fsm_reg[3]_3 ;
  wire \ap_CS_fsm_reg[3]_4 ;
  wire \ap_CS_fsm_reg[3]_5 ;
  wire \ap_CS_fsm_reg[3]_6 ;
  wire \ap_CS_fsm_reg[3]_7 ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg[4]_2 ;
  wire \ap_CS_fsm_reg[4]_3 ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire [16:16]\grp_gsm_add_fu_237/sum_fu_54_p2 ;
  wire icmp_ln40_fu_60_p2_carry_i_4_n_12;
  wire icmp_ln40_fu_60_p2_carry_i_5_n_12;
  wire [15:3]reg_276;
  wire [0:0]select_ln290_1_reg_738;
  wire \select_ln290_1_reg_738[0]_i_2_n_12 ;
  wire \select_ln290_1_reg_738[1]_i_2_n_12 ;
  wire \select_ln290_1_reg_738[1]_i_3_n_12 ;
  wire \select_ln290_1_reg_738[2]_i_2_n_12 ;
  wire \select_ln290_1_reg_738[2]_i_3_n_12 ;
  wire \select_ln290_1_reg_738[2]_i_4_n_12 ;
  wire \select_ln290_1_reg_738[3]_i_2_n_12 ;
  wire \select_ln290_1_reg_738[3]_i_3_n_12 ;
  wire \select_ln290_1_reg_738[4]_i_2_n_12 ;
  wire \select_ln290_1_reg_738[5]_i_3_0 ;
  wire \select_ln290_1_reg_738[5]_i_3_n_12 ;
  wire \select_ln290_1_reg_738[5]_i_4_n_12 ;
  wire \select_ln290_1_reg_738[5]_i_6_n_12 ;
  wire \select_ln290_1_reg_738[5]_i_8_n_12 ;
  wire [0:0]\select_ln290_1_reg_738_reg[0] ;
  wire [0:0]\select_ln290_1_reg_738_reg[0]_0 ;
  wire [0:0]select_ln295_1_reg_778;
  wire \select_ln295_1_reg_778[3]_i_2_n_12 ;
  wire \select_ln295_1_reg_778[3]_i_3_n_12 ;
  wire \select_ln295_1_reg_778[4]_i_2_n_12 ;
  wire \select_ln295_1_reg_778_reg[4] ;
  wire [0:0]select_ln297_1_reg_788;
  wire \select_ln297_1_reg_788[1]_i_2_0 ;
  wire \select_ln297_1_reg_788[1]_i_2_1 ;
  wire \select_ln297_1_reg_788[1]_i_2_n_12 ;
  wire \select_ln297_1_reg_788_reg[3] ;
  wire [1:0]sum_fu_54_p2_carry__0;
  wire [0:0]sum_fu_54_p2_carry__0_0;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_86;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h5556)) 
    add_ln39_fu_48_p2_carry__0_i_2__1
       (.I0(reg_276[15]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(\ap_CS_fsm_reg[3] [5]));
  LUT4 #(
    .INIT(16'h01FE)) 
    add_ln39_fu_48_p2_carry__0_i_3__1
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(P[7]),
        .O(\ap_CS_fsm_reg[3] [4]));
  LUT4 #(
    .INIT(16'h01FE)) 
    add_ln39_fu_48_p2_carry__0_i_4__1
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(P[6]),
        .O(\ap_CS_fsm_reg[3] [3]));
  LUT4 #(
    .INIT(16'h01FE)) 
    add_ln39_fu_48_p2_carry__0_i_5__1
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(P[5]),
        .O(\ap_CS_fsm_reg[3] [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_fu_48_p2_carry__0_i_6__1
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(reg_276[11]),
        .O(\ap_CS_fsm_reg[3] [1]));
  LUT4 #(
    .INIT(16'hFB04)) 
    add_ln39_fu_48_p2_carry__0_i_7__1
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(P[4]),
        .O(\ap_CS_fsm_reg[3] [0]));
  LUT4 #(
    .INIT(16'h0DF2)) 
    add_ln39_fu_48_p2_carry_i_3__1
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(reg_276[9]),
        .O(\ap_CS_fsm_reg[3]_0 [3]));
  LUT3 #(
    .INIT(8'h1E)) 
    add_ln39_fu_48_p2_carry_i_4__1
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(reg_276[8]),
        .O(\ap_CS_fsm_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln39_fu_48_p2_carry_i_5__1
       (.I0(Q[4]),
        .I1(reg_276[7]),
        .O(\ap_CS_fsm_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln39_fu_48_p2_carry_i_6__1
       (.I0(Q[4]),
        .I1(reg_276[3]),
        .O(\ap_CS_fsm_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'hAA806A40AA80557F)) 
    icmp_ln40_fu_60_p2_carry_i_1
       (.I0(icmp_ln40_fu_60_p2_carry_i_4_n_12),
        .I1(\select_ln290_1_reg_738_reg[0]_0 ),
        .I2(O[1]),
        .I3(add_ln39_fu_48_p2[6]),
        .I4(\select_ln290_1_reg_738_reg[0] ),
        .I5(add_ln39_fu_48_p2[7]),
        .O(DI));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln40_fu_60_p2_carry_i_1__0
       (.I0(O[1]),
        .O(sum_fu_54_p2_carry__0_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln40_fu_60_p2_carry_i_2
       (.I0(\select_ln290_1_reg_738_reg[0]_0 ),
        .O(sum_fu_54_p2_carry__0[1]));
  LUT6 #(
    .INIT(64'h000E0E0ECCEEEEEE)) 
    icmp_ln40_fu_60_p2_carry_i_2__2
       (.I0(add_ln39_fu_48_p2[7]),
        .I1(\select_ln290_1_reg_738_reg[0] ),
        .I2(add_ln39_fu_48_p2[6]),
        .I3(O[1]),
        .I4(\select_ln290_1_reg_738_reg[0]_0 ),
        .I5(icmp_ln40_fu_60_p2_carry_i_4_n_12),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h31113000CCCCCEEE)) 
    icmp_ln40_fu_60_p2_carry_i_3
       (.I0(add_ln39_fu_48_p2[7]),
        .I1(\select_ln290_1_reg_738_reg[0] ),
        .I2(\select_ln290_1_reg_738_reg[0]_0 ),
        .I3(O[1]),
        .I4(add_ln39_fu_48_p2[6]),
        .I5(icmp_ln40_fu_60_p2_carry_i_4_n_12),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln40_fu_60_p2_carry_i_3__0
       (.I0(O[1]),
        .I1(O[0]),
        .O(sum_fu_54_p2_carry__0[0]));
  LUT6 #(
    .INIT(64'h00000000CC808080)) 
    icmp_ln40_fu_60_p2_carry_i_4
       (.I0(add_ln39_fu_48_p2[4]),
        .I1(icmp_ln40_fu_60_p2_carry_i_5_n_12),
        .I2(add_ln39_fu_48_p2[5]),
        .I3(O[1]),
        .I4(\select_ln290_1_reg_738_reg[0]_0 ),
        .I5(\select_ln290_1_reg_738_reg[0] ),
        .O(icmp_ln40_fu_60_p2_carry_i_4_n_12));
  LUT6 #(
    .INIT(64'h3333200033330000)) 
    icmp_ln40_fu_60_p2_carry_i_5
       (.I0(add_ln39_fu_48_p2[1]),
        .I1(\select_ln290_1_reg_738_reg[0] ),
        .I2(add_ln39_fu_48_p2[0]),
        .I3(add_ln39_fu_48_p2[2]),
        .I4(\select_ln290_1_reg_738[5]_i_8_n_12 ),
        .I5(add_ln39_fu_48_p2[3]),
        .O(icmp_ln40_fu_60_p2_carry_i_5_n_12));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \select_ln290_1_reg_738[0]_i_1 
       (.I0(Q[1]),
        .I1(add_ln290_fu_353_p2),
        .I2(\select_ln290_1_reg_738[0]_i_2_n_12 ),
        .O(\ap_CS_fsm_reg[2]_3 ));
  LUT6 #(
    .INIT(64'h0000001455555555)) 
    \select_ln290_1_reg_738[0]_i_2 
       (.I0(CO),
        .I1(add_ln39_fu_48_p2[1]),
        .I2(add_ln39_fu_48_p2[0]),
        .I3(\select_ln290_1_reg_738[5]_i_8_n_12 ),
        .I4(\select_ln290_1_reg_738_reg[0] ),
        .I5(\select_ln290_1_reg_738[2]_i_4_n_12 ),
        .O(\select_ln290_1_reg_738[0]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \select_ln290_1_reg_738[1]_i_1 
       (.I0(Q[1]),
        .I1(add_ln290_fu_353_p2),
        .I2(\select_ln290_1_reg_738[1]_i_2_n_12 ),
        .O(\ap_CS_fsm_reg[2]_2 ));
  LUT6 #(
    .INIT(64'h5501005455555555)) 
    \select_ln290_1_reg_738[1]_i_2 
       (.I0(CO),
        .I1(add_ln39_fu_48_p2[2]),
        .I2(\select_ln290_1_reg_738[5]_i_8_n_12 ),
        .I3(\select_ln290_1_reg_738_reg[0] ),
        .I4(\select_ln290_1_reg_738[1]_i_3_n_12 ),
        .I5(\select_ln290_1_reg_738[2]_i_4_n_12 ),
        .O(\select_ln290_1_reg_738[1]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h32223000)) 
    \select_ln290_1_reg_738[1]_i_3 
       (.I0(add_ln39_fu_48_p2[1]),
        .I1(\select_ln290_1_reg_738_reg[0] ),
        .I2(\select_ln290_1_reg_738_reg[0]_0 ),
        .I3(O[1]),
        .I4(add_ln39_fu_48_p2[0]),
        .O(\select_ln290_1_reg_738[1]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \select_ln290_1_reg_738[2]_i_1 
       (.I0(Q[1]),
        .I1(add_ln290_fu_353_p2),
        .I2(\select_ln290_1_reg_738[2]_i_2_n_12 ),
        .O(\ap_CS_fsm_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h4444111455555555)) 
    \select_ln290_1_reg_738[2]_i_2 
       (.I0(CO),
        .I1(\select_ln290_1_reg_738[2]_i_3_n_12 ),
        .I2(add_ln39_fu_48_p2[3]),
        .I3(\select_ln290_1_reg_738[5]_i_8_n_12 ),
        .I4(\select_ln290_1_reg_738_reg[0] ),
        .I5(\select_ln290_1_reg_738[2]_i_4_n_12 ),
        .O(\select_ln290_1_reg_738[2]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h0000F8880000F000)) 
    \select_ln290_1_reg_738[2]_i_3 
       (.I0(add_ln39_fu_48_p2[2]),
        .I1(add_ln39_fu_48_p2[0]),
        .I2(O[1]),
        .I3(\select_ln290_1_reg_738_reg[0]_0 ),
        .I4(\select_ln290_1_reg_738_reg[0] ),
        .I5(add_ln39_fu_48_p2[1]),
        .O(\select_ln290_1_reg_738[2]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hCCEFEFEFFFFFFFFF)) 
    \select_ln290_1_reg_738[2]_i_4 
       (.I0(add_ln39_fu_48_p2[7]),
        .I1(\select_ln290_1_reg_738_reg[0] ),
        .I2(add_ln39_fu_48_p2[6]),
        .I3(O[1]),
        .I4(\select_ln290_1_reg_738_reg[0]_0 ),
        .I5(icmp_ln40_fu_60_p2_carry_i_4_n_12),
        .O(\select_ln290_1_reg_738[2]_i_4_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \select_ln290_1_reg_738[3]_i_1 
       (.I0(Q[1]),
        .I1(add_ln290_fu_353_p2),
        .I2(\select_ln290_1_reg_738[3]_i_2_n_12 ),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \select_ln290_1_reg_738[3]_i_2 
       (.I0(CO),
        .I1(\select_ln290_1_reg_738[3]_i_3_n_12 ),
        .O(\select_ln290_1_reg_738[3]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h2222200088888AAA)) 
    \select_ln290_1_reg_738[3]_i_3 
       (.I0(\select_ln290_1_reg_738[2]_i_4_n_12 ),
        .I1(\select_ln290_1_reg_738_reg[0] ),
        .I2(\select_ln290_1_reg_738_reg[0]_0 ),
        .I3(O[1]),
        .I4(add_ln39_fu_48_p2[4]),
        .I5(icmp_ln40_fu_60_p2_carry_i_5_n_12),
        .O(\select_ln290_1_reg_738[3]_i_3_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \select_ln290_1_reg_738[4]_i_1 
       (.I0(Q[1]),
        .I1(add_ln290_fu_353_p2),
        .I2(\select_ln290_1_reg_738[4]_i_2_n_12 ),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \select_ln290_1_reg_738[4]_i_2 
       (.I0(CO),
        .I1(\select_ln295_1_reg_778[3]_i_2_n_12 ),
        .O(\select_ln290_1_reg_738[4]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \select_ln290_1_reg_738[5]_i_1 
       (.I0(Q[1]),
        .I1(\select_ln290_1_reg_738[5]_i_3_n_12 ),
        .I2(\select_ln290_1_reg_738[5]_i_4_n_12 ),
        .O(select_ln290_1_reg_738));
  LUT3 #(
    .INIT(8'h07)) 
    \select_ln290_1_reg_738[5]_i_2 
       (.I0(Q[1]),
        .I1(add_ln290_fu_353_p2),
        .I2(\select_ln290_1_reg_738[5]_i_6_n_12 ),
        .O(\ap_CS_fsm_reg[2]_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \select_ln290_1_reg_738[5]_i_3 
       (.I0(CO),
        .I1(\grp_gsm_add_fu_237/sum_fu_54_p2 ),
        .O(\select_ln290_1_reg_738[5]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h02220000CCCCCFFF)) 
    \select_ln290_1_reg_738[5]_i_4 
       (.I0(add_ln39_fu_48_p2[7]),
        .I1(\select_ln290_1_reg_738_reg[0] ),
        .I2(\select_ln290_1_reg_738_reg[0]_0 ),
        .I3(O[1]),
        .I4(add_ln39_fu_48_p2[6]),
        .I5(icmp_ln40_fu_60_p2_carry_i_4_n_12),
        .O(\select_ln290_1_reg_738[5]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDF1FDFE)) 
    \select_ln290_1_reg_738[5]_i_5 
       (.I0(add_ln39_fu_48_p2[7]),
        .I1(\select_ln290_1_reg_738_reg[0] ),
        .I2(\select_ln290_1_reg_738[5]_i_8_n_12 ),
        .I3(add_ln39_fu_48_p2[6]),
        .I4(icmp_ln40_fu_60_p2_carry_i_4_n_12),
        .I5(CO),
        .O(add_ln290_fu_353_p2));
  LUT6 #(
    .INIT(64'h00000000FDFF3330)) 
    \select_ln290_1_reg_738[5]_i_6 
       (.I0(add_ln39_fu_48_p2[7]),
        .I1(\select_ln290_1_reg_738_reg[0] ),
        .I2(\select_ln290_1_reg_738[5]_i_8_n_12 ),
        .I3(add_ln39_fu_48_p2[6]),
        .I4(icmp_ln40_fu_60_p2_carry_i_4_n_12),
        .I5(CO),
        .O(\select_ln290_1_reg_738[5]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'h000E0E0ECCEEEEEE)) 
    \select_ln290_1_reg_738[5]_i_7 
       (.I0(add_ln39_fu_48_p2[7]),
        .I1(\select_ln290_1_reg_738_reg[0] ),
        .I2(add_ln39_fu_48_p2[6]),
        .I3(O[1]),
        .I4(\select_ln290_1_reg_738_reg[0]_0 ),
        .I5(icmp_ln40_fu_60_p2_carry_i_4_n_12),
        .O(\grp_gsm_add_fu_237/sum_fu_54_p2 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln290_1_reg_738[5]_i_8 
       (.I0(\select_ln290_1_reg_738_reg[0]_0 ),
        .I1(O[1]),
        .O(\select_ln290_1_reg_738[5]_i_8_n_12 ));
  LUT5 #(
    .INIT(32'h1F8F0000)) 
    \select_ln292_1_reg_758[0]_i_1 
       (.I0(\select_ln290_1_reg_738[5]_i_6_n_12 ),
        .I1(\select_ln290_1_reg_738[4]_i_2_n_12 ),
        .I2(Q[2]),
        .I3(\select_ln290_1_reg_738[5]_i_3_n_12 ),
        .I4(\select_ln290_1_reg_738[0]_i_2_n_12 ),
        .O(\ap_CS_fsm_reg[3]_6 ));
  LUT5 #(
    .INIT(32'h1F8F0000)) 
    \select_ln292_1_reg_758[1]_i_1 
       (.I0(\select_ln290_1_reg_738[5]_i_6_n_12 ),
        .I1(\select_ln290_1_reg_738[4]_i_2_n_12 ),
        .I2(Q[2]),
        .I3(\select_ln290_1_reg_738[5]_i_3_n_12 ),
        .I4(\select_ln290_1_reg_738[1]_i_2_n_12 ),
        .O(\ap_CS_fsm_reg[3]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h1F8F0000)) 
    \select_ln292_1_reg_758[2]_i_1 
       (.I0(\select_ln290_1_reg_738[5]_i_6_n_12 ),
        .I1(\select_ln290_1_reg_738[4]_i_2_n_12 ),
        .I2(Q[2]),
        .I3(\select_ln290_1_reg_738[5]_i_3_n_12 ),
        .I4(\select_ln290_1_reg_738[2]_i_2_n_12 ),
        .O(\ap_CS_fsm_reg[3]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h1F8F0000)) 
    \select_ln292_1_reg_758[3]_i_1 
       (.I0(\select_ln290_1_reg_738[5]_i_6_n_12 ),
        .I1(\select_ln290_1_reg_738[4]_i_2_n_12 ),
        .I2(Q[2]),
        .I3(\select_ln290_1_reg_738[5]_i_3_n_12 ),
        .I4(\select_ln290_1_reg_738[3]_i_2_n_12 ),
        .O(\ap_CS_fsm_reg[3]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \select_ln292_1_reg_758[4]_i_1 
       (.I0(\select_ln290_1_reg_738[5]_i_6_n_12 ),
        .I1(\select_ln290_1_reg_738[4]_i_2_n_12 ),
        .I2(\select_ln290_1_reg_738[5]_i_3_n_12 ),
        .I3(Q[2]),
        .O(SS));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h1303)) 
    \select_ln292_1_reg_758[4]_i_2 
       (.I0(\select_ln290_1_reg_738[5]_i_6_n_12 ),
        .I1(\select_ln290_1_reg_738[4]_i_2_n_12 ),
        .I2(Q[2]),
        .I3(\select_ln290_1_reg_738[5]_i_3_n_12 ),
        .O(\ap_CS_fsm_reg[3]_7 ));
  LUT6 #(
    .INIT(64'hF0F0F0F08000F0F0)) 
    \select_ln295_1_reg_778[0]_i_1 
       (.I0(\select_ln290_1_reg_738[5]_i_6_n_12 ),
        .I1(\select_ln290_1_reg_738[4]_i_2_n_12 ),
        .I2(\select_ln290_1_reg_738[0]_i_2_n_12 ),
        .I3(\select_ln290_1_reg_738[3]_i_2_n_12 ),
        .I4(Q[3]),
        .I5(\select_ln290_1_reg_738[5]_i_3_n_12 ),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F08000F0F0)) 
    \select_ln295_1_reg_778[1]_i_1 
       (.I0(\select_ln290_1_reg_738[5]_i_6_n_12 ),
        .I1(\select_ln290_1_reg_738[4]_i_2_n_12 ),
        .I2(\select_ln290_1_reg_738[1]_i_2_n_12 ),
        .I3(\select_ln290_1_reg_738[3]_i_2_n_12 ),
        .I4(Q[3]),
        .I5(\select_ln290_1_reg_738[5]_i_3_n_12 ),
        .O(\ap_CS_fsm_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hEFAB000000000000)) 
    \select_ln295_1_reg_778[2]_i_1 
       (.I0(\select_ln290_1_reg_738[5]_i_6_n_12 ),
        .I1(\select_ln295_1_reg_778[3]_i_2_n_12 ),
        .I2(CO),
        .I3(\select_ln290_1_reg_738[3]_i_2_n_12 ),
        .I4(\select_ln290_1_reg_738[5]_i_3_n_12 ),
        .I5(Q[3]),
        .O(\ap_CS_fsm_reg[4] ));
  LUT6 #(
    .INIT(64'hF0F0F0F08000F0F0)) 
    \select_ln295_1_reg_778[2]_i_2 
       (.I0(\select_ln290_1_reg_738[5]_i_6_n_12 ),
        .I1(\select_ln290_1_reg_738[4]_i_2_n_12 ),
        .I2(\select_ln290_1_reg_738[2]_i_2_n_12 ),
        .I3(\select_ln290_1_reg_738[3]_i_2_n_12 ),
        .I4(Q[3]),
        .I5(\select_ln290_1_reg_738[5]_i_3_n_12 ),
        .O(\ap_CS_fsm_reg[4]_2 ));
  LUT6 #(
    .INIT(64'hEFFF0000EFFF00FF)) 
    \select_ln295_1_reg_778[3]_i_1 
       (.I0(\select_ln290_1_reg_738[5]_i_6_n_12 ),
        .I1(\select_ln295_1_reg_778[3]_i_2_n_12 ),
        .I2(CO),
        .I3(\select_ln290_1_reg_738[3]_i_2_n_12 ),
        .I4(\select_ln290_1_reg_738[5]_i_3_n_12 ),
        .I5(Q[3]),
        .O(\ap_CS_fsm_reg[4]_3 ));
  LUT6 #(
    .INIT(64'h000D0000F0F0F0FF)) 
    \select_ln295_1_reg_778[3]_i_2 
       (.I0(add_ln39_fu_48_p2[6]),
        .I1(add_ln39_fu_48_p2[7]),
        .I2(\select_ln290_1_reg_738_reg[0] ),
        .I3(\select_ln290_1_reg_738[5]_i_8_n_12 ),
        .I4(add_ln39_fu_48_p2[5]),
        .I5(\select_ln295_1_reg_778[3]_i_3_n_12 ),
        .O(\select_ln295_1_reg_778[3]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'h00000000CC808080)) 
    \select_ln295_1_reg_778[3]_i_3 
       (.I0(add_ln39_fu_48_p2[3]),
        .I1(\select_ln290_1_reg_738[2]_i_3_n_12 ),
        .I2(add_ln39_fu_48_p2[4]),
        .I3(O[1]),
        .I4(\select_ln290_1_reg_738_reg[0]_0 ),
        .I5(\select_ln290_1_reg_738_reg[0] ),
        .O(\select_ln295_1_reg_778[3]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'h0000000000002EE2)) 
    \select_ln295_1_reg_778[4]_i_1 
       (.I0(select_ln295_1_reg_778),
        .I1(Q[3]),
        .I2(\select_ln290_1_reg_738[3]_i_2_n_12 ),
        .I3(\select_ln290_1_reg_738[4]_i_2_n_12 ),
        .I4(\select_ln295_1_reg_778[4]_i_2_n_12 ),
        .I5(\ap_CS_fsm_reg[4] ),
        .O(\select_ln295_1_reg_778_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h00007F00)) 
    \select_ln295_1_reg_778[4]_i_2 
       (.I0(\select_ln290_1_reg_738[5]_i_6_n_12 ),
        .I1(\select_ln290_1_reg_738[4]_i_2_n_12 ),
        .I2(\select_ln290_1_reg_738[3]_i_2_n_12 ),
        .I3(Q[3]),
        .I4(\select_ln290_1_reg_738[5]_i_3_n_12 ),
        .O(\select_ln295_1_reg_778[4]_i_2_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln297_1_reg_788[0]_i_1 
       (.I0(\select_ln290_1_reg_738[0]_i_2_n_12 ),
        .I1(\select_ln297_1_reg_788[1]_i_2_n_12 ),
        .O(\select_ln297_1_reg_788[1]_i_2_1 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln297_1_reg_788[1]_i_1 
       (.I0(\select_ln290_1_reg_738[1]_i_2_n_12 ),
        .I1(\select_ln297_1_reg_788[1]_i_2_n_12 ),
        .O(\select_ln297_1_reg_788[1]_i_2_0 ));
  LUT6 #(
    .INIT(64'h0000000C30000008)) 
    \select_ln297_1_reg_788[1]_i_2 
       (.I0(CO),
        .I1(\select_ln290_1_reg_738[5]_i_3_n_12 ),
        .I2(\select_ln290_1_reg_738[4]_i_2_n_12 ),
        .I3(\select_ln290_1_reg_738[5]_i_6_n_12 ),
        .I4(\select_ln290_1_reg_738[2]_i_2_n_12 ),
        .I5(\select_ln290_1_reg_738[3]_i_3_n_12 ),
        .O(\select_ln297_1_reg_788[1]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFFFE000000000000)) 
    \select_ln297_1_reg_788[2]_i_1 
       (.I0(\select_ln290_1_reg_738[5]_i_6_n_12 ),
        .I1(\select_ln290_1_reg_738[4]_i_2_n_12 ),
        .I2(\select_ln290_1_reg_738[2]_i_2_n_12 ),
        .I3(\select_ln290_1_reg_738[3]_i_2_n_12 ),
        .I4(Q[4]),
        .I5(\select_ln290_1_reg_738[5]_i_3_n_12 ),
        .O(\ap_CS_fsm_reg[5] ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \select_ln297_1_reg_788[2]_i_2 
       (.I0(\select_ln290_1_reg_738[5]_i_6_n_12 ),
        .I1(\select_ln290_1_reg_738[4]_i_2_n_12 ),
        .I2(\select_ln290_1_reg_738[2]_i_2_n_12 ),
        .I3(\select_ln290_1_reg_738[3]_i_2_n_12 ),
        .I4(\select_ln290_1_reg_738[5]_i_3_n_12 ),
        .O(\select_ln290_1_reg_738[5]_i_3_0 ));
  LUT5 #(
    .INIT(32'h3C00AAAA)) 
    \select_ln297_1_reg_788[3]_i_1 
       (.I0(select_ln297_1_reg_788),
        .I1(\select_ln290_1_reg_738[2]_i_2_n_12 ),
        .I2(\select_ln290_1_reg_738[3]_i_2_n_12 ),
        .I3(\select_ln297_1_reg_788[1]_i_2_n_12 ),
        .I4(Q[4]),
        .O(\select_ln297_1_reg_788_reg[3] ));
  LUT4 #(
    .INIT(16'h01FE)) 
    sum_fu_54_p2_carry__0_i_3__1
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(reg_276[15]),
        .O(\ap_CS_fsm_reg[3]_2 [5]));
  LUT4 #(
    .INIT(16'h01FE)) 
    sum_fu_54_p2_carry__0_i_4__1
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(P[7]),
        .O(\ap_CS_fsm_reg[3]_2 [4]));
  LUT4 #(
    .INIT(16'h01FE)) 
    sum_fu_54_p2_carry__0_i_5__1
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(P[6]),
        .O(\ap_CS_fsm_reg[3]_2 [3]));
  LUT4 #(
    .INIT(16'h01FE)) 
    sum_fu_54_p2_carry__0_i_6__1
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(P[5]),
        .O(\ap_CS_fsm_reg[3]_2 [2]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_fu_54_p2_carry__0_i_7__1
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(reg_276[11]),
        .O(\ap_CS_fsm_reg[3]_2 [1]));
  LUT4 #(
    .INIT(16'hFB04)) 
    sum_fu_54_p2_carry__0_i_8__1
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(P[4]),
        .O(\ap_CS_fsm_reg[3]_2 [0]));
  LUT4 #(
    .INIT(16'h0DF2)) 
    sum_fu_54_p2_carry_i_3__1
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(reg_276[9]),
        .O(\ap_CS_fsm_reg[3]_1 [3]));
  LUT3 #(
    .INIT(8'h1E)) 
    sum_fu_54_p2_carry_i_4__1
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(reg_276[8]),
        .O(\ap_CS_fsm_reg[3]_1 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_54_p2_carry_i_5__1
       (.I0(Q[4]),
        .I1(reg_276[7]),
        .O(\ap_CS_fsm_reg[3]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_54_p2_carry_i_6__1
       (.I0(Q[4]),
        .I1(reg_276[3]),
        .O(\ap_CS_fsm_reg[3]_1 [0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0[15],LARc_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,B,B[0],Q[3],Q[3],1'b0,Q[3],1'b0,1'b0,Q[3],Q[3],1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:32],tmp_product_n_86,reg_276[15],P[7:5],reg_276[11],P[4],reg_276[9:7],P[3:1],reg_276[3],P[0],tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_product_i_1__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(CEP));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h1)) 
    tmp_product_i_2
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(B[3]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'hE)) 
    tmp_product_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(B[2]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_4
       (.I0(Q[3]),
        .O(B[1]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h2)) 
    tmp_product_i_5
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(B[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1
   (P,
    CEB2,
    B,
    DI,
    D,
    \ap_CS_fsm_reg[15]_rep__2 ,
    \ap_CS_fsm_reg[15]_rep__2_0 ,
    \ap_CS_fsm_reg[15]_rep__2_1 ,
    ap_clk,
    Q,
    O,
    \empty_67_fu_138_reg[7] ,
    \empty_67_fu_138_reg[39] ,
    \empty_67_fu_138_reg[39]_0 ,
    \empty_67_fu_138_reg[39]_1 ,
    \empty_67_fu_138_reg[15] ,
    \empty_67_fu_138_reg[23] ,
    \empty_67_fu_138_reg[31] ,
    indata_q1,
    indata_q0,
    \add_ln119_1_reg_2088_reg[63] ,
    S,
    \add_ln119_1_reg_2088_reg[47] ,
    \add_ln119_1_reg_2088_reg[55] ,
    \add_ln119_1_reg_2088_reg[63]_0 ,
    \empty_67_fu_138_reg[7]_0 ,
    \empty_67_fu_138_reg[7]_1 ,
    \empty_67_fu_138_reg[7]_2 ,
    \empty_67_fu_138_reg[7]_3 ,
    \empty_67_fu_138_reg[7]_4 ,
    \empty_67_fu_138_reg[7]_5 ,
    \empty_67_fu_138_reg[7]_6 ,
    \empty_67_fu_138_reg[7]_7 ,
    \empty_67_fu_138_reg[15]_0 ,
    \empty_67_fu_138_reg[15]_1 ,
    \empty_67_fu_138_reg[15]_2 ,
    \empty_67_fu_138_reg[15]_3 ,
    \empty_67_fu_138_reg[15]_4 ,
    \empty_67_fu_138_reg[15]_5 ,
    \empty_67_fu_138_reg[15]_6 ,
    \empty_67_fu_138_reg[15]_7 ,
    \empty_67_fu_138_reg[23]_0 ,
    \empty_67_fu_138_reg[23]_1 ,
    \empty_67_fu_138_reg[23]_2 ,
    \empty_67_fu_138_reg[23]_3 ,
    \empty_67_fu_138_reg[23]_4 ,
    \empty_67_fu_138_reg[23]_5 ,
    \empty_67_fu_138_reg[23]_6 ,
    \empty_67_fu_138_reg[23]_7 ,
    \empty_67_fu_138_reg[31]_0 ,
    \empty_67_fu_138_reg[31]_1 ,
    \empty_67_fu_138_reg[31]_2 ,
    \empty_67_fu_138_reg[31]_3 ,
    \empty_67_fu_138_reg[31]_4 ,
    \empty_67_fu_138_reg[31]_5 ,
    \empty_67_fu_138_reg[31]_6 ,
    \empty_67_fu_138_reg[31]_7 ,
    \empty_67_fu_138_reg[39]_2 ,
    \empty_67_fu_138_reg[39]_3 );
  output [1:0]P;
  output CEB2;
  output [15:0]B;
  output [0:0]DI;
  output [63:0]D;
  output [31:0]\ap_CS_fsm_reg[15]_rep__2 ;
  output [0:0]\ap_CS_fsm_reg[15]_rep__2_0 ;
  output [0:0]\ap_CS_fsm_reg[15]_rep__2_1 ;
  input ap_clk;
  input [2:0]Q;
  input [7:0]O;
  input \empty_67_fu_138_reg[7] ;
  input [31:0]\empty_67_fu_138_reg[39] ;
  input [31:0]\empty_67_fu_138_reg[39]_0 ;
  input [32:0]\empty_67_fu_138_reg[39]_1 ;
  input [7:0]\empty_67_fu_138_reg[15] ;
  input [7:0]\empty_67_fu_138_reg[23] ;
  input [7:0]\empty_67_fu_138_reg[31] ;
  input [15:0]indata_q1;
  input [15:0]indata_q0;
  input [61:0]\add_ln119_1_reg_2088_reg[63] ;
  input [6:0]S;
  input [7:0]\add_ln119_1_reg_2088_reg[47] ;
  input [7:0]\add_ln119_1_reg_2088_reg[55] ;
  input [7:0]\add_ln119_1_reg_2088_reg[63]_0 ;
  input [0:0]\empty_67_fu_138_reg[7]_0 ;
  input \empty_67_fu_138_reg[7]_1 ;
  input \empty_67_fu_138_reg[7]_2 ;
  input \empty_67_fu_138_reg[7]_3 ;
  input \empty_67_fu_138_reg[7]_4 ;
  input \empty_67_fu_138_reg[7]_5 ;
  input \empty_67_fu_138_reg[7]_6 ;
  input \empty_67_fu_138_reg[7]_7 ;
  input \empty_67_fu_138_reg[15]_0 ;
  input \empty_67_fu_138_reg[15]_1 ;
  input \empty_67_fu_138_reg[15]_2 ;
  input \empty_67_fu_138_reg[15]_3 ;
  input \empty_67_fu_138_reg[15]_4 ;
  input \empty_67_fu_138_reg[15]_5 ;
  input \empty_67_fu_138_reg[15]_6 ;
  input \empty_67_fu_138_reg[15]_7 ;
  input \empty_67_fu_138_reg[23]_0 ;
  input \empty_67_fu_138_reg[23]_1 ;
  input \empty_67_fu_138_reg[23]_2 ;
  input \empty_67_fu_138_reg[23]_3 ;
  input \empty_67_fu_138_reg[23]_4 ;
  input \empty_67_fu_138_reg[23]_5 ;
  input \empty_67_fu_138_reg[23]_6 ;
  input \empty_67_fu_138_reg[23]_7 ;
  input \empty_67_fu_138_reg[31]_0 ;
  input \empty_67_fu_138_reg[31]_1 ;
  input \empty_67_fu_138_reg[31]_2 ;
  input \empty_67_fu_138_reg[31]_3 ;
  input \empty_67_fu_138_reg[31]_4 ;
  input \empty_67_fu_138_reg[31]_5 ;
  input \empty_67_fu_138_reg[31]_6 ;
  input \empty_67_fu_138_reg[31]_7 ;
  input \empty_67_fu_138_reg[39]_2 ;
  input [0:0]\empty_67_fu_138_reg[39]_3 ;

  wire [15:0]B;
  wire CEB2;
  wire [63:0]D;
  wire [0:0]DI;
  wire [7:0]O;
  wire [1:0]P;
  wire [2:0]Q;
  wire [6:0]S;
  wire \add_ln119_1_reg_2088[15]_i_2_n_12 ;
  wire \add_ln119_1_reg_2088[15]_i_3_n_12 ;
  wire \add_ln119_1_reg_2088[15]_i_4_n_12 ;
  wire \add_ln119_1_reg_2088[15]_i_5_n_12 ;
  wire \add_ln119_1_reg_2088[15]_i_6_n_12 ;
  wire \add_ln119_1_reg_2088[15]_i_7_n_12 ;
  wire \add_ln119_1_reg_2088[15]_i_8_n_12 ;
  wire \add_ln119_1_reg_2088[15]_i_9_n_12 ;
  wire \add_ln119_1_reg_2088[23]_i_2_n_12 ;
  wire \add_ln119_1_reg_2088[23]_i_3_n_12 ;
  wire \add_ln119_1_reg_2088[23]_i_4_n_12 ;
  wire \add_ln119_1_reg_2088[23]_i_5_n_12 ;
  wire \add_ln119_1_reg_2088[23]_i_6_n_12 ;
  wire \add_ln119_1_reg_2088[23]_i_7_n_12 ;
  wire \add_ln119_1_reg_2088[23]_i_8_n_12 ;
  wire \add_ln119_1_reg_2088[23]_i_9_n_12 ;
  wire \add_ln119_1_reg_2088[31]_i_2_n_12 ;
  wire \add_ln119_1_reg_2088[31]_i_3_n_12 ;
  wire \add_ln119_1_reg_2088[31]_i_4_n_12 ;
  wire \add_ln119_1_reg_2088[31]_i_5_n_12 ;
  wire \add_ln119_1_reg_2088[31]_i_6_n_12 ;
  wire \add_ln119_1_reg_2088[31]_i_7_n_12 ;
  wire \add_ln119_1_reg_2088[31]_i_8_n_12 ;
  wire \add_ln119_1_reg_2088[31]_i_9_n_12 ;
  wire \add_ln119_1_reg_2088[39]_i_10_n_12 ;
  wire \add_ln119_1_reg_2088[39]_i_2_n_12 ;
  wire \add_ln119_1_reg_2088[7]_i_2_n_12 ;
  wire \add_ln119_1_reg_2088[7]_i_3_n_12 ;
  wire \add_ln119_1_reg_2088[7]_i_4_n_12 ;
  wire \add_ln119_1_reg_2088[7]_i_5_n_12 ;
  wire \add_ln119_1_reg_2088[7]_i_6_n_12 ;
  wire \add_ln119_1_reg_2088[7]_i_7_n_12 ;
  wire \add_ln119_1_reg_2088[7]_i_8_n_12 ;
  wire \add_ln119_1_reg_2088[7]_i_9_n_12 ;
  wire \add_ln119_1_reg_2088_reg[15]_i_1_n_12 ;
  wire \add_ln119_1_reg_2088_reg[15]_i_1_n_13 ;
  wire \add_ln119_1_reg_2088_reg[15]_i_1_n_14 ;
  wire \add_ln119_1_reg_2088_reg[15]_i_1_n_15 ;
  wire \add_ln119_1_reg_2088_reg[15]_i_1_n_16 ;
  wire \add_ln119_1_reg_2088_reg[15]_i_1_n_17 ;
  wire \add_ln119_1_reg_2088_reg[15]_i_1_n_18 ;
  wire \add_ln119_1_reg_2088_reg[15]_i_1_n_19 ;
  wire \add_ln119_1_reg_2088_reg[23]_i_1_n_12 ;
  wire \add_ln119_1_reg_2088_reg[23]_i_1_n_13 ;
  wire \add_ln119_1_reg_2088_reg[23]_i_1_n_14 ;
  wire \add_ln119_1_reg_2088_reg[23]_i_1_n_15 ;
  wire \add_ln119_1_reg_2088_reg[23]_i_1_n_16 ;
  wire \add_ln119_1_reg_2088_reg[23]_i_1_n_17 ;
  wire \add_ln119_1_reg_2088_reg[23]_i_1_n_18 ;
  wire \add_ln119_1_reg_2088_reg[23]_i_1_n_19 ;
  wire \add_ln119_1_reg_2088_reg[31]_i_1_n_12 ;
  wire \add_ln119_1_reg_2088_reg[31]_i_1_n_13 ;
  wire \add_ln119_1_reg_2088_reg[31]_i_1_n_14 ;
  wire \add_ln119_1_reg_2088_reg[31]_i_1_n_15 ;
  wire \add_ln119_1_reg_2088_reg[31]_i_1_n_16 ;
  wire \add_ln119_1_reg_2088_reg[31]_i_1_n_17 ;
  wire \add_ln119_1_reg_2088_reg[31]_i_1_n_18 ;
  wire \add_ln119_1_reg_2088_reg[31]_i_1_n_19 ;
  wire \add_ln119_1_reg_2088_reg[39]_i_1_n_12 ;
  wire \add_ln119_1_reg_2088_reg[39]_i_1_n_13 ;
  wire \add_ln119_1_reg_2088_reg[39]_i_1_n_14 ;
  wire \add_ln119_1_reg_2088_reg[39]_i_1_n_15 ;
  wire \add_ln119_1_reg_2088_reg[39]_i_1_n_16 ;
  wire \add_ln119_1_reg_2088_reg[39]_i_1_n_17 ;
  wire \add_ln119_1_reg_2088_reg[39]_i_1_n_18 ;
  wire \add_ln119_1_reg_2088_reg[39]_i_1_n_19 ;
  wire [7:0]\add_ln119_1_reg_2088_reg[47] ;
  wire \add_ln119_1_reg_2088_reg[47]_i_1_n_12 ;
  wire \add_ln119_1_reg_2088_reg[47]_i_1_n_13 ;
  wire \add_ln119_1_reg_2088_reg[47]_i_1_n_14 ;
  wire \add_ln119_1_reg_2088_reg[47]_i_1_n_15 ;
  wire \add_ln119_1_reg_2088_reg[47]_i_1_n_16 ;
  wire \add_ln119_1_reg_2088_reg[47]_i_1_n_17 ;
  wire \add_ln119_1_reg_2088_reg[47]_i_1_n_18 ;
  wire \add_ln119_1_reg_2088_reg[47]_i_1_n_19 ;
  wire [7:0]\add_ln119_1_reg_2088_reg[55] ;
  wire \add_ln119_1_reg_2088_reg[55]_i_1_n_12 ;
  wire \add_ln119_1_reg_2088_reg[55]_i_1_n_13 ;
  wire \add_ln119_1_reg_2088_reg[55]_i_1_n_14 ;
  wire \add_ln119_1_reg_2088_reg[55]_i_1_n_15 ;
  wire \add_ln119_1_reg_2088_reg[55]_i_1_n_16 ;
  wire \add_ln119_1_reg_2088_reg[55]_i_1_n_17 ;
  wire \add_ln119_1_reg_2088_reg[55]_i_1_n_18 ;
  wire \add_ln119_1_reg_2088_reg[55]_i_1_n_19 ;
  wire [61:0]\add_ln119_1_reg_2088_reg[63] ;
  wire [7:0]\add_ln119_1_reg_2088_reg[63]_0 ;
  wire \add_ln119_1_reg_2088_reg[63]_i_1_n_13 ;
  wire \add_ln119_1_reg_2088_reg[63]_i_1_n_14 ;
  wire \add_ln119_1_reg_2088_reg[63]_i_1_n_15 ;
  wire \add_ln119_1_reg_2088_reg[63]_i_1_n_16 ;
  wire \add_ln119_1_reg_2088_reg[63]_i_1_n_17 ;
  wire \add_ln119_1_reg_2088_reg[63]_i_1_n_18 ;
  wire \add_ln119_1_reg_2088_reg[63]_i_1_n_19 ;
  wire \add_ln119_1_reg_2088_reg[7]_i_1_n_12 ;
  wire \add_ln119_1_reg_2088_reg[7]_i_1_n_13 ;
  wire \add_ln119_1_reg_2088_reg[7]_i_1_n_14 ;
  wire \add_ln119_1_reg_2088_reg[7]_i_1_n_15 ;
  wire \add_ln119_1_reg_2088_reg[7]_i_1_n_16 ;
  wire \add_ln119_1_reg_2088_reg[7]_i_1_n_17 ;
  wire \add_ln119_1_reg_2088_reg[7]_i_1_n_18 ;
  wire \add_ln119_1_reg_2088_reg[7]_i_1_n_19 ;
  wire [31:0]\ap_CS_fsm_reg[15]_rep__2 ;
  wire [0:0]\ap_CS_fsm_reg[15]_rep__2_0 ;
  wire [0:0]\ap_CS_fsm_reg[15]_rep__2_1 ;
  wire ap_clk;
  wire \empty_67_fu_138[15]_i_10_n_12 ;
  wire \empty_67_fu_138[15]_i_11_n_12 ;
  wire \empty_67_fu_138[15]_i_12_n_12 ;
  wire \empty_67_fu_138[15]_i_13_n_12 ;
  wire \empty_67_fu_138[15]_i_14_n_12 ;
  wire \empty_67_fu_138[15]_i_15_n_12 ;
  wire \empty_67_fu_138[15]_i_16_n_12 ;
  wire \empty_67_fu_138[15]_i_17_n_12 ;
  wire \empty_67_fu_138[15]_i_2_n_12 ;
  wire \empty_67_fu_138[15]_i_3_n_12 ;
  wire \empty_67_fu_138[15]_i_4_n_12 ;
  wire \empty_67_fu_138[15]_i_5_n_12 ;
  wire \empty_67_fu_138[15]_i_6_n_12 ;
  wire \empty_67_fu_138[15]_i_7_n_12 ;
  wire \empty_67_fu_138[15]_i_8_n_12 ;
  wire \empty_67_fu_138[15]_i_9_n_12 ;
  wire \empty_67_fu_138[23]_i_10_n_12 ;
  wire \empty_67_fu_138[23]_i_11_n_12 ;
  wire \empty_67_fu_138[23]_i_12_n_12 ;
  wire \empty_67_fu_138[23]_i_13_n_12 ;
  wire \empty_67_fu_138[23]_i_14_n_12 ;
  wire \empty_67_fu_138[23]_i_15_n_12 ;
  wire \empty_67_fu_138[23]_i_16_n_12 ;
  wire \empty_67_fu_138[23]_i_17_n_12 ;
  wire \empty_67_fu_138[23]_i_2_n_12 ;
  wire \empty_67_fu_138[23]_i_3_n_12 ;
  wire \empty_67_fu_138[23]_i_4_n_12 ;
  wire \empty_67_fu_138[23]_i_5_n_12 ;
  wire \empty_67_fu_138[23]_i_6_n_12 ;
  wire \empty_67_fu_138[23]_i_7_n_12 ;
  wire \empty_67_fu_138[23]_i_8_n_12 ;
  wire \empty_67_fu_138[23]_i_9_n_12 ;
  wire \empty_67_fu_138[31]_i_10_n_12 ;
  wire \empty_67_fu_138[31]_i_11_n_12 ;
  wire \empty_67_fu_138[31]_i_12_n_12 ;
  wire \empty_67_fu_138[31]_i_13_n_12 ;
  wire \empty_67_fu_138[31]_i_14_n_12 ;
  wire \empty_67_fu_138[31]_i_15_n_12 ;
  wire \empty_67_fu_138[31]_i_16_n_12 ;
  wire \empty_67_fu_138[31]_i_17_n_12 ;
  wire \empty_67_fu_138[31]_i_2_n_12 ;
  wire \empty_67_fu_138[31]_i_3_n_12 ;
  wire \empty_67_fu_138[31]_i_4_n_12 ;
  wire \empty_67_fu_138[31]_i_5_n_12 ;
  wire \empty_67_fu_138[31]_i_6_n_12 ;
  wire \empty_67_fu_138[31]_i_7_n_12 ;
  wire \empty_67_fu_138[31]_i_8_n_12 ;
  wire \empty_67_fu_138[31]_i_9_n_12 ;
  wire \empty_67_fu_138[7]_i_10_n_12 ;
  wire \empty_67_fu_138[7]_i_11_n_12 ;
  wire \empty_67_fu_138[7]_i_12_n_12 ;
  wire \empty_67_fu_138[7]_i_13_n_12 ;
  wire \empty_67_fu_138[7]_i_14_n_12 ;
  wire \empty_67_fu_138[7]_i_15_n_12 ;
  wire \empty_67_fu_138[7]_i_2_n_12 ;
  wire \empty_67_fu_138[7]_i_3_n_12 ;
  wire \empty_67_fu_138[7]_i_4_n_12 ;
  wire \empty_67_fu_138[7]_i_5_n_12 ;
  wire \empty_67_fu_138[7]_i_6_n_12 ;
  wire \empty_67_fu_138[7]_i_7_n_12 ;
  wire \empty_67_fu_138[7]_i_8_n_12 ;
  wire \empty_67_fu_138[7]_i_9_n_12 ;
  wire [7:0]\empty_67_fu_138_reg[15] ;
  wire \empty_67_fu_138_reg[15]_0 ;
  wire \empty_67_fu_138_reg[15]_1 ;
  wire \empty_67_fu_138_reg[15]_2 ;
  wire \empty_67_fu_138_reg[15]_3 ;
  wire \empty_67_fu_138_reg[15]_4 ;
  wire \empty_67_fu_138_reg[15]_5 ;
  wire \empty_67_fu_138_reg[15]_6 ;
  wire \empty_67_fu_138_reg[15]_7 ;
  wire \empty_67_fu_138_reg[15]_i_1_n_12 ;
  wire \empty_67_fu_138_reg[15]_i_1_n_13 ;
  wire \empty_67_fu_138_reg[15]_i_1_n_14 ;
  wire \empty_67_fu_138_reg[15]_i_1_n_15 ;
  wire \empty_67_fu_138_reg[15]_i_1_n_16 ;
  wire \empty_67_fu_138_reg[15]_i_1_n_17 ;
  wire \empty_67_fu_138_reg[15]_i_1_n_18 ;
  wire \empty_67_fu_138_reg[15]_i_1_n_19 ;
  wire [7:0]\empty_67_fu_138_reg[23] ;
  wire \empty_67_fu_138_reg[23]_0 ;
  wire \empty_67_fu_138_reg[23]_1 ;
  wire \empty_67_fu_138_reg[23]_2 ;
  wire \empty_67_fu_138_reg[23]_3 ;
  wire \empty_67_fu_138_reg[23]_4 ;
  wire \empty_67_fu_138_reg[23]_5 ;
  wire \empty_67_fu_138_reg[23]_6 ;
  wire \empty_67_fu_138_reg[23]_7 ;
  wire \empty_67_fu_138_reg[23]_i_1_n_12 ;
  wire \empty_67_fu_138_reg[23]_i_1_n_13 ;
  wire \empty_67_fu_138_reg[23]_i_1_n_14 ;
  wire \empty_67_fu_138_reg[23]_i_1_n_15 ;
  wire \empty_67_fu_138_reg[23]_i_1_n_16 ;
  wire \empty_67_fu_138_reg[23]_i_1_n_17 ;
  wire \empty_67_fu_138_reg[23]_i_1_n_18 ;
  wire \empty_67_fu_138_reg[23]_i_1_n_19 ;
  wire [7:0]\empty_67_fu_138_reg[31] ;
  wire \empty_67_fu_138_reg[31]_0 ;
  wire \empty_67_fu_138_reg[31]_1 ;
  wire \empty_67_fu_138_reg[31]_2 ;
  wire \empty_67_fu_138_reg[31]_3 ;
  wire \empty_67_fu_138_reg[31]_4 ;
  wire \empty_67_fu_138_reg[31]_5 ;
  wire \empty_67_fu_138_reg[31]_6 ;
  wire \empty_67_fu_138_reg[31]_7 ;
  wire \empty_67_fu_138_reg[31]_i_1_n_13 ;
  wire \empty_67_fu_138_reg[31]_i_1_n_14 ;
  wire \empty_67_fu_138_reg[31]_i_1_n_15 ;
  wire \empty_67_fu_138_reg[31]_i_1_n_16 ;
  wire \empty_67_fu_138_reg[31]_i_1_n_17 ;
  wire \empty_67_fu_138_reg[31]_i_1_n_18 ;
  wire \empty_67_fu_138_reg[31]_i_1_n_19 ;
  wire [31:0]\empty_67_fu_138_reg[39] ;
  wire [31:0]\empty_67_fu_138_reg[39]_0 ;
  wire [32:0]\empty_67_fu_138_reg[39]_1 ;
  wire \empty_67_fu_138_reg[39]_2 ;
  wire [0:0]\empty_67_fu_138_reg[39]_3 ;
  wire \empty_67_fu_138_reg[7] ;
  wire [0:0]\empty_67_fu_138_reg[7]_0 ;
  wire \empty_67_fu_138_reg[7]_1 ;
  wire \empty_67_fu_138_reg[7]_2 ;
  wire \empty_67_fu_138_reg[7]_3 ;
  wire \empty_67_fu_138_reg[7]_4 ;
  wire \empty_67_fu_138_reg[7]_5 ;
  wire \empty_67_fu_138_reg[7]_6 ;
  wire \empty_67_fu_138_reg[7]_7 ;
  wire \empty_67_fu_138_reg[7]_i_1_n_12 ;
  wire \empty_67_fu_138_reg[7]_i_1_n_13 ;
  wire \empty_67_fu_138_reg[7]_i_1_n_14 ;
  wire \empty_67_fu_138_reg[7]_i_1_n_15 ;
  wire \empty_67_fu_138_reg[7]_i_1_n_16 ;
  wire \empty_67_fu_138_reg[7]_i_1_n_17 ;
  wire \empty_67_fu_138_reg[7]_i_1_n_18 ;
  wire \empty_67_fu_138_reg[7]_i_1_n_19 ;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [7:7]\NLW_add_ln119_1_reg_2088_reg[63]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[15]_i_2 
       (.I0(\add_ln119_1_reg_2088_reg[63] [15]),
        .I1(tmp_product_n_102),
        .O(\add_ln119_1_reg_2088[15]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[15]_i_3 
       (.I0(\add_ln119_1_reg_2088_reg[63] [14]),
        .I1(tmp_product_n_103),
        .O(\add_ln119_1_reg_2088[15]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[15]_i_4 
       (.I0(\add_ln119_1_reg_2088_reg[63] [13]),
        .I1(tmp_product_n_104),
        .O(\add_ln119_1_reg_2088[15]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[15]_i_5 
       (.I0(\add_ln119_1_reg_2088_reg[63] [12]),
        .I1(tmp_product_n_105),
        .O(\add_ln119_1_reg_2088[15]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[15]_i_6 
       (.I0(\add_ln119_1_reg_2088_reg[63] [11]),
        .I1(tmp_product_n_106),
        .O(\add_ln119_1_reg_2088[15]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[15]_i_7 
       (.I0(\add_ln119_1_reg_2088_reg[63] [10]),
        .I1(tmp_product_n_107),
        .O(\add_ln119_1_reg_2088[15]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[15]_i_8 
       (.I0(\add_ln119_1_reg_2088_reg[63] [9]),
        .I1(tmp_product_n_108),
        .O(\add_ln119_1_reg_2088[15]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[15]_i_9 
       (.I0(\add_ln119_1_reg_2088_reg[63] [8]),
        .I1(tmp_product_n_109),
        .O(\add_ln119_1_reg_2088[15]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[23]_i_2 
       (.I0(\add_ln119_1_reg_2088_reg[63] [23]),
        .I1(tmp_product_n_94),
        .O(\add_ln119_1_reg_2088[23]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[23]_i_3 
       (.I0(\add_ln119_1_reg_2088_reg[63] [22]),
        .I1(tmp_product_n_95),
        .O(\add_ln119_1_reg_2088[23]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[23]_i_4 
       (.I0(\add_ln119_1_reg_2088_reg[63] [21]),
        .I1(tmp_product_n_96),
        .O(\add_ln119_1_reg_2088[23]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[23]_i_5 
       (.I0(\add_ln119_1_reg_2088_reg[63] [20]),
        .I1(tmp_product_n_97),
        .O(\add_ln119_1_reg_2088[23]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[23]_i_6 
       (.I0(\add_ln119_1_reg_2088_reg[63] [19]),
        .I1(tmp_product_n_98),
        .O(\add_ln119_1_reg_2088[23]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[23]_i_7 
       (.I0(\add_ln119_1_reg_2088_reg[63] [18]),
        .I1(tmp_product_n_99),
        .O(\add_ln119_1_reg_2088[23]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[23]_i_8 
       (.I0(\add_ln119_1_reg_2088_reg[63] [17]),
        .I1(tmp_product_n_100),
        .O(\add_ln119_1_reg_2088[23]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[23]_i_9 
       (.I0(\add_ln119_1_reg_2088_reg[63] [16]),
        .I1(tmp_product_n_101),
        .O(\add_ln119_1_reg_2088[23]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[31]_i_2 
       (.I0(P[1]),
        .I1(\add_ln119_1_reg_2088_reg[63] [31]),
        .O(\add_ln119_1_reg_2088[31]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[31]_i_3 
       (.I0(\add_ln119_1_reg_2088_reg[63] [30]),
        .I1(tmp_product_n_87),
        .O(\add_ln119_1_reg_2088[31]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[31]_i_4 
       (.I0(\add_ln119_1_reg_2088_reg[63] [29]),
        .I1(tmp_product_n_88),
        .O(\add_ln119_1_reg_2088[31]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[31]_i_5 
       (.I0(\add_ln119_1_reg_2088_reg[63] [28]),
        .I1(tmp_product_n_89),
        .O(\add_ln119_1_reg_2088[31]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[31]_i_6 
       (.I0(\add_ln119_1_reg_2088_reg[63] [27]),
        .I1(tmp_product_n_90),
        .O(\add_ln119_1_reg_2088[31]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[31]_i_7 
       (.I0(\add_ln119_1_reg_2088_reg[63] [26]),
        .I1(tmp_product_n_91),
        .O(\add_ln119_1_reg_2088[31]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[31]_i_8 
       (.I0(\add_ln119_1_reg_2088_reg[63] [25]),
        .I1(tmp_product_n_92),
        .O(\add_ln119_1_reg_2088[31]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[31]_i_9 
       (.I0(\add_ln119_1_reg_2088_reg[63] [24]),
        .I1(tmp_product_n_93),
        .O(\add_ln119_1_reg_2088[31]_i_9_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[39]_i_10 
       (.I0(P[1]),
        .I1(\add_ln119_1_reg_2088_reg[63] [32]),
        .O(\add_ln119_1_reg_2088[39]_i_10_n_12 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln119_1_reg_2088[39]_i_2 
       (.I0(P[1]),
        .O(\add_ln119_1_reg_2088[39]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[7]_i_2 
       (.I0(\add_ln119_1_reg_2088_reg[63] [7]),
        .I1(tmp_product_n_110),
        .O(\add_ln119_1_reg_2088[7]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[7]_i_3 
       (.I0(\add_ln119_1_reg_2088_reg[63] [6]),
        .I1(tmp_product_n_111),
        .O(\add_ln119_1_reg_2088[7]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[7]_i_4 
       (.I0(\add_ln119_1_reg_2088_reg[63] [5]),
        .I1(tmp_product_n_112),
        .O(\add_ln119_1_reg_2088[7]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[7]_i_5 
       (.I0(\add_ln119_1_reg_2088_reg[63] [4]),
        .I1(tmp_product_n_113),
        .O(\add_ln119_1_reg_2088[7]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[7]_i_6 
       (.I0(\add_ln119_1_reg_2088_reg[63] [3]),
        .I1(tmp_product_n_114),
        .O(\add_ln119_1_reg_2088[7]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[7]_i_7 
       (.I0(\add_ln119_1_reg_2088_reg[63] [2]),
        .I1(tmp_product_n_115),
        .O(\add_ln119_1_reg_2088[7]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[7]_i_8 
       (.I0(\add_ln119_1_reg_2088_reg[63] [1]),
        .I1(tmp_product_n_116),
        .O(\add_ln119_1_reg_2088[7]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln119_1_reg_2088[7]_i_9 
       (.I0(\add_ln119_1_reg_2088_reg[63] [0]),
        .I1(P[0]),
        .O(\add_ln119_1_reg_2088[7]_i_9_n_12 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \add_ln119_1_reg_2088_reg[15]_i_1 
       (.CI(\add_ln119_1_reg_2088_reg[7]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln119_1_reg_2088_reg[15]_i_1_n_12 ,\add_ln119_1_reg_2088_reg[15]_i_1_n_13 ,\add_ln119_1_reg_2088_reg[15]_i_1_n_14 ,\add_ln119_1_reg_2088_reg[15]_i_1_n_15 ,\add_ln119_1_reg_2088_reg[15]_i_1_n_16 ,\add_ln119_1_reg_2088_reg[15]_i_1_n_17 ,\add_ln119_1_reg_2088_reg[15]_i_1_n_18 ,\add_ln119_1_reg_2088_reg[15]_i_1_n_19 }),
        .DI(\add_ln119_1_reg_2088_reg[63] [15:8]),
        .O(D[15:8]),
        .S({\add_ln119_1_reg_2088[15]_i_2_n_12 ,\add_ln119_1_reg_2088[15]_i_3_n_12 ,\add_ln119_1_reg_2088[15]_i_4_n_12 ,\add_ln119_1_reg_2088[15]_i_5_n_12 ,\add_ln119_1_reg_2088[15]_i_6_n_12 ,\add_ln119_1_reg_2088[15]_i_7_n_12 ,\add_ln119_1_reg_2088[15]_i_8_n_12 ,\add_ln119_1_reg_2088[15]_i_9_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \add_ln119_1_reg_2088_reg[23]_i_1 
       (.CI(\add_ln119_1_reg_2088_reg[15]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln119_1_reg_2088_reg[23]_i_1_n_12 ,\add_ln119_1_reg_2088_reg[23]_i_1_n_13 ,\add_ln119_1_reg_2088_reg[23]_i_1_n_14 ,\add_ln119_1_reg_2088_reg[23]_i_1_n_15 ,\add_ln119_1_reg_2088_reg[23]_i_1_n_16 ,\add_ln119_1_reg_2088_reg[23]_i_1_n_17 ,\add_ln119_1_reg_2088_reg[23]_i_1_n_18 ,\add_ln119_1_reg_2088_reg[23]_i_1_n_19 }),
        .DI(\add_ln119_1_reg_2088_reg[63] [23:16]),
        .O(D[23:16]),
        .S({\add_ln119_1_reg_2088[23]_i_2_n_12 ,\add_ln119_1_reg_2088[23]_i_3_n_12 ,\add_ln119_1_reg_2088[23]_i_4_n_12 ,\add_ln119_1_reg_2088[23]_i_5_n_12 ,\add_ln119_1_reg_2088[23]_i_6_n_12 ,\add_ln119_1_reg_2088[23]_i_7_n_12 ,\add_ln119_1_reg_2088[23]_i_8_n_12 ,\add_ln119_1_reg_2088[23]_i_9_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \add_ln119_1_reg_2088_reg[31]_i_1 
       (.CI(\add_ln119_1_reg_2088_reg[23]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln119_1_reg_2088_reg[31]_i_1_n_12 ,\add_ln119_1_reg_2088_reg[31]_i_1_n_13 ,\add_ln119_1_reg_2088_reg[31]_i_1_n_14 ,\add_ln119_1_reg_2088_reg[31]_i_1_n_15 ,\add_ln119_1_reg_2088_reg[31]_i_1_n_16 ,\add_ln119_1_reg_2088_reg[31]_i_1_n_17 ,\add_ln119_1_reg_2088_reg[31]_i_1_n_18 ,\add_ln119_1_reg_2088_reg[31]_i_1_n_19 }),
        .DI({P[1],\add_ln119_1_reg_2088_reg[63] [30:24]}),
        .O(D[31:24]),
        .S({\add_ln119_1_reg_2088[31]_i_2_n_12 ,\add_ln119_1_reg_2088[31]_i_3_n_12 ,\add_ln119_1_reg_2088[31]_i_4_n_12 ,\add_ln119_1_reg_2088[31]_i_5_n_12 ,\add_ln119_1_reg_2088[31]_i_6_n_12 ,\add_ln119_1_reg_2088[31]_i_7_n_12 ,\add_ln119_1_reg_2088[31]_i_8_n_12 ,\add_ln119_1_reg_2088[31]_i_9_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \add_ln119_1_reg_2088_reg[39]_i_1 
       (.CI(\add_ln119_1_reg_2088_reg[31]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln119_1_reg_2088_reg[39]_i_1_n_12 ,\add_ln119_1_reg_2088_reg[39]_i_1_n_13 ,\add_ln119_1_reg_2088_reg[39]_i_1_n_14 ,\add_ln119_1_reg_2088_reg[39]_i_1_n_15 ,\add_ln119_1_reg_2088_reg[39]_i_1_n_16 ,\add_ln119_1_reg_2088_reg[39]_i_1_n_17 ,\add_ln119_1_reg_2088_reg[39]_i_1_n_18 ,\add_ln119_1_reg_2088_reg[39]_i_1_n_19 }),
        .DI({\add_ln119_1_reg_2088_reg[63] [38:32],\add_ln119_1_reg_2088[39]_i_2_n_12 }),
        .O(D[39:32]),
        .S({S,\add_ln119_1_reg_2088[39]_i_10_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \add_ln119_1_reg_2088_reg[47]_i_1 
       (.CI(\add_ln119_1_reg_2088_reg[39]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln119_1_reg_2088_reg[47]_i_1_n_12 ,\add_ln119_1_reg_2088_reg[47]_i_1_n_13 ,\add_ln119_1_reg_2088_reg[47]_i_1_n_14 ,\add_ln119_1_reg_2088_reg[47]_i_1_n_15 ,\add_ln119_1_reg_2088_reg[47]_i_1_n_16 ,\add_ln119_1_reg_2088_reg[47]_i_1_n_17 ,\add_ln119_1_reg_2088_reg[47]_i_1_n_18 ,\add_ln119_1_reg_2088_reg[47]_i_1_n_19 }),
        .DI(\add_ln119_1_reg_2088_reg[63] [46:39]),
        .O(D[47:40]),
        .S(\add_ln119_1_reg_2088_reg[47] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \add_ln119_1_reg_2088_reg[55]_i_1 
       (.CI(\add_ln119_1_reg_2088_reg[47]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\add_ln119_1_reg_2088_reg[55]_i_1_n_12 ,\add_ln119_1_reg_2088_reg[55]_i_1_n_13 ,\add_ln119_1_reg_2088_reg[55]_i_1_n_14 ,\add_ln119_1_reg_2088_reg[55]_i_1_n_15 ,\add_ln119_1_reg_2088_reg[55]_i_1_n_16 ,\add_ln119_1_reg_2088_reg[55]_i_1_n_17 ,\add_ln119_1_reg_2088_reg[55]_i_1_n_18 ,\add_ln119_1_reg_2088_reg[55]_i_1_n_19 }),
        .DI(\add_ln119_1_reg_2088_reg[63] [54:47]),
        .O(D[55:48]),
        .S(\add_ln119_1_reg_2088_reg[55] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \add_ln119_1_reg_2088_reg[63]_i_1 
       (.CI(\add_ln119_1_reg_2088_reg[55]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln119_1_reg_2088_reg[63]_i_1_CO_UNCONNECTED [7],\add_ln119_1_reg_2088_reg[63]_i_1_n_13 ,\add_ln119_1_reg_2088_reg[63]_i_1_n_14 ,\add_ln119_1_reg_2088_reg[63]_i_1_n_15 ,\add_ln119_1_reg_2088_reg[63]_i_1_n_16 ,\add_ln119_1_reg_2088_reg[63]_i_1_n_17 ,\add_ln119_1_reg_2088_reg[63]_i_1_n_18 ,\add_ln119_1_reg_2088_reg[63]_i_1_n_19 }),
        .DI({1'b0,\add_ln119_1_reg_2088_reg[63] [61:55]}),
        .O(D[63:56]),
        .S(\add_ln119_1_reg_2088_reg[63]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \add_ln119_1_reg_2088_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln119_1_reg_2088_reg[7]_i_1_n_12 ,\add_ln119_1_reg_2088_reg[7]_i_1_n_13 ,\add_ln119_1_reg_2088_reg[7]_i_1_n_14 ,\add_ln119_1_reg_2088_reg[7]_i_1_n_15 ,\add_ln119_1_reg_2088_reg[7]_i_1_n_16 ,\add_ln119_1_reg_2088_reg[7]_i_1_n_17 ,\add_ln119_1_reg_2088_reg[7]_i_1_n_18 ,\add_ln119_1_reg_2088_reg[7]_i_1_n_19 }),
        .DI(\add_ln119_1_reg_2088_reg[63] [7:0]),
        .O(D[7:0]),
        .S({\add_ln119_1_reg_2088[7]_i_2_n_12 ,\add_ln119_1_reg_2088[7]_i_3_n_12 ,\add_ln119_1_reg_2088[7]_i_4_n_12 ,\add_ln119_1_reg_2088[7]_i_5_n_12 ,\add_ln119_1_reg_2088[7]_i_6_n_12 ,\add_ln119_1_reg_2088[7]_i_7_n_12 ,\add_ln119_1_reg_2088[7]_i_8_n_12 ,\add_ln119_1_reg_2088[7]_i_9_n_12 }));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[15]_i_10 
       (.I0(\empty_67_fu_138[15]_i_2_n_12 ),
        .I1(\empty_67_fu_138_reg[15]_7 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(tmp_product_n_102),
        .I4(\empty_67_fu_138_reg[15] [7]),
        .I5(\empty_67_fu_138_reg[39]_1 [15]),
        .O(\empty_67_fu_138[15]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[15]_i_11 
       (.I0(\empty_67_fu_138[15]_i_3_n_12 ),
        .I1(\empty_67_fu_138_reg[15]_6 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(tmp_product_n_103),
        .I4(\empty_67_fu_138_reg[15] [6]),
        .I5(\empty_67_fu_138_reg[39]_1 [14]),
        .O(\empty_67_fu_138[15]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[15]_i_12 
       (.I0(\empty_67_fu_138[15]_i_4_n_12 ),
        .I1(\empty_67_fu_138_reg[15]_5 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(tmp_product_n_104),
        .I4(\empty_67_fu_138_reg[15] [5]),
        .I5(\empty_67_fu_138_reg[39]_1 [13]),
        .O(\empty_67_fu_138[15]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[15]_i_13 
       (.I0(\empty_67_fu_138[15]_i_5_n_12 ),
        .I1(\empty_67_fu_138_reg[15]_4 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(tmp_product_n_105),
        .I4(\empty_67_fu_138_reg[15] [4]),
        .I5(\empty_67_fu_138_reg[39]_1 [12]),
        .O(\empty_67_fu_138[15]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[15]_i_14 
       (.I0(\empty_67_fu_138[15]_i_6_n_12 ),
        .I1(\empty_67_fu_138_reg[15]_3 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(tmp_product_n_106),
        .I4(\empty_67_fu_138_reg[15] [3]),
        .I5(\empty_67_fu_138_reg[39]_1 [11]),
        .O(\empty_67_fu_138[15]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[15]_i_15 
       (.I0(\empty_67_fu_138[15]_i_7_n_12 ),
        .I1(\empty_67_fu_138_reg[15]_2 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(tmp_product_n_107),
        .I4(\empty_67_fu_138_reg[15] [2]),
        .I5(\empty_67_fu_138_reg[39]_1 [10]),
        .O(\empty_67_fu_138[15]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[15]_i_16 
       (.I0(\empty_67_fu_138[15]_i_8_n_12 ),
        .I1(\empty_67_fu_138_reg[15]_1 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(tmp_product_n_108),
        .I4(\empty_67_fu_138_reg[15] [1]),
        .I5(\empty_67_fu_138_reg[39]_1 [9]),
        .O(\empty_67_fu_138[15]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[15]_i_17 
       (.I0(\empty_67_fu_138[15]_i_9_n_12 ),
        .I1(\empty_67_fu_138_reg[15]_0 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(tmp_product_n_109),
        .I4(\empty_67_fu_138_reg[15] [0]),
        .I5(\empty_67_fu_138_reg[39]_1 [8]),
        .O(\empty_67_fu_138[15]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[15]_i_2 
       (.I0(tmp_product_n_103),
        .I1(\empty_67_fu_138_reg[15] [6]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [14]),
        .I4(\empty_67_fu_138_reg[39]_0 [14]),
        .I5(\empty_67_fu_138_reg[39]_1 [14]),
        .O(\empty_67_fu_138[15]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[15]_i_3 
       (.I0(tmp_product_n_104),
        .I1(\empty_67_fu_138_reg[15] [5]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [13]),
        .I4(\empty_67_fu_138_reg[39]_0 [13]),
        .I5(\empty_67_fu_138_reg[39]_1 [13]),
        .O(\empty_67_fu_138[15]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[15]_i_4 
       (.I0(tmp_product_n_105),
        .I1(\empty_67_fu_138_reg[15] [4]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [12]),
        .I4(\empty_67_fu_138_reg[39]_0 [12]),
        .I5(\empty_67_fu_138_reg[39]_1 [12]),
        .O(\empty_67_fu_138[15]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[15]_i_5 
       (.I0(tmp_product_n_106),
        .I1(\empty_67_fu_138_reg[15] [3]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [11]),
        .I4(\empty_67_fu_138_reg[39]_0 [11]),
        .I5(\empty_67_fu_138_reg[39]_1 [11]),
        .O(\empty_67_fu_138[15]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[15]_i_6 
       (.I0(tmp_product_n_107),
        .I1(\empty_67_fu_138_reg[15] [2]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [10]),
        .I4(\empty_67_fu_138_reg[39]_0 [10]),
        .I5(\empty_67_fu_138_reg[39]_1 [10]),
        .O(\empty_67_fu_138[15]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[15]_i_7 
       (.I0(tmp_product_n_108),
        .I1(\empty_67_fu_138_reg[15] [1]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [9]),
        .I4(\empty_67_fu_138_reg[39]_0 [9]),
        .I5(\empty_67_fu_138_reg[39]_1 [9]),
        .O(\empty_67_fu_138[15]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[15]_i_8 
       (.I0(tmp_product_n_109),
        .I1(\empty_67_fu_138_reg[15] [0]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [8]),
        .I4(\empty_67_fu_138_reg[39]_0 [8]),
        .I5(\empty_67_fu_138_reg[39]_1 [8]),
        .O(\empty_67_fu_138[15]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[15]_i_9 
       (.I0(tmp_product_n_110),
        .I1(O[7]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [7]),
        .I4(\empty_67_fu_138_reg[39]_0 [7]),
        .I5(\empty_67_fu_138_reg[39]_1 [7]),
        .O(\empty_67_fu_138[15]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[23]_i_10 
       (.I0(\empty_67_fu_138[23]_i_2_n_12 ),
        .I1(\empty_67_fu_138_reg[23]_7 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(tmp_product_n_94),
        .I4(\empty_67_fu_138_reg[23] [7]),
        .I5(\empty_67_fu_138_reg[39]_1 [23]),
        .O(\empty_67_fu_138[23]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[23]_i_11 
       (.I0(\empty_67_fu_138[23]_i_3_n_12 ),
        .I1(\empty_67_fu_138_reg[23]_6 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(tmp_product_n_95),
        .I4(\empty_67_fu_138_reg[23] [6]),
        .I5(\empty_67_fu_138_reg[39]_1 [22]),
        .O(\empty_67_fu_138[23]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[23]_i_12 
       (.I0(\empty_67_fu_138[23]_i_4_n_12 ),
        .I1(\empty_67_fu_138_reg[23]_5 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(tmp_product_n_96),
        .I4(\empty_67_fu_138_reg[23] [5]),
        .I5(\empty_67_fu_138_reg[39]_1 [21]),
        .O(\empty_67_fu_138[23]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[23]_i_13 
       (.I0(\empty_67_fu_138[23]_i_5_n_12 ),
        .I1(\empty_67_fu_138_reg[23]_4 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(tmp_product_n_97),
        .I4(\empty_67_fu_138_reg[23] [4]),
        .I5(\empty_67_fu_138_reg[39]_1 [20]),
        .O(\empty_67_fu_138[23]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[23]_i_14 
       (.I0(\empty_67_fu_138[23]_i_6_n_12 ),
        .I1(\empty_67_fu_138_reg[23]_3 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(tmp_product_n_98),
        .I4(\empty_67_fu_138_reg[23] [3]),
        .I5(\empty_67_fu_138_reg[39]_1 [19]),
        .O(\empty_67_fu_138[23]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[23]_i_15 
       (.I0(\empty_67_fu_138[23]_i_7_n_12 ),
        .I1(\empty_67_fu_138_reg[23]_2 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(tmp_product_n_99),
        .I4(\empty_67_fu_138_reg[23] [2]),
        .I5(\empty_67_fu_138_reg[39]_1 [18]),
        .O(\empty_67_fu_138[23]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[23]_i_16 
       (.I0(\empty_67_fu_138[23]_i_8_n_12 ),
        .I1(\empty_67_fu_138_reg[23]_1 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(tmp_product_n_100),
        .I4(\empty_67_fu_138_reg[23] [1]),
        .I5(\empty_67_fu_138_reg[39]_1 [17]),
        .O(\empty_67_fu_138[23]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[23]_i_17 
       (.I0(\empty_67_fu_138[23]_i_9_n_12 ),
        .I1(\empty_67_fu_138_reg[23]_0 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(tmp_product_n_101),
        .I4(\empty_67_fu_138_reg[23] [0]),
        .I5(\empty_67_fu_138_reg[39]_1 [16]),
        .O(\empty_67_fu_138[23]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[23]_i_2 
       (.I0(tmp_product_n_95),
        .I1(\empty_67_fu_138_reg[23] [6]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [22]),
        .I4(\empty_67_fu_138_reg[39]_0 [22]),
        .I5(\empty_67_fu_138_reg[39]_1 [22]),
        .O(\empty_67_fu_138[23]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[23]_i_3 
       (.I0(tmp_product_n_96),
        .I1(\empty_67_fu_138_reg[23] [5]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [21]),
        .I4(\empty_67_fu_138_reg[39]_0 [21]),
        .I5(\empty_67_fu_138_reg[39]_1 [21]),
        .O(\empty_67_fu_138[23]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[23]_i_4 
       (.I0(tmp_product_n_97),
        .I1(\empty_67_fu_138_reg[23] [4]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [20]),
        .I4(\empty_67_fu_138_reg[39]_0 [20]),
        .I5(\empty_67_fu_138_reg[39]_1 [20]),
        .O(\empty_67_fu_138[23]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[23]_i_5 
       (.I0(tmp_product_n_98),
        .I1(\empty_67_fu_138_reg[23] [3]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [19]),
        .I4(\empty_67_fu_138_reg[39]_0 [19]),
        .I5(\empty_67_fu_138_reg[39]_1 [19]),
        .O(\empty_67_fu_138[23]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[23]_i_6 
       (.I0(tmp_product_n_99),
        .I1(\empty_67_fu_138_reg[23] [2]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [18]),
        .I4(\empty_67_fu_138_reg[39]_0 [18]),
        .I5(\empty_67_fu_138_reg[39]_1 [18]),
        .O(\empty_67_fu_138[23]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[23]_i_7 
       (.I0(tmp_product_n_100),
        .I1(\empty_67_fu_138_reg[23] [1]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [17]),
        .I4(\empty_67_fu_138_reg[39]_0 [17]),
        .I5(\empty_67_fu_138_reg[39]_1 [17]),
        .O(\empty_67_fu_138[23]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[23]_i_8 
       (.I0(tmp_product_n_101),
        .I1(\empty_67_fu_138_reg[23] [0]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [16]),
        .I4(\empty_67_fu_138_reg[39]_0 [16]),
        .I5(\empty_67_fu_138_reg[39]_1 [16]),
        .O(\empty_67_fu_138[23]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[23]_i_9 
       (.I0(tmp_product_n_102),
        .I1(\empty_67_fu_138_reg[15] [7]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [15]),
        .I4(\empty_67_fu_138_reg[39]_0 [15]),
        .I5(\empty_67_fu_138_reg[39]_1 [15]),
        .O(\empty_67_fu_138[23]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[31]_i_10 
       (.I0(\empty_67_fu_138[31]_i_2_n_12 ),
        .I1(\empty_67_fu_138_reg[31]_7 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(P[1]),
        .I4(\empty_67_fu_138_reg[31] [7]),
        .I5(\empty_67_fu_138_reg[39]_1 [31]),
        .O(\empty_67_fu_138[31]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[31]_i_11 
       (.I0(\empty_67_fu_138[31]_i_3_n_12 ),
        .I1(\empty_67_fu_138_reg[31]_6 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(tmp_product_n_87),
        .I4(\empty_67_fu_138_reg[31] [6]),
        .I5(\empty_67_fu_138_reg[39]_1 [30]),
        .O(\empty_67_fu_138[31]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[31]_i_12 
       (.I0(\empty_67_fu_138[31]_i_4_n_12 ),
        .I1(\empty_67_fu_138_reg[31]_5 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(tmp_product_n_88),
        .I4(\empty_67_fu_138_reg[31] [5]),
        .I5(\empty_67_fu_138_reg[39]_1 [29]),
        .O(\empty_67_fu_138[31]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[31]_i_13 
       (.I0(\empty_67_fu_138[31]_i_5_n_12 ),
        .I1(\empty_67_fu_138_reg[31]_4 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(tmp_product_n_89),
        .I4(\empty_67_fu_138_reg[31] [4]),
        .I5(\empty_67_fu_138_reg[39]_1 [28]),
        .O(\empty_67_fu_138[31]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[31]_i_14 
       (.I0(\empty_67_fu_138[31]_i_6_n_12 ),
        .I1(\empty_67_fu_138_reg[31]_3 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(tmp_product_n_90),
        .I4(\empty_67_fu_138_reg[31] [3]),
        .I5(\empty_67_fu_138_reg[39]_1 [27]),
        .O(\empty_67_fu_138[31]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[31]_i_15 
       (.I0(\empty_67_fu_138[31]_i_7_n_12 ),
        .I1(\empty_67_fu_138_reg[31]_2 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(tmp_product_n_91),
        .I4(\empty_67_fu_138_reg[31] [2]),
        .I5(\empty_67_fu_138_reg[39]_1 [26]),
        .O(\empty_67_fu_138[31]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[31]_i_16 
       (.I0(\empty_67_fu_138[31]_i_8_n_12 ),
        .I1(\empty_67_fu_138_reg[31]_1 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(tmp_product_n_92),
        .I4(\empty_67_fu_138_reg[31] [1]),
        .I5(\empty_67_fu_138_reg[39]_1 [25]),
        .O(\empty_67_fu_138[31]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[31]_i_17 
       (.I0(\empty_67_fu_138[31]_i_9_n_12 ),
        .I1(\empty_67_fu_138_reg[31]_0 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(tmp_product_n_93),
        .I4(\empty_67_fu_138_reg[31] [0]),
        .I5(\empty_67_fu_138_reg[39]_1 [24]),
        .O(\empty_67_fu_138[31]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[31]_i_2 
       (.I0(tmp_product_n_87),
        .I1(\empty_67_fu_138_reg[31] [6]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [30]),
        .I4(\empty_67_fu_138_reg[39]_0 [30]),
        .I5(\empty_67_fu_138_reg[39]_1 [30]),
        .O(\empty_67_fu_138[31]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[31]_i_3 
       (.I0(tmp_product_n_88),
        .I1(\empty_67_fu_138_reg[31] [5]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [29]),
        .I4(\empty_67_fu_138_reg[39]_0 [29]),
        .I5(\empty_67_fu_138_reg[39]_1 [29]),
        .O(\empty_67_fu_138[31]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[31]_i_4 
       (.I0(tmp_product_n_89),
        .I1(\empty_67_fu_138_reg[31] [4]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [28]),
        .I4(\empty_67_fu_138_reg[39]_0 [28]),
        .I5(\empty_67_fu_138_reg[39]_1 [28]),
        .O(\empty_67_fu_138[31]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[31]_i_5 
       (.I0(tmp_product_n_90),
        .I1(\empty_67_fu_138_reg[31] [3]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [27]),
        .I4(\empty_67_fu_138_reg[39]_0 [27]),
        .I5(\empty_67_fu_138_reg[39]_1 [27]),
        .O(\empty_67_fu_138[31]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[31]_i_6 
       (.I0(tmp_product_n_91),
        .I1(\empty_67_fu_138_reg[31] [2]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [26]),
        .I4(\empty_67_fu_138_reg[39]_0 [26]),
        .I5(\empty_67_fu_138_reg[39]_1 [26]),
        .O(\empty_67_fu_138[31]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[31]_i_7 
       (.I0(tmp_product_n_92),
        .I1(\empty_67_fu_138_reg[31] [1]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [25]),
        .I4(\empty_67_fu_138_reg[39]_0 [25]),
        .I5(\empty_67_fu_138_reg[39]_1 [25]),
        .O(\empty_67_fu_138[31]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[31]_i_8 
       (.I0(tmp_product_n_93),
        .I1(\empty_67_fu_138_reg[31] [0]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [24]),
        .I4(\empty_67_fu_138_reg[39]_0 [24]),
        .I5(\empty_67_fu_138_reg[39]_1 [24]),
        .O(\empty_67_fu_138[31]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[31]_i_9 
       (.I0(tmp_product_n_94),
        .I1(\empty_67_fu_138_reg[23] [7]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [23]),
        .I4(\empty_67_fu_138_reg[39]_0 [23]),
        .I5(\empty_67_fu_138_reg[39]_1 [23]),
        .O(\empty_67_fu_138[31]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[39]_i_17 
       (.I0(DI),
        .I1(\empty_67_fu_138_reg[39]_2 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(P[1]),
        .I4(\empty_67_fu_138_reg[39]_3 ),
        .I5(\empty_67_fu_138_reg[39]_1 [32]),
        .O(\ap_CS_fsm_reg[15]_rep__2_1 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[39]_i_9 
       (.I0(P[1]),
        .I1(\empty_67_fu_138_reg[31] [7]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [31]),
        .I4(\empty_67_fu_138_reg[39]_0 [31]),
        .I5(\empty_67_fu_138_reg[39]_1 [31]),
        .O(DI));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[7]_i_10 
       (.I0(\empty_67_fu_138[7]_i_3_n_12 ),
        .I1(\empty_67_fu_138_reg[7]_6 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(tmp_product_n_111),
        .I4(O[6]),
        .I5(\empty_67_fu_138_reg[39]_1 [6]),
        .O(\empty_67_fu_138[7]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[7]_i_11 
       (.I0(\empty_67_fu_138[7]_i_4_n_12 ),
        .I1(\empty_67_fu_138_reg[7]_5 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(tmp_product_n_112),
        .I4(O[5]),
        .I5(\empty_67_fu_138_reg[39]_1 [5]),
        .O(\empty_67_fu_138[7]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[7]_i_12 
       (.I0(\empty_67_fu_138[7]_i_5_n_12 ),
        .I1(\empty_67_fu_138_reg[7]_4 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(tmp_product_n_113),
        .I4(O[4]),
        .I5(\empty_67_fu_138_reg[39]_1 [4]),
        .O(\empty_67_fu_138[7]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[7]_i_13 
       (.I0(\empty_67_fu_138[7]_i_6_n_12 ),
        .I1(\empty_67_fu_138_reg[7]_3 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(tmp_product_n_114),
        .I4(O[3]),
        .I5(\empty_67_fu_138_reg[39]_1 [3]),
        .O(\empty_67_fu_138[7]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[7]_i_14 
       (.I0(\empty_67_fu_138[7]_i_7_n_12 ),
        .I1(\empty_67_fu_138_reg[7]_2 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(tmp_product_n_115),
        .I4(O[2]),
        .I5(\empty_67_fu_138_reg[39]_1 [2]),
        .O(\empty_67_fu_138[7]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[7]_i_15 
       (.I0(\empty_67_fu_138[7]_i_8_n_12 ),
        .I1(\empty_67_fu_138_reg[7]_1 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(tmp_product_n_116),
        .I4(O[1]),
        .I5(\empty_67_fu_138_reg[39]_1 [1]),
        .O(\empty_67_fu_138[7]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[7]_i_2 
       (.I0(tmp_product_n_111),
        .I1(O[6]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [6]),
        .I4(\empty_67_fu_138_reg[39]_0 [6]),
        .I5(\empty_67_fu_138_reg[39]_1 [6]),
        .O(\empty_67_fu_138[7]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[7]_i_3 
       (.I0(tmp_product_n_112),
        .I1(O[5]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [5]),
        .I4(\empty_67_fu_138_reg[39]_0 [5]),
        .I5(\empty_67_fu_138_reg[39]_1 [5]),
        .O(\empty_67_fu_138[7]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[7]_i_4 
       (.I0(tmp_product_n_113),
        .I1(O[4]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [4]),
        .I4(\empty_67_fu_138_reg[39]_0 [4]),
        .I5(\empty_67_fu_138_reg[39]_1 [4]),
        .O(\empty_67_fu_138[7]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[7]_i_5 
       (.I0(tmp_product_n_114),
        .I1(O[3]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [3]),
        .I4(\empty_67_fu_138_reg[39]_0 [3]),
        .I5(\empty_67_fu_138_reg[39]_1 [3]),
        .O(\empty_67_fu_138[7]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[7]_i_6 
       (.I0(tmp_product_n_115),
        .I1(O[2]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [2]),
        .I4(\empty_67_fu_138_reg[39]_0 [2]),
        .I5(\empty_67_fu_138_reg[39]_1 [2]),
        .O(\empty_67_fu_138[7]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[7]_i_7 
       (.I0(tmp_product_n_116),
        .I1(O[1]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [1]),
        .I4(\empty_67_fu_138_reg[39]_0 [1]),
        .I5(\empty_67_fu_138_reg[39]_1 [1]),
        .O(\empty_67_fu_138[7]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_67_fu_138[7]_i_8 
       (.I0(P[0]),
        .I1(O[0]),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(\empty_67_fu_138_reg[39] [0]),
        .I4(\empty_67_fu_138_reg[39]_0 [0]),
        .I5(\empty_67_fu_138_reg[39]_1 [0]),
        .O(\empty_67_fu_138[7]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h6966999699966966)) 
    \empty_67_fu_138[7]_i_9 
       (.I0(\empty_67_fu_138[7]_i_2_n_12 ),
        .I1(\empty_67_fu_138_reg[7]_7 ),
        .I2(\empty_67_fu_138_reg[7] ),
        .I3(tmp_product_n_110),
        .I4(O[7]),
        .I5(\empty_67_fu_138_reg[39]_1 [7]),
        .O(\empty_67_fu_138[7]_i_9_n_12 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_67_fu_138_reg[15]_i_1 
       (.CI(\empty_67_fu_138_reg[7]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_67_fu_138_reg[15]_i_1_n_12 ,\empty_67_fu_138_reg[15]_i_1_n_13 ,\empty_67_fu_138_reg[15]_i_1_n_14 ,\empty_67_fu_138_reg[15]_i_1_n_15 ,\empty_67_fu_138_reg[15]_i_1_n_16 ,\empty_67_fu_138_reg[15]_i_1_n_17 ,\empty_67_fu_138_reg[15]_i_1_n_18 ,\empty_67_fu_138_reg[15]_i_1_n_19 }),
        .DI({\empty_67_fu_138[15]_i_2_n_12 ,\empty_67_fu_138[15]_i_3_n_12 ,\empty_67_fu_138[15]_i_4_n_12 ,\empty_67_fu_138[15]_i_5_n_12 ,\empty_67_fu_138[15]_i_6_n_12 ,\empty_67_fu_138[15]_i_7_n_12 ,\empty_67_fu_138[15]_i_8_n_12 ,\empty_67_fu_138[15]_i_9_n_12 }),
        .O(\ap_CS_fsm_reg[15]_rep__2 [15:8]),
        .S({\empty_67_fu_138[15]_i_10_n_12 ,\empty_67_fu_138[15]_i_11_n_12 ,\empty_67_fu_138[15]_i_12_n_12 ,\empty_67_fu_138[15]_i_13_n_12 ,\empty_67_fu_138[15]_i_14_n_12 ,\empty_67_fu_138[15]_i_15_n_12 ,\empty_67_fu_138[15]_i_16_n_12 ,\empty_67_fu_138[15]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_67_fu_138_reg[23]_i_1 
       (.CI(\empty_67_fu_138_reg[15]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_67_fu_138_reg[23]_i_1_n_12 ,\empty_67_fu_138_reg[23]_i_1_n_13 ,\empty_67_fu_138_reg[23]_i_1_n_14 ,\empty_67_fu_138_reg[23]_i_1_n_15 ,\empty_67_fu_138_reg[23]_i_1_n_16 ,\empty_67_fu_138_reg[23]_i_1_n_17 ,\empty_67_fu_138_reg[23]_i_1_n_18 ,\empty_67_fu_138_reg[23]_i_1_n_19 }),
        .DI({\empty_67_fu_138[23]_i_2_n_12 ,\empty_67_fu_138[23]_i_3_n_12 ,\empty_67_fu_138[23]_i_4_n_12 ,\empty_67_fu_138[23]_i_5_n_12 ,\empty_67_fu_138[23]_i_6_n_12 ,\empty_67_fu_138[23]_i_7_n_12 ,\empty_67_fu_138[23]_i_8_n_12 ,\empty_67_fu_138[23]_i_9_n_12 }),
        .O(\ap_CS_fsm_reg[15]_rep__2 [23:16]),
        .S({\empty_67_fu_138[23]_i_10_n_12 ,\empty_67_fu_138[23]_i_11_n_12 ,\empty_67_fu_138[23]_i_12_n_12 ,\empty_67_fu_138[23]_i_13_n_12 ,\empty_67_fu_138[23]_i_14_n_12 ,\empty_67_fu_138[23]_i_15_n_12 ,\empty_67_fu_138[23]_i_16_n_12 ,\empty_67_fu_138[23]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_67_fu_138_reg[31]_i_1 
       (.CI(\empty_67_fu_138_reg[23]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\ap_CS_fsm_reg[15]_rep__2_0 ,\empty_67_fu_138_reg[31]_i_1_n_13 ,\empty_67_fu_138_reg[31]_i_1_n_14 ,\empty_67_fu_138_reg[31]_i_1_n_15 ,\empty_67_fu_138_reg[31]_i_1_n_16 ,\empty_67_fu_138_reg[31]_i_1_n_17 ,\empty_67_fu_138_reg[31]_i_1_n_18 ,\empty_67_fu_138_reg[31]_i_1_n_19 }),
        .DI({\empty_67_fu_138[31]_i_2_n_12 ,\empty_67_fu_138[31]_i_3_n_12 ,\empty_67_fu_138[31]_i_4_n_12 ,\empty_67_fu_138[31]_i_5_n_12 ,\empty_67_fu_138[31]_i_6_n_12 ,\empty_67_fu_138[31]_i_7_n_12 ,\empty_67_fu_138[31]_i_8_n_12 ,\empty_67_fu_138[31]_i_9_n_12 }),
        .O(\ap_CS_fsm_reg[15]_rep__2 [31:24]),
        .S({\empty_67_fu_138[31]_i_10_n_12 ,\empty_67_fu_138[31]_i_11_n_12 ,\empty_67_fu_138[31]_i_12_n_12 ,\empty_67_fu_138[31]_i_13_n_12 ,\empty_67_fu_138[31]_i_14_n_12 ,\empty_67_fu_138[31]_i_15_n_12 ,\empty_67_fu_138[31]_i_16_n_12 ,\empty_67_fu_138[31]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_67_fu_138_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_67_fu_138_reg[7]_i_1_n_12 ,\empty_67_fu_138_reg[7]_i_1_n_13 ,\empty_67_fu_138_reg[7]_i_1_n_14 ,\empty_67_fu_138_reg[7]_i_1_n_15 ,\empty_67_fu_138_reg[7]_i_1_n_16 ,\empty_67_fu_138_reg[7]_i_1_n_17 ,\empty_67_fu_138_reg[7]_i_1_n_18 ,\empty_67_fu_138_reg[7]_i_1_n_19 }),
        .DI({\empty_67_fu_138[7]_i_2_n_12 ,\empty_67_fu_138[7]_i_3_n_12 ,\empty_67_fu_138[7]_i_4_n_12 ,\empty_67_fu_138[7]_i_5_n_12 ,\empty_67_fu_138[7]_i_6_n_12 ,\empty_67_fu_138[7]_i_7_n_12 ,\empty_67_fu_138[7]_i_8_n_12 ,1'b0}),
        .O(\ap_CS_fsm_reg[15]_rep__2 [7:0]),
        .S({\empty_67_fu_138[7]_i_9_n_12 ,\empty_67_fu_138[7]_i_10_n_12 ,\empty_67_fu_138[7]_i_11_n_12 ,\empty_67_fu_138[7]_i_12_n_12 ,\empty_67_fu_138[7]_i_13_n_12 ,\empty_67_fu_138[7]_i_14_n_12 ,\empty_67_fu_138[7]_i_15_n_12 ,\empty_67_fu_138_reg[7]_0 }));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_537[0]_i_1 
       (.I0(indata_q1[0]),
        .I1(Q[2]),
        .I2(indata_q0[0]),
        .O(B[0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_537[10]_i_1 
       (.I0(indata_q1[10]),
        .I1(Q[2]),
        .I2(indata_q0[10]),
        .O(B[10]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_537[11]_i_1 
       (.I0(indata_q1[11]),
        .I1(Q[2]),
        .I2(indata_q0[11]),
        .O(B[11]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_537[12]_i_1 
       (.I0(indata_q1[12]),
        .I1(Q[2]),
        .I2(indata_q0[12]),
        .O(B[12]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_537[13]_i_1 
       (.I0(indata_q1[13]),
        .I1(Q[2]),
        .I2(indata_q0[13]),
        .O(B[13]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_537[14]_i_1 
       (.I0(indata_q1[14]),
        .I1(Q[2]),
        .I2(indata_q0[14]),
        .O(B[14]));
  LUT3 #(
    .INIT(8'hFE)) 
    \reg_537[15]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(CEB2));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_537[15]_i_2 
       (.I0(indata_q1[15]),
        .I1(Q[2]),
        .I2(indata_q0[15]),
        .O(B[15]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_537[1]_i_1 
       (.I0(indata_q1[1]),
        .I1(Q[2]),
        .I2(indata_q0[1]),
        .O(B[1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_537[2]_i_1 
       (.I0(indata_q1[2]),
        .I1(Q[2]),
        .I2(indata_q0[2]),
        .O(B[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_537[3]_i_1 
       (.I0(indata_q1[3]),
        .I1(Q[2]),
        .I2(indata_q0[3]),
        .O(B[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_537[4]_i_1 
       (.I0(indata_q1[4]),
        .I1(Q[2]),
        .I2(indata_q0[4]),
        .O(B[4]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_537[5]_i_1 
       (.I0(indata_q1[5]),
        .I1(Q[2]),
        .I2(indata_q0[5]),
        .O(B[5]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_537[6]_i_1 
       (.I0(indata_q1[6]),
        .I1(Q[2]),
        .I2(indata_q0[6]),
        .O(B[6]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_537[7]_i_1 
       (.I0(indata_q1[7]),
        .I1(Q[2]),
        .I2(indata_q0[7]),
        .O(B[7]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_537[8]_i_1 
       (.I0(indata_q1[8]),
        .I1(Q[2]),
        .I2(indata_q0[8]),
        .O(B[8]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_537[9]_i_1 
       (.I0(indata_q1[9]),
        .I1(Q[2]),
        .I2(indata_q0[9]),
        .O(B[9]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B[15],B}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:32],P[1],tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,P[0]}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mul_16s_16s_32_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_17
   (P,
    DI,
    S,
    \ap_CS_fsm_reg[14] ,
    Q,
    CEB2,
    ap_clk,
    B,
    indata_q1,
    \empty_72_fu_158_reg[39] ,
    \empty_72_fu_158_reg[39]_0 ,
    \empty_72_fu_158_reg[39]_1 ,
    \empty_72_fu_158_reg[39]_2 ,
    \empty_72_fu_158_reg[39]_3 ,
    \empty_72_fu_158_reg[39]_4 );
  output [31:0]P;
  output [0:0]DI;
  output [0:0]S;
  output [0:0]\ap_CS_fsm_reg[14] ;
  input [2:0]Q;
  input CEB2;
  input ap_clk;
  input [15:0]B;
  input [15:0]indata_q1;
  input [1:0]\empty_72_fu_158_reg[39] ;
  input [1:0]\empty_72_fu_158_reg[39]_0 ;
  input [1:0]\empty_72_fu_158_reg[39]_1 ;
  input [1:0]\empty_72_fu_158_reg[39]_2 ;
  input \empty_72_fu_158_reg[39]_3 ;
  input \empty_72_fu_158_reg[39]_4 ;

  wire [15:0]B;
  wire CEB2;
  wire [0:0]DI;
  wire [31:0]P;
  wire [2:0]Q;
  wire [0:0]S;
  wire [0:0]\ap_CS_fsm_reg[14] ;
  wire ap_clk;
  wire [1:0]\empty_72_fu_158_reg[39] ;
  wire [1:0]\empty_72_fu_158_reg[39]_0 ;
  wire [1:0]\empty_72_fu_158_reg[39]_1 ;
  wire [1:0]\empty_72_fu_158_reg[39]_2 ;
  wire \empty_72_fu_158_reg[39]_3 ;
  wire \empty_72_fu_158_reg[39]_4 ;
  wire [15:0]indata_q1;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h6CCC6C3C36CC363C)) 
    \empty_72_fu_158[39]_i_16 
       (.I0(P[31]),
        .I1(\empty_72_fu_158_reg[39]_3 ),
        .I2(\empty_72_fu_158_reg[39]_4 ),
        .I3(Q[2]),
        .I4(\empty_72_fu_158_reg[39] [1]),
        .I5(\empty_72_fu_158_reg[39]_0 [1]),
        .O(\ap_CS_fsm_reg[14] ));
  LUT6 #(
    .INIT(64'h8D27D872278D72D8)) 
    \empty_72_fu_158[39]_i_9 
       (.I0(Q[2]),
        .I1(P[31]),
        .I2(\empty_72_fu_158_reg[39] [1]),
        .I3(\empty_72_fu_158_reg[39]_0 [1]),
        .I4(\empty_72_fu_158_reg[39]_1 [1]),
        .I5(\empty_72_fu_158_reg[39]_2 [1]),
        .O(DI));
  LUT6 #(
    .INIT(64'h990F660F99F066F0)) 
    \empty_72_fu_158[7]_i_16 
       (.I0(P[0]),
        .I1(\empty_72_fu_158_reg[39]_2 [0]),
        .I2(\empty_72_fu_158_reg[39]_1 [0]),
        .I3(Q[2]),
        .I4(\empty_72_fu_158_reg[39]_0 [0]),
        .I5(\empty_72_fu_158_reg[39] [0]),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:32],P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mul_16s_16s_32_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_18
   (P,
    OPMODE,
    D,
    CEB2,
    ap_clk,
    B,
    indata_q0,
    DSP_ALU_INST,
    \empty_68_fu_142_reg[39] ,
    DSP_ALU_INST_0,
    \empty_68_fu_142_reg[23] ,
    Q,
    \empty_68_fu_142_reg[39]_0 ,
    \empty_68_fu_142_reg[39]_1 ,
    DI,
    S,
    \empty_68_fu_142_reg[47] ,
    \empty_68_fu_142_reg[47]_0 ,
    \empty_68_fu_142_reg[55] ,
    \empty_68_fu_142_reg[55]_0 ,
    \empty_68_fu_142_reg[63] ,
    \empty_68_fu_142_reg[63]_0 ,
    \empty_68_fu_142_reg[39]_2 ,
    \empty_68_fu_142_reg[39]_3 ,
    \empty_68_fu_142_reg[39]_4 );
  output [0:0]P;
  output [0:0]OPMODE;
  output [63:0]D;
  input CEB2;
  input ap_clk;
  input [15:0]B;
  input [15:0]indata_q0;
  input [33:0]DSP_ALU_INST;
  input \empty_68_fu_142_reg[39] ;
  input DSP_ALU_INST_0;
  input \empty_68_fu_142_reg[23] ;
  input [34:0]Q;
  input [34:0]\empty_68_fu_142_reg[39]_0 ;
  input [32:0]\empty_68_fu_142_reg[39]_1 ;
  input [4:0]DI;
  input [3:0]S;
  input [7:0]\empty_68_fu_142_reg[47] ;
  input [7:0]\empty_68_fu_142_reg[47]_0 ;
  input [7:0]\empty_68_fu_142_reg[55] ;
  input [7:0]\empty_68_fu_142_reg[55]_0 ;
  input [6:0]\empty_68_fu_142_reg[63] ;
  input [7:0]\empty_68_fu_142_reg[63]_0 ;
  input \empty_68_fu_142_reg[39]_2 ;
  input \empty_68_fu_142_reg[39]_3 ;
  input \empty_68_fu_142_reg[39]_4 ;

  wire [15:0]B;
  wire CEB2;
  wire [63:0]D;
  wire [4:0]DI;
  wire [33:0]DSP_ALU_INST;
  wire DSP_ALU_INST_0;
  wire [0:0]OPMODE;
  wire [0:0]P;
  wire [34:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire \empty_68_fu_142[15]_i_10_n_12 ;
  wire \empty_68_fu_142[15]_i_11_n_12 ;
  wire \empty_68_fu_142[15]_i_12_n_12 ;
  wire \empty_68_fu_142[15]_i_13_n_12 ;
  wire \empty_68_fu_142[15]_i_14_n_12 ;
  wire \empty_68_fu_142[15]_i_15_n_12 ;
  wire \empty_68_fu_142[15]_i_16_n_12 ;
  wire \empty_68_fu_142[15]_i_17_n_12 ;
  wire \empty_68_fu_142[15]_i_2_n_12 ;
  wire \empty_68_fu_142[15]_i_3_n_12 ;
  wire \empty_68_fu_142[15]_i_4_n_12 ;
  wire \empty_68_fu_142[15]_i_5_n_12 ;
  wire \empty_68_fu_142[15]_i_6_n_12 ;
  wire \empty_68_fu_142[15]_i_7_n_12 ;
  wire \empty_68_fu_142[15]_i_8_n_12 ;
  wire \empty_68_fu_142[15]_i_9_n_12 ;
  wire \empty_68_fu_142[23]_i_10_n_12 ;
  wire \empty_68_fu_142[23]_i_11_n_12 ;
  wire \empty_68_fu_142[23]_i_12_n_12 ;
  wire \empty_68_fu_142[23]_i_13_n_12 ;
  wire \empty_68_fu_142[23]_i_14_n_12 ;
  wire \empty_68_fu_142[23]_i_15_n_12 ;
  wire \empty_68_fu_142[23]_i_16_n_12 ;
  wire \empty_68_fu_142[23]_i_17_n_12 ;
  wire \empty_68_fu_142[23]_i_2_n_12 ;
  wire \empty_68_fu_142[23]_i_3_n_12 ;
  wire \empty_68_fu_142[23]_i_4_n_12 ;
  wire \empty_68_fu_142[23]_i_5_n_12 ;
  wire \empty_68_fu_142[23]_i_6_n_12 ;
  wire \empty_68_fu_142[23]_i_7_n_12 ;
  wire \empty_68_fu_142[23]_i_8_n_12 ;
  wire \empty_68_fu_142[23]_i_9_n_12 ;
  wire \empty_68_fu_142[31]_i_10_n_12 ;
  wire \empty_68_fu_142[31]_i_11_n_12 ;
  wire \empty_68_fu_142[31]_i_12_n_12 ;
  wire \empty_68_fu_142[31]_i_13_n_12 ;
  wire \empty_68_fu_142[31]_i_14_n_12 ;
  wire \empty_68_fu_142[31]_i_15_n_12 ;
  wire \empty_68_fu_142[31]_i_16_n_12 ;
  wire \empty_68_fu_142[31]_i_17_n_12 ;
  wire \empty_68_fu_142[31]_i_2_n_12 ;
  wire \empty_68_fu_142[31]_i_3_n_12 ;
  wire \empty_68_fu_142[31]_i_4_n_12 ;
  wire \empty_68_fu_142[31]_i_5_n_12 ;
  wire \empty_68_fu_142[31]_i_6_n_12 ;
  wire \empty_68_fu_142[31]_i_7_n_12 ;
  wire \empty_68_fu_142[31]_i_8_n_12 ;
  wire \empty_68_fu_142[31]_i_9_n_12 ;
  wire \empty_68_fu_142[39]_i_14_n_12 ;
  wire \empty_68_fu_142[39]_i_15_n_12 ;
  wire \empty_68_fu_142[39]_i_16_n_12 ;
  wire \empty_68_fu_142[39]_i_17_n_12 ;
  wire \empty_68_fu_142[39]_i_18_n_12 ;
  wire \empty_68_fu_142[39]_i_22_n_12 ;
  wire \empty_68_fu_142[39]_i_6_n_12 ;
  wire \empty_68_fu_142[39]_i_7_n_12 ;
  wire \empty_68_fu_142[39]_i_9_n_12 ;
  wire \empty_68_fu_142[7]_i_10_n_12 ;
  wire \empty_68_fu_142[7]_i_11_n_12 ;
  wire \empty_68_fu_142[7]_i_12_n_12 ;
  wire \empty_68_fu_142[7]_i_13_n_12 ;
  wire \empty_68_fu_142[7]_i_14_n_12 ;
  wire \empty_68_fu_142[7]_i_15_n_12 ;
  wire \empty_68_fu_142[7]_i_16_n_12 ;
  wire \empty_68_fu_142[7]_i_2_n_12 ;
  wire \empty_68_fu_142[7]_i_3_n_12 ;
  wire \empty_68_fu_142[7]_i_4_n_12 ;
  wire \empty_68_fu_142[7]_i_5_n_12 ;
  wire \empty_68_fu_142[7]_i_6_n_12 ;
  wire \empty_68_fu_142[7]_i_7_n_12 ;
  wire \empty_68_fu_142[7]_i_8_n_12 ;
  wire \empty_68_fu_142[7]_i_9_n_12 ;
  wire \empty_68_fu_142_reg[15]_i_1_n_12 ;
  wire \empty_68_fu_142_reg[15]_i_1_n_13 ;
  wire \empty_68_fu_142_reg[15]_i_1_n_14 ;
  wire \empty_68_fu_142_reg[15]_i_1_n_15 ;
  wire \empty_68_fu_142_reg[15]_i_1_n_16 ;
  wire \empty_68_fu_142_reg[15]_i_1_n_17 ;
  wire \empty_68_fu_142_reg[15]_i_1_n_18 ;
  wire \empty_68_fu_142_reg[15]_i_1_n_19 ;
  wire \empty_68_fu_142_reg[23] ;
  wire \empty_68_fu_142_reg[23]_i_1_n_12 ;
  wire \empty_68_fu_142_reg[23]_i_1_n_13 ;
  wire \empty_68_fu_142_reg[23]_i_1_n_14 ;
  wire \empty_68_fu_142_reg[23]_i_1_n_15 ;
  wire \empty_68_fu_142_reg[23]_i_1_n_16 ;
  wire \empty_68_fu_142_reg[23]_i_1_n_17 ;
  wire \empty_68_fu_142_reg[23]_i_1_n_18 ;
  wire \empty_68_fu_142_reg[23]_i_1_n_19 ;
  wire \empty_68_fu_142_reg[31]_i_1_n_12 ;
  wire \empty_68_fu_142_reg[31]_i_1_n_13 ;
  wire \empty_68_fu_142_reg[31]_i_1_n_14 ;
  wire \empty_68_fu_142_reg[31]_i_1_n_15 ;
  wire \empty_68_fu_142_reg[31]_i_1_n_16 ;
  wire \empty_68_fu_142_reg[31]_i_1_n_17 ;
  wire \empty_68_fu_142_reg[31]_i_1_n_18 ;
  wire \empty_68_fu_142_reg[31]_i_1_n_19 ;
  wire \empty_68_fu_142_reg[39] ;
  wire [34:0]\empty_68_fu_142_reg[39]_0 ;
  wire [32:0]\empty_68_fu_142_reg[39]_1 ;
  wire \empty_68_fu_142_reg[39]_2 ;
  wire \empty_68_fu_142_reg[39]_3 ;
  wire \empty_68_fu_142_reg[39]_4 ;
  wire \empty_68_fu_142_reg[39]_i_1_n_12 ;
  wire \empty_68_fu_142_reg[39]_i_1_n_13 ;
  wire \empty_68_fu_142_reg[39]_i_1_n_14 ;
  wire \empty_68_fu_142_reg[39]_i_1_n_15 ;
  wire \empty_68_fu_142_reg[39]_i_1_n_16 ;
  wire \empty_68_fu_142_reg[39]_i_1_n_17 ;
  wire \empty_68_fu_142_reg[39]_i_1_n_18 ;
  wire \empty_68_fu_142_reg[39]_i_1_n_19 ;
  wire [7:0]\empty_68_fu_142_reg[47] ;
  wire [7:0]\empty_68_fu_142_reg[47]_0 ;
  wire \empty_68_fu_142_reg[47]_i_1_n_12 ;
  wire \empty_68_fu_142_reg[47]_i_1_n_13 ;
  wire \empty_68_fu_142_reg[47]_i_1_n_14 ;
  wire \empty_68_fu_142_reg[47]_i_1_n_15 ;
  wire \empty_68_fu_142_reg[47]_i_1_n_16 ;
  wire \empty_68_fu_142_reg[47]_i_1_n_17 ;
  wire \empty_68_fu_142_reg[47]_i_1_n_18 ;
  wire \empty_68_fu_142_reg[47]_i_1_n_19 ;
  wire [7:0]\empty_68_fu_142_reg[55] ;
  wire [7:0]\empty_68_fu_142_reg[55]_0 ;
  wire \empty_68_fu_142_reg[55]_i_1_n_12 ;
  wire \empty_68_fu_142_reg[55]_i_1_n_13 ;
  wire \empty_68_fu_142_reg[55]_i_1_n_14 ;
  wire \empty_68_fu_142_reg[55]_i_1_n_15 ;
  wire \empty_68_fu_142_reg[55]_i_1_n_16 ;
  wire \empty_68_fu_142_reg[55]_i_1_n_17 ;
  wire \empty_68_fu_142_reg[55]_i_1_n_18 ;
  wire \empty_68_fu_142_reg[55]_i_1_n_19 ;
  wire [6:0]\empty_68_fu_142_reg[63] ;
  wire [7:0]\empty_68_fu_142_reg[63]_0 ;
  wire \empty_68_fu_142_reg[63]_i_1_n_13 ;
  wire \empty_68_fu_142_reg[63]_i_1_n_14 ;
  wire \empty_68_fu_142_reg[63]_i_1_n_15 ;
  wire \empty_68_fu_142_reg[63]_i_1_n_16 ;
  wire \empty_68_fu_142_reg[63]_i_1_n_17 ;
  wire \empty_68_fu_142_reg[63]_i_1_n_18 ;
  wire \empty_68_fu_142_reg[63]_i_1_n_19 ;
  wire \empty_68_fu_142_reg[7]_i_1_n_12 ;
  wire \empty_68_fu_142_reg[7]_i_1_n_13 ;
  wire \empty_68_fu_142_reg[7]_i_1_n_14 ;
  wire \empty_68_fu_142_reg[7]_i_1_n_15 ;
  wire \empty_68_fu_142_reg[7]_i_1_n_16 ;
  wire \empty_68_fu_142_reg[7]_i_1_n_17 ;
  wire \empty_68_fu_142_reg[7]_i_1_n_18 ;
  wire \empty_68_fu_142_reg[7]_i_1_n_19 ;
  wire [15:0]indata_q0;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_83;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [7:7]\NLW_empty_68_fu_142_reg[63]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:35]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[15]_i_10 
       (.I0(\empty_68_fu_142[15]_i_2_n_12 ),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[15]),
        .I3(\empty_68_fu_142_reg[39]_0 [15]),
        .I4(tmp_product_n_102),
        .I5(\empty_68_fu_142_reg[39]_1 [15]),
        .O(\empty_68_fu_142[15]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[15]_i_11 
       (.I0(\empty_68_fu_142[15]_i_3_n_12 ),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[14]),
        .I3(\empty_68_fu_142_reg[39]_0 [14]),
        .I4(tmp_product_n_103),
        .I5(\empty_68_fu_142_reg[39]_1 [14]),
        .O(\empty_68_fu_142[15]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[15]_i_12 
       (.I0(\empty_68_fu_142[15]_i_4_n_12 ),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[13]),
        .I3(\empty_68_fu_142_reg[39]_0 [13]),
        .I4(tmp_product_n_104),
        .I5(\empty_68_fu_142_reg[39]_1 [13]),
        .O(\empty_68_fu_142[15]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[15]_i_13 
       (.I0(\empty_68_fu_142[15]_i_5_n_12 ),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[12]),
        .I3(\empty_68_fu_142_reg[39]_0 [12]),
        .I4(tmp_product_n_105),
        .I5(\empty_68_fu_142_reg[39]_1 [12]),
        .O(\empty_68_fu_142[15]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[15]_i_14 
       (.I0(\empty_68_fu_142[15]_i_6_n_12 ),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[11]),
        .I3(\empty_68_fu_142_reg[39]_0 [11]),
        .I4(tmp_product_n_106),
        .I5(\empty_68_fu_142_reg[39]_1 [11]),
        .O(\empty_68_fu_142[15]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[15]_i_15 
       (.I0(\empty_68_fu_142[15]_i_7_n_12 ),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[10]),
        .I3(\empty_68_fu_142_reg[39]_0 [10]),
        .I4(tmp_product_n_107),
        .I5(\empty_68_fu_142_reg[39]_1 [10]),
        .O(\empty_68_fu_142[15]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[15]_i_16 
       (.I0(\empty_68_fu_142[15]_i_8_n_12 ),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[9]),
        .I3(\empty_68_fu_142_reg[39]_0 [9]),
        .I4(tmp_product_n_108),
        .I5(\empty_68_fu_142_reg[39]_1 [9]),
        .O(\empty_68_fu_142[15]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[15]_i_17 
       (.I0(\empty_68_fu_142[15]_i_9_n_12 ),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[8]),
        .I3(\empty_68_fu_142_reg[39]_0 [8]),
        .I4(tmp_product_n_109),
        .I5(\empty_68_fu_142_reg[39]_1 [8]),
        .O(\empty_68_fu_142[15]_i_17_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[15]_i_2 
       (.I0(tmp_product_n_103),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[14]),
        .I3(\empty_68_fu_142_reg[39]_0 [14]),
        .I4(\empty_68_fu_142_reg[39]_1 [14]),
        .O(\empty_68_fu_142[15]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[15]_i_3 
       (.I0(tmp_product_n_104),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[13]),
        .I3(\empty_68_fu_142_reg[39]_0 [13]),
        .I4(\empty_68_fu_142_reg[39]_1 [13]),
        .O(\empty_68_fu_142[15]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[15]_i_4 
       (.I0(tmp_product_n_105),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[12]),
        .I3(\empty_68_fu_142_reg[39]_0 [12]),
        .I4(\empty_68_fu_142_reg[39]_1 [12]),
        .O(\empty_68_fu_142[15]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[15]_i_5 
       (.I0(tmp_product_n_106),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[11]),
        .I3(\empty_68_fu_142_reg[39]_0 [11]),
        .I4(\empty_68_fu_142_reg[39]_1 [11]),
        .O(\empty_68_fu_142[15]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[15]_i_6 
       (.I0(tmp_product_n_107),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[10]),
        .I3(\empty_68_fu_142_reg[39]_0 [10]),
        .I4(\empty_68_fu_142_reg[39]_1 [10]),
        .O(\empty_68_fu_142[15]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[15]_i_7 
       (.I0(tmp_product_n_108),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[9]),
        .I3(\empty_68_fu_142_reg[39]_0 [9]),
        .I4(\empty_68_fu_142_reg[39]_1 [9]),
        .O(\empty_68_fu_142[15]_i_7_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[15]_i_8 
       (.I0(tmp_product_n_109),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[8]),
        .I3(\empty_68_fu_142_reg[39]_0 [8]),
        .I4(\empty_68_fu_142_reg[39]_1 [8]),
        .O(\empty_68_fu_142[15]_i_8_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[15]_i_9 
       (.I0(tmp_product_n_110),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[7]),
        .I3(\empty_68_fu_142_reg[39]_0 [7]),
        .I4(\empty_68_fu_142_reg[39]_1 [7]),
        .O(\empty_68_fu_142[15]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[23]_i_10 
       (.I0(\empty_68_fu_142[23]_i_2_n_12 ),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[23]),
        .I3(\empty_68_fu_142_reg[39]_0 [23]),
        .I4(tmp_product_n_94),
        .I5(\empty_68_fu_142_reg[39]_1 [23]),
        .O(\empty_68_fu_142[23]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[23]_i_11 
       (.I0(\empty_68_fu_142[23]_i_3_n_12 ),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[22]),
        .I3(\empty_68_fu_142_reg[39]_0 [22]),
        .I4(tmp_product_n_95),
        .I5(\empty_68_fu_142_reg[39]_1 [22]),
        .O(\empty_68_fu_142[23]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[23]_i_12 
       (.I0(\empty_68_fu_142[23]_i_4_n_12 ),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[21]),
        .I3(\empty_68_fu_142_reg[39]_0 [21]),
        .I4(tmp_product_n_96),
        .I5(\empty_68_fu_142_reg[39]_1 [21]),
        .O(\empty_68_fu_142[23]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[23]_i_13 
       (.I0(\empty_68_fu_142[23]_i_5_n_12 ),
        .I1(\empty_68_fu_142_reg[39] ),
        .I2(Q[20]),
        .I3(\empty_68_fu_142_reg[39]_0 [20]),
        .I4(tmp_product_n_97),
        .I5(\empty_68_fu_142_reg[39]_1 [20]),
        .O(\empty_68_fu_142[23]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[23]_i_14 
       (.I0(\empty_68_fu_142[23]_i_6_n_12 ),
        .I1(\empty_68_fu_142_reg[39] ),
        .I2(Q[19]),
        .I3(\empty_68_fu_142_reg[39]_0 [19]),
        .I4(tmp_product_n_98),
        .I5(\empty_68_fu_142_reg[39]_1 [19]),
        .O(\empty_68_fu_142[23]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[23]_i_15 
       (.I0(\empty_68_fu_142[23]_i_7_n_12 ),
        .I1(\empty_68_fu_142_reg[39] ),
        .I2(Q[18]),
        .I3(\empty_68_fu_142_reg[39]_0 [18]),
        .I4(tmp_product_n_99),
        .I5(\empty_68_fu_142_reg[39]_1 [18]),
        .O(\empty_68_fu_142[23]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[23]_i_16 
       (.I0(\empty_68_fu_142[23]_i_8_n_12 ),
        .I1(\empty_68_fu_142_reg[39] ),
        .I2(Q[17]),
        .I3(\empty_68_fu_142_reg[39]_0 [17]),
        .I4(tmp_product_n_100),
        .I5(\empty_68_fu_142_reg[39]_1 [17]),
        .O(\empty_68_fu_142[23]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[23]_i_17 
       (.I0(\empty_68_fu_142[23]_i_9_n_12 ),
        .I1(\empty_68_fu_142_reg[39] ),
        .I2(Q[16]),
        .I3(\empty_68_fu_142_reg[39]_0 [16]),
        .I4(tmp_product_n_101),
        .I5(\empty_68_fu_142_reg[39]_1 [16]),
        .O(\empty_68_fu_142[23]_i_17_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[23]_i_2 
       (.I0(tmp_product_n_95),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[22]),
        .I3(\empty_68_fu_142_reg[39]_0 [22]),
        .I4(\empty_68_fu_142_reg[39]_1 [22]),
        .O(\empty_68_fu_142[23]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[23]_i_3 
       (.I0(tmp_product_n_96),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[21]),
        .I3(\empty_68_fu_142_reg[39]_0 [21]),
        .I4(\empty_68_fu_142_reg[39]_1 [21]),
        .O(\empty_68_fu_142[23]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[23]_i_4 
       (.I0(tmp_product_n_97),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[20]),
        .I3(\empty_68_fu_142_reg[39]_0 [20]),
        .I4(\empty_68_fu_142_reg[39]_1 [20]),
        .O(\empty_68_fu_142[23]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[23]_i_5 
       (.I0(tmp_product_n_98),
        .I1(\empty_68_fu_142_reg[39] ),
        .I2(Q[19]),
        .I3(\empty_68_fu_142_reg[39]_0 [19]),
        .I4(\empty_68_fu_142_reg[39]_1 [19]),
        .O(\empty_68_fu_142[23]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[23]_i_6 
       (.I0(tmp_product_n_99),
        .I1(\empty_68_fu_142_reg[39] ),
        .I2(Q[18]),
        .I3(\empty_68_fu_142_reg[39]_0 [18]),
        .I4(\empty_68_fu_142_reg[39]_1 [18]),
        .O(\empty_68_fu_142[23]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[23]_i_7 
       (.I0(tmp_product_n_100),
        .I1(\empty_68_fu_142_reg[39] ),
        .I2(Q[17]),
        .I3(\empty_68_fu_142_reg[39]_0 [17]),
        .I4(\empty_68_fu_142_reg[39]_1 [17]),
        .O(\empty_68_fu_142[23]_i_7_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[23]_i_8 
       (.I0(tmp_product_n_101),
        .I1(\empty_68_fu_142_reg[39] ),
        .I2(Q[16]),
        .I3(\empty_68_fu_142_reg[39]_0 [16]),
        .I4(\empty_68_fu_142_reg[39]_1 [16]),
        .O(\empty_68_fu_142[23]_i_8_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[23]_i_9 
       (.I0(tmp_product_n_102),
        .I1(\empty_68_fu_142_reg[39] ),
        .I2(Q[15]),
        .I3(\empty_68_fu_142_reg[39]_0 [15]),
        .I4(\empty_68_fu_142_reg[39]_1 [15]),
        .O(\empty_68_fu_142[23]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[31]_i_10 
       (.I0(\empty_68_fu_142[31]_i_2_n_12 ),
        .I1(\empty_68_fu_142_reg[39] ),
        .I2(Q[31]),
        .I3(\empty_68_fu_142_reg[39]_0 [31]),
        .I4(tmp_product_n_86),
        .I5(\empty_68_fu_142_reg[39]_1 [31]),
        .O(\empty_68_fu_142[31]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[31]_i_11 
       (.I0(\empty_68_fu_142[31]_i_3_n_12 ),
        .I1(\empty_68_fu_142_reg[39] ),
        .I2(Q[30]),
        .I3(\empty_68_fu_142_reg[39]_0 [30]),
        .I4(tmp_product_n_87),
        .I5(\empty_68_fu_142_reg[39]_1 [30]),
        .O(\empty_68_fu_142[31]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[31]_i_12 
       (.I0(\empty_68_fu_142[31]_i_4_n_12 ),
        .I1(\empty_68_fu_142_reg[39] ),
        .I2(Q[29]),
        .I3(\empty_68_fu_142_reg[39]_0 [29]),
        .I4(tmp_product_n_88),
        .I5(\empty_68_fu_142_reg[39]_1 [29]),
        .O(\empty_68_fu_142[31]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[31]_i_13 
       (.I0(\empty_68_fu_142[31]_i_5_n_12 ),
        .I1(\empty_68_fu_142_reg[39] ),
        .I2(Q[28]),
        .I3(\empty_68_fu_142_reg[39]_0 [28]),
        .I4(tmp_product_n_89),
        .I5(\empty_68_fu_142_reg[39]_1 [28]),
        .O(\empty_68_fu_142[31]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[31]_i_14 
       (.I0(\empty_68_fu_142[31]_i_6_n_12 ),
        .I1(\empty_68_fu_142_reg[39] ),
        .I2(Q[27]),
        .I3(\empty_68_fu_142_reg[39]_0 [27]),
        .I4(tmp_product_n_90),
        .I5(\empty_68_fu_142_reg[39]_1 [27]),
        .O(\empty_68_fu_142[31]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[31]_i_15 
       (.I0(\empty_68_fu_142[31]_i_7_n_12 ),
        .I1(\empty_68_fu_142_reg[39] ),
        .I2(Q[26]),
        .I3(\empty_68_fu_142_reg[39]_0 [26]),
        .I4(tmp_product_n_91),
        .I5(\empty_68_fu_142_reg[39]_1 [26]),
        .O(\empty_68_fu_142[31]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[31]_i_16 
       (.I0(\empty_68_fu_142[31]_i_8_n_12 ),
        .I1(\empty_68_fu_142_reg[39] ),
        .I2(Q[25]),
        .I3(\empty_68_fu_142_reg[39]_0 [25]),
        .I4(tmp_product_n_92),
        .I5(\empty_68_fu_142_reg[39]_1 [25]),
        .O(\empty_68_fu_142[31]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[31]_i_17 
       (.I0(\empty_68_fu_142[31]_i_9_n_12 ),
        .I1(\empty_68_fu_142_reg[39] ),
        .I2(Q[24]),
        .I3(\empty_68_fu_142_reg[39]_0 [24]),
        .I4(tmp_product_n_93),
        .I5(\empty_68_fu_142_reg[39]_1 [24]),
        .O(\empty_68_fu_142[31]_i_17_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[31]_i_2 
       (.I0(tmp_product_n_87),
        .I1(\empty_68_fu_142_reg[39] ),
        .I2(Q[30]),
        .I3(\empty_68_fu_142_reg[39]_0 [30]),
        .I4(\empty_68_fu_142_reg[39]_1 [30]),
        .O(\empty_68_fu_142[31]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[31]_i_3 
       (.I0(tmp_product_n_88),
        .I1(\empty_68_fu_142_reg[39] ),
        .I2(Q[29]),
        .I3(\empty_68_fu_142_reg[39]_0 [29]),
        .I4(\empty_68_fu_142_reg[39]_1 [29]),
        .O(\empty_68_fu_142[31]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[31]_i_4 
       (.I0(tmp_product_n_89),
        .I1(\empty_68_fu_142_reg[39] ),
        .I2(Q[28]),
        .I3(\empty_68_fu_142_reg[39]_0 [28]),
        .I4(\empty_68_fu_142_reg[39]_1 [28]),
        .O(\empty_68_fu_142[31]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[31]_i_5 
       (.I0(tmp_product_n_90),
        .I1(\empty_68_fu_142_reg[39] ),
        .I2(Q[27]),
        .I3(\empty_68_fu_142_reg[39]_0 [27]),
        .I4(\empty_68_fu_142_reg[39]_1 [27]),
        .O(\empty_68_fu_142[31]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[31]_i_6 
       (.I0(tmp_product_n_91),
        .I1(\empty_68_fu_142_reg[39] ),
        .I2(Q[26]),
        .I3(\empty_68_fu_142_reg[39]_0 [26]),
        .I4(\empty_68_fu_142_reg[39]_1 [26]),
        .O(\empty_68_fu_142[31]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[31]_i_7 
       (.I0(tmp_product_n_92),
        .I1(\empty_68_fu_142_reg[39] ),
        .I2(Q[25]),
        .I3(\empty_68_fu_142_reg[39]_0 [25]),
        .I4(\empty_68_fu_142_reg[39]_1 [25]),
        .O(\empty_68_fu_142[31]_i_7_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[31]_i_8 
       (.I0(tmp_product_n_93),
        .I1(\empty_68_fu_142_reg[39] ),
        .I2(Q[24]),
        .I3(\empty_68_fu_142_reg[39]_0 [24]),
        .I4(\empty_68_fu_142_reg[39]_1 [24]),
        .O(\empty_68_fu_142[31]_i_8_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[31]_i_9 
       (.I0(tmp_product_n_94),
        .I1(\empty_68_fu_142_reg[39] ),
        .I2(Q[23]),
        .I3(\empty_68_fu_142_reg[39]_0 [23]),
        .I4(\empty_68_fu_142_reg[39]_1 [23]),
        .O(\empty_68_fu_142[31]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h88A0EEFA775F1105)) 
    \empty_68_fu_142[39]_i_14 
       (.I0(\empty_68_fu_142[39]_i_18_n_12 ),
        .I1(\empty_68_fu_142_reg[39]_0 [34]),
        .I2(Q[34]),
        .I3(\empty_68_fu_142_reg[39] ),
        .I4(tmp_product_n_83),
        .I5(\empty_68_fu_142_reg[39]_4 ),
        .O(\empty_68_fu_142[39]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h78870FF00FF08778)) 
    \empty_68_fu_142[39]_i_15 
       (.I0(\empty_68_fu_142_reg[39] ),
        .I1(\empty_68_fu_142_reg[39]_1 [32]),
        .I2(\empty_68_fu_142_reg[39]_2 ),
        .I3(tmp_product_n_83),
        .I4(\empty_68_fu_142_reg[39]_3 ),
        .I5(P),
        .O(\empty_68_fu_142[39]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'hA9A9AA5595955555)) 
    \empty_68_fu_142[39]_i_16 
       (.I0(\empty_68_fu_142[39]_i_22_n_12 ),
        .I1(\empty_68_fu_142_reg[39]_1 [32]),
        .I2(\empty_68_fu_142_reg[39]_0 [32]),
        .I3(Q[32]),
        .I4(\empty_68_fu_142_reg[39] ),
        .I5(tmp_product_n_85),
        .O(\empty_68_fu_142[39]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[39]_i_17 
       (.I0(\empty_68_fu_142[39]_i_9_n_12 ),
        .I1(\empty_68_fu_142_reg[39] ),
        .I2(Q[32]),
        .I3(\empty_68_fu_142_reg[39]_0 [32]),
        .I4(tmp_product_n_85),
        .I5(\empty_68_fu_142_reg[39]_1 [32]),
        .O(\empty_68_fu_142[39]_i_17_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hFFE4)) 
    \empty_68_fu_142[39]_i_18 
       (.I0(\empty_68_fu_142_reg[39] ),
        .I1(Q[33]),
        .I2(\empty_68_fu_142_reg[39]_0 [33]),
        .I3(P),
        .O(\empty_68_fu_142[39]_i_18_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h6699A5A5)) 
    \empty_68_fu_142[39]_i_22 
       (.I0(P),
        .I1(\empty_68_fu_142_reg[39]_0 [33]),
        .I2(Q[33]),
        .I3(\empty_68_fu_142_reg[39]_1 [32]),
        .I4(\empty_68_fu_142_reg[39] ),
        .O(\empty_68_fu_142[39]_i_22_n_12 ));
  LUT5 #(
    .INIT(32'hFD755410)) 
    \empty_68_fu_142[39]_i_6 
       (.I0(tmp_product_n_83),
        .I1(\empty_68_fu_142_reg[39] ),
        .I2(Q[34]),
        .I3(\empty_68_fu_142_reg[39]_0 [34]),
        .I4(\empty_68_fu_142[39]_i_18_n_12 ),
        .O(\empty_68_fu_142[39]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'h0099A5A5)) 
    \empty_68_fu_142[39]_i_7 
       (.I0(P),
        .I1(\empty_68_fu_142_reg[39]_0 [33]),
        .I2(Q[33]),
        .I3(\empty_68_fu_142_reg[39]_1 [32]),
        .I4(\empty_68_fu_142_reg[39] ),
        .O(\empty_68_fu_142[39]_i_7_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[39]_i_9 
       (.I0(tmp_product_n_86),
        .I1(\empty_68_fu_142_reg[39] ),
        .I2(Q[31]),
        .I3(\empty_68_fu_142_reg[39]_0 [31]),
        .I4(\empty_68_fu_142_reg[39]_1 [31]),
        .O(\empty_68_fu_142[39]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[7]_i_10 
       (.I0(\empty_68_fu_142[7]_i_3_n_12 ),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[6]),
        .I3(\empty_68_fu_142_reg[39]_0 [6]),
        .I4(tmp_product_n_111),
        .I5(\empty_68_fu_142_reg[39]_1 [6]),
        .O(\empty_68_fu_142[7]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[7]_i_11 
       (.I0(\empty_68_fu_142[7]_i_4_n_12 ),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[5]),
        .I3(\empty_68_fu_142_reg[39]_0 [5]),
        .I4(tmp_product_n_112),
        .I5(\empty_68_fu_142_reg[39]_1 [5]),
        .O(\empty_68_fu_142[7]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[7]_i_12 
       (.I0(\empty_68_fu_142[7]_i_5_n_12 ),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[4]),
        .I3(\empty_68_fu_142_reg[39]_0 [4]),
        .I4(tmp_product_n_113),
        .I5(\empty_68_fu_142_reg[39]_1 [4]),
        .O(\empty_68_fu_142[7]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[7]_i_13 
       (.I0(\empty_68_fu_142[7]_i_6_n_12 ),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[3]),
        .I3(\empty_68_fu_142_reg[39]_0 [3]),
        .I4(tmp_product_n_114),
        .I5(\empty_68_fu_142_reg[39]_1 [3]),
        .O(\empty_68_fu_142[7]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[7]_i_14 
       (.I0(\empty_68_fu_142[7]_i_7_n_12 ),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[2]),
        .I3(\empty_68_fu_142_reg[39]_0 [2]),
        .I4(tmp_product_n_115),
        .I5(\empty_68_fu_142_reg[39]_1 [2]),
        .O(\empty_68_fu_142[7]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[7]_i_15 
       (.I0(\empty_68_fu_142[7]_i_8_n_12 ),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[1]),
        .I3(\empty_68_fu_142_reg[39]_0 [1]),
        .I4(tmp_product_n_116),
        .I5(\empty_68_fu_142_reg[39]_1 [1]),
        .O(\empty_68_fu_142[7]_i_15_n_12 ));
  (* HLUTNM = "lutpair1" *) 
  LUT5 #(
    .INIT(32'h9A56569A)) 
    \empty_68_fu_142[7]_i_16 
       (.I0(tmp_product_n_117),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[0]),
        .I3(\empty_68_fu_142_reg[39]_0 [0]),
        .I4(\empty_68_fu_142_reg[39]_1 [0]),
        .O(\empty_68_fu_142[7]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[7]_i_2 
       (.I0(tmp_product_n_111),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[6]),
        .I3(\empty_68_fu_142_reg[39]_0 [6]),
        .I4(\empty_68_fu_142_reg[39]_1 [6]),
        .O(\empty_68_fu_142[7]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[7]_i_3 
       (.I0(tmp_product_n_112),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[5]),
        .I3(\empty_68_fu_142_reg[39]_0 [5]),
        .I4(\empty_68_fu_142_reg[39]_1 [5]),
        .O(\empty_68_fu_142[7]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[7]_i_4 
       (.I0(tmp_product_n_113),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[4]),
        .I3(\empty_68_fu_142_reg[39]_0 [4]),
        .I4(\empty_68_fu_142_reg[39]_1 [4]),
        .O(\empty_68_fu_142[7]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[7]_i_5 
       (.I0(tmp_product_n_114),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[3]),
        .I3(\empty_68_fu_142_reg[39]_0 [3]),
        .I4(\empty_68_fu_142_reg[39]_1 [3]),
        .O(\empty_68_fu_142[7]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[7]_i_6 
       (.I0(tmp_product_n_115),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[2]),
        .I3(\empty_68_fu_142_reg[39]_0 [2]),
        .I4(\empty_68_fu_142_reg[39]_1 [2]),
        .O(\empty_68_fu_142[7]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[7]_i_7 
       (.I0(tmp_product_n_116),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[1]),
        .I3(\empty_68_fu_142_reg[39]_0 [1]),
        .I4(\empty_68_fu_142_reg[39]_1 [1]),
        .O(\empty_68_fu_142[7]_i_7_n_12 ));
  (* HLUTNM = "lutpair1" *) 
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_68_fu_142[7]_i_8 
       (.I0(tmp_product_n_117),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[0]),
        .I3(\empty_68_fu_142_reg[39]_0 [0]),
        .I4(\empty_68_fu_142_reg[39]_1 [0]),
        .O(\empty_68_fu_142[7]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_68_fu_142[7]_i_9 
       (.I0(\empty_68_fu_142[7]_i_2_n_12 ),
        .I1(\empty_68_fu_142_reg[23] ),
        .I2(Q[7]),
        .I3(\empty_68_fu_142_reg[39]_0 [7]),
        .I4(tmp_product_n_110),
        .I5(\empty_68_fu_142_reg[39]_1 [7]),
        .O(\empty_68_fu_142[7]_i_9_n_12 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_68_fu_142_reg[15]_i_1 
       (.CI(\empty_68_fu_142_reg[7]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_68_fu_142_reg[15]_i_1_n_12 ,\empty_68_fu_142_reg[15]_i_1_n_13 ,\empty_68_fu_142_reg[15]_i_1_n_14 ,\empty_68_fu_142_reg[15]_i_1_n_15 ,\empty_68_fu_142_reg[15]_i_1_n_16 ,\empty_68_fu_142_reg[15]_i_1_n_17 ,\empty_68_fu_142_reg[15]_i_1_n_18 ,\empty_68_fu_142_reg[15]_i_1_n_19 }),
        .DI({\empty_68_fu_142[15]_i_2_n_12 ,\empty_68_fu_142[15]_i_3_n_12 ,\empty_68_fu_142[15]_i_4_n_12 ,\empty_68_fu_142[15]_i_5_n_12 ,\empty_68_fu_142[15]_i_6_n_12 ,\empty_68_fu_142[15]_i_7_n_12 ,\empty_68_fu_142[15]_i_8_n_12 ,\empty_68_fu_142[15]_i_9_n_12 }),
        .O(D[15:8]),
        .S({\empty_68_fu_142[15]_i_10_n_12 ,\empty_68_fu_142[15]_i_11_n_12 ,\empty_68_fu_142[15]_i_12_n_12 ,\empty_68_fu_142[15]_i_13_n_12 ,\empty_68_fu_142[15]_i_14_n_12 ,\empty_68_fu_142[15]_i_15_n_12 ,\empty_68_fu_142[15]_i_16_n_12 ,\empty_68_fu_142[15]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_68_fu_142_reg[23]_i_1 
       (.CI(\empty_68_fu_142_reg[15]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_68_fu_142_reg[23]_i_1_n_12 ,\empty_68_fu_142_reg[23]_i_1_n_13 ,\empty_68_fu_142_reg[23]_i_1_n_14 ,\empty_68_fu_142_reg[23]_i_1_n_15 ,\empty_68_fu_142_reg[23]_i_1_n_16 ,\empty_68_fu_142_reg[23]_i_1_n_17 ,\empty_68_fu_142_reg[23]_i_1_n_18 ,\empty_68_fu_142_reg[23]_i_1_n_19 }),
        .DI({\empty_68_fu_142[23]_i_2_n_12 ,\empty_68_fu_142[23]_i_3_n_12 ,\empty_68_fu_142[23]_i_4_n_12 ,\empty_68_fu_142[23]_i_5_n_12 ,\empty_68_fu_142[23]_i_6_n_12 ,\empty_68_fu_142[23]_i_7_n_12 ,\empty_68_fu_142[23]_i_8_n_12 ,\empty_68_fu_142[23]_i_9_n_12 }),
        .O(D[23:16]),
        .S({\empty_68_fu_142[23]_i_10_n_12 ,\empty_68_fu_142[23]_i_11_n_12 ,\empty_68_fu_142[23]_i_12_n_12 ,\empty_68_fu_142[23]_i_13_n_12 ,\empty_68_fu_142[23]_i_14_n_12 ,\empty_68_fu_142[23]_i_15_n_12 ,\empty_68_fu_142[23]_i_16_n_12 ,\empty_68_fu_142[23]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_68_fu_142_reg[31]_i_1 
       (.CI(\empty_68_fu_142_reg[23]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_68_fu_142_reg[31]_i_1_n_12 ,\empty_68_fu_142_reg[31]_i_1_n_13 ,\empty_68_fu_142_reg[31]_i_1_n_14 ,\empty_68_fu_142_reg[31]_i_1_n_15 ,\empty_68_fu_142_reg[31]_i_1_n_16 ,\empty_68_fu_142_reg[31]_i_1_n_17 ,\empty_68_fu_142_reg[31]_i_1_n_18 ,\empty_68_fu_142_reg[31]_i_1_n_19 }),
        .DI({\empty_68_fu_142[31]_i_2_n_12 ,\empty_68_fu_142[31]_i_3_n_12 ,\empty_68_fu_142[31]_i_4_n_12 ,\empty_68_fu_142[31]_i_5_n_12 ,\empty_68_fu_142[31]_i_6_n_12 ,\empty_68_fu_142[31]_i_7_n_12 ,\empty_68_fu_142[31]_i_8_n_12 ,\empty_68_fu_142[31]_i_9_n_12 }),
        .O(D[31:24]),
        .S({\empty_68_fu_142[31]_i_10_n_12 ,\empty_68_fu_142[31]_i_11_n_12 ,\empty_68_fu_142[31]_i_12_n_12 ,\empty_68_fu_142[31]_i_13_n_12 ,\empty_68_fu_142[31]_i_14_n_12 ,\empty_68_fu_142[31]_i_15_n_12 ,\empty_68_fu_142[31]_i_16_n_12 ,\empty_68_fu_142[31]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_68_fu_142_reg[39]_i_1 
       (.CI(\empty_68_fu_142_reg[31]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_68_fu_142_reg[39]_i_1_n_12 ,\empty_68_fu_142_reg[39]_i_1_n_13 ,\empty_68_fu_142_reg[39]_i_1_n_14 ,\empty_68_fu_142_reg[39]_i_1_n_15 ,\empty_68_fu_142_reg[39]_i_1_n_16 ,\empty_68_fu_142_reg[39]_i_1_n_17 ,\empty_68_fu_142_reg[39]_i_1_n_18 ,\empty_68_fu_142_reg[39]_i_1_n_19 }),
        .DI({DI[4:1],\empty_68_fu_142[39]_i_6_n_12 ,\empty_68_fu_142[39]_i_7_n_12 ,DI[0],\empty_68_fu_142[39]_i_9_n_12 }),
        .O(D[39:32]),
        .S({S,\empty_68_fu_142[39]_i_14_n_12 ,\empty_68_fu_142[39]_i_15_n_12 ,\empty_68_fu_142[39]_i_16_n_12 ,\empty_68_fu_142[39]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_68_fu_142_reg[47]_i_1 
       (.CI(\empty_68_fu_142_reg[39]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_68_fu_142_reg[47]_i_1_n_12 ,\empty_68_fu_142_reg[47]_i_1_n_13 ,\empty_68_fu_142_reg[47]_i_1_n_14 ,\empty_68_fu_142_reg[47]_i_1_n_15 ,\empty_68_fu_142_reg[47]_i_1_n_16 ,\empty_68_fu_142_reg[47]_i_1_n_17 ,\empty_68_fu_142_reg[47]_i_1_n_18 ,\empty_68_fu_142_reg[47]_i_1_n_19 }),
        .DI(\empty_68_fu_142_reg[47] ),
        .O(D[47:40]),
        .S(\empty_68_fu_142_reg[47]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_68_fu_142_reg[55]_i_1 
       (.CI(\empty_68_fu_142_reg[47]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_68_fu_142_reg[55]_i_1_n_12 ,\empty_68_fu_142_reg[55]_i_1_n_13 ,\empty_68_fu_142_reg[55]_i_1_n_14 ,\empty_68_fu_142_reg[55]_i_1_n_15 ,\empty_68_fu_142_reg[55]_i_1_n_16 ,\empty_68_fu_142_reg[55]_i_1_n_17 ,\empty_68_fu_142_reg[55]_i_1_n_18 ,\empty_68_fu_142_reg[55]_i_1_n_19 }),
        .DI(\empty_68_fu_142_reg[55] ),
        .O(D[55:48]),
        .S(\empty_68_fu_142_reg[55]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_68_fu_142_reg[63]_i_1 
       (.CI(\empty_68_fu_142_reg[55]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_68_fu_142_reg[63]_i_1_CO_UNCONNECTED [7],\empty_68_fu_142_reg[63]_i_1_n_13 ,\empty_68_fu_142_reg[63]_i_1_n_14 ,\empty_68_fu_142_reg[63]_i_1_n_15 ,\empty_68_fu_142_reg[63]_i_1_n_16 ,\empty_68_fu_142_reg[63]_i_1_n_17 ,\empty_68_fu_142_reg[63]_i_1_n_18 ,\empty_68_fu_142_reg[63]_i_1_n_19 }),
        .DI({1'b0,\empty_68_fu_142_reg[63] }),
        .O(D[63:56]),
        .S(\empty_68_fu_142_reg[63]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_68_fu_142_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_68_fu_142_reg[7]_i_1_n_12 ,\empty_68_fu_142_reg[7]_i_1_n_13 ,\empty_68_fu_142_reg[7]_i_1_n_14 ,\empty_68_fu_142_reg[7]_i_1_n_15 ,\empty_68_fu_142_reg[7]_i_1_n_16 ,\empty_68_fu_142_reg[7]_i_1_n_17 ,\empty_68_fu_142_reg[7]_i_1_n_18 ,\empty_68_fu_142_reg[7]_i_1_n_19 }),
        .DI({\empty_68_fu_142[7]_i_2_n_12 ,\empty_68_fu_142[7]_i_3_n_12 ,\empty_68_fu_142[7]_i_4_n_12 ,\empty_68_fu_142[7]_i_5_n_12 ,\empty_68_fu_142[7]_i_6_n_12 ,\empty_68_fu_142[7]_i_7_n_12 ,\empty_68_fu_142[7]_i_8_n_12 ,1'b0}),
        .O(D[7:0]),
        .S({\empty_68_fu_142[7]_i_9_n_12 ,\empty_68_fu_142[7]_i_10_n_12 ,\empty_68_fu_142[7]_i_11_n_12 ,\empty_68_fu_142[7]_i_12_n_12 ,\empty_68_fu_142[7]_i_13_n_12 ,\empty_68_fu_142[7]_i_14_n_12 ,\empty_68_fu_142[7]_i_15_n_12 ,\empty_68_fu_142[7]_i_16_n_12 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST[33],DSP_ALU_INST}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,\empty_68_fu_142_reg[39] ,\empty_68_fu_142_reg[39] ,1'b0,OPMODE,1'b0,OPMODE}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:35],tmp_product_n_83,P,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_1
       (.I0(DSP_ALU_INST_0),
        .O(OPMODE));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mul_16s_16s_32_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_19
   (D,
    CEB2,
    ap_clk,
    B,
    indata_q1,
    P,
    \empty_69_fu_146_reg[39] ,
    OPMODE,
    Q,
    \empty_69_fu_146_reg[39]_0 ,
    \empty_69_fu_146_reg[31] ,
    DI,
    S,
    \empty_69_fu_146_reg[47] ,
    \empty_69_fu_146_reg[47]_0 ,
    \empty_69_fu_146_reg[55] ,
    \empty_69_fu_146_reg[55]_0 ,
    \empty_69_fu_146_reg[63] ,
    \empty_69_fu_146_reg[63]_0 ,
    \empty_69_fu_146_reg[39]_1 );
  output [63:0]D;
  input CEB2;
  input ap_clk;
  input [15:0]B;
  input [15:0]indata_q1;
  input [33:0]P;
  input \empty_69_fu_146_reg[39] ;
  input [0:0]OPMODE;
  input [34:0]Q;
  input [34:0]\empty_69_fu_146_reg[39]_0 ;
  input [31:0]\empty_69_fu_146_reg[31] ;
  input [3:0]DI;
  input [3:0]S;
  input [7:0]\empty_69_fu_146_reg[47] ;
  input [7:0]\empty_69_fu_146_reg[47]_0 ;
  input [7:0]\empty_69_fu_146_reg[55] ;
  input [7:0]\empty_69_fu_146_reg[55]_0 ;
  input [6:0]\empty_69_fu_146_reg[63] ;
  input [7:0]\empty_69_fu_146_reg[63]_0 ;
  input \empty_69_fu_146_reg[39]_1 ;

  wire [15:0]B;
  wire CEB2;
  wire [63:0]D;
  wire [3:0]DI;
  wire [0:0]OPMODE;
  wire [33:0]P;
  wire [34:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire \empty_69_fu_146[15]_i_10_n_12 ;
  wire \empty_69_fu_146[15]_i_11_n_12 ;
  wire \empty_69_fu_146[15]_i_12_n_12 ;
  wire \empty_69_fu_146[15]_i_13_n_12 ;
  wire \empty_69_fu_146[15]_i_14_n_12 ;
  wire \empty_69_fu_146[15]_i_15_n_12 ;
  wire \empty_69_fu_146[15]_i_16_n_12 ;
  wire \empty_69_fu_146[15]_i_17_n_12 ;
  wire \empty_69_fu_146[15]_i_2_n_12 ;
  wire \empty_69_fu_146[15]_i_3_n_12 ;
  wire \empty_69_fu_146[15]_i_4_n_12 ;
  wire \empty_69_fu_146[15]_i_5_n_12 ;
  wire \empty_69_fu_146[15]_i_6_n_12 ;
  wire \empty_69_fu_146[15]_i_7_n_12 ;
  wire \empty_69_fu_146[15]_i_8_n_12 ;
  wire \empty_69_fu_146[15]_i_9_n_12 ;
  wire \empty_69_fu_146[23]_i_10_n_12 ;
  wire \empty_69_fu_146[23]_i_11_n_12 ;
  wire \empty_69_fu_146[23]_i_12_n_12 ;
  wire \empty_69_fu_146[23]_i_13_n_12 ;
  wire \empty_69_fu_146[23]_i_14_n_12 ;
  wire \empty_69_fu_146[23]_i_15_n_12 ;
  wire \empty_69_fu_146[23]_i_16_n_12 ;
  wire \empty_69_fu_146[23]_i_17_n_12 ;
  wire \empty_69_fu_146[23]_i_2_n_12 ;
  wire \empty_69_fu_146[23]_i_3_n_12 ;
  wire \empty_69_fu_146[23]_i_4_n_12 ;
  wire \empty_69_fu_146[23]_i_5_n_12 ;
  wire \empty_69_fu_146[23]_i_6_n_12 ;
  wire \empty_69_fu_146[23]_i_7_n_12 ;
  wire \empty_69_fu_146[23]_i_8_n_12 ;
  wire \empty_69_fu_146[23]_i_9_n_12 ;
  wire \empty_69_fu_146[31]_i_10_n_12 ;
  wire \empty_69_fu_146[31]_i_11_n_12 ;
  wire \empty_69_fu_146[31]_i_12_n_12 ;
  wire \empty_69_fu_146[31]_i_13_n_12 ;
  wire \empty_69_fu_146[31]_i_14_n_12 ;
  wire \empty_69_fu_146[31]_i_15_n_12 ;
  wire \empty_69_fu_146[31]_i_16_n_12 ;
  wire \empty_69_fu_146[31]_i_17_n_12 ;
  wire \empty_69_fu_146[31]_i_2_n_12 ;
  wire \empty_69_fu_146[31]_i_3_n_12 ;
  wire \empty_69_fu_146[31]_i_4_n_12 ;
  wire \empty_69_fu_146[31]_i_5_n_12 ;
  wire \empty_69_fu_146[31]_i_6_n_12 ;
  wire \empty_69_fu_146[31]_i_7_n_12 ;
  wire \empty_69_fu_146[31]_i_8_n_12 ;
  wire \empty_69_fu_146[31]_i_9_n_12 ;
  wire \empty_69_fu_146[39]_i_14_n_12 ;
  wire \empty_69_fu_146[39]_i_15_n_12 ;
  wire \empty_69_fu_146[39]_i_16_n_12 ;
  wire \empty_69_fu_146[39]_i_17_n_12 ;
  wire \empty_69_fu_146[39]_i_18_n_12 ;
  wire \empty_69_fu_146[39]_i_19_n_12 ;
  wire \empty_69_fu_146[39]_i_21_n_12 ;
  wire \empty_69_fu_146[39]_i_6_n_12 ;
  wire \empty_69_fu_146[39]_i_7_n_12 ;
  wire \empty_69_fu_146[39]_i_8_n_12 ;
  wire \empty_69_fu_146[39]_i_9_n_12 ;
  wire \empty_69_fu_146[7]_i_10_n_12 ;
  wire \empty_69_fu_146[7]_i_11_n_12 ;
  wire \empty_69_fu_146[7]_i_12_n_12 ;
  wire \empty_69_fu_146[7]_i_13_n_12 ;
  wire \empty_69_fu_146[7]_i_14_n_12 ;
  wire \empty_69_fu_146[7]_i_15_n_12 ;
  wire \empty_69_fu_146[7]_i_16_n_12 ;
  wire \empty_69_fu_146[7]_i_2_n_12 ;
  wire \empty_69_fu_146[7]_i_3_n_12 ;
  wire \empty_69_fu_146[7]_i_4_n_12 ;
  wire \empty_69_fu_146[7]_i_5_n_12 ;
  wire \empty_69_fu_146[7]_i_6_n_12 ;
  wire \empty_69_fu_146[7]_i_7_n_12 ;
  wire \empty_69_fu_146[7]_i_8_n_12 ;
  wire \empty_69_fu_146[7]_i_9_n_12 ;
  wire \empty_69_fu_146_reg[15]_i_1_n_12 ;
  wire \empty_69_fu_146_reg[15]_i_1_n_13 ;
  wire \empty_69_fu_146_reg[15]_i_1_n_14 ;
  wire \empty_69_fu_146_reg[15]_i_1_n_15 ;
  wire \empty_69_fu_146_reg[15]_i_1_n_16 ;
  wire \empty_69_fu_146_reg[15]_i_1_n_17 ;
  wire \empty_69_fu_146_reg[15]_i_1_n_18 ;
  wire \empty_69_fu_146_reg[15]_i_1_n_19 ;
  wire \empty_69_fu_146_reg[23]_i_1_n_12 ;
  wire \empty_69_fu_146_reg[23]_i_1_n_13 ;
  wire \empty_69_fu_146_reg[23]_i_1_n_14 ;
  wire \empty_69_fu_146_reg[23]_i_1_n_15 ;
  wire \empty_69_fu_146_reg[23]_i_1_n_16 ;
  wire \empty_69_fu_146_reg[23]_i_1_n_17 ;
  wire \empty_69_fu_146_reg[23]_i_1_n_18 ;
  wire \empty_69_fu_146_reg[23]_i_1_n_19 ;
  wire [31:0]\empty_69_fu_146_reg[31] ;
  wire \empty_69_fu_146_reg[31]_i_1_n_12 ;
  wire \empty_69_fu_146_reg[31]_i_1_n_13 ;
  wire \empty_69_fu_146_reg[31]_i_1_n_14 ;
  wire \empty_69_fu_146_reg[31]_i_1_n_15 ;
  wire \empty_69_fu_146_reg[31]_i_1_n_16 ;
  wire \empty_69_fu_146_reg[31]_i_1_n_17 ;
  wire \empty_69_fu_146_reg[31]_i_1_n_18 ;
  wire \empty_69_fu_146_reg[31]_i_1_n_19 ;
  wire \empty_69_fu_146_reg[39] ;
  wire [34:0]\empty_69_fu_146_reg[39]_0 ;
  wire \empty_69_fu_146_reg[39]_1 ;
  wire \empty_69_fu_146_reg[39]_i_1_n_12 ;
  wire \empty_69_fu_146_reg[39]_i_1_n_13 ;
  wire \empty_69_fu_146_reg[39]_i_1_n_14 ;
  wire \empty_69_fu_146_reg[39]_i_1_n_15 ;
  wire \empty_69_fu_146_reg[39]_i_1_n_16 ;
  wire \empty_69_fu_146_reg[39]_i_1_n_17 ;
  wire \empty_69_fu_146_reg[39]_i_1_n_18 ;
  wire \empty_69_fu_146_reg[39]_i_1_n_19 ;
  wire [7:0]\empty_69_fu_146_reg[47] ;
  wire [7:0]\empty_69_fu_146_reg[47]_0 ;
  wire \empty_69_fu_146_reg[47]_i_1_n_12 ;
  wire \empty_69_fu_146_reg[47]_i_1_n_13 ;
  wire \empty_69_fu_146_reg[47]_i_1_n_14 ;
  wire \empty_69_fu_146_reg[47]_i_1_n_15 ;
  wire \empty_69_fu_146_reg[47]_i_1_n_16 ;
  wire \empty_69_fu_146_reg[47]_i_1_n_17 ;
  wire \empty_69_fu_146_reg[47]_i_1_n_18 ;
  wire \empty_69_fu_146_reg[47]_i_1_n_19 ;
  wire [7:0]\empty_69_fu_146_reg[55] ;
  wire [7:0]\empty_69_fu_146_reg[55]_0 ;
  wire \empty_69_fu_146_reg[55]_i_1_n_12 ;
  wire \empty_69_fu_146_reg[55]_i_1_n_13 ;
  wire \empty_69_fu_146_reg[55]_i_1_n_14 ;
  wire \empty_69_fu_146_reg[55]_i_1_n_15 ;
  wire \empty_69_fu_146_reg[55]_i_1_n_16 ;
  wire \empty_69_fu_146_reg[55]_i_1_n_17 ;
  wire \empty_69_fu_146_reg[55]_i_1_n_18 ;
  wire \empty_69_fu_146_reg[55]_i_1_n_19 ;
  wire [6:0]\empty_69_fu_146_reg[63] ;
  wire [7:0]\empty_69_fu_146_reg[63]_0 ;
  wire \empty_69_fu_146_reg[63]_i_2_n_13 ;
  wire \empty_69_fu_146_reg[63]_i_2_n_14 ;
  wire \empty_69_fu_146_reg[63]_i_2_n_15 ;
  wire \empty_69_fu_146_reg[63]_i_2_n_16 ;
  wire \empty_69_fu_146_reg[63]_i_2_n_17 ;
  wire \empty_69_fu_146_reg[63]_i_2_n_18 ;
  wire \empty_69_fu_146_reg[63]_i_2_n_19 ;
  wire \empty_69_fu_146_reg[7]_i_1_n_12 ;
  wire \empty_69_fu_146_reg[7]_i_1_n_13 ;
  wire \empty_69_fu_146_reg[7]_i_1_n_14 ;
  wire \empty_69_fu_146_reg[7]_i_1_n_15 ;
  wire \empty_69_fu_146_reg[7]_i_1_n_16 ;
  wire \empty_69_fu_146_reg[7]_i_1_n_17 ;
  wire \empty_69_fu_146_reg[7]_i_1_n_18 ;
  wire \empty_69_fu_146_reg[7]_i_1_n_19 ;
  wire [15:0]indata_q1;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [7:7]\NLW_empty_69_fu_146_reg[63]_i_2_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:35]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_69_fu_146[15]_i_10 
       (.I0(\empty_69_fu_146[15]_i_2_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[15]),
        .I3(\empty_69_fu_146_reg[39]_0 [15]),
        .I4(tmp_product_n_102),
        .I5(\empty_69_fu_146_reg[31] [15]),
        .O(\empty_69_fu_146[15]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_69_fu_146[15]_i_11 
       (.I0(\empty_69_fu_146[15]_i_3_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[14]),
        .I3(\empty_69_fu_146_reg[39]_0 [14]),
        .I4(tmp_product_n_103),
        .I5(\empty_69_fu_146_reg[31] [14]),
        .O(\empty_69_fu_146[15]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_69_fu_146[15]_i_12 
       (.I0(\empty_69_fu_146[15]_i_4_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[13]),
        .I3(\empty_69_fu_146_reg[39]_0 [13]),
        .I4(tmp_product_n_104),
        .I5(\empty_69_fu_146_reg[31] [13]),
        .O(\empty_69_fu_146[15]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_69_fu_146[15]_i_13 
       (.I0(\empty_69_fu_146[15]_i_5_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[12]),
        .I3(\empty_69_fu_146_reg[39]_0 [12]),
        .I4(tmp_product_n_105),
        .I5(\empty_69_fu_146_reg[31] [12]),
        .O(\empty_69_fu_146[15]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_69_fu_146[15]_i_14 
       (.I0(\empty_69_fu_146[15]_i_6_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[11]),
        .I3(\empty_69_fu_146_reg[39]_0 [11]),
        .I4(tmp_product_n_106),
        .I5(\empty_69_fu_146_reg[31] [11]),
        .O(\empty_69_fu_146[15]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_69_fu_146[15]_i_15 
       (.I0(\empty_69_fu_146[15]_i_7_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[10]),
        .I3(\empty_69_fu_146_reg[39]_0 [10]),
        .I4(tmp_product_n_107),
        .I5(\empty_69_fu_146_reg[31] [10]),
        .O(\empty_69_fu_146[15]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_69_fu_146[15]_i_16 
       (.I0(\empty_69_fu_146[15]_i_8_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[9]),
        .I3(\empty_69_fu_146_reg[39]_0 [9]),
        .I4(tmp_product_n_108),
        .I5(\empty_69_fu_146_reg[31] [9]),
        .O(\empty_69_fu_146[15]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_69_fu_146[15]_i_17 
       (.I0(\empty_69_fu_146[15]_i_9_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[8]),
        .I3(\empty_69_fu_146_reg[39]_0 [8]),
        .I4(tmp_product_n_109),
        .I5(\empty_69_fu_146_reg[31] [8]),
        .O(\empty_69_fu_146[15]_i_17_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_69_fu_146[15]_i_2 
       (.I0(tmp_product_n_103),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[14]),
        .I3(\empty_69_fu_146_reg[39]_0 [14]),
        .I4(\empty_69_fu_146_reg[31] [14]),
        .O(\empty_69_fu_146[15]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_69_fu_146[15]_i_3 
       (.I0(tmp_product_n_104),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[13]),
        .I3(\empty_69_fu_146_reg[39]_0 [13]),
        .I4(\empty_69_fu_146_reg[31] [13]),
        .O(\empty_69_fu_146[15]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_69_fu_146[15]_i_4 
       (.I0(tmp_product_n_105),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[12]),
        .I3(\empty_69_fu_146_reg[39]_0 [12]),
        .I4(\empty_69_fu_146_reg[31] [12]),
        .O(\empty_69_fu_146[15]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_69_fu_146[15]_i_5 
       (.I0(tmp_product_n_106),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[11]),
        .I3(\empty_69_fu_146_reg[39]_0 [11]),
        .I4(\empty_69_fu_146_reg[31] [11]),
        .O(\empty_69_fu_146[15]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_69_fu_146[15]_i_6 
       (.I0(tmp_product_n_107),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[10]),
        .I3(\empty_69_fu_146_reg[39]_0 [10]),
        .I4(\empty_69_fu_146_reg[31] [10]),
        .O(\empty_69_fu_146[15]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_69_fu_146[15]_i_7 
       (.I0(tmp_product_n_108),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[9]),
        .I3(\empty_69_fu_146_reg[39]_0 [9]),
        .I4(\empty_69_fu_146_reg[31] [9]),
        .O(\empty_69_fu_146[15]_i_7_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_69_fu_146[15]_i_8 
       (.I0(tmp_product_n_109),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[8]),
        .I3(\empty_69_fu_146_reg[39]_0 [8]),
        .I4(\empty_69_fu_146_reg[31] [8]),
        .O(\empty_69_fu_146[15]_i_8_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_69_fu_146[15]_i_9 
       (.I0(tmp_product_n_110),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[7]),
        .I3(\empty_69_fu_146_reg[39]_0 [7]),
        .I4(\empty_69_fu_146_reg[31] [7]),
        .O(\empty_69_fu_146[15]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_69_fu_146[23]_i_10 
       (.I0(\empty_69_fu_146[23]_i_2_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[23]),
        .I3(\empty_69_fu_146_reg[39]_0 [23]),
        .I4(tmp_product_n_94),
        .I5(\empty_69_fu_146_reg[31] [23]),
        .O(\empty_69_fu_146[23]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_69_fu_146[23]_i_11 
       (.I0(\empty_69_fu_146[23]_i_3_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[22]),
        .I3(\empty_69_fu_146_reg[39]_0 [22]),
        .I4(tmp_product_n_95),
        .I5(\empty_69_fu_146_reg[31] [22]),
        .O(\empty_69_fu_146[23]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_69_fu_146[23]_i_12 
       (.I0(\empty_69_fu_146[23]_i_4_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[21]),
        .I3(\empty_69_fu_146_reg[39]_0 [21]),
        .I4(tmp_product_n_96),
        .I5(\empty_69_fu_146_reg[31] [21]),
        .O(\empty_69_fu_146[23]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_69_fu_146[23]_i_13 
       (.I0(\empty_69_fu_146[23]_i_5_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[20]),
        .I3(\empty_69_fu_146_reg[39]_0 [20]),
        .I4(tmp_product_n_97),
        .I5(\empty_69_fu_146_reg[31] [20]),
        .O(\empty_69_fu_146[23]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_69_fu_146[23]_i_14 
       (.I0(\empty_69_fu_146[23]_i_6_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[19]),
        .I3(\empty_69_fu_146_reg[39]_0 [19]),
        .I4(tmp_product_n_98),
        .I5(\empty_69_fu_146_reg[31] [19]),
        .O(\empty_69_fu_146[23]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_69_fu_146[23]_i_15 
       (.I0(\empty_69_fu_146[23]_i_7_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[18]),
        .I3(\empty_69_fu_146_reg[39]_0 [18]),
        .I4(tmp_product_n_99),
        .I5(\empty_69_fu_146_reg[31] [18]),
        .O(\empty_69_fu_146[23]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_69_fu_146[23]_i_16 
       (.I0(\empty_69_fu_146[23]_i_8_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[17]),
        .I3(\empty_69_fu_146_reg[39]_0 [17]),
        .I4(tmp_product_n_100),
        .I5(\empty_69_fu_146_reg[31] [17]),
        .O(\empty_69_fu_146[23]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_69_fu_146[23]_i_17 
       (.I0(\empty_69_fu_146[23]_i_9_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[16]),
        .I3(\empty_69_fu_146_reg[39]_0 [16]),
        .I4(tmp_product_n_101),
        .I5(\empty_69_fu_146_reg[31] [16]),
        .O(\empty_69_fu_146[23]_i_17_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_69_fu_146[23]_i_2 
       (.I0(tmp_product_n_95),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[22]),
        .I3(\empty_69_fu_146_reg[39]_0 [22]),
        .I4(\empty_69_fu_146_reg[31] [22]),
        .O(\empty_69_fu_146[23]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_69_fu_146[23]_i_3 
       (.I0(tmp_product_n_96),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[21]),
        .I3(\empty_69_fu_146_reg[39]_0 [21]),
        .I4(\empty_69_fu_146_reg[31] [21]),
        .O(\empty_69_fu_146[23]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_69_fu_146[23]_i_4 
       (.I0(tmp_product_n_97),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[20]),
        .I3(\empty_69_fu_146_reg[39]_0 [20]),
        .I4(\empty_69_fu_146_reg[31] [20]),
        .O(\empty_69_fu_146[23]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_69_fu_146[23]_i_5 
       (.I0(tmp_product_n_98),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[19]),
        .I3(\empty_69_fu_146_reg[39]_0 [19]),
        .I4(\empty_69_fu_146_reg[31] [19]),
        .O(\empty_69_fu_146[23]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_69_fu_146[23]_i_6 
       (.I0(tmp_product_n_99),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[18]),
        .I3(\empty_69_fu_146_reg[39]_0 [18]),
        .I4(\empty_69_fu_146_reg[31] [18]),
        .O(\empty_69_fu_146[23]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_69_fu_146[23]_i_7 
       (.I0(tmp_product_n_100),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[17]),
        .I3(\empty_69_fu_146_reg[39]_0 [17]),
        .I4(\empty_69_fu_146_reg[31] [17]),
        .O(\empty_69_fu_146[23]_i_7_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_69_fu_146[23]_i_8 
       (.I0(tmp_product_n_101),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[16]),
        .I3(\empty_69_fu_146_reg[39]_0 [16]),
        .I4(\empty_69_fu_146_reg[31] [16]),
        .O(\empty_69_fu_146[23]_i_8_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_69_fu_146[23]_i_9 
       (.I0(tmp_product_n_102),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[15]),
        .I3(\empty_69_fu_146_reg[39]_0 [15]),
        .I4(\empty_69_fu_146_reg[31] [15]),
        .O(\empty_69_fu_146[23]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_69_fu_146[31]_i_10 
       (.I0(\empty_69_fu_146[31]_i_2_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[31]),
        .I3(\empty_69_fu_146_reg[39]_0 [31]),
        .I4(tmp_product_n_86),
        .I5(\empty_69_fu_146_reg[31] [31]),
        .O(\empty_69_fu_146[31]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_69_fu_146[31]_i_11 
       (.I0(\empty_69_fu_146[31]_i_3_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[30]),
        .I3(\empty_69_fu_146_reg[39]_0 [30]),
        .I4(tmp_product_n_87),
        .I5(\empty_69_fu_146_reg[31] [30]),
        .O(\empty_69_fu_146[31]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_69_fu_146[31]_i_12 
       (.I0(\empty_69_fu_146[31]_i_4_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[29]),
        .I3(\empty_69_fu_146_reg[39]_0 [29]),
        .I4(tmp_product_n_88),
        .I5(\empty_69_fu_146_reg[31] [29]),
        .O(\empty_69_fu_146[31]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_69_fu_146[31]_i_13 
       (.I0(\empty_69_fu_146[31]_i_5_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[28]),
        .I3(\empty_69_fu_146_reg[39]_0 [28]),
        .I4(tmp_product_n_89),
        .I5(\empty_69_fu_146_reg[31] [28]),
        .O(\empty_69_fu_146[31]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_69_fu_146[31]_i_14 
       (.I0(\empty_69_fu_146[31]_i_6_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[27]),
        .I3(\empty_69_fu_146_reg[39]_0 [27]),
        .I4(tmp_product_n_90),
        .I5(\empty_69_fu_146_reg[31] [27]),
        .O(\empty_69_fu_146[31]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_69_fu_146[31]_i_15 
       (.I0(\empty_69_fu_146[31]_i_7_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[26]),
        .I3(\empty_69_fu_146_reg[39]_0 [26]),
        .I4(tmp_product_n_91),
        .I5(\empty_69_fu_146_reg[31] [26]),
        .O(\empty_69_fu_146[31]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_69_fu_146[31]_i_16 
       (.I0(\empty_69_fu_146[31]_i_8_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[25]),
        .I3(\empty_69_fu_146_reg[39]_0 [25]),
        .I4(tmp_product_n_92),
        .I5(\empty_69_fu_146_reg[31] [25]),
        .O(\empty_69_fu_146[31]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_69_fu_146[31]_i_17 
       (.I0(\empty_69_fu_146[31]_i_9_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[24]),
        .I3(\empty_69_fu_146_reg[39]_0 [24]),
        .I4(tmp_product_n_93),
        .I5(\empty_69_fu_146_reg[31] [24]),
        .O(\empty_69_fu_146[31]_i_17_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_69_fu_146[31]_i_2 
       (.I0(tmp_product_n_87),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[30]),
        .I3(\empty_69_fu_146_reg[39]_0 [30]),
        .I4(\empty_69_fu_146_reg[31] [30]),
        .O(\empty_69_fu_146[31]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_69_fu_146[31]_i_3 
       (.I0(tmp_product_n_88),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[29]),
        .I3(\empty_69_fu_146_reg[39]_0 [29]),
        .I4(\empty_69_fu_146_reg[31] [29]),
        .O(\empty_69_fu_146[31]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_69_fu_146[31]_i_4 
       (.I0(tmp_product_n_89),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[28]),
        .I3(\empty_69_fu_146_reg[39]_0 [28]),
        .I4(\empty_69_fu_146_reg[31] [28]),
        .O(\empty_69_fu_146[31]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_69_fu_146[31]_i_5 
       (.I0(tmp_product_n_90),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[27]),
        .I3(\empty_69_fu_146_reg[39]_0 [27]),
        .I4(\empty_69_fu_146_reg[31] [27]),
        .O(\empty_69_fu_146[31]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_69_fu_146[31]_i_6 
       (.I0(tmp_product_n_91),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[26]),
        .I3(\empty_69_fu_146_reg[39]_0 [26]),
        .I4(\empty_69_fu_146_reg[31] [26]),
        .O(\empty_69_fu_146[31]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_69_fu_146[31]_i_7 
       (.I0(tmp_product_n_92),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[25]),
        .I3(\empty_69_fu_146_reg[39]_0 [25]),
        .I4(\empty_69_fu_146_reg[31] [25]),
        .O(\empty_69_fu_146[31]_i_7_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_69_fu_146[31]_i_8 
       (.I0(tmp_product_n_93),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[24]),
        .I3(\empty_69_fu_146_reg[39]_0 [24]),
        .I4(\empty_69_fu_146_reg[31] [24]),
        .O(\empty_69_fu_146[31]_i_8_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_69_fu_146[31]_i_9 
       (.I0(tmp_product_n_94),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[23]),
        .I3(\empty_69_fu_146_reg[39]_0 [23]),
        .I4(\empty_69_fu_146_reg[31] [23]),
        .O(\empty_69_fu_146[31]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h88A0EEFA775F1105)) 
    \empty_69_fu_146[39]_i_14 
       (.I0(\empty_69_fu_146[39]_i_18_n_12 ),
        .I1(\empty_69_fu_146_reg[39]_0 [34]),
        .I2(Q[34]),
        .I3(\empty_69_fu_146_reg[39] ),
        .I4(tmp_product_n_83),
        .I5(\empty_69_fu_146_reg[39]_1 ),
        .O(\empty_69_fu_146[39]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'hA965569A569AA965)) 
    \empty_69_fu_146[39]_i_15 
       (.I0(\empty_69_fu_146[39]_i_7_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[34]),
        .I3(\empty_69_fu_146_reg[39]_0 [34]),
        .I4(tmp_product_n_83),
        .I5(\empty_69_fu_146[39]_i_18_n_12 ),
        .O(\empty_69_fu_146[39]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h939CC3CCCCCC6C6C)) 
    \empty_69_fu_146[39]_i_16 
       (.I0(\empty_69_fu_146_reg[31] [31]),
        .I1(\empty_69_fu_146[39]_i_19_n_12 ),
        .I2(\empty_69_fu_146_reg[39] ),
        .I3(Q[32]),
        .I4(\empty_69_fu_146_reg[39]_0 [32]),
        .I5(tmp_product_n_85),
        .O(\empty_69_fu_146[39]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'hA9A9AA5595955555)) 
    \empty_69_fu_146[39]_i_17 
       (.I0(\empty_69_fu_146[39]_i_21_n_12 ),
        .I1(\empty_69_fu_146_reg[31] [31]),
        .I2(\empty_69_fu_146_reg[39]_0 [31]),
        .I3(Q[31]),
        .I4(\empty_69_fu_146_reg[39] ),
        .I5(tmp_product_n_86),
        .O(\empty_69_fu_146[39]_i_17_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hFFE4)) 
    \empty_69_fu_146[39]_i_18 
       (.I0(\empty_69_fu_146_reg[39] ),
        .I1(Q[33]),
        .I2(\empty_69_fu_146_reg[39]_0 [33]),
        .I3(tmp_product_n_84),
        .O(\empty_69_fu_146[39]_i_18_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h1BE4)) 
    \empty_69_fu_146[39]_i_19 
       (.I0(\empty_69_fu_146_reg[39] ),
        .I1(Q[33]),
        .I2(\empty_69_fu_146_reg[39]_0 [33]),
        .I3(tmp_product_n_84),
        .O(\empty_69_fu_146[39]_i_19_n_12 ));
  LUT5 #(
    .INIT(32'h6699A5A5)) 
    \empty_69_fu_146[39]_i_21 
       (.I0(tmp_product_n_85),
        .I1(\empty_69_fu_146_reg[39]_0 [32]),
        .I2(Q[32]),
        .I3(\empty_69_fu_146_reg[31] [31]),
        .I4(\empty_69_fu_146_reg[39] ),
        .O(\empty_69_fu_146[39]_i_21_n_12 ));
  LUT5 #(
    .INIT(32'hFD755410)) 
    \empty_69_fu_146[39]_i_6 
       (.I0(tmp_product_n_83),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[34]),
        .I3(\empty_69_fu_146_reg[39]_0 [34]),
        .I4(\empty_69_fu_146[39]_i_18_n_12 ),
        .O(\empty_69_fu_146[39]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \empty_69_fu_146[39]_i_7 
       (.I0(tmp_product_n_85),
        .I1(\empty_69_fu_146_reg[39]_0 [32]),
        .I2(Q[32]),
        .I3(\empty_69_fu_146_reg[39] ),
        .I4(\empty_69_fu_146[39]_i_19_n_12 ),
        .O(\empty_69_fu_146[39]_i_7_n_12 ));
  LUT5 #(
    .INIT(32'h0099A5A5)) 
    \empty_69_fu_146[39]_i_8 
       (.I0(tmp_product_n_85),
        .I1(\empty_69_fu_146_reg[39]_0 [32]),
        .I2(Q[32]),
        .I3(\empty_69_fu_146_reg[31] [31]),
        .I4(\empty_69_fu_146_reg[39] ),
        .O(\empty_69_fu_146[39]_i_8_n_12 ));
  LUT5 #(
    .INIT(32'h8D2772D8)) 
    \empty_69_fu_146[39]_i_9 
       (.I0(\empty_69_fu_146_reg[39] ),
        .I1(\empty_69_fu_146_reg[31] [31]),
        .I2(Q[32]),
        .I3(\empty_69_fu_146_reg[39]_0 [32]),
        .I4(tmp_product_n_85),
        .O(\empty_69_fu_146[39]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_69_fu_146[7]_i_10 
       (.I0(\empty_69_fu_146[7]_i_3_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[6]),
        .I3(\empty_69_fu_146_reg[39]_0 [6]),
        .I4(tmp_product_n_111),
        .I5(\empty_69_fu_146_reg[31] [6]),
        .O(\empty_69_fu_146[7]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_69_fu_146[7]_i_11 
       (.I0(\empty_69_fu_146[7]_i_4_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[5]),
        .I3(\empty_69_fu_146_reg[39]_0 [5]),
        .I4(tmp_product_n_112),
        .I5(\empty_69_fu_146_reg[31] [5]),
        .O(\empty_69_fu_146[7]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_69_fu_146[7]_i_12 
       (.I0(\empty_69_fu_146[7]_i_5_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[4]),
        .I3(\empty_69_fu_146_reg[39]_0 [4]),
        .I4(tmp_product_n_113),
        .I5(\empty_69_fu_146_reg[31] [4]),
        .O(\empty_69_fu_146[7]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_69_fu_146[7]_i_13 
       (.I0(\empty_69_fu_146[7]_i_6_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[3]),
        .I3(\empty_69_fu_146_reg[39]_0 [3]),
        .I4(tmp_product_n_114),
        .I5(\empty_69_fu_146_reg[31] [3]),
        .O(\empty_69_fu_146[7]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_69_fu_146[7]_i_14 
       (.I0(\empty_69_fu_146[7]_i_7_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[2]),
        .I3(\empty_69_fu_146_reg[39]_0 [2]),
        .I4(tmp_product_n_115),
        .I5(\empty_69_fu_146_reg[31] [2]),
        .O(\empty_69_fu_146[7]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_69_fu_146[7]_i_15 
       (.I0(\empty_69_fu_146[7]_i_8_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[1]),
        .I3(\empty_69_fu_146_reg[39]_0 [1]),
        .I4(tmp_product_n_116),
        .I5(\empty_69_fu_146_reg[31] [1]),
        .O(\empty_69_fu_146[7]_i_15_n_12 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h9A56569A)) 
    \empty_69_fu_146[7]_i_16 
       (.I0(tmp_product_n_117),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[0]),
        .I3(\empty_69_fu_146_reg[39]_0 [0]),
        .I4(\empty_69_fu_146_reg[31] [0]),
        .O(\empty_69_fu_146[7]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_69_fu_146[7]_i_2 
       (.I0(tmp_product_n_111),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[6]),
        .I3(\empty_69_fu_146_reg[39]_0 [6]),
        .I4(\empty_69_fu_146_reg[31] [6]),
        .O(\empty_69_fu_146[7]_i_2_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_69_fu_146[7]_i_3 
       (.I0(tmp_product_n_112),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[5]),
        .I3(\empty_69_fu_146_reg[39]_0 [5]),
        .I4(\empty_69_fu_146_reg[31] [5]),
        .O(\empty_69_fu_146[7]_i_3_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_69_fu_146[7]_i_4 
       (.I0(tmp_product_n_113),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[4]),
        .I3(\empty_69_fu_146_reg[39]_0 [4]),
        .I4(\empty_69_fu_146_reg[31] [4]),
        .O(\empty_69_fu_146[7]_i_4_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_69_fu_146[7]_i_5 
       (.I0(tmp_product_n_114),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[3]),
        .I3(\empty_69_fu_146_reg[39]_0 [3]),
        .I4(\empty_69_fu_146_reg[31] [3]),
        .O(\empty_69_fu_146[7]_i_5_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_69_fu_146[7]_i_6 
       (.I0(tmp_product_n_115),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[2]),
        .I3(\empty_69_fu_146_reg[39]_0 [2]),
        .I4(\empty_69_fu_146_reg[31] [2]),
        .O(\empty_69_fu_146[7]_i_6_n_12 ));
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_69_fu_146[7]_i_7 
       (.I0(tmp_product_n_116),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[1]),
        .I3(\empty_69_fu_146_reg[39]_0 [1]),
        .I4(\empty_69_fu_146_reg[31] [1]),
        .O(\empty_69_fu_146[7]_i_7_n_12 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'hECA8A820)) 
    \empty_69_fu_146[7]_i_8 
       (.I0(tmp_product_n_117),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[0]),
        .I3(\empty_69_fu_146_reg[39]_0 [0]),
        .I4(\empty_69_fu_146_reg[31] [0]),
        .O(\empty_69_fu_146[7]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_69_fu_146[7]_i_9 
       (.I0(\empty_69_fu_146[7]_i_2_n_12 ),
        .I1(\empty_69_fu_146_reg[39] ),
        .I2(Q[7]),
        .I3(\empty_69_fu_146_reg[39]_0 [7]),
        .I4(tmp_product_n_110),
        .I5(\empty_69_fu_146_reg[31] [7]),
        .O(\empty_69_fu_146[7]_i_9_n_12 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_69_fu_146_reg[15]_i_1 
       (.CI(\empty_69_fu_146_reg[7]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_69_fu_146_reg[15]_i_1_n_12 ,\empty_69_fu_146_reg[15]_i_1_n_13 ,\empty_69_fu_146_reg[15]_i_1_n_14 ,\empty_69_fu_146_reg[15]_i_1_n_15 ,\empty_69_fu_146_reg[15]_i_1_n_16 ,\empty_69_fu_146_reg[15]_i_1_n_17 ,\empty_69_fu_146_reg[15]_i_1_n_18 ,\empty_69_fu_146_reg[15]_i_1_n_19 }),
        .DI({\empty_69_fu_146[15]_i_2_n_12 ,\empty_69_fu_146[15]_i_3_n_12 ,\empty_69_fu_146[15]_i_4_n_12 ,\empty_69_fu_146[15]_i_5_n_12 ,\empty_69_fu_146[15]_i_6_n_12 ,\empty_69_fu_146[15]_i_7_n_12 ,\empty_69_fu_146[15]_i_8_n_12 ,\empty_69_fu_146[15]_i_9_n_12 }),
        .O(D[15:8]),
        .S({\empty_69_fu_146[15]_i_10_n_12 ,\empty_69_fu_146[15]_i_11_n_12 ,\empty_69_fu_146[15]_i_12_n_12 ,\empty_69_fu_146[15]_i_13_n_12 ,\empty_69_fu_146[15]_i_14_n_12 ,\empty_69_fu_146[15]_i_15_n_12 ,\empty_69_fu_146[15]_i_16_n_12 ,\empty_69_fu_146[15]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_69_fu_146_reg[23]_i_1 
       (.CI(\empty_69_fu_146_reg[15]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_69_fu_146_reg[23]_i_1_n_12 ,\empty_69_fu_146_reg[23]_i_1_n_13 ,\empty_69_fu_146_reg[23]_i_1_n_14 ,\empty_69_fu_146_reg[23]_i_1_n_15 ,\empty_69_fu_146_reg[23]_i_1_n_16 ,\empty_69_fu_146_reg[23]_i_1_n_17 ,\empty_69_fu_146_reg[23]_i_1_n_18 ,\empty_69_fu_146_reg[23]_i_1_n_19 }),
        .DI({\empty_69_fu_146[23]_i_2_n_12 ,\empty_69_fu_146[23]_i_3_n_12 ,\empty_69_fu_146[23]_i_4_n_12 ,\empty_69_fu_146[23]_i_5_n_12 ,\empty_69_fu_146[23]_i_6_n_12 ,\empty_69_fu_146[23]_i_7_n_12 ,\empty_69_fu_146[23]_i_8_n_12 ,\empty_69_fu_146[23]_i_9_n_12 }),
        .O(D[23:16]),
        .S({\empty_69_fu_146[23]_i_10_n_12 ,\empty_69_fu_146[23]_i_11_n_12 ,\empty_69_fu_146[23]_i_12_n_12 ,\empty_69_fu_146[23]_i_13_n_12 ,\empty_69_fu_146[23]_i_14_n_12 ,\empty_69_fu_146[23]_i_15_n_12 ,\empty_69_fu_146[23]_i_16_n_12 ,\empty_69_fu_146[23]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_69_fu_146_reg[31]_i_1 
       (.CI(\empty_69_fu_146_reg[23]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_69_fu_146_reg[31]_i_1_n_12 ,\empty_69_fu_146_reg[31]_i_1_n_13 ,\empty_69_fu_146_reg[31]_i_1_n_14 ,\empty_69_fu_146_reg[31]_i_1_n_15 ,\empty_69_fu_146_reg[31]_i_1_n_16 ,\empty_69_fu_146_reg[31]_i_1_n_17 ,\empty_69_fu_146_reg[31]_i_1_n_18 ,\empty_69_fu_146_reg[31]_i_1_n_19 }),
        .DI({\empty_69_fu_146[31]_i_2_n_12 ,\empty_69_fu_146[31]_i_3_n_12 ,\empty_69_fu_146[31]_i_4_n_12 ,\empty_69_fu_146[31]_i_5_n_12 ,\empty_69_fu_146[31]_i_6_n_12 ,\empty_69_fu_146[31]_i_7_n_12 ,\empty_69_fu_146[31]_i_8_n_12 ,\empty_69_fu_146[31]_i_9_n_12 }),
        .O(D[31:24]),
        .S({\empty_69_fu_146[31]_i_10_n_12 ,\empty_69_fu_146[31]_i_11_n_12 ,\empty_69_fu_146[31]_i_12_n_12 ,\empty_69_fu_146[31]_i_13_n_12 ,\empty_69_fu_146[31]_i_14_n_12 ,\empty_69_fu_146[31]_i_15_n_12 ,\empty_69_fu_146[31]_i_16_n_12 ,\empty_69_fu_146[31]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_69_fu_146_reg[39]_i_1 
       (.CI(\empty_69_fu_146_reg[31]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_69_fu_146_reg[39]_i_1_n_12 ,\empty_69_fu_146_reg[39]_i_1_n_13 ,\empty_69_fu_146_reg[39]_i_1_n_14 ,\empty_69_fu_146_reg[39]_i_1_n_15 ,\empty_69_fu_146_reg[39]_i_1_n_16 ,\empty_69_fu_146_reg[39]_i_1_n_17 ,\empty_69_fu_146_reg[39]_i_1_n_18 ,\empty_69_fu_146_reg[39]_i_1_n_19 }),
        .DI({DI,\empty_69_fu_146[39]_i_6_n_12 ,\empty_69_fu_146[39]_i_7_n_12 ,\empty_69_fu_146[39]_i_8_n_12 ,\empty_69_fu_146[39]_i_9_n_12 }),
        .O(D[39:32]),
        .S({S,\empty_69_fu_146[39]_i_14_n_12 ,\empty_69_fu_146[39]_i_15_n_12 ,\empty_69_fu_146[39]_i_16_n_12 ,\empty_69_fu_146[39]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_69_fu_146_reg[47]_i_1 
       (.CI(\empty_69_fu_146_reg[39]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_69_fu_146_reg[47]_i_1_n_12 ,\empty_69_fu_146_reg[47]_i_1_n_13 ,\empty_69_fu_146_reg[47]_i_1_n_14 ,\empty_69_fu_146_reg[47]_i_1_n_15 ,\empty_69_fu_146_reg[47]_i_1_n_16 ,\empty_69_fu_146_reg[47]_i_1_n_17 ,\empty_69_fu_146_reg[47]_i_1_n_18 ,\empty_69_fu_146_reg[47]_i_1_n_19 }),
        .DI(\empty_69_fu_146_reg[47] ),
        .O(D[47:40]),
        .S(\empty_69_fu_146_reg[47]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_69_fu_146_reg[55]_i_1 
       (.CI(\empty_69_fu_146_reg[47]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_69_fu_146_reg[55]_i_1_n_12 ,\empty_69_fu_146_reg[55]_i_1_n_13 ,\empty_69_fu_146_reg[55]_i_1_n_14 ,\empty_69_fu_146_reg[55]_i_1_n_15 ,\empty_69_fu_146_reg[55]_i_1_n_16 ,\empty_69_fu_146_reg[55]_i_1_n_17 ,\empty_69_fu_146_reg[55]_i_1_n_18 ,\empty_69_fu_146_reg[55]_i_1_n_19 }),
        .DI(\empty_69_fu_146_reg[55] ),
        .O(D[55:48]),
        .S(\empty_69_fu_146_reg[55]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_69_fu_146_reg[63]_i_2 
       (.CI(\empty_69_fu_146_reg[55]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_69_fu_146_reg[63]_i_2_CO_UNCONNECTED [7],\empty_69_fu_146_reg[63]_i_2_n_13 ,\empty_69_fu_146_reg[63]_i_2_n_14 ,\empty_69_fu_146_reg[63]_i_2_n_15 ,\empty_69_fu_146_reg[63]_i_2_n_16 ,\empty_69_fu_146_reg[63]_i_2_n_17 ,\empty_69_fu_146_reg[63]_i_2_n_18 ,\empty_69_fu_146_reg[63]_i_2_n_19 }),
        .DI({1'b0,\empty_69_fu_146_reg[63] }),
        .O(D[63:56]),
        .S(\empty_69_fu_146_reg[63]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_69_fu_146_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_69_fu_146_reg[7]_i_1_n_12 ,\empty_69_fu_146_reg[7]_i_1_n_13 ,\empty_69_fu_146_reg[7]_i_1_n_14 ,\empty_69_fu_146_reg[7]_i_1_n_15 ,\empty_69_fu_146_reg[7]_i_1_n_16 ,\empty_69_fu_146_reg[7]_i_1_n_17 ,\empty_69_fu_146_reg[7]_i_1_n_18 ,\empty_69_fu_146_reg[7]_i_1_n_19 }),
        .DI({\empty_69_fu_146[7]_i_2_n_12 ,\empty_69_fu_146[7]_i_3_n_12 ,\empty_69_fu_146[7]_i_4_n_12 ,\empty_69_fu_146[7]_i_5_n_12 ,\empty_69_fu_146[7]_i_6_n_12 ,\empty_69_fu_146[7]_i_7_n_12 ,\empty_69_fu_146[7]_i_8_n_12 ,1'b0}),
        .O(D[7:0]),
        .S({\empty_69_fu_146[7]_i_9_n_12 ,\empty_69_fu_146[7]_i_10_n_12 ,\empty_69_fu_146[7]_i_11_n_12 ,\empty_69_fu_146[7]_i_12_n_12 ,\empty_69_fu_146[7]_i_13_n_12 ,\empty_69_fu_146[7]_i_14_n_12 ,\empty_69_fu_146[7]_i_15_n_12 ,\empty_69_fu_146[7]_i_16_n_12 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({P[33],P[33],P[33],P[33],P[33],P[33],P[33],P[33],P[33],P[33],P[33],P[33],P[33],P[33],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,\empty_69_fu_146_reg[39] ,\empty_69_fu_146_reg[39] ,1'b0,OPMODE,1'b0,OPMODE}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:35],tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mul_16s_16s_32_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_20
   (P,
    D,
    CO,
    \L_ACF_load_4_reg_2001_reg[61] ,
    CEB2,
    Q,
    ap_clk,
    B,
    indata_q0,
    \empty_72_fu_158_reg[31] ,
    \empty_72_fu_158_reg[31]_0 ,
    \empty_72_fu_158_reg[31]_1 ,
    \empty_72_fu_158_reg[31]_2 ,
    \empty_70_fu_150[39]_i_16_0 ,
    \empty_70_fu_150_reg[7] ,
    \empty_70_fu_150_reg[39] ,
    \empty_70_fu_150_reg[39]_0 ,
    \empty_70_fu_150_reg[31] ,
    \empty_70_fu_150_reg[15] ,
    \empty_70_fu_150_reg[39]_1 ,
    S,
    \empty_70_fu_150_reg[7]_0 ,
    DI,
    \empty_70_fu_150_reg[39]_2 ,
    \empty_70_fu_150_reg[47] ,
    \empty_70_fu_150_reg[47]_0 ,
    \empty_70_fu_150_reg[55] ,
    \empty_70_fu_150_reg[55]_0 ,
    \empty_70_fu_150_reg[63] ,
    \empty_70_fu_150_reg[63]_0 ,
    \empty_72_fu_158_reg[7] ,
    \empty_72_fu_158_reg[7]_0 ,
    \empty_72_fu_158_reg[7]_1 ,
    \empty_72_fu_158_reg[7]_2 ,
    \empty_72_fu_158_reg[7]_3 ,
    \empty_72_fu_158_reg[7]_4 ,
    \empty_72_fu_158_reg[7]_5 ,
    \empty_72_fu_158_reg[15] ,
    \empty_72_fu_158_reg[15]_0 ,
    \empty_72_fu_158_reg[15]_1 ,
    \empty_72_fu_158_reg[15]_2 ,
    \empty_72_fu_158_reg[15]_3 ,
    \empty_72_fu_158_reg[15]_4 ,
    \empty_72_fu_158_reg[15]_5 ,
    \empty_72_fu_158_reg[15]_6 ,
    \empty_72_fu_158_reg[23] ,
    \empty_72_fu_158_reg[23]_0 ,
    \empty_72_fu_158_reg[23]_1 ,
    \empty_72_fu_158_reg[23]_2 ,
    \empty_72_fu_158_reg[23]_3 ,
    \empty_72_fu_158_reg[23]_4 ,
    \empty_72_fu_158_reg[23]_5 ,
    \empty_72_fu_158_reg[23]_6 ,
    \empty_72_fu_158_reg[31]_3 ,
    \empty_72_fu_158_reg[31]_4 ,
    \empty_72_fu_158_reg[31]_5 ,
    \empty_72_fu_158_reg[31]_6 ,
    \empty_72_fu_158_reg[31]_7 ,
    \empty_72_fu_158_reg[31]_8 ,
    \empty_72_fu_158_reg[31]_9 ,
    \empty_72_fu_158_reg[31]_10 ,
    \empty_70_fu_150_reg[7]_1 ,
    \empty_70_fu_150_reg[7]_2 ,
    \empty_70_fu_150_reg[7]_3 ,
    \empty_70_fu_150_reg[7]_4 ,
    \empty_70_fu_150_reg[7]_5 ,
    \empty_70_fu_150_reg[7]_6 ,
    \empty_70_fu_150_reg[7]_7 ,
    \empty_70_fu_150_reg[15]_0 ,
    \empty_70_fu_150_reg[15]_1 ,
    \empty_70_fu_150_reg[15]_2 ,
    \empty_70_fu_150_reg[15]_3 ,
    \empty_70_fu_150_reg[15]_4 ,
    \empty_70_fu_150_reg[15]_5 ,
    \empty_70_fu_150_reg[15]_6 ,
    \empty_70_fu_150_reg[15]_7 ,
    \empty_70_fu_150_reg[23] ,
    \empty_70_fu_150_reg[23]_0 ,
    \empty_70_fu_150_reg[23]_1 ,
    \empty_70_fu_150_reg[23]_2 ,
    \empty_70_fu_150_reg[23]_3 ,
    \empty_70_fu_150_reg[23]_4 ,
    \empty_70_fu_150_reg[23]_5 ,
    \empty_70_fu_150_reg[23]_6 ,
    \empty_70_fu_150_reg[31]_0 ,
    \empty_70_fu_150_reg[31]_1 ,
    \empty_70_fu_150_reg[31]_2 ,
    \empty_70_fu_150_reg[31]_3 ,
    \empty_70_fu_150_reg[31]_4 ,
    \empty_70_fu_150_reg[31]_5 ,
    \empty_70_fu_150_reg[31]_6 ,
    \empty_70_fu_150_reg[31]_7 ,
    \empty_70_fu_150_reg[39]_3 ,
    \empty_70_fu_150_reg[39]_4 ,
    \empty_70_fu_150_reg[39]_5 );
  output [31:0]P;
  output [31:0]D;
  output [0:0]CO;
  output [63:0]\L_ACF_load_4_reg_2001_reg[61] ;
  input CEB2;
  input [1:0]Q;
  input ap_clk;
  input [15:0]B;
  input [15:0]indata_q0;
  input [30:0]\empty_72_fu_158_reg[31] ;
  input [31:0]\empty_72_fu_158_reg[31]_0 ;
  input [31:0]\empty_72_fu_158_reg[31]_1 ;
  input [31:0]\empty_72_fu_158_reg[31]_2 ;
  input [32:0]\empty_70_fu_150[39]_i_16_0 ;
  input \empty_70_fu_150_reg[7] ;
  input [33:0]\empty_70_fu_150_reg[39] ;
  input [33:0]\empty_70_fu_150_reg[39]_0 ;
  input [31:0]\empty_70_fu_150_reg[31] ;
  input \empty_70_fu_150_reg[15] ;
  input \empty_70_fu_150_reg[39]_1 ;
  input [0:0]S;
  input [0:0]\empty_70_fu_150_reg[7]_0 ;
  input [5:0]DI;
  input [5:0]\empty_70_fu_150_reg[39]_2 ;
  input [7:0]\empty_70_fu_150_reg[47] ;
  input [7:0]\empty_70_fu_150_reg[47]_0 ;
  input [7:0]\empty_70_fu_150_reg[55] ;
  input [7:0]\empty_70_fu_150_reg[55]_0 ;
  input [6:0]\empty_70_fu_150_reg[63] ;
  input [7:0]\empty_70_fu_150_reg[63]_0 ;
  input \empty_72_fu_158_reg[7] ;
  input \empty_72_fu_158_reg[7]_0 ;
  input \empty_72_fu_158_reg[7]_1 ;
  input \empty_72_fu_158_reg[7]_2 ;
  input \empty_72_fu_158_reg[7]_3 ;
  input \empty_72_fu_158_reg[7]_4 ;
  input \empty_72_fu_158_reg[7]_5 ;
  input \empty_72_fu_158_reg[15] ;
  input \empty_72_fu_158_reg[15]_0 ;
  input \empty_72_fu_158_reg[15]_1 ;
  input \empty_72_fu_158_reg[15]_2 ;
  input \empty_72_fu_158_reg[15]_3 ;
  input \empty_72_fu_158_reg[15]_4 ;
  input \empty_72_fu_158_reg[15]_5 ;
  input \empty_72_fu_158_reg[15]_6 ;
  input \empty_72_fu_158_reg[23] ;
  input \empty_72_fu_158_reg[23]_0 ;
  input \empty_72_fu_158_reg[23]_1 ;
  input \empty_72_fu_158_reg[23]_2 ;
  input \empty_72_fu_158_reg[23]_3 ;
  input \empty_72_fu_158_reg[23]_4 ;
  input \empty_72_fu_158_reg[23]_5 ;
  input \empty_72_fu_158_reg[23]_6 ;
  input \empty_72_fu_158_reg[31]_3 ;
  input \empty_72_fu_158_reg[31]_4 ;
  input \empty_72_fu_158_reg[31]_5 ;
  input \empty_72_fu_158_reg[31]_6 ;
  input \empty_72_fu_158_reg[31]_7 ;
  input \empty_72_fu_158_reg[31]_8 ;
  input \empty_72_fu_158_reg[31]_9 ;
  input \empty_72_fu_158_reg[31]_10 ;
  input \empty_70_fu_150_reg[7]_1 ;
  input \empty_70_fu_150_reg[7]_2 ;
  input \empty_70_fu_150_reg[7]_3 ;
  input \empty_70_fu_150_reg[7]_4 ;
  input \empty_70_fu_150_reg[7]_5 ;
  input \empty_70_fu_150_reg[7]_6 ;
  input \empty_70_fu_150_reg[7]_7 ;
  input \empty_70_fu_150_reg[15]_0 ;
  input \empty_70_fu_150_reg[15]_1 ;
  input \empty_70_fu_150_reg[15]_2 ;
  input \empty_70_fu_150_reg[15]_3 ;
  input \empty_70_fu_150_reg[15]_4 ;
  input \empty_70_fu_150_reg[15]_5 ;
  input \empty_70_fu_150_reg[15]_6 ;
  input \empty_70_fu_150_reg[15]_7 ;
  input \empty_70_fu_150_reg[23] ;
  input \empty_70_fu_150_reg[23]_0 ;
  input \empty_70_fu_150_reg[23]_1 ;
  input \empty_70_fu_150_reg[23]_2 ;
  input \empty_70_fu_150_reg[23]_3 ;
  input \empty_70_fu_150_reg[23]_4 ;
  input \empty_70_fu_150_reg[23]_5 ;
  input \empty_70_fu_150_reg[23]_6 ;
  input \empty_70_fu_150_reg[31]_0 ;
  input \empty_70_fu_150_reg[31]_1 ;
  input \empty_70_fu_150_reg[31]_2 ;
  input \empty_70_fu_150_reg[31]_3 ;
  input \empty_70_fu_150_reg[31]_4 ;
  input \empty_70_fu_150_reg[31]_5 ;
  input \empty_70_fu_150_reg[31]_6 ;
  input \empty_70_fu_150_reg[31]_7 ;
  input \empty_70_fu_150_reg[39]_3 ;
  input \empty_70_fu_150_reg[39]_4 ;
  input \empty_70_fu_150_reg[39]_5 ;

  wire [15:0]B;
  wire CEB2;
  wire [0:0]CO;
  wire [31:0]D;
  wire [5:0]DI;
  wire [63:0]\L_ACF_load_4_reg_2001_reg[61] ;
  wire [31:0]P;
  wire [1:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire \empty_70_fu_150[15]_i_10_n_12 ;
  wire \empty_70_fu_150[15]_i_11_n_12 ;
  wire \empty_70_fu_150[15]_i_12_n_12 ;
  wire \empty_70_fu_150[15]_i_13_n_12 ;
  wire \empty_70_fu_150[15]_i_14_n_12 ;
  wire \empty_70_fu_150[15]_i_15_n_12 ;
  wire \empty_70_fu_150[15]_i_16_n_12 ;
  wire \empty_70_fu_150[15]_i_17_n_12 ;
  wire \empty_70_fu_150[15]_i_2_n_12 ;
  wire \empty_70_fu_150[15]_i_3_n_12 ;
  wire \empty_70_fu_150[15]_i_4_n_12 ;
  wire \empty_70_fu_150[15]_i_5_n_12 ;
  wire \empty_70_fu_150[15]_i_6_n_12 ;
  wire \empty_70_fu_150[15]_i_7_n_12 ;
  wire \empty_70_fu_150[15]_i_8_n_12 ;
  wire \empty_70_fu_150[15]_i_9_n_12 ;
  wire \empty_70_fu_150[23]_i_10_n_12 ;
  wire \empty_70_fu_150[23]_i_11_n_12 ;
  wire \empty_70_fu_150[23]_i_12_n_12 ;
  wire \empty_70_fu_150[23]_i_13_n_12 ;
  wire \empty_70_fu_150[23]_i_14_n_12 ;
  wire \empty_70_fu_150[23]_i_15_n_12 ;
  wire \empty_70_fu_150[23]_i_16_n_12 ;
  wire \empty_70_fu_150[23]_i_17_n_12 ;
  wire \empty_70_fu_150[23]_i_2_n_12 ;
  wire \empty_70_fu_150[23]_i_3_n_12 ;
  wire \empty_70_fu_150[23]_i_4_n_12 ;
  wire \empty_70_fu_150[23]_i_5_n_12 ;
  wire \empty_70_fu_150[23]_i_6_n_12 ;
  wire \empty_70_fu_150[23]_i_7_n_12 ;
  wire \empty_70_fu_150[23]_i_8_n_12 ;
  wire \empty_70_fu_150[23]_i_9_n_12 ;
  wire \empty_70_fu_150[31]_i_10_n_12 ;
  wire \empty_70_fu_150[31]_i_11_n_12 ;
  wire \empty_70_fu_150[31]_i_12_n_12 ;
  wire \empty_70_fu_150[31]_i_13_n_12 ;
  wire \empty_70_fu_150[31]_i_14_n_12 ;
  wire \empty_70_fu_150[31]_i_15_n_12 ;
  wire \empty_70_fu_150[31]_i_16_n_12 ;
  wire \empty_70_fu_150[31]_i_17_n_12 ;
  wire \empty_70_fu_150[31]_i_2_n_12 ;
  wire \empty_70_fu_150[31]_i_3_n_12 ;
  wire \empty_70_fu_150[31]_i_4_n_12 ;
  wire \empty_70_fu_150[31]_i_5_n_12 ;
  wire \empty_70_fu_150[31]_i_6_n_12 ;
  wire \empty_70_fu_150[31]_i_7_n_12 ;
  wire \empty_70_fu_150[31]_i_8_n_12 ;
  wire \empty_70_fu_150[31]_i_9_n_12 ;
  wire \empty_70_fu_150[39]_i_15_n_12 ;
  wire [32:0]\empty_70_fu_150[39]_i_16_0 ;
  wire \empty_70_fu_150[39]_i_16_n_12 ;
  wire \empty_70_fu_150[39]_i_19_n_12 ;
  wire \empty_70_fu_150[39]_i_20_n_12 ;
  wire \empty_70_fu_150[39]_i_7_n_12 ;
  wire \empty_70_fu_150[39]_i_9_n_12 ;
  wire \empty_70_fu_150[7]_i_10_n_12 ;
  wire \empty_70_fu_150[7]_i_11_n_12 ;
  wire \empty_70_fu_150[7]_i_12_n_12 ;
  wire \empty_70_fu_150[7]_i_13_n_12 ;
  wire \empty_70_fu_150[7]_i_14_n_12 ;
  wire \empty_70_fu_150[7]_i_15_n_12 ;
  wire \empty_70_fu_150[7]_i_2_n_12 ;
  wire \empty_70_fu_150[7]_i_3_n_12 ;
  wire \empty_70_fu_150[7]_i_4_n_12 ;
  wire \empty_70_fu_150[7]_i_5_n_12 ;
  wire \empty_70_fu_150[7]_i_6_n_12 ;
  wire \empty_70_fu_150[7]_i_7_n_12 ;
  wire \empty_70_fu_150[7]_i_8_n_12 ;
  wire \empty_70_fu_150[7]_i_9_n_12 ;
  wire \empty_70_fu_150_reg[15] ;
  wire \empty_70_fu_150_reg[15]_0 ;
  wire \empty_70_fu_150_reg[15]_1 ;
  wire \empty_70_fu_150_reg[15]_2 ;
  wire \empty_70_fu_150_reg[15]_3 ;
  wire \empty_70_fu_150_reg[15]_4 ;
  wire \empty_70_fu_150_reg[15]_5 ;
  wire \empty_70_fu_150_reg[15]_6 ;
  wire \empty_70_fu_150_reg[15]_7 ;
  wire \empty_70_fu_150_reg[15]_i_1_n_12 ;
  wire \empty_70_fu_150_reg[15]_i_1_n_13 ;
  wire \empty_70_fu_150_reg[15]_i_1_n_14 ;
  wire \empty_70_fu_150_reg[15]_i_1_n_15 ;
  wire \empty_70_fu_150_reg[15]_i_1_n_16 ;
  wire \empty_70_fu_150_reg[15]_i_1_n_17 ;
  wire \empty_70_fu_150_reg[15]_i_1_n_18 ;
  wire \empty_70_fu_150_reg[15]_i_1_n_19 ;
  wire \empty_70_fu_150_reg[23] ;
  wire \empty_70_fu_150_reg[23]_0 ;
  wire \empty_70_fu_150_reg[23]_1 ;
  wire \empty_70_fu_150_reg[23]_2 ;
  wire \empty_70_fu_150_reg[23]_3 ;
  wire \empty_70_fu_150_reg[23]_4 ;
  wire \empty_70_fu_150_reg[23]_5 ;
  wire \empty_70_fu_150_reg[23]_6 ;
  wire \empty_70_fu_150_reg[23]_i_1_n_12 ;
  wire \empty_70_fu_150_reg[23]_i_1_n_13 ;
  wire \empty_70_fu_150_reg[23]_i_1_n_14 ;
  wire \empty_70_fu_150_reg[23]_i_1_n_15 ;
  wire \empty_70_fu_150_reg[23]_i_1_n_16 ;
  wire \empty_70_fu_150_reg[23]_i_1_n_17 ;
  wire \empty_70_fu_150_reg[23]_i_1_n_18 ;
  wire \empty_70_fu_150_reg[23]_i_1_n_19 ;
  wire [31:0]\empty_70_fu_150_reg[31] ;
  wire \empty_70_fu_150_reg[31]_0 ;
  wire \empty_70_fu_150_reg[31]_1 ;
  wire \empty_70_fu_150_reg[31]_2 ;
  wire \empty_70_fu_150_reg[31]_3 ;
  wire \empty_70_fu_150_reg[31]_4 ;
  wire \empty_70_fu_150_reg[31]_5 ;
  wire \empty_70_fu_150_reg[31]_6 ;
  wire \empty_70_fu_150_reg[31]_7 ;
  wire \empty_70_fu_150_reg[31]_i_1_n_12 ;
  wire \empty_70_fu_150_reg[31]_i_1_n_13 ;
  wire \empty_70_fu_150_reg[31]_i_1_n_14 ;
  wire \empty_70_fu_150_reg[31]_i_1_n_15 ;
  wire \empty_70_fu_150_reg[31]_i_1_n_16 ;
  wire \empty_70_fu_150_reg[31]_i_1_n_17 ;
  wire \empty_70_fu_150_reg[31]_i_1_n_18 ;
  wire \empty_70_fu_150_reg[31]_i_1_n_19 ;
  wire [33:0]\empty_70_fu_150_reg[39] ;
  wire [33:0]\empty_70_fu_150_reg[39]_0 ;
  wire \empty_70_fu_150_reg[39]_1 ;
  wire [5:0]\empty_70_fu_150_reg[39]_2 ;
  wire \empty_70_fu_150_reg[39]_3 ;
  wire \empty_70_fu_150_reg[39]_4 ;
  wire \empty_70_fu_150_reg[39]_5 ;
  wire \empty_70_fu_150_reg[39]_i_1_n_12 ;
  wire \empty_70_fu_150_reg[39]_i_1_n_13 ;
  wire \empty_70_fu_150_reg[39]_i_1_n_14 ;
  wire \empty_70_fu_150_reg[39]_i_1_n_15 ;
  wire \empty_70_fu_150_reg[39]_i_1_n_16 ;
  wire \empty_70_fu_150_reg[39]_i_1_n_17 ;
  wire \empty_70_fu_150_reg[39]_i_1_n_18 ;
  wire \empty_70_fu_150_reg[39]_i_1_n_19 ;
  wire [7:0]\empty_70_fu_150_reg[47] ;
  wire [7:0]\empty_70_fu_150_reg[47]_0 ;
  wire \empty_70_fu_150_reg[47]_i_1_n_12 ;
  wire \empty_70_fu_150_reg[47]_i_1_n_13 ;
  wire \empty_70_fu_150_reg[47]_i_1_n_14 ;
  wire \empty_70_fu_150_reg[47]_i_1_n_15 ;
  wire \empty_70_fu_150_reg[47]_i_1_n_16 ;
  wire \empty_70_fu_150_reg[47]_i_1_n_17 ;
  wire \empty_70_fu_150_reg[47]_i_1_n_18 ;
  wire \empty_70_fu_150_reg[47]_i_1_n_19 ;
  wire [7:0]\empty_70_fu_150_reg[55] ;
  wire [7:0]\empty_70_fu_150_reg[55]_0 ;
  wire \empty_70_fu_150_reg[55]_i_1_n_12 ;
  wire \empty_70_fu_150_reg[55]_i_1_n_13 ;
  wire \empty_70_fu_150_reg[55]_i_1_n_14 ;
  wire \empty_70_fu_150_reg[55]_i_1_n_15 ;
  wire \empty_70_fu_150_reg[55]_i_1_n_16 ;
  wire \empty_70_fu_150_reg[55]_i_1_n_17 ;
  wire \empty_70_fu_150_reg[55]_i_1_n_18 ;
  wire \empty_70_fu_150_reg[55]_i_1_n_19 ;
  wire [6:0]\empty_70_fu_150_reg[63] ;
  wire [7:0]\empty_70_fu_150_reg[63]_0 ;
  wire \empty_70_fu_150_reg[63]_i_1_n_13 ;
  wire \empty_70_fu_150_reg[63]_i_1_n_14 ;
  wire \empty_70_fu_150_reg[63]_i_1_n_15 ;
  wire \empty_70_fu_150_reg[63]_i_1_n_16 ;
  wire \empty_70_fu_150_reg[63]_i_1_n_17 ;
  wire \empty_70_fu_150_reg[63]_i_1_n_18 ;
  wire \empty_70_fu_150_reg[63]_i_1_n_19 ;
  wire \empty_70_fu_150_reg[7] ;
  wire [0:0]\empty_70_fu_150_reg[7]_0 ;
  wire \empty_70_fu_150_reg[7]_1 ;
  wire \empty_70_fu_150_reg[7]_2 ;
  wire \empty_70_fu_150_reg[7]_3 ;
  wire \empty_70_fu_150_reg[7]_4 ;
  wire \empty_70_fu_150_reg[7]_5 ;
  wire \empty_70_fu_150_reg[7]_6 ;
  wire \empty_70_fu_150_reg[7]_7 ;
  wire \empty_70_fu_150_reg[7]_i_1_n_12 ;
  wire \empty_70_fu_150_reg[7]_i_1_n_13 ;
  wire \empty_70_fu_150_reg[7]_i_1_n_14 ;
  wire \empty_70_fu_150_reg[7]_i_1_n_15 ;
  wire \empty_70_fu_150_reg[7]_i_1_n_16 ;
  wire \empty_70_fu_150_reg[7]_i_1_n_17 ;
  wire \empty_70_fu_150_reg[7]_i_1_n_18 ;
  wire \empty_70_fu_150_reg[7]_i_1_n_19 ;
  wire \empty_72_fu_158[15]_i_10_n_12 ;
  wire \empty_72_fu_158[15]_i_11_n_12 ;
  wire \empty_72_fu_158[15]_i_12_n_12 ;
  wire \empty_72_fu_158[15]_i_13_n_12 ;
  wire \empty_72_fu_158[15]_i_14_n_12 ;
  wire \empty_72_fu_158[15]_i_15_n_12 ;
  wire \empty_72_fu_158[15]_i_16_n_12 ;
  wire \empty_72_fu_158[15]_i_17_n_12 ;
  wire \empty_72_fu_158[15]_i_2_n_12 ;
  wire \empty_72_fu_158[15]_i_3_n_12 ;
  wire \empty_72_fu_158[15]_i_4_n_12 ;
  wire \empty_72_fu_158[15]_i_5_n_12 ;
  wire \empty_72_fu_158[15]_i_6_n_12 ;
  wire \empty_72_fu_158[15]_i_7_n_12 ;
  wire \empty_72_fu_158[15]_i_8_n_12 ;
  wire \empty_72_fu_158[15]_i_9_n_12 ;
  wire \empty_72_fu_158[23]_i_10_n_12 ;
  wire \empty_72_fu_158[23]_i_11_n_12 ;
  wire \empty_72_fu_158[23]_i_12_n_12 ;
  wire \empty_72_fu_158[23]_i_13_n_12 ;
  wire \empty_72_fu_158[23]_i_14_n_12 ;
  wire \empty_72_fu_158[23]_i_15_n_12 ;
  wire \empty_72_fu_158[23]_i_16_n_12 ;
  wire \empty_72_fu_158[23]_i_17_n_12 ;
  wire \empty_72_fu_158[23]_i_2_n_12 ;
  wire \empty_72_fu_158[23]_i_3_n_12 ;
  wire \empty_72_fu_158[23]_i_4_n_12 ;
  wire \empty_72_fu_158[23]_i_5_n_12 ;
  wire \empty_72_fu_158[23]_i_6_n_12 ;
  wire \empty_72_fu_158[23]_i_7_n_12 ;
  wire \empty_72_fu_158[23]_i_8_n_12 ;
  wire \empty_72_fu_158[23]_i_9_n_12 ;
  wire \empty_72_fu_158[31]_i_10_n_12 ;
  wire \empty_72_fu_158[31]_i_11_n_12 ;
  wire \empty_72_fu_158[31]_i_12_n_12 ;
  wire \empty_72_fu_158[31]_i_13_n_12 ;
  wire \empty_72_fu_158[31]_i_14_n_12 ;
  wire \empty_72_fu_158[31]_i_15_n_12 ;
  wire \empty_72_fu_158[31]_i_16_n_12 ;
  wire \empty_72_fu_158[31]_i_17_n_12 ;
  wire \empty_72_fu_158[31]_i_2_n_12 ;
  wire \empty_72_fu_158[31]_i_3_n_12 ;
  wire \empty_72_fu_158[31]_i_4_n_12 ;
  wire \empty_72_fu_158[31]_i_5_n_12 ;
  wire \empty_72_fu_158[31]_i_6_n_12 ;
  wire \empty_72_fu_158[31]_i_7_n_12 ;
  wire \empty_72_fu_158[31]_i_8_n_12 ;
  wire \empty_72_fu_158[31]_i_9_n_12 ;
  wire \empty_72_fu_158[7]_i_10_n_12 ;
  wire \empty_72_fu_158[7]_i_11_n_12 ;
  wire \empty_72_fu_158[7]_i_12_n_12 ;
  wire \empty_72_fu_158[7]_i_13_n_12 ;
  wire \empty_72_fu_158[7]_i_14_n_12 ;
  wire \empty_72_fu_158[7]_i_15_n_12 ;
  wire \empty_72_fu_158[7]_i_2_n_12 ;
  wire \empty_72_fu_158[7]_i_3_n_12 ;
  wire \empty_72_fu_158[7]_i_4_n_12 ;
  wire \empty_72_fu_158[7]_i_5_n_12 ;
  wire \empty_72_fu_158[7]_i_6_n_12 ;
  wire \empty_72_fu_158[7]_i_7_n_12 ;
  wire \empty_72_fu_158[7]_i_8_n_12 ;
  wire \empty_72_fu_158[7]_i_9_n_12 ;
  wire \empty_72_fu_158_reg[15] ;
  wire \empty_72_fu_158_reg[15]_0 ;
  wire \empty_72_fu_158_reg[15]_1 ;
  wire \empty_72_fu_158_reg[15]_2 ;
  wire \empty_72_fu_158_reg[15]_3 ;
  wire \empty_72_fu_158_reg[15]_4 ;
  wire \empty_72_fu_158_reg[15]_5 ;
  wire \empty_72_fu_158_reg[15]_6 ;
  wire \empty_72_fu_158_reg[15]_i_1_n_12 ;
  wire \empty_72_fu_158_reg[15]_i_1_n_13 ;
  wire \empty_72_fu_158_reg[15]_i_1_n_14 ;
  wire \empty_72_fu_158_reg[15]_i_1_n_15 ;
  wire \empty_72_fu_158_reg[15]_i_1_n_16 ;
  wire \empty_72_fu_158_reg[15]_i_1_n_17 ;
  wire \empty_72_fu_158_reg[15]_i_1_n_18 ;
  wire \empty_72_fu_158_reg[15]_i_1_n_19 ;
  wire \empty_72_fu_158_reg[23] ;
  wire \empty_72_fu_158_reg[23]_0 ;
  wire \empty_72_fu_158_reg[23]_1 ;
  wire \empty_72_fu_158_reg[23]_2 ;
  wire \empty_72_fu_158_reg[23]_3 ;
  wire \empty_72_fu_158_reg[23]_4 ;
  wire \empty_72_fu_158_reg[23]_5 ;
  wire \empty_72_fu_158_reg[23]_6 ;
  wire \empty_72_fu_158_reg[23]_i_1_n_12 ;
  wire \empty_72_fu_158_reg[23]_i_1_n_13 ;
  wire \empty_72_fu_158_reg[23]_i_1_n_14 ;
  wire \empty_72_fu_158_reg[23]_i_1_n_15 ;
  wire \empty_72_fu_158_reg[23]_i_1_n_16 ;
  wire \empty_72_fu_158_reg[23]_i_1_n_17 ;
  wire \empty_72_fu_158_reg[23]_i_1_n_18 ;
  wire \empty_72_fu_158_reg[23]_i_1_n_19 ;
  wire [30:0]\empty_72_fu_158_reg[31] ;
  wire [31:0]\empty_72_fu_158_reg[31]_0 ;
  wire [31:0]\empty_72_fu_158_reg[31]_1 ;
  wire \empty_72_fu_158_reg[31]_10 ;
  wire [31:0]\empty_72_fu_158_reg[31]_2 ;
  wire \empty_72_fu_158_reg[31]_3 ;
  wire \empty_72_fu_158_reg[31]_4 ;
  wire \empty_72_fu_158_reg[31]_5 ;
  wire \empty_72_fu_158_reg[31]_6 ;
  wire \empty_72_fu_158_reg[31]_7 ;
  wire \empty_72_fu_158_reg[31]_8 ;
  wire \empty_72_fu_158_reg[31]_9 ;
  wire \empty_72_fu_158_reg[31]_i_1_n_13 ;
  wire \empty_72_fu_158_reg[31]_i_1_n_14 ;
  wire \empty_72_fu_158_reg[31]_i_1_n_15 ;
  wire \empty_72_fu_158_reg[31]_i_1_n_16 ;
  wire \empty_72_fu_158_reg[31]_i_1_n_17 ;
  wire \empty_72_fu_158_reg[31]_i_1_n_18 ;
  wire \empty_72_fu_158_reg[31]_i_1_n_19 ;
  wire \empty_72_fu_158_reg[7] ;
  wire \empty_72_fu_158_reg[7]_0 ;
  wire \empty_72_fu_158_reg[7]_1 ;
  wire \empty_72_fu_158_reg[7]_2 ;
  wire \empty_72_fu_158_reg[7]_3 ;
  wire \empty_72_fu_158_reg[7]_4 ;
  wire \empty_72_fu_158_reg[7]_5 ;
  wire \empty_72_fu_158_reg[7]_i_1_n_12 ;
  wire \empty_72_fu_158_reg[7]_i_1_n_13 ;
  wire \empty_72_fu_158_reg[7]_i_1_n_14 ;
  wire \empty_72_fu_158_reg[7]_i_1_n_15 ;
  wire \empty_72_fu_158_reg[7]_i_1_n_16 ;
  wire \empty_72_fu_158_reg[7]_i_1_n_17 ;
  wire \empty_72_fu_158_reg[7]_i_1_n_18 ;
  wire \empty_72_fu_158_reg[7]_i_1_n_19 ;
  wire [15:0]indata_q0;
  wire [7:7]\NLW_empty_70_fu_150_reg[63]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_70_fu_150[15]_i_10 
       (.I0(\empty_70_fu_150[15]_i_2_n_12 ),
        .I1(\empty_70_fu_150_reg[15] ),
        .I2(\empty_70_fu_150_reg[39] [15]),
        .I3(\empty_70_fu_150_reg[39]_0 [15]),
        .I4(\empty_70_fu_150_reg[15]_7 ),
        .I5(\empty_70_fu_150_reg[31] [15]),
        .O(\empty_70_fu_150[15]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_70_fu_150[15]_i_11 
       (.I0(\empty_70_fu_150[15]_i_3_n_12 ),
        .I1(\empty_70_fu_150_reg[15] ),
        .I2(\empty_70_fu_150_reg[39] [14]),
        .I3(\empty_70_fu_150_reg[39]_0 [14]),
        .I4(\empty_70_fu_150_reg[15]_6 ),
        .I5(\empty_70_fu_150_reg[31] [14]),
        .O(\empty_70_fu_150[15]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_70_fu_150[15]_i_12 
       (.I0(\empty_70_fu_150[15]_i_4_n_12 ),
        .I1(\empty_70_fu_150_reg[15] ),
        .I2(\empty_70_fu_150_reg[39] [13]),
        .I3(\empty_70_fu_150_reg[39]_0 [13]),
        .I4(\empty_70_fu_150_reg[15]_5 ),
        .I5(\empty_70_fu_150_reg[31] [13]),
        .O(\empty_70_fu_150[15]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_70_fu_150[15]_i_13 
       (.I0(\empty_70_fu_150[15]_i_5_n_12 ),
        .I1(\empty_70_fu_150_reg[15] ),
        .I2(\empty_70_fu_150_reg[39] [12]),
        .I3(\empty_70_fu_150_reg[39]_0 [12]),
        .I4(\empty_70_fu_150_reg[15]_4 ),
        .I5(\empty_70_fu_150_reg[31] [12]),
        .O(\empty_70_fu_150[15]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_70_fu_150[15]_i_14 
       (.I0(\empty_70_fu_150[15]_i_6_n_12 ),
        .I1(\empty_70_fu_150_reg[15] ),
        .I2(\empty_70_fu_150_reg[39] [11]),
        .I3(\empty_70_fu_150_reg[39]_0 [11]),
        .I4(\empty_70_fu_150_reg[15]_3 ),
        .I5(\empty_70_fu_150_reg[31] [11]),
        .O(\empty_70_fu_150[15]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_70_fu_150[15]_i_15 
       (.I0(\empty_70_fu_150[15]_i_7_n_12 ),
        .I1(\empty_70_fu_150_reg[15] ),
        .I2(\empty_70_fu_150_reg[39] [10]),
        .I3(\empty_70_fu_150_reg[39]_0 [10]),
        .I4(\empty_70_fu_150_reg[15]_2 ),
        .I5(\empty_70_fu_150_reg[31] [10]),
        .O(\empty_70_fu_150[15]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_70_fu_150[15]_i_16 
       (.I0(\empty_70_fu_150[15]_i_8_n_12 ),
        .I1(\empty_70_fu_150_reg[15] ),
        .I2(\empty_70_fu_150_reg[39] [9]),
        .I3(\empty_70_fu_150_reg[39]_0 [9]),
        .I4(\empty_70_fu_150_reg[15]_1 ),
        .I5(\empty_70_fu_150_reg[31] [9]),
        .O(\empty_70_fu_150[15]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_70_fu_150[15]_i_17 
       (.I0(\empty_70_fu_150[15]_i_9_n_12 ),
        .I1(\empty_70_fu_150_reg[15] ),
        .I2(\empty_70_fu_150_reg[39] [8]),
        .I3(\empty_70_fu_150_reg[39]_0 [8]),
        .I4(\empty_70_fu_150_reg[15]_0 ),
        .I5(\empty_70_fu_150_reg[31] [8]),
        .O(\empty_70_fu_150[15]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_70_fu_150[15]_i_2 
       (.I0(P[14]),
        .I1(\empty_70_fu_150[39]_i_16_0 [14]),
        .I2(\empty_70_fu_150_reg[15] ),
        .I3(\empty_70_fu_150_reg[39] [14]),
        .I4(\empty_70_fu_150_reg[39]_0 [14]),
        .I5(\empty_70_fu_150_reg[31] [14]),
        .O(\empty_70_fu_150[15]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_70_fu_150[15]_i_3 
       (.I0(P[13]),
        .I1(\empty_70_fu_150[39]_i_16_0 [13]),
        .I2(\empty_70_fu_150_reg[15] ),
        .I3(\empty_70_fu_150_reg[39] [13]),
        .I4(\empty_70_fu_150_reg[39]_0 [13]),
        .I5(\empty_70_fu_150_reg[31] [13]),
        .O(\empty_70_fu_150[15]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_70_fu_150[15]_i_4 
       (.I0(P[12]),
        .I1(\empty_70_fu_150[39]_i_16_0 [12]),
        .I2(\empty_70_fu_150_reg[15] ),
        .I3(\empty_70_fu_150_reg[39] [12]),
        .I4(\empty_70_fu_150_reg[39]_0 [12]),
        .I5(\empty_70_fu_150_reg[31] [12]),
        .O(\empty_70_fu_150[15]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_70_fu_150[15]_i_5 
       (.I0(P[11]),
        .I1(\empty_70_fu_150[39]_i_16_0 [11]),
        .I2(\empty_70_fu_150_reg[15] ),
        .I3(\empty_70_fu_150_reg[39] [11]),
        .I4(\empty_70_fu_150_reg[39]_0 [11]),
        .I5(\empty_70_fu_150_reg[31] [11]),
        .O(\empty_70_fu_150[15]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_70_fu_150[15]_i_6 
       (.I0(P[10]),
        .I1(\empty_70_fu_150[39]_i_16_0 [10]),
        .I2(\empty_70_fu_150_reg[15] ),
        .I3(\empty_70_fu_150_reg[39] [10]),
        .I4(\empty_70_fu_150_reg[39]_0 [10]),
        .I5(\empty_70_fu_150_reg[31] [10]),
        .O(\empty_70_fu_150[15]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_70_fu_150[15]_i_7 
       (.I0(P[9]),
        .I1(\empty_70_fu_150[39]_i_16_0 [9]),
        .I2(\empty_70_fu_150_reg[15] ),
        .I3(\empty_70_fu_150_reg[39] [9]),
        .I4(\empty_70_fu_150_reg[39]_0 [9]),
        .I5(\empty_70_fu_150_reg[31] [9]),
        .O(\empty_70_fu_150[15]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_70_fu_150[15]_i_8 
       (.I0(P[8]),
        .I1(\empty_70_fu_150[39]_i_16_0 [8]),
        .I2(\empty_70_fu_150_reg[15] ),
        .I3(\empty_70_fu_150_reg[39] [8]),
        .I4(\empty_70_fu_150_reg[39]_0 [8]),
        .I5(\empty_70_fu_150_reg[31] [8]),
        .O(\empty_70_fu_150[15]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_70_fu_150[15]_i_9 
       (.I0(P[7]),
        .I1(\empty_70_fu_150[39]_i_16_0 [7]),
        .I2(\empty_70_fu_150_reg[15] ),
        .I3(\empty_70_fu_150_reg[39] [7]),
        .I4(\empty_70_fu_150_reg[39]_0 [7]),
        .I5(\empty_70_fu_150_reg[31] [7]),
        .O(\empty_70_fu_150[15]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_70_fu_150[23]_i_10 
       (.I0(\empty_70_fu_150[23]_i_2_n_12 ),
        .I1(\empty_70_fu_150_reg[15] ),
        .I2(\empty_70_fu_150_reg[39] [23]),
        .I3(\empty_70_fu_150_reg[39]_0 [23]),
        .I4(\empty_70_fu_150_reg[23]_6 ),
        .I5(\empty_70_fu_150_reg[31] [23]),
        .O(\empty_70_fu_150[23]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_70_fu_150[23]_i_11 
       (.I0(\empty_70_fu_150[23]_i_3_n_12 ),
        .I1(\empty_70_fu_150_reg[15] ),
        .I2(\empty_70_fu_150_reg[39] [22]),
        .I3(\empty_70_fu_150_reg[39]_0 [22]),
        .I4(\empty_70_fu_150_reg[23]_5 ),
        .I5(\empty_70_fu_150_reg[31] [22]),
        .O(\empty_70_fu_150[23]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_70_fu_150[23]_i_12 
       (.I0(\empty_70_fu_150[23]_i_4_n_12 ),
        .I1(\empty_70_fu_150_reg[15] ),
        .I2(\empty_70_fu_150_reg[39] [21]),
        .I3(\empty_70_fu_150_reg[39]_0 [21]),
        .I4(\empty_70_fu_150_reg[23]_4 ),
        .I5(\empty_70_fu_150_reg[31] [21]),
        .O(\empty_70_fu_150[23]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_70_fu_150[23]_i_13 
       (.I0(\empty_70_fu_150[23]_i_5_n_12 ),
        .I1(\empty_70_fu_150_reg[15] ),
        .I2(\empty_70_fu_150_reg[39] [20]),
        .I3(\empty_70_fu_150_reg[39]_0 [20]),
        .I4(\empty_70_fu_150_reg[23]_3 ),
        .I5(\empty_70_fu_150_reg[31] [20]),
        .O(\empty_70_fu_150[23]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_70_fu_150[23]_i_14 
       (.I0(\empty_70_fu_150[23]_i_6_n_12 ),
        .I1(\empty_70_fu_150_reg[15] ),
        .I2(\empty_70_fu_150_reg[39] [19]),
        .I3(\empty_70_fu_150_reg[39]_0 [19]),
        .I4(\empty_70_fu_150_reg[23]_2 ),
        .I5(\empty_70_fu_150_reg[31] [19]),
        .O(\empty_70_fu_150[23]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_70_fu_150[23]_i_15 
       (.I0(\empty_70_fu_150[23]_i_7_n_12 ),
        .I1(\empty_70_fu_150_reg[15] ),
        .I2(\empty_70_fu_150_reg[39] [18]),
        .I3(\empty_70_fu_150_reg[39]_0 [18]),
        .I4(\empty_70_fu_150_reg[23]_1 ),
        .I5(\empty_70_fu_150_reg[31] [18]),
        .O(\empty_70_fu_150[23]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_70_fu_150[23]_i_16 
       (.I0(\empty_70_fu_150[23]_i_8_n_12 ),
        .I1(\empty_70_fu_150_reg[15] ),
        .I2(\empty_70_fu_150_reg[39] [17]),
        .I3(\empty_70_fu_150_reg[39]_0 [17]),
        .I4(\empty_70_fu_150_reg[23]_0 ),
        .I5(\empty_70_fu_150_reg[31] [17]),
        .O(\empty_70_fu_150[23]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_70_fu_150[23]_i_17 
       (.I0(\empty_70_fu_150[23]_i_9_n_12 ),
        .I1(\empty_70_fu_150_reg[15] ),
        .I2(\empty_70_fu_150_reg[39] [16]),
        .I3(\empty_70_fu_150_reg[39]_0 [16]),
        .I4(\empty_70_fu_150_reg[23] ),
        .I5(\empty_70_fu_150_reg[31] [16]),
        .O(\empty_70_fu_150[23]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_70_fu_150[23]_i_2 
       (.I0(P[22]),
        .I1(\empty_70_fu_150[39]_i_16_0 [22]),
        .I2(\empty_70_fu_150_reg[15] ),
        .I3(\empty_70_fu_150_reg[39] [22]),
        .I4(\empty_70_fu_150_reg[39]_0 [22]),
        .I5(\empty_70_fu_150_reg[31] [22]),
        .O(\empty_70_fu_150[23]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_70_fu_150[23]_i_3 
       (.I0(P[21]),
        .I1(\empty_70_fu_150[39]_i_16_0 [21]),
        .I2(\empty_70_fu_150_reg[15] ),
        .I3(\empty_70_fu_150_reg[39] [21]),
        .I4(\empty_70_fu_150_reg[39]_0 [21]),
        .I5(\empty_70_fu_150_reg[31] [21]),
        .O(\empty_70_fu_150[23]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_70_fu_150[23]_i_4 
       (.I0(P[20]),
        .I1(\empty_70_fu_150[39]_i_16_0 [20]),
        .I2(\empty_70_fu_150_reg[15] ),
        .I3(\empty_70_fu_150_reg[39] [20]),
        .I4(\empty_70_fu_150_reg[39]_0 [20]),
        .I5(\empty_70_fu_150_reg[31] [20]),
        .O(\empty_70_fu_150[23]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_70_fu_150[23]_i_5 
       (.I0(P[19]),
        .I1(\empty_70_fu_150[39]_i_16_0 [19]),
        .I2(\empty_70_fu_150_reg[15] ),
        .I3(\empty_70_fu_150_reg[39] [19]),
        .I4(\empty_70_fu_150_reg[39]_0 [19]),
        .I5(\empty_70_fu_150_reg[31] [19]),
        .O(\empty_70_fu_150[23]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_70_fu_150[23]_i_6 
       (.I0(P[18]),
        .I1(\empty_70_fu_150[39]_i_16_0 [18]),
        .I2(\empty_70_fu_150_reg[15] ),
        .I3(\empty_70_fu_150_reg[39] [18]),
        .I4(\empty_70_fu_150_reg[39]_0 [18]),
        .I5(\empty_70_fu_150_reg[31] [18]),
        .O(\empty_70_fu_150[23]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_70_fu_150[23]_i_7 
       (.I0(P[17]),
        .I1(\empty_70_fu_150[39]_i_16_0 [17]),
        .I2(\empty_70_fu_150_reg[15] ),
        .I3(\empty_70_fu_150_reg[39] [17]),
        .I4(\empty_70_fu_150_reg[39]_0 [17]),
        .I5(\empty_70_fu_150_reg[31] [17]),
        .O(\empty_70_fu_150[23]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_70_fu_150[23]_i_8 
       (.I0(P[16]),
        .I1(\empty_70_fu_150[39]_i_16_0 [16]),
        .I2(\empty_70_fu_150_reg[15] ),
        .I3(\empty_70_fu_150_reg[39] [16]),
        .I4(\empty_70_fu_150_reg[39]_0 [16]),
        .I5(\empty_70_fu_150_reg[31] [16]),
        .O(\empty_70_fu_150[23]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_70_fu_150[23]_i_9 
       (.I0(P[15]),
        .I1(\empty_70_fu_150[39]_i_16_0 [15]),
        .I2(\empty_70_fu_150_reg[15] ),
        .I3(\empty_70_fu_150_reg[39] [15]),
        .I4(\empty_70_fu_150_reg[39]_0 [15]),
        .I5(\empty_70_fu_150_reg[31] [15]),
        .O(\empty_70_fu_150[23]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_70_fu_150[31]_i_10 
       (.I0(\empty_70_fu_150[31]_i_2_n_12 ),
        .I1(\empty_70_fu_150_reg[15] ),
        .I2(\empty_70_fu_150_reg[39] [31]),
        .I3(\empty_70_fu_150_reg[39]_0 [31]),
        .I4(\empty_70_fu_150_reg[31]_7 ),
        .I5(\empty_70_fu_150_reg[31] [31]),
        .O(\empty_70_fu_150[31]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_70_fu_150[31]_i_11 
       (.I0(\empty_70_fu_150[31]_i_3_n_12 ),
        .I1(\empty_70_fu_150_reg[15] ),
        .I2(\empty_70_fu_150_reg[39] [30]),
        .I3(\empty_70_fu_150_reg[39]_0 [30]),
        .I4(\empty_70_fu_150_reg[31]_6 ),
        .I5(\empty_70_fu_150_reg[31] [30]),
        .O(\empty_70_fu_150[31]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_70_fu_150[31]_i_12 
       (.I0(\empty_70_fu_150[31]_i_4_n_12 ),
        .I1(\empty_70_fu_150_reg[15] ),
        .I2(\empty_70_fu_150_reg[39] [29]),
        .I3(\empty_70_fu_150_reg[39]_0 [29]),
        .I4(\empty_70_fu_150_reg[31]_5 ),
        .I5(\empty_70_fu_150_reg[31] [29]),
        .O(\empty_70_fu_150[31]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_70_fu_150[31]_i_13 
       (.I0(\empty_70_fu_150[31]_i_5_n_12 ),
        .I1(\empty_70_fu_150_reg[15] ),
        .I2(\empty_70_fu_150_reg[39] [28]),
        .I3(\empty_70_fu_150_reg[39]_0 [28]),
        .I4(\empty_70_fu_150_reg[31]_4 ),
        .I5(\empty_70_fu_150_reg[31] [28]),
        .O(\empty_70_fu_150[31]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_70_fu_150[31]_i_14 
       (.I0(\empty_70_fu_150[31]_i_6_n_12 ),
        .I1(\empty_70_fu_150_reg[15] ),
        .I2(\empty_70_fu_150_reg[39] [27]),
        .I3(\empty_70_fu_150_reg[39]_0 [27]),
        .I4(\empty_70_fu_150_reg[31]_3 ),
        .I5(\empty_70_fu_150_reg[31] [27]),
        .O(\empty_70_fu_150[31]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_70_fu_150[31]_i_15 
       (.I0(\empty_70_fu_150[31]_i_7_n_12 ),
        .I1(\empty_70_fu_150_reg[15] ),
        .I2(\empty_70_fu_150_reg[39] [26]),
        .I3(\empty_70_fu_150_reg[39]_0 [26]),
        .I4(\empty_70_fu_150_reg[31]_2 ),
        .I5(\empty_70_fu_150_reg[31] [26]),
        .O(\empty_70_fu_150[31]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_70_fu_150[31]_i_16 
       (.I0(\empty_70_fu_150[31]_i_8_n_12 ),
        .I1(\empty_70_fu_150_reg[15] ),
        .I2(\empty_70_fu_150_reg[39] [25]),
        .I3(\empty_70_fu_150_reg[39]_0 [25]),
        .I4(\empty_70_fu_150_reg[31]_1 ),
        .I5(\empty_70_fu_150_reg[31] [25]),
        .O(\empty_70_fu_150[31]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_70_fu_150[31]_i_17 
       (.I0(\empty_70_fu_150[31]_i_9_n_12 ),
        .I1(\empty_70_fu_150_reg[15] ),
        .I2(\empty_70_fu_150_reg[39] [24]),
        .I3(\empty_70_fu_150_reg[39]_0 [24]),
        .I4(\empty_70_fu_150_reg[31]_0 ),
        .I5(\empty_70_fu_150_reg[31] [24]),
        .O(\empty_70_fu_150[31]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_70_fu_150[31]_i_2 
       (.I0(P[30]),
        .I1(\empty_70_fu_150[39]_i_16_0 [30]),
        .I2(\empty_70_fu_150_reg[15] ),
        .I3(\empty_70_fu_150_reg[39] [30]),
        .I4(\empty_70_fu_150_reg[39]_0 [30]),
        .I5(\empty_70_fu_150_reg[31] [30]),
        .O(\empty_70_fu_150[31]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_70_fu_150[31]_i_3 
       (.I0(P[29]),
        .I1(\empty_70_fu_150[39]_i_16_0 [29]),
        .I2(\empty_70_fu_150_reg[15] ),
        .I3(\empty_70_fu_150_reg[39] [29]),
        .I4(\empty_70_fu_150_reg[39]_0 [29]),
        .I5(\empty_70_fu_150_reg[31] [29]),
        .O(\empty_70_fu_150[31]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_70_fu_150[31]_i_4 
       (.I0(P[28]),
        .I1(\empty_70_fu_150[39]_i_16_0 [28]),
        .I2(\empty_70_fu_150_reg[15] ),
        .I3(\empty_70_fu_150_reg[39] [28]),
        .I4(\empty_70_fu_150_reg[39]_0 [28]),
        .I5(\empty_70_fu_150_reg[31] [28]),
        .O(\empty_70_fu_150[31]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_70_fu_150[31]_i_5 
       (.I0(P[27]),
        .I1(\empty_70_fu_150[39]_i_16_0 [27]),
        .I2(\empty_70_fu_150_reg[15] ),
        .I3(\empty_70_fu_150_reg[39] [27]),
        .I4(\empty_70_fu_150_reg[39]_0 [27]),
        .I5(\empty_70_fu_150_reg[31] [27]),
        .O(\empty_70_fu_150[31]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_70_fu_150[31]_i_6 
       (.I0(P[26]),
        .I1(\empty_70_fu_150[39]_i_16_0 [26]),
        .I2(\empty_70_fu_150_reg[15] ),
        .I3(\empty_70_fu_150_reg[39] [26]),
        .I4(\empty_70_fu_150_reg[39]_0 [26]),
        .I5(\empty_70_fu_150_reg[31] [26]),
        .O(\empty_70_fu_150[31]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_70_fu_150[31]_i_7 
       (.I0(P[25]),
        .I1(\empty_70_fu_150[39]_i_16_0 [25]),
        .I2(\empty_70_fu_150_reg[15] ),
        .I3(\empty_70_fu_150_reg[39] [25]),
        .I4(\empty_70_fu_150_reg[39]_0 [25]),
        .I5(\empty_70_fu_150_reg[31] [25]),
        .O(\empty_70_fu_150[31]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_70_fu_150[31]_i_8 
       (.I0(P[24]),
        .I1(\empty_70_fu_150[39]_i_16_0 [24]),
        .I2(\empty_70_fu_150_reg[15] ),
        .I3(\empty_70_fu_150_reg[39] [24]),
        .I4(\empty_70_fu_150_reg[39]_0 [24]),
        .I5(\empty_70_fu_150_reg[31] [24]),
        .O(\empty_70_fu_150[31]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_70_fu_150[31]_i_9 
       (.I0(P[23]),
        .I1(\empty_70_fu_150[39]_i_16_0 [23]),
        .I2(\empty_70_fu_150_reg[15] ),
        .I3(\empty_70_fu_150_reg[39] [23]),
        .I4(\empty_70_fu_150_reg[39]_0 [23]),
        .I5(\empty_70_fu_150_reg[31] [23]),
        .O(\empty_70_fu_150[31]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h9C9C9C39399C3939)) 
    \empty_70_fu_150[39]_i_15 
       (.I0(\empty_70_fu_150[39]_i_20_n_12 ),
        .I1(\empty_70_fu_150_reg[39]_4 ),
        .I2(\empty_70_fu_150_reg[39]_5 ),
        .I3(\empty_70_fu_150_reg[15] ),
        .I4(\empty_70_fu_150_reg[39] [33]),
        .I5(\empty_70_fu_150_reg[39]_0 [33]),
        .O(\empty_70_fu_150[39]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h939CC3CCCCCC6C6C)) 
    \empty_70_fu_150[39]_i_16 
       (.I0(\empty_70_fu_150_reg[31] [31]),
        .I1(\empty_70_fu_150[39]_i_19_n_12 ),
        .I2(\empty_70_fu_150_reg[39]_1 ),
        .I3(\empty_70_fu_150_reg[39] [32]),
        .I4(\empty_70_fu_150_reg[39]_0 [32]),
        .I5(\empty_70_fu_150_reg[39]_3 ),
        .O(\empty_70_fu_150[39]_i_16_n_12 ));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \empty_70_fu_150[39]_i_19 
       (.I0(\empty_70_fu_150_reg[39] [33]),
        .I1(\empty_70_fu_150_reg[39]_0 [33]),
        .I2(\empty_70_fu_150_reg[39]_1 ),
        .I3(P[31]),
        .I4(\empty_70_fu_150[39]_i_16_0 [32]),
        .O(\empty_70_fu_150[39]_i_19_n_12 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \empty_70_fu_150[39]_i_20 
       (.I0(\empty_70_fu_150_reg[39] [32]),
        .I1(\empty_70_fu_150_reg[39]_0 [32]),
        .I2(\empty_70_fu_150_reg[15] ),
        .I3(P[31]),
        .I4(\empty_70_fu_150[39]_i_16_0 [31]),
        .O(\empty_70_fu_150[39]_i_20_n_12 ));
  LUT6 #(
    .INIT(64'h00000000FFAFFCAC)) 
    \empty_70_fu_150[39]_i_7 
       (.I0(\empty_70_fu_150[39]_i_16_0 [31]),
        .I1(P[31]),
        .I2(\empty_70_fu_150_reg[39]_1 ),
        .I3(\empty_70_fu_150_reg[39]_0 [32]),
        .I4(\empty_70_fu_150_reg[39] [32]),
        .I5(\empty_70_fu_150[39]_i_19_n_12 ),
        .O(\empty_70_fu_150[39]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'h8D27D872278D72D8)) 
    \empty_70_fu_150[39]_i_9 
       (.I0(\empty_70_fu_150_reg[39]_1 ),
        .I1(\empty_70_fu_150_reg[31] [31]),
        .I2(\empty_70_fu_150_reg[39] [32]),
        .I3(\empty_70_fu_150_reg[39]_0 [32]),
        .I4(P[31]),
        .I5(\empty_70_fu_150[39]_i_16_0 [31]),
        .O(\empty_70_fu_150[39]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_70_fu_150[7]_i_10 
       (.I0(\empty_70_fu_150[7]_i_3_n_12 ),
        .I1(\empty_70_fu_150_reg[7] ),
        .I2(\empty_70_fu_150_reg[39] [6]),
        .I3(\empty_70_fu_150_reg[39]_0 [6]),
        .I4(\empty_70_fu_150_reg[7]_6 ),
        .I5(\empty_70_fu_150_reg[31] [6]),
        .O(\empty_70_fu_150[7]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_70_fu_150[7]_i_11 
       (.I0(\empty_70_fu_150[7]_i_4_n_12 ),
        .I1(\empty_70_fu_150_reg[7] ),
        .I2(\empty_70_fu_150_reg[39] [5]),
        .I3(\empty_70_fu_150_reg[39]_0 [5]),
        .I4(\empty_70_fu_150_reg[7]_5 ),
        .I5(\empty_70_fu_150_reg[31] [5]),
        .O(\empty_70_fu_150[7]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_70_fu_150[7]_i_12 
       (.I0(\empty_70_fu_150[7]_i_5_n_12 ),
        .I1(\empty_70_fu_150_reg[7] ),
        .I2(\empty_70_fu_150_reg[39] [4]),
        .I3(\empty_70_fu_150_reg[39]_0 [4]),
        .I4(\empty_70_fu_150_reg[7]_4 ),
        .I5(\empty_70_fu_150_reg[31] [4]),
        .O(\empty_70_fu_150[7]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_70_fu_150[7]_i_13 
       (.I0(\empty_70_fu_150[7]_i_6_n_12 ),
        .I1(\empty_70_fu_150_reg[7] ),
        .I2(\empty_70_fu_150_reg[39] [3]),
        .I3(\empty_70_fu_150_reg[39]_0 [3]),
        .I4(\empty_70_fu_150_reg[7]_3 ),
        .I5(\empty_70_fu_150_reg[31] [3]),
        .O(\empty_70_fu_150[7]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_70_fu_150[7]_i_14 
       (.I0(\empty_70_fu_150[7]_i_7_n_12 ),
        .I1(\empty_70_fu_150_reg[7] ),
        .I2(\empty_70_fu_150_reg[39] [2]),
        .I3(\empty_70_fu_150_reg[39]_0 [2]),
        .I4(\empty_70_fu_150_reg[7]_2 ),
        .I5(\empty_70_fu_150_reg[31] [2]),
        .O(\empty_70_fu_150[7]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_70_fu_150[7]_i_15 
       (.I0(\empty_70_fu_150[7]_i_8_n_12 ),
        .I1(\empty_70_fu_150_reg[7] ),
        .I2(\empty_70_fu_150_reg[39] [1]),
        .I3(\empty_70_fu_150_reg[39]_0 [1]),
        .I4(\empty_70_fu_150_reg[7]_1 ),
        .I5(\empty_70_fu_150_reg[31] [1]),
        .O(\empty_70_fu_150[7]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_70_fu_150[7]_i_2 
       (.I0(P[6]),
        .I1(\empty_70_fu_150[39]_i_16_0 [6]),
        .I2(\empty_70_fu_150_reg[7] ),
        .I3(\empty_70_fu_150_reg[39] [6]),
        .I4(\empty_70_fu_150_reg[39]_0 [6]),
        .I5(\empty_70_fu_150_reg[31] [6]),
        .O(\empty_70_fu_150[7]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_70_fu_150[7]_i_3 
       (.I0(P[5]),
        .I1(\empty_70_fu_150[39]_i_16_0 [5]),
        .I2(\empty_70_fu_150_reg[7] ),
        .I3(\empty_70_fu_150_reg[39] [5]),
        .I4(\empty_70_fu_150_reg[39]_0 [5]),
        .I5(\empty_70_fu_150_reg[31] [5]),
        .O(\empty_70_fu_150[7]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_70_fu_150[7]_i_4 
       (.I0(P[4]),
        .I1(\empty_70_fu_150[39]_i_16_0 [4]),
        .I2(\empty_70_fu_150_reg[7] ),
        .I3(\empty_70_fu_150_reg[39] [4]),
        .I4(\empty_70_fu_150_reg[39]_0 [4]),
        .I5(\empty_70_fu_150_reg[31] [4]),
        .O(\empty_70_fu_150[7]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_70_fu_150[7]_i_5 
       (.I0(P[3]),
        .I1(\empty_70_fu_150[39]_i_16_0 [3]),
        .I2(\empty_70_fu_150_reg[7] ),
        .I3(\empty_70_fu_150_reg[39] [3]),
        .I4(\empty_70_fu_150_reg[39]_0 [3]),
        .I5(\empty_70_fu_150_reg[31] [3]),
        .O(\empty_70_fu_150[7]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_70_fu_150[7]_i_6 
       (.I0(P[2]),
        .I1(\empty_70_fu_150[39]_i_16_0 [2]),
        .I2(\empty_70_fu_150_reg[7] ),
        .I3(\empty_70_fu_150_reg[39] [2]),
        .I4(\empty_70_fu_150_reg[39]_0 [2]),
        .I5(\empty_70_fu_150_reg[31] [2]),
        .O(\empty_70_fu_150[7]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_70_fu_150[7]_i_7 
       (.I0(P[1]),
        .I1(\empty_70_fu_150[39]_i_16_0 [1]),
        .I2(\empty_70_fu_150_reg[7] ),
        .I3(\empty_70_fu_150_reg[39] [1]),
        .I4(\empty_70_fu_150_reg[39]_0 [1]),
        .I5(\empty_70_fu_150_reg[31] [1]),
        .O(\empty_70_fu_150[7]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_70_fu_150[7]_i_8 
       (.I0(P[0]),
        .I1(\empty_70_fu_150[39]_i_16_0 [0]),
        .I2(\empty_70_fu_150_reg[7] ),
        .I3(\empty_70_fu_150_reg[39] [0]),
        .I4(\empty_70_fu_150_reg[39]_0 [0]),
        .I5(\empty_70_fu_150_reg[31] [0]),
        .O(\empty_70_fu_150[7]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_70_fu_150[7]_i_9 
       (.I0(\empty_70_fu_150[7]_i_2_n_12 ),
        .I1(\empty_70_fu_150_reg[7] ),
        .I2(\empty_70_fu_150_reg[39] [7]),
        .I3(\empty_70_fu_150_reg[39]_0 [7]),
        .I4(\empty_70_fu_150_reg[7]_7 ),
        .I5(\empty_70_fu_150_reg[31] [7]),
        .O(\empty_70_fu_150[7]_i_9_n_12 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_70_fu_150_reg[15]_i_1 
       (.CI(\empty_70_fu_150_reg[7]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_70_fu_150_reg[15]_i_1_n_12 ,\empty_70_fu_150_reg[15]_i_1_n_13 ,\empty_70_fu_150_reg[15]_i_1_n_14 ,\empty_70_fu_150_reg[15]_i_1_n_15 ,\empty_70_fu_150_reg[15]_i_1_n_16 ,\empty_70_fu_150_reg[15]_i_1_n_17 ,\empty_70_fu_150_reg[15]_i_1_n_18 ,\empty_70_fu_150_reg[15]_i_1_n_19 }),
        .DI({\empty_70_fu_150[15]_i_2_n_12 ,\empty_70_fu_150[15]_i_3_n_12 ,\empty_70_fu_150[15]_i_4_n_12 ,\empty_70_fu_150[15]_i_5_n_12 ,\empty_70_fu_150[15]_i_6_n_12 ,\empty_70_fu_150[15]_i_7_n_12 ,\empty_70_fu_150[15]_i_8_n_12 ,\empty_70_fu_150[15]_i_9_n_12 }),
        .O(\L_ACF_load_4_reg_2001_reg[61] [15:8]),
        .S({\empty_70_fu_150[15]_i_10_n_12 ,\empty_70_fu_150[15]_i_11_n_12 ,\empty_70_fu_150[15]_i_12_n_12 ,\empty_70_fu_150[15]_i_13_n_12 ,\empty_70_fu_150[15]_i_14_n_12 ,\empty_70_fu_150[15]_i_15_n_12 ,\empty_70_fu_150[15]_i_16_n_12 ,\empty_70_fu_150[15]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_70_fu_150_reg[23]_i_1 
       (.CI(\empty_70_fu_150_reg[15]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_70_fu_150_reg[23]_i_1_n_12 ,\empty_70_fu_150_reg[23]_i_1_n_13 ,\empty_70_fu_150_reg[23]_i_1_n_14 ,\empty_70_fu_150_reg[23]_i_1_n_15 ,\empty_70_fu_150_reg[23]_i_1_n_16 ,\empty_70_fu_150_reg[23]_i_1_n_17 ,\empty_70_fu_150_reg[23]_i_1_n_18 ,\empty_70_fu_150_reg[23]_i_1_n_19 }),
        .DI({\empty_70_fu_150[23]_i_2_n_12 ,\empty_70_fu_150[23]_i_3_n_12 ,\empty_70_fu_150[23]_i_4_n_12 ,\empty_70_fu_150[23]_i_5_n_12 ,\empty_70_fu_150[23]_i_6_n_12 ,\empty_70_fu_150[23]_i_7_n_12 ,\empty_70_fu_150[23]_i_8_n_12 ,\empty_70_fu_150[23]_i_9_n_12 }),
        .O(\L_ACF_load_4_reg_2001_reg[61] [23:16]),
        .S({\empty_70_fu_150[23]_i_10_n_12 ,\empty_70_fu_150[23]_i_11_n_12 ,\empty_70_fu_150[23]_i_12_n_12 ,\empty_70_fu_150[23]_i_13_n_12 ,\empty_70_fu_150[23]_i_14_n_12 ,\empty_70_fu_150[23]_i_15_n_12 ,\empty_70_fu_150[23]_i_16_n_12 ,\empty_70_fu_150[23]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_70_fu_150_reg[31]_i_1 
       (.CI(\empty_70_fu_150_reg[23]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_70_fu_150_reg[31]_i_1_n_12 ,\empty_70_fu_150_reg[31]_i_1_n_13 ,\empty_70_fu_150_reg[31]_i_1_n_14 ,\empty_70_fu_150_reg[31]_i_1_n_15 ,\empty_70_fu_150_reg[31]_i_1_n_16 ,\empty_70_fu_150_reg[31]_i_1_n_17 ,\empty_70_fu_150_reg[31]_i_1_n_18 ,\empty_70_fu_150_reg[31]_i_1_n_19 }),
        .DI({\empty_70_fu_150[31]_i_2_n_12 ,\empty_70_fu_150[31]_i_3_n_12 ,\empty_70_fu_150[31]_i_4_n_12 ,\empty_70_fu_150[31]_i_5_n_12 ,\empty_70_fu_150[31]_i_6_n_12 ,\empty_70_fu_150[31]_i_7_n_12 ,\empty_70_fu_150[31]_i_8_n_12 ,\empty_70_fu_150[31]_i_9_n_12 }),
        .O(\L_ACF_load_4_reg_2001_reg[61] [31:24]),
        .S({\empty_70_fu_150[31]_i_10_n_12 ,\empty_70_fu_150[31]_i_11_n_12 ,\empty_70_fu_150[31]_i_12_n_12 ,\empty_70_fu_150[31]_i_13_n_12 ,\empty_70_fu_150[31]_i_14_n_12 ,\empty_70_fu_150[31]_i_15_n_12 ,\empty_70_fu_150[31]_i_16_n_12 ,\empty_70_fu_150[31]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_70_fu_150_reg[39]_i_1 
       (.CI(\empty_70_fu_150_reg[31]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_70_fu_150_reg[39]_i_1_n_12 ,\empty_70_fu_150_reg[39]_i_1_n_13 ,\empty_70_fu_150_reg[39]_i_1_n_14 ,\empty_70_fu_150_reg[39]_i_1_n_15 ,\empty_70_fu_150_reg[39]_i_1_n_16 ,\empty_70_fu_150_reg[39]_i_1_n_17 ,\empty_70_fu_150_reg[39]_i_1_n_18 ,\empty_70_fu_150_reg[39]_i_1_n_19 }),
        .DI({DI[5:1],\empty_70_fu_150[39]_i_7_n_12 ,DI[0],\empty_70_fu_150[39]_i_9_n_12 }),
        .O(\L_ACF_load_4_reg_2001_reg[61] [39:32]),
        .S({\empty_70_fu_150_reg[39]_2 [5:1],\empty_70_fu_150[39]_i_15_n_12 ,\empty_70_fu_150[39]_i_16_n_12 ,\empty_70_fu_150_reg[39]_2 [0]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_70_fu_150_reg[47]_i_1 
       (.CI(\empty_70_fu_150_reg[39]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_70_fu_150_reg[47]_i_1_n_12 ,\empty_70_fu_150_reg[47]_i_1_n_13 ,\empty_70_fu_150_reg[47]_i_1_n_14 ,\empty_70_fu_150_reg[47]_i_1_n_15 ,\empty_70_fu_150_reg[47]_i_1_n_16 ,\empty_70_fu_150_reg[47]_i_1_n_17 ,\empty_70_fu_150_reg[47]_i_1_n_18 ,\empty_70_fu_150_reg[47]_i_1_n_19 }),
        .DI(\empty_70_fu_150_reg[47] ),
        .O(\L_ACF_load_4_reg_2001_reg[61] [47:40]),
        .S(\empty_70_fu_150_reg[47]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_70_fu_150_reg[55]_i_1 
       (.CI(\empty_70_fu_150_reg[47]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_70_fu_150_reg[55]_i_1_n_12 ,\empty_70_fu_150_reg[55]_i_1_n_13 ,\empty_70_fu_150_reg[55]_i_1_n_14 ,\empty_70_fu_150_reg[55]_i_1_n_15 ,\empty_70_fu_150_reg[55]_i_1_n_16 ,\empty_70_fu_150_reg[55]_i_1_n_17 ,\empty_70_fu_150_reg[55]_i_1_n_18 ,\empty_70_fu_150_reg[55]_i_1_n_19 }),
        .DI(\empty_70_fu_150_reg[55] ),
        .O(\L_ACF_load_4_reg_2001_reg[61] [55:48]),
        .S(\empty_70_fu_150_reg[55]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_70_fu_150_reg[63]_i_1 
       (.CI(\empty_70_fu_150_reg[55]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_70_fu_150_reg[63]_i_1_CO_UNCONNECTED [7],\empty_70_fu_150_reg[63]_i_1_n_13 ,\empty_70_fu_150_reg[63]_i_1_n_14 ,\empty_70_fu_150_reg[63]_i_1_n_15 ,\empty_70_fu_150_reg[63]_i_1_n_16 ,\empty_70_fu_150_reg[63]_i_1_n_17 ,\empty_70_fu_150_reg[63]_i_1_n_18 ,\empty_70_fu_150_reg[63]_i_1_n_19 }),
        .DI({1'b0,\empty_70_fu_150_reg[63] }),
        .O(\L_ACF_load_4_reg_2001_reg[61] [63:56]),
        .S(\empty_70_fu_150_reg[63]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_70_fu_150_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_70_fu_150_reg[7]_i_1_n_12 ,\empty_70_fu_150_reg[7]_i_1_n_13 ,\empty_70_fu_150_reg[7]_i_1_n_14 ,\empty_70_fu_150_reg[7]_i_1_n_15 ,\empty_70_fu_150_reg[7]_i_1_n_16 ,\empty_70_fu_150_reg[7]_i_1_n_17 ,\empty_70_fu_150_reg[7]_i_1_n_18 ,\empty_70_fu_150_reg[7]_i_1_n_19 }),
        .DI({\empty_70_fu_150[7]_i_2_n_12 ,\empty_70_fu_150[7]_i_3_n_12 ,\empty_70_fu_150[7]_i_4_n_12 ,\empty_70_fu_150[7]_i_5_n_12 ,\empty_70_fu_150[7]_i_6_n_12 ,\empty_70_fu_150[7]_i_7_n_12 ,\empty_70_fu_150[7]_i_8_n_12 ,1'b0}),
        .O(\L_ACF_load_4_reg_2001_reg[61] [7:0]),
        .S({\empty_70_fu_150[7]_i_9_n_12 ,\empty_70_fu_150[7]_i_10_n_12 ,\empty_70_fu_150[7]_i_11_n_12 ,\empty_70_fu_150[7]_i_12_n_12 ,\empty_70_fu_150[7]_i_13_n_12 ,\empty_70_fu_150[7]_i_14_n_12 ,\empty_70_fu_150[7]_i_15_n_12 ,\empty_70_fu_150_reg[7]_0 }));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_72_fu_158[15]_i_10 
       (.I0(\empty_72_fu_158[15]_i_2_n_12 ),
        .I1(Q[0]),
        .I2(\empty_72_fu_158_reg[31]_0 [15]),
        .I3(\empty_72_fu_158_reg[31]_1 [15]),
        .I4(\empty_72_fu_158_reg[15]_6 ),
        .I5(\empty_72_fu_158_reg[31]_2 [15]),
        .O(\empty_72_fu_158[15]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_72_fu_158[15]_i_11 
       (.I0(\empty_72_fu_158[15]_i_3_n_12 ),
        .I1(Q[0]),
        .I2(\empty_72_fu_158_reg[31]_0 [14]),
        .I3(\empty_72_fu_158_reg[31]_1 [14]),
        .I4(\empty_72_fu_158_reg[15]_5 ),
        .I5(\empty_72_fu_158_reg[31]_2 [14]),
        .O(\empty_72_fu_158[15]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_72_fu_158[15]_i_12 
       (.I0(\empty_72_fu_158[15]_i_4_n_12 ),
        .I1(Q[0]),
        .I2(\empty_72_fu_158_reg[31]_0 [13]),
        .I3(\empty_72_fu_158_reg[31]_1 [13]),
        .I4(\empty_72_fu_158_reg[15]_4 ),
        .I5(\empty_72_fu_158_reg[31]_2 [13]),
        .O(\empty_72_fu_158[15]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_72_fu_158[15]_i_13 
       (.I0(\empty_72_fu_158[15]_i_5_n_12 ),
        .I1(Q[0]),
        .I2(\empty_72_fu_158_reg[31]_0 [12]),
        .I3(\empty_72_fu_158_reg[31]_1 [12]),
        .I4(\empty_72_fu_158_reg[15]_3 ),
        .I5(\empty_72_fu_158_reg[31]_2 [12]),
        .O(\empty_72_fu_158[15]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_72_fu_158[15]_i_14 
       (.I0(\empty_72_fu_158[15]_i_6_n_12 ),
        .I1(Q[0]),
        .I2(\empty_72_fu_158_reg[31]_0 [11]),
        .I3(\empty_72_fu_158_reg[31]_1 [11]),
        .I4(\empty_72_fu_158_reg[15]_2 ),
        .I5(\empty_72_fu_158_reg[31]_2 [11]),
        .O(\empty_72_fu_158[15]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_72_fu_158[15]_i_15 
       (.I0(\empty_72_fu_158[15]_i_7_n_12 ),
        .I1(Q[0]),
        .I2(\empty_72_fu_158_reg[31]_0 [10]),
        .I3(\empty_72_fu_158_reg[31]_1 [10]),
        .I4(\empty_72_fu_158_reg[15]_1 ),
        .I5(\empty_72_fu_158_reg[31]_2 [10]),
        .O(\empty_72_fu_158[15]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_72_fu_158[15]_i_16 
       (.I0(\empty_72_fu_158[15]_i_8_n_12 ),
        .I1(Q[0]),
        .I2(\empty_72_fu_158_reg[31]_0 [9]),
        .I3(\empty_72_fu_158_reg[31]_1 [9]),
        .I4(\empty_72_fu_158_reg[15]_0 ),
        .I5(\empty_72_fu_158_reg[31]_2 [9]),
        .O(\empty_72_fu_158[15]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_72_fu_158[15]_i_17 
       (.I0(\empty_72_fu_158[15]_i_9_n_12 ),
        .I1(Q[0]),
        .I2(\empty_72_fu_158_reg[31]_0 [8]),
        .I3(\empty_72_fu_158_reg[31]_1 [8]),
        .I4(\empty_72_fu_158_reg[15] ),
        .I5(\empty_72_fu_158_reg[31]_2 [8]),
        .O(\empty_72_fu_158[15]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_72_fu_158[15]_i_2 
       (.I0(P[14]),
        .I1(\empty_72_fu_158_reg[31] [14]),
        .I2(Q[0]),
        .I3(\empty_72_fu_158_reg[31]_0 [14]),
        .I4(\empty_72_fu_158_reg[31]_1 [14]),
        .I5(\empty_72_fu_158_reg[31]_2 [14]),
        .O(\empty_72_fu_158[15]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_72_fu_158[15]_i_3 
       (.I0(P[13]),
        .I1(\empty_72_fu_158_reg[31] [13]),
        .I2(Q[0]),
        .I3(\empty_72_fu_158_reg[31]_0 [13]),
        .I4(\empty_72_fu_158_reg[31]_1 [13]),
        .I5(\empty_72_fu_158_reg[31]_2 [13]),
        .O(\empty_72_fu_158[15]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_72_fu_158[15]_i_4 
       (.I0(P[12]),
        .I1(\empty_72_fu_158_reg[31] [12]),
        .I2(Q[0]),
        .I3(\empty_72_fu_158_reg[31]_0 [12]),
        .I4(\empty_72_fu_158_reg[31]_1 [12]),
        .I5(\empty_72_fu_158_reg[31]_2 [12]),
        .O(\empty_72_fu_158[15]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_72_fu_158[15]_i_5 
       (.I0(P[11]),
        .I1(\empty_72_fu_158_reg[31] [11]),
        .I2(Q[0]),
        .I3(\empty_72_fu_158_reg[31]_0 [11]),
        .I4(\empty_72_fu_158_reg[31]_1 [11]),
        .I5(\empty_72_fu_158_reg[31]_2 [11]),
        .O(\empty_72_fu_158[15]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_72_fu_158[15]_i_6 
       (.I0(P[10]),
        .I1(\empty_72_fu_158_reg[31] [10]),
        .I2(Q[0]),
        .I3(\empty_72_fu_158_reg[31]_0 [10]),
        .I4(\empty_72_fu_158_reg[31]_1 [10]),
        .I5(\empty_72_fu_158_reg[31]_2 [10]),
        .O(\empty_72_fu_158[15]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_72_fu_158[15]_i_7 
       (.I0(P[9]),
        .I1(\empty_72_fu_158_reg[31] [9]),
        .I2(Q[0]),
        .I3(\empty_72_fu_158_reg[31]_0 [9]),
        .I4(\empty_72_fu_158_reg[31]_1 [9]),
        .I5(\empty_72_fu_158_reg[31]_2 [9]),
        .O(\empty_72_fu_158[15]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_72_fu_158[15]_i_8 
       (.I0(P[8]),
        .I1(\empty_72_fu_158_reg[31] [8]),
        .I2(Q[0]),
        .I3(\empty_72_fu_158_reg[31]_0 [8]),
        .I4(\empty_72_fu_158_reg[31]_1 [8]),
        .I5(\empty_72_fu_158_reg[31]_2 [8]),
        .O(\empty_72_fu_158[15]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_72_fu_158[15]_i_9 
       (.I0(P[7]),
        .I1(\empty_72_fu_158_reg[31] [7]),
        .I2(Q[0]),
        .I3(\empty_72_fu_158_reg[31]_0 [7]),
        .I4(\empty_72_fu_158_reg[31]_1 [7]),
        .I5(\empty_72_fu_158_reg[31]_2 [7]),
        .O(\empty_72_fu_158[15]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_72_fu_158[23]_i_10 
       (.I0(\empty_72_fu_158[23]_i_2_n_12 ),
        .I1(Q[0]),
        .I2(\empty_72_fu_158_reg[31]_0 [23]),
        .I3(\empty_72_fu_158_reg[31]_1 [23]),
        .I4(\empty_72_fu_158_reg[23]_6 ),
        .I5(\empty_72_fu_158_reg[31]_2 [23]),
        .O(\empty_72_fu_158[23]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_72_fu_158[23]_i_11 
       (.I0(\empty_72_fu_158[23]_i_3_n_12 ),
        .I1(Q[0]),
        .I2(\empty_72_fu_158_reg[31]_0 [22]),
        .I3(\empty_72_fu_158_reg[31]_1 [22]),
        .I4(\empty_72_fu_158_reg[23]_5 ),
        .I5(\empty_72_fu_158_reg[31]_2 [22]),
        .O(\empty_72_fu_158[23]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_72_fu_158[23]_i_12 
       (.I0(\empty_72_fu_158[23]_i_4_n_12 ),
        .I1(Q[0]),
        .I2(\empty_72_fu_158_reg[31]_0 [21]),
        .I3(\empty_72_fu_158_reg[31]_1 [21]),
        .I4(\empty_72_fu_158_reg[23]_4 ),
        .I5(\empty_72_fu_158_reg[31]_2 [21]),
        .O(\empty_72_fu_158[23]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_72_fu_158[23]_i_13 
       (.I0(\empty_72_fu_158[23]_i_5_n_12 ),
        .I1(Q[0]),
        .I2(\empty_72_fu_158_reg[31]_0 [20]),
        .I3(\empty_72_fu_158_reg[31]_1 [20]),
        .I4(\empty_72_fu_158_reg[23]_3 ),
        .I5(\empty_72_fu_158_reg[31]_2 [20]),
        .O(\empty_72_fu_158[23]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_72_fu_158[23]_i_14 
       (.I0(\empty_72_fu_158[23]_i_6_n_12 ),
        .I1(Q[0]),
        .I2(\empty_72_fu_158_reg[31]_0 [19]),
        .I3(\empty_72_fu_158_reg[31]_1 [19]),
        .I4(\empty_72_fu_158_reg[23]_2 ),
        .I5(\empty_72_fu_158_reg[31]_2 [19]),
        .O(\empty_72_fu_158[23]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_72_fu_158[23]_i_15 
       (.I0(\empty_72_fu_158[23]_i_7_n_12 ),
        .I1(Q[0]),
        .I2(\empty_72_fu_158_reg[31]_0 [18]),
        .I3(\empty_72_fu_158_reg[31]_1 [18]),
        .I4(\empty_72_fu_158_reg[23]_1 ),
        .I5(\empty_72_fu_158_reg[31]_2 [18]),
        .O(\empty_72_fu_158[23]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_72_fu_158[23]_i_16 
       (.I0(\empty_72_fu_158[23]_i_8_n_12 ),
        .I1(Q[0]),
        .I2(\empty_72_fu_158_reg[31]_0 [17]),
        .I3(\empty_72_fu_158_reg[31]_1 [17]),
        .I4(\empty_72_fu_158_reg[23]_0 ),
        .I5(\empty_72_fu_158_reg[31]_2 [17]),
        .O(\empty_72_fu_158[23]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_72_fu_158[23]_i_17 
       (.I0(\empty_72_fu_158[23]_i_9_n_12 ),
        .I1(Q[0]),
        .I2(\empty_72_fu_158_reg[31]_0 [16]),
        .I3(\empty_72_fu_158_reg[31]_1 [16]),
        .I4(\empty_72_fu_158_reg[23] ),
        .I5(\empty_72_fu_158_reg[31]_2 [16]),
        .O(\empty_72_fu_158[23]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_72_fu_158[23]_i_2 
       (.I0(P[22]),
        .I1(\empty_72_fu_158_reg[31] [22]),
        .I2(Q[0]),
        .I3(\empty_72_fu_158_reg[31]_0 [22]),
        .I4(\empty_72_fu_158_reg[31]_1 [22]),
        .I5(\empty_72_fu_158_reg[31]_2 [22]),
        .O(\empty_72_fu_158[23]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_72_fu_158[23]_i_3 
       (.I0(P[21]),
        .I1(\empty_72_fu_158_reg[31] [21]),
        .I2(Q[0]),
        .I3(\empty_72_fu_158_reg[31]_0 [21]),
        .I4(\empty_72_fu_158_reg[31]_1 [21]),
        .I5(\empty_72_fu_158_reg[31]_2 [21]),
        .O(\empty_72_fu_158[23]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_72_fu_158[23]_i_4 
       (.I0(P[20]),
        .I1(\empty_72_fu_158_reg[31] [20]),
        .I2(Q[0]),
        .I3(\empty_72_fu_158_reg[31]_0 [20]),
        .I4(\empty_72_fu_158_reg[31]_1 [20]),
        .I5(\empty_72_fu_158_reg[31]_2 [20]),
        .O(\empty_72_fu_158[23]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_72_fu_158[23]_i_5 
       (.I0(P[19]),
        .I1(\empty_72_fu_158_reg[31] [19]),
        .I2(Q[0]),
        .I3(\empty_72_fu_158_reg[31]_0 [19]),
        .I4(\empty_72_fu_158_reg[31]_1 [19]),
        .I5(\empty_72_fu_158_reg[31]_2 [19]),
        .O(\empty_72_fu_158[23]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_72_fu_158[23]_i_6 
       (.I0(P[18]),
        .I1(\empty_72_fu_158_reg[31] [18]),
        .I2(Q[0]),
        .I3(\empty_72_fu_158_reg[31]_0 [18]),
        .I4(\empty_72_fu_158_reg[31]_1 [18]),
        .I5(\empty_72_fu_158_reg[31]_2 [18]),
        .O(\empty_72_fu_158[23]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_72_fu_158[23]_i_7 
       (.I0(P[17]),
        .I1(\empty_72_fu_158_reg[31] [17]),
        .I2(Q[0]),
        .I3(\empty_72_fu_158_reg[31]_0 [17]),
        .I4(\empty_72_fu_158_reg[31]_1 [17]),
        .I5(\empty_72_fu_158_reg[31]_2 [17]),
        .O(\empty_72_fu_158[23]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_72_fu_158[23]_i_8 
       (.I0(P[16]),
        .I1(\empty_72_fu_158_reg[31] [16]),
        .I2(Q[0]),
        .I3(\empty_72_fu_158_reg[31]_0 [16]),
        .I4(\empty_72_fu_158_reg[31]_1 [16]),
        .I5(\empty_72_fu_158_reg[31]_2 [16]),
        .O(\empty_72_fu_158[23]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_72_fu_158[23]_i_9 
       (.I0(P[15]),
        .I1(\empty_72_fu_158_reg[31] [15]),
        .I2(Q[0]),
        .I3(\empty_72_fu_158_reg[31]_0 [15]),
        .I4(\empty_72_fu_158_reg[31]_1 [15]),
        .I5(\empty_72_fu_158_reg[31]_2 [15]),
        .O(\empty_72_fu_158[23]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_72_fu_158[31]_i_10 
       (.I0(\empty_72_fu_158[31]_i_2_n_12 ),
        .I1(Q[0]),
        .I2(\empty_72_fu_158_reg[31]_0 [31]),
        .I3(\empty_72_fu_158_reg[31]_1 [31]),
        .I4(\empty_72_fu_158_reg[31]_10 ),
        .I5(\empty_72_fu_158_reg[31]_2 [31]),
        .O(\empty_72_fu_158[31]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_72_fu_158[31]_i_11 
       (.I0(\empty_72_fu_158[31]_i_3_n_12 ),
        .I1(Q[0]),
        .I2(\empty_72_fu_158_reg[31]_0 [30]),
        .I3(\empty_72_fu_158_reg[31]_1 [30]),
        .I4(\empty_72_fu_158_reg[31]_9 ),
        .I5(\empty_72_fu_158_reg[31]_2 [30]),
        .O(\empty_72_fu_158[31]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_72_fu_158[31]_i_12 
       (.I0(\empty_72_fu_158[31]_i_4_n_12 ),
        .I1(Q[0]),
        .I2(\empty_72_fu_158_reg[31]_0 [29]),
        .I3(\empty_72_fu_158_reg[31]_1 [29]),
        .I4(\empty_72_fu_158_reg[31]_8 ),
        .I5(\empty_72_fu_158_reg[31]_2 [29]),
        .O(\empty_72_fu_158[31]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_72_fu_158[31]_i_13 
       (.I0(\empty_72_fu_158[31]_i_5_n_12 ),
        .I1(Q[0]),
        .I2(\empty_72_fu_158_reg[31]_0 [28]),
        .I3(\empty_72_fu_158_reg[31]_1 [28]),
        .I4(\empty_72_fu_158_reg[31]_7 ),
        .I5(\empty_72_fu_158_reg[31]_2 [28]),
        .O(\empty_72_fu_158[31]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_72_fu_158[31]_i_14 
       (.I0(\empty_72_fu_158[31]_i_6_n_12 ),
        .I1(Q[0]),
        .I2(\empty_72_fu_158_reg[31]_0 [27]),
        .I3(\empty_72_fu_158_reg[31]_1 [27]),
        .I4(\empty_72_fu_158_reg[31]_6 ),
        .I5(\empty_72_fu_158_reg[31]_2 [27]),
        .O(\empty_72_fu_158[31]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_72_fu_158[31]_i_15 
       (.I0(\empty_72_fu_158[31]_i_7_n_12 ),
        .I1(Q[0]),
        .I2(\empty_72_fu_158_reg[31]_0 [26]),
        .I3(\empty_72_fu_158_reg[31]_1 [26]),
        .I4(\empty_72_fu_158_reg[31]_5 ),
        .I5(\empty_72_fu_158_reg[31]_2 [26]),
        .O(\empty_72_fu_158[31]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_72_fu_158[31]_i_16 
       (.I0(\empty_72_fu_158[31]_i_8_n_12 ),
        .I1(Q[0]),
        .I2(\empty_72_fu_158_reg[31]_0 [25]),
        .I3(\empty_72_fu_158_reg[31]_1 [25]),
        .I4(\empty_72_fu_158_reg[31]_4 ),
        .I5(\empty_72_fu_158_reg[31]_2 [25]),
        .O(\empty_72_fu_158[31]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_72_fu_158[31]_i_17 
       (.I0(\empty_72_fu_158[31]_i_9_n_12 ),
        .I1(Q[0]),
        .I2(\empty_72_fu_158_reg[31]_0 [24]),
        .I3(\empty_72_fu_158_reg[31]_1 [24]),
        .I4(\empty_72_fu_158_reg[31]_3 ),
        .I5(\empty_72_fu_158_reg[31]_2 [24]),
        .O(\empty_72_fu_158[31]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_72_fu_158[31]_i_2 
       (.I0(P[30]),
        .I1(\empty_72_fu_158_reg[31] [30]),
        .I2(Q[0]),
        .I3(\empty_72_fu_158_reg[31]_0 [30]),
        .I4(\empty_72_fu_158_reg[31]_1 [30]),
        .I5(\empty_72_fu_158_reg[31]_2 [30]),
        .O(\empty_72_fu_158[31]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_72_fu_158[31]_i_3 
       (.I0(P[29]),
        .I1(\empty_72_fu_158_reg[31] [29]),
        .I2(Q[0]),
        .I3(\empty_72_fu_158_reg[31]_0 [29]),
        .I4(\empty_72_fu_158_reg[31]_1 [29]),
        .I5(\empty_72_fu_158_reg[31]_2 [29]),
        .O(\empty_72_fu_158[31]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_72_fu_158[31]_i_4 
       (.I0(P[28]),
        .I1(\empty_72_fu_158_reg[31] [28]),
        .I2(Q[0]),
        .I3(\empty_72_fu_158_reg[31]_0 [28]),
        .I4(\empty_72_fu_158_reg[31]_1 [28]),
        .I5(\empty_72_fu_158_reg[31]_2 [28]),
        .O(\empty_72_fu_158[31]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_72_fu_158[31]_i_5 
       (.I0(P[27]),
        .I1(\empty_72_fu_158_reg[31] [27]),
        .I2(Q[0]),
        .I3(\empty_72_fu_158_reg[31]_0 [27]),
        .I4(\empty_72_fu_158_reg[31]_1 [27]),
        .I5(\empty_72_fu_158_reg[31]_2 [27]),
        .O(\empty_72_fu_158[31]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_72_fu_158[31]_i_6 
       (.I0(P[26]),
        .I1(\empty_72_fu_158_reg[31] [26]),
        .I2(Q[0]),
        .I3(\empty_72_fu_158_reg[31]_0 [26]),
        .I4(\empty_72_fu_158_reg[31]_1 [26]),
        .I5(\empty_72_fu_158_reg[31]_2 [26]),
        .O(\empty_72_fu_158[31]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_72_fu_158[31]_i_7 
       (.I0(P[25]),
        .I1(\empty_72_fu_158_reg[31] [25]),
        .I2(Q[0]),
        .I3(\empty_72_fu_158_reg[31]_0 [25]),
        .I4(\empty_72_fu_158_reg[31]_1 [25]),
        .I5(\empty_72_fu_158_reg[31]_2 [25]),
        .O(\empty_72_fu_158[31]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_72_fu_158[31]_i_8 
       (.I0(P[24]),
        .I1(\empty_72_fu_158_reg[31] [24]),
        .I2(Q[0]),
        .I3(\empty_72_fu_158_reg[31]_0 [24]),
        .I4(\empty_72_fu_158_reg[31]_1 [24]),
        .I5(\empty_72_fu_158_reg[31]_2 [24]),
        .O(\empty_72_fu_158[31]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_72_fu_158[31]_i_9 
       (.I0(P[23]),
        .I1(\empty_72_fu_158_reg[31] [23]),
        .I2(Q[0]),
        .I3(\empty_72_fu_158_reg[31]_0 [23]),
        .I4(\empty_72_fu_158_reg[31]_1 [23]),
        .I5(\empty_72_fu_158_reg[31]_2 [23]),
        .O(\empty_72_fu_158[31]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_72_fu_158[7]_i_10 
       (.I0(\empty_72_fu_158[7]_i_3_n_12 ),
        .I1(Q[0]),
        .I2(\empty_72_fu_158_reg[31]_0 [6]),
        .I3(\empty_72_fu_158_reg[31]_1 [6]),
        .I4(\empty_72_fu_158_reg[7]_4 ),
        .I5(\empty_72_fu_158_reg[31]_2 [6]),
        .O(\empty_72_fu_158[7]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_72_fu_158[7]_i_11 
       (.I0(\empty_72_fu_158[7]_i_4_n_12 ),
        .I1(Q[0]),
        .I2(\empty_72_fu_158_reg[31]_0 [5]),
        .I3(\empty_72_fu_158_reg[31]_1 [5]),
        .I4(\empty_72_fu_158_reg[7]_3 ),
        .I5(\empty_72_fu_158_reg[31]_2 [5]),
        .O(\empty_72_fu_158[7]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_72_fu_158[7]_i_12 
       (.I0(\empty_72_fu_158[7]_i_5_n_12 ),
        .I1(Q[0]),
        .I2(\empty_72_fu_158_reg[31]_0 [4]),
        .I3(\empty_72_fu_158_reg[31]_1 [4]),
        .I4(\empty_72_fu_158_reg[7]_2 ),
        .I5(\empty_72_fu_158_reg[31]_2 [4]),
        .O(\empty_72_fu_158[7]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_72_fu_158[7]_i_13 
       (.I0(\empty_72_fu_158[7]_i_6_n_12 ),
        .I1(Q[0]),
        .I2(\empty_72_fu_158_reg[31]_0 [3]),
        .I3(\empty_72_fu_158_reg[31]_1 [3]),
        .I4(\empty_72_fu_158_reg[7]_1 ),
        .I5(\empty_72_fu_158_reg[31]_2 [3]),
        .O(\empty_72_fu_158[7]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_72_fu_158[7]_i_14 
       (.I0(\empty_72_fu_158[7]_i_7_n_12 ),
        .I1(Q[0]),
        .I2(\empty_72_fu_158_reg[31]_0 [2]),
        .I3(\empty_72_fu_158_reg[31]_1 [2]),
        .I4(\empty_72_fu_158_reg[7]_0 ),
        .I5(\empty_72_fu_158_reg[31]_2 [2]),
        .O(\empty_72_fu_158[7]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_72_fu_158[7]_i_15 
       (.I0(\empty_72_fu_158[7]_i_8_n_12 ),
        .I1(Q[0]),
        .I2(\empty_72_fu_158_reg[31]_0 [1]),
        .I3(\empty_72_fu_158_reg[31]_1 [1]),
        .I4(\empty_72_fu_158_reg[7] ),
        .I5(\empty_72_fu_158_reg[31]_2 [1]),
        .O(\empty_72_fu_158[7]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_72_fu_158[7]_i_2 
       (.I0(P[6]),
        .I1(\empty_72_fu_158_reg[31] [6]),
        .I2(Q[0]),
        .I3(\empty_72_fu_158_reg[31]_0 [6]),
        .I4(\empty_72_fu_158_reg[31]_1 [6]),
        .I5(\empty_72_fu_158_reg[31]_2 [6]),
        .O(\empty_72_fu_158[7]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_72_fu_158[7]_i_3 
       (.I0(P[5]),
        .I1(\empty_72_fu_158_reg[31] [5]),
        .I2(Q[0]),
        .I3(\empty_72_fu_158_reg[31]_0 [5]),
        .I4(\empty_72_fu_158_reg[31]_1 [5]),
        .I5(\empty_72_fu_158_reg[31]_2 [5]),
        .O(\empty_72_fu_158[7]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_72_fu_158[7]_i_4 
       (.I0(P[4]),
        .I1(\empty_72_fu_158_reg[31] [4]),
        .I2(Q[0]),
        .I3(\empty_72_fu_158_reg[31]_0 [4]),
        .I4(\empty_72_fu_158_reg[31]_1 [4]),
        .I5(\empty_72_fu_158_reg[31]_2 [4]),
        .O(\empty_72_fu_158[7]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_72_fu_158[7]_i_5 
       (.I0(P[3]),
        .I1(\empty_72_fu_158_reg[31] [3]),
        .I2(Q[0]),
        .I3(\empty_72_fu_158_reg[31]_0 [3]),
        .I4(\empty_72_fu_158_reg[31]_1 [3]),
        .I5(\empty_72_fu_158_reg[31]_2 [3]),
        .O(\empty_72_fu_158[7]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_72_fu_158[7]_i_6 
       (.I0(P[2]),
        .I1(\empty_72_fu_158_reg[31] [2]),
        .I2(Q[0]),
        .I3(\empty_72_fu_158_reg[31]_0 [2]),
        .I4(\empty_72_fu_158_reg[31]_1 [2]),
        .I5(\empty_72_fu_158_reg[31]_2 [2]),
        .O(\empty_72_fu_158[7]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_72_fu_158[7]_i_7 
       (.I0(P[1]),
        .I1(\empty_72_fu_158_reg[31] [1]),
        .I2(Q[0]),
        .I3(\empty_72_fu_158_reg[31]_0 [1]),
        .I4(\empty_72_fu_158_reg[31]_1 [1]),
        .I5(\empty_72_fu_158_reg[31]_2 [1]),
        .O(\empty_72_fu_158[7]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_72_fu_158[7]_i_8 
       (.I0(P[0]),
        .I1(\empty_72_fu_158_reg[31] [0]),
        .I2(Q[0]),
        .I3(\empty_72_fu_158_reg[31]_0 [0]),
        .I4(\empty_72_fu_158_reg[31]_1 [0]),
        .I5(\empty_72_fu_158_reg[31]_2 [0]),
        .O(\empty_72_fu_158[7]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_72_fu_158[7]_i_9 
       (.I0(\empty_72_fu_158[7]_i_2_n_12 ),
        .I1(Q[0]),
        .I2(\empty_72_fu_158_reg[31]_0 [7]),
        .I3(\empty_72_fu_158_reg[31]_1 [7]),
        .I4(\empty_72_fu_158_reg[7]_5 ),
        .I5(\empty_72_fu_158_reg[31]_2 [7]),
        .O(\empty_72_fu_158[7]_i_9_n_12 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_72_fu_158_reg[15]_i_1 
       (.CI(\empty_72_fu_158_reg[7]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_72_fu_158_reg[15]_i_1_n_12 ,\empty_72_fu_158_reg[15]_i_1_n_13 ,\empty_72_fu_158_reg[15]_i_1_n_14 ,\empty_72_fu_158_reg[15]_i_1_n_15 ,\empty_72_fu_158_reg[15]_i_1_n_16 ,\empty_72_fu_158_reg[15]_i_1_n_17 ,\empty_72_fu_158_reg[15]_i_1_n_18 ,\empty_72_fu_158_reg[15]_i_1_n_19 }),
        .DI({\empty_72_fu_158[15]_i_2_n_12 ,\empty_72_fu_158[15]_i_3_n_12 ,\empty_72_fu_158[15]_i_4_n_12 ,\empty_72_fu_158[15]_i_5_n_12 ,\empty_72_fu_158[15]_i_6_n_12 ,\empty_72_fu_158[15]_i_7_n_12 ,\empty_72_fu_158[15]_i_8_n_12 ,\empty_72_fu_158[15]_i_9_n_12 }),
        .O(D[15:8]),
        .S({\empty_72_fu_158[15]_i_10_n_12 ,\empty_72_fu_158[15]_i_11_n_12 ,\empty_72_fu_158[15]_i_12_n_12 ,\empty_72_fu_158[15]_i_13_n_12 ,\empty_72_fu_158[15]_i_14_n_12 ,\empty_72_fu_158[15]_i_15_n_12 ,\empty_72_fu_158[15]_i_16_n_12 ,\empty_72_fu_158[15]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_72_fu_158_reg[23]_i_1 
       (.CI(\empty_72_fu_158_reg[15]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_72_fu_158_reg[23]_i_1_n_12 ,\empty_72_fu_158_reg[23]_i_1_n_13 ,\empty_72_fu_158_reg[23]_i_1_n_14 ,\empty_72_fu_158_reg[23]_i_1_n_15 ,\empty_72_fu_158_reg[23]_i_1_n_16 ,\empty_72_fu_158_reg[23]_i_1_n_17 ,\empty_72_fu_158_reg[23]_i_1_n_18 ,\empty_72_fu_158_reg[23]_i_1_n_19 }),
        .DI({\empty_72_fu_158[23]_i_2_n_12 ,\empty_72_fu_158[23]_i_3_n_12 ,\empty_72_fu_158[23]_i_4_n_12 ,\empty_72_fu_158[23]_i_5_n_12 ,\empty_72_fu_158[23]_i_6_n_12 ,\empty_72_fu_158[23]_i_7_n_12 ,\empty_72_fu_158[23]_i_8_n_12 ,\empty_72_fu_158[23]_i_9_n_12 }),
        .O(D[23:16]),
        .S({\empty_72_fu_158[23]_i_10_n_12 ,\empty_72_fu_158[23]_i_11_n_12 ,\empty_72_fu_158[23]_i_12_n_12 ,\empty_72_fu_158[23]_i_13_n_12 ,\empty_72_fu_158[23]_i_14_n_12 ,\empty_72_fu_158[23]_i_15_n_12 ,\empty_72_fu_158[23]_i_16_n_12 ,\empty_72_fu_158[23]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_72_fu_158_reg[31]_i_1 
       (.CI(\empty_72_fu_158_reg[23]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({CO,\empty_72_fu_158_reg[31]_i_1_n_13 ,\empty_72_fu_158_reg[31]_i_1_n_14 ,\empty_72_fu_158_reg[31]_i_1_n_15 ,\empty_72_fu_158_reg[31]_i_1_n_16 ,\empty_72_fu_158_reg[31]_i_1_n_17 ,\empty_72_fu_158_reg[31]_i_1_n_18 ,\empty_72_fu_158_reg[31]_i_1_n_19 }),
        .DI({\empty_72_fu_158[31]_i_2_n_12 ,\empty_72_fu_158[31]_i_3_n_12 ,\empty_72_fu_158[31]_i_4_n_12 ,\empty_72_fu_158[31]_i_5_n_12 ,\empty_72_fu_158[31]_i_6_n_12 ,\empty_72_fu_158[31]_i_7_n_12 ,\empty_72_fu_158[31]_i_8_n_12 ,\empty_72_fu_158[31]_i_9_n_12 }),
        .O(D[31:24]),
        .S({\empty_72_fu_158[31]_i_10_n_12 ,\empty_72_fu_158[31]_i_11_n_12 ,\empty_72_fu_158[31]_i_12_n_12 ,\empty_72_fu_158[31]_i_13_n_12 ,\empty_72_fu_158[31]_i_14_n_12 ,\empty_72_fu_158[31]_i_15_n_12 ,\empty_72_fu_158[31]_i_16_n_12 ,\empty_72_fu_158[31]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_72_fu_158_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_72_fu_158_reg[7]_i_1_n_12 ,\empty_72_fu_158_reg[7]_i_1_n_13 ,\empty_72_fu_158_reg[7]_i_1_n_14 ,\empty_72_fu_158_reg[7]_i_1_n_15 ,\empty_72_fu_158_reg[7]_i_1_n_16 ,\empty_72_fu_158_reg[7]_i_1_n_17 ,\empty_72_fu_158_reg[7]_i_1_n_18 ,\empty_72_fu_158_reg[7]_i_1_n_19 }),
        .DI({\empty_72_fu_158[7]_i_2_n_12 ,\empty_72_fu_158[7]_i_3_n_12 ,\empty_72_fu_158[7]_i_4_n_12 ,\empty_72_fu_158[7]_i_5_n_12 ,\empty_72_fu_158[7]_i_6_n_12 ,\empty_72_fu_158[7]_i_7_n_12 ,\empty_72_fu_158[7]_i_8_n_12 ,1'b0}),
        .O(D[7:0]),
        .S({\empty_72_fu_158[7]_i_9_n_12 ,\empty_72_fu_158[7]_i_10_n_12 ,\empty_72_fu_158[7]_i_11_n_12 ,\empty_72_fu_158[7]_i_12_n_12 ,\empty_72_fu_158[7]_i_13_n_12 ,\empty_72_fu_158[7]_i_14_n_12 ,\empty_72_fu_158[7]_i_15_n_12 ,S}));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0[15],indata_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB2),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:32],P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "Gsm_LPC_Analysis_mul_16s_16s_32_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_21
   (P,
    \empty_73_fu_162_reg[63] ,
    DI,
    \ap_CS_fsm_reg[15]_rep__5 ,
    CO,
    O,
    \ap_CS_fsm_reg[15]_rep ,
    \ap_CS_fsm_reg[15]_rep_0 ,
    \ap_CS_fsm_reg[15]_rep_1 ,
    \ap_CS_fsm_reg[15]_rep_2 ,
    \ap_CS_fsm_reg[15]_rep_3 ,
    \ap_CS_fsm_reg[15]_rep_4 ,
    \ap_CS_fsm_reg[15]_rep_5 ,
    S,
    \empty_73_fu_162_reg[15] ,
    \empty_73_fu_162_reg[23] ,
    \empty_73_fu_162_reg[31] ,
    \empty_73_fu_162_reg[39] ,
    \empty_73_fu_162_reg[47] ,
    \empty_73_fu_162_reg[55] ,
    CEB2,
    Q,
    ap_clk,
    B,
    indata_q1,
    \empty_73_fu_162_reg[39]_0 ,
    empty_73_fu_162_reg,
    \empty_73_fu_162_reg[63]_0 ,
    \empty_71_fu_154_reg[39] ,
    \empty_71_fu_154_reg[7] ,
    \empty_71_fu_154_reg[39]_0 ,
    \empty_71_fu_154_reg[39]_1 ,
    \empty_71_fu_154_reg[31] ,
    \empty_71_fu_154_reg[31]_0 ,
    empty_75_fu_170_reg,
    empty_75_fu_170_reg_63_sp_1,
    D,
    \empty_71_fu_154_reg[7]_0 ,
    \empty_71_fu_154_reg[7]_1 ,
    \empty_71_fu_154_reg[7]_2 ,
    \empty_71_fu_154_reg[7]_3 ,
    \empty_71_fu_154_reg[7]_4 ,
    \empty_71_fu_154_reg[7]_5 ,
    \empty_71_fu_154_reg[7]_6 ,
    \empty_71_fu_154_reg[7]_7 ,
    \empty_71_fu_154_reg[15] ,
    \empty_71_fu_154_reg[15]_0 ,
    \empty_71_fu_154_reg[15]_1 ,
    \empty_71_fu_154_reg[15]_2 ,
    \empty_71_fu_154_reg[15]_3 ,
    \empty_71_fu_154_reg[15]_4 ,
    \empty_71_fu_154_reg[15]_5 ,
    \empty_71_fu_154_reg[15]_6 ,
    \empty_71_fu_154_reg[23] ,
    \empty_71_fu_154_reg[23]_0 ,
    \empty_71_fu_154_reg[23]_1 ,
    \empty_71_fu_154_reg[23]_2 ,
    \empty_71_fu_154_reg[23]_3 ,
    \empty_71_fu_154_reg[23]_4 ,
    \empty_71_fu_154_reg[23]_5 ,
    \empty_71_fu_154_reg[23]_6 ,
    \empty_71_fu_154_reg[31]_1 ,
    \empty_71_fu_154_reg[31]_2 ,
    \empty_71_fu_154_reg[31]_3 ,
    \empty_71_fu_154_reg[31]_4 ,
    \empty_71_fu_154_reg[31]_5 ,
    \empty_71_fu_154_reg[31]_6 ,
    \empty_71_fu_154_reg[31]_7 ,
    \empty_71_fu_154_reg[31]_8 ,
    empty_75_fu_170_reg_7_sp_1);
  output [31:0]P;
  output [7:0]\empty_73_fu_162_reg[63] ;
  output [0:0]DI;
  output [31:0]\ap_CS_fsm_reg[15]_rep__5 ;
  output [0:0]CO;
  output [7:0]O;
  output [7:0]\ap_CS_fsm_reg[15]_rep ;
  output [7:0]\ap_CS_fsm_reg[15]_rep_0 ;
  output [7:0]\ap_CS_fsm_reg[15]_rep_1 ;
  output [7:0]\ap_CS_fsm_reg[15]_rep_2 ;
  output [7:0]\ap_CS_fsm_reg[15]_rep_3 ;
  output [7:0]\ap_CS_fsm_reg[15]_rep_4 ;
  output [7:0]\ap_CS_fsm_reg[15]_rep_5 ;
  output [7:0]S;
  output [7:0]\empty_73_fu_162_reg[15] ;
  output [7:0]\empty_73_fu_162_reg[23] ;
  output [7:0]\empty_73_fu_162_reg[31] ;
  output [7:0]\empty_73_fu_162_reg[39] ;
  output [7:0]\empty_73_fu_162_reg[47] ;
  output [7:0]\empty_73_fu_162_reg[55] ;
  input CEB2;
  input [1:0]Q;
  input ap_clk;
  input [15:0]B;
  input [15:0]indata_q1;
  input [32:0]\empty_73_fu_162_reg[39]_0 ;
  input [63:0]empty_73_fu_162_reg;
  input [63:0]\empty_73_fu_162_reg[63]_0 ;
  input [31:0]\empty_71_fu_154_reg[39] ;
  input \empty_71_fu_154_reg[7] ;
  input [32:0]\empty_71_fu_154_reg[39]_0 ;
  input [32:0]\empty_71_fu_154_reg[39]_1 ;
  input [31:0]\empty_71_fu_154_reg[31] ;
  input \empty_71_fu_154_reg[31]_0 ;
  input [63:0]empty_75_fu_170_reg;
  input empty_75_fu_170_reg_63_sp_1;
  input [63:0]D;
  input [0:0]\empty_71_fu_154_reg[7]_0 ;
  input \empty_71_fu_154_reg[7]_1 ;
  input \empty_71_fu_154_reg[7]_2 ;
  input \empty_71_fu_154_reg[7]_3 ;
  input \empty_71_fu_154_reg[7]_4 ;
  input \empty_71_fu_154_reg[7]_5 ;
  input \empty_71_fu_154_reg[7]_6 ;
  input \empty_71_fu_154_reg[7]_7 ;
  input \empty_71_fu_154_reg[15] ;
  input \empty_71_fu_154_reg[15]_0 ;
  input \empty_71_fu_154_reg[15]_1 ;
  input \empty_71_fu_154_reg[15]_2 ;
  input \empty_71_fu_154_reg[15]_3 ;
  input \empty_71_fu_154_reg[15]_4 ;
  input \empty_71_fu_154_reg[15]_5 ;
  input \empty_71_fu_154_reg[15]_6 ;
  input \empty_71_fu_154_reg[23] ;
  input \empty_71_fu_154_reg[23]_0 ;
  input \empty_71_fu_154_reg[23]_1 ;
  input \empty_71_fu_154_reg[23]_2 ;
  input \empty_71_fu_154_reg[23]_3 ;
  input \empty_71_fu_154_reg[23]_4 ;
  input \empty_71_fu_154_reg[23]_5 ;
  input \empty_71_fu_154_reg[23]_6 ;
  input \empty_71_fu_154_reg[31]_1 ;
  input \empty_71_fu_154_reg[31]_2 ;
  input \empty_71_fu_154_reg[31]_3 ;
  input \empty_71_fu_154_reg[31]_4 ;
  input \empty_71_fu_154_reg[31]_5 ;
  input \empty_71_fu_154_reg[31]_6 ;
  input \empty_71_fu_154_reg[31]_7 ;
  input \empty_71_fu_154_reg[31]_8 ;
  input empty_75_fu_170_reg_7_sp_1;

  wire [15:0]B;
  wire CEB2;
  wire [0:0]CO;
  wire [63:0]D;
  wire [0:0]DI;
  wire [7:0]O;
  wire [31:0]P;
  wire [1:0]Q;
  wire [7:0]S;
  wire [7:0]\ap_CS_fsm_reg[15]_rep ;
  wire [7:0]\ap_CS_fsm_reg[15]_rep_0 ;
  wire [7:0]\ap_CS_fsm_reg[15]_rep_1 ;
  wire [7:0]\ap_CS_fsm_reg[15]_rep_2 ;
  wire [7:0]\ap_CS_fsm_reg[15]_rep_3 ;
  wire [7:0]\ap_CS_fsm_reg[15]_rep_4 ;
  wire [7:0]\ap_CS_fsm_reg[15]_rep_5 ;
  wire [31:0]\ap_CS_fsm_reg[15]_rep__5 ;
  wire ap_clk;
  wire \empty_71_fu_154[15]_i_10_n_12 ;
  wire \empty_71_fu_154[15]_i_11_n_12 ;
  wire \empty_71_fu_154[15]_i_12_n_12 ;
  wire \empty_71_fu_154[15]_i_13_n_12 ;
  wire \empty_71_fu_154[15]_i_14_n_12 ;
  wire \empty_71_fu_154[15]_i_15_n_12 ;
  wire \empty_71_fu_154[15]_i_16_n_12 ;
  wire \empty_71_fu_154[15]_i_17_n_12 ;
  wire \empty_71_fu_154[15]_i_2_n_12 ;
  wire \empty_71_fu_154[15]_i_3_n_12 ;
  wire \empty_71_fu_154[15]_i_4_n_12 ;
  wire \empty_71_fu_154[15]_i_5_n_12 ;
  wire \empty_71_fu_154[15]_i_6_n_12 ;
  wire \empty_71_fu_154[15]_i_7_n_12 ;
  wire \empty_71_fu_154[15]_i_8_n_12 ;
  wire \empty_71_fu_154[15]_i_9_n_12 ;
  wire \empty_71_fu_154[23]_i_10_n_12 ;
  wire \empty_71_fu_154[23]_i_11_n_12 ;
  wire \empty_71_fu_154[23]_i_12_n_12 ;
  wire \empty_71_fu_154[23]_i_13_n_12 ;
  wire \empty_71_fu_154[23]_i_14_n_12 ;
  wire \empty_71_fu_154[23]_i_15_n_12 ;
  wire \empty_71_fu_154[23]_i_16_n_12 ;
  wire \empty_71_fu_154[23]_i_17_n_12 ;
  wire \empty_71_fu_154[23]_i_2_n_12 ;
  wire \empty_71_fu_154[23]_i_3_n_12 ;
  wire \empty_71_fu_154[23]_i_4_n_12 ;
  wire \empty_71_fu_154[23]_i_5_n_12 ;
  wire \empty_71_fu_154[23]_i_6_n_12 ;
  wire \empty_71_fu_154[23]_i_7_n_12 ;
  wire \empty_71_fu_154[23]_i_8_n_12 ;
  wire \empty_71_fu_154[23]_i_9_n_12 ;
  wire \empty_71_fu_154[31]_i_10_n_12 ;
  wire \empty_71_fu_154[31]_i_11_n_12 ;
  wire \empty_71_fu_154[31]_i_12_n_12 ;
  wire \empty_71_fu_154[31]_i_13_n_12 ;
  wire \empty_71_fu_154[31]_i_14_n_12 ;
  wire \empty_71_fu_154[31]_i_15_n_12 ;
  wire \empty_71_fu_154[31]_i_16_n_12 ;
  wire \empty_71_fu_154[31]_i_17_n_12 ;
  wire \empty_71_fu_154[31]_i_2_n_12 ;
  wire \empty_71_fu_154[31]_i_3_n_12 ;
  wire \empty_71_fu_154[31]_i_4_n_12 ;
  wire \empty_71_fu_154[31]_i_5_n_12 ;
  wire \empty_71_fu_154[31]_i_6_n_12 ;
  wire \empty_71_fu_154[31]_i_7_n_12 ;
  wire \empty_71_fu_154[31]_i_8_n_12 ;
  wire \empty_71_fu_154[31]_i_9_n_12 ;
  wire \empty_71_fu_154[7]_i_10_n_12 ;
  wire \empty_71_fu_154[7]_i_11_n_12 ;
  wire \empty_71_fu_154[7]_i_12_n_12 ;
  wire \empty_71_fu_154[7]_i_13_n_12 ;
  wire \empty_71_fu_154[7]_i_14_n_12 ;
  wire \empty_71_fu_154[7]_i_15_n_12 ;
  wire \empty_71_fu_154[7]_i_2_n_12 ;
  wire \empty_71_fu_154[7]_i_3_n_12 ;
  wire \empty_71_fu_154[7]_i_4_n_12 ;
  wire \empty_71_fu_154[7]_i_5_n_12 ;
  wire \empty_71_fu_154[7]_i_6_n_12 ;
  wire \empty_71_fu_154[7]_i_7_n_12 ;
  wire \empty_71_fu_154[7]_i_8_n_12 ;
  wire \empty_71_fu_154[7]_i_9_n_12 ;
  wire \empty_71_fu_154_reg[15] ;
  wire \empty_71_fu_154_reg[15]_0 ;
  wire \empty_71_fu_154_reg[15]_1 ;
  wire \empty_71_fu_154_reg[15]_2 ;
  wire \empty_71_fu_154_reg[15]_3 ;
  wire \empty_71_fu_154_reg[15]_4 ;
  wire \empty_71_fu_154_reg[15]_5 ;
  wire \empty_71_fu_154_reg[15]_6 ;
  wire \empty_71_fu_154_reg[15]_i_1_n_12 ;
  wire \empty_71_fu_154_reg[15]_i_1_n_13 ;
  wire \empty_71_fu_154_reg[15]_i_1_n_14 ;
  wire \empty_71_fu_154_reg[15]_i_1_n_15 ;
  wire \empty_71_fu_154_reg[15]_i_1_n_16 ;
  wire \empty_71_fu_154_reg[15]_i_1_n_17 ;
  wire \empty_71_fu_154_reg[15]_i_1_n_18 ;
  wire \empty_71_fu_154_reg[15]_i_1_n_19 ;
  wire \empty_71_fu_154_reg[23] ;
  wire \empty_71_fu_154_reg[23]_0 ;
  wire \empty_71_fu_154_reg[23]_1 ;
  wire \empty_71_fu_154_reg[23]_2 ;
  wire \empty_71_fu_154_reg[23]_3 ;
  wire \empty_71_fu_154_reg[23]_4 ;
  wire \empty_71_fu_154_reg[23]_5 ;
  wire \empty_71_fu_154_reg[23]_6 ;
  wire \empty_71_fu_154_reg[23]_i_1_n_12 ;
  wire \empty_71_fu_154_reg[23]_i_1_n_13 ;
  wire \empty_71_fu_154_reg[23]_i_1_n_14 ;
  wire \empty_71_fu_154_reg[23]_i_1_n_15 ;
  wire \empty_71_fu_154_reg[23]_i_1_n_16 ;
  wire \empty_71_fu_154_reg[23]_i_1_n_17 ;
  wire \empty_71_fu_154_reg[23]_i_1_n_18 ;
  wire \empty_71_fu_154_reg[23]_i_1_n_19 ;
  wire [31:0]\empty_71_fu_154_reg[31] ;
  wire \empty_71_fu_154_reg[31]_0 ;
  wire \empty_71_fu_154_reg[31]_1 ;
  wire \empty_71_fu_154_reg[31]_2 ;
  wire \empty_71_fu_154_reg[31]_3 ;
  wire \empty_71_fu_154_reg[31]_4 ;
  wire \empty_71_fu_154_reg[31]_5 ;
  wire \empty_71_fu_154_reg[31]_6 ;
  wire \empty_71_fu_154_reg[31]_7 ;
  wire \empty_71_fu_154_reg[31]_8 ;
  wire \empty_71_fu_154_reg[31]_i_1_n_13 ;
  wire \empty_71_fu_154_reg[31]_i_1_n_14 ;
  wire \empty_71_fu_154_reg[31]_i_1_n_15 ;
  wire \empty_71_fu_154_reg[31]_i_1_n_16 ;
  wire \empty_71_fu_154_reg[31]_i_1_n_17 ;
  wire \empty_71_fu_154_reg[31]_i_1_n_18 ;
  wire \empty_71_fu_154_reg[31]_i_1_n_19 ;
  wire [31:0]\empty_71_fu_154_reg[39] ;
  wire [32:0]\empty_71_fu_154_reg[39]_0 ;
  wire [32:0]\empty_71_fu_154_reg[39]_1 ;
  wire \empty_71_fu_154_reg[7] ;
  wire [0:0]\empty_71_fu_154_reg[7]_0 ;
  wire \empty_71_fu_154_reg[7]_1 ;
  wire \empty_71_fu_154_reg[7]_2 ;
  wire \empty_71_fu_154_reg[7]_3 ;
  wire \empty_71_fu_154_reg[7]_4 ;
  wire \empty_71_fu_154_reg[7]_5 ;
  wire \empty_71_fu_154_reg[7]_6 ;
  wire \empty_71_fu_154_reg[7]_7 ;
  wire \empty_71_fu_154_reg[7]_i_1_n_12 ;
  wire \empty_71_fu_154_reg[7]_i_1_n_13 ;
  wire \empty_71_fu_154_reg[7]_i_1_n_14 ;
  wire \empty_71_fu_154_reg[7]_i_1_n_15 ;
  wire \empty_71_fu_154_reg[7]_i_1_n_16 ;
  wire \empty_71_fu_154_reg[7]_i_1_n_17 ;
  wire \empty_71_fu_154_reg[7]_i_1_n_18 ;
  wire \empty_71_fu_154_reg[7]_i_1_n_19 ;
  wire [63:0]empty_73_fu_162_reg;
  wire [7:0]\empty_73_fu_162_reg[15] ;
  wire [7:0]\empty_73_fu_162_reg[23] ;
  wire [7:0]\empty_73_fu_162_reg[31] ;
  wire [7:0]\empty_73_fu_162_reg[39] ;
  wire [32:0]\empty_73_fu_162_reg[39]_0 ;
  wire [7:0]\empty_73_fu_162_reg[47] ;
  wire [7:0]\empty_73_fu_162_reg[55] ;
  wire [7:0]\empty_73_fu_162_reg[63] ;
  wire [63:0]\empty_73_fu_162_reg[63]_0 ;
  wire \empty_75_fu_170[0]_i_10_n_12 ;
  wire \empty_75_fu_170[0]_i_11_n_12 ;
  wire \empty_75_fu_170[0]_i_12_n_12 ;
  wire \empty_75_fu_170[0]_i_13_n_12 ;
  wire \empty_75_fu_170[0]_i_14_n_12 ;
  wire \empty_75_fu_170[0]_i_15_n_12 ;
  wire \empty_75_fu_170[0]_i_16_n_12 ;
  wire \empty_75_fu_170[0]_i_17_n_12 ;
  wire \empty_75_fu_170[0]_i_2_n_12 ;
  wire \empty_75_fu_170[0]_i_3_n_12 ;
  wire \empty_75_fu_170[0]_i_4_n_12 ;
  wire \empty_75_fu_170[0]_i_5_n_12 ;
  wire \empty_75_fu_170[0]_i_6_n_12 ;
  wire \empty_75_fu_170[0]_i_7_n_12 ;
  wire \empty_75_fu_170[0]_i_8_n_12 ;
  wire \empty_75_fu_170[0]_i_9_n_12 ;
  wire \empty_75_fu_170[16]_i_10_n_12 ;
  wire \empty_75_fu_170[16]_i_11_n_12 ;
  wire \empty_75_fu_170[16]_i_12_n_12 ;
  wire \empty_75_fu_170[16]_i_13_n_12 ;
  wire \empty_75_fu_170[16]_i_14_n_12 ;
  wire \empty_75_fu_170[16]_i_15_n_12 ;
  wire \empty_75_fu_170[16]_i_16_n_12 ;
  wire \empty_75_fu_170[16]_i_17_n_12 ;
  wire \empty_75_fu_170[16]_i_2_n_12 ;
  wire \empty_75_fu_170[16]_i_3_n_12 ;
  wire \empty_75_fu_170[16]_i_4_n_12 ;
  wire \empty_75_fu_170[16]_i_5_n_12 ;
  wire \empty_75_fu_170[16]_i_6_n_12 ;
  wire \empty_75_fu_170[16]_i_7_n_12 ;
  wire \empty_75_fu_170[16]_i_8_n_12 ;
  wire \empty_75_fu_170[16]_i_9_n_12 ;
  wire \empty_75_fu_170[24]_i_10_n_12 ;
  wire \empty_75_fu_170[24]_i_11_n_12 ;
  wire \empty_75_fu_170[24]_i_12_n_12 ;
  wire \empty_75_fu_170[24]_i_13_n_12 ;
  wire \empty_75_fu_170[24]_i_14_n_12 ;
  wire \empty_75_fu_170[24]_i_15_n_12 ;
  wire \empty_75_fu_170[24]_i_16_n_12 ;
  wire \empty_75_fu_170[24]_i_17_n_12 ;
  wire \empty_75_fu_170[24]_i_2_n_12 ;
  wire \empty_75_fu_170[24]_i_3_n_12 ;
  wire \empty_75_fu_170[24]_i_4_n_12 ;
  wire \empty_75_fu_170[24]_i_5_n_12 ;
  wire \empty_75_fu_170[24]_i_6_n_12 ;
  wire \empty_75_fu_170[24]_i_7_n_12 ;
  wire \empty_75_fu_170[24]_i_8_n_12 ;
  wire \empty_75_fu_170[24]_i_9_n_12 ;
  wire \empty_75_fu_170[32]_i_10_n_12 ;
  wire \empty_75_fu_170[32]_i_11_n_12 ;
  wire \empty_75_fu_170[32]_i_12_n_12 ;
  wire \empty_75_fu_170[32]_i_13_n_12 ;
  wire \empty_75_fu_170[32]_i_14_n_12 ;
  wire \empty_75_fu_170[32]_i_15_n_12 ;
  wire \empty_75_fu_170[32]_i_16_n_12 ;
  wire \empty_75_fu_170[32]_i_17_n_12 ;
  wire \empty_75_fu_170[32]_i_2_n_12 ;
  wire \empty_75_fu_170[32]_i_3_n_12 ;
  wire \empty_75_fu_170[32]_i_4_n_12 ;
  wire \empty_75_fu_170[32]_i_5_n_12 ;
  wire \empty_75_fu_170[32]_i_6_n_12 ;
  wire \empty_75_fu_170[32]_i_7_n_12 ;
  wire \empty_75_fu_170[32]_i_8_n_12 ;
  wire \empty_75_fu_170[32]_i_9_n_12 ;
  wire \empty_75_fu_170[40]_i_10_n_12 ;
  wire \empty_75_fu_170[40]_i_11_n_12 ;
  wire \empty_75_fu_170[40]_i_12_n_12 ;
  wire \empty_75_fu_170[40]_i_13_n_12 ;
  wire \empty_75_fu_170[40]_i_14_n_12 ;
  wire \empty_75_fu_170[40]_i_15_n_12 ;
  wire \empty_75_fu_170[40]_i_16_n_12 ;
  wire \empty_75_fu_170[40]_i_17_n_12 ;
  wire \empty_75_fu_170[40]_i_2_n_12 ;
  wire \empty_75_fu_170[40]_i_3_n_12 ;
  wire \empty_75_fu_170[40]_i_4_n_12 ;
  wire \empty_75_fu_170[40]_i_5_n_12 ;
  wire \empty_75_fu_170[40]_i_6_n_12 ;
  wire \empty_75_fu_170[40]_i_7_n_12 ;
  wire \empty_75_fu_170[40]_i_8_n_12 ;
  wire \empty_75_fu_170[40]_i_9_n_12 ;
  wire \empty_75_fu_170[48]_i_10_n_12 ;
  wire \empty_75_fu_170[48]_i_11_n_12 ;
  wire \empty_75_fu_170[48]_i_12_n_12 ;
  wire \empty_75_fu_170[48]_i_13_n_12 ;
  wire \empty_75_fu_170[48]_i_14_n_12 ;
  wire \empty_75_fu_170[48]_i_15_n_12 ;
  wire \empty_75_fu_170[48]_i_16_n_12 ;
  wire \empty_75_fu_170[48]_i_17_n_12 ;
  wire \empty_75_fu_170[48]_i_2_n_12 ;
  wire \empty_75_fu_170[48]_i_3_n_12 ;
  wire \empty_75_fu_170[48]_i_4_n_12 ;
  wire \empty_75_fu_170[48]_i_5_n_12 ;
  wire \empty_75_fu_170[48]_i_6_n_12 ;
  wire \empty_75_fu_170[48]_i_7_n_12 ;
  wire \empty_75_fu_170[48]_i_8_n_12 ;
  wire \empty_75_fu_170[48]_i_9_n_12 ;
  wire \empty_75_fu_170[56]_i_10_n_12 ;
  wire \empty_75_fu_170[56]_i_11_n_12 ;
  wire \empty_75_fu_170[56]_i_12_n_12 ;
  wire \empty_75_fu_170[56]_i_13_n_12 ;
  wire \empty_75_fu_170[56]_i_14_n_12 ;
  wire \empty_75_fu_170[56]_i_15_n_12 ;
  wire \empty_75_fu_170[56]_i_16_n_12 ;
  wire \empty_75_fu_170[56]_i_2_n_12 ;
  wire \empty_75_fu_170[56]_i_3_n_12 ;
  wire \empty_75_fu_170[56]_i_4_n_12 ;
  wire \empty_75_fu_170[56]_i_5_n_12 ;
  wire \empty_75_fu_170[56]_i_6_n_12 ;
  wire \empty_75_fu_170[56]_i_7_n_12 ;
  wire \empty_75_fu_170[56]_i_8_n_12 ;
  wire \empty_75_fu_170[56]_i_9_n_12 ;
  wire \empty_75_fu_170[8]_i_10_n_12 ;
  wire \empty_75_fu_170[8]_i_11_n_12 ;
  wire \empty_75_fu_170[8]_i_12_n_12 ;
  wire \empty_75_fu_170[8]_i_13_n_12 ;
  wire \empty_75_fu_170[8]_i_14_n_12 ;
  wire \empty_75_fu_170[8]_i_15_n_12 ;
  wire \empty_75_fu_170[8]_i_16_n_12 ;
  wire \empty_75_fu_170[8]_i_17_n_12 ;
  wire \empty_75_fu_170[8]_i_2_n_12 ;
  wire \empty_75_fu_170[8]_i_3_n_12 ;
  wire \empty_75_fu_170[8]_i_4_n_12 ;
  wire \empty_75_fu_170[8]_i_5_n_12 ;
  wire \empty_75_fu_170[8]_i_6_n_12 ;
  wire \empty_75_fu_170[8]_i_7_n_12 ;
  wire \empty_75_fu_170[8]_i_8_n_12 ;
  wire \empty_75_fu_170[8]_i_9_n_12 ;
  wire [63:0]empty_75_fu_170_reg;
  wire \empty_75_fu_170_reg[0]_i_1_n_12 ;
  wire \empty_75_fu_170_reg[0]_i_1_n_13 ;
  wire \empty_75_fu_170_reg[0]_i_1_n_14 ;
  wire \empty_75_fu_170_reg[0]_i_1_n_15 ;
  wire \empty_75_fu_170_reg[0]_i_1_n_16 ;
  wire \empty_75_fu_170_reg[0]_i_1_n_17 ;
  wire \empty_75_fu_170_reg[0]_i_1_n_18 ;
  wire \empty_75_fu_170_reg[0]_i_1_n_19 ;
  wire \empty_75_fu_170_reg[16]_i_1_n_12 ;
  wire \empty_75_fu_170_reg[16]_i_1_n_13 ;
  wire \empty_75_fu_170_reg[16]_i_1_n_14 ;
  wire \empty_75_fu_170_reg[16]_i_1_n_15 ;
  wire \empty_75_fu_170_reg[16]_i_1_n_16 ;
  wire \empty_75_fu_170_reg[16]_i_1_n_17 ;
  wire \empty_75_fu_170_reg[16]_i_1_n_18 ;
  wire \empty_75_fu_170_reg[16]_i_1_n_19 ;
  wire \empty_75_fu_170_reg[24]_i_1_n_12 ;
  wire \empty_75_fu_170_reg[24]_i_1_n_13 ;
  wire \empty_75_fu_170_reg[24]_i_1_n_14 ;
  wire \empty_75_fu_170_reg[24]_i_1_n_15 ;
  wire \empty_75_fu_170_reg[24]_i_1_n_16 ;
  wire \empty_75_fu_170_reg[24]_i_1_n_17 ;
  wire \empty_75_fu_170_reg[24]_i_1_n_18 ;
  wire \empty_75_fu_170_reg[24]_i_1_n_19 ;
  wire \empty_75_fu_170_reg[32]_i_1_n_12 ;
  wire \empty_75_fu_170_reg[32]_i_1_n_13 ;
  wire \empty_75_fu_170_reg[32]_i_1_n_14 ;
  wire \empty_75_fu_170_reg[32]_i_1_n_15 ;
  wire \empty_75_fu_170_reg[32]_i_1_n_16 ;
  wire \empty_75_fu_170_reg[32]_i_1_n_17 ;
  wire \empty_75_fu_170_reg[32]_i_1_n_18 ;
  wire \empty_75_fu_170_reg[32]_i_1_n_19 ;
  wire \empty_75_fu_170_reg[40]_i_1_n_12 ;
  wire \empty_75_fu_170_reg[40]_i_1_n_13 ;
  wire \empty_75_fu_170_reg[40]_i_1_n_14 ;
  wire \empty_75_fu_170_reg[40]_i_1_n_15 ;
  wire \empty_75_fu_170_reg[40]_i_1_n_16 ;
  wire \empty_75_fu_170_reg[40]_i_1_n_17 ;
  wire \empty_75_fu_170_reg[40]_i_1_n_18 ;
  wire \empty_75_fu_170_reg[40]_i_1_n_19 ;
  wire \empty_75_fu_170_reg[48]_i_1_n_12 ;
  wire \empty_75_fu_170_reg[48]_i_1_n_13 ;
  wire \empty_75_fu_170_reg[48]_i_1_n_14 ;
  wire \empty_75_fu_170_reg[48]_i_1_n_15 ;
  wire \empty_75_fu_170_reg[48]_i_1_n_16 ;
  wire \empty_75_fu_170_reg[48]_i_1_n_17 ;
  wire \empty_75_fu_170_reg[48]_i_1_n_18 ;
  wire \empty_75_fu_170_reg[48]_i_1_n_19 ;
  wire \empty_75_fu_170_reg[56]_i_1_n_13 ;
  wire \empty_75_fu_170_reg[56]_i_1_n_14 ;
  wire \empty_75_fu_170_reg[56]_i_1_n_15 ;
  wire \empty_75_fu_170_reg[56]_i_1_n_16 ;
  wire \empty_75_fu_170_reg[56]_i_1_n_17 ;
  wire \empty_75_fu_170_reg[56]_i_1_n_18 ;
  wire \empty_75_fu_170_reg[56]_i_1_n_19 ;
  wire \empty_75_fu_170_reg[8]_i_1_n_12 ;
  wire \empty_75_fu_170_reg[8]_i_1_n_13 ;
  wire \empty_75_fu_170_reg[8]_i_1_n_14 ;
  wire \empty_75_fu_170_reg[8]_i_1_n_15 ;
  wire \empty_75_fu_170_reg[8]_i_1_n_16 ;
  wire \empty_75_fu_170_reg[8]_i_1_n_17 ;
  wire \empty_75_fu_170_reg[8]_i_1_n_18 ;
  wire \empty_75_fu_170_reg[8]_i_1_n_19 ;
  wire empty_75_fu_170_reg_63_sn_1;
  wire empty_75_fu_170_reg_7_sn_1;
  wire [15:0]indata_q1;
  wire [7:7]\NLW_empty_75_fu_170_reg[56]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  assign empty_75_fu_170_reg_63_sn_1 = empty_75_fu_170_reg_63_sp_1;
  assign empty_75_fu_170_reg_7_sn_1 = empty_75_fu_170_reg_7_sp_1;
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_71_fu_154[15]_i_10 
       (.I0(\empty_71_fu_154[15]_i_2_n_12 ),
        .I1(\empty_71_fu_154_reg[7] ),
        .I2(\empty_71_fu_154_reg[39]_0 [15]),
        .I3(\empty_71_fu_154_reg[39]_1 [15]),
        .I4(\empty_71_fu_154_reg[15]_6 ),
        .I5(\empty_71_fu_154_reg[31] [15]),
        .O(\empty_71_fu_154[15]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_71_fu_154[15]_i_11 
       (.I0(\empty_71_fu_154[15]_i_3_n_12 ),
        .I1(\empty_71_fu_154_reg[7] ),
        .I2(\empty_71_fu_154_reg[39]_0 [14]),
        .I3(\empty_71_fu_154_reg[39]_1 [14]),
        .I4(\empty_71_fu_154_reg[15]_5 ),
        .I5(\empty_71_fu_154_reg[31] [14]),
        .O(\empty_71_fu_154[15]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_71_fu_154[15]_i_12 
       (.I0(\empty_71_fu_154[15]_i_4_n_12 ),
        .I1(\empty_71_fu_154_reg[7] ),
        .I2(\empty_71_fu_154_reg[39]_0 [13]),
        .I3(\empty_71_fu_154_reg[39]_1 [13]),
        .I4(\empty_71_fu_154_reg[15]_4 ),
        .I5(\empty_71_fu_154_reg[31] [13]),
        .O(\empty_71_fu_154[15]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_71_fu_154[15]_i_13 
       (.I0(\empty_71_fu_154[15]_i_5_n_12 ),
        .I1(\empty_71_fu_154_reg[7] ),
        .I2(\empty_71_fu_154_reg[39]_0 [12]),
        .I3(\empty_71_fu_154_reg[39]_1 [12]),
        .I4(\empty_71_fu_154_reg[15]_3 ),
        .I5(\empty_71_fu_154_reg[31] [12]),
        .O(\empty_71_fu_154[15]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_71_fu_154[15]_i_14 
       (.I0(\empty_71_fu_154[15]_i_6_n_12 ),
        .I1(\empty_71_fu_154_reg[7] ),
        .I2(\empty_71_fu_154_reg[39]_0 [11]),
        .I3(\empty_71_fu_154_reg[39]_1 [11]),
        .I4(\empty_71_fu_154_reg[15]_2 ),
        .I5(\empty_71_fu_154_reg[31] [11]),
        .O(\empty_71_fu_154[15]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_71_fu_154[15]_i_15 
       (.I0(\empty_71_fu_154[15]_i_7_n_12 ),
        .I1(\empty_71_fu_154_reg[7] ),
        .I2(\empty_71_fu_154_reg[39]_0 [10]),
        .I3(\empty_71_fu_154_reg[39]_1 [10]),
        .I4(\empty_71_fu_154_reg[15]_1 ),
        .I5(\empty_71_fu_154_reg[31] [10]),
        .O(\empty_71_fu_154[15]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_71_fu_154[15]_i_16 
       (.I0(\empty_71_fu_154[15]_i_8_n_12 ),
        .I1(\empty_71_fu_154_reg[7] ),
        .I2(\empty_71_fu_154_reg[39]_0 [9]),
        .I3(\empty_71_fu_154_reg[39]_1 [9]),
        .I4(\empty_71_fu_154_reg[15]_0 ),
        .I5(\empty_71_fu_154_reg[31] [9]),
        .O(\empty_71_fu_154[15]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_71_fu_154[15]_i_17 
       (.I0(\empty_71_fu_154[15]_i_9_n_12 ),
        .I1(\empty_71_fu_154_reg[7] ),
        .I2(\empty_71_fu_154_reg[39]_0 [8]),
        .I3(\empty_71_fu_154_reg[39]_1 [8]),
        .I4(\empty_71_fu_154_reg[15] ),
        .I5(\empty_71_fu_154_reg[31] [8]),
        .O(\empty_71_fu_154[15]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_71_fu_154[15]_i_2 
       (.I0(P[14]),
        .I1(\empty_71_fu_154_reg[39] [14]),
        .I2(\empty_71_fu_154_reg[7] ),
        .I3(\empty_71_fu_154_reg[39]_0 [14]),
        .I4(\empty_71_fu_154_reg[39]_1 [14]),
        .I5(\empty_71_fu_154_reg[31] [14]),
        .O(\empty_71_fu_154[15]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_71_fu_154[15]_i_3 
       (.I0(P[13]),
        .I1(\empty_71_fu_154_reg[39] [13]),
        .I2(\empty_71_fu_154_reg[7] ),
        .I3(\empty_71_fu_154_reg[39]_0 [13]),
        .I4(\empty_71_fu_154_reg[39]_1 [13]),
        .I5(\empty_71_fu_154_reg[31] [13]),
        .O(\empty_71_fu_154[15]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_71_fu_154[15]_i_4 
       (.I0(P[12]),
        .I1(\empty_71_fu_154_reg[39] [12]),
        .I2(\empty_71_fu_154_reg[7] ),
        .I3(\empty_71_fu_154_reg[39]_0 [12]),
        .I4(\empty_71_fu_154_reg[39]_1 [12]),
        .I5(\empty_71_fu_154_reg[31] [12]),
        .O(\empty_71_fu_154[15]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_71_fu_154[15]_i_5 
       (.I0(P[11]),
        .I1(\empty_71_fu_154_reg[39] [11]),
        .I2(\empty_71_fu_154_reg[7] ),
        .I3(\empty_71_fu_154_reg[39]_0 [11]),
        .I4(\empty_71_fu_154_reg[39]_1 [11]),
        .I5(\empty_71_fu_154_reg[31] [11]),
        .O(\empty_71_fu_154[15]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_71_fu_154[15]_i_6 
       (.I0(P[10]),
        .I1(\empty_71_fu_154_reg[39] [10]),
        .I2(\empty_71_fu_154_reg[7] ),
        .I3(\empty_71_fu_154_reg[39]_0 [10]),
        .I4(\empty_71_fu_154_reg[39]_1 [10]),
        .I5(\empty_71_fu_154_reg[31] [10]),
        .O(\empty_71_fu_154[15]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_71_fu_154[15]_i_7 
       (.I0(P[9]),
        .I1(\empty_71_fu_154_reg[39] [9]),
        .I2(\empty_71_fu_154_reg[7] ),
        .I3(\empty_71_fu_154_reg[39]_0 [9]),
        .I4(\empty_71_fu_154_reg[39]_1 [9]),
        .I5(\empty_71_fu_154_reg[31] [9]),
        .O(\empty_71_fu_154[15]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_71_fu_154[15]_i_8 
       (.I0(P[8]),
        .I1(\empty_71_fu_154_reg[39] [8]),
        .I2(\empty_71_fu_154_reg[7] ),
        .I3(\empty_71_fu_154_reg[39]_0 [8]),
        .I4(\empty_71_fu_154_reg[39]_1 [8]),
        .I5(\empty_71_fu_154_reg[31] [8]),
        .O(\empty_71_fu_154[15]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_71_fu_154[15]_i_9 
       (.I0(P[7]),
        .I1(\empty_71_fu_154_reg[39] [7]),
        .I2(\empty_71_fu_154_reg[7] ),
        .I3(\empty_71_fu_154_reg[39]_0 [7]),
        .I4(\empty_71_fu_154_reg[39]_1 [7]),
        .I5(\empty_71_fu_154_reg[31] [7]),
        .O(\empty_71_fu_154[15]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_71_fu_154[23]_i_10 
       (.I0(\empty_71_fu_154[23]_i_2_n_12 ),
        .I1(\empty_71_fu_154_reg[7] ),
        .I2(\empty_71_fu_154_reg[39]_0 [23]),
        .I3(\empty_71_fu_154_reg[39]_1 [23]),
        .I4(\empty_71_fu_154_reg[23]_6 ),
        .I5(\empty_71_fu_154_reg[31] [23]),
        .O(\empty_71_fu_154[23]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_71_fu_154[23]_i_11 
       (.I0(\empty_71_fu_154[23]_i_3_n_12 ),
        .I1(\empty_71_fu_154_reg[7] ),
        .I2(\empty_71_fu_154_reg[39]_0 [22]),
        .I3(\empty_71_fu_154_reg[39]_1 [22]),
        .I4(\empty_71_fu_154_reg[23]_5 ),
        .I5(\empty_71_fu_154_reg[31] [22]),
        .O(\empty_71_fu_154[23]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_71_fu_154[23]_i_12 
       (.I0(\empty_71_fu_154[23]_i_4_n_12 ),
        .I1(\empty_71_fu_154_reg[7] ),
        .I2(\empty_71_fu_154_reg[39]_0 [21]),
        .I3(\empty_71_fu_154_reg[39]_1 [21]),
        .I4(\empty_71_fu_154_reg[23]_4 ),
        .I5(\empty_71_fu_154_reg[31] [21]),
        .O(\empty_71_fu_154[23]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_71_fu_154[23]_i_13 
       (.I0(\empty_71_fu_154[23]_i_5_n_12 ),
        .I1(\empty_71_fu_154_reg[7] ),
        .I2(\empty_71_fu_154_reg[39]_0 [20]),
        .I3(\empty_71_fu_154_reg[39]_1 [20]),
        .I4(\empty_71_fu_154_reg[23]_3 ),
        .I5(\empty_71_fu_154_reg[31] [20]),
        .O(\empty_71_fu_154[23]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_71_fu_154[23]_i_14 
       (.I0(\empty_71_fu_154[23]_i_6_n_12 ),
        .I1(\empty_71_fu_154_reg[7] ),
        .I2(\empty_71_fu_154_reg[39]_0 [19]),
        .I3(\empty_71_fu_154_reg[39]_1 [19]),
        .I4(\empty_71_fu_154_reg[23]_2 ),
        .I5(\empty_71_fu_154_reg[31] [19]),
        .O(\empty_71_fu_154[23]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_71_fu_154[23]_i_15 
       (.I0(\empty_71_fu_154[23]_i_7_n_12 ),
        .I1(\empty_71_fu_154_reg[7] ),
        .I2(\empty_71_fu_154_reg[39]_0 [18]),
        .I3(\empty_71_fu_154_reg[39]_1 [18]),
        .I4(\empty_71_fu_154_reg[23]_1 ),
        .I5(\empty_71_fu_154_reg[31] [18]),
        .O(\empty_71_fu_154[23]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_71_fu_154[23]_i_16 
       (.I0(\empty_71_fu_154[23]_i_8_n_12 ),
        .I1(\empty_71_fu_154_reg[7] ),
        .I2(\empty_71_fu_154_reg[39]_0 [17]),
        .I3(\empty_71_fu_154_reg[39]_1 [17]),
        .I4(\empty_71_fu_154_reg[23]_0 ),
        .I5(\empty_71_fu_154_reg[31] [17]),
        .O(\empty_71_fu_154[23]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_71_fu_154[23]_i_17 
       (.I0(\empty_71_fu_154[23]_i_9_n_12 ),
        .I1(\empty_71_fu_154_reg[7] ),
        .I2(\empty_71_fu_154_reg[39]_0 [16]),
        .I3(\empty_71_fu_154_reg[39]_1 [16]),
        .I4(\empty_71_fu_154_reg[23] ),
        .I5(\empty_71_fu_154_reg[31] [16]),
        .O(\empty_71_fu_154[23]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_71_fu_154[23]_i_2 
       (.I0(P[22]),
        .I1(\empty_71_fu_154_reg[39] [22]),
        .I2(\empty_71_fu_154_reg[7] ),
        .I3(\empty_71_fu_154_reg[39]_0 [22]),
        .I4(\empty_71_fu_154_reg[39]_1 [22]),
        .I5(\empty_71_fu_154_reg[31] [22]),
        .O(\empty_71_fu_154[23]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_71_fu_154[23]_i_3 
       (.I0(P[21]),
        .I1(\empty_71_fu_154_reg[39] [21]),
        .I2(\empty_71_fu_154_reg[7] ),
        .I3(\empty_71_fu_154_reg[39]_0 [21]),
        .I4(\empty_71_fu_154_reg[39]_1 [21]),
        .I5(\empty_71_fu_154_reg[31] [21]),
        .O(\empty_71_fu_154[23]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_71_fu_154[23]_i_4 
       (.I0(P[20]),
        .I1(\empty_71_fu_154_reg[39] [20]),
        .I2(\empty_71_fu_154_reg[7] ),
        .I3(\empty_71_fu_154_reg[39]_0 [20]),
        .I4(\empty_71_fu_154_reg[39]_1 [20]),
        .I5(\empty_71_fu_154_reg[31] [20]),
        .O(\empty_71_fu_154[23]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_71_fu_154[23]_i_5 
       (.I0(P[19]),
        .I1(\empty_71_fu_154_reg[39] [19]),
        .I2(\empty_71_fu_154_reg[7] ),
        .I3(\empty_71_fu_154_reg[39]_0 [19]),
        .I4(\empty_71_fu_154_reg[39]_1 [19]),
        .I5(\empty_71_fu_154_reg[31] [19]),
        .O(\empty_71_fu_154[23]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_71_fu_154[23]_i_6 
       (.I0(P[18]),
        .I1(\empty_71_fu_154_reg[39] [18]),
        .I2(\empty_71_fu_154_reg[7] ),
        .I3(\empty_71_fu_154_reg[39]_0 [18]),
        .I4(\empty_71_fu_154_reg[39]_1 [18]),
        .I5(\empty_71_fu_154_reg[31] [18]),
        .O(\empty_71_fu_154[23]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_71_fu_154[23]_i_7 
       (.I0(P[17]),
        .I1(\empty_71_fu_154_reg[39] [17]),
        .I2(\empty_71_fu_154_reg[7] ),
        .I3(\empty_71_fu_154_reg[39]_0 [17]),
        .I4(\empty_71_fu_154_reg[39]_1 [17]),
        .I5(\empty_71_fu_154_reg[31] [17]),
        .O(\empty_71_fu_154[23]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_71_fu_154[23]_i_8 
       (.I0(P[16]),
        .I1(\empty_71_fu_154_reg[39] [16]),
        .I2(\empty_71_fu_154_reg[7] ),
        .I3(\empty_71_fu_154_reg[39]_0 [16]),
        .I4(\empty_71_fu_154_reg[39]_1 [16]),
        .I5(\empty_71_fu_154_reg[31] [16]),
        .O(\empty_71_fu_154[23]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_71_fu_154[23]_i_9 
       (.I0(P[15]),
        .I1(\empty_71_fu_154_reg[39] [15]),
        .I2(\empty_71_fu_154_reg[7] ),
        .I3(\empty_71_fu_154_reg[39]_0 [15]),
        .I4(\empty_71_fu_154_reg[39]_1 [15]),
        .I5(\empty_71_fu_154_reg[31] [15]),
        .O(\empty_71_fu_154[23]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_71_fu_154[31]_i_10 
       (.I0(\empty_71_fu_154[31]_i_2_n_12 ),
        .I1(\empty_71_fu_154_reg[31]_0 ),
        .I2(\empty_71_fu_154_reg[39]_0 [31]),
        .I3(\empty_71_fu_154_reg[39]_1 [31]),
        .I4(\empty_71_fu_154_reg[31]_8 ),
        .I5(\empty_71_fu_154_reg[31] [31]),
        .O(\empty_71_fu_154[31]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_71_fu_154[31]_i_11 
       (.I0(\empty_71_fu_154[31]_i_3_n_12 ),
        .I1(\empty_71_fu_154_reg[31]_0 ),
        .I2(\empty_71_fu_154_reg[39]_0 [30]),
        .I3(\empty_71_fu_154_reg[39]_1 [30]),
        .I4(\empty_71_fu_154_reg[31]_7 ),
        .I5(\empty_71_fu_154_reg[31] [30]),
        .O(\empty_71_fu_154[31]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_71_fu_154[31]_i_12 
       (.I0(\empty_71_fu_154[31]_i_4_n_12 ),
        .I1(\empty_71_fu_154_reg[31]_0 ),
        .I2(\empty_71_fu_154_reg[39]_0 [29]),
        .I3(\empty_71_fu_154_reg[39]_1 [29]),
        .I4(\empty_71_fu_154_reg[31]_6 ),
        .I5(\empty_71_fu_154_reg[31] [29]),
        .O(\empty_71_fu_154[31]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_71_fu_154[31]_i_13 
       (.I0(\empty_71_fu_154[31]_i_5_n_12 ),
        .I1(\empty_71_fu_154_reg[7] ),
        .I2(\empty_71_fu_154_reg[39]_0 [28]),
        .I3(\empty_71_fu_154_reg[39]_1 [28]),
        .I4(\empty_71_fu_154_reg[31]_5 ),
        .I5(\empty_71_fu_154_reg[31] [28]),
        .O(\empty_71_fu_154[31]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_71_fu_154[31]_i_14 
       (.I0(\empty_71_fu_154[31]_i_6_n_12 ),
        .I1(\empty_71_fu_154_reg[7] ),
        .I2(\empty_71_fu_154_reg[39]_0 [27]),
        .I3(\empty_71_fu_154_reg[39]_1 [27]),
        .I4(\empty_71_fu_154_reg[31]_4 ),
        .I5(\empty_71_fu_154_reg[31] [27]),
        .O(\empty_71_fu_154[31]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_71_fu_154[31]_i_15 
       (.I0(\empty_71_fu_154[31]_i_7_n_12 ),
        .I1(\empty_71_fu_154_reg[7] ),
        .I2(\empty_71_fu_154_reg[39]_0 [26]),
        .I3(\empty_71_fu_154_reg[39]_1 [26]),
        .I4(\empty_71_fu_154_reg[31]_3 ),
        .I5(\empty_71_fu_154_reg[31] [26]),
        .O(\empty_71_fu_154[31]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_71_fu_154[31]_i_16 
       (.I0(\empty_71_fu_154[31]_i_8_n_12 ),
        .I1(\empty_71_fu_154_reg[7] ),
        .I2(\empty_71_fu_154_reg[39]_0 [25]),
        .I3(\empty_71_fu_154_reg[39]_1 [25]),
        .I4(\empty_71_fu_154_reg[31]_2 ),
        .I5(\empty_71_fu_154_reg[31] [25]),
        .O(\empty_71_fu_154[31]_i_16_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_71_fu_154[31]_i_17 
       (.I0(\empty_71_fu_154[31]_i_9_n_12 ),
        .I1(\empty_71_fu_154_reg[7] ),
        .I2(\empty_71_fu_154_reg[39]_0 [24]),
        .I3(\empty_71_fu_154_reg[39]_1 [24]),
        .I4(\empty_71_fu_154_reg[31]_1 ),
        .I5(\empty_71_fu_154_reg[31] [24]),
        .O(\empty_71_fu_154[31]_i_17_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_71_fu_154[31]_i_2 
       (.I0(P[30]),
        .I1(\empty_71_fu_154_reg[39] [30]),
        .I2(\empty_71_fu_154_reg[31]_0 ),
        .I3(\empty_71_fu_154_reg[39]_0 [30]),
        .I4(\empty_71_fu_154_reg[39]_1 [30]),
        .I5(\empty_71_fu_154_reg[31] [30]),
        .O(\empty_71_fu_154[31]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_71_fu_154[31]_i_3 
       (.I0(P[29]),
        .I1(\empty_71_fu_154_reg[39] [29]),
        .I2(\empty_71_fu_154_reg[31]_0 ),
        .I3(\empty_71_fu_154_reg[39]_0 [29]),
        .I4(\empty_71_fu_154_reg[39]_1 [29]),
        .I5(\empty_71_fu_154_reg[31] [29]),
        .O(\empty_71_fu_154[31]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_71_fu_154[31]_i_4 
       (.I0(P[28]),
        .I1(\empty_71_fu_154_reg[39] [28]),
        .I2(\empty_71_fu_154_reg[7] ),
        .I3(\empty_71_fu_154_reg[39]_0 [28]),
        .I4(\empty_71_fu_154_reg[39]_1 [28]),
        .I5(\empty_71_fu_154_reg[31] [28]),
        .O(\empty_71_fu_154[31]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_71_fu_154[31]_i_5 
       (.I0(P[27]),
        .I1(\empty_71_fu_154_reg[39] [27]),
        .I2(\empty_71_fu_154_reg[7] ),
        .I3(\empty_71_fu_154_reg[39]_0 [27]),
        .I4(\empty_71_fu_154_reg[39]_1 [27]),
        .I5(\empty_71_fu_154_reg[31] [27]),
        .O(\empty_71_fu_154[31]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_71_fu_154[31]_i_6 
       (.I0(P[26]),
        .I1(\empty_71_fu_154_reg[39] [26]),
        .I2(\empty_71_fu_154_reg[7] ),
        .I3(\empty_71_fu_154_reg[39]_0 [26]),
        .I4(\empty_71_fu_154_reg[39]_1 [26]),
        .I5(\empty_71_fu_154_reg[31] [26]),
        .O(\empty_71_fu_154[31]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_71_fu_154[31]_i_7 
       (.I0(P[25]),
        .I1(\empty_71_fu_154_reg[39] [25]),
        .I2(\empty_71_fu_154_reg[7] ),
        .I3(\empty_71_fu_154_reg[39]_0 [25]),
        .I4(\empty_71_fu_154_reg[39]_1 [25]),
        .I5(\empty_71_fu_154_reg[31] [25]),
        .O(\empty_71_fu_154[31]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_71_fu_154[31]_i_8 
       (.I0(P[24]),
        .I1(\empty_71_fu_154_reg[39] [24]),
        .I2(\empty_71_fu_154_reg[7] ),
        .I3(\empty_71_fu_154_reg[39]_0 [24]),
        .I4(\empty_71_fu_154_reg[39]_1 [24]),
        .I5(\empty_71_fu_154_reg[31] [24]),
        .O(\empty_71_fu_154[31]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_71_fu_154[31]_i_9 
       (.I0(P[23]),
        .I1(\empty_71_fu_154_reg[39] [23]),
        .I2(\empty_71_fu_154_reg[7] ),
        .I3(\empty_71_fu_154_reg[39]_0 [23]),
        .I4(\empty_71_fu_154_reg[39]_1 [23]),
        .I5(\empty_71_fu_154_reg[31] [23]),
        .O(\empty_71_fu_154[31]_i_9_n_12 ));
  LUT6 #(
    .INIT(64'h8D27D872278D72D8)) 
    \empty_71_fu_154[39]_i_9 
       (.I0(\empty_71_fu_154_reg[31]_0 ),
        .I1(\empty_71_fu_154_reg[31] [31]),
        .I2(\empty_71_fu_154_reg[39]_0 [32]),
        .I3(\empty_71_fu_154_reg[39]_1 [32]),
        .I4(P[31]),
        .I5(\empty_71_fu_154_reg[39] [31]),
        .O(DI));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_71_fu_154[7]_i_10 
       (.I0(\empty_71_fu_154[7]_i_3_n_12 ),
        .I1(\empty_71_fu_154_reg[7] ),
        .I2(\empty_71_fu_154_reg[39]_0 [6]),
        .I3(\empty_71_fu_154_reg[39]_1 [6]),
        .I4(\empty_71_fu_154_reg[7]_6 ),
        .I5(\empty_71_fu_154_reg[31] [6]),
        .O(\empty_71_fu_154[7]_i_10_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_71_fu_154[7]_i_11 
       (.I0(\empty_71_fu_154[7]_i_4_n_12 ),
        .I1(\empty_71_fu_154_reg[7] ),
        .I2(\empty_71_fu_154_reg[39]_0 [5]),
        .I3(\empty_71_fu_154_reg[39]_1 [5]),
        .I4(\empty_71_fu_154_reg[7]_5 ),
        .I5(\empty_71_fu_154_reg[31] [5]),
        .O(\empty_71_fu_154[7]_i_11_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_71_fu_154[7]_i_12 
       (.I0(\empty_71_fu_154[7]_i_5_n_12 ),
        .I1(\empty_71_fu_154_reg[7] ),
        .I2(\empty_71_fu_154_reg[39]_0 [4]),
        .I3(\empty_71_fu_154_reg[39]_1 [4]),
        .I4(\empty_71_fu_154_reg[7]_4 ),
        .I5(\empty_71_fu_154_reg[31] [4]),
        .O(\empty_71_fu_154[7]_i_12_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_71_fu_154[7]_i_13 
       (.I0(\empty_71_fu_154[7]_i_6_n_12 ),
        .I1(\empty_71_fu_154_reg[7] ),
        .I2(\empty_71_fu_154_reg[39]_0 [3]),
        .I3(\empty_71_fu_154_reg[39]_1 [3]),
        .I4(\empty_71_fu_154_reg[7]_3 ),
        .I5(\empty_71_fu_154_reg[31] [3]),
        .O(\empty_71_fu_154[7]_i_13_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_71_fu_154[7]_i_14 
       (.I0(\empty_71_fu_154[7]_i_7_n_12 ),
        .I1(\empty_71_fu_154_reg[7] ),
        .I2(\empty_71_fu_154_reg[39]_0 [2]),
        .I3(\empty_71_fu_154_reg[39]_1 [2]),
        .I4(\empty_71_fu_154_reg[7]_2 ),
        .I5(\empty_71_fu_154_reg[31] [2]),
        .O(\empty_71_fu_154[7]_i_14_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_71_fu_154[7]_i_15 
       (.I0(\empty_71_fu_154[7]_i_8_n_12 ),
        .I1(\empty_71_fu_154_reg[7] ),
        .I2(\empty_71_fu_154_reg[39]_0 [1]),
        .I3(\empty_71_fu_154_reg[39]_1 [1]),
        .I4(\empty_71_fu_154_reg[7]_1 ),
        .I5(\empty_71_fu_154_reg[31] [1]),
        .O(\empty_71_fu_154[7]_i_15_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_71_fu_154[7]_i_2 
       (.I0(P[6]),
        .I1(\empty_71_fu_154_reg[39] [6]),
        .I2(\empty_71_fu_154_reg[7] ),
        .I3(\empty_71_fu_154_reg[39]_0 [6]),
        .I4(\empty_71_fu_154_reg[39]_1 [6]),
        .I5(\empty_71_fu_154_reg[31] [6]),
        .O(\empty_71_fu_154[7]_i_2_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_71_fu_154[7]_i_3 
       (.I0(P[5]),
        .I1(\empty_71_fu_154_reg[39] [5]),
        .I2(\empty_71_fu_154_reg[7] ),
        .I3(\empty_71_fu_154_reg[39]_0 [5]),
        .I4(\empty_71_fu_154_reg[39]_1 [5]),
        .I5(\empty_71_fu_154_reg[31] [5]),
        .O(\empty_71_fu_154[7]_i_3_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_71_fu_154[7]_i_4 
       (.I0(P[4]),
        .I1(\empty_71_fu_154_reg[39] [4]),
        .I2(\empty_71_fu_154_reg[7] ),
        .I3(\empty_71_fu_154_reg[39]_0 [4]),
        .I4(\empty_71_fu_154_reg[39]_1 [4]),
        .I5(\empty_71_fu_154_reg[31] [4]),
        .O(\empty_71_fu_154[7]_i_4_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_71_fu_154[7]_i_5 
       (.I0(P[3]),
        .I1(\empty_71_fu_154_reg[39] [3]),
        .I2(\empty_71_fu_154_reg[7] ),
        .I3(\empty_71_fu_154_reg[39]_0 [3]),
        .I4(\empty_71_fu_154_reg[39]_1 [3]),
        .I5(\empty_71_fu_154_reg[31] [3]),
        .O(\empty_71_fu_154[7]_i_5_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_71_fu_154[7]_i_6 
       (.I0(P[2]),
        .I1(\empty_71_fu_154_reg[39] [2]),
        .I2(\empty_71_fu_154_reg[7] ),
        .I3(\empty_71_fu_154_reg[39]_0 [2]),
        .I4(\empty_71_fu_154_reg[39]_1 [2]),
        .I5(\empty_71_fu_154_reg[31] [2]),
        .O(\empty_71_fu_154[7]_i_6_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_71_fu_154[7]_i_7 
       (.I0(P[1]),
        .I1(\empty_71_fu_154_reg[39] [1]),
        .I2(\empty_71_fu_154_reg[7] ),
        .I3(\empty_71_fu_154_reg[39]_0 [1]),
        .I4(\empty_71_fu_154_reg[39]_1 [1]),
        .I5(\empty_71_fu_154_reg[31] [1]),
        .O(\empty_71_fu_154[7]_i_7_n_12 ));
  LUT6 #(
    .INIT(64'hFAF0CAC0CAC00A00)) 
    \empty_71_fu_154[7]_i_8 
       (.I0(P[0]),
        .I1(\empty_71_fu_154_reg[39] [0]),
        .I2(\empty_71_fu_154_reg[7] ),
        .I3(\empty_71_fu_154_reg[39]_0 [0]),
        .I4(\empty_71_fu_154_reg[39]_1 [0]),
        .I5(\empty_71_fu_154_reg[31] [0]),
        .O(\empty_71_fu_154[7]_i_8_n_12 ));
  LUT6 #(
    .INIT(64'h65A99A56A965569A)) 
    \empty_71_fu_154[7]_i_9 
       (.I0(\empty_71_fu_154[7]_i_2_n_12 ),
        .I1(\empty_71_fu_154_reg[7] ),
        .I2(\empty_71_fu_154_reg[39]_0 [7]),
        .I3(\empty_71_fu_154_reg[39]_1 [7]),
        .I4(\empty_71_fu_154_reg[7]_7 ),
        .I5(\empty_71_fu_154_reg[31] [7]),
        .O(\empty_71_fu_154[7]_i_9_n_12 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_71_fu_154_reg[15]_i_1 
       (.CI(\empty_71_fu_154_reg[7]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_71_fu_154_reg[15]_i_1_n_12 ,\empty_71_fu_154_reg[15]_i_1_n_13 ,\empty_71_fu_154_reg[15]_i_1_n_14 ,\empty_71_fu_154_reg[15]_i_1_n_15 ,\empty_71_fu_154_reg[15]_i_1_n_16 ,\empty_71_fu_154_reg[15]_i_1_n_17 ,\empty_71_fu_154_reg[15]_i_1_n_18 ,\empty_71_fu_154_reg[15]_i_1_n_19 }),
        .DI({\empty_71_fu_154[15]_i_2_n_12 ,\empty_71_fu_154[15]_i_3_n_12 ,\empty_71_fu_154[15]_i_4_n_12 ,\empty_71_fu_154[15]_i_5_n_12 ,\empty_71_fu_154[15]_i_6_n_12 ,\empty_71_fu_154[15]_i_7_n_12 ,\empty_71_fu_154[15]_i_8_n_12 ,\empty_71_fu_154[15]_i_9_n_12 }),
        .O(\ap_CS_fsm_reg[15]_rep__5 [15:8]),
        .S({\empty_71_fu_154[15]_i_10_n_12 ,\empty_71_fu_154[15]_i_11_n_12 ,\empty_71_fu_154[15]_i_12_n_12 ,\empty_71_fu_154[15]_i_13_n_12 ,\empty_71_fu_154[15]_i_14_n_12 ,\empty_71_fu_154[15]_i_15_n_12 ,\empty_71_fu_154[15]_i_16_n_12 ,\empty_71_fu_154[15]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_71_fu_154_reg[23]_i_1 
       (.CI(\empty_71_fu_154_reg[15]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_71_fu_154_reg[23]_i_1_n_12 ,\empty_71_fu_154_reg[23]_i_1_n_13 ,\empty_71_fu_154_reg[23]_i_1_n_14 ,\empty_71_fu_154_reg[23]_i_1_n_15 ,\empty_71_fu_154_reg[23]_i_1_n_16 ,\empty_71_fu_154_reg[23]_i_1_n_17 ,\empty_71_fu_154_reg[23]_i_1_n_18 ,\empty_71_fu_154_reg[23]_i_1_n_19 }),
        .DI({\empty_71_fu_154[23]_i_2_n_12 ,\empty_71_fu_154[23]_i_3_n_12 ,\empty_71_fu_154[23]_i_4_n_12 ,\empty_71_fu_154[23]_i_5_n_12 ,\empty_71_fu_154[23]_i_6_n_12 ,\empty_71_fu_154[23]_i_7_n_12 ,\empty_71_fu_154[23]_i_8_n_12 ,\empty_71_fu_154[23]_i_9_n_12 }),
        .O(\ap_CS_fsm_reg[15]_rep__5 [23:16]),
        .S({\empty_71_fu_154[23]_i_10_n_12 ,\empty_71_fu_154[23]_i_11_n_12 ,\empty_71_fu_154[23]_i_12_n_12 ,\empty_71_fu_154[23]_i_13_n_12 ,\empty_71_fu_154[23]_i_14_n_12 ,\empty_71_fu_154[23]_i_15_n_12 ,\empty_71_fu_154[23]_i_16_n_12 ,\empty_71_fu_154[23]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_71_fu_154_reg[31]_i_1 
       (.CI(\empty_71_fu_154_reg[23]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({CO,\empty_71_fu_154_reg[31]_i_1_n_13 ,\empty_71_fu_154_reg[31]_i_1_n_14 ,\empty_71_fu_154_reg[31]_i_1_n_15 ,\empty_71_fu_154_reg[31]_i_1_n_16 ,\empty_71_fu_154_reg[31]_i_1_n_17 ,\empty_71_fu_154_reg[31]_i_1_n_18 ,\empty_71_fu_154_reg[31]_i_1_n_19 }),
        .DI({\empty_71_fu_154[31]_i_2_n_12 ,\empty_71_fu_154[31]_i_3_n_12 ,\empty_71_fu_154[31]_i_4_n_12 ,\empty_71_fu_154[31]_i_5_n_12 ,\empty_71_fu_154[31]_i_6_n_12 ,\empty_71_fu_154[31]_i_7_n_12 ,\empty_71_fu_154[31]_i_8_n_12 ,\empty_71_fu_154[31]_i_9_n_12 }),
        .O(\ap_CS_fsm_reg[15]_rep__5 [31:24]),
        .S({\empty_71_fu_154[31]_i_10_n_12 ,\empty_71_fu_154[31]_i_11_n_12 ,\empty_71_fu_154[31]_i_12_n_12 ,\empty_71_fu_154[31]_i_13_n_12 ,\empty_71_fu_154[31]_i_14_n_12 ,\empty_71_fu_154[31]_i_15_n_12 ,\empty_71_fu_154[31]_i_16_n_12 ,\empty_71_fu_154[31]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_71_fu_154_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_71_fu_154_reg[7]_i_1_n_12 ,\empty_71_fu_154_reg[7]_i_1_n_13 ,\empty_71_fu_154_reg[7]_i_1_n_14 ,\empty_71_fu_154_reg[7]_i_1_n_15 ,\empty_71_fu_154_reg[7]_i_1_n_16 ,\empty_71_fu_154_reg[7]_i_1_n_17 ,\empty_71_fu_154_reg[7]_i_1_n_18 ,\empty_71_fu_154_reg[7]_i_1_n_19 }),
        .DI({\empty_71_fu_154[7]_i_2_n_12 ,\empty_71_fu_154[7]_i_3_n_12 ,\empty_71_fu_154[7]_i_4_n_12 ,\empty_71_fu_154[7]_i_5_n_12 ,\empty_71_fu_154[7]_i_6_n_12 ,\empty_71_fu_154[7]_i_7_n_12 ,\empty_71_fu_154[7]_i_8_n_12 ,1'b0}),
        .O(\ap_CS_fsm_reg[15]_rep__5 [7:0]),
        .S({\empty_71_fu_154[7]_i_9_n_12 ,\empty_71_fu_154[7]_i_10_n_12 ,\empty_71_fu_154[7]_i_11_n_12 ,\empty_71_fu_154[7]_i_12_n_12 ,\empty_71_fu_154[7]_i_13_n_12 ,\empty_71_fu_154[7]_i_14_n_12 ,\empty_71_fu_154[7]_i_15_n_12 ,\empty_71_fu_154_reg[7]_0 }));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[0]_i_11 
       (.I0(P[7]),
        .I1(\empty_73_fu_162_reg[39]_0 [7]),
        .I2(empty_73_fu_162_reg[7]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [7]),
        .O(S[7]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[0]_i_12 
       (.I0(P[6]),
        .I1(\empty_73_fu_162_reg[39]_0 [6]),
        .I2(empty_73_fu_162_reg[6]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [6]),
        .O(S[6]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[0]_i_13 
       (.I0(P[5]),
        .I1(\empty_73_fu_162_reg[39]_0 [5]),
        .I2(empty_73_fu_162_reg[5]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [5]),
        .O(S[5]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[0]_i_14 
       (.I0(P[4]),
        .I1(\empty_73_fu_162_reg[39]_0 [4]),
        .I2(empty_73_fu_162_reg[4]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [4]),
        .O(S[4]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[0]_i_15 
       (.I0(P[3]),
        .I1(\empty_73_fu_162_reg[39]_0 [3]),
        .I2(empty_73_fu_162_reg[3]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[0]_i_16 
       (.I0(P[2]),
        .I1(\empty_73_fu_162_reg[39]_0 [2]),
        .I2(empty_73_fu_162_reg[2]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[0]_i_17 
       (.I0(P[1]),
        .I1(\empty_73_fu_162_reg[39]_0 [1]),
        .I2(empty_73_fu_162_reg[1]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[0]_i_18 
       (.I0(P[0]),
        .I1(\empty_73_fu_162_reg[39]_0 [0]),
        .I2(empty_73_fu_162_reg[0]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [0]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[16]_i_10 
       (.I0(P[23]),
        .I1(\empty_73_fu_162_reg[39]_0 [23]),
        .I2(empty_73_fu_162_reg[23]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [23]),
        .O(\empty_73_fu_162_reg[23] [7]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[16]_i_11 
       (.I0(P[22]),
        .I1(\empty_73_fu_162_reg[39]_0 [22]),
        .I2(empty_73_fu_162_reg[22]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [22]),
        .O(\empty_73_fu_162_reg[23] [6]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[16]_i_12 
       (.I0(P[21]),
        .I1(\empty_73_fu_162_reg[39]_0 [21]),
        .I2(empty_73_fu_162_reg[21]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [21]),
        .O(\empty_73_fu_162_reg[23] [5]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[16]_i_13 
       (.I0(P[20]),
        .I1(\empty_73_fu_162_reg[39]_0 [20]),
        .I2(empty_73_fu_162_reg[20]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [20]),
        .O(\empty_73_fu_162_reg[23] [4]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[16]_i_14 
       (.I0(P[19]),
        .I1(\empty_73_fu_162_reg[39]_0 [19]),
        .I2(empty_73_fu_162_reg[19]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [19]),
        .O(\empty_73_fu_162_reg[23] [3]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[16]_i_15 
       (.I0(P[18]),
        .I1(\empty_73_fu_162_reg[39]_0 [18]),
        .I2(empty_73_fu_162_reg[18]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [18]),
        .O(\empty_73_fu_162_reg[23] [2]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[16]_i_16 
       (.I0(P[17]),
        .I1(\empty_73_fu_162_reg[39]_0 [17]),
        .I2(empty_73_fu_162_reg[17]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [17]),
        .O(\empty_73_fu_162_reg[23] [1]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[16]_i_17 
       (.I0(P[16]),
        .I1(\empty_73_fu_162_reg[39]_0 [16]),
        .I2(empty_73_fu_162_reg[16]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [16]),
        .O(\empty_73_fu_162_reg[23] [0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[24]_i_10 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [31]),
        .I2(empty_73_fu_162_reg[31]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [31]),
        .O(\empty_73_fu_162_reg[31] [7]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[24]_i_11 
       (.I0(P[30]),
        .I1(\empty_73_fu_162_reg[39]_0 [30]),
        .I2(empty_73_fu_162_reg[30]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [30]),
        .O(\empty_73_fu_162_reg[31] [6]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[24]_i_12 
       (.I0(P[29]),
        .I1(\empty_73_fu_162_reg[39]_0 [29]),
        .I2(empty_73_fu_162_reg[29]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [29]),
        .O(\empty_73_fu_162_reg[31] [5]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[24]_i_13 
       (.I0(P[28]),
        .I1(\empty_73_fu_162_reg[39]_0 [28]),
        .I2(empty_73_fu_162_reg[28]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [28]),
        .O(\empty_73_fu_162_reg[31] [4]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[24]_i_14 
       (.I0(P[27]),
        .I1(\empty_73_fu_162_reg[39]_0 [27]),
        .I2(empty_73_fu_162_reg[27]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [27]),
        .O(\empty_73_fu_162_reg[31] [3]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[24]_i_15 
       (.I0(P[26]),
        .I1(\empty_73_fu_162_reg[39]_0 [26]),
        .I2(empty_73_fu_162_reg[26]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [26]),
        .O(\empty_73_fu_162_reg[31] [2]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[24]_i_16 
       (.I0(P[25]),
        .I1(\empty_73_fu_162_reg[39]_0 [25]),
        .I2(empty_73_fu_162_reg[25]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [25]),
        .O(\empty_73_fu_162_reg[31] [1]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[24]_i_17 
       (.I0(P[24]),
        .I1(\empty_73_fu_162_reg[39]_0 [24]),
        .I2(empty_73_fu_162_reg[24]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [24]),
        .O(\empty_73_fu_162_reg[31] [0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[32]_i_10 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[39]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [39]),
        .O(\empty_73_fu_162_reg[39] [7]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[32]_i_11 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[38]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [38]),
        .O(\empty_73_fu_162_reg[39] [6]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[32]_i_12 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[37]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [37]),
        .O(\empty_73_fu_162_reg[39] [5]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[32]_i_13 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[36]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [36]),
        .O(\empty_73_fu_162_reg[39] [4]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[32]_i_14 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[35]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [35]),
        .O(\empty_73_fu_162_reg[39] [3]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[32]_i_15 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[34]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [34]),
        .O(\empty_73_fu_162_reg[39] [2]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[32]_i_16 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[33]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [33]),
        .O(\empty_73_fu_162_reg[39] [1]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[32]_i_17 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[32]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [32]),
        .O(\empty_73_fu_162_reg[39] [0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[40]_i_10 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[47]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [47]),
        .O(\empty_73_fu_162_reg[47] [7]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[40]_i_11 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[46]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [46]),
        .O(\empty_73_fu_162_reg[47] [6]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[40]_i_12 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[45]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [45]),
        .O(\empty_73_fu_162_reg[47] [5]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[40]_i_13 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[44]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [44]),
        .O(\empty_73_fu_162_reg[47] [4]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[40]_i_14 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[43]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [43]),
        .O(\empty_73_fu_162_reg[47] [3]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[40]_i_15 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[42]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [42]),
        .O(\empty_73_fu_162_reg[47] [2]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[40]_i_16 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[41]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [41]),
        .O(\empty_73_fu_162_reg[47] [1]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[40]_i_17 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[40]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [40]),
        .O(\empty_73_fu_162_reg[47] [0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[48]_i_10 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[55]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [55]),
        .O(\empty_73_fu_162_reg[55] [7]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[48]_i_11 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[54]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [54]),
        .O(\empty_73_fu_162_reg[55] [6]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[48]_i_12 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[53]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [53]),
        .O(\empty_73_fu_162_reg[55] [5]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[48]_i_13 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[52]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [52]),
        .O(\empty_73_fu_162_reg[55] [4]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[48]_i_14 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[51]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [51]),
        .O(\empty_73_fu_162_reg[55] [3]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[48]_i_15 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[50]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [50]),
        .O(\empty_73_fu_162_reg[55] [2]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[48]_i_16 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[49]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [49]),
        .O(\empty_73_fu_162_reg[55] [1]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[48]_i_17 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[48]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [48]),
        .O(\empty_73_fu_162_reg[55] [0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[56]_i_10 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[62]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [62]),
        .O(\empty_73_fu_162_reg[63] [6]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[56]_i_11 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[61]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [61]),
        .O(\empty_73_fu_162_reg[63] [5]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[56]_i_12 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[60]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [60]),
        .O(\empty_73_fu_162_reg[63] [4]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[56]_i_13 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[59]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [59]),
        .O(\empty_73_fu_162_reg[63] [3]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[56]_i_14 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[58]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [58]),
        .O(\empty_73_fu_162_reg[63] [2]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[56]_i_15 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[57]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [57]),
        .O(\empty_73_fu_162_reg[63] [1]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[56]_i_16 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[56]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [56]),
        .O(\empty_73_fu_162_reg[63] [0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[56]_i_9 
       (.I0(P[31]),
        .I1(\empty_73_fu_162_reg[39]_0 [32]),
        .I2(empty_73_fu_162_reg[63]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [63]),
        .O(\empty_73_fu_162_reg[63] [7]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[8]_i_10 
       (.I0(P[15]),
        .I1(\empty_73_fu_162_reg[39]_0 [15]),
        .I2(empty_73_fu_162_reg[15]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [15]),
        .O(\empty_73_fu_162_reg[15] [7]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[8]_i_11 
       (.I0(P[14]),
        .I1(\empty_73_fu_162_reg[39]_0 [14]),
        .I2(empty_73_fu_162_reg[14]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [14]),
        .O(\empty_73_fu_162_reg[15] [6]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[8]_i_12 
       (.I0(P[13]),
        .I1(\empty_73_fu_162_reg[39]_0 [13]),
        .I2(empty_73_fu_162_reg[13]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [13]),
        .O(\empty_73_fu_162_reg[15] [5]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[8]_i_13 
       (.I0(P[12]),
        .I1(\empty_73_fu_162_reg[39]_0 [12]),
        .I2(empty_73_fu_162_reg[12]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [12]),
        .O(\empty_73_fu_162_reg[15] [4]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[8]_i_14 
       (.I0(P[11]),
        .I1(\empty_73_fu_162_reg[39]_0 [11]),
        .I2(empty_73_fu_162_reg[11]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [11]),
        .O(\empty_73_fu_162_reg[15] [3]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[8]_i_15 
       (.I0(P[10]),
        .I1(\empty_73_fu_162_reg[39]_0 [10]),
        .I2(empty_73_fu_162_reg[10]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [10]),
        .O(\empty_73_fu_162_reg[15] [2]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[8]_i_16 
       (.I0(P[9]),
        .I1(\empty_73_fu_162_reg[39]_0 [9]),
        .I2(empty_73_fu_162_reg[9]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [9]),
        .O(\empty_73_fu_162_reg[15] [1]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \empty_73_fu_162[8]_i_17 
       (.I0(P[8]),
        .I1(\empty_73_fu_162_reg[39]_0 [8]),
        .I2(empty_73_fu_162_reg[8]),
        .I3(Q[0]),
        .I4(\empty_73_fu_162_reg[63]_0 [8]),
        .O(\empty_73_fu_162_reg[15] [0]));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[0]_i_10 
       (.I0(P[7]),
        .I1(empty_75_fu_170_reg[7]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[7]),
        .O(\empty_75_fu_170[0]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[0]_i_11 
       (.I0(P[6]),
        .I1(empty_75_fu_170_reg[6]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[6]),
        .O(\empty_75_fu_170[0]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[0]_i_12 
       (.I0(P[5]),
        .I1(empty_75_fu_170_reg[5]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[5]),
        .O(\empty_75_fu_170[0]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[0]_i_13 
       (.I0(P[4]),
        .I1(empty_75_fu_170_reg[4]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[4]),
        .O(\empty_75_fu_170[0]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[0]_i_14 
       (.I0(P[3]),
        .I1(empty_75_fu_170_reg[3]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[3]),
        .O(\empty_75_fu_170[0]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[0]_i_15 
       (.I0(P[2]),
        .I1(empty_75_fu_170_reg[2]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[2]),
        .O(\empty_75_fu_170[0]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[0]_i_16 
       (.I0(P[1]),
        .I1(empty_75_fu_170_reg[1]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[1]),
        .O(\empty_75_fu_170[0]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[0]_i_17 
       (.I0(P[0]),
        .I1(empty_75_fu_170_reg[0]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[0]),
        .O(\empty_75_fu_170[0]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[0]_i_2 
       (.I0(P[7]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[0]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[0]_i_3 
       (.I0(P[6]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[0]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[0]_i_4 
       (.I0(P[5]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[0]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[0]_i_5 
       (.I0(P[4]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[0]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[0]_i_6 
       (.I0(P[3]),
        .I1(empty_75_fu_170_reg_7_sn_1),
        .O(\empty_75_fu_170[0]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[0]_i_7 
       (.I0(P[2]),
        .I1(empty_75_fu_170_reg_7_sn_1),
        .O(\empty_75_fu_170[0]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[0]_i_8 
       (.I0(P[1]),
        .I1(empty_75_fu_170_reg_7_sn_1),
        .O(\empty_75_fu_170[0]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[0]_i_9 
       (.I0(P[0]),
        .I1(empty_75_fu_170_reg_7_sn_1),
        .O(\empty_75_fu_170[0]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[16]_i_10 
       (.I0(P[23]),
        .I1(empty_75_fu_170_reg[23]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[23]),
        .O(\empty_75_fu_170[16]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[16]_i_11 
       (.I0(P[22]),
        .I1(empty_75_fu_170_reg[22]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[22]),
        .O(\empty_75_fu_170[16]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[16]_i_12 
       (.I0(P[21]),
        .I1(empty_75_fu_170_reg[21]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[21]),
        .O(\empty_75_fu_170[16]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[16]_i_13 
       (.I0(P[20]),
        .I1(empty_75_fu_170_reg[20]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[20]),
        .O(\empty_75_fu_170[16]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[16]_i_14 
       (.I0(P[19]),
        .I1(empty_75_fu_170_reg[19]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[19]),
        .O(\empty_75_fu_170[16]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[16]_i_15 
       (.I0(P[18]),
        .I1(empty_75_fu_170_reg[18]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[18]),
        .O(\empty_75_fu_170[16]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[16]_i_16 
       (.I0(P[17]),
        .I1(empty_75_fu_170_reg[17]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[17]),
        .O(\empty_75_fu_170[16]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[16]_i_17 
       (.I0(P[16]),
        .I1(empty_75_fu_170_reg[16]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[16]),
        .O(\empty_75_fu_170[16]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[16]_i_2 
       (.I0(P[23]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[16]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[16]_i_3 
       (.I0(P[22]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[16]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[16]_i_4 
       (.I0(P[21]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[16]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[16]_i_5 
       (.I0(P[20]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[16]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[16]_i_6 
       (.I0(P[19]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[16]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[16]_i_7 
       (.I0(P[18]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[16]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[16]_i_8 
       (.I0(P[17]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[16]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[16]_i_9 
       (.I0(P[16]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[16]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[24]_i_10 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[31]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[31]),
        .O(\empty_75_fu_170[24]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[24]_i_11 
       (.I0(P[30]),
        .I1(empty_75_fu_170_reg[30]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[30]),
        .O(\empty_75_fu_170[24]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[24]_i_12 
       (.I0(P[29]),
        .I1(empty_75_fu_170_reg[29]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[29]),
        .O(\empty_75_fu_170[24]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[24]_i_13 
       (.I0(P[28]),
        .I1(empty_75_fu_170_reg[28]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[28]),
        .O(\empty_75_fu_170[24]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[24]_i_14 
       (.I0(P[27]),
        .I1(empty_75_fu_170_reg[27]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[27]),
        .O(\empty_75_fu_170[24]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[24]_i_15 
       (.I0(P[26]),
        .I1(empty_75_fu_170_reg[26]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[26]),
        .O(\empty_75_fu_170[24]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[24]_i_16 
       (.I0(P[25]),
        .I1(empty_75_fu_170_reg[25]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[25]),
        .O(\empty_75_fu_170[24]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[24]_i_17 
       (.I0(P[24]),
        .I1(empty_75_fu_170_reg[24]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[24]),
        .O(\empty_75_fu_170[24]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[24]_i_2 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[24]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[24]_i_3 
       (.I0(P[30]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[24]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[24]_i_4 
       (.I0(P[29]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[24]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[24]_i_5 
       (.I0(P[28]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[24]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[24]_i_6 
       (.I0(P[27]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[24]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[24]_i_7 
       (.I0(P[26]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[24]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[24]_i_8 
       (.I0(P[25]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[24]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[24]_i_9 
       (.I0(P[24]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[24]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[32]_i_10 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[39]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[39]),
        .O(\empty_75_fu_170[32]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[32]_i_11 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[38]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[38]),
        .O(\empty_75_fu_170[32]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[32]_i_12 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[37]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[37]),
        .O(\empty_75_fu_170[32]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[32]_i_13 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[36]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[36]),
        .O(\empty_75_fu_170[32]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[32]_i_14 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[35]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[35]),
        .O(\empty_75_fu_170[32]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[32]_i_15 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[34]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[34]),
        .O(\empty_75_fu_170[32]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[32]_i_16 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[33]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[33]),
        .O(\empty_75_fu_170[32]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[32]_i_17 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[32]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[32]),
        .O(\empty_75_fu_170[32]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[32]_i_2 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[32]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[32]_i_3 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[32]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[32]_i_4 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[32]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[32]_i_5 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[32]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[32]_i_6 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[32]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[32]_i_7 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[32]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[32]_i_8 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[32]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[32]_i_9 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[32]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[40]_i_10 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[47]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[47]),
        .O(\empty_75_fu_170[40]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[40]_i_11 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[46]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[46]),
        .O(\empty_75_fu_170[40]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[40]_i_12 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[45]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[45]),
        .O(\empty_75_fu_170[40]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[40]_i_13 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[44]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[44]),
        .O(\empty_75_fu_170[40]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[40]_i_14 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[43]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[43]),
        .O(\empty_75_fu_170[40]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[40]_i_15 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[42]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[42]),
        .O(\empty_75_fu_170[40]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[40]_i_16 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[41]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[41]),
        .O(\empty_75_fu_170[40]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[40]_i_17 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[40]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[40]),
        .O(\empty_75_fu_170[40]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[40]_i_2 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[40]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[40]_i_3 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[40]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[40]_i_4 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[40]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[40]_i_5 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[40]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[40]_i_6 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[40]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[40]_i_7 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[40]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[40]_i_8 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[40]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[40]_i_9 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[40]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[48]_i_10 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[55]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[55]),
        .O(\empty_75_fu_170[48]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[48]_i_11 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[54]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[54]),
        .O(\empty_75_fu_170[48]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[48]_i_12 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[53]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[53]),
        .O(\empty_75_fu_170[48]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[48]_i_13 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[52]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[52]),
        .O(\empty_75_fu_170[48]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[48]_i_14 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[51]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[51]),
        .O(\empty_75_fu_170[48]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[48]_i_15 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[50]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[50]),
        .O(\empty_75_fu_170[48]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[48]_i_16 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[49]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[49]),
        .O(\empty_75_fu_170[48]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[48]_i_17 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[48]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[48]),
        .O(\empty_75_fu_170[48]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[48]_i_2 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[48]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[48]_i_3 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[48]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[48]_i_4 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[48]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[48]_i_5 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[48]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[48]_i_6 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[48]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[48]_i_7 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[48]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[48]_i_8 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[48]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[48]_i_9 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[48]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[56]_i_10 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[62]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[62]),
        .O(\empty_75_fu_170[56]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[56]_i_11 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[61]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[61]),
        .O(\empty_75_fu_170[56]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[56]_i_12 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[60]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[60]),
        .O(\empty_75_fu_170[56]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[56]_i_13 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[59]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[59]),
        .O(\empty_75_fu_170[56]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[56]_i_14 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[58]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[58]),
        .O(\empty_75_fu_170[56]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[56]_i_15 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[57]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[57]),
        .O(\empty_75_fu_170[56]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[56]_i_16 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[56]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[56]),
        .O(\empty_75_fu_170[56]_i_16_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[56]_i_2 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[56]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[56]_i_3 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[56]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[56]_i_4 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[56]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[56]_i_5 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[56]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[56]_i_6 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[56]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[56]_i_7 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[56]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[56]_i_8 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[56]_i_8_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[56]_i_9 
       (.I0(P[31]),
        .I1(empty_75_fu_170_reg[63]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[63]),
        .O(\empty_75_fu_170[56]_i_9_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[8]_i_10 
       (.I0(P[15]),
        .I1(empty_75_fu_170_reg[15]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[15]),
        .O(\empty_75_fu_170[8]_i_10_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[8]_i_11 
       (.I0(P[14]),
        .I1(empty_75_fu_170_reg[14]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[14]),
        .O(\empty_75_fu_170[8]_i_11_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[8]_i_12 
       (.I0(P[13]),
        .I1(empty_75_fu_170_reg[13]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[13]),
        .O(\empty_75_fu_170[8]_i_12_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[8]_i_13 
       (.I0(P[12]),
        .I1(empty_75_fu_170_reg[12]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[12]),
        .O(\empty_75_fu_170[8]_i_13_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[8]_i_14 
       (.I0(P[11]),
        .I1(empty_75_fu_170_reg[11]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[11]),
        .O(\empty_75_fu_170[8]_i_14_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[8]_i_15 
       (.I0(P[10]),
        .I1(empty_75_fu_170_reg[10]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[10]),
        .O(\empty_75_fu_170[8]_i_15_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[8]_i_16 
       (.I0(P[9]),
        .I1(empty_75_fu_170_reg[9]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[9]),
        .O(\empty_75_fu_170[8]_i_16_n_12 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \empty_75_fu_170[8]_i_17 
       (.I0(P[8]),
        .I1(empty_75_fu_170_reg[8]),
        .I2(empty_75_fu_170_reg_63_sn_1),
        .I3(D[8]),
        .O(\empty_75_fu_170[8]_i_17_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[8]_i_2 
       (.I0(P[15]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[8]_i_2_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[8]_i_3 
       (.I0(P[14]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[8]_i_3_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[8]_i_4 
       (.I0(P[13]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[8]_i_4_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[8]_i_5 
       (.I0(P[12]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[8]_i_5_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[8]_i_6 
       (.I0(P[11]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[8]_i_6_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[8]_i_7 
       (.I0(P[10]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[8]_i_7_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[8]_i_8 
       (.I0(P[9]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[8]_i_8_n_12 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_75_fu_170[8]_i_9 
       (.I0(P[8]),
        .I1(empty_75_fu_170_reg_63_sn_1),
        .O(\empty_75_fu_170[8]_i_9_n_12 ));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_75_fu_170_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\empty_75_fu_170_reg[0]_i_1_n_12 ,\empty_75_fu_170_reg[0]_i_1_n_13 ,\empty_75_fu_170_reg[0]_i_1_n_14 ,\empty_75_fu_170_reg[0]_i_1_n_15 ,\empty_75_fu_170_reg[0]_i_1_n_16 ,\empty_75_fu_170_reg[0]_i_1_n_17 ,\empty_75_fu_170_reg[0]_i_1_n_18 ,\empty_75_fu_170_reg[0]_i_1_n_19 }),
        .DI({\empty_75_fu_170[0]_i_2_n_12 ,\empty_75_fu_170[0]_i_3_n_12 ,\empty_75_fu_170[0]_i_4_n_12 ,\empty_75_fu_170[0]_i_5_n_12 ,\empty_75_fu_170[0]_i_6_n_12 ,\empty_75_fu_170[0]_i_7_n_12 ,\empty_75_fu_170[0]_i_8_n_12 ,\empty_75_fu_170[0]_i_9_n_12 }),
        .O(O),
        .S({\empty_75_fu_170[0]_i_10_n_12 ,\empty_75_fu_170[0]_i_11_n_12 ,\empty_75_fu_170[0]_i_12_n_12 ,\empty_75_fu_170[0]_i_13_n_12 ,\empty_75_fu_170[0]_i_14_n_12 ,\empty_75_fu_170[0]_i_15_n_12 ,\empty_75_fu_170[0]_i_16_n_12 ,\empty_75_fu_170[0]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_75_fu_170_reg[16]_i_1 
       (.CI(\empty_75_fu_170_reg[8]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_75_fu_170_reg[16]_i_1_n_12 ,\empty_75_fu_170_reg[16]_i_1_n_13 ,\empty_75_fu_170_reg[16]_i_1_n_14 ,\empty_75_fu_170_reg[16]_i_1_n_15 ,\empty_75_fu_170_reg[16]_i_1_n_16 ,\empty_75_fu_170_reg[16]_i_1_n_17 ,\empty_75_fu_170_reg[16]_i_1_n_18 ,\empty_75_fu_170_reg[16]_i_1_n_19 }),
        .DI({\empty_75_fu_170[16]_i_2_n_12 ,\empty_75_fu_170[16]_i_3_n_12 ,\empty_75_fu_170[16]_i_4_n_12 ,\empty_75_fu_170[16]_i_5_n_12 ,\empty_75_fu_170[16]_i_6_n_12 ,\empty_75_fu_170[16]_i_7_n_12 ,\empty_75_fu_170[16]_i_8_n_12 ,\empty_75_fu_170[16]_i_9_n_12 }),
        .O(\ap_CS_fsm_reg[15]_rep_0 ),
        .S({\empty_75_fu_170[16]_i_10_n_12 ,\empty_75_fu_170[16]_i_11_n_12 ,\empty_75_fu_170[16]_i_12_n_12 ,\empty_75_fu_170[16]_i_13_n_12 ,\empty_75_fu_170[16]_i_14_n_12 ,\empty_75_fu_170[16]_i_15_n_12 ,\empty_75_fu_170[16]_i_16_n_12 ,\empty_75_fu_170[16]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_75_fu_170_reg[24]_i_1 
       (.CI(\empty_75_fu_170_reg[16]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_75_fu_170_reg[24]_i_1_n_12 ,\empty_75_fu_170_reg[24]_i_1_n_13 ,\empty_75_fu_170_reg[24]_i_1_n_14 ,\empty_75_fu_170_reg[24]_i_1_n_15 ,\empty_75_fu_170_reg[24]_i_1_n_16 ,\empty_75_fu_170_reg[24]_i_1_n_17 ,\empty_75_fu_170_reg[24]_i_1_n_18 ,\empty_75_fu_170_reg[24]_i_1_n_19 }),
        .DI({\empty_75_fu_170[24]_i_2_n_12 ,\empty_75_fu_170[24]_i_3_n_12 ,\empty_75_fu_170[24]_i_4_n_12 ,\empty_75_fu_170[24]_i_5_n_12 ,\empty_75_fu_170[24]_i_6_n_12 ,\empty_75_fu_170[24]_i_7_n_12 ,\empty_75_fu_170[24]_i_8_n_12 ,\empty_75_fu_170[24]_i_9_n_12 }),
        .O(\ap_CS_fsm_reg[15]_rep_1 ),
        .S({\empty_75_fu_170[24]_i_10_n_12 ,\empty_75_fu_170[24]_i_11_n_12 ,\empty_75_fu_170[24]_i_12_n_12 ,\empty_75_fu_170[24]_i_13_n_12 ,\empty_75_fu_170[24]_i_14_n_12 ,\empty_75_fu_170[24]_i_15_n_12 ,\empty_75_fu_170[24]_i_16_n_12 ,\empty_75_fu_170[24]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_75_fu_170_reg[32]_i_1 
       (.CI(\empty_75_fu_170_reg[24]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_75_fu_170_reg[32]_i_1_n_12 ,\empty_75_fu_170_reg[32]_i_1_n_13 ,\empty_75_fu_170_reg[32]_i_1_n_14 ,\empty_75_fu_170_reg[32]_i_1_n_15 ,\empty_75_fu_170_reg[32]_i_1_n_16 ,\empty_75_fu_170_reg[32]_i_1_n_17 ,\empty_75_fu_170_reg[32]_i_1_n_18 ,\empty_75_fu_170_reg[32]_i_1_n_19 }),
        .DI({\empty_75_fu_170[32]_i_2_n_12 ,\empty_75_fu_170[32]_i_3_n_12 ,\empty_75_fu_170[32]_i_4_n_12 ,\empty_75_fu_170[32]_i_5_n_12 ,\empty_75_fu_170[32]_i_6_n_12 ,\empty_75_fu_170[32]_i_7_n_12 ,\empty_75_fu_170[32]_i_8_n_12 ,\empty_75_fu_170[32]_i_9_n_12 }),
        .O(\ap_CS_fsm_reg[15]_rep_2 ),
        .S({\empty_75_fu_170[32]_i_10_n_12 ,\empty_75_fu_170[32]_i_11_n_12 ,\empty_75_fu_170[32]_i_12_n_12 ,\empty_75_fu_170[32]_i_13_n_12 ,\empty_75_fu_170[32]_i_14_n_12 ,\empty_75_fu_170[32]_i_15_n_12 ,\empty_75_fu_170[32]_i_16_n_12 ,\empty_75_fu_170[32]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_75_fu_170_reg[40]_i_1 
       (.CI(\empty_75_fu_170_reg[32]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_75_fu_170_reg[40]_i_1_n_12 ,\empty_75_fu_170_reg[40]_i_1_n_13 ,\empty_75_fu_170_reg[40]_i_1_n_14 ,\empty_75_fu_170_reg[40]_i_1_n_15 ,\empty_75_fu_170_reg[40]_i_1_n_16 ,\empty_75_fu_170_reg[40]_i_1_n_17 ,\empty_75_fu_170_reg[40]_i_1_n_18 ,\empty_75_fu_170_reg[40]_i_1_n_19 }),
        .DI({\empty_75_fu_170[40]_i_2_n_12 ,\empty_75_fu_170[40]_i_3_n_12 ,\empty_75_fu_170[40]_i_4_n_12 ,\empty_75_fu_170[40]_i_5_n_12 ,\empty_75_fu_170[40]_i_6_n_12 ,\empty_75_fu_170[40]_i_7_n_12 ,\empty_75_fu_170[40]_i_8_n_12 ,\empty_75_fu_170[40]_i_9_n_12 }),
        .O(\ap_CS_fsm_reg[15]_rep_3 ),
        .S({\empty_75_fu_170[40]_i_10_n_12 ,\empty_75_fu_170[40]_i_11_n_12 ,\empty_75_fu_170[40]_i_12_n_12 ,\empty_75_fu_170[40]_i_13_n_12 ,\empty_75_fu_170[40]_i_14_n_12 ,\empty_75_fu_170[40]_i_15_n_12 ,\empty_75_fu_170[40]_i_16_n_12 ,\empty_75_fu_170[40]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_75_fu_170_reg[48]_i_1 
       (.CI(\empty_75_fu_170_reg[40]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_75_fu_170_reg[48]_i_1_n_12 ,\empty_75_fu_170_reg[48]_i_1_n_13 ,\empty_75_fu_170_reg[48]_i_1_n_14 ,\empty_75_fu_170_reg[48]_i_1_n_15 ,\empty_75_fu_170_reg[48]_i_1_n_16 ,\empty_75_fu_170_reg[48]_i_1_n_17 ,\empty_75_fu_170_reg[48]_i_1_n_18 ,\empty_75_fu_170_reg[48]_i_1_n_19 }),
        .DI({\empty_75_fu_170[48]_i_2_n_12 ,\empty_75_fu_170[48]_i_3_n_12 ,\empty_75_fu_170[48]_i_4_n_12 ,\empty_75_fu_170[48]_i_5_n_12 ,\empty_75_fu_170[48]_i_6_n_12 ,\empty_75_fu_170[48]_i_7_n_12 ,\empty_75_fu_170[48]_i_8_n_12 ,\empty_75_fu_170[48]_i_9_n_12 }),
        .O(\ap_CS_fsm_reg[15]_rep_4 ),
        .S({\empty_75_fu_170[48]_i_10_n_12 ,\empty_75_fu_170[48]_i_11_n_12 ,\empty_75_fu_170[48]_i_12_n_12 ,\empty_75_fu_170[48]_i_13_n_12 ,\empty_75_fu_170[48]_i_14_n_12 ,\empty_75_fu_170[48]_i_15_n_12 ,\empty_75_fu_170[48]_i_16_n_12 ,\empty_75_fu_170[48]_i_17_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_75_fu_170_reg[56]_i_1 
       (.CI(\empty_75_fu_170_reg[48]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\NLW_empty_75_fu_170_reg[56]_i_1_CO_UNCONNECTED [7],\empty_75_fu_170_reg[56]_i_1_n_13 ,\empty_75_fu_170_reg[56]_i_1_n_14 ,\empty_75_fu_170_reg[56]_i_1_n_15 ,\empty_75_fu_170_reg[56]_i_1_n_16 ,\empty_75_fu_170_reg[56]_i_1_n_17 ,\empty_75_fu_170_reg[56]_i_1_n_18 ,\empty_75_fu_170_reg[56]_i_1_n_19 }),
        .DI({1'b0,\empty_75_fu_170[56]_i_2_n_12 ,\empty_75_fu_170[56]_i_3_n_12 ,\empty_75_fu_170[56]_i_4_n_12 ,\empty_75_fu_170[56]_i_5_n_12 ,\empty_75_fu_170[56]_i_6_n_12 ,\empty_75_fu_170[56]_i_7_n_12 ,\empty_75_fu_170[56]_i_8_n_12 }),
        .O(\ap_CS_fsm_reg[15]_rep_5 ),
        .S({\empty_75_fu_170[56]_i_9_n_12 ,\empty_75_fu_170[56]_i_10_n_12 ,\empty_75_fu_170[56]_i_11_n_12 ,\empty_75_fu_170[56]_i_12_n_12 ,\empty_75_fu_170[56]_i_13_n_12 ,\empty_75_fu_170[56]_i_14_n_12 ,\empty_75_fu_170[56]_i_15_n_12 ,\empty_75_fu_170[56]_i_16_n_12 }));
  (* ADDER_THRESHOLD = "16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \empty_75_fu_170_reg[8]_i_1 
       (.CI(\empty_75_fu_170_reg[0]_i_1_n_12 ),
        .CI_TOP(1'b0),
        .CO({\empty_75_fu_170_reg[8]_i_1_n_12 ,\empty_75_fu_170_reg[8]_i_1_n_13 ,\empty_75_fu_170_reg[8]_i_1_n_14 ,\empty_75_fu_170_reg[8]_i_1_n_15 ,\empty_75_fu_170_reg[8]_i_1_n_16 ,\empty_75_fu_170_reg[8]_i_1_n_17 ,\empty_75_fu_170_reg[8]_i_1_n_18 ,\empty_75_fu_170_reg[8]_i_1_n_19 }),
        .DI({\empty_75_fu_170[8]_i_2_n_12 ,\empty_75_fu_170[8]_i_3_n_12 ,\empty_75_fu_170[8]_i_4_n_12 ,\empty_75_fu_170[8]_i_5_n_12 ,\empty_75_fu_170[8]_i_6_n_12 ,\empty_75_fu_170[8]_i_7_n_12 ,\empty_75_fu_170[8]_i_8_n_12 ,\empty_75_fu_170[8]_i_9_n_12 }),
        .O(\ap_CS_fsm_reg[15]_rep ),
        .S({\empty_75_fu_170[8]_i_10_n_12 ,\empty_75_fu_170[8]_i_11_n_12 ,\empty_75_fu_170[8]_i_12_n_12 ,\empty_75_fu_170[8]_i_13_n_12 ,\empty_75_fu_170[8]_i_14_n_12 ,\empty_75_fu_170[8]_i_15_n_12 ,\empty_75_fu_170[8]_i_16_n_12 ,\empty_75_fu_170[8]_i_17_n_12 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1[15],indata_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB2),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:32],P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,Gsm_LPC_Analysis,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "Gsm_LPC_Analysis,Vivado 2023.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (indata_ce0,
    indata_we0,
    indata_ce1,
    indata_we1,
    LARc_ce0,
    LARc_we0,
    LARc_ce1,
    LARc_we1,
    ap_clk,
    ap_rst,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    indata_address0,
    indata_d0,
    indata_q0,
    indata_address1,
    indata_d1,
    indata_q1,
    LARc_address0,
    LARc_d0,
    LARc_q0,
    LARc_address1,
    LARc_d1,
    LARc_q1);
  output indata_ce0;
  output indata_we0;
  output indata_ce1;
  output indata_we1;
  output LARc_ce0;
  output LARc_we0;
  output LARc_ce1;
  output LARc_we1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_RESET ap_rst, FREQ_HZ 125000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input ap_rst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start" *) input ap_start;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done" *) output ap_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle" *) output ap_idle;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready" *) output ap_ready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 indata_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME indata_address0, LAYERED_METADATA undef" *) output [7:0]indata_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 indata_d0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME indata_d0, LAYERED_METADATA undef" *) output [15:0]indata_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 indata_q0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME indata_q0, LAYERED_METADATA undef" *) input [15:0]indata_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 indata_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME indata_address1, LAYERED_METADATA undef" *) output [7:0]indata_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 indata_d1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME indata_d1, LAYERED_METADATA undef" *) output [15:0]indata_d1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 indata_q1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME indata_q1, LAYERED_METADATA undef" *) input [15:0]indata_q1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 LARc_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME LARc_address0, LAYERED_METADATA undef" *) output [2:0]LARc_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 LARc_d0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME LARc_d0, LAYERED_METADATA undef" *) output [15:0]LARc_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 LARc_q0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME LARc_q0, LAYERED_METADATA undef" *) input [15:0]LARc_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 LARc_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME LARc_address1, LAYERED_METADATA undef" *) output [2:0]LARc_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 LARc_d1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME LARc_d1, LAYERED_METADATA undef" *) output [15:0]LARc_d1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 LARc_q1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME LARc_q1, LAYERED_METADATA undef" *) input [15:0]LARc_q1;

  wire \<const0> ;
  wire [2:0]LARc_address0;
  wire [2:0]LARc_address1;
  wire LARc_ce0;
  wire LARc_ce1;
  wire [15:0]LARc_d0;
  wire [6:0]\^LARc_d1 ;
  wire [15:0]LARc_q0;
  wire [15:0]LARc_q1;
  wire LARc_we0;
  wire LARc_we1;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst;
  wire ap_start;
  wire [7:0]indata_address0;
  wire [7:0]indata_address1;
  wire indata_ce0;
  wire indata_ce1;
  wire [15:0]indata_d0;
  wire [15:0]indata_d1;
  wire [15:0]indata_q0;
  wire [15:0]indata_q1;
  wire indata_we0;
  wire indata_we1;
  wire [15:7]NLW_inst_LARc_d1_UNCONNECTED;

  assign LARc_d1[15] = \<const0> ;
  assign LARc_d1[14] = \<const0> ;
  assign LARc_d1[13] = \<const0> ;
  assign LARc_d1[12] = \<const0> ;
  assign LARc_d1[11] = \<const0> ;
  assign LARc_d1[10] = \<const0> ;
  assign LARc_d1[9] = \<const0> ;
  assign LARc_d1[8] = \<const0> ;
  assign LARc_d1[7] = \<const0> ;
  assign LARc_d1[6:0] = \^LARc_d1 [6:0];
  GND GND
       (.G(\<const0> ));
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_pp0_stage0 = "7'b0010000" *) 
  (* ap_ST_fsm_state1 = "7'b0000001" *) 
  (* ap_ST_fsm_state2 = "7'b0000010" *) 
  (* ap_ST_fsm_state3 = "7'b0000100" *) 
  (* ap_ST_fsm_state4 = "7'b0001000" *) 
  (* ap_ST_fsm_state7 = "7'b0100000" *) 
  (* ap_ST_fsm_state8 = "7'b1000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Gsm_LPC_Analysis inst
       (.LARc_address0(LARc_address0),
        .LARc_address1(LARc_address1),
        .LARc_ce0(LARc_ce0),
        .LARc_ce1(LARc_ce1),
        .LARc_d0(LARc_d0),
        .LARc_d1({NLW_inst_LARc_d1_UNCONNECTED[15:7],\^LARc_d1 }),
        .LARc_q0(LARc_q0),
        .LARc_q1(LARc_q1),
        .LARc_we0(LARc_we0),
        .LARc_we1(LARc_we1),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_idle(ap_idle),
        .ap_ready(ap_ready),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .indata_address0(indata_address0),
        .indata_address1(indata_address1),
        .indata_ce0(indata_ce0),
        .indata_ce1(indata_ce1),
        .indata_d0(indata_d0),
        .indata_d1(indata_d1),
        .indata_q0(indata_q0),
        .indata_q1(indata_q1),
        .indata_we0(indata_we0),
        .indata_we1(indata_we1));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
