// Seed: 2011066287
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_10;
  wire id_11 = id_6;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    input supply0 id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri id_5,
    output supply1 id_6,
    input wand id_7,
    output wor id_8,
    input tri0 id_9,
    input tri id_10,
    input supply1 id_11,
    input tri0 id_12,
    input wor id_13
);
  wire id_15;
  tri1 id_16 = id_9;
  module_0(
      id_15, id_15, id_15, id_15, id_15, id_15, id_15, id_15, id_15
  );
  assign id_16 = {id_10, 1, id_2, id_10};
endmodule
