#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jul  7 15:49:49 2022
# Process ID: 9232
# Current directory: C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3568 C:\Users\Ravindu Nagasinghe\Desktop\project_FINAL\project_FINAL.xpr
# Log file: C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/vivado.log
# Journal file: C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/pahan/AppData/Roaming/Xilinx/Vivado/2021.2/xhub/board_store/xilinx_board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 758.098 ; gain = 71.938
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 774.289 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba5777b254fa4f50822a107738386063 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_behav -key {Behavioral:sim_1:Functional:Processor} -tclbatch {Processor.tcl} -view {{C:/Users/Ravindu Nagasinghe/Desktop/project_1/Processor_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/Ravindu Nagasinghe/Desktop/project_1/Processor_behav.wcfg}
source Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 786.617 ; gain = 12.328
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 786.617 ; gain = 12.328
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 835.215 ; gain = 28.312
current_wave_config {Processor_behav.wcfg}
Processor_behav.wcfg
add_wave {{/Processor/PC/instruction_address}} 
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 958.621 ; gain = 103.242
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 964.168 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 964.168 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba5777b254fa4f50822a107738386063 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 964.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 964.168 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 964.168 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:53 . Memory (MB): peak = 964.168 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 967.617 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 967.617 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba5777b254fa4f50822a107738386063 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:30 . Memory (MB): peak = 967.617 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:30 . Memory (MB): peak = 967.617 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 967.617 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:46 . Memory (MB): peak = 967.617 ; gain = 0.000
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 967.695 ; gain = 0.078
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 969.875 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 969.875 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba5777b254fa4f50822a107738386063 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 969.875 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 969.875 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 969.875 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:46 . Memory (MB): peak = 969.875 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 969.875 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 969.875 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba5777b254fa4f50822a107738386063 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 969.875 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 969.875 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 969.875 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:44 . Memory (MB): peak = 969.875 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 970.660 ; gain = 0.785
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 974.113 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba5777b254fa4f50822a107738386063 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 974.113 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:28 . Memory (MB): peak = 974.113 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 974.113 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 974.113 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 974.414 ; gain = 0.301
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 976.613 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba5777b254fa4f50822a107738386063 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 976.613 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 976.613 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 976.613 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:45 . Memory (MB): peak = 976.613 ; gain = 0.000
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 979.129 ; gain = 2.516
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Accumilator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumilator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/B_Bus_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_Bus_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Instruction_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MBRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBRU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/ProgamCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgamCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 982.891 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ravindu Nagasinghe/Desktop/project_FINAL/project_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ba5777b254fa4f50822a107738386063 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Instruction_Ram
Compiling module xil_defaultlib.MBRU
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Accumilator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ProgamCounter
Compiling module xil_defaultlib.B_Bus_Mux
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:28 . Memory (MB): peak = 982.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:29 . Memory (MB): peak = 982.891 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 982.891 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:48 . Memory (MB): peak = 982.891 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Processor/en} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/Processor/en} -radix hex {1 0ns}
add_force {/Processor/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 982.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul  7 18:19:39 2022...
