<dec f='llvm/llvm/include/llvm/Analysis/TargetTransformInfo.h' l='734' type='unsigned int llvm::TargetTransformInfo::getRegisterBitWidth(bool Vector) const'/>
<doc f='llvm/llvm/include/llvm/Analysis/TargetTransformInfo.h' l='733'>/// \return The width of the largest scalar or vector register type.</doc>
<def f='llvm/llvm/lib/Analysis/TargetTransformInfo.cpp' l='359' ll='361' type='unsigned int llvm::TargetTransformInfo::getRegisterBitWidth(bool Vector) const'/>
<use f='llvm/llvm/lib/Transforms/Vectorize/LoopVectorize.cpp' l='4750' u='c' c='_ZN4llvm26LoopVectorizationCostModel20computeFeasibleMaxVFEbj'/>
<use f='llvm/llvm/lib/Transforms/Vectorize/LoopVectorize.cpp' l='5158' u='c' c='_ZN4llvm26LoopVectorizationCostModel22calculateRegisterUsageENS_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/Transforms/Vectorize/LoopVectorize.cpp' l='6151' u='c' c='_ZN4llvm24LoopVectorizationPlanner21planInVPlanNativePathEbj'/>
<use f='llvm/llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp' l='514' u='c' c='_ZN4llvm13slpvectorizer7BoUpSLPC1EPNS_8FunctionEPNS_15ScalarEvolutionEPNS_19TargetTransformInfoEPNS_17TargetLibraryInfoEPNS_9AAResultsEPNS_8LoopInfoEP14395826'/>
