#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x149e22e40 .scope module, "counter_check" "counter_check" 2 186;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "cnt";
    .port_info 1 /OUTPUT 1 "cnt2";
L_0x600002fc41c0 .functor AND 1, L_0x6000035c9220, L_0x6000035c92c0, C4<1>, C4<1>;
L_0x600002fc40e0 .functor AND 1, L_0x600002fc41c0, L_0x6000035c90e0, C4<1>, C4<1>;
v0x6000036ccd80_0 .net *"_ivl_1", 0 0, L_0x6000035c9220;  1 drivers
v0x6000036cce10_0 .net *"_ivl_3", 0 0, L_0x6000035c92c0;  1 drivers
v0x6000036ccea0_0 .net *"_ivl_4", 0 0, L_0x600002fc41c0;  1 drivers
v0x6000036ccf30_0 .net *"_ivl_7", 0 0, L_0x6000035c90e0;  1 drivers
o0x1400400d0 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x6000036ccfc0_0 .net "cnt", 2 0, o0x1400400d0;  0 drivers
v0x6000036cd050_0 .net "cnt2", 0 0, L_0x600002fc40e0;  1 drivers
L_0x6000035c9220 .part o0x1400400d0, 2, 1;
L_0x6000035c92c0 .part o0x1400400d0, 1, 1;
L_0x6000035c90e0 .part o0x1400400d0, 0, 1;
S_0x149e20f70 .scope module, "parametrized_right_shifter" "parametrized_right_shifter" 2 136;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 4 "shift_pos";
    .port_info 5 /INPUT 17 "in";
    .port_info 6 /OUTPUT 17 "out";
P_0x6000011d9d00 .param/l "WIDTH" 0 2 137, +C4<00000000000000000000000000010001>;
o0x140040190 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000036cd0e0_0 .net "clk", 0 0, o0x140040190;  0 drivers
o0x1400401c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000036cd170_0 .net "enable", 0 0, o0x1400401c0;  0 drivers
o0x1400401f0 .functor BUFZ 17, C4<zzzzzzzzzzzzzzzzz>; HiZ drive
v0x6000036cd200_0 .net "in", 16 0, o0x1400401f0;  0 drivers
o0x140040220 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000036cd290_0 .net "load", 0 0, o0x140040220;  0 drivers
v0x6000036cd320_0 .var "out", 16 0;
o0x140040280 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000036cd3b0_0 .net "rst_b", 0 0, o0x140040280;  0 drivers
o0x1400402b0 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x6000036cd440_0 .net "shift_pos", 3 0, o0x1400402b0;  0 drivers
E_0x6000011d9e80/0 .event negedge, v0x6000036cd3b0_0;
E_0x6000011d9e80/1 .event posedge, v0x6000036cd0e0_0;
E_0x6000011d9e80 .event/or E_0x6000011d9e80/0, E_0x6000011d9e80/1;
S_0x149e246b0 .scope module, "single_left_shifter" "single_left_shifter" 2 97;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 17 "in";
    .port_info 5 /OUTPUT 17 "out";
P_0x6000011d9dc0 .param/l "WIDTH" 0 2 98, +C4<00000000000000000000000000010001>;
o0x140040430 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000036cd4d0_0 .net "clk", 0 0, o0x140040430;  0 drivers
o0x140040460 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000036cd560_0 .net "enable", 0 0, o0x140040460;  0 drivers
o0x140040490 .functor BUFZ 17, C4<zzzzzzzzzzzzzzzzz>; HiZ drive
v0x6000036cd5f0_0 .net "in", 16 0, o0x140040490;  0 drivers
o0x1400404c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000036cd680_0 .net "load", 0 0, o0x1400404c0;  0 drivers
v0x6000036cd710_0 .var "out", 16 0;
o0x140040520 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000036cd7a0_0 .net "rst_b", 0 0, o0x140040520;  0 drivers
E_0x6000011d9d80/0 .event negedge, v0x6000036cd7a0_0;
E_0x6000011d9d80/1 .event posedge, v0x6000036cd4d0_0;
E_0x6000011d9d80 .event/or E_0x6000011d9d80/0, E_0x6000011d9d80/1;
S_0x149e23f40 .scope module, "srt2_divider_tb" "srt2_divider_tb" 2 666;
 .timescale 0 0;
v0x6000036c4a20_0 .var "begin_op", 0 0;
v0x6000036c4ab0_0 .var "clk", 0 0;
v0x6000036c4b40_0 .net "cnt1", 0 0, v0x6000036c4480_0;  1 drivers
o0x1400414e0 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x6000036c4bd0_0 .net "cnt2", 2 0, o0x1400414e0;  0 drivers
v0x6000036c4c60_0 .net "ctrl_sig", 13 0, v0x6000036cdb00_0;  1 drivers
v0x6000036c4cf0_0 .var/s "inbus", 7 0;
v0x6000036c4d80_0 .var "op_code", 1 0;
RS_0x1400420e0 .resolv tri, v0x6000036c0b40_0, v0x6000036c0e10_0;
v0x6000036c4e10_0 .net8/s "outbus", 7 0, RS_0x1400420e0;  2 drivers
v0x6000036c4ea0_0 .var "rst_b", 0 0;
S_0x149e0d4b0 .scope module, "control" "control_unit" 2 680, 2 492 0, S_0x149e23f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "begin_op";
    .port_info 3 /INPUT 2 "op_code";
    .port_info 4 /INPUT 3 "ctrl_bits";
    .port_info 5 /INPUT 1 "count1";
    .port_info 6 /INPUT 3 "count2";
    .port_info 7 /INPUT 1 "m7";
    .port_info 8 /OUTPUT 14 "ctrl_sig";
    .port_info 9 /OUTPUT 1 "end_op";
P_0x14a00d000 .param/l "ADD_TERM" 1 2 511, C4<00110>;
P_0x14a00d040 .param/l "CHECK_CNT1" 1 2 518, C4<01101>;
P_0x14a00d080 .param/l "CHECK_CNT2" 1 2 513, C4<01000>;
P_0x14a00d0c0 .param/l "CHECK_CTRL_BITS" 1 2 510, C4<00101>;
P_0x14a00d100 .param/l "CHECK_LEADING_ZEROS" 1 2 508, C4<00011>;
P_0x14a00d140 .param/l "CHECK_MSB" 1 2 515, C4<01010>;
P_0x14a00d180 .param/l "COMPUTE_Q" 1 2 517, C4<01100>;
P_0x14a00d1c0 .param/l "CORRECTION_STEP" 1 2 516, C4<01011>;
P_0x14a00d200 .param/l "COUNT_UP" 1 2 514, C4<01001>;
P_0x14a00d240 .param/l "IDLE" 1 2 505, C4<00000>;
P_0x14a00d280 .param/l "LOAD1" 1 2 506, C4<00001>;
P_0x14a00d2c0 .param/l "LOAD2" 1 2 507, C4<00010>;
P_0x14a00d300 .param/l "OUT1" 1 2 520, C4<01111>;
P_0x14a00d340 .param/l "OUT2" 1 2 521, C4<10000>;
P_0x14a00d380 .param/l "RIGHT_SHIFT" 1 2 519, C4<01110>;
P_0x14a00d3c0 .param/l "SHIFT_LEFT" 1 2 509, C4<00100>;
P_0x14a00d400 .param/l "SUBSTRACT_TERM" 1 2 512, C4<00111>;
v0x6000036cd830_0 .net "begin_op", 0 0, v0x6000036c4a20_0;  1 drivers
v0x6000036cd8c0_0 .net "clk", 0 0, v0x6000036c4ab0_0;  1 drivers
o0x1400406d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000036cd950_0 .net "count1", 0 0, o0x1400406d0;  0 drivers
o0x140040700 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x6000036cd9e0_0 .net "count2", 2 0, o0x140040700;  0 drivers
o0x140040730 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x6000036cda70_0 .net "ctrl_bits", 2 0, o0x140040730;  0 drivers
v0x6000036cdb00_0 .var "ctrl_sig", 13 0;
v0x6000036cdb90_0 .var "end_op", 0 0;
o0x1400407c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000036cdc20_0 .net "m7", 0 0, o0x1400407c0;  0 drivers
v0x6000036cdcb0_0 .var "next_state", 4 0;
v0x6000036cdd40_0 .net "op_code", 1 0, v0x6000036c4d80_0;  1 drivers
v0x6000036cddd0_0 .net "rst_b", 0 0, v0x6000036c4ea0_0;  1 drivers
v0x6000036cde60_0 .var "state", 4 0;
E_0x6000011da3c0/0 .event negedge, v0x6000036cddd0_0;
E_0x6000011da3c0/1 .event posedge, v0x6000036cd8c0_0;
E_0x6000011da3c0 .event/or E_0x6000011da3c0/0, E_0x6000011da3c0/1;
E_0x6000011da400/0 .event anyedge, v0x6000036cde60_0, v0x6000036cd830_0, v0x6000036cdc20_0, v0x6000036cda70_0;
E_0x6000011da400/1 .event anyedge, v0x6000036cd9e0_0, v0x6000036cd950_0;
E_0x6000011da400 .event/or E_0x6000011da400/0, E_0x6000011da400/1;
S_0x149e0d620 .scope module, "uut" "srt2_divider" 2 689, 2 230 0, S_0x149e23f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 8 "inbus";
    .port_info 3 /INPUT 14 "c";
    .port_info 4 /OUTPUT 1 "cnt1";
    .port_info 5 /OUTPUT 3 "cnt2";
    .port_info 6 /OUTPUT 8 "outbus";
L_0x600002fc42a0 .functor AND 1, L_0x6000035c8460, L_0x6000035c9900, C4<1>, C4<1>;
L_0x600002fc4310 .functor AND 1, L_0x6000035c9f40, L_0x6000035c9fe0, C4<1>, C4<1>;
L_0x600002fc43f0 .functor AND 1, L_0x6000035ca6c0, L_0x6000035ca760, C4<1>, C4<1>;
L_0x600002fc4460 .functor AND 1, L_0x600002fc43f0, L_0x6000035ca800, C4<1>, C4<1>;
L_0x600002fc44d0 .functor AND 1, L_0x6000035ca8a0, L_0x6000035ca940, C4<1>, C4<1>;
L_0x600002fc4540 .functor AND 1, L_0x600002fc44d0, L_0x6000035ca9e0, C4<1>, C4<1>;
L_0x600002fc45b0 .functor AND 1, L_0x6000035cab20, L_0x6000035cabc0, C4<1>, C4<1>;
L_0x600002fc4620 .functor AND 1, L_0x6000035cac60, L_0x6000035cad00, C4<1>, C4<1>;
RS_0x140040b20 .resolv tri, v0x6000036ceeb0_0, v0x6000036c10e0_0, L_0x6000035c8b40, L_0x6000035cae40;
v0x6000036c2880_0 .net8 "A", 8 0, RS_0x140040b20;  4 drivers
v0x6000036c2910_0 .net "A_out", 8 0, L_0x6000035c8dc0;  1 drivers
RS_0x140041000 .resolv tri, v0x6000036cf720_0, L_0x6000035c94a0;
v0x6000036c29a0_0 .net8 "M", 7 0, RS_0x140041000;  2 drivers
v0x6000036c2a30_0 .net "M_0", 8 0, v0x6000036cf9f0_0;  1 drivers
v0x6000036c2ac0_0 .net "M_1", 8 0, L_0x6000035c8780;  1 drivers
v0x6000036c2b50_0 .net "M_selected", 8 0, v0x6000036c1a70_0;  1 drivers
RS_0x140040d90 .resolv tri, v0x6000036cfcc0_0, v0x6000036c13b0_0, v0x6000036c1680_0, L_0x6000035c9720;
v0x6000036c2be0_0 .net8 "Q", 7 0, RS_0x140040d90;  4 drivers
v0x6000036c2c70_0 .net "Q0_ctrl", 0 0, L_0x6000035c9c20;  1 drivers
v0x6000036c2d00_0 .net "Q0_star_ctrl", 0 0, L_0x6000035ca080;  1 drivers
v0x6000036c2d90_0 .net "Q_final", 7 0, L_0x6000035ca620;  1 drivers
v0x6000036c2e20_0 .net "Q_new", 7 0, L_0x6000035c9d60;  1 drivers
v0x6000036c2eb0_0 .net "Q_shifted", 7 0, L_0x6000035c9860;  1 drivers
RS_0x140041a80 .resolv tri, v0x6000036cbb10_0, v0x6000036c0510_0, v0x6000036c1950_0;
v0x6000036c2f40_0 .net8 "Q_star", 7 0, RS_0x140041a80;  3 drivers
v0x6000036c2fd0_0 .net "Q_star_neg", 7 0, L_0x6000035ca3a0;  1 drivers
v0x6000036c3060_0 .net "Q_star_new", 7 0, L_0x6000035ca1c0;  1 drivers
v0x6000036c30f0_0 .net "Q_star_shifted", 7 0, L_0x6000035c9ea0;  1 drivers
v0x6000036c3180_0 .net *"_ivl_100", 0 0, L_0x600002fc43f0;  1 drivers
v0x6000036c3210_0 .net *"_ivl_103", 0 0, L_0x6000035ca800;  1 drivers
v0x6000036c32a0_0 .net *"_ivl_107", 0 0, L_0x6000035ca8a0;  1 drivers
v0x6000036c3330_0 .net *"_ivl_109", 0 0, L_0x6000035ca940;  1 drivers
v0x6000036c33c0_0 .net *"_ivl_110", 0 0, L_0x600002fc44d0;  1 drivers
v0x6000036c3450_0 .net *"_ivl_113", 0 0, L_0x6000035ca9e0;  1 drivers
v0x6000036c34e0_0 .net *"_ivl_119", 0 0, L_0x6000035cab20;  1 drivers
v0x6000036c3570_0 .net *"_ivl_121", 0 0, L_0x6000035cabc0;  1 drivers
v0x6000036c3600_0 .net *"_ivl_125", 0 0, L_0x6000035cac60;  1 drivers
v0x6000036c3690_0 .net *"_ivl_127", 0 0, L_0x6000035cad00;  1 drivers
v0x6000036c3720_0 .net *"_ivl_133", 7 0, L_0x6000035cada0;  1 drivers
L_0x140078400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000036c37b0_0 .net/2s *"_ivl_137", 0 0, L_0x140078400;  1 drivers
v0x6000036c3840_0 .net *"_ivl_29", 0 0, L_0x6000035c8fa0;  1 drivers
v0x6000036c38d0_0 .net *"_ivl_47", 6 0, L_0x6000035c8500;  1 drivers
L_0x1400781c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000036c3960_0 .net/2u *"_ivl_48", 0 0, L_0x1400781c0;  1 drivers
v0x6000036c39f0_0 .net *"_ivl_53", 0 0, L_0x6000035c8460;  1 drivers
v0x6000036c3a80_0 .net *"_ivl_55", 0 0, L_0x6000035c9900;  1 drivers
v0x6000036c3b10_0 .net *"_ivl_56", 0 0, L_0x600002fc42a0;  1 drivers
L_0x140078208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000036c3ba0_0 .net/2u *"_ivl_58", 0 0, L_0x140078208;  1 drivers
L_0x140078250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000036c3c30_0 .net/2u *"_ivl_60", 0 0, L_0x140078250;  1 drivers
v0x6000036c3cc0_0 .net *"_ivl_65", 6 0, L_0x6000035c9cc0;  1 drivers
v0x6000036c3d50_0 .net *"_ivl_69", 6 0, L_0x6000035c9e00;  1 drivers
L_0x140078298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000036c3de0_0 .net/2u *"_ivl_70", 0 0, L_0x140078298;  1 drivers
v0x6000036c3e70_0 .net *"_ivl_75", 0 0, L_0x6000035c9f40;  1 drivers
v0x6000036c3f00_0 .net *"_ivl_77", 0 0, L_0x6000035c9fe0;  1 drivers
v0x6000036c4000_0 .net *"_ivl_78", 0 0, L_0x600002fc4310;  1 drivers
L_0x1400782e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000036c4090_0 .net/2u *"_ivl_80", 0 0, L_0x1400782e0;  1 drivers
L_0x140078328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000036c4120_0 .net/2u *"_ivl_82", 0 0, L_0x140078328;  1 drivers
v0x6000036c41b0_0 .net *"_ivl_87", 6 0, L_0x6000035ca120;  1 drivers
v0x6000036c4240_0 .net *"_ivl_97", 0 0, L_0x6000035ca6c0;  1 drivers
v0x6000036c42d0_0 .net *"_ivl_99", 0 0, L_0x6000035ca760;  1 drivers
v0x6000036c4360_0 .net "c", 13 0, v0x6000036cdb00_0;  alias, 1 drivers
v0x6000036c43f0_0 .net "clk", 0 0, v0x6000036c4ab0_0;  alias, 1 drivers
v0x6000036c4480_0 .var "cnt1", 0 0;
v0x6000036c4510_0 .net "cnt2", 2 0, o0x1400414e0;  alias, 0 drivers
L_0x1400780a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0x140041120 .resolv tri, v0x6000036cec70_0, v0x6000036cf180_0, v0x6000036ca370_0, L_0x1400780a0;
v0x6000036c45a0_0 .net8 "counter1", 0 0, RS_0x140041120;  4 drivers
RS_0x140041510 .resolv tri, v0x6000036cf450_0, v0x6000036c01b0_0;
v0x6000036c4630_0 .net8 "counter2", 2 0, RS_0x140041510;  2 drivers
v0x6000036c46c0_0 .net "ctrl_bits", 2 0, L_0x6000035c8d20;  1 drivers
v0x6000036c4750_0 .net/s "inbus", 7 0, v0x6000036c4cf0_0;  1 drivers
v0x6000036c47e0_0 .net "lz", 3 0, v0x6000036cea30_0;  1 drivers
v0x6000036c4870_0 .net8/s "outbus", 7 0, RS_0x1400420e0;  alias, 2 drivers
v0x6000036c4900_0 .net "rst_b", 0 0, v0x6000036c4ea0_0;  alias, 1 drivers
v0x6000036c4990_0 .net "shift_out", 24 0, v0x6000036c07e0_0;  1 drivers
L_0x6000035c9180 .part v0x6000036cdb00_0, 0, 1;
L_0x6000035c9360 .part v0x6000036cdb00_0, 0, 1;
L_0x6000035c9400 .part v0x6000036cdb00_0, 0, 1;
L_0x6000035c95e0 .part v0x6000036cdb00_0, 0, 1;
L_0x6000035c9680 .part v0x6000036cdb00_0, 1, 1;
L_0x6000035c99a0 .part v0x6000036cdb00_0, 1, 1;
L_0x6000035c9a40 .part v0x6000036cdb00_0, 2, 1;
L_0x6000035c9ae0 .concat [ 8 8 9 0], RS_0x140041000, RS_0x140040d90, RS_0x140040b20;
L_0x6000035c9540 .part v0x6000036cdb00_0, 2, 1;
L_0x6000035c8f00 .part v0x6000036cdb00_0, 1, 1;
L_0x6000035c8fa0 .part RS_0x140041000, 7, 1;
L_0x6000035c86e0 .concat [ 8 1 0 0], RS_0x140041000, L_0x6000035c8fa0;
L_0x6000035c85a0 .part v0x6000036cdb00_0, 1, 1;
L_0x6000035c8640 .part v0x6000036cdb00_0, 2, 1;
L_0x6000035c8c80 .part v0x6000036cdb00_0, 2, 1;
L_0x6000035c8d20 .part RS_0x140040b20, 6, 3;
L_0x6000035c8960 .part v0x6000036cdb00_0, 6, 1;
L_0x6000035c8a00 .part v0x6000036cdb00_0, 7, 1;
L_0x6000035c8e60 .part v0x6000036cdb00_0, 6, 1;
L_0x6000035c8500 .part RS_0x140040d90, 0, 7;
L_0x6000035c9860 .concat [ 1 7 0 0], L_0x1400781c0, L_0x6000035c8500;
L_0x6000035c8460 .part v0x6000036cdb00_0, 3, 1;
L_0x6000035c9900 .part v0x6000036cdb00_0, 4, 1;
L_0x6000035c9c20 .functor MUXZ 1, L_0x140078250, L_0x140078208, L_0x600002fc42a0, C4<>;
L_0x6000035c9cc0 .part L_0x6000035c9860, 1, 7;
L_0x6000035c9d60 .concat [ 1 7 0 0], L_0x6000035c9c20, L_0x6000035c9cc0;
L_0x6000035c9e00 .part RS_0x140040d90, 0, 7;
L_0x6000035c9ea0 .concat [ 1 7 0 0], L_0x140078298, L_0x6000035c9e00;
L_0x6000035c9f40 .part v0x6000036cdb00_0, 3, 1;
L_0x6000035c9fe0 .part v0x6000036cdb00_0, 5, 1;
L_0x6000035ca080 .functor MUXZ 1, L_0x140078328, L_0x1400782e0, L_0x600002fc4310, C4<>;
L_0x6000035ca120 .part L_0x6000035c9ea0, 1, 7;
L_0x6000035ca1c0 .concat [ 1 7 0 0], L_0x6000035ca080, L_0x6000035ca120;
L_0x6000035ca260 .part v0x6000036cdb00_0, 3, 1;
L_0x6000035ca300 .part v0x6000036cdb00_0, 3, 1;
L_0x6000035ca440 .part v0x6000036cdb00_0, 1, 1;
L_0x6000035ca6c0 .part v0x6000036cdb00_0, 6, 1;
L_0x6000035ca760 .part v0x6000036cdb00_0, 7, 1;
L_0x6000035ca800 .part v0x6000036cdb00_0, 10, 1;
L_0x6000035ca8a0 .part v0x6000036cdb00_0, 6, 1;
L_0x6000035ca940 .part v0x6000036cdb00_0, 7, 1;
L_0x6000035ca9e0 .part v0x6000036cdb00_0, 10, 1;
L_0x6000035caa80 .part v0x6000036cdb00_0, 6, 1;
L_0x6000035cab20 .part v0x6000036cdb00_0, 6, 1;
L_0x6000035cabc0 .part v0x6000036cdb00_0, 9, 1;
L_0x6000035cac60 .part v0x6000036cdb00_0, 6, 1;
L_0x6000035cad00 .part v0x6000036cdb00_0, 9, 1;
L_0x6000035cada0 .part RS_0x140040b20, 1, 8;
L_0x6000035cae40 .concat8 [ 8 1 0 0], L_0x6000035cada0, L_0x140078400;
L_0x6000035caee0 .part v0x6000036cdb00_0, 11, 1;
L_0x6000035caf80 .part v0x6000036cdb00_0, 12, 1;
L_0x6000035cb020 .part v0x6000036cdb00_0, 13, 1;
L_0x6000035cb0c0 .part RS_0x140040b20, 0, 8;
S_0x149e05ee0 .scope module, "adder_A_M" "adder" 2 379, 2 19 0, S_0x149e0d620;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 9 "b";
    .port_info 3 /INPUT 1 "carry_in";
    .port_info 4 /OUTPUT 9 "result";
P_0x6000011da480 .param/l "WIDTH" 0 2 20, +C4<00000000000000000000000000001001>;
v0x6000036cdef0_0 .net *"_ivl_0", 8 0, L_0x6000035c8820;  1 drivers
L_0x140078448 .functor BUFT 1, C4<00000000z>, C4<0>, C4<0>, C4<0>;
v0x6000036cdf80_0 .net *"_ivl_2", 8 0, L_0x140078448;  1 drivers
v0x6000036ce010_0 .net *"_ivl_6", 8 0, L_0x6000035c88c0;  1 drivers
v0x6000036ce0a0_0 .net8 "a", 8 0, RS_0x140040b20;  alias, 4 drivers
v0x6000036ce130_0 .net "b", 8 0, v0x6000036c1a70_0;  alias, 1 drivers
o0x140040b80 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000036ce1c0_0 .net "carry_in", 0 0, o0x140040b80;  0 drivers
v0x6000036ce250_0 .net "enable", 0 0, L_0x6000035c8e60;  1 drivers
v0x6000036ce2e0_0 .net "result", 8 0, L_0x6000035c8dc0;  alias, 1 drivers
L_0x6000035c8820 .arith/sum 9, RS_0x140040b20, v0x6000036c1a70_0;
L_0x6000035c88c0 .arith/sum 9, L_0x6000035c8820, L_0x140078448;
L_0x6000035c8dc0 .functor MUXZ 9, RS_0x140040b20, L_0x6000035c88c0, L_0x6000035c8e60, C4<>;
S_0x149e06050 .scope module, "adder_Q_Qstar" "adder" 2 420, 2 19 0, S_0x149e0d620;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /INPUT 1 "carry_in";
    .port_info 4 /OUTPUT 8 "result";
P_0x6000011da540 .param/l "WIDTH" 0 2 20, +C4<00000000000000000000000000001000>;
v0x6000036ce370_0 .net *"_ivl_0", 7 0, L_0x6000035ca4e0;  1 drivers
L_0x140078490 .functor BUFT 1, C4<0000000z>, C4<0>, C4<0>, C4<0>;
v0x6000036ce400_0 .net *"_ivl_2", 7 0, L_0x140078490;  1 drivers
v0x6000036ce490_0 .net *"_ivl_6", 7 0, L_0x6000035ca580;  1 drivers
v0x6000036ce520_0 .net8 "a", 7 0, RS_0x140040d90;  alias, 4 drivers
v0x6000036ce5b0_0 .net "b", 7 0, L_0x6000035ca3a0;  alias, 1 drivers
o0x140040df0 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000036ce640_0 .net "carry_in", 0 0, o0x140040df0;  0 drivers
v0x6000036ce6d0_0 .net "enable", 0 0, L_0x600002fc4460;  1 drivers
v0x6000036ce760_0 .net "result", 7 0, L_0x6000035ca620;  alias, 1 drivers
L_0x6000035ca4e0 .arith/sum 8, RS_0x140040d90, L_0x6000035ca3a0;
L_0x6000035ca580 .arith/sum 8, L_0x6000035ca4e0, L_0x140078490;
L_0x6000035ca620 .functor MUXZ 8, RS_0x140040d90, L_0x6000035ca580, L_0x600002fc4460, C4<>;
S_0x149e059e0 .scope module, "count_lz" "count_leading_zeros" 2 310, 2 205 0, S_0x149e0d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /OUTPUT 4 "out";
P_0x6000011da600 .param/l "WIDTH" 0 2 206, +C4<00000000000000000000000000001000>;
v0x6000036ce7f0_0 .net "enable", 0 0, L_0x6000035c99a0;  1 drivers
v0x6000036ce880_0 .var "found", 0 0;
v0x6000036ce910_0 .var/i "i", 31 0;
v0x6000036ce9a0_0 .net8 "in", 7 0, RS_0x140041000;  alias, 2 drivers
v0x6000036cea30_0 .var "out", 3 0;
E_0x6000011da680 .event anyedge, v0x6000036ce7f0_0, v0x6000036ce880_0, v0x6000036ce9a0_0;
S_0x149e05b50 .scope module, "decrementer_cnt1" "decrementer" 2 467, 2 64 0, S_0x149e0d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "var";
P_0x6000011da700 .param/l "WIDTH" 0 2 65, +C4<00000000000000000000000000000001>;
v0x6000036ceac0_0 .net "clk", 0 0, v0x6000036c4ab0_0;  alias, 1 drivers
v0x6000036ceb50_0 .net "enable", 0 0, L_0x6000035caee0;  1 drivers
v0x6000036cebe0_0 .net "rst_b", 0 0, v0x6000036c4ea0_0;  alias, 1 drivers
v0x6000036cec70_0 .var "var", 0 0;
S_0x149e068e0 .scope module, "inbus_rgst_A" "register" 2 266, 2 80 0, S_0x149e0d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 9 "in";
    .port_info 4 /OUTPUT 9 "out";
P_0x6000011da7c0 .param/l "WIDTH" 0 2 81, +C4<00000000000000000000000000001001>;
v0x6000036ced00_0 .net "clk", 0 0, v0x6000036c4ab0_0;  alias, 1 drivers
v0x6000036ced90_0 .net "enable", 0 0, L_0x6000035c9180;  1 drivers
L_0x140078010 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x6000036cee20_0 .net "in", 8 0, L_0x140078010;  1 drivers
v0x6000036ceeb0_0 .var "out", 8 0;
v0x6000036cef40_0 .net "rst_b", 0 0, v0x6000036c4ea0_0;  alias, 1 drivers
S_0x149e06a50 .scope module, "inbus_rgst_CNT1" "register" 2 351, 2 80 0, S_0x149e0d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_0x6000011da900 .param/l "WIDTH" 0 2 81, +C4<00000000000000000000000000000001>;
v0x6000036cefd0_0 .net "clk", 0 0, v0x6000036c4ab0_0;  alias, 1 drivers
v0x6000036cf060_0 .net "enable", 0 0, L_0x6000035c8640;  1 drivers
v0x6000036cf0f0_0 .net "in", 0 0, v0x6000036c4480_0;  alias, 1 drivers
v0x6000036cf180_0 .var "out", 0 0;
v0x6000036cf210_0 .net "rst_b", 0 0, v0x6000036c4ea0_0;  alias, 1 drivers
S_0x149e063e0 .scope module, "inbus_rgst_CNT2" "register" 2 291, 2 80 0, S_0x149e0d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 3 "in";
    .port_info 4 /OUTPUT 3 "out";
P_0x6000011da9c0 .param/l "WIDTH" 0 2 81, +C4<00000000000000000000000000000011>;
v0x6000036cf2a0_0 .net "clk", 0 0, v0x6000036c4ab0_0;  alias, 1 drivers
v0x6000036cf330_0 .net "enable", 0 0, L_0x6000035c95e0;  1 drivers
v0x6000036cf3c0_0 .net "in", 2 0, o0x1400414e0;  alias, 0 drivers
v0x6000036cf450_0 .var "out", 2 0;
v0x6000036cf4e0_0 .net "rst_b", 0 0, v0x6000036c4ea0_0;  alias, 1 drivers
S_0x149e06550 .scope module, "inbus_rgst_M" "register" 2 299, 2 80 0, S_0x149e0d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "out";
P_0x6000011da8c0 .param/l "WIDTH" 0 2 81, +C4<00000000000000000000000000001000>;
v0x6000036cf570_0 .net "clk", 0 0, v0x6000036c4ab0_0;  alias, 1 drivers
v0x6000036cf600_0 .net "enable", 0 0, L_0x6000035c9680;  1 drivers
v0x6000036cf690_0 .net "in", 7 0, v0x6000036c4cf0_0;  alias, 1 drivers
v0x6000036cf720_0 .var "out", 7 0;
v0x6000036cf7b0_0 .net "rst_b", 0 0, v0x6000036c4ea0_0;  alias, 1 drivers
S_0x149e04fe0 .scope module, "inbus_rgst_M0" "register" 2 337, 2 80 0, S_0x149e0d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 9 "in";
    .port_info 4 /OUTPUT 9 "out";
P_0x6000011da780 .param/l "WIDTH" 0 2 81, +C4<00000000000000000000000000001001>;
v0x6000036cf840_0 .net "clk", 0 0, v0x6000036c4ab0_0;  alias, 1 drivers
v0x6000036cf8d0_0 .net "enable", 0 0, L_0x6000035c8f00;  1 drivers
v0x6000036cf960_0 .net "in", 8 0, L_0x6000035c86e0;  1 drivers
v0x6000036cf9f0_0 .var "out", 8 0;
v0x6000036cfa80_0 .net "rst_b", 0 0, v0x6000036c4ea0_0;  alias, 1 drivers
S_0x149e05150 .scope module, "inbus_rgst_Q" "register" 2 274, 2 80 0, S_0x149e0d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "out";
P_0x6000011dab40 .param/l "WIDTH" 0 2 81, +C4<00000000000000000000000000001000>;
v0x6000036cfb10_0 .net "clk", 0 0, v0x6000036c4ab0_0;  alias, 1 drivers
v0x6000036cfba0_0 .net "enable", 0 0, L_0x6000035c9360;  1 drivers
v0x6000036cfc30_0 .net "in", 7 0, v0x6000036c4cf0_0;  alias, 1 drivers
v0x6000036cfcc0_0 .var "out", 7 0;
v0x6000036cfd50_0 .net "rst_b", 0 0, v0x6000036c4ea0_0;  alias, 1 drivers
S_0x149e054e0 .scope module, "inbus_rgst_Q_star" "register" 2 282, 2 80 0, S_0x149e0d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "out";
P_0x6000011dac00 .param/l "WIDTH" 0 2 81, +C4<00000000000000000000000000001000>;
v0x6000036cfde0_0 .net "clk", 0 0, v0x6000036c4ab0_0;  alias, 1 drivers
v0x6000036cfe70_0 .net "enable", 0 0, L_0x6000035c9400;  1 drivers
L_0x140078058 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x6000036cff00_0 .net "in", 7 0, L_0x140078058;  1 drivers
v0x6000036cbb10_0 .var "out", 7 0;
v0x6000036ca400_0 .net "rst_b", 0 0, v0x6000036c4ea0_0;  alias, 1 drivers
S_0x149e05650 .scope module, "increment_cnt1" "counter" 2 359, 2 32 0, S_0x149e0d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "cnt";
P_0x6000011dacc0 .param/l "WIDTH" 0 2 33, +C4<00000000000000000000000000000001>;
v0x6000036cba80_0 .net "clk", 0 0, v0x6000036c4ab0_0;  alias, 1 drivers
v0x6000036ca370_0 .var "cnt", 0 0;
v0x6000036c0000_0 .net "enable", 0 0, L_0x6000035c8c80;  1 drivers
v0x6000036c0090_0 .net "rst_b", 0 0, v0x6000036c4ea0_0;  alias, 1 drivers
S_0x149e227e0 .scope module, "increment_cnt2" "counter" 2 436, 2 32 0, S_0x149e0d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 3 "cnt";
P_0x6000011dad80 .param/l "WIDTH" 0 2 33, +C4<00000000000000000000000000000011>;
v0x6000036c0120_0 .net "clk", 0 0, v0x6000036c4ab0_0;  alias, 1 drivers
v0x6000036c01b0_0 .var "cnt", 2 0;
v0x6000036c0240_0 .net "enable", 0 0, L_0x6000035caa80;  1 drivers
v0x6000036c02d0_0 .net "rst_b", 0 0, v0x6000036c4ea0_0;  alias, 1 drivers
S_0x149e22950 .scope module, "incrementer_Qstar" "incrementer" 2 454, 2 48 0, S_0x149e0d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 8 "var";
P_0x6000011dae00 .param/l "WIDTH" 0 2 49, +C4<00000000000000000000000000001000>;
v0x6000036c0360_0 .net "clk", 0 0, v0x6000036c4ab0_0;  alias, 1 drivers
v0x6000036c03f0_0 .net "enable", 0 0, L_0x600002fc4620;  1 drivers
v0x6000036c0480_0 .net "rst_b", 0 0, v0x6000036c4ea0_0;  alias, 1 drivers
v0x6000036c0510_0 .var "var", 7 0;
S_0x149e1fb40 .scope module, "left_shift_lz" "parametrized_left_shifter" 2 316, 2 116 0, S_0x149e0d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 4 "shift_pos";
    .port_info 5 /INPUT 25 "in";
    .port_info 6 /OUTPUT 25 "out";
P_0x6000011dae80 .param/l "WIDTH" 0 2 117, +C4<00000000000000000000000000011001>;
v0x6000036c05a0_0 .net "clk", 0 0, v0x6000036c4ab0_0;  alias, 1 drivers
v0x6000036c0630_0 .net "enable", 0 0, L_0x6000035c9a40;  1 drivers
v0x6000036c06c0_0 .net "in", 24 0, L_0x6000035c9ae0;  1 drivers
L_0x1400780e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000036c0750_0 .net "load", 0 0, L_0x1400780e8;  1 drivers
v0x6000036c07e0_0 .var "out", 24 0;
v0x6000036c0870_0 .net "rst_b", 0 0, v0x6000036c4ea0_0;  alias, 1 drivers
v0x6000036c0900_0 .net "shift_pos", 3 0, v0x6000036cea30_0;  alias, 1 drivers
S_0x149e1fcb0 .scope module, "outbus_A" "register" 2 482, 2 80 0, S_0x149e0d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "out";
P_0x6000011daf00 .param/l "WIDTH" 0 2 81, +C4<00000000000000000000000000001000>;
v0x6000036c0990_0 .net "clk", 0 0, v0x6000036c4ab0_0;  alias, 1 drivers
v0x6000036c0a20_0 .net "enable", 0 0, L_0x6000035cb020;  1 drivers
v0x6000036c0ab0_0 .net "in", 7 0, L_0x6000035cb0c0;  1 drivers
v0x6000036c0b40_0 .var "out", 7 0;
v0x6000036c0bd0_0 .net "rst_b", 0 0, v0x6000036c4ea0_0;  alias, 1 drivers
S_0x149e24af0 .scope module, "outbus_Q" "register" 2 474, 2 80 0, S_0x149e0d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "out";
P_0x6000011db040 .param/l "WIDTH" 0 2 81, +C4<00000000000000000000000000001000>;
v0x6000036c0c60_0 .net "clk", 0 0, v0x6000036c4ab0_0;  alias, 1 drivers
v0x6000036c0cf0_0 .net "enable", 0 0, L_0x6000035caf80;  1 drivers
v0x6000036c0d80_0 .net8 "in", 7 0, RS_0x140040d90;  alias, 4 drivers
v0x6000036c0e10_0 .var "out", 7 0;
v0x6000036c0ea0_0 .net "rst_b", 0 0, v0x6000036c4ea0_0;  alias, 1 drivers
S_0x149e24c60 .scope module, "reg_A_correction" "register" 2 446, 2 80 0, S_0x149e0d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 9 "in";
    .port_info 4 /OUTPUT 9 "out";
P_0x6000011db140 .param/l "WIDTH" 0 2 81, +C4<00000000000000000000000000001001>;
v0x6000036c0f30_0 .net "clk", 0 0, v0x6000036c4ab0_0;  alias, 1 drivers
v0x6000036c0fc0_0 .net "enable", 0 0, L_0x600002fc45b0;  1 drivers
v0x6000036c1050_0 .net "in", 8 0, L_0x6000035c8dc0;  alias, 1 drivers
v0x6000036c10e0_0 .var "out", 8 0;
v0x6000036c1170_0 .net "rst_b", 0 0, v0x6000036c4ea0_0;  alias, 1 drivers
S_0x149e203c0 .scope module, "reg_Q_computed" "register" 2 428, 2 80 0, S_0x149e0d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "out";
P_0x6000011db240 .param/l "WIDTH" 0 2 81, +C4<00000000000000000000000000001000>;
v0x6000036c1200_0 .net "clk", 0 0, v0x6000036c4ab0_0;  alias, 1 drivers
v0x6000036c1290_0 .net "enable", 0 0, L_0x600002fc4540;  1 drivers
v0x6000036c1320_0 .net "in", 7 0, L_0x6000035ca620;  alias, 1 drivers
v0x6000036c13b0_0 .var "out", 7 0;
v0x6000036c1440_0 .net "rst_b", 0 0, v0x6000036c4ea0_0;  alias, 1 drivers
S_0x149e20930 .scope module, "reg_Q_shifted" "register" 2 398, 2 80 0, S_0x149e0d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "out";
P_0x6000011db300 .param/l "WIDTH" 0 2 81, +C4<00000000000000000000000000001000>;
v0x6000036c14d0_0 .net "clk", 0 0, v0x6000036c4ab0_0;  alias, 1 drivers
v0x6000036c1560_0 .net "enable", 0 0, L_0x6000035ca260;  1 drivers
v0x6000036c15f0_0 .net "in", 7 0, L_0x6000035c9d60;  alias, 1 drivers
v0x6000036c1680_0 .var "out", 7 0;
v0x6000036c1710_0 .net "rst_b", 0 0, v0x6000036c4ea0_0;  alias, 1 drivers
S_0x149e1e930 .scope module, "reg_Q_star_shifted" "register" 2 406, 2 80 0, S_0x149e0d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "out";
P_0x6000011db380 .param/l "WIDTH" 0 2 81, +C4<00000000000000000000000000001000>;
v0x6000036c17a0_0 .net "clk", 0 0, v0x6000036c4ab0_0;  alias, 1 drivers
v0x6000036c1830_0 .net "enable", 0 0, L_0x6000035ca300;  1 drivers
v0x6000036c18c0_0 .net "in", 7 0, L_0x6000035ca1c0;  alias, 1 drivers
v0x6000036c1950_0 .var "out", 7 0;
v0x6000036c19e0_0 .net "rst_b", 0 0, v0x6000036c4ea0_0;  alias, 1 drivers
S_0x149e1eaa0 .scope module, "select_M" "select_term" 2 371, 2 170 0, S_0x149e0d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c6";
    .port_info 1 /INPUT 1 "c7";
    .port_info 2 /INPUT 9 "pre_M0";
    .port_info 3 /INPUT 9 "pre_M1";
    .port_info 4 /OUTPUT 9 "M";
v0x6000036c1a70_0 .var/s "M", 8 0;
v0x6000036c1b00_0 .net "c6", 0 0, L_0x6000035c8960;  1 drivers
v0x6000036c1b90_0 .net "c7", 0 0, L_0x6000035c8a00;  1 drivers
v0x6000036c1c20_0 .net/s "pre_M0", 8 0, v0x6000036cf9f0_0;  alias, 1 drivers
v0x6000036c1cb0_0 .net/s "pre_M1", 8 0, L_0x6000035c8780;  alias, 1 drivers
E_0x6000011db480 .event anyedge, v0x6000036c1b00_0, v0x6000036c1b90_0, v0x6000036cf9f0_0, v0x6000036c1cb0_0;
S_0x149e1ec10 .scope module, "slicer_init" "shift_slicer" 2 326, 2 156 0, S_0x149e0d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 25 "full_slice";
    .port_info 2 /OUTPUT 9 "a_slice";
    .port_info 3 /OUTPUT 8 "b_slice";
    .port_info 4 /OUTPUT 8 "c_slice";
v0x6000036c1d40_0 .net *"_ivl_1", 8 0, L_0x6000035c9b80;  1 drivers
v0x6000036c1dd0_0 .net *"_ivl_5", 7 0, L_0x6000035c8be0;  1 drivers
v0x6000036c1e60_0 .net *"_ivl_9", 7 0, L_0x6000035c97c0;  1 drivers
v0x6000036c1ef0_0 .net8 "a_slice", 8 0, RS_0x140040b20;  alias, 4 drivers
v0x6000036c1f80_0 .net8 "b_slice", 7 0, RS_0x140040d90;  alias, 4 drivers
v0x6000036c2010_0 .net8 "c_slice", 7 0, RS_0x140041000;  alias, 2 drivers
v0x6000036c20a0_0 .net "enable", 0 0, L_0x6000035c9540;  1 drivers
v0x6000036c2130_0 .net "full_slice", 24 0, v0x6000036c07e0_0;  alias, 1 drivers
L_0x6000035c9b80 .part v0x6000036c07e0_0, 16, 9;
L_0x6000035c8b40 .functor MUXZ 9, RS_0x140040b20, L_0x6000035c9b80, L_0x6000035c9540, C4<>;
L_0x6000035c8be0 .part v0x6000036c07e0_0, 8, 8;
L_0x6000035c9720 .functor MUXZ 8, RS_0x140040d90, L_0x6000035c8be0, L_0x6000035c9540, C4<>;
L_0x6000035c97c0 .part v0x6000036c07e0_0, 0, 8;
L_0x6000035c94a0 .functor MUXZ 8, RS_0x140041000, L_0x6000035c97c0, L_0x6000035c9540, C4<>;
S_0x149e1ed80 .scope module, "xor_gate_M1" "xor_gate" 2 345, 2 195 0, S_0x149e0d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 9 "in";
    .port_info 2 /OUTPUT 9 "out";
P_0x6000011db580 .param/l "WIDTH" 0 2 196, +C4<00000000000000000000000000001001>;
L_0x140078130 .functor BUFT 1, C4<111111111>, C4<0>, C4<0>, C4<0>;
L_0x600002fc4230 .functor XOR 9, v0x6000036cf9f0_0, L_0x140078130, C4<000000000>, C4<000000000>;
v0x6000036c21c0_0 .net/2u *"_ivl_0", 8 0, L_0x140078130;  1 drivers
v0x6000036c2250_0 .net *"_ivl_2", 8 0, L_0x600002fc4230;  1 drivers
L_0x140078178 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x6000036c22e0_0 .net/2u *"_ivl_4", 8 0, L_0x140078178;  1 drivers
v0x6000036c2370_0 .net "enable", 0 0, L_0x6000035c85a0;  1 drivers
v0x6000036c2400_0 .net "in", 8 0, v0x6000036cf9f0_0;  alias, 1 drivers
v0x6000036c2490_0 .net "out", 8 0, L_0x6000035c8780;  alias, 1 drivers
L_0x6000035c8780 .functor MUXZ 9, L_0x140078178, L_0x600002fc4230, L_0x6000035c85a0, C4<>;
S_0x149e1eef0 .scope module, "xor_gate_Qstar" "xor_gate" 2 414, 2 195 0, S_0x149e0d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /OUTPUT 8 "out";
P_0x6000011db680 .param/l "WIDTH" 0 2 196, +C4<00000000000000000000000000001000>;
L_0x140078370 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
L_0x600002fc4380 .functor XOR 8, RS_0x140041a80, L_0x140078370, C4<00000000>, C4<00000000>;
v0x6000036c2520_0 .net/2u *"_ivl_0", 7 0, L_0x140078370;  1 drivers
v0x6000036c25b0_0 .net *"_ivl_2", 7 0, L_0x600002fc4380;  1 drivers
L_0x1400783b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x6000036c2640_0 .net/2u *"_ivl_4", 7 0, L_0x1400783b8;  1 drivers
v0x6000036c26d0_0 .net "enable", 0 0, L_0x6000035ca440;  1 drivers
v0x6000036c2760_0 .net8 "in", 7 0, RS_0x140041a80;  alias, 3 drivers
v0x6000036c27f0_0 .net "out", 7 0, L_0x6000035ca3a0;  alias, 1 drivers
L_0x6000035ca3a0 .functor MUXZ 8, L_0x1400783b8, L_0x600002fc4380, L_0x6000035ca440, C4<>;
    .scope S_0x149e20f70;
T_0 ;
    %wait E_0x6000011d9e80;
    %load/vec4 v0x6000036cd3b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x6000036cd320_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000036cd290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x6000036cd200_0;
    %assign/vec4 v0x6000036cd320_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x6000036cd170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x6000036cd200_0;
    %ix/getv 4, v0x6000036cd440_0;
    %shiftr 4;
    %assign/vec4 v0x6000036cd320_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x149e246b0;
T_1 ;
    %wait E_0x6000011d9d80;
    %load/vec4 v0x6000036cd7a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x6000036cd710_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6000036cd560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x6000036cd710_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x6000036cd710_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x6000036cd680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x6000036cd5f0_0;
    %assign/vec4 v0x6000036cd710_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x149e0d4b0;
T_2 ;
    %wait E_0x6000011da400;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x6000036cdb00_0, 0, 14;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036cdb90_0, 0, 1;
    %load/vec4 v0x6000036cde60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000036cdcb0_0, 0, 5;
    %jmp T_2.18;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036cdb90_0, 0, 1;
    %load/vec4 v0x6000036cd830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.19, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x6000036cdcb0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036cdb00_0, 4, 1;
    %jmp T_2.20;
T_2.19 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000036cdcb0_0, 0, 5;
T_2.20 ;
    %jmp T_2.18;
T_2.1 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x6000036cdcb0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036cdb00_0, 4, 1;
    %jmp T_2.18;
T_2.2 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x6000036cdcb0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036cdb00_0, 4, 1;
    %jmp T_2.18;
T_2.3 ;
    %load/vec4 v0x6000036cdc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.21, 8;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x6000036cdcb0_0, 0, 5;
    %jmp T_2.22;
T_2.21 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x6000036cdcb0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036cdb00_0, 4, 1;
T_2.22 ;
    %jmp T_2.18;
T_2.4 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x6000036cdcb0_0, 0, 5;
    %jmp T_2.18;
T_2.5 ;
    %load/vec4 v0x6000036cda70_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x6000036cda70_0;
    %parti/s 1, 1, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.25, 4;
    %load/vec4 v0x6000036cda70_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x6000036cda70_0;
    %parti/s 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.23, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036cdb00_0, 4, 1;
    %load/vec4 v0x6000036cda70_0;
    %parti/s 1, 2, 3;
    %inv;
    %load/vec4 v0x6000036cda70_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x6000036cda70_0;
    %parti/s 1, 2, 3;
    %inv;
    %load/vec4 v0x6000036cda70_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.26, 8;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x6000036cdcb0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036cdb00_0, 4, 1;
    %jmp T_2.27;
T_2.26 ;
    %load/vec4 v0x6000036cda70_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x6000036cda70_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0x6000036cda70_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0x6000036cda70_0;
    %parti/s 1, 2, 3;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.28, 8;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x6000036cdcb0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036cdb00_0, 4, 1;
    %jmp T_2.29;
T_2.28 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x6000036cdcb0_0, 0, 5;
T_2.29 ;
T_2.27 ;
    %jmp T_2.24;
T_2.23 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x6000036cdcb0_0, 0, 5;
T_2.24 ;
    %jmp T_2.18;
T_2.6 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x6000036cdcb0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036cdb00_0, 4, 1;
    %jmp T_2.18;
T_2.7 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x6000036cdcb0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036cdb00_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036cdb00_0, 4, 1;
    %jmp T_2.18;
T_2.8 ;
    %load/vec4 v0x6000036cd9e0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_2.30, 4;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x6000036cdcb0_0, 0, 5;
    %jmp T_2.31;
T_2.30 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x6000036cdcb0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036cdb00_0, 4, 1;
T_2.31 ;
    %jmp T_2.18;
T_2.9 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x6000036cdcb0_0, 0, 5;
    %jmp T_2.18;
T_2.10 ;
    %load/vec4 v0x6000036cda70_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.32, 8;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x6000036cdcb0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036cdb00_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036cdb00_0, 4, 1;
    %jmp T_2.33;
T_2.32 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x6000036cdcb0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036cdb00_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036cdb00_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036cdb00_0, 4, 1;
T_2.33 ;
    %jmp T_2.18;
T_2.11 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x6000036cdcb0_0, 0, 5;
    %jmp T_2.18;
T_2.12 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x6000036cdcb0_0, 0, 5;
    %jmp T_2.18;
T_2.13 ;
    %load/vec4 v0x6000036cd950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.34, 8;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x6000036cdcb0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036cdb00_0, 4, 1;
    %jmp T_2.35;
T_2.34 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x6000036cdcb0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036cdb00_0, 4, 1;
T_2.35 ;
    %jmp T_2.18;
T_2.14 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x6000036cdcb0_0, 0, 5;
    %jmp T_2.18;
T_2.15 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x6000036cdcb0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000036cdb00_0, 4, 1;
    %jmp T_2.18;
T_2.16 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000036cdcb0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036cdb90_0, 0, 1;
    %jmp T_2.18;
T_2.18 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x149e0d4b0;
T_3 ;
    %wait E_0x6000011da3c0;
    %load/vec4 v0x6000036cddd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000036cde60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000036cdcb0_0;
    %assign/vec4 v0x6000036cde60_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x149e068e0;
T_4 ;
    %wait E_0x6000011da3c0;
    %load/vec4 v0x6000036cef40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x6000036ceeb0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000036ced90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x6000036cee20_0;
    %assign/vec4 v0x6000036ceeb0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x149e05150;
T_5 ;
    %wait E_0x6000011da3c0;
    %load/vec4 v0x6000036cfd50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000036cfcc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000036cfba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x6000036cfc30_0;
    %assign/vec4 v0x6000036cfcc0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x149e054e0;
T_6 ;
    %wait E_0x6000011da3c0;
    %load/vec4 v0x6000036ca400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000036cbb10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x6000036cfe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x6000036cff00_0;
    %assign/vec4 v0x6000036cbb10_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x149e063e0;
T_7 ;
    %wait E_0x6000011da3c0;
    %load/vec4 v0x6000036cf4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000036cf450_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6000036cf330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x6000036cf3c0_0;
    %assign/vec4 v0x6000036cf450_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x149e06550;
T_8 ;
    %wait E_0x6000011da3c0;
    %load/vec4 v0x6000036cf7b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000036cf720_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000036cf600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x6000036cf690_0;
    %assign/vec4 v0x6000036cf720_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x149e059e0;
T_9 ;
    %wait E_0x6000011da680;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000036cea30_0, 0, 4;
    %load/vec4 v0x6000036ce7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x6000036ce910_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x6000036ce910_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_9.3, 5;
    %load/vec4 v0x6000036ce880_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.6, 9;
    %load/vec4 v0x6000036ce9a0_0;
    %load/vec4 v0x6000036ce910_0;
    %part/s 1;
    %and;
T_9.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x6000036ce910_0;
    %sub;
    %pad/s 4;
    %store/vec4 v0x6000036cea30_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036ce880_0, 0, 1;
T_9.4 ;
    %load/vec4 v0x6000036ce910_0;
    %subi 1, 0, 32;
    %store/vec4 v0x6000036ce910_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x149e1fb40;
T_10 ;
    %wait E_0x6000011da3c0;
    %load/vec4 v0x6000036c0870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x6000036c07e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000036c0630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x6000036c06c0_0;
    %ix/getv 4, v0x6000036c0900_0;
    %shiftl 4;
    %assign/vec4 v0x6000036c07e0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x6000036c0750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x6000036c06c0_0;
    %assign/vec4 v0x6000036c07e0_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x149e04fe0;
T_11 ;
    %wait E_0x6000011da3c0;
    %load/vec4 v0x6000036cfa80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x6000036cf9f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6000036cf8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x6000036cf960_0;
    %assign/vec4 v0x6000036cf9f0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x149e06a50;
T_12 ;
    %wait E_0x6000011da3c0;
    %load/vec4 v0x6000036cf210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000036cf180_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x6000036cf060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6000036cf0f0_0;
    %assign/vec4 v0x6000036cf180_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x149e05650;
T_13 ;
    %wait E_0x6000011da3c0;
    %load/vec4 v0x6000036c0090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000036ca370_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000036c0000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x6000036ca370_0;
    %addi 1, 0, 1;
    %assign/vec4 v0x6000036ca370_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x149e1eaa0;
T_14 ;
    %wait E_0x6000011db480;
    %load/vec4 v0x6000036c1b00_0;
    %load/vec4 v0x6000036c1b90_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %jmp T_14.2;
T_14.0 ;
    %load/vec4 v0x6000036c1c20_0;
    %store/vec4 v0x6000036c1a70_0, 0, 9;
    %jmp T_14.2;
T_14.1 ;
    %load/vec4 v0x6000036c1cb0_0;
    %store/vec4 v0x6000036c1a70_0, 0, 9;
    %jmp T_14.2;
T_14.2 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x149e20930;
T_15 ;
    %wait E_0x6000011da3c0;
    %load/vec4 v0x6000036c1710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000036c1680_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x6000036c1560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x6000036c15f0_0;
    %assign/vec4 v0x6000036c1680_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x149e1e930;
T_16 ;
    %wait E_0x6000011da3c0;
    %load/vec4 v0x6000036c19e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000036c1950_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x6000036c1830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x6000036c18c0_0;
    %assign/vec4 v0x6000036c1950_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x149e203c0;
T_17 ;
    %wait E_0x6000011da3c0;
    %load/vec4 v0x6000036c1440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000036c13b0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x6000036c1290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x6000036c1320_0;
    %assign/vec4 v0x6000036c13b0_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x149e227e0;
T_18 ;
    %wait E_0x6000011da3c0;
    %load/vec4 v0x6000036c02d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000036c01b0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x6000036c0240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x6000036c01b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x6000036c01b0_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x149e24c60;
T_19 ;
    %wait E_0x6000011da3c0;
    %load/vec4 v0x6000036c1170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x6000036c10e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000036c0fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x6000036c1050_0;
    %assign/vec4 v0x6000036c10e0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x149e22950;
T_20 ;
    %wait E_0x6000011da3c0;
    %load/vec4 v0x6000036c0480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000036c0510_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x6000036c03f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x6000036c0510_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000036c0510_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x149e05b50;
T_21 ;
    %wait E_0x6000011da3c0;
    %load/vec4 v0x6000036cebe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000036cec70_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x6000036ceb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x6000036cec70_0;
    %subi 1, 0, 1;
    %assign/vec4 v0x6000036cec70_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x149e24af0;
T_22 ;
    %wait E_0x6000011da3c0;
    %load/vec4 v0x6000036c0ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000036c0e10_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x6000036c0cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x6000036c0d80_0;
    %assign/vec4 v0x6000036c0e10_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x149e1fcb0;
T_23 ;
    %wait E_0x6000011da3c0;
    %load/vec4 v0x6000036c0bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000036c0b40_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x6000036c0a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x6000036c0ab0_0;
    %assign/vec4 v0x6000036c0b40_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x149e23f40;
T_24 ;
    %delay 5, 0;
    %load/vec4 v0x6000036c4ab0_0;
    %inv;
    %store/vec4 v0x6000036c4ab0_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x149e23f40;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036c4ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036c4ea0_0, 0, 1;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x6000036c4cf0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036c4a20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000036c4d80_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036c4ea0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036c4ea0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036c4ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000036c4a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000036c4a20_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 730 "$display", "Rezultatul \303\256mp\304\203r\310\233irii: outbus = %d, cnt1 = %b, cnt2 = %b", v0x6000036c4e10_0, v0x6000036c4b40_0, v0x6000036c4bd0_0 {0 0 0};
    %vpi_call 2 733 "$finish" {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x149e23f40;
T_26 ;
    %vpi_call 2 738 "$monitor", "Timp: %t, inbus: %b, begin_op: %b, cnt1: %b, cnt2: %b, outbus: %b, ctrl_sig: %b", $time, v0x6000036c4cf0_0, v0x6000036c4a20_0, v0x6000036c4b40_0, v0x6000036c4bd0_0, v0x6000036c4e10_0, v0x6000036c4c60_0 {0 0 0};
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "test_divider.v";
