// Seed: 3405372026
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input tri0 id_2,
    output supply1 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    output wor id_7
);
  wire id_9;
  wire id_10, id_11;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    inout tri0 id_2,
    output supply0 id_3,
    input uwire id_4,
    output wor id_5,
    input uwire id_6,
    input tri0 id_7,
    input tri1 id_8,
    output wor id_9,
    input tri1 id_10,
    output supply0 id_11,
    output supply0 id_12,
    input wor id_13,
    output tri1 id_14
);
  wor id_16 = id_6;
  module_0(
      id_6, id_10, id_2, id_5, id_1, id_1, id_8, id_12
  );
endmodule
