{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570558411470 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570558411471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  8 15:13:31 2019 " "Processing started: Tue Oct  8 15:13:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570558411471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558411471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558411471 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570558411687 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570558411687 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "relogio_new.vhdl " "Can't analyze file -- file relogio_new.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570558419648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoRegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoRegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570558419959 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570558419959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558419959 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "relogio.vhdl " "Can't analyze file -- file relogio.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570558419960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-arch " "Found design unit 1: relogio-arch" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570558419960 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570558419960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558419960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570558419961 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/registradorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570558419961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558419961 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.vhd " "Entity \"MUX\" obtained from \"MUX.vhd\" instead of from Quartus Prime megafunction library" {  } { { "MUX.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/MUX.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1570558419961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MUX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-comportamento " "Found design unit 1: MUX-comportamento" {  } { { "MUX.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570558419961 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/MUX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570558419961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558419961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romMif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romMif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romMif-initFileROM " "Found design unit 1: romMif-initFileROM" {  } { { "romMif.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/romMif.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570558419962 ""} { "Info" "ISGN_ENTITY_NAME" "1 romMif " "Found entity 1: romMif" {  } { { "romMif.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/romMif.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570558419962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558419962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADDER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ADDER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER-behv " "Found design unit 1: ADDER-behv" {  } { { "ADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/ADDER.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570558419962 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/ADDER.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570558419962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558419962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO_T.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IO_T.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_T-behv " "Found design unit 1: IO_T-behv" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570558419962 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_T " "Found entity 1: IO_T" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570558419962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558419962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SUBADDER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SUBADDER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUBADDER-behv " "Found design unit 1: SUBADDER-behv" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570558419963 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUBADDER " "Found entity 1: SUBADDER" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570558419963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558419963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570558419963 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/divisorGenerico.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570558419963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558419963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-assincrona " "Found design unit 1: memoria-assincrona" {  } { { "memoria.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/memoria.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570558419964 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/memoria.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570558419964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558419964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "output_files/conversorHex7Seg.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/output_files/conversorHex7Seg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570558419964 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "output_files/conversorHex7Seg.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/output_files/conversorHex7Seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570558419964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558419964 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogio " "Elaborating entity \"relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570558420013 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fpga_led_pio relogio.vhd(20) " "VHDL Signal Declaration warning at relogio.vhd(20): used implicit default value for signal \"fpga_led_pio\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570558420014 "|relogio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led relogio.vhd(21) " "VHDL Signal Declaration warning at relogio.vhd(21): used implicit default value for signal \"led\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570558420014 "|relogio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR relogio.vhd(30) " "VHDL Signal Declaration warning at relogio.vhd(30): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570558420014 "|relogio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG relogio.vhd(31) " "VHDL Signal Declaration warning at relogio.vhd(31): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570558420014 "|relogio"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HEX7 relogio.vhd(33) " "VHDL Signal Declaration warning at relogio.vhd(33): used explicit default value for signal \"HEX7\" because signal was never assigned a value" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1570558420014 "|relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_bank0 relogio.vhd(46) " "Verilog HDL or VHDL warning at relogio.vhd(46): object \"out_bank0\" assigned a value but never read" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570558420015 "|relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_io relogio.vhd(57) " "Verilog HDL or VHDL warning at relogio.vhd(57): object \"in_io\" assigned a value but never read" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570558420015 "|relogio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_reg relogio.vhd(60) " "VHDL Signal Declaration warning at relogio.vhd(60): used implicit default value for signal \"reset_reg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570558420015 "|relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry relogio.vhd(60) " "Verilog HDL or VHDL warning at relogio.vhd(60): object \"carry\" assigned a value but never read" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570558420015 "|relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "display_7seg relogio.vhd(63) " "Verilog HDL or VHDL warning at relogio.vhd(63): object \"display_7seg\" assigned a value but never read" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570558420015 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_ula relogio.vhd(80) " "VHDL Process Statement warning at relogio.vhd(80): signal \"op_ula\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420015 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_z relogio.vhd(82) " "VHDL Process Statement warning at relogio.vhd(82): signal \"flag_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420015 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_ula relogio.vhd(91) " "VHDL Process Statement warning at relogio.vhd(91): signal \"op_ula\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420015 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_ula relogio.vhd(99) " "VHDL Process Statement warning at relogio.vhd(99): signal \"op_ula\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420015 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ROM relogio.vhd(103) " "VHDL Process Statement warning at relogio.vhd(103): signal \"out_ROM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420015 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ROM relogio.vhd(104) " "VHDL Process Statement warning at relogio.vhd(104): signal \"out_ROM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420015 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ROM relogio.vhd(105) " "VHDL Process Statement warning at relogio.vhd(105): signal \"out_ROM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420015 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode relogio.vhd(107) " "VHDL Process Statement warning at relogio.vhd(107): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420015 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_io relogio.vhd(109) " "VHDL Process Statement warning at relogio.vhd(109): signal \"out_io\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420015 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_bank relogio.vhd(111) " "VHDL Process Statement warning at relogio.vhd(111): signal \"out_bank\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420015 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ROM relogio.vhd(123) " "VHDL Process Statement warning at relogio.vhd(123): signal \"out_ROM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420016 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ROM relogio.vhd(124) " "VHDL Process Statement warning at relogio.vhd(124): signal \"out_ROM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420016 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_subadder relogio.vhd(126) " "VHDL Process Statement warning at relogio.vhd(126): signal \"out_subadder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420016 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_z relogio.vhd(131) " "VHDL Process Statement warning at relogio.vhd(131): signal \"flag_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420016 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ROM relogio.vhd(134) " "VHDL Process Statement warning at relogio.vhd(134): signal \"out_ROM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420016 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_z relogio.vhd(137) " "VHDL Process Statement warning at relogio.vhd(137): signal \"flag_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420016 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ROM relogio.vhd(138) " "VHDL Process Statement warning at relogio.vhd(138): signal \"out_ROM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420016 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ROM relogio.vhd(147) " "VHDL Process Statement warning at relogio.vhd(147): signal \"out_ROM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420016 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ROM relogio.vhd(148) " "VHDL Process Statement warning at relogio.vhd(148): signal \"out_ROM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420016 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ROM relogio.vhd(150) " "VHDL Process Statement warning at relogio.vhd(150): signal \"out_ROM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420016 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ROM relogio.vhd(151) " "VHDL Process Statement warning at relogio.vhd(151): signal \"out_ROM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420016 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_addergen relogio.vhd(152) " "VHDL Process Statement warning at relogio.vhd(152): signal \"out_addergen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420016 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ROM relogio.vhd(158) " "VHDL Process Statement warning at relogio.vhd(158): signal \"out_ROM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420016 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_address relogio.vhd(170) " "VHDL Process Statement warning at relogio.vhd(170): signal \"reg_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420016 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_bank1 relogio.vhd(174) " "VHDL Process Statement warning at relogio.vhd(174): signal \"out_bank1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420016 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_bank2 relogio.vhd(177) " "VHDL Process Statement warning at relogio.vhd(177): signal \"out_bank2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420016 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_bank3 relogio.vhd(180) " "VHDL Process Statement warning at relogio.vhd(180): signal \"out_bank3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420016 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_bank4 relogio.vhd(183) " "VHDL Process Statement warning at relogio.vhd(183): signal \"out_bank4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420017 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_bank5 relogio.vhd(186) " "VHDL Process Statement warning at relogio.vhd(186): signal \"out_bank5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420017 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_bank5 relogio.vhd(189) " "VHDL Process Statement warning at relogio.vhd(189): signal \"out_bank5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420017 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_bank6 relogio.vhd(192) " "VHDL Process Statement warning at relogio.vhd(192): signal \"out_bank6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420017 "|relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_bank7 relogio.vhd(195) " "VHDL Process Statement warning at relogio.vhd(195): signal \"out_bank7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420017 "|relogio"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_pc relogio.vhd(74) " "VHDL Process Statement warning at relogio.vhd(74): inferring latch(es) for signal or variable \"sel_pc\", which holds its previous value in one or more paths through the process" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570558420017 "|relogio"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mode relogio.vhd(74) " "VHDL Process Statement warning at relogio.vhd(74): inferring latch(es) for signal or variable \"mode\", which holds its previous value in one or more paths through the process" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570558420017 "|relogio"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "io_address relogio.vhd(74) " "VHDL Process Statement warning at relogio.vhd(74): inferring latch(es) for signal or variable \"io_address\", which holds its previous value in one or more paths through the process" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570558420017 "|relogio"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_address relogio.vhd(74) " "VHDL Process Statement warning at relogio.vhd(74): inferring latch(es) for signal or variable \"reg_address\", which holds its previous value in one or more paths through the process" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570558420017 "|relogio"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_bank relogio.vhd(74) " "VHDL Process Statement warning at relogio.vhd(74): inferring latch(es) for signal or variable \"in_bank\", which holds its previous value in one or more paths through the process" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570558420017 "|relogio"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "imediate relogio.vhd(74) " "VHDL Process Statement warning at relogio.vhd(74): inferring latch(es) for signal or variable \"imediate\", which holds its previous value in one or more paths through the process" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570558420017 "|relogio"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_bank relogio.vhd(74) " "VHDL Process Statement warning at relogio.vhd(74): inferring latch(es) for signal or variable \"enable_bank\", which holds its previous value in one or more paths through the process" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570558420017 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_bank\[0\] relogio.vhd(74) " "Inferred latch for \"enable_bank\[0\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420022 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_bank\[1\] relogio.vhd(74) " "Inferred latch for \"enable_bank\[1\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420022 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_bank\[2\] relogio.vhd(74) " "Inferred latch for \"enable_bank\[2\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420022 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_bank\[3\] relogio.vhd(74) " "Inferred latch for \"enable_bank\[3\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420022 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_bank\[4\] relogio.vhd(74) " "Inferred latch for \"enable_bank\[4\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420022 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_bank\[5\] relogio.vhd(74) " "Inferred latch for \"enable_bank\[5\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420022 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_bank\[6\] relogio.vhd(74) " "Inferred latch for \"enable_bank\[6\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420022 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_bank\[7\] relogio.vhd(74) " "Inferred latch for \"enable_bank\[7\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420022 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediate\[0\] relogio.vhd(74) " "Inferred latch for \"imediate\[0\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420022 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediate\[1\] relogio.vhd(74) " "Inferred latch for \"imediate\[1\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420022 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediate\[2\] relogio.vhd(74) " "Inferred latch for \"imediate\[2\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420022 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediate\[3\] relogio.vhd(74) " "Inferred latch for \"imediate\[3\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420022 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediate\[4\] relogio.vhd(74) " "Inferred latch for \"imediate\[4\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420022 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediate\[5\] relogio.vhd(74) " "Inferred latch for \"imediate\[5\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420022 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediate\[6\] relogio.vhd(74) " "Inferred latch for \"imediate\[6\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420022 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediate\[7\] relogio.vhd(74) " "Inferred latch for \"imediate\[7\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420022 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imediate\[8\] relogio.vhd(74) " "Inferred latch for \"imediate\[8\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420022 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_bank\[0\] relogio.vhd(74) " "Inferred latch for \"in_bank\[0\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420022 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_bank\[1\] relogio.vhd(74) " "Inferred latch for \"in_bank\[1\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420022 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_bank\[2\] relogio.vhd(74) " "Inferred latch for \"in_bank\[2\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420022 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_bank\[3\] relogio.vhd(74) " "Inferred latch for \"in_bank\[3\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420023 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_bank\[4\] relogio.vhd(74) " "Inferred latch for \"in_bank\[4\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420023 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_bank\[5\] relogio.vhd(74) " "Inferred latch for \"in_bank\[5\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420023 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_bank\[6\] relogio.vhd(74) " "Inferred latch for \"in_bank\[6\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420023 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_bank\[7\] relogio.vhd(74) " "Inferred latch for \"in_bank\[7\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420023 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_bank\[8\] relogio.vhd(74) " "Inferred latch for \"in_bank\[8\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420023 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_address\[0\] relogio.vhd(74) " "Inferred latch for \"reg_address\[0\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420023 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_address\[1\] relogio.vhd(74) " "Inferred latch for \"reg_address\[1\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420023 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_address\[2\] relogio.vhd(74) " "Inferred latch for \"reg_address\[2\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420023 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_address\[0\] relogio.vhd(74) " "Inferred latch for \"io_address\[0\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420023 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_address\[1\] relogio.vhd(74) " "Inferred latch for \"io_address\[1\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420023 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_address\[2\] relogio.vhd(74) " "Inferred latch for \"io_address\[2\]\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420023 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode relogio.vhd(74) " "Inferred latch for \"mode\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420023 "|relogio"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_pc relogio.vhd(74) " "Inferred latch for \"sel_pc\" at relogio.vhd(74)" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420023 "|relogio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_T IO_T:IO " "Elaborating entity \"IO_T\" for hierarchy \"IO_T:IO\"" {  } { { "relogio.vhd" "IO" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570558420093 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hr IO_T.vhd(33) " "VHDL Signal Declaration warning at IO_T.vhd(33): used implicit default value for signal \"hr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570558420094 "|relogio|IO_T:IO_TEST"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "min IO_T.vhd(34) " "VHDL Signal Declaration warning at IO_T.vhd(34): used implicit default value for signal \"min\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570558420094 "|relogio|IO_T:IO_TEST"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "min_dec IO_T.vhd(34) " "VHDL Signal Declaration warning at IO_T.vhd(34): used implicit default value for signal \"min_dec\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570558420094 "|relogio|IO_T:IO_TEST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_clk IO_T.vhd(35) " "Verilog HDL or VHDL warning at IO_T.vhd(35): object \"saida_clk\" assigned a value but never read" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570558420094 "|relogio|IO_T:IO_TEST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_clk1 IO_T.vhd(35) " "Verilog HDL or VHDL warning at IO_T.vhd(35): object \"saida_clk1\" assigned a value but never read" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570558420094 "|relogio|IO_T:IO_TEST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_clk2 IO_T.vhd(35) " "Verilog HDL or VHDL warning at IO_T.vhd(35): object \"saida_clk2\" assigned a value but never read" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570558420094 "|relogio|IO_T:IO_TEST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX44 IO_T.vhd(38) " "Verilog HDL or VHDL warning at IO_T.vhd(38): object \"HEX44\" assigned a value but never read" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570558420094 "|relogio|IO_T:IO_TEST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida_clk3 IO_T.vhd(58) " "VHDL Process Statement warning at IO_T.vhd(58): signal \"saida_clk3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420094 "|relogio|IO_T:IO_TEST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "teste_io_time IO_T.vhd(59) " "VHDL Process Statement warning at IO_T.vhd(59): signal \"teste_io_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420094 "|relogio|IO_T:IO_TEST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bagulho IO_T.vhd(61) " "VHDL Process Statement warning at IO_T.vhd(61): signal \"bagulho\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420094 "|relogio|IO_T:IO_TEST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "teste_bagulho IO_T.vhd(62) " "VHDL Process Statement warning at IO_T.vhd(62): signal \"teste_bagulho\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570558420094 "|relogio|IO_T:IO_TEST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "teste_io_time IO_T.vhd(56) " "VHDL Process Statement warning at IO_T.vhd(56): inferring latch(es) for signal or variable \"teste_io_time\", which holds its previous value in one or more paths through the process" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570558420094 "|relogio|IO_T:IO_TEST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "teste_bagulho IO_T.vhd(56) " "VHDL Process Statement warning at IO_T.vhd(56): inferring latch(es) for signal or variable \"teste_bagulho\", which holds its previous value in one or more paths through the process" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570558420094 "|relogio|IO_T:IO_TEST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "results IO_T.vhd(133) " "VHDL Process Statement warning at IO_T.vhd(133): inferring latch(es) for signal or variable \"results\", which holds its previous value in one or more paths through the process" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX00 IO_T.vhd(133) " "VHDL Process Statement warning at IO_T.vhd(133): inferring latch(es) for signal or variable \"HEX00\", which holds its previous value in one or more paths through the process" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX11 IO_T.vhd(133) " "VHDL Process Statement warning at IO_T.vhd(133): inferring latch(es) for signal or variable \"HEX11\", which holds its previous value in one or more paths through the process" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX22 IO_T.vhd(133) " "VHDL Process Statement warning at IO_T.vhd(133): inferring latch(es) for signal or variable \"HEX22\", which holds its previous value in one or more paths through the process" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX33 IO_T.vhd(133) " "VHDL Process Statement warning at IO_T.vhd(133): inferring latch(es) for signal or variable \"HEX33\", which holds its previous value in one or more paths through the process" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX33\[0\] IO_T.vhd(133) " "Inferred latch for \"HEX33\[0\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX33\[1\] IO_T.vhd(133) " "Inferred latch for \"HEX33\[1\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX33\[2\] IO_T.vhd(133) " "Inferred latch for \"HEX33\[2\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX33\[3\] IO_T.vhd(133) " "Inferred latch for \"HEX33\[3\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX33\[4\] IO_T.vhd(133) " "Inferred latch for \"HEX33\[4\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX33\[5\] IO_T.vhd(133) " "Inferred latch for \"HEX33\[5\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX33\[6\] IO_T.vhd(133) " "Inferred latch for \"HEX33\[6\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX22\[0\] IO_T.vhd(133) " "Inferred latch for \"HEX22\[0\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX22\[1\] IO_T.vhd(133) " "Inferred latch for \"HEX22\[1\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX22\[2\] IO_T.vhd(133) " "Inferred latch for \"HEX22\[2\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX22\[3\] IO_T.vhd(133) " "Inferred latch for \"HEX22\[3\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX22\[4\] IO_T.vhd(133) " "Inferred latch for \"HEX22\[4\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX22\[5\] IO_T.vhd(133) " "Inferred latch for \"HEX22\[5\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX22\[6\] IO_T.vhd(133) " "Inferred latch for \"HEX22\[6\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX11\[0\] IO_T.vhd(133) " "Inferred latch for \"HEX11\[0\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX11\[1\] IO_T.vhd(133) " "Inferred latch for \"HEX11\[1\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX11\[2\] IO_T.vhd(133) " "Inferred latch for \"HEX11\[2\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX11\[3\] IO_T.vhd(133) " "Inferred latch for \"HEX11\[3\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX11\[4\] IO_T.vhd(133) " "Inferred latch for \"HEX11\[4\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX11\[5\] IO_T.vhd(133) " "Inferred latch for \"HEX11\[5\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX11\[6\] IO_T.vhd(133) " "Inferred latch for \"HEX11\[6\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX00\[0\] IO_T.vhd(133) " "Inferred latch for \"HEX00\[0\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX00\[1\] IO_T.vhd(133) " "Inferred latch for \"HEX00\[1\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX00\[2\] IO_T.vhd(133) " "Inferred latch for \"HEX00\[2\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX00\[3\] IO_T.vhd(133) " "Inferred latch for \"HEX00\[3\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX00\[4\] IO_T.vhd(133) " "Inferred latch for \"HEX00\[4\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX00\[5\] IO_T.vhd(133) " "Inferred latch for \"HEX00\[5\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX00\[6\] IO_T.vhd(133) " "Inferred latch for \"HEX00\[6\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "results\[0\] IO_T.vhd(133) " "Inferred latch for \"results\[0\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "results\[1\] IO_T.vhd(133) " "Inferred latch for \"results\[1\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "results\[2\] IO_T.vhd(133) " "Inferred latch for \"results\[2\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "results\[3\] IO_T.vhd(133) " "Inferred latch for \"results\[3\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "results\[4\] IO_T.vhd(133) " "Inferred latch for \"results\[4\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "results\[5\] IO_T.vhd(133) " "Inferred latch for \"results\[5\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "results\[6\] IO_T.vhd(133) " "Inferred latch for \"results\[6\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "results\[7\] IO_T.vhd(133) " "Inferred latch for \"results\[7\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "results\[8\] IO_T.vhd(133) " "Inferred latch for \"results\[8\]\" at IO_T.vhd(133)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "teste_io_time IO_T.vhd(56) " "Inferred latch for \"teste_io_time\" at IO_T.vhd(56)" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420095 "|relogio|IO_T:IO_TEST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico IO_T:IO\|divisorGenerico:TEMPO_SEG3 " "Elaborating entity \"divisorGenerico\" for hierarchy \"IO_T:IO\|divisorGenerico:TEMPO_SEG3\"" {  } { { "IO_T.vhd" "TEMPO_SEG3" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570558420096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico IO_T:IO\|divisorGenerico:TEMPO_SEG2 " "Elaborating entity \"divisorGenerico\" for hierarchy \"IO_T:IO\|divisorGenerico:TEMPO_SEG2\"" {  } { { "IO_T.vhd" "TEMPO_SEG2" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570558420097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico IO_T:IO\|divisorGenerico:TEMPO_SEG1 " "Elaborating entity \"divisorGenerico\" for hierarchy \"IO_T:IO\|divisorGenerico:TEMPO_SEG1\"" {  } { { "IO_T.vhd" "TEMPO_SEG1" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570558420097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico IO_T:IO\|divisorGenerico:TEMPO_SEG " "Elaborating entity \"divisorGenerico\" for hierarchy \"IO_T:IO\|divisorGenerico:TEMPO_SEG\"" {  } { { "IO_T.vhd" "TEMPO_SEG" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570558420098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisorGenerico IO_T:IO\|divisorGenerico:TEMPO_SEG_TICK_BAGULHO A:divinteiro " "Elaborating entity \"divisorGenerico\" using architecture \"A:divinteiro\" for hierarchy \"IO_T:IO\|divisorGenerico:TEMPO_SEG_TICK_BAGULHO\"" {  } { { "IO_T.vhd" "TEMPO_SEG_TICK_BAGULHO" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 51 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570558420098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg IO_T:IO\|conversorHex7Seg:HEX_X " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"IO_T:IO\|conversorHex7Seg:HEX_X\"" {  } { { "IO_T.vhd" "HEX_X" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570558420099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:ROM " "Elaborating entity \"memoria\" for hierarchy \"memoria:ROM\"" {  } { { "relogio.vhd" "ROM" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570558420100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:MUX_PC " "Elaborating entity \"MUX\" for hierarchy \"MUX:MUX_PC\"" {  } { { "relogio.vhd" "MUX_PC" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570558420101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER ADDER:ADDER " "Elaborating entity \"ADDER\" for hierarchy \"ADDER:ADDER\"" {  } { { "relogio.vhd" "ADDER" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570558420101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUBADDER SUBADDER:SUBADDER " "Elaborating entity \"SUBADDER\" for hierarchy \"SUBADDER:SUBADDER\"" {  } { { "relogio.vhd" "SUBADDER" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570558420103 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sum SUBADDER.vhd(45) " "VHDL Process Statement warning at SUBADDER.vhd(45): inferring latch(es) for signal or variable \"sum\", which holds its previous value in one or more paths through the process" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570558420103 "|relogio|SUBADDER:SUBADDER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[0\] SUBADDER.vhd(45) " "Inferred latch for \"sum\[0\]\" at SUBADDER.vhd(45)" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420103 "|relogio|SUBADDER:SUBADDER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[1\] SUBADDER.vhd(45) " "Inferred latch for \"sum\[1\]\" at SUBADDER.vhd(45)" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420103 "|relogio|SUBADDER:SUBADDER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[2\] SUBADDER.vhd(45) " "Inferred latch for \"sum\[2\]\" at SUBADDER.vhd(45)" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420103 "|relogio|SUBADDER:SUBADDER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[3\] SUBADDER.vhd(45) " "Inferred latch for \"sum\[3\]\" at SUBADDER.vhd(45)" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420103 "|relogio|SUBADDER:SUBADDER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[4\] SUBADDER.vhd(45) " "Inferred latch for \"sum\[4\]\" at SUBADDER.vhd(45)" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420103 "|relogio|SUBADDER:SUBADDER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[5\] SUBADDER.vhd(45) " "Inferred latch for \"sum\[5\]\" at SUBADDER.vhd(45)" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420103 "|relogio|SUBADDER:SUBADDER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[6\] SUBADDER.vhd(45) " "Inferred latch for \"sum\[6\]\" at SUBADDER.vhd(45)" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420103 "|relogio|SUBADDER:SUBADDER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[7\] SUBADDER.vhd(45) " "Inferred latch for \"sum\[7\]\" at SUBADDER.vhd(45)" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420103 "|relogio|SUBADDER:SUBADDER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[8\] SUBADDER.vhd(45) " "Inferred latch for \"sum\[8\]\" at SUBADDER.vhd(45)" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558420103 "|relogio|SUBADDER:SUBADDER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REG_SEG " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REG_SEG\"" {  } { { "relogio.vhd" "REG_SEG" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570558420104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SUBADDER:SUBADDER\|sum\[1\] " "LATCH primitive \"SUBADDER:SUBADDER\|sum\[1\]\" is permanently disabled" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570558420399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SUBADDER:SUBADDER\|sum\[2\] " "LATCH primitive \"SUBADDER:SUBADDER\|sum\[2\]\" is permanently disabled" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570558420399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SUBADDER:SUBADDER\|sum\[3\] " "LATCH primitive \"SUBADDER:SUBADDER\|sum\[3\]\" is permanently disabled" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570558420399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SUBADDER:SUBADDER\|sum\[4\] " "LATCH primitive \"SUBADDER:SUBADDER\|sum\[4\]\" is permanently disabled" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570558420399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SUBADDER:SUBADDER\|sum\[5\] " "LATCH primitive \"SUBADDER:SUBADDER\|sum\[5\]\" is permanently disabled" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570558420399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SUBADDER:SUBADDER\|sum\[6\] " "LATCH primitive \"SUBADDER:SUBADDER\|sum\[6\]\" is permanently disabled" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570558420399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SUBADDER:SUBADDER\|sum\[7\] " "LATCH primitive \"SUBADDER:SUBADDER\|sum\[7\]\" is permanently disabled" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570558420399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SUBADDER:SUBADDER\|sum\[8\] " "LATCH primitive \"SUBADDER:SUBADDER\|sum\[8\]\" is permanently disabled" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570558420399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SUBADDER:SUBADDER\|sum\[0\] " "LATCH primitive \"SUBADDER:SUBADDER\|sum\[0\]\" is permanently disabled" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570558420399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SUBADDER:SUBADDER\|sum\[0\] " "LATCH primitive \"SUBADDER:SUBADDER\|sum\[0\]\" is permanently disabled" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570558420406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SUBADDER:SUBADDER\|sum\[1\] " "LATCH primitive \"SUBADDER:SUBADDER\|sum\[1\]\" is permanently disabled" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570558420406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SUBADDER:SUBADDER\|sum\[2\] " "LATCH primitive \"SUBADDER:SUBADDER\|sum\[2\]\" is permanently disabled" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570558420406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SUBADDER:SUBADDER\|sum\[3\] " "LATCH primitive \"SUBADDER:SUBADDER\|sum\[3\]\" is permanently disabled" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570558420406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SUBADDER:SUBADDER\|sum\[4\] " "LATCH primitive \"SUBADDER:SUBADDER\|sum\[4\]\" is permanently disabled" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570558420406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SUBADDER:SUBADDER\|sum\[5\] " "LATCH primitive \"SUBADDER:SUBADDER\|sum\[5\]\" is permanently disabled" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570558420406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SUBADDER:SUBADDER\|sum\[6\] " "LATCH primitive \"SUBADDER:SUBADDER\|sum\[6\]\" is permanently disabled" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570558420406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SUBADDER:SUBADDER\|sum\[7\] " "LATCH primitive \"SUBADDER:SUBADDER\|sum\[7\]\" is permanently disabled" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570558420406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "SUBADDER:SUBADDER\|sum\[8\] " "LATCH primitive \"SUBADDER:SUBADDER\|sum\[8\]\" is permanently disabled" {  } { { "SUBADDER.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd" 45 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570558420406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "imediate\[0\] " "LATCH primitive \"imediate\[0\]\" is permanently disabled" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570558420431 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "imediate\[1\] " "LATCH primitive \"imediate\[1\]\" is permanently disabled" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570558420431 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "imediate\[2\] " "LATCH primitive \"imediate\[2\]\" is permanently disabled" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570558420431 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "imediate\[3\] " "LATCH primitive \"imediate\[3\]\" is permanently disabled" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570558420432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "imediate\[4\] " "LATCH primitive \"imediate\[4\]\" is permanently disabled" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570558420432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "imediate\[5\] " "LATCH primitive \"imediate\[5\]\" is permanently disabled" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570558420432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "imediate\[6\] " "LATCH primitive \"imediate\[6\]\" is permanently disabled" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570558420432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "imediate\[7\] " "LATCH primitive \"imediate\[7\]\" is permanently disabled" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570558420433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "imediate\[8\] " "LATCH primitive \"imediate\[8\]\" is permanently disabled" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1570558420433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_address\[2\] " "LATCH primitive \"reg_address\[2\]\" is permanently enabled" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570558420433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_address\[1\] " "LATCH primitive \"reg_address\[1\]\" is permanently enabled" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570558420433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "reg_address\[0\] " "LATCH primitive \"reg_address\[0\]\" is permanently enabled" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570558420433 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IO_T:IO\|HEX00\[4\] IO_T:IO\|HEX00\[0\] " "Duplicate LATCH primitive \"IO_T:IO\|HEX00\[4\]\" merged with LATCH primitive \"IO_T:IO\|HEX00\[0\]\"" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1570558420681 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IO_T:IO\|HEX00\[5\] IO_T:IO\|HEX00\[0\] " "Duplicate LATCH primitive \"IO_T:IO\|HEX00\[5\]\" merged with LATCH primitive \"IO_T:IO\|HEX00\[0\]\"" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1570558420681 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IO_T:IO\|HEX00\[3\] IO_T:IO\|HEX00\[0\] " "Duplicate LATCH primitive \"IO_T:IO\|HEX00\[3\]\" merged with LATCH primitive \"IO_T:IO\|HEX00\[0\]\"" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1570558420681 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IO_T:IO\|HEX11\[4\] IO_T:IO\|HEX11\[0\] " "Duplicate LATCH primitive \"IO_T:IO\|HEX11\[4\]\" merged with LATCH primitive \"IO_T:IO\|HEX11\[0\]\"" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1570558420681 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IO_T:IO\|HEX11\[5\] IO_T:IO\|HEX11\[0\] " "Duplicate LATCH primitive \"IO_T:IO\|HEX11\[5\]\" merged with LATCH primitive \"IO_T:IO\|HEX11\[0\]\"" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1570558420681 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IO_T:IO\|HEX11\[3\] IO_T:IO\|HEX11\[0\] " "Duplicate LATCH primitive \"IO_T:IO\|HEX11\[3\]\" merged with LATCH primitive \"IO_T:IO\|HEX11\[0\]\"" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1570558420681 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IO_T:IO\|HEX22\[4\] IO_T:IO\|HEX22\[0\] " "Duplicate LATCH primitive \"IO_T:IO\|HEX22\[4\]\" merged with LATCH primitive \"IO_T:IO\|HEX22\[0\]\"" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1570558420681 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IO_T:IO\|HEX22\[5\] IO_T:IO\|HEX22\[0\] " "Duplicate LATCH primitive \"IO_T:IO\|HEX22\[5\]\" merged with LATCH primitive \"IO_T:IO\|HEX22\[0\]\"" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1570558420681 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IO_T:IO\|HEX22\[3\] IO_T:IO\|HEX22\[0\] " "Duplicate LATCH primitive \"IO_T:IO\|HEX22\[3\]\" merged with LATCH primitive \"IO_T:IO\|HEX22\[0\]\"" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1570558420681 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IO_T:IO\|HEX33\[4\] IO_T:IO\|HEX33\[0\] " "Duplicate LATCH primitive \"IO_T:IO\|HEX33\[4\]\" merged with LATCH primitive \"IO_T:IO\|HEX33\[0\]\"" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1570558420681 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IO_T:IO\|HEX33\[5\] IO_T:IO\|HEX33\[0\] " "Duplicate LATCH primitive \"IO_T:IO\|HEX33\[5\]\" merged with LATCH primitive \"IO_T:IO\|HEX33\[0\]\"" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1570558420681 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IO_T:IO\|HEX33\[3\] IO_T:IO\|HEX33\[0\] " "Duplicate LATCH primitive \"IO_T:IO\|HEX33\[3\]\" merged with LATCH primitive \"IO_T:IO\|HEX33\[0\]\"" {  } { { "IO_T.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd" 133 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1570558420681 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1570558420681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_address\[0\] " "Latch io_address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|q\[0\]" {  } { { "registradorGenerico.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/registradorGenerico.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570558420681 ""}  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570558420681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_address\[1\] " "Latch io_address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|q\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|q\[4\]" {  } { { "registradorGenerico.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/registradorGenerico.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570558420681 ""}  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570558420681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "io_address\[2\] " "Latch io_address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|q\[4\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|q\[4\]" {  } { { "registradorGenerico.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/registradorGenerico.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570558420681 ""}  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570558420681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mode " "Latch mode has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|q\[3\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|q\[3\]" {  } { { "registradorGenerico.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/registradorGenerico.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570558420682 ""}  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570558420682 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_led_pio\[0\] GND " "Pin \"fpga_led_pio\[0\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|fpga_led_pio[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_led_pio\[1\] GND " "Pin \"fpga_led_pio\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|fpga_led_pio[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_led_pio\[2\] GND " "Pin \"fpga_led_pio\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|fpga_led_pio[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_led_pio\[3\] GND " "Pin \"fpga_led_pio\[3\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|fpga_led_pio[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_led_pio\[4\] GND " "Pin \"fpga_led_pio\[4\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|fpga_led_pio[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_led_pio\[5\] GND " "Pin \"fpga_led_pio\[5\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|fpga_led_pio[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_led_pio\[6\] GND " "Pin \"fpga_led_pio\[6\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|fpga_led_pio[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led GND " "Pin \"led\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|led"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570558420697 "|relogio|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570558420697 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570558420774 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570558421117 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570558421244 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570558421244 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "27 " "Design contains 27 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570558421278 "|relogio|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_controll\[1\] " "No output dependent on input pin \"sw_controll\[1\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570558421278 "|relogio|sw_controll[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_controll\[2\] " "No output dependent on input pin \"sw_controll\[2\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570558421278 "|relogio|sw_controll[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_controll\[3\] " "No output dependent on input pin \"sw_controll\[3\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570558421278 "|relogio|sw_controll[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_controll\[4\] " "No output dependent on input pin \"sw_controll\[4\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570558421278 "|relogio|sw_controll[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_controll\[5\] " "No output dependent on input pin \"sw_controll\[5\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570558421278 "|relogio|sw_controll[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570558421278 "|relogio|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570558421278 "|relogio|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570558421278 "|relogio|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570558421278 "|relogio|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570558421278 "|relogio|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570558421278 "|relogio|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570558421278 "|relogio|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570558421278 "|relogio|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570558421278 "|relogio|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570558421278 "|relogio|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570558421278 "|relogio|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570558421278 "|relogio|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570558421278 "|relogio|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570558421278 "|relogio|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570558421278 "|relogio|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570558421278 "|relogio|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570558421278 "|relogio|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570558421278 "|relogio|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570558421278 "|relogio|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570558421278 "|relogio|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "relogio.vhd" "" { Text "/home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570558421278 "|relogio|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570558421278 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "223 " "Implemented 223 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570558421279 ""} { "Info" "ICUT_CUT_TM_OPINS" "90 " "Implemented 90 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570558421279 ""} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Implemented 103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570558421279 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570558421279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 210 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 210 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1001 " "Peak virtual memory: 1001 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570558421289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  8 15:13:41 2019 " "Processing ended: Tue Oct  8 15:13:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570558421289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570558421289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570558421289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570558421289 ""}
