$date
	Sat May 10 07:27:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module demux1x4_tb $end
$var wire 4 ! y [3:0] $end
$var reg 1 " a $end
$var reg 1 # en $end
$var reg 2 $ s [1:0] $end
$scope module dut $end
$var wire 1 % a $end
$var wire 1 & en $end
$var wire 2 ' s [1:0] $end
$var reg 4 ( y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
0&
0%
b0 $
0#
0"
b0 !
$end
#10
b1 (
b1 !
1#
1&
1"
1%
#20
b10 (
b10 !
b1 $
b1 '
#30
b100 (
b100 !
b10 $
b10 '
#40
b1000 (
b1000 !
b11 $
b11 '
