Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Apr 25 09:30:46 2022
| Host         : DESKTOP-DKHFCCF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_env_pipeline_control_sets_placed.rpt
| Design       : test_env_pipeline
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              53 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             166 |           45 |
| Yes          | No                    | Yes                    |              21 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+-----------------------+------------------+------------------+----------------+
|       Clock Signal       |     Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------+-----------------------+------------------+------------------+----------------+
|  ex1/aux_reg[15]_i_1_n_0 |                       |                  |                1 |              1 |
|  clk_IBUF_BUFG           | mpp1/eqOp             |                  |                1 |              2 |
|  clk_IBUF_BUFG           | mpp1/p_0_in           |                  |                4 |             16 |
|  ex1/rez_reg[15]_i_2_n_0 |                       |                  |                7 |             16 |
|  clk_IBUF_BUFG           | mpp1/E[0]             | mpp2/AR[0]       |                8 |             21 |
|  clk_IBUF_BUFG           |                       |                  |               10 |             36 |
| ~clk_IBUF_BUFG           | mpp1/RegID_EX_reg[55] |                  |                6 |             48 |
|  clk_IBUF_BUFG           | mpp1/E[0]             |                  |               45 |            165 |
+--------------------------+-----------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 16+    |                     6 |
+--------+-----------------------+


