

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10'
================================================================
* Date:           Tue Jan 27 15:47:14 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1027|     1027|  10.270 us|  10.270 us|  1025|  1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_100_9_VITIS_LOOP_101_10  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.15>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%b = alloca i32 1" [top.cpp:101]   --->   Operation 6 'alloca' 'b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:100]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_15, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_14, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_13, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_12, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_11, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_10, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_9, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_8, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_7, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_6, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_5, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_4, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_3, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_2, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_1, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_0, void @empty_9, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%scale_bank_63_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_63_reload"   --->   Operation 25 'read' 'scale_bank_63_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%scale_bank_62_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_62_reload"   --->   Operation 26 'read' 'scale_bank_62_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%scale_bank_61_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_61_reload"   --->   Operation 27 'read' 'scale_bank_61_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%scale_bank_60_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_60_reload"   --->   Operation 28 'read' 'scale_bank_60_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%scale_bank_59_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_59_reload"   --->   Operation 29 'read' 'scale_bank_59_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%scale_bank_58_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_58_reload"   --->   Operation 30 'read' 'scale_bank_58_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%scale_bank_57_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_57_reload"   --->   Operation 31 'read' 'scale_bank_57_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%scale_bank_56_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_56_reload"   --->   Operation 32 'read' 'scale_bank_56_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%scale_bank_55_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_55_reload"   --->   Operation 33 'read' 'scale_bank_55_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%scale_bank_54_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_54_reload"   --->   Operation 34 'read' 'scale_bank_54_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%scale_bank_53_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_53_reload"   --->   Operation 35 'read' 'scale_bank_53_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%scale_bank_52_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_52_reload"   --->   Operation 36 'read' 'scale_bank_52_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%scale_bank_51_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_51_reload"   --->   Operation 37 'read' 'scale_bank_51_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%scale_bank_50_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_50_reload"   --->   Operation 38 'read' 'scale_bank_50_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%scale_bank_49_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_49_reload"   --->   Operation 39 'read' 'scale_bank_49_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%scale_bank_48_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_48_reload"   --->   Operation 40 'read' 'scale_bank_48_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%scale_bank_47_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_47_reload"   --->   Operation 41 'read' 'scale_bank_47_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%scale_bank_46_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_46_reload"   --->   Operation 42 'read' 'scale_bank_46_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%scale_bank_45_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_45_reload"   --->   Operation 43 'read' 'scale_bank_45_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%scale_bank_44_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_44_reload"   --->   Operation 44 'read' 'scale_bank_44_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%scale_bank_43_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_43_reload"   --->   Operation 45 'read' 'scale_bank_43_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%scale_bank_42_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_42_reload"   --->   Operation 46 'read' 'scale_bank_42_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%scale_bank_41_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_41_reload"   --->   Operation 47 'read' 'scale_bank_41_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%scale_bank_40_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_40_reload"   --->   Operation 48 'read' 'scale_bank_40_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%scale_bank_39_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_39_reload"   --->   Operation 49 'read' 'scale_bank_39_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%scale_bank_38_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_38_reload"   --->   Operation 50 'read' 'scale_bank_38_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%scale_bank_37_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_37_reload"   --->   Operation 51 'read' 'scale_bank_37_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%scale_bank_36_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_36_reload"   --->   Operation 52 'read' 'scale_bank_36_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%scale_bank_35_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_35_reload"   --->   Operation 53 'read' 'scale_bank_35_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%scale_bank_34_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_34_reload"   --->   Operation 54 'read' 'scale_bank_34_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%scale_bank_33_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_33_reload"   --->   Operation 55 'read' 'scale_bank_33_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%scale_bank_32_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_32_reload"   --->   Operation 56 'read' 'scale_bank_32_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%scale_bank_31_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_31_reload"   --->   Operation 57 'read' 'scale_bank_31_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%scale_bank_30_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_30_reload"   --->   Operation 58 'read' 'scale_bank_30_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%scale_bank_29_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_29_reload"   --->   Operation 59 'read' 'scale_bank_29_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%scale_bank_28_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_28_reload"   --->   Operation 60 'read' 'scale_bank_28_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%scale_bank_27_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_27_reload"   --->   Operation 61 'read' 'scale_bank_27_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%scale_bank_26_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_26_reload"   --->   Operation 62 'read' 'scale_bank_26_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%scale_bank_25_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_25_reload"   --->   Operation 63 'read' 'scale_bank_25_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%scale_bank_24_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_24_reload"   --->   Operation 64 'read' 'scale_bank_24_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%scale_bank_23_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_23_reload"   --->   Operation 65 'read' 'scale_bank_23_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%scale_bank_22_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_22_reload"   --->   Operation 66 'read' 'scale_bank_22_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%scale_bank_21_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_21_reload"   --->   Operation 67 'read' 'scale_bank_21_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%scale_bank_20_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_20_reload"   --->   Operation 68 'read' 'scale_bank_20_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%scale_bank_19_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_19_reload"   --->   Operation 69 'read' 'scale_bank_19_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%scale_bank_18_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_18_reload"   --->   Operation 70 'read' 'scale_bank_18_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%scale_bank_17_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_17_reload"   --->   Operation 71 'read' 'scale_bank_17_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%scale_bank_16_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_16_reload"   --->   Operation 72 'read' 'scale_bank_16_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%scale_bank_15_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_15_reload"   --->   Operation 73 'read' 'scale_bank_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%scale_bank_14_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_14_reload"   --->   Operation 74 'read' 'scale_bank_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%scale_bank_13_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_13_reload"   --->   Operation 75 'read' 'scale_bank_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%scale_bank_12_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_12_reload"   --->   Operation 76 'read' 'scale_bank_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%scale_bank_11_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_11_reload"   --->   Operation 77 'read' 'scale_bank_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%scale_bank_10_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_10_reload"   --->   Operation 78 'read' 'scale_bank_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%scale_bank_9_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_9_reload"   --->   Operation 79 'read' 'scale_bank_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%scale_bank_8_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_8_reload"   --->   Operation 80 'read' 'scale_bank_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%scale_bank_7_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_7_reload"   --->   Operation 81 'read' 'scale_bank_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%scale_bank_6_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_6_reload"   --->   Operation 82 'read' 'scale_bank_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%scale_bank_5_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_5_reload"   --->   Operation 83 'read' 'scale_bank_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%scale_bank_4_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_4_reload"   --->   Operation 84 'read' 'scale_bank_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%scale_bank_3_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_3_reload"   --->   Operation 85 'read' 'scale_bank_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%scale_bank_2_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_2_reload"   --->   Operation 86 'read' 'scale_bank_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%scale_bank_1_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_1_reload"   --->   Operation 87 'read' 'scale_bank_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%scale_bank_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_bank_reload"   --->   Operation 88 'read' 'scale_bank_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.48ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten6"   --->   Operation 89 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 90 [1/1] (0.48ns)   --->   "%store_ln100 = store i9 0, i9 %i" [top.cpp:100]   --->   Operation 90 'store' 'store_ln100' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 91 [1/1] (0.48ns)   --->   "%store_ln101 = store i3 0, i3 %b" [top.cpp:101]   --->   Operation 91 'store' 'store_ln101' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_103_11"   --->   Operation 92 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i11 %indvar_flatten6" [top.cpp:100]   --->   Operation 93 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.94ns)   --->   "%icmp_ln100 = icmp_eq  i11 %indvar_flatten6_load, i11 1024" [top.cpp:100]   --->   Operation 94 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.94ns)   --->   "%add_ln100_1 = add i11 %indvar_flatten6_load, i11 1" [top.cpp:100]   --->   Operation 95 'add' 'add_ln100_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %for.inc126, void %for.end128.exitStub" [top.cpp:100]   --->   Operation 96 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%b_load = load i3 %b" [top.cpp:101]   --->   Operation 97 'load' 'b_load' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:100]   --->   Operation 98 'load' 'i_load' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.92ns)   --->   "%add_ln100 = add i9 %i_load, i9 1" [top.cpp:100]   --->   Operation 99 'add' 'add_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.74ns)   --->   "%icmp_ln101 = icmp_eq  i3 %b_load, i3 4" [top.cpp:101]   --->   Operation 100 'icmp' 'icmp_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.27ns)   --->   "%select_ln100 = select i1 %icmp_ln101, i3 0, i3 %b_load" [top.cpp:100]   --->   Operation 101 'select' 'select_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.45ns)   --->   "%select_ln100_1 = select i1 %icmp_ln101, i9 %add_ln100, i9 %i_load" [top.cpp:100]   --->   Operation 102 'select' 'select_ln100_1' <Predicate = (!icmp_ln100)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i9 %select_ln100_1" [top.cpp:106]   --->   Operation 103 'trunc' 'trunc_ln106' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln106, i2 0" [top.cpp:106]   --->   Operation 104 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln106_16 = zext i3 %select_ln100" [top.cpp:106]   --->   Operation 105 'zext' 'zext_ln106_16' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.93ns)   --->   "%add_ln106_16 = add i10 %tmp_s, i10 %zext_ln106_16" [top.cpp:106]   --->   Operation 106 'add' 'add_ln106_16' <Predicate = (!icmp_ln100)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln106_17 = zext i10 %add_ln106_16" [top.cpp:106]   --->   Operation 107 'zext' 'zext_ln106_17' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 108 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 109 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_28 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 110 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_28' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_29 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 111 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_29' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_30 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 112 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_30' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_31 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 113 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_31' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 114 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 115 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 116 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 117 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 118 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 119 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 120 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 121 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 122 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 123 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i3 %select_ln100" [top.cpp:101]   --->   Operation 124 'trunc' 'trunc_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 125 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr" [top.cpp:106]   --->   Operation 125 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load' <Predicate = (!icmp_ln100)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 126 [1/1] (0.60ns)   --->   "%tmp_72 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_reload_read, i2 1, i24 %scale_bank_1_reload_read, i2 2, i24 %scale_bank_2_reload_read, i2 3, i24 %scale_bank_3_reload_read, i24 0, i2 %trunc_ln101" [top.cpp:106]   --->   Operation 126 'sparsemux' 'tmp_72' <Predicate = (!icmp_ln100)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr" [top.cpp:106]   --->   Operation 127 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load' <Predicate = (!icmp_ln100)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 128 [1/1] (0.60ns)   --->   "%tmp_80 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_4_reload_read, i2 1, i24 %scale_bank_5_reload_read, i2 2, i24 %scale_bank_6_reload_read, i2 3, i24 %scale_bank_7_reload_read, i24 0, i2 %trunc_ln101" [top.cpp:106]   --->   Operation 128 'sparsemux' 'tmp_80' <Predicate = (!icmp_ln100)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr" [top.cpp:106]   --->   Operation 129 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load' <Predicate = (!icmp_ln100)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 130 [1/1] (0.60ns)   --->   "%tmp_88 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_8_reload_read, i2 1, i24 %scale_bank_9_reload_read, i2 2, i24 %scale_bank_10_reload_read, i2 3, i24 %scale_bank_11_reload_read, i24 0, i2 %trunc_ln101" [top.cpp:106]   --->   Operation 130 'sparsemux' 'tmp_88' <Predicate = (!icmp_ln100)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr" [top.cpp:106]   --->   Operation 131 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load' <Predicate = (!icmp_ln100)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 132 [1/1] (0.60ns)   --->   "%tmp_96 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_12_reload_read, i2 1, i24 %scale_bank_13_reload_read, i2 2, i24 %scale_bank_14_reload_read, i2 3, i24 %scale_bank_15_reload_read, i24 0, i2 %trunc_ln101" [top.cpp:106]   --->   Operation 132 'sparsemux' 'tmp_96' <Predicate = (!icmp_ln100)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr" [top.cpp:106]   --->   Operation 133 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load' <Predicate = (!icmp_ln100)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 134 [1/1] (0.60ns)   --->   "%tmp_104 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_16_reload_read, i2 1, i24 %scale_bank_17_reload_read, i2 2, i24 %scale_bank_18_reload_read, i2 3, i24 %scale_bank_19_reload_read, i24 0, i2 %trunc_ln101" [top.cpp:106]   --->   Operation 134 'sparsemux' 'tmp_104' <Predicate = (!icmp_ln100)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr" [top.cpp:106]   --->   Operation 135 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load' <Predicate = (!icmp_ln100)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 136 [1/1] (0.60ns)   --->   "%tmp_112 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_20_reload_read, i2 1, i24 %scale_bank_21_reload_read, i2 2, i24 %scale_bank_22_reload_read, i2 3, i24 %scale_bank_23_reload_read, i24 0, i2 %trunc_ln101" [top.cpp:106]   --->   Operation 136 'sparsemux' 'tmp_112' <Predicate = (!icmp_ln100)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr" [top.cpp:106]   --->   Operation 137 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load' <Predicate = (!icmp_ln100)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 138 [1/1] (0.60ns)   --->   "%tmp_120 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_24_reload_read, i2 1, i24 %scale_bank_25_reload_read, i2 2, i24 %scale_bank_26_reload_read, i2 3, i24 %scale_bank_27_reload_read, i24 0, i2 %trunc_ln101" [top.cpp:106]   --->   Operation 138 'sparsemux' 'tmp_120' <Predicate = (!icmp_ln100)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr" [top.cpp:106]   --->   Operation 139 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load' <Predicate = (!icmp_ln100)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 140 [1/1] (0.60ns)   --->   "%tmp_128 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_28_reload_read, i2 1, i24 %scale_bank_29_reload_read, i2 2, i24 %scale_bank_30_reload_read, i2 3, i24 %scale_bank_31_reload_read, i24 0, i2 %trunc_ln101" [top.cpp:106]   --->   Operation 140 'sparsemux' 'tmp_128' <Predicate = (!icmp_ln100)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr" [top.cpp:106]   --->   Operation 141 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load' <Predicate = (!icmp_ln100)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 142 [1/1] (0.60ns)   --->   "%tmp_136 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_32_reload_read, i2 1, i24 %scale_bank_33_reload_read, i2 2, i24 %scale_bank_34_reload_read, i2 3, i24 %scale_bank_35_reload_read, i24 0, i2 %trunc_ln101" [top.cpp:106]   --->   Operation 142 'sparsemux' 'tmp_136' <Predicate = (!icmp_ln100)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr" [top.cpp:106]   --->   Operation 143 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load' <Predicate = (!icmp_ln100)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 144 [1/1] (0.60ns)   --->   "%tmp_144 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_36_reload_read, i2 1, i24 %scale_bank_37_reload_read, i2 2, i24 %scale_bank_38_reload_read, i2 3, i24 %scale_bank_39_reload_read, i24 0, i2 %trunc_ln101" [top.cpp:106]   --->   Operation 144 'sparsemux' 'tmp_144' <Predicate = (!icmp_ln100)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_32 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp" [top.cpp:106]   --->   Operation 145 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_32' <Predicate = (!icmp_ln100)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 146 [1/1] (0.60ns)   --->   "%tmp_150 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_40_reload_read, i2 1, i24 %scale_bank_41_reload_read, i2 2, i24 %scale_bank_42_reload_read, i2 3, i24 %scale_bank_43_reload_read, i24 0, i2 %trunc_ln101" [top.cpp:106]   --->   Operation 146 'sparsemux' 'tmp_150' <Predicate = (!icmp_ln100)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_33 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27" [top.cpp:106]   --->   Operation 147 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_33' <Predicate = (!icmp_ln100)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 148 [1/1] (0.60ns)   --->   "%tmp_158 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_44_reload_read, i2 1, i24 %scale_bank_45_reload_read, i2 2, i24 %scale_bank_46_reload_read, i2 3, i24 %scale_bank_47_reload_read, i24 0, i2 %trunc_ln101" [top.cpp:106]   --->   Operation 148 'sparsemux' 'tmp_158' <Predicate = (!icmp_ln100)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_34 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_28" [top.cpp:106]   --->   Operation 149 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_34' <Predicate = (!icmp_ln100)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 150 [1/1] (0.60ns)   --->   "%tmp_166 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_48_reload_read, i2 1, i24 %scale_bank_49_reload_read, i2 2, i24 %scale_bank_50_reload_read, i2 3, i24 %scale_bank_51_reload_read, i24 0, i2 %trunc_ln101" [top.cpp:106]   --->   Operation 150 'sparsemux' 'tmp_166' <Predicate = (!icmp_ln100)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_35 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_29" [top.cpp:106]   --->   Operation 151 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_35' <Predicate = (!icmp_ln100)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 152 [1/1] (0.60ns)   --->   "%tmp_174 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_52_reload_read, i2 1, i24 %scale_bank_53_reload_read, i2 2, i24 %scale_bank_54_reload_read, i2 3, i24 %scale_bank_55_reload_read, i24 0, i2 %trunc_ln101" [top.cpp:106]   --->   Operation 152 'sparsemux' 'tmp_174' <Predicate = (!icmp_ln100)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_36 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_30" [top.cpp:106]   --->   Operation 153 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_36' <Predicate = (!icmp_ln100)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 154 [1/1] (0.60ns)   --->   "%tmp_182 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_56_reload_read, i2 1, i24 %scale_bank_57_reload_read, i2 2, i24 %scale_bank_58_reload_read, i2 3, i24 %scale_bank_59_reload_read, i24 0, i2 %trunc_ln101" [top.cpp:106]   --->   Operation 154 'sparsemux' 'tmp_182' <Predicate = (!icmp_ln100)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_37 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_31" [top.cpp:106]   --->   Operation 155 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_37' <Predicate = (!icmp_ln100)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 156 [1/1] (0.60ns)   --->   "%tmp_190 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %scale_bank_60_reload_read, i2 1, i24 %scale_bank_61_reload_read, i2 2, i24 %scale_bank_62_reload_read, i2 3, i24 %scale_bank_63_reload_read, i24 0, i2 %trunc_ln101" [top.cpp:106]   --->   Operation 156 'sparsemux' 'tmp_190' <Predicate = (!icmp_ln100)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.74ns)   --->   "%add_ln101 = add i3 %select_ln100, i3 1" [top.cpp:101]   --->   Operation 157 'add' 'add_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.48ns)   --->   "%store_ln100 = store i11 %add_ln100_1, i11 %indvar_flatten6" [top.cpp:100]   --->   Operation 158 'store' 'store_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.48>
ST_1 : Operation 159 [1/1] (0.48ns)   --->   "%store_ln100 = store i9 %select_ln100_1, i9 %i" [top.cpp:100]   --->   Operation 159 'store' 'store_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.48>
ST_1 : Operation 160 [1/1] (0.48ns)   --->   "%store_ln101 = store i3 %add_ln101, i3 %b" [top.cpp:101]   --->   Operation 160 'store' 'store_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.27>
ST_2 : Operation 161 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr" [top.cpp:106]   --->   Operation 161 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load" [top.cpp:106]   --->   Operation 162 'sext' 'sext_ln106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln106_1 = sext i24 %tmp_72" [top.cpp:106]   --->   Operation 163 'sext' 'sext_ln106_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (3.38ns)   --->   "%mul_ln106 = mul i48 %sext_ln106_1, i48 %sext_ln106" [top.cpp:106]   --->   Operation 164 'mul' 'mul_ln106' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106, i32 47" [top.cpp:106]   --->   Operation 165 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106, i32 16, i32 39" [top.cpp:106]   --->   Operation 166 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106, i32 15" [top.cpp:106]   --->   Operation 167 'bitselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node and_ln106)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106, i32 39" [top.cpp:106]   --->   Operation 168 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i1 %tmp_153" [top.cpp:106]   --->   Operation 169 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (1.10ns)   --->   "%add_ln106 = add i24 %trunc_ln4, i24 %zext_ln106" [top.cpp:106]   --->   Operation 170 'add' 'add_ln106' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106, i32 23" [top.cpp:106]   --->   Operation 171 'bitselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln106)   --->   "%xor_ln106 = xor i1 %tmp_155, i1 1" [top.cpp:106]   --->   Operation 172 'xor' 'xor_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106 = and i1 %tmp_154, i1 %xor_ln106" [top.cpp:106]   --->   Operation 173 'and' 'and_ln106' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_4)   --->   "%tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106, i32 40" [top.cpp:106]   --->   Operation 174 'bitselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106, i32 41" [top.cpp:106]   --->   Operation 175 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.89ns)   --->   "%icmp_ln106 = icmp_eq  i7 %tmp_78, i7 127" [top.cpp:106]   --->   Operation 176 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106, i32 40" [top.cpp:106]   --->   Operation 177 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.90ns)   --->   "%icmp_ln106_1 = icmp_eq  i8 %tmp_79, i8 255" [top.cpp:106]   --->   Operation 178 'icmp' 'icmp_ln106_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.90ns)   --->   "%icmp_ln106_2 = icmp_eq  i8 %tmp_79, i8 0" [top.cpp:106]   --->   Operation 179 'icmp' 'icmp_ln106_2' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_3)   --->   "%select_ln106 = select i1 %and_ln106, i1 %icmp_ln106_1, i1 %icmp_ln106_2" [top.cpp:106]   --->   Operation 180 'select' 'select_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_4)   --->   "%xor_ln106_1 = xor i1 %tmp_156, i1 1" [top.cpp:106]   --->   Operation 181 'xor' 'xor_ln106_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_4)   --->   "%and_ln106_1 = and i1 %icmp_ln106, i1 %xor_ln106_1" [top.cpp:106]   --->   Operation 182 'and' 'and_ln106_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_4)   --->   "%select_ln106_1 = select i1 %and_ln106, i1 %and_ln106_1, i1 %icmp_ln106_1" [top.cpp:106]   --->   Operation 183 'select' 'select_ln106_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_1)   --->   "%and_ln106_2 = and i1 %and_ln106, i1 %icmp_ln106_1" [top.cpp:106]   --->   Operation 184 'and' 'and_ln106_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_3)   --->   "%xor_ln106_2 = xor i1 %select_ln106, i1 1" [top.cpp:106]   --->   Operation 185 'xor' 'xor_ln106_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_3)   --->   "%or_ln106 = or i1 %tmp_155, i1 %xor_ln106_2" [top.cpp:106]   --->   Operation 186 'or' 'or_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_3)   --->   "%xor_ln106_3 = xor i1 %tmp, i1 1" [top.cpp:106]   --->   Operation 187 'xor' 'xor_ln106_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_3 = and i1 %or_ln106, i1 %xor_ln106_3" [top.cpp:106]   --->   Operation 188 'and' 'and_ln106_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_4 = and i1 %tmp_155, i1 %select_ln106_1" [top.cpp:106]   --->   Operation 189 'and' 'and_ln106_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_1)   --->   "%or_ln106_32 = or i1 %and_ln106_2, i1 %and_ln106_4" [top.cpp:106]   --->   Operation 190 'or' 'or_ln106_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_1)   --->   "%xor_ln106_4 = xor i1 %or_ln106_32, i1 1" [top.cpp:106]   --->   Operation 191 'xor' 'xor_ln106_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_1)   --->   "%and_ln106_5 = and i1 %tmp, i1 %xor_ln106_4" [top.cpp:106]   --->   Operation 192 'and' 'and_ln106_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node select_ln106_3)   --->   "%select_ln106_2 = select i1 %and_ln106_3, i24 8388607, i24 8388608" [top.cpp:106]   --->   Operation 193 'select' 'select_ln106_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln106_1 = or i1 %and_ln106_3, i1 %and_ln106_5" [top.cpp:106]   --->   Operation 194 'or' 'or_ln106_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln106_3 = select i1 %or_ln106_1, i24 %select_ln106_2, i24 %add_ln106" [top.cpp:106]   --->   Operation 195 'select' 'select_ln106_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 196 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr" [top.cpp:106]   --->   Operation 196 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln106_2 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load" [top.cpp:106]   --->   Operation 197 'sext' 'sext_ln106_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln106_3 = sext i24 %tmp_80" [top.cpp:106]   --->   Operation 198 'sext' 'sext_ln106_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (3.38ns)   --->   "%mul_ln106_1 = mul i48 %sext_ln106_3, i48 %sext_ln106_2" [top.cpp:106]   --->   Operation 199 'mul' 'mul_ln106_1' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_1, i32 47" [top.cpp:106]   --->   Operation 200 'bitselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln106_1 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_1, i32 16, i32 39" [top.cpp:106]   --->   Operation 201 'partselect' 'trunc_ln106_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_1, i32 15" [top.cpp:106]   --->   Operation 202 'bitselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_6)   --->   "%tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_1, i32 39" [top.cpp:106]   --->   Operation 203 'bitselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i1 %tmp_161" [top.cpp:106]   --->   Operation 204 'zext' 'zext_ln106_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (1.10ns)   --->   "%add_ln106_1 = add i24 %trunc_ln106_1, i24 %zext_ln106_1" [top.cpp:106]   --->   Operation 205 'add' 'add_ln106_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_1, i32 23" [top.cpp:106]   --->   Operation 206 'bitselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_6)   --->   "%xor_ln106_5 = xor i1 %tmp_163, i1 1" [top.cpp:106]   --->   Operation 207 'xor' 'xor_ln106_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_6 = and i1 %tmp_162, i1 %xor_ln106_5" [top.cpp:106]   --->   Operation 208 'and' 'and_ln106_6' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_10)   --->   "%tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_1, i32 40" [top.cpp:106]   --->   Operation 209 'bitselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_1, i32 41" [top.cpp:106]   --->   Operation 210 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.89ns)   --->   "%icmp_ln106_3 = icmp_eq  i7 %tmp_86, i7 127" [top.cpp:106]   --->   Operation 211 'icmp' 'icmp_ln106_3' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_1, i32 40" [top.cpp:106]   --->   Operation 212 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.90ns)   --->   "%icmp_ln106_4 = icmp_eq  i8 %tmp_87, i8 255" [top.cpp:106]   --->   Operation 213 'icmp' 'icmp_ln106_4' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.90ns)   --->   "%icmp_ln106_5 = icmp_eq  i8 %tmp_87, i8 0" [top.cpp:106]   --->   Operation 214 'icmp' 'icmp_ln106_5' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_9)   --->   "%select_ln106_4 = select i1 %and_ln106_6, i1 %icmp_ln106_4, i1 %icmp_ln106_5" [top.cpp:106]   --->   Operation 215 'select' 'select_ln106_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_10)   --->   "%xor_ln106_6 = xor i1 %tmp_164, i1 1" [top.cpp:106]   --->   Operation 216 'xor' 'xor_ln106_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_10)   --->   "%and_ln106_7 = and i1 %icmp_ln106_3, i1 %xor_ln106_6" [top.cpp:106]   --->   Operation 217 'and' 'and_ln106_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_10)   --->   "%select_ln106_5 = select i1 %and_ln106_6, i1 %and_ln106_7, i1 %icmp_ln106_4" [top.cpp:106]   --->   Operation 218 'select' 'select_ln106_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_3)   --->   "%and_ln106_8 = and i1 %and_ln106_6, i1 %icmp_ln106_4" [top.cpp:106]   --->   Operation 219 'and' 'and_ln106_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_9)   --->   "%xor_ln106_7 = xor i1 %select_ln106_4, i1 1" [top.cpp:106]   --->   Operation 220 'xor' 'xor_ln106_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_9)   --->   "%or_ln106_2 = or i1 %tmp_163, i1 %xor_ln106_7" [top.cpp:106]   --->   Operation 221 'or' 'or_ln106_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_9)   --->   "%xor_ln106_8 = xor i1 %tmp_157, i1 1" [top.cpp:106]   --->   Operation 222 'xor' 'xor_ln106_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_9 = and i1 %or_ln106_2, i1 %xor_ln106_8" [top.cpp:106]   --->   Operation 223 'and' 'and_ln106_9' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_10 = and i1 %tmp_163, i1 %select_ln106_5" [top.cpp:106]   --->   Operation 224 'and' 'and_ln106_10' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_3)   --->   "%or_ln106_33 = or i1 %and_ln106_8, i1 %and_ln106_10" [top.cpp:106]   --->   Operation 225 'or' 'or_ln106_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_3)   --->   "%xor_ln106_9 = xor i1 %or_ln106_33, i1 1" [top.cpp:106]   --->   Operation 226 'xor' 'xor_ln106_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_3)   --->   "%and_ln106_11 = and i1 %tmp_157, i1 %xor_ln106_9" [top.cpp:106]   --->   Operation 227 'and' 'and_ln106_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node select_ln106_7)   --->   "%select_ln106_6 = select i1 %and_ln106_9, i24 8388607, i24 8388608" [top.cpp:106]   --->   Operation 228 'select' 'select_ln106_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln106_3 = or i1 %and_ln106_9, i1 %and_ln106_11" [top.cpp:106]   --->   Operation 229 'or' 'or_ln106_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln106_7 = select i1 %or_ln106_3, i24 %select_ln106_6, i24 %add_ln106_1" [top.cpp:106]   --->   Operation 230 'select' 'select_ln106_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 231 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr" [top.cpp:106]   --->   Operation 231 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln106_4 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load" [top.cpp:106]   --->   Operation 232 'sext' 'sext_ln106_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln106_5 = sext i24 %tmp_88" [top.cpp:106]   --->   Operation 233 'sext' 'sext_ln106_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (3.38ns)   --->   "%mul_ln106_2 = mul i48 %sext_ln106_5, i48 %sext_ln106_4" [top.cpp:106]   --->   Operation 234 'mul' 'mul_ln106_2' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_2, i32 47" [top.cpp:106]   --->   Operation 235 'bitselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln106_2 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_2, i32 16, i32 39" [top.cpp:106]   --->   Operation 236 'partselect' 'trunc_ln106_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_2, i32 15" [top.cpp:106]   --->   Operation 237 'bitselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_12)   --->   "%tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_2, i32 39" [top.cpp:106]   --->   Operation 238 'bitselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln106_2 = zext i1 %tmp_169" [top.cpp:106]   --->   Operation 239 'zext' 'zext_ln106_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (1.10ns)   --->   "%add_ln106_2 = add i24 %trunc_ln106_2, i24 %zext_ln106_2" [top.cpp:106]   --->   Operation 240 'add' 'add_ln106_2' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_2, i32 23" [top.cpp:106]   --->   Operation 241 'bitselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_12)   --->   "%xor_ln106_10 = xor i1 %tmp_171, i1 1" [top.cpp:106]   --->   Operation 242 'xor' 'xor_ln106_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_12 = and i1 %tmp_170, i1 %xor_ln106_10" [top.cpp:106]   --->   Operation 243 'and' 'and_ln106_12' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_16)   --->   "%tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_2, i32 40" [top.cpp:106]   --->   Operation 244 'bitselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_2, i32 41" [top.cpp:106]   --->   Operation 245 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.89ns)   --->   "%icmp_ln106_6 = icmp_eq  i7 %tmp_94, i7 127" [top.cpp:106]   --->   Operation 246 'icmp' 'icmp_ln106_6' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_2, i32 40" [top.cpp:106]   --->   Operation 247 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.90ns)   --->   "%icmp_ln106_7 = icmp_eq  i8 %tmp_95, i8 255" [top.cpp:106]   --->   Operation 248 'icmp' 'icmp_ln106_7' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.90ns)   --->   "%icmp_ln106_8 = icmp_eq  i8 %tmp_95, i8 0" [top.cpp:106]   --->   Operation 249 'icmp' 'icmp_ln106_8' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_15)   --->   "%select_ln106_8 = select i1 %and_ln106_12, i1 %icmp_ln106_7, i1 %icmp_ln106_8" [top.cpp:106]   --->   Operation 250 'select' 'select_ln106_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_16)   --->   "%xor_ln106_11 = xor i1 %tmp_172, i1 1" [top.cpp:106]   --->   Operation 251 'xor' 'xor_ln106_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_16)   --->   "%and_ln106_13 = and i1 %icmp_ln106_6, i1 %xor_ln106_11" [top.cpp:106]   --->   Operation 252 'and' 'and_ln106_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_16)   --->   "%select_ln106_9 = select i1 %and_ln106_12, i1 %and_ln106_13, i1 %icmp_ln106_7" [top.cpp:106]   --->   Operation 253 'select' 'select_ln106_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_5)   --->   "%and_ln106_14 = and i1 %and_ln106_12, i1 %icmp_ln106_7" [top.cpp:106]   --->   Operation 254 'and' 'and_ln106_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_15)   --->   "%xor_ln106_12 = xor i1 %select_ln106_8, i1 1" [top.cpp:106]   --->   Operation 255 'xor' 'xor_ln106_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_15)   --->   "%or_ln106_4 = or i1 %tmp_171, i1 %xor_ln106_12" [top.cpp:106]   --->   Operation 256 'or' 'or_ln106_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_15)   --->   "%xor_ln106_13 = xor i1 %tmp_165, i1 1" [top.cpp:106]   --->   Operation 257 'xor' 'xor_ln106_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_15 = and i1 %or_ln106_4, i1 %xor_ln106_13" [top.cpp:106]   --->   Operation 258 'and' 'and_ln106_15' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_16 = and i1 %tmp_171, i1 %select_ln106_9" [top.cpp:106]   --->   Operation 259 'and' 'and_ln106_16' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_5)   --->   "%or_ln106_34 = or i1 %and_ln106_14, i1 %and_ln106_16" [top.cpp:106]   --->   Operation 260 'or' 'or_ln106_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_5)   --->   "%xor_ln106_14 = xor i1 %or_ln106_34, i1 1" [top.cpp:106]   --->   Operation 261 'xor' 'xor_ln106_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_5)   --->   "%and_ln106_17 = and i1 %tmp_165, i1 %xor_ln106_14" [top.cpp:106]   --->   Operation 262 'and' 'and_ln106_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node select_ln106_11)   --->   "%select_ln106_10 = select i1 %and_ln106_15, i24 8388607, i24 8388608" [top.cpp:106]   --->   Operation 263 'select' 'select_ln106_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln106_5 = or i1 %and_ln106_15, i1 %and_ln106_17" [top.cpp:106]   --->   Operation 264 'or' 'or_ln106_5' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln106_11 = select i1 %or_ln106_5, i24 %select_ln106_10, i24 %add_ln106_2" [top.cpp:106]   --->   Operation 265 'select' 'select_ln106_11' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 266 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr" [top.cpp:106]   --->   Operation 266 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln106_6 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load" [top.cpp:106]   --->   Operation 267 'sext' 'sext_ln106_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln106_7 = sext i24 %tmp_96" [top.cpp:106]   --->   Operation 268 'sext' 'sext_ln106_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (3.38ns)   --->   "%mul_ln106_3 = mul i48 %sext_ln106_7, i48 %sext_ln106_6" [top.cpp:106]   --->   Operation 269 'mul' 'mul_ln106_3' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_3, i32 47" [top.cpp:106]   --->   Operation 270 'bitselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln106_3 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_3, i32 16, i32 39" [top.cpp:106]   --->   Operation 271 'partselect' 'trunc_ln106_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_3, i32 15" [top.cpp:106]   --->   Operation 272 'bitselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_18)   --->   "%tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_3, i32 39" [top.cpp:106]   --->   Operation 273 'bitselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln106_3 = zext i1 %tmp_177" [top.cpp:106]   --->   Operation 274 'zext' 'zext_ln106_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (1.10ns)   --->   "%add_ln106_3 = add i24 %trunc_ln106_3, i24 %zext_ln106_3" [top.cpp:106]   --->   Operation 275 'add' 'add_ln106_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_3, i32 23" [top.cpp:106]   --->   Operation 276 'bitselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_18)   --->   "%xor_ln106_15 = xor i1 %tmp_179, i1 1" [top.cpp:106]   --->   Operation 277 'xor' 'xor_ln106_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_18 = and i1 %tmp_178, i1 %xor_ln106_15" [top.cpp:106]   --->   Operation 278 'and' 'and_ln106_18' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_22)   --->   "%tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_3, i32 40" [top.cpp:106]   --->   Operation 279 'bitselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_3, i32 41" [top.cpp:106]   --->   Operation 280 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.89ns)   --->   "%icmp_ln106_9 = icmp_eq  i7 %tmp_102, i7 127" [top.cpp:106]   --->   Operation 281 'icmp' 'icmp_ln106_9' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_3, i32 40" [top.cpp:106]   --->   Operation 282 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.90ns)   --->   "%icmp_ln106_10 = icmp_eq  i8 %tmp_103, i8 255" [top.cpp:106]   --->   Operation 283 'icmp' 'icmp_ln106_10' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.90ns)   --->   "%icmp_ln106_11 = icmp_eq  i8 %tmp_103, i8 0" [top.cpp:106]   --->   Operation 284 'icmp' 'icmp_ln106_11' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_21)   --->   "%select_ln106_12 = select i1 %and_ln106_18, i1 %icmp_ln106_10, i1 %icmp_ln106_11" [top.cpp:106]   --->   Operation 285 'select' 'select_ln106_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_22)   --->   "%xor_ln106_16 = xor i1 %tmp_180, i1 1" [top.cpp:106]   --->   Operation 286 'xor' 'xor_ln106_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_22)   --->   "%and_ln106_19 = and i1 %icmp_ln106_9, i1 %xor_ln106_16" [top.cpp:106]   --->   Operation 287 'and' 'and_ln106_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_22)   --->   "%select_ln106_13 = select i1 %and_ln106_18, i1 %and_ln106_19, i1 %icmp_ln106_10" [top.cpp:106]   --->   Operation 288 'select' 'select_ln106_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_7)   --->   "%and_ln106_20 = and i1 %and_ln106_18, i1 %icmp_ln106_10" [top.cpp:106]   --->   Operation 289 'and' 'and_ln106_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_21)   --->   "%xor_ln106_17 = xor i1 %select_ln106_12, i1 1" [top.cpp:106]   --->   Operation 290 'xor' 'xor_ln106_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_21)   --->   "%or_ln106_6 = or i1 %tmp_179, i1 %xor_ln106_17" [top.cpp:106]   --->   Operation 291 'or' 'or_ln106_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_21)   --->   "%xor_ln106_18 = xor i1 %tmp_173, i1 1" [top.cpp:106]   --->   Operation 292 'xor' 'xor_ln106_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_21 = and i1 %or_ln106_6, i1 %xor_ln106_18" [top.cpp:106]   --->   Operation 293 'and' 'and_ln106_21' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_22 = and i1 %tmp_179, i1 %select_ln106_13" [top.cpp:106]   --->   Operation 294 'and' 'and_ln106_22' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_7)   --->   "%or_ln106_35 = or i1 %and_ln106_20, i1 %and_ln106_22" [top.cpp:106]   --->   Operation 295 'or' 'or_ln106_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_7)   --->   "%xor_ln106_19 = xor i1 %or_ln106_35, i1 1" [top.cpp:106]   --->   Operation 296 'xor' 'xor_ln106_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_7)   --->   "%and_ln106_23 = and i1 %tmp_173, i1 %xor_ln106_19" [top.cpp:106]   --->   Operation 297 'and' 'and_ln106_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node select_ln106_15)   --->   "%select_ln106_14 = select i1 %and_ln106_21, i24 8388607, i24 8388608" [top.cpp:106]   --->   Operation 298 'select' 'select_ln106_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln106_7 = or i1 %and_ln106_21, i1 %and_ln106_23" [top.cpp:106]   --->   Operation 299 'or' 'or_ln106_7' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln106_15 = select i1 %or_ln106_7, i24 %select_ln106_14, i24 %add_ln106_3" [top.cpp:106]   --->   Operation 300 'select' 'select_ln106_15' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 301 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr" [top.cpp:106]   --->   Operation 301 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln106_8 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load" [top.cpp:106]   --->   Operation 302 'sext' 'sext_ln106_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln106_9 = sext i24 %tmp_104" [top.cpp:106]   --->   Operation 303 'sext' 'sext_ln106_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (3.38ns)   --->   "%mul_ln106_4 = mul i48 %sext_ln106_9, i48 %sext_ln106_8" [top.cpp:106]   --->   Operation 304 'mul' 'mul_ln106_4' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_4, i32 47" [top.cpp:106]   --->   Operation 305 'bitselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln106_4 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_4, i32 16, i32 39" [top.cpp:106]   --->   Operation 306 'partselect' 'trunc_ln106_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_4, i32 15" [top.cpp:106]   --->   Operation 307 'bitselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_24)   --->   "%tmp_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_4, i32 39" [top.cpp:106]   --->   Operation 308 'bitselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln106_4 = zext i1 %tmp_185" [top.cpp:106]   --->   Operation 309 'zext' 'zext_ln106_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (1.10ns)   --->   "%add_ln106_4 = add i24 %trunc_ln106_4, i24 %zext_ln106_4" [top.cpp:106]   --->   Operation 310 'add' 'add_ln106_4' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_4, i32 23" [top.cpp:106]   --->   Operation 311 'bitselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_24)   --->   "%xor_ln106_20 = xor i1 %tmp_187, i1 1" [top.cpp:106]   --->   Operation 312 'xor' 'xor_ln106_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_24 = and i1 %tmp_186, i1 %xor_ln106_20" [top.cpp:106]   --->   Operation 313 'and' 'and_ln106_24' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_28)   --->   "%tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_4, i32 40" [top.cpp:106]   --->   Operation 314 'bitselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_4, i32 41" [top.cpp:106]   --->   Operation 315 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.89ns)   --->   "%icmp_ln106_12 = icmp_eq  i7 %tmp_110, i7 127" [top.cpp:106]   --->   Operation 316 'icmp' 'icmp_ln106_12' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_4, i32 40" [top.cpp:106]   --->   Operation 317 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.90ns)   --->   "%icmp_ln106_13 = icmp_eq  i8 %tmp_111, i8 255" [top.cpp:106]   --->   Operation 318 'icmp' 'icmp_ln106_13' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.90ns)   --->   "%icmp_ln106_14 = icmp_eq  i8 %tmp_111, i8 0" [top.cpp:106]   --->   Operation 319 'icmp' 'icmp_ln106_14' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_27)   --->   "%select_ln106_16 = select i1 %and_ln106_24, i1 %icmp_ln106_13, i1 %icmp_ln106_14" [top.cpp:106]   --->   Operation 320 'select' 'select_ln106_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_28)   --->   "%xor_ln106_21 = xor i1 %tmp_188, i1 1" [top.cpp:106]   --->   Operation 321 'xor' 'xor_ln106_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_28)   --->   "%and_ln106_25 = and i1 %icmp_ln106_12, i1 %xor_ln106_21" [top.cpp:106]   --->   Operation 322 'and' 'and_ln106_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_28)   --->   "%select_ln106_17 = select i1 %and_ln106_24, i1 %and_ln106_25, i1 %icmp_ln106_13" [top.cpp:106]   --->   Operation 323 'select' 'select_ln106_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_9)   --->   "%and_ln106_26 = and i1 %and_ln106_24, i1 %icmp_ln106_13" [top.cpp:106]   --->   Operation 324 'and' 'and_ln106_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_27)   --->   "%xor_ln106_22 = xor i1 %select_ln106_16, i1 1" [top.cpp:106]   --->   Operation 325 'xor' 'xor_ln106_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_27)   --->   "%or_ln106_8 = or i1 %tmp_187, i1 %xor_ln106_22" [top.cpp:106]   --->   Operation 326 'or' 'or_ln106_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_27)   --->   "%xor_ln106_23 = xor i1 %tmp_181, i1 1" [top.cpp:106]   --->   Operation 327 'xor' 'xor_ln106_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_27 = and i1 %or_ln106_8, i1 %xor_ln106_23" [top.cpp:106]   --->   Operation 328 'and' 'and_ln106_27' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_28 = and i1 %tmp_187, i1 %select_ln106_17" [top.cpp:106]   --->   Operation 329 'and' 'and_ln106_28' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_9)   --->   "%or_ln106_36 = or i1 %and_ln106_26, i1 %and_ln106_28" [top.cpp:106]   --->   Operation 330 'or' 'or_ln106_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_9)   --->   "%xor_ln106_24 = xor i1 %or_ln106_36, i1 1" [top.cpp:106]   --->   Operation 331 'xor' 'xor_ln106_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_9)   --->   "%and_ln106_29 = and i1 %tmp_181, i1 %xor_ln106_24" [top.cpp:106]   --->   Operation 332 'and' 'and_ln106_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node select_ln106_19)   --->   "%select_ln106_18 = select i1 %and_ln106_27, i24 8388607, i24 8388608" [top.cpp:106]   --->   Operation 333 'select' 'select_ln106_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln106_9 = or i1 %and_ln106_27, i1 %and_ln106_29" [top.cpp:106]   --->   Operation 334 'or' 'or_ln106_9' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln106_19 = select i1 %or_ln106_9, i24 %select_ln106_18, i24 %add_ln106_4" [top.cpp:106]   --->   Operation 335 'select' 'select_ln106_19' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 336 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr" [top.cpp:106]   --->   Operation 336 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln106_10 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load" [top.cpp:106]   --->   Operation 337 'sext' 'sext_ln106_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln106_11 = sext i24 %tmp_112" [top.cpp:106]   --->   Operation 338 'sext' 'sext_ln106_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (3.38ns)   --->   "%mul_ln106_5 = mul i48 %sext_ln106_11, i48 %sext_ln106_10" [top.cpp:106]   --->   Operation 339 'mul' 'mul_ln106_5' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_5, i32 47" [top.cpp:106]   --->   Operation 340 'bitselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln106_5 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_5, i32 16, i32 39" [top.cpp:106]   --->   Operation 341 'partselect' 'trunc_ln106_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_5, i32 15" [top.cpp:106]   --->   Operation 342 'bitselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_30)   --->   "%tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_5, i32 39" [top.cpp:106]   --->   Operation 343 'bitselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln106_5 = zext i1 %tmp_193" [top.cpp:106]   --->   Operation 344 'zext' 'zext_ln106_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (1.10ns)   --->   "%add_ln106_5 = add i24 %trunc_ln106_5, i24 %zext_ln106_5" [top.cpp:106]   --->   Operation 345 'add' 'add_ln106_5' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_5, i32 23" [top.cpp:106]   --->   Operation 346 'bitselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_30)   --->   "%xor_ln106_25 = xor i1 %tmp_195, i1 1" [top.cpp:106]   --->   Operation 347 'xor' 'xor_ln106_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_30 = and i1 %tmp_194, i1 %xor_ln106_25" [top.cpp:106]   --->   Operation 348 'and' 'and_ln106_30' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_34)   --->   "%tmp_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_5, i32 40" [top.cpp:106]   --->   Operation 349 'bitselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_5, i32 41" [top.cpp:106]   --->   Operation 350 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.89ns)   --->   "%icmp_ln106_15 = icmp_eq  i7 %tmp_118, i7 127" [top.cpp:106]   --->   Operation 351 'icmp' 'icmp_ln106_15' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_5, i32 40" [top.cpp:106]   --->   Operation 352 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.90ns)   --->   "%icmp_ln106_16 = icmp_eq  i8 %tmp_119, i8 255" [top.cpp:106]   --->   Operation 353 'icmp' 'icmp_ln106_16' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (0.90ns)   --->   "%icmp_ln106_17 = icmp_eq  i8 %tmp_119, i8 0" [top.cpp:106]   --->   Operation 354 'icmp' 'icmp_ln106_17' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_33)   --->   "%select_ln106_20 = select i1 %and_ln106_30, i1 %icmp_ln106_16, i1 %icmp_ln106_17" [top.cpp:106]   --->   Operation 355 'select' 'select_ln106_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_34)   --->   "%xor_ln106_26 = xor i1 %tmp_196, i1 1" [top.cpp:106]   --->   Operation 356 'xor' 'xor_ln106_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_34)   --->   "%and_ln106_31 = and i1 %icmp_ln106_15, i1 %xor_ln106_26" [top.cpp:106]   --->   Operation 357 'and' 'and_ln106_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_34)   --->   "%select_ln106_21 = select i1 %and_ln106_30, i1 %and_ln106_31, i1 %icmp_ln106_16" [top.cpp:106]   --->   Operation 358 'select' 'select_ln106_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_11)   --->   "%and_ln106_32 = and i1 %and_ln106_30, i1 %icmp_ln106_16" [top.cpp:106]   --->   Operation 359 'and' 'and_ln106_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_33)   --->   "%xor_ln106_27 = xor i1 %select_ln106_20, i1 1" [top.cpp:106]   --->   Operation 360 'xor' 'xor_ln106_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_33)   --->   "%or_ln106_10 = or i1 %tmp_195, i1 %xor_ln106_27" [top.cpp:106]   --->   Operation 361 'or' 'or_ln106_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_33)   --->   "%xor_ln106_28 = xor i1 %tmp_189, i1 1" [top.cpp:106]   --->   Operation 362 'xor' 'xor_ln106_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 363 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_33 = and i1 %or_ln106_10, i1 %xor_ln106_28" [top.cpp:106]   --->   Operation 363 'and' 'and_ln106_33' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_34 = and i1 %tmp_195, i1 %select_ln106_21" [top.cpp:106]   --->   Operation 364 'and' 'and_ln106_34' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_11)   --->   "%or_ln106_37 = or i1 %and_ln106_32, i1 %and_ln106_34" [top.cpp:106]   --->   Operation 365 'or' 'or_ln106_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_11)   --->   "%xor_ln106_29 = xor i1 %or_ln106_37, i1 1" [top.cpp:106]   --->   Operation 366 'xor' 'xor_ln106_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_11)   --->   "%and_ln106_35 = and i1 %tmp_189, i1 %xor_ln106_29" [top.cpp:106]   --->   Operation 367 'and' 'and_ln106_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node select_ln106_23)   --->   "%select_ln106_22 = select i1 %and_ln106_33, i24 8388607, i24 8388608" [top.cpp:106]   --->   Operation 368 'select' 'select_ln106_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 369 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln106_11 = or i1 %and_ln106_33, i1 %and_ln106_35" [top.cpp:106]   --->   Operation 369 'or' 'or_ln106_11' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln106_23 = select i1 %or_ln106_11, i24 %select_ln106_22, i24 %add_ln106_5" [top.cpp:106]   --->   Operation 370 'select' 'select_ln106_23' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 371 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr" [top.cpp:106]   --->   Operation 371 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln106_12 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load" [top.cpp:106]   --->   Operation 372 'sext' 'sext_ln106_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln106_13 = sext i24 %tmp_120" [top.cpp:106]   --->   Operation 373 'sext' 'sext_ln106_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (3.38ns)   --->   "%mul_ln106_6 = mul i48 %sext_ln106_13, i48 %sext_ln106_12" [top.cpp:106]   --->   Operation 374 'mul' 'mul_ln106_6' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_6, i32 47" [top.cpp:106]   --->   Operation 375 'bitselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%trunc_ln106_6 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_6, i32 16, i32 39" [top.cpp:106]   --->   Operation 376 'partselect' 'trunc_ln106_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_6, i32 15" [top.cpp:106]   --->   Operation 377 'bitselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_36)   --->   "%tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_6, i32 39" [top.cpp:106]   --->   Operation 378 'bitselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln106_6 = zext i1 %tmp_200" [top.cpp:106]   --->   Operation 379 'zext' 'zext_ln106_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (1.10ns)   --->   "%add_ln106_6 = add i24 %trunc_ln106_6, i24 %zext_ln106_6" [top.cpp:106]   --->   Operation 380 'add' 'add_ln106_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_6, i32 23" [top.cpp:106]   --->   Operation 381 'bitselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_36)   --->   "%xor_ln106_30 = xor i1 %tmp_202, i1 1" [top.cpp:106]   --->   Operation 382 'xor' 'xor_ln106_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_36 = and i1 %tmp_201, i1 %xor_ln106_30" [top.cpp:106]   --->   Operation 383 'and' 'and_ln106_36' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_40)   --->   "%tmp_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_6, i32 40" [top.cpp:106]   --->   Operation 384 'bitselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_6, i32 41" [top.cpp:106]   --->   Operation 385 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.89ns)   --->   "%icmp_ln106_18 = icmp_eq  i7 %tmp_126, i7 127" [top.cpp:106]   --->   Operation 386 'icmp' 'icmp_ln106_18' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_6, i32 40" [top.cpp:106]   --->   Operation 387 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.90ns)   --->   "%icmp_ln106_19 = icmp_eq  i8 %tmp_127, i8 255" [top.cpp:106]   --->   Operation 388 'icmp' 'icmp_ln106_19' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.90ns)   --->   "%icmp_ln106_20 = icmp_eq  i8 %tmp_127, i8 0" [top.cpp:106]   --->   Operation 389 'icmp' 'icmp_ln106_20' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_39)   --->   "%select_ln106_24 = select i1 %and_ln106_36, i1 %icmp_ln106_19, i1 %icmp_ln106_20" [top.cpp:106]   --->   Operation 390 'select' 'select_ln106_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_40)   --->   "%xor_ln106_31 = xor i1 %tmp_203, i1 1" [top.cpp:106]   --->   Operation 391 'xor' 'xor_ln106_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_40)   --->   "%and_ln106_37 = and i1 %icmp_ln106_18, i1 %xor_ln106_31" [top.cpp:106]   --->   Operation 392 'and' 'and_ln106_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_40)   --->   "%select_ln106_25 = select i1 %and_ln106_36, i1 %and_ln106_37, i1 %icmp_ln106_19" [top.cpp:106]   --->   Operation 393 'select' 'select_ln106_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_13)   --->   "%and_ln106_38 = and i1 %and_ln106_36, i1 %icmp_ln106_19" [top.cpp:106]   --->   Operation 394 'and' 'and_ln106_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_39)   --->   "%xor_ln106_32 = xor i1 %select_ln106_24, i1 1" [top.cpp:106]   --->   Operation 395 'xor' 'xor_ln106_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_39)   --->   "%or_ln106_12 = or i1 %tmp_202, i1 %xor_ln106_32" [top.cpp:106]   --->   Operation 396 'or' 'or_ln106_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_39)   --->   "%xor_ln106_33 = xor i1 %tmp_197, i1 1" [top.cpp:106]   --->   Operation 397 'xor' 'xor_ln106_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 398 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_39 = and i1 %or_ln106_12, i1 %xor_ln106_33" [top.cpp:106]   --->   Operation 398 'and' 'and_ln106_39' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 399 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_40 = and i1 %tmp_202, i1 %select_ln106_25" [top.cpp:106]   --->   Operation 399 'and' 'and_ln106_40' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_13)   --->   "%or_ln106_38 = or i1 %and_ln106_38, i1 %and_ln106_40" [top.cpp:106]   --->   Operation 400 'or' 'or_ln106_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_13)   --->   "%xor_ln106_34 = xor i1 %or_ln106_38, i1 1" [top.cpp:106]   --->   Operation 401 'xor' 'xor_ln106_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_13)   --->   "%and_ln106_41 = and i1 %tmp_197, i1 %xor_ln106_34" [top.cpp:106]   --->   Operation 402 'and' 'and_ln106_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node select_ln106_27)   --->   "%select_ln106_26 = select i1 %and_ln106_39, i24 8388607, i24 8388608" [top.cpp:106]   --->   Operation 403 'select' 'select_ln106_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 404 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln106_13 = or i1 %and_ln106_39, i1 %and_ln106_41" [top.cpp:106]   --->   Operation 404 'or' 'or_ln106_13' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln106_27 = select i1 %or_ln106_13, i24 %select_ln106_26, i24 %add_ln106_6" [top.cpp:106]   --->   Operation 405 'select' 'select_ln106_27' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 406 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr" [top.cpp:106]   --->   Operation 406 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln106_14 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load" [top.cpp:106]   --->   Operation 407 'sext' 'sext_ln106_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln106_15 = sext i24 %tmp_128" [top.cpp:106]   --->   Operation 408 'sext' 'sext_ln106_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (3.38ns)   --->   "%mul_ln106_7 = mul i48 %sext_ln106_15, i48 %sext_ln106_14" [top.cpp:106]   --->   Operation 409 'mul' 'mul_ln106_7' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_7, i32 47" [top.cpp:106]   --->   Operation 410 'bitselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln106_7 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_7, i32 16, i32 39" [top.cpp:106]   --->   Operation 411 'partselect' 'trunc_ln106_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_7, i32 15" [top.cpp:106]   --->   Operation 412 'bitselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_42)   --->   "%tmp_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_7, i32 39" [top.cpp:106]   --->   Operation 413 'bitselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln106_7 = zext i1 %tmp_205" [top.cpp:106]   --->   Operation 414 'zext' 'zext_ln106_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (1.10ns)   --->   "%add_ln106_7 = add i24 %trunc_ln106_7, i24 %zext_ln106_7" [top.cpp:106]   --->   Operation 415 'add' 'add_ln106_7' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_7, i32 23" [top.cpp:106]   --->   Operation 416 'bitselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_42)   --->   "%xor_ln106_35 = xor i1 %tmp_207, i1 1" [top.cpp:106]   --->   Operation 417 'xor' 'xor_ln106_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 418 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_42 = and i1 %tmp_206, i1 %xor_ln106_35" [top.cpp:106]   --->   Operation 418 'and' 'and_ln106_42' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_46)   --->   "%tmp_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_7, i32 40" [top.cpp:106]   --->   Operation 419 'bitselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_7, i32 41" [top.cpp:106]   --->   Operation 420 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.89ns)   --->   "%icmp_ln106_21 = icmp_eq  i7 %tmp_134, i7 127" [top.cpp:106]   --->   Operation 421 'icmp' 'icmp_ln106_21' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_7, i32 40" [top.cpp:106]   --->   Operation 422 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.90ns)   --->   "%icmp_ln106_22 = icmp_eq  i8 %tmp_135, i8 255" [top.cpp:106]   --->   Operation 423 'icmp' 'icmp_ln106_22' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.90ns)   --->   "%icmp_ln106_23 = icmp_eq  i8 %tmp_135, i8 0" [top.cpp:106]   --->   Operation 424 'icmp' 'icmp_ln106_23' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_45)   --->   "%select_ln106_28 = select i1 %and_ln106_42, i1 %icmp_ln106_22, i1 %icmp_ln106_23" [top.cpp:106]   --->   Operation 425 'select' 'select_ln106_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_46)   --->   "%xor_ln106_36 = xor i1 %tmp_208, i1 1" [top.cpp:106]   --->   Operation 426 'xor' 'xor_ln106_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_46)   --->   "%and_ln106_43 = and i1 %icmp_ln106_21, i1 %xor_ln106_36" [top.cpp:106]   --->   Operation 427 'and' 'and_ln106_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_46)   --->   "%select_ln106_29 = select i1 %and_ln106_42, i1 %and_ln106_43, i1 %icmp_ln106_22" [top.cpp:106]   --->   Operation 428 'select' 'select_ln106_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_15)   --->   "%and_ln106_44 = and i1 %and_ln106_42, i1 %icmp_ln106_22" [top.cpp:106]   --->   Operation 429 'and' 'and_ln106_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_45)   --->   "%xor_ln106_37 = xor i1 %select_ln106_28, i1 1" [top.cpp:106]   --->   Operation 430 'xor' 'xor_ln106_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_45)   --->   "%or_ln106_14 = or i1 %tmp_207, i1 %xor_ln106_37" [top.cpp:106]   --->   Operation 431 'or' 'or_ln106_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_45)   --->   "%xor_ln106_38 = xor i1 %tmp_204, i1 1" [top.cpp:106]   --->   Operation 432 'xor' 'xor_ln106_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 433 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_45 = and i1 %or_ln106_14, i1 %xor_ln106_38" [top.cpp:106]   --->   Operation 433 'and' 'and_ln106_45' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 434 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_46 = and i1 %tmp_207, i1 %select_ln106_29" [top.cpp:106]   --->   Operation 434 'and' 'and_ln106_46' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_15)   --->   "%or_ln106_39 = or i1 %and_ln106_44, i1 %and_ln106_46" [top.cpp:106]   --->   Operation 435 'or' 'or_ln106_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_15)   --->   "%xor_ln106_39 = xor i1 %or_ln106_39, i1 1" [top.cpp:106]   --->   Operation 436 'xor' 'xor_ln106_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_15)   --->   "%and_ln106_47 = and i1 %tmp_204, i1 %xor_ln106_39" [top.cpp:106]   --->   Operation 437 'and' 'and_ln106_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node select_ln106_31)   --->   "%select_ln106_30 = select i1 %and_ln106_45, i24 8388607, i24 8388608" [top.cpp:106]   --->   Operation 438 'select' 'select_ln106_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln106_15 = or i1 %and_ln106_45, i1 %and_ln106_47" [top.cpp:106]   --->   Operation 439 'or' 'or_ln106_15' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 440 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln106_31 = select i1 %or_ln106_15, i24 %select_ln106_30, i24 %add_ln106_7" [top.cpp:106]   --->   Operation 440 'select' 'select_ln106_31' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 441 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr" [top.cpp:106]   --->   Operation 441 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln106_16 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load" [top.cpp:106]   --->   Operation 442 'sext' 'sext_ln106_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln106_17 = sext i24 %tmp_136" [top.cpp:106]   --->   Operation 443 'sext' 'sext_ln106_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (3.38ns)   --->   "%mul_ln106_8 = mul i48 %sext_ln106_17, i48 %sext_ln106_16" [top.cpp:106]   --->   Operation 444 'mul' 'mul_ln106_8' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_8, i32 47" [top.cpp:106]   --->   Operation 445 'bitselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%trunc_ln106_8 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_8, i32 16, i32 39" [top.cpp:106]   --->   Operation 446 'partselect' 'trunc_ln106_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_8, i32 15" [top.cpp:106]   --->   Operation 447 'bitselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_48)   --->   "%tmp_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_8, i32 39" [top.cpp:106]   --->   Operation 448 'bitselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln106_8 = zext i1 %tmp_210" [top.cpp:106]   --->   Operation 449 'zext' 'zext_ln106_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (1.10ns)   --->   "%add_ln106_8 = add i24 %trunc_ln106_8, i24 %zext_ln106_8" [top.cpp:106]   --->   Operation 450 'add' 'add_ln106_8' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_8, i32 23" [top.cpp:106]   --->   Operation 451 'bitselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_48)   --->   "%xor_ln106_40 = xor i1 %tmp_212, i1 1" [top.cpp:106]   --->   Operation 452 'xor' 'xor_ln106_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 453 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_48 = and i1 %tmp_211, i1 %xor_ln106_40" [top.cpp:106]   --->   Operation 453 'and' 'and_ln106_48' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_52)   --->   "%tmp_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_8, i32 40" [top.cpp:106]   --->   Operation 454 'bitselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_8, i32 41" [top.cpp:106]   --->   Operation 455 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.89ns)   --->   "%icmp_ln106_24 = icmp_eq  i7 %tmp_142, i7 127" [top.cpp:106]   --->   Operation 456 'icmp' 'icmp_ln106_24' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_8, i32 40" [top.cpp:106]   --->   Operation 457 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.90ns)   --->   "%icmp_ln106_25 = icmp_eq  i8 %tmp_143, i8 255" [top.cpp:106]   --->   Operation 458 'icmp' 'icmp_ln106_25' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (0.90ns)   --->   "%icmp_ln106_26 = icmp_eq  i8 %tmp_143, i8 0" [top.cpp:106]   --->   Operation 459 'icmp' 'icmp_ln106_26' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_51)   --->   "%select_ln106_32 = select i1 %and_ln106_48, i1 %icmp_ln106_25, i1 %icmp_ln106_26" [top.cpp:106]   --->   Operation 460 'select' 'select_ln106_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_52)   --->   "%xor_ln106_41 = xor i1 %tmp_213, i1 1" [top.cpp:106]   --->   Operation 461 'xor' 'xor_ln106_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_52)   --->   "%and_ln106_49 = and i1 %icmp_ln106_24, i1 %xor_ln106_41" [top.cpp:106]   --->   Operation 462 'and' 'and_ln106_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_52)   --->   "%select_ln106_33 = select i1 %and_ln106_48, i1 %and_ln106_49, i1 %icmp_ln106_25" [top.cpp:106]   --->   Operation 463 'select' 'select_ln106_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_17)   --->   "%and_ln106_50 = and i1 %and_ln106_48, i1 %icmp_ln106_25" [top.cpp:106]   --->   Operation 464 'and' 'and_ln106_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_51)   --->   "%xor_ln106_42 = xor i1 %select_ln106_32, i1 1" [top.cpp:106]   --->   Operation 465 'xor' 'xor_ln106_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_51)   --->   "%or_ln106_16 = or i1 %tmp_212, i1 %xor_ln106_42" [top.cpp:106]   --->   Operation 466 'or' 'or_ln106_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_51)   --->   "%xor_ln106_43 = xor i1 %tmp_209, i1 1" [top.cpp:106]   --->   Operation 467 'xor' 'xor_ln106_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 468 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_51 = and i1 %or_ln106_16, i1 %xor_ln106_43" [top.cpp:106]   --->   Operation 468 'and' 'and_ln106_51' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 469 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_52 = and i1 %tmp_212, i1 %select_ln106_33" [top.cpp:106]   --->   Operation 469 'and' 'and_ln106_52' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_17)   --->   "%or_ln106_40 = or i1 %and_ln106_50, i1 %and_ln106_52" [top.cpp:106]   --->   Operation 470 'or' 'or_ln106_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_17)   --->   "%xor_ln106_44 = xor i1 %or_ln106_40, i1 1" [top.cpp:106]   --->   Operation 471 'xor' 'xor_ln106_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_17)   --->   "%and_ln106_53 = and i1 %tmp_209, i1 %xor_ln106_44" [top.cpp:106]   --->   Operation 472 'and' 'and_ln106_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node select_ln106_35)   --->   "%select_ln106_34 = select i1 %and_ln106_51, i24 8388607, i24 8388608" [top.cpp:106]   --->   Operation 473 'select' 'select_ln106_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln106_17 = or i1 %and_ln106_51, i1 %and_ln106_53" [top.cpp:106]   --->   Operation 474 'or' 'or_ln106_17' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln106_35 = select i1 %or_ln106_17, i24 %select_ln106_34, i24 %add_ln106_8" [top.cpp:106]   --->   Operation 475 'select' 'select_ln106_35' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 476 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr" [top.cpp:106]   --->   Operation 476 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln106_18 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load" [top.cpp:106]   --->   Operation 477 'sext' 'sext_ln106_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln106_19 = sext i24 %tmp_144" [top.cpp:106]   --->   Operation 478 'sext' 'sext_ln106_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 479 [1/1] (3.38ns)   --->   "%mul_ln106_9 = mul i48 %sext_ln106_19, i48 %sext_ln106_18" [top.cpp:106]   --->   Operation 479 'mul' 'mul_ln106_9' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_214 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_9, i32 47" [top.cpp:106]   --->   Operation 480 'bitselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%trunc_ln106_9 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_9, i32 16, i32 39" [top.cpp:106]   --->   Operation 481 'partselect' 'trunc_ln106_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_9, i32 15" [top.cpp:106]   --->   Operation 482 'bitselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_54)   --->   "%tmp_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_9, i32 39" [top.cpp:106]   --->   Operation 483 'bitselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln106_9 = zext i1 %tmp_215" [top.cpp:106]   --->   Operation 484 'zext' 'zext_ln106_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 485 [1/1] (1.10ns)   --->   "%add_ln106_9 = add i24 %trunc_ln106_9, i24 %zext_ln106_9" [top.cpp:106]   --->   Operation 485 'add' 'add_ln106_9' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_217 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_9, i32 23" [top.cpp:106]   --->   Operation 486 'bitselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_54)   --->   "%xor_ln106_45 = xor i1 %tmp_217, i1 1" [top.cpp:106]   --->   Operation 487 'xor' 'xor_ln106_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 488 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_54 = and i1 %tmp_216, i1 %xor_ln106_45" [top.cpp:106]   --->   Operation 488 'and' 'and_ln106_54' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_58)   --->   "%tmp_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_9, i32 40" [top.cpp:106]   --->   Operation 489 'bitselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_148 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_9, i32 41" [top.cpp:106]   --->   Operation 490 'partselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (0.89ns)   --->   "%icmp_ln106_27 = icmp_eq  i7 %tmp_148, i7 127" [top.cpp:106]   --->   Operation 491 'icmp' 'icmp_ln106_27' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_9, i32 40" [top.cpp:106]   --->   Operation 492 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 493 [1/1] (0.90ns)   --->   "%icmp_ln106_28 = icmp_eq  i8 %tmp_149, i8 255" [top.cpp:106]   --->   Operation 493 'icmp' 'icmp_ln106_28' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.90ns)   --->   "%icmp_ln106_29 = icmp_eq  i8 %tmp_149, i8 0" [top.cpp:106]   --->   Operation 494 'icmp' 'icmp_ln106_29' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_57)   --->   "%select_ln106_36 = select i1 %and_ln106_54, i1 %icmp_ln106_28, i1 %icmp_ln106_29" [top.cpp:106]   --->   Operation 495 'select' 'select_ln106_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_58)   --->   "%xor_ln106_46 = xor i1 %tmp_218, i1 1" [top.cpp:106]   --->   Operation 496 'xor' 'xor_ln106_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_58)   --->   "%and_ln106_55 = and i1 %icmp_ln106_27, i1 %xor_ln106_46" [top.cpp:106]   --->   Operation 497 'and' 'and_ln106_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_58)   --->   "%select_ln106_37 = select i1 %and_ln106_54, i1 %and_ln106_55, i1 %icmp_ln106_28" [top.cpp:106]   --->   Operation 498 'select' 'select_ln106_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_19)   --->   "%and_ln106_56 = and i1 %and_ln106_54, i1 %icmp_ln106_28" [top.cpp:106]   --->   Operation 499 'and' 'and_ln106_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_57)   --->   "%xor_ln106_47 = xor i1 %select_ln106_36, i1 1" [top.cpp:106]   --->   Operation 500 'xor' 'xor_ln106_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_57)   --->   "%or_ln106_18 = or i1 %tmp_217, i1 %xor_ln106_47" [top.cpp:106]   --->   Operation 501 'or' 'or_ln106_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_57)   --->   "%xor_ln106_48 = xor i1 %tmp_214, i1 1" [top.cpp:106]   --->   Operation 502 'xor' 'xor_ln106_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 503 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_57 = and i1 %or_ln106_18, i1 %xor_ln106_48" [top.cpp:106]   --->   Operation 503 'and' 'and_ln106_57' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 504 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_58 = and i1 %tmp_217, i1 %select_ln106_37" [top.cpp:106]   --->   Operation 504 'and' 'and_ln106_58' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_19)   --->   "%or_ln106_41 = or i1 %and_ln106_56, i1 %and_ln106_58" [top.cpp:106]   --->   Operation 505 'or' 'or_ln106_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_19)   --->   "%xor_ln106_49 = xor i1 %or_ln106_41, i1 1" [top.cpp:106]   --->   Operation 506 'xor' 'xor_ln106_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_19)   --->   "%and_ln106_59 = and i1 %tmp_214, i1 %xor_ln106_49" [top.cpp:106]   --->   Operation 507 'and' 'and_ln106_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node select_ln106_39)   --->   "%select_ln106_38 = select i1 %and_ln106_57, i24 8388607, i24 8388608" [top.cpp:106]   --->   Operation 508 'select' 'select_ln106_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 509 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln106_19 = or i1 %and_ln106_57, i1 %and_ln106_59" [top.cpp:106]   --->   Operation 509 'or' 'or_ln106_19' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 510 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln106_39 = select i1 %or_ln106_19, i24 %select_ln106_38, i24 %add_ln106_9" [top.cpp:106]   --->   Operation 510 'select' 'select_ln106_39' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 511 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_32 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp" [top.cpp:106]   --->   Operation 511 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln106_20 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_32" [top.cpp:106]   --->   Operation 512 'sext' 'sext_ln106_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln106_21 = sext i24 %tmp_150" [top.cpp:106]   --->   Operation 513 'sext' 'sext_ln106_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 514 [1/1] (3.38ns)   --->   "%mul_ln106_10 = mul i48 %sext_ln106_21, i48 %sext_ln106_20" [top.cpp:106]   --->   Operation 514 'mul' 'mul_ln106_10' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_10, i32 47" [top.cpp:106]   --->   Operation 515 'bitselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln106_s = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_10, i32 16, i32 39" [top.cpp:106]   --->   Operation 516 'partselect' 'trunc_ln106_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_10, i32 15" [top.cpp:106]   --->   Operation 517 'bitselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_60)   --->   "%tmp_221 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_10, i32 39" [top.cpp:106]   --->   Operation 518 'bitselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln106_10 = zext i1 %tmp_220" [top.cpp:106]   --->   Operation 519 'zext' 'zext_ln106_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (1.10ns)   --->   "%add_ln106_10 = add i24 %trunc_ln106_s, i24 %zext_ln106_10" [top.cpp:106]   --->   Operation 520 'add' 'add_ln106_10' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_222 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_10, i32 23" [top.cpp:106]   --->   Operation 521 'bitselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_60)   --->   "%xor_ln106_50 = xor i1 %tmp_222, i1 1" [top.cpp:106]   --->   Operation 522 'xor' 'xor_ln106_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 523 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_60 = and i1 %tmp_221, i1 %xor_ln106_50" [top.cpp:106]   --->   Operation 523 'and' 'and_ln106_60' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_64)   --->   "%tmp_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_10, i32 40" [top.cpp:106]   --->   Operation 524 'bitselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_151 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_10, i32 41" [top.cpp:106]   --->   Operation 525 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.89ns)   --->   "%icmp_ln106_30 = icmp_eq  i7 %tmp_151, i7 127" [top.cpp:106]   --->   Operation 526 'icmp' 'icmp_ln106_30' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_10, i32 40" [top.cpp:106]   --->   Operation 527 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 528 [1/1] (0.90ns)   --->   "%icmp_ln106_31 = icmp_eq  i8 %tmp_152, i8 255" [top.cpp:106]   --->   Operation 528 'icmp' 'icmp_ln106_31' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.90ns)   --->   "%icmp_ln106_32 = icmp_eq  i8 %tmp_152, i8 0" [top.cpp:106]   --->   Operation 529 'icmp' 'icmp_ln106_32' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_63)   --->   "%select_ln106_40 = select i1 %and_ln106_60, i1 %icmp_ln106_31, i1 %icmp_ln106_32" [top.cpp:106]   --->   Operation 530 'select' 'select_ln106_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_64)   --->   "%xor_ln106_51 = xor i1 %tmp_223, i1 1" [top.cpp:106]   --->   Operation 531 'xor' 'xor_ln106_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_64)   --->   "%and_ln106_61 = and i1 %icmp_ln106_30, i1 %xor_ln106_51" [top.cpp:106]   --->   Operation 532 'and' 'and_ln106_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_64)   --->   "%select_ln106_41 = select i1 %and_ln106_60, i1 %and_ln106_61, i1 %icmp_ln106_31" [top.cpp:106]   --->   Operation 533 'select' 'select_ln106_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_21)   --->   "%and_ln106_62 = and i1 %and_ln106_60, i1 %icmp_ln106_31" [top.cpp:106]   --->   Operation 534 'and' 'and_ln106_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_63)   --->   "%xor_ln106_52 = xor i1 %select_ln106_40, i1 1" [top.cpp:106]   --->   Operation 535 'xor' 'xor_ln106_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_63)   --->   "%or_ln106_20 = or i1 %tmp_222, i1 %xor_ln106_52" [top.cpp:106]   --->   Operation 536 'or' 'or_ln106_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_63)   --->   "%xor_ln106_53 = xor i1 %tmp_219, i1 1" [top.cpp:106]   --->   Operation 537 'xor' 'xor_ln106_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 538 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_63 = and i1 %or_ln106_20, i1 %xor_ln106_53" [top.cpp:106]   --->   Operation 538 'and' 'and_ln106_63' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_64 = and i1 %tmp_222, i1 %select_ln106_41" [top.cpp:106]   --->   Operation 539 'and' 'and_ln106_64' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_21)   --->   "%or_ln106_42 = or i1 %and_ln106_62, i1 %and_ln106_64" [top.cpp:106]   --->   Operation 540 'or' 'or_ln106_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_21)   --->   "%xor_ln106_54 = xor i1 %or_ln106_42, i1 1" [top.cpp:106]   --->   Operation 541 'xor' 'xor_ln106_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_21)   --->   "%and_ln106_65 = and i1 %tmp_219, i1 %xor_ln106_54" [top.cpp:106]   --->   Operation 542 'and' 'and_ln106_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node select_ln106_43)   --->   "%select_ln106_42 = select i1 %and_ln106_63, i24 8388607, i24 8388608" [top.cpp:106]   --->   Operation 543 'select' 'select_ln106_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln106_21 = or i1 %and_ln106_63, i1 %and_ln106_65" [top.cpp:106]   --->   Operation 544 'or' 'or_ln106_21' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln106_43 = select i1 %or_ln106_21, i24 %select_ln106_42, i24 %add_ln106_10" [top.cpp:106]   --->   Operation 545 'select' 'select_ln106_43' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 546 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_33 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27" [top.cpp:106]   --->   Operation 546 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln106_22 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_33" [top.cpp:106]   --->   Operation 547 'sext' 'sext_ln106_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln106_23 = sext i24 %tmp_158" [top.cpp:106]   --->   Operation 548 'sext' 'sext_ln106_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 549 [1/1] (3.38ns)   --->   "%mul_ln106_11 = mul i48 %sext_ln106_23, i48 %sext_ln106_22" [top.cpp:106]   --->   Operation 549 'mul' 'mul_ln106_11' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_11, i32 47" [top.cpp:106]   --->   Operation 550 'bitselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%trunc_ln106_10 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_11, i32 16, i32 39" [top.cpp:106]   --->   Operation 551 'partselect' 'trunc_ln106_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (0.00ns)   --->   "%tmp_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_11, i32 15" [top.cpp:106]   --->   Operation 552 'bitselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_66)   --->   "%tmp_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_11, i32 39" [top.cpp:106]   --->   Operation 553 'bitselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln106_11 = zext i1 %tmp_225" [top.cpp:106]   --->   Operation 554 'zext' 'zext_ln106_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (1.10ns)   --->   "%add_ln106_11 = add i24 %trunc_ln106_10, i24 %zext_ln106_11" [top.cpp:106]   --->   Operation 555 'add' 'add_ln106_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_11, i32 23" [top.cpp:106]   --->   Operation 556 'bitselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_66)   --->   "%xor_ln106_55 = xor i1 %tmp_227, i1 1" [top.cpp:106]   --->   Operation 557 'xor' 'xor_ln106_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_66 = and i1 %tmp_226, i1 %xor_ln106_55" [top.cpp:106]   --->   Operation 558 'and' 'and_ln106_66' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_70)   --->   "%tmp_228 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_11, i32 40" [top.cpp:106]   --->   Operation 559 'bitselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_159 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_11, i32 41" [top.cpp:106]   --->   Operation 560 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (0.89ns)   --->   "%icmp_ln106_33 = icmp_eq  i7 %tmp_159, i7 127" [top.cpp:106]   --->   Operation 561 'icmp' 'icmp_ln106_33' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_160 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_11, i32 40" [top.cpp:106]   --->   Operation 562 'partselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 563 [1/1] (0.90ns)   --->   "%icmp_ln106_34 = icmp_eq  i8 %tmp_160, i8 255" [top.cpp:106]   --->   Operation 563 'icmp' 'icmp_ln106_34' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 564 [1/1] (0.90ns)   --->   "%icmp_ln106_35 = icmp_eq  i8 %tmp_160, i8 0" [top.cpp:106]   --->   Operation 564 'icmp' 'icmp_ln106_35' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_69)   --->   "%select_ln106_44 = select i1 %and_ln106_66, i1 %icmp_ln106_34, i1 %icmp_ln106_35" [top.cpp:106]   --->   Operation 565 'select' 'select_ln106_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_70)   --->   "%xor_ln106_56 = xor i1 %tmp_228, i1 1" [top.cpp:106]   --->   Operation 566 'xor' 'xor_ln106_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_70)   --->   "%and_ln106_67 = and i1 %icmp_ln106_33, i1 %xor_ln106_56" [top.cpp:106]   --->   Operation 567 'and' 'and_ln106_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_70)   --->   "%select_ln106_45 = select i1 %and_ln106_66, i1 %and_ln106_67, i1 %icmp_ln106_34" [top.cpp:106]   --->   Operation 568 'select' 'select_ln106_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_23)   --->   "%and_ln106_68 = and i1 %and_ln106_66, i1 %icmp_ln106_34" [top.cpp:106]   --->   Operation 569 'and' 'and_ln106_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_69)   --->   "%xor_ln106_57 = xor i1 %select_ln106_44, i1 1" [top.cpp:106]   --->   Operation 570 'xor' 'xor_ln106_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_69)   --->   "%or_ln106_22 = or i1 %tmp_227, i1 %xor_ln106_57" [top.cpp:106]   --->   Operation 571 'or' 'or_ln106_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_69)   --->   "%xor_ln106_58 = xor i1 %tmp_224, i1 1" [top.cpp:106]   --->   Operation 572 'xor' 'xor_ln106_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_69 = and i1 %or_ln106_22, i1 %xor_ln106_58" [top.cpp:106]   --->   Operation 573 'and' 'and_ln106_69' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_70 = and i1 %tmp_227, i1 %select_ln106_45" [top.cpp:106]   --->   Operation 574 'and' 'and_ln106_70' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_23)   --->   "%or_ln106_43 = or i1 %and_ln106_68, i1 %and_ln106_70" [top.cpp:106]   --->   Operation 575 'or' 'or_ln106_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_23)   --->   "%xor_ln106_59 = xor i1 %or_ln106_43, i1 1" [top.cpp:106]   --->   Operation 576 'xor' 'xor_ln106_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_23)   --->   "%and_ln106_71 = and i1 %tmp_224, i1 %xor_ln106_59" [top.cpp:106]   --->   Operation 577 'and' 'and_ln106_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node select_ln106_47)   --->   "%select_ln106_46 = select i1 %and_ln106_69, i24 8388607, i24 8388608" [top.cpp:106]   --->   Operation 578 'select' 'select_ln106_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln106_23 = or i1 %and_ln106_69, i1 %and_ln106_71" [top.cpp:106]   --->   Operation 579 'or' 'or_ln106_23' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 580 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln106_47 = select i1 %or_ln106_23, i24 %select_ln106_46, i24 %add_ln106_11" [top.cpp:106]   --->   Operation 580 'select' 'select_ln106_47' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 581 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_34 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_28" [top.cpp:106]   --->   Operation 581 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_34' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln106_24 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_34" [top.cpp:106]   --->   Operation 582 'sext' 'sext_ln106_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%sext_ln106_25 = sext i24 %tmp_166" [top.cpp:106]   --->   Operation 583 'sext' 'sext_ln106_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (3.38ns)   --->   "%mul_ln106_12 = mul i48 %sext_ln106_25, i48 %sext_ln106_24" [top.cpp:106]   --->   Operation 584 'mul' 'mul_ln106_12' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_12, i32 47" [top.cpp:106]   --->   Operation 585 'bitselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%trunc_ln106_11 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_12, i32 16, i32 39" [top.cpp:106]   --->   Operation 586 'partselect' 'trunc_ln106_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_230 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_12, i32 15" [top.cpp:106]   --->   Operation 587 'bitselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_72)   --->   "%tmp_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_12, i32 39" [top.cpp:106]   --->   Operation 588 'bitselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln106_12 = zext i1 %tmp_230" [top.cpp:106]   --->   Operation 589 'zext' 'zext_ln106_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 590 [1/1] (1.10ns)   --->   "%add_ln106_12 = add i24 %trunc_ln106_11, i24 %zext_ln106_12" [top.cpp:106]   --->   Operation 590 'add' 'add_ln106_12' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_232 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_12, i32 23" [top.cpp:106]   --->   Operation 591 'bitselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_72)   --->   "%xor_ln106_60 = xor i1 %tmp_232, i1 1" [top.cpp:106]   --->   Operation 592 'xor' 'xor_ln106_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_72 = and i1 %tmp_231, i1 %xor_ln106_60" [top.cpp:106]   --->   Operation 593 'and' 'and_ln106_72' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_76)   --->   "%tmp_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_12, i32 40" [top.cpp:106]   --->   Operation 594 'bitselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_167 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_12, i32 41" [top.cpp:106]   --->   Operation 595 'partselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (0.89ns)   --->   "%icmp_ln106_36 = icmp_eq  i7 %tmp_167, i7 127" [top.cpp:106]   --->   Operation 596 'icmp' 'icmp_ln106_36' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_168 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_12, i32 40" [top.cpp:106]   --->   Operation 597 'partselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 598 [1/1] (0.90ns)   --->   "%icmp_ln106_37 = icmp_eq  i8 %tmp_168, i8 255" [top.cpp:106]   --->   Operation 598 'icmp' 'icmp_ln106_37' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.90ns)   --->   "%icmp_ln106_38 = icmp_eq  i8 %tmp_168, i8 0" [top.cpp:106]   --->   Operation 599 'icmp' 'icmp_ln106_38' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_75)   --->   "%select_ln106_48 = select i1 %and_ln106_72, i1 %icmp_ln106_37, i1 %icmp_ln106_38" [top.cpp:106]   --->   Operation 600 'select' 'select_ln106_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_76)   --->   "%xor_ln106_61 = xor i1 %tmp_233, i1 1" [top.cpp:106]   --->   Operation 601 'xor' 'xor_ln106_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_76)   --->   "%and_ln106_73 = and i1 %icmp_ln106_36, i1 %xor_ln106_61" [top.cpp:106]   --->   Operation 602 'and' 'and_ln106_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_76)   --->   "%select_ln106_49 = select i1 %and_ln106_72, i1 %and_ln106_73, i1 %icmp_ln106_37" [top.cpp:106]   --->   Operation 603 'select' 'select_ln106_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_25)   --->   "%and_ln106_74 = and i1 %and_ln106_72, i1 %icmp_ln106_37" [top.cpp:106]   --->   Operation 604 'and' 'and_ln106_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_75)   --->   "%xor_ln106_62 = xor i1 %select_ln106_48, i1 1" [top.cpp:106]   --->   Operation 605 'xor' 'xor_ln106_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_75)   --->   "%or_ln106_24 = or i1 %tmp_232, i1 %xor_ln106_62" [top.cpp:106]   --->   Operation 606 'or' 'or_ln106_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_75)   --->   "%xor_ln106_63 = xor i1 %tmp_229, i1 1" [top.cpp:106]   --->   Operation 607 'xor' 'xor_ln106_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_75 = and i1 %or_ln106_24, i1 %xor_ln106_63" [top.cpp:106]   --->   Operation 608 'and' 'and_ln106_75' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 609 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_76 = and i1 %tmp_232, i1 %select_ln106_49" [top.cpp:106]   --->   Operation 609 'and' 'and_ln106_76' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_25)   --->   "%or_ln106_44 = or i1 %and_ln106_74, i1 %and_ln106_76" [top.cpp:106]   --->   Operation 610 'or' 'or_ln106_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_25)   --->   "%xor_ln106_64 = xor i1 %or_ln106_44, i1 1" [top.cpp:106]   --->   Operation 611 'xor' 'xor_ln106_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_25)   --->   "%and_ln106_77 = and i1 %tmp_229, i1 %xor_ln106_64" [top.cpp:106]   --->   Operation 612 'and' 'and_ln106_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node select_ln106_51)   --->   "%select_ln106_50 = select i1 %and_ln106_75, i24 8388607, i24 8388608" [top.cpp:106]   --->   Operation 613 'select' 'select_ln106_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 614 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln106_25 = or i1 %and_ln106_75, i1 %and_ln106_77" [top.cpp:106]   --->   Operation 614 'or' 'or_ln106_25' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln106_51 = select i1 %or_ln106_25, i24 %select_ln106_50, i24 %add_ln106_12" [top.cpp:106]   --->   Operation 615 'select' 'select_ln106_51' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 616 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_35 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_29" [top.cpp:106]   --->   Operation 616 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln106_26 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_35" [top.cpp:106]   --->   Operation 617 'sext' 'sext_ln106_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln106_27 = sext i24 %tmp_174" [top.cpp:106]   --->   Operation 618 'sext' 'sext_ln106_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 619 [1/1] (3.38ns)   --->   "%mul_ln106_13 = mul i48 %sext_ln106_27, i48 %sext_ln106_26" [top.cpp:106]   --->   Operation 619 'mul' 'mul_ln106_13' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_13, i32 47" [top.cpp:106]   --->   Operation 620 'bitselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 621 [1/1] (0.00ns)   --->   "%trunc_ln106_12 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_13, i32 16, i32 39" [top.cpp:106]   --->   Operation 621 'partselect' 'trunc_ln106_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_13, i32 15" [top.cpp:106]   --->   Operation 622 'bitselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_78)   --->   "%tmp_236 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_13, i32 39" [top.cpp:106]   --->   Operation 623 'bitselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln106_13 = zext i1 %tmp_235" [top.cpp:106]   --->   Operation 624 'zext' 'zext_ln106_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 625 [1/1] (1.10ns)   --->   "%add_ln106_13 = add i24 %trunc_ln106_12, i24 %zext_ln106_13" [top.cpp:106]   --->   Operation 625 'add' 'add_ln106_13' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_237 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_13, i32 23" [top.cpp:106]   --->   Operation 626 'bitselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_78)   --->   "%xor_ln106_65 = xor i1 %tmp_237, i1 1" [top.cpp:106]   --->   Operation 627 'xor' 'xor_ln106_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 628 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_78 = and i1 %tmp_236, i1 %xor_ln106_65" [top.cpp:106]   --->   Operation 628 'and' 'and_ln106_78' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_82)   --->   "%tmp_238 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_13, i32 40" [top.cpp:106]   --->   Operation 629 'bitselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_175 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_13, i32 41" [top.cpp:106]   --->   Operation 630 'partselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 631 [1/1] (0.89ns)   --->   "%icmp_ln106_39 = icmp_eq  i7 %tmp_175, i7 127" [top.cpp:106]   --->   Operation 631 'icmp' 'icmp_ln106_39' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_176 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_13, i32 40" [top.cpp:106]   --->   Operation 632 'partselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (0.90ns)   --->   "%icmp_ln106_40 = icmp_eq  i8 %tmp_176, i8 255" [top.cpp:106]   --->   Operation 633 'icmp' 'icmp_ln106_40' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (0.90ns)   --->   "%icmp_ln106_41 = icmp_eq  i8 %tmp_176, i8 0" [top.cpp:106]   --->   Operation 634 'icmp' 'icmp_ln106_41' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_81)   --->   "%select_ln106_52 = select i1 %and_ln106_78, i1 %icmp_ln106_40, i1 %icmp_ln106_41" [top.cpp:106]   --->   Operation 635 'select' 'select_ln106_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_82)   --->   "%xor_ln106_66 = xor i1 %tmp_238, i1 1" [top.cpp:106]   --->   Operation 636 'xor' 'xor_ln106_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_82)   --->   "%and_ln106_79 = and i1 %icmp_ln106_39, i1 %xor_ln106_66" [top.cpp:106]   --->   Operation 637 'and' 'and_ln106_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_82)   --->   "%select_ln106_53 = select i1 %and_ln106_78, i1 %and_ln106_79, i1 %icmp_ln106_40" [top.cpp:106]   --->   Operation 638 'select' 'select_ln106_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_27)   --->   "%and_ln106_80 = and i1 %and_ln106_78, i1 %icmp_ln106_40" [top.cpp:106]   --->   Operation 639 'and' 'and_ln106_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_81)   --->   "%xor_ln106_67 = xor i1 %select_ln106_52, i1 1" [top.cpp:106]   --->   Operation 640 'xor' 'xor_ln106_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_81)   --->   "%or_ln106_26 = or i1 %tmp_237, i1 %xor_ln106_67" [top.cpp:106]   --->   Operation 641 'or' 'or_ln106_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_81)   --->   "%xor_ln106_68 = xor i1 %tmp_234, i1 1" [top.cpp:106]   --->   Operation 642 'xor' 'xor_ln106_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_81 = and i1 %or_ln106_26, i1 %xor_ln106_68" [top.cpp:106]   --->   Operation 643 'and' 'and_ln106_81' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 644 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_82 = and i1 %tmp_237, i1 %select_ln106_53" [top.cpp:106]   --->   Operation 644 'and' 'and_ln106_82' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_27)   --->   "%or_ln106_45 = or i1 %and_ln106_80, i1 %and_ln106_82" [top.cpp:106]   --->   Operation 645 'or' 'or_ln106_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_27)   --->   "%xor_ln106_69 = xor i1 %or_ln106_45, i1 1" [top.cpp:106]   --->   Operation 646 'xor' 'xor_ln106_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_27)   --->   "%and_ln106_83 = and i1 %tmp_234, i1 %xor_ln106_69" [top.cpp:106]   --->   Operation 647 'and' 'and_ln106_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node select_ln106_55)   --->   "%select_ln106_54 = select i1 %and_ln106_81, i24 8388607, i24 8388608" [top.cpp:106]   --->   Operation 648 'select' 'select_ln106_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 649 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln106_27 = or i1 %and_ln106_81, i1 %and_ln106_83" [top.cpp:106]   --->   Operation 649 'or' 'or_ln106_27' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 650 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln106_55 = select i1 %or_ln106_27, i24 %select_ln106_54, i24 %add_ln106_13" [top.cpp:106]   --->   Operation 650 'select' 'select_ln106_55' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 651 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_36 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_30" [top.cpp:106]   --->   Operation 651 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln106_28 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_36" [top.cpp:106]   --->   Operation 652 'sext' 'sext_ln106_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln106_29 = sext i24 %tmp_182" [top.cpp:106]   --->   Operation 653 'sext' 'sext_ln106_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (3.38ns)   --->   "%mul_ln106_14 = mul i48 %sext_ln106_29, i48 %sext_ln106_28" [top.cpp:106]   --->   Operation 654 'mul' 'mul_ln106_14' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_239 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_14, i32 47" [top.cpp:106]   --->   Operation 655 'bitselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 656 [1/1] (0.00ns)   --->   "%trunc_ln106_13 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_14, i32 16, i32 39" [top.cpp:106]   --->   Operation 656 'partselect' 'trunc_ln106_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_240 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_14, i32 15" [top.cpp:106]   --->   Operation 657 'bitselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_84)   --->   "%tmp_241 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_14, i32 39" [top.cpp:106]   --->   Operation 658 'bitselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 659 [1/1] (0.00ns)   --->   "%zext_ln106_14 = zext i1 %tmp_240" [top.cpp:106]   --->   Operation 659 'zext' 'zext_ln106_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 660 [1/1] (1.10ns)   --->   "%add_ln106_14 = add i24 %trunc_ln106_13, i24 %zext_ln106_14" [top.cpp:106]   --->   Operation 660 'add' 'add_ln106_14' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 661 [1/1] (0.00ns)   --->   "%tmp_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_14, i32 23" [top.cpp:106]   --->   Operation 661 'bitselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_84)   --->   "%xor_ln106_70 = xor i1 %tmp_242, i1 1" [top.cpp:106]   --->   Operation 662 'xor' 'xor_ln106_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 663 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_84 = and i1 %tmp_241, i1 %xor_ln106_70" [top.cpp:106]   --->   Operation 663 'and' 'and_ln106_84' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_88)   --->   "%tmp_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_14, i32 40" [top.cpp:106]   --->   Operation 664 'bitselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 665 [1/1] (0.00ns)   --->   "%tmp_183 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_14, i32 41" [top.cpp:106]   --->   Operation 665 'partselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 666 [1/1] (0.89ns)   --->   "%icmp_ln106_42 = icmp_eq  i7 %tmp_183, i7 127" [top.cpp:106]   --->   Operation 666 'icmp' 'icmp_ln106_42' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 667 [1/1] (0.00ns)   --->   "%tmp_184 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_14, i32 40" [top.cpp:106]   --->   Operation 667 'partselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 668 [1/1] (0.90ns)   --->   "%icmp_ln106_43 = icmp_eq  i8 %tmp_184, i8 255" [top.cpp:106]   --->   Operation 668 'icmp' 'icmp_ln106_43' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 669 [1/1] (0.90ns)   --->   "%icmp_ln106_44 = icmp_eq  i8 %tmp_184, i8 0" [top.cpp:106]   --->   Operation 669 'icmp' 'icmp_ln106_44' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_87)   --->   "%select_ln106_56 = select i1 %and_ln106_84, i1 %icmp_ln106_43, i1 %icmp_ln106_44" [top.cpp:106]   --->   Operation 670 'select' 'select_ln106_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_88)   --->   "%xor_ln106_71 = xor i1 %tmp_243, i1 1" [top.cpp:106]   --->   Operation 671 'xor' 'xor_ln106_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_88)   --->   "%and_ln106_85 = and i1 %icmp_ln106_42, i1 %xor_ln106_71" [top.cpp:106]   --->   Operation 672 'and' 'and_ln106_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_88)   --->   "%select_ln106_57 = select i1 %and_ln106_84, i1 %and_ln106_85, i1 %icmp_ln106_43" [top.cpp:106]   --->   Operation 673 'select' 'select_ln106_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_29)   --->   "%and_ln106_86 = and i1 %and_ln106_84, i1 %icmp_ln106_43" [top.cpp:106]   --->   Operation 674 'and' 'and_ln106_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_87)   --->   "%xor_ln106_72 = xor i1 %select_ln106_56, i1 1" [top.cpp:106]   --->   Operation 675 'xor' 'xor_ln106_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_87)   --->   "%or_ln106_28 = or i1 %tmp_242, i1 %xor_ln106_72" [top.cpp:106]   --->   Operation 676 'or' 'or_ln106_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_87)   --->   "%xor_ln106_73 = xor i1 %tmp_239, i1 1" [top.cpp:106]   --->   Operation 677 'xor' 'xor_ln106_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 678 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_87 = and i1 %or_ln106_28, i1 %xor_ln106_73" [top.cpp:106]   --->   Operation 678 'and' 'and_ln106_87' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 679 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_88 = and i1 %tmp_242, i1 %select_ln106_57" [top.cpp:106]   --->   Operation 679 'and' 'and_ln106_88' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_29)   --->   "%or_ln106_46 = or i1 %and_ln106_86, i1 %and_ln106_88" [top.cpp:106]   --->   Operation 680 'or' 'or_ln106_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_29)   --->   "%xor_ln106_74 = xor i1 %or_ln106_46, i1 1" [top.cpp:106]   --->   Operation 681 'xor' 'xor_ln106_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_29)   --->   "%and_ln106_89 = and i1 %tmp_239, i1 %xor_ln106_74" [top.cpp:106]   --->   Operation 682 'and' 'and_ln106_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node select_ln106_59)   --->   "%select_ln106_58 = select i1 %and_ln106_87, i24 8388607, i24 8388608" [top.cpp:106]   --->   Operation 683 'select' 'select_ln106_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 684 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln106_29 = or i1 %and_ln106_87, i1 %and_ln106_89" [top.cpp:106]   --->   Operation 684 'or' 'or_ln106_29' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 685 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln106_59 = select i1 %or_ln106_29, i24 %select_ln106_58, i24 %add_ln106_14" [top.cpp:106]   --->   Operation 685 'select' 'select_ln106_59' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 686 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_37 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_31" [top.cpp:106]   --->   Operation 686 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_37' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln106_30 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_37" [top.cpp:106]   --->   Operation 687 'sext' 'sext_ln106_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 688 [1/1] (0.00ns)   --->   "%sext_ln106_31 = sext i24 %tmp_190" [top.cpp:106]   --->   Operation 688 'sext' 'sext_ln106_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 689 [1/1] (3.38ns)   --->   "%mul_ln106_15 = mul i48 %sext_ln106_31, i48 %sext_ln106_30" [top.cpp:106]   --->   Operation 689 'mul' 'mul_ln106_15' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_15, i32 47" [top.cpp:106]   --->   Operation 690 'bitselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.00ns)   --->   "%trunc_ln106_14 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln106_15, i32 16, i32 39" [top.cpp:106]   --->   Operation 691 'partselect' 'trunc_ln106_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 692 [1/1] (0.00ns)   --->   "%tmp_245 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_15, i32 15" [top.cpp:106]   --->   Operation 692 'bitselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_90)   --->   "%tmp_246 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_15, i32 39" [top.cpp:106]   --->   Operation 693 'bitselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln106_15 = zext i1 %tmp_245" [top.cpp:106]   --->   Operation 694 'zext' 'zext_ln106_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 695 [1/1] (1.10ns)   --->   "%add_ln106_15 = add i24 %trunc_ln106_14, i24 %zext_ln106_15" [top.cpp:106]   --->   Operation 695 'add' 'add_ln106_15' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 696 [1/1] (0.00ns)   --->   "%tmp_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln106_15, i32 23" [top.cpp:106]   --->   Operation 696 'bitselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_90)   --->   "%xor_ln106_75 = xor i1 %tmp_247, i1 1" [top.cpp:106]   --->   Operation 697 'xor' 'xor_ln106_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 698 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_90 = and i1 %tmp_246, i1 %xor_ln106_75" [top.cpp:106]   --->   Operation 698 'and' 'and_ln106_90' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_94)   --->   "%tmp_248 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln106_15, i32 40" [top.cpp:106]   --->   Operation 699 'bitselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_191 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln106_15, i32 41" [top.cpp:106]   --->   Operation 700 'partselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 701 [1/1] (0.89ns)   --->   "%icmp_ln106_45 = icmp_eq  i7 %tmp_191, i7 127" [top.cpp:106]   --->   Operation 701 'icmp' 'icmp_ln106_45' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_192 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln106_15, i32 40" [top.cpp:106]   --->   Operation 702 'partselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 703 [1/1] (0.90ns)   --->   "%icmp_ln106_46 = icmp_eq  i8 %tmp_192, i8 255" [top.cpp:106]   --->   Operation 703 'icmp' 'icmp_ln106_46' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 704 [1/1] (0.90ns)   --->   "%icmp_ln106_47 = icmp_eq  i8 %tmp_192, i8 0" [top.cpp:106]   --->   Operation 704 'icmp' 'icmp_ln106_47' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_93)   --->   "%select_ln106_60 = select i1 %and_ln106_90, i1 %icmp_ln106_46, i1 %icmp_ln106_47" [top.cpp:106]   --->   Operation 705 'select' 'select_ln106_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_94)   --->   "%xor_ln106_76 = xor i1 %tmp_248, i1 1" [top.cpp:106]   --->   Operation 706 'xor' 'xor_ln106_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_94)   --->   "%and_ln106_91 = and i1 %icmp_ln106_45, i1 %xor_ln106_76" [top.cpp:106]   --->   Operation 707 'and' 'and_ln106_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_94)   --->   "%select_ln106_61 = select i1 %and_ln106_90, i1 %and_ln106_91, i1 %icmp_ln106_46" [top.cpp:106]   --->   Operation 708 'select' 'select_ln106_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_31)   --->   "%and_ln106_92 = and i1 %and_ln106_90, i1 %icmp_ln106_46" [top.cpp:106]   --->   Operation 709 'and' 'and_ln106_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_93)   --->   "%xor_ln106_77 = xor i1 %select_ln106_60, i1 1" [top.cpp:106]   --->   Operation 710 'xor' 'xor_ln106_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_93)   --->   "%or_ln106_30 = or i1 %tmp_247, i1 %xor_ln106_77" [top.cpp:106]   --->   Operation 711 'or' 'or_ln106_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node and_ln106_93)   --->   "%xor_ln106_78 = xor i1 %tmp_244, i1 1" [top.cpp:106]   --->   Operation 712 'xor' 'xor_ln106_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 713 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_93 = and i1 %or_ln106_30, i1 %xor_ln106_78" [top.cpp:106]   --->   Operation 713 'and' 'and_ln106_93' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 714 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln106_94 = and i1 %tmp_247, i1 %select_ln106_61" [top.cpp:106]   --->   Operation 714 'and' 'and_ln106_94' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_31)   --->   "%or_ln106_47 = or i1 %and_ln106_92, i1 %and_ln106_94" [top.cpp:106]   --->   Operation 715 'or' 'or_ln106_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_31)   --->   "%xor_ln106_79 = xor i1 %or_ln106_47, i1 1" [top.cpp:106]   --->   Operation 716 'xor' 'xor_ln106_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_31)   --->   "%and_ln106_95 = and i1 %tmp_244, i1 %xor_ln106_79" [top.cpp:106]   --->   Operation 717 'and' 'and_ln106_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node select_ln106_63)   --->   "%select_ln106_62 = select i1 %and_ln106_93, i24 8388607, i24 8388608" [top.cpp:106]   --->   Operation 718 'select' 'select_ln106_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 719 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln106_31 = or i1 %and_ln106_93, i1 %and_ln106_95" [top.cpp:106]   --->   Operation 719 'or' 'or_ln106_31' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 720 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln106_63 = select i1 %or_ln106_31, i24 %select_ln106_62, i24 %add_ln106_15" [top.cpp:106]   --->   Operation 720 'select' 'select_ln106_63' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 757 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 757 'ret' 'ret_ln0' <Predicate = (icmp_ln100)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 721 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_100_9_VITIS_LOOP_101_10_str"   --->   Operation 721 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 722 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 722 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 723 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr i24 %C_0, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 723 'getelementptr' 'C_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 724 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr i24 %C_1, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 724 'getelementptr' 'C_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 725 [1/1] (0.00ns)   --->   "%C_2_addr = getelementptr i24 %C_2, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 725 'getelementptr' 'C_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 726 [1/1] (0.00ns)   --->   "%C_3_addr = getelementptr i24 %C_3, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 726 'getelementptr' 'C_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 727 [1/1] (0.00ns)   --->   "%C_4_addr = getelementptr i24 %C_4, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 727 'getelementptr' 'C_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 728 [1/1] (0.00ns)   --->   "%C_5_addr = getelementptr i24 %C_5, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 728 'getelementptr' 'C_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 729 [1/1] (0.00ns)   --->   "%C_6_addr = getelementptr i24 %C_6, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 729 'getelementptr' 'C_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 730 [1/1] (0.00ns)   --->   "%C_7_addr = getelementptr i24 %C_7, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 730 'getelementptr' 'C_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 731 [1/1] (0.00ns)   --->   "%C_8_addr = getelementptr i24 %C_8, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 731 'getelementptr' 'C_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 732 [1/1] (0.00ns)   --->   "%C_9_addr = getelementptr i24 %C_9, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 732 'getelementptr' 'C_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 733 [1/1] (0.00ns)   --->   "%C_10_addr = getelementptr i24 %C_10, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 733 'getelementptr' 'C_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 734 [1/1] (0.00ns)   --->   "%C_11_addr = getelementptr i24 %C_11, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 734 'getelementptr' 'C_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 735 [1/1] (0.00ns)   --->   "%C_12_addr = getelementptr i24 %C_12, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 735 'getelementptr' 'C_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 736 [1/1] (0.00ns)   --->   "%C_13_addr = getelementptr i24 %C_13, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 736 'getelementptr' 'C_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 737 [1/1] (0.00ns)   --->   "%C_14_addr = getelementptr i24 %C_14, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 737 'getelementptr' 'C_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 738 [1/1] (0.00ns)   --->   "%C_15_addr = getelementptr i24 %C_15, i64 0, i64 %zext_ln106_17" [top.cpp:106]   --->   Operation 738 'getelementptr' 'C_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 739 [1/1] (0.00ns)   --->   "%specpipeline_ln102 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [top.cpp:102]   --->   Operation 739 'specpipeline' 'specpipeline_ln102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 740 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln106 = store i24 %select_ln106_3, i10 %C_0_addr" [top.cpp:106]   --->   Operation 740 'store' 'store_ln106' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 741 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln106 = store i24 %select_ln106_7, i10 %C_1_addr" [top.cpp:106]   --->   Operation 741 'store' 'store_ln106' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 742 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln106 = store i24 %select_ln106_11, i10 %C_2_addr" [top.cpp:106]   --->   Operation 742 'store' 'store_ln106' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 743 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln106 = store i24 %select_ln106_15, i10 %C_3_addr" [top.cpp:106]   --->   Operation 743 'store' 'store_ln106' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 744 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln106 = store i24 %select_ln106_19, i10 %C_4_addr" [top.cpp:106]   --->   Operation 744 'store' 'store_ln106' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 745 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln106 = store i24 %select_ln106_23, i10 %C_5_addr" [top.cpp:106]   --->   Operation 745 'store' 'store_ln106' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 746 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln106 = store i24 %select_ln106_27, i10 %C_6_addr" [top.cpp:106]   --->   Operation 746 'store' 'store_ln106' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 747 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln106 = store i24 %select_ln106_31, i10 %C_7_addr" [top.cpp:106]   --->   Operation 747 'store' 'store_ln106' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 748 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln106 = store i24 %select_ln106_35, i10 %C_8_addr" [top.cpp:106]   --->   Operation 748 'store' 'store_ln106' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 749 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln106 = store i24 %select_ln106_39, i10 %C_9_addr" [top.cpp:106]   --->   Operation 749 'store' 'store_ln106' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 750 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln106 = store i24 %select_ln106_43, i10 %C_10_addr" [top.cpp:106]   --->   Operation 750 'store' 'store_ln106' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 751 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln106 = store i24 %select_ln106_47, i10 %C_11_addr" [top.cpp:106]   --->   Operation 751 'store' 'store_ln106' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 752 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln106 = store i24 %select_ln106_51, i10 %C_12_addr" [top.cpp:106]   --->   Operation 752 'store' 'store_ln106' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 753 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln106 = store i24 %select_ln106_55, i10 %C_13_addr" [top.cpp:106]   --->   Operation 753 'store' 'store_ln106' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 754 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln106 = store i24 %select_ln106_59, i10 %C_14_addr" [top.cpp:106]   --->   Operation 754 'store' 'store_ln106' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 755 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln106 = store i24 %select_ln106_63, i10 %C_15_addr" [top.cpp:106]   --->   Operation 755 'store' 'store_ln106' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 756 [1/1] (0.00ns)   --->   "%br_ln101 = br void %VITIS_LOOP_103_11" [top.cpp:101]   --->   Operation 756 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.153ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln100', top.cpp:100) of constant 0 on local variable 'i', top.cpp:100 [181]  (0.489 ns)
	'load' operation 9 bit ('i_load', top.cpp:100) on local variable 'i', top.cpp:100 [191]  (0.000 ns)
	'add' operation 9 bit ('add_ln100', top.cpp:100) [192]  (0.921 ns)
	'select' operation 9 bit ('select_ln100_1', top.cpp:100) [197]  (0.458 ns)
	'add' operation 10 bit ('add_ln106_16', top.cpp:106) [201]  (0.934 ns)
	'getelementptr' operation 10 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr', top.cpp:106) [209]  (0.000 ns)
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load', top.cpp:106) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9' [237]  (1.352 ns)

 <State 2>: 7.277ns
The critical path consists of the following:
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load', top.cpp:106) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9' [237]  (1.352 ns)
	'mul' operation 48 bit ('mul_ln106', top.cpp:106) [241]  (3.387 ns)
	'add' operation 24 bit ('add_ln106', top.cpp:106) [247]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln106', top.cpp:106) [249]  (0.000 ns)
	'and' operation 1 bit ('and_ln106', top.cpp:106) [250]  (0.331 ns)
	'select' operation 1 bit ('select_ln106', top.cpp:106) [257]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln106_2', top.cpp:106) [262]  (0.000 ns)
	'or' operation 1 bit ('or_ln106', top.cpp:106) [263]  (0.000 ns)
	'and' operation 1 bit ('and_ln106_3', top.cpp:106) [265]  (0.331 ns)
	'or' operation 1 bit ('or_ln106_1', top.cpp:106) [271]  (0.331 ns)
	'select' operation 24 bit ('select_ln106_3', top.cpp:106) [272]  (0.435 ns)

 <State 3>: 1.352ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('C_0_addr', top.cpp:106) [219]  (0.000 ns)
	'store' operation 0 bit ('store_ln106', top.cpp:106) of variable 'select_ln106_3', top.cpp:106 on array 'C_0' [273]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
