{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698088714326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698088714326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 23 15:18:34 2023 " "Processing started: Mon Oct 23 15:18:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698088714326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698088714326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SevenSeg_uCounter -c SevenSeg_uCounter " "Command: quartus_map --read_settings_files=on --write_settings_files=off SevenSeg_uCounter -c SevenSeg_uCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698088714326 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1698088714571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSeg-arch " "Found design unit 1: sevenSeg-arch" {  } { { "sevenSeg.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab08/SevenSeg_Counter/sevenSeg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698088714874 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg " "Found entity 1: sevenSeg" {  } { { "sevenSeg.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab08/SevenSeg_Counter/sevenSeg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698088714874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698088714874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ucounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ucounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uCounter-arch " "Found design unit 1: uCounter-arch" {  } { { "uCounter.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab08/SevenSeg_Counter/uCounter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698088714876 ""} { "Info" "ISGN_ENTITY_NAME" "1 uCounter " "Found entity 1: uCounter" {  } { { "uCounter.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab08/SevenSeg_Counter/uCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698088714876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698088714876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg_ucounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg_ucounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg_uCounter " "Found entity 1: SevenSeg_uCounter" {  } { { "SevenSeg_uCounter.bdf" "" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab08/SevenSeg_Counter/SevenSeg_uCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698088714877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698088714877 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SevenSeg_uCounter " "Elaborating entity \"SevenSeg_uCounter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698088714900 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "i_D " "Converted elements in bus name \"i_D\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "i_D\[0\] i_D0 " "Converted element name(s) from \"i_D\[0\]\" to \"i_D0\"" {  } { { "SevenSeg_uCounter.bdf" "" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab08/SevenSeg_Counter/SevenSeg_uCounter.bdf" { { 432 192 280 448 "i_D\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698088714902 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "i_D\[1\] i_D1 " "Converted element name(s) from \"i_D\[1\]\" to \"i_D1\"" {  } { { "SevenSeg_uCounter.bdf" "" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab08/SevenSeg_Counter/SevenSeg_uCounter.bdf" { { 448 192 280 464 "i_D\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698088714902 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "i_D\[2\] i_D2 " "Converted element name(s) from \"i_D\[2\]\" to \"i_D2\"" {  } { { "SevenSeg_uCounter.bdf" "" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab08/SevenSeg_Counter/SevenSeg_uCounter.bdf" { { 464 192 280 480 "i_D\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698088714902 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "i_D\[3\] i_D3 " "Converted element name(s) from \"i_D\[3\]\" to \"i_D3\"" {  } { { "SevenSeg_uCounter.bdf" "" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab08/SevenSeg_Counter/SevenSeg_uCounter.bdf" { { 480 192 280 496 "i_D\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698088714902 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "i_D\[3..0\] i_D3..0 " "Converted element name(s) from \"i_D\[3..0\]\" to \"i_D3..0\"" {  } { { "SevenSeg_uCounter.bdf" "" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab08/SevenSeg_Counter/SevenSeg_uCounter.bdf" { { 384 280 368 400 "i_D\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698088714902 ""}  } { { "SevenSeg_uCounter.bdf" "" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab08/SevenSeg_Counter/SevenSeg_uCounter.bdf" { { 432 192 280 448 "i_D\[0\]" "" } { 448 192 280 464 "i_D\[1\]" "" } { 464 192 280 480 "i_D\[2\]" "" } { 480 192 280 496 "i_D\[3\]" "" } { 384 280 368 400 "i_D\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1698088714902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uCounter uCounter:inst2 " "Elaborating entity \"uCounter\" for hierarchy \"uCounter:inst2\"" {  } { { "SevenSeg_uCounter.bdf" "inst2" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab08/SevenSeg_Counter/SevenSeg_uCounter.bdf" { { 272 368 568 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698088714917 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i_aRST uCounter.vhd(25) " "VHDL Signal Declaration warning at uCounter.vhd(25): used explicit default value for signal \"i_aRST\" because signal was never assigned a value" {  } { { "uCounter.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab08/SevenSeg_Counter/uCounter.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1698088714918 "|SevenSeg_uCounter|uCounter:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_D uCounter.vhd(44) " "VHDL Process Statement warning at uCounter.vhd(44): signal \"i_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uCounter.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab08/SevenSeg_Counter/uCounter.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1698088714919 "|SevenSeg_uCounter|uCounter:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_reg uCounter.vhd(47) " "VHDL Process Statement warning at uCounter.vhd(47): signal \"r_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uCounter.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab08/SevenSeg_Counter/uCounter.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1698088714919 "|SevenSeg_uCounter|uCounter:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_reg uCounter.vhd(49) " "VHDL Process Statement warning at uCounter.vhd(49): signal \"r_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uCounter.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab08/SevenSeg_Counter/uCounter.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1698088714919 "|SevenSeg_uCounter|uCounter:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_reg uCounter.vhd(52) " "VHDL Process Statement warning at uCounter.vhd(52): signal \"r_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uCounter.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab08/SevenSeg_Counter/uCounter.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1698088714919 "|SevenSeg_uCounter|uCounter:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg sevenSeg:inst " "Elaborating entity \"sevenSeg\" for hierarchy \"sevenSeg:inst\"" {  } { { "SevenSeg_uCounter.bdf" "inst" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab08/SevenSeg_Counter/SevenSeg_uCounter.bdf" { { 336 616 824 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698088714937 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_7 VCC " "Pin \"o_7\" is stuck at VCC" {  } { { "SevenSeg_uCounter.bdf" "" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab08/SevenSeg_Counter/SevenSeg_uCounter.bdf" { { 424 968 1144 440 "o_7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698088715196 "|SevenSeg_uCounter|o_7"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1698088715196 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1698088715350 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698088715350 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698088715419 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698088715419 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1698088715419 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698088715419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698088715438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 23 15:18:35 2023 " "Processing ended: Mon Oct 23 15:18:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698088715438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698088715438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698088715438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698088715438 ""}
