#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5566f45687f0 .scope module, "Top" "Top" 2 257;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "io_start"
    .port_info 3 /OUTPUT 32 "io_cdata_check"
L_0x5566f45a79d0 .functor BUFZ 32, v0x5566f4593fb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7f099bc9ca98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5566f45a7a40 .functor BUFZ 1, o0x7f099bc9ca98, C4<0>, C4<0>, C4<0>;
o0x7f099bc9cb28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5566f45a7b00 .functor BUFZ 1, o0x7f099bc9cb28, C4<0>, C4<0>, C4<0>;
o0x7f099bc9caf8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5566f45a7bc0 .functor BUFZ 1, o0x7f099bc9caf8, C4<0>, C4<0>, C4<0>;
L_0x5566f45a7cb0 .functor BUFZ 1, o0x7f099bc9ca98, C4<0>, C4<0>, C4<0>;
L_0x5566f45a7dc0 .functor BUFZ 1, o0x7f099bc9cb28, C4<0>, C4<0>, C4<0>;
L_0x5566f45a7f10 .functor BUFZ 1, L_0x5566f45970a0, C4<0>, C4<0>, C4<0>;
L_0x5566f45a7fd0 .functor BUFZ 32, v0x5566f4595580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5566f45a80e0 .functor BUFZ 32, v0x5566f4595720_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5566f4595b20_0 .net "Rx_clock", 0 0, L_0x5566f45a7cb0;  1 drivers
v0x5566f4595be0_0 .net "Rx_io_ADD", 31 0, L_0x5566f45a7fd0;  1 drivers
v0x5566f4595c80_0 .net "Rx_io_CDATA", 31 0, v0x5566f4593fb0_0;  1 drivers
v0x5566f4595d20_0 .net "Rx_io_WDATA", 31 0, L_0x5566f45a80e0;  1 drivers
v0x5566f4595df0_0 .net "Rx_io_WR", 0 0, L_0x5566f45a7f10;  1 drivers
v0x5566f4595e90_0 .net "Rx_reset", 0 0, L_0x5566f45a7dc0;  1 drivers
v0x5566f4595f60_0 .net "Tx_clock", 0 0, L_0x5566f45a7a40;  1 drivers
v0x5566f4596030_0 .net "Tx_io_ADD", 31 0, v0x5566f4595580_0;  1 drivers
v0x5566f4596100_0 .net "Tx_io_START", 0 0, L_0x5566f45a7bc0;  1 drivers
v0x5566f45961d0_0 .net "Tx_io_WDATA", 31 0, v0x5566f4595720_0;  1 drivers
v0x5566f45962a0_0 .net "Tx_io_WR", 0 0, L_0x5566f45970a0;  1 drivers
v0x5566f4596370_0 .net "Tx_reset", 0 0, L_0x5566f45a7b00;  1 drivers
v0x5566f4596440_0 .net "clock", 0 0, o0x7f099bc9ca98;  0 drivers
v0x5566f45964e0_0 .net "io_cdata_check", 31 0, L_0x5566f45a79d0;  1 drivers
v0x5566f4596580_0 .net "io_start", 0 0, o0x7f099bc9caf8;  0 drivers
v0x5566f4596620_0 .net "reset", 0 0, o0x7f099bc9cb28;  0 drivers
S_0x5566f4569720 .scope module, "Rx" "Receiver" 2 283, 2 129 0, S_0x5566f45687f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "io_WR"
    .port_info 3 /INPUT 32 "io_ADD"
    .port_info 4 /INPUT 32 "io_WDATA"
    .port_info 5 /OUTPUT 32 "io_CDATA"
v0x5566f456a9e0_0 .net "_T_12", 0 0, L_0x5566f45a7820;  1 drivers
v0x5566f4593290_0 .net "_T_2", 0 0, L_0x5566f4597310;  1 drivers
v0x5566f4593350_0 .net "_T_4", 0 0, L_0x5566f45a7410;  1 drivers
v0x5566f45933f0_0 .net "_T_7", 0 0, L_0x5566f45a7500;  1 drivers
v0x5566f45934b0_0 .net "_T_9", 0 0, L_0x5566f45a7700;  1 drivers
L_0x7f099bc53180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5566f45935c0_0 .net/2u *"_s0", 1 0, L_0x7f099bc53180;  1 drivers
L_0x7f099bc53258 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x5566f45936a0_0 .net/2u *"_s12", 31 0, L_0x7f099bc53258;  1 drivers
L_0x7f099bc532a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5566f4593780_0 .net/2u *"_s16", 1 0, L_0x7f099bc532a0;  1 drivers
L_0x7f099bc531c8 .functor BUFT 1, C4<00000000000000000000000000011110>, C4<0>, C4<0>, C4<0>;
v0x5566f4593860_0 .net/2u *"_s4", 31 0, L_0x7f099bc531c8;  1 drivers
L_0x7f099bc53210 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5566f45939d0_0 .net/2u *"_s8", 1 0, L_0x7f099bc53210;  1 drivers
v0x5566f4593ab0_0 .net "clock", 0 0, L_0x5566f45a7cb0;  alias, 1 drivers
v0x5566f4593b70_0 .net "io_ADD", 31 0, L_0x5566f45a7fd0;  alias, 1 drivers
v0x5566f4593c50_0 .net "io_CDATA", 31 0, v0x5566f4593fb0_0;  alias, 1 drivers
v0x5566f4593d30_0 .net "io_WDATA", 31 0, L_0x5566f45a80e0;  alias, 1 drivers
v0x5566f4593e10_0 .net "io_WR", 0 0, L_0x5566f45a7f10;  alias, 1 drivers
v0x5566f4593ed0_0 .var "r_add", 31 0;
v0x5566f4593fb0_0 .var "r_cdata", 31 0;
v0x5566f45941a0_0 .var "r_wdata", 31 0;
v0x5566f4594280_0 .var "r_wr", 0 0;
v0x5566f4594340_0 .net "reset", 0 0, L_0x5566f45a7dc0;  alias, 1 drivers
v0x5566f4594400_0 .var "state", 1 0;
E_0x5566f4554ec0 .event posedge, v0x5566f4593ab0_0;
L_0x5566f4597310 .cmp/eq 2, L_0x7f099bc53180, v0x5566f4594400_0;
L_0x5566f45a7410 .cmp/eq 32, v0x5566f4593ed0_0, L_0x7f099bc531c8;
L_0x5566f45a7500 .cmp/eq 2, L_0x7f099bc53210, v0x5566f4594400_0;
L_0x5566f45a7700 .cmp/eq 32, v0x5566f4593ed0_0, L_0x7f099bc53258;
L_0x5566f45a7820 .cmp/eq 2, L_0x7f099bc532a0, v0x5566f4594400_0;
S_0x5566f4568040 .scope module, "Tx" "Transmitter" 2 275, 2 1 0, S_0x5566f45687f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "io_START"
    .port_info 3 /OUTPUT 1 "io_WR"
    .port_info 4 /OUTPUT 32 "io_ADD"
    .port_info 5 /OUTPUT 32 "io_WDATA"
L_0x5566f4596f90 .functor OR 1, L_0x5566f4596810, L_0x5566f4596dc0, C4<0>, C4<0>;
L_0x5566f45970a0 .functor BUFZ 1, v0x5566f4595800_0, C4<0>, C4<0>, C4<0>;
v0x5566f4594680_0 .net "_GEN_1", 0 0, L_0x5566f4596c80;  1 drivers
v0x5566f4594760_0 .net "_GEN_10", 0 0, L_0x5566f4596f90;  1 drivers
v0x5566f4594820_0 .net "_GEN_8", 0 0, L_0x5566f4596dc0;  1 drivers
v0x5566f45948c0_0 .net "_T_12", 0 0, L_0x5566f4596aa0;  1 drivers
v0x5566f4594980_0 .net "_T_2", 0 0, L_0x5566f4596710;  1 drivers
v0x5566f4594a90_0 .net "_T_6", 0 0, L_0x5566f4596810;  1 drivers
v0x5566f4594b50_0 .net "_T_9", 0 0, L_0x5566f4596980;  1 drivers
L_0x7f099bc53018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5566f4594c10_0 .net/2u *"_s0", 1 0, L_0x7f099bc53018;  1 drivers
L_0x7f099bc530f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5566f4594cf0_0 .net/2u *"_s12", 1 0, L_0x7f099bc530f0;  1 drivers
L_0x7f099bc53138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5566f4594dd0_0 .net/2u *"_s16", 0 0, L_0x7f099bc53138;  1 drivers
L_0x7f099bc53060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5566f4594eb0_0 .net/2u *"_s4", 1 0, L_0x7f099bc53060;  1 drivers
L_0x7f099bc530a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5566f4594f90_0 .net/2u *"_s8", 1 0, L_0x7f099bc530a8;  1 drivers
v0x5566f4595070_0 .net "clock", 0 0, L_0x5566f45a7a40;  alias, 1 drivers
v0x5566f4595130_0 .net "io_ADD", 31 0, v0x5566f4595580_0;  alias, 1 drivers
v0x5566f4595210_0 .net "io_START", 0 0, L_0x5566f45a7bc0;  alias, 1 drivers
v0x5566f45952d0_0 .net "io_WDATA", 31 0, v0x5566f4595720_0;  alias, 1 drivers
v0x5566f45953b0_0 .net "io_WR", 0 0, L_0x5566f45970a0;  alias, 1 drivers
v0x5566f4595580_0 .var "r_add", 31 0;
v0x5566f4595660_0 .var "r_start", 0 0;
v0x5566f4595720_0 .var "r_wdata", 31 0;
v0x5566f4595800_0 .var "r_wr", 0 0;
v0x5566f45958c0_0 .net "reset", 0 0, L_0x5566f45a7b00;  alias, 1 drivers
v0x5566f4595980_0 .var "state", 1 0;
E_0x5566f4555a30 .event posedge, v0x5566f4595070_0;
L_0x5566f4596710 .cmp/eq 2, L_0x7f099bc53018, v0x5566f4595980_0;
L_0x5566f4596810 .cmp/eq 2, L_0x7f099bc53060, v0x5566f4595980_0;
L_0x5566f4596980 .cmp/eq 2, L_0x7f099bc530a8, v0x5566f4595980_0;
L_0x5566f4596aa0 .cmp/eq 2, L_0x7f099bc530f0, v0x5566f4595980_0;
L_0x5566f4596c80 .functor MUXZ 1, v0x5566f4595800_0, L_0x7f099bc53138, L_0x5566f4596aa0, C4<>;
L_0x5566f4596dc0 .functor MUXZ 1, L_0x5566f4596c80, v0x5566f4595800_0, L_0x5566f4596980, C4<>;
    .scope S_0x5566f4568040;
T_0 ;
    %end;
    .thread T_0;
    .scope S_0x5566f4568040;
T_1 ;
    %wait E_0x5566f4555a30;
    %load/vec4 v0x5566f45958c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5566f4595660_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5566f4595210_0;
    %assign/vec4 v0x5566f4595660_0, 0;
T_1.1 ;
    %load/vec4 v0x5566f45958c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5566f4595800_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5566f4594980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5566f4594760_0;
    %assign/vec4 v0x5566f4595800_0, 0;
T_1.4 ;
T_1.3 ;
    %load/vec4 v0x5566f45958c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5566f4595580_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x5566f4594980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x5566f4594a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 30, 0, 32;
    %assign/vec4 v0x5566f4595580_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x5566f4594b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 31, 0, 32;
    %assign/vec4 v0x5566f4595580_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0x5566f45948c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5566f4595580_0, 0;
T_1.14 ;
T_1.13 ;
T_1.11 ;
T_1.8 ;
T_1.7 ;
    %load/vec4 v0x5566f45958c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5566f4595720_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %load/vec4 v0x5566f4594980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %load/vec4 v0x5566f4594a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.20, 8;
    %pushi/vec4 20, 0, 32;
    %assign/vec4 v0x5566f4595720_0, 0;
    %jmp T_1.21;
T_1.20 ;
    %load/vec4 v0x5566f4594b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.22, 8;
    %pushi/vec4 22, 0, 32;
    %assign/vec4 v0x5566f4595720_0, 0;
    %jmp T_1.23;
T_1.22 ;
    %load/vec4 v0x5566f45948c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.24, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5566f4595720_0, 0;
T_1.24 ;
T_1.23 ;
T_1.21 ;
T_1.18 ;
T_1.17 ;
    %load/vec4 v0x5566f45958c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.26, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5566f4595980_0, 0;
    %jmp T_1.27;
T_1.26 ;
    %load/vec4 v0x5566f4594980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.28, 8;
    %load/vec4 v0x5566f4595660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.30, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5566f4595980_0, 0;
T_1.30 ;
    %jmp T_1.29;
T_1.28 ;
    %load/vec4 v0x5566f4594a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.32, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5566f4595980_0, 0;
    %jmp T_1.33;
T_1.32 ;
    %load/vec4 v0x5566f4594b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.34, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5566f4595980_0, 0;
T_1.34 ;
T_1.33 ;
T_1.29 ;
T_1.27 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5566f4569720;
T_2 ;
    %end;
    .thread T_2;
    .scope S_0x5566f4569720;
T_3 ;
    %wait E_0x5566f4554ec0;
    %load/vec4 v0x5566f4594340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5566f4594280_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5566f4593e10_0;
    %assign/vec4 v0x5566f4594280_0, 0;
T_3.1 ;
    %load/vec4 v0x5566f4594340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5566f4593ed0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5566f4593b70_0;
    %assign/vec4 v0x5566f4593ed0_0, 0;
T_3.3 ;
    %load/vec4 v0x5566f4594340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5566f45941a0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x5566f4593d30_0;
    %assign/vec4 v0x5566f45941a0_0, 0;
T_3.5 ;
    %load/vec4 v0x5566f4594340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5566f4593fb0_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x5566f4593290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x5566f4594280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0x5566f4593350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %load/vec4 v0x5566f45941a0_0;
    %assign/vec4 v0x5566f4593fb0_0, 0;
T_3.12 ;
T_3.10 ;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x5566f45933f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %load/vec4 v0x5566f4594280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %load/vec4 v0x5566f45934b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %load/vec4 v0x5566f45941a0_0;
    %assign/vec4 v0x5566f4593fb0_0, 0;
T_3.18 ;
T_3.16 ;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x5566f456a9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.20, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5566f4593fb0_0, 0;
T_3.20 ;
T_3.15 ;
T_3.9 ;
T_3.7 ;
    %load/vec4 v0x5566f4594340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.22, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5566f4594400_0, 0;
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v0x5566f4593290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.24, 8;
    %load/vec4 v0x5566f4594280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.26, 8;
    %load/vec4 v0x5566f4593350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.28, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5566f4594400_0, 0;
T_3.28 ;
T_3.26 ;
    %jmp T_3.25;
T_3.24 ;
    %load/vec4 v0x5566f45933f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.30, 8;
    %load/vec4 v0x5566f4594280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.32, 8;
    %load/vec4 v0x5566f45934b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.34, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5566f4594400_0, 0;
T_3.34 ;
T_3.32 ;
T_3.30 ;
T_3.25 ;
T_3.23 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Top.v";
