Flow report for MIPS_System
Sat Mar 23 17:21:01 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Flow Summary                                                                        ;
+------------------------------------+------------------------------------------------+
; Flow Status                        ; Successful - Sat Mar 23 17:21:01 2024          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; MIPS_System                                    ;
; Top-level Entity Name              ; MIPS_System                                    ;
; Family                             ; MAX 10                                         ;
; Device                             ; 10M08DAF484C8G                                 ;
; Timing Models                      ; Final                                          ;
; Total logic elements               ; 4,288 / 8,064 ( 53 % )                         ;
;     Total combinational functions  ; 3,212 / 8,064 ( 40 % )                         ;
;     Dedicated logic registers      ; 3,055 / 8,064 ( 38 % )                         ;
; Total registers                    ; 3055                                           ;
; Total pins                         ; 106 / 250 ( 42 % )                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 77,824 / 387,072 ( 20 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 48 ( 0 % )                                 ;
; Total PLLs                         ; 1 / 2 ( 50 % )                                 ;
; UFM blocks                         ; 0 / 1 ( 0 % )                                  ;
; ADC blocks                         ; 0 / 1 ( 0 % )                                  ;
+------------------------------------+------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 03/23/2024 17:20:04 ;
; Main task         ; Compilation         ;
; Revision Name     ; MIPS_System         ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+
; Assignment Name                      ; Value                                                                                                                                                                                                                                                                                                                                    ; Default Value ; Entity Name ; Section Id       ;
+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+
; COMPILER_SIGNATURE_ID                ; 1098217944363.171118560441596                                                                                                                                                                                                                                                                                                            ; --            ; --          ; --               ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                                                                                                                                                                                                                                                                                                                       ; --            ; --          ; MIPS_System_tb   ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; MIPS_System_tb                                                                                                                                                                                                                                                                                                                           ; --            ; --          ; eda_simulation   ;
; EDA_OUTPUT_DATA_FORMAT               ; Verilog Hdl                                                                                                                                                                                                                                                                                                                              ; --            ; --          ; eda_simulation   ;
; EDA_SIMULATION_TOOL                  ; QuestaSim (Verilog)                                                                                                                                                                                                                                                                                                                      ; <None>        ; --          ; --               ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                                                                                                                                                                                                                                                                                                                          ; --            ; --          ; eda_simulation   ;
; EDA_TEST_BENCH_FILE                  ; MIPS_System_tb.v                                                                                                                                                                                                                                                                                                                         ; --            ; --          ; MIPS_System_tb   ;
; EDA_TEST_BENCH_MODULE_NAME           ; MIPS_System_tb                                                                                                                                                                                                                                                                                                                           ; --            ; --          ; MIPS_System_tb   ;
; EDA_TEST_BENCH_NAME                  ; MIPS_System_tb                                                                                                                                                                                                                                                                                                                           ; --            ; --          ; eda_simulation   ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 1 s                                                                                                                                                                                                                                                                                                                                      ; --            ; --          ; MIPS_System_tb   ;
; EDA_TIME_SCALE                       ; 1 ps                                                                                                                                                                                                                                                                                                                                     ; --            ; --          ; eda_simulation   ;
; ENABLE_SIGNALTAP                     ; On                                                                                                                                                                                                                                                                                                                                       ; --            ; --          ; --               ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                                                                                                                                                                                                                                                                                                                       ; --            ; --          ; --               ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                                                                                                                                                                                                                                                                                                                        ; --            ; --          ; --               ;
; MISC_FILE                            ; Altera_PLL/ALTPLL_clkgen.bsf                                                                                                                                                                                                                                                                                                             ; --            ; --          ; --               ;
; MISC_FILE                            ; Altera_PLL/ALTPLL_clkgen_inst.v                                                                                                                                                                                                                                                                                                          ; --            ; --          ; --               ;
; MISC_FILE                            ; Altera_PLL/ALTPLL_clkgen_bb.v                                                                                                                                                                                                                                                                                                            ; --            ; --          ; --               ;
; MISC_FILE                            ; Altera_PLL/ALTPLL_clkgen.inc                                                                                                                                                                                                                                                                                                             ; --            ; --          ; --               ;
; MISC_FILE                            ; Altera_PLL/ALTPLL_clkgen.cmp                                                                                                                                                                                                                                                                                                             ; --            ; --          ; --               ;
; MISC_FILE                            ; Altera_PLL/ALTPLL_clkgen.ppf                                                                                                                                                                                                                                                                                                             ; --            ; --          ; --               ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS       ; Half Signal Swing                                                                                                                                                                                                                                                                                                                        ; --            ; --          ; --               ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS       ; Half Signal Swing                                                                                                                                                                                                                                                                                                                        ; --            ; --          ; --               ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS      ; Half Vccio                                                                                                                                                                                                                                                                                                                               ; --            ; --          ; --               ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS      ; Half Vccio                                                                                                                                                                                                                                                                                                                               ; --            ; --          ; --               ;
; PARTITION_COLOR                      ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                                                                   ; --            ; --          ; Top              ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                                                                   ; --            ; --          ; Top              ;
; PARTITION_NETLIST_TYPE               ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                                                                   ; --            ; --          ; Top              ;
; POWER_BOARD_THERMAL_MODEL            ; None (CONSERVATIVE)                                                                                                                                                                                                                                                                                                                      ; --            ; --          ; --               ;
; POWER_PRESET_COOLING_SOLUTION        ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                                                                                                                                                                                                                                    ; --            ; --          ; --               ;
; SLD_FILE                             ; db/stp1_auto_stripped.stp                                                                                                                                                                                                                                                                                                                ; --            ; --          ; --               ;
; SLD_NODE_CREATOR_ID                  ; 110                                                                                                                                                                                                                                                                                                                                      ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_ENTITY_NAME                 ; sld_signaltap                                                                                                                                                                                                                                                                                                                            ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_RAM_BLOCK_TYPE=AUTO                                                                                                                                                                                                                                                                                                                  ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_DATA_BITS=96                                                                                                                                                                                                                                                                                                                         ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_BITS=96                                                                                                                                                                                                                                                                                                                      ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STORAGE_QUALIFIER_BITS=96                                                                                                                                                                                                                                                                                                            ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_NODE_INFO=805334528                                                                                                                                                                                                                                                                                                                  ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                                                                                                                                                                                   ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INVERSION_MASK=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INVERSION_MASK_LENGTH=309                                                                                                                                                                                                                                                                                                            ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                                                                                                                                                                                            ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_SEGMENT_SIZE=128                                                                                                                                                                                                                                                                                                                     ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                                                                                                                                                                               ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                                                                                                                                                                                           ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STATE_BITS=11                                                                                                                                                                                                                                                                                                                        ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                                                                                                                                                                                   ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                                                                                                                                                                                             ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INCREMENTAL_ROUTING=1                                                                                                                                                                                                                                                                                                                ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_LEVEL=1                                                                                                                                                                                                                                                                                                                      ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_SAMPLE_DEPTH=128                                                                                                                                                                                                                                                                                                                     ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                                                                                                                                                                                                 ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_PIPELINE=0                                                                                                                                                                                                                                                                                                                   ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_RAM_PIPELINE=0                                                                                                                                                                                                                                                                                                                       ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_COUNTER_PIPELINE=0                                                                                                                                                                                                                                                                                                                   ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                                                                                                                                                                                     ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                                                                                                                                                                                             ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                                                                                                                                                                                            ; --            ; --          ; auto_signaltap_0 ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS   ; Off                                                                                                                                                                                                                                                                                                                                      ; --            ; --          ; eda_blast_fpga   ;
; USE_SIGNALTAP_FILE                   ; stp1.stp                                                                                                                                                                                                                                                                                                                                 ; --            ; --          ; --               ;
+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:23     ; 1.0                     ; 4918 MB             ; 00:00:27                           ;
; Fitter               ; 00:00:21     ; 1.8                     ; 6591 MB             ; 00:00:23                           ;
; Assembler            ; 00:00:02     ; 1.0                     ; 4711 MB             ; 00:00:01                           ;
; Timing Analyzer      ; 00:00:03     ; 3.3                     ; 4979 MB             ; 00:00:08                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 4716 MB             ; 00:00:01                           ;
; Total                ; 00:00:51     ; --                      ; --                  ; 00:01:00                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; LAPTOP-SIDENL98  ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; LAPTOP-SIDENL98  ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; LAPTOP-SIDENL98  ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; LAPTOP-SIDENL98  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LAPTOP-SIDENL98  ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off MIPS_System -c MIPS_System
quartus_fit --read_settings_files=off --write_settings_files=off MIPS_System -c MIPS_System
quartus_asm --read_settings_files=off --write_settings_files=off MIPS_System -c MIPS_System
quartus_sta MIPS_System -c MIPS_System
quartus_eda --read_settings_files=off --write_settings_files=off MIPS_System -c MIPS_System



