create_clock -period 4.000 -name clk250 -waveform {0.000 2.000} [get_ports clk_p]
create_clock -period 4.000 -name clkref250 -waveform {0.000 2.000} [get_ports clkref_p]

set_property IOSTANDARD LVDS [get_ports clk_p]
set_property IOSTANDARD LVDS [get_ports clk_n]

set_property IOSTANDARD LVDS [get_ports clkref_p]
set_property IOSTANDARD LVDS [get_ports clkref_n]

set_property PACKAGE_PIN AJ16 [get_ports clkref_n]

set_property PACKAGE_PIN AK18 [get_ports clk_n]

set_property IOSTANDARD LVDS [get_ports {datain_p[11]}]
set_property IOSTANDARD LVDS [get_ports {datain_n[11]}]
set_property IOSTANDARD LVDS [get_ports {datain_p[10]}]
set_property IOSTANDARD LVDS [get_ports {datain_n[10]}]
set_property IOSTANDARD LVDS [get_ports {datain_p[9]}]
set_property IOSTANDARD LVDS [get_ports {datain_n[9]}]
set_property IOSTANDARD LVDS [get_ports {datain_p[8]}]
set_property IOSTANDARD LVDS [get_ports {datain_n[8]}]
set_property IOSTANDARD LVDS [get_ports {datain_p[7]}]
set_property IOSTANDARD LVDS [get_ports {datain_n[7]}]
set_property IOSTANDARD LVDS [get_ports {datain_p[6]}]
set_property IOSTANDARD LVDS [get_ports {datain_n[6]}]
set_property IOSTANDARD LVDS [get_ports {datain_p[5]}]
set_property IOSTANDARD LVDS [get_ports {datain_n[5]}]
set_property IOSTANDARD LVDS [get_ports {datain_p[4]}]
set_property IOSTANDARD LVDS [get_ports {datain_n[4]}]
set_property IOSTANDARD LVDS [get_ports {datain_p[3]}]
set_property IOSTANDARD LVDS [get_ports {datain_n[3]}]
set_property IOSTANDARD LVDS [get_ports {datain_p[2]}]
set_property IOSTANDARD LVDS [get_ports {datain_n[2]}]
set_property IOSTANDARD LVDS [get_ports {datain_p[1]}]
set_property IOSTANDARD LVDS [get_ports {datain_n[1]}]
set_property IOSTANDARD LVDS [get_ports {datain_p[0]}]
set_property IOSTANDARD LVDS [get_ports {datain_n[0]}]

# All data inputs in a single I/O Bank
set_property PACKAGE_PIN AM19 [get_ports {datain_n[0]}]
set_property PACKAGE_PIN AP18 [get_ports {datain_n[1]}]
set_property PACKAGE_PIN AN17 [get_ports {datain_n[2]}]
set_property PACKAGE_PIN AN16 [get_ports {datain_n[3]}]
set_property PACKAGE_PIN AL17 [get_ports {datain_n[4]}]
set_property PACKAGE_PIN AP15 [get_ports {datain_n[5]}]
set_property PACKAGE_PIN AP14 [get_ports {datain_n[6]}]
set_property PACKAGE_PIN AM15 [get_ports {datain_n[7]}]
set_property PACKAGE_PIN AM14 [get_ports {datain_n[8]}]
set_property PACKAGE_PIN AL15 [get_ports {datain_n[9]}]
set_property PACKAGE_PIN AG16 [get_ports {datain_n[10]}]
set_property PACKAGE_PIN AJ14 [get_ports {datain_n[11]}]

# All data outputs in a single I/O Bank
set_property PACKAGE_PIN AH22 [get_ports {dataport[7][3]}]
set_property PACKAGE_PIN AK23 [get_ports {dataport[1][2]}]
set_property PACKAGE_PIN AK20 [get_ports {dataport[2][2]}]
set_property PACKAGE_PIN AF22 [get_ports {dataport[10][2]}]
set_property PACKAGE_PIN AF25 [get_ports {dataport[0][2]}]
set_property PACKAGE_PIN AL25 [get_ports {dataport[3][2]}]
set_property PACKAGE_PIN AN24 [get_ports {dataport[5][3]}]
set_property PACKAGE_PIN AJ25 [get_ports {dataport[7][0]}]
set_property PACKAGE_PIN AH23 [get_ports {dataport[0][3]}]
set_property PACKAGE_PIN AJ21 [get_ports {dataport[0][1]}]
set_property PACKAGE_PIN AK21 [get_ports {dataport[0][0]}]
set_property PACKAGE_PIN AJ24 [get_ports {dataport[7][2]}]
set_property PACKAGE_PIN AK22 [get_ports {dataport[1][3]}]
set_property PACKAGE_PIN AN21 [get_ports {dataport[4][3]}]
set_property PACKAGE_PIN AL20 [get_ports {dataport[1][1]}]
set_property PACKAGE_PIN AL24 [get_ports {dataport[3][3]}]
set_property PACKAGE_PIN AM20 [get_ports {dataport[1][0]}]
set_property PACKAGE_PIN AJ20 [get_ports {dataport[2][3]}]
set_property PACKAGE_PIN AL22 [get_ports {dataport[2][1]}]
set_property PACKAGE_PIN AL23 [get_ports {dataport[2][0]}]
set_property PACKAGE_PIN AM22 [get_ports {dataport[4][2]}]
set_property PACKAGE_PIN AK25 [get_ports {dataport[3][1]}]
set_property PACKAGE_PIN AE20 [get_ports {dataport[11][1]}]
set_property PACKAGE_PIN AM21 [get_ports {dataport[3][0]}]
set_property PACKAGE_PIN AP20 [get_ports {dataport[5][2]}]
set_property PACKAGE_PIN AN22 [get_ports {dataport[4][1]}]
set_property PACKAGE_PIN AM24 [get_ports {dataport[4][0]}]
set_property PACKAGE_PIN AP21 [get_ports {dataport[5][1]}]
set_property PACKAGE_PIN AP24 [get_ports {dataport[5][0]}]
set_property PACKAGE_PIN AP25 [get_ports {dataport[6][3]}]
set_property PACKAGE_PIN AP23 [get_ports {dataport[6][1]}]
set_property PACKAGE_PIN AN23 [get_ports {dataport[6][2]}]
set_property PACKAGE_PIN AM25 [get_ports {dataport[6][0]}]
set_property PACKAGE_PIN AJ23 [get_ports {dataport[7][1]}]
set_property PACKAGE_PIN AH24 [get_ports {dataport[8][3]}]
set_property PACKAGE_PIN AG25 [get_ports {dataport[8][2]}]
set_property PACKAGE_PIN AD20 [get_ports {dataport[11][0]}]
set_property PACKAGE_PIN AG24 [get_ports {dataport[8][1]}]
set_property PACKAGE_PIN AF24 [get_ports {dataport[8][0]}]
set_property PACKAGE_PIN AF23 [get_ports {dataport[9][3]}]
set_property PACKAGE_PIN AE26 [get_ports {dataport[9][2]}]
set_property PACKAGE_PIN AE25 [get_ports {dataport[9][1]}]
set_property PACKAGE_PIN AD24 [get_ports {dataport[9][0]}]
set_property PACKAGE_PIN AG22 [get_ports {dataport[10][3]}]
set_property PACKAGE_PIN AE23 [get_ports {dataport[10][1]}]
set_property PACKAGE_PIN AE22 [get_ports {dataport[10][0]}]
set_property PACKAGE_PIN AH21 [get_ports {dataport[11][3]}]
set_property PACKAGE_PIN AG21 [get_ports {dataport[11][2]}]

set_property PACKAGE_PIN AH19 [get_ports rst]
set_property PACKAGE_PIN AG19 [get_ports rdy]


set_property IOSTANDARD LVCMOS18 [get_ports {dataport[0][3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[0][2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[0][1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[0][0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[1][3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[1][2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[1][1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[1][0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[2][3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[2][2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[2][1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[2][0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[3][3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[3][2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[3][1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[3][0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[4][3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[4][2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[4][1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[4][0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[5][3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[5][2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[5][1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[5][0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[6][3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[6][2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[6][1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[6][0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[7][3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[7][2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[7][1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[7][0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[8][3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[8][2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[8][1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[8][0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[9][3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[9][2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[9][1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[9][0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[10][3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[10][2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[10][1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[10][0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[11][3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[11][2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[11][1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dataport[11][0]}]

set_property DIFF_TERM_ADV TERM_100 [get_ports {datain_p[11]}]
set_property DIFF_TERM_ADV TERM_100 [get_ports {datain_p[10]}]
set_property DIFF_TERM_ADV TERM_100 [get_ports {datain_p[9]}]
set_property DIFF_TERM_ADV TERM_100 [get_ports {datain_p[8]}]
set_property DIFF_TERM_ADV TERM_100 [get_ports {datain_p[7]}]
set_property DIFF_TERM_ADV TERM_100 [get_ports {datain_p[6]}]
set_property DIFF_TERM_ADV TERM_100 [get_ports {datain_p[5]}]
set_property DIFF_TERM_ADV TERM_100 [get_ports {datain_p[4]}]
set_property DIFF_TERM_ADV TERM_100 [get_ports {datain_p[3]}]
set_property DIFF_TERM_ADV TERM_100 [get_ports {datain_p[2]}]
set_property DIFF_TERM_ADV TERM_100 [get_ports {datain_p[1]}]
set_property DIFF_TERM_ADV TERM_100 [get_ports {datain_p[0]}]
set_property DIFF_TERM_ADV TERM_100 [get_ports clk_p]
set_property DIFF_TERM_ADV TERM_100 [get_ports clkref_p]
