// Seed: 2269195620
module module_0 (
    id_1,
    id_2,
    id_3
);
  output supply1 id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = -1;
  logic id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd20,
    parameter id_2 = 32'd90,
    parameter id_3 = 32'd40
) (
    output tri0 id_0,
    input supply1 _id_1,
    output uwire _id_2,
    input supply1 _id_3,
    output tri0 id_4
);
  logic [-1  ==  -1  *  -1 'b0 : -1] id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  wire id_7;
  logic [id_3 : id_1  <  id_2] id_8;
  ;
  wire id_9;
  ;
  assign id_9 = id_8[1];
  wire [id_1 : 1] id_10;
endmodule
