{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561694426657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561694426658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 28 01:00:26 2019 " "Processing started: Fri Jun 28 01:00:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561694426658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1561694426658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta consoleFPGA -c consoleFPGA " "Command: quartus_sta consoleFPGA -c consoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1561694426658 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1561694426721 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1561694426891 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1561694426891 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561694426986 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561694426986 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "63 " "The Timing Analyzer is analyzing 63 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1561694427357 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "consoleFPGA.sdc " "Synopsys Design Constraints File file not found: 'consoleFPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1561694427386 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1561694427386 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1561694427392 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name elementMemory\[0\] elementMemory\[0\] " "create_clock -period 1.000 -name elementMemory\[0\] elementMemory\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1561694427392 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counterPause\[0\] counterPause\[0\] " "create_clock -period 1.000 -name counterPause\[0\] counterPause\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1561694427392 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SVGA_sync:SVGA\|pixel_x\[10\] SVGA_sync:SVGA\|pixel_x\[10\] " "create_clock -period 1.000 -name SVGA_sync:SVGA\|pixel_x\[10\] SVGA_sync:SVGA\|pixel_x\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1561694427392 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561694427392 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1561694427398 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561694427399 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1561694427401 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1561694427415 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1561694427521 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1561694427521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.738 " "Worst-case setup slack is -6.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694427523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694427523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.738             -11.672 SVGA_sync:SVGA\|pixel_x\[10\]  " "   -6.738             -11.672 SVGA_sync:SVGA\|pixel_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694427523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.333            -576.973 clk  " "   -6.333            -576.973 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694427523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.589            -102.116 elementMemory\[0\]  " "   -5.589            -102.116 elementMemory\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694427523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.942              -4.495 counterPause\[0\]  " "   -0.942              -4.495 counterPause\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694427523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561694427523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.152 " "Worst-case hold slack is -0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694427534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694427534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.152              -0.895 SVGA_sync:SVGA\|pixel_x\[10\]  " "   -0.152              -0.895 SVGA_sync:SVGA\|pixel_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694427534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 counterPause\[0\]  " "    0.121               0.000 counterPause\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694427534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 clk  " "    0.358               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694427534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.943               0.000 elementMemory\[0\]  " "    0.943               0.000 elementMemory\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694427534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561694427534 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561694427535 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561694427536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694427537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694427537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -232.830 clk  " "   -3.000            -232.830 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694427537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 elementMemory\[0\]  " "    0.396               0.000 elementMemory\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694427537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 SVGA_sync:SVGA\|pixel_x\[10\]  " "    0.408               0.000 SVGA_sync:SVGA\|pixel_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694427537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 counterPause\[0\]  " "    0.436               0.000 counterPause\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694427537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561694427537 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1561694427684 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1561694427720 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1561694428440 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561694428555 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1561694428582 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1561694428582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.001 " "Worst-case setup slack is -6.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.001              -9.573 SVGA_sync:SVGA\|pixel_x\[10\]  " "   -6.001              -9.573 SVGA_sync:SVGA\|pixel_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.715            -511.686 clk  " "   -5.715            -511.686 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.948             -89.955 elementMemory\[0\]  " "   -4.948             -89.955 elementMemory\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.860              -4.211 counterPause\[0\]  " "   -0.860              -4.211 counterPause\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561694428585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.069 " "Worst-case hold slack is -0.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.069              -0.251 SVGA_sync:SVGA\|pixel_x\[10\]  " "   -0.069              -0.251 SVGA_sync:SVGA\|pixel_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 counterPause\[0\]  " "    0.159               0.000 counterPause\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk  " "    0.312               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.874               0.000 elementMemory\[0\]  " "    0.874               0.000 elementMemory\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561694428598 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561694428600 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561694428603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -232.830 clk  " "   -3.000            -232.830 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 SVGA_sync:SVGA\|pixel_x\[10\]  " "    0.408               0.000 SVGA_sync:SVGA\|pixel_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 elementMemory\[0\]  " "    0.416               0.000 elementMemory\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 counterPause\[0\]  " "    0.470               0.000 counterPause\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561694428606 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1561694428752 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561694428884 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1561694428895 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1561694428895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.666 " "Worst-case setup slack is -3.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.666              -6.354 SVGA_sync:SVGA\|pixel_x\[10\]  " "   -3.666              -6.354 SVGA_sync:SVGA\|pixel_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.162            -266.566 clk  " "   -3.162            -266.566 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.102             -46.675 elementMemory\[0\]  " "   -3.102             -46.675 elementMemory\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.254              -0.817 counterPause\[0\]  " "   -0.254              -0.817 counterPause\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561694428900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.021 " "Worst-case hold slack is 0.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021               0.000 clk  " "    0.021               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 counterPause\[0\]  " "    0.090               0.000 counterPause\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 SVGA_sync:SVGA\|pixel_x\[10\]  " "    0.240               0.000 SVGA_sync:SVGA\|pixel_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.512               0.000 elementMemory\[0\]  " "    0.512               0.000 elementMemory\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561694428914 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561694428919 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561694428923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -192.924 clk  " "   -3.000            -192.924 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 elementMemory\[0\]  " "    0.344               0.000 elementMemory\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 counterPause\[0\]  " "    0.395               0.000 counterPause\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 SVGA_sync:SVGA\|pixel_x\[10\]  " "    0.409               0.000 SVGA_sync:SVGA\|pixel_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561694428928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561694428928 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1561694429621 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1561694429621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "837 " "Peak virtual memory: 837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561694429725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 28 01:00:29 2019 " "Processing ended: Fri Jun 28 01:00:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561694429725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561694429725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561694429725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1561694429725 ""}
