$date
	Fri Nov 12 16:52:19 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module e9_fsm_tb $end
$var wire 1 ! red $end
$var wire 1 " orange $end
$var wire 1 # green $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module t1 $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 1 & count_green $end
$var reg 1 ' count_red $end
$var reg 1 # green $end
$var reg 1 " orange $end
$var reg 1 ! red $end
$var reg 1 ( reset_1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
x&
x%
0$
x#
x"
x!
$end
#5
1$
#6
1%
#11
0$
#16
1(
1$
#17
0%
#22
0$
#27
0&
1'
0#
0"
1!
0(
1$
#32
0$
#37
0'
1$
#42
0$
#47
1"
1$
#52
0$
#57
1&
1#
0"
0!
1$
#62
0$
#67
0&
1$
#72
0$
#77
0#
1"
1$
#82
0$
#87
x!
x"
x#
1$
#92
0$
#97
1$
#102
0$
#107
1$
#112
0$
#117
1$
#122
0$
#127
1$
#132
0$
#137
1$
#142
0$
#147
1$
#152
0$
#157
1$
#162
0$
#167
1$
#172
0$
#177
1$
#182
0$
#187
1$
#192
0$
#197
1$
#202
0$
#207
1$
#212
0$
#217
1$
#222
0$
#227
1$
#232
0$
#237
1$
#242
0$
#247
1$
#252
0$
#257
1$
#262
0$
#267
1$
#272
0$
#277
1$
#282
0$
#287
1$
#292
0$
#297
1$
#302
0$
#307
1$
#312
0$
#317
1$
#322
0$
#327
1$
#332
0$
#337
1$
#342
0$
#347
1$
#352
0$
#357
1$
#362
0$
#367
1$
#372
0$
#377
1$
#382
0$
#387
1$
#392
0$
#397
1$
#402
0$
#407
1$
#412
0$
#417
1$
#422
0$
#427
1$
#432
0$
#437
1$
#442
0$
#447
1$
#452
0$
#457
1$
#462
0$
#467
1$
#472
0$
#477
1$
#482
0$
#487
1$
#492
0$
#497
1$
#502
0$
#507
1$
#512
0$
#517
1$
#522
0$
