#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jul 26 10:56:27 2024
# Process ID: 16948
# Current directory: D:/FPGA/z7010_uart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18900 D:\FPGA\z7010_uart\z7010_uart.xpr
# Log file: D:/FPGA/z7010_uart/vivado.log
# Journal file: D:/FPGA/z7010_uart\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/z7010_uart/z7010_uart.xpr
update_compile_order -fileset sources_1
launch_sdk -workspace D:/FPGA/z7010_uart/z7010_uart.sdk -hwspec D:/FPGA/z7010_uart/z7010_uart.sdk/system_wrapper.hdf
open_bd_design {D:/FPGA/z7010_uart/z7010_uart.srcs/sources_1/bd/system/system.bd}
launch_sdk -workspace D:/FPGA/z7010_uart/z7010_uart.sdk -hwspec D:/FPGA/z7010_uart/z7010_uart.sdk/system_wrapper.hdf
startgroup
set_property -dict [list CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1} CONFIG.PCW_GPIO_EMIO_GPIO_IO {4}] [get_bd_cells processing_system7_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells processing_system7_0]
make_bd_intf_pins_external  [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
set_property name gpio_emio [get_bd_intf_ports GPIO_0_0]
generate_target all [get_files D:/FPGA/z7010_uart/z7010_uart.srcs/sources_1/bd/system/system.bd]
synth_design -rtl -name rtl_1
place_ports {gpio_emio_tri_io[0]} T12
place_ports {gpio_emio_tri_io[1]} U12
place_ports {gpio_emio_tri_io[2]} V12
place_ports {gpio_emio_tri_io[3]} W13
set_property IOSTANDARD LVCMOS33 [get_ports [list {gpio_emio_tri_io[3]} {gpio_emio_tri_io[2]} {gpio_emio_tri_io[1]} {gpio_emio_tri_io[0]}]]
file mkdir D:/FPGA/z7010_uart/z7010_uart.srcs/constrs_1/new
close [ open D:/FPGA/z7010_uart/z7010_uart.srcs/constrs_1/new/z7010_demo.xdc w ]
add_files -fileset constrs_1 D:/FPGA/z7010_uart/z7010_uart.srcs/constrs_1/new/z7010_demo.xdc
set_property target_constrs_file D:/FPGA/z7010_uart/z7010_uart.srcs/constrs_1/new/z7010_demo.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
file mkdir D:/FPGA/z7010_uart/z7010_uart.sdk
file copy -force D:/FPGA/z7010_uart/z7010_uart.runs/impl_1/system_wrapper.sysdef D:/FPGA/z7010_uart/z7010_uart.sdk/system_wrapper.hdf

launch_sdk -workspace D:/FPGA/z7010_uart/z7010_uart.sdk -hwspec D:/FPGA/z7010_uart/z7010_uart.sdk/system_wrapper.hdf
close_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {1 252 -18} [get_bd_cells axi_gpio_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_GPIO2_WIDTH {1} CONFIG.C_IS_DUAL {1}] [get_bd_cells axi_gpio_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_0/GPIO2]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
set_property name AXI_GPIO0_0 [get_bd_intf_ports GPIO_0]
set_property name AXI_GPIO0_1 [get_bd_intf_ports GPIO2_0]
save_bd_design
validate_bd_design
generate_target all [get_files D:/FPGA/z7010_uart/z7010_uart.srcs/sources_1/bd/system/system.bd]
synth_design -rtl -name rtl_1
close_design
startgroup
set_property -dict [list CONFIG.PCW_GPIO_EMIO_GPIO_IO {3}] [get_bd_cells processing_system7_0]
endgroup
generate_target all [get_files D:/FPGA/z7010_uart/z7010_uart.srcs/sources_1/bd/system/system.bd]
synth_design -rtl -name rtl_1
close_design
synth_design -rtl -name rtl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {AXI_GPIO0_1_tri_io[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {AXI_GPIO0_0_tri_io[0]}]]
place_ports {AXI_GPIO0_1_tri_io[0]} W13
place_ports {AXI_GPIO0_0_tri_io[0]} M20
save_constraints
make_wrapper -files [get_files D:/FPGA/z7010_uart/z7010_uart.srcs/sources_1/bd/system/system.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
close_design
open_run impl_1
file copy -force D:/FPGA/z7010_uart/z7010_uart.runs/impl_1/system_wrapper.sysdef D:/FPGA/z7010_uart/z7010_uart.sdk/system_wrapper.hdf

launch_sdk -workspace D:/FPGA/z7010_uart/z7010_uart.sdk -hwspec D:/FPGA/z7010_uart/z7010_uart.sdk/system_wrapper.hdf
file mkdir D:/FPGA/z7010_uart/z7010_uart.sdk
file copy -force D:/FPGA/z7010_uart/z7010_uart.runs/impl_1/system_wrapper.sysdef D:/FPGA/z7010_uart/z7010_uart.sdk/system_wrapper.hdf

launch_sdk -workspace D:/FPGA/z7010_uart/z7010_uart.sdk -hwspec D:/FPGA/z7010_uart/z7010_uart.sdk/system_wrapper.hdf
