library ieee;
use ieee.std_logic_1164.all;

entity decod7seg is
port( inpt : in std_logic_vector(2 downto 0);
		outp : out std_logic_vector(6 downto 0)
);
end;

architecture decod7seg_behv of decod7seg is
begin
	with inpt select
		outp <= "1000000" when "000",
				  "1111001" when "001",
				  "0100100" when "010",
				  "0110000" when "011",
				  "0011001" when "100",
				  "0010100" when "101",
				  "0000100" when "110",
				  "1111000" when others;
end;
