\hypertarget{struct_r_c_c___type_def}{}\doxysection{RCC\+\_\+\+Type\+Def Struct Reference}
\label{struct_r_c_c___type_def}\index{RCC\_TypeDef@{RCC\_TypeDef}}


Reset and Clock Control.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_abcb9ff48b9afb990283fefad0554b5b3}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a5aa77c68f2409fff241e949f3d6129b5}{ICSCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a0721b1b729c313211126709559fad371}{CFGR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a2a7ccb4e23cb05a574f243f6278b7b26}{PLLCFGR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a646631532167f3386763a2d10a881a04}{RESERVED0}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_aa121f96a873fb9ff4f651c9e636efec3}{RESERVED1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a6d0c293e1198ffec4802a19328ba73bb}{CIER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_afee6ba7ba2583577492d14f08a1a5e74}{CIFR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a28e7b1071afa5b6c98f8050890159b05}{CICR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a94cb7e7b923ebacab99c967d0f808235}{RESERVED2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ad6abf71a348744aa3f2b7e8b214c1ca4}{AHB1\+RSTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a343e0230ded55920ff2a04fbde0e5bcd}{AHB2\+RSTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a39a90d838fbd0b8515f03e4a1be6374f}{AHB3\+RSTR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a13aa031d83f9d927683781577eb153a2}{RESERVED3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ad8b043215a791f3635ecf5199cb2b32c}{APB1\+RSTR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a0115b128341f19f766f4ef218037bae5}{APB1\+RSTR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a4491ab20a44b70bf7abd247791676a59}{APB2\+RSTR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a0f009e4bd1777ac1b86ca27e23361a0e}{RESERVED4}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_af58a7ad868f07f8759eac3e31b6fa79e}{AHB1\+ENR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_af326cb98c318fc08894a8dd79c2c675f}{AHB2\+ENR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ad4ea7be562b42e2ae1a84db44121195d}{AHB3\+ENR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_aa564eba028e76a5ed58ac578d1842bd2}{RESERVED5}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_aef6369d7ba8f3badb5a138679b18a497}{APB1\+ENR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ab2e288dacdea78e737a1ee0f1ed57f5b}{APB1\+ENR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a619b4c22f630a269dfd0c331f90f6868}{APB2\+ENR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_acc8c36a4234b8fbc9d68f52a2e22e69e}{RESERVED6}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a33057d92c7efdad7067cfb3395246fec}{AHB1\+SMENR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_af0e3fcaac0cc87874f6e727285077053}{AHB2\+SMENR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a117eabf855ed8350278b8ee97dde6c64}{AHB3\+SMENR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a37622e53d8a755188d8754e5edcc093f}{RESERVED7}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_aebc6dace6f926ccb5cd4d212044b8f64}{APB1\+SMENR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a6edd1522fbe7aaf436af3037543c926e}{APB1\+SMENR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a2c075e9cbf8cb3ee0bd66f5a5cac75c8}{APB2\+SMENR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_af64a7560ef9f8315e17c5a622773a7f8}{RESERVED8}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_aba4f1c7b7160f5e1364e2a5603204bb6}{CCIPR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_ae9b8c14a790d34b095bd4810b41eb3b7}{RESERVED9}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a05be375db50e8c9dd24fb3bcf42d7cf1}{BDCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a7e913b8bf59d4351e1f3d19387bd05b9}{CSR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a1694a01e1a23db1694288fb3a86e9f18}{CRRCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a333a61ed486b1ade69d20e9c2b5cde60}{CCIPR2}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Reset and Clock Control. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_r_c_c___type_def_af58a7ad868f07f8759eac3e31b6fa79e}\label{struct_r_c_c___type_def_af58a7ad868f07f8759eac3e31b6fa79e}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB1ENR@{AHB1ENR}}
\index{AHB1ENR@{AHB1ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB1ENR}{AHB1ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+AHB1\+ENR}

RCC AHB1 peripheral clocks enable register, Address offset\+: 0x48 \mbox{\Hypertarget{struct_r_c_c___type_def_ad6abf71a348744aa3f2b7e8b214c1ca4}\label{struct_r_c_c___type_def_ad6abf71a348744aa3f2b7e8b214c1ca4}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB1RSTR@{AHB1RSTR}}
\index{AHB1RSTR@{AHB1RSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB1RSTR}{AHB1RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+AHB1\+RSTR}

RCC AHB1 peripheral reset register, Address offset\+: 0x28 \mbox{\Hypertarget{struct_r_c_c___type_def_a33057d92c7efdad7067cfb3395246fec}\label{struct_r_c_c___type_def_a33057d92c7efdad7067cfb3395246fec}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB1SMENR@{AHB1SMENR}}
\index{AHB1SMENR@{AHB1SMENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB1SMENR}{AHB1SMENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+AHB1\+SMENR}

RCC AHB1 peripheral clocks enable in sleep and stop modes register, Address offset\+: 0x68 \mbox{\Hypertarget{struct_r_c_c___type_def_af326cb98c318fc08894a8dd79c2c675f}\label{struct_r_c_c___type_def_af326cb98c318fc08894a8dd79c2c675f}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB2ENR@{AHB2ENR}}
\index{AHB2ENR@{AHB2ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB2ENR}{AHB2ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+AHB2\+ENR}

RCC AHB2 peripheral clocks enable register, Address offset\+: 0x4C \mbox{\Hypertarget{struct_r_c_c___type_def_a343e0230ded55920ff2a04fbde0e5bcd}\label{struct_r_c_c___type_def_a343e0230ded55920ff2a04fbde0e5bcd}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB2RSTR@{AHB2RSTR}}
\index{AHB2RSTR@{AHB2RSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB2RSTR}{AHB2RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+AHB2\+RSTR}

RCC AHB2 peripheral reset register, Address offset\+: 0x2C \mbox{\Hypertarget{struct_r_c_c___type_def_af0e3fcaac0cc87874f6e727285077053}\label{struct_r_c_c___type_def_af0e3fcaac0cc87874f6e727285077053}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB2SMENR@{AHB2SMENR}}
\index{AHB2SMENR@{AHB2SMENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB2SMENR}{AHB2SMENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+AHB2\+SMENR}

RCC AHB2 peripheral clocks enable in sleep and stop modes register, Address offset\+: 0x6C \mbox{\Hypertarget{struct_r_c_c___type_def_ad4ea7be562b42e2ae1a84db44121195d}\label{struct_r_c_c___type_def_ad4ea7be562b42e2ae1a84db44121195d}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB3ENR@{AHB3ENR}}
\index{AHB3ENR@{AHB3ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB3ENR}{AHB3ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+AHB3\+ENR}

RCC AHB3 peripheral clocks enable register, Address offset\+: 0x50 \mbox{\Hypertarget{struct_r_c_c___type_def_a39a90d838fbd0b8515f03e4a1be6374f}\label{struct_r_c_c___type_def_a39a90d838fbd0b8515f03e4a1be6374f}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB3RSTR@{AHB3RSTR}}
\index{AHB3RSTR@{AHB3RSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB3RSTR}{AHB3RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+AHB3\+RSTR}

RCC AHB3 peripheral reset register, Address offset\+: 0x30 \mbox{\Hypertarget{struct_r_c_c___type_def_a117eabf855ed8350278b8ee97dde6c64}\label{struct_r_c_c___type_def_a117eabf855ed8350278b8ee97dde6c64}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB3SMENR@{AHB3SMENR}}
\index{AHB3SMENR@{AHB3SMENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB3SMENR}{AHB3SMENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+AHB3\+SMENR}

RCC AHB3 peripheral clocks enable in sleep and stop modes register, Address offset\+: 0x70 \mbox{\Hypertarget{struct_r_c_c___type_def_aef6369d7ba8f3badb5a138679b18a497}\label{struct_r_c_c___type_def_aef6369d7ba8f3badb5a138679b18a497}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB1ENR1@{APB1ENR1}}
\index{APB1ENR1@{APB1ENR1}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1ENR1}{APB1ENR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+APB1\+ENR1}

RCC APB1 peripheral clocks enable register 1, Address offset\+: 0x58 \mbox{\Hypertarget{struct_r_c_c___type_def_ab2e288dacdea78e737a1ee0f1ed57f5b}\label{struct_r_c_c___type_def_ab2e288dacdea78e737a1ee0f1ed57f5b}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB1ENR2@{APB1ENR2}}
\index{APB1ENR2@{APB1ENR2}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1ENR2}{APB1ENR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+APB1\+ENR2}

RCC APB1 peripheral clocks enable register 2, Address offset\+: 0x5C \mbox{\Hypertarget{struct_r_c_c___type_def_ad8b043215a791f3635ecf5199cb2b32c}\label{struct_r_c_c___type_def_ad8b043215a791f3635ecf5199cb2b32c}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB1RSTR1@{APB1RSTR1}}
\index{APB1RSTR1@{APB1RSTR1}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1RSTR1}{APB1RSTR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+APB1\+RSTR1}

RCC APB1 peripheral reset register 1, Address offset\+: 0x38 \mbox{\Hypertarget{struct_r_c_c___type_def_a0115b128341f19f766f4ef218037bae5}\label{struct_r_c_c___type_def_a0115b128341f19f766f4ef218037bae5}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB1RSTR2@{APB1RSTR2}}
\index{APB1RSTR2@{APB1RSTR2}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1RSTR2}{APB1RSTR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+APB1\+RSTR2}

RCC APB1 peripheral reset register 2, Address offset\+: 0x3C \mbox{\Hypertarget{struct_r_c_c___type_def_aebc6dace6f926ccb5cd4d212044b8f64}\label{struct_r_c_c___type_def_aebc6dace6f926ccb5cd4d212044b8f64}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB1SMENR1@{APB1SMENR1}}
\index{APB1SMENR1@{APB1SMENR1}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1SMENR1}{APB1SMENR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+APB1\+SMENR1}

RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1, Address offset\+: 0x78 \mbox{\Hypertarget{struct_r_c_c___type_def_a6edd1522fbe7aaf436af3037543c926e}\label{struct_r_c_c___type_def_a6edd1522fbe7aaf436af3037543c926e}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB1SMENR2@{APB1SMENR2}}
\index{APB1SMENR2@{APB1SMENR2}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1SMENR2}{APB1SMENR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+APB1\+SMENR2}

RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2, Address offset\+: 0x7C \mbox{\Hypertarget{struct_r_c_c___type_def_a619b4c22f630a269dfd0c331f90f6868}\label{struct_r_c_c___type_def_a619b4c22f630a269dfd0c331f90f6868}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB2ENR@{APB2ENR}}
\index{APB2ENR@{APB2ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB2ENR}{APB2ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+APB2\+ENR}

RCC APB2 peripheral clocks enable register, Address offset\+: 0x60 \mbox{\Hypertarget{struct_r_c_c___type_def_a4491ab20a44b70bf7abd247791676a59}\label{struct_r_c_c___type_def_a4491ab20a44b70bf7abd247791676a59}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB2RSTR@{APB2RSTR}}
\index{APB2RSTR@{APB2RSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB2RSTR}{APB2RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+APB2\+RSTR}

RCC APB2 peripheral reset register, Address offset\+: 0x40 \mbox{\Hypertarget{struct_r_c_c___type_def_a2c075e9cbf8cb3ee0bd66f5a5cac75c8}\label{struct_r_c_c___type_def_a2c075e9cbf8cb3ee0bd66f5a5cac75c8}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB2SMENR@{APB2SMENR}}
\index{APB2SMENR@{APB2SMENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB2SMENR}{APB2SMENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+APB2\+SMENR}

RCC APB2 peripheral clocks enable in sleep mode and stop modes register, Address offset\+: 0x80 \mbox{\Hypertarget{struct_r_c_c___type_def_a05be375db50e8c9dd24fb3bcf42d7cf1}\label{struct_r_c_c___type_def_a05be375db50e8c9dd24fb3bcf42d7cf1}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!BDCR@{BDCR}}
\index{BDCR@{BDCR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BDCR}{BDCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+BDCR}

RCC backup domain control register, Address offset\+: 0x90 \mbox{\Hypertarget{struct_r_c_c___type_def_aba4f1c7b7160f5e1364e2a5603204bb6}\label{struct_r_c_c___type_def_aba4f1c7b7160f5e1364e2a5603204bb6}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CCIPR@{CCIPR}}
\index{CCIPR@{CCIPR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCIPR}{CCIPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+CCIPR}

RCC peripherals independent clock configuration register, Address offset\+: 0x88 \mbox{\Hypertarget{struct_r_c_c___type_def_a333a61ed486b1ade69d20e9c2b5cde60}\label{struct_r_c_c___type_def_a333a61ed486b1ade69d20e9c2b5cde60}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CCIPR2@{CCIPR2}}
\index{CCIPR2@{CCIPR2}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCIPR2}{CCIPR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+CCIPR2}

RCC peripherals independent clock configuration register 2, Address offset\+: 0x9C \mbox{\Hypertarget{struct_r_c_c___type_def_a0721b1b729c313211126709559fad371}\label{struct_r_c_c___type_def_a0721b1b729c313211126709559fad371}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR}{CFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+CFGR}

RCC clock configuration register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_r_c_c___type_def_a28e7b1071afa5b6c98f8050890159b05}\label{struct_r_c_c___type_def_a28e7b1071afa5b6c98f8050890159b05}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CICR@{CICR}}
\index{CICR@{CICR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CICR}{CICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+CICR}

RCC clock interrupt clear register, Address offset\+: 0x20 \mbox{\Hypertarget{struct_r_c_c___type_def_a6d0c293e1198ffec4802a19328ba73bb}\label{struct_r_c_c___type_def_a6d0c293e1198ffec4802a19328ba73bb}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CIER@{CIER}}
\index{CIER@{CIER}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CIER}{CIER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+CIER}

RCC clock interrupt enable register, Address offset\+: 0x18 \mbox{\Hypertarget{struct_r_c_c___type_def_afee6ba7ba2583577492d14f08a1a5e74}\label{struct_r_c_c___type_def_afee6ba7ba2583577492d14f08a1a5e74}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CIFR@{CIFR}}
\index{CIFR@{CIFR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CIFR}{CIFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+CIFR}

RCC clock interrupt flag register, Address offset\+: 0x1C \mbox{\Hypertarget{struct_r_c_c___type_def_abcb9ff48b9afb990283fefad0554b5b3}\label{struct_r_c_c___type_def_abcb9ff48b9afb990283fefad0554b5b3}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+CR}

RCC clock control register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_r_c_c___type_def_a1694a01e1a23db1694288fb3a86e9f18}\label{struct_r_c_c___type_def_a1694a01e1a23db1694288fb3a86e9f18}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CRRCR@{CRRCR}}
\index{CRRCR@{CRRCR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CRRCR}{CRRCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+CRRCR}

RCC clock recovery RC register, Address offset\+: 0x98 \mbox{\Hypertarget{struct_r_c_c___type_def_a7e913b8bf59d4351e1f3d19387bd05b9}\label{struct_r_c_c___type_def_a7e913b8bf59d4351e1f3d19387bd05b9}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+CSR}

RCC clock control \& status register, Address offset\+: 0x94 \mbox{\Hypertarget{struct_r_c_c___type_def_a5aa77c68f2409fff241e949f3d6129b5}\label{struct_r_c_c___type_def_a5aa77c68f2409fff241e949f3d6129b5}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!ICSCR@{ICSCR}}
\index{ICSCR@{ICSCR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICSCR}{ICSCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+ICSCR}

RCC internal clock sources calibration register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_r_c_c___type_def_a2a7ccb4e23cb05a574f243f6278b7b26}\label{struct_r_c_c___type_def_a2a7ccb4e23cb05a574f243f6278b7b26}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!PLLCFGR@{PLLCFGR}}
\index{PLLCFGR@{PLLCFGR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PLLCFGR}{PLLCFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+PLLCFGR}

RCC system PLL configuration register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_r_c_c___type_def_a646631532167f3386763a2d10a881a04}\label{struct_r_c_c___type_def_a646631532167f3386763a2d10a881a04}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+RESERVED0}

Reserved, Address offset\+: 0x10 \mbox{\Hypertarget{struct_r_c_c___type_def_aa121f96a873fb9ff4f651c9e636efec3}\label{struct_r_c_c___type_def_aa121f96a873fb9ff4f651c9e636efec3}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+RESERVED1}

Reserved, Address offset\+: 0x14 \mbox{\Hypertarget{struct_r_c_c___type_def_a94cb7e7b923ebacab99c967d0f808235}\label{struct_r_c_c___type_def_a94cb7e7b923ebacab99c967d0f808235}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+RESERVED2}

Reserved, Address offset\+: 0x24 \mbox{\Hypertarget{struct_r_c_c___type_def_a13aa031d83f9d927683781577eb153a2}\label{struct_r_c_c___type_def_a13aa031d83f9d927683781577eb153a2}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+RESERVED3}

Reserved, Address offset\+: 0x34 \mbox{\Hypertarget{struct_r_c_c___type_def_a0f009e4bd1777ac1b86ca27e23361a0e}\label{struct_r_c_c___type_def_a0f009e4bd1777ac1b86ca27e23361a0e}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+RESERVED4}

Reserved, Address offset\+: 0x44 \mbox{\Hypertarget{struct_r_c_c___type_def_aa564eba028e76a5ed58ac578d1842bd2}\label{struct_r_c_c___type_def_aa564eba028e76a5ed58ac578d1842bd2}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}}
{\footnotesize\ttfamily uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+RESERVED5}

Reserved, Address offset\+: 0x54 \mbox{\Hypertarget{struct_r_c_c___type_def_acc8c36a4234b8fbc9d68f52a2e22e69e}\label{struct_r_c_c___type_def_acc8c36a4234b8fbc9d68f52a2e22e69e}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED6}{RESERVED6}}
{\footnotesize\ttfamily uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+RESERVED6}

Reserved, Address offset\+: 0x64 \mbox{\Hypertarget{struct_r_c_c___type_def_a37622e53d8a755188d8754e5edcc093f}\label{struct_r_c_c___type_def_a37622e53d8a755188d8754e5edcc093f}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED7}{RESERVED7}}
{\footnotesize\ttfamily uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+RESERVED7}

Reserved, Address offset\+: 0x74 \mbox{\Hypertarget{struct_r_c_c___type_def_af64a7560ef9f8315e17c5a622773a7f8}\label{struct_r_c_c___type_def_af64a7560ef9f8315e17c5a622773a7f8}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED8@{RESERVED8}}
\index{RESERVED8@{RESERVED8}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED8}{RESERVED8}}
{\footnotesize\ttfamily uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+RESERVED8}

Reserved, Address offset\+: 0x84 \mbox{\Hypertarget{struct_r_c_c___type_def_ae9b8c14a790d34b095bd4810b41eb3b7}\label{struct_r_c_c___type_def_ae9b8c14a790d34b095bd4810b41eb3b7}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED9@{RESERVED9}}
\index{RESERVED9@{RESERVED9}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED9}{RESERVED9}}
{\footnotesize\ttfamily uint32\+\_\+t RCC\+\_\+\+Type\+Def\+::\+RESERVED9}

Reserved, Address offset\+: 0x8C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/alixh/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+10.\+1/\+TP\+\_\+\+Automatique/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\mbox{\hyperlink{stm32g474xx_8h}{stm32g474xx.\+h}}\end{DoxyCompactItemize}
