INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Downloads/Arpit SHarma/23v/Post demo/Computer-Architecture/Computer-Architecture/project_1CA.srcs/sources_1/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Downloads/Arpit SHarma/23v/Post demo/Computer-Architecture/Computer-Architecture/project_1CA.srcs/sources_1/imports/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Downloads/Arpit SHarma/23v/Post demo/Computer-Architecture/Computer-Architecture/project_1CA.srcs/sources_1/imports/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Downloads/Arpit SHarma/23v/Post demo/Computer-Architecture/Computer-Architecture/project_1CA.srcs/sources_1/imports/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Downloads/Arpit SHarma/23v/Post demo/Computer-Architecture/Computer-Architecture/project_1CA.srcs/sources_1/imports/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Downloads/Arpit SHarma/23v/Post demo/Computer-Architecture/Computer-Architecture/project_1CA.srcs/sources_1/imports/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Downloads/Arpit SHarma/23v/Post demo/Computer-Architecture/Computer-Architecture/project_1CA.srcs/sources_1/imports/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Downloads/Arpit SHarma/23v/Post demo/Computer-Architecture/Computer-Architecture/project_1CA.srcs/sources_1/imports/new/mux2_1_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Downloads/Arpit SHarma/23v/Post demo/Computer-Architecture/Computer-Architecture/project_1CA.srcs/sources_1/imports/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Downloads/Arpit SHarma/23v/Post demo/Computer-Architecture/Computer-Architecture/project_1CA.srcs/sources_1/imports/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Downloads/Arpit SHarma/23v/Post demo/Computer-Architecture/Computer-Architecture/project_1CA.srcs/sources_1/new/seven_seg_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Downloads/Arpit SHarma/23v/Post demo/Computer-Architecture/Computer-Architecture/project_1CA.srcs/sources_1/imports/new/shift_left_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Downloads/Arpit SHarma/23v/Post demo/Computer-Architecture/Computer-Architecture/project_1CA.srcs/sources_1/imports/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Downloads/Arpit SHarma/23v/Post demo/Computer-Architecture/Computer-Architecture/project_1CA.srcs/sources_1/imports/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
