

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Thu Jul 13 23:01:53 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     _LATA	set	3977
    49   000000                     _LATAbits	set	3977
    50   000000                     _TRISAbits	set	3986
    51   000000                     _ADCON1	set	4033
    52   000000                     _OSCCON	set	4051
    53                           
    54                           ; #config settings
    55                           
    56                           	psect	cinit
    57   007FCC                     __pcinit:
    58                           	callstack 0
    59   007FCC                     start_initialization:
    60                           	callstack 0
    61   007FCC                     __initialization:
    62                           	callstack 0
    63   007FCC                     end_of_initialization:
    64                           	callstack 0
    65   007FCC                     __end_of__initialization:
    66                           	callstack 0
    67   007FCC  0100               	movlb	0
    68   007FCE  EFE9  F03F         	goto	_main	;jump to C main() function
    69                           
    70                           	psect	cstackCOMRAM
    71   000001                     __pcstackCOMRAM:
    72                           	callstack 0
    73   000001                     ??_main:
    74                           
    75                           ; 1 bytes @ 0x0
    76   000001                     	ds	2
    77                           
    78 ;;
    79 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    80 ;;
    81 ;; *************** function _main *****************
    82 ;; Defined at:
    83 ;;		line 39 in file "main.c"
    84 ;; Parameters:    Size  Location     Type
    85 ;;		None
    86 ;; Auto vars:     Size  Location     Type
    87 ;;		None
    88 ;; Return value:  Size  Location     Type
    89 ;;                  1    wreg      void 
    90 ;; Registers used:
    91 ;;		wreg, status,2, status,0
    92 ;; Tracked objects:
    93 ;;		On entry : 0/0
    94 ;;		On exit  : 0/0
    95 ;;		Unchanged: 0/0
    96 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    97 ;;      Params:         0       0       0       0       0       0       0       0       0
    98 ;;      Locals:         0       0       0       0       0       0       0       0       0
    99 ;;      Temps:          2       0       0       0       0       0       0       0       0
   100 ;;      Totals:         2       0       0       0       0       0       0       0       0
   101 ;;Total ram usage:        2 bytes
   102 ;; This function calls:
   103 ;;		Nothing
   104 ;; This function is called by:
   105 ;;		Startup code after reset
   106 ;; This function uses a non-reentrant model
   107 ;;
   108                           
   109                           	psect	text0
   110   007FD2                     __ptext0:
   111                           	callstack 0
   112   007FD2                     _main:
   113                           	callstack 31
   114   007FD2                     
   115                           ;main.c: 51:     OSCCON = 0x72;
   116   007FD2  0E72               	movlw	114
   117   007FD4  6ED3               	movwf	211,c	;volatile
   118                           
   119                           ;main.c: 59:     ADCON1 = 0x0F;
   120   007FD6  0E0F               	movlw	15
   121   007FD8  6EC1               	movwf	193,c	;volatile
   122   007FDA                     
   123                           ;main.c: 63:     TRISAbits.RA0 = 0;
   124   007FDA  9092               	bcf	146,0,c	;volatile
   125   007FDC                     
   126                           ;main.c: 76:     LATAbits.LA0 = 0;
   127   007FDC  9089               	bcf	137,0,c	;volatile
   128   007FDE                     l702:
   129                           
   130                           ;main.c: 84:         LATA ^= 0xFF;
   131   007FDE  0EFF               	movlw	255
   132   007FE0  1A89               	xorwf	137,f,c	;volatile
   133   007FE2                     
   134                           ;main.c: 85:         _delay((unsigned long)((500)*(8000000/4000.0)));
   135   007FE2  0E06               	movlw	6
   136   007FE4  6E02               	movwf	(??_main+1)^0,c
   137   007FE6  0E13               	movlw	19
   138   007FE8  6E01               	movwf	??_main^0,c
   139   007FEA  0EAE               	movlw	174
   140   007FEC                     u17:
   141   007FEC  2EE8               	decfsz	wreg,f,c
   142   007FEE  D7FE               	bra	u17
   143   007FF0  2E01               	decfsz	??_main^0,f,c
   144   007FF2  D7FC               	bra	u17
   145   007FF4  2E02               	decfsz	(??_main+1)^0,f,c
   146   007FF6  D7FA               	bra	u17
   147   007FF8  EFEF  F03F         	goto	l702
   148   007FFC  EF00  F000         	goto	start
   149   008000                     __end_of_main:
   150                           	callstack 0
   151   000000                     
   152                           	psect	rparam
   153   000000                     
   154                           	psect	idloc
   155                           
   156                           ;Config register IDLOC0 @ 0x200000
   157                           ;	unspecified, using default values
   158   200000                     	org	2097152
   159   200000  FF                 	db	255
   160                           
   161                           ;Config register IDLOC1 @ 0x200001
   162                           ;	unspecified, using default values
   163   200001                     	org	2097153
   164   200001  FF                 	db	255
   165                           
   166                           ;Config register IDLOC2 @ 0x200002
   167                           ;	unspecified, using default values
   168   200002                     	org	2097154
   169   200002  FF                 	db	255
   170                           
   171                           ;Config register IDLOC3 @ 0x200003
   172                           ;	unspecified, using default values
   173   200003                     	org	2097155
   174   200003  FF                 	db	255
   175                           
   176                           ;Config register IDLOC4 @ 0x200004
   177                           ;	unspecified, using default values
   178   200004                     	org	2097156
   179   200004  FF                 	db	255
   180                           
   181                           ;Config register IDLOC5 @ 0x200005
   182                           ;	unspecified, using default values
   183   200005                     	org	2097157
   184   200005  FF                 	db	255
   185                           
   186                           ;Config register IDLOC6 @ 0x200006
   187                           ;	unspecified, using default values
   188   200006                     	org	2097158
   189   200006  FF                 	db	255
   190                           
   191                           ;Config register IDLOC7 @ 0x200007
   192                           ;	unspecified, using default values
   193   200007                     	org	2097159
   194   200007  FF                 	db	255
   195                           
   196                           	psect	config
   197                           
   198                           ;Config register CONFIG1L @ 0x300000
   199                           ;	unspecified, using default values
   200                           ;	PLL Prescaler Selection bits
   201                           ;	PLLDIV = 0x0, unprogrammed default
   202                           ;	System Clock Postscaler Selection bits
   203                           ;	CPUDIV = 0x0, unprogrammed default
   204                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   205                           ;	USBDIV = 0x0, unprogrammed default
   206   300000                     	org	3145728
   207   300000  00                 	db	0
   208                           
   209                           ;Config register CONFIG1H @ 0x300001
   210                           ;	Oscillator Selection bits
   211                           ;	FOSC = INTOSCIO_EC, Internal oscillator, port function on RA6, EC used by USB (INTIO)
   212                           ;	Fail-Safe Clock Monitor Enable bit
   213                           ;	FCMEN = 0x0, unprogrammed default
   214                           ;	Internal/External Oscillator Switchover bit
   215                           ;	IESO = 0x0, unprogrammed default
   216   300001                     	org	3145729
   217   300001  08                 	db	8
   218                           
   219                           ;Config register CONFIG2L @ 0x300002
   220                           ;	unspecified, using default values
   221                           ;	Power-up Timer Enable bit
   222                           ;	PWRT = 0x1, unprogrammed default
   223                           ;	Brown-out Reset Enable bits
   224                           ;	BOR = 0x3, unprogrammed default
   225                           ;	Brown-out Reset Voltage bits
   226                           ;	BORV = 0x3, unprogrammed default
   227                           ;	USB Voltage Regulator Enable bit
   228                           ;	VREGEN = 0x0, unprogrammed default
   229   300002                     	org	3145730
   230   300002  1F                 	db	31
   231                           
   232                           ;Config register CONFIG2H @ 0x300003
   233                           ;	Watchdog Timer Enable bit
   234                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   235                           ;	Watchdog Timer Postscale Select bits
   236                           ;	WDTPS = 0xF, unprogrammed default
   237   300003                     	org	3145731
   238   300003  1E                 	db	30
   239                           
   240                           ; Padding undefined space
   241   300004                     	org	3145732
   242   300004  FF                 	db	255
   243                           
   244                           ;Config register CONFIG3H @ 0x300005
   245                           ;	unspecified, using default values
   246                           ;	CCP2 MUX bit
   247                           ;	CCP2MX = 0x1, unprogrammed default
   248                           ;	PORTB A/D Enable bit
   249                           ;	PBADEN = 0x1, unprogrammed default
   250                           ;	Low-Power Timer 1 Oscillator Enable bit
   251                           ;	LPT1OSC = 0x0, unprogrammed default
   252                           ;	MCLR Pin Enable bit
   253                           ;	MCLRE = 0x1, unprogrammed default
   254   300005                     	org	3145733
   255   300005  83                 	db	131
   256                           
   257                           ;Config register CONFIG4L @ 0x300006
   258                           ;	Stack Full/Underflow Reset Enable bit
   259                           ;	STVREN = 0x1, unprogrammed default
   260                           ;	Single-Supply ICSP Enable bit
   261                           ;	LVP = OFF, Single-Supply ICSP disabled
   262                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   263                           ;	ICPRT = 0x0, unprogrammed default
   264                           ;	Extended Instruction Set Enable bit
   265                           ;	XINST = 0x0, unprogrammed default
   266                           ;	Background Debugger Enable bit
   267                           ;	DEBUG = 0x1, unprogrammed default
   268   300006                     	org	3145734
   269   300006  81                 	db	129
   270                           
   271                           ; Padding undefined space
   272   300007                     	org	3145735
   273   300007  FF                 	db	255
   274                           
   275                           ;Config register CONFIG5L @ 0x300008
   276                           ;	unspecified, using default values
   277                           ;	Code Protection bit
   278                           ;	CP0 = 0x1, unprogrammed default
   279                           ;	Code Protection bit
   280                           ;	CP1 = 0x1, unprogrammed default
   281                           ;	Code Protection bit
   282                           ;	CP2 = 0x1, unprogrammed default
   283                           ;	Code Protection bit
   284                           ;	CP3 = 0x1, unprogrammed default
   285   300008                     	org	3145736
   286   300008  0F                 	db	15
   287                           
   288                           ;Config register CONFIG5H @ 0x300009
   289                           ;	unspecified, using default values
   290                           ;	Boot Block Code Protection bit
   291                           ;	CPB = 0x1, unprogrammed default
   292                           ;	Data EEPROM Code Protection bit
   293                           ;	CPD = 0x1, unprogrammed default
   294   300009                     	org	3145737
   295   300009  C0                 	db	192
   296                           
   297                           ;Config register CONFIG6L @ 0x30000A
   298                           ;	unspecified, using default values
   299                           ;	Write Protection bit
   300                           ;	WRT0 = 0x1, unprogrammed default
   301                           ;	Write Protection bit
   302                           ;	WRT1 = 0x1, unprogrammed default
   303                           ;	Write Protection bit
   304                           ;	WRT2 = 0x1, unprogrammed default
   305                           ;	Write Protection bit
   306                           ;	WRT3 = 0x1, unprogrammed default
   307   30000A                     	org	3145738
   308   30000A  0F                 	db	15
   309                           
   310                           ;Config register CONFIG6H @ 0x30000B
   311                           ;	unspecified, using default values
   312                           ;	Configuration Register Write Protection bit
   313                           ;	WRTC = 0x1, unprogrammed default
   314                           ;	Boot Block Write Protection bit
   315                           ;	WRTB = 0x1, unprogrammed default
   316                           ;	Data EEPROM Write Protection bit
   317                           ;	WRTD = 0x1, unprogrammed default
   318   30000B                     	org	3145739
   319   30000B  E0                 	db	224
   320                           
   321                           ;Config register CONFIG7L @ 0x30000C
   322                           ;	unspecified, using default values
   323                           ;	Table Read Protection bit
   324                           ;	EBTR0 = 0x1, unprogrammed default
   325                           ;	Table Read Protection bit
   326                           ;	EBTR1 = 0x1, unprogrammed default
   327                           ;	Table Read Protection bit
   328                           ;	EBTR2 = 0x1, unprogrammed default
   329                           ;	Table Read Protection bit
   330                           ;	EBTR3 = 0x1, unprogrammed default
   331   30000C                     	org	3145740
   332   30000C  0F                 	db	15
   333                           
   334                           ;Config register CONFIG7H @ 0x30000D
   335                           ;	unspecified, using default values
   336                           ;	Boot Block Table Read Protection bit
   337                           ;	EBTRB = 0x1, unprogrammed default
   338   30000D                     	org	3145741
   339   30000D  40                 	db	64
   340                           tosu	equ	0xFFF
   341                           tosh	equ	0xFFE
   342                           tosl	equ	0xFFD
   343                           stkptr	equ	0xFFC
   344                           pclatu	equ	0xFFB
   345                           pclath	equ	0xFFA
   346                           pcl	equ	0xFF9
   347                           tblptru	equ	0xFF8
   348                           tblptrh	equ	0xFF7
   349                           tblptrl	equ	0xFF6
   350                           tablat	equ	0xFF5
   351                           prodh	equ	0xFF4
   352                           prodl	equ	0xFF3
   353                           indf0	equ	0xFEF
   354                           postinc0	equ	0xFEE
   355                           postdec0	equ	0xFED
   356                           preinc0	equ	0xFEC
   357                           plusw0	equ	0xFEB
   358                           fsr0h	equ	0xFEA
   359                           fsr0l	equ	0xFE9
   360                           wreg	equ	0xFE8
   361                           indf1	equ	0xFE7
   362                           postinc1	equ	0xFE6
   363                           postdec1	equ	0xFE5
   364                           preinc1	equ	0xFE4
   365                           plusw1	equ	0xFE3
   366                           fsr1h	equ	0xFE2
   367                           fsr1l	equ	0xFE1
   368                           bsr	equ	0xFE0
   369                           indf2	equ	0xFDF
   370                           postinc2	equ	0xFDE
   371                           postdec2	equ	0xFDD
   372                           preinc2	equ	0xFDC
   373                           plusw2	equ	0xFDB
   374                           fsr2h	equ	0xFDA
   375                           fsr2l	equ	0xFD9
   376                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
ABS                  0      0       0       3        0.0%
DATA                 0      0       0       4        0.0%
BITBANK0            A0      0       0       5        0.0%
BANK0               A0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRh          2C      0       0      21        0.0%
BITBIGSFRlh         11      0       0      22        0.0%
BITBIGSFRllh        2E      0       0      23        0.0%
BITBIGSFRlllh        8      0       0      24        0.0%
BITBIGSFRllll       29      0       0      25        0.0%
BIGRAM             7FF      0       0      26        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Thu Jul 13 23:01:53 2023

                     u17 7FEC                      l700 7FDC                      l702 7FDE  
                    l704 7FE2                      l696 7FD2                      l698 7FDA  
                    wreg 0FE8                     _LATA 0F89                     _main 7FD2  
                   start 0000             ___param_bank 0000                    ?_main 0001  
        __initialization 7FCC             __end_of_main 8000                   ??_main 0001  
          __activetblptr 0000                   _ADCON1 0FC1                   _OSCCON 0FD3  
                 isa$std 0001               __accesstop 0060  __end_of__initialization 7FCC  
          ___rparam_used 0001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FCC                  __ramtop 0800  
                __ptext0 7FD2     end_of_initialization 7FCC                _TRISAbits 0F92  
    start_initialization 7FCC                 _LATAbits 0F89                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 0000  
