/*
 * Copyright (c) 2014-2015 Hisilicon Limited.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

#include "hns_dsaf_misc.h"
#include "hns_dsaf_mac.h"
#include "hns_dsaf_reg.h"
#include "hns_dsaf_ppe.h"

void hns_cpld_set_led(struct hns_mac_cb *mac_cb, int link_status,
		      u16 speed, int data)
{
	int speed_reg = 0;
	u8 value;

	if (!mac_cb) {
		pr_err("sfp_led_opt mac_dev is null!\n");
		return;
	}
	if (!mac_cb->cpld_vaddr) {
		dev_err(mac_cb->dev, "mac_id=%d, cpld_vaddr is null !\n",
			mac_cb->mac_id);
		return;
	}

	if (speed == MAC_SPEED_10000)
		speed_reg = 1;

	value = mac_cb->cpld_led_value;

	if (link_status) {
		dsaf_set_bit(value, DSAF_LED_LINK_B, link_status);
		dsaf_set_field(value, DSAF_LED_SPEED_M,
			       DSAF_LED_SPEED_S, speed_reg);
		dsaf_set_bit(value, DSAF_LED_DATA_B, data);

		if (value != mac_cb->cpld_led_value) {
			dsaf_write_b(mac_cb->cpld_vaddr, value);
			mac_cb->cpld_led_value = value;
		}
	} else {
		if (AE_IS_VER1(mac_cb->dsaf_dev->dsaf_ver)) {
			dsaf_write_b(mac_cb->cpld_vaddr,
				     CPLD_LED_DEFAULT_VALUE);
			mac_cb->cpld_led_value = CPLD_LED_DEFAULT_VALUE;
		} else {
			value = (mac_cb->cpld_led_value) &
				 (0x1 << DSAF_LED_ANCHOR_B);
			dsaf_write_b(mac_cb->cpld_vaddr, value);
			mac_cb->cpld_led_value = value;
		}
	}
}

void cpld_led_reset(struct hns_mac_cb *mac_cb)
{
	if (!mac_cb || !mac_cb->cpld_vaddr)
		return;

	dsaf_write_b(mac_cb->cpld_vaddr, CPLD_LED_DEFAULT_VALUE);
	mac_cb->cpld_led_value = CPLD_LED_DEFAULT_VALUE;
}

int cpld_set_led_id(struct hns_mac_cb *mac_cb,
		    enum hnae_led_state status)
{
	int ret = 0;
	switch (status) {
	case HNAE_LED_ACTIVE:
		if (AE_IS_VER1(mac_cb->dsaf_dev->dsaf_ver)) {
			mac_cb->cpld_led_value =
				dsaf_read_b(mac_cb->cpld_vaddr);
			dsaf_set_bit(mac_cb->cpld_led_value,
				     DSAF_LED_ANCHOR_B, CPLD_LED_ON_VALUE);
			dsaf_write_b(mac_cb->cpld_vaddr,
				     mac_cb->cpld_led_value);
			ret = 2;
		} else {
			dsaf_set_bit(mac_cb->cpld_led_value,
				     DSAF_LED_ANCHOR_B, CPLD_LED_ON_VALUE);
			dsaf_write_b(mac_cb->cpld_vaddr,
				     mac_cb->cpld_led_value);
		}
		break;
	case HNAE_LED_INACTIVE:
		dsaf_set_bit(mac_cb->cpld_led_value, DSAF_LED_ANCHOR_B,
			     CPLD_LED_DEFAULT_VALUE);
		dsaf_write_b(mac_cb->cpld_vaddr, mac_cb->cpld_led_value);
		break;
	default:
		dev_err(mac_cb->dev, "invalid led state: %d!", status);
		return -EINVAL;
	}

	return ret;
}

#define RESET_REQ_OR_DREQ 1
#define DSAF_RESET_REQ_VAL 0xfffff

void hns_dsaf_rst(struct dsaf_device *dsaf_dev, u32 val)
{
	u32 xbar_reg_addr;
	u32 nt_reg_addr;

	if (AE_IS_VER1(dsaf_dev->dsaf_ver)) {
		if (!val) {
			xbar_reg_addr = DSAF_SUB_SC_XBAR_RESET_REQ_REG;
			nt_reg_addr = DSAF_SUB_SC_NT_RESET_REQ_REG;
		} else {
			xbar_reg_addr = DSAF_SUB_SC_XBAR_RESET_DREQ_REG;
			nt_reg_addr = DSAF_SUB_SC_NT_RESET_DREQ_REG;
		}

		dsaf_write_reg(dsaf_dev->sc_base, xbar_reg_addr,
			       RESET_REQ_OR_DREQ);
		dsaf_write_reg(dsaf_dev->sc_base, nt_reg_addr,
			       RESET_REQ_OR_DREQ);
	} else {
		if (!val) {
			xbar_reg_addr = DSAF_SUB_SC_DSAF_RESET_REQ_REG;
			nt_reg_addr = DSAF_SUB_SC_DSAF_CLK_DIS_REG;
		} else {
			xbar_reg_addr = DSAF_SUB_SC_DSAF_RESET_DREQ_REG;
			nt_reg_addr = DSAF_SUB_SC_DSAF_CLK_EN_REG;
		}

		dsaf_write_reg(dsaf_dev->sc_base, xbar_reg_addr,
			       DSAF_RESET_REQ_VAL);
		mdelay(10);

		/*enable com_st and xbar_com bits for init register first*/
		if (!val)
			dsaf_write_reg(dsaf_dev->sc_base, nt_reg_addr,
				       DSAF_RESET_REQ_VAL);
		else
			dsaf_write_reg(dsaf_dev->sc_base, nt_reg_addr, 3 << 18);

	}
}

void hns_dsaf_clk_enable_all(struct dsaf_device *dsaf_dev)
{
	if (!AE_IS_VER1(dsaf_dev->dsaf_ver))
		dsaf_write_reg(dsaf_dev->sc_base, DSAF_SUB_SC_DSAF_CLK_EN_REG,
			       DSAF_RESET_REQ_VAL);
}

void hns_dsaf_xge_srst_by_port(struct dsaf_device *dsaf_dev, u32 port, u32 val)
{
	u32 reg_val = 0;
	u32 reg_addr;

	if (port >= DSAF_XGE_NUM)
		return;

	reg_val |= RESET_REQ_OR_DREQ;
	reg_val |= 0x2082082 << port;

	if (val == 0)
		reg_addr = DSAF_SUB_SC_XGE_RESET_REQ_REG;
	else
		reg_addr = DSAF_SUB_SC_XGE_RESET_DREQ_REG;

	dsaf_write_reg(dsaf_dev->sc_base, reg_addr, reg_val);
}

void hns_dsaf_xge_core_srst_by_port(struct dsaf_device *dsaf_dev,
				    u32 port, u32 val)
{
	u32 reg_val = 0;
	u32 reg_addr;

	if (port >= DSAF_XGE_NUM)
		return;

	reg_val |= XGMAC_TRX_CORE_SRST_M << port;

	if (val == 0)
		reg_addr = DSAF_SUB_SC_XGE_RESET_REQ_REG;
	else
		reg_addr = DSAF_SUB_SC_XGE_RESET_DREQ_REG;

	dsaf_write_reg(dsaf_dev->sc_base, reg_addr, reg_val);
}

/**
 * hns_dsaf_srst_chns - reset dsaf channels
 * @dsaf_dev: dsaf device struct pointer
 * @msk: xbar channels mask value:
 * bit0-5 for xge0-5
 * bit6-11 for ppe0-5
 * bit12-17 for roce0-5
 * bit18-19 for com/dfx
 * @val: 0 - request reset , 1 - drop reset
 */
void hns_dsaf_srst_chns(struct dsaf_device *dsaf_dev, u32 msk, u32 val)
{
	u32 reg_addr;

	if (val == 0)
		reg_addr = DSAF_SUB_SC_DSAF_RESET_REQ_REG;
	else
		reg_addr = DSAF_SUB_SC_DSAF_RESET_DREQ_REG;

	dsaf_write_reg(dsaf_dev->sc_base, reg_addr, msk);
}

void hns_dsaf_roce_srst(struct dsaf_device *dsaf_dev, u32 val)
{
	if (val == 0) {
		dsaf_write_reg(dsaf_dev->sc_base,
			       DSAF_SUB_SC_ROCEE_RESET_REQ_REG, 1);
	} else {
		dsaf_write_reg(dsaf_dev->sc_base,
			       DSAF_SUB_SC_ROCEE_CLK_DIS_REG, 1);
		dsaf_write_reg(dsaf_dev->sc_base,
			       DSAF_SUB_SC_ROCEE_RESET_DREQ_REG, 1);
		msleep(20);
		dsaf_write_reg(dsaf_dev->sc_base,
			       DSAF_SUB_SC_ROCEE_CLK_EN_REG, 1);
	}
}

void hns_dsaf_ge_srst_by_port(struct dsaf_device *dsaf_dev, u32 port, u32 val)
{
	u32 reg_val_1;
	u32 reg_val_2;

	if (port >= DSAF_GE_NUM)
		return;

	if (port < DSAF_SERVICE_NW_NUM) {
		reg_val_1  = 0x1 << port;
		/* there is difference between V1 and V2 in register.*/
		if (AE_IS_VER1(dsaf_dev->dsaf_ver))
			reg_val_2  = 0x1041041 << port;
		else
			reg_val_2  = 0x2082082 << port;

		if (val == 0) {
			dsaf_write_reg(dsaf_dev->sc_base,
				       DSAF_SUB_SC_GE_RESET_REQ1_REG,
				       reg_val_1);

			dsaf_write_reg(dsaf_dev->sc_base,
				       DSAF_SUB_SC_GE_RESET_REQ0_REG,
				       reg_val_2);
		} else {
			dsaf_write_reg(dsaf_dev->sc_base,
				       DSAF_SUB_SC_GE_RESET_DREQ0_REG,
				       reg_val_2);

			dsaf_write_reg(dsaf_dev->sc_base,
				       DSAF_SUB_SC_GE_RESET_DREQ1_REG,
				       reg_val_1);
		}
	} else {
		reg_val_1 = 0x15540 << (port - 6);
		if (AE_IS_VER1(dsaf_dev->dsaf_ver))
			reg_val_2 = 0x100 << (port - 6);
		else
			reg_val_2 = 0x40 << (port - 6);

		if (val == 0) {
			dsaf_write_reg(dsaf_dev->sc_base,
				       DSAF_SUB_SC_GE_RESET_REQ1_REG,
				       reg_val_1);

			dsaf_write_reg(dsaf_dev->sc_base,
				       DSAF_SUB_SC_PPE_RESET_REQ_REG,
				       reg_val_2);
		} else {
			dsaf_write_reg(dsaf_dev->sc_base,
				       DSAF_SUB_SC_GE_RESET_DREQ1_REG,
				       reg_val_1);

			dsaf_write_reg(dsaf_dev->sc_base,
				       DSAF_SUB_SC_PPE_RESET_DREQ_REG,
				       reg_val_2);
		}
	}
}

void hns_ppe_srst_by_port(struct dsaf_device *dsaf_dev, u32 port, u32 val)
{
	u32 reg_val = 0;
	u32 reg_addr;

	reg_val |= RESET_REQ_OR_DREQ << port;

	if (val == 0)
		reg_addr = DSAF_SUB_SC_PPE_RESET_REQ_REG;
	else
		reg_addr = DSAF_SUB_SC_PPE_RESET_DREQ_REG;

	dsaf_write_reg(dsaf_dev->sc_base, reg_addr, reg_val);
}

void hns_ppe_com_srst(struct ppe_common_cb *ppe_common, u32 val)
{
	int comm_index = ppe_common->comm_index;
	struct dsaf_device *dsaf_dev = ppe_common->dsaf_dev;
	u32 reg_val;
	u32 reg_addr;

	if (comm_index == HNS_DSAF_COMM_SERVICE_NW_IDX) {
		reg_val = RESET_REQ_OR_DREQ;
		if (val == 0)
			reg_addr = DSAF_SUB_SC_RCB_PPE_COM_RESET_REQ_REG;
		else
			reg_addr = DSAF_SUB_SC_RCB_PPE_COM_RESET_DREQ_REG;

	} else {
		if (AE_IS_VER1(dsaf_dev->dsaf_ver))
			reg_val = 0x100 << (comm_index - 1);
		else
			reg_val = 0x40 << (comm_index - 1);

		if (val == 0)
			reg_addr = DSAF_SUB_SC_PPE_RESET_REQ_REG;
		else
			reg_addr = DSAF_SUB_SC_PPE_RESET_DREQ_REG;
	}

	dsaf_write_reg(dsaf_dev->sc_base, reg_addr, reg_val);
}

/**
 * hns_mac_get_sds_mode - get phy ifterface form serdes mode
 * @mac_cb: mac control block
 * retuen phy interface
 */
phy_interface_t hns_mac_get_phy_if(struct hns_mac_cb *mac_cb)
{
	u32 mode;
	u32 reg;
	u32 shift;
	bool is_ver1 = AE_IS_VER1(mac_cb->dsaf_dev->dsaf_ver);
	void __iomem *sys_ctl_vaddr = mac_cb->sys_ctl_vaddr;
	int mac_id = mac_cb->mac_id;
	phy_interface_t phy_if = PHY_INTERFACE_MODE_NA;

	if (is_ver1 && (mac_id >= 6 && mac_id <= 7)) {
		phy_if = PHY_INTERFACE_MODE_SGMII;
	} else if (mac_id >= 0 && mac_id <= 3) {
		reg = is_ver1 ? HNS_MAC_HILINK4_REG : HNS_MAC_HILINK4V2_REG;
		mode = dsaf_read_reg(sys_ctl_vaddr, reg);
		/* mac_id 0, 1, 2, 3 ---> hilink4 lane 0, 1, 2, 3 */
		shift = is_ver1 ? 0 : mac_id;
		if (dsaf_get_bit(mode, shift))
			phy_if = PHY_INTERFACE_MODE_XGMII;
		else
			phy_if = PHY_INTERFACE_MODE_SGMII;
	} else if (mac_id >= 4 && mac_id <= 7) {
		reg = is_ver1 ? HNS_MAC_HILINK3_REG : HNS_MAC_HILINK3V2_REG;
		mode = dsaf_read_reg(sys_ctl_vaddr, reg);
		/* mac_id 4, 5, 6, 7 ---> hilink3 lane 2, 3, 0, 1 */
		shift = is_ver1 ? 0 : mac_id <= 5 ? mac_id - 2 : mac_id - 6;
		if (dsaf_get_bit(mode, shift))
			phy_if = PHY_INTERFACE_MODE_XGMII;
		else
			phy_if = PHY_INTERFACE_MODE_SGMII;
	}
	return phy_if;
}

/**
 * hns_mac_config_sds_loopback - set loop back for serdes
 * @mac_cb: mac control block
 * retuen 0 == success
 */
int hns_mac_config_sds_loopback(struct hns_mac_cb *mac_cb, u8 en)
{
	u8 *base_addr;

	const u8 lane_id[] = {
		0,	/* mac 0 -> lane 0 */
		1,	/* mac 1 -> lane 1 */
		2,	/* mac 2 -> lane 2 */
		3,	/* mac 3 -> lane 3 */
		2,	/* mac 4 -> lane 2 */
		3,	/* mac 5 -> lane 3 */
		0,	/* mac 6 -> lane 0 */
		1	/* mac 7 -> lane 1 */
	};
#define RX_CSR(lane, reg) ((0x4080 + (reg) * 0x0002 + (lane) * 0x0200) * 2)
	u64 reg_offset = RX_CSR(lane_id[mac_cb->mac_id], 0);

	int sfp_prsnt;
	int ret = hns_mac_get_sfp_prsnt(mac_cb, &sfp_prsnt);

	if (!mac_cb->phy_node) {
		if (ret)
			pr_info("please confirm sfp is present or not\n");
		else
			if (!sfp_prsnt)
				pr_info("no sfp in this eth\n");
	}

#define HILINK_ACCESS_SEL_CFG		0x40008
	if (!AE_IS_VER1(mac_cb->dsaf_dev->dsaf_ver)) {
		/* both hilink4 & hilink3 base addr are 0xc2200000 which is the
		 * same as xge training and xge u adaptor. and it is a hilink
		 * access sel cfg reg to distinguish between them
		 */
		base_addr = (u8 *)mac_cb->serdes_vaddr + 0x00200000;

		if (mac_cb->mac_id <= 3)
			dsaf_write_reg(base_addr, HILINK_ACCESS_SEL_CFG, 0x0);
		else
			dsaf_write_reg(base_addr, HILINK_ACCESS_SEL_CFG, 0x3);
	} else {
		/* port 0-3 hilink4 base is serdes_vaddr + 0x00280000
		 * port 4-7 hilink3 base is serdes_vaddr + 0x00200000
		 */
		base_addr = (u8 *)mac_cb->serdes_vaddr +
			(mac_cb->mac_id <= 3 ? 0x00280000 : 0x00200000);
	}

	dsaf_set_reg_field(base_addr, reg_offset, 1ull << 10, 10, !!en);

	return 0;
}
