An implementation of a simple RISC CPU done in Logisim for the subject Fundamentals of Computer Engineering 2.