#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu May  2 10:48:55 2024
# Process ID: 7980
# Current directory: C:/Users/ST/Desktop/Ethernet + py script
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9484 C:\Users\ST\Desktop\Ethernet + py script\project_ethernet.xpr
# Log file: C:/Users/ST/Desktop/Ethernet + py script/vivado.log
# Journal file: C:/Users/ST/Desktop/Ethernet + py script\vivado.jou
# Running On: ST-84TTYR2, OS: Windows, CPU Frequency: 3192 MHz, CPU Physical cores: 6, Host memory: 34146 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.xpr}
open_bd_design {C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
startgroup
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_nets processing_system7_0_DDR]
delete_bd_objs [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets rst_ps7_0_50M_interconnect_aresetn]
delete_bd_objs [get_bd_intf_ports DDR] [get_bd_intf_ports FIXED_IO] [get_bd_intf_ports led]
delete_bd_objs [get_bd_cells processing_system7_0] [get_bd_cells axi_gpio_0] [get_bd_cells rst_ps7_0_50M]
delete_bd_objs [get_bd_cells axi_interconnect_0]
endgroup
export_ip_user_files -of_objects  [get_files {{C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd}}
file delete -force {C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd}
open_bd_design {C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files {{C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.srcs/sources_1/bd/design_1/design_1.bd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.srcs/sources_1/bd/design_1/design_1.bd}}
file delete -force {C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.srcs/sources_1/bd/design_1}
file delete -force {c:/Users/ST/Desktop/Ethernet + py script/project_ethernet.gen/sources_1/bd/design_1}
file delete -force {C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.ip_user_files/bd/design_1} {C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.ip_user_files/sim_scripts/design_1}
create_bd_design "design_1"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
make_wrapper -files [get_files {{C:/Users/ST/Desktop/Ethernet + py script/project_ethernet.srcs/sources_1/bd/design_1/design_1.bd}}] -top
add_files -norecurse {{c:/Users/ST/Desktop/Ethernet + py script/project_ethernet.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file {C:/Users/ST/Desktop/Ethernet + py script/design_1_wrapper.xsa}
close_project
create_project {Ethernet+py script to send required data} {C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet+py script to send required data} -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo-z7-10:part0:1.1 [current_project]
set_property  ip_repo_paths  C:/Users/ST/Desktop/myVivado/vivado-library-master [current_project]
update_ip_catalog
set_property target_language VHDL [current_project]
add_files -norecurse {{C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet Case Swap and echo/project_ethtest.srcs/sources_1/bd/design_1/design_1.bd}}
export_ip_user_files -of_objects  [get_files  {{C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet Case Swap and echo/project_ethtest.srcs/sources_1/bd/design_1/design_1.bd}}] -lib_map_path [list {modelsim=C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet+py script to send required data/Ethernet+py script to send required data.cache/compile_simlib/modelsim} {questa=C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet+py script to send required data/Ethernet+py script to send required data.cache/compile_simlib/questa} {riviera=C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet+py script to send required data/Ethernet+py script to send required data.cache/compile_simlib/riviera} {activehdl=C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet+py script to send required data/Ethernet+py script to send required data.cache/compile_simlib/activehdl}] -force -quiet
import_files -force -norecurse
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
make_wrapper -files [get_files {{C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet+py script to send required data/Ethernet+py script to send required data.srcs/sources_1/bd/design_1/design_1.bd}}] -top
add_files -norecurse {{C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet+py script to send required data/Ethernet+py script to send required data.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd}}
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file {C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet+py script to send required data/design_1_wrapper.xsa}
close_project
open_project {C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet Case Swap and echo/project_ethtest.xpr}
update_compile_order -fileset sources_1
