===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 14.1984 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.8646 ( 21.5%)    3.8646 ( 27.2%)  FIR Parser
    8.2394 ( 45.8%)    5.7335 ( 40.4%)  'firrtl.circuit' Pipeline
    1.6525 (  9.2%)    0.8269 (  5.8%)    'firrtl.module' Pipeline
    1.6499 (  9.2%)    0.8256 (  5.8%)      CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.0928 (  0.5%)    0.0928 (  0.7%)    InferWidths
    0.5570 (  3.1%)    0.5570 (  3.9%)    LowerFIRRTLTypes
    3.3514 ( 18.6%)    1.6791 ( 11.8%)    'firrtl.module' Pipeline
    1.7546 (  9.7%)    0.8842 (  6.2%)      ExpandWhens
    1.5921 (  8.8%)    0.8000 (  5.6%)      Canonicalizer
    0.5042 (  2.8%)    0.5042 (  3.6%)    Inliner
    2.0682 ( 11.5%)    2.0682 ( 14.6%)    IMConstProp
    0.0341 (  0.2%)    0.0341 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    0.9602 (  5.3%)    0.9602 (  6.8%)  LowerFIRRTLToHW
    0.2122 (  1.2%)    0.2122 (  1.5%)  HWMemSimImpl
    2.2051 ( 12.3%)    1.1029 (  7.8%)  'hw.module' Pipeline
    0.0594 (  0.3%)    0.0311 (  0.2%)    HWCleanup
    0.8216 (  4.6%)    0.4211 (  3.0%)    CSE
    0.0015 (  0.0%)    0.0009 (  0.0%)      (A) DominanceInfo
    1.3162 (  7.3%)    0.6690 (  4.7%)    Canonicalizer
    0.4105 (  2.3%)    0.4105 (  2.9%)  HWLegalizeNames
    0.3886 (  2.2%)    0.1957 (  1.4%)  'hw.module' Pipeline
    0.3852 (  2.1%)    0.1940 (  1.4%)    PrettifyVerilog
    1.7084 (  9.5%)    1.7084 ( 12.0%)  Output
    0.0060 (  0.0%)    0.0060 (  0.0%)  Rest
   17.9994 (100.0%)   14.1984 (100.0%)  Total

{
  totalTime: 14.235,
  maxMemory: 779722752
}
