+define+FUNCTIONAL=1
+define+USE_POWER_PINS=1
+define+UNIT_DELAY=#1
/ef/tech/SW/sky130A/libs.ref/sky130_fd_sc_hd/verilog/primitives.v 
/ef/tech/SW/sky130A/libs.ref/sky130_fd_sc_hd/verilog/sky130_fd_sc_hd.v

#-y ../../verilog/rtl/AHB_sys_0/APB_sys_0/
../../verilog/rtl/AHB_sys_0/APB_sys_0/APB_WDT32.v
../../verilog/rtl/AHB_sys_0/APB_sys_0/APB_TIMER32.v
../../verilog/rtl/AHB_sys_0/APB_sys_0/APB_PWM32.v
../../verilog/rtl/AHB_sys_0/APB_sys_0/AHB_2_APB.v
../../verilog/rtl/AHB_sys_0/APB_sys_0/APB_bus0.v
../../verilog/rtl/AHB_sys_0/APB_sys_0/APB_sys_0.v

#-y ../../verilog/rtl/IPs
../../verilog/rtl/IPs/TIMER32.v
../../verilog/rtl/IPs/PWM32.v
../../verilog/rtl/IPs/WDT32.v
../../verilog/rtl/IPs/spi_master.v
../../verilog/rtl/IPs/i2c_master.v
../../verilog/rtl/IPs/GPIO.v
../../verilog/rtl/IPs/APB_UART.v
../../verilog/rtl/IPs/APB_SPI.v
../../verilog/rtl/IPs/APB_I2C.v
+define+NO_HC_CACHE=1
../../verilog/rtl/IPs/DMC_32x16.v
../../dv/DFFRAM_beh.v


../../verilog/gl/el2_swerv_wrapper.v
../../verilog/gl/user_project_wrapper.v

../sst26wf080b.v
../23LC512.v 
../24LC16B.v 

EL2_Wrapper_TB.v

# -------------- #