# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../RISC_single_cycle_core.srcs/sources_1/new/ALU.v" \
"../../../../RISC_single_cycle_core.srcs/sources_1/new/ALU_Decoder.v" \
"../../../../RISC_single_cycle_core.srcs/sources_1/new/Control_Unit_Top.v" \
"../../../../RISC_single_cycle_core.srcs/sources_1/new/Data_Memory.v" \
"../../../../RISC_single_cycle_core.srcs/sources_1/new/Instruction_Memory.v" \
"../../../../RISC_single_cycle_core.srcs/sources_1/new/Main_Decoder.v" \
"../../../../RISC_single_cycle_core.srcs/sources_1/new/Mux.v" \
"../../../../RISC_single_cycle_core.srcs/sources_1/new/PC.v" \
"../../../../RISC_single_cycle_core.srcs/sources_1/new/PC_Adder.v" \
"../../../../RISC_single_cycle_core.srcs/sources_1/new/Register_File.v" \
"../../../../RISC_single_cycle_core.srcs/sources_1/new/Sign_Extend.v" \
"../../../../RISC_single_cycle_core.srcs/sources_1/new/Single_Cycle_Top.v" \
"../../../../RISC_single_cycle_core.srcs/sim_1/new/Single_Cycle_Top_Tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
