/*
 * Copyright (C) 2025 UpbeatTech Inc. All Rights Reserved
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 * SPDX short identifier: Apache-2.0
 */

#define RTCM_SYSC_BASE                 ((uint32_t)0x20020000)
#define SCU_BOOTSTAT                   ((uint32_t* )(RTCM_SYSC_BASE + (uint32_t)0x00000000))
#define SCU_BOOT_STATUS                (SCU_BOOTSTAT)
#define SCU_BOOTEN                     ((uint32_t* )(RTCM_SYSC_BASE + (uint32_t)0x00000004))
#define SCU_POKWAIT                    ((uint32_t* )(RTCM_SYSC_BASE + (uint32_t)0x00000008))
#define SCU_GPCWAIT                    ((uint32_t* )(RTCM_SYSC_BASE + (uint32_t)0x0000000C))
#define SCU_RTCMIS                     ((uint32_t* )(RTCM_SYSC_BASE + (uint32_t)0x00000010))
#define SCU_RTCMINTSTAT                (SCU_RTCMIS)
#define SCU_RTCMRIS                    ((uint32_t* )(RTCM_SYSC_BASE + (uint32_t)0x00000014))
#define SCU_RTCMIE                     ((uint32_t* )(RTCM_SYSC_BASE + (uint32_t)0x00000018))
#define SCU_RTCMCTRL                   ((uint32_t* )(RTCM_SYSC_BASE + (uint32_t)0x0000001C))
#define SCU_RTCMGPCTRL0                ((uint32_t* )(RTCM_SYSC_BASE + (uint32_t)0x00000020))
#define SCU_RTCMGPCTRL1                ((uint32_t* )(RTCM_SYSC_BASE + (uint32_t)0x00000024))
#define SCU_RTCMCLKEN                  ((uint32_t* )(RTCM_SYSC_BASE + (uint32_t)0x00000028))
#define SCU_RTCMPADCTRL                ((uint32_t* )(RTCM_SYSC_BASE + (uint32_t)0x0000002C))
#define SCU_RTCMMB0                    ((uint32_t* )(RTCM_SYSC_BASE + (uint32_t)0x00000030))
#define SCU_RTCMMB1                    ((uint32_t* )(RTCM_SYSC_BASE + (uint32_t)0x00000034))
#define SCU_RTCMMB2                    ((uint32_t* )(RTCM_SYSC_BASE + (uint32_t)0x00000038))
#define SCU_RTCMMB3                    ((uint32_t* )(RTCM_SYSC_BASE + (uint32_t)0x0000003C))
#define SCU_RTCCTRL                    ((uint32_t* )(RTCM_SYSC_BASE + (uint32_t)0x00000040))
#define SCU_RTCMISTEST                 ((uint32_t* )(RTCM_SYSC_BASE + (uint32_t)0x00000080))
#define SCU_RTCMISTESTEN               ((uint32_t* )(RTCM_SYSC_BASE + (uint32_t)0x00000084))
#define SCU_POWERMODE                  ((uint32_t* )(RTCM_SYSC_BASE + (uint32_t)0x00000088))
#define SCU_BASE                       ((uint32_t)0x20000000)
#define SCU_HWVERSION                  ((uint32_t* )(SCU_BASE + (uint32_t)0x00000000))
#define SCU_HWSTRAP                    ((uint32_t* )(SCU_BASE + (uint32_t)0x00000010))
#define SCU_HW_STRAP                   (SCU_HWSTRAP)
#define SCU_RBTCONF                    ((uint32_t* )(SCU_BASE + (uint32_t)0x00000014))
#define SCU_PKG                        ((uint32_t* )(SCU_BASE + (uint32_t)0x00000018))
#define SCU_AONPOWERMODE               ((uint32_t* )(SCU_BASE + (uint32_t)0x00000020))
#define SCU_OTPAUTOLD0                 ((uint32_t* )(SCU_BASE + (uint32_t)0x00000080))
#define SCU_OTPAUTOLD1                 ((uint32_t* )(SCU_BASE + (uint32_t)0x00000084))
#define SCU_OTPAUTOLD2                 ((uint32_t* )(SCU_BASE + (uint32_t)0x00000088))
#define SCU_OTPAUTOLD3                 ((uint32_t* )(SCU_BASE + (uint32_t)0x0000008C))
#define SCU_AONIS                      ((uint32_t* )(SCU_BASE + (uint32_t)0x00000100))
#define SCU_AONRIS                     ((uint32_t* )(SCU_BASE + (uint32_t)0x00000104))
#define SCU_AONIE                      ((uint32_t* )(SCU_BASE + (uint32_t)0x00000108))
#define SCU_AONCTRL                    ((uint32_t* )(SCU_BASE + (uint32_t)0x0000010C))
#define SCU_PMICCTRL                   ((uint32_t* )(SCU_BASE + (uint32_t)0x00000110))
#define SCU_E34CTRL                    ((uint32_t* )(SCU_BASE + (uint32_t)0x00000118))
#define SCU_RCOSCTRIM                  ((uint32_t* )(SCU_BASE + (uint32_t)0x00000120))
#define SCU_RCOSCCTRL                  ((uint32_t* )(SCU_BASE + (uint32_t)0x00000124))
#define SCU_AONCLKEN0                  ((uint32_t* )(SCU_BASE + (uint32_t)0x00000128))
#define SCU_AONCLKEN1                  ((uint32_t* )(SCU_BASE + (uint32_t)0x0000012C))
#define SCU_AONCLKMUXSEL               ((uint32_t* )(SCU_BASE + (uint32_t)0x00000130))
#define SCU_AONPINMUX0                 ((uint32_t* )(SCU_BASE + (uint32_t)0x00000140))
#define SCU_AONPINMUX1                 ((uint32_t* )(SCU_BASE + (uint32_t)0x00000144))
#define SCU_AONPADDRV0                 ((uint32_t* )(SCU_BASE + (uint32_t)0x00000148))
#define SCU_AONPADDRV1                 ((uint32_t* )(SCU_BASE + (uint32_t)0x0000014C))
#define SCU_AONPADDRV2                 ((uint32_t* )(SCU_BASE + (uint32_t)0x00000150))
#define SCU_AONPADCTRL0                ((uint32_t* )(SCU_BASE + (uint32_t)0x00000154))
#define SCU_AONPADCTRL1                ((uint32_t* )(SCU_BASE + (uint32_t)0x00000158))
#define SCU_AONPADCTRL2                ((uint32_t* )(SCU_BASE + (uint32_t)0x0000015C))
#define SCU_AONMB0                     ((uint32_t* )(SCU_BASE + (uint32_t)0x00000160))
#define SCU_AONMB1                     ((uint32_t* )(SCU_BASE + (uint32_t)0x00000164))
#define SCU_AONMB2                     ((uint32_t* )(SCU_BASE + (uint32_t)0x00000168))
#define SCU_AONMB3                     ((uint32_t* )(SCU_BASE + (uint32_t)0x0000016C))
#define SCU_SYSIS                      ((uint32_t* )(SCU_BASE + (uint32_t)0x00000200))
#define SCU_SYSINTSTAT                 (SCU_SYSIS)
#define SCU_SYSRIS                     ((uint32_t* )(SCU_BASE + (uint32_t)0x00000204))
#define SCU_SYSIE                      ((uint32_t* )(SCU_BASE + (uint32_t)0x00000208))
#define SCU_SYSCTRL                    ((uint32_t* )(SCU_BASE + (uint32_t)0x0000020C))
#define SCU_RETSRAMCTRL0               ((uint32_t* )(SCU_BASE + (uint32_t)0x00000210))
#define SCU_E21CTRL                    ((uint32_t* )(SCU_BASE + (uint32_t)0x00000218))
#define SCU_MISCCTRL                   ((uint32_t* )(SCU_BASE + (uint32_t)0x0000021C))
#define SCU_E34IS                      ((uint32_t* )(SCU_BASE + (uint32_t)0x00000220))
#define SCU_E34IE                      ((uint32_t* )(SCU_BASE + (uint32_t)0x00000224))
#define SCU_E34GPIS                    ((uint32_t* )(SCU_BASE + (uint32_t)0x00000228))
#define SCU_E34GPIE                    ((uint32_t* )(SCU_BASE + (uint32_t)0x0000022C))
#define SCU_SWRSTMSK0                  ((uint32_t* )(SCU_BASE + (uint32_t)0x00000230))
#define SCU_SWRSTMSK1                  ((uint32_t* )(SCU_BASE + (uint32_t)0x00000234))
#define SCU_SWRSTMSK2                  ((uint32_t* )(SCU_BASE + (uint32_t)0x00000238))
#define SCU_RESCLKSTAT0                ((uint32_t* )(SCU_BASE + (uint32_t)0x00000240))
#define SCU_RESCLKSTAT1                ((uint32_t* )(SCU_BASE + (uint32_t)0x00000244))
#define SCU_RESCLKSTAT2                ((uint32_t* )(SCU_BASE + (uint32_t)0x00000248))
#define SCU_RESCLKSTAT3                ((uint32_t* )(SCU_BASE + (uint32_t)0x0000024C))
#define SCU_RESCLKSTAT4                ((uint32_t* )(SCU_BASE + (uint32_t)0x00000250))
#define SCU_RESCLKEN0                  ((uint32_t* )(SCU_BASE + (uint32_t)0x00000254))
#define SCU_RESCLKEN1                  ((uint32_t* )(SCU_BASE + (uint32_t)0x00000258))
#define SCU_RESCLKEN2                  ((uint32_t* )(SCU_BASE + (uint32_t)0x0000025C))
#define SCU_RESCLKEN3                  ((uint32_t* )(SCU_BASE + (uint32_t)0x00000260))
#define SCU_RESCLKEN4                  ((uint32_t* )(SCU_BASE + (uint32_t)0x00000264))
#define SCU_DMAALT                     ((uint32_t* )(SCU_BASE + (uint32_t)0x00000270))
#define SCU_SWRSTN0                    ((uint32_t* )(SCU_BASE + (uint32_t)0x00000280))
#define SCU_SWRSTN1                    ((uint32_t* )(SCU_BASE + (uint32_t)0x00000284))
#define SCU_SWRSTN2                    ((uint32_t* )(SCU_BASE + (uint32_t)0x00000288))
#define SCU_GCRG                       ((uint32_t* )(SCU_BASE + (uint32_t)0x00000300))
#define SCU_HCLKEN0                    ((uint32_t* )(SCU_BASE + (uint32_t)0x00000304))
#define SCU_HCLKEN1                    ((uint32_t* )(SCU_BASE + (uint32_t)0x00000308))
#define SCU_PCLKEN                     ((uint32_t* )(SCU_BASE + (uint32_t)0x0000030C))
#define SCU_AXSCHCLKEN0                ((uint32_t* )(SCU_BASE + (uint32_t)0x00000310))
#define SCU_AXSCHCLKEN1                ((uint32_t* )(SCU_BASE + (uint32_t)0x00000314))
#define SCU_AXSCPCLKEN                 ((uint32_t* )(SCU_BASE + (uint32_t)0x00000318))
#define SCU_CLKEN0                     ((uint32_t* )(SCU_BASE + (uint32_t)0x0000031C))
#define SCU_CLKEN1                     ((uint32_t* )(SCU_BASE + (uint32_t)0x00000320))
#define SCU_CLKEN2                     ((uint32_t* )(SCU_BASE + (uint32_t)0x00000324))
#define SCU_CLKMUXSEL0                 ((uint32_t* )(SCU_BASE + (uint32_t)0x00000328))
#define SCU_CLKDIV                     ((uint32_t* )(SCU_BASE + (uint32_t)0x0000032C))
#define SCU_PINMUX0                    ((uint32_t* )(SCU_BASE + (uint32_t)0x00000330))
#define SCU_PINMUX1                    ((uint32_t* )(SCU_BASE + (uint32_t)0x00000334))
#define SCU_PINMUX2                    ((uint32_t* )(SCU_BASE + (uint32_t)0x00000338))
#define SCU_PINMUX3                    ((uint32_t* )(SCU_BASE + (uint32_t)0x0000033C))
#define SCU_PINMUX4                    ((uint32_t* )(SCU_BASE + (uint32_t)0x00000340))
#define SCU_PINMUX5                    ((uint32_t* )(SCU_BASE + (uint32_t)0x00000344))
#define SCU_PINMUX6                    ((uint32_t* )(SCU_BASE + (uint32_t)0x00000348))
#define SCU_PINMUX7                    ((uint32_t* )(SCU_BASE + (uint32_t)0x0000034C))
#define SCU_PINMUX8                    ((uint32_t* )(SCU_BASE + (uint32_t)0x00000350))
#define SCU_PINMUX9                    ((uint32_t* )(SCU_BASE + (uint32_t)0x00000354))
#define SCU_PADDRVOSPI                 ((uint32_t* )(SCU_BASE + (uint32_t)0x0000035C))
#define SCU_PADDRV0                    ((uint32_t* )(SCU_BASE + (uint32_t)0x00000360))
#define SCU_PADDRV1                    ((uint32_t* )(SCU_BASE + (uint32_t)0x00000364))
#define SCU_PADDRV2                    ((uint32_t* )(SCU_BASE + (uint32_t)0x00000368))
#define SCU_PADDRV3                    ((uint32_t* )(SCU_BASE + (uint32_t)0x0000036C))
#define SCU_PADDRV4                    ((uint32_t* )(SCU_BASE + (uint32_t)0x00000370))
#define SCU_PADDRV5                    ((uint32_t* )(SCU_BASE + (uint32_t)0x00000374))
#define SCU_PADDRV6                    ((uint32_t* )(SCU_BASE + (uint32_t)0x00000378))
#define SCU_PADDRV7                    ((uint32_t* )(SCU_BASE + (uint32_t)0x0000037C))
#define SCU_PADDRV8                    ((uint32_t* )(SCU_BASE + (uint32_t)0x00000380))
#define SCU_PADDRV9                    ((uint32_t* )(SCU_BASE + (uint32_t)0x00000384))
#define SCU_PADCTRLOSPI                ((uint32_t* )(SCU_BASE + (uint32_t)0x0000038C))
#define SCU_PADCTRL0                   ((uint32_t* )(SCU_BASE + (uint32_t)0x00000390))
#define SCU_PADCTRL1                   ((uint32_t* )(SCU_BASE + (uint32_t)0x00000394))
#define SCU_PADCTRL2                   ((uint32_t* )(SCU_BASE + (uint32_t)0x00000398))
#define SCU_PADCTRL3                   ((uint32_t* )(SCU_BASE + (uint32_t)0x0000039C))
#define SCU_PADCTRL4                   ((uint32_t* )(SCU_BASE + (uint32_t)0x000003A0))
#define SCU_PADCTRL5                   ((uint32_t* )(SCU_BASE + (uint32_t)0x000003A4))
#define SCU_PADCTRL6                   ((uint32_t* )(SCU_BASE + (uint32_t)0x000003A8))
#define SCU_PADCTRL7                   ((uint32_t* )(SCU_BASE + (uint32_t)0x000003AC))
#define SCU_PADCTRL8                   ((uint32_t* )(SCU_BASE + (uint32_t)0x000003B0))
#define SCU_PADCTRL9                   ((uint32_t* )(SCU_BASE + (uint32_t)0x000003B4))
#define SCU_DCDBIB                     ((uint32_t* )(SCU_BASE + (uint32_t)0x000003E0))
#define SCU_MIPILDO                    ((uint32_t* )(SCU_BASE + (uint32_t)0x000003E4))
#define SCU_MIPIDPHY                   ((uint32_t* )(SCU_BASE + (uint32_t)0x000003E8))
#define SCU_I2CBUFAON                  ((uint32_t* )(SCU_BASE + (uint32_t)0x000003F0))
