{"hands_on_practices": [{"introduction": "The most fundamental skill in analyzing sequential circuits is predicting their behavior over time. This exercise [@problem_id:1908359] provides practice in this core competency by asking you to trace the state transitions of a simple synchronous counter. By applying the characteristic equation of the JK flip-flops for each clock cycle, you will reveal the step-by-step operational sequence of the circuit.", "problem": "A synchronous sequential circuit is constructed using two positive edge-triggered JK flip-flops, denoted as FF1 and FF0. The outputs of these flip-flops are $Q_1$ and $Q_0$, respectively. The circuit's state is defined by the binary value $Q_1Q_0$.\n\nThe inputs to the flip-flops are configured as follows:\n- For FF0: The inputs are tied to a constant logic high, so $J_0 = 1$ and $K_0 = 1$.\n- For FF1: The inputs are connected to the output of FF0, so $J_1 = Q_0$ and $K_1 = Q_0$.\n\nThe behavior of a JK flip-flop is described by its characteristic equation, $Q^{+} = J\\bar{Q} + \\bar{K}Q$, where $Q$ is the current state and $Q^{+}$ is the state after a clock edge.\n\nAssuming the circuit is initialized to the state $Q_1Q_0 = 00$, determine the sequence of states the circuit will pass through over the first four consecutive clock pulses. The sequence should show the initial state, followed by the state after each of the four pulses.\n\nA. $00 \\rightarrow 01 \\rightarrow 10 \\rightarrow 11 \\rightarrow 00$\n\nB. $00 \\rightarrow 11 \\rightarrow 10 \\rightarrow 01 \\rightarrow 00$\n\nC. $00 \\rightarrow 10 \\rightarrow 01 \\rightarrow 11 \\rightarrow 00$\n\nD. $00 \\rightarrow 01 \\rightarrow 10 \\rightarrow 01 \\rightarrow 10$", "solution": "The JK flip-flop characteristic equation is $Q^{+} = J\\overline{Q} + \\overline{K}Q$. Both flip-flops are positive edge-triggered, so both $Q_{1}$ and $Q_{0}$ update simultaneously from the present-state values at each rising edge.\n\nFor FF0, $J_{0} = 1$ and $K_{0} = 1$, so\n$$\nQ_{0}^{+} = 1 \\cdot \\overline{Q_{0}} + 0 \\cdot Q_{0} = \\overline{Q_{0}}.\n$$\nThus $Q_{0}$ toggles on every clock.\n\nFor FF1, $J_{1} = Q_{0}$ and $K_{1} = Q_{0}$, so\n$$\nQ_{1}^{+} = Q_{0}\\,\\overline{Q_{1}} + \\overline{Q_{0}}\\,Q_{1},\n$$\nwhich equals $Q_{0} \\oplus Q_{1}$, meaning $Q_{1}$ toggles if and only if $Q_{0}=1$, and holds when $Q_{0}=0$.\n\nStarting from the initial state $Q_{1}Q_{0} = 00$:\n\n- After the first clock pulse (present $Q_{1}Q_{0} = 00$):\n$$\nQ_{0}^{+} = \\overline{0} = 1,\\quad Q_{1}^{+} = 0 \\cdot \\overline{0} + 1 \\cdot 0 = 0,\n$$\nso the next state is $01$.\n\n- After the second clock pulse (present $Q_{1}Q_{0} = 01$):\n$$\nQ_{0}^{+} = \\overline{1} = 0,\\quad Q_{1}^{+} = 1 \\cdot \\overline{0} + 0 \\cdot 0 = 1,\n$$\nso the next state is $10$.\n\n- After the third clock pulse (present $Q_{1}Q_{0} = 10$):\n$$\nQ_{0}^{+} = \\overline{0} = 1,\\quad Q_{1}^{+} = 0 \\cdot \\overline{1} + 1 \\cdot 1 = 1,\n$$\nso the next state is $11$.\n\n- After the fourth clock pulse (present $Q_{1}Q_{0} = 11$):\n$$\nQ_{0}^{+} = \\overline{1} = 0,\\quad Q_{1}^{+} = 1 \\cdot \\overline{1} + 0 \\cdot 1 = 0,\n$$\nso the next state is $00$.\n\nTherefore, the sequence over the initial state and four consecutive pulses is $00 \\rightarrow 01 \\rightarrow 10 \\rightarrow 11 \\rightarrow 00$, which corresponds to option A.", "answer": "$$\\boxed{A}$$", "id": "1908359"}, {"introduction": "A complete analysis goes beyond tracing a single sequence; it involves mapping out the entire behavior of a circuit from every possible state. This practice [@problem_id:1908351] challenges you to identify an \"unused state\" within a counter circuit and determine its subsequent transition. Understanding the behavior of unused states is critical for designing robust systems that can recover from unexpected conditions, such as those occurring at power-up.", "problem": "A synchronous sequential circuit is constructed using two positive-edge-triggered D flip-flops, labeled A and B. The outputs of these flip-flops are denoted by $Q_A$ and $Q_B$ respectively, and they define the state of the circuit as the 2-bit binary number $(Q_A Q_B)$. The circuit has no external inputs other than the clock signal. The logic that determines the next state is governed by the following equations for the D inputs of the flip-flops:\n\n$D_A = Q_A \\oplus Q_B$\n$D_B = \\overline{Q_A}$\n\nwhere $\\oplus$ represents the Exclusive-OR (XOR) operation and $\\overline{Q_A}$ represents the logical NOT of $Q_A$.\n\nThe circuit is designed to cycle through a specific sequence of states. However, not all four possible 2-bit states (00, 01, 10, 11) might be part of this primary sequence. One of these states is an \"unused state\". If the circuit powers up or is forced into this unused state, to which state will it transition on the next rising edge of the clock?\n\nChoose the correct next state from the options below, where the state is represented by the binary value $Q_A Q_B$.\n\nA. 00\n\nB. 01\n\nC. 10\n\nD. 11", "solution": "A positive-edge-triggered D flip-flop updates its output to the input value on the rising clock edge, so the next-state variables satisfy $Q_{A}^{+}=D_{A}$ and $Q_{B}^{+}=D_{B}$. Given\n$$D_{A}=Q_{A}\\oplus Q_{B},\\qquad D_{B}=\\overline{Q_{A}},$$\nthe state transition function from the current state $\\left(Q_{A},Q_{B}\\right)$ to the next state $\\left(Q_{A}^{+},Q_{B}^{+}\\right)$ is\n$$\\left(Q_{A}^{+},Q_{B}^{+}\\right)=\\left(Q_{A}\\oplus Q_{B},\\ \\overline{Q_{A}}\\right).$$\n\nEvaluate this for all four possible states:\n- For $\\left(Q_{A},Q_{B}\\right)=(0,0)$: $Q_{A}^{+}=0\\oplus 0=0$, $Q_{B}^{+}=\\overline{0}=1$, so $(00)\\to(01)$.\n- For $\\left(Q_{A},Q_{B}\\right)=(0,1)$: $Q_{A}^{+}=0\\oplus 1=1$, $Q_{B}^{+}=\\overline{0}=1$, so $(01)\\to(11)$.\n- For $\\left(Q_{A},Q_{B}\\right)=(1,1)$: $Q_{A}^{+}=1\\oplus 1=0$, $Q_{B}^{+}=\\overline{1}=0$, so $(11)\\to(00)$.\n- For $\\left(Q_{A},Q_{B}\\right)=(1,0)$: $Q_{A}^{+}=1\\oplus 0=1$, $Q_{B}^{+}=\\overline{1}=0$, so $(10)\\to(10)$.\n\nThus the primary sequence is $(00)\\to(01)\\to(11)\\to(00)$, and the unused state is $(10)$. If the circuit powers up in the unused state $(10)$, the next state is $(10)$.\n\nTherefore, the correct option is $10$, which corresponds to option C.", "answer": "$$\\boxed{C}$$", "id": "1908351"}, {"introduction": "After learning to predict a circuit's behavior from its logic, a powerful complementary skill is to deduce the logic from its observed behavior. In this reverse-engineering challenge [@problem_id:1908326], you are given a complete set of state transitions and tasked with finding the minimal logic equations that produce them. This exercise mirrors real-world scenarios in system analysis and verification, where you must uncover the design's \"blueprint\" from its functional specification.", "problem": "An engineer is reverse-engineering a proprietary synchronous digital controller. The controller is a 4-state sequential circuit with state variables $Q_1$ and $Q_0$, and a single external input $X$. The circuit operates on a periodic clock, and its behavior is determined by the combinational logic that computes the next state, $(Q_1^+, Q_0^+)$, based on the present state, $(Q_1, Q_0)$, and the input $X$.\n\nBy probing the circuit, the engineer has meticulously recorded the state transition for every possible combination of present state and input. The state is represented by the binary value $(Q_1 Q_0)$. The observed transitions, occurring on the rising edge of the clock, are as follows:\n\n*   From present state $(0,0)$ with input $X=0$, the next state is $(0,1)$.\n*   From present state $(0,0)$ with input $X=1$, the next state is $(1,0)$.\n*   From present state $(0,1)$ with input $X=0$, the next state is $(1,1)$.\n*   From present state $(0,1)$ with input $X=1$, the next state is $(0,0)$.\n*   From present state $(1,0)$ with input $X=0$, the next state is $(0,0)$.\n*   From present state $(1,0)$ with input $X=1$, the next state is $(1,1)$.\n*   From present state $(1,1)$ with input $X=0$, the next state is $(1,0)$.\n*   From present state $(1,1)$ with input $X=1$, the next state is $(0,1)$.\n\nBased on these observations, determine the minimal sum-of-products (SOP) expressions for the next-state logic functions, $Q_1^+$ and $Q_0^+$. These functions represent the inputs to the D flip-flops that hold the state variables $Q_1$ and $Q_0$, respectively. In the expressions below, the prime symbol (e.g., $X'$) denotes the logical NOT operation.\n\nA. $Q_1^+ = X'Q_0 + XQ_0'$;  $Q_0^+ = X'Q_1' + XQ_1$\n\nB. $Q_1^+ = X'Q_1' + XQ_1$;  $Q_0^+ = X'Q_0 + XQ_0'$\n\nC. $Q_1^+ = Q_1 Q_0' + X' Q_1' Q_0 + X Q_1' Q_0'$;  $Q_0^+ = X'Q_1' + XQ_1$\n\nD. $Q_1^+ = X'Q_1 + XQ_1'$;  $Q_0^+ = X'Q_0' + XQ_0$\n\nE. $Q_1^+ = X'Q_0' + XQ_0$;  $Q_0^+ = XQ_1'$", "solution": "Let $Q_{1}^{+}$ and $Q_{0}^{+}$ be Boolean functions of $(X,Q_{1},Q_{0})$. From the eight observed transitions, list the minterms where each next-state bit equals $1$.\n\nFor $Q_{1}^{+}=1$, the cases are: $(X,Q_{1},Q_{0})=(1,0,0),(0,0,1),(1,1,0),(0,1,1)$. Hence\n$$\nQ_{1}^{+}=X Q_{1}' Q_{0}'+X' Q_{1}' Q_{0}+X Q_{1} Q_{0}'+X' Q_{1} Q_{0}.\n$$\nApply Boolean factoring by grouping terms with common factors:\n$$\nQ_{1}^{+}=(X Q_{1}' Q_{0}' + X Q_{1} Q_{0}') + (X' Q_{1}' Q_{0} + X' Q_{1} Q_{0}) = X Q_{0}'(Q_{1}'+Q_{1}) + X' Q_{0}(Q_{1}'+Q_{1}) = X Q_{0}' + X' Q_{0}.\n$$\n\nFor $Q_{0}^{+}=1$, the cases are: $(X,Q_{1},Q_{0})=(0,0,0),(0,0,1),(1,1,0),(1,1,1)$. Hence\n$$\nQ_{0}^{+}=X' Q_{1}' Q_{0}'+X' Q_{1}' Q_{0}+X Q_{1} Q_{0}'+X Q_{1} Q_{0}.\n$$\nFactor similarly:\n$$\nQ_{0}^{+}=X' Q_{1}'(Q_{0}'+Q_{0})+X Q_{1}(Q_{0}'+Q_{0})=X' Q_{1}'+X Q_{1}.\n$$\n\nThese minimal SOP forms match option A.", "answer": "$$\\boxed{A}$$", "id": "1908326"}]}