// ttl_74x16525 - 18-bit registered bus transceiver (= ttl_74x16524).
module ttl_74x16525 (
    input  logic        leab_n, oeab_n, ceab_n,
    input  logic        leba_n, oeba_n, ceba_n,
    input  logic [17:0] a_in, b_in,
    output logic [17:0] a_out, b_out,
    output logic        a_hiz, b_hiz
);
    logic [17:0] ab_reg, ba_reg;
    always_latch if (!leab_n && !ceab_n) ab_reg = a_in;
    always_latch if (!leba_n && !ceba_n) ba_reg = b_in;
    assign b_out = (!oeab_n && !ceab_n) ? ab_reg : 18'b0;
    assign a_out = (!oeba_n && !ceba_n) ? ba_reg : 18'b0;
    assign a_hiz = oeba_n || ceba_n;
    assign b_hiz = oeab_n || ceab_n;
endmodule
