<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SystemCLanguage: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="classes.html"><span>Class&nbsp;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>sc_core::sc_inout&lt; sc_dt::sc_logic &gt; Member List</h1>This is the complete list of members for <a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a>, including all inherited members.<table>
  <tr class="memlist"><td><a class="el" href="a00134.html#a65d95751bce0508ac71364fb6e6fe973">add_attribute</a>(sc_attr_base &amp;)</td><td><a class="el" href="a00134.html">sc_core::sc_object</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="a00134.html#a39ba1a14f5ce703758c2f982051981db">add_child_event</a>(sc_event *event_p)</td><td><a class="el" href="a00134.html">sc_core::sc_object</a></td><td><code> [protected, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00134.html#ac3e4e798ea9220a9cb9401542c43ab4c">add_child_object</a>(sc_object *object_p)</td><td><a class="el" href="a00134.html">sc_core::sc_object</a></td><td><code> [protected, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00152.html#a8b11592918b6ab1814cc1c12e2ef87e0">add_static_event</a>(sc_method_handle process_p, const sc_event &amp;event) const </td><td><a class="el" href="a00152.html">sc_core::sc_port_base</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00152.html#a77ee0fc55fe38bf1e78744d9efd968be">add_static_event</a>(sc_thread_handle process_p, const sc_event &amp;event) const </td><td><a class="el" href="a00152.html">sc_core::sc_port_base</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#a2dfbeeb7f067271ad30214374153fea8">add_trace</a>(sc_trace_file *, const std::string &amp;) const </td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#a9936fe0136d03bb437349a9bb9bc7afd">add_trace_internal</a>(sc_trace_file *, const std::string &amp;) const </td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="a00134.html#adeb880a9edea3adf08920999cf95da66">attr_cltn</a>()</td><td><a class="el" href="a00134.html">sc_core::sc_object</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="a00134.html#a704f61d446f54a7cd1bc6cfc95afd3d5">attr_cltn</a>() const </td><td><a class="el" href="a00134.html">sc_core::sc_object</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#aa5f884b720c59e28de3fa29915f9794d">base_type</a> typedef</td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="a00134.html#add561dd8538aeaeaa69128a82684479c">basename</a>() const </td><td><a class="el" href="a00134.html">sc_core::sc_object</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="a00152.html#abd3794439fb67b489a57b95925c78a20">before_end_of_elaboration</a>()</td><td><a class="el" href="a00152.html">sc_core::sc_port_base</a></td><td><code> [protected, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00151.html#a57e3906f259f38ad18792956d80b73f0">bind</a>(sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &amp;interface_)</td><td><a class="el" href="a00151.html">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00151.html#aa368f463c7a9460b05720b4b4b85ca46">bind</a>(port_type &amp;parent_)</td><td><a class="el" href="a00151.html">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00152.html#a0684ec254aaf508e1a265521e2adf489">sc_core::sc_port_base::bind</a>(sc_interface &amp;interface_)</td><td><a class="el" href="a00152.html">sc_core::sc_port_base</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00152.html#ad223e4f31a0d17731a7bc60423731ae0">sc_core::sc_port_base::bind</a>(this_type &amp;parent_)</td><td><a class="el" href="a00152.html">sc_core::sc_port_base</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00152.html#a6448d53a209be65590b26e0547516aec">bind_count</a>()</td><td><a class="el" href="a00152.html">sc_core::sc_port_base</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#a391487c1e8eac0431f2e1453e0decbb0">data_type</a> typedef</td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#ad56c9f9907a17a032615bc91948af8ac">default_event</a>() const </td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00134.html#a58223d7beae8a861b64812e024ebaa42">dump</a>(::std::ostream &amp;os=::std::cout) const </td><td><a class="el" href="a00134.html">sc_core::sc_object</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#a5df67f764af3effda458a95a91c6f128">end_of_elaboration</a>()</td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00152.html#aec39c7c931426fc6a5c4bb602e6a540c">end_of_simulation</a>()</td><td><a class="el" href="a00152.html">sc_core::sc_port_base</a></td><td><code> [protected, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#a7df112416b2666e86e83eccc70e2ffe9">event</a>() const </td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00134.html#a3ab019ec6f4a4fabc9336d63a0f82867">get_attribute</a>(const std::string &amp;name_)</td><td><a class="el" href="a00134.html">sc_core::sc_object</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="a00134.html#a7fba52d565a82fef58c5802290e49cf2">get_attribute</a>(const std::string &amp;name_) const </td><td><a class="el" href="a00134.html">sc_core::sc_object</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="a00134.html#a8fc7a563054f5ac9852e391ef99c1c4d">get_child_events</a>() const </td><td><a class="el" href="a00134.html">sc_core::sc_object</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00134.html#a014068656d263b6dd5c32d407ce9b1e1">get_child_objects</a>() const </td><td><a class="el" href="a00134.html">sc_core::sc_object</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00151.html#ad6373bee0268e014df2ca1ab1e9fa88a">get_interface</a>(int iface_i) const</td><td><a class="el" href="a00151.html">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00151.html#ab0fd6b672c20d321f5848acb7601f5a3">get_interface</a>(int iface_i)</td><td><a class="el" href="a00151.html">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00151.html#a1855025b663a19cae7646497cfea75ff">get_interface</a>()</td><td><a class="el" href="a00151.html">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00151.html#aef82bbcefc4aa9cccc6b1f494ccc4767">get_interface</a>() const</td><td><a class="el" href="a00151.html">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00151.html#a213020a78919b2200687707d6dfc98e3">get_interface_type</a>() const</td><td><a class="el" href="a00151.html">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00134.html#aefddf6fb7de97f55261afe6419a7b89f">get_parent</a>() const </td><td><a class="el" href="a00134.html">sc_core::sc_object</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="a00134.html#a783aa38fd1c5861d1c201de99376fe7e">get_parent_object</a>() const </td><td><a class="el" href="a00134.html">sc_core::sc_object</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#addd00980cdd3cb34c75521b590221cfc">if_type</a> typedef</td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#a3c082416c94c26881c97e522e048e14e">in_if_type</a> typedef</td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#a745e367c5234a741396cc7266805c8dd">in_port_type</a> typedef</td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#a728be270ddb616be5e7bf71f54ca7aea">initialize</a>(const data_type &amp;value_)</td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#a9ce9f33232e45ba995812402063e3b22">initialize</a>(const in_if_type &amp;interface_)</td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#aef7b661c0b2133fed0d334a299d9b443">inout_if_type</a> typedef</td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#a81793fdf3674de8e28110068ef69b6b7">inout_port_type</a> typedef</td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#aa3c8f8421bcde67e9ab1b459b892e701">kind</a>() const </td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00152.html#aa8b1c991b599ac1fed5bdf1898ff51e5">m_bind_info</a></td><td><a class="el" href="a00152.html">sc_core::sc_port_base</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#a6568b850e2fc01f529ea8766f0f39ba5">m_init_val</a></td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#abdb0e87723de6f92d35b5c7380b2825d">m_traces</a></td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [mutable, protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00151.html#a46de5a6b71dc57ee395d7e1562e2f32a">make_sensitive</a>(sc_thread_handle, sc_event_finder *=0) const</td><td><a class="el" href="a00151.html">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a></td><td><code> [protected, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00151.html#afee63c9e835d1d459d8ed5a1c51468b4">make_sensitive</a>(sc_method_handle, sc_event_finder *=0) const</td><td><a class="el" href="a00151.html">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a></td><td><code> [protected, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00134.html#a4295b4d20e13248eb6780311b99a56fd">name</a>() const </td><td><a class="el" href="a00134.html">sc_core::sc_object</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#a1aac7a18195a6bb3efc58131c7fa98f9">neg</a>() const </td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#ad79385e6ad6406b27c4cb011be4783aa">negedge</a>() const </td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#aee4bb686d4f2b0234d26a96871f51511">negedge_event</a>() const </td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00134.html#a33eff37e876cf8db10d0d339cf029200">num_attributes</a>() const </td><td><a class="el" href="a00134.html">sc_core::sc_object</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#acf13bd5f7da3c8715f93f2a7e35dc916">operator const data_type &amp;</a>() const </td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00151.html#aaadb0a30f3d3760dbe02ffe7ff7bb2f9">operator()</a>(sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &amp;interface_)</td><td><a class="el" href="a00151.html">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00151.html#a4bb01c2a2ce925e91069fbe9f733091c">operator()</a>(port_type &amp;parent_)</td><td><a class="el" href="a00151.html">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00151.html#a19f1c46c4ab383654369c8b9654b7745">operator-&gt;</a>()</td><td><a class="el" href="a00151.html">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="a00151.html#a672e4b63f6f727577a06987cddaaaef5">operator-&gt;</a>() const</td><td><a class="el" href="a00151.html">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#a8ead229a6d7caf7bcc9969a7d60eb18f">operator=</a>(const data_type &amp;value_)</td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#a5bbc08cf81ac85664ae5f2f834890030">operator=</a>(const in_if_type &amp;interface_)</td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#a73cca5dfe9b182d945a3a57c8b2adc0d">operator=</a>(const in_port_type &amp;port_)</td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#a3de5daeb36880618964d43ee8435e1be">operator=</a>(const inout_port_type &amp;port_)</td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#af4e32d16f1fa9e74e58e872340b3c729">operator=</a>(const this_type &amp;port_)</td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00151.html#a40e7d0e11029081f7c227ef16a808d5f">operator[]</a>(int index_)</td><td><a class="el" href="a00151.html">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00151.html#aa2effbae3bf0be8aee5dc57db38ead09">operator[]</a>(int index_) const</td><td><a class="el" href="a00151.html">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00134.html#a38a53f30a8719f77e35df8965845819e">phase_cb_mask</a> typedef</td><td><a class="el" href="a00134.html">sc_core::sc_object</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="a00151.html#a15b71cc19c23d5791ab075368422c873">port_type</a> typedef</td><td><a class="el" href="a00151.html">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#ac0fdfa98c38de8fbe1c4656bf53ce526">pos</a>() const </td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#af7adee661de1bfad55edc6a24e8b8862">posedge</a>() const </td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#a9b33e7142a042d34b3f925e724e4d2c3">posedge_event</a>() const </td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00134.html#a28f02adef2e6d747062ba74e23464821">print</a>(::std::ostream &amp;os=::std::cout) const </td><td><a class="el" href="a00134.html">sc_core::sc_object</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#a5803c1c74664191be3227fb69239031b">read</a>() const </td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00134.html#a98573c57438867b3373d5c09c5aefbc2">register_simulation_phase_callback</a>(phase_cb_mask)</td><td><a class="el" href="a00134.html">sc_core::sc_object</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00134.html#a812edfdd89e6536ff7e479bbe7296cc6">remove_all_attributes</a>()</td><td><a class="el" href="a00134.html">sc_core::sc_object</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="a00134.html#a92e37b69b294df8dc86fdd57d7328eb7">remove_attribute</a>(const std::string &amp;name_)</td><td><a class="el" href="a00134.html">sc_core::sc_object</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="a00134.html#a3e1c8fe2344ba4a074caf02038cc1745">remove_child_event</a>(sc_event *event_p)</td><td><a class="el" href="a00134.html">sc_core::sc_object</a></td><td><code> [protected, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00134.html#a79b493824069d6fccab14fc8d12f7648">remove_child_object</a>(sc_object *object_p)</td><td><a class="el" href="a00134.html">sc_core::sc_object</a></td><td><code> [protected, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#aaa8d65c224d9c5399e8b8687f2557c74">remove_traces</a>() const </td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00152.html#ab465a2d9848dbe58124901d81152fc66">report_error</a>(const char *id, const char *add_msg=0) const </td><td><a class="el" href="a00152.html">sc_core::sc_port_base</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#a3d08ba03fbe491926b48e73d6eae2fe4">sc_inout</a>()</td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#a36e486f12b221229b2ec24fc6aa909c0">sc_inout</a>(const char *name_)</td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [inline, explicit]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#acc2dde598e79d65213097725091dc69f">sc_inout</a>(inout_if_type &amp;interface_)</td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [inline, explicit]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#a376008a368eebcd2f04cc5e80df36abe">sc_inout</a>(const char *name_, inout_if_type &amp;interface_)</td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#a6e1b4fd944afda05bae54849b417b728">sc_inout</a>(inout_port_type &amp;parent_)</td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [inline, explicit]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#accefb60ef0a17a5ae90f22e7a2b0c0d3">sc_inout</a>(const char *name_, inout_port_type &amp;parent_)</td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#a07ba3e22e60a02cda90d17832a01c7bd">sc_inout</a>(this_type &amp;parent_)</td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#af16573f2a270337ecebbd3fe38dc2a99">sc_inout</a>(const char *name_, this_type &amp;parent_)</td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00134.html#a3369d21ab73ffa0f2d27be6cf11b6759">sc_object</a>()</td><td><a class="el" href="a00134.html">sc_core::sc_object</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00134.html#ac094446cdc95b8606ace0c8e301af6b7">sc_object</a>(const char *nm)</td><td><a class="el" href="a00134.html">sc_core::sc_object</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00134.html#a367fc3501af7bef3a11017a28a9fdcca">sc_object</a>(const sc_object &amp;)</td><td><a class="el" href="a00134.html">sc_core::sc_object</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00150.html#a5d5899d71f4b216585ef575d3ba248e0">sc_port</a>()</td><td><a class="el" href="a00150.html">sc_core::sc_port&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt;, 1, SC_ONE_OR_MORE_BOUND &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00150.html#aae2c9e3615c8deb2dd920a6bc40b08f6">sc_port</a>(const char *name_)</td><td><a class="el" href="a00150.html">sc_core::sc_port&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt;, 1, SC_ONE_OR_MORE_BOUND &gt;</a></td><td><code> [inline, explicit]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00150.html#a9c73c08ae2a2b0202068ab4b057bfff4">sc_port</a>(sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &amp;interface_)</td><td><a class="el" href="a00150.html">sc_core::sc_port&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt;, 1, SC_ONE_OR_MORE_BOUND &gt;</a></td><td><code> [inline, explicit]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00150.html#a40e00d99862a802c41d03ee21bbf584f">sc_port</a>(const char *name_, sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &amp;interface_)</td><td><a class="el" href="a00150.html">sc_core::sc_port&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt;, 1, SC_ONE_OR_MORE_BOUND &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00150.html#a319319fb574eebe704360721eac2c068">sc_port</a>(base_type &amp;parent_)</td><td><a class="el" href="a00150.html">sc_core::sc_port&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt;, 1, SC_ONE_OR_MORE_BOUND &gt;</a></td><td><code> [inline, explicit]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00150.html#afc783861f40f24b01ca82b47cbfb14b2">sc_port</a>(const char *name_, base_type &amp;parent_)</td><td><a class="el" href="a00150.html">sc_core::sc_port&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt;, 1, SC_ONE_OR_MORE_BOUND &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00150.html#a1ed164b1004e278a406559a51effa3ca">sc_port</a>(this_type &amp;parent_)</td><td><a class="el" href="a00150.html">sc_core::sc_port&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt;, 1, SC_ONE_OR_MORE_BOUND &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00150.html#a0a4aea5992c1e325612f225d77743335">sc_port</a>(const char *name_, this_type &amp;parent_)</td><td><a class="el" href="a00150.html">sc_core::sc_port&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt;, 1, SC_ONE_OR_MORE_BOUND &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00151.html#a0d86878f1170c7db006778082535906a">sc_port_b</a>(int max_size_, sc_port_policy policy=SC_ONE_OR_MORE_BOUND)</td><td><a class="el" href="a00151.html">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a></td><td><code> [inline, explicit, protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00151.html#a7c1c20d80257de1e0d282cb2cfe298df">sc_port_b</a>(const char *name_, int max_size_, sc_port_policy policy=SC_ONE_OR_MORE_BOUND)</td><td><a class="el" href="a00151.html">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a></td><td><code> [inline, protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00152.html#a49a2335e1b3f7058c1f9445151874d1e">sc_port_base</a>(int max_size_, sc_port_policy policy=SC_ONE_OR_MORE_BOUND)</td><td><a class="el" href="a00152.html">sc_core::sc_port_base</a></td><td><code> [explicit, protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00152.html#a2128f4445171e7625633365906ab012c">sc_port_base</a>(const char *name_, int max_size_, sc_port_policy policy=SC_ONE_OR_MORE_BOUND)</td><td><a class="el" href="a00152.html">sc_core::sc_port_base</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00151.html#ad3d4027e6ef16484903fcd92f865519d">sc_sensitive</a> class</td><td><a class="el" href="a00151.html">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a></td><td><code> [friend]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00151.html#a98963a9ab02b155f3cb5061dcdbbb1b5">sc_sensitive_neg</a> class</td><td><a class="el" href="a00151.html">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a></td><td><code> [friend]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00151.html#a83751c37d469e63b83c9a1e209b7319b">sc_sensitive_pos</a> class</td><td><a class="el" href="a00151.html">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a></td><td><code> [friend]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00134.html#aeb8eac71a1994b37802cc1f62c6480bf">simcontext</a>() const </td><td><a class="el" href="a00134.html">sc_core::sc_object</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00151.html#ab9cf596103926fbccd9607a0e6407199">size</a>() const</td><td><a class="el" href="a00151.html">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00152.html#a262b9ec042009301a6a170b8258245e1">start_of_simulation</a>()</td><td><a class="el" href="a00152.html">sc_core::sc_port_base</a></td><td><code> [protected, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#a74bd6f85e7786c16361a12985752ca8d">this_type</a> typedef</td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="a00134.html#a4f75d4b26509e4061f162d95f9956613">trace</a>(sc_trace_file *tf) const </td><td><a class="el" href="a00134.html">sc_core::sc_object</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00134.html#ab7e23f225ea242450a151b390d28c872">unregister_simulation_phase_callback</a>(phase_cb_mask)</td><td><a class="el" href="a00134.html">sc_core::sc_object</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#a3488d7c2e987e4f2314aa78a9e1968b8">value_changed</a>() const </td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#a8d3c14fa810fa449d48a95ce6be9dab6">value_changed_event</a>() const </td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00151.html#a6b530248b9c4ca08da914b0f9b70c072">vbind</a>(sc_interface &amp;)</td><td><a class="el" href="a00151.html">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a></td><td><code> [protected, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00151.html#aaf4a3b72b61e007e45e196320a2c9069">vbind</a>(sc_port_base &amp;)</td><td><a class="el" href="a00151.html">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a></td><td><code> [protected, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00152.html#a5c3b274e098183ded49dddee80a60faa">sc_core::sc_port_base::vbind</a>(sc_port_base &amp;)=0</td><td><a class="el" href="a00152.html">sc_core::sc_port_base</a></td><td><code> [protected, pure virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#a4722bb728f5dd253da7a06cf2260f447">write</a>(const data_type &amp;value_)</td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00104.html#a76e2ff3ae3f4756e4e5da7a43648cf1c">~sc_inout</a>()</td><td><a class="el" href="a00104.html">sc_core::sc_inout&lt; sc_dt::sc_logic &gt;</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00134.html#a5b861716606ce329ee9a16b6d8f13e28">~sc_object</a>()</td><td><a class="el" href="a00134.html">sc_core::sc_object</a></td><td><code> [protected, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00150.html#a05ed24ccefa54ef482f24285caa6f1ef">~sc_port</a>()</td><td><a class="el" href="a00150.html">sc_core::sc_port&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt;, 1, SC_ONE_OR_MORE_BOUND &gt;</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00151.html#a7bd4000f6457ef6c6a8c7b6073d7e71b">~sc_port_b</a>()</td><td><a class="el" href="a00151.html">sc_core::sc_port_b&lt; sc_signal_inout_if&lt; sc_dt::sc_logic &gt; &gt;</a></td><td><code> [inline, protected, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="a00152.html#a2b8424bc3b800e4ed426183fbbdb0d41">~sc_port_base</a>()</td><td><a class="el" href="a00152.html">sc_core::sc_port_base</a></td><td><code> [protected, virtual]</code></td></tr>
</table></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 10 Dec 2020 for SystemCLanguage by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
