module XactTracker (
	clock,
	reset,
	io_alloc_valid,
	io_alloc_ready,
	io_alloc_xactid,
	io_alloc_entry_shift,
	io_alloc_entry_addr,
	io_alloc_entry_is_acc,
	io_alloc_entry_accumulate,
	io_alloc_entry_has_acc_bitwidth,
	io_alloc_entry_scale,
	io_alloc_entry_repeats,
	io_alloc_entry_pixel_repeats,
	io_alloc_entry_len,
	io_alloc_entry_block_stride,
	io_alloc_entry_spad_row_offset,
	io_alloc_entry_bytes_to_read,
	io_alloc_entry_cmd_id,
	io_peek_xactid,
	io_peek_pop,
	io_peek_entry_shift,
	io_peek_entry_addr,
	io_peek_entry_is_acc,
	io_peek_entry_accumulate,
	io_peek_entry_has_acc_bitwidth,
	io_peek_entry_scale,
	io_peek_entry_repeats,
	io_peek_entry_pixel_repeats,
	io_peek_entry_len,
	io_peek_entry_block_stride,
	io_peek_entry_spad_row_offset,
	io_peek_entry_bytes_to_read,
	io_peek_entry_cmd_id,
	io_busy,
	io_counter_external_values_6,
	io_counter_external_reset
);
	input clock;
	input reset;
	input io_alloc_valid;
	output wire io_alloc_ready;
	output wire [3:0] io_alloc_xactid;
	input [5:0] io_alloc_entry_shift;
	input [13:0] io_alloc_entry_addr;
	input io_alloc_entry_is_acc;
	input io_alloc_entry_accumulate;
	input io_alloc_entry_has_acc_bitwidth;
	input [31:0] io_alloc_entry_scale;
	input [15:0] io_alloc_entry_repeats;
	input [7:0] io_alloc_entry_pixel_repeats;
	input [15:0] io_alloc_entry_len;
	input [15:0] io_alloc_entry_block_stride;
	input [8:0] io_alloc_entry_spad_row_offset;
	input [6:0] io_alloc_entry_bytes_to_read;
	input io_alloc_entry_cmd_id;
	input [3:0] io_peek_xactid;
	input io_peek_pop;
	output wire [5:0] io_peek_entry_shift;
	output wire [13:0] io_peek_entry_addr;
	output wire io_peek_entry_is_acc;
	output wire io_peek_entry_accumulate;
	output wire io_peek_entry_has_acc_bitwidth;
	output wire [31:0] io_peek_entry_scale;
	output wire [15:0] io_peek_entry_repeats;
	output wire [7:0] io_peek_entry_pixel_repeats;
	output wire [15:0] io_peek_entry_len;
	output wire [15:0] io_peek_entry_block_stride;
	output wire [8:0] io_peek_entry_spad_row_offset;
	output wire [6:0] io_peek_entry_bytes_to_read;
	output wire io_peek_entry_cmd_id;
	output wire io_busy;
	output wire [31:0] io_counter_external_values_6;
	input io_counter_external_reset;
	reg entries_0_valid;
	reg [5:0] entries_0_bits_shift;
	reg [13:0] entries_0_bits_addr;
	reg entries_0_bits_is_acc;
	reg entries_0_bits_accumulate;
	reg entries_0_bits_has_acc_bitwidth;
	reg [31:0] entries_0_bits_scale;
	reg [15:0] entries_0_bits_repeats;
	reg [7:0] entries_0_bits_pixel_repeats;
	reg [15:0] entries_0_bits_len;
	reg [15:0] entries_0_bits_block_stride;
	reg [8:0] entries_0_bits_spad_row_offset;
	reg [6:0] entries_0_bits_bytes_to_read;
	reg entries_0_bits_cmd_id;
	reg entries_1_valid;
	reg [5:0] entries_1_bits_shift;
	reg [13:0] entries_1_bits_addr;
	reg entries_1_bits_is_acc;
	reg entries_1_bits_accumulate;
	reg entries_1_bits_has_acc_bitwidth;
	reg [31:0] entries_1_bits_scale;
	reg [15:0] entries_1_bits_repeats;
	reg [7:0] entries_1_bits_pixel_repeats;
	reg [15:0] entries_1_bits_len;
	reg [15:0] entries_1_bits_block_stride;
	reg [8:0] entries_1_bits_spad_row_offset;
	reg [6:0] entries_1_bits_bytes_to_read;
	reg entries_1_bits_cmd_id;
	reg entries_2_valid;
	reg [5:0] entries_2_bits_shift;
	reg [13:0] entries_2_bits_addr;
	reg entries_2_bits_is_acc;
	reg entries_2_bits_accumulate;
	reg entries_2_bits_has_acc_bitwidth;
	reg [31:0] entries_2_bits_scale;
	reg [15:0] entries_2_bits_repeats;
	reg [7:0] entries_2_bits_pixel_repeats;
	reg [15:0] entries_2_bits_len;
	reg [15:0] entries_2_bits_block_stride;
	reg [8:0] entries_2_bits_spad_row_offset;
	reg [6:0] entries_2_bits_bytes_to_read;
	reg entries_2_bits_cmd_id;
	reg entries_3_valid;
	reg [5:0] entries_3_bits_shift;
	reg [13:0] entries_3_bits_addr;
	reg entries_3_bits_is_acc;
	reg entries_3_bits_accumulate;
	reg entries_3_bits_has_acc_bitwidth;
	reg [31:0] entries_3_bits_scale;
	reg [15:0] entries_3_bits_repeats;
	reg [7:0] entries_3_bits_pixel_repeats;
	reg [15:0] entries_3_bits_len;
	reg [15:0] entries_3_bits_block_stride;
	reg [8:0] entries_3_bits_spad_row_offset;
	reg [6:0] entries_3_bits_bytes_to_read;
	reg entries_3_bits_cmd_id;
	reg entries_4_valid;
	reg [5:0] entries_4_bits_shift;
	reg [13:0] entries_4_bits_addr;
	reg entries_4_bits_is_acc;
	reg entries_4_bits_accumulate;
	reg entries_4_bits_has_acc_bitwidth;
	reg [31:0] entries_4_bits_scale;
	reg [15:0] entries_4_bits_repeats;
	reg [7:0] entries_4_bits_pixel_repeats;
	reg [15:0] entries_4_bits_len;
	reg [15:0] entries_4_bits_block_stride;
	reg [8:0] entries_4_bits_spad_row_offset;
	reg [6:0] entries_4_bits_bytes_to_read;
	reg entries_4_bits_cmd_id;
	reg entries_5_valid;
	reg [5:0] entries_5_bits_shift;
	reg [13:0] entries_5_bits_addr;
	reg entries_5_bits_is_acc;
	reg entries_5_bits_accumulate;
	reg entries_5_bits_has_acc_bitwidth;
	reg [31:0] entries_5_bits_scale;
	reg [15:0] entries_5_bits_repeats;
	reg [7:0] entries_5_bits_pixel_repeats;
	reg [15:0] entries_5_bits_len;
	reg [15:0] entries_5_bits_block_stride;
	reg [8:0] entries_5_bits_spad_row_offset;
	reg [6:0] entries_5_bits_bytes_to_read;
	reg entries_5_bits_cmd_id;
	reg entries_6_valid;
	reg [5:0] entries_6_bits_shift;
	reg [13:0] entries_6_bits_addr;
	reg entries_6_bits_is_acc;
	reg entries_6_bits_accumulate;
	reg entries_6_bits_has_acc_bitwidth;
	reg [31:0] entries_6_bits_scale;
	reg [15:0] entries_6_bits_repeats;
	reg [7:0] entries_6_bits_pixel_repeats;
	reg [15:0] entries_6_bits_len;
	reg [15:0] entries_6_bits_block_stride;
	reg [8:0] entries_6_bits_spad_row_offset;
	reg [6:0] entries_6_bits_bytes_to_read;
	reg entries_6_bits_cmd_id;
	reg entries_7_valid;
	reg [5:0] entries_7_bits_shift;
	reg [13:0] entries_7_bits_addr;
	reg entries_7_bits_is_acc;
	reg entries_7_bits_accumulate;
	reg entries_7_bits_has_acc_bitwidth;
	reg [31:0] entries_7_bits_scale;
	reg [15:0] entries_7_bits_repeats;
	reg [7:0] entries_7_bits_pixel_repeats;
	reg [15:0] entries_7_bits_len;
	reg [15:0] entries_7_bits_block_stride;
	reg [8:0] entries_7_bits_spad_row_offset;
	reg [6:0] entries_7_bits_bytes_to_read;
	reg entries_7_bits_cmd_id;
	reg entries_8_valid;
	reg [5:0] entries_8_bits_shift;
	reg [13:0] entries_8_bits_addr;
	reg entries_8_bits_is_acc;
	reg entries_8_bits_accumulate;
	reg entries_8_bits_has_acc_bitwidth;
	reg [31:0] entries_8_bits_scale;
	reg [15:0] entries_8_bits_repeats;
	reg [7:0] entries_8_bits_pixel_repeats;
	reg [15:0] entries_8_bits_len;
	reg [15:0] entries_8_bits_block_stride;
	reg [8:0] entries_8_bits_spad_row_offset;
	reg [6:0] entries_8_bits_bytes_to_read;
	reg entries_8_bits_cmd_id;
	reg entries_9_valid;
	reg [5:0] entries_9_bits_shift;
	reg [13:0] entries_9_bits_addr;
	reg entries_9_bits_is_acc;
	reg entries_9_bits_accumulate;
	reg entries_9_bits_has_acc_bitwidth;
	reg [31:0] entries_9_bits_scale;
	reg [15:0] entries_9_bits_repeats;
	reg [7:0] entries_9_bits_pixel_repeats;
	reg [15:0] entries_9_bits_len;
	reg [15:0] entries_9_bits_block_stride;
	reg [8:0] entries_9_bits_spad_row_offset;
	reg [6:0] entries_9_bits_bytes_to_read;
	reg entries_9_bits_cmd_id;
	reg entries_10_valid;
	reg [5:0] entries_10_bits_shift;
	reg [13:0] entries_10_bits_addr;
	reg entries_10_bits_is_acc;
	reg entries_10_bits_accumulate;
	reg entries_10_bits_has_acc_bitwidth;
	reg [31:0] entries_10_bits_scale;
	reg [15:0] entries_10_bits_repeats;
	reg [7:0] entries_10_bits_pixel_repeats;
	reg [15:0] entries_10_bits_len;
	reg [15:0] entries_10_bits_block_stride;
	reg [8:0] entries_10_bits_spad_row_offset;
	reg [6:0] entries_10_bits_bytes_to_read;
	reg entries_10_bits_cmd_id;
	reg entries_11_valid;
	reg [5:0] entries_11_bits_shift;
	reg [13:0] entries_11_bits_addr;
	reg entries_11_bits_is_acc;
	reg entries_11_bits_accumulate;
	reg entries_11_bits_has_acc_bitwidth;
	reg [31:0] entries_11_bits_scale;
	reg [15:0] entries_11_bits_repeats;
	reg [7:0] entries_11_bits_pixel_repeats;
	reg [15:0] entries_11_bits_len;
	reg [15:0] entries_11_bits_block_stride;
	reg [8:0] entries_11_bits_spad_row_offset;
	reg [6:0] entries_11_bits_bytes_to_read;
	reg entries_11_bits_cmd_id;
	reg entries_12_valid;
	reg [5:0] entries_12_bits_shift;
	reg [13:0] entries_12_bits_addr;
	reg entries_12_bits_is_acc;
	reg entries_12_bits_accumulate;
	reg entries_12_bits_has_acc_bitwidth;
	reg [31:0] entries_12_bits_scale;
	reg [15:0] entries_12_bits_repeats;
	reg [7:0] entries_12_bits_pixel_repeats;
	reg [15:0] entries_12_bits_len;
	reg [15:0] entries_12_bits_block_stride;
	reg [8:0] entries_12_bits_spad_row_offset;
	reg [6:0] entries_12_bits_bytes_to_read;
	reg entries_12_bits_cmd_id;
	reg entries_13_valid;
	reg [5:0] entries_13_bits_shift;
	reg [13:0] entries_13_bits_addr;
	reg entries_13_bits_is_acc;
	reg entries_13_bits_accumulate;
	reg entries_13_bits_has_acc_bitwidth;
	reg [31:0] entries_13_bits_scale;
	reg [15:0] entries_13_bits_repeats;
	reg [7:0] entries_13_bits_pixel_repeats;
	reg [15:0] entries_13_bits_len;
	reg [15:0] entries_13_bits_block_stride;
	reg [8:0] entries_13_bits_spad_row_offset;
	reg [6:0] entries_13_bits_bytes_to_read;
	reg entries_13_bits_cmd_id;
	reg entries_14_valid;
	reg [5:0] entries_14_bits_shift;
	reg [13:0] entries_14_bits_addr;
	reg entries_14_bits_is_acc;
	reg entries_14_bits_accumulate;
	reg entries_14_bits_has_acc_bitwidth;
	reg [31:0] entries_14_bits_scale;
	reg [15:0] entries_14_bits_repeats;
	reg [7:0] entries_14_bits_pixel_repeats;
	reg [15:0] entries_14_bits_len;
	reg [15:0] entries_14_bits_block_stride;
	reg [8:0] entries_14_bits_spad_row_offset;
	reg [6:0] entries_14_bits_bytes_to_read;
	reg entries_14_bits_cmd_id;
	reg entries_15_valid;
	reg [5:0] entries_15_bits_shift;
	reg [13:0] entries_15_bits_addr;
	reg entries_15_bits_is_acc;
	reg entries_15_bits_accumulate;
	reg entries_15_bits_has_acc_bitwidth;
	reg [31:0] entries_15_bits_scale;
	reg [15:0] entries_15_bits_repeats;
	reg [7:0] entries_15_bits_pixel_repeats;
	reg [15:0] entries_15_bits_len;
	reg [15:0] entries_15_bits_block_stride;
	reg [8:0] entries_15_bits_spad_row_offset;
	reg [6:0] entries_15_bits_bytes_to_read;
	reg entries_15_bits_cmd_id;
	wire [3:0] free_entry = (entries_0_valid ? (entries_1_valid ? (entries_2_valid ? (entries_3_valid ? (entries_4_valid ? (entries_5_valid ? (entries_6_valid ? (entries_7_valid ? (entries_8_valid ? (entries_9_valid ? (entries_10_valid ? (entries_11_valid ? (entries_12_valid ? (entries_13_valid ? {3'h7, entries_14_valid} : 4'hd) : 4'hc) : 4'hb) : 4'ha) : 4'h9) : 4'h8) : 4'h7) : 4'h6) : 4'h5) : 4'h4) : 4'h3) : 4'h2) : 4'h1) : 4'h0);
	wire _io_alloc_ready_T_14 = ((((((((((((((entries_0_valid & entries_1_valid) & entries_2_valid) & entries_3_valid) & entries_4_valid) & entries_5_valid) & entries_6_valid) & entries_7_valid) & entries_8_valid) & entries_9_valid) & entries_10_valid) & entries_11_valid) & entries_12_valid) & entries_13_valid) & entries_14_valid) & entries_15_valid;
	wire [15:0] _GEN = {{entries_15_valid}, {entries_14_valid}, {entries_13_valid}, {entries_12_valid}, {entries_11_valid}, {entries_10_valid}, {entries_9_valid}, {entries_8_valid}, {entries_7_valid}, {entries_6_valid}, {entries_5_valid}, {entries_4_valid}, {entries_3_valid}, {entries_2_valid}, {entries_1_valid}, {entries_0_valid}};
	wire [95:0] _GEN_0 = {{entries_15_bits_shift}, {entries_14_bits_shift}, {entries_13_bits_shift}, {entries_12_bits_shift}, {entries_11_bits_shift}, {entries_10_bits_shift}, {entries_9_bits_shift}, {entries_8_bits_shift}, {entries_7_bits_shift}, {entries_6_bits_shift}, {entries_5_bits_shift}, {entries_4_bits_shift}, {entries_3_bits_shift}, {entries_2_bits_shift}, {entries_1_bits_shift}, {entries_0_bits_shift}};
	wire [223:0] _GEN_1 = {{entries_15_bits_addr}, {entries_14_bits_addr}, {entries_13_bits_addr}, {entries_12_bits_addr}, {entries_11_bits_addr}, {entries_10_bits_addr}, {entries_9_bits_addr}, {entries_8_bits_addr}, {entries_7_bits_addr}, {entries_6_bits_addr}, {entries_5_bits_addr}, {entries_4_bits_addr}, {entries_3_bits_addr}, {entries_2_bits_addr}, {entries_1_bits_addr}, {entries_0_bits_addr}};
	wire [15:0] _GEN_2 = {{entries_15_bits_is_acc}, {entries_14_bits_is_acc}, {entries_13_bits_is_acc}, {entries_12_bits_is_acc}, {entries_11_bits_is_acc}, {entries_10_bits_is_acc}, {entries_9_bits_is_acc}, {entries_8_bits_is_acc}, {entries_7_bits_is_acc}, {entries_6_bits_is_acc}, {entries_5_bits_is_acc}, {entries_4_bits_is_acc}, {entries_3_bits_is_acc}, {entries_2_bits_is_acc}, {entries_1_bits_is_acc}, {entries_0_bits_is_acc}};
	wire [15:0] _GEN_3 = {{entries_15_bits_accumulate}, {entries_14_bits_accumulate}, {entries_13_bits_accumulate}, {entries_12_bits_accumulate}, {entries_11_bits_accumulate}, {entries_10_bits_accumulate}, {entries_9_bits_accumulate}, {entries_8_bits_accumulate}, {entries_7_bits_accumulate}, {entries_6_bits_accumulate}, {entries_5_bits_accumulate}, {entries_4_bits_accumulate}, {entries_3_bits_accumulate}, {entries_2_bits_accumulate}, {entries_1_bits_accumulate}, {entries_0_bits_accumulate}};
	wire [15:0] _GEN_4 = {{entries_15_bits_has_acc_bitwidth}, {entries_14_bits_has_acc_bitwidth}, {entries_13_bits_has_acc_bitwidth}, {entries_12_bits_has_acc_bitwidth}, {entries_11_bits_has_acc_bitwidth}, {entries_10_bits_has_acc_bitwidth}, {entries_9_bits_has_acc_bitwidth}, {entries_8_bits_has_acc_bitwidth}, {entries_7_bits_has_acc_bitwidth}, {entries_6_bits_has_acc_bitwidth}, {entries_5_bits_has_acc_bitwidth}, {entries_4_bits_has_acc_bitwidth}, {entries_3_bits_has_acc_bitwidth}, {entries_2_bits_has_acc_bitwidth}, {entries_1_bits_has_acc_bitwidth}, {entries_0_bits_has_acc_bitwidth}};
	wire [511:0] _GEN_5 = {{entries_15_bits_scale}, {entries_14_bits_scale}, {entries_13_bits_scale}, {entries_12_bits_scale}, {entries_11_bits_scale}, {entries_10_bits_scale}, {entries_9_bits_scale}, {entries_8_bits_scale}, {entries_7_bits_scale}, {entries_6_bits_scale}, {entries_5_bits_scale}, {entries_4_bits_scale}, {entries_3_bits_scale}, {entries_2_bits_scale}, {entries_1_bits_scale}, {entries_0_bits_scale}};
	wire [255:0] _GEN_6 = {{entries_15_bits_repeats}, {entries_14_bits_repeats}, {entries_13_bits_repeats}, {entries_12_bits_repeats}, {entries_11_bits_repeats}, {entries_10_bits_repeats}, {entries_9_bits_repeats}, {entries_8_bits_repeats}, {entries_7_bits_repeats}, {entries_6_bits_repeats}, {entries_5_bits_repeats}, {entries_4_bits_repeats}, {entries_3_bits_repeats}, {entries_2_bits_repeats}, {entries_1_bits_repeats}, {entries_0_bits_repeats}};
	wire [127:0] _GEN_7 = {{entries_15_bits_pixel_repeats}, {entries_14_bits_pixel_repeats}, {entries_13_bits_pixel_repeats}, {entries_12_bits_pixel_repeats}, {entries_11_bits_pixel_repeats}, {entries_10_bits_pixel_repeats}, {entries_9_bits_pixel_repeats}, {entries_8_bits_pixel_repeats}, {entries_7_bits_pixel_repeats}, {entries_6_bits_pixel_repeats}, {entries_5_bits_pixel_repeats}, {entries_4_bits_pixel_repeats}, {entries_3_bits_pixel_repeats}, {entries_2_bits_pixel_repeats}, {entries_1_bits_pixel_repeats}, {entries_0_bits_pixel_repeats}};
	wire [255:0] _GEN_8 = {{entries_15_bits_len}, {entries_14_bits_len}, {entries_13_bits_len}, {entries_12_bits_len}, {entries_11_bits_len}, {entries_10_bits_len}, {entries_9_bits_len}, {entries_8_bits_len}, {entries_7_bits_len}, {entries_6_bits_len}, {entries_5_bits_len}, {entries_4_bits_len}, {entries_3_bits_len}, {entries_2_bits_len}, {entries_1_bits_len}, {entries_0_bits_len}};
	wire [255:0] _GEN_9 = {{entries_15_bits_block_stride}, {entries_14_bits_block_stride}, {entries_13_bits_block_stride}, {entries_12_bits_block_stride}, {entries_11_bits_block_stride}, {entries_10_bits_block_stride}, {entries_9_bits_block_stride}, {entries_8_bits_block_stride}, {entries_7_bits_block_stride}, {entries_6_bits_block_stride}, {entries_5_bits_block_stride}, {entries_4_bits_block_stride}, {entries_3_bits_block_stride}, {entries_2_bits_block_stride}, {entries_1_bits_block_stride}, {entries_0_bits_block_stride}};
	wire [143:0] _GEN_10 = {{entries_15_bits_spad_row_offset}, {entries_14_bits_spad_row_offset}, {entries_13_bits_spad_row_offset}, {entries_12_bits_spad_row_offset}, {entries_11_bits_spad_row_offset}, {entries_10_bits_spad_row_offset}, {entries_9_bits_spad_row_offset}, {entries_8_bits_spad_row_offset}, {entries_7_bits_spad_row_offset}, {entries_6_bits_spad_row_offset}, {entries_5_bits_spad_row_offset}, {entries_4_bits_spad_row_offset}, {entries_3_bits_spad_row_offset}, {entries_2_bits_spad_row_offset}, {entries_1_bits_spad_row_offset}, {entries_0_bits_spad_row_offset}};
	wire [111:0] _GEN_11 = {{entries_15_bits_bytes_to_read}, {entries_14_bits_bytes_to_read}, {entries_13_bits_bytes_to_read}, {entries_12_bits_bytes_to_read}, {entries_11_bits_bytes_to_read}, {entries_10_bits_bytes_to_read}, {entries_9_bits_bytes_to_read}, {entries_8_bits_bytes_to_read}, {entries_7_bits_bytes_to_read}, {entries_6_bits_bytes_to_read}, {entries_5_bits_bytes_to_read}, {entries_4_bits_bytes_to_read}, {entries_3_bits_bytes_to_read}, {entries_2_bits_bytes_to_read}, {entries_1_bits_bytes_to_read}, {entries_0_bits_bytes_to_read}};
	wire [15:0] _GEN_12 = {{entries_15_bits_cmd_id}, {entries_14_bits_cmd_id}, {entries_13_bits_cmd_id}, {entries_12_bits_cmd_id}, {entries_11_bits_cmd_id}, {entries_10_bits_cmd_id}, {entries_9_bits_cmd_id}, {entries_8_bits_cmd_id}, {entries_7_bits_cmd_id}, {entries_6_bits_cmd_id}, {entries_5_bits_cmd_id}, {entries_4_bits_cmd_id}, {entries_3_bits_cmd_id}, {entries_2_bits_cmd_id}, {entries_1_bits_cmd_id}, {entries_0_bits_cmd_id}};
	wire _GEN_13 = io_peek_pop & ~reset;
	always @(posedge clock)
		if (_GEN_13 & ~_GEN[io_peek_xactid]) begin
// synopsys translate_off
			$error("Assertion failed\n    at XactTracker.scala:84 assert(entries(io.peek.xactid).valid)\n");
// synopsys translate_on
// synopsys translate_off
			$fatal;
// synopsys translate_on
		end
	reg [31:0] total_latency;
	wire _GEN_14 = io_alloc_valid & ~_io_alloc_ready_T_14;
	wire _GEN_15 = _GEN_14 & (free_entry == 4'h0);
	wire _GEN_16 = _GEN_14 & (free_entry == 4'h1);
	wire _GEN_17 = _GEN_14 & (free_entry == 4'h2);
	wire _GEN_18 = _GEN_14 & (free_entry == 4'h3);
	wire _GEN_19 = _GEN_14 & (free_entry == 4'h4);
	wire _GEN_20 = _GEN_14 & (free_entry == 4'h5);
	wire _GEN_21 = _GEN_14 & (free_entry == 4'h6);
	wire _GEN_22 = _GEN_14 & (free_entry == 4'h7);
	wire _GEN_23 = _GEN_14 & (free_entry == 4'h8);
	wire _GEN_24 = _GEN_14 & (free_entry == 4'h9);
	wire _GEN_25 = _GEN_14 & (free_entry == 4'ha);
	wire _GEN_26 = _GEN_14 & (free_entry == 4'hb);
	wire _GEN_27 = _GEN_14 & (free_entry == 4'hc);
	wire _GEN_28 = _GEN_14 & (free_entry == 4'hd);
	wire _GEN_29 = _GEN_14 & (free_entry == 4'he);
	wire _GEN_30 = _GEN_14 & &free_entry;
	always @(posedge clock) begin
		if (_GEN_13) begin : assert__assert
			
		end
		entries_0_valid <= ~(reset | (io_peek_pop & (io_peek_xactid == 4'h0))) & (_GEN_15 | entries_0_valid);
		if (_GEN_15) begin
			entries_0_bits_shift <= io_alloc_entry_shift;
			entries_0_bits_addr <= io_alloc_entry_addr;
			entries_0_bits_is_acc <= io_alloc_entry_is_acc;
			entries_0_bits_accumulate <= io_alloc_entry_accumulate;
			entries_0_bits_has_acc_bitwidth <= io_alloc_entry_has_acc_bitwidth;
			entries_0_bits_scale <= io_alloc_entry_scale;
			entries_0_bits_repeats <= io_alloc_entry_repeats;
			entries_0_bits_pixel_repeats <= io_alloc_entry_pixel_repeats;
			entries_0_bits_len <= io_alloc_entry_len;
			entries_0_bits_block_stride <= io_alloc_entry_block_stride;
			entries_0_bits_spad_row_offset <= io_alloc_entry_spad_row_offset;
			entries_0_bits_bytes_to_read <= io_alloc_entry_bytes_to_read;
			entries_0_bits_cmd_id <= io_alloc_entry_cmd_id;
		end
		entries_1_valid <= ~(reset | (io_peek_pop & (io_peek_xactid == 4'h1))) & (_GEN_16 | entries_1_valid);
		if (_GEN_16) begin
			entries_1_bits_shift <= io_alloc_entry_shift;
			entries_1_bits_addr <= io_alloc_entry_addr;
			entries_1_bits_is_acc <= io_alloc_entry_is_acc;
			entries_1_bits_accumulate <= io_alloc_entry_accumulate;
			entries_1_bits_has_acc_bitwidth <= io_alloc_entry_has_acc_bitwidth;
			entries_1_bits_scale <= io_alloc_entry_scale;
			entries_1_bits_repeats <= io_alloc_entry_repeats;
			entries_1_bits_pixel_repeats <= io_alloc_entry_pixel_repeats;
			entries_1_bits_len <= io_alloc_entry_len;
			entries_1_bits_block_stride <= io_alloc_entry_block_stride;
			entries_1_bits_spad_row_offset <= io_alloc_entry_spad_row_offset;
			entries_1_bits_bytes_to_read <= io_alloc_entry_bytes_to_read;
			entries_1_bits_cmd_id <= io_alloc_entry_cmd_id;
		end
		entries_2_valid <= ~(reset | (io_peek_pop & (io_peek_xactid == 4'h2))) & (_GEN_17 | entries_2_valid);
		if (_GEN_17) begin
			entries_2_bits_shift <= io_alloc_entry_shift;
			entries_2_bits_addr <= io_alloc_entry_addr;
			entries_2_bits_is_acc <= io_alloc_entry_is_acc;
			entries_2_bits_accumulate <= io_alloc_entry_accumulate;
			entries_2_bits_has_acc_bitwidth <= io_alloc_entry_has_acc_bitwidth;
			entries_2_bits_scale <= io_alloc_entry_scale;
			entries_2_bits_repeats <= io_alloc_entry_repeats;
			entries_2_bits_pixel_repeats <= io_alloc_entry_pixel_repeats;
			entries_2_bits_len <= io_alloc_entry_len;
			entries_2_bits_block_stride <= io_alloc_entry_block_stride;
			entries_2_bits_spad_row_offset <= io_alloc_entry_spad_row_offset;
			entries_2_bits_bytes_to_read <= io_alloc_entry_bytes_to_read;
			entries_2_bits_cmd_id <= io_alloc_entry_cmd_id;
		end
		entries_3_valid <= ~(reset | (io_peek_pop & (io_peek_xactid == 4'h3))) & (_GEN_18 | entries_3_valid);
		if (_GEN_18) begin
			entries_3_bits_shift <= io_alloc_entry_shift;
			entries_3_bits_addr <= io_alloc_entry_addr;
			entries_3_bits_is_acc <= io_alloc_entry_is_acc;
			entries_3_bits_accumulate <= io_alloc_entry_accumulate;
			entries_3_bits_has_acc_bitwidth <= io_alloc_entry_has_acc_bitwidth;
			entries_3_bits_scale <= io_alloc_entry_scale;
			entries_3_bits_repeats <= io_alloc_entry_repeats;
			entries_3_bits_pixel_repeats <= io_alloc_entry_pixel_repeats;
			entries_3_bits_len <= io_alloc_entry_len;
			entries_3_bits_block_stride <= io_alloc_entry_block_stride;
			entries_3_bits_spad_row_offset <= io_alloc_entry_spad_row_offset;
			entries_3_bits_bytes_to_read <= io_alloc_entry_bytes_to_read;
			entries_3_bits_cmd_id <= io_alloc_entry_cmd_id;
		end
		entries_4_valid <= ~(reset | (io_peek_pop & (io_peek_xactid == 4'h4))) & (_GEN_19 | entries_4_valid);
		if (_GEN_19) begin
			entries_4_bits_shift <= io_alloc_entry_shift;
			entries_4_bits_addr <= io_alloc_entry_addr;
			entries_4_bits_is_acc <= io_alloc_entry_is_acc;
			entries_4_bits_accumulate <= io_alloc_entry_accumulate;
			entries_4_bits_has_acc_bitwidth <= io_alloc_entry_has_acc_bitwidth;
			entries_4_bits_scale <= io_alloc_entry_scale;
			entries_4_bits_repeats <= io_alloc_entry_repeats;
			entries_4_bits_pixel_repeats <= io_alloc_entry_pixel_repeats;
			entries_4_bits_len <= io_alloc_entry_len;
			entries_4_bits_block_stride <= io_alloc_entry_block_stride;
			entries_4_bits_spad_row_offset <= io_alloc_entry_spad_row_offset;
			entries_4_bits_bytes_to_read <= io_alloc_entry_bytes_to_read;
			entries_4_bits_cmd_id <= io_alloc_entry_cmd_id;
		end
		entries_5_valid <= ~(reset | (io_peek_pop & (io_peek_xactid == 4'h5))) & (_GEN_20 | entries_5_valid);
		if (_GEN_20) begin
			entries_5_bits_shift <= io_alloc_entry_shift;
			entries_5_bits_addr <= io_alloc_entry_addr;
			entries_5_bits_is_acc <= io_alloc_entry_is_acc;
			entries_5_bits_accumulate <= io_alloc_entry_accumulate;
			entries_5_bits_has_acc_bitwidth <= io_alloc_entry_has_acc_bitwidth;
			entries_5_bits_scale <= io_alloc_entry_scale;
			entries_5_bits_repeats <= io_alloc_entry_repeats;
			entries_5_bits_pixel_repeats <= io_alloc_entry_pixel_repeats;
			entries_5_bits_len <= io_alloc_entry_len;
			entries_5_bits_block_stride <= io_alloc_entry_block_stride;
			entries_5_bits_spad_row_offset <= io_alloc_entry_spad_row_offset;
			entries_5_bits_bytes_to_read <= io_alloc_entry_bytes_to_read;
			entries_5_bits_cmd_id <= io_alloc_entry_cmd_id;
		end
		entries_6_valid <= ~(reset | (io_peek_pop & (io_peek_xactid == 4'h6))) & (_GEN_21 | entries_6_valid);
		if (_GEN_21) begin
			entries_6_bits_shift <= io_alloc_entry_shift;
			entries_6_bits_addr <= io_alloc_entry_addr;
			entries_6_bits_is_acc <= io_alloc_entry_is_acc;
			entries_6_bits_accumulate <= io_alloc_entry_accumulate;
			entries_6_bits_has_acc_bitwidth <= io_alloc_entry_has_acc_bitwidth;
			entries_6_bits_scale <= io_alloc_entry_scale;
			entries_6_bits_repeats <= io_alloc_entry_repeats;
			entries_6_bits_pixel_repeats <= io_alloc_entry_pixel_repeats;
			entries_6_bits_len <= io_alloc_entry_len;
			entries_6_bits_block_stride <= io_alloc_entry_block_stride;
			entries_6_bits_spad_row_offset <= io_alloc_entry_spad_row_offset;
			entries_6_bits_bytes_to_read <= io_alloc_entry_bytes_to_read;
			entries_6_bits_cmd_id <= io_alloc_entry_cmd_id;
		end
		entries_7_valid <= ~(reset | (io_peek_pop & (io_peek_xactid == 4'h7))) & (_GEN_22 | entries_7_valid);
		if (_GEN_22) begin
			entries_7_bits_shift <= io_alloc_entry_shift;
			entries_7_bits_addr <= io_alloc_entry_addr;
			entries_7_bits_is_acc <= io_alloc_entry_is_acc;
			entries_7_bits_accumulate <= io_alloc_entry_accumulate;
			entries_7_bits_has_acc_bitwidth <= io_alloc_entry_has_acc_bitwidth;
			entries_7_bits_scale <= io_alloc_entry_scale;
			entries_7_bits_repeats <= io_alloc_entry_repeats;
			entries_7_bits_pixel_repeats <= io_alloc_entry_pixel_repeats;
			entries_7_bits_len <= io_alloc_entry_len;
			entries_7_bits_block_stride <= io_alloc_entry_block_stride;
			entries_7_bits_spad_row_offset <= io_alloc_entry_spad_row_offset;
			entries_7_bits_bytes_to_read <= io_alloc_entry_bytes_to_read;
			entries_7_bits_cmd_id <= io_alloc_entry_cmd_id;
		end
		entries_8_valid <= ~(reset | (io_peek_pop & (io_peek_xactid == 4'h8))) & (_GEN_23 | entries_8_valid);
		if (_GEN_23) begin
			entries_8_bits_shift <= io_alloc_entry_shift;
			entries_8_bits_addr <= io_alloc_entry_addr;
			entries_8_bits_is_acc <= io_alloc_entry_is_acc;
			entries_8_bits_accumulate <= io_alloc_entry_accumulate;
			entries_8_bits_has_acc_bitwidth <= io_alloc_entry_has_acc_bitwidth;
			entries_8_bits_scale <= io_alloc_entry_scale;
			entries_8_bits_repeats <= io_alloc_entry_repeats;
			entries_8_bits_pixel_repeats <= io_alloc_entry_pixel_repeats;
			entries_8_bits_len <= io_alloc_entry_len;
			entries_8_bits_block_stride <= io_alloc_entry_block_stride;
			entries_8_bits_spad_row_offset <= io_alloc_entry_spad_row_offset;
			entries_8_bits_bytes_to_read <= io_alloc_entry_bytes_to_read;
			entries_8_bits_cmd_id <= io_alloc_entry_cmd_id;
		end
		entries_9_valid <= ~(reset | (io_peek_pop & (io_peek_xactid == 4'h9))) & (_GEN_24 | entries_9_valid);
		if (_GEN_24) begin
			entries_9_bits_shift <= io_alloc_entry_shift;
			entries_9_bits_addr <= io_alloc_entry_addr;
			entries_9_bits_is_acc <= io_alloc_entry_is_acc;
			entries_9_bits_accumulate <= io_alloc_entry_accumulate;
			entries_9_bits_has_acc_bitwidth <= io_alloc_entry_has_acc_bitwidth;
			entries_9_bits_scale <= io_alloc_entry_scale;
			entries_9_bits_repeats <= io_alloc_entry_repeats;
			entries_9_bits_pixel_repeats <= io_alloc_entry_pixel_repeats;
			entries_9_bits_len <= io_alloc_entry_len;
			entries_9_bits_block_stride <= io_alloc_entry_block_stride;
			entries_9_bits_spad_row_offset <= io_alloc_entry_spad_row_offset;
			entries_9_bits_bytes_to_read <= io_alloc_entry_bytes_to_read;
			entries_9_bits_cmd_id <= io_alloc_entry_cmd_id;
		end
		entries_10_valid <= ~(reset | (io_peek_pop & (io_peek_xactid == 4'ha))) & (_GEN_25 | entries_10_valid);
		if (_GEN_25) begin
			entries_10_bits_shift <= io_alloc_entry_shift;
			entries_10_bits_addr <= io_alloc_entry_addr;
			entries_10_bits_is_acc <= io_alloc_entry_is_acc;
			entries_10_bits_accumulate <= io_alloc_entry_accumulate;
			entries_10_bits_has_acc_bitwidth <= io_alloc_entry_has_acc_bitwidth;
			entries_10_bits_scale <= io_alloc_entry_scale;
			entries_10_bits_repeats <= io_alloc_entry_repeats;
			entries_10_bits_pixel_repeats <= io_alloc_entry_pixel_repeats;
			entries_10_bits_len <= io_alloc_entry_len;
			entries_10_bits_block_stride <= io_alloc_entry_block_stride;
			entries_10_bits_spad_row_offset <= io_alloc_entry_spad_row_offset;
			entries_10_bits_bytes_to_read <= io_alloc_entry_bytes_to_read;
			entries_10_bits_cmd_id <= io_alloc_entry_cmd_id;
		end
		entries_11_valid <= ~(reset | (io_peek_pop & (io_peek_xactid == 4'hb))) & (_GEN_26 | entries_11_valid);
		if (_GEN_26) begin
			entries_11_bits_shift <= io_alloc_entry_shift;
			entries_11_bits_addr <= io_alloc_entry_addr;
			entries_11_bits_is_acc <= io_alloc_entry_is_acc;
			entries_11_bits_accumulate <= io_alloc_entry_accumulate;
			entries_11_bits_has_acc_bitwidth <= io_alloc_entry_has_acc_bitwidth;
			entries_11_bits_scale <= io_alloc_entry_scale;
			entries_11_bits_repeats <= io_alloc_entry_repeats;
			entries_11_bits_pixel_repeats <= io_alloc_entry_pixel_repeats;
			entries_11_bits_len <= io_alloc_entry_len;
			entries_11_bits_block_stride <= io_alloc_entry_block_stride;
			entries_11_bits_spad_row_offset <= io_alloc_entry_spad_row_offset;
			entries_11_bits_bytes_to_read <= io_alloc_entry_bytes_to_read;
			entries_11_bits_cmd_id <= io_alloc_entry_cmd_id;
		end
		entries_12_valid <= ~(reset | (io_peek_pop & (io_peek_xactid == 4'hc))) & (_GEN_27 | entries_12_valid);
		if (_GEN_27) begin
			entries_12_bits_shift <= io_alloc_entry_shift;
			entries_12_bits_addr <= io_alloc_entry_addr;
			entries_12_bits_is_acc <= io_alloc_entry_is_acc;
			entries_12_bits_accumulate <= io_alloc_entry_accumulate;
			entries_12_bits_has_acc_bitwidth <= io_alloc_entry_has_acc_bitwidth;
			entries_12_bits_scale <= io_alloc_entry_scale;
			entries_12_bits_repeats <= io_alloc_entry_repeats;
			entries_12_bits_pixel_repeats <= io_alloc_entry_pixel_repeats;
			entries_12_bits_len <= io_alloc_entry_len;
			entries_12_bits_block_stride <= io_alloc_entry_block_stride;
			entries_12_bits_spad_row_offset <= io_alloc_entry_spad_row_offset;
			entries_12_bits_bytes_to_read <= io_alloc_entry_bytes_to_read;
			entries_12_bits_cmd_id <= io_alloc_entry_cmd_id;
		end
		entries_13_valid <= ~(reset | (io_peek_pop & (io_peek_xactid == 4'hd))) & (_GEN_28 | entries_13_valid);
		if (_GEN_28) begin
			entries_13_bits_shift <= io_alloc_entry_shift;
			entries_13_bits_addr <= io_alloc_entry_addr;
			entries_13_bits_is_acc <= io_alloc_entry_is_acc;
			entries_13_bits_accumulate <= io_alloc_entry_accumulate;
			entries_13_bits_has_acc_bitwidth <= io_alloc_entry_has_acc_bitwidth;
			entries_13_bits_scale <= io_alloc_entry_scale;
			entries_13_bits_repeats <= io_alloc_entry_repeats;
			entries_13_bits_pixel_repeats <= io_alloc_entry_pixel_repeats;
			entries_13_bits_len <= io_alloc_entry_len;
			entries_13_bits_block_stride <= io_alloc_entry_block_stride;
			entries_13_bits_spad_row_offset <= io_alloc_entry_spad_row_offset;
			entries_13_bits_bytes_to_read <= io_alloc_entry_bytes_to_read;
			entries_13_bits_cmd_id <= io_alloc_entry_cmd_id;
		end
		entries_14_valid <= ~(reset | (io_peek_pop & (io_peek_xactid == 4'he))) & (_GEN_29 | entries_14_valid);
		if (_GEN_29) begin
			entries_14_bits_shift <= io_alloc_entry_shift;
			entries_14_bits_addr <= io_alloc_entry_addr;
			entries_14_bits_is_acc <= io_alloc_entry_is_acc;
			entries_14_bits_accumulate <= io_alloc_entry_accumulate;
			entries_14_bits_has_acc_bitwidth <= io_alloc_entry_has_acc_bitwidth;
			entries_14_bits_scale <= io_alloc_entry_scale;
			entries_14_bits_repeats <= io_alloc_entry_repeats;
			entries_14_bits_pixel_repeats <= io_alloc_entry_pixel_repeats;
			entries_14_bits_len <= io_alloc_entry_len;
			entries_14_bits_block_stride <= io_alloc_entry_block_stride;
			entries_14_bits_spad_row_offset <= io_alloc_entry_spad_row_offset;
			entries_14_bits_bytes_to_read <= io_alloc_entry_bytes_to_read;
			entries_14_bits_cmd_id <= io_alloc_entry_cmd_id;
		end
		entries_15_valid <= ~(reset | (io_peek_pop & &io_peek_xactid)) & (_GEN_30 | entries_15_valid);
		if (_GEN_30) begin
			entries_15_bits_shift <= io_alloc_entry_shift;
			entries_15_bits_addr <= io_alloc_entry_addr;
			entries_15_bits_is_acc <= io_alloc_entry_is_acc;
			entries_15_bits_accumulate <= io_alloc_entry_accumulate;
			entries_15_bits_has_acc_bitwidth <= io_alloc_entry_has_acc_bitwidth;
			entries_15_bits_scale <= io_alloc_entry_scale;
			entries_15_bits_repeats <= io_alloc_entry_repeats;
			entries_15_bits_pixel_repeats <= io_alloc_entry_pixel_repeats;
			entries_15_bits_len <= io_alloc_entry_len;
			entries_15_bits_block_stride <= io_alloc_entry_block_stride;
			entries_15_bits_spad_row_offset <= io_alloc_entry_spad_row_offset;
			entries_15_bits_bytes_to_read <= io_alloc_entry_bytes_to_read;
			entries_15_bits_cmd_id <= io_alloc_entry_cmd_id;
		end
		if (reset)
			total_latency <= 32'h00000000;
		else if (io_counter_external_reset)
			total_latency <= 32'h00000000;
		else
			total_latency <= total_latency + {27'h0000000, {1'h0, {1'h0, {1'h0, {1'h0, entries_0_valid} + {1'h0, entries_1_valid}} + {1'h0, {1'h0, entries_2_valid} + {1'h0, entries_3_valid}}} + {1'h0, {1'h0, {1'h0, entries_4_valid} + {1'h0, entries_5_valid}} + {1'h0, {1'h0, entries_6_valid} + {1'h0, entries_7_valid}}}} + {1'h0, {1'h0, {1'h0, {1'h0, entries_8_valid} + {1'h0, entries_9_valid}} + {1'h0, {1'h0, entries_10_valid} + {1'h0, entries_11_valid}}} + {1'h0, {1'h0, {1'h0, entries_12_valid} + {1'h0, entries_13_valid}} + {1'h0, {1'h0, entries_14_valid} + {1'h0, entries_15_valid}}}}};
	end
	assign io_alloc_ready = ~_io_alloc_ready_T_14;
	assign io_alloc_xactid = free_entry;
	assign io_peek_entry_shift = _GEN_0[io_peek_xactid * 6+:6];
	assign io_peek_entry_addr = _GEN_1[io_peek_xactid * 14+:14];
	assign io_peek_entry_is_acc = _GEN_2[io_peek_xactid];
	assign io_peek_entry_accumulate = _GEN_3[io_peek_xactid];
	assign io_peek_entry_has_acc_bitwidth = _GEN_4[io_peek_xactid];
	assign io_peek_entry_scale = _GEN_5[io_peek_xactid * 32+:32];
	assign io_peek_entry_repeats = _GEN_6[io_peek_xactid * 16+:16];
	assign io_peek_entry_pixel_repeats = _GEN_7[io_peek_xactid * 8+:8];
	assign io_peek_entry_len = _GEN_8[io_peek_xactid * 16+:16];
	assign io_peek_entry_block_stride = _GEN_9[io_peek_xactid * 16+:16];
	assign io_peek_entry_spad_row_offset = _GEN_10[io_peek_xactid * 9+:9];
	assign io_peek_entry_bytes_to_read = _GEN_11[io_peek_xactid * 7+:7];
	assign io_peek_entry_cmd_id = _GEN_12[io_peek_xactid];
	assign io_busy = ((((((((((((((entries_0_valid | entries_1_valid) | entries_2_valid) | entries_3_valid) | entries_4_valid) | entries_5_valid) | entries_6_valid) | entries_7_valid) | entries_8_valid) | entries_9_valid) | entries_10_valid) | entries_11_valid) | entries_12_valid) | entries_13_valid) | entries_14_valid) | entries_15_valid;
	assign io_counter_external_values_6 = total_latency;
endmodule
