 ```verilog
assign out = sel & a + ~sel & b;
endmodule