# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../silly_test.srcs/sim_1/new/silly.vhd" \
"../../../../silly_test.srcs/sim_1/new/silly_tb.vhd" \

# Do not sort compile order
nosort
