##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for HighF_OneCLK
		4.2::Critical Path Report for HighF_ZeroCLK
		4.3::Critical Path Report for LowF_OneCLK
		4.4::Critical Path Report for LowF_ZeroCLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (HighF_OneCLK:R vs. HighF_OneCLK:R)
		5.2::Critical Path Report for (LowF_OneCLK:R vs. LowF_OneCLK:R)
		5.3::Critical Path Report for (HighF_ZeroCLK:R vs. HighF_ZeroCLK:R)
		5.4::Critical Path Report for (LowF_ZeroCLK:R vs. LowF_ZeroCLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CyBUS_CLK      | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT      | N/A                   | Target: 24.00 MHz  | 
Clock: HighF_OneCLK   | Frequency: 63.50 MHz  | Target: 0.03 MHz   | 
Clock: HighF_ZeroCLK  | Frequency: 63.45 MHz  | Target: 0.02 MHz   | 
Clock: LowF_OneCLK    | Frequency: 63.06 MHz  | Target: 0.03 MHz   | 
Clock: LowF_ZeroCLK   | Frequency: 63.45 MHz  | Target: 0.02 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
HighF_OneCLK   HighF_OneCLK   3.56667e+007     35650920    N/A              N/A         N/A              N/A         N/A              N/A         
HighF_ZeroCLK  HighF_ZeroCLK  4.35833e+007     43567572    N/A              N/A         N/A              N/A         N/A              N/A         
LowF_OneCLK    LowF_OneCLK    3.91667e+007     39150810    N/A              N/A         N/A              N/A         N/A              N/A         
LowF_ZeroCLK   LowF_ZeroCLK   4.6125e+007      46109239    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name            Clock to Out  Clock Name:Phase  
-------------------  ------------  ----------------  
HighF_FSKOut(0)_PAD  31389         HighF_ZeroCLK:R   
HighF_FSKOut(0)_PAD  30769         HighF_OneCLK:R    
LowF_FSK_Out(0)_PAD  30737         LowF_OneCLK:R     
LowF_FSK_Out(0)_PAD  30181         LowF_ZeroCLK:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)     Port Name (Destination)  Delay  
---------------------  -----------------------  -----  
HighF_MuxSelIn(0)_PAD  HighF_FSKOut(0)_PAD      41005  
LowF_MuxSelIn(0)_PAD   LowF_FSK_Out(0)_PAD      41274  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for HighF_OneCLK
******************************************
Clock: HighF_OneCLK
Frequency: 63.50 MHz | Target: 0.03 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : \HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 35650920p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (HighF_OneCLK:R#1 vs. HighF_OneCLK:R#2)   35666667
- Setup time                                                -4230
------------------------------------------------------   -------- 
End-of-path required time (ps)                           35662437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11517
-------------------------------------   ----- 
End-of-path arrival time (ps)           11517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  35650920  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  35650920  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  35650920  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2887   6387  35650920  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11517  35650920  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11517  35650920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for HighF_ZeroCLK
*******************************************
Clock: HighF_ZeroCLK
Frequency: 63.45 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 43567572p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (HighF_ZeroCLK:R#1 vs. HighF_ZeroCLK:R#2)   43583333
- Setup time                                                  -4230
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             43579103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11531
-------------------------------------   ----- 
End-of-path arrival time (ps)           11531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  43567572  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  43567572  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  43567572  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2901   6401  43567572  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11531  43567572  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11531  43567572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for LowF_OneCLK
*****************************************
Clock: LowF_OneCLK
Frequency: 63.06 MHz | Target: 0.03 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 39150810p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (LowF_OneCLK:R#1 vs. LowF_OneCLK:R#2)   39166667
- Setup time                                              -4230
----------------------------------------------------   -------- 
End-of-path required time (ps)                         39162437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11627
-------------------------------------   ----- 
End-of-path arrival time (ps)           11627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  39150810  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  39150810  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  39150810  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2997   6497  39150810  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11627  39150810  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11627  39150810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell6       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for LowF_ZeroCLK
******************************************
Clock: LowF_ZeroCLK
Frequency: 63.45 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 46109239p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (LowF_ZeroCLK:R#1 vs. LowF_ZeroCLK:R#2)   46125000
- Setup time                                                -4230
------------------------------------------------------   -------- 
End-of-path required time (ps)                           46120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11531
-------------------------------------   ----- 
End-of-path arrival time (ps)           11531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  46109239  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  46109239  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  46109239  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2901   6401  46109239  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11531  46109239  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11531  46109239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (HighF_OneCLK:R vs. HighF_OneCLK:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 35650920p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (HighF_OneCLK:R#1 vs. HighF_OneCLK:R#2)   35666667
- Setup time                                                -4230
------------------------------------------------------   -------- 
End-of-path required time (ps)                           35662437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11517
-------------------------------------   ----- 
End-of-path arrival time (ps)           11517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  35650920  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  35650920  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  35650920  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2887   6387  35650920  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11517  35650920  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11517  35650920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell2       0      0  RISE       1


5.2::Critical Path Report for (LowF_OneCLK:R vs. LowF_OneCLK:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 39150810p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (LowF_OneCLK:R#1 vs. LowF_OneCLK:R#2)   39166667
- Setup time                                              -4230
----------------------------------------------------   -------- 
End-of-path required time (ps)                         39162437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11627
-------------------------------------   ----- 
End-of-path arrival time (ps)           11627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  39150810  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  39150810  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  39150810  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2997   6497  39150810  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11627  39150810  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11627  39150810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell6       0      0  RISE       1


5.3::Critical Path Report for (HighF_ZeroCLK:R vs. HighF_ZeroCLK:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 43567572p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (HighF_ZeroCLK:R#1 vs. HighF_ZeroCLK:R#2)   43583333
- Setup time                                                  -4230
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             43579103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11531
-------------------------------------   ----- 
End-of-path arrival time (ps)           11531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  43567572  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  43567572  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  43567572  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2901   6401  43567572  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11531  43567572  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11531  43567572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (LowF_ZeroCLK:R vs. LowF_ZeroCLK:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 46109239p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (LowF_ZeroCLK:R#1 vs. LowF_ZeroCLK:R#2)   46125000
- Setup time                                                -4230
------------------------------------------------------   -------- 
End-of-path required time (ps)                           46120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11531
-------------------------------------   ----- 
End-of-path arrival time (ps)           11531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  46109239  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  46109239  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  46109239  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2901   6401  46109239  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11531  46109239  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11531  46109239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 35650920p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (HighF_OneCLK:R#1 vs. HighF_OneCLK:R#2)   35666667
- Setup time                                                -4230
------------------------------------------------------   -------- 
End-of-path required time (ps)                           35662437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11517
-------------------------------------   ----- 
End-of-path arrival time (ps)           11517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  35650920  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  35650920  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  35650920  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2887   6387  35650920  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11517  35650920  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11517  35650920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HighF_OnePWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \HighF_OnePWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 35654101p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (HighF_OneCLK:R#1 vs. HighF_OneCLK:R#2)   35666667
- Setup time                                                 -500
------------------------------------------------------   -------- 
End-of-path required time (ps)                           35666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12066
-------------------------------------   ----- 
End-of-path arrival time (ps)           12066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  35650920  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  35650920  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  35650920  RISE       1
\HighF_OnePWM:PWMUDB:status_2\/main_1          macrocell1      2901   6401  35654101  RISE       1
\HighF_OnePWM:PWMUDB:status_2\/q               macrocell1      3350   9751  35654101  RISE       1
\HighF_OnePWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2315  12066  35654101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_OnePWM:PWMUDB:genblk8:stsreg\/clock                 statusicell1        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 35654220p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (HighF_OneCLK:R#1 vs. HighF_OneCLK:R#2)   35666667
- Setup time                                                -6060
------------------------------------------------------   -------- 
End-of-path required time (ps)                           35660607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6387
-------------------------------------   ---- 
End-of-path arrival time (ps)           6387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  35650920  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  35650920  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  35650920  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2887   6387  35654220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 35654222p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (HighF_OneCLK:R#1 vs. HighF_OneCLK:R#2)   35666667
- Setup time                                                -6060
------------------------------------------------------   -------- 
End-of-path required time (ps)                           35660607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6385
-------------------------------------   ---- 
End-of-path arrival time (ps)           6385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  35650920  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  35650920  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  35650920  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2885   6385  35654222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_OnePWM:PWMUDB:runmode_enable\/q
Path End       : \HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 35655956p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (HighF_OneCLK:R#1 vs. HighF_OneCLK:R#2)   35666667
- Setup time                                                -6060
------------------------------------------------------   -------- 
End-of-path required time (ps)                           35660607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_OnePWM:PWMUDB:runmode_enable\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\HighF_OnePWM:PWMUDB:runmode_enable\/q         macrocell7      1250   1250  35652658  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   3400   4650  35655956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_OnePWM:PWMUDB:runmode_enable\/q
Path End       : \HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 35655958p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (HighF_OneCLK:R#1 vs. HighF_OneCLK:R#2)   35666667
- Setup time                                                -6060
------------------------------------------------------   -------- 
End-of-path required time (ps)                           35660607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_OnePWM:PWMUDB:runmode_enable\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\HighF_OnePWM:PWMUDB:runmode_enable\/q         macrocell7      1250   1250  35652658  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   3399   4649  35655958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : Net_172/main_1
Capture Clock  : Net_172/clock_0
Path slack     : 35656756p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (HighF_OneCLK:R#1 vs. HighF_OneCLK:R#2)   35666667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           35663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6401
-------------------------------------   ---- 
End-of-path arrival time (ps)           6401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell1    760    760  35650920  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell2      0    760  35650920  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell2   2740   3500  35650920  RISE       1
Net_172/main_1                               macrocell11     2901   6401  35656756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_172/clock_0                                            macrocell11         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \HighF_OnePWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \HighF_OnePWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 35657117p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (HighF_OneCLK:R#1 vs. HighF_OneCLK:R#2)   35666667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           35663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6039
-------------------------------------   ---- 
End-of-path arrival time (ps)           6039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  35657117  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  35657117  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  35657117  RISE       1
\HighF_OnePWM:PWMUDB:prevCompare1\/main_0     macrocell8      2289   6039  35657117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_OnePWM:PWMUDB:prevCompare1\/clock_0                 macrocell8          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \HighF_OnePWM:PWMUDB:status_0\/main_1
Capture Clock  : \HighF_OnePWM:PWMUDB:status_0\/clock_0
Path slack     : 35657117p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (HighF_OneCLK:R#1 vs. HighF_OneCLK:R#2)   35666667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           35663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6039
-------------------------------------   ---- 
End-of-path arrival time (ps)           6039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  35657117  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  35657117  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  35657117  RISE       1
\HighF_OnePWM:PWMUDB:status_0\/main_1         macrocell9      2289   6039  35657117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_OnePWM:PWMUDB:status_0\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_106/main_1
Capture Clock  : Net_106/clock_0
Path slack     : 35657117p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (HighF_OneCLK:R#1 vs. HighF_OneCLK:R#2)   35666667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           35663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6039
-------------------------------------   ---- 
End-of-path arrival time (ps)           6039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  35657117  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  35657117  RISE       1
\HighF_OnePWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  35657117  RISE       1
Net_106/main_1                                macrocell10     2289   6039  35657117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_106/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_OnePWM:PWMUDB:runmode_enable\/q
Path End       : Net_172/main_0
Capture Clock  : Net_172/clock_0
Path slack     : 35658525p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (HighF_OneCLK:R#1 vs. HighF_OneCLK:R#2)   35666667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           35663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_OnePWM:PWMUDB:runmode_enable\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\HighF_OnePWM:PWMUDB:runmode_enable\/q  macrocell7    1250   1250  35652658  RISE       1
Net_172/main_0                          macrocell11   3382   4632  35658525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_172/clock_0                                            macrocell11         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_OnePWM:PWMUDB:runmode_enable\/q
Path End       : Net_106/main_0
Capture Clock  : Net_106/clock_0
Path slack     : 35658820p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (HighF_OneCLK:R#1 vs. HighF_OneCLK:R#2)   35666667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           35663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_OnePWM:PWMUDB:runmode_enable\/clock_0               macrocell7          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\HighF_OnePWM:PWMUDB:runmode_enable\/q  macrocell7    1250   1250  35652658  RISE       1
Net_106/main_0                          macrocell10   3087   4337  35658820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_106/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_OnePWM:PWMUDB:prevCompare1\/q
Path End       : \HighF_OnePWM:PWMUDB:status_0\/main_0
Capture Clock  : \HighF_OnePWM:PWMUDB:status_0\/clock_0
Path slack     : 35659617p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (HighF_OneCLK:R#1 vs. HighF_OneCLK:R#2)   35666667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           35663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_OnePWM:PWMUDB:prevCompare1\/clock_0                 macrocell8          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\HighF_OnePWM:PWMUDB:prevCompare1\/q   macrocell8    1250   1250  35659617  RISE       1
\HighF_OnePWM:PWMUDB:status_0\/main_0  macrocell9    2290   3540  35659617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_OnePWM:PWMUDB:status_0\/clock_0                     macrocell9          0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_OnePWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \HighF_OnePWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \HighF_OnePWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 35659633p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (HighF_OneCLK:R#1 vs. HighF_OneCLK:R#2)   35666667
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           35663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_OnePWM:PWMUDB:genblk1:ctrlreg\/clock                controlcell1        0      0  RISE       1

Data path
pin name                                         model name    delay     AT     slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  --------  ----  ------
\HighF_OnePWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  35659633  RISE       1
\HighF_OnePWM:PWMUDB:runmode_enable\/main_0      macrocell7     2314   3524  35659633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_OnePWM:PWMUDB:runmode_enable\/clock_0               macrocell7          0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_OnePWM:PWMUDB:status_0\/q
Path End       : \HighF_OnePWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \HighF_OnePWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 35662609p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (HighF_OneCLK:R#1 vs. HighF_OneCLK:R#2)   35666667
- Setup time                                                 -500
------------------------------------------------------   -------- 
End-of-path required time (ps)                           35666167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_OnePWM:PWMUDB:status_0\/clock_0                     macrocell9          0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\HighF_OnePWM:PWMUDB:status_0\/q               macrocell9     1250   1250  35662609  RISE       1
\HighF_OnePWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2308   3558  35662609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HighF_OnePWM:PWMUDB:genblk8:stsreg\/clock                 statusicell1        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 39150810p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (LowF_OneCLK:R#1 vs. LowF_OneCLK:R#2)   39166667
- Setup time                                              -4230
----------------------------------------------------   -------- 
End-of-path required time (ps)                         39162437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11627
-------------------------------------   ----- 
End-of-path arrival time (ps)           11627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  39150810  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  39150810  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  39150810  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2997   6497  39150810  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11627  39150810  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11627  39150810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell6       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 39154110p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (LowF_OneCLK:R#1 vs. LowF_OneCLK:R#2)   39166667
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         39160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6497
-------------------------------------   ---- 
End-of-path arrival time (ps)           6497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  39150810  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  39150810  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  39150810  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell6   2997   6497  39154110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell6       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 39154110p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (LowF_OneCLK:R#1 vs. LowF_OneCLK:R#2)   39166667
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         39160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6497
-------------------------------------   ---- 
End-of-path arrival time (ps)           6497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  39150810  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  39150810  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  39150810  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2997   6497  39154110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \LowF_OnePWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \LowF_OnePWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 39154200p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (LowF_OneCLK:R#1 vs. LowF_OneCLK:R#2)   39166667
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         39166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11967
-------------------------------------   ----- 
End-of-path arrival time (ps)           11967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  39150810  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  39150810  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  39150810  RISE       1
\LowF_OnePWM:PWMUDB:status_2\/main_1          macrocell4      2862   6362  39154200  RISE       1
\LowF_OnePWM:PWMUDB:status_2\/q               macrocell4      3350   9712  39154200  RISE       1
\LowF_OnePWM:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2255  11967  39154200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LowF_OnePWM:PWMUDB:genblk8:stsreg\/clock                  statusicell3        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_OnePWM:PWMUDB:runmode_enable\/q
Path End       : \LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 39156029p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (LowF_OneCLK:R#1 vs. LowF_OneCLK:R#2)   39166667
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         39160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LowF_OnePWM:PWMUDB:runmode_enable\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\LowF_OnePWM:PWMUDB:runmode_enable\/q         macrocell17     1250   1250  39152729  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell5   3328   4578  39156029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_OnePWM:PWMUDB:runmode_enable\/q
Path End       : \LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 39156313p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (LowF_OneCLK:R#1 vs. LowF_OneCLK:R#2)   39166667
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         39160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4293
-------------------------------------   ---- 
End-of-path arrival time (ps)           4293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LowF_OnePWM:PWMUDB:runmode_enable\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\LowF_OnePWM:PWMUDB:runmode_enable\/q         macrocell17     1250   1250  39152729  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell6   3043   4293  39156313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell6       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : Net_73/main_1
Capture Clock  : Net_73/clock_0
Path slack     : 39156795p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (LowF_OneCLK:R#1 vs. LowF_OneCLK:R#2)   39166667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         39163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6362
-------------------------------------   ---- 
End-of-path arrival time (ps)           6362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell5    760    760  39150810  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell6      0    760  39150810  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell6   2740   3500  39150810  RISE       1
Net_73/main_1                               macrocell21     2862   6362  39156795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_73/clock_0                                             macrocell21         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \LowF_OnePWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \LowF_OnePWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 39156862p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (LowF_OneCLK:R#1 vs. LowF_OneCLK:R#2)   39166667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         39163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6295
-------------------------------------   ---- 
End-of-path arrival time (ps)           6295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  39156862  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  39156862  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  39156862  RISE       1
\LowF_OnePWM:PWMUDB:prevCompare1\/main_0     macrocell18     2545   6295  39156862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LowF_OnePWM:PWMUDB:prevCompare1\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \LowF_OnePWM:PWMUDB:status_0\/main_1
Capture Clock  : \LowF_OnePWM:PWMUDB:status_0\/clock_0
Path slack     : 39156874p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (LowF_OneCLK:R#1 vs. LowF_OneCLK:R#2)   39166667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         39163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  39156862  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  39156862  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  39156862  RISE       1
\LowF_OnePWM:PWMUDB:status_0\/main_1         macrocell19     2533   6283  39156874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LowF_OnePWM:PWMUDB:status_0\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_82/main_1
Capture Clock  : Net_82/clock_0
Path slack     : 39156874p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (LowF_OneCLK:R#1 vs. LowF_OneCLK:R#2)   39166667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         39163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  39156862  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  39156862  RISE       1
\LowF_OnePWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  39156862  RISE       1
Net_82/main_1                                macrocell20     2533   6283  39156874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_82/clock_0                                             macrocell20         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_OnePWM:PWMUDB:runmode_enable\/q
Path End       : Net_82/main_0
Capture Clock  : Net_82/clock_0
Path slack     : 39158579p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (LowF_OneCLK:R#1 vs. LowF_OneCLK:R#2)   39166667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         39163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LowF_OnePWM:PWMUDB:runmode_enable\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\LowF_OnePWM:PWMUDB:runmode_enable\/q  macrocell17   1250   1250  39152729  RISE       1
Net_82/main_0                          macrocell20   3328   4578  39158579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_82/clock_0                                             macrocell20         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_OnePWM:PWMUDB:runmode_enable\/q
Path End       : Net_73/main_0
Capture Clock  : Net_73/clock_0
Path slack     : 39158592p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (LowF_OneCLK:R#1 vs. LowF_OneCLK:R#2)   39166667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         39163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LowF_OnePWM:PWMUDB:runmode_enable\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\LowF_OnePWM:PWMUDB:runmode_enable\/q  macrocell17   1250   1250  39152729  RISE       1
Net_73/main_0                          macrocell21   3315   4565  39158592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_73/clock_0                                             macrocell21         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_OnePWM:PWMUDB:prevCompare1\/q
Path End       : \LowF_OnePWM:PWMUDB:status_0\/main_0
Capture Clock  : \LowF_OnePWM:PWMUDB:status_0\/clock_0
Path slack     : 39159675p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (LowF_OneCLK:R#1 vs. LowF_OneCLK:R#2)   39166667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         39163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LowF_OnePWM:PWMUDB:prevCompare1\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\LowF_OnePWM:PWMUDB:prevCompare1\/q   macrocell18   1250   1250  39159675  RISE       1
\LowF_OnePWM:PWMUDB:status_0\/main_0  macrocell19   2232   3482  39159675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LowF_OnePWM:PWMUDB:status_0\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_OnePWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \LowF_OnePWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \LowF_OnePWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 39159696p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (LowF_OneCLK:R#1 vs. LowF_OneCLK:R#2)   39166667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         39163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LowF_OnePWM:PWMUDB:genblk1:ctrlreg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\LowF_OnePWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  39159696  RISE       1
\LowF_OnePWM:PWMUDB:runmode_enable\/main_0      macrocell17    2251   3461  39159696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LowF_OnePWM:PWMUDB:runmode_enable\/clock_0                macrocell17         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_OnePWM:PWMUDB:status_0\/q
Path End       : \LowF_OnePWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \LowF_OnePWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 39162669p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (LowF_OneCLK:R#1 vs. LowF_OneCLK:R#2)   39166667
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         39166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LowF_OnePWM:PWMUDB:status_0\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\LowF_OnePWM:PWMUDB:status_0\/q               macrocell19    1250   1250  39162669  RISE       1
\LowF_OnePWM:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2248   3498  39162669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LowF_OnePWM:PWMUDB:genblk8:stsreg\/clock                  statusicell3        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 43567572p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (HighF_ZeroCLK:R#1 vs. HighF_ZeroCLK:R#2)   43583333
- Setup time                                                  -4230
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             43579103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11531
-------------------------------------   ----- 
End-of-path arrival time (ps)           11531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  43567572  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  43567572  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  43567572  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2901   6401  43567572  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11531  43567572  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11531  43567572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell4       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HighF_ZeroPWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \HighF_ZeroPWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 43570755p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (HighF_ZeroCLK:R#1 vs. HighF_ZeroCLK:R#2)   43583333
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             43582833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12079
-------------------------------------   ----- 
End-of-path arrival time (ps)           12079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  43567572  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  43567572  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  43567572  RISE       1
\HighF_ZeroPWM:PWMUDB:status_2\/main_1          macrocell3      2910   6410  43570755  RISE       1
\HighF_ZeroPWM:PWMUDB:status_2\/q               macrocell3      3350   9760  43570755  RISE       1
\HighF_ZeroPWM:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2318  12079  43570755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\HighF_ZeroPWM:PWMUDB:genblk8:stsreg\/clock                statusicell2        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 43570870p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (HighF_ZeroCLK:R#1 vs. HighF_ZeroCLK:R#2)   43583333
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             43577273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  43567572  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  43567572  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  43567572  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2903   6403  43570870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell4       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 43570872p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (HighF_ZeroCLK:R#1 vs. HighF_ZeroCLK:R#2)   43583333
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             43577273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6401
-------------------------------------   ---- 
End-of-path arrival time (ps)           6401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  43567572  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  43567572  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  43567572  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2901   6401  43570872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_ZeroPWM:PWMUDB:runmode_enable\/q
Path End       : \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 43573112p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (HighF_ZeroCLK:R#1 vs. HighF_ZeroCLK:R#2)   43583333
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             43577273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\HighF_ZeroPWM:PWMUDB:runmode_enable\/clock_0              macrocell12         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\HighF_ZeroPWM:PWMUDB:runmode_enable\/q         macrocell12     1250   1250  43569812  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   2912   4162  43573112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_ZeroPWM:PWMUDB:runmode_enable\/q
Path End       : \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 43573112p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (HighF_ZeroCLK:R#1 vs. HighF_ZeroCLK:R#2)   43583333
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             43577273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\HighF_ZeroPWM:PWMUDB:runmode_enable\/clock_0              macrocell12         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\HighF_ZeroPWM:PWMUDB:runmode_enable\/q         macrocell12     1250   1250  43569812  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   2911   4161  43573112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell4       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : Net_217/main_1
Capture Clock  : Net_217/clock_0
Path slack     : 43573413p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (HighF_ZeroCLK:R#1 vs. HighF_ZeroCLK:R#2)   43583333
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             43579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6410
-------------------------------------   ---- 
End-of-path arrival time (ps)           6410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell3    760    760  43567572  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell4      0    760  43567572  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell4   2740   3500  43567572  RISE       1
Net_217/main_1                                macrocell16     2910   6410  43573413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_217/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \HighF_ZeroPWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \HighF_ZeroPWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 43573473p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (HighF_ZeroCLK:R#1 vs. HighF_ZeroCLK:R#2)   43583333
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             43579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  43573473  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  43573473  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  43573473  RISE       1
\HighF_ZeroPWM:PWMUDB:prevCompare1\/main_0     macrocell13     2600   6350  43573473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\HighF_ZeroPWM:PWMUDB:prevCompare1\/clock_0                macrocell13         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \HighF_ZeroPWM:PWMUDB:status_0\/main_1
Capture Clock  : \HighF_ZeroPWM:PWMUDB:status_0\/clock_0
Path slack     : 43573473p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (HighF_ZeroCLK:R#1 vs. HighF_ZeroCLK:R#2)   43583333
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             43579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  43573473  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  43573473  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  43573473  RISE       1
\HighF_ZeroPWM:PWMUDB:status_0\/main_1         macrocell14     2600   6350  43573473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\HighF_ZeroPWM:PWMUDB:status_0\/clock_0                    macrocell14         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_234/main_1
Capture Clock  : Net_234/clock_0
Path slack     : 43573482p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (HighF_ZeroCLK:R#1 vs. HighF_ZeroCLK:R#2)   43583333
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             43579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6341
-------------------------------------   ---- 
End-of-path arrival time (ps)           6341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  43573473  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  43573473  RISE       1
\HighF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  43573473  RISE       1
Net_234/main_1                                 macrocell15     2591   6341  43573482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_234/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_ZeroPWM:PWMUDB:runmode_enable\/q
Path End       : Net_234/main_0
Capture Clock  : Net_234/clock_0
Path slack     : 43575671p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (HighF_ZeroCLK:R#1 vs. HighF_ZeroCLK:R#2)   43583333
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             43579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\HighF_ZeroPWM:PWMUDB:runmode_enable\/clock_0              macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\HighF_ZeroPWM:PWMUDB:runmode_enable\/q  macrocell12   1250   1250  43569812  RISE       1
Net_234/main_0                           macrocell15   2903   4153  43575671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_234/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_ZeroPWM:PWMUDB:runmode_enable\/q
Path End       : Net_217/main_0
Capture Clock  : Net_217/clock_0
Path slack     : 43575671p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (HighF_ZeroCLK:R#1 vs. HighF_ZeroCLK:R#2)   43583333
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             43579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\HighF_ZeroPWM:PWMUDB:runmode_enable\/clock_0              macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\HighF_ZeroPWM:PWMUDB:runmode_enable\/q  macrocell12   1250   1250  43569812  RISE       1
Net_217/main_0                           macrocell16   2903   4153  43575671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_217/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_ZeroPWM:PWMUDB:prevCompare1\/q
Path End       : \HighF_ZeroPWM:PWMUDB:status_0\/main_0
Capture Clock  : \HighF_ZeroPWM:PWMUDB:status_0\/clock_0
Path slack     : 43576286p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (HighF_ZeroCLK:R#1 vs. HighF_ZeroCLK:R#2)   43583333
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             43579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\HighF_ZeroPWM:PWMUDB:prevCompare1\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\HighF_ZeroPWM:PWMUDB:prevCompare1\/q   macrocell13   1250   1250  43576286  RISE       1
\HighF_ZeroPWM:PWMUDB:status_0\/main_0  macrocell14   2288   3538  43576286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\HighF_ZeroPWM:PWMUDB:status_0\/clock_0                    macrocell14         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_ZeroPWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \HighF_ZeroPWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \HighF_ZeroPWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 43576301p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (HighF_ZeroCLK:R#1 vs. HighF_ZeroCLK:R#2)   43583333
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             43579823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3523
-------------------------------------   ---- 
End-of-path arrival time (ps)           3523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\HighF_ZeroPWM:PWMUDB:genblk1:ctrlreg\/clock               controlcell2        0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\HighF_ZeroPWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  43576301  RISE       1
\HighF_ZeroPWM:PWMUDB:runmode_enable\/main_0      macrocell12    2313   3523  43576301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\HighF_ZeroPWM:PWMUDB:runmode_enable\/clock_0              macrocell12         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HighF_ZeroPWM:PWMUDB:status_0\/q
Path End       : \HighF_ZeroPWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \HighF_ZeroPWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 43579268p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (HighF_ZeroCLK:R#1 vs. HighF_ZeroCLK:R#2)   43583333
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             43582833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\HighF_ZeroPWM:PWMUDB:status_0\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\HighF_ZeroPWM:PWMUDB:status_0\/q               macrocell14    1250   1250  43579268  RISE       1
\HighF_ZeroPWM:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2315   3565  43579268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\HighF_ZeroPWM:PWMUDB:genblk8:stsreg\/clock                statusicell2        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 46109239p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (LowF_ZeroCLK:R#1 vs. LowF_ZeroCLK:R#2)   46125000
- Setup time                                                -4230
------------------------------------------------------   -------- 
End-of-path required time (ps)                           46120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11531
-------------------------------------   ----- 
End-of-path arrival time (ps)           11531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  46109239  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  46109239  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  46109239  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2901   6401  46109239  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11531  46109239  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11531  46109239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell8       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \LowF_ZeroPWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \LowF_ZeroPWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 46112421p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (LowF_ZeroCLK:R#1 vs. LowF_ZeroCLK:R#2)   46125000
- Setup time                                                 -500
------------------------------------------------------   -------- 
End-of-path required time (ps)                           46124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12079
-------------------------------------   ----- 
End-of-path arrival time (ps)           12079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  46109239  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  46109239  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  46109239  RISE       1
\LowF_ZeroPWM:PWMUDB:status_2\/main_1          macrocell6      2910   6410  46112421  RISE       1
\LowF_ZeroPWM:PWMUDB:status_2\/q               macrocell6      3350   9760  46112421  RISE       1
\LowF_ZeroPWM:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2318  12079  46112421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LowF_ZeroPWM:PWMUDB:genblk8:stsreg\/clock                 statusicell4        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 46112537p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (LowF_ZeroCLK:R#1 vs. LowF_ZeroCLK:R#2)   46125000
- Setup time                                                -6060
------------------------------------------------------   -------- 
End-of-path required time (ps)                           46118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  46109239  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  46109239  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  46109239  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell8   2903   6403  46112537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell8       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 46112539p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (LowF_ZeroCLK:R#1 vs. LowF_ZeroCLK:R#2)   46125000
- Setup time                                                -6060
------------------------------------------------------   -------- 
End-of-path required time (ps)                           46118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6401
-------------------------------------   ---- 
End-of-path arrival time (ps)           6401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  46109239  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  46109239  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  46109239  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2901   6401  46112539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_ZeroPWM:PWMUDB:runmode_enable\/q
Path End       : \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 46114778p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (LowF_ZeroCLK:R#1 vs. LowF_ZeroCLK:R#2)   46125000
- Setup time                                                -6060
------------------------------------------------------   -------- 
End-of-path required time (ps)                           46118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LowF_ZeroPWM:PWMUDB:runmode_enable\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\LowF_ZeroPWM:PWMUDB:runmode_enable\/q         macrocell22     1250   1250  46111478  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell7   2912   4162  46114778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_ZeroPWM:PWMUDB:runmode_enable\/q
Path End       : \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 46114779p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (LowF_ZeroCLK:R#1 vs. LowF_ZeroCLK:R#2)   46125000
- Setup time                                                -6060
------------------------------------------------------   -------- 
End-of-path required time (ps)                           46118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LowF_ZeroPWM:PWMUDB:runmode_enable\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\LowF_ZeroPWM:PWMUDB:runmode_enable\/q         macrocell22     1250   1250  46111478  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell8   2911   4161  46114779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell8       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : Net_91/main_1
Capture Clock  : Net_91/clock_0
Path slack     : 46115080p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (LowF_ZeroCLK:R#1 vs. LowF_ZeroCLK:R#2)   46125000
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           46121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6410
-------------------------------------   ---- 
End-of-path arrival time (ps)           6410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell7    760    760  46109239  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell8      0    760  46109239  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell8   2740   3500  46109239  RISE       1
Net_91/main_1                                macrocell26     2910   6410  46115080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_91/clock_0                                             macrocell26         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \LowF_ZeroPWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \LowF_ZeroPWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 46115140p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (LowF_ZeroCLK:R#1 vs. LowF_ZeroCLK:R#2)   46125000
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           46121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  46115140  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  46115140  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  46115140  RISE       1
\LowF_ZeroPWM:PWMUDB:prevCompare1\/main_0     macrocell23     2600   6350  46115140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LowF_ZeroPWM:PWMUDB:prevCompare1\/clock_0                 macrocell23         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \LowF_ZeroPWM:PWMUDB:status_0\/main_1
Capture Clock  : \LowF_ZeroPWM:PWMUDB:status_0\/clock_0
Path slack     : 46115140p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (LowF_ZeroCLK:R#1 vs. LowF_ZeroCLK:R#2)   46125000
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           46121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  46115140  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  46115140  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  46115140  RISE       1
\LowF_ZeroPWM:PWMUDB:status_0\/main_1         macrocell24     2600   6350  46115140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LowF_ZeroPWM:PWMUDB:status_0\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_87/main_1
Capture Clock  : Net_87/clock_0
Path slack     : 46115149p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (LowF_ZeroCLK:R#1 vs. LowF_ZeroCLK:R#2)   46125000
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           46121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6341
-------------------------------------   ---- 
End-of-path arrival time (ps)           6341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  46115140  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  46115140  RISE       1
\LowF_ZeroPWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  46115140  RISE       1
Net_87/main_1                                 macrocell25     2591   6341  46115149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_87/clock_0                                             macrocell25         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_ZeroPWM:PWMUDB:runmode_enable\/q
Path End       : Net_87/main_0
Capture Clock  : Net_87/clock_0
Path slack     : 46117337p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (LowF_ZeroCLK:R#1 vs. LowF_ZeroCLK:R#2)   46125000
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           46121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LowF_ZeroPWM:PWMUDB:runmode_enable\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\LowF_ZeroPWM:PWMUDB:runmode_enable\/q  macrocell22   1250   1250  46111478  RISE       1
Net_87/main_0                           macrocell25   2903   4153  46117337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_87/clock_0                                             macrocell25         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_ZeroPWM:PWMUDB:runmode_enable\/q
Path End       : Net_91/main_0
Capture Clock  : Net_91/clock_0
Path slack     : 46117337p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (LowF_ZeroCLK:R#1 vs. LowF_ZeroCLK:R#2)   46125000
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           46121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LowF_ZeroPWM:PWMUDB:runmode_enable\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\LowF_ZeroPWM:PWMUDB:runmode_enable\/q  macrocell22   1250   1250  46111478  RISE       1
Net_91/main_0                           macrocell26   2903   4153  46117337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_91/clock_0                                             macrocell26         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_ZeroPWM:PWMUDB:prevCompare1\/q
Path End       : \LowF_ZeroPWM:PWMUDB:status_0\/main_0
Capture Clock  : \LowF_ZeroPWM:PWMUDB:status_0\/clock_0
Path slack     : 46117952p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (LowF_ZeroCLK:R#1 vs. LowF_ZeroCLK:R#2)   46125000
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           46121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LowF_ZeroPWM:PWMUDB:prevCompare1\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\LowF_ZeroPWM:PWMUDB:prevCompare1\/q   macrocell23   1250   1250  46117952  RISE       1
\LowF_ZeroPWM:PWMUDB:status_0\/main_0  macrocell24   2288   3538  46117952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LowF_ZeroPWM:PWMUDB:status_0\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_ZeroPWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \LowF_ZeroPWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \LowF_ZeroPWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 46117966p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (LowF_ZeroCLK:R#1 vs. LowF_ZeroCLK:R#2)   46125000
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           46121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LowF_ZeroPWM:PWMUDB:genblk1:ctrlreg\/clock                controlcell4        0      0  RISE       1

Data path
pin name                                         model name    delay     AT     slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  --------  ----  ------
\LowF_ZeroPWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  46117966  RISE       1
\LowF_ZeroPWM:PWMUDB:runmode_enable\/main_0      macrocell22    2314   3524  46117966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LowF_ZeroPWM:PWMUDB:runmode_enable\/clock_0               macrocell22         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LowF_ZeroPWM:PWMUDB:status_0\/q
Path End       : \LowF_ZeroPWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \LowF_ZeroPWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 46120935p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (LowF_ZeroCLK:R#1 vs. LowF_ZeroCLK:R#2)   46125000
- Setup time                                                 -500
------------------------------------------------------   -------- 
End-of-path required time (ps)                           46124500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LowF_ZeroPWM:PWMUDB:status_0\/clock_0                     macrocell24         0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\LowF_ZeroPWM:PWMUDB:status_0\/q               macrocell24    1250   1250  46120935  RISE       1
\LowF_ZeroPWM:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2315   3565  46120935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LowF_ZeroPWM:PWMUDB:genblk8:stsreg\/clock                 statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

